
YTICSSDProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e9a4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000224  0800ec44  0800ec44  0000fc44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800ee68  0800ee68  0000fe68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800ee70  0800ee70  0000fe70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800ee74  0800ee74  0000fe74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000a8  24000000  0800ee78  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001fb8  240000a8  0800ef20  000100a8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24002060  0800ef20  00011060  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000100a8  2**0
                  CONTENTS, READONLY
 10 .debug_info   00018c41  00000000  00000000  000100d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000035fc  00000000  00000000  00028d17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000016d0  00000000  00000000  0002c318  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001189  00000000  00000000  0002d9e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003ae33  00000000  00000000  0002eb71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001f656  00000000  00000000  000699a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001688e4  00000000  00000000  00088ffa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001f18de  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006778  00000000  00000000  001f1924  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000061  00000000  00000000  001f809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240000a8 	.word	0x240000a8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800ec2c 	.word	0x0800ec2c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240000ac 	.word	0x240000ac
 80002dc:	0800ec2c 	.word	0x0800ec2c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <sd_card_init>:
static FATFS sdCard;
static FIL wavFile;
static uint32_t wav_file_size;
static uint8_t first_time = 0;
void sd_card_init()
{
 8000380:	b580      	push	{r7, lr}
 8000382:	af00      	add	r7, sp, #0
	//	mounting an sd card
	sd_result = f_mount(&sdCard,SDPath, 1);
 8000384:	2201      	movs	r2, #1
 8000386:	490c      	ldr	r1, [pc, #48]	@ (80003b8 <sd_card_init+0x38>)
 8000388:	480c      	ldr	r0, [pc, #48]	@ (80003bc <sd_card_init+0x3c>)
 800038a:	f00c fe3f 	bl	800d00c <f_mount>
 800038e:	4603      	mov	r3, r0
 8000390:	461a      	mov	r2, r3
 8000392:	4b0b      	ldr	r3, [pc, #44]	@ (80003c0 <sd_card_init+0x40>)
 8000394:	701a      	strb	r2, [r3, #0]
	if(sd_result != 0)
 8000396:	4b0a      	ldr	r3, [pc, #40]	@ (80003c0 <sd_card_init+0x40>)
 8000398:	781b      	ldrb	r3, [r3, #0]
 800039a:	2b00      	cmp	r3, #0
 800039c:	d007      	beq.n	80003ae <sd_card_init+0x2e>
	{
		printf("error in mounting an sd card: %d \n", sd_result);
 800039e:	4b08      	ldr	r3, [pc, #32]	@ (80003c0 <sd_card_init+0x40>)
 80003a0:	781b      	ldrb	r3, [r3, #0]
 80003a2:	4619      	mov	r1, r3
 80003a4:	4807      	ldr	r0, [pc, #28]	@ (80003c4 <sd_card_init+0x44>)
 80003a6:	f00d fd75 	bl	800de94 <iprintf>
		while(1);
 80003aa:	bf00      	nop
 80003ac:	e7fd      	b.n	80003aa <sd_card_init+0x2a>
	}
	else
	{
		printf("succeded in mounting an sd card \n");
 80003ae:	4806      	ldr	r0, [pc, #24]	@ (80003c8 <sd_card_init+0x48>)
 80003b0:	f00d fdd8 	bl	800df64 <puts>
	}
}
 80003b4:	bf00      	nop
 80003b6:	bd80      	pop	{r7, pc}
 80003b8:	24001edc 	.word	0x24001edc
 80003bc:	240000c8 	.word	0x240000c8
 80003c0:	240000c4 	.word	0x240000c4
 80003c4:	0800ec44 	.word	0x0800ec44
 80003c8:	0800ec68 	.word	0x0800ec68

080003cc <start_recording>:

void start_recording(uint32_t frequency)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b084      	sub	sp, #16
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	6078      	str	r0, [r7, #4]
	static char file_name[] = "w_000.wav";
	static uint8_t file_counter = 10;
	int file_number_digits = file_counter;
 80003d4:	4b4b      	ldr	r3, [pc, #300]	@ (8000504 <start_recording+0x138>)
 80003d6:	781b      	ldrb	r3, [r3, #0]
 80003d8:	60fb      	str	r3, [r7, #12]
	uint32_t byte_rate = frequency * 1 * 2;
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	005b      	lsls	r3, r3, #1
 80003de:	60bb      	str	r3, [r7, #8]
	// ByteRate = fs * 1ch * 16bit = 64000
	wav_file_header[24] = (uint8_t)frequency;
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	b2da      	uxtb	r2, r3
 80003e4:	4b48      	ldr	r3, [pc, #288]	@ (8000508 <start_recording+0x13c>)
 80003e6:	761a      	strb	r2, [r3, #24]
	wav_file_header[25] = (uint8_t)(frequency >> 8);
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	0a1b      	lsrs	r3, r3, #8
 80003ec:	b2da      	uxtb	r2, r3
 80003ee:	4b46      	ldr	r3, [pc, #280]	@ (8000508 <start_recording+0x13c>)
 80003f0:	765a      	strb	r2, [r3, #25]
	wav_file_header[26] = (uint8_t)(frequency >> 16);
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	0c1b      	lsrs	r3, r3, #16
 80003f6:	b2da      	uxtb	r2, r3
 80003f8:	4b43      	ldr	r3, [pc, #268]	@ (8000508 <start_recording+0x13c>)
 80003fa:	769a      	strb	r2, [r3, #26]
	wav_file_header[27] = (uint8_t)(frequency >> 24);
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	0e1b      	lsrs	r3, r3, #24
 8000400:	b2da      	uxtb	r2, r3
 8000402:	4b41      	ldr	r3, [pc, #260]	@ (8000508 <start_recording+0x13c>)
 8000404:	76da      	strb	r2, [r3, #27]
	wav_file_header[28] = (uint8_t)byte_rate;
 8000406:	68bb      	ldr	r3, [r7, #8]
 8000408:	b2da      	uxtb	r2, r3
 800040a:	4b3f      	ldr	r3, [pc, #252]	@ (8000508 <start_recording+0x13c>)
 800040c:	771a      	strb	r2, [r3, #28]
	wav_file_header[29] = (uint8_t)(byte_rate >> 8);
 800040e:	68bb      	ldr	r3, [r7, #8]
 8000410:	0a1b      	lsrs	r3, r3, #8
 8000412:	b2da      	uxtb	r2, r3
 8000414:	4b3c      	ldr	r3, [pc, #240]	@ (8000508 <start_recording+0x13c>)
 8000416:	775a      	strb	r2, [r3, #29]
	wav_file_header[30] = (uint8_t)(byte_rate >> 16);
 8000418:	68bb      	ldr	r3, [r7, #8]
 800041a:	0c1b      	lsrs	r3, r3, #16
 800041c:	b2da      	uxtb	r2, r3
 800041e:	4b3a      	ldr	r3, [pc, #232]	@ (8000508 <start_recording+0x13c>)
 8000420:	779a      	strb	r2, [r3, #30]
	wav_file_header[31] = (uint8_t)(byte_rate >> 24);
 8000422:	68bb      	ldr	r3, [r7, #8]
 8000424:	0e1b      	lsrs	r3, r3, #24
 8000426:	b2da      	uxtb	r2, r3
 8000428:	4b37      	ldr	r3, [pc, #220]	@ (8000508 <start_recording+0x13c>)
 800042a:	77da      	strb	r2, [r3, #31]

	// defining a wave file name
	file_name[4] = file_number_digits%10 + 48;
 800042c:	68fa      	ldr	r2, [r7, #12]
 800042e:	4b37      	ldr	r3, [pc, #220]	@ (800050c <start_recording+0x140>)
 8000430:	fb83 1302 	smull	r1, r3, r3, r2
 8000434:	1099      	asrs	r1, r3, #2
 8000436:	17d3      	asrs	r3, r2, #31
 8000438:	1ac9      	subs	r1, r1, r3
 800043a:	460b      	mov	r3, r1
 800043c:	009b      	lsls	r3, r3, #2
 800043e:	440b      	add	r3, r1
 8000440:	005b      	lsls	r3, r3, #1
 8000442:	1ad1      	subs	r1, r2, r3
 8000444:	b2cb      	uxtb	r3, r1
 8000446:	3330      	adds	r3, #48	@ 0x30
 8000448:	b2da      	uxtb	r2, r3
 800044a:	4b31      	ldr	r3, [pc, #196]	@ (8000510 <start_recording+0x144>)
 800044c:	711a      	strb	r2, [r3, #4]
	file_number_digits /= 10;
 800044e:	68fb      	ldr	r3, [r7, #12]
 8000450:	4a2e      	ldr	r2, [pc, #184]	@ (800050c <start_recording+0x140>)
 8000452:	fb82 1203 	smull	r1, r2, r2, r3
 8000456:	1092      	asrs	r2, r2, #2
 8000458:	17db      	asrs	r3, r3, #31
 800045a:	1ad3      	subs	r3, r2, r3
 800045c:	60fb      	str	r3, [r7, #12]
	file_name[3] = file_number_digits%10 + 48;
 800045e:	68fa      	ldr	r2, [r7, #12]
 8000460:	4b2a      	ldr	r3, [pc, #168]	@ (800050c <start_recording+0x140>)
 8000462:	fb83 1302 	smull	r1, r3, r3, r2
 8000466:	1099      	asrs	r1, r3, #2
 8000468:	17d3      	asrs	r3, r2, #31
 800046a:	1ac9      	subs	r1, r1, r3
 800046c:	460b      	mov	r3, r1
 800046e:	009b      	lsls	r3, r3, #2
 8000470:	440b      	add	r3, r1
 8000472:	005b      	lsls	r3, r3, #1
 8000474:	1ad1      	subs	r1, r2, r3
 8000476:	b2cb      	uxtb	r3, r1
 8000478:	3330      	adds	r3, #48	@ 0x30
 800047a:	b2da      	uxtb	r2, r3
 800047c:	4b24      	ldr	r3, [pc, #144]	@ (8000510 <start_recording+0x144>)
 800047e:	70da      	strb	r2, [r3, #3]
	file_number_digits /= 10;
 8000480:	68fb      	ldr	r3, [r7, #12]
 8000482:	4a22      	ldr	r2, [pc, #136]	@ (800050c <start_recording+0x140>)
 8000484:	fb82 1203 	smull	r1, r2, r2, r3
 8000488:	1092      	asrs	r2, r2, #2
 800048a:	17db      	asrs	r3, r3, #31
 800048c:	1ad3      	subs	r3, r2, r3
 800048e:	60fb      	str	r3, [r7, #12]
	file_name[2] = file_number_digits%10 + 48;
 8000490:	68fa      	ldr	r2, [r7, #12]
 8000492:	4b1e      	ldr	r3, [pc, #120]	@ (800050c <start_recording+0x140>)
 8000494:	fb83 1302 	smull	r1, r3, r3, r2
 8000498:	1099      	asrs	r1, r3, #2
 800049a:	17d3      	asrs	r3, r2, #31
 800049c:	1ac9      	subs	r1, r1, r3
 800049e:	460b      	mov	r3, r1
 80004a0:	009b      	lsls	r3, r3, #2
 80004a2:	440b      	add	r3, r1
 80004a4:	005b      	lsls	r3, r3, #1
 80004a6:	1ad1      	subs	r1, r2, r3
 80004a8:	b2cb      	uxtb	r3, r1
 80004aa:	3330      	adds	r3, #48	@ 0x30
 80004ac:	b2da      	uxtb	r2, r3
 80004ae:	4b18      	ldr	r3, [pc, #96]	@ (8000510 <start_recording+0x144>)
 80004b0:	709a      	strb	r2, [r3, #2]
	printf("file name %s \n", file_name);
 80004b2:	4917      	ldr	r1, [pc, #92]	@ (8000510 <start_recording+0x144>)
 80004b4:	4817      	ldr	r0, [pc, #92]	@ (8000514 <start_recording+0x148>)
 80004b6:	f00d fced 	bl	800de94 <iprintf>
	file_counter++;
 80004ba:	4b12      	ldr	r3, [pc, #72]	@ (8000504 <start_recording+0x138>)
 80004bc:	781b      	ldrb	r3, [r3, #0]
 80004be:	3301      	adds	r3, #1
 80004c0:	b2da      	uxtb	r2, r3
 80004c2:	4b10      	ldr	r3, [pc, #64]	@ (8000504 <start_recording+0x138>)
 80004c4:	701a      	strb	r2, [r3, #0]

	// creating a file
	sd_result = f_open(&wavFile ,file_name, FA_WRITE|FA_CREATE_ALWAYS);
 80004c6:	220a      	movs	r2, #10
 80004c8:	4911      	ldr	r1, [pc, #68]	@ (8000510 <start_recording+0x144>)
 80004ca:	4813      	ldr	r0, [pc, #76]	@ (8000518 <start_recording+0x14c>)
 80004cc:	f00c fde4 	bl	800d098 <f_open>
 80004d0:	4603      	mov	r3, r0
 80004d2:	461a      	mov	r2, r3
 80004d4:	4b11      	ldr	r3, [pc, #68]	@ (800051c <start_recording+0x150>)
 80004d6:	701a      	strb	r2, [r3, #0]
	if(sd_result != 0)
 80004d8:	4b10      	ldr	r3, [pc, #64]	@ (800051c <start_recording+0x150>)
 80004da:	781b      	ldrb	r3, [r3, #0]
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d007      	beq.n	80004f0 <start_recording+0x124>
	{
		printf("error in creating a file: %d \n", sd_result);
 80004e0:	4b0e      	ldr	r3, [pc, #56]	@ (800051c <start_recording+0x150>)
 80004e2:	781b      	ldrb	r3, [r3, #0]
 80004e4:	4619      	mov	r1, r3
 80004e6:	480e      	ldr	r0, [pc, #56]	@ (8000520 <start_recording+0x154>)
 80004e8:	f00d fcd4 	bl	800de94 <iprintf>
		while(1);
 80004ec:	bf00      	nop
 80004ee:	e7fd      	b.n	80004ec <start_recording+0x120>
	}
	else
	{
		printf("succeeded in opening a file \n");
 80004f0:	480c      	ldr	r0, [pc, #48]	@ (8000524 <start_recording+0x158>)
 80004f2:	f00d fd37 	bl	800df64 <puts>
	}
	wav_file_size = 0;
 80004f6:	4b0c      	ldr	r3, [pc, #48]	@ (8000528 <start_recording+0x15c>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	601a      	str	r2, [r3, #0]


}
 80004fc:	bf00      	nop
 80004fe:	3710      	adds	r7, #16
 8000500:	46bd      	mov	sp, r7
 8000502:	bd80      	pop	{r7, pc}
 8000504:	2400002c 	.word	0x2400002c
 8000508:	24000000 	.word	0x24000000
 800050c:	66666667 	.word	0x66666667
 8000510:	24000030 	.word	0x24000030
 8000514:	0800ec8c 	.word	0x0800ec8c
 8000518:	240002f8 	.word	0x240002f8
 800051c:	240000c4 	.word	0x240000c4
 8000520:	0800ec9c 	.word	0x0800ec9c
 8000524:	0800ecbc 	.word	0x0800ecbc
 8000528:	24000528 	.word	0x24000528

0800052c <write2wave_file>:

void write2wave_file(uint8_t *data, uint16_t data_size)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b084      	sub	sp, #16
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]
 8000534:	460b      	mov	r3, r1
 8000536:	807b      	strh	r3, [r7, #2]
	uint32_t temp_number;
	printf("w\n");
 8000538:	4818      	ldr	r0, [pc, #96]	@ (800059c <write2wave_file+0x70>)
 800053a:	f00d fd13 	bl	800df64 <puts>
	if(first_time == 0)
 800053e:	4b18      	ldr	r3, [pc, #96]	@ (80005a0 <write2wave_file+0x74>)
 8000540:	781b      	ldrb	r3, [r3, #0]
 8000542:	2b00      	cmp	r3, #0
 8000544:	d109      	bne.n	800055a <write2wave_file+0x2e>
	{
		UINT bw;
		f_write(&wavFile, wav_file_header, 44, &bw);
 8000546:	f107 0308 	add.w	r3, r7, #8
 800054a:	222c      	movs	r2, #44	@ 0x2c
 800054c:	4915      	ldr	r1, [pc, #84]	@ (80005a4 <write2wave_file+0x78>)
 800054e:	4816      	ldr	r0, [pc, #88]	@ (80005a8 <write2wave_file+0x7c>)
 8000550:	f00c ff5c 	bl	800d40c <f_write>
		first_time = 1;
 8000554:	4b12      	ldr	r3, [pc, #72]	@ (80005a0 <write2wave_file+0x74>)
 8000556:	2201      	movs	r2, #1
 8000558:	701a      	strb	r2, [r3, #0]
	}

	sd_result = f_write(&wavFile,(void *)data, data_size,(UINT*)&temp_number);
 800055a:	887a      	ldrh	r2, [r7, #2]
 800055c:	f107 030c 	add.w	r3, r7, #12
 8000560:	6879      	ldr	r1, [r7, #4]
 8000562:	4811      	ldr	r0, [pc, #68]	@ (80005a8 <write2wave_file+0x7c>)
 8000564:	f00c ff52 	bl	800d40c <f_write>
 8000568:	4603      	mov	r3, r0
 800056a:	461a      	mov	r2, r3
 800056c:	4b0f      	ldr	r3, [pc, #60]	@ (80005ac <write2wave_file+0x80>)
 800056e:	701a      	strb	r2, [r3, #0]

	if(sd_result != 0)
 8000570:	4b0e      	ldr	r3, [pc, #56]	@ (80005ac <write2wave_file+0x80>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	2b00      	cmp	r3, #0
 8000576:	d007      	beq.n	8000588 <write2wave_file+0x5c>
	{
		printf("error in writing to the file: %d \n", sd_result);
 8000578:	4b0c      	ldr	r3, [pc, #48]	@ (80005ac <write2wave_file+0x80>)
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	4619      	mov	r1, r3
 800057e:	480c      	ldr	r0, [pc, #48]	@ (80005b0 <write2wave_file+0x84>)
 8000580:	f00d fc88 	bl	800de94 <iprintf>
		while(1);
 8000584:	bf00      	nop
 8000586:	e7fd      	b.n	8000584 <write2wave_file+0x58>
	}
	wav_file_size += data_size;
 8000588:	887a      	ldrh	r2, [r7, #2]
 800058a:	4b0a      	ldr	r3, [pc, #40]	@ (80005b4 <write2wave_file+0x88>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	4413      	add	r3, r2
 8000590:	4a08      	ldr	r2, [pc, #32]	@ (80005b4 <write2wave_file+0x88>)
 8000592:	6013      	str	r3, [r2, #0]
}
 8000594:	bf00      	nop
 8000596:	3710      	adds	r7, #16
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	0800ecdc 	.word	0x0800ecdc
 80005a0:	2400052c 	.word	0x2400052c
 80005a4:	24000000 	.word	0x24000000
 80005a8:	240002f8 	.word	0x240002f8
 80005ac:	240000c4 	.word	0x240000c4
 80005b0:	0800ece0 	.word	0x0800ece0
 80005b4:	24000528 	.word	0x24000528

080005b8 <stop_recording>:

void stop_recording()
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0
	uint16_t temp_number;
	// updating data size sector
	wav_file_size -= 8;
 80005be:	4b2f      	ldr	r3, [pc, #188]	@ (800067c <stop_recording+0xc4>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	3b08      	subs	r3, #8
 80005c4:	4a2d      	ldr	r2, [pc, #180]	@ (800067c <stop_recording+0xc4>)
 80005c6:	6013      	str	r3, [r2, #0]
	wav_file_header[4] = (uint8_t)wav_file_size;
 80005c8:	4b2c      	ldr	r3, [pc, #176]	@ (800067c <stop_recording+0xc4>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	b2da      	uxtb	r2, r3
 80005ce:	4b2c      	ldr	r3, [pc, #176]	@ (8000680 <stop_recording+0xc8>)
 80005d0:	711a      	strb	r2, [r3, #4]
	wav_file_header[5] = (uint8_t)(wav_file_size >> 8);
 80005d2:	4b2a      	ldr	r3, [pc, #168]	@ (800067c <stop_recording+0xc4>)
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	0a1b      	lsrs	r3, r3, #8
 80005d8:	b2da      	uxtb	r2, r3
 80005da:	4b29      	ldr	r3, [pc, #164]	@ (8000680 <stop_recording+0xc8>)
 80005dc:	715a      	strb	r2, [r3, #5]
	wav_file_header[6] = (uint8_t)(wav_file_size >> 16);
 80005de:	4b27      	ldr	r3, [pc, #156]	@ (800067c <stop_recording+0xc4>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	0c1b      	lsrs	r3, r3, #16
 80005e4:	b2da      	uxtb	r2, r3
 80005e6:	4b26      	ldr	r3, [pc, #152]	@ (8000680 <stop_recording+0xc8>)
 80005e8:	719a      	strb	r2, [r3, #6]
	wav_file_header[7] = (uint8_t)(wav_file_size >> 24);
 80005ea:	4b24      	ldr	r3, [pc, #144]	@ (800067c <stop_recording+0xc4>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	0e1b      	lsrs	r3, r3, #24
 80005f0:	b2da      	uxtb	r2, r3
 80005f2:	4b23      	ldr	r3, [pc, #140]	@ (8000680 <stop_recording+0xc8>)
 80005f4:	71da      	strb	r2, [r3, #7]
	wav_file_size -= 36;
 80005f6:	4b21      	ldr	r3, [pc, #132]	@ (800067c <stop_recording+0xc4>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	3b24      	subs	r3, #36	@ 0x24
 80005fc:	4a1f      	ldr	r2, [pc, #124]	@ (800067c <stop_recording+0xc4>)
 80005fe:	6013      	str	r3, [r2, #0]
	wav_file_header[40] = (uint8_t)wav_file_size;
 8000600:	4b1e      	ldr	r3, [pc, #120]	@ (800067c <stop_recording+0xc4>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	b2da      	uxtb	r2, r3
 8000606:	4b1e      	ldr	r3, [pc, #120]	@ (8000680 <stop_recording+0xc8>)
 8000608:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	wav_file_header[41] = (uint8_t)(wav_file_size >> 8);
 800060c:	4b1b      	ldr	r3, [pc, #108]	@ (800067c <stop_recording+0xc4>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	0a1b      	lsrs	r3, r3, #8
 8000612:	b2da      	uxtb	r2, r3
 8000614:	4b1a      	ldr	r3, [pc, #104]	@ (8000680 <stop_recording+0xc8>)
 8000616:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	wav_file_header[42] = (uint8_t)(wav_file_size >> 16);
 800061a:	4b18      	ldr	r3, [pc, #96]	@ (800067c <stop_recording+0xc4>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	0c1b      	lsrs	r3, r3, #16
 8000620:	b2da      	uxtb	r2, r3
 8000622:	4b17      	ldr	r3, [pc, #92]	@ (8000680 <stop_recording+0xc8>)
 8000624:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	wav_file_header[43] = (uint8_t)(wav_file_size >> 24);
 8000628:	4b14      	ldr	r3, [pc, #80]	@ (800067c <stop_recording+0xc4>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	0e1b      	lsrs	r3, r3, #24
 800062e:	b2da      	uxtb	r2, r3
 8000630:	4b13      	ldr	r3, [pc, #76]	@ (8000680 <stop_recording+0xc8>)
 8000632:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

	// moving to the beginning of the file to update the file format
	f_lseek(&wavFile, 0);
 8000636:	2100      	movs	r1, #0
 8000638:	4812      	ldr	r0, [pc, #72]	@ (8000684 <stop_recording+0xcc>)
 800063a:	f00d f904 	bl	800d846 <f_lseek>
	f_write(&wavFile,(void *)wav_file_header, sizeof(wav_file_header),(UINT*)&temp_number);
 800063e:	1dbb      	adds	r3, r7, #6
 8000640:	222c      	movs	r2, #44	@ 0x2c
 8000642:	490f      	ldr	r1, [pc, #60]	@ (8000680 <stop_recording+0xc8>)
 8000644:	480f      	ldr	r0, [pc, #60]	@ (8000684 <stop_recording+0xcc>)
 8000646:	f00c fee1 	bl	800d40c <f_write>
	if(sd_result != 0)
 800064a:	4b0f      	ldr	r3, [pc, #60]	@ (8000688 <stop_recording+0xd0>)
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	2b00      	cmp	r3, #0
 8000650:	d007      	beq.n	8000662 <stop_recording+0xaa>
	{
		printf("error in updating the first sector: %d \n", sd_result);
 8000652:	4b0d      	ldr	r3, [pc, #52]	@ (8000688 <stop_recording+0xd0>)
 8000654:	781b      	ldrb	r3, [r3, #0]
 8000656:	4619      	mov	r1, r3
 8000658:	480c      	ldr	r0, [pc, #48]	@ (800068c <stop_recording+0xd4>)
 800065a:	f00d fc1b 	bl	800de94 <iprintf>
		while(1);
 800065e:	bf00      	nop
 8000660:	e7fd      	b.n	800065e <stop_recording+0xa6>
	}
	f_close(&wavFile);
 8000662:	4808      	ldr	r0, [pc, #32]	@ (8000684 <stop_recording+0xcc>)
 8000664:	f00d f8c5 	bl	800d7f2 <f_close>
	first_time = 0;
 8000668:	4b09      	ldr	r3, [pc, #36]	@ (8000690 <stop_recording+0xd8>)
 800066a:	2200      	movs	r2, #0
 800066c:	701a      	strb	r2, [r3, #0]
	printf("closed the file \n");
 800066e:	4809      	ldr	r0, [pc, #36]	@ (8000694 <stop_recording+0xdc>)
 8000670:	f00d fc78 	bl	800df64 <puts>
}
 8000674:	bf00      	nop
 8000676:	3708      	adds	r7, #8
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	24000528 	.word	0x24000528
 8000680:	24000000 	.word	0x24000000
 8000684:	240002f8 	.word	0x240002f8
 8000688:	240000c4 	.word	0x240000c4
 800068c:	0800ed04 	.word	0x0800ed04
 8000690:	2400052c 	.word	0x2400052c
 8000694:	0800ed30 	.word	0x0800ed30

08000698 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000698:	b480      	push	{r7}
 800069a:	b083      	sub	sp, #12
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80006a0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80006a4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80006a8:	f003 0301 	and.w	r3, r3, #1
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d013      	beq.n	80006d8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80006b0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80006b4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80006b8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d00b      	beq.n	80006d8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80006c0:	e000      	b.n	80006c4 <ITM_SendChar+0x2c>
    {
      __NOP();
 80006c2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80006c4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d0f9      	beq.n	80006c2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80006ce:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80006d2:	687a      	ldr	r2, [r7, #4]
 80006d4:	b2d2      	uxtb	r2, r2
 80006d6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80006d8:	687b      	ldr	r3, [r7, #4]
}
 80006da:	4618      	mov	r0, r3
 80006dc:	370c      	adds	r7, #12
 80006de:	46bd      	mov	sp, r7
 80006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e4:	4770      	bx	lr
	...

080006e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b086      	sub	sp, #24
 80006ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80006ee:	f000 fac7 	bl	8000c80 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006f2:	f000 fe39 	bl	8001368 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006f6:	f000 f8e1 	bl	80008bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006fa:	f000 fa3d 	bl	8000b78 <MX_GPIO_Init>
  MX_DMA_Init();
 80006fe:	f000 fa1b 	bl	8000b38 <MX_DMA_Init>
  MX_I2S1_Init();
 8000702:	f000 f957 	bl	80009b4 <MX_I2S1_Init>
  MX_TIM2_Init();
 8000706:	f000 f9a7 	bl	8000a58 <MX_TIM2_Init>
  MX_SDMMC1_SD_Init();
 800070a:	f000 f987 	bl	8000a1c <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 800070e:	f00a fdb5 	bl	800b27c <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000712:	2100      	movs	r1, #0
 8000714:	485f      	ldr	r0, [pc, #380]	@ (8000894 <main+0x1ac>)
 8000716:	f009 f99b 	bl	8009a50 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800071a:	2108      	movs	r1, #8
 800071c:	485d      	ldr	r0, [pc, #372]	@ (8000894 <main+0x1ac>)
 800071e:	f009 f997 	bl	8009a50 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000722:	210c      	movs	r1, #12
 8000724:	485b      	ldr	r0, [pc, #364]	@ (8000894 <main+0x1ac>)
 8000726:	f009 f993 	bl	8009a50 <HAL_TIM_PWM_Start>


  HAL_I2S_DMAStop(&hi2s1);
 800072a:	485b      	ldr	r0, [pc, #364]	@ (8000898 <main+0x1b0>)
 800072c:	f003 ffd0 	bl	80046d0 <HAL_I2S_DMAStop>
  HAL_Delay(500);
 8000730:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000734:	f000 feaa 	bl	800148c <HAL_Delay>
  sd_card_init();
 8000738:	f7ff fe22 	bl	8000380 <sd_card_init>
  /* USER CODE END 2 */
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 1000);
 800073c:	4b55      	ldr	r3, [pc, #340]	@ (8000894 <main+0x1ac>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000744:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 8000746:	4b53      	ldr	r3, [pc, #332]	@ (8000894 <main+0x1ac>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	2200      	movs	r2, #0
 800074c:	63da      	str	r2, [r3, #60]	@ 0x3c
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 800074e:	4b51      	ldr	r3, [pc, #324]	@ (8000894 <main+0x1ac>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	2200      	movs	r2, #0
 8000754:	641a      	str	r2, [r3, #64]	@ 0x40

  start_recording(I2S_AUDIOFREQ_32K);
 8000756:	f44f 40fa 	mov.w	r0, #32000	@ 0x7d00
 800075a:	f7ff fe37 	bl	80003cc <start_recording>
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 800075e:	4b4d      	ldr	r3, [pc, #308]	@ (8000894 <main+0x1ac>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	2200      	movs	r2, #0
 8000764:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 1000);
 8000766:	4b4b      	ldr	r3, [pc, #300]	@ (8000894 <main+0x1ac>)
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800076e:	63da      	str	r2, [r3, #60]	@ 0x3c
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8000770:	4b48      	ldr	r3, [pc, #288]	@ (8000894 <main+0x1ac>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	2200      	movs	r2, #0
 8000776:	641a      	str	r2, [r3, #64]	@ 0x40
  HAL_I2S_Receive_DMA(&hi2s1, (uint16_t *)data_i2s, sizeof(data_i2s)/2);
 8000778:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800077c:	4947      	ldr	r1, [pc, #284]	@ (800089c <main+0x1b4>)
 800077e:	4846      	ldr	r0, [pc, #280]	@ (8000898 <main+0x1b0>)
 8000780:	f003 ff04 	bl	800458c <HAL_I2S_Receive_DMA>
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8000784:	4b43      	ldr	r3, [pc, #268]	@ (8000894 <main+0x1ac>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	2200      	movs	r2, #0
 800078a:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 800078c:	4b41      	ldr	r3, [pc, #260]	@ (8000894 <main+0x1ac>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	2200      	movs	r2, #0
 8000792:	63da      	str	r2, [r3, #60]	@ 0x3c
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 1000);
 8000794:	4b3f      	ldr	r3, [pc, #252]	@ (8000894 <main+0x1ac>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800079c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(start_stop_recording && half_i2s)
 800079e:	4b40      	ldr	r3, [pc, #256]	@ (80008a0 <main+0x1b8>)
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	b2db      	uxtb	r3, r3
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d02c      	beq.n	8000802 <main+0x11a>
 80007a8:	4b3e      	ldr	r3, [pc, #248]	@ (80008a4 <main+0x1bc>)
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	b2db      	uxtb	r3, r3
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d027      	beq.n	8000802 <main+0x11a>
	  {
	      for(uint32_t i = 1, j = 0; i < WAV_WRITE_SAMPLE_COUNT / 2; i += 2)
 80007b2:	2301      	movs	r3, #1
 80007b4:	617b      	str	r3, [r7, #20]
 80007b6:	2300      	movs	r3, #0
 80007b8:	613b      	str	r3, [r7, #16]
 80007ba:	e00c      	b.n	80007d6 <main+0xee>
	      {
	          mono_buffer[j++] = data_i2s[i]; // RIGHT channel
 80007bc:	693b      	ldr	r3, [r7, #16]
 80007be:	1c5a      	adds	r2, r3, #1
 80007c0:	613a      	str	r2, [r7, #16]
 80007c2:	4936      	ldr	r1, [pc, #216]	@ (800089c <main+0x1b4>)
 80007c4:	697a      	ldr	r2, [r7, #20]
 80007c6:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 80007ca:	4a37      	ldr	r2, [pc, #220]	@ (80008a8 <main+0x1c0>)
 80007cc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	      for(uint32_t i = 1, j = 0; i < WAV_WRITE_SAMPLE_COUNT / 2; i += 2)
 80007d0:	697b      	ldr	r3, [r7, #20]
 80007d2:	3302      	adds	r3, #2
 80007d4:	617b      	str	r3, [r7, #20]
 80007d6:	697b      	ldr	r3, [r7, #20]
 80007d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80007dc:	d3ee      	bcc.n	80007bc <main+0xd4>
	      }

	      uint32_t bytes = (WAV_WRITE_SAMPLE_COUNT / 4) * 2;
 80007de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007e2:	607b      	str	r3, [r7, #4]
	      write2wave_file((uint8_t*)mono_buffer, bytes);
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	b29b      	uxth	r3, r3
 80007e8:	4619      	mov	r1, r3
 80007ea:	482f      	ldr	r0, [pc, #188]	@ (80008a8 <main+0x1c0>)
 80007ec:	f7ff fe9e 	bl	800052c <write2wave_file>

	      recorded_bytes += bytes;
 80007f0:	4b2e      	ldr	r3, [pc, #184]	@ (80008ac <main+0x1c4>)
 80007f2:	681a      	ldr	r2, [r3, #0]
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	4413      	add	r3, r2
 80007f8:	4a2c      	ldr	r2, [pc, #176]	@ (80008ac <main+0x1c4>)
 80007fa:	6013      	str	r3, [r2, #0]
	      half_i2s = 0;
 80007fc:	4b29      	ldr	r3, [pc, #164]	@ (80008a4 <main+0x1bc>)
 80007fe:	2200      	movs	r2, #0
 8000800:	701a      	strb	r2, [r3, #0]
	  }
	  if(start_stop_recording && full_i2s)
 8000802:	4b27      	ldr	r3, [pc, #156]	@ (80008a0 <main+0x1b8>)
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	b2db      	uxtb	r3, r3
 8000808:	2b00      	cmp	r3, #0
 800080a:	d02d      	beq.n	8000868 <main+0x180>
 800080c:	4b28      	ldr	r3, [pc, #160]	@ (80008b0 <main+0x1c8>)
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	b2db      	uxtb	r3, r3
 8000812:	2b00      	cmp	r3, #0
 8000814:	d028      	beq.n	8000868 <main+0x180>
	  {
	      for(uint32_t i = WAV_WRITE_SAMPLE_COUNT / 2 + 1, j = 0;
 8000816:	f240 4301 	movw	r3, #1025	@ 0x401
 800081a:	60fb      	str	r3, [r7, #12]
 800081c:	2300      	movs	r3, #0
 800081e:	60bb      	str	r3, [r7, #8]
 8000820:	e00c      	b.n	800083c <main+0x154>
	          i < WAV_WRITE_SAMPLE_COUNT; i += 2)
	      {
	          mono_buffer[j++] = data_i2s[i]; // RIGHT channel
 8000822:	68bb      	ldr	r3, [r7, #8]
 8000824:	1c5a      	adds	r2, r3, #1
 8000826:	60ba      	str	r2, [r7, #8]
 8000828:	491c      	ldr	r1, [pc, #112]	@ (800089c <main+0x1b4>)
 800082a:	68fa      	ldr	r2, [r7, #12]
 800082c:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8000830:	4a1d      	ldr	r2, [pc, #116]	@ (80008a8 <main+0x1c0>)
 8000832:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	          i < WAV_WRITE_SAMPLE_COUNT; i += 2)
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	3302      	adds	r3, #2
 800083a:	60fb      	str	r3, [r7, #12]
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000842:	d3ee      	bcc.n	8000822 <main+0x13a>
	      }

	      uint32_t bytes = (WAV_WRITE_SAMPLE_COUNT / 4) * 2;
 8000844:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000848:	603b      	str	r3, [r7, #0]
	      write2wave_file((uint8_t*)mono_buffer, bytes);
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	b29b      	uxth	r3, r3
 800084e:	4619      	mov	r1, r3
 8000850:	4815      	ldr	r0, [pc, #84]	@ (80008a8 <main+0x1c0>)
 8000852:	f7ff fe6b 	bl	800052c <write2wave_file>

	      recorded_bytes += bytes;
 8000856:	4b15      	ldr	r3, [pc, #84]	@ (80008ac <main+0x1c4>)
 8000858:	681a      	ldr	r2, [r3, #0]
 800085a:	683b      	ldr	r3, [r7, #0]
 800085c:	4413      	add	r3, r2
 800085e:	4a13      	ldr	r2, [pc, #76]	@ (80008ac <main+0x1c4>)
 8000860:	6013      	str	r3, [r2, #0]
	      full_i2s = 0;
 8000862:	4b13      	ldr	r3, [pc, #76]	@ (80008b0 <main+0x1c8>)
 8000864:	2200      	movs	r2, #0
 8000866:	701a      	strb	r2, [r3, #0]
	  }

      /* ĐỦ 20 GIÂY → STOP */
      if(recorded_bytes >= TOTAL_BYTES_TARGET && !recording_done)
 8000868:	4b10      	ldr	r3, [pc, #64]	@ (80008ac <main+0x1c4>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a11      	ldr	r2, [pc, #68]	@ (80008b4 <main+0x1cc>)
 800086e:	4293      	cmp	r3, r2
 8000870:	d995      	bls.n	800079e <main+0xb6>
 8000872:	4b11      	ldr	r3, [pc, #68]	@ (80008b8 <main+0x1d0>)
 8000874:	781b      	ldrb	r3, [r3, #0]
 8000876:	b2db      	uxtb	r3, r3
 8000878:	2b00      	cmp	r3, #0
 800087a:	d190      	bne.n	800079e <main+0xb6>
      {
          recording_done = 1;
 800087c:	4b0e      	ldr	r3, [pc, #56]	@ (80008b8 <main+0x1d0>)
 800087e:	2201      	movs	r2, #1
 8000880:	701a      	strb	r2, [r3, #0]
          start_stop_recording = 0;
 8000882:	4b07      	ldr	r3, [pc, #28]	@ (80008a0 <main+0x1b8>)
 8000884:	2200      	movs	r2, #0
 8000886:	701a      	strb	r2, [r3, #0]

          HAL_I2S_DMAStop(&hi2s1);
 8000888:	4803      	ldr	r0, [pc, #12]	@ (8000898 <main+0x1b0>)
 800088a:	f003 ff21 	bl	80046d0 <HAL_I2S_DMAStop>
          stop_recording();
 800088e:	f7ff fe93 	bl	80005b8 <stop_recording>
	  if(start_stop_recording && half_i2s)
 8000892:	e784      	b.n	800079e <main+0xb6>
 8000894:	24000678 	.word	0x24000678
 8000898:	24000530 	.word	0x24000530
 800089c:	240006c4 	.word	0x240006c4
 80008a0:	2400003a 	.word	0x2400003a
 80008a4:	24001ec4 	.word	0x24001ec4
 80008a8:	240016c4 	.word	0x240016c4
 80008ac:	24001ec8 	.word	0x24001ec8
 80008b0:	24001ec5 	.word	0x24001ec5
 80008b4:	001387ff 	.word	0x001387ff
 80008b8:	24001ecc 	.word	0x24001ecc

080008bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b09c      	sub	sp, #112	@ 0x70
 80008c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008c6:	224c      	movs	r2, #76	@ 0x4c
 80008c8:	2100      	movs	r1, #0
 80008ca:	4618      	mov	r0, r3
 80008cc:	f00d fc2a 	bl	800e124 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008d0:	1d3b      	adds	r3, r7, #4
 80008d2:	2220      	movs	r2, #32
 80008d4:	2100      	movs	r1, #0
 80008d6:	4618      	mov	r0, r3
 80008d8:	f00d fc24 	bl	800e124 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80008dc:	2002      	movs	r0, #2
 80008de:	f003 ffa5 	bl	800482c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80008e2:	2300      	movs	r3, #0
 80008e4:	603b      	str	r3, [r7, #0]
 80008e6:	4b31      	ldr	r3, [pc, #196]	@ (80009ac <SystemClock_Config+0xf0>)
 80008e8:	699b      	ldr	r3, [r3, #24]
 80008ea:	4a30      	ldr	r2, [pc, #192]	@ (80009ac <SystemClock_Config+0xf0>)
 80008ec:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80008f0:	6193      	str	r3, [r2, #24]
 80008f2:	4b2e      	ldr	r3, [pc, #184]	@ (80009ac <SystemClock_Config+0xf0>)
 80008f4:	699b      	ldr	r3, [r3, #24]
 80008f6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008fa:	603b      	str	r3, [r7, #0]
 80008fc:	4b2c      	ldr	r3, [pc, #176]	@ (80009b0 <SystemClock_Config+0xf4>)
 80008fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000900:	4a2b      	ldr	r2, [pc, #172]	@ (80009b0 <SystemClock_Config+0xf4>)
 8000902:	f043 0301 	orr.w	r3, r3, #1
 8000906:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000908:	4b29      	ldr	r3, [pc, #164]	@ (80009b0 <SystemClock_Config+0xf4>)
 800090a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800090c:	f003 0301 	and.w	r3, r3, #1
 8000910:	603b      	str	r3, [r7, #0]
 8000912:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000914:	bf00      	nop
 8000916:	4b25      	ldr	r3, [pc, #148]	@ (80009ac <SystemClock_Config+0xf0>)
 8000918:	699b      	ldr	r3, [r3, #24]
 800091a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800091e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000922:	d1f8      	bne.n	8000916 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000924:	2301      	movs	r3, #1
 8000926:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000928:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800092c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800092e:	2302      	movs	r3, #2
 8000930:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000932:	2302      	movs	r3, #2
 8000934:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 13;
 8000936:	230d      	movs	r3, #13
 8000938:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 480;
 800093a:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 800093e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000940:	2302      	movs	r3, #2
 8000942:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 20;
 8000944:	2314      	movs	r3, #20
 8000946:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000948:	2302      	movs	r3, #2
 800094a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 800094c:	2304      	movs	r3, #4
 800094e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000950:	2300      	movs	r3, #0
 8000952:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000954:	2300      	movs	r3, #0
 8000956:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000958:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800095c:	4618      	mov	r0, r3
 800095e:	f003 ff9f 	bl	80048a0 <HAL_RCC_OscConfig>
 8000962:	4603      	mov	r3, r0
 8000964:	2b00      	cmp	r3, #0
 8000966:	d001      	beq.n	800096c <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000968:	f000 f9b6 	bl	8000cd8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800096c:	233f      	movs	r3, #63	@ 0x3f
 800096e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000970:	2303      	movs	r3, #3
 8000972:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000974:	2300      	movs	r3, #0
 8000976:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000978:	2308      	movs	r3, #8
 800097a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800097c:	2340      	movs	r3, #64	@ 0x40
 800097e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000980:	2340      	movs	r3, #64	@ 0x40
 8000982:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000984:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000988:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800098a:	2340      	movs	r3, #64	@ 0x40
 800098c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800098e:	1d3b      	adds	r3, r7, #4
 8000990:	2104      	movs	r1, #4
 8000992:	4618      	mov	r0, r3
 8000994:	f004 fbde 	bl	8005154 <HAL_RCC_ClockConfig>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 800099e:	f000 f99b 	bl	8000cd8 <Error_Handler>
  }
}
 80009a2:	bf00      	nop
 80009a4:	3770      	adds	r7, #112	@ 0x70
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	58024800 	.word	0x58024800
 80009b0:	58000400 	.word	0x58000400

080009b4 <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 80009b8:	4b16      	ldr	r3, [pc, #88]	@ (8000a14 <MX_I2S1_Init+0x60>)
 80009ba:	4a17      	ldr	r2, [pc, #92]	@ (8000a18 <MX_I2S1_Init+0x64>)
 80009bc:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_RX;
 80009be:	4b15      	ldr	r3, [pc, #84]	@ (8000a14 <MX_I2S1_Init+0x60>)
 80009c0:	2206      	movs	r2, #6
 80009c2:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 80009c4:	4b13      	ldr	r3, [pc, #76]	@ (8000a14 <MX_I2S1_Init+0x60>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B_EXTENDED;
 80009ca:	4b12      	ldr	r3, [pc, #72]	@ (8000a14 <MX_I2S1_Init+0x60>)
 80009cc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80009d0:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80009d2:	4b10      	ldr	r3, [pc, #64]	@ (8000a14 <MX_I2S1_Init+0x60>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_32K;
 80009d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000a14 <MX_I2S1_Init+0x60>)
 80009da:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80009de:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 80009e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000a14 <MX_I2S1_Init+0x60>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	619a      	str	r2, [r3, #24]
  hi2s1.Init.FirstBit = I2S_FIRSTBIT_MSB;
 80009e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000a14 <MX_I2S1_Init+0x60>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	61da      	str	r2, [r3, #28]
  hi2s1.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 80009ec:	4b09      	ldr	r3, [pc, #36]	@ (8000a14 <MX_I2S1_Init+0x60>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	621a      	str	r2, [r3, #32]
  hi2s1.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 80009f2:	4b08      	ldr	r3, [pc, #32]	@ (8000a14 <MX_I2S1_Init+0x60>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s1.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 80009f8:	4b06      	ldr	r3, [pc, #24]	@ (8000a14 <MX_I2S1_Init+0x60>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 80009fe:	4805      	ldr	r0, [pc, #20]	@ (8000a14 <MX_I2S1_Init+0x60>)
 8000a00:	f003 fca2 	bl	8004348 <HAL_I2S_Init>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <MX_I2S1_Init+0x5a>
  {
    Error_Handler();
 8000a0a:	f000 f965 	bl	8000cd8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 8000a0e:	bf00      	nop
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	24000530 	.word	0x24000530
 8000a18:	40013000 	.word	0x40013000

08000a1c <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000a20:	4b0b      	ldr	r3, [pc, #44]	@ (8000a50 <MX_SDMMC1_SD_Init+0x34>)
 8000a22:	4a0c      	ldr	r2, [pc, #48]	@ (8000a54 <MX_SDMMC1_SD_Init+0x38>)
 8000a24:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000a26:	4b0a      	ldr	r3, [pc, #40]	@ (8000a50 <MX_SDMMC1_SD_Init+0x34>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000a2c:	4b08      	ldr	r3, [pc, #32]	@ (8000a50 <MX_SDMMC1_SD_Init+0x34>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8000a32:	4b07      	ldr	r3, [pc, #28]	@ (8000a50 <MX_SDMMC1_SD_Init+0x34>)
 8000a34:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000a38:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000a3a:	4b05      	ldr	r3, [pc, #20]	@ (8000a50 <MX_SDMMC1_SD_Init+0x34>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 8;
 8000a40:	4b03      	ldr	r3, [pc, #12]	@ (8000a50 <MX_SDMMC1_SD_Init+0x34>)
 8000a42:	2208      	movs	r2, #8
 8000a44:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000a46:	bf00      	nop
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4e:	4770      	bx	lr
 8000a50:	240005fc 	.word	0x240005fc
 8000a54:	52007000 	.word	0x52007000

08000a58 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b08a      	sub	sp, #40	@ 0x28
 8000a5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a5e:	f107 031c 	add.w	r3, r7, #28
 8000a62:	2200      	movs	r2, #0
 8000a64:	601a      	str	r2, [r3, #0]
 8000a66:	605a      	str	r2, [r3, #4]
 8000a68:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a6a:	463b      	mov	r3, r7
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	601a      	str	r2, [r3, #0]
 8000a70:	605a      	str	r2, [r3, #4]
 8000a72:	609a      	str	r2, [r3, #8]
 8000a74:	60da      	str	r2, [r3, #12]
 8000a76:	611a      	str	r2, [r3, #16]
 8000a78:	615a      	str	r2, [r3, #20]
 8000a7a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a7c:	4b2d      	ldr	r3, [pc, #180]	@ (8000b34 <MX_TIM2_Init+0xdc>)
 8000a7e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a82:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 480-1;
 8000a84:	4b2b      	ldr	r3, [pc, #172]	@ (8000b34 <MX_TIM2_Init+0xdc>)
 8000a86:	f240 12df 	movw	r2, #479	@ 0x1df
 8000a8a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a8c:	4b29      	ldr	r3, [pc, #164]	@ (8000b34 <MX_TIM2_Init+0xdc>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8000a92:	4b28      	ldr	r3, [pc, #160]	@ (8000b34 <MX_TIM2_Init+0xdc>)
 8000a94:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000a98:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a9a:	4b26      	ldr	r3, [pc, #152]	@ (8000b34 <MX_TIM2_Init+0xdc>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aa0:	4b24      	ldr	r3, [pc, #144]	@ (8000b34 <MX_TIM2_Init+0xdc>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000aa6:	4823      	ldr	r0, [pc, #140]	@ (8000b34 <MX_TIM2_Init+0xdc>)
 8000aa8:	f008 ff7a 	bl	80099a0 <HAL_TIM_PWM_Init>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 8000ab2:	f000 f911 	bl	8000cd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aba:	2300      	movs	r3, #0
 8000abc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000abe:	f107 031c 	add.w	r3, r7, #28
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	481b      	ldr	r0, [pc, #108]	@ (8000b34 <MX_TIM2_Init+0xdc>)
 8000ac6:	f009 fd81 	bl	800a5cc <HAL_TIMEx_MasterConfigSynchronization>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8000ad0:	f000 f902 	bl	8000cd8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ad4:	2360      	movs	r3, #96	@ 0x60
 8000ad6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000adc:	2300      	movs	r3, #0
 8000ade:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ae4:	463b      	mov	r3, r7
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4812      	ldr	r0, [pc, #72]	@ (8000b34 <MX_TIM2_Init+0xdc>)
 8000aec:	f009 f8be 	bl	8009c6c <HAL_TIM_PWM_ConfigChannel>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8000af6:	f000 f8ef 	bl	8000cd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000afa:	463b      	mov	r3, r7
 8000afc:	2208      	movs	r2, #8
 8000afe:	4619      	mov	r1, r3
 8000b00:	480c      	ldr	r0, [pc, #48]	@ (8000b34 <MX_TIM2_Init+0xdc>)
 8000b02:	f009 f8b3 	bl	8009c6c <HAL_TIM_PWM_ConfigChannel>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8000b0c:	f000 f8e4 	bl	8000cd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000b10:	463b      	mov	r3, r7
 8000b12:	220c      	movs	r2, #12
 8000b14:	4619      	mov	r1, r3
 8000b16:	4807      	ldr	r0, [pc, #28]	@ (8000b34 <MX_TIM2_Init+0xdc>)
 8000b18:	f009 f8a8 	bl	8009c6c <HAL_TIM_PWM_ConfigChannel>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d001      	beq.n	8000b26 <MX_TIM2_Init+0xce>
  {
    Error_Handler();
 8000b22:	f000 f8d9 	bl	8000cd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000b26:	4803      	ldr	r0, [pc, #12]	@ (8000b34 <MX_TIM2_Init+0xdc>)
 8000b28:	f000 fa40 	bl	8000fac <HAL_TIM_MspPostInit>

}
 8000b2c:	bf00      	nop
 8000b2e:	3728      	adds	r7, #40	@ 0x28
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	24000678 	.word	0x24000678

08000b38 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b3e:	4b0d      	ldr	r3, [pc, #52]	@ (8000b74 <MX_DMA_Init+0x3c>)
 8000b40:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b44:	4a0b      	ldr	r2, [pc, #44]	@ (8000b74 <MX_DMA_Init+0x3c>)
 8000b46:	f043 0301 	orr.w	r3, r3, #1
 8000b4a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000b4e:	4b09      	ldr	r3, [pc, #36]	@ (8000b74 <MX_DMA_Init+0x3c>)
 8000b50:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b54:	f003 0301 	and.w	r3, r3, #1
 8000b58:	607b      	str	r3, [r7, #4]
 8000b5a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	2100      	movs	r1, #0
 8000b60:	200b      	movs	r0, #11
 8000b62:	f000 fd9e 	bl	80016a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000b66:	200b      	movs	r0, #11
 8000b68:	f000 fdb5 	bl	80016d6 <HAL_NVIC_EnableIRQ>

}
 8000b6c:	bf00      	nop
 8000b6e:	3708      	adds	r7, #8
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	58024400 	.word	0x58024400

08000b78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b085      	sub	sp, #20
 8000b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b7e:	4b21      	ldr	r3, [pc, #132]	@ (8000c04 <MX_GPIO_Init+0x8c>)
 8000b80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b84:	4a1f      	ldr	r2, [pc, #124]	@ (8000c04 <MX_GPIO_Init+0x8c>)
 8000b86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b8a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b8e:	4b1d      	ldr	r3, [pc, #116]	@ (8000c04 <MX_GPIO_Init+0x8c>)
 8000b90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b98:	60fb      	str	r3, [r7, #12]
 8000b9a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9c:	4b19      	ldr	r3, [pc, #100]	@ (8000c04 <MX_GPIO_Init+0x8c>)
 8000b9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ba2:	4a18      	ldr	r2, [pc, #96]	@ (8000c04 <MX_GPIO_Init+0x8c>)
 8000ba4:	f043 0301 	orr.w	r3, r3, #1
 8000ba8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bac:	4b15      	ldr	r3, [pc, #84]	@ (8000c04 <MX_GPIO_Init+0x8c>)
 8000bae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bb2:	f003 0301 	and.w	r3, r3, #1
 8000bb6:	60bb      	str	r3, [r7, #8]
 8000bb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bba:	4b12      	ldr	r3, [pc, #72]	@ (8000c04 <MX_GPIO_Init+0x8c>)
 8000bbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bc0:	4a10      	ldr	r2, [pc, #64]	@ (8000c04 <MX_GPIO_Init+0x8c>)
 8000bc2:	f043 0304 	orr.w	r3, r3, #4
 8000bc6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bca:	4b0e      	ldr	r3, [pc, #56]	@ (8000c04 <MX_GPIO_Init+0x8c>)
 8000bcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bd0:	f003 0304 	and.w	r3, r3, #4
 8000bd4:	607b      	str	r3, [r7, #4]
 8000bd6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8000c04 <MX_GPIO_Init+0x8c>)
 8000bda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bde:	4a09      	ldr	r2, [pc, #36]	@ (8000c04 <MX_GPIO_Init+0x8c>)
 8000be0:	f043 0308 	orr.w	r3, r3, #8
 8000be4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000be8:	4b06      	ldr	r3, [pc, #24]	@ (8000c04 <MX_GPIO_Init+0x8c>)
 8000bea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bee:	f003 0308 	and.w	r3, r3, #8
 8000bf2:	603b      	str	r3, [r7, #0]
 8000bf4:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000bf6:	bf00      	nop
 8000bf8:	3714      	adds	r7, #20
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop
 8000c04:	58024400 	.word	0x58024400

08000c08 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b086      	sub	sp, #24
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	60f8      	str	r0, [r7, #12]
 8000c10:	60b9      	str	r1, [r7, #8]
 8000c12:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c14:	2300      	movs	r3, #0
 8000c16:	617b      	str	r3, [r7, #20]
 8000c18:	e009      	b.n	8000c2e <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 8000c1a:	68bb      	ldr	r3, [r7, #8]
 8000c1c:	1c5a      	adds	r2, r3, #1
 8000c1e:	60ba      	str	r2, [r7, #8]
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	4618      	mov	r0, r3
 8000c24:	f7ff fd38 	bl	8000698 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	3301      	adds	r3, #1
 8000c2c:	617b      	str	r3, [r7, #20]
 8000c2e:	697a      	ldr	r2, [r7, #20]
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	429a      	cmp	r2, r3
 8000c34:	dbf1      	blt.n	8000c1a <_write+0x12>
	}
	return len;
 8000c36:	687b      	ldr	r3, [r7, #4]
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	3718      	adds	r7, #24
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <HAL_I2S_RxCpltCallback>:
//	l,r,l,r,l,
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]

	full_i2s = 1;
 8000c48:	4b04      	ldr	r3, [pc, #16]	@ (8000c5c <HAL_I2S_RxCpltCallback+0x1c>)
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	701a      	strb	r2, [r3, #0]
}
 8000c4e:	bf00      	nop
 8000c50:	370c      	adds	r7, #12
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	24001ec5 	.word	0x24001ec5

08000c60 <HAL_I2S_RxHalfCpltCallback>:
void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000c60:	b480      	push	{r7}
 8000c62:	b083      	sub	sp, #12
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
	//sample_i2s = data_i2s[0];
	half_i2s = 1;
 8000c68:	4b04      	ldr	r3, [pc, #16]	@ (8000c7c <HAL_I2S_RxHalfCpltCallback+0x1c>)
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	701a      	strb	r2, [r3, #0]
}
 8000c6e:	bf00      	nop
 8000c70:	370c      	adds	r7, #12
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	24001ec4 	.word	0x24001ec4

08000c80 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000c86:	463b      	mov	r3, r7
 8000c88:	2200      	movs	r2, #0
 8000c8a:	601a      	str	r2, [r3, #0]
 8000c8c:	605a      	str	r2, [r3, #4]
 8000c8e:	609a      	str	r2, [r3, #8]
 8000c90:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000c92:	f000 fd3b 	bl	800170c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000c96:	2301      	movs	r3, #1
 8000c98:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000ca2:	231f      	movs	r3, #31
 8000ca4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000ca6:	2387      	movs	r3, #135	@ 0x87
 8000ca8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000caa:	2300      	movs	r3, #0
 8000cac:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000cc2:	463b      	mov	r3, r7
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f000 fd59 	bl	800177c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000cca:	2004      	movs	r0, #4
 8000ccc:	f000 fd36 	bl	800173c <HAL_MPU_Enable>

}
 8000cd0:	bf00      	nop
 8000cd2:	3710      	adds	r7, #16
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}

08000cd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cdc:	b672      	cpsid	i
}
 8000cde:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ce0:	bf00      	nop
 8000ce2:	e7fd      	b.n	8000ce0 <Error_Handler+0x8>

08000ce4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cea:	4b0a      	ldr	r3, [pc, #40]	@ (8000d14 <HAL_MspInit+0x30>)
 8000cec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000cf0:	4a08      	ldr	r2, [pc, #32]	@ (8000d14 <HAL_MspInit+0x30>)
 8000cf2:	f043 0302 	orr.w	r3, r3, #2
 8000cf6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000cfa:	4b06      	ldr	r3, [pc, #24]	@ (8000d14 <HAL_MspInit+0x30>)
 8000cfc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d00:	f003 0302 	and.w	r3, r3, #2
 8000d04:	607b      	str	r3, [r7, #4]
 8000d06:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d08:	bf00      	nop
 8000d0a:	370c      	adds	r7, #12
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr
 8000d14:	58024400 	.word	0x58024400

08000d18 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b0ba      	sub	sp, #232	@ 0xe8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d20:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d24:	2200      	movs	r2, #0
 8000d26:	601a      	str	r2, [r3, #0]
 8000d28:	605a      	str	r2, [r3, #4]
 8000d2a:	609a      	str	r2, [r3, #8]
 8000d2c:	60da      	str	r2, [r3, #12]
 8000d2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d30:	f107 0310 	add.w	r3, r7, #16
 8000d34:	22c0      	movs	r2, #192	@ 0xc0
 8000d36:	2100      	movs	r1, #0
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f00d f9f3 	bl	800e124 <memset>
  if(hi2s->Instance==SPI1)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	4a3e      	ldr	r2, [pc, #248]	@ (8000e3c <HAL_I2S_MspInit+0x124>)
 8000d44:	4293      	cmp	r3, r2
 8000d46:	d174      	bne.n	8000e32 <HAL_I2S_MspInit+0x11a>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8000d48:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000d4c:	f04f 0300 	mov.w	r3, #0
 8000d50:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000d54:	2300      	movs	r3, #0
 8000d56:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d58:	f107 0310 	add.w	r3, r7, #16
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f004 fd6f 	bl	8005840 <HAL_RCCEx_PeriphCLKConfig>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <HAL_I2S_MspInit+0x54>
    {
      Error_Handler();
 8000d68:	f7ff ffb6 	bl	8000cd8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d6c:	4b34      	ldr	r3, [pc, #208]	@ (8000e40 <HAL_I2S_MspInit+0x128>)
 8000d6e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000d72:	4a33      	ldr	r2, [pc, #204]	@ (8000e40 <HAL_I2S_MspInit+0x128>)
 8000d74:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d78:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000d7c:	4b30      	ldr	r3, [pc, #192]	@ (8000e40 <HAL_I2S_MspInit+0x128>)
 8000d7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000d82:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d86:	60fb      	str	r3, [r7, #12]
 8000d88:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d8a:	4b2d      	ldr	r3, [pc, #180]	@ (8000e40 <HAL_I2S_MspInit+0x128>)
 8000d8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d90:	4a2b      	ldr	r2, [pc, #172]	@ (8000e40 <HAL_I2S_MspInit+0x128>)
 8000d92:	f043 0301 	orr.w	r3, r3, #1
 8000d96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d9a:	4b29      	ldr	r3, [pc, #164]	@ (8000e40 <HAL_I2S_MspInit+0x128>)
 8000d9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000da0:	f003 0301 	and.w	r3, r3, #1
 8000da4:	60bb      	str	r3, [r7, #8]
 8000da6:	68bb      	ldr	r3, [r7, #8]
    /**I2S1 GPIO Configuration
    PA4     ------> I2S1_WS
    PA5     ------> I2S1_CK
    PA6     ------> I2S1_SDI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000da8:	2370      	movs	r3, #112	@ 0x70
 8000daa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dae:	2302      	movs	r3, #2
 8000db0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db4:	2300      	movs	r3, #0
 8000db6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000dc0:	2305      	movs	r3, #5
 8000dc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000dca:	4619      	mov	r1, r3
 8000dcc:	481d      	ldr	r0, [pc, #116]	@ (8000e44 <HAL_I2S_MspInit+0x12c>)
 8000dce:	f003 f90b 	bl	8003fe8 <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream0;
 8000dd2:	4b1d      	ldr	r3, [pc, #116]	@ (8000e48 <HAL_I2S_MspInit+0x130>)
 8000dd4:	4a1d      	ldr	r2, [pc, #116]	@ (8000e4c <HAL_I2S_MspInit+0x134>)
 8000dd6:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8000dd8:	4b1b      	ldr	r3, [pc, #108]	@ (8000e48 <HAL_I2S_MspInit+0x130>)
 8000dda:	2225      	movs	r2, #37	@ 0x25
 8000ddc:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000dde:	4b1a      	ldr	r3, [pc, #104]	@ (8000e48 <HAL_I2S_MspInit+0x130>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000de4:	4b18      	ldr	r3, [pc, #96]	@ (8000e48 <HAL_I2S_MspInit+0x130>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000dea:	4b17      	ldr	r3, [pc, #92]	@ (8000e48 <HAL_I2S_MspInit+0x130>)
 8000dec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000df0:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000df2:	4b15      	ldr	r3, [pc, #84]	@ (8000e48 <HAL_I2S_MspInit+0x130>)
 8000df4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000df8:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000dfa:	4b13      	ldr	r3, [pc, #76]	@ (8000e48 <HAL_I2S_MspInit+0x130>)
 8000dfc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e00:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8000e02:	4b11      	ldr	r3, [pc, #68]	@ (8000e48 <HAL_I2S_MspInit+0x130>)
 8000e04:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e08:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000e0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000e48 <HAL_I2S_MspInit+0x130>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000e10:	4b0d      	ldr	r3, [pc, #52]	@ (8000e48 <HAL_I2S_MspInit+0x130>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000e16:	480c      	ldr	r0, [pc, #48]	@ (8000e48 <HAL_I2S_MspInit+0x130>)
 8000e18:	f000 fcf0 	bl	80017fc <HAL_DMA_Init>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <HAL_I2S_MspInit+0x10e>
    {
      Error_Handler();
 8000e22:	f7ff ff59 	bl	8000cd8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi1_rx);
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	4a07      	ldr	r2, [pc, #28]	@ (8000e48 <HAL_I2S_MspInit+0x130>)
 8000e2a:	649a      	str	r2, [r3, #72]	@ 0x48
 8000e2c:	4a06      	ldr	r2, [pc, #24]	@ (8000e48 <HAL_I2S_MspInit+0x130>)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000e32:	bf00      	nop
 8000e34:	37e8      	adds	r7, #232	@ 0xe8
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	40013000 	.word	0x40013000
 8000e40:	58024400 	.word	0x58024400
 8000e44:	58020000 	.word	0x58020000
 8000e48:	24000584 	.word	0x24000584
 8000e4c:	40020010 	.word	0x40020010

08000e50 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b0bc      	sub	sp, #240	@ 0xf0
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e58:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	601a      	str	r2, [r3, #0]
 8000e60:	605a      	str	r2, [r3, #4]
 8000e62:	609a      	str	r2, [r3, #8]
 8000e64:	60da      	str	r2, [r3, #12]
 8000e66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e68:	f107 0318 	add.w	r3, r7, #24
 8000e6c:	22c0      	movs	r2, #192	@ 0xc0
 8000e6e:	2100      	movs	r1, #0
 8000e70:	4618      	mov	r0, r3
 8000e72:	f00d f957 	bl	800e124 <memset>
  if(hsd->Instance==SDMMC1)
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	4a38      	ldr	r2, [pc, #224]	@ (8000f5c <HAL_SD_MspInit+0x10c>)
 8000e7c:	4293      	cmp	r3, r2
 8000e7e:	d169      	bne.n	8000f54 <HAL_SD_MspInit+0x104>

    /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8000e80:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000e84:	f04f 0300 	mov.w	r3, #0
 8000e88:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e90:	f107 0318 	add.w	r3, r7, #24
 8000e94:	4618      	mov	r0, r3
 8000e96:	f004 fcd3 	bl	8005840 <HAL_RCCEx_PeriphCLKConfig>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d001      	beq.n	8000ea4 <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 8000ea0:	f7ff ff1a 	bl	8000cd8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8000ea4:	4b2e      	ldr	r3, [pc, #184]	@ (8000f60 <HAL_SD_MspInit+0x110>)
 8000ea6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000eaa:	4a2d      	ldr	r2, [pc, #180]	@ (8000f60 <HAL_SD_MspInit+0x110>)
 8000eac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000eb0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8000eb4:	4b2a      	ldr	r3, [pc, #168]	@ (8000f60 <HAL_SD_MspInit+0x110>)
 8000eb6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000eba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ebe:	617b      	str	r3, [r7, #20]
 8000ec0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ec2:	4b27      	ldr	r3, [pc, #156]	@ (8000f60 <HAL_SD_MspInit+0x110>)
 8000ec4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ec8:	4a25      	ldr	r2, [pc, #148]	@ (8000f60 <HAL_SD_MspInit+0x110>)
 8000eca:	f043 0304 	orr.w	r3, r3, #4
 8000ece:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ed2:	4b23      	ldr	r3, [pc, #140]	@ (8000f60 <HAL_SD_MspInit+0x110>)
 8000ed4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ed8:	f003 0304 	and.w	r3, r3, #4
 8000edc:	613b      	str	r3, [r7, #16]
 8000ede:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ee0:	4b1f      	ldr	r3, [pc, #124]	@ (8000f60 <HAL_SD_MspInit+0x110>)
 8000ee2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ee6:	4a1e      	ldr	r2, [pc, #120]	@ (8000f60 <HAL_SD_MspInit+0x110>)
 8000ee8:	f043 0308 	orr.w	r3, r3, #8
 8000eec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ef0:	4b1b      	ldr	r3, [pc, #108]	@ (8000f60 <HAL_SD_MspInit+0x110>)
 8000ef2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ef6:	f003 0308 	and.w	r3, r3, #8
 8000efa:	60fb      	str	r3, [r7, #12]
 8000efc:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000efe:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8000f02:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f06:	2302      	movs	r3, #2
 8000f08:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f12:	2303      	movs	r3, #3
 8000f14:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8000f18:	230c      	movs	r3, #12
 8000f1a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f1e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000f22:	4619      	mov	r1, r3
 8000f24:	480f      	ldr	r0, [pc, #60]	@ (8000f64 <HAL_SD_MspInit+0x114>)
 8000f26:	f003 f85f 	bl	8003fe8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000f2a:	2304      	movs	r3, #4
 8000f2c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f30:	2302      	movs	r3, #2
 8000f32:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f36:	2300      	movs	r3, #0
 8000f38:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f3c:	2303      	movs	r3, #3
 8000f3e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8000f42:	230c      	movs	r3, #12
 8000f44:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f48:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4806      	ldr	r0, [pc, #24]	@ (8000f68 <HAL_SD_MspInit+0x118>)
 8000f50:	f003 f84a 	bl	8003fe8 <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8000f54:	bf00      	nop
 8000f56:	37f0      	adds	r7, #240	@ 0xf0
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	52007000 	.word	0x52007000
 8000f60:	58024400 	.word	0x58024400
 8000f64:	58020800 	.word	0x58020800
 8000f68:	58020c00 	.word	0x58020c00

08000f6c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b085      	sub	sp, #20
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000f7c:	d10e      	bne.n	8000f9c <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000fa8 <HAL_TIM_PWM_MspInit+0x3c>)
 8000f80:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f84:	4a08      	ldr	r2, [pc, #32]	@ (8000fa8 <HAL_TIM_PWM_MspInit+0x3c>)
 8000f86:	f043 0301 	orr.w	r3, r3, #1
 8000f8a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000f8e:	4b06      	ldr	r3, [pc, #24]	@ (8000fa8 <HAL_TIM_PWM_MspInit+0x3c>)
 8000f90:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f94:	f003 0301 	and.w	r3, r3, #1
 8000f98:	60fb      	str	r3, [r7, #12]
 8000f9a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000f9c:	bf00      	nop
 8000f9e:	3714      	adds	r7, #20
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr
 8000fa8:	58024400 	.word	0x58024400

08000fac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b088      	sub	sp, #32
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb4:	f107 030c 	add.w	r3, r7, #12
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000fcc:	d11e      	bne.n	800100c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fce:	4b11      	ldr	r3, [pc, #68]	@ (8001014 <HAL_TIM_MspPostInit+0x68>)
 8000fd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fd4:	4a0f      	ldr	r2, [pc, #60]	@ (8001014 <HAL_TIM_MspPostInit+0x68>)
 8000fd6:	f043 0301 	orr.w	r3, r3, #1
 8000fda:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fde:	4b0d      	ldr	r3, [pc, #52]	@ (8001014 <HAL_TIM_MspPostInit+0x68>)
 8000fe0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fe4:	f003 0301 	and.w	r3, r3, #1
 8000fe8:	60bb      	str	r3, [r7, #8]
 8000fea:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8000fec:	230d      	movs	r3, #13
 8000fee:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001000:	f107 030c 	add.w	r3, r7, #12
 8001004:	4619      	mov	r1, r3
 8001006:	4804      	ldr	r0, [pc, #16]	@ (8001018 <HAL_TIM_MspPostInit+0x6c>)
 8001008:	f002 ffee 	bl	8003fe8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800100c:	bf00      	nop
 800100e:	3720      	adds	r7, #32
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	58024400 	.word	0x58024400
 8001018:	58020000 	.word	0x58020000

0800101c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001020:	bf00      	nop
 8001022:	e7fd      	b.n	8001020 <NMI_Handler+0x4>

08001024 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001028:	bf00      	nop
 800102a:	e7fd      	b.n	8001028 <HardFault_Handler+0x4>

0800102c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001030:	bf00      	nop
 8001032:	e7fd      	b.n	8001030 <MemManage_Handler+0x4>

08001034 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001038:	bf00      	nop
 800103a:	e7fd      	b.n	8001038 <BusFault_Handler+0x4>

0800103c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001040:	bf00      	nop
 8001042:	e7fd      	b.n	8001040 <UsageFault_Handler+0x4>

08001044 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001048:	bf00      	nop
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr

08001052 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001052:	b480      	push	{r7}
 8001054:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001056:	bf00      	nop
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr

08001060 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001064:	bf00      	nop
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr

0800106e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800106e:	b580      	push	{r7, lr}
 8001070:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001072:	f000 f9eb 	bl	800144c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001076:	bf00      	nop
 8001078:	bd80      	pop	{r7, pc}
	...

0800107c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001080:	4802      	ldr	r0, [pc, #8]	@ (800108c <DMA1_Stream0_IRQHandler+0x10>)
 8001082:	f001 fc9f 	bl	80029c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	24000584 	.word	0x24000584

08001090 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b086      	sub	sp, #24
 8001094:	af00      	add	r7, sp, #0
 8001096:	60f8      	str	r0, [r7, #12]
 8001098:	60b9      	str	r1, [r7, #8]
 800109a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800109c:	2300      	movs	r3, #0
 800109e:	617b      	str	r3, [r7, #20]
 80010a0:	e00a      	b.n	80010b8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80010a2:	f3af 8000 	nop.w
 80010a6:	4601      	mov	r1, r0
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	1c5a      	adds	r2, r3, #1
 80010ac:	60ba      	str	r2, [r7, #8]
 80010ae:	b2ca      	uxtb	r2, r1
 80010b0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	3301      	adds	r3, #1
 80010b6:	617b      	str	r3, [r7, #20]
 80010b8:	697a      	ldr	r2, [r7, #20]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	429a      	cmp	r2, r3
 80010be:	dbf0      	blt.n	80010a2 <_read+0x12>
  }

  return len;
 80010c0:	687b      	ldr	r3, [r7, #4]
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3718      	adds	r7, #24
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}

080010ca <_close>:
  }
  return len;
}

int _close(int file)
{
 80010ca:	b480      	push	{r7}
 80010cc:	b083      	sub	sp, #12
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80010d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr

080010e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010e2:	b480      	push	{r7}
 80010e4:	b083      	sub	sp, #12
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
 80010ea:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80010f2:	605a      	str	r2, [r3, #4]
  return 0;
 80010f4:	2300      	movs	r3, #0
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	370c      	adds	r7, #12
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr

08001102 <_isatty>:

int _isatty(int file)
{
 8001102:	b480      	push	{r7}
 8001104:	b083      	sub	sp, #12
 8001106:	af00      	add	r7, sp, #0
 8001108:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800110a:	2301      	movs	r3, #1
}
 800110c:	4618      	mov	r0, r3
 800110e:	370c      	adds	r7, #12
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr

08001118 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001118:	b480      	push	{r7}
 800111a:	b085      	sub	sp, #20
 800111c:	af00      	add	r7, sp, #0
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	60b9      	str	r1, [r7, #8]
 8001122:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001124:	2300      	movs	r3, #0
}
 8001126:	4618      	mov	r0, r3
 8001128:	3714      	adds	r7, #20
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr
	...

08001134 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b086      	sub	sp, #24
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800113c:	4a14      	ldr	r2, [pc, #80]	@ (8001190 <_sbrk+0x5c>)
 800113e:	4b15      	ldr	r3, [pc, #84]	@ (8001194 <_sbrk+0x60>)
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001148:	4b13      	ldr	r3, [pc, #76]	@ (8001198 <_sbrk+0x64>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d102      	bne.n	8001156 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001150:	4b11      	ldr	r3, [pc, #68]	@ (8001198 <_sbrk+0x64>)
 8001152:	4a12      	ldr	r2, [pc, #72]	@ (800119c <_sbrk+0x68>)
 8001154:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001156:	4b10      	ldr	r3, [pc, #64]	@ (8001198 <_sbrk+0x64>)
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4413      	add	r3, r2
 800115e:	693a      	ldr	r2, [r7, #16]
 8001160:	429a      	cmp	r2, r3
 8001162:	d207      	bcs.n	8001174 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001164:	f00d f82c 	bl	800e1c0 <__errno>
 8001168:	4603      	mov	r3, r0
 800116a:	220c      	movs	r2, #12
 800116c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800116e:	f04f 33ff 	mov.w	r3, #4294967295
 8001172:	e009      	b.n	8001188 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001174:	4b08      	ldr	r3, [pc, #32]	@ (8001198 <_sbrk+0x64>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800117a:	4b07      	ldr	r3, [pc, #28]	@ (8001198 <_sbrk+0x64>)
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4413      	add	r3, r2
 8001182:	4a05      	ldr	r2, [pc, #20]	@ (8001198 <_sbrk+0x64>)
 8001184:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001186:	68fb      	ldr	r3, [r7, #12]
}
 8001188:	4618      	mov	r0, r3
 800118a:	3718      	adds	r7, #24
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	24080000 	.word	0x24080000
 8001194:	00000400 	.word	0x00000400
 8001198:	24001ed0 	.word	0x24001ed0
 800119c:	24002060 	.word	0x24002060

080011a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80011a4:	4b43      	ldr	r3, [pc, #268]	@ (80012b4 <SystemInit+0x114>)
 80011a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011aa:	4a42      	ldr	r2, [pc, #264]	@ (80012b4 <SystemInit+0x114>)
 80011ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80011b4:	4b40      	ldr	r3, [pc, #256]	@ (80012b8 <SystemInit+0x118>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f003 030f 	and.w	r3, r3, #15
 80011bc:	2b06      	cmp	r3, #6
 80011be:	d807      	bhi.n	80011d0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80011c0:	4b3d      	ldr	r3, [pc, #244]	@ (80012b8 <SystemInit+0x118>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f023 030f 	bic.w	r3, r3, #15
 80011c8:	4a3b      	ldr	r2, [pc, #236]	@ (80012b8 <SystemInit+0x118>)
 80011ca:	f043 0307 	orr.w	r3, r3, #7
 80011ce:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80011d0:	4b3a      	ldr	r3, [pc, #232]	@ (80012bc <SystemInit+0x11c>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a39      	ldr	r2, [pc, #228]	@ (80012bc <SystemInit+0x11c>)
 80011d6:	f043 0301 	orr.w	r3, r3, #1
 80011da:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80011dc:	4b37      	ldr	r3, [pc, #220]	@ (80012bc <SystemInit+0x11c>)
 80011de:	2200      	movs	r2, #0
 80011e0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80011e2:	4b36      	ldr	r3, [pc, #216]	@ (80012bc <SystemInit+0x11c>)
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	4935      	ldr	r1, [pc, #212]	@ (80012bc <SystemInit+0x11c>)
 80011e8:	4b35      	ldr	r3, [pc, #212]	@ (80012c0 <SystemInit+0x120>)
 80011ea:	4013      	ands	r3, r2
 80011ec:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80011ee:	4b32      	ldr	r3, [pc, #200]	@ (80012b8 <SystemInit+0x118>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f003 0308 	and.w	r3, r3, #8
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d007      	beq.n	800120a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80011fa:	4b2f      	ldr	r3, [pc, #188]	@ (80012b8 <SystemInit+0x118>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f023 030f 	bic.w	r3, r3, #15
 8001202:	4a2d      	ldr	r2, [pc, #180]	@ (80012b8 <SystemInit+0x118>)
 8001204:	f043 0307 	orr.w	r3, r3, #7
 8001208:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800120a:	4b2c      	ldr	r3, [pc, #176]	@ (80012bc <SystemInit+0x11c>)
 800120c:	2200      	movs	r2, #0
 800120e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001210:	4b2a      	ldr	r3, [pc, #168]	@ (80012bc <SystemInit+0x11c>)
 8001212:	2200      	movs	r2, #0
 8001214:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001216:	4b29      	ldr	r3, [pc, #164]	@ (80012bc <SystemInit+0x11c>)
 8001218:	2200      	movs	r2, #0
 800121a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800121c:	4b27      	ldr	r3, [pc, #156]	@ (80012bc <SystemInit+0x11c>)
 800121e:	4a29      	ldr	r2, [pc, #164]	@ (80012c4 <SystemInit+0x124>)
 8001220:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001222:	4b26      	ldr	r3, [pc, #152]	@ (80012bc <SystemInit+0x11c>)
 8001224:	4a28      	ldr	r2, [pc, #160]	@ (80012c8 <SystemInit+0x128>)
 8001226:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001228:	4b24      	ldr	r3, [pc, #144]	@ (80012bc <SystemInit+0x11c>)
 800122a:	4a28      	ldr	r2, [pc, #160]	@ (80012cc <SystemInit+0x12c>)
 800122c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800122e:	4b23      	ldr	r3, [pc, #140]	@ (80012bc <SystemInit+0x11c>)
 8001230:	2200      	movs	r2, #0
 8001232:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001234:	4b21      	ldr	r3, [pc, #132]	@ (80012bc <SystemInit+0x11c>)
 8001236:	4a25      	ldr	r2, [pc, #148]	@ (80012cc <SystemInit+0x12c>)
 8001238:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800123a:	4b20      	ldr	r3, [pc, #128]	@ (80012bc <SystemInit+0x11c>)
 800123c:	2200      	movs	r2, #0
 800123e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001240:	4b1e      	ldr	r3, [pc, #120]	@ (80012bc <SystemInit+0x11c>)
 8001242:	4a22      	ldr	r2, [pc, #136]	@ (80012cc <SystemInit+0x12c>)
 8001244:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001246:	4b1d      	ldr	r3, [pc, #116]	@ (80012bc <SystemInit+0x11c>)
 8001248:	2200      	movs	r2, #0
 800124a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800124c:	4b1b      	ldr	r3, [pc, #108]	@ (80012bc <SystemInit+0x11c>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a1a      	ldr	r2, [pc, #104]	@ (80012bc <SystemInit+0x11c>)
 8001252:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001256:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001258:	4b18      	ldr	r3, [pc, #96]	@ (80012bc <SystemInit+0x11c>)
 800125a:	2200      	movs	r2, #0
 800125c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800125e:	4b1c      	ldr	r3, [pc, #112]	@ (80012d0 <SystemInit+0x130>)
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	4b1c      	ldr	r3, [pc, #112]	@ (80012d4 <SystemInit+0x134>)
 8001264:	4013      	ands	r3, r2
 8001266:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800126a:	d202      	bcs.n	8001272 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800126c:	4b1a      	ldr	r3, [pc, #104]	@ (80012d8 <SystemInit+0x138>)
 800126e:	2201      	movs	r2, #1
 8001270:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001272:	4b12      	ldr	r3, [pc, #72]	@ (80012bc <SystemInit+0x11c>)
 8001274:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001278:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800127c:	2b00      	cmp	r3, #0
 800127e:	d113      	bne.n	80012a8 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001280:	4b0e      	ldr	r3, [pc, #56]	@ (80012bc <SystemInit+0x11c>)
 8001282:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001286:	4a0d      	ldr	r2, [pc, #52]	@ (80012bc <SystemInit+0x11c>)
 8001288:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800128c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001290:	4b12      	ldr	r3, [pc, #72]	@ (80012dc <SystemInit+0x13c>)
 8001292:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001296:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001298:	4b08      	ldr	r3, [pc, #32]	@ (80012bc <SystemInit+0x11c>)
 800129a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800129e:	4a07      	ldr	r2, [pc, #28]	@ (80012bc <SystemInit+0x11c>)
 80012a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80012a4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80012a8:	bf00      	nop
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	e000ed00 	.word	0xe000ed00
 80012b8:	52002000 	.word	0x52002000
 80012bc:	58024400 	.word	0x58024400
 80012c0:	eaf6ed7f 	.word	0xeaf6ed7f
 80012c4:	02020200 	.word	0x02020200
 80012c8:	01ff0000 	.word	0x01ff0000
 80012cc:	01010280 	.word	0x01010280
 80012d0:	5c001000 	.word	0x5c001000
 80012d4:	ffff0000 	.word	0xffff0000
 80012d8:	51008108 	.word	0x51008108
 80012dc:	52004000 	.word	0x52004000

080012e0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80012e4:	4b09      	ldr	r3, [pc, #36]	@ (800130c <ExitRun0Mode+0x2c>)
 80012e6:	68db      	ldr	r3, [r3, #12]
 80012e8:	4a08      	ldr	r2, [pc, #32]	@ (800130c <ExitRun0Mode+0x2c>)
 80012ea:	f043 0302 	orr.w	r3, r3, #2
 80012ee:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80012f0:	bf00      	nop
 80012f2:	4b06      	ldr	r3, [pc, #24]	@ (800130c <ExitRun0Mode+0x2c>)
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d0f9      	beq.n	80012f2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80012fe:	bf00      	nop
 8001300:	bf00      	nop
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr
 800130a:	bf00      	nop
 800130c:	58024800 	.word	0x58024800

08001310 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001310:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800134c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001314:	f7ff ffe4 	bl	80012e0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001318:	f7ff ff42 	bl	80011a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800131c:	480c      	ldr	r0, [pc, #48]	@ (8001350 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800131e:	490d      	ldr	r1, [pc, #52]	@ (8001354 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001320:	4a0d      	ldr	r2, [pc, #52]	@ (8001358 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001322:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001324:	e002      	b.n	800132c <LoopCopyDataInit>

08001326 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001326:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001328:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800132a:	3304      	adds	r3, #4

0800132c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800132c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800132e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001330:	d3f9      	bcc.n	8001326 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001332:	4a0a      	ldr	r2, [pc, #40]	@ (800135c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001334:	4c0a      	ldr	r4, [pc, #40]	@ (8001360 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001336:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001338:	e001      	b.n	800133e <LoopFillZerobss>

0800133a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800133a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800133c:	3204      	adds	r2, #4

0800133e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800133e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001340:	d3fb      	bcc.n	800133a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001342:	f00c ff43 	bl	800e1cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001346:	f7ff f9cf 	bl	80006e8 <main>
  bx  lr
 800134a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800134c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001350:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001354:	240000a8 	.word	0x240000a8
  ldr r2, =_sidata
 8001358:	0800ee78 	.word	0x0800ee78
  ldr r2, =_sbss
 800135c:	240000a8 	.word	0x240000a8
  ldr r4, =_ebss
 8001360:	24002060 	.word	0x24002060

08001364 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001364:	e7fe      	b.n	8001364 <ADC3_IRQHandler>
	...

08001368 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800136e:	2003      	movs	r0, #3
 8001370:	f000 f98c 	bl	800168c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001374:	f004 f8a4 	bl	80054c0 <HAL_RCC_GetSysClockFreq>
 8001378:	4602      	mov	r2, r0
 800137a:	4b15      	ldr	r3, [pc, #84]	@ (80013d0 <HAL_Init+0x68>)
 800137c:	699b      	ldr	r3, [r3, #24]
 800137e:	0a1b      	lsrs	r3, r3, #8
 8001380:	f003 030f 	and.w	r3, r3, #15
 8001384:	4913      	ldr	r1, [pc, #76]	@ (80013d4 <HAL_Init+0x6c>)
 8001386:	5ccb      	ldrb	r3, [r1, r3]
 8001388:	f003 031f 	and.w	r3, r3, #31
 800138c:	fa22 f303 	lsr.w	r3, r2, r3
 8001390:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001392:	4b0f      	ldr	r3, [pc, #60]	@ (80013d0 <HAL_Init+0x68>)
 8001394:	699b      	ldr	r3, [r3, #24]
 8001396:	f003 030f 	and.w	r3, r3, #15
 800139a:	4a0e      	ldr	r2, [pc, #56]	@ (80013d4 <HAL_Init+0x6c>)
 800139c:	5cd3      	ldrb	r3, [r2, r3]
 800139e:	f003 031f 	and.w	r3, r3, #31
 80013a2:	687a      	ldr	r2, [r7, #4]
 80013a4:	fa22 f303 	lsr.w	r3, r2, r3
 80013a8:	4a0b      	ldr	r2, [pc, #44]	@ (80013d8 <HAL_Init+0x70>)
 80013aa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80013ac:	4a0b      	ldr	r2, [pc, #44]	@ (80013dc <HAL_Init+0x74>)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013b2:	200f      	movs	r0, #15
 80013b4:	f000 f814 	bl	80013e0 <HAL_InitTick>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80013be:	2301      	movs	r3, #1
 80013c0:	e002      	b.n	80013c8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80013c2:	f7ff fc8f 	bl	8000ce4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013c6:	2300      	movs	r3, #0
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	58024400 	.word	0x58024400
 80013d4:	0800ed88 	.word	0x0800ed88
 80013d8:	24000040 	.word	0x24000040
 80013dc:	2400003c 	.word	0x2400003c

080013e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80013e8:	4b15      	ldr	r3, [pc, #84]	@ (8001440 <HAL_InitTick+0x60>)
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d101      	bne.n	80013f4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80013f0:	2301      	movs	r3, #1
 80013f2:	e021      	b.n	8001438 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80013f4:	4b13      	ldr	r3, [pc, #76]	@ (8001444 <HAL_InitTick+0x64>)
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	4b11      	ldr	r3, [pc, #68]	@ (8001440 <HAL_InitTick+0x60>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	4619      	mov	r1, r3
 80013fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001402:	fbb3 f3f1 	udiv	r3, r3, r1
 8001406:	fbb2 f3f3 	udiv	r3, r2, r3
 800140a:	4618      	mov	r0, r3
 800140c:	f000 f971 	bl	80016f2 <HAL_SYSTICK_Config>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	e00e      	b.n	8001438 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2b0f      	cmp	r3, #15
 800141e:	d80a      	bhi.n	8001436 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001420:	2200      	movs	r2, #0
 8001422:	6879      	ldr	r1, [r7, #4]
 8001424:	f04f 30ff 	mov.w	r0, #4294967295
 8001428:	f000 f93b 	bl	80016a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800142c:	4a06      	ldr	r2, [pc, #24]	@ (8001448 <HAL_InitTick+0x68>)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001432:	2300      	movs	r3, #0
 8001434:	e000      	b.n	8001438 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
}
 8001438:	4618      	mov	r0, r3
 800143a:	3708      	adds	r7, #8
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	24000048 	.word	0x24000048
 8001444:	2400003c 	.word	0x2400003c
 8001448:	24000044 	.word	0x24000044

0800144c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001450:	4b06      	ldr	r3, [pc, #24]	@ (800146c <HAL_IncTick+0x20>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	461a      	mov	r2, r3
 8001456:	4b06      	ldr	r3, [pc, #24]	@ (8001470 <HAL_IncTick+0x24>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4413      	add	r3, r2
 800145c:	4a04      	ldr	r2, [pc, #16]	@ (8001470 <HAL_IncTick+0x24>)
 800145e:	6013      	str	r3, [r2, #0]
}
 8001460:	bf00      	nop
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	24000048 	.word	0x24000048
 8001470:	24001ed4 	.word	0x24001ed4

08001474 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  return uwTick;
 8001478:	4b03      	ldr	r3, [pc, #12]	@ (8001488 <HAL_GetTick+0x14>)
 800147a:	681b      	ldr	r3, [r3, #0]
}
 800147c:	4618      	mov	r0, r3
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	24001ed4 	.word	0x24001ed4

0800148c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001494:	f7ff ffee 	bl	8001474 <HAL_GetTick>
 8001498:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014a4:	d005      	beq.n	80014b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014a6:	4b0a      	ldr	r3, [pc, #40]	@ (80014d0 <HAL_Delay+0x44>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	461a      	mov	r2, r3
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	4413      	add	r3, r2
 80014b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014b2:	bf00      	nop
 80014b4:	f7ff ffde 	bl	8001474 <HAL_GetTick>
 80014b8:	4602      	mov	r2, r0
 80014ba:	68bb      	ldr	r3, [r7, #8]
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	68fa      	ldr	r2, [r7, #12]
 80014c0:	429a      	cmp	r2, r3
 80014c2:	d8f7      	bhi.n	80014b4 <HAL_Delay+0x28>
  {
  }
}
 80014c4:	bf00      	nop
 80014c6:	bf00      	nop
 80014c8:	3710      	adds	r7, #16
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	24000048 	.word	0x24000048

080014d4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80014d8:	4b03      	ldr	r3, [pc, #12]	@ (80014e8 <HAL_GetREVID+0x14>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	0c1b      	lsrs	r3, r3, #16
}
 80014de:	4618      	mov	r0, r3
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr
 80014e8:	5c001000 	.word	0x5c001000

080014ec <__NVIC_SetPriorityGrouping>:
{
 80014ec:	b480      	push	{r7}
 80014ee:	b085      	sub	sp, #20
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	f003 0307 	and.w	r3, r3, #7
 80014fa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014fc:	4b0b      	ldr	r3, [pc, #44]	@ (800152c <__NVIC_SetPriorityGrouping+0x40>)
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001502:	68ba      	ldr	r2, [r7, #8]
 8001504:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001508:	4013      	ands	r3, r2
 800150a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001514:	4b06      	ldr	r3, [pc, #24]	@ (8001530 <__NVIC_SetPriorityGrouping+0x44>)
 8001516:	4313      	orrs	r3, r2
 8001518:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800151a:	4a04      	ldr	r2, [pc, #16]	@ (800152c <__NVIC_SetPriorityGrouping+0x40>)
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	60d3      	str	r3, [r2, #12]
}
 8001520:	bf00      	nop
 8001522:	3714      	adds	r7, #20
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr
 800152c:	e000ed00 	.word	0xe000ed00
 8001530:	05fa0000 	.word	0x05fa0000

08001534 <__NVIC_GetPriorityGrouping>:
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001538:	4b04      	ldr	r3, [pc, #16]	@ (800154c <__NVIC_GetPriorityGrouping+0x18>)
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	0a1b      	lsrs	r3, r3, #8
 800153e:	f003 0307 	and.w	r3, r3, #7
}
 8001542:	4618      	mov	r0, r3
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr
 800154c:	e000ed00 	.word	0xe000ed00

08001550 <__NVIC_EnableIRQ>:
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	4603      	mov	r3, r0
 8001558:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800155a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800155e:	2b00      	cmp	r3, #0
 8001560:	db0b      	blt.n	800157a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001562:	88fb      	ldrh	r3, [r7, #6]
 8001564:	f003 021f 	and.w	r2, r3, #31
 8001568:	4907      	ldr	r1, [pc, #28]	@ (8001588 <__NVIC_EnableIRQ+0x38>)
 800156a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800156e:	095b      	lsrs	r3, r3, #5
 8001570:	2001      	movs	r0, #1
 8001572:	fa00 f202 	lsl.w	r2, r0, r2
 8001576:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800157a:	bf00      	nop
 800157c:	370c      	adds	r7, #12
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	e000e100 	.word	0xe000e100

0800158c <__NVIC_SetPriority>:
{
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	4603      	mov	r3, r0
 8001594:	6039      	str	r1, [r7, #0]
 8001596:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001598:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800159c:	2b00      	cmp	r3, #0
 800159e:	db0a      	blt.n	80015b6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	b2da      	uxtb	r2, r3
 80015a4:	490c      	ldr	r1, [pc, #48]	@ (80015d8 <__NVIC_SetPriority+0x4c>)
 80015a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015aa:	0112      	lsls	r2, r2, #4
 80015ac:	b2d2      	uxtb	r2, r2
 80015ae:	440b      	add	r3, r1
 80015b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80015b4:	e00a      	b.n	80015cc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	b2da      	uxtb	r2, r3
 80015ba:	4908      	ldr	r1, [pc, #32]	@ (80015dc <__NVIC_SetPriority+0x50>)
 80015bc:	88fb      	ldrh	r3, [r7, #6]
 80015be:	f003 030f 	and.w	r3, r3, #15
 80015c2:	3b04      	subs	r3, #4
 80015c4:	0112      	lsls	r2, r2, #4
 80015c6:	b2d2      	uxtb	r2, r2
 80015c8:	440b      	add	r3, r1
 80015ca:	761a      	strb	r2, [r3, #24]
}
 80015cc:	bf00      	nop
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr
 80015d8:	e000e100 	.word	0xe000e100
 80015dc:	e000ed00 	.word	0xe000ed00

080015e0 <NVIC_EncodePriority>:
{
 80015e0:	b480      	push	{r7}
 80015e2:	b089      	sub	sp, #36	@ 0x24
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	60f8      	str	r0, [r7, #12]
 80015e8:	60b9      	str	r1, [r7, #8]
 80015ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	f003 0307 	and.w	r3, r3, #7
 80015f2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	f1c3 0307 	rsb	r3, r3, #7
 80015fa:	2b04      	cmp	r3, #4
 80015fc:	bf28      	it	cs
 80015fe:	2304      	movcs	r3, #4
 8001600:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001602:	69fb      	ldr	r3, [r7, #28]
 8001604:	3304      	adds	r3, #4
 8001606:	2b06      	cmp	r3, #6
 8001608:	d902      	bls.n	8001610 <NVIC_EncodePriority+0x30>
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	3b03      	subs	r3, #3
 800160e:	e000      	b.n	8001612 <NVIC_EncodePriority+0x32>
 8001610:	2300      	movs	r3, #0
 8001612:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001614:	f04f 32ff 	mov.w	r2, #4294967295
 8001618:	69bb      	ldr	r3, [r7, #24]
 800161a:	fa02 f303 	lsl.w	r3, r2, r3
 800161e:	43da      	mvns	r2, r3
 8001620:	68bb      	ldr	r3, [r7, #8]
 8001622:	401a      	ands	r2, r3
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001628:	f04f 31ff 	mov.w	r1, #4294967295
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	fa01 f303 	lsl.w	r3, r1, r3
 8001632:	43d9      	mvns	r1, r3
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001638:	4313      	orrs	r3, r2
}
 800163a:	4618      	mov	r0, r3
 800163c:	3724      	adds	r7, #36	@ 0x24
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr
	...

08001648 <SysTick_Config>:
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	3b01      	subs	r3, #1
 8001654:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001658:	d301      	bcc.n	800165e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800165a:	2301      	movs	r3, #1
 800165c:	e00f      	b.n	800167e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800165e:	4a0a      	ldr	r2, [pc, #40]	@ (8001688 <SysTick_Config+0x40>)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	3b01      	subs	r3, #1
 8001664:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001666:	210f      	movs	r1, #15
 8001668:	f04f 30ff 	mov.w	r0, #4294967295
 800166c:	f7ff ff8e 	bl	800158c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001670:	4b05      	ldr	r3, [pc, #20]	@ (8001688 <SysTick_Config+0x40>)
 8001672:	2200      	movs	r2, #0
 8001674:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001676:	4b04      	ldr	r3, [pc, #16]	@ (8001688 <SysTick_Config+0x40>)
 8001678:	2207      	movs	r2, #7
 800167a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800167c:	2300      	movs	r3, #0
}
 800167e:	4618      	mov	r0, r3
 8001680:	3708      	adds	r7, #8
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	e000e010 	.word	0xe000e010

0800168c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	f7ff ff29 	bl	80014ec <__NVIC_SetPriorityGrouping>
}
 800169a:	bf00      	nop
 800169c:	3708      	adds	r7, #8
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}

080016a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016a2:	b580      	push	{r7, lr}
 80016a4:	b086      	sub	sp, #24
 80016a6:	af00      	add	r7, sp, #0
 80016a8:	4603      	mov	r3, r0
 80016aa:	60b9      	str	r1, [r7, #8]
 80016ac:	607a      	str	r2, [r7, #4]
 80016ae:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80016b0:	f7ff ff40 	bl	8001534 <__NVIC_GetPriorityGrouping>
 80016b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016b6:	687a      	ldr	r2, [r7, #4]
 80016b8:	68b9      	ldr	r1, [r7, #8]
 80016ba:	6978      	ldr	r0, [r7, #20]
 80016bc:	f7ff ff90 	bl	80015e0 <NVIC_EncodePriority>
 80016c0:	4602      	mov	r2, r0
 80016c2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016c6:	4611      	mov	r1, r2
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7ff ff5f 	bl	800158c <__NVIC_SetPriority>
}
 80016ce:	bf00      	nop
 80016d0:	3718      	adds	r7, #24
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}

080016d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016d6:	b580      	push	{r7, lr}
 80016d8:	b082      	sub	sp, #8
 80016da:	af00      	add	r7, sp, #0
 80016dc:	4603      	mov	r3, r0
 80016de:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016e4:	4618      	mov	r0, r3
 80016e6:	f7ff ff33 	bl	8001550 <__NVIC_EnableIRQ>
}
 80016ea:	bf00      	nop
 80016ec:	3708      	adds	r7, #8
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}

080016f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016f2:	b580      	push	{r7, lr}
 80016f4:	b082      	sub	sp, #8
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f7ff ffa4 	bl	8001648 <SysTick_Config>
 8001700:	4603      	mov	r3, r0
}
 8001702:	4618      	mov	r0, r3
 8001704:	3708      	adds	r7, #8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
	...

0800170c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001710:	f3bf 8f5f 	dmb	sy
}
 8001714:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001716:	4b07      	ldr	r3, [pc, #28]	@ (8001734 <HAL_MPU_Disable+0x28>)
 8001718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800171a:	4a06      	ldr	r2, [pc, #24]	@ (8001734 <HAL_MPU_Disable+0x28>)
 800171c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001720:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001722:	4b05      	ldr	r3, [pc, #20]	@ (8001738 <HAL_MPU_Disable+0x2c>)
 8001724:	2200      	movs	r2, #0
 8001726:	605a      	str	r2, [r3, #4]
}
 8001728:	bf00      	nop
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	e000ed00 	.word	0xe000ed00
 8001738:	e000ed90 	.word	0xe000ed90

0800173c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001744:	4a0b      	ldr	r2, [pc, #44]	@ (8001774 <HAL_MPU_Enable+0x38>)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	f043 0301 	orr.w	r3, r3, #1
 800174c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800174e:	4b0a      	ldr	r3, [pc, #40]	@ (8001778 <HAL_MPU_Enable+0x3c>)
 8001750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001752:	4a09      	ldr	r2, [pc, #36]	@ (8001778 <HAL_MPU_Enable+0x3c>)
 8001754:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001758:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800175a:	f3bf 8f4f 	dsb	sy
}
 800175e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001760:	f3bf 8f6f 	isb	sy
}
 8001764:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001766:	bf00      	nop
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	e000ed90 	.word	0xe000ed90
 8001778:	e000ed00 	.word	0xe000ed00

0800177c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	785a      	ldrb	r2, [r3, #1]
 8001788:	4b1b      	ldr	r3, [pc, #108]	@ (80017f8 <HAL_MPU_ConfigRegion+0x7c>)
 800178a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800178c:	4b1a      	ldr	r3, [pc, #104]	@ (80017f8 <HAL_MPU_ConfigRegion+0x7c>)
 800178e:	691b      	ldr	r3, [r3, #16]
 8001790:	4a19      	ldr	r2, [pc, #100]	@ (80017f8 <HAL_MPU_ConfigRegion+0x7c>)
 8001792:	f023 0301 	bic.w	r3, r3, #1
 8001796:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001798:	4a17      	ldr	r2, [pc, #92]	@ (80017f8 <HAL_MPU_ConfigRegion+0x7c>)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	7b1b      	ldrb	r3, [r3, #12]
 80017a4:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	7adb      	ldrb	r3, [r3, #11]
 80017aa:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017ac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	7a9b      	ldrb	r3, [r3, #10]
 80017b2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80017b4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	7b5b      	ldrb	r3, [r3, #13]
 80017ba:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80017bc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	7b9b      	ldrb	r3, [r3, #14]
 80017c2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80017c4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	7bdb      	ldrb	r3, [r3, #15]
 80017ca:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80017cc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	7a5b      	ldrb	r3, [r3, #9]
 80017d2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80017d4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	7a1b      	ldrb	r3, [r3, #8]
 80017da:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80017dc:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	7812      	ldrb	r2, [r2, #0]
 80017e2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017e4:	4a04      	ldr	r2, [pc, #16]	@ (80017f8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80017e6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017e8:	6113      	str	r3, [r2, #16]
}
 80017ea:	bf00      	nop
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	e000ed90 	.word	0xe000ed90

080017fc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b086      	sub	sp, #24
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001804:	f7ff fe36 	bl	8001474 <HAL_GetTick>
 8001808:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d101      	bne.n	8001814 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001810:	2301      	movs	r3, #1
 8001812:	e316      	b.n	8001e42 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a66      	ldr	r2, [pc, #408]	@ (80019b4 <HAL_DMA_Init+0x1b8>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d04a      	beq.n	80018b4 <HAL_DMA_Init+0xb8>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a65      	ldr	r2, [pc, #404]	@ (80019b8 <HAL_DMA_Init+0x1bc>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d045      	beq.n	80018b4 <HAL_DMA_Init+0xb8>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a63      	ldr	r2, [pc, #396]	@ (80019bc <HAL_DMA_Init+0x1c0>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d040      	beq.n	80018b4 <HAL_DMA_Init+0xb8>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a62      	ldr	r2, [pc, #392]	@ (80019c0 <HAL_DMA_Init+0x1c4>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d03b      	beq.n	80018b4 <HAL_DMA_Init+0xb8>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a60      	ldr	r2, [pc, #384]	@ (80019c4 <HAL_DMA_Init+0x1c8>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d036      	beq.n	80018b4 <HAL_DMA_Init+0xb8>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a5f      	ldr	r2, [pc, #380]	@ (80019c8 <HAL_DMA_Init+0x1cc>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d031      	beq.n	80018b4 <HAL_DMA_Init+0xb8>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a5d      	ldr	r2, [pc, #372]	@ (80019cc <HAL_DMA_Init+0x1d0>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d02c      	beq.n	80018b4 <HAL_DMA_Init+0xb8>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a5c      	ldr	r2, [pc, #368]	@ (80019d0 <HAL_DMA_Init+0x1d4>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d027      	beq.n	80018b4 <HAL_DMA_Init+0xb8>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a5a      	ldr	r2, [pc, #360]	@ (80019d4 <HAL_DMA_Init+0x1d8>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d022      	beq.n	80018b4 <HAL_DMA_Init+0xb8>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a59      	ldr	r2, [pc, #356]	@ (80019d8 <HAL_DMA_Init+0x1dc>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d01d      	beq.n	80018b4 <HAL_DMA_Init+0xb8>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a57      	ldr	r2, [pc, #348]	@ (80019dc <HAL_DMA_Init+0x1e0>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d018      	beq.n	80018b4 <HAL_DMA_Init+0xb8>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a56      	ldr	r2, [pc, #344]	@ (80019e0 <HAL_DMA_Init+0x1e4>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d013      	beq.n	80018b4 <HAL_DMA_Init+0xb8>
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a54      	ldr	r2, [pc, #336]	@ (80019e4 <HAL_DMA_Init+0x1e8>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d00e      	beq.n	80018b4 <HAL_DMA_Init+0xb8>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a53      	ldr	r2, [pc, #332]	@ (80019e8 <HAL_DMA_Init+0x1ec>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d009      	beq.n	80018b4 <HAL_DMA_Init+0xb8>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a51      	ldr	r2, [pc, #324]	@ (80019ec <HAL_DMA_Init+0x1f0>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d004      	beq.n	80018b4 <HAL_DMA_Init+0xb8>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a50      	ldr	r2, [pc, #320]	@ (80019f0 <HAL_DMA_Init+0x1f4>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d101      	bne.n	80018b8 <HAL_DMA_Init+0xbc>
 80018b4:	2301      	movs	r3, #1
 80018b6:	e000      	b.n	80018ba <HAL_DMA_Init+0xbe>
 80018b8:	2300      	movs	r3, #0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	f000 813b 	beq.w	8001b36 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2202      	movs	r2, #2
 80018c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2200      	movs	r2, #0
 80018cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a37      	ldr	r2, [pc, #220]	@ (80019b4 <HAL_DMA_Init+0x1b8>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d04a      	beq.n	8001970 <HAL_DMA_Init+0x174>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a36      	ldr	r2, [pc, #216]	@ (80019b8 <HAL_DMA_Init+0x1bc>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d045      	beq.n	8001970 <HAL_DMA_Init+0x174>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a34      	ldr	r2, [pc, #208]	@ (80019bc <HAL_DMA_Init+0x1c0>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d040      	beq.n	8001970 <HAL_DMA_Init+0x174>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a33      	ldr	r2, [pc, #204]	@ (80019c0 <HAL_DMA_Init+0x1c4>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d03b      	beq.n	8001970 <HAL_DMA_Init+0x174>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a31      	ldr	r2, [pc, #196]	@ (80019c4 <HAL_DMA_Init+0x1c8>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d036      	beq.n	8001970 <HAL_DMA_Init+0x174>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a30      	ldr	r2, [pc, #192]	@ (80019c8 <HAL_DMA_Init+0x1cc>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d031      	beq.n	8001970 <HAL_DMA_Init+0x174>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a2e      	ldr	r2, [pc, #184]	@ (80019cc <HAL_DMA_Init+0x1d0>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d02c      	beq.n	8001970 <HAL_DMA_Init+0x174>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a2d      	ldr	r2, [pc, #180]	@ (80019d0 <HAL_DMA_Init+0x1d4>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d027      	beq.n	8001970 <HAL_DMA_Init+0x174>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a2b      	ldr	r2, [pc, #172]	@ (80019d4 <HAL_DMA_Init+0x1d8>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d022      	beq.n	8001970 <HAL_DMA_Init+0x174>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a2a      	ldr	r2, [pc, #168]	@ (80019d8 <HAL_DMA_Init+0x1dc>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d01d      	beq.n	8001970 <HAL_DMA_Init+0x174>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a28      	ldr	r2, [pc, #160]	@ (80019dc <HAL_DMA_Init+0x1e0>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d018      	beq.n	8001970 <HAL_DMA_Init+0x174>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a27      	ldr	r2, [pc, #156]	@ (80019e0 <HAL_DMA_Init+0x1e4>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d013      	beq.n	8001970 <HAL_DMA_Init+0x174>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a25      	ldr	r2, [pc, #148]	@ (80019e4 <HAL_DMA_Init+0x1e8>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d00e      	beq.n	8001970 <HAL_DMA_Init+0x174>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a24      	ldr	r2, [pc, #144]	@ (80019e8 <HAL_DMA_Init+0x1ec>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d009      	beq.n	8001970 <HAL_DMA_Init+0x174>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a22      	ldr	r2, [pc, #136]	@ (80019ec <HAL_DMA_Init+0x1f0>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d004      	beq.n	8001970 <HAL_DMA_Init+0x174>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a21      	ldr	r2, [pc, #132]	@ (80019f0 <HAL_DMA_Init+0x1f4>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d108      	bne.n	8001982 <HAL_DMA_Init+0x186>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f022 0201 	bic.w	r2, r2, #1
 800197e:	601a      	str	r2, [r3, #0]
 8001980:	e007      	b.n	8001992 <HAL_DMA_Init+0x196>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	681a      	ldr	r2, [r3, #0]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f022 0201 	bic.w	r2, r2, #1
 8001990:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001992:	e02f      	b.n	80019f4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001994:	f7ff fd6e 	bl	8001474 <HAL_GetTick>
 8001998:	4602      	mov	r2, r0
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	2b05      	cmp	r3, #5
 80019a0:	d928      	bls.n	80019f4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2220      	movs	r2, #32
 80019a6:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2203      	movs	r2, #3
 80019ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80019b0:	2301      	movs	r3, #1
 80019b2:	e246      	b.n	8001e42 <HAL_DMA_Init+0x646>
 80019b4:	40020010 	.word	0x40020010
 80019b8:	40020028 	.word	0x40020028
 80019bc:	40020040 	.word	0x40020040
 80019c0:	40020058 	.word	0x40020058
 80019c4:	40020070 	.word	0x40020070
 80019c8:	40020088 	.word	0x40020088
 80019cc:	400200a0 	.word	0x400200a0
 80019d0:	400200b8 	.word	0x400200b8
 80019d4:	40020410 	.word	0x40020410
 80019d8:	40020428 	.word	0x40020428
 80019dc:	40020440 	.word	0x40020440
 80019e0:	40020458 	.word	0x40020458
 80019e4:	40020470 	.word	0x40020470
 80019e8:	40020488 	.word	0x40020488
 80019ec:	400204a0 	.word	0x400204a0
 80019f0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 0301 	and.w	r3, r3, #1
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d1c8      	bne.n	8001994 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a0a:	697a      	ldr	r2, [r7, #20]
 8001a0c:	4b83      	ldr	r3, [pc, #524]	@ (8001c1c <HAL_DMA_Init+0x420>)
 8001a0e:	4013      	ands	r3, r2
 8001a10:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001a1a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	691b      	ldr	r3, [r3, #16]
 8001a20:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a26:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	699b      	ldr	r3, [r3, #24]
 8001a2c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a32:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6a1b      	ldr	r3, [r3, #32]
 8001a38:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001a3a:	697a      	ldr	r2, [r7, #20]
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a44:	2b04      	cmp	r3, #4
 8001a46:	d107      	bne.n	8001a58 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a50:	4313      	orrs	r3, r2
 8001a52:	697a      	ldr	r2, [r7, #20]
 8001a54:	4313      	orrs	r3, r2
 8001a56:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001a58:	4b71      	ldr	r3, [pc, #452]	@ (8001c20 <HAL_DMA_Init+0x424>)
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	4b71      	ldr	r3, [pc, #452]	@ (8001c24 <HAL_DMA_Init+0x428>)
 8001a5e:	4013      	ands	r3, r2
 8001a60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001a64:	d328      	bcc.n	8001ab8 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	2b28      	cmp	r3, #40	@ 0x28
 8001a6c:	d903      	bls.n	8001a76 <HAL_DMA_Init+0x27a>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	2b2e      	cmp	r3, #46	@ 0x2e
 8001a74:	d917      	bls.n	8001aa6 <HAL_DMA_Init+0x2aa>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	2b3e      	cmp	r3, #62	@ 0x3e
 8001a7c:	d903      	bls.n	8001a86 <HAL_DMA_Init+0x28a>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	2b42      	cmp	r3, #66	@ 0x42
 8001a84:	d90f      	bls.n	8001aa6 <HAL_DMA_Init+0x2aa>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	2b46      	cmp	r3, #70	@ 0x46
 8001a8c:	d903      	bls.n	8001a96 <HAL_DMA_Init+0x29a>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	2b48      	cmp	r3, #72	@ 0x48
 8001a94:	d907      	bls.n	8001aa6 <HAL_DMA_Init+0x2aa>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	2b4e      	cmp	r3, #78	@ 0x4e
 8001a9c:	d905      	bls.n	8001aaa <HAL_DMA_Init+0x2ae>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	2b52      	cmp	r3, #82	@ 0x52
 8001aa4:	d801      	bhi.n	8001aaa <HAL_DMA_Init+0x2ae>
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e000      	b.n	8001aac <HAL_DMA_Init+0x2b0>
 8001aaa:	2300      	movs	r3, #0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d003      	beq.n	8001ab8 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001ab6:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	697a      	ldr	r2, [r7, #20]
 8001abe:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	695b      	ldr	r3, [r3, #20]
 8001ac6:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	f023 0307 	bic.w	r3, r3, #7
 8001ace:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ad4:	697a      	ldr	r2, [r7, #20]
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ade:	2b04      	cmp	r3, #4
 8001ae0:	d117      	bne.n	8001b12 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ae6:	697a      	ldr	r2, [r7, #20]
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d00e      	beq.n	8001b12 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001af4:	6878      	ldr	r0, [r7, #4]
 8001af6:	f002 f8ed 	bl	8003cd4 <DMA_CheckFifoParam>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d008      	beq.n	8001b12 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2240      	movs	r2, #64	@ 0x40
 8001b04:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2201      	movs	r2, #1
 8001b0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e197      	b.n	8001e42 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	697a      	ldr	r2, [r7, #20]
 8001b18:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001b1a:	6878      	ldr	r0, [r7, #4]
 8001b1c:	f002 f828 	bl	8003b70 <DMA_CalcBaseAndBitshift>
 8001b20:	4603      	mov	r3, r0
 8001b22:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b28:	f003 031f 	and.w	r3, r3, #31
 8001b2c:	223f      	movs	r2, #63	@ 0x3f
 8001b2e:	409a      	lsls	r2, r3
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	609a      	str	r2, [r3, #8]
 8001b34:	e0cd      	b.n	8001cd2 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a3b      	ldr	r2, [pc, #236]	@ (8001c28 <HAL_DMA_Init+0x42c>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d022      	beq.n	8001b86 <HAL_DMA_Init+0x38a>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a39      	ldr	r2, [pc, #228]	@ (8001c2c <HAL_DMA_Init+0x430>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d01d      	beq.n	8001b86 <HAL_DMA_Init+0x38a>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a38      	ldr	r2, [pc, #224]	@ (8001c30 <HAL_DMA_Init+0x434>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d018      	beq.n	8001b86 <HAL_DMA_Init+0x38a>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a36      	ldr	r2, [pc, #216]	@ (8001c34 <HAL_DMA_Init+0x438>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d013      	beq.n	8001b86 <HAL_DMA_Init+0x38a>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a35      	ldr	r2, [pc, #212]	@ (8001c38 <HAL_DMA_Init+0x43c>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d00e      	beq.n	8001b86 <HAL_DMA_Init+0x38a>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a33      	ldr	r2, [pc, #204]	@ (8001c3c <HAL_DMA_Init+0x440>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d009      	beq.n	8001b86 <HAL_DMA_Init+0x38a>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a32      	ldr	r2, [pc, #200]	@ (8001c40 <HAL_DMA_Init+0x444>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d004      	beq.n	8001b86 <HAL_DMA_Init+0x38a>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a30      	ldr	r2, [pc, #192]	@ (8001c44 <HAL_DMA_Init+0x448>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d101      	bne.n	8001b8a <HAL_DMA_Init+0x38e>
 8001b86:	2301      	movs	r3, #1
 8001b88:	e000      	b.n	8001b8c <HAL_DMA_Init+0x390>
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	f000 8097 	beq.w	8001cc0 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a24      	ldr	r2, [pc, #144]	@ (8001c28 <HAL_DMA_Init+0x42c>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d021      	beq.n	8001be0 <HAL_DMA_Init+0x3e4>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a22      	ldr	r2, [pc, #136]	@ (8001c2c <HAL_DMA_Init+0x430>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d01c      	beq.n	8001be0 <HAL_DMA_Init+0x3e4>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a21      	ldr	r2, [pc, #132]	@ (8001c30 <HAL_DMA_Init+0x434>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d017      	beq.n	8001be0 <HAL_DMA_Init+0x3e4>
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a1f      	ldr	r2, [pc, #124]	@ (8001c34 <HAL_DMA_Init+0x438>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d012      	beq.n	8001be0 <HAL_DMA_Init+0x3e4>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a1e      	ldr	r2, [pc, #120]	@ (8001c38 <HAL_DMA_Init+0x43c>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d00d      	beq.n	8001be0 <HAL_DMA_Init+0x3e4>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a1c      	ldr	r2, [pc, #112]	@ (8001c3c <HAL_DMA_Init+0x440>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d008      	beq.n	8001be0 <HAL_DMA_Init+0x3e4>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a1b      	ldr	r2, [pc, #108]	@ (8001c40 <HAL_DMA_Init+0x444>)
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d003      	beq.n	8001be0 <HAL_DMA_Init+0x3e4>
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a19      	ldr	r2, [pc, #100]	@ (8001c44 <HAL_DMA_Init+0x448>)
 8001bde:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2202      	movs	r2, #2
 8001be4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2200      	movs	r2, #0
 8001bec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001bf8:	697a      	ldr	r2, [r7, #20]
 8001bfa:	4b13      	ldr	r3, [pc, #76]	@ (8001c48 <HAL_DMA_Init+0x44c>)
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	2b40      	cmp	r3, #64	@ 0x40
 8001c06:	d021      	beq.n	8001c4c <HAL_DMA_Init+0x450>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	2b80      	cmp	r3, #128	@ 0x80
 8001c0e:	d102      	bne.n	8001c16 <HAL_DMA_Init+0x41a>
 8001c10:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001c14:	e01b      	b.n	8001c4e <HAL_DMA_Init+0x452>
 8001c16:	2300      	movs	r3, #0
 8001c18:	e019      	b.n	8001c4e <HAL_DMA_Init+0x452>
 8001c1a:	bf00      	nop
 8001c1c:	fe10803f 	.word	0xfe10803f
 8001c20:	5c001000 	.word	0x5c001000
 8001c24:	ffff0000 	.word	0xffff0000
 8001c28:	58025408 	.word	0x58025408
 8001c2c:	5802541c 	.word	0x5802541c
 8001c30:	58025430 	.word	0x58025430
 8001c34:	58025444 	.word	0x58025444
 8001c38:	58025458 	.word	0x58025458
 8001c3c:	5802546c 	.word	0x5802546c
 8001c40:	58025480 	.word	0x58025480
 8001c44:	58025494 	.word	0x58025494
 8001c48:	fffe000f 	.word	0xfffe000f
 8001c4c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	68d2      	ldr	r2, [r2, #12]
 8001c52:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001c54:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	691b      	ldr	r3, [r3, #16]
 8001c5a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001c5c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	695b      	ldr	r3, [r3, #20]
 8001c62:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001c64:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	699b      	ldr	r3, [r3, #24]
 8001c6a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001c6c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	69db      	ldr	r3, [r3, #28]
 8001c72:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001c74:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6a1b      	ldr	r3, [r3, #32]
 8001c7a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001c7c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001c7e:	697a      	ldr	r2, [r7, #20]
 8001c80:	4313      	orrs	r3, r2
 8001c82:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	697a      	ldr	r2, [r7, #20]
 8001c8a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	461a      	mov	r2, r3
 8001c92:	4b6e      	ldr	r3, [pc, #440]	@ (8001e4c <HAL_DMA_Init+0x650>)
 8001c94:	4413      	add	r3, r2
 8001c96:	4a6e      	ldr	r2, [pc, #440]	@ (8001e50 <HAL_DMA_Init+0x654>)
 8001c98:	fba2 2303 	umull	r2, r3, r2, r3
 8001c9c:	091b      	lsrs	r3, r3, #4
 8001c9e:	009a      	lsls	r2, r3, #2
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	f001 ff63 	bl	8003b70 <DMA_CalcBaseAndBitshift>
 8001caa:	4603      	mov	r3, r0
 8001cac:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cb2:	f003 031f 	and.w	r3, r3, #31
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	409a      	lsls	r2, r3
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	605a      	str	r2, [r3, #4]
 8001cbe:	e008      	b.n	8001cd2 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2240      	movs	r2, #64	@ 0x40
 8001cc4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2203      	movs	r2, #3
 8001cca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e0b7      	b.n	8001e42 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a5f      	ldr	r2, [pc, #380]	@ (8001e54 <HAL_DMA_Init+0x658>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d072      	beq.n	8001dc2 <HAL_DMA_Init+0x5c6>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a5d      	ldr	r2, [pc, #372]	@ (8001e58 <HAL_DMA_Init+0x65c>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d06d      	beq.n	8001dc2 <HAL_DMA_Init+0x5c6>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a5c      	ldr	r2, [pc, #368]	@ (8001e5c <HAL_DMA_Init+0x660>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d068      	beq.n	8001dc2 <HAL_DMA_Init+0x5c6>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a5a      	ldr	r2, [pc, #360]	@ (8001e60 <HAL_DMA_Init+0x664>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d063      	beq.n	8001dc2 <HAL_DMA_Init+0x5c6>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4a59      	ldr	r2, [pc, #356]	@ (8001e64 <HAL_DMA_Init+0x668>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d05e      	beq.n	8001dc2 <HAL_DMA_Init+0x5c6>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a57      	ldr	r2, [pc, #348]	@ (8001e68 <HAL_DMA_Init+0x66c>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d059      	beq.n	8001dc2 <HAL_DMA_Init+0x5c6>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a56      	ldr	r2, [pc, #344]	@ (8001e6c <HAL_DMA_Init+0x670>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d054      	beq.n	8001dc2 <HAL_DMA_Init+0x5c6>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a54      	ldr	r2, [pc, #336]	@ (8001e70 <HAL_DMA_Init+0x674>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d04f      	beq.n	8001dc2 <HAL_DMA_Init+0x5c6>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a53      	ldr	r2, [pc, #332]	@ (8001e74 <HAL_DMA_Init+0x678>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d04a      	beq.n	8001dc2 <HAL_DMA_Init+0x5c6>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a51      	ldr	r2, [pc, #324]	@ (8001e78 <HAL_DMA_Init+0x67c>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d045      	beq.n	8001dc2 <HAL_DMA_Init+0x5c6>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a50      	ldr	r2, [pc, #320]	@ (8001e7c <HAL_DMA_Init+0x680>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d040      	beq.n	8001dc2 <HAL_DMA_Init+0x5c6>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a4e      	ldr	r2, [pc, #312]	@ (8001e80 <HAL_DMA_Init+0x684>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d03b      	beq.n	8001dc2 <HAL_DMA_Init+0x5c6>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a4d      	ldr	r2, [pc, #308]	@ (8001e84 <HAL_DMA_Init+0x688>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d036      	beq.n	8001dc2 <HAL_DMA_Init+0x5c6>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a4b      	ldr	r2, [pc, #300]	@ (8001e88 <HAL_DMA_Init+0x68c>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d031      	beq.n	8001dc2 <HAL_DMA_Init+0x5c6>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a4a      	ldr	r2, [pc, #296]	@ (8001e8c <HAL_DMA_Init+0x690>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d02c      	beq.n	8001dc2 <HAL_DMA_Init+0x5c6>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a48      	ldr	r2, [pc, #288]	@ (8001e90 <HAL_DMA_Init+0x694>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d027      	beq.n	8001dc2 <HAL_DMA_Init+0x5c6>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a47      	ldr	r2, [pc, #284]	@ (8001e94 <HAL_DMA_Init+0x698>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d022      	beq.n	8001dc2 <HAL_DMA_Init+0x5c6>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a45      	ldr	r2, [pc, #276]	@ (8001e98 <HAL_DMA_Init+0x69c>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d01d      	beq.n	8001dc2 <HAL_DMA_Init+0x5c6>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a44      	ldr	r2, [pc, #272]	@ (8001e9c <HAL_DMA_Init+0x6a0>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d018      	beq.n	8001dc2 <HAL_DMA_Init+0x5c6>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a42      	ldr	r2, [pc, #264]	@ (8001ea0 <HAL_DMA_Init+0x6a4>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d013      	beq.n	8001dc2 <HAL_DMA_Init+0x5c6>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a41      	ldr	r2, [pc, #260]	@ (8001ea4 <HAL_DMA_Init+0x6a8>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d00e      	beq.n	8001dc2 <HAL_DMA_Init+0x5c6>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a3f      	ldr	r2, [pc, #252]	@ (8001ea8 <HAL_DMA_Init+0x6ac>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d009      	beq.n	8001dc2 <HAL_DMA_Init+0x5c6>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a3e      	ldr	r2, [pc, #248]	@ (8001eac <HAL_DMA_Init+0x6b0>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d004      	beq.n	8001dc2 <HAL_DMA_Init+0x5c6>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a3c      	ldr	r2, [pc, #240]	@ (8001eb0 <HAL_DMA_Init+0x6b4>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d101      	bne.n	8001dc6 <HAL_DMA_Init+0x5ca>
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e000      	b.n	8001dc8 <HAL_DMA_Init+0x5cc>
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d032      	beq.n	8001e32 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001dcc:	6878      	ldr	r0, [r7, #4]
 8001dce:	f001 fffd 	bl	8003dcc <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	2b80      	cmp	r3, #128	@ 0x80
 8001dd8:	d102      	bne.n	8001de0 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2200      	movs	r2, #0
 8001dde:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	685a      	ldr	r2, [r3, #4]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001de8:	b2d2      	uxtb	r2, r2
 8001dea:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001df4:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d010      	beq.n	8001e20 <HAL_DMA_Init+0x624>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	2b08      	cmp	r3, #8
 8001e04:	d80c      	bhi.n	8001e20 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f002 f87a 	bl	8003f00 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e18:	687a      	ldr	r2, [r7, #4]
 8001e1a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001e1c:	605a      	str	r2, [r3, #4]
 8001e1e:	e008      	b.n	8001e32 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2200      	movs	r2, #0
 8001e24:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2200      	movs	r2, #0
 8001e30:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2200      	movs	r2, #0
 8001e36:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001e40:	2300      	movs	r3, #0
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	3718      	adds	r7, #24
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	a7fdabf8 	.word	0xa7fdabf8
 8001e50:	cccccccd 	.word	0xcccccccd
 8001e54:	40020010 	.word	0x40020010
 8001e58:	40020028 	.word	0x40020028
 8001e5c:	40020040 	.word	0x40020040
 8001e60:	40020058 	.word	0x40020058
 8001e64:	40020070 	.word	0x40020070
 8001e68:	40020088 	.word	0x40020088
 8001e6c:	400200a0 	.word	0x400200a0
 8001e70:	400200b8 	.word	0x400200b8
 8001e74:	40020410 	.word	0x40020410
 8001e78:	40020428 	.word	0x40020428
 8001e7c:	40020440 	.word	0x40020440
 8001e80:	40020458 	.word	0x40020458
 8001e84:	40020470 	.word	0x40020470
 8001e88:	40020488 	.word	0x40020488
 8001e8c:	400204a0 	.word	0x400204a0
 8001e90:	400204b8 	.word	0x400204b8
 8001e94:	58025408 	.word	0x58025408
 8001e98:	5802541c 	.word	0x5802541c
 8001e9c:	58025430 	.word	0x58025430
 8001ea0:	58025444 	.word	0x58025444
 8001ea4:	58025458 	.word	0x58025458
 8001ea8:	5802546c 	.word	0x5802546c
 8001eac:	58025480 	.word	0x58025480
 8001eb0:	58025494 	.word	0x58025494

08001eb4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b086      	sub	sp, #24
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	60b9      	str	r1, [r7, #8]
 8001ebe:	607a      	str	r2, [r7, #4]
 8001ec0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d101      	bne.n	8001ed0 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	e226      	b.n	800231e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001ed6:	2b01      	cmp	r3, #1
 8001ed8:	d101      	bne.n	8001ede <HAL_DMA_Start_IT+0x2a>
 8001eda:	2302      	movs	r3, #2
 8001edc:	e21f      	b.n	800231e <HAL_DMA_Start_IT+0x46a>
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	f040 820a 	bne.w	8002308 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	2202      	movs	r2, #2
 8001ef8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	2200      	movs	r2, #0
 8001f00:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a68      	ldr	r2, [pc, #416]	@ (80020a8 <HAL_DMA_Start_IT+0x1f4>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d04a      	beq.n	8001fa2 <HAL_DMA_Start_IT+0xee>
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a66      	ldr	r2, [pc, #408]	@ (80020ac <HAL_DMA_Start_IT+0x1f8>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d045      	beq.n	8001fa2 <HAL_DMA_Start_IT+0xee>
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a65      	ldr	r2, [pc, #404]	@ (80020b0 <HAL_DMA_Start_IT+0x1fc>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d040      	beq.n	8001fa2 <HAL_DMA_Start_IT+0xee>
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a63      	ldr	r2, [pc, #396]	@ (80020b4 <HAL_DMA_Start_IT+0x200>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d03b      	beq.n	8001fa2 <HAL_DMA_Start_IT+0xee>
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a62      	ldr	r2, [pc, #392]	@ (80020b8 <HAL_DMA_Start_IT+0x204>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d036      	beq.n	8001fa2 <HAL_DMA_Start_IT+0xee>
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a60      	ldr	r2, [pc, #384]	@ (80020bc <HAL_DMA_Start_IT+0x208>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d031      	beq.n	8001fa2 <HAL_DMA_Start_IT+0xee>
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a5f      	ldr	r2, [pc, #380]	@ (80020c0 <HAL_DMA_Start_IT+0x20c>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d02c      	beq.n	8001fa2 <HAL_DMA_Start_IT+0xee>
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a5d      	ldr	r2, [pc, #372]	@ (80020c4 <HAL_DMA_Start_IT+0x210>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d027      	beq.n	8001fa2 <HAL_DMA_Start_IT+0xee>
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a5c      	ldr	r2, [pc, #368]	@ (80020c8 <HAL_DMA_Start_IT+0x214>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d022      	beq.n	8001fa2 <HAL_DMA_Start_IT+0xee>
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a5a      	ldr	r2, [pc, #360]	@ (80020cc <HAL_DMA_Start_IT+0x218>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d01d      	beq.n	8001fa2 <HAL_DMA_Start_IT+0xee>
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a59      	ldr	r2, [pc, #356]	@ (80020d0 <HAL_DMA_Start_IT+0x21c>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d018      	beq.n	8001fa2 <HAL_DMA_Start_IT+0xee>
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a57      	ldr	r2, [pc, #348]	@ (80020d4 <HAL_DMA_Start_IT+0x220>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d013      	beq.n	8001fa2 <HAL_DMA_Start_IT+0xee>
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a56      	ldr	r2, [pc, #344]	@ (80020d8 <HAL_DMA_Start_IT+0x224>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d00e      	beq.n	8001fa2 <HAL_DMA_Start_IT+0xee>
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a54      	ldr	r2, [pc, #336]	@ (80020dc <HAL_DMA_Start_IT+0x228>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d009      	beq.n	8001fa2 <HAL_DMA_Start_IT+0xee>
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a53      	ldr	r2, [pc, #332]	@ (80020e0 <HAL_DMA_Start_IT+0x22c>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d004      	beq.n	8001fa2 <HAL_DMA_Start_IT+0xee>
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a51      	ldr	r2, [pc, #324]	@ (80020e4 <HAL_DMA_Start_IT+0x230>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d108      	bne.n	8001fb4 <HAL_DMA_Start_IT+0x100>
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f022 0201 	bic.w	r2, r2, #1
 8001fb0:	601a      	str	r2, [r3, #0]
 8001fb2:	e007      	b.n	8001fc4 <HAL_DMA_Start_IT+0x110>
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f022 0201 	bic.w	r2, r2, #1
 8001fc2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	687a      	ldr	r2, [r7, #4]
 8001fc8:	68b9      	ldr	r1, [r7, #8]
 8001fca:	68f8      	ldr	r0, [r7, #12]
 8001fcc:	f001 fc24 	bl	8003818 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a34      	ldr	r2, [pc, #208]	@ (80020a8 <HAL_DMA_Start_IT+0x1f4>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d04a      	beq.n	8002070 <HAL_DMA_Start_IT+0x1bc>
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a33      	ldr	r2, [pc, #204]	@ (80020ac <HAL_DMA_Start_IT+0x1f8>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d045      	beq.n	8002070 <HAL_DMA_Start_IT+0x1bc>
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a31      	ldr	r2, [pc, #196]	@ (80020b0 <HAL_DMA_Start_IT+0x1fc>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d040      	beq.n	8002070 <HAL_DMA_Start_IT+0x1bc>
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a30      	ldr	r2, [pc, #192]	@ (80020b4 <HAL_DMA_Start_IT+0x200>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d03b      	beq.n	8002070 <HAL_DMA_Start_IT+0x1bc>
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a2e      	ldr	r2, [pc, #184]	@ (80020b8 <HAL_DMA_Start_IT+0x204>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d036      	beq.n	8002070 <HAL_DMA_Start_IT+0x1bc>
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a2d      	ldr	r2, [pc, #180]	@ (80020bc <HAL_DMA_Start_IT+0x208>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d031      	beq.n	8002070 <HAL_DMA_Start_IT+0x1bc>
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a2b      	ldr	r2, [pc, #172]	@ (80020c0 <HAL_DMA_Start_IT+0x20c>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d02c      	beq.n	8002070 <HAL_DMA_Start_IT+0x1bc>
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a2a      	ldr	r2, [pc, #168]	@ (80020c4 <HAL_DMA_Start_IT+0x210>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d027      	beq.n	8002070 <HAL_DMA_Start_IT+0x1bc>
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a28      	ldr	r2, [pc, #160]	@ (80020c8 <HAL_DMA_Start_IT+0x214>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d022      	beq.n	8002070 <HAL_DMA_Start_IT+0x1bc>
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a27      	ldr	r2, [pc, #156]	@ (80020cc <HAL_DMA_Start_IT+0x218>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d01d      	beq.n	8002070 <HAL_DMA_Start_IT+0x1bc>
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a25      	ldr	r2, [pc, #148]	@ (80020d0 <HAL_DMA_Start_IT+0x21c>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d018      	beq.n	8002070 <HAL_DMA_Start_IT+0x1bc>
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a24      	ldr	r2, [pc, #144]	@ (80020d4 <HAL_DMA_Start_IT+0x220>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d013      	beq.n	8002070 <HAL_DMA_Start_IT+0x1bc>
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a22      	ldr	r2, [pc, #136]	@ (80020d8 <HAL_DMA_Start_IT+0x224>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d00e      	beq.n	8002070 <HAL_DMA_Start_IT+0x1bc>
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a21      	ldr	r2, [pc, #132]	@ (80020dc <HAL_DMA_Start_IT+0x228>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d009      	beq.n	8002070 <HAL_DMA_Start_IT+0x1bc>
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a1f      	ldr	r2, [pc, #124]	@ (80020e0 <HAL_DMA_Start_IT+0x22c>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d004      	beq.n	8002070 <HAL_DMA_Start_IT+0x1bc>
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a1e      	ldr	r2, [pc, #120]	@ (80020e4 <HAL_DMA_Start_IT+0x230>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d101      	bne.n	8002074 <HAL_DMA_Start_IT+0x1c0>
 8002070:	2301      	movs	r3, #1
 8002072:	e000      	b.n	8002076 <HAL_DMA_Start_IT+0x1c2>
 8002074:	2300      	movs	r3, #0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d036      	beq.n	80020e8 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f023 021e 	bic.w	r2, r3, #30
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f042 0216 	orr.w	r2, r2, #22
 800208c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002092:	2b00      	cmp	r3, #0
 8002094:	d03e      	beq.n	8002114 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f042 0208 	orr.w	r2, r2, #8
 80020a4:	601a      	str	r2, [r3, #0]
 80020a6:	e035      	b.n	8002114 <HAL_DMA_Start_IT+0x260>
 80020a8:	40020010 	.word	0x40020010
 80020ac:	40020028 	.word	0x40020028
 80020b0:	40020040 	.word	0x40020040
 80020b4:	40020058 	.word	0x40020058
 80020b8:	40020070 	.word	0x40020070
 80020bc:	40020088 	.word	0x40020088
 80020c0:	400200a0 	.word	0x400200a0
 80020c4:	400200b8 	.word	0x400200b8
 80020c8:	40020410 	.word	0x40020410
 80020cc:	40020428 	.word	0x40020428
 80020d0:	40020440 	.word	0x40020440
 80020d4:	40020458 	.word	0x40020458
 80020d8:	40020470 	.word	0x40020470
 80020dc:	40020488 	.word	0x40020488
 80020e0:	400204a0 	.word	0x400204a0
 80020e4:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f023 020e 	bic.w	r2, r3, #14
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f042 020a 	orr.w	r2, r2, #10
 80020fa:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002100:	2b00      	cmp	r3, #0
 8002102:	d007      	beq.n	8002114 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f042 0204 	orr.w	r2, r2, #4
 8002112:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a83      	ldr	r2, [pc, #524]	@ (8002328 <HAL_DMA_Start_IT+0x474>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d072      	beq.n	8002204 <HAL_DMA_Start_IT+0x350>
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a82      	ldr	r2, [pc, #520]	@ (800232c <HAL_DMA_Start_IT+0x478>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d06d      	beq.n	8002204 <HAL_DMA_Start_IT+0x350>
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a80      	ldr	r2, [pc, #512]	@ (8002330 <HAL_DMA_Start_IT+0x47c>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d068      	beq.n	8002204 <HAL_DMA_Start_IT+0x350>
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a7f      	ldr	r2, [pc, #508]	@ (8002334 <HAL_DMA_Start_IT+0x480>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d063      	beq.n	8002204 <HAL_DMA_Start_IT+0x350>
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a7d      	ldr	r2, [pc, #500]	@ (8002338 <HAL_DMA_Start_IT+0x484>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d05e      	beq.n	8002204 <HAL_DMA_Start_IT+0x350>
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a7c      	ldr	r2, [pc, #496]	@ (800233c <HAL_DMA_Start_IT+0x488>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d059      	beq.n	8002204 <HAL_DMA_Start_IT+0x350>
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a7a      	ldr	r2, [pc, #488]	@ (8002340 <HAL_DMA_Start_IT+0x48c>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d054      	beq.n	8002204 <HAL_DMA_Start_IT+0x350>
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a79      	ldr	r2, [pc, #484]	@ (8002344 <HAL_DMA_Start_IT+0x490>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d04f      	beq.n	8002204 <HAL_DMA_Start_IT+0x350>
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a77      	ldr	r2, [pc, #476]	@ (8002348 <HAL_DMA_Start_IT+0x494>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d04a      	beq.n	8002204 <HAL_DMA_Start_IT+0x350>
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a76      	ldr	r2, [pc, #472]	@ (800234c <HAL_DMA_Start_IT+0x498>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d045      	beq.n	8002204 <HAL_DMA_Start_IT+0x350>
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a74      	ldr	r2, [pc, #464]	@ (8002350 <HAL_DMA_Start_IT+0x49c>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d040      	beq.n	8002204 <HAL_DMA_Start_IT+0x350>
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a73      	ldr	r2, [pc, #460]	@ (8002354 <HAL_DMA_Start_IT+0x4a0>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d03b      	beq.n	8002204 <HAL_DMA_Start_IT+0x350>
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a71      	ldr	r2, [pc, #452]	@ (8002358 <HAL_DMA_Start_IT+0x4a4>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d036      	beq.n	8002204 <HAL_DMA_Start_IT+0x350>
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a70      	ldr	r2, [pc, #448]	@ (800235c <HAL_DMA_Start_IT+0x4a8>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d031      	beq.n	8002204 <HAL_DMA_Start_IT+0x350>
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a6e      	ldr	r2, [pc, #440]	@ (8002360 <HAL_DMA_Start_IT+0x4ac>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d02c      	beq.n	8002204 <HAL_DMA_Start_IT+0x350>
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a6d      	ldr	r2, [pc, #436]	@ (8002364 <HAL_DMA_Start_IT+0x4b0>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d027      	beq.n	8002204 <HAL_DMA_Start_IT+0x350>
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a6b      	ldr	r2, [pc, #428]	@ (8002368 <HAL_DMA_Start_IT+0x4b4>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d022      	beq.n	8002204 <HAL_DMA_Start_IT+0x350>
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a6a      	ldr	r2, [pc, #424]	@ (800236c <HAL_DMA_Start_IT+0x4b8>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d01d      	beq.n	8002204 <HAL_DMA_Start_IT+0x350>
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a68      	ldr	r2, [pc, #416]	@ (8002370 <HAL_DMA_Start_IT+0x4bc>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d018      	beq.n	8002204 <HAL_DMA_Start_IT+0x350>
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a67      	ldr	r2, [pc, #412]	@ (8002374 <HAL_DMA_Start_IT+0x4c0>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d013      	beq.n	8002204 <HAL_DMA_Start_IT+0x350>
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a65      	ldr	r2, [pc, #404]	@ (8002378 <HAL_DMA_Start_IT+0x4c4>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d00e      	beq.n	8002204 <HAL_DMA_Start_IT+0x350>
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a64      	ldr	r2, [pc, #400]	@ (800237c <HAL_DMA_Start_IT+0x4c8>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d009      	beq.n	8002204 <HAL_DMA_Start_IT+0x350>
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a62      	ldr	r2, [pc, #392]	@ (8002380 <HAL_DMA_Start_IT+0x4cc>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d004      	beq.n	8002204 <HAL_DMA_Start_IT+0x350>
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a61      	ldr	r2, [pc, #388]	@ (8002384 <HAL_DMA_Start_IT+0x4d0>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d101      	bne.n	8002208 <HAL_DMA_Start_IT+0x354>
 8002204:	2301      	movs	r3, #1
 8002206:	e000      	b.n	800220a <HAL_DMA_Start_IT+0x356>
 8002208:	2300      	movs	r3, #0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d01a      	beq.n	8002244 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002218:	2b00      	cmp	r3, #0
 800221a:	d007      	beq.n	800222c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002226:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800222a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002230:	2b00      	cmp	r3, #0
 8002232:	d007      	beq.n	8002244 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800223e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002242:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a37      	ldr	r2, [pc, #220]	@ (8002328 <HAL_DMA_Start_IT+0x474>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d04a      	beq.n	80022e4 <HAL_DMA_Start_IT+0x430>
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a36      	ldr	r2, [pc, #216]	@ (800232c <HAL_DMA_Start_IT+0x478>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d045      	beq.n	80022e4 <HAL_DMA_Start_IT+0x430>
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a34      	ldr	r2, [pc, #208]	@ (8002330 <HAL_DMA_Start_IT+0x47c>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d040      	beq.n	80022e4 <HAL_DMA_Start_IT+0x430>
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a33      	ldr	r2, [pc, #204]	@ (8002334 <HAL_DMA_Start_IT+0x480>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d03b      	beq.n	80022e4 <HAL_DMA_Start_IT+0x430>
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a31      	ldr	r2, [pc, #196]	@ (8002338 <HAL_DMA_Start_IT+0x484>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d036      	beq.n	80022e4 <HAL_DMA_Start_IT+0x430>
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a30      	ldr	r2, [pc, #192]	@ (800233c <HAL_DMA_Start_IT+0x488>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d031      	beq.n	80022e4 <HAL_DMA_Start_IT+0x430>
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a2e      	ldr	r2, [pc, #184]	@ (8002340 <HAL_DMA_Start_IT+0x48c>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d02c      	beq.n	80022e4 <HAL_DMA_Start_IT+0x430>
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a2d      	ldr	r2, [pc, #180]	@ (8002344 <HAL_DMA_Start_IT+0x490>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d027      	beq.n	80022e4 <HAL_DMA_Start_IT+0x430>
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a2b      	ldr	r2, [pc, #172]	@ (8002348 <HAL_DMA_Start_IT+0x494>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d022      	beq.n	80022e4 <HAL_DMA_Start_IT+0x430>
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a2a      	ldr	r2, [pc, #168]	@ (800234c <HAL_DMA_Start_IT+0x498>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d01d      	beq.n	80022e4 <HAL_DMA_Start_IT+0x430>
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a28      	ldr	r2, [pc, #160]	@ (8002350 <HAL_DMA_Start_IT+0x49c>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d018      	beq.n	80022e4 <HAL_DMA_Start_IT+0x430>
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a27      	ldr	r2, [pc, #156]	@ (8002354 <HAL_DMA_Start_IT+0x4a0>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d013      	beq.n	80022e4 <HAL_DMA_Start_IT+0x430>
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a25      	ldr	r2, [pc, #148]	@ (8002358 <HAL_DMA_Start_IT+0x4a4>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d00e      	beq.n	80022e4 <HAL_DMA_Start_IT+0x430>
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a24      	ldr	r2, [pc, #144]	@ (800235c <HAL_DMA_Start_IT+0x4a8>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d009      	beq.n	80022e4 <HAL_DMA_Start_IT+0x430>
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a22      	ldr	r2, [pc, #136]	@ (8002360 <HAL_DMA_Start_IT+0x4ac>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d004      	beq.n	80022e4 <HAL_DMA_Start_IT+0x430>
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a21      	ldr	r2, [pc, #132]	@ (8002364 <HAL_DMA_Start_IT+0x4b0>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d108      	bne.n	80022f6 <HAL_DMA_Start_IT+0x442>
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f042 0201 	orr.w	r2, r2, #1
 80022f2:	601a      	str	r2, [r3, #0]
 80022f4:	e012      	b.n	800231c <HAL_DMA_Start_IT+0x468>
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f042 0201 	orr.w	r2, r2, #1
 8002304:	601a      	str	r2, [r3, #0]
 8002306:	e009      	b.n	800231c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800230e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	2200      	movs	r2, #0
 8002314:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800231c:	7dfb      	ldrb	r3, [r7, #23]
}
 800231e:	4618      	mov	r0, r3
 8002320:	3718      	adds	r7, #24
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	40020010 	.word	0x40020010
 800232c:	40020028 	.word	0x40020028
 8002330:	40020040 	.word	0x40020040
 8002334:	40020058 	.word	0x40020058
 8002338:	40020070 	.word	0x40020070
 800233c:	40020088 	.word	0x40020088
 8002340:	400200a0 	.word	0x400200a0
 8002344:	400200b8 	.word	0x400200b8
 8002348:	40020410 	.word	0x40020410
 800234c:	40020428 	.word	0x40020428
 8002350:	40020440 	.word	0x40020440
 8002354:	40020458 	.word	0x40020458
 8002358:	40020470 	.word	0x40020470
 800235c:	40020488 	.word	0x40020488
 8002360:	400204a0 	.word	0x400204a0
 8002364:	400204b8 	.word	0x400204b8
 8002368:	58025408 	.word	0x58025408
 800236c:	5802541c 	.word	0x5802541c
 8002370:	58025430 	.word	0x58025430
 8002374:	58025444 	.word	0x58025444
 8002378:	58025458 	.word	0x58025458
 800237c:	5802546c 	.word	0x5802546c
 8002380:	58025480 	.word	0x58025480
 8002384:	58025494 	.word	0x58025494

08002388 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b086      	sub	sp, #24
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002390:	f7ff f870 	bl	8001474 <HAL_GetTick>
 8002394:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d101      	bne.n	80023a0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	e2dc      	b.n	800295a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	2b02      	cmp	r3, #2
 80023aa:	d008      	beq.n	80023be <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2280      	movs	r2, #128	@ 0x80
 80023b0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2200      	movs	r2, #0
 80023b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e2cd      	b.n	800295a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a76      	ldr	r2, [pc, #472]	@ (800259c <HAL_DMA_Abort+0x214>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d04a      	beq.n	800245e <HAL_DMA_Abort+0xd6>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a74      	ldr	r2, [pc, #464]	@ (80025a0 <HAL_DMA_Abort+0x218>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d045      	beq.n	800245e <HAL_DMA_Abort+0xd6>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a73      	ldr	r2, [pc, #460]	@ (80025a4 <HAL_DMA_Abort+0x21c>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d040      	beq.n	800245e <HAL_DMA_Abort+0xd6>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a71      	ldr	r2, [pc, #452]	@ (80025a8 <HAL_DMA_Abort+0x220>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d03b      	beq.n	800245e <HAL_DMA_Abort+0xd6>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a70      	ldr	r2, [pc, #448]	@ (80025ac <HAL_DMA_Abort+0x224>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d036      	beq.n	800245e <HAL_DMA_Abort+0xd6>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a6e      	ldr	r2, [pc, #440]	@ (80025b0 <HAL_DMA_Abort+0x228>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d031      	beq.n	800245e <HAL_DMA_Abort+0xd6>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a6d      	ldr	r2, [pc, #436]	@ (80025b4 <HAL_DMA_Abort+0x22c>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d02c      	beq.n	800245e <HAL_DMA_Abort+0xd6>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a6b      	ldr	r2, [pc, #428]	@ (80025b8 <HAL_DMA_Abort+0x230>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d027      	beq.n	800245e <HAL_DMA_Abort+0xd6>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a6a      	ldr	r2, [pc, #424]	@ (80025bc <HAL_DMA_Abort+0x234>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d022      	beq.n	800245e <HAL_DMA_Abort+0xd6>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a68      	ldr	r2, [pc, #416]	@ (80025c0 <HAL_DMA_Abort+0x238>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d01d      	beq.n	800245e <HAL_DMA_Abort+0xd6>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a67      	ldr	r2, [pc, #412]	@ (80025c4 <HAL_DMA_Abort+0x23c>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d018      	beq.n	800245e <HAL_DMA_Abort+0xd6>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a65      	ldr	r2, [pc, #404]	@ (80025c8 <HAL_DMA_Abort+0x240>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d013      	beq.n	800245e <HAL_DMA_Abort+0xd6>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a64      	ldr	r2, [pc, #400]	@ (80025cc <HAL_DMA_Abort+0x244>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d00e      	beq.n	800245e <HAL_DMA_Abort+0xd6>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a62      	ldr	r2, [pc, #392]	@ (80025d0 <HAL_DMA_Abort+0x248>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d009      	beq.n	800245e <HAL_DMA_Abort+0xd6>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a61      	ldr	r2, [pc, #388]	@ (80025d4 <HAL_DMA_Abort+0x24c>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d004      	beq.n	800245e <HAL_DMA_Abort+0xd6>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a5f      	ldr	r2, [pc, #380]	@ (80025d8 <HAL_DMA_Abort+0x250>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d101      	bne.n	8002462 <HAL_DMA_Abort+0xda>
 800245e:	2301      	movs	r3, #1
 8002460:	e000      	b.n	8002464 <HAL_DMA_Abort+0xdc>
 8002462:	2300      	movs	r3, #0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d013      	beq.n	8002490 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f022 021e 	bic.w	r2, r2, #30
 8002476:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	695a      	ldr	r2, [r3, #20]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002486:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	617b      	str	r3, [r7, #20]
 800248e:	e00a      	b.n	80024a6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f022 020e 	bic.w	r2, r2, #14
 800249e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a3c      	ldr	r2, [pc, #240]	@ (800259c <HAL_DMA_Abort+0x214>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d072      	beq.n	8002596 <HAL_DMA_Abort+0x20e>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a3a      	ldr	r2, [pc, #232]	@ (80025a0 <HAL_DMA_Abort+0x218>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d06d      	beq.n	8002596 <HAL_DMA_Abort+0x20e>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a39      	ldr	r2, [pc, #228]	@ (80025a4 <HAL_DMA_Abort+0x21c>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d068      	beq.n	8002596 <HAL_DMA_Abort+0x20e>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a37      	ldr	r2, [pc, #220]	@ (80025a8 <HAL_DMA_Abort+0x220>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d063      	beq.n	8002596 <HAL_DMA_Abort+0x20e>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a36      	ldr	r2, [pc, #216]	@ (80025ac <HAL_DMA_Abort+0x224>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d05e      	beq.n	8002596 <HAL_DMA_Abort+0x20e>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a34      	ldr	r2, [pc, #208]	@ (80025b0 <HAL_DMA_Abort+0x228>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d059      	beq.n	8002596 <HAL_DMA_Abort+0x20e>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a33      	ldr	r2, [pc, #204]	@ (80025b4 <HAL_DMA_Abort+0x22c>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d054      	beq.n	8002596 <HAL_DMA_Abort+0x20e>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a31      	ldr	r2, [pc, #196]	@ (80025b8 <HAL_DMA_Abort+0x230>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d04f      	beq.n	8002596 <HAL_DMA_Abort+0x20e>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a30      	ldr	r2, [pc, #192]	@ (80025bc <HAL_DMA_Abort+0x234>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d04a      	beq.n	8002596 <HAL_DMA_Abort+0x20e>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a2e      	ldr	r2, [pc, #184]	@ (80025c0 <HAL_DMA_Abort+0x238>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d045      	beq.n	8002596 <HAL_DMA_Abort+0x20e>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a2d      	ldr	r2, [pc, #180]	@ (80025c4 <HAL_DMA_Abort+0x23c>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d040      	beq.n	8002596 <HAL_DMA_Abort+0x20e>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a2b      	ldr	r2, [pc, #172]	@ (80025c8 <HAL_DMA_Abort+0x240>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d03b      	beq.n	8002596 <HAL_DMA_Abort+0x20e>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a2a      	ldr	r2, [pc, #168]	@ (80025cc <HAL_DMA_Abort+0x244>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d036      	beq.n	8002596 <HAL_DMA_Abort+0x20e>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a28      	ldr	r2, [pc, #160]	@ (80025d0 <HAL_DMA_Abort+0x248>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d031      	beq.n	8002596 <HAL_DMA_Abort+0x20e>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a27      	ldr	r2, [pc, #156]	@ (80025d4 <HAL_DMA_Abort+0x24c>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d02c      	beq.n	8002596 <HAL_DMA_Abort+0x20e>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a25      	ldr	r2, [pc, #148]	@ (80025d8 <HAL_DMA_Abort+0x250>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d027      	beq.n	8002596 <HAL_DMA_Abort+0x20e>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a24      	ldr	r2, [pc, #144]	@ (80025dc <HAL_DMA_Abort+0x254>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d022      	beq.n	8002596 <HAL_DMA_Abort+0x20e>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a22      	ldr	r2, [pc, #136]	@ (80025e0 <HAL_DMA_Abort+0x258>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d01d      	beq.n	8002596 <HAL_DMA_Abort+0x20e>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a21      	ldr	r2, [pc, #132]	@ (80025e4 <HAL_DMA_Abort+0x25c>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d018      	beq.n	8002596 <HAL_DMA_Abort+0x20e>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a1f      	ldr	r2, [pc, #124]	@ (80025e8 <HAL_DMA_Abort+0x260>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d013      	beq.n	8002596 <HAL_DMA_Abort+0x20e>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a1e      	ldr	r2, [pc, #120]	@ (80025ec <HAL_DMA_Abort+0x264>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d00e      	beq.n	8002596 <HAL_DMA_Abort+0x20e>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a1c      	ldr	r2, [pc, #112]	@ (80025f0 <HAL_DMA_Abort+0x268>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d009      	beq.n	8002596 <HAL_DMA_Abort+0x20e>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a1b      	ldr	r2, [pc, #108]	@ (80025f4 <HAL_DMA_Abort+0x26c>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d004      	beq.n	8002596 <HAL_DMA_Abort+0x20e>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a19      	ldr	r2, [pc, #100]	@ (80025f8 <HAL_DMA_Abort+0x270>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d132      	bne.n	80025fc <HAL_DMA_Abort+0x274>
 8002596:	2301      	movs	r3, #1
 8002598:	e031      	b.n	80025fe <HAL_DMA_Abort+0x276>
 800259a:	bf00      	nop
 800259c:	40020010 	.word	0x40020010
 80025a0:	40020028 	.word	0x40020028
 80025a4:	40020040 	.word	0x40020040
 80025a8:	40020058 	.word	0x40020058
 80025ac:	40020070 	.word	0x40020070
 80025b0:	40020088 	.word	0x40020088
 80025b4:	400200a0 	.word	0x400200a0
 80025b8:	400200b8 	.word	0x400200b8
 80025bc:	40020410 	.word	0x40020410
 80025c0:	40020428 	.word	0x40020428
 80025c4:	40020440 	.word	0x40020440
 80025c8:	40020458 	.word	0x40020458
 80025cc:	40020470 	.word	0x40020470
 80025d0:	40020488 	.word	0x40020488
 80025d4:	400204a0 	.word	0x400204a0
 80025d8:	400204b8 	.word	0x400204b8
 80025dc:	58025408 	.word	0x58025408
 80025e0:	5802541c 	.word	0x5802541c
 80025e4:	58025430 	.word	0x58025430
 80025e8:	58025444 	.word	0x58025444
 80025ec:	58025458 	.word	0x58025458
 80025f0:	5802546c 	.word	0x5802546c
 80025f4:	58025480 	.word	0x58025480
 80025f8:	58025494 	.word	0x58025494
 80025fc:	2300      	movs	r3, #0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d007      	beq.n	8002612 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800260c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002610:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a6d      	ldr	r2, [pc, #436]	@ (80027cc <HAL_DMA_Abort+0x444>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d04a      	beq.n	80026b2 <HAL_DMA_Abort+0x32a>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a6b      	ldr	r2, [pc, #428]	@ (80027d0 <HAL_DMA_Abort+0x448>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d045      	beq.n	80026b2 <HAL_DMA_Abort+0x32a>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a6a      	ldr	r2, [pc, #424]	@ (80027d4 <HAL_DMA_Abort+0x44c>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d040      	beq.n	80026b2 <HAL_DMA_Abort+0x32a>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a68      	ldr	r2, [pc, #416]	@ (80027d8 <HAL_DMA_Abort+0x450>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d03b      	beq.n	80026b2 <HAL_DMA_Abort+0x32a>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a67      	ldr	r2, [pc, #412]	@ (80027dc <HAL_DMA_Abort+0x454>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d036      	beq.n	80026b2 <HAL_DMA_Abort+0x32a>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a65      	ldr	r2, [pc, #404]	@ (80027e0 <HAL_DMA_Abort+0x458>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d031      	beq.n	80026b2 <HAL_DMA_Abort+0x32a>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a64      	ldr	r2, [pc, #400]	@ (80027e4 <HAL_DMA_Abort+0x45c>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d02c      	beq.n	80026b2 <HAL_DMA_Abort+0x32a>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a62      	ldr	r2, [pc, #392]	@ (80027e8 <HAL_DMA_Abort+0x460>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d027      	beq.n	80026b2 <HAL_DMA_Abort+0x32a>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a61      	ldr	r2, [pc, #388]	@ (80027ec <HAL_DMA_Abort+0x464>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d022      	beq.n	80026b2 <HAL_DMA_Abort+0x32a>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a5f      	ldr	r2, [pc, #380]	@ (80027f0 <HAL_DMA_Abort+0x468>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d01d      	beq.n	80026b2 <HAL_DMA_Abort+0x32a>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a5e      	ldr	r2, [pc, #376]	@ (80027f4 <HAL_DMA_Abort+0x46c>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d018      	beq.n	80026b2 <HAL_DMA_Abort+0x32a>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a5c      	ldr	r2, [pc, #368]	@ (80027f8 <HAL_DMA_Abort+0x470>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d013      	beq.n	80026b2 <HAL_DMA_Abort+0x32a>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a5b      	ldr	r2, [pc, #364]	@ (80027fc <HAL_DMA_Abort+0x474>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d00e      	beq.n	80026b2 <HAL_DMA_Abort+0x32a>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a59      	ldr	r2, [pc, #356]	@ (8002800 <HAL_DMA_Abort+0x478>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d009      	beq.n	80026b2 <HAL_DMA_Abort+0x32a>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a58      	ldr	r2, [pc, #352]	@ (8002804 <HAL_DMA_Abort+0x47c>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d004      	beq.n	80026b2 <HAL_DMA_Abort+0x32a>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a56      	ldr	r2, [pc, #344]	@ (8002808 <HAL_DMA_Abort+0x480>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d108      	bne.n	80026c4 <HAL_DMA_Abort+0x33c>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f022 0201 	bic.w	r2, r2, #1
 80026c0:	601a      	str	r2, [r3, #0]
 80026c2:	e007      	b.n	80026d4 <HAL_DMA_Abort+0x34c>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f022 0201 	bic.w	r2, r2, #1
 80026d2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80026d4:	e013      	b.n	80026fe <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026d6:	f7fe fecd 	bl	8001474 <HAL_GetTick>
 80026da:	4602      	mov	r2, r0
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	2b05      	cmp	r3, #5
 80026e2:	d90c      	bls.n	80026fe <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2220      	movs	r2, #32
 80026e8:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2203      	movs	r2, #3
 80026ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2200      	movs	r2, #0
 80026f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e12d      	b.n	800295a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0301 	and.w	r3, r3, #1
 8002706:	2b00      	cmp	r3, #0
 8002708:	d1e5      	bne.n	80026d6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a2f      	ldr	r2, [pc, #188]	@ (80027cc <HAL_DMA_Abort+0x444>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d04a      	beq.n	80027aa <HAL_DMA_Abort+0x422>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a2d      	ldr	r2, [pc, #180]	@ (80027d0 <HAL_DMA_Abort+0x448>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d045      	beq.n	80027aa <HAL_DMA_Abort+0x422>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a2c      	ldr	r2, [pc, #176]	@ (80027d4 <HAL_DMA_Abort+0x44c>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d040      	beq.n	80027aa <HAL_DMA_Abort+0x422>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a2a      	ldr	r2, [pc, #168]	@ (80027d8 <HAL_DMA_Abort+0x450>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d03b      	beq.n	80027aa <HAL_DMA_Abort+0x422>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a29      	ldr	r2, [pc, #164]	@ (80027dc <HAL_DMA_Abort+0x454>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d036      	beq.n	80027aa <HAL_DMA_Abort+0x422>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a27      	ldr	r2, [pc, #156]	@ (80027e0 <HAL_DMA_Abort+0x458>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d031      	beq.n	80027aa <HAL_DMA_Abort+0x422>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a26      	ldr	r2, [pc, #152]	@ (80027e4 <HAL_DMA_Abort+0x45c>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d02c      	beq.n	80027aa <HAL_DMA_Abort+0x422>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a24      	ldr	r2, [pc, #144]	@ (80027e8 <HAL_DMA_Abort+0x460>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d027      	beq.n	80027aa <HAL_DMA_Abort+0x422>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a23      	ldr	r2, [pc, #140]	@ (80027ec <HAL_DMA_Abort+0x464>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d022      	beq.n	80027aa <HAL_DMA_Abort+0x422>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a21      	ldr	r2, [pc, #132]	@ (80027f0 <HAL_DMA_Abort+0x468>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d01d      	beq.n	80027aa <HAL_DMA_Abort+0x422>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a20      	ldr	r2, [pc, #128]	@ (80027f4 <HAL_DMA_Abort+0x46c>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d018      	beq.n	80027aa <HAL_DMA_Abort+0x422>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a1e      	ldr	r2, [pc, #120]	@ (80027f8 <HAL_DMA_Abort+0x470>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d013      	beq.n	80027aa <HAL_DMA_Abort+0x422>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a1d      	ldr	r2, [pc, #116]	@ (80027fc <HAL_DMA_Abort+0x474>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d00e      	beq.n	80027aa <HAL_DMA_Abort+0x422>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a1b      	ldr	r2, [pc, #108]	@ (8002800 <HAL_DMA_Abort+0x478>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d009      	beq.n	80027aa <HAL_DMA_Abort+0x422>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a1a      	ldr	r2, [pc, #104]	@ (8002804 <HAL_DMA_Abort+0x47c>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d004      	beq.n	80027aa <HAL_DMA_Abort+0x422>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a18      	ldr	r2, [pc, #96]	@ (8002808 <HAL_DMA_Abort+0x480>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d101      	bne.n	80027ae <HAL_DMA_Abort+0x426>
 80027aa:	2301      	movs	r3, #1
 80027ac:	e000      	b.n	80027b0 <HAL_DMA_Abort+0x428>
 80027ae:	2300      	movs	r3, #0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d02b      	beq.n	800280c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027b8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027be:	f003 031f 	and.w	r3, r3, #31
 80027c2:	223f      	movs	r2, #63	@ 0x3f
 80027c4:	409a      	lsls	r2, r3
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	609a      	str	r2, [r3, #8]
 80027ca:	e02a      	b.n	8002822 <HAL_DMA_Abort+0x49a>
 80027cc:	40020010 	.word	0x40020010
 80027d0:	40020028 	.word	0x40020028
 80027d4:	40020040 	.word	0x40020040
 80027d8:	40020058 	.word	0x40020058
 80027dc:	40020070 	.word	0x40020070
 80027e0:	40020088 	.word	0x40020088
 80027e4:	400200a0 	.word	0x400200a0
 80027e8:	400200b8 	.word	0x400200b8
 80027ec:	40020410 	.word	0x40020410
 80027f0:	40020428 	.word	0x40020428
 80027f4:	40020440 	.word	0x40020440
 80027f8:	40020458 	.word	0x40020458
 80027fc:	40020470 	.word	0x40020470
 8002800:	40020488 	.word	0x40020488
 8002804:	400204a0 	.word	0x400204a0
 8002808:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002810:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002816:	f003 031f 	and.w	r3, r3, #31
 800281a:	2201      	movs	r2, #1
 800281c:	409a      	lsls	r2, r3
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a4f      	ldr	r2, [pc, #316]	@ (8002964 <HAL_DMA_Abort+0x5dc>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d072      	beq.n	8002912 <HAL_DMA_Abort+0x58a>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a4d      	ldr	r2, [pc, #308]	@ (8002968 <HAL_DMA_Abort+0x5e0>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d06d      	beq.n	8002912 <HAL_DMA_Abort+0x58a>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a4c      	ldr	r2, [pc, #304]	@ (800296c <HAL_DMA_Abort+0x5e4>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d068      	beq.n	8002912 <HAL_DMA_Abort+0x58a>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a4a      	ldr	r2, [pc, #296]	@ (8002970 <HAL_DMA_Abort+0x5e8>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d063      	beq.n	8002912 <HAL_DMA_Abort+0x58a>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a49      	ldr	r2, [pc, #292]	@ (8002974 <HAL_DMA_Abort+0x5ec>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d05e      	beq.n	8002912 <HAL_DMA_Abort+0x58a>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a47      	ldr	r2, [pc, #284]	@ (8002978 <HAL_DMA_Abort+0x5f0>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d059      	beq.n	8002912 <HAL_DMA_Abort+0x58a>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a46      	ldr	r2, [pc, #280]	@ (800297c <HAL_DMA_Abort+0x5f4>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d054      	beq.n	8002912 <HAL_DMA_Abort+0x58a>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a44      	ldr	r2, [pc, #272]	@ (8002980 <HAL_DMA_Abort+0x5f8>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d04f      	beq.n	8002912 <HAL_DMA_Abort+0x58a>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a43      	ldr	r2, [pc, #268]	@ (8002984 <HAL_DMA_Abort+0x5fc>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d04a      	beq.n	8002912 <HAL_DMA_Abort+0x58a>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a41      	ldr	r2, [pc, #260]	@ (8002988 <HAL_DMA_Abort+0x600>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d045      	beq.n	8002912 <HAL_DMA_Abort+0x58a>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a40      	ldr	r2, [pc, #256]	@ (800298c <HAL_DMA_Abort+0x604>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d040      	beq.n	8002912 <HAL_DMA_Abort+0x58a>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a3e      	ldr	r2, [pc, #248]	@ (8002990 <HAL_DMA_Abort+0x608>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d03b      	beq.n	8002912 <HAL_DMA_Abort+0x58a>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a3d      	ldr	r2, [pc, #244]	@ (8002994 <HAL_DMA_Abort+0x60c>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d036      	beq.n	8002912 <HAL_DMA_Abort+0x58a>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a3b      	ldr	r2, [pc, #236]	@ (8002998 <HAL_DMA_Abort+0x610>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d031      	beq.n	8002912 <HAL_DMA_Abort+0x58a>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a3a      	ldr	r2, [pc, #232]	@ (800299c <HAL_DMA_Abort+0x614>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d02c      	beq.n	8002912 <HAL_DMA_Abort+0x58a>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a38      	ldr	r2, [pc, #224]	@ (80029a0 <HAL_DMA_Abort+0x618>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d027      	beq.n	8002912 <HAL_DMA_Abort+0x58a>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a37      	ldr	r2, [pc, #220]	@ (80029a4 <HAL_DMA_Abort+0x61c>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d022      	beq.n	8002912 <HAL_DMA_Abort+0x58a>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a35      	ldr	r2, [pc, #212]	@ (80029a8 <HAL_DMA_Abort+0x620>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d01d      	beq.n	8002912 <HAL_DMA_Abort+0x58a>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a34      	ldr	r2, [pc, #208]	@ (80029ac <HAL_DMA_Abort+0x624>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d018      	beq.n	8002912 <HAL_DMA_Abort+0x58a>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a32      	ldr	r2, [pc, #200]	@ (80029b0 <HAL_DMA_Abort+0x628>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d013      	beq.n	8002912 <HAL_DMA_Abort+0x58a>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a31      	ldr	r2, [pc, #196]	@ (80029b4 <HAL_DMA_Abort+0x62c>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d00e      	beq.n	8002912 <HAL_DMA_Abort+0x58a>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a2f      	ldr	r2, [pc, #188]	@ (80029b8 <HAL_DMA_Abort+0x630>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d009      	beq.n	8002912 <HAL_DMA_Abort+0x58a>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a2e      	ldr	r2, [pc, #184]	@ (80029bc <HAL_DMA_Abort+0x634>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d004      	beq.n	8002912 <HAL_DMA_Abort+0x58a>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a2c      	ldr	r2, [pc, #176]	@ (80029c0 <HAL_DMA_Abort+0x638>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d101      	bne.n	8002916 <HAL_DMA_Abort+0x58e>
 8002912:	2301      	movs	r3, #1
 8002914:	e000      	b.n	8002918 <HAL_DMA_Abort+0x590>
 8002916:	2300      	movs	r3, #0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d015      	beq.n	8002948 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002920:	687a      	ldr	r2, [r7, #4]
 8002922:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002924:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800292a:	2b00      	cmp	r3, #0
 800292c:	d00c      	beq.n	8002948 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002938:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800293c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002942:	687a      	ldr	r2, [r7, #4]
 8002944:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002946:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2201      	movs	r2, #1
 800294c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2200      	movs	r2, #0
 8002954:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8002958:	2300      	movs	r3, #0
}
 800295a:	4618      	mov	r0, r3
 800295c:	3718      	adds	r7, #24
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	40020010 	.word	0x40020010
 8002968:	40020028 	.word	0x40020028
 800296c:	40020040 	.word	0x40020040
 8002970:	40020058 	.word	0x40020058
 8002974:	40020070 	.word	0x40020070
 8002978:	40020088 	.word	0x40020088
 800297c:	400200a0 	.word	0x400200a0
 8002980:	400200b8 	.word	0x400200b8
 8002984:	40020410 	.word	0x40020410
 8002988:	40020428 	.word	0x40020428
 800298c:	40020440 	.word	0x40020440
 8002990:	40020458 	.word	0x40020458
 8002994:	40020470 	.word	0x40020470
 8002998:	40020488 	.word	0x40020488
 800299c:	400204a0 	.word	0x400204a0
 80029a0:	400204b8 	.word	0x400204b8
 80029a4:	58025408 	.word	0x58025408
 80029a8:	5802541c 	.word	0x5802541c
 80029ac:	58025430 	.word	0x58025430
 80029b0:	58025444 	.word	0x58025444
 80029b4:	58025458 	.word	0x58025458
 80029b8:	5802546c 	.word	0x5802546c
 80029bc:	58025480 	.word	0x58025480
 80029c0:	58025494 	.word	0x58025494

080029c4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b08a      	sub	sp, #40	@ 0x28
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80029cc:	2300      	movs	r3, #0
 80029ce:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80029d0:	4b67      	ldr	r3, [pc, #412]	@ (8002b70 <HAL_DMA_IRQHandler+0x1ac>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a67      	ldr	r2, [pc, #412]	@ (8002b74 <HAL_DMA_IRQHandler+0x1b0>)
 80029d6:	fba2 2303 	umull	r2, r3, r2, r3
 80029da:	0a9b      	lsrs	r3, r3, #10
 80029dc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029e2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029e8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80029ea:	6a3b      	ldr	r3, [r7, #32]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80029f0:	69fb      	ldr	r3, [r7, #28]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a5f      	ldr	r2, [pc, #380]	@ (8002b78 <HAL_DMA_IRQHandler+0x1b4>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d04a      	beq.n	8002a96 <HAL_DMA_IRQHandler+0xd2>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a5d      	ldr	r2, [pc, #372]	@ (8002b7c <HAL_DMA_IRQHandler+0x1b8>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d045      	beq.n	8002a96 <HAL_DMA_IRQHandler+0xd2>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a5c      	ldr	r2, [pc, #368]	@ (8002b80 <HAL_DMA_IRQHandler+0x1bc>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d040      	beq.n	8002a96 <HAL_DMA_IRQHandler+0xd2>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a5a      	ldr	r2, [pc, #360]	@ (8002b84 <HAL_DMA_IRQHandler+0x1c0>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d03b      	beq.n	8002a96 <HAL_DMA_IRQHandler+0xd2>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a59      	ldr	r2, [pc, #356]	@ (8002b88 <HAL_DMA_IRQHandler+0x1c4>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d036      	beq.n	8002a96 <HAL_DMA_IRQHandler+0xd2>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a57      	ldr	r2, [pc, #348]	@ (8002b8c <HAL_DMA_IRQHandler+0x1c8>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d031      	beq.n	8002a96 <HAL_DMA_IRQHandler+0xd2>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a56      	ldr	r2, [pc, #344]	@ (8002b90 <HAL_DMA_IRQHandler+0x1cc>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d02c      	beq.n	8002a96 <HAL_DMA_IRQHandler+0xd2>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a54      	ldr	r2, [pc, #336]	@ (8002b94 <HAL_DMA_IRQHandler+0x1d0>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d027      	beq.n	8002a96 <HAL_DMA_IRQHandler+0xd2>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a53      	ldr	r2, [pc, #332]	@ (8002b98 <HAL_DMA_IRQHandler+0x1d4>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d022      	beq.n	8002a96 <HAL_DMA_IRQHandler+0xd2>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a51      	ldr	r2, [pc, #324]	@ (8002b9c <HAL_DMA_IRQHandler+0x1d8>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d01d      	beq.n	8002a96 <HAL_DMA_IRQHandler+0xd2>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a50      	ldr	r2, [pc, #320]	@ (8002ba0 <HAL_DMA_IRQHandler+0x1dc>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d018      	beq.n	8002a96 <HAL_DMA_IRQHandler+0xd2>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a4e      	ldr	r2, [pc, #312]	@ (8002ba4 <HAL_DMA_IRQHandler+0x1e0>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d013      	beq.n	8002a96 <HAL_DMA_IRQHandler+0xd2>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a4d      	ldr	r2, [pc, #308]	@ (8002ba8 <HAL_DMA_IRQHandler+0x1e4>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d00e      	beq.n	8002a96 <HAL_DMA_IRQHandler+0xd2>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a4b      	ldr	r2, [pc, #300]	@ (8002bac <HAL_DMA_IRQHandler+0x1e8>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d009      	beq.n	8002a96 <HAL_DMA_IRQHandler+0xd2>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a4a      	ldr	r2, [pc, #296]	@ (8002bb0 <HAL_DMA_IRQHandler+0x1ec>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d004      	beq.n	8002a96 <HAL_DMA_IRQHandler+0xd2>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a48      	ldr	r2, [pc, #288]	@ (8002bb4 <HAL_DMA_IRQHandler+0x1f0>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d101      	bne.n	8002a9a <HAL_DMA_IRQHandler+0xd6>
 8002a96:	2301      	movs	r3, #1
 8002a98:	e000      	b.n	8002a9c <HAL_DMA_IRQHandler+0xd8>
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	f000 842b 	beq.w	80032f8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aa6:	f003 031f 	and.w	r3, r3, #31
 8002aaa:	2208      	movs	r2, #8
 8002aac:	409a      	lsls	r2, r3
 8002aae:	69bb      	ldr	r3, [r7, #24]
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	f000 80a2 	beq.w	8002bfc <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a2e      	ldr	r2, [pc, #184]	@ (8002b78 <HAL_DMA_IRQHandler+0x1b4>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d04a      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x194>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a2d      	ldr	r2, [pc, #180]	@ (8002b7c <HAL_DMA_IRQHandler+0x1b8>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d045      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x194>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a2b      	ldr	r2, [pc, #172]	@ (8002b80 <HAL_DMA_IRQHandler+0x1bc>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d040      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x194>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a2a      	ldr	r2, [pc, #168]	@ (8002b84 <HAL_DMA_IRQHandler+0x1c0>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d03b      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x194>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a28      	ldr	r2, [pc, #160]	@ (8002b88 <HAL_DMA_IRQHandler+0x1c4>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d036      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x194>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a27      	ldr	r2, [pc, #156]	@ (8002b8c <HAL_DMA_IRQHandler+0x1c8>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d031      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x194>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a25      	ldr	r2, [pc, #148]	@ (8002b90 <HAL_DMA_IRQHandler+0x1cc>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d02c      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x194>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a24      	ldr	r2, [pc, #144]	@ (8002b94 <HAL_DMA_IRQHandler+0x1d0>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d027      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x194>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a22      	ldr	r2, [pc, #136]	@ (8002b98 <HAL_DMA_IRQHandler+0x1d4>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d022      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x194>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a21      	ldr	r2, [pc, #132]	@ (8002b9c <HAL_DMA_IRQHandler+0x1d8>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d01d      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x194>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a1f      	ldr	r2, [pc, #124]	@ (8002ba0 <HAL_DMA_IRQHandler+0x1dc>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d018      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x194>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a1e      	ldr	r2, [pc, #120]	@ (8002ba4 <HAL_DMA_IRQHandler+0x1e0>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d013      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x194>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a1c      	ldr	r2, [pc, #112]	@ (8002ba8 <HAL_DMA_IRQHandler+0x1e4>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d00e      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x194>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a1b      	ldr	r2, [pc, #108]	@ (8002bac <HAL_DMA_IRQHandler+0x1e8>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d009      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x194>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a19      	ldr	r2, [pc, #100]	@ (8002bb0 <HAL_DMA_IRQHandler+0x1ec>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d004      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x194>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a18      	ldr	r2, [pc, #96]	@ (8002bb4 <HAL_DMA_IRQHandler+0x1f0>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d12f      	bne.n	8002bb8 <HAL_DMA_IRQHandler+0x1f4>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 0304 	and.w	r3, r3, #4
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	bf14      	ite	ne
 8002b66:	2301      	movne	r3, #1
 8002b68:	2300      	moveq	r3, #0
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	e02e      	b.n	8002bcc <HAL_DMA_IRQHandler+0x208>
 8002b6e:	bf00      	nop
 8002b70:	2400003c 	.word	0x2400003c
 8002b74:	1b4e81b5 	.word	0x1b4e81b5
 8002b78:	40020010 	.word	0x40020010
 8002b7c:	40020028 	.word	0x40020028
 8002b80:	40020040 	.word	0x40020040
 8002b84:	40020058 	.word	0x40020058
 8002b88:	40020070 	.word	0x40020070
 8002b8c:	40020088 	.word	0x40020088
 8002b90:	400200a0 	.word	0x400200a0
 8002b94:	400200b8 	.word	0x400200b8
 8002b98:	40020410 	.word	0x40020410
 8002b9c:	40020428 	.word	0x40020428
 8002ba0:	40020440 	.word	0x40020440
 8002ba4:	40020458 	.word	0x40020458
 8002ba8:	40020470 	.word	0x40020470
 8002bac:	40020488 	.word	0x40020488
 8002bb0:	400204a0 	.word	0x400204a0
 8002bb4:	400204b8 	.word	0x400204b8
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 0308 	and.w	r3, r3, #8
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	bf14      	ite	ne
 8002bc6:	2301      	movne	r3, #1
 8002bc8:	2300      	moveq	r3, #0
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d015      	beq.n	8002bfc <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f022 0204 	bic.w	r2, r2, #4
 8002bde:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002be4:	f003 031f 	and.w	r3, r3, #31
 8002be8:	2208      	movs	r2, #8
 8002bea:	409a      	lsls	r2, r3
 8002bec:	6a3b      	ldr	r3, [r7, #32]
 8002bee:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bf4:	f043 0201 	orr.w	r2, r3, #1
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c00:	f003 031f 	and.w	r3, r3, #31
 8002c04:	69ba      	ldr	r2, [r7, #24]
 8002c06:	fa22 f303 	lsr.w	r3, r2, r3
 8002c0a:	f003 0301 	and.w	r3, r3, #1
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d06e      	beq.n	8002cf0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a69      	ldr	r2, [pc, #420]	@ (8002dbc <HAL_DMA_IRQHandler+0x3f8>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d04a      	beq.n	8002cb2 <HAL_DMA_IRQHandler+0x2ee>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a67      	ldr	r2, [pc, #412]	@ (8002dc0 <HAL_DMA_IRQHandler+0x3fc>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d045      	beq.n	8002cb2 <HAL_DMA_IRQHandler+0x2ee>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a66      	ldr	r2, [pc, #408]	@ (8002dc4 <HAL_DMA_IRQHandler+0x400>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d040      	beq.n	8002cb2 <HAL_DMA_IRQHandler+0x2ee>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a64      	ldr	r2, [pc, #400]	@ (8002dc8 <HAL_DMA_IRQHandler+0x404>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d03b      	beq.n	8002cb2 <HAL_DMA_IRQHandler+0x2ee>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a63      	ldr	r2, [pc, #396]	@ (8002dcc <HAL_DMA_IRQHandler+0x408>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d036      	beq.n	8002cb2 <HAL_DMA_IRQHandler+0x2ee>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a61      	ldr	r2, [pc, #388]	@ (8002dd0 <HAL_DMA_IRQHandler+0x40c>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d031      	beq.n	8002cb2 <HAL_DMA_IRQHandler+0x2ee>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a60      	ldr	r2, [pc, #384]	@ (8002dd4 <HAL_DMA_IRQHandler+0x410>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d02c      	beq.n	8002cb2 <HAL_DMA_IRQHandler+0x2ee>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a5e      	ldr	r2, [pc, #376]	@ (8002dd8 <HAL_DMA_IRQHandler+0x414>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d027      	beq.n	8002cb2 <HAL_DMA_IRQHandler+0x2ee>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a5d      	ldr	r2, [pc, #372]	@ (8002ddc <HAL_DMA_IRQHandler+0x418>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d022      	beq.n	8002cb2 <HAL_DMA_IRQHandler+0x2ee>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a5b      	ldr	r2, [pc, #364]	@ (8002de0 <HAL_DMA_IRQHandler+0x41c>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d01d      	beq.n	8002cb2 <HAL_DMA_IRQHandler+0x2ee>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a5a      	ldr	r2, [pc, #360]	@ (8002de4 <HAL_DMA_IRQHandler+0x420>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d018      	beq.n	8002cb2 <HAL_DMA_IRQHandler+0x2ee>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a58      	ldr	r2, [pc, #352]	@ (8002de8 <HAL_DMA_IRQHandler+0x424>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d013      	beq.n	8002cb2 <HAL_DMA_IRQHandler+0x2ee>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a57      	ldr	r2, [pc, #348]	@ (8002dec <HAL_DMA_IRQHandler+0x428>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d00e      	beq.n	8002cb2 <HAL_DMA_IRQHandler+0x2ee>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a55      	ldr	r2, [pc, #340]	@ (8002df0 <HAL_DMA_IRQHandler+0x42c>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d009      	beq.n	8002cb2 <HAL_DMA_IRQHandler+0x2ee>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a54      	ldr	r2, [pc, #336]	@ (8002df4 <HAL_DMA_IRQHandler+0x430>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d004      	beq.n	8002cb2 <HAL_DMA_IRQHandler+0x2ee>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a52      	ldr	r2, [pc, #328]	@ (8002df8 <HAL_DMA_IRQHandler+0x434>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d10a      	bne.n	8002cc8 <HAL_DMA_IRQHandler+0x304>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	695b      	ldr	r3, [r3, #20]
 8002cb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	bf14      	ite	ne
 8002cc0:	2301      	movne	r3, #1
 8002cc2:	2300      	moveq	r3, #0
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	e003      	b.n	8002cd0 <HAL_DMA_IRQHandler+0x30c>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	2300      	movs	r3, #0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d00d      	beq.n	8002cf0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cd8:	f003 031f 	and.w	r3, r3, #31
 8002cdc:	2201      	movs	r2, #1
 8002cde:	409a      	lsls	r2, r3
 8002ce0:	6a3b      	ldr	r3, [r7, #32]
 8002ce2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ce8:	f043 0202 	orr.w	r2, r3, #2
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cf4:	f003 031f 	and.w	r3, r3, #31
 8002cf8:	2204      	movs	r2, #4
 8002cfa:	409a      	lsls	r2, r3
 8002cfc:	69bb      	ldr	r3, [r7, #24]
 8002cfe:	4013      	ands	r3, r2
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	f000 808f 	beq.w	8002e24 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a2c      	ldr	r2, [pc, #176]	@ (8002dbc <HAL_DMA_IRQHandler+0x3f8>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d04a      	beq.n	8002da6 <HAL_DMA_IRQHandler+0x3e2>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a2a      	ldr	r2, [pc, #168]	@ (8002dc0 <HAL_DMA_IRQHandler+0x3fc>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d045      	beq.n	8002da6 <HAL_DMA_IRQHandler+0x3e2>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a29      	ldr	r2, [pc, #164]	@ (8002dc4 <HAL_DMA_IRQHandler+0x400>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d040      	beq.n	8002da6 <HAL_DMA_IRQHandler+0x3e2>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a27      	ldr	r2, [pc, #156]	@ (8002dc8 <HAL_DMA_IRQHandler+0x404>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d03b      	beq.n	8002da6 <HAL_DMA_IRQHandler+0x3e2>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a26      	ldr	r2, [pc, #152]	@ (8002dcc <HAL_DMA_IRQHandler+0x408>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d036      	beq.n	8002da6 <HAL_DMA_IRQHandler+0x3e2>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a24      	ldr	r2, [pc, #144]	@ (8002dd0 <HAL_DMA_IRQHandler+0x40c>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d031      	beq.n	8002da6 <HAL_DMA_IRQHandler+0x3e2>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a23      	ldr	r2, [pc, #140]	@ (8002dd4 <HAL_DMA_IRQHandler+0x410>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d02c      	beq.n	8002da6 <HAL_DMA_IRQHandler+0x3e2>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a21      	ldr	r2, [pc, #132]	@ (8002dd8 <HAL_DMA_IRQHandler+0x414>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d027      	beq.n	8002da6 <HAL_DMA_IRQHandler+0x3e2>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a20      	ldr	r2, [pc, #128]	@ (8002ddc <HAL_DMA_IRQHandler+0x418>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d022      	beq.n	8002da6 <HAL_DMA_IRQHandler+0x3e2>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a1e      	ldr	r2, [pc, #120]	@ (8002de0 <HAL_DMA_IRQHandler+0x41c>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d01d      	beq.n	8002da6 <HAL_DMA_IRQHandler+0x3e2>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a1d      	ldr	r2, [pc, #116]	@ (8002de4 <HAL_DMA_IRQHandler+0x420>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d018      	beq.n	8002da6 <HAL_DMA_IRQHandler+0x3e2>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a1b      	ldr	r2, [pc, #108]	@ (8002de8 <HAL_DMA_IRQHandler+0x424>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d013      	beq.n	8002da6 <HAL_DMA_IRQHandler+0x3e2>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a1a      	ldr	r2, [pc, #104]	@ (8002dec <HAL_DMA_IRQHandler+0x428>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d00e      	beq.n	8002da6 <HAL_DMA_IRQHandler+0x3e2>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a18      	ldr	r2, [pc, #96]	@ (8002df0 <HAL_DMA_IRQHandler+0x42c>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d009      	beq.n	8002da6 <HAL_DMA_IRQHandler+0x3e2>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a17      	ldr	r2, [pc, #92]	@ (8002df4 <HAL_DMA_IRQHandler+0x430>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d004      	beq.n	8002da6 <HAL_DMA_IRQHandler+0x3e2>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a15      	ldr	r2, [pc, #84]	@ (8002df8 <HAL_DMA_IRQHandler+0x434>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d12a      	bne.n	8002dfc <HAL_DMA_IRQHandler+0x438>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 0302 	and.w	r3, r3, #2
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	bf14      	ite	ne
 8002db4:	2301      	movne	r3, #1
 8002db6:	2300      	moveq	r3, #0
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	e023      	b.n	8002e04 <HAL_DMA_IRQHandler+0x440>
 8002dbc:	40020010 	.word	0x40020010
 8002dc0:	40020028 	.word	0x40020028
 8002dc4:	40020040 	.word	0x40020040
 8002dc8:	40020058 	.word	0x40020058
 8002dcc:	40020070 	.word	0x40020070
 8002dd0:	40020088 	.word	0x40020088
 8002dd4:	400200a0 	.word	0x400200a0
 8002dd8:	400200b8 	.word	0x400200b8
 8002ddc:	40020410 	.word	0x40020410
 8002de0:	40020428 	.word	0x40020428
 8002de4:	40020440 	.word	0x40020440
 8002de8:	40020458 	.word	0x40020458
 8002dec:	40020470 	.word	0x40020470
 8002df0:	40020488 	.word	0x40020488
 8002df4:	400204a0 	.word	0x400204a0
 8002df8:	400204b8 	.word	0x400204b8
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	2300      	movs	r3, #0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d00d      	beq.n	8002e24 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e0c:	f003 031f 	and.w	r3, r3, #31
 8002e10:	2204      	movs	r2, #4
 8002e12:	409a      	lsls	r2, r3
 8002e14:	6a3b      	ldr	r3, [r7, #32]
 8002e16:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e1c:	f043 0204 	orr.w	r2, r3, #4
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e28:	f003 031f 	and.w	r3, r3, #31
 8002e2c:	2210      	movs	r2, #16
 8002e2e:	409a      	lsls	r2, r3
 8002e30:	69bb      	ldr	r3, [r7, #24]
 8002e32:	4013      	ands	r3, r2
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	f000 80a6 	beq.w	8002f86 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4a85      	ldr	r2, [pc, #532]	@ (8003054 <HAL_DMA_IRQHandler+0x690>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d04a      	beq.n	8002eda <HAL_DMA_IRQHandler+0x516>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a83      	ldr	r2, [pc, #524]	@ (8003058 <HAL_DMA_IRQHandler+0x694>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d045      	beq.n	8002eda <HAL_DMA_IRQHandler+0x516>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a82      	ldr	r2, [pc, #520]	@ (800305c <HAL_DMA_IRQHandler+0x698>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d040      	beq.n	8002eda <HAL_DMA_IRQHandler+0x516>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a80      	ldr	r2, [pc, #512]	@ (8003060 <HAL_DMA_IRQHandler+0x69c>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d03b      	beq.n	8002eda <HAL_DMA_IRQHandler+0x516>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a7f      	ldr	r2, [pc, #508]	@ (8003064 <HAL_DMA_IRQHandler+0x6a0>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d036      	beq.n	8002eda <HAL_DMA_IRQHandler+0x516>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a7d      	ldr	r2, [pc, #500]	@ (8003068 <HAL_DMA_IRQHandler+0x6a4>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d031      	beq.n	8002eda <HAL_DMA_IRQHandler+0x516>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4a7c      	ldr	r2, [pc, #496]	@ (800306c <HAL_DMA_IRQHandler+0x6a8>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d02c      	beq.n	8002eda <HAL_DMA_IRQHandler+0x516>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a7a      	ldr	r2, [pc, #488]	@ (8003070 <HAL_DMA_IRQHandler+0x6ac>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d027      	beq.n	8002eda <HAL_DMA_IRQHandler+0x516>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a79      	ldr	r2, [pc, #484]	@ (8003074 <HAL_DMA_IRQHandler+0x6b0>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d022      	beq.n	8002eda <HAL_DMA_IRQHandler+0x516>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a77      	ldr	r2, [pc, #476]	@ (8003078 <HAL_DMA_IRQHandler+0x6b4>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d01d      	beq.n	8002eda <HAL_DMA_IRQHandler+0x516>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a76      	ldr	r2, [pc, #472]	@ (800307c <HAL_DMA_IRQHandler+0x6b8>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d018      	beq.n	8002eda <HAL_DMA_IRQHandler+0x516>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a74      	ldr	r2, [pc, #464]	@ (8003080 <HAL_DMA_IRQHandler+0x6bc>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d013      	beq.n	8002eda <HAL_DMA_IRQHandler+0x516>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a73      	ldr	r2, [pc, #460]	@ (8003084 <HAL_DMA_IRQHandler+0x6c0>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d00e      	beq.n	8002eda <HAL_DMA_IRQHandler+0x516>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a71      	ldr	r2, [pc, #452]	@ (8003088 <HAL_DMA_IRQHandler+0x6c4>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d009      	beq.n	8002eda <HAL_DMA_IRQHandler+0x516>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a70      	ldr	r2, [pc, #448]	@ (800308c <HAL_DMA_IRQHandler+0x6c8>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d004      	beq.n	8002eda <HAL_DMA_IRQHandler+0x516>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a6e      	ldr	r2, [pc, #440]	@ (8003090 <HAL_DMA_IRQHandler+0x6cc>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d10a      	bne.n	8002ef0 <HAL_DMA_IRQHandler+0x52c>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0308 	and.w	r3, r3, #8
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	bf14      	ite	ne
 8002ee8:	2301      	movne	r3, #1
 8002eea:	2300      	moveq	r3, #0
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	e009      	b.n	8002f04 <HAL_DMA_IRQHandler+0x540>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 0304 	and.w	r3, r3, #4
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	bf14      	ite	ne
 8002efe:	2301      	movne	r3, #1
 8002f00:	2300      	moveq	r3, #0
 8002f02:	b2db      	uxtb	r3, r3
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d03e      	beq.n	8002f86 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f0c:	f003 031f 	and.w	r3, r3, #31
 8002f10:	2210      	movs	r2, #16
 8002f12:	409a      	lsls	r2, r3
 8002f14:	6a3b      	ldr	r3, [r7, #32]
 8002f16:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d018      	beq.n	8002f58 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d108      	bne.n	8002f46 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d024      	beq.n	8002f86 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	4798      	blx	r3
 8002f44:	e01f      	b.n	8002f86 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d01b      	beq.n	8002f86 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	4798      	blx	r3
 8002f56:	e016      	b.n	8002f86 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d107      	bne.n	8002f76 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f022 0208 	bic.w	r2, r2, #8
 8002f74:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d003      	beq.n	8002f86 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f8a:	f003 031f 	and.w	r3, r3, #31
 8002f8e:	2220      	movs	r2, #32
 8002f90:	409a      	lsls	r2, r3
 8002f92:	69bb      	ldr	r3, [r7, #24]
 8002f94:	4013      	ands	r3, r2
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	f000 8110 	beq.w	80031bc <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a2c      	ldr	r2, [pc, #176]	@ (8003054 <HAL_DMA_IRQHandler+0x690>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d04a      	beq.n	800303c <HAL_DMA_IRQHandler+0x678>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a2b      	ldr	r2, [pc, #172]	@ (8003058 <HAL_DMA_IRQHandler+0x694>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d045      	beq.n	800303c <HAL_DMA_IRQHandler+0x678>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a29      	ldr	r2, [pc, #164]	@ (800305c <HAL_DMA_IRQHandler+0x698>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d040      	beq.n	800303c <HAL_DMA_IRQHandler+0x678>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a28      	ldr	r2, [pc, #160]	@ (8003060 <HAL_DMA_IRQHandler+0x69c>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d03b      	beq.n	800303c <HAL_DMA_IRQHandler+0x678>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a26      	ldr	r2, [pc, #152]	@ (8003064 <HAL_DMA_IRQHandler+0x6a0>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d036      	beq.n	800303c <HAL_DMA_IRQHandler+0x678>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a25      	ldr	r2, [pc, #148]	@ (8003068 <HAL_DMA_IRQHandler+0x6a4>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d031      	beq.n	800303c <HAL_DMA_IRQHandler+0x678>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a23      	ldr	r2, [pc, #140]	@ (800306c <HAL_DMA_IRQHandler+0x6a8>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d02c      	beq.n	800303c <HAL_DMA_IRQHandler+0x678>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a22      	ldr	r2, [pc, #136]	@ (8003070 <HAL_DMA_IRQHandler+0x6ac>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d027      	beq.n	800303c <HAL_DMA_IRQHandler+0x678>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a20      	ldr	r2, [pc, #128]	@ (8003074 <HAL_DMA_IRQHandler+0x6b0>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d022      	beq.n	800303c <HAL_DMA_IRQHandler+0x678>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a1f      	ldr	r2, [pc, #124]	@ (8003078 <HAL_DMA_IRQHandler+0x6b4>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d01d      	beq.n	800303c <HAL_DMA_IRQHandler+0x678>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a1d      	ldr	r2, [pc, #116]	@ (800307c <HAL_DMA_IRQHandler+0x6b8>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d018      	beq.n	800303c <HAL_DMA_IRQHandler+0x678>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a1c      	ldr	r2, [pc, #112]	@ (8003080 <HAL_DMA_IRQHandler+0x6bc>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d013      	beq.n	800303c <HAL_DMA_IRQHandler+0x678>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a1a      	ldr	r2, [pc, #104]	@ (8003084 <HAL_DMA_IRQHandler+0x6c0>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d00e      	beq.n	800303c <HAL_DMA_IRQHandler+0x678>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a19      	ldr	r2, [pc, #100]	@ (8003088 <HAL_DMA_IRQHandler+0x6c4>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d009      	beq.n	800303c <HAL_DMA_IRQHandler+0x678>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a17      	ldr	r2, [pc, #92]	@ (800308c <HAL_DMA_IRQHandler+0x6c8>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d004      	beq.n	800303c <HAL_DMA_IRQHandler+0x678>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a16      	ldr	r2, [pc, #88]	@ (8003090 <HAL_DMA_IRQHandler+0x6cc>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d12b      	bne.n	8003094 <HAL_DMA_IRQHandler+0x6d0>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 0310 	and.w	r3, r3, #16
 8003046:	2b00      	cmp	r3, #0
 8003048:	bf14      	ite	ne
 800304a:	2301      	movne	r3, #1
 800304c:	2300      	moveq	r3, #0
 800304e:	b2db      	uxtb	r3, r3
 8003050:	e02a      	b.n	80030a8 <HAL_DMA_IRQHandler+0x6e4>
 8003052:	bf00      	nop
 8003054:	40020010 	.word	0x40020010
 8003058:	40020028 	.word	0x40020028
 800305c:	40020040 	.word	0x40020040
 8003060:	40020058 	.word	0x40020058
 8003064:	40020070 	.word	0x40020070
 8003068:	40020088 	.word	0x40020088
 800306c:	400200a0 	.word	0x400200a0
 8003070:	400200b8 	.word	0x400200b8
 8003074:	40020410 	.word	0x40020410
 8003078:	40020428 	.word	0x40020428
 800307c:	40020440 	.word	0x40020440
 8003080:	40020458 	.word	0x40020458
 8003084:	40020470 	.word	0x40020470
 8003088:	40020488 	.word	0x40020488
 800308c:	400204a0 	.word	0x400204a0
 8003090:	400204b8 	.word	0x400204b8
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0302 	and.w	r3, r3, #2
 800309e:	2b00      	cmp	r3, #0
 80030a0:	bf14      	ite	ne
 80030a2:	2301      	movne	r3, #1
 80030a4:	2300      	moveq	r3, #0
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	f000 8087 	beq.w	80031bc <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030b2:	f003 031f 	and.w	r3, r3, #31
 80030b6:	2220      	movs	r2, #32
 80030b8:	409a      	lsls	r2, r3
 80030ba:	6a3b      	ldr	r3, [r7, #32]
 80030bc:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	2b04      	cmp	r3, #4
 80030c8:	d139      	bne.n	800313e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f022 0216 	bic.w	r2, r2, #22
 80030d8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	695a      	ldr	r2, [r3, #20]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80030e8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d103      	bne.n	80030fa <HAL_DMA_IRQHandler+0x736>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d007      	beq.n	800310a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f022 0208 	bic.w	r2, r2, #8
 8003108:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800310e:	f003 031f 	and.w	r3, r3, #31
 8003112:	223f      	movs	r2, #63	@ 0x3f
 8003114:	409a      	lsls	r2, r3
 8003116:	6a3b      	ldr	r3, [r7, #32]
 8003118:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2201      	movs	r2, #1
 800311e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2200      	movs	r2, #0
 8003126:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800312e:	2b00      	cmp	r3, #0
 8003130:	f000 834a 	beq.w	80037c8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	4798      	blx	r3
          }
          return;
 800313c:	e344      	b.n	80037c8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d018      	beq.n	800317e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d108      	bne.n	800316c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800315e:	2b00      	cmp	r3, #0
 8003160:	d02c      	beq.n	80031bc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003166:	6878      	ldr	r0, [r7, #4]
 8003168:	4798      	blx	r3
 800316a:	e027      	b.n	80031bc <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003170:	2b00      	cmp	r3, #0
 8003172:	d023      	beq.n	80031bc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	4798      	blx	r3
 800317c:	e01e      	b.n	80031bc <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003188:	2b00      	cmp	r3, #0
 800318a:	d10f      	bne.n	80031ac <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f022 0210 	bic.w	r2, r2, #16
 800319a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2201      	movs	r2, #1
 80031a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2200      	movs	r2, #0
 80031a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d003      	beq.n	80031bc <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031b8:	6878      	ldr	r0, [r7, #4]
 80031ba:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	f000 8306 	beq.w	80037d2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031ca:	f003 0301 	and.w	r3, r3, #1
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	f000 8088 	beq.w	80032e4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2204      	movs	r2, #4
 80031d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a7a      	ldr	r2, [pc, #488]	@ (80033cc <HAL_DMA_IRQHandler+0xa08>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d04a      	beq.n	800327c <HAL_DMA_IRQHandler+0x8b8>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a79      	ldr	r2, [pc, #484]	@ (80033d0 <HAL_DMA_IRQHandler+0xa0c>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d045      	beq.n	800327c <HAL_DMA_IRQHandler+0x8b8>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a77      	ldr	r2, [pc, #476]	@ (80033d4 <HAL_DMA_IRQHandler+0xa10>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d040      	beq.n	800327c <HAL_DMA_IRQHandler+0x8b8>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a76      	ldr	r2, [pc, #472]	@ (80033d8 <HAL_DMA_IRQHandler+0xa14>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d03b      	beq.n	800327c <HAL_DMA_IRQHandler+0x8b8>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a74      	ldr	r2, [pc, #464]	@ (80033dc <HAL_DMA_IRQHandler+0xa18>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d036      	beq.n	800327c <HAL_DMA_IRQHandler+0x8b8>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a73      	ldr	r2, [pc, #460]	@ (80033e0 <HAL_DMA_IRQHandler+0xa1c>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d031      	beq.n	800327c <HAL_DMA_IRQHandler+0x8b8>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a71      	ldr	r2, [pc, #452]	@ (80033e4 <HAL_DMA_IRQHandler+0xa20>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d02c      	beq.n	800327c <HAL_DMA_IRQHandler+0x8b8>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a70      	ldr	r2, [pc, #448]	@ (80033e8 <HAL_DMA_IRQHandler+0xa24>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d027      	beq.n	800327c <HAL_DMA_IRQHandler+0x8b8>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a6e      	ldr	r2, [pc, #440]	@ (80033ec <HAL_DMA_IRQHandler+0xa28>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d022      	beq.n	800327c <HAL_DMA_IRQHandler+0x8b8>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a6d      	ldr	r2, [pc, #436]	@ (80033f0 <HAL_DMA_IRQHandler+0xa2c>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d01d      	beq.n	800327c <HAL_DMA_IRQHandler+0x8b8>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a6b      	ldr	r2, [pc, #428]	@ (80033f4 <HAL_DMA_IRQHandler+0xa30>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d018      	beq.n	800327c <HAL_DMA_IRQHandler+0x8b8>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a6a      	ldr	r2, [pc, #424]	@ (80033f8 <HAL_DMA_IRQHandler+0xa34>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d013      	beq.n	800327c <HAL_DMA_IRQHandler+0x8b8>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a68      	ldr	r2, [pc, #416]	@ (80033fc <HAL_DMA_IRQHandler+0xa38>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d00e      	beq.n	800327c <HAL_DMA_IRQHandler+0x8b8>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a67      	ldr	r2, [pc, #412]	@ (8003400 <HAL_DMA_IRQHandler+0xa3c>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d009      	beq.n	800327c <HAL_DMA_IRQHandler+0x8b8>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a65      	ldr	r2, [pc, #404]	@ (8003404 <HAL_DMA_IRQHandler+0xa40>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d004      	beq.n	800327c <HAL_DMA_IRQHandler+0x8b8>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a64      	ldr	r2, [pc, #400]	@ (8003408 <HAL_DMA_IRQHandler+0xa44>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d108      	bne.n	800328e <HAL_DMA_IRQHandler+0x8ca>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f022 0201 	bic.w	r2, r2, #1
 800328a:	601a      	str	r2, [r3, #0]
 800328c:	e007      	b.n	800329e <HAL_DMA_IRQHandler+0x8da>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f022 0201 	bic.w	r2, r2, #1
 800329c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	3301      	adds	r3, #1
 80032a2:	60fb      	str	r3, [r7, #12]
 80032a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032a6:	429a      	cmp	r2, r3
 80032a8:	d307      	bcc.n	80032ba <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 0301 	and.w	r3, r3, #1
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d1f2      	bne.n	800329e <HAL_DMA_IRQHandler+0x8da>
 80032b8:	e000      	b.n	80032bc <HAL_DMA_IRQHandler+0x8f8>
            break;
 80032ba:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0301 	and.w	r3, r3, #1
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d004      	beq.n	80032d4 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2203      	movs	r2, #3
 80032ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80032d2:	e003      	b.n	80032dc <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2201      	movs	r2, #1
 80032d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	f000 8272 	beq.w	80037d2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	4798      	blx	r3
 80032f6:	e26c      	b.n	80037d2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a43      	ldr	r2, [pc, #268]	@ (800340c <HAL_DMA_IRQHandler+0xa48>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d022      	beq.n	8003348 <HAL_DMA_IRQHandler+0x984>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a42      	ldr	r2, [pc, #264]	@ (8003410 <HAL_DMA_IRQHandler+0xa4c>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d01d      	beq.n	8003348 <HAL_DMA_IRQHandler+0x984>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a40      	ldr	r2, [pc, #256]	@ (8003414 <HAL_DMA_IRQHandler+0xa50>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d018      	beq.n	8003348 <HAL_DMA_IRQHandler+0x984>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a3f      	ldr	r2, [pc, #252]	@ (8003418 <HAL_DMA_IRQHandler+0xa54>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d013      	beq.n	8003348 <HAL_DMA_IRQHandler+0x984>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a3d      	ldr	r2, [pc, #244]	@ (800341c <HAL_DMA_IRQHandler+0xa58>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d00e      	beq.n	8003348 <HAL_DMA_IRQHandler+0x984>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a3c      	ldr	r2, [pc, #240]	@ (8003420 <HAL_DMA_IRQHandler+0xa5c>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d009      	beq.n	8003348 <HAL_DMA_IRQHandler+0x984>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a3a      	ldr	r2, [pc, #232]	@ (8003424 <HAL_DMA_IRQHandler+0xa60>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d004      	beq.n	8003348 <HAL_DMA_IRQHandler+0x984>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a39      	ldr	r2, [pc, #228]	@ (8003428 <HAL_DMA_IRQHandler+0xa64>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d101      	bne.n	800334c <HAL_DMA_IRQHandler+0x988>
 8003348:	2301      	movs	r3, #1
 800334a:	e000      	b.n	800334e <HAL_DMA_IRQHandler+0x98a>
 800334c:	2300      	movs	r3, #0
 800334e:	2b00      	cmp	r3, #0
 8003350:	f000 823f 	beq.w	80037d2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003360:	f003 031f 	and.w	r3, r3, #31
 8003364:	2204      	movs	r2, #4
 8003366:	409a      	lsls	r2, r3
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	4013      	ands	r3, r2
 800336c:	2b00      	cmp	r3, #0
 800336e:	f000 80cd 	beq.w	800350c <HAL_DMA_IRQHandler+0xb48>
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	f003 0304 	and.w	r3, r3, #4
 8003378:	2b00      	cmp	r3, #0
 800337a:	f000 80c7 	beq.w	800350c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003382:	f003 031f 	and.w	r3, r3, #31
 8003386:	2204      	movs	r2, #4
 8003388:	409a      	lsls	r2, r3
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003394:	2b00      	cmp	r3, #0
 8003396:	d049      	beq.n	800342c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d109      	bne.n	80033b6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	f000 8210 	beq.w	80037cc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033b0:	6878      	ldr	r0, [r7, #4]
 80033b2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80033b4:	e20a      	b.n	80037cc <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	f000 8206 	beq.w	80037cc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c4:	6878      	ldr	r0, [r7, #4]
 80033c6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80033c8:	e200      	b.n	80037cc <HAL_DMA_IRQHandler+0xe08>
 80033ca:	bf00      	nop
 80033cc:	40020010 	.word	0x40020010
 80033d0:	40020028 	.word	0x40020028
 80033d4:	40020040 	.word	0x40020040
 80033d8:	40020058 	.word	0x40020058
 80033dc:	40020070 	.word	0x40020070
 80033e0:	40020088 	.word	0x40020088
 80033e4:	400200a0 	.word	0x400200a0
 80033e8:	400200b8 	.word	0x400200b8
 80033ec:	40020410 	.word	0x40020410
 80033f0:	40020428 	.word	0x40020428
 80033f4:	40020440 	.word	0x40020440
 80033f8:	40020458 	.word	0x40020458
 80033fc:	40020470 	.word	0x40020470
 8003400:	40020488 	.word	0x40020488
 8003404:	400204a0 	.word	0x400204a0
 8003408:	400204b8 	.word	0x400204b8
 800340c:	58025408 	.word	0x58025408
 8003410:	5802541c 	.word	0x5802541c
 8003414:	58025430 	.word	0x58025430
 8003418:	58025444 	.word	0x58025444
 800341c:	58025458 	.word	0x58025458
 8003420:	5802546c 	.word	0x5802546c
 8003424:	58025480 	.word	0x58025480
 8003428:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	f003 0320 	and.w	r3, r3, #32
 8003432:	2b00      	cmp	r3, #0
 8003434:	d160      	bne.n	80034f8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a7f      	ldr	r2, [pc, #508]	@ (8003638 <HAL_DMA_IRQHandler+0xc74>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d04a      	beq.n	80034d6 <HAL_DMA_IRQHandler+0xb12>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a7d      	ldr	r2, [pc, #500]	@ (800363c <HAL_DMA_IRQHandler+0xc78>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d045      	beq.n	80034d6 <HAL_DMA_IRQHandler+0xb12>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a7c      	ldr	r2, [pc, #496]	@ (8003640 <HAL_DMA_IRQHandler+0xc7c>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d040      	beq.n	80034d6 <HAL_DMA_IRQHandler+0xb12>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a7a      	ldr	r2, [pc, #488]	@ (8003644 <HAL_DMA_IRQHandler+0xc80>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d03b      	beq.n	80034d6 <HAL_DMA_IRQHandler+0xb12>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a79      	ldr	r2, [pc, #484]	@ (8003648 <HAL_DMA_IRQHandler+0xc84>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d036      	beq.n	80034d6 <HAL_DMA_IRQHandler+0xb12>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a77      	ldr	r2, [pc, #476]	@ (800364c <HAL_DMA_IRQHandler+0xc88>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d031      	beq.n	80034d6 <HAL_DMA_IRQHandler+0xb12>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a76      	ldr	r2, [pc, #472]	@ (8003650 <HAL_DMA_IRQHandler+0xc8c>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d02c      	beq.n	80034d6 <HAL_DMA_IRQHandler+0xb12>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a74      	ldr	r2, [pc, #464]	@ (8003654 <HAL_DMA_IRQHandler+0xc90>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d027      	beq.n	80034d6 <HAL_DMA_IRQHandler+0xb12>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a73      	ldr	r2, [pc, #460]	@ (8003658 <HAL_DMA_IRQHandler+0xc94>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d022      	beq.n	80034d6 <HAL_DMA_IRQHandler+0xb12>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a71      	ldr	r2, [pc, #452]	@ (800365c <HAL_DMA_IRQHandler+0xc98>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d01d      	beq.n	80034d6 <HAL_DMA_IRQHandler+0xb12>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a70      	ldr	r2, [pc, #448]	@ (8003660 <HAL_DMA_IRQHandler+0xc9c>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d018      	beq.n	80034d6 <HAL_DMA_IRQHandler+0xb12>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a6e      	ldr	r2, [pc, #440]	@ (8003664 <HAL_DMA_IRQHandler+0xca0>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d013      	beq.n	80034d6 <HAL_DMA_IRQHandler+0xb12>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a6d      	ldr	r2, [pc, #436]	@ (8003668 <HAL_DMA_IRQHandler+0xca4>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d00e      	beq.n	80034d6 <HAL_DMA_IRQHandler+0xb12>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a6b      	ldr	r2, [pc, #428]	@ (800366c <HAL_DMA_IRQHandler+0xca8>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d009      	beq.n	80034d6 <HAL_DMA_IRQHandler+0xb12>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a6a      	ldr	r2, [pc, #424]	@ (8003670 <HAL_DMA_IRQHandler+0xcac>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d004      	beq.n	80034d6 <HAL_DMA_IRQHandler+0xb12>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a68      	ldr	r2, [pc, #416]	@ (8003674 <HAL_DMA_IRQHandler+0xcb0>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d108      	bne.n	80034e8 <HAL_DMA_IRQHandler+0xb24>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f022 0208 	bic.w	r2, r2, #8
 80034e4:	601a      	str	r2, [r3, #0]
 80034e6:	e007      	b.n	80034f8 <HAL_DMA_IRQHandler+0xb34>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f022 0204 	bic.w	r2, r2, #4
 80034f6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	f000 8165 	beq.w	80037cc <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800350a:	e15f      	b.n	80037cc <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003510:	f003 031f 	and.w	r3, r3, #31
 8003514:	2202      	movs	r2, #2
 8003516:	409a      	lsls	r2, r3
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	4013      	ands	r3, r2
 800351c:	2b00      	cmp	r3, #0
 800351e:	f000 80c5 	beq.w	80036ac <HAL_DMA_IRQHandler+0xce8>
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	f003 0302 	and.w	r3, r3, #2
 8003528:	2b00      	cmp	r3, #0
 800352a:	f000 80bf 	beq.w	80036ac <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003532:	f003 031f 	and.w	r3, r3, #31
 8003536:	2202      	movs	r2, #2
 8003538:	409a      	lsls	r2, r3
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003544:	2b00      	cmp	r3, #0
 8003546:	d018      	beq.n	800357a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800354e:	2b00      	cmp	r3, #0
 8003550:	d109      	bne.n	8003566 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003556:	2b00      	cmp	r3, #0
 8003558:	f000 813a 	beq.w	80037d0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003564:	e134      	b.n	80037d0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800356a:	2b00      	cmp	r3, #0
 800356c:	f000 8130 	beq.w	80037d0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003578:	e12a      	b.n	80037d0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800357a:	693b      	ldr	r3, [r7, #16]
 800357c:	f003 0320 	and.w	r3, r3, #32
 8003580:	2b00      	cmp	r3, #0
 8003582:	f040 8089 	bne.w	8003698 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a2b      	ldr	r2, [pc, #172]	@ (8003638 <HAL_DMA_IRQHandler+0xc74>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d04a      	beq.n	8003626 <HAL_DMA_IRQHandler+0xc62>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a29      	ldr	r2, [pc, #164]	@ (800363c <HAL_DMA_IRQHandler+0xc78>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d045      	beq.n	8003626 <HAL_DMA_IRQHandler+0xc62>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a28      	ldr	r2, [pc, #160]	@ (8003640 <HAL_DMA_IRQHandler+0xc7c>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d040      	beq.n	8003626 <HAL_DMA_IRQHandler+0xc62>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a26      	ldr	r2, [pc, #152]	@ (8003644 <HAL_DMA_IRQHandler+0xc80>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d03b      	beq.n	8003626 <HAL_DMA_IRQHandler+0xc62>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a25      	ldr	r2, [pc, #148]	@ (8003648 <HAL_DMA_IRQHandler+0xc84>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d036      	beq.n	8003626 <HAL_DMA_IRQHandler+0xc62>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a23      	ldr	r2, [pc, #140]	@ (800364c <HAL_DMA_IRQHandler+0xc88>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d031      	beq.n	8003626 <HAL_DMA_IRQHandler+0xc62>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a22      	ldr	r2, [pc, #136]	@ (8003650 <HAL_DMA_IRQHandler+0xc8c>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d02c      	beq.n	8003626 <HAL_DMA_IRQHandler+0xc62>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a20      	ldr	r2, [pc, #128]	@ (8003654 <HAL_DMA_IRQHandler+0xc90>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d027      	beq.n	8003626 <HAL_DMA_IRQHandler+0xc62>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a1f      	ldr	r2, [pc, #124]	@ (8003658 <HAL_DMA_IRQHandler+0xc94>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d022      	beq.n	8003626 <HAL_DMA_IRQHandler+0xc62>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a1d      	ldr	r2, [pc, #116]	@ (800365c <HAL_DMA_IRQHandler+0xc98>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d01d      	beq.n	8003626 <HAL_DMA_IRQHandler+0xc62>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a1c      	ldr	r2, [pc, #112]	@ (8003660 <HAL_DMA_IRQHandler+0xc9c>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d018      	beq.n	8003626 <HAL_DMA_IRQHandler+0xc62>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a1a      	ldr	r2, [pc, #104]	@ (8003664 <HAL_DMA_IRQHandler+0xca0>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d013      	beq.n	8003626 <HAL_DMA_IRQHandler+0xc62>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a19      	ldr	r2, [pc, #100]	@ (8003668 <HAL_DMA_IRQHandler+0xca4>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d00e      	beq.n	8003626 <HAL_DMA_IRQHandler+0xc62>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a17      	ldr	r2, [pc, #92]	@ (800366c <HAL_DMA_IRQHandler+0xca8>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d009      	beq.n	8003626 <HAL_DMA_IRQHandler+0xc62>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a16      	ldr	r2, [pc, #88]	@ (8003670 <HAL_DMA_IRQHandler+0xcac>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d004      	beq.n	8003626 <HAL_DMA_IRQHandler+0xc62>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a14      	ldr	r2, [pc, #80]	@ (8003674 <HAL_DMA_IRQHandler+0xcb0>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d128      	bne.n	8003678 <HAL_DMA_IRQHandler+0xcb4>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f022 0214 	bic.w	r2, r2, #20
 8003634:	601a      	str	r2, [r3, #0]
 8003636:	e027      	b.n	8003688 <HAL_DMA_IRQHandler+0xcc4>
 8003638:	40020010 	.word	0x40020010
 800363c:	40020028 	.word	0x40020028
 8003640:	40020040 	.word	0x40020040
 8003644:	40020058 	.word	0x40020058
 8003648:	40020070 	.word	0x40020070
 800364c:	40020088 	.word	0x40020088
 8003650:	400200a0 	.word	0x400200a0
 8003654:	400200b8 	.word	0x400200b8
 8003658:	40020410 	.word	0x40020410
 800365c:	40020428 	.word	0x40020428
 8003660:	40020440 	.word	0x40020440
 8003664:	40020458 	.word	0x40020458
 8003668:	40020470 	.word	0x40020470
 800366c:	40020488 	.word	0x40020488
 8003670:	400204a0 	.word	0x400204a0
 8003674:	400204b8 	.word	0x400204b8
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f022 020a 	bic.w	r2, r2, #10
 8003686:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2200      	movs	r2, #0
 8003694:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800369c:	2b00      	cmp	r3, #0
 800369e:	f000 8097 	beq.w	80037d0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80036aa:	e091      	b.n	80037d0 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036b0:	f003 031f 	and.w	r3, r3, #31
 80036b4:	2208      	movs	r2, #8
 80036b6:	409a      	lsls	r2, r3
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	4013      	ands	r3, r2
 80036bc:	2b00      	cmp	r3, #0
 80036be:	f000 8088 	beq.w	80037d2 <HAL_DMA_IRQHandler+0xe0e>
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	f003 0308 	and.w	r3, r3, #8
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	f000 8082 	beq.w	80037d2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a41      	ldr	r2, [pc, #260]	@ (80037d8 <HAL_DMA_IRQHandler+0xe14>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d04a      	beq.n	800376e <HAL_DMA_IRQHandler+0xdaa>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a3f      	ldr	r2, [pc, #252]	@ (80037dc <HAL_DMA_IRQHandler+0xe18>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d045      	beq.n	800376e <HAL_DMA_IRQHandler+0xdaa>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a3e      	ldr	r2, [pc, #248]	@ (80037e0 <HAL_DMA_IRQHandler+0xe1c>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d040      	beq.n	800376e <HAL_DMA_IRQHandler+0xdaa>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a3c      	ldr	r2, [pc, #240]	@ (80037e4 <HAL_DMA_IRQHandler+0xe20>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d03b      	beq.n	800376e <HAL_DMA_IRQHandler+0xdaa>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a3b      	ldr	r2, [pc, #236]	@ (80037e8 <HAL_DMA_IRQHandler+0xe24>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d036      	beq.n	800376e <HAL_DMA_IRQHandler+0xdaa>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a39      	ldr	r2, [pc, #228]	@ (80037ec <HAL_DMA_IRQHandler+0xe28>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d031      	beq.n	800376e <HAL_DMA_IRQHandler+0xdaa>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a38      	ldr	r2, [pc, #224]	@ (80037f0 <HAL_DMA_IRQHandler+0xe2c>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d02c      	beq.n	800376e <HAL_DMA_IRQHandler+0xdaa>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a36      	ldr	r2, [pc, #216]	@ (80037f4 <HAL_DMA_IRQHandler+0xe30>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d027      	beq.n	800376e <HAL_DMA_IRQHandler+0xdaa>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a35      	ldr	r2, [pc, #212]	@ (80037f8 <HAL_DMA_IRQHandler+0xe34>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d022      	beq.n	800376e <HAL_DMA_IRQHandler+0xdaa>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a33      	ldr	r2, [pc, #204]	@ (80037fc <HAL_DMA_IRQHandler+0xe38>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d01d      	beq.n	800376e <HAL_DMA_IRQHandler+0xdaa>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a32      	ldr	r2, [pc, #200]	@ (8003800 <HAL_DMA_IRQHandler+0xe3c>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d018      	beq.n	800376e <HAL_DMA_IRQHandler+0xdaa>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a30      	ldr	r2, [pc, #192]	@ (8003804 <HAL_DMA_IRQHandler+0xe40>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d013      	beq.n	800376e <HAL_DMA_IRQHandler+0xdaa>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a2f      	ldr	r2, [pc, #188]	@ (8003808 <HAL_DMA_IRQHandler+0xe44>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d00e      	beq.n	800376e <HAL_DMA_IRQHandler+0xdaa>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a2d      	ldr	r2, [pc, #180]	@ (800380c <HAL_DMA_IRQHandler+0xe48>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d009      	beq.n	800376e <HAL_DMA_IRQHandler+0xdaa>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a2c      	ldr	r2, [pc, #176]	@ (8003810 <HAL_DMA_IRQHandler+0xe4c>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d004      	beq.n	800376e <HAL_DMA_IRQHandler+0xdaa>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a2a      	ldr	r2, [pc, #168]	@ (8003814 <HAL_DMA_IRQHandler+0xe50>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d108      	bne.n	8003780 <HAL_DMA_IRQHandler+0xdbc>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f022 021c 	bic.w	r2, r2, #28
 800377c:	601a      	str	r2, [r3, #0]
 800377e:	e007      	b.n	8003790 <HAL_DMA_IRQHandler+0xdcc>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f022 020e 	bic.w	r2, r2, #14
 800378e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003794:	f003 031f 	and.w	r3, r3, #31
 8003798:	2201      	movs	r2, #1
 800379a:	409a      	lsls	r2, r3
 800379c:	69fb      	ldr	r3, [r7, #28]
 800379e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2201      	movs	r2, #1
 80037a4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2201      	movs	r2, #1
 80037aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2200      	movs	r2, #0
 80037b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d009      	beq.n	80037d2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	4798      	blx	r3
 80037c6:	e004      	b.n	80037d2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 80037c8:	bf00      	nop
 80037ca:	e002      	b.n	80037d2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80037cc:	bf00      	nop
 80037ce:	e000      	b.n	80037d2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80037d0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80037d2:	3728      	adds	r7, #40	@ 0x28
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	40020010 	.word	0x40020010
 80037dc:	40020028 	.word	0x40020028
 80037e0:	40020040 	.word	0x40020040
 80037e4:	40020058 	.word	0x40020058
 80037e8:	40020070 	.word	0x40020070
 80037ec:	40020088 	.word	0x40020088
 80037f0:	400200a0 	.word	0x400200a0
 80037f4:	400200b8 	.word	0x400200b8
 80037f8:	40020410 	.word	0x40020410
 80037fc:	40020428 	.word	0x40020428
 8003800:	40020440 	.word	0x40020440
 8003804:	40020458 	.word	0x40020458
 8003808:	40020470 	.word	0x40020470
 800380c:	40020488 	.word	0x40020488
 8003810:	400204a0 	.word	0x400204a0
 8003814:	400204b8 	.word	0x400204b8

08003818 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003818:	b480      	push	{r7}
 800381a:	b087      	sub	sp, #28
 800381c:	af00      	add	r7, sp, #0
 800381e:	60f8      	str	r0, [r7, #12]
 8003820:	60b9      	str	r1, [r7, #8]
 8003822:	607a      	str	r2, [r7, #4]
 8003824:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800382a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003830:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a7f      	ldr	r2, [pc, #508]	@ (8003a34 <DMA_SetConfig+0x21c>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d072      	beq.n	8003922 <DMA_SetConfig+0x10a>
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a7d      	ldr	r2, [pc, #500]	@ (8003a38 <DMA_SetConfig+0x220>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d06d      	beq.n	8003922 <DMA_SetConfig+0x10a>
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a7c      	ldr	r2, [pc, #496]	@ (8003a3c <DMA_SetConfig+0x224>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d068      	beq.n	8003922 <DMA_SetConfig+0x10a>
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a7a      	ldr	r2, [pc, #488]	@ (8003a40 <DMA_SetConfig+0x228>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d063      	beq.n	8003922 <DMA_SetConfig+0x10a>
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a79      	ldr	r2, [pc, #484]	@ (8003a44 <DMA_SetConfig+0x22c>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d05e      	beq.n	8003922 <DMA_SetConfig+0x10a>
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a77      	ldr	r2, [pc, #476]	@ (8003a48 <DMA_SetConfig+0x230>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d059      	beq.n	8003922 <DMA_SetConfig+0x10a>
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a76      	ldr	r2, [pc, #472]	@ (8003a4c <DMA_SetConfig+0x234>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d054      	beq.n	8003922 <DMA_SetConfig+0x10a>
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a74      	ldr	r2, [pc, #464]	@ (8003a50 <DMA_SetConfig+0x238>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d04f      	beq.n	8003922 <DMA_SetConfig+0x10a>
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a73      	ldr	r2, [pc, #460]	@ (8003a54 <DMA_SetConfig+0x23c>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d04a      	beq.n	8003922 <DMA_SetConfig+0x10a>
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a71      	ldr	r2, [pc, #452]	@ (8003a58 <DMA_SetConfig+0x240>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d045      	beq.n	8003922 <DMA_SetConfig+0x10a>
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a70      	ldr	r2, [pc, #448]	@ (8003a5c <DMA_SetConfig+0x244>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d040      	beq.n	8003922 <DMA_SetConfig+0x10a>
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a6e      	ldr	r2, [pc, #440]	@ (8003a60 <DMA_SetConfig+0x248>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d03b      	beq.n	8003922 <DMA_SetConfig+0x10a>
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a6d      	ldr	r2, [pc, #436]	@ (8003a64 <DMA_SetConfig+0x24c>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d036      	beq.n	8003922 <DMA_SetConfig+0x10a>
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a6b      	ldr	r2, [pc, #428]	@ (8003a68 <DMA_SetConfig+0x250>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d031      	beq.n	8003922 <DMA_SetConfig+0x10a>
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a6a      	ldr	r2, [pc, #424]	@ (8003a6c <DMA_SetConfig+0x254>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d02c      	beq.n	8003922 <DMA_SetConfig+0x10a>
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a68      	ldr	r2, [pc, #416]	@ (8003a70 <DMA_SetConfig+0x258>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d027      	beq.n	8003922 <DMA_SetConfig+0x10a>
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a67      	ldr	r2, [pc, #412]	@ (8003a74 <DMA_SetConfig+0x25c>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d022      	beq.n	8003922 <DMA_SetConfig+0x10a>
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a65      	ldr	r2, [pc, #404]	@ (8003a78 <DMA_SetConfig+0x260>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d01d      	beq.n	8003922 <DMA_SetConfig+0x10a>
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a64      	ldr	r2, [pc, #400]	@ (8003a7c <DMA_SetConfig+0x264>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d018      	beq.n	8003922 <DMA_SetConfig+0x10a>
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a62      	ldr	r2, [pc, #392]	@ (8003a80 <DMA_SetConfig+0x268>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d013      	beq.n	8003922 <DMA_SetConfig+0x10a>
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a61      	ldr	r2, [pc, #388]	@ (8003a84 <DMA_SetConfig+0x26c>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d00e      	beq.n	8003922 <DMA_SetConfig+0x10a>
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a5f      	ldr	r2, [pc, #380]	@ (8003a88 <DMA_SetConfig+0x270>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d009      	beq.n	8003922 <DMA_SetConfig+0x10a>
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a5e      	ldr	r2, [pc, #376]	@ (8003a8c <DMA_SetConfig+0x274>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d004      	beq.n	8003922 <DMA_SetConfig+0x10a>
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a5c      	ldr	r2, [pc, #368]	@ (8003a90 <DMA_SetConfig+0x278>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d101      	bne.n	8003926 <DMA_SetConfig+0x10e>
 8003922:	2301      	movs	r3, #1
 8003924:	e000      	b.n	8003928 <DMA_SetConfig+0x110>
 8003926:	2300      	movs	r3, #0
 8003928:	2b00      	cmp	r3, #0
 800392a:	d00d      	beq.n	8003948 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003930:	68fa      	ldr	r2, [r7, #12]
 8003932:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003934:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800393a:	2b00      	cmp	r3, #0
 800393c:	d004      	beq.n	8003948 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003942:	68fa      	ldr	r2, [r7, #12]
 8003944:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003946:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a39      	ldr	r2, [pc, #228]	@ (8003a34 <DMA_SetConfig+0x21c>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d04a      	beq.n	80039e8 <DMA_SetConfig+0x1d0>
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a38      	ldr	r2, [pc, #224]	@ (8003a38 <DMA_SetConfig+0x220>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d045      	beq.n	80039e8 <DMA_SetConfig+0x1d0>
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a36      	ldr	r2, [pc, #216]	@ (8003a3c <DMA_SetConfig+0x224>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d040      	beq.n	80039e8 <DMA_SetConfig+0x1d0>
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a35      	ldr	r2, [pc, #212]	@ (8003a40 <DMA_SetConfig+0x228>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d03b      	beq.n	80039e8 <DMA_SetConfig+0x1d0>
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a33      	ldr	r2, [pc, #204]	@ (8003a44 <DMA_SetConfig+0x22c>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d036      	beq.n	80039e8 <DMA_SetConfig+0x1d0>
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a32      	ldr	r2, [pc, #200]	@ (8003a48 <DMA_SetConfig+0x230>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d031      	beq.n	80039e8 <DMA_SetConfig+0x1d0>
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a30      	ldr	r2, [pc, #192]	@ (8003a4c <DMA_SetConfig+0x234>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d02c      	beq.n	80039e8 <DMA_SetConfig+0x1d0>
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a2f      	ldr	r2, [pc, #188]	@ (8003a50 <DMA_SetConfig+0x238>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d027      	beq.n	80039e8 <DMA_SetConfig+0x1d0>
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a2d      	ldr	r2, [pc, #180]	@ (8003a54 <DMA_SetConfig+0x23c>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d022      	beq.n	80039e8 <DMA_SetConfig+0x1d0>
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a2c      	ldr	r2, [pc, #176]	@ (8003a58 <DMA_SetConfig+0x240>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d01d      	beq.n	80039e8 <DMA_SetConfig+0x1d0>
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a2a      	ldr	r2, [pc, #168]	@ (8003a5c <DMA_SetConfig+0x244>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d018      	beq.n	80039e8 <DMA_SetConfig+0x1d0>
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a29      	ldr	r2, [pc, #164]	@ (8003a60 <DMA_SetConfig+0x248>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d013      	beq.n	80039e8 <DMA_SetConfig+0x1d0>
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a27      	ldr	r2, [pc, #156]	@ (8003a64 <DMA_SetConfig+0x24c>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d00e      	beq.n	80039e8 <DMA_SetConfig+0x1d0>
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a26      	ldr	r2, [pc, #152]	@ (8003a68 <DMA_SetConfig+0x250>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d009      	beq.n	80039e8 <DMA_SetConfig+0x1d0>
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a24      	ldr	r2, [pc, #144]	@ (8003a6c <DMA_SetConfig+0x254>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d004      	beq.n	80039e8 <DMA_SetConfig+0x1d0>
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a23      	ldr	r2, [pc, #140]	@ (8003a70 <DMA_SetConfig+0x258>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d101      	bne.n	80039ec <DMA_SetConfig+0x1d4>
 80039e8:	2301      	movs	r3, #1
 80039ea:	e000      	b.n	80039ee <DMA_SetConfig+0x1d6>
 80039ec:	2300      	movs	r3, #0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d059      	beq.n	8003aa6 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039f6:	f003 031f 	and.w	r3, r3, #31
 80039fa:	223f      	movs	r2, #63	@ 0x3f
 80039fc:	409a      	lsls	r2, r3
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003a10:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	683a      	ldr	r2, [r7, #0]
 8003a18:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	2b40      	cmp	r3, #64	@ 0x40
 8003a20:	d138      	bne.n	8003a94 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	687a      	ldr	r2, [r7, #4]
 8003a28:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	68ba      	ldr	r2, [r7, #8]
 8003a30:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003a32:	e086      	b.n	8003b42 <DMA_SetConfig+0x32a>
 8003a34:	40020010 	.word	0x40020010
 8003a38:	40020028 	.word	0x40020028
 8003a3c:	40020040 	.word	0x40020040
 8003a40:	40020058 	.word	0x40020058
 8003a44:	40020070 	.word	0x40020070
 8003a48:	40020088 	.word	0x40020088
 8003a4c:	400200a0 	.word	0x400200a0
 8003a50:	400200b8 	.word	0x400200b8
 8003a54:	40020410 	.word	0x40020410
 8003a58:	40020428 	.word	0x40020428
 8003a5c:	40020440 	.word	0x40020440
 8003a60:	40020458 	.word	0x40020458
 8003a64:	40020470 	.word	0x40020470
 8003a68:	40020488 	.word	0x40020488
 8003a6c:	400204a0 	.word	0x400204a0
 8003a70:	400204b8 	.word	0x400204b8
 8003a74:	58025408 	.word	0x58025408
 8003a78:	5802541c 	.word	0x5802541c
 8003a7c:	58025430 	.word	0x58025430
 8003a80:	58025444 	.word	0x58025444
 8003a84:	58025458 	.word	0x58025458
 8003a88:	5802546c 	.word	0x5802546c
 8003a8c:	58025480 	.word	0x58025480
 8003a90:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	68ba      	ldr	r2, [r7, #8]
 8003a9a:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	687a      	ldr	r2, [r7, #4]
 8003aa2:	60da      	str	r2, [r3, #12]
}
 8003aa4:	e04d      	b.n	8003b42 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a29      	ldr	r2, [pc, #164]	@ (8003b50 <DMA_SetConfig+0x338>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d022      	beq.n	8003af6 <DMA_SetConfig+0x2de>
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a27      	ldr	r2, [pc, #156]	@ (8003b54 <DMA_SetConfig+0x33c>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d01d      	beq.n	8003af6 <DMA_SetConfig+0x2de>
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a26      	ldr	r2, [pc, #152]	@ (8003b58 <DMA_SetConfig+0x340>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d018      	beq.n	8003af6 <DMA_SetConfig+0x2de>
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a24      	ldr	r2, [pc, #144]	@ (8003b5c <DMA_SetConfig+0x344>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d013      	beq.n	8003af6 <DMA_SetConfig+0x2de>
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a23      	ldr	r2, [pc, #140]	@ (8003b60 <DMA_SetConfig+0x348>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d00e      	beq.n	8003af6 <DMA_SetConfig+0x2de>
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a21      	ldr	r2, [pc, #132]	@ (8003b64 <DMA_SetConfig+0x34c>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d009      	beq.n	8003af6 <DMA_SetConfig+0x2de>
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a20      	ldr	r2, [pc, #128]	@ (8003b68 <DMA_SetConfig+0x350>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d004      	beq.n	8003af6 <DMA_SetConfig+0x2de>
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a1e      	ldr	r2, [pc, #120]	@ (8003b6c <DMA_SetConfig+0x354>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d101      	bne.n	8003afa <DMA_SetConfig+0x2e2>
 8003af6:	2301      	movs	r3, #1
 8003af8:	e000      	b.n	8003afc <DMA_SetConfig+0x2e4>
 8003afa:	2300      	movs	r3, #0
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d020      	beq.n	8003b42 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b04:	f003 031f 	and.w	r3, r3, #31
 8003b08:	2201      	movs	r2, #1
 8003b0a:	409a      	lsls	r2, r3
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	683a      	ldr	r2, [r7, #0]
 8003b16:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	2b40      	cmp	r3, #64	@ 0x40
 8003b1e:	d108      	bne.n	8003b32 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	687a      	ldr	r2, [r7, #4]
 8003b26:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	68ba      	ldr	r2, [r7, #8]
 8003b2e:	60da      	str	r2, [r3, #12]
}
 8003b30:	e007      	b.n	8003b42 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	68ba      	ldr	r2, [r7, #8]
 8003b38:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	687a      	ldr	r2, [r7, #4]
 8003b40:	60da      	str	r2, [r3, #12]
}
 8003b42:	bf00      	nop
 8003b44:	371c      	adds	r7, #28
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	58025408 	.word	0x58025408
 8003b54:	5802541c 	.word	0x5802541c
 8003b58:	58025430 	.word	0x58025430
 8003b5c:	58025444 	.word	0x58025444
 8003b60:	58025458 	.word	0x58025458
 8003b64:	5802546c 	.word	0x5802546c
 8003b68:	58025480 	.word	0x58025480
 8003b6c:	58025494 	.word	0x58025494

08003b70 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b085      	sub	sp, #20
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a42      	ldr	r2, [pc, #264]	@ (8003c88 <DMA_CalcBaseAndBitshift+0x118>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d04a      	beq.n	8003c18 <DMA_CalcBaseAndBitshift+0xa8>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a41      	ldr	r2, [pc, #260]	@ (8003c8c <DMA_CalcBaseAndBitshift+0x11c>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d045      	beq.n	8003c18 <DMA_CalcBaseAndBitshift+0xa8>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a3f      	ldr	r2, [pc, #252]	@ (8003c90 <DMA_CalcBaseAndBitshift+0x120>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d040      	beq.n	8003c18 <DMA_CalcBaseAndBitshift+0xa8>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a3e      	ldr	r2, [pc, #248]	@ (8003c94 <DMA_CalcBaseAndBitshift+0x124>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d03b      	beq.n	8003c18 <DMA_CalcBaseAndBitshift+0xa8>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a3c      	ldr	r2, [pc, #240]	@ (8003c98 <DMA_CalcBaseAndBitshift+0x128>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d036      	beq.n	8003c18 <DMA_CalcBaseAndBitshift+0xa8>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a3b      	ldr	r2, [pc, #236]	@ (8003c9c <DMA_CalcBaseAndBitshift+0x12c>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d031      	beq.n	8003c18 <DMA_CalcBaseAndBitshift+0xa8>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a39      	ldr	r2, [pc, #228]	@ (8003ca0 <DMA_CalcBaseAndBitshift+0x130>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d02c      	beq.n	8003c18 <DMA_CalcBaseAndBitshift+0xa8>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a38      	ldr	r2, [pc, #224]	@ (8003ca4 <DMA_CalcBaseAndBitshift+0x134>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d027      	beq.n	8003c18 <DMA_CalcBaseAndBitshift+0xa8>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a36      	ldr	r2, [pc, #216]	@ (8003ca8 <DMA_CalcBaseAndBitshift+0x138>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d022      	beq.n	8003c18 <DMA_CalcBaseAndBitshift+0xa8>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a35      	ldr	r2, [pc, #212]	@ (8003cac <DMA_CalcBaseAndBitshift+0x13c>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d01d      	beq.n	8003c18 <DMA_CalcBaseAndBitshift+0xa8>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a33      	ldr	r2, [pc, #204]	@ (8003cb0 <DMA_CalcBaseAndBitshift+0x140>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d018      	beq.n	8003c18 <DMA_CalcBaseAndBitshift+0xa8>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a32      	ldr	r2, [pc, #200]	@ (8003cb4 <DMA_CalcBaseAndBitshift+0x144>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d013      	beq.n	8003c18 <DMA_CalcBaseAndBitshift+0xa8>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a30      	ldr	r2, [pc, #192]	@ (8003cb8 <DMA_CalcBaseAndBitshift+0x148>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d00e      	beq.n	8003c18 <DMA_CalcBaseAndBitshift+0xa8>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a2f      	ldr	r2, [pc, #188]	@ (8003cbc <DMA_CalcBaseAndBitshift+0x14c>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d009      	beq.n	8003c18 <DMA_CalcBaseAndBitshift+0xa8>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a2d      	ldr	r2, [pc, #180]	@ (8003cc0 <DMA_CalcBaseAndBitshift+0x150>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d004      	beq.n	8003c18 <DMA_CalcBaseAndBitshift+0xa8>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a2c      	ldr	r2, [pc, #176]	@ (8003cc4 <DMA_CalcBaseAndBitshift+0x154>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d101      	bne.n	8003c1c <DMA_CalcBaseAndBitshift+0xac>
 8003c18:	2301      	movs	r3, #1
 8003c1a:	e000      	b.n	8003c1e <DMA_CalcBaseAndBitshift+0xae>
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d024      	beq.n	8003c6c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	3b10      	subs	r3, #16
 8003c2a:	4a27      	ldr	r2, [pc, #156]	@ (8003cc8 <DMA_CalcBaseAndBitshift+0x158>)
 8003c2c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c30:	091b      	lsrs	r3, r3, #4
 8003c32:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	f003 0307 	and.w	r3, r3, #7
 8003c3a:	4a24      	ldr	r2, [pc, #144]	@ (8003ccc <DMA_CalcBaseAndBitshift+0x15c>)
 8003c3c:	5cd3      	ldrb	r3, [r2, r3]
 8003c3e:	461a      	mov	r2, r3
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2b03      	cmp	r3, #3
 8003c48:	d908      	bls.n	8003c5c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	461a      	mov	r2, r3
 8003c50:	4b1f      	ldr	r3, [pc, #124]	@ (8003cd0 <DMA_CalcBaseAndBitshift+0x160>)
 8003c52:	4013      	ands	r3, r2
 8003c54:	1d1a      	adds	r2, r3, #4
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	659a      	str	r2, [r3, #88]	@ 0x58
 8003c5a:	e00d      	b.n	8003c78 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	461a      	mov	r2, r3
 8003c62:	4b1b      	ldr	r3, [pc, #108]	@ (8003cd0 <DMA_CalcBaseAndBitshift+0x160>)
 8003c64:	4013      	ands	r3, r2
 8003c66:	687a      	ldr	r2, [r7, #4]
 8003c68:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c6a:	e005      	b.n	8003c78 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3714      	adds	r7, #20
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr
 8003c88:	40020010 	.word	0x40020010
 8003c8c:	40020028 	.word	0x40020028
 8003c90:	40020040 	.word	0x40020040
 8003c94:	40020058 	.word	0x40020058
 8003c98:	40020070 	.word	0x40020070
 8003c9c:	40020088 	.word	0x40020088
 8003ca0:	400200a0 	.word	0x400200a0
 8003ca4:	400200b8 	.word	0x400200b8
 8003ca8:	40020410 	.word	0x40020410
 8003cac:	40020428 	.word	0x40020428
 8003cb0:	40020440 	.word	0x40020440
 8003cb4:	40020458 	.word	0x40020458
 8003cb8:	40020470 	.word	0x40020470
 8003cbc:	40020488 	.word	0x40020488
 8003cc0:	400204a0 	.word	0x400204a0
 8003cc4:	400204b8 	.word	0x400204b8
 8003cc8:	aaaaaaab 	.word	0xaaaaaaab
 8003ccc:	0800ed98 	.word	0x0800ed98
 8003cd0:	fffffc00 	.word	0xfffffc00

08003cd4 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b085      	sub	sp, #20
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	699b      	ldr	r3, [r3, #24]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d120      	bne.n	8003d2a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cec:	2b03      	cmp	r3, #3
 8003cee:	d858      	bhi.n	8003da2 <DMA_CheckFifoParam+0xce>
 8003cf0:	a201      	add	r2, pc, #4	@ (adr r2, 8003cf8 <DMA_CheckFifoParam+0x24>)
 8003cf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cf6:	bf00      	nop
 8003cf8:	08003d09 	.word	0x08003d09
 8003cfc:	08003d1b 	.word	0x08003d1b
 8003d00:	08003d09 	.word	0x08003d09
 8003d04:	08003da3 	.word	0x08003da3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d0c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d048      	beq.n	8003da6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003d18:	e045      	b.n	8003da6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d1e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003d22:	d142      	bne.n	8003daa <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003d28:	e03f      	b.n	8003daa <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	699b      	ldr	r3, [r3, #24]
 8003d2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d32:	d123      	bne.n	8003d7c <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d38:	2b03      	cmp	r3, #3
 8003d3a:	d838      	bhi.n	8003dae <DMA_CheckFifoParam+0xda>
 8003d3c:	a201      	add	r2, pc, #4	@ (adr r2, 8003d44 <DMA_CheckFifoParam+0x70>)
 8003d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d42:	bf00      	nop
 8003d44:	08003d55 	.word	0x08003d55
 8003d48:	08003d5b 	.word	0x08003d5b
 8003d4c:	08003d55 	.word	0x08003d55
 8003d50:	08003d6d 	.word	0x08003d6d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	73fb      	strb	r3, [r7, #15]
        break;
 8003d58:	e030      	b.n	8003dbc <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d5e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d025      	beq.n	8003db2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003d6a:	e022      	b.n	8003db2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d70:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003d74:	d11f      	bne.n	8003db6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003d7a:	e01c      	b.n	8003db6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d902      	bls.n	8003d8a <DMA_CheckFifoParam+0xb6>
 8003d84:	2b03      	cmp	r3, #3
 8003d86:	d003      	beq.n	8003d90 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8003d88:	e018      	b.n	8003dbc <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	73fb      	strb	r3, [r7, #15]
        break;
 8003d8e:	e015      	b.n	8003dbc <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d94:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d00e      	beq.n	8003dba <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	73fb      	strb	r3, [r7, #15]
    break;
 8003da0:	e00b      	b.n	8003dba <DMA_CheckFifoParam+0xe6>
        break;
 8003da2:	bf00      	nop
 8003da4:	e00a      	b.n	8003dbc <DMA_CheckFifoParam+0xe8>
        break;
 8003da6:	bf00      	nop
 8003da8:	e008      	b.n	8003dbc <DMA_CheckFifoParam+0xe8>
        break;
 8003daa:	bf00      	nop
 8003dac:	e006      	b.n	8003dbc <DMA_CheckFifoParam+0xe8>
        break;
 8003dae:	bf00      	nop
 8003db0:	e004      	b.n	8003dbc <DMA_CheckFifoParam+0xe8>
        break;
 8003db2:	bf00      	nop
 8003db4:	e002      	b.n	8003dbc <DMA_CheckFifoParam+0xe8>
        break;
 8003db6:	bf00      	nop
 8003db8:	e000      	b.n	8003dbc <DMA_CheckFifoParam+0xe8>
    break;
 8003dba:	bf00      	nop
    }
  }

  return status;
 8003dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3714      	adds	r7, #20
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr
 8003dca:	bf00      	nop

08003dcc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b085      	sub	sp, #20
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a38      	ldr	r2, [pc, #224]	@ (8003ec0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d022      	beq.n	8003e2a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a36      	ldr	r2, [pc, #216]	@ (8003ec4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d01d      	beq.n	8003e2a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a35      	ldr	r2, [pc, #212]	@ (8003ec8 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d018      	beq.n	8003e2a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a33      	ldr	r2, [pc, #204]	@ (8003ecc <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d013      	beq.n	8003e2a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a32      	ldr	r2, [pc, #200]	@ (8003ed0 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d00e      	beq.n	8003e2a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a30      	ldr	r2, [pc, #192]	@ (8003ed4 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d009      	beq.n	8003e2a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a2f      	ldr	r2, [pc, #188]	@ (8003ed8 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d004      	beq.n	8003e2a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a2d      	ldr	r2, [pc, #180]	@ (8003edc <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d101      	bne.n	8003e2e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e000      	b.n	8003e30 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8003e2e:	2300      	movs	r3, #0
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d01a      	beq.n	8003e6a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	3b08      	subs	r3, #8
 8003e3c:	4a28      	ldr	r2, [pc, #160]	@ (8003ee0 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8003e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e42:	091b      	lsrs	r3, r3, #4
 8003e44:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003e46:	68fa      	ldr	r2, [r7, #12]
 8003e48:	4b26      	ldr	r3, [pc, #152]	@ (8003ee4 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8003e4a:	4413      	add	r3, r2
 8003e4c:	009b      	lsls	r3, r3, #2
 8003e4e:	461a      	mov	r2, r3
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	4a24      	ldr	r2, [pc, #144]	@ (8003ee8 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003e58:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	f003 031f 	and.w	r3, r3, #31
 8003e60:	2201      	movs	r2, #1
 8003e62:	409a      	lsls	r2, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003e68:	e024      	b.n	8003eb4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	3b10      	subs	r3, #16
 8003e72:	4a1e      	ldr	r2, [pc, #120]	@ (8003eec <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8003e74:	fba2 2303 	umull	r2, r3, r2, r3
 8003e78:	091b      	lsrs	r3, r3, #4
 8003e7a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	4a1c      	ldr	r2, [pc, #112]	@ (8003ef0 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d806      	bhi.n	8003e92 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	4a1b      	ldr	r2, [pc, #108]	@ (8003ef4 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d902      	bls.n	8003e92 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	3308      	adds	r3, #8
 8003e90:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003e92:	68fa      	ldr	r2, [r7, #12]
 8003e94:	4b18      	ldr	r3, [pc, #96]	@ (8003ef8 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8003e96:	4413      	add	r3, r2
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	4a16      	ldr	r2, [pc, #88]	@ (8003efc <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8003ea4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	f003 031f 	and.w	r3, r3, #31
 8003eac:	2201      	movs	r2, #1
 8003eae:	409a      	lsls	r2, r3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003eb4:	bf00      	nop
 8003eb6:	3714      	adds	r7, #20
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebe:	4770      	bx	lr
 8003ec0:	58025408 	.word	0x58025408
 8003ec4:	5802541c 	.word	0x5802541c
 8003ec8:	58025430 	.word	0x58025430
 8003ecc:	58025444 	.word	0x58025444
 8003ed0:	58025458 	.word	0x58025458
 8003ed4:	5802546c 	.word	0x5802546c
 8003ed8:	58025480 	.word	0x58025480
 8003edc:	58025494 	.word	0x58025494
 8003ee0:	cccccccd 	.word	0xcccccccd
 8003ee4:	16009600 	.word	0x16009600
 8003ee8:	58025880 	.word	0x58025880
 8003eec:	aaaaaaab 	.word	0xaaaaaaab
 8003ef0:	400204b8 	.word	0x400204b8
 8003ef4:	4002040f 	.word	0x4002040f
 8003ef8:	10008200 	.word	0x10008200
 8003efc:	40020880 	.word	0x40020880

08003f00 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b085      	sub	sp, #20
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d04a      	beq.n	8003fac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2b08      	cmp	r3, #8
 8003f1a:	d847      	bhi.n	8003fac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a25      	ldr	r2, [pc, #148]	@ (8003fb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d022      	beq.n	8003f6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a24      	ldr	r2, [pc, #144]	@ (8003fbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d01d      	beq.n	8003f6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a22      	ldr	r2, [pc, #136]	@ (8003fc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d018      	beq.n	8003f6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a21      	ldr	r2, [pc, #132]	@ (8003fc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d013      	beq.n	8003f6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a1f      	ldr	r2, [pc, #124]	@ (8003fc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d00e      	beq.n	8003f6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a1e      	ldr	r2, [pc, #120]	@ (8003fcc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d009      	beq.n	8003f6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a1c      	ldr	r2, [pc, #112]	@ (8003fd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d004      	beq.n	8003f6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a1b      	ldr	r2, [pc, #108]	@ (8003fd4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d101      	bne.n	8003f70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e000      	b.n	8003f72 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003f70:	2300      	movs	r3, #0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d00a      	beq.n	8003f8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003f76:	68fa      	ldr	r2, [r7, #12]
 8003f78:	4b17      	ldr	r3, [pc, #92]	@ (8003fd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003f7a:	4413      	add	r3, r2
 8003f7c:	009b      	lsls	r3, r3, #2
 8003f7e:	461a      	mov	r2, r3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	4a15      	ldr	r2, [pc, #84]	@ (8003fdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003f88:	671a      	str	r2, [r3, #112]	@ 0x70
 8003f8a:	e009      	b.n	8003fa0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003f8c:	68fa      	ldr	r2, [r7, #12]
 8003f8e:	4b14      	ldr	r3, [pc, #80]	@ (8003fe0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003f90:	4413      	add	r3, r2
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	461a      	mov	r2, r3
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a11      	ldr	r2, [pc, #68]	@ (8003fe4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8003f9e:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	3b01      	subs	r3, #1
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	409a      	lsls	r2, r3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8003fac:	bf00      	nop
 8003fae:	3714      	adds	r7, #20
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr
 8003fb8:	58025408 	.word	0x58025408
 8003fbc:	5802541c 	.word	0x5802541c
 8003fc0:	58025430 	.word	0x58025430
 8003fc4:	58025444 	.word	0x58025444
 8003fc8:	58025458 	.word	0x58025458
 8003fcc:	5802546c 	.word	0x5802546c
 8003fd0:	58025480 	.word	0x58025480
 8003fd4:	58025494 	.word	0x58025494
 8003fd8:	1600963f 	.word	0x1600963f
 8003fdc:	58025940 	.word	0x58025940
 8003fe0:	1000823f 	.word	0x1000823f
 8003fe4:	40020940 	.word	0x40020940

08003fe8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b089      	sub	sp, #36	@ 0x24
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
 8003ff0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003ff6:	4b89      	ldr	r3, [pc, #548]	@ (800421c <HAL_GPIO_Init+0x234>)
 8003ff8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003ffa:	e194      	b.n	8004326 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	2101      	movs	r1, #1
 8004002:	69fb      	ldr	r3, [r7, #28]
 8004004:	fa01 f303 	lsl.w	r3, r1, r3
 8004008:	4013      	ands	r3, r2
 800400a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	2b00      	cmp	r3, #0
 8004010:	f000 8186 	beq.w	8004320 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	f003 0303 	and.w	r3, r3, #3
 800401c:	2b01      	cmp	r3, #1
 800401e:	d005      	beq.n	800402c <HAL_GPIO_Init+0x44>
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	f003 0303 	and.w	r3, r3, #3
 8004028:	2b02      	cmp	r3, #2
 800402a:	d130      	bne.n	800408e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004032:	69fb      	ldr	r3, [r7, #28]
 8004034:	005b      	lsls	r3, r3, #1
 8004036:	2203      	movs	r2, #3
 8004038:	fa02 f303 	lsl.w	r3, r2, r3
 800403c:	43db      	mvns	r3, r3
 800403e:	69ba      	ldr	r2, [r7, #24]
 8004040:	4013      	ands	r3, r2
 8004042:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	68da      	ldr	r2, [r3, #12]
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	005b      	lsls	r3, r3, #1
 800404c:	fa02 f303 	lsl.w	r3, r2, r3
 8004050:	69ba      	ldr	r2, [r7, #24]
 8004052:	4313      	orrs	r3, r2
 8004054:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	69ba      	ldr	r2, [r7, #24]
 800405a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004062:	2201      	movs	r2, #1
 8004064:	69fb      	ldr	r3, [r7, #28]
 8004066:	fa02 f303 	lsl.w	r3, r2, r3
 800406a:	43db      	mvns	r3, r3
 800406c:	69ba      	ldr	r2, [r7, #24]
 800406e:	4013      	ands	r3, r2
 8004070:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	091b      	lsrs	r3, r3, #4
 8004078:	f003 0201 	and.w	r2, r3, #1
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	fa02 f303 	lsl.w	r3, r2, r3
 8004082:	69ba      	ldr	r2, [r7, #24]
 8004084:	4313      	orrs	r3, r2
 8004086:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	69ba      	ldr	r2, [r7, #24]
 800408c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	f003 0303 	and.w	r3, r3, #3
 8004096:	2b03      	cmp	r3, #3
 8004098:	d017      	beq.n	80040ca <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	68db      	ldr	r3, [r3, #12]
 800409e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80040a0:	69fb      	ldr	r3, [r7, #28]
 80040a2:	005b      	lsls	r3, r3, #1
 80040a4:	2203      	movs	r2, #3
 80040a6:	fa02 f303 	lsl.w	r3, r2, r3
 80040aa:	43db      	mvns	r3, r3
 80040ac:	69ba      	ldr	r2, [r7, #24]
 80040ae:	4013      	ands	r3, r2
 80040b0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	689a      	ldr	r2, [r3, #8]
 80040b6:	69fb      	ldr	r3, [r7, #28]
 80040b8:	005b      	lsls	r3, r3, #1
 80040ba:	fa02 f303 	lsl.w	r3, r2, r3
 80040be:	69ba      	ldr	r2, [r7, #24]
 80040c0:	4313      	orrs	r3, r2
 80040c2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	69ba      	ldr	r2, [r7, #24]
 80040c8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	f003 0303 	and.w	r3, r3, #3
 80040d2:	2b02      	cmp	r3, #2
 80040d4:	d123      	bne.n	800411e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80040d6:	69fb      	ldr	r3, [r7, #28]
 80040d8:	08da      	lsrs	r2, r3, #3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	3208      	adds	r2, #8
 80040de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80040e4:	69fb      	ldr	r3, [r7, #28]
 80040e6:	f003 0307 	and.w	r3, r3, #7
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	220f      	movs	r2, #15
 80040ee:	fa02 f303 	lsl.w	r3, r2, r3
 80040f2:	43db      	mvns	r3, r3
 80040f4:	69ba      	ldr	r2, [r7, #24]
 80040f6:	4013      	ands	r3, r2
 80040f8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	691a      	ldr	r2, [r3, #16]
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	f003 0307 	and.w	r3, r3, #7
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	fa02 f303 	lsl.w	r3, r2, r3
 800410a:	69ba      	ldr	r2, [r7, #24]
 800410c:	4313      	orrs	r3, r2
 800410e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004110:	69fb      	ldr	r3, [r7, #28]
 8004112:	08da      	lsrs	r2, r3, #3
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	3208      	adds	r2, #8
 8004118:	69b9      	ldr	r1, [r7, #24]
 800411a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004124:	69fb      	ldr	r3, [r7, #28]
 8004126:	005b      	lsls	r3, r3, #1
 8004128:	2203      	movs	r2, #3
 800412a:	fa02 f303 	lsl.w	r3, r2, r3
 800412e:	43db      	mvns	r3, r3
 8004130:	69ba      	ldr	r2, [r7, #24]
 8004132:	4013      	ands	r3, r2
 8004134:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	f003 0203 	and.w	r2, r3, #3
 800413e:	69fb      	ldr	r3, [r7, #28]
 8004140:	005b      	lsls	r3, r3, #1
 8004142:	fa02 f303 	lsl.w	r3, r2, r3
 8004146:	69ba      	ldr	r2, [r7, #24]
 8004148:	4313      	orrs	r3, r2
 800414a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	69ba      	ldr	r2, [r7, #24]
 8004150:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800415a:	2b00      	cmp	r3, #0
 800415c:	f000 80e0 	beq.w	8004320 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004160:	4b2f      	ldr	r3, [pc, #188]	@ (8004220 <HAL_GPIO_Init+0x238>)
 8004162:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004166:	4a2e      	ldr	r2, [pc, #184]	@ (8004220 <HAL_GPIO_Init+0x238>)
 8004168:	f043 0302 	orr.w	r3, r3, #2
 800416c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004170:	4b2b      	ldr	r3, [pc, #172]	@ (8004220 <HAL_GPIO_Init+0x238>)
 8004172:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004176:	f003 0302 	and.w	r3, r3, #2
 800417a:	60fb      	str	r3, [r7, #12]
 800417c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800417e:	4a29      	ldr	r2, [pc, #164]	@ (8004224 <HAL_GPIO_Init+0x23c>)
 8004180:	69fb      	ldr	r3, [r7, #28]
 8004182:	089b      	lsrs	r3, r3, #2
 8004184:	3302      	adds	r3, #2
 8004186:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800418a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800418c:	69fb      	ldr	r3, [r7, #28]
 800418e:	f003 0303 	and.w	r3, r3, #3
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	220f      	movs	r2, #15
 8004196:	fa02 f303 	lsl.w	r3, r2, r3
 800419a:	43db      	mvns	r3, r3
 800419c:	69ba      	ldr	r2, [r7, #24]
 800419e:	4013      	ands	r3, r2
 80041a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	4a20      	ldr	r2, [pc, #128]	@ (8004228 <HAL_GPIO_Init+0x240>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d052      	beq.n	8004250 <HAL_GPIO_Init+0x268>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a1f      	ldr	r2, [pc, #124]	@ (800422c <HAL_GPIO_Init+0x244>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d031      	beq.n	8004216 <HAL_GPIO_Init+0x22e>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4a1e      	ldr	r2, [pc, #120]	@ (8004230 <HAL_GPIO_Init+0x248>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d02b      	beq.n	8004212 <HAL_GPIO_Init+0x22a>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	4a1d      	ldr	r2, [pc, #116]	@ (8004234 <HAL_GPIO_Init+0x24c>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d025      	beq.n	800420e <HAL_GPIO_Init+0x226>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	4a1c      	ldr	r2, [pc, #112]	@ (8004238 <HAL_GPIO_Init+0x250>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d01f      	beq.n	800420a <HAL_GPIO_Init+0x222>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	4a1b      	ldr	r2, [pc, #108]	@ (800423c <HAL_GPIO_Init+0x254>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d019      	beq.n	8004206 <HAL_GPIO_Init+0x21e>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	4a1a      	ldr	r2, [pc, #104]	@ (8004240 <HAL_GPIO_Init+0x258>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d013      	beq.n	8004202 <HAL_GPIO_Init+0x21a>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	4a19      	ldr	r2, [pc, #100]	@ (8004244 <HAL_GPIO_Init+0x25c>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d00d      	beq.n	80041fe <HAL_GPIO_Init+0x216>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	4a18      	ldr	r2, [pc, #96]	@ (8004248 <HAL_GPIO_Init+0x260>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d007      	beq.n	80041fa <HAL_GPIO_Init+0x212>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	4a17      	ldr	r2, [pc, #92]	@ (800424c <HAL_GPIO_Init+0x264>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d101      	bne.n	80041f6 <HAL_GPIO_Init+0x20e>
 80041f2:	2309      	movs	r3, #9
 80041f4:	e02d      	b.n	8004252 <HAL_GPIO_Init+0x26a>
 80041f6:	230a      	movs	r3, #10
 80041f8:	e02b      	b.n	8004252 <HAL_GPIO_Init+0x26a>
 80041fa:	2308      	movs	r3, #8
 80041fc:	e029      	b.n	8004252 <HAL_GPIO_Init+0x26a>
 80041fe:	2307      	movs	r3, #7
 8004200:	e027      	b.n	8004252 <HAL_GPIO_Init+0x26a>
 8004202:	2306      	movs	r3, #6
 8004204:	e025      	b.n	8004252 <HAL_GPIO_Init+0x26a>
 8004206:	2305      	movs	r3, #5
 8004208:	e023      	b.n	8004252 <HAL_GPIO_Init+0x26a>
 800420a:	2304      	movs	r3, #4
 800420c:	e021      	b.n	8004252 <HAL_GPIO_Init+0x26a>
 800420e:	2303      	movs	r3, #3
 8004210:	e01f      	b.n	8004252 <HAL_GPIO_Init+0x26a>
 8004212:	2302      	movs	r3, #2
 8004214:	e01d      	b.n	8004252 <HAL_GPIO_Init+0x26a>
 8004216:	2301      	movs	r3, #1
 8004218:	e01b      	b.n	8004252 <HAL_GPIO_Init+0x26a>
 800421a:	bf00      	nop
 800421c:	58000080 	.word	0x58000080
 8004220:	58024400 	.word	0x58024400
 8004224:	58000400 	.word	0x58000400
 8004228:	58020000 	.word	0x58020000
 800422c:	58020400 	.word	0x58020400
 8004230:	58020800 	.word	0x58020800
 8004234:	58020c00 	.word	0x58020c00
 8004238:	58021000 	.word	0x58021000
 800423c:	58021400 	.word	0x58021400
 8004240:	58021800 	.word	0x58021800
 8004244:	58021c00 	.word	0x58021c00
 8004248:	58022000 	.word	0x58022000
 800424c:	58022400 	.word	0x58022400
 8004250:	2300      	movs	r3, #0
 8004252:	69fa      	ldr	r2, [r7, #28]
 8004254:	f002 0203 	and.w	r2, r2, #3
 8004258:	0092      	lsls	r2, r2, #2
 800425a:	4093      	lsls	r3, r2
 800425c:	69ba      	ldr	r2, [r7, #24]
 800425e:	4313      	orrs	r3, r2
 8004260:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004262:	4938      	ldr	r1, [pc, #224]	@ (8004344 <HAL_GPIO_Init+0x35c>)
 8004264:	69fb      	ldr	r3, [r7, #28]
 8004266:	089b      	lsrs	r3, r3, #2
 8004268:	3302      	adds	r3, #2
 800426a:	69ba      	ldr	r2, [r7, #24]
 800426c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004270:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	43db      	mvns	r3, r3
 800427c:	69ba      	ldr	r2, [r7, #24]
 800427e:	4013      	ands	r3, r2
 8004280:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800428a:	2b00      	cmp	r3, #0
 800428c:	d003      	beq.n	8004296 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800428e:	69ba      	ldr	r2, [r7, #24]
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	4313      	orrs	r3, r2
 8004294:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004296:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800429a:	69bb      	ldr	r3, [r7, #24]
 800429c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800429e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	43db      	mvns	r3, r3
 80042aa:	69ba      	ldr	r2, [r7, #24]
 80042ac:	4013      	ands	r3, r2
 80042ae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d003      	beq.n	80042c4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80042bc:	69ba      	ldr	r2, [r7, #24]
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	4313      	orrs	r3, r2
 80042c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80042c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80042c8:	69bb      	ldr	r3, [r7, #24]
 80042ca:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	43db      	mvns	r3, r3
 80042d6:	69ba      	ldr	r2, [r7, #24]
 80042d8:	4013      	ands	r3, r2
 80042da:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d003      	beq.n	80042f0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80042e8:	69ba      	ldr	r2, [r7, #24]
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	4313      	orrs	r3, r2
 80042ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	69ba      	ldr	r2, [r7, #24]
 80042f4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	43db      	mvns	r3, r3
 8004300:	69ba      	ldr	r2, [r7, #24]
 8004302:	4013      	ands	r3, r2
 8004304:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800430e:	2b00      	cmp	r3, #0
 8004310:	d003      	beq.n	800431a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8004312:	69ba      	ldr	r2, [r7, #24]
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	4313      	orrs	r3, r2
 8004318:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	69ba      	ldr	r2, [r7, #24]
 800431e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004320:	69fb      	ldr	r3, [r7, #28]
 8004322:	3301      	adds	r3, #1
 8004324:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	69fb      	ldr	r3, [r7, #28]
 800432c:	fa22 f303 	lsr.w	r3, r2, r3
 8004330:	2b00      	cmp	r3, #0
 8004332:	f47f ae63 	bne.w	8003ffc <HAL_GPIO_Init+0x14>
  }
}
 8004336:	bf00      	nop
 8004338:	bf00      	nop
 800433a:	3724      	adds	r7, #36	@ 0x24
 800433c:	46bd      	mov	sp, r7
 800433e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004342:	4770      	bx	lr
 8004344:	58000400 	.word	0x58000400

08004348 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b088      	sub	sp, #32
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t i2sclk;
  uint32_t ispcm;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d101      	bne.n	800435a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e10d      	b.n	8004576 <HAL_I2S_Init+0x22e>
  assert_param(IS_I2S_FIRST_BIT(hi2s->Init.FirstBit));
  assert_param(IS_I2S_WS_INVERSION(hi2s->Init.WSInversion));
  assert_param(IS_I2S_DATA_24BIT_ALIGNMENT(hi2s->Init.Data24BitAlignment));
  assert_param(IS_I2S_MASTER_KEEP_IO_STATE(hi2s->Init.MasterKeepIOState));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8004360:	b2db      	uxtb	r3, r3
 8004362:	2b00      	cmp	r3, #0
 8004364:	d106      	bne.n	8004374 <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2200      	movs	r2, #0
 800436a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	f7fc fcd2 	bl	8000d18 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2202      	movs	r2, #2
 8004378:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Disable the selected I2S peripheral */
  if ((hi2s->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f003 0301 	and.w	r3, r3, #1
 8004386:	2b01      	cmp	r3, #1
 8004388:	d107      	bne.n	800439a <HAL_I2S_Init+0x52>
  {
    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f022 0201 	bic.w	r2, r2, #1
 8004398:	601a      	str	r2, [r3, #0]
  }

  /* Clear I2S configuration register */
  CLEAR_REG(hi2s->Instance->I2SCFGR);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	2200      	movs	r2, #0
 80043a0:	651a      	str	r2, [r3, #80]	@ 0x50

  if (IS_I2S_MASTER(hi2s->Init.Mode))
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	2b04      	cmp	r3, #4
 80043a8:	d008      	beq.n	80043bc <HAL_I2S_Init+0x74>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	2b06      	cmp	r3, #6
 80043b0:	d004      	beq.n	80043bc <HAL_I2S_Init+0x74>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	2b0a      	cmp	r3, #10
 80043b8:	f040 8087 	bne.w	80044ca <HAL_I2S_Init+0x182>
  {
    /*------------------------- I2SDIV and ODD Calculation ---------------------*/
    /* If the requested audio frequency is not the default, compute the prescaler */
    if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	695b      	ldr	r3, [r3, #20]
 80043c0:	2b02      	cmp	r3, #2
 80043c2:	d05a      	beq.n	800447a <HAL_I2S_Init+0x132>
    {
      /* Check the frame length (For the Prescaler computing) ********************/
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d002      	beq.n	80043d2 <HAL_I2S_Init+0x8a>
      {
        /* Channel length is 32 bits */
        packetlength = 2UL;
 80043cc:	2302      	movs	r3, #2
 80043ce:	617b      	str	r3, [r7, #20]
 80043d0:	e001      	b.n	80043d6 <HAL_I2S_Init+0x8e>
      }
      else
      {
        /* Channel length is 16 bits */
        packetlength = 1UL;
 80043d2:	2301      	movs	r3, #1
 80043d4:	617b      	str	r3, [r7, #20]
      }

      /* Check if PCM standard is used */
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	2b30      	cmp	r3, #48	@ 0x30
 80043dc:	d003      	beq.n	80043e6 <HAL_I2S_Init+0x9e>
          (hi2s->Init.Standard == I2S_STANDARD_PCM_LONG))
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	689b      	ldr	r3, [r3, #8]
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 80043e2:	2bb0      	cmp	r3, #176	@ 0xb0
 80043e4:	d102      	bne.n	80043ec <HAL_I2S_Init+0xa4>
      {
        ispcm = 1UL;
 80043e6:	2301      	movs	r3, #1
 80043e8:	60fb      	str	r3, [r7, #12]
 80043ea:	e001      	b.n	80043f0 <HAL_I2S_Init+0xa8>
      }
      else
      {
        ispcm = 0UL;
 80043ec:	2300      	movs	r3, #0
 80043ee:	60fb      	str	r3, [r7, #12]
        /* SPI1,SPI2 and SPI3 share the same source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
      }
#else
      /* SPI1,SPI2 and SPI3 share the same source clock */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
 80043f0:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80043f4:	f04f 0100 	mov.w	r1, #0
 80043f8:	f002 fc2c 	bl	8006c54 <HAL_RCCEx_GetPeriphCLKFreq>
 80043fc:	60b8      	str	r0, [r7, #8]
#endif  /* SPI_SPI6I2S_SUPPORT */

      /* Compute the Real divider depending on the MCLK output state, with a floating point */
      if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	691b      	ldr	r3, [r3, #16]
 8004402:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004406:	d113      	bne.n	8004430 <HAL_I2S_Init+0xe8>
      {
        /* MCLK output is enabled */
        tmp = (uint32_t)((((i2sclk / (256UL >> ispcm)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8004408:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	fa22 f303 	lsr.w	r3, r2, r3
 8004412:	68ba      	ldr	r2, [r7, #8]
 8004414:	fbb2 f2f3 	udiv	r2, r2, r3
 8004418:	4613      	mov	r3, r2
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	4413      	add	r3, r2
 800441e:	005b      	lsls	r3, r3, #1
 8004420:	461a      	mov	r2, r3
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	695b      	ldr	r3, [r3, #20]
 8004426:	fbb2 f3f3 	udiv	r3, r2, r3
 800442a:	3305      	adds	r3, #5
 800442c:	613b      	str	r3, [r7, #16]
 800442e:	e014      	b.n	800445a <HAL_I2S_Init+0x112>
      }
      else
      {
        /* MCLK output is disabled */
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8004430:	2220      	movs	r2, #32
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	fa22 f303 	lsr.w	r3, r2, r3
 8004438:	697a      	ldr	r2, [r7, #20]
 800443a:	fb02 f303 	mul.w	r3, r2, r3
 800443e:	68ba      	ldr	r2, [r7, #8]
 8004440:	fbb2 f2f3 	udiv	r2, r2, r3
 8004444:	4613      	mov	r3, r2
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	4413      	add	r3, r2
 800444a:	005b      	lsls	r3, r3, #1
 800444c:	461a      	mov	r2, r3
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	695b      	ldr	r3, [r3, #20]
 8004452:	fbb2 f3f3 	udiv	r3, r2, r3
 8004456:	3305      	adds	r3, #5
 8004458:	613b      	str	r3, [r7, #16]
      }

      /* Remove the flatting point */
      tmp = tmp / 10UL;
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	4a48      	ldr	r2, [pc, #288]	@ (8004580 <HAL_I2S_Init+0x238>)
 800445e:	fba2 2303 	umull	r2, r3, r2, r3
 8004462:	08db      	lsrs	r3, r3, #3
 8004464:	613b      	str	r3, [r7, #16]

      /* Check the parity of the divider */
      i2sodd = (uint32_t)(tmp & (uint32_t)1UL);
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	f003 0301 	and.w	r3, r3, #1
 800446c:	61bb      	str	r3, [r7, #24]

      /* Compute the i2sdiv prescaler */
      i2sdiv = (uint32_t)((tmp - i2sodd) / 2UL);
 800446e:	693a      	ldr	r2, [r7, #16]
 8004470:	69bb      	ldr	r3, [r7, #24]
 8004472:	1ad3      	subs	r3, r2, r3
 8004474:	085b      	lsrs	r3, r3, #1
 8004476:	61fb      	str	r3, [r7, #28]
 8004478:	e003      	b.n	8004482 <HAL_I2S_Init+0x13a>
    }
    else
    {
      /* Set the default values */
      i2sdiv = 2UL;
 800447a:	2302      	movs	r3, #2
 800447c:	61fb      	str	r3, [r7, #28]
      i2sodd = 0UL;
 800447e:	2300      	movs	r3, #0
 8004480:	61bb      	str	r3, [r7, #24]
    }

    /* Test if the obtain values are forbidden or out of range */
    if (((i2sodd == 1UL) && (i2sdiv == 1UL)) || (i2sdiv > 0xFFUL))
 8004482:	69bb      	ldr	r3, [r7, #24]
 8004484:	2b01      	cmp	r3, #1
 8004486:	d102      	bne.n	800448e <HAL_I2S_Init+0x146>
 8004488:	69fb      	ldr	r3, [r7, #28]
 800448a:	2b01      	cmp	r3, #1
 800448c:	d002      	beq.n	8004494 <HAL_I2S_Init+0x14c>
 800448e:	69fb      	ldr	r3, [r7, #28]
 8004490:	2bff      	cmp	r3, #255	@ 0xff
 8004492:	d907      	bls.n	80044a4 <HAL_I2S_Init+0x15c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004498:	f043 0210 	orr.w	r2, r3, #16
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	651a      	str	r2, [r3, #80]	@ 0x50
      return  HAL_ERROR;
 80044a0:	2301      	movs	r3, #1
 80044a2:	e068      	b.n	8004576 <HAL_I2S_Init+0x22e>
    }

    /* Force i2smod to 1 just to be sure that (2xi2sdiv + i2sodd) is always higher than 0 */
    if (i2sdiv == 0UL)
 80044a4:	69fb      	ldr	r3, [r7, #28]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d101      	bne.n	80044ae <HAL_I2S_Init+0x166>
    {
      i2sodd = 1UL;
 80044aa:	2301      	movs	r3, #1
 80044ac:	61bb      	str	r3, [r7, #24]
    }

    MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SDIV                 | SPI_I2SCFGR_ODD),
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80044b4:	4b33      	ldr	r3, [pc, #204]	@ (8004584 <HAL_I2S_Init+0x23c>)
 80044b6:	4013      	ands	r3, r2
 80044b8:	69fa      	ldr	r2, [r7, #28]
 80044ba:	0411      	lsls	r1, r2, #16
 80044bc:	69ba      	ldr	r2, [r7, #24]
 80044be:	0612      	lsls	r2, r2, #24
 80044c0:	4311      	orrs	r1, r2
 80044c2:	687a      	ldr	r2, [r7, #4]
 80044c4:	6812      	ldr	r2, [r2, #0]
 80044c6:	430b      	orrs	r3, r1
 80044c8:	6513      	str	r3, [r2, #80]	@ 0x50
  }

  /*-------------------------- I2Sx I2SCFGR Configuration --------------------*/
  /* Configure I2SMOD, I2SCFG, I2SSTD, PCMSYNC, DATLEN ,CHLEN ,CKPOL, WSINV, DATAFMT, I2SDIV, ODD and MCKOE bits bits */
  /* And configure the I2S with the I2S_InitStruct values */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80044d0:	4b2d      	ldr	r3, [pc, #180]	@ (8004588 <HAL_I2S_Init+0x240>)
 80044d2:	4013      	ands	r3, r2
 80044d4:	687a      	ldr	r2, [r7, #4]
 80044d6:	6851      	ldr	r1, [r2, #4]
 80044d8:	687a      	ldr	r2, [r7, #4]
 80044da:	6892      	ldr	r2, [r2, #8]
 80044dc:	4311      	orrs	r1, r2
 80044de:	687a      	ldr	r2, [r7, #4]
 80044e0:	68d2      	ldr	r2, [r2, #12]
 80044e2:	4311      	orrs	r1, r2
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	6992      	ldr	r2, [r2, #24]
 80044e8:	4311      	orrs	r1, r2
 80044ea:	687a      	ldr	r2, [r7, #4]
 80044ec:	6a12      	ldr	r2, [r2, #32]
 80044ee:	4311      	orrs	r1, r2
 80044f0:	687a      	ldr	r2, [r7, #4]
 80044f2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80044f4:	4311      	orrs	r1, r2
 80044f6:	687a      	ldr	r2, [r7, #4]
 80044f8:	6912      	ldr	r2, [r2, #16]
 80044fa:	430a      	orrs	r2, r1
 80044fc:	431a      	orrs	r2, r3
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f042 0201 	orr.w	r2, r2, #1
 8004506:	651a      	str	r2, [r3, #80]	@ 0x50
             (SPI_I2SCFGR_I2SMOD   | hi2s->Init.Mode        | \
              hi2s->Init.Standard  | hi2s->Init.DataFormat  | \
              hi2s->Init.CPOL      | hi2s->Init.WSInversion | \
              hi2s->Init.Data24BitAlignment | hi2s->Init.MCLKOutput));
  /*Clear status register*/
  WRITE_REG(hi2s->Instance->IFCR, 0x0FF8);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f640 72f8 	movw	r2, #4088	@ 0xff8
 8004510:	619a      	str	r2, [r3, #24]

  /*---------------------------- I2Sx CFG2 Configuration ----------------------*/

  /* Unlock the AF configuration to configure CFG2 register*/
  CLEAR_BIT(hi2s->Instance->CR1, SPI_CR1_IOLOCK);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004520:	601a      	str	r2, [r3, #0]

  MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_LSBFRST, hi2s->Init.FirstBit);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	68db      	ldr	r3, [r3, #12]
 8004528:	f423 0100 	bic.w	r1, r3, #8388608	@ 0x800000
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	69da      	ldr	r2, [r3, #28]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	430a      	orrs	r2, r1
 8004536:	60da      	str	r2, [r3, #12]

  /* Insure that AFCNTR is managed only by Master */
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	2b04      	cmp	r3, #4
 800453e:	d007      	beq.n	8004550 <HAL_I2S_Init+0x208>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	2b06      	cmp	r3, #6
 8004546:	d003      	beq.n	8004550 <HAL_I2S_Init+0x208>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	2b0a      	cmp	r3, #10
 800454e:	d10a      	bne.n	8004566 <HAL_I2S_Init+0x21e>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_AFCNTR, (hi2s->Init.MasterKeepIOState));
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	68db      	ldr	r3, [r3, #12]
 8004556:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	430a      	orrs	r2, r1
 8004564:	60da      	str	r2, [r3, #12]
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->State     = HAL_I2S_STATE_READY;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2201      	movs	r2, #1
 8004570:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  return HAL_OK;
 8004574:	2300      	movs	r3, #0
}
 8004576:	4618      	mov	r0, r3
 8004578:	3720      	adds	r7, #32
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
 800457e:	bf00      	nop
 8004580:	cccccccd 	.word	0xcccccccd
 8004584:	fe00ffff 	.word	0xfe00ffff
 8004588:	fdff9040 	.word	0xfdff9040

0800458c <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b086      	sub	sp, #24
 8004590:	af00      	add	r7, sp, #0
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	4613      	mov	r3, r2
 8004598:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800459a:	2300      	movs	r3, #0
 800459c:	75fb      	strb	r3, [r7, #23]

  if ((pData == NULL) || (Size == 0UL))
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d002      	beq.n	80045aa <HAL_I2S_Receive_DMA+0x1e>
 80045a4:	88fb      	ldrh	r3, [r7, #6]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d101      	bne.n	80045ae <HAL_I2S_Receive_DMA+0x22>
  {
    return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e086      	b.n	80046bc <HAL_I2S_Receive_DMA+0x130>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d001      	beq.n	80045be <HAL_I2S_Receive_DMA+0x32>
  {
    return HAL_BUSY;
 80045ba:	2302      	movs	r3, #2
 80045bc:	e07e      	b.n	80046bc <HAL_I2S_Receive_DMA+0x130>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	d101      	bne.n	80045ce <HAL_I2S_Receive_DMA+0x42>
 80045ca:	2302      	movs	r3, #2
 80045cc:	e076      	b.n	80046bc <HAL_I2S_Receive_DMA+0x130>
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2201      	movs	r2, #1
 80045d2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Set state and reset error code */
  hi2s->State       = HAL_I2S_STATE_BUSY_RX;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2204      	movs	r2, #4
 80045da:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
  hi2s->ErrorCode   = HAL_I2S_ERROR_NONE;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2200      	movs	r2, #0
 80045e2:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->pRxBuffPtr  = pData;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	68ba      	ldr	r2, [r7, #8]
 80045e8:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2s->RxXferSize  = Size;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	88fa      	ldrh	r2, [r7, #6]
 80045ee:	871a      	strh	r2, [r3, #56]	@ 0x38
  hi2s->RxXferCount = Size;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	88fa      	ldrh	r2, [r7, #6]
 80045f4:	875a      	strh	r2, [r3, #58]	@ 0x3a

  /* Init field not used in handle to zero */
  hi2s->pTxBuffPtr  = NULL;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2200      	movs	r2, #0
 80045fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->TxXferSize  = (uint16_t)0UL;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2200      	movs	r2, #0
 8004600:	861a      	strh	r2, [r3, #48]	@ 0x30
  hi2s->TxXferCount = (uint16_t)0UL;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2200      	movs	r2, #0
 8004606:	865a      	strh	r2, [r3, #50]	@ 0x32


  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800460c:	4a2d      	ldr	r2, [pc, #180]	@ (80046c4 <HAL_I2S_Receive_DMA+0x138>)
 800460e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004614:	4a2c      	ldr	r2, [pc, #176]	@ (80046c8 <HAL_I2S_Receive_DMA+0x13c>)
 8004616:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800461c:	4a2b      	ldr	r2, [pc, #172]	@ (80046cc <HAL_I2S_Receive_DMA+0x140>)
 800461e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	3330      	adds	r3, #48	@ 0x30
 800462a:	4619      	mov	r1, r3
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004630:	461a      	mov	r2, r3
                                 hi2s->RxXferCount))
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8004636:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 8004638:	f7fd fc3c 	bl	8001eb4 <HAL_DMA_Start_IT>
 800463c:	4603      	mov	r3, r0
 800463e:	2b00      	cmp	r3, #0
 8004640:	d011      	beq.n	8004666 <HAL_I2S_Receive_DMA+0xda>
  {
    /* Update I2S error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004646:	f043 0208 	orr.w	r2, r3, #8
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	651a      	str	r2, [r3, #80]	@ 0x50
    hi2s->State = HAL_I2S_STATE_READY;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2201      	movs	r2, #1
 8004652:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    errorcode = HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hi2s);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	2200      	movs	r2, #0
 800465e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return errorcode;
 8004662:	7dfb      	ldrb	r3, [r7, #23]
 8004664:	e02a      	b.n	80046bc <HAL_I2S_Receive_DMA+0x130>
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN))
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004670:	2b00      	cmp	r3, #0
 8004672:	d107      	bne.n	8004684 <HAL_I2S_Receive_DMA+0xf8>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	689a      	ldr	r2, [r3, #8]
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004682:	609a      	str	r2, [r3, #8]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR1, SPI_CR1_SPE))
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0301 	and.w	r3, r3, #1
 800468e:	2b00      	cmp	r3, #0
 8004690:	d107      	bne.n	80046a2 <HAL_I2S_Receive_DMA+0x116>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f042 0201 	orr.w	r2, r2, #1
 80046a0:	601a      	str	r2, [r3, #0]
  }

  /* Start the transfer */
  SET_BIT(hi2s->Instance->CR1, SPI_CR1_CSTART);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046b0:	601a      	str	r2, [r3, #0]

  __HAL_UNLOCK(hi2s);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2200      	movs	r2, #0
 80046b6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  return errorcode;
 80046ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3718      	adds	r7, #24
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}
 80046c4:	080047c5 	.word	0x080047c5
 80046c8:	08004783 	.word	0x08004783
 80046cc:	080047e1 	.word	0x080047e1

080046d0 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b084      	sub	sp, #16
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80046d8:	2300      	movs	r3, #0
 80046da:	73fb      	strb	r3, [r7, #15]
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  /* Disable the I2S Tx/Rx DMA requests */
  CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_TXDMAEN);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	689a      	ldr	r2, [r3, #8]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80046ea:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	689a      	ldr	r2, [r3, #8]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80046fa:	609a      	str	r2, [r3, #8]

  /* Abort the I2S DMA tx Stream/Channel */
  if (hi2s->hdmatx != NULL)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004700:	2b00      	cmp	r3, #0
 8004702:	d00f      	beq.n	8004724 <HAL_I2S_DMAStop+0x54>
  {
    /* Disable the I2S DMA tx Stream/Channel */
    if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004708:	4618      	mov	r0, r3
 800470a:	f7fd fe3d 	bl	8002388 <HAL_DMA_Abort>
 800470e:	4603      	mov	r3, r0
 8004710:	2b00      	cmp	r3, #0
 8004712:	d007      	beq.n	8004724 <HAL_I2S_DMAStop+0x54>
    {
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004718:	f043 0208 	orr.w	r2, r3, #8
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	651a      	str	r2, [r3, #80]	@ 0x50
      errorcode = HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Abort the I2S DMA rx Stream/Channel */
  if (hi2s->hdmarx != NULL)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004728:	2b00      	cmp	r3, #0
 800472a:	d00f      	beq.n	800474c <HAL_I2S_DMAStop+0x7c>
  {
    /* Disable the I2S DMA rx Stream/Channel */
    if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004730:	4618      	mov	r0, r3
 8004732:	f7fd fe29 	bl	8002388 <HAL_DMA_Abort>
 8004736:	4603      	mov	r3, r0
 8004738:	2b00      	cmp	r3, #0
 800473a:	d007      	beq.n	800474c <HAL_I2S_DMAStop+0x7c>
    {
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004740:	f043 0208 	orr.w	r2, r3, #8
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	651a      	str	r2, [r3, #80]	@ 0x50
      errorcode = HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable I2S peripheral */
  __HAL_I2S_DISABLE(hi2s);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f022 0201 	bic.w	r2, r2, #1
 800475a:	601a      	str	r2, [r3, #0]

  hi2s->State = HAL_I2S_STATE_READY;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  return errorcode;
 8004764:	7bfb      	ldrb	r3, [r7, #15]
}
 8004766:	4618      	mov	r0, r3
 8004768:	3710      	adds	r7, #16
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}

0800476e <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800476e:	b480      	push	{r7}
 8004770:	b083      	sub	sp, #12
 8004772:	af00      	add	r7, sp, #0
 8004774:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004776:	bf00      	nop
 8004778:	370c      	adds	r7, #12
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr

08004782 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8004782:	b580      	push	{r7, lr}
 8004784:	b084      	sub	sp, #16
 8004786:	af00      	add	r7, sp, #0
 8004788:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800478e:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	69db      	ldr	r3, [r3, #28]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d10e      	bne.n	80047b6 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	689a      	ldr	r2, [r3, #8]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80047a6:	609a      	str	r2, [r3, #8]
    hi2s->RxXferCount = (uint16_t)0UL;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2200      	movs	r2, #0
 80047ac:	875a      	strh	r2, [r3, #58]	@ 0x3a
    hi2s->State = HAL_I2S_STATE_READY;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2201      	movs	r2, #1
 80047b2:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 80047b6:	68f8      	ldr	r0, [r7, #12]
 80047b8:	f7fc fa42 	bl	8000c40 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80047bc:	bf00      	nop
 80047be:	3710      	adds	r7, #16
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}

080047c4 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b084      	sub	sp, #16
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047d0:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 80047d2:	68f8      	ldr	r0, [r7, #12]
 80047d4:	f7fc fa44 	bl	8000c60 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80047d8:	bf00      	nop
 80047da:	3710      	adds	r7, #16
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}

080047e0 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ec:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CFG1, (SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN));
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	689a      	ldr	r2, [r3, #8]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80047fc:	609a      	str	r2, [r3, #8]
  hi2s->TxXferCount = (uint16_t) 0UL;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2200      	movs	r2, #0
 8004802:	865a      	strh	r2, [r3, #50]	@ 0x32
  hi2s->RxXferCount = (uint16_t) 0UL;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	2200      	movs	r2, #0
 8004808:	875a      	strh	r2, [r3, #58]	@ 0x3a

  hi2s->State = HAL_I2S_STATE_READY;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2201      	movs	r2, #1
 800480e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004816:	f043 0208 	orr.w	r2, r3, #8
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 800481e:	68f8      	ldr	r0, [r7, #12]
 8004820:	f7ff ffa5 	bl	800476e <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004824:	bf00      	nop
 8004826:	3710      	adds	r7, #16
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}

0800482c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b084      	sub	sp, #16
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004834:	4b19      	ldr	r3, [pc, #100]	@ (800489c <HAL_PWREx_ConfigSupply+0x70>)
 8004836:	68db      	ldr	r3, [r3, #12]
 8004838:	f003 0304 	and.w	r3, r3, #4
 800483c:	2b04      	cmp	r3, #4
 800483e:	d00a      	beq.n	8004856 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004840:	4b16      	ldr	r3, [pc, #88]	@ (800489c <HAL_PWREx_ConfigSupply+0x70>)
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	f003 0307 	and.w	r3, r3, #7
 8004848:	687a      	ldr	r2, [r7, #4]
 800484a:	429a      	cmp	r2, r3
 800484c:	d001      	beq.n	8004852 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e01f      	b.n	8004892 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004852:	2300      	movs	r3, #0
 8004854:	e01d      	b.n	8004892 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004856:	4b11      	ldr	r3, [pc, #68]	@ (800489c <HAL_PWREx_ConfigSupply+0x70>)
 8004858:	68db      	ldr	r3, [r3, #12]
 800485a:	f023 0207 	bic.w	r2, r3, #7
 800485e:	490f      	ldr	r1, [pc, #60]	@ (800489c <HAL_PWREx_ConfigSupply+0x70>)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	4313      	orrs	r3, r2
 8004864:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004866:	f7fc fe05 	bl	8001474 <HAL_GetTick>
 800486a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800486c:	e009      	b.n	8004882 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800486e:	f7fc fe01 	bl	8001474 <HAL_GetTick>
 8004872:	4602      	mov	r2, r0
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	1ad3      	subs	r3, r2, r3
 8004878:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800487c:	d901      	bls.n	8004882 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e007      	b.n	8004892 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004882:	4b06      	ldr	r3, [pc, #24]	@ (800489c <HAL_PWREx_ConfigSupply+0x70>)
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800488a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800488e:	d1ee      	bne.n	800486e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004890:	2300      	movs	r3, #0
}
 8004892:	4618      	mov	r0, r3
 8004894:	3710      	adds	r7, #16
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	58024800 	.word	0x58024800

080048a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b08c      	sub	sp, #48	@ 0x30
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d102      	bne.n	80048b4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	f000 bc48 	b.w	8005144 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 0301 	and.w	r3, r3, #1
 80048bc:	2b00      	cmp	r3, #0
 80048be:	f000 8088 	beq.w	80049d2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80048c2:	4b99      	ldr	r3, [pc, #612]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 80048c4:	691b      	ldr	r3, [r3, #16]
 80048c6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80048ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80048cc:	4b96      	ldr	r3, [pc, #600]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 80048ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80048d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048d4:	2b10      	cmp	r3, #16
 80048d6:	d007      	beq.n	80048e8 <HAL_RCC_OscConfig+0x48>
 80048d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048da:	2b18      	cmp	r3, #24
 80048dc:	d111      	bne.n	8004902 <HAL_RCC_OscConfig+0x62>
 80048de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048e0:	f003 0303 	and.w	r3, r3, #3
 80048e4:	2b02      	cmp	r3, #2
 80048e6:	d10c      	bne.n	8004902 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048e8:	4b8f      	ldr	r3, [pc, #572]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d06d      	beq.n	80049d0 <HAL_RCC_OscConfig+0x130>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d169      	bne.n	80049d0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	f000 bc21 	b.w	8005144 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800490a:	d106      	bne.n	800491a <HAL_RCC_OscConfig+0x7a>
 800490c:	4b86      	ldr	r3, [pc, #536]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a85      	ldr	r2, [pc, #532]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004912:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004916:	6013      	str	r3, [r2, #0]
 8004918:	e02e      	b.n	8004978 <HAL_RCC_OscConfig+0xd8>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d10c      	bne.n	800493c <HAL_RCC_OscConfig+0x9c>
 8004922:	4b81      	ldr	r3, [pc, #516]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a80      	ldr	r2, [pc, #512]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004928:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800492c:	6013      	str	r3, [r2, #0]
 800492e:	4b7e      	ldr	r3, [pc, #504]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a7d      	ldr	r2, [pc, #500]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004934:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004938:	6013      	str	r3, [r2, #0]
 800493a:	e01d      	b.n	8004978 <HAL_RCC_OscConfig+0xd8>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004944:	d10c      	bne.n	8004960 <HAL_RCC_OscConfig+0xc0>
 8004946:	4b78      	ldr	r3, [pc, #480]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a77      	ldr	r2, [pc, #476]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 800494c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004950:	6013      	str	r3, [r2, #0]
 8004952:	4b75      	ldr	r3, [pc, #468]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a74      	ldr	r2, [pc, #464]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004958:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800495c:	6013      	str	r3, [r2, #0]
 800495e:	e00b      	b.n	8004978 <HAL_RCC_OscConfig+0xd8>
 8004960:	4b71      	ldr	r3, [pc, #452]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4a70      	ldr	r2, [pc, #448]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004966:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800496a:	6013      	str	r3, [r2, #0]
 800496c:	4b6e      	ldr	r3, [pc, #440]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a6d      	ldr	r2, [pc, #436]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004972:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004976:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d013      	beq.n	80049a8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004980:	f7fc fd78 	bl	8001474 <HAL_GetTick>
 8004984:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004986:	e008      	b.n	800499a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004988:	f7fc fd74 	bl	8001474 <HAL_GetTick>
 800498c:	4602      	mov	r2, r0
 800498e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	2b64      	cmp	r3, #100	@ 0x64
 8004994:	d901      	bls.n	800499a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004996:	2303      	movs	r3, #3
 8004998:	e3d4      	b.n	8005144 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800499a:	4b63      	ldr	r3, [pc, #396]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d0f0      	beq.n	8004988 <HAL_RCC_OscConfig+0xe8>
 80049a6:	e014      	b.n	80049d2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049a8:	f7fc fd64 	bl	8001474 <HAL_GetTick>
 80049ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80049ae:	e008      	b.n	80049c2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049b0:	f7fc fd60 	bl	8001474 <HAL_GetTick>
 80049b4:	4602      	mov	r2, r0
 80049b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b8:	1ad3      	subs	r3, r2, r3
 80049ba:	2b64      	cmp	r3, #100	@ 0x64
 80049bc:	d901      	bls.n	80049c2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80049be:	2303      	movs	r3, #3
 80049c0:	e3c0      	b.n	8005144 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80049c2:	4b59      	ldr	r3, [pc, #356]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d1f0      	bne.n	80049b0 <HAL_RCC_OscConfig+0x110>
 80049ce:	e000      	b.n	80049d2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 0302 	and.w	r3, r3, #2
 80049da:	2b00      	cmp	r3, #0
 80049dc:	f000 80ca 	beq.w	8004b74 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80049e0:	4b51      	ldr	r3, [pc, #324]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 80049e2:	691b      	ldr	r3, [r3, #16]
 80049e4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80049e8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80049ea:	4b4f      	ldr	r3, [pc, #316]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 80049ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049ee:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80049f0:	6a3b      	ldr	r3, [r7, #32]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d007      	beq.n	8004a06 <HAL_RCC_OscConfig+0x166>
 80049f6:	6a3b      	ldr	r3, [r7, #32]
 80049f8:	2b18      	cmp	r3, #24
 80049fa:	d156      	bne.n	8004aaa <HAL_RCC_OscConfig+0x20a>
 80049fc:	69fb      	ldr	r3, [r7, #28]
 80049fe:	f003 0303 	and.w	r3, r3, #3
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d151      	bne.n	8004aaa <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a06:	4b48      	ldr	r3, [pc, #288]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0304 	and.w	r3, r3, #4
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d005      	beq.n	8004a1e <HAL_RCC_OscConfig+0x17e>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	68db      	ldr	r3, [r3, #12]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d101      	bne.n	8004a1e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e392      	b.n	8005144 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004a1e:	4b42      	ldr	r3, [pc, #264]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f023 0219 	bic.w	r2, r3, #25
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	68db      	ldr	r3, [r3, #12]
 8004a2a:	493f      	ldr	r1, [pc, #252]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a30:	f7fc fd20 	bl	8001474 <HAL_GetTick>
 8004a34:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004a36:	e008      	b.n	8004a4a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a38:	f7fc fd1c 	bl	8001474 <HAL_GetTick>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a40:	1ad3      	subs	r3, r2, r3
 8004a42:	2b02      	cmp	r3, #2
 8004a44:	d901      	bls.n	8004a4a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e37c      	b.n	8005144 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004a4a:	4b37      	ldr	r3, [pc, #220]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 0304 	and.w	r3, r3, #4
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d0f0      	beq.n	8004a38 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a56:	f7fc fd3d 	bl	80014d4 <HAL_GetREVID>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d817      	bhi.n	8004a94 <HAL_RCC_OscConfig+0x1f4>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	691b      	ldr	r3, [r3, #16]
 8004a68:	2b40      	cmp	r3, #64	@ 0x40
 8004a6a:	d108      	bne.n	8004a7e <HAL_RCC_OscConfig+0x1de>
 8004a6c:	4b2e      	ldr	r3, [pc, #184]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004a74:	4a2c      	ldr	r2, [pc, #176]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004a76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a7a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a7c:	e07a      	b.n	8004b74 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a7e:	4b2a      	ldr	r3, [pc, #168]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	691b      	ldr	r3, [r3, #16]
 8004a8a:	031b      	lsls	r3, r3, #12
 8004a8c:	4926      	ldr	r1, [pc, #152]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a92:	e06f      	b.n	8004b74 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a94:	4b24      	ldr	r3, [pc, #144]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	691b      	ldr	r3, [r3, #16]
 8004aa0:	061b      	lsls	r3, r3, #24
 8004aa2:	4921      	ldr	r1, [pc, #132]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004aa8:	e064      	b.n	8004b74 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d047      	beq.n	8004b42 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004ab2:	4b1d      	ldr	r3, [pc, #116]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f023 0219 	bic.w	r2, r3, #25
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	68db      	ldr	r3, [r3, #12]
 8004abe:	491a      	ldr	r1, [pc, #104]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ac4:	f7fc fcd6 	bl	8001474 <HAL_GetTick>
 8004ac8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004aca:	e008      	b.n	8004ade <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004acc:	f7fc fcd2 	bl	8001474 <HAL_GetTick>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad4:	1ad3      	subs	r3, r2, r3
 8004ad6:	2b02      	cmp	r3, #2
 8004ad8:	d901      	bls.n	8004ade <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8004ada:	2303      	movs	r3, #3
 8004adc:	e332      	b.n	8005144 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004ade:	4b12      	ldr	r3, [pc, #72]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 0304 	and.w	r3, r3, #4
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d0f0      	beq.n	8004acc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004aea:	f7fc fcf3 	bl	80014d4 <HAL_GetREVID>
 8004aee:	4603      	mov	r3, r0
 8004af0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d819      	bhi.n	8004b2c <HAL_RCC_OscConfig+0x28c>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	691b      	ldr	r3, [r3, #16]
 8004afc:	2b40      	cmp	r3, #64	@ 0x40
 8004afe:	d108      	bne.n	8004b12 <HAL_RCC_OscConfig+0x272>
 8004b00:	4b09      	ldr	r3, [pc, #36]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004b08:	4a07      	ldr	r2, [pc, #28]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004b0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b0e:	6053      	str	r3, [r2, #4]
 8004b10:	e030      	b.n	8004b74 <HAL_RCC_OscConfig+0x2d4>
 8004b12:	4b05      	ldr	r3, [pc, #20]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	691b      	ldr	r3, [r3, #16]
 8004b1e:	031b      	lsls	r3, r3, #12
 8004b20:	4901      	ldr	r1, [pc, #4]	@ (8004b28 <HAL_RCC_OscConfig+0x288>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	604b      	str	r3, [r1, #4]
 8004b26:	e025      	b.n	8004b74 <HAL_RCC_OscConfig+0x2d4>
 8004b28:	58024400 	.word	0x58024400
 8004b2c:	4b9a      	ldr	r3, [pc, #616]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	691b      	ldr	r3, [r3, #16]
 8004b38:	061b      	lsls	r3, r3, #24
 8004b3a:	4997      	ldr	r1, [pc, #604]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	604b      	str	r3, [r1, #4]
 8004b40:	e018      	b.n	8004b74 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b42:	4b95      	ldr	r3, [pc, #596]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a94      	ldr	r2, [pc, #592]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004b48:	f023 0301 	bic.w	r3, r3, #1
 8004b4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b4e:	f7fc fc91 	bl	8001474 <HAL_GetTick>
 8004b52:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004b54:	e008      	b.n	8004b68 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b56:	f7fc fc8d 	bl	8001474 <HAL_GetTick>
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b5e:	1ad3      	subs	r3, r2, r3
 8004b60:	2b02      	cmp	r3, #2
 8004b62:	d901      	bls.n	8004b68 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8004b64:	2303      	movs	r3, #3
 8004b66:	e2ed      	b.n	8005144 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004b68:	4b8b      	ldr	r3, [pc, #556]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 0304 	and.w	r3, r3, #4
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d1f0      	bne.n	8004b56 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 0310 	and.w	r3, r3, #16
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	f000 80a9 	beq.w	8004cd4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b82:	4b85      	ldr	r3, [pc, #532]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004b84:	691b      	ldr	r3, [r3, #16]
 8004b86:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b8a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004b8c:	4b82      	ldr	r3, [pc, #520]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b90:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004b92:	69bb      	ldr	r3, [r7, #24]
 8004b94:	2b08      	cmp	r3, #8
 8004b96:	d007      	beq.n	8004ba8 <HAL_RCC_OscConfig+0x308>
 8004b98:	69bb      	ldr	r3, [r7, #24]
 8004b9a:	2b18      	cmp	r3, #24
 8004b9c:	d13a      	bne.n	8004c14 <HAL_RCC_OscConfig+0x374>
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	f003 0303 	and.w	r3, r3, #3
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d135      	bne.n	8004c14 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004ba8:	4b7b      	ldr	r3, [pc, #492]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d005      	beq.n	8004bc0 <HAL_RCC_OscConfig+0x320>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	69db      	ldr	r3, [r3, #28]
 8004bb8:	2b80      	cmp	r3, #128	@ 0x80
 8004bba:	d001      	beq.n	8004bc0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	e2c1      	b.n	8005144 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004bc0:	f7fc fc88 	bl	80014d4 <HAL_GetREVID>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d817      	bhi.n	8004bfe <HAL_RCC_OscConfig+0x35e>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a1b      	ldr	r3, [r3, #32]
 8004bd2:	2b20      	cmp	r3, #32
 8004bd4:	d108      	bne.n	8004be8 <HAL_RCC_OscConfig+0x348>
 8004bd6:	4b70      	ldr	r3, [pc, #448]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004bde:	4a6e      	ldr	r2, [pc, #440]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004be0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004be4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004be6:	e075      	b.n	8004cd4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004be8:	4b6b      	ldr	r3, [pc, #428]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6a1b      	ldr	r3, [r3, #32]
 8004bf4:	069b      	lsls	r3, r3, #26
 8004bf6:	4968      	ldr	r1, [pc, #416]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004bfc:	e06a      	b.n	8004cd4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004bfe:	4b66      	ldr	r3, [pc, #408]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004c00:	68db      	ldr	r3, [r3, #12]
 8004c02:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6a1b      	ldr	r3, [r3, #32]
 8004c0a:	061b      	lsls	r3, r3, #24
 8004c0c:	4962      	ldr	r1, [pc, #392]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004c12:	e05f      	b.n	8004cd4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	69db      	ldr	r3, [r3, #28]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d042      	beq.n	8004ca2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004c1c:	4b5e      	ldr	r3, [pc, #376]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a5d      	ldr	r2, [pc, #372]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004c22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c28:	f7fc fc24 	bl	8001474 <HAL_GetTick>
 8004c2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004c2e:	e008      	b.n	8004c42 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004c30:	f7fc fc20 	bl	8001474 <HAL_GetTick>
 8004c34:	4602      	mov	r2, r0
 8004c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c38:	1ad3      	subs	r3, r2, r3
 8004c3a:	2b02      	cmp	r3, #2
 8004c3c:	d901      	bls.n	8004c42 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8004c3e:	2303      	movs	r3, #3
 8004c40:	e280      	b.n	8005144 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004c42:	4b55      	ldr	r3, [pc, #340]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d0f0      	beq.n	8004c30 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004c4e:	f7fc fc41 	bl	80014d4 <HAL_GetREVID>
 8004c52:	4603      	mov	r3, r0
 8004c54:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d817      	bhi.n	8004c8c <HAL_RCC_OscConfig+0x3ec>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6a1b      	ldr	r3, [r3, #32]
 8004c60:	2b20      	cmp	r3, #32
 8004c62:	d108      	bne.n	8004c76 <HAL_RCC_OscConfig+0x3d6>
 8004c64:	4b4c      	ldr	r3, [pc, #304]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004c6c:	4a4a      	ldr	r2, [pc, #296]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004c6e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004c72:	6053      	str	r3, [r2, #4]
 8004c74:	e02e      	b.n	8004cd4 <HAL_RCC_OscConfig+0x434>
 8004c76:	4b48      	ldr	r3, [pc, #288]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6a1b      	ldr	r3, [r3, #32]
 8004c82:	069b      	lsls	r3, r3, #26
 8004c84:	4944      	ldr	r1, [pc, #272]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004c86:	4313      	orrs	r3, r2
 8004c88:	604b      	str	r3, [r1, #4]
 8004c8a:	e023      	b.n	8004cd4 <HAL_RCC_OscConfig+0x434>
 8004c8c:	4b42      	ldr	r3, [pc, #264]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004c8e:	68db      	ldr	r3, [r3, #12]
 8004c90:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6a1b      	ldr	r3, [r3, #32]
 8004c98:	061b      	lsls	r3, r3, #24
 8004c9a:	493f      	ldr	r1, [pc, #252]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	60cb      	str	r3, [r1, #12]
 8004ca0:	e018      	b.n	8004cd4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004ca2:	4b3d      	ldr	r3, [pc, #244]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a3c      	ldr	r2, [pc, #240]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004ca8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cae:	f7fc fbe1 	bl	8001474 <HAL_GetTick>
 8004cb2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004cb4:	e008      	b.n	8004cc8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004cb6:	f7fc fbdd 	bl	8001474 <HAL_GetTick>
 8004cba:	4602      	mov	r2, r0
 8004cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cbe:	1ad3      	subs	r3, r2, r3
 8004cc0:	2b02      	cmp	r3, #2
 8004cc2:	d901      	bls.n	8004cc8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004cc4:	2303      	movs	r3, #3
 8004cc6:	e23d      	b.n	8005144 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004cc8:	4b33      	ldr	r3, [pc, #204]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d1f0      	bne.n	8004cb6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0308 	and.w	r3, r3, #8
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d036      	beq.n	8004d4e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	695b      	ldr	r3, [r3, #20]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d019      	beq.n	8004d1c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ce8:	4b2b      	ldr	r3, [pc, #172]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004cea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cec:	4a2a      	ldr	r2, [pc, #168]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004cee:	f043 0301 	orr.w	r3, r3, #1
 8004cf2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cf4:	f7fc fbbe 	bl	8001474 <HAL_GetTick>
 8004cf8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004cfa:	e008      	b.n	8004d0e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cfc:	f7fc fbba 	bl	8001474 <HAL_GetTick>
 8004d00:	4602      	mov	r2, r0
 8004d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d04:	1ad3      	subs	r3, r2, r3
 8004d06:	2b02      	cmp	r3, #2
 8004d08:	d901      	bls.n	8004d0e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	e21a      	b.n	8005144 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004d0e:	4b22      	ldr	r3, [pc, #136]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004d10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d12:	f003 0302 	and.w	r3, r3, #2
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d0f0      	beq.n	8004cfc <HAL_RCC_OscConfig+0x45c>
 8004d1a:	e018      	b.n	8004d4e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d1c:	4b1e      	ldr	r3, [pc, #120]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004d1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d20:	4a1d      	ldr	r2, [pc, #116]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004d22:	f023 0301 	bic.w	r3, r3, #1
 8004d26:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d28:	f7fc fba4 	bl	8001474 <HAL_GetTick>
 8004d2c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004d2e:	e008      	b.n	8004d42 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d30:	f7fc fba0 	bl	8001474 <HAL_GetTick>
 8004d34:	4602      	mov	r2, r0
 8004d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d38:	1ad3      	subs	r3, r2, r3
 8004d3a:	2b02      	cmp	r3, #2
 8004d3c:	d901      	bls.n	8004d42 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004d3e:	2303      	movs	r3, #3
 8004d40:	e200      	b.n	8005144 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004d42:	4b15      	ldr	r3, [pc, #84]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004d44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d46:	f003 0302 	and.w	r3, r3, #2
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d1f0      	bne.n	8004d30 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f003 0320 	and.w	r3, r3, #32
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d039      	beq.n	8004dce <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	699b      	ldr	r3, [r3, #24]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d01c      	beq.n	8004d9c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004d62:	4b0d      	ldr	r3, [pc, #52]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a0c      	ldr	r2, [pc, #48]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004d68:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004d6c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004d6e:	f7fc fb81 	bl	8001474 <HAL_GetTick>
 8004d72:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004d74:	e008      	b.n	8004d88 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d76:	f7fc fb7d 	bl	8001474 <HAL_GetTick>
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d7e:	1ad3      	subs	r3, r2, r3
 8004d80:	2b02      	cmp	r3, #2
 8004d82:	d901      	bls.n	8004d88 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004d84:	2303      	movs	r3, #3
 8004d86:	e1dd      	b.n	8005144 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004d88:	4b03      	ldr	r3, [pc, #12]	@ (8004d98 <HAL_RCC_OscConfig+0x4f8>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d0f0      	beq.n	8004d76 <HAL_RCC_OscConfig+0x4d6>
 8004d94:	e01b      	b.n	8004dce <HAL_RCC_OscConfig+0x52e>
 8004d96:	bf00      	nop
 8004d98:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004d9c:	4b9b      	ldr	r3, [pc, #620]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a9a      	ldr	r2, [pc, #616]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004da2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004da6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004da8:	f7fc fb64 	bl	8001474 <HAL_GetTick>
 8004dac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004dae:	e008      	b.n	8004dc2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004db0:	f7fc fb60 	bl	8001474 <HAL_GetTick>
 8004db4:	4602      	mov	r2, r0
 8004db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db8:	1ad3      	subs	r3, r2, r3
 8004dba:	2b02      	cmp	r3, #2
 8004dbc:	d901      	bls.n	8004dc2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8004dbe:	2303      	movs	r3, #3
 8004dc0:	e1c0      	b.n	8005144 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004dc2:	4b92      	ldr	r3, [pc, #584]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d1f0      	bne.n	8004db0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 0304 	and.w	r3, r3, #4
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	f000 8081 	beq.w	8004ede <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004ddc:	4b8c      	ldr	r3, [pc, #560]	@ (8005010 <HAL_RCC_OscConfig+0x770>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a8b      	ldr	r2, [pc, #556]	@ (8005010 <HAL_RCC_OscConfig+0x770>)
 8004de2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004de6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004de8:	f7fc fb44 	bl	8001474 <HAL_GetTick>
 8004dec:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004dee:	e008      	b.n	8004e02 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004df0:	f7fc fb40 	bl	8001474 <HAL_GetTick>
 8004df4:	4602      	mov	r2, r0
 8004df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004df8:	1ad3      	subs	r3, r2, r3
 8004dfa:	2b64      	cmp	r3, #100	@ 0x64
 8004dfc:	d901      	bls.n	8004e02 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	e1a0      	b.n	8005144 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004e02:	4b83      	ldr	r3, [pc, #524]	@ (8005010 <HAL_RCC_OscConfig+0x770>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d0f0      	beq.n	8004df0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	689b      	ldr	r3, [r3, #8]
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d106      	bne.n	8004e24 <HAL_RCC_OscConfig+0x584>
 8004e16:	4b7d      	ldr	r3, [pc, #500]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004e18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e1a:	4a7c      	ldr	r2, [pc, #496]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004e1c:	f043 0301 	orr.w	r3, r3, #1
 8004e20:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e22:	e02d      	b.n	8004e80 <HAL_RCC_OscConfig+0x5e0>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d10c      	bne.n	8004e46 <HAL_RCC_OscConfig+0x5a6>
 8004e2c:	4b77      	ldr	r3, [pc, #476]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004e2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e30:	4a76      	ldr	r2, [pc, #472]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004e32:	f023 0301 	bic.w	r3, r3, #1
 8004e36:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e38:	4b74      	ldr	r3, [pc, #464]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004e3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e3c:	4a73      	ldr	r2, [pc, #460]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004e3e:	f023 0304 	bic.w	r3, r3, #4
 8004e42:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e44:	e01c      	b.n	8004e80 <HAL_RCC_OscConfig+0x5e0>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	689b      	ldr	r3, [r3, #8]
 8004e4a:	2b05      	cmp	r3, #5
 8004e4c:	d10c      	bne.n	8004e68 <HAL_RCC_OscConfig+0x5c8>
 8004e4e:	4b6f      	ldr	r3, [pc, #444]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004e50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e52:	4a6e      	ldr	r2, [pc, #440]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004e54:	f043 0304 	orr.w	r3, r3, #4
 8004e58:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e5a:	4b6c      	ldr	r3, [pc, #432]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004e5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e5e:	4a6b      	ldr	r2, [pc, #428]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004e60:	f043 0301 	orr.w	r3, r3, #1
 8004e64:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e66:	e00b      	b.n	8004e80 <HAL_RCC_OscConfig+0x5e0>
 8004e68:	4b68      	ldr	r3, [pc, #416]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004e6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e6c:	4a67      	ldr	r2, [pc, #412]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004e6e:	f023 0301 	bic.w	r3, r3, #1
 8004e72:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e74:	4b65      	ldr	r3, [pc, #404]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004e76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e78:	4a64      	ldr	r2, [pc, #400]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004e7a:	f023 0304 	bic.w	r3, r3, #4
 8004e7e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d015      	beq.n	8004eb4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e88:	f7fc faf4 	bl	8001474 <HAL_GetTick>
 8004e8c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004e8e:	e00a      	b.n	8004ea6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e90:	f7fc faf0 	bl	8001474 <HAL_GetTick>
 8004e94:	4602      	mov	r2, r0
 8004e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e98:	1ad3      	subs	r3, r2, r3
 8004e9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d901      	bls.n	8004ea6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8004ea2:	2303      	movs	r3, #3
 8004ea4:	e14e      	b.n	8005144 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ea6:	4b59      	ldr	r3, [pc, #356]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004ea8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004eaa:	f003 0302 	and.w	r3, r3, #2
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d0ee      	beq.n	8004e90 <HAL_RCC_OscConfig+0x5f0>
 8004eb2:	e014      	b.n	8004ede <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eb4:	f7fc fade 	bl	8001474 <HAL_GetTick>
 8004eb8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004eba:	e00a      	b.n	8004ed2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ebc:	f7fc fada 	bl	8001474 <HAL_GetTick>
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ec4:	1ad3      	subs	r3, r2, r3
 8004ec6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d901      	bls.n	8004ed2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8004ece:	2303      	movs	r3, #3
 8004ed0:	e138      	b.n	8005144 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004ed2:	4b4e      	ldr	r3, [pc, #312]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004ed4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ed6:	f003 0302 	and.w	r3, r3, #2
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d1ee      	bne.n	8004ebc <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	f000 812d 	beq.w	8005142 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004ee8:	4b48      	ldr	r3, [pc, #288]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004eea:	691b      	ldr	r3, [r3, #16]
 8004eec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004ef0:	2b18      	cmp	r3, #24
 8004ef2:	f000 80bd 	beq.w	8005070 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004efa:	2b02      	cmp	r3, #2
 8004efc:	f040 809e 	bne.w	800503c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f00:	4b42      	ldr	r3, [pc, #264]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a41      	ldr	r2, [pc, #260]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004f06:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f0c:	f7fc fab2 	bl	8001474 <HAL_GetTick>
 8004f10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004f12:	e008      	b.n	8004f26 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f14:	f7fc faae 	bl	8001474 <HAL_GetTick>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	2b02      	cmp	r3, #2
 8004f20:	d901      	bls.n	8004f26 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	e10e      	b.n	8005144 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004f26:	4b39      	ldr	r3, [pc, #228]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d1f0      	bne.n	8004f14 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f32:	4b36      	ldr	r3, [pc, #216]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004f34:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004f36:	4b37      	ldr	r3, [pc, #220]	@ (8005014 <HAL_RCC_OscConfig+0x774>)
 8004f38:	4013      	ands	r3, r2
 8004f3a:	687a      	ldr	r2, [r7, #4]
 8004f3c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004f3e:	687a      	ldr	r2, [r7, #4]
 8004f40:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004f42:	0112      	lsls	r2, r2, #4
 8004f44:	430a      	orrs	r2, r1
 8004f46:	4931      	ldr	r1, [pc, #196]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	628b      	str	r3, [r1, #40]	@ 0x28
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f50:	3b01      	subs	r3, #1
 8004f52:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f5a:	3b01      	subs	r3, #1
 8004f5c:	025b      	lsls	r3, r3, #9
 8004f5e:	b29b      	uxth	r3, r3
 8004f60:	431a      	orrs	r2, r3
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f66:	3b01      	subs	r3, #1
 8004f68:	041b      	lsls	r3, r3, #16
 8004f6a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004f6e:	431a      	orrs	r2, r3
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f74:	3b01      	subs	r3, #1
 8004f76:	061b      	lsls	r3, r3, #24
 8004f78:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004f7c:	4923      	ldr	r1, [pc, #140]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004f82:	4b22      	ldr	r3, [pc, #136]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004f84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f86:	4a21      	ldr	r2, [pc, #132]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004f88:	f023 0301 	bic.w	r3, r3, #1
 8004f8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004f8e:	4b1f      	ldr	r3, [pc, #124]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004f90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f92:	4b21      	ldr	r3, [pc, #132]	@ (8005018 <HAL_RCC_OscConfig+0x778>)
 8004f94:	4013      	ands	r3, r2
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004f9a:	00d2      	lsls	r2, r2, #3
 8004f9c:	491b      	ldr	r1, [pc, #108]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004fa2:	4b1a      	ldr	r3, [pc, #104]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fa6:	f023 020c 	bic.w	r2, r3, #12
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fae:	4917      	ldr	r1, [pc, #92]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004fb4:	4b15      	ldr	r3, [pc, #84]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fb8:	f023 0202 	bic.w	r2, r3, #2
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fc0:	4912      	ldr	r1, [pc, #72]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004fc6:	4b11      	ldr	r3, [pc, #68]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fca:	4a10      	ldr	r2, [pc, #64]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004fcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fd0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fd2:	4b0e      	ldr	r3, [pc, #56]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004fd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fd6:	4a0d      	ldr	r2, [pc, #52]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004fd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004fdc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004fde:	4b0b      	ldr	r3, [pc, #44]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004fe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fe2:	4a0a      	ldr	r2, [pc, #40]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004fe4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004fe8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004fea:	4b08      	ldr	r3, [pc, #32]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004fec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fee:	4a07      	ldr	r2, [pc, #28]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004ff0:	f043 0301 	orr.w	r3, r3, #1
 8004ff4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ff6:	4b05      	ldr	r3, [pc, #20]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a04      	ldr	r2, [pc, #16]	@ (800500c <HAL_RCC_OscConfig+0x76c>)
 8004ffc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005000:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005002:	f7fc fa37 	bl	8001474 <HAL_GetTick>
 8005006:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005008:	e011      	b.n	800502e <HAL_RCC_OscConfig+0x78e>
 800500a:	bf00      	nop
 800500c:	58024400 	.word	0x58024400
 8005010:	58024800 	.word	0x58024800
 8005014:	fffffc0c 	.word	0xfffffc0c
 8005018:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800501c:	f7fc fa2a 	bl	8001474 <HAL_GetTick>
 8005020:	4602      	mov	r2, r0
 8005022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005024:	1ad3      	subs	r3, r2, r3
 8005026:	2b02      	cmp	r3, #2
 8005028:	d901      	bls.n	800502e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800502a:	2303      	movs	r3, #3
 800502c:	e08a      	b.n	8005144 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800502e:	4b47      	ldr	r3, [pc, #284]	@ (800514c <HAL_RCC_OscConfig+0x8ac>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005036:	2b00      	cmp	r3, #0
 8005038:	d0f0      	beq.n	800501c <HAL_RCC_OscConfig+0x77c>
 800503a:	e082      	b.n	8005142 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800503c:	4b43      	ldr	r3, [pc, #268]	@ (800514c <HAL_RCC_OscConfig+0x8ac>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4a42      	ldr	r2, [pc, #264]	@ (800514c <HAL_RCC_OscConfig+0x8ac>)
 8005042:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005046:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005048:	f7fc fa14 	bl	8001474 <HAL_GetTick>
 800504c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800504e:	e008      	b.n	8005062 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005050:	f7fc fa10 	bl	8001474 <HAL_GetTick>
 8005054:	4602      	mov	r2, r0
 8005056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	2b02      	cmp	r3, #2
 800505c:	d901      	bls.n	8005062 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800505e:	2303      	movs	r3, #3
 8005060:	e070      	b.n	8005144 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005062:	4b3a      	ldr	r3, [pc, #232]	@ (800514c <HAL_RCC_OscConfig+0x8ac>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800506a:	2b00      	cmp	r3, #0
 800506c:	d1f0      	bne.n	8005050 <HAL_RCC_OscConfig+0x7b0>
 800506e:	e068      	b.n	8005142 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005070:	4b36      	ldr	r3, [pc, #216]	@ (800514c <HAL_RCC_OscConfig+0x8ac>)
 8005072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005074:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005076:	4b35      	ldr	r3, [pc, #212]	@ (800514c <HAL_RCC_OscConfig+0x8ac>)
 8005078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800507a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005080:	2b01      	cmp	r3, #1
 8005082:	d031      	beq.n	80050e8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	f003 0203 	and.w	r2, r3, #3
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800508e:	429a      	cmp	r2, r3
 8005090:	d12a      	bne.n	80050e8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005092:	693b      	ldr	r3, [r7, #16]
 8005094:	091b      	lsrs	r3, r3, #4
 8005096:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800509e:	429a      	cmp	r2, r3
 80050a0:	d122      	bne.n	80050e8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ac:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80050ae:	429a      	cmp	r2, r3
 80050b0:	d11a      	bne.n	80050e8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	0a5b      	lsrs	r3, r3, #9
 80050b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050be:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d111      	bne.n	80050e8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	0c1b      	lsrs	r3, r3, #16
 80050c8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050d0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80050d2:	429a      	cmp	r2, r3
 80050d4:	d108      	bne.n	80050e8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	0e1b      	lsrs	r3, r3, #24
 80050da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050e2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80050e4:	429a      	cmp	r2, r3
 80050e6:	d001      	beq.n	80050ec <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e02b      	b.n	8005144 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80050ec:	4b17      	ldr	r3, [pc, #92]	@ (800514c <HAL_RCC_OscConfig+0x8ac>)
 80050ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050f0:	08db      	lsrs	r3, r3, #3
 80050f2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80050f6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050fc:	693a      	ldr	r2, [r7, #16]
 80050fe:	429a      	cmp	r2, r3
 8005100:	d01f      	beq.n	8005142 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005102:	4b12      	ldr	r3, [pc, #72]	@ (800514c <HAL_RCC_OscConfig+0x8ac>)
 8005104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005106:	4a11      	ldr	r2, [pc, #68]	@ (800514c <HAL_RCC_OscConfig+0x8ac>)
 8005108:	f023 0301 	bic.w	r3, r3, #1
 800510c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800510e:	f7fc f9b1 	bl	8001474 <HAL_GetTick>
 8005112:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005114:	bf00      	nop
 8005116:	f7fc f9ad 	bl	8001474 <HAL_GetTick>
 800511a:	4602      	mov	r2, r0
 800511c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800511e:	4293      	cmp	r3, r2
 8005120:	d0f9      	beq.n	8005116 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005122:	4b0a      	ldr	r3, [pc, #40]	@ (800514c <HAL_RCC_OscConfig+0x8ac>)
 8005124:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005126:	4b0a      	ldr	r3, [pc, #40]	@ (8005150 <HAL_RCC_OscConfig+0x8b0>)
 8005128:	4013      	ands	r3, r2
 800512a:	687a      	ldr	r2, [r7, #4]
 800512c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800512e:	00d2      	lsls	r2, r2, #3
 8005130:	4906      	ldr	r1, [pc, #24]	@ (800514c <HAL_RCC_OscConfig+0x8ac>)
 8005132:	4313      	orrs	r3, r2
 8005134:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005136:	4b05      	ldr	r3, [pc, #20]	@ (800514c <HAL_RCC_OscConfig+0x8ac>)
 8005138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800513a:	4a04      	ldr	r2, [pc, #16]	@ (800514c <HAL_RCC_OscConfig+0x8ac>)
 800513c:	f043 0301 	orr.w	r3, r3, #1
 8005140:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005142:	2300      	movs	r3, #0
}
 8005144:	4618      	mov	r0, r3
 8005146:	3730      	adds	r7, #48	@ 0x30
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}
 800514c:	58024400 	.word	0x58024400
 8005150:	ffff0007 	.word	0xffff0007

08005154 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b086      	sub	sp, #24
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
 800515c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d101      	bne.n	8005168 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	e19c      	b.n	80054a2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005168:	4b8a      	ldr	r3, [pc, #552]	@ (8005394 <HAL_RCC_ClockConfig+0x240>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f003 030f 	and.w	r3, r3, #15
 8005170:	683a      	ldr	r2, [r7, #0]
 8005172:	429a      	cmp	r2, r3
 8005174:	d910      	bls.n	8005198 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005176:	4b87      	ldr	r3, [pc, #540]	@ (8005394 <HAL_RCC_ClockConfig+0x240>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f023 020f 	bic.w	r2, r3, #15
 800517e:	4985      	ldr	r1, [pc, #532]	@ (8005394 <HAL_RCC_ClockConfig+0x240>)
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	4313      	orrs	r3, r2
 8005184:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005186:	4b83      	ldr	r3, [pc, #524]	@ (8005394 <HAL_RCC_ClockConfig+0x240>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f003 030f 	and.w	r3, r3, #15
 800518e:	683a      	ldr	r2, [r7, #0]
 8005190:	429a      	cmp	r2, r3
 8005192:	d001      	beq.n	8005198 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005194:	2301      	movs	r3, #1
 8005196:	e184      	b.n	80054a2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 0304 	and.w	r3, r3, #4
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d010      	beq.n	80051c6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	691a      	ldr	r2, [r3, #16]
 80051a8:	4b7b      	ldr	r3, [pc, #492]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 80051aa:	699b      	ldr	r3, [r3, #24]
 80051ac:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d908      	bls.n	80051c6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80051b4:	4b78      	ldr	r3, [pc, #480]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 80051b6:	699b      	ldr	r3, [r3, #24]
 80051b8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	691b      	ldr	r3, [r3, #16]
 80051c0:	4975      	ldr	r1, [pc, #468]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 80051c2:	4313      	orrs	r3, r2
 80051c4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 0308 	and.w	r3, r3, #8
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d010      	beq.n	80051f4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	695a      	ldr	r2, [r3, #20]
 80051d6:	4b70      	ldr	r3, [pc, #448]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 80051d8:	69db      	ldr	r3, [r3, #28]
 80051da:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80051de:	429a      	cmp	r2, r3
 80051e0:	d908      	bls.n	80051f4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80051e2:	4b6d      	ldr	r3, [pc, #436]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 80051e4:	69db      	ldr	r3, [r3, #28]
 80051e6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	695b      	ldr	r3, [r3, #20]
 80051ee:	496a      	ldr	r1, [pc, #424]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 80051f0:	4313      	orrs	r3, r2
 80051f2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 0310 	and.w	r3, r3, #16
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d010      	beq.n	8005222 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	699a      	ldr	r2, [r3, #24]
 8005204:	4b64      	ldr	r3, [pc, #400]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 8005206:	69db      	ldr	r3, [r3, #28]
 8005208:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800520c:	429a      	cmp	r2, r3
 800520e:	d908      	bls.n	8005222 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005210:	4b61      	ldr	r3, [pc, #388]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 8005212:	69db      	ldr	r3, [r3, #28]
 8005214:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	699b      	ldr	r3, [r3, #24]
 800521c:	495e      	ldr	r1, [pc, #376]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 800521e:	4313      	orrs	r3, r2
 8005220:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 0320 	and.w	r3, r3, #32
 800522a:	2b00      	cmp	r3, #0
 800522c:	d010      	beq.n	8005250 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	69da      	ldr	r2, [r3, #28]
 8005232:	4b59      	ldr	r3, [pc, #356]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 8005234:	6a1b      	ldr	r3, [r3, #32]
 8005236:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800523a:	429a      	cmp	r2, r3
 800523c:	d908      	bls.n	8005250 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800523e:	4b56      	ldr	r3, [pc, #344]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 8005240:	6a1b      	ldr	r3, [r3, #32]
 8005242:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	69db      	ldr	r3, [r3, #28]
 800524a:	4953      	ldr	r1, [pc, #332]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 800524c:	4313      	orrs	r3, r2
 800524e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f003 0302 	and.w	r3, r3, #2
 8005258:	2b00      	cmp	r3, #0
 800525a:	d010      	beq.n	800527e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	68da      	ldr	r2, [r3, #12]
 8005260:	4b4d      	ldr	r3, [pc, #308]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 8005262:	699b      	ldr	r3, [r3, #24]
 8005264:	f003 030f 	and.w	r3, r3, #15
 8005268:	429a      	cmp	r2, r3
 800526a:	d908      	bls.n	800527e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800526c:	4b4a      	ldr	r3, [pc, #296]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 800526e:	699b      	ldr	r3, [r3, #24]
 8005270:	f023 020f 	bic.w	r2, r3, #15
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	68db      	ldr	r3, [r3, #12]
 8005278:	4947      	ldr	r1, [pc, #284]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 800527a:	4313      	orrs	r3, r2
 800527c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f003 0301 	and.w	r3, r3, #1
 8005286:	2b00      	cmp	r3, #0
 8005288:	d055      	beq.n	8005336 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800528a:	4b43      	ldr	r3, [pc, #268]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 800528c:	699b      	ldr	r3, [r3, #24]
 800528e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	4940      	ldr	r1, [pc, #256]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 8005298:	4313      	orrs	r3, r2
 800529a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	2b02      	cmp	r3, #2
 80052a2:	d107      	bne.n	80052b4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80052a4:	4b3c      	ldr	r3, [pc, #240]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d121      	bne.n	80052f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80052b0:	2301      	movs	r3, #1
 80052b2:	e0f6      	b.n	80054a2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	2b03      	cmp	r3, #3
 80052ba:	d107      	bne.n	80052cc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80052bc:	4b36      	ldr	r3, [pc, #216]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d115      	bne.n	80052f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80052c8:	2301      	movs	r3, #1
 80052ca:	e0ea      	b.n	80054a2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d107      	bne.n	80052e4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80052d4:	4b30      	ldr	r3, [pc, #192]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d109      	bne.n	80052f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	e0de      	b.n	80054a2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80052e4:	4b2c      	ldr	r3, [pc, #176]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f003 0304 	and.w	r3, r3, #4
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d101      	bne.n	80052f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	e0d6      	b.n	80054a2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80052f4:	4b28      	ldr	r3, [pc, #160]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 80052f6:	691b      	ldr	r3, [r3, #16]
 80052f8:	f023 0207 	bic.w	r2, r3, #7
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	4925      	ldr	r1, [pc, #148]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 8005302:	4313      	orrs	r3, r2
 8005304:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005306:	f7fc f8b5 	bl	8001474 <HAL_GetTick>
 800530a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800530c:	e00a      	b.n	8005324 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800530e:	f7fc f8b1 	bl	8001474 <HAL_GetTick>
 8005312:	4602      	mov	r2, r0
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	1ad3      	subs	r3, r2, r3
 8005318:	f241 3288 	movw	r2, #5000	@ 0x1388
 800531c:	4293      	cmp	r3, r2
 800531e:	d901      	bls.n	8005324 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005320:	2303      	movs	r3, #3
 8005322:	e0be      	b.n	80054a2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005324:	4b1c      	ldr	r3, [pc, #112]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 8005326:	691b      	ldr	r3, [r3, #16]
 8005328:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	00db      	lsls	r3, r3, #3
 8005332:	429a      	cmp	r2, r3
 8005334:	d1eb      	bne.n	800530e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 0302 	and.w	r3, r3, #2
 800533e:	2b00      	cmp	r3, #0
 8005340:	d010      	beq.n	8005364 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	68da      	ldr	r2, [r3, #12]
 8005346:	4b14      	ldr	r3, [pc, #80]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 8005348:	699b      	ldr	r3, [r3, #24]
 800534a:	f003 030f 	and.w	r3, r3, #15
 800534e:	429a      	cmp	r2, r3
 8005350:	d208      	bcs.n	8005364 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005352:	4b11      	ldr	r3, [pc, #68]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 8005354:	699b      	ldr	r3, [r3, #24]
 8005356:	f023 020f 	bic.w	r2, r3, #15
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	68db      	ldr	r3, [r3, #12]
 800535e:	490e      	ldr	r1, [pc, #56]	@ (8005398 <HAL_RCC_ClockConfig+0x244>)
 8005360:	4313      	orrs	r3, r2
 8005362:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005364:	4b0b      	ldr	r3, [pc, #44]	@ (8005394 <HAL_RCC_ClockConfig+0x240>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f003 030f 	and.w	r3, r3, #15
 800536c:	683a      	ldr	r2, [r7, #0]
 800536e:	429a      	cmp	r2, r3
 8005370:	d214      	bcs.n	800539c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005372:	4b08      	ldr	r3, [pc, #32]	@ (8005394 <HAL_RCC_ClockConfig+0x240>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f023 020f 	bic.w	r2, r3, #15
 800537a:	4906      	ldr	r1, [pc, #24]	@ (8005394 <HAL_RCC_ClockConfig+0x240>)
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	4313      	orrs	r3, r2
 8005380:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005382:	4b04      	ldr	r3, [pc, #16]	@ (8005394 <HAL_RCC_ClockConfig+0x240>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 030f 	and.w	r3, r3, #15
 800538a:	683a      	ldr	r2, [r7, #0]
 800538c:	429a      	cmp	r2, r3
 800538e:	d005      	beq.n	800539c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005390:	2301      	movs	r3, #1
 8005392:	e086      	b.n	80054a2 <HAL_RCC_ClockConfig+0x34e>
 8005394:	52002000 	.word	0x52002000
 8005398:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 0304 	and.w	r3, r3, #4
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d010      	beq.n	80053ca <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	691a      	ldr	r2, [r3, #16]
 80053ac:	4b3f      	ldr	r3, [pc, #252]	@ (80054ac <HAL_RCC_ClockConfig+0x358>)
 80053ae:	699b      	ldr	r3, [r3, #24]
 80053b0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80053b4:	429a      	cmp	r2, r3
 80053b6:	d208      	bcs.n	80053ca <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80053b8:	4b3c      	ldr	r3, [pc, #240]	@ (80054ac <HAL_RCC_ClockConfig+0x358>)
 80053ba:	699b      	ldr	r3, [r3, #24]
 80053bc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	691b      	ldr	r3, [r3, #16]
 80053c4:	4939      	ldr	r1, [pc, #228]	@ (80054ac <HAL_RCC_ClockConfig+0x358>)
 80053c6:	4313      	orrs	r3, r2
 80053c8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f003 0308 	and.w	r3, r3, #8
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d010      	beq.n	80053f8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	695a      	ldr	r2, [r3, #20]
 80053da:	4b34      	ldr	r3, [pc, #208]	@ (80054ac <HAL_RCC_ClockConfig+0x358>)
 80053dc:	69db      	ldr	r3, [r3, #28]
 80053de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80053e2:	429a      	cmp	r2, r3
 80053e4:	d208      	bcs.n	80053f8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80053e6:	4b31      	ldr	r3, [pc, #196]	@ (80054ac <HAL_RCC_ClockConfig+0x358>)
 80053e8:	69db      	ldr	r3, [r3, #28]
 80053ea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	695b      	ldr	r3, [r3, #20]
 80053f2:	492e      	ldr	r1, [pc, #184]	@ (80054ac <HAL_RCC_ClockConfig+0x358>)
 80053f4:	4313      	orrs	r3, r2
 80053f6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f003 0310 	and.w	r3, r3, #16
 8005400:	2b00      	cmp	r3, #0
 8005402:	d010      	beq.n	8005426 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	699a      	ldr	r2, [r3, #24]
 8005408:	4b28      	ldr	r3, [pc, #160]	@ (80054ac <HAL_RCC_ClockConfig+0x358>)
 800540a:	69db      	ldr	r3, [r3, #28]
 800540c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005410:	429a      	cmp	r2, r3
 8005412:	d208      	bcs.n	8005426 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005414:	4b25      	ldr	r3, [pc, #148]	@ (80054ac <HAL_RCC_ClockConfig+0x358>)
 8005416:	69db      	ldr	r3, [r3, #28]
 8005418:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	699b      	ldr	r3, [r3, #24]
 8005420:	4922      	ldr	r1, [pc, #136]	@ (80054ac <HAL_RCC_ClockConfig+0x358>)
 8005422:	4313      	orrs	r3, r2
 8005424:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f003 0320 	and.w	r3, r3, #32
 800542e:	2b00      	cmp	r3, #0
 8005430:	d010      	beq.n	8005454 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	69da      	ldr	r2, [r3, #28]
 8005436:	4b1d      	ldr	r3, [pc, #116]	@ (80054ac <HAL_RCC_ClockConfig+0x358>)
 8005438:	6a1b      	ldr	r3, [r3, #32]
 800543a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800543e:	429a      	cmp	r2, r3
 8005440:	d208      	bcs.n	8005454 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005442:	4b1a      	ldr	r3, [pc, #104]	@ (80054ac <HAL_RCC_ClockConfig+0x358>)
 8005444:	6a1b      	ldr	r3, [r3, #32]
 8005446:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	69db      	ldr	r3, [r3, #28]
 800544e:	4917      	ldr	r1, [pc, #92]	@ (80054ac <HAL_RCC_ClockConfig+0x358>)
 8005450:	4313      	orrs	r3, r2
 8005452:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005454:	f000 f834 	bl	80054c0 <HAL_RCC_GetSysClockFreq>
 8005458:	4602      	mov	r2, r0
 800545a:	4b14      	ldr	r3, [pc, #80]	@ (80054ac <HAL_RCC_ClockConfig+0x358>)
 800545c:	699b      	ldr	r3, [r3, #24]
 800545e:	0a1b      	lsrs	r3, r3, #8
 8005460:	f003 030f 	and.w	r3, r3, #15
 8005464:	4912      	ldr	r1, [pc, #72]	@ (80054b0 <HAL_RCC_ClockConfig+0x35c>)
 8005466:	5ccb      	ldrb	r3, [r1, r3]
 8005468:	f003 031f 	and.w	r3, r3, #31
 800546c:	fa22 f303 	lsr.w	r3, r2, r3
 8005470:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005472:	4b0e      	ldr	r3, [pc, #56]	@ (80054ac <HAL_RCC_ClockConfig+0x358>)
 8005474:	699b      	ldr	r3, [r3, #24]
 8005476:	f003 030f 	and.w	r3, r3, #15
 800547a:	4a0d      	ldr	r2, [pc, #52]	@ (80054b0 <HAL_RCC_ClockConfig+0x35c>)
 800547c:	5cd3      	ldrb	r3, [r2, r3]
 800547e:	f003 031f 	and.w	r3, r3, #31
 8005482:	693a      	ldr	r2, [r7, #16]
 8005484:	fa22 f303 	lsr.w	r3, r2, r3
 8005488:	4a0a      	ldr	r2, [pc, #40]	@ (80054b4 <HAL_RCC_ClockConfig+0x360>)
 800548a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800548c:	4a0a      	ldr	r2, [pc, #40]	@ (80054b8 <HAL_RCC_ClockConfig+0x364>)
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005492:	4b0a      	ldr	r3, [pc, #40]	@ (80054bc <HAL_RCC_ClockConfig+0x368>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4618      	mov	r0, r3
 8005498:	f7fb ffa2 	bl	80013e0 <HAL_InitTick>
 800549c:	4603      	mov	r3, r0
 800549e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80054a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	3718      	adds	r7, #24
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bd80      	pop	{r7, pc}
 80054aa:	bf00      	nop
 80054ac:	58024400 	.word	0x58024400
 80054b0:	0800ed88 	.word	0x0800ed88
 80054b4:	24000040 	.word	0x24000040
 80054b8:	2400003c 	.word	0x2400003c
 80054bc:	24000044 	.word	0x24000044

080054c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b089      	sub	sp, #36	@ 0x24
 80054c4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80054c6:	4bb3      	ldr	r3, [pc, #716]	@ (8005794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80054c8:	691b      	ldr	r3, [r3, #16]
 80054ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80054ce:	2b18      	cmp	r3, #24
 80054d0:	f200 8155 	bhi.w	800577e <HAL_RCC_GetSysClockFreq+0x2be>
 80054d4:	a201      	add	r2, pc, #4	@ (adr r2, 80054dc <HAL_RCC_GetSysClockFreq+0x1c>)
 80054d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054da:	bf00      	nop
 80054dc:	08005541 	.word	0x08005541
 80054e0:	0800577f 	.word	0x0800577f
 80054e4:	0800577f 	.word	0x0800577f
 80054e8:	0800577f 	.word	0x0800577f
 80054ec:	0800577f 	.word	0x0800577f
 80054f0:	0800577f 	.word	0x0800577f
 80054f4:	0800577f 	.word	0x0800577f
 80054f8:	0800577f 	.word	0x0800577f
 80054fc:	08005567 	.word	0x08005567
 8005500:	0800577f 	.word	0x0800577f
 8005504:	0800577f 	.word	0x0800577f
 8005508:	0800577f 	.word	0x0800577f
 800550c:	0800577f 	.word	0x0800577f
 8005510:	0800577f 	.word	0x0800577f
 8005514:	0800577f 	.word	0x0800577f
 8005518:	0800577f 	.word	0x0800577f
 800551c:	0800556d 	.word	0x0800556d
 8005520:	0800577f 	.word	0x0800577f
 8005524:	0800577f 	.word	0x0800577f
 8005528:	0800577f 	.word	0x0800577f
 800552c:	0800577f 	.word	0x0800577f
 8005530:	0800577f 	.word	0x0800577f
 8005534:	0800577f 	.word	0x0800577f
 8005538:	0800577f 	.word	0x0800577f
 800553c:	08005573 	.word	0x08005573
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005540:	4b94      	ldr	r3, [pc, #592]	@ (8005794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f003 0320 	and.w	r3, r3, #32
 8005548:	2b00      	cmp	r3, #0
 800554a:	d009      	beq.n	8005560 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800554c:	4b91      	ldr	r3, [pc, #580]	@ (8005794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	08db      	lsrs	r3, r3, #3
 8005552:	f003 0303 	and.w	r3, r3, #3
 8005556:	4a90      	ldr	r2, [pc, #576]	@ (8005798 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005558:	fa22 f303 	lsr.w	r3, r2, r3
 800555c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800555e:	e111      	b.n	8005784 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005560:	4b8d      	ldr	r3, [pc, #564]	@ (8005798 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005562:	61bb      	str	r3, [r7, #24]
      break;
 8005564:	e10e      	b.n	8005784 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005566:	4b8d      	ldr	r3, [pc, #564]	@ (800579c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005568:	61bb      	str	r3, [r7, #24]
      break;
 800556a:	e10b      	b.n	8005784 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800556c:	4b8c      	ldr	r3, [pc, #560]	@ (80057a0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800556e:	61bb      	str	r3, [r7, #24]
      break;
 8005570:	e108      	b.n	8005784 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005572:	4b88      	ldr	r3, [pc, #544]	@ (8005794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005576:	f003 0303 	and.w	r3, r3, #3
 800557a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800557c:	4b85      	ldr	r3, [pc, #532]	@ (8005794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800557e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005580:	091b      	lsrs	r3, r3, #4
 8005582:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005586:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005588:	4b82      	ldr	r3, [pc, #520]	@ (8005794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800558a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800558c:	f003 0301 	and.w	r3, r3, #1
 8005590:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005592:	4b80      	ldr	r3, [pc, #512]	@ (8005794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005594:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005596:	08db      	lsrs	r3, r3, #3
 8005598:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800559c:	68fa      	ldr	r2, [r7, #12]
 800559e:	fb02 f303 	mul.w	r3, r2, r3
 80055a2:	ee07 3a90 	vmov	s15, r3
 80055a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055aa:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	f000 80e1 	beq.w	8005778 <HAL_RCC_GetSysClockFreq+0x2b8>
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	2b02      	cmp	r3, #2
 80055ba:	f000 8083 	beq.w	80056c4 <HAL_RCC_GetSysClockFreq+0x204>
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	2b02      	cmp	r3, #2
 80055c2:	f200 80a1 	bhi.w	8005708 <HAL_RCC_GetSysClockFreq+0x248>
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d003      	beq.n	80055d4 <HAL_RCC_GetSysClockFreq+0x114>
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	2b01      	cmp	r3, #1
 80055d0:	d056      	beq.n	8005680 <HAL_RCC_GetSysClockFreq+0x1c0>
 80055d2:	e099      	b.n	8005708 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80055d4:	4b6f      	ldr	r3, [pc, #444]	@ (8005794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 0320 	and.w	r3, r3, #32
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d02d      	beq.n	800563c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80055e0:	4b6c      	ldr	r3, [pc, #432]	@ (8005794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	08db      	lsrs	r3, r3, #3
 80055e6:	f003 0303 	and.w	r3, r3, #3
 80055ea:	4a6b      	ldr	r2, [pc, #428]	@ (8005798 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80055ec:	fa22 f303 	lsr.w	r3, r2, r3
 80055f0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	ee07 3a90 	vmov	s15, r3
 80055f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	ee07 3a90 	vmov	s15, r3
 8005602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005606:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800560a:	4b62      	ldr	r3, [pc, #392]	@ (8005794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800560c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800560e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005612:	ee07 3a90 	vmov	s15, r3
 8005616:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800561a:	ed97 6a02 	vldr	s12, [r7, #8]
 800561e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80057a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005622:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005626:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800562a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800562e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005632:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005636:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800563a:	e087      	b.n	800574c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800563c:	693b      	ldr	r3, [r7, #16]
 800563e:	ee07 3a90 	vmov	s15, r3
 8005642:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005646:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80057a8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800564a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800564e:	4b51      	ldr	r3, [pc, #324]	@ (8005794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005652:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005656:	ee07 3a90 	vmov	s15, r3
 800565a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800565e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005662:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80057a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005666:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800566a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800566e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005672:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005676:	ee67 7a27 	vmul.f32	s15, s14, s15
 800567a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800567e:	e065      	b.n	800574c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	ee07 3a90 	vmov	s15, r3
 8005686:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800568a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80057ac <HAL_RCC_GetSysClockFreq+0x2ec>
 800568e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005692:	4b40      	ldr	r3, [pc, #256]	@ (8005794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005696:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800569a:	ee07 3a90 	vmov	s15, r3
 800569e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80056a6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80057a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80056aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056be:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80056c2:	e043      	b.n	800574c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	ee07 3a90 	vmov	s15, r3
 80056ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056ce:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80057b0 <HAL_RCC_GetSysClockFreq+0x2f0>
 80056d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056d6:	4b2f      	ldr	r3, [pc, #188]	@ (8005794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80056d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056de:	ee07 3a90 	vmov	s15, r3
 80056e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80056ea:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80057a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80056ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005702:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005706:	e021      	b.n	800574c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	ee07 3a90 	vmov	s15, r3
 800570e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005712:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80057ac <HAL_RCC_GetSysClockFreq+0x2ec>
 8005716:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800571a:	4b1e      	ldr	r3, [pc, #120]	@ (8005794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800571c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800571e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005722:	ee07 3a90 	vmov	s15, r3
 8005726:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800572a:	ed97 6a02 	vldr	s12, [r7, #8]
 800572e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80057a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005732:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005736:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800573a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800573e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005742:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005746:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800574a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800574c:	4b11      	ldr	r3, [pc, #68]	@ (8005794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800574e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005750:	0a5b      	lsrs	r3, r3, #9
 8005752:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005756:	3301      	adds	r3, #1
 8005758:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	ee07 3a90 	vmov	s15, r3
 8005760:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005764:	edd7 6a07 	vldr	s13, [r7, #28]
 8005768:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800576c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005770:	ee17 3a90 	vmov	r3, s15
 8005774:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005776:	e005      	b.n	8005784 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005778:	2300      	movs	r3, #0
 800577a:	61bb      	str	r3, [r7, #24]
      break;
 800577c:	e002      	b.n	8005784 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800577e:	4b07      	ldr	r3, [pc, #28]	@ (800579c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005780:	61bb      	str	r3, [r7, #24]
      break;
 8005782:	bf00      	nop
  }

  return sysclockfreq;
 8005784:	69bb      	ldr	r3, [r7, #24]
}
 8005786:	4618      	mov	r0, r3
 8005788:	3724      	adds	r7, #36	@ 0x24
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr
 8005792:	bf00      	nop
 8005794:	58024400 	.word	0x58024400
 8005798:	03d09000 	.word	0x03d09000
 800579c:	003d0900 	.word	0x003d0900
 80057a0:	018cba80 	.word	0x018cba80
 80057a4:	46000000 	.word	0x46000000
 80057a8:	4c742400 	.word	0x4c742400
 80057ac:	4a742400 	.word	0x4a742400
 80057b0:	4bc65d40 	.word	0x4bc65d40

080057b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b082      	sub	sp, #8
 80057b8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80057ba:	f7ff fe81 	bl	80054c0 <HAL_RCC_GetSysClockFreq>
 80057be:	4602      	mov	r2, r0
 80057c0:	4b10      	ldr	r3, [pc, #64]	@ (8005804 <HAL_RCC_GetHCLKFreq+0x50>)
 80057c2:	699b      	ldr	r3, [r3, #24]
 80057c4:	0a1b      	lsrs	r3, r3, #8
 80057c6:	f003 030f 	and.w	r3, r3, #15
 80057ca:	490f      	ldr	r1, [pc, #60]	@ (8005808 <HAL_RCC_GetHCLKFreq+0x54>)
 80057cc:	5ccb      	ldrb	r3, [r1, r3]
 80057ce:	f003 031f 	and.w	r3, r3, #31
 80057d2:	fa22 f303 	lsr.w	r3, r2, r3
 80057d6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80057d8:	4b0a      	ldr	r3, [pc, #40]	@ (8005804 <HAL_RCC_GetHCLKFreq+0x50>)
 80057da:	699b      	ldr	r3, [r3, #24]
 80057dc:	f003 030f 	and.w	r3, r3, #15
 80057e0:	4a09      	ldr	r2, [pc, #36]	@ (8005808 <HAL_RCC_GetHCLKFreq+0x54>)
 80057e2:	5cd3      	ldrb	r3, [r2, r3]
 80057e4:	f003 031f 	and.w	r3, r3, #31
 80057e8:	687a      	ldr	r2, [r7, #4]
 80057ea:	fa22 f303 	lsr.w	r3, r2, r3
 80057ee:	4a07      	ldr	r2, [pc, #28]	@ (800580c <HAL_RCC_GetHCLKFreq+0x58>)
 80057f0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80057f2:	4a07      	ldr	r2, [pc, #28]	@ (8005810 <HAL_RCC_GetHCLKFreq+0x5c>)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80057f8:	4b04      	ldr	r3, [pc, #16]	@ (800580c <HAL_RCC_GetHCLKFreq+0x58>)
 80057fa:	681b      	ldr	r3, [r3, #0]
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3708      	adds	r7, #8
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}
 8005804:	58024400 	.word	0x58024400
 8005808:	0800ed88 	.word	0x0800ed88
 800580c:	24000040 	.word	0x24000040
 8005810:	2400003c 	.word	0x2400003c

08005814 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005818:	f7ff ffcc 	bl	80057b4 <HAL_RCC_GetHCLKFreq>
 800581c:	4602      	mov	r2, r0
 800581e:	4b06      	ldr	r3, [pc, #24]	@ (8005838 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005820:	69db      	ldr	r3, [r3, #28]
 8005822:	091b      	lsrs	r3, r3, #4
 8005824:	f003 0307 	and.w	r3, r3, #7
 8005828:	4904      	ldr	r1, [pc, #16]	@ (800583c <HAL_RCC_GetPCLK1Freq+0x28>)
 800582a:	5ccb      	ldrb	r3, [r1, r3]
 800582c:	f003 031f 	and.w	r3, r3, #31
 8005830:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005834:	4618      	mov	r0, r3
 8005836:	bd80      	pop	{r7, pc}
 8005838:	58024400 	.word	0x58024400
 800583c:	0800ed88 	.word	0x0800ed88

08005840 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005840:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005844:	b0ca      	sub	sp, #296	@ 0x128
 8005846:	af00      	add	r7, sp, #0
 8005848:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800584c:	2300      	movs	r3, #0
 800584e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005852:	2300      	movs	r3, #0
 8005854:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005858:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800585c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005860:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005864:	2500      	movs	r5, #0
 8005866:	ea54 0305 	orrs.w	r3, r4, r5
 800586a:	d049      	beq.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800586c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005870:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005872:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005876:	d02f      	beq.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8005878:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800587c:	d828      	bhi.n	80058d0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800587e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005882:	d01a      	beq.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005884:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005888:	d822      	bhi.n	80058d0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800588a:	2b00      	cmp	r3, #0
 800588c:	d003      	beq.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800588e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005892:	d007      	beq.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005894:	e01c      	b.n	80058d0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005896:	4bb8      	ldr	r3, [pc, #736]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005898:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800589a:	4ab7      	ldr	r2, [pc, #732]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800589c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80058a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80058a2:	e01a      	b.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80058a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058a8:	3308      	adds	r3, #8
 80058aa:	2102      	movs	r1, #2
 80058ac:	4618      	mov	r0, r3
 80058ae:	f002 fb61 	bl	8007f74 <RCCEx_PLL2_Config>
 80058b2:	4603      	mov	r3, r0
 80058b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80058b8:	e00f      	b.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80058ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058be:	3328      	adds	r3, #40	@ 0x28
 80058c0:	2102      	movs	r1, #2
 80058c2:	4618      	mov	r0, r3
 80058c4:	f002 fc08 	bl	80080d8 <RCCEx_PLL3_Config>
 80058c8:	4603      	mov	r3, r0
 80058ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80058ce:	e004      	b.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80058d6:	e000      	b.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80058d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d10a      	bne.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80058e2:	4ba5      	ldr	r3, [pc, #660]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80058e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058e6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80058ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80058f0:	4aa1      	ldr	r2, [pc, #644]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80058f2:	430b      	orrs	r3, r1
 80058f4:	6513      	str	r3, [r2, #80]	@ 0x50
 80058f6:	e003      	b.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005908:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800590c:	f04f 0900 	mov.w	r9, #0
 8005910:	ea58 0309 	orrs.w	r3, r8, r9
 8005914:	d047      	beq.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8005916:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800591a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800591c:	2b04      	cmp	r3, #4
 800591e:	d82a      	bhi.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005920:	a201      	add	r2, pc, #4	@ (adr r2, 8005928 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005926:	bf00      	nop
 8005928:	0800593d 	.word	0x0800593d
 800592c:	0800594b 	.word	0x0800594b
 8005930:	08005961 	.word	0x08005961
 8005934:	0800597f 	.word	0x0800597f
 8005938:	0800597f 	.word	0x0800597f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800593c:	4b8e      	ldr	r3, [pc, #568]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800593e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005940:	4a8d      	ldr	r2, [pc, #564]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005942:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005946:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005948:	e01a      	b.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800594a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800594e:	3308      	adds	r3, #8
 8005950:	2100      	movs	r1, #0
 8005952:	4618      	mov	r0, r3
 8005954:	f002 fb0e 	bl	8007f74 <RCCEx_PLL2_Config>
 8005958:	4603      	mov	r3, r0
 800595a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800595e:	e00f      	b.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005960:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005964:	3328      	adds	r3, #40	@ 0x28
 8005966:	2100      	movs	r1, #0
 8005968:	4618      	mov	r0, r3
 800596a:	f002 fbb5 	bl	80080d8 <RCCEx_PLL3_Config>
 800596e:	4603      	mov	r3, r0
 8005970:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005974:	e004      	b.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800597c:	e000      	b.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800597e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005980:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005984:	2b00      	cmp	r3, #0
 8005986:	d10a      	bne.n	800599e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005988:	4b7b      	ldr	r3, [pc, #492]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800598a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800598c:	f023 0107 	bic.w	r1, r3, #7
 8005990:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005994:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005996:	4a78      	ldr	r2, [pc, #480]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005998:	430b      	orrs	r3, r1
 800599a:	6513      	str	r3, [r2, #80]	@ 0x50
 800599c:	e003      	b.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800599e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80059a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ae:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80059b2:	f04f 0b00 	mov.w	fp, #0
 80059b6:	ea5a 030b 	orrs.w	r3, sl, fp
 80059ba:	d04c      	beq.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80059bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059c6:	d030      	beq.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80059c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059cc:	d829      	bhi.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80059ce:	2bc0      	cmp	r3, #192	@ 0xc0
 80059d0:	d02d      	beq.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80059d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80059d4:	d825      	bhi.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80059d6:	2b80      	cmp	r3, #128	@ 0x80
 80059d8:	d018      	beq.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80059da:	2b80      	cmp	r3, #128	@ 0x80
 80059dc:	d821      	bhi.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d002      	beq.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80059e2:	2b40      	cmp	r3, #64	@ 0x40
 80059e4:	d007      	beq.n	80059f6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80059e6:	e01c      	b.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059e8:	4b63      	ldr	r3, [pc, #396]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80059ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ec:	4a62      	ldr	r2, [pc, #392]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80059ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80059f4:	e01c      	b.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80059f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059fa:	3308      	adds	r3, #8
 80059fc:	2100      	movs	r1, #0
 80059fe:	4618      	mov	r0, r3
 8005a00:	f002 fab8 	bl	8007f74 <RCCEx_PLL2_Config>
 8005a04:	4603      	mov	r3, r0
 8005a06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005a0a:	e011      	b.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005a0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a10:	3328      	adds	r3, #40	@ 0x28
 8005a12:	2100      	movs	r1, #0
 8005a14:	4618      	mov	r0, r3
 8005a16:	f002 fb5f 	bl	80080d8 <RCCEx_PLL3_Config>
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005a20:	e006      	b.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a28:	e002      	b.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005a2a:	bf00      	nop
 8005a2c:	e000      	b.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005a2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d10a      	bne.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005a38:	4b4f      	ldr	r3, [pc, #316]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005a3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a3c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005a40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a46:	4a4c      	ldr	r2, [pc, #304]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005a48:	430b      	orrs	r3, r1
 8005a4a:	6513      	str	r3, [r2, #80]	@ 0x50
 8005a4c:	e003      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a5e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005a62:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005a66:	2300      	movs	r3, #0
 8005a68:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005a6c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8005a70:	460b      	mov	r3, r1
 8005a72:	4313      	orrs	r3, r2
 8005a74:	d053      	beq.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8005a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a7a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005a7e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005a82:	d035      	beq.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005a84:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005a88:	d82e      	bhi.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005a8a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005a8e:	d031      	beq.n	8005af4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8005a90:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005a94:	d828      	bhi.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005a96:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a9a:	d01a      	beq.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8005a9c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005aa0:	d822      	bhi.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d003      	beq.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8005aa6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005aaa:	d007      	beq.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8005aac:	e01c      	b.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005aae:	4b32      	ldr	r3, [pc, #200]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ab2:	4a31      	ldr	r2, [pc, #196]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005ab4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ab8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005aba:	e01c      	b.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005abc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ac0:	3308      	adds	r3, #8
 8005ac2:	2100      	movs	r1, #0
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	f002 fa55 	bl	8007f74 <RCCEx_PLL2_Config>
 8005aca:	4603      	mov	r3, r0
 8005acc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005ad0:	e011      	b.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ad6:	3328      	adds	r3, #40	@ 0x28
 8005ad8:	2100      	movs	r1, #0
 8005ada:	4618      	mov	r0, r3
 8005adc:	f002 fafc 	bl	80080d8 <RCCEx_PLL3_Config>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005ae6:	e006      	b.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005aee:	e002      	b.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005af0:	bf00      	nop
 8005af2:	e000      	b.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005af4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005af6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d10b      	bne.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005afe:	4b1e      	ldr	r3, [pc, #120]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b02:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005b06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b0a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005b0e:	4a1a      	ldr	r2, [pc, #104]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005b10:	430b      	orrs	r3, r1
 8005b12:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b14:	e003      	b.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b1a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005b1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b26:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005b2a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005b2e:	2300      	movs	r3, #0
 8005b30:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005b34:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005b38:	460b      	mov	r3, r1
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	d056      	beq.n	8005bec <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8005b3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b42:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005b46:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005b4a:	d038      	beq.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005b4c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005b50:	d831      	bhi.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005b52:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005b56:	d034      	beq.n	8005bc2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8005b58:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005b5c:	d82b      	bhi.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005b5e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005b62:	d01d      	beq.n	8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005b64:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005b68:	d825      	bhi.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d006      	beq.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8005b6e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005b72:	d00a      	beq.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005b74:	e01f      	b.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005b76:	bf00      	nop
 8005b78:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b7c:	4ba2      	ldr	r3, [pc, #648]	@ (8005e08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b80:	4aa1      	ldr	r2, [pc, #644]	@ (8005e08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005b82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b86:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005b88:	e01c      	b.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b8e:	3308      	adds	r3, #8
 8005b90:	2100      	movs	r1, #0
 8005b92:	4618      	mov	r0, r3
 8005b94:	f002 f9ee 	bl	8007f74 <RCCEx_PLL2_Config>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005b9e:	e011      	b.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005ba0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ba4:	3328      	adds	r3, #40	@ 0x28
 8005ba6:	2100      	movs	r1, #0
 8005ba8:	4618      	mov	r0, r3
 8005baa:	f002 fa95 	bl	80080d8 <RCCEx_PLL3_Config>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005bb4:	e006      	b.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005bbc:	e002      	b.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005bbe:	bf00      	nop
 8005bc0:	e000      	b.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005bc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d10b      	bne.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005bcc:	4b8e      	ldr	r3, [pc, #568]	@ (8005e08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005bce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bd0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005bd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bd8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005bdc:	4a8a      	ldr	r2, [pc, #552]	@ (8005e08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005bde:	430b      	orrs	r3, r1
 8005be0:	6593      	str	r3, [r2, #88]	@ 0x58
 8005be2:	e003      	b.n	8005bec <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005be4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005be8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005bec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bf4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005bf8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005c02:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005c06:	460b      	mov	r3, r1
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	d03a      	beq.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8005c0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c12:	2b30      	cmp	r3, #48	@ 0x30
 8005c14:	d01f      	beq.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8005c16:	2b30      	cmp	r3, #48	@ 0x30
 8005c18:	d819      	bhi.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005c1a:	2b20      	cmp	r3, #32
 8005c1c:	d00c      	beq.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8005c1e:	2b20      	cmp	r3, #32
 8005c20:	d815      	bhi.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d019      	beq.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005c26:	2b10      	cmp	r3, #16
 8005c28:	d111      	bne.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c2a:	4b77      	ldr	r3, [pc, #476]	@ (8005e08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c2e:	4a76      	ldr	r2, [pc, #472]	@ (8005e08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c34:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005c36:	e011      	b.n	8005c5c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005c38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c3c:	3308      	adds	r3, #8
 8005c3e:	2102      	movs	r1, #2
 8005c40:	4618      	mov	r0, r3
 8005c42:	f002 f997 	bl	8007f74 <RCCEx_PLL2_Config>
 8005c46:	4603      	mov	r3, r0
 8005c48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005c4c:	e006      	b.n	8005c5c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c54:	e002      	b.n	8005c5c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005c56:	bf00      	nop
 8005c58:	e000      	b.n	8005c5c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005c5a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d10a      	bne.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005c64:	4b68      	ldr	r3, [pc, #416]	@ (8005e08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c68:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005c6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c72:	4a65      	ldr	r2, [pc, #404]	@ (8005e08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c74:	430b      	orrs	r3, r1
 8005c76:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005c78:	e003      	b.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005c82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c8a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005c8e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005c92:	2300      	movs	r3, #0
 8005c94:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005c98:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005c9c:	460b      	mov	r3, r1
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	d051      	beq.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8005ca2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ca6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ca8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005cac:	d035      	beq.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8005cae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005cb2:	d82e      	bhi.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005cb4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005cb8:	d031      	beq.n	8005d1e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8005cba:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005cbe:	d828      	bhi.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005cc0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005cc4:	d01a      	beq.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8005cc6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005cca:	d822      	bhi.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d003      	beq.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8005cd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cd4:	d007      	beq.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8005cd6:	e01c      	b.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005cd8:	4b4b      	ldr	r3, [pc, #300]	@ (8005e08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005cda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cdc:	4a4a      	ldr	r2, [pc, #296]	@ (8005e08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005cde:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ce2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005ce4:	e01c      	b.n	8005d20 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ce6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cea:	3308      	adds	r3, #8
 8005cec:	2100      	movs	r1, #0
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f002 f940 	bl	8007f74 <RCCEx_PLL2_Config>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005cfa:	e011      	b.n	8005d20 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005cfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d00:	3328      	adds	r3, #40	@ 0x28
 8005d02:	2100      	movs	r1, #0
 8005d04:	4618      	mov	r0, r3
 8005d06:	f002 f9e7 	bl	80080d8 <RCCEx_PLL3_Config>
 8005d0a:	4603      	mov	r3, r0
 8005d0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005d10:	e006      	b.n	8005d20 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d18:	e002      	b.n	8005d20 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005d1a:	bf00      	nop
 8005d1c:	e000      	b.n	8005d20 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005d1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d10a      	bne.n	8005d3e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005d28:	4b37      	ldr	r3, [pc, #220]	@ (8005e08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005d2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d2c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005d30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d36:	4a34      	ldr	r2, [pc, #208]	@ (8005e08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005d38:	430b      	orrs	r3, r1
 8005d3a:	6513      	str	r3, [r2, #80]	@ 0x50
 8005d3c:	e003      	b.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005d46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d4e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005d52:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005d56:	2300      	movs	r3, #0
 8005d58:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005d5c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005d60:	460b      	mov	r3, r1
 8005d62:	4313      	orrs	r3, r2
 8005d64:	d056      	beq.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005d66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005d70:	d033      	beq.n	8005dda <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8005d72:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005d76:	d82c      	bhi.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005d78:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005d7c:	d02f      	beq.n	8005dde <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8005d7e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005d82:	d826      	bhi.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005d84:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005d88:	d02b      	beq.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8005d8a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005d8e:	d820      	bhi.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005d90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d94:	d012      	beq.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8005d96:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d9a:	d81a      	bhi.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d022      	beq.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8005da0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005da4:	d115      	bne.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005daa:	3308      	adds	r3, #8
 8005dac:	2101      	movs	r1, #1
 8005dae:	4618      	mov	r0, r3
 8005db0:	f002 f8e0 	bl	8007f74 <RCCEx_PLL2_Config>
 8005db4:	4603      	mov	r3, r0
 8005db6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005dba:	e015      	b.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005dbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dc0:	3328      	adds	r3, #40	@ 0x28
 8005dc2:	2101      	movs	r1, #1
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	f002 f987 	bl	80080d8 <RCCEx_PLL3_Config>
 8005dca:	4603      	mov	r3, r0
 8005dcc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005dd0:	e00a      	b.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005dd8:	e006      	b.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005dda:	bf00      	nop
 8005ddc:	e004      	b.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005dde:	bf00      	nop
 8005de0:	e002      	b.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005de2:	bf00      	nop
 8005de4:	e000      	b.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005de6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005de8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d10d      	bne.n	8005e0c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005df0:	4b05      	ldr	r3, [pc, #20]	@ (8005e08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005df2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005df4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005df8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dfc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005dfe:	4a02      	ldr	r2, [pc, #8]	@ (8005e08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005e00:	430b      	orrs	r3, r1
 8005e02:	6513      	str	r3, [r2, #80]	@ 0x50
 8005e04:	e006      	b.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005e06:	bf00      	nop
 8005e08:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e10:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005e14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e1c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005e20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005e24:	2300      	movs	r3, #0
 8005e26:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005e2a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005e2e:	460b      	mov	r3, r1
 8005e30:	4313      	orrs	r3, r2
 8005e32:	d055      	beq.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005e34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e38:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005e3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e40:	d033      	beq.n	8005eaa <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005e42:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e46:	d82c      	bhi.n	8005ea2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005e48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e4c:	d02f      	beq.n	8005eae <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8005e4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e52:	d826      	bhi.n	8005ea2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005e54:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005e58:	d02b      	beq.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8005e5a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005e5e:	d820      	bhi.n	8005ea2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005e60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e64:	d012      	beq.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005e66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e6a:	d81a      	bhi.n	8005ea2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d022      	beq.n	8005eb6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8005e70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e74:	d115      	bne.n	8005ea2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005e76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e7a:	3308      	adds	r3, #8
 8005e7c:	2101      	movs	r1, #1
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f002 f878 	bl	8007f74 <RCCEx_PLL2_Config>
 8005e84:	4603      	mov	r3, r0
 8005e86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005e8a:	e015      	b.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005e8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e90:	3328      	adds	r3, #40	@ 0x28
 8005e92:	2101      	movs	r1, #1
 8005e94:	4618      	mov	r0, r3
 8005e96:	f002 f91f 	bl	80080d8 <RCCEx_PLL3_Config>
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005ea0:	e00a      	b.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005ea8:	e006      	b.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005eaa:	bf00      	nop
 8005eac:	e004      	b.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005eae:	bf00      	nop
 8005eb0:	e002      	b.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005eb2:	bf00      	nop
 8005eb4:	e000      	b.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005eb6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005eb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d10b      	bne.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005ec0:	4ba3      	ldr	r3, [pc, #652]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005ec2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ec4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005ec8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ecc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005ed0:	4a9f      	ldr	r2, [pc, #636]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005ed2:	430b      	orrs	r3, r1
 8005ed4:	6593      	str	r3, [r2, #88]	@ 0x58
 8005ed6:	e003      	b.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ed8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005edc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005ee0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005eec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005ef6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005efa:	460b      	mov	r3, r1
 8005efc:	4313      	orrs	r3, r2
 8005efe:	d037      	beq.n	8005f70 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005f00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f0a:	d00e      	beq.n	8005f2a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005f0c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f10:	d816      	bhi.n	8005f40 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d018      	beq.n	8005f48 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8005f16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f1a:	d111      	bne.n	8005f40 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f1c:	4b8c      	ldr	r3, [pc, #560]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f20:	4a8b      	ldr	r2, [pc, #556]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005f28:	e00f      	b.n	8005f4a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005f2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f2e:	3308      	adds	r3, #8
 8005f30:	2101      	movs	r1, #1
 8005f32:	4618      	mov	r0, r3
 8005f34:	f002 f81e 	bl	8007f74 <RCCEx_PLL2_Config>
 8005f38:	4603      	mov	r3, r0
 8005f3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005f3e:	e004      	b.n	8005f4a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f40:	2301      	movs	r3, #1
 8005f42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f46:	e000      	b.n	8005f4a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005f48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d10a      	bne.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005f52:	4b7f      	ldr	r3, [pc, #508]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f56:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005f5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f60:	4a7b      	ldr	r2, [pc, #492]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f62:	430b      	orrs	r3, r1
 8005f64:	6513      	str	r3, [r2, #80]	@ 0x50
 8005f66:	e003      	b.n	8005f70 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f6c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005f70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f78:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005f7c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005f80:	2300      	movs	r3, #0
 8005f82:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005f86:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005f8a:	460b      	mov	r3, r1
 8005f8c:	4313      	orrs	r3, r2
 8005f8e:	d039      	beq.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005f90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f96:	2b03      	cmp	r3, #3
 8005f98:	d81c      	bhi.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8005f9a:	a201      	add	r2, pc, #4	@ (adr r2, 8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005f9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fa0:	08005fdd 	.word	0x08005fdd
 8005fa4:	08005fb1 	.word	0x08005fb1
 8005fa8:	08005fbf 	.word	0x08005fbf
 8005fac:	08005fdd 	.word	0x08005fdd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005fb0:	4b67      	ldr	r3, [pc, #412]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fb4:	4a66      	ldr	r2, [pc, #408]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005fb6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005fba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005fbc:	e00f      	b.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005fbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fc2:	3308      	adds	r3, #8
 8005fc4:	2102      	movs	r1, #2
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f001 ffd4 	bl	8007f74 <RCCEx_PLL2_Config>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005fd2:	e004      	b.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005fda:	e000      	b.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8005fdc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005fde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d10a      	bne.n	8005ffc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005fe6:	4b5a      	ldr	r3, [pc, #360]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005fe8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fea:	f023 0103 	bic.w	r1, r3, #3
 8005fee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ff2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ff4:	4a56      	ldr	r2, [pc, #344]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005ff6:	430b      	orrs	r3, r1
 8005ff8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005ffa:	e003      	b.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ffc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006000:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006004:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800600c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006010:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006014:	2300      	movs	r3, #0
 8006016:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800601a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800601e:	460b      	mov	r3, r1
 8006020:	4313      	orrs	r3, r2
 8006022:	f000 809f 	beq.w	8006164 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006026:	4b4b      	ldr	r3, [pc, #300]	@ (8006154 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a4a      	ldr	r2, [pc, #296]	@ (8006154 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800602c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006030:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006032:	f7fb fa1f 	bl	8001474 <HAL_GetTick>
 8006036:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800603a:	e00b      	b.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800603c:	f7fb fa1a 	bl	8001474 <HAL_GetTick>
 8006040:	4602      	mov	r2, r0
 8006042:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006046:	1ad3      	subs	r3, r2, r3
 8006048:	2b64      	cmp	r3, #100	@ 0x64
 800604a:	d903      	bls.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800604c:	2303      	movs	r3, #3
 800604e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006052:	e005      	b.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006054:	4b3f      	ldr	r3, [pc, #252]	@ (8006154 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800605c:	2b00      	cmp	r3, #0
 800605e:	d0ed      	beq.n	800603c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8006060:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006064:	2b00      	cmp	r3, #0
 8006066:	d179      	bne.n	800615c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006068:	4b39      	ldr	r3, [pc, #228]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800606a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800606c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006070:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006074:	4053      	eors	r3, r2
 8006076:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800607a:	2b00      	cmp	r3, #0
 800607c:	d015      	beq.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800607e:	4b34      	ldr	r3, [pc, #208]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006082:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006086:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800608a:	4b31      	ldr	r3, [pc, #196]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800608c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800608e:	4a30      	ldr	r2, [pc, #192]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006090:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006094:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006096:	4b2e      	ldr	r3, [pc, #184]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006098:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800609a:	4a2d      	ldr	r2, [pc, #180]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800609c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060a0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80060a2:	4a2b      	ldr	r2, [pc, #172]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060a4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80060a8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80060aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060ae:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80060b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060b6:	d118      	bne.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060b8:	f7fb f9dc 	bl	8001474 <HAL_GetTick>
 80060bc:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80060c0:	e00d      	b.n	80060de <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060c2:	f7fb f9d7 	bl	8001474 <HAL_GetTick>
 80060c6:	4602      	mov	r2, r0
 80060c8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80060cc:	1ad2      	subs	r2, r2, r3
 80060ce:	f241 3388 	movw	r3, #5000	@ 0x1388
 80060d2:	429a      	cmp	r2, r3
 80060d4:	d903      	bls.n	80060de <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80060d6:	2303      	movs	r3, #3
 80060d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80060dc:	e005      	b.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80060de:	4b1c      	ldr	r3, [pc, #112]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060e2:	f003 0302 	and.w	r3, r3, #2
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d0eb      	beq.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80060ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d129      	bne.n	8006146 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80060f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060f6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80060fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006102:	d10e      	bne.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8006104:	4b12      	ldr	r3, [pc, #72]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006106:	691b      	ldr	r3, [r3, #16]
 8006108:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800610c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006110:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006114:	091a      	lsrs	r2, r3, #4
 8006116:	4b10      	ldr	r3, [pc, #64]	@ (8006158 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8006118:	4013      	ands	r3, r2
 800611a:	4a0d      	ldr	r2, [pc, #52]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800611c:	430b      	orrs	r3, r1
 800611e:	6113      	str	r3, [r2, #16]
 8006120:	e005      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8006122:	4b0b      	ldr	r3, [pc, #44]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006124:	691b      	ldr	r3, [r3, #16]
 8006126:	4a0a      	ldr	r2, [pc, #40]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006128:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800612c:	6113      	str	r3, [r2, #16]
 800612e:	4b08      	ldr	r3, [pc, #32]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006130:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006132:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006136:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800613a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800613e:	4a04      	ldr	r2, [pc, #16]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006140:	430b      	orrs	r3, r1
 8006142:	6713      	str	r3, [r2, #112]	@ 0x70
 8006144:	e00e      	b.n	8006164 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006146:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800614a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800614e:	e009      	b.n	8006164 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8006150:	58024400 	.word	0x58024400
 8006154:	58024800 	.word	0x58024800
 8006158:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800615c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006160:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006164:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800616c:	f002 0301 	and.w	r3, r2, #1
 8006170:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006174:	2300      	movs	r3, #0
 8006176:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800617a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800617e:	460b      	mov	r3, r1
 8006180:	4313      	orrs	r3, r2
 8006182:	f000 8089 	beq.w	8006298 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8006186:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800618a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800618c:	2b28      	cmp	r3, #40	@ 0x28
 800618e:	d86b      	bhi.n	8006268 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8006190:	a201      	add	r2, pc, #4	@ (adr r2, 8006198 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006196:	bf00      	nop
 8006198:	08006271 	.word	0x08006271
 800619c:	08006269 	.word	0x08006269
 80061a0:	08006269 	.word	0x08006269
 80061a4:	08006269 	.word	0x08006269
 80061a8:	08006269 	.word	0x08006269
 80061ac:	08006269 	.word	0x08006269
 80061b0:	08006269 	.word	0x08006269
 80061b4:	08006269 	.word	0x08006269
 80061b8:	0800623d 	.word	0x0800623d
 80061bc:	08006269 	.word	0x08006269
 80061c0:	08006269 	.word	0x08006269
 80061c4:	08006269 	.word	0x08006269
 80061c8:	08006269 	.word	0x08006269
 80061cc:	08006269 	.word	0x08006269
 80061d0:	08006269 	.word	0x08006269
 80061d4:	08006269 	.word	0x08006269
 80061d8:	08006253 	.word	0x08006253
 80061dc:	08006269 	.word	0x08006269
 80061e0:	08006269 	.word	0x08006269
 80061e4:	08006269 	.word	0x08006269
 80061e8:	08006269 	.word	0x08006269
 80061ec:	08006269 	.word	0x08006269
 80061f0:	08006269 	.word	0x08006269
 80061f4:	08006269 	.word	0x08006269
 80061f8:	08006271 	.word	0x08006271
 80061fc:	08006269 	.word	0x08006269
 8006200:	08006269 	.word	0x08006269
 8006204:	08006269 	.word	0x08006269
 8006208:	08006269 	.word	0x08006269
 800620c:	08006269 	.word	0x08006269
 8006210:	08006269 	.word	0x08006269
 8006214:	08006269 	.word	0x08006269
 8006218:	08006271 	.word	0x08006271
 800621c:	08006269 	.word	0x08006269
 8006220:	08006269 	.word	0x08006269
 8006224:	08006269 	.word	0x08006269
 8006228:	08006269 	.word	0x08006269
 800622c:	08006269 	.word	0x08006269
 8006230:	08006269 	.word	0x08006269
 8006234:	08006269 	.word	0x08006269
 8006238:	08006271 	.word	0x08006271
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800623c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006240:	3308      	adds	r3, #8
 8006242:	2101      	movs	r1, #1
 8006244:	4618      	mov	r0, r3
 8006246:	f001 fe95 	bl	8007f74 <RCCEx_PLL2_Config>
 800624a:	4603      	mov	r3, r0
 800624c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006250:	e00f      	b.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006256:	3328      	adds	r3, #40	@ 0x28
 8006258:	2101      	movs	r1, #1
 800625a:	4618      	mov	r0, r3
 800625c:	f001 ff3c 	bl	80080d8 <RCCEx_PLL3_Config>
 8006260:	4603      	mov	r3, r0
 8006262:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006266:	e004      	b.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800626e:	e000      	b.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8006270:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006272:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006276:	2b00      	cmp	r3, #0
 8006278:	d10a      	bne.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800627a:	4bbf      	ldr	r3, [pc, #764]	@ (8006578 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800627c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800627e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006286:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006288:	4abb      	ldr	r2, [pc, #748]	@ (8006578 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800628a:	430b      	orrs	r3, r1
 800628c:	6553      	str	r3, [r2, #84]	@ 0x54
 800628e:	e003      	b.n	8006298 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006290:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006294:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006298:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800629c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062a0:	f002 0302 	and.w	r3, r2, #2
 80062a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80062a8:	2300      	movs	r3, #0
 80062aa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80062ae:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80062b2:	460b      	mov	r3, r1
 80062b4:	4313      	orrs	r3, r2
 80062b6:	d041      	beq.n	800633c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80062b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80062be:	2b05      	cmp	r3, #5
 80062c0:	d824      	bhi.n	800630c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80062c2:	a201      	add	r2, pc, #4	@ (adr r2, 80062c8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80062c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062c8:	08006315 	.word	0x08006315
 80062cc:	080062e1 	.word	0x080062e1
 80062d0:	080062f7 	.word	0x080062f7
 80062d4:	08006315 	.word	0x08006315
 80062d8:	08006315 	.word	0x08006315
 80062dc:	08006315 	.word	0x08006315
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80062e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062e4:	3308      	adds	r3, #8
 80062e6:	2101      	movs	r1, #1
 80062e8:	4618      	mov	r0, r3
 80062ea:	f001 fe43 	bl	8007f74 <RCCEx_PLL2_Config>
 80062ee:	4603      	mov	r3, r0
 80062f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80062f4:	e00f      	b.n	8006316 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80062f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062fa:	3328      	adds	r3, #40	@ 0x28
 80062fc:	2101      	movs	r1, #1
 80062fe:	4618      	mov	r0, r3
 8006300:	f001 feea 	bl	80080d8 <RCCEx_PLL3_Config>
 8006304:	4603      	mov	r3, r0
 8006306:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800630a:	e004      	b.n	8006316 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800630c:	2301      	movs	r3, #1
 800630e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006312:	e000      	b.n	8006316 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8006314:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006316:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800631a:	2b00      	cmp	r3, #0
 800631c:	d10a      	bne.n	8006334 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800631e:	4b96      	ldr	r3, [pc, #600]	@ (8006578 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006320:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006322:	f023 0107 	bic.w	r1, r3, #7
 8006326:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800632a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800632c:	4a92      	ldr	r2, [pc, #584]	@ (8006578 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800632e:	430b      	orrs	r3, r1
 8006330:	6553      	str	r3, [r2, #84]	@ 0x54
 8006332:	e003      	b.n	800633c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006334:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006338:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800633c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006340:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006344:	f002 0304 	and.w	r3, r2, #4
 8006348:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800634c:	2300      	movs	r3, #0
 800634e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006352:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006356:	460b      	mov	r3, r1
 8006358:	4313      	orrs	r3, r2
 800635a:	d044      	beq.n	80063e6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800635c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006360:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006364:	2b05      	cmp	r3, #5
 8006366:	d825      	bhi.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8006368:	a201      	add	r2, pc, #4	@ (adr r2, 8006370 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800636a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800636e:	bf00      	nop
 8006370:	080063bd 	.word	0x080063bd
 8006374:	08006389 	.word	0x08006389
 8006378:	0800639f 	.word	0x0800639f
 800637c:	080063bd 	.word	0x080063bd
 8006380:	080063bd 	.word	0x080063bd
 8006384:	080063bd 	.word	0x080063bd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006388:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800638c:	3308      	adds	r3, #8
 800638e:	2101      	movs	r1, #1
 8006390:	4618      	mov	r0, r3
 8006392:	f001 fdef 	bl	8007f74 <RCCEx_PLL2_Config>
 8006396:	4603      	mov	r3, r0
 8006398:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800639c:	e00f      	b.n	80063be <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800639e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063a2:	3328      	adds	r3, #40	@ 0x28
 80063a4:	2101      	movs	r1, #1
 80063a6:	4618      	mov	r0, r3
 80063a8:	f001 fe96 	bl	80080d8 <RCCEx_PLL3_Config>
 80063ac:	4603      	mov	r3, r0
 80063ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80063b2:	e004      	b.n	80063be <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80063b4:	2301      	movs	r3, #1
 80063b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80063ba:	e000      	b.n	80063be <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80063bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d10b      	bne.n	80063de <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80063c6:	4b6c      	ldr	r3, [pc, #432]	@ (8006578 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80063c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063ca:	f023 0107 	bic.w	r1, r3, #7
 80063ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80063d6:	4a68      	ldr	r2, [pc, #416]	@ (8006578 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80063d8:	430b      	orrs	r3, r1
 80063da:	6593      	str	r3, [r2, #88]	@ 0x58
 80063dc:	e003      	b.n	80063e6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80063e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80063e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ee:	f002 0320 	and.w	r3, r2, #32
 80063f2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80063f6:	2300      	movs	r3, #0
 80063f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80063fc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006400:	460b      	mov	r3, r1
 8006402:	4313      	orrs	r3, r2
 8006404:	d055      	beq.n	80064b2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800640a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800640e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006412:	d033      	beq.n	800647c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8006414:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006418:	d82c      	bhi.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800641a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800641e:	d02f      	beq.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8006420:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006424:	d826      	bhi.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006426:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800642a:	d02b      	beq.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800642c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006430:	d820      	bhi.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006432:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006436:	d012      	beq.n	800645e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8006438:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800643c:	d81a      	bhi.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800643e:	2b00      	cmp	r3, #0
 8006440:	d022      	beq.n	8006488 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8006442:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006446:	d115      	bne.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006448:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800644c:	3308      	adds	r3, #8
 800644e:	2100      	movs	r1, #0
 8006450:	4618      	mov	r0, r3
 8006452:	f001 fd8f 	bl	8007f74 <RCCEx_PLL2_Config>
 8006456:	4603      	mov	r3, r0
 8006458:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800645c:	e015      	b.n	800648a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800645e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006462:	3328      	adds	r3, #40	@ 0x28
 8006464:	2102      	movs	r1, #2
 8006466:	4618      	mov	r0, r3
 8006468:	f001 fe36 	bl	80080d8 <RCCEx_PLL3_Config>
 800646c:	4603      	mov	r3, r0
 800646e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006472:	e00a      	b.n	800648a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006474:	2301      	movs	r3, #1
 8006476:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800647a:	e006      	b.n	800648a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800647c:	bf00      	nop
 800647e:	e004      	b.n	800648a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006480:	bf00      	nop
 8006482:	e002      	b.n	800648a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006484:	bf00      	nop
 8006486:	e000      	b.n	800648a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006488:	bf00      	nop
    }

    if (ret == HAL_OK)
 800648a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800648e:	2b00      	cmp	r3, #0
 8006490:	d10b      	bne.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006492:	4b39      	ldr	r3, [pc, #228]	@ (8006578 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006494:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006496:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800649a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800649e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064a2:	4a35      	ldr	r2, [pc, #212]	@ (8006578 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80064a4:	430b      	orrs	r3, r1
 80064a6:	6553      	str	r3, [r2, #84]	@ 0x54
 80064a8:	e003      	b.n	80064b2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80064b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ba:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80064be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80064c2:	2300      	movs	r3, #0
 80064c4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80064c8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80064cc:	460b      	mov	r3, r1
 80064ce:	4313      	orrs	r3, r2
 80064d0:	d058      	beq.n	8006584 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80064d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80064da:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80064de:	d033      	beq.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80064e0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80064e4:	d82c      	bhi.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80064e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064ea:	d02f      	beq.n	800654c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80064ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064f0:	d826      	bhi.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80064f2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80064f6:	d02b      	beq.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80064f8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80064fc:	d820      	bhi.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80064fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006502:	d012      	beq.n	800652a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8006504:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006508:	d81a      	bhi.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800650a:	2b00      	cmp	r3, #0
 800650c:	d022      	beq.n	8006554 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800650e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006512:	d115      	bne.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006514:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006518:	3308      	adds	r3, #8
 800651a:	2100      	movs	r1, #0
 800651c:	4618      	mov	r0, r3
 800651e:	f001 fd29 	bl	8007f74 <RCCEx_PLL2_Config>
 8006522:	4603      	mov	r3, r0
 8006524:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006528:	e015      	b.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800652a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800652e:	3328      	adds	r3, #40	@ 0x28
 8006530:	2102      	movs	r1, #2
 8006532:	4618      	mov	r0, r3
 8006534:	f001 fdd0 	bl	80080d8 <RCCEx_PLL3_Config>
 8006538:	4603      	mov	r3, r0
 800653a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800653e:	e00a      	b.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006540:	2301      	movs	r3, #1
 8006542:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006546:	e006      	b.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006548:	bf00      	nop
 800654a:	e004      	b.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800654c:	bf00      	nop
 800654e:	e002      	b.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006550:	bf00      	nop
 8006552:	e000      	b.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006554:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006556:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800655a:	2b00      	cmp	r3, #0
 800655c:	d10e      	bne.n	800657c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800655e:	4b06      	ldr	r3, [pc, #24]	@ (8006578 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006560:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006562:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8006566:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800656a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800656e:	4a02      	ldr	r2, [pc, #8]	@ (8006578 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006570:	430b      	orrs	r3, r1
 8006572:	6593      	str	r3, [r2, #88]	@ 0x58
 8006574:	e006      	b.n	8006584 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8006576:	bf00      	nop
 8006578:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800657c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006580:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006584:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800658c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006590:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006594:	2300      	movs	r3, #0
 8006596:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800659a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800659e:	460b      	mov	r3, r1
 80065a0:	4313      	orrs	r3, r2
 80065a2:	d055      	beq.n	8006650 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80065a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065a8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80065ac:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80065b0:	d033      	beq.n	800661a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80065b2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80065b6:	d82c      	bhi.n	8006612 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80065b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065bc:	d02f      	beq.n	800661e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80065be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065c2:	d826      	bhi.n	8006612 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80065c4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80065c8:	d02b      	beq.n	8006622 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80065ca:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80065ce:	d820      	bhi.n	8006612 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80065d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80065d4:	d012      	beq.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80065d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80065da:	d81a      	bhi.n	8006612 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d022      	beq.n	8006626 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80065e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065e4:	d115      	bne.n	8006612 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80065e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065ea:	3308      	adds	r3, #8
 80065ec:	2100      	movs	r1, #0
 80065ee:	4618      	mov	r0, r3
 80065f0:	f001 fcc0 	bl	8007f74 <RCCEx_PLL2_Config>
 80065f4:	4603      	mov	r3, r0
 80065f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80065fa:	e015      	b.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80065fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006600:	3328      	adds	r3, #40	@ 0x28
 8006602:	2102      	movs	r1, #2
 8006604:	4618      	mov	r0, r3
 8006606:	f001 fd67 	bl	80080d8 <RCCEx_PLL3_Config>
 800660a:	4603      	mov	r3, r0
 800660c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006610:	e00a      	b.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006612:	2301      	movs	r3, #1
 8006614:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006618:	e006      	b.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800661a:	bf00      	nop
 800661c:	e004      	b.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800661e:	bf00      	nop
 8006620:	e002      	b.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006622:	bf00      	nop
 8006624:	e000      	b.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006626:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006628:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800662c:	2b00      	cmp	r3, #0
 800662e:	d10b      	bne.n	8006648 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006630:	4ba1      	ldr	r3, [pc, #644]	@ (80068b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006632:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006634:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8006638:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800663c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006640:	4a9d      	ldr	r2, [pc, #628]	@ (80068b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006642:	430b      	orrs	r3, r1
 8006644:	6593      	str	r3, [r2, #88]	@ 0x58
 8006646:	e003      	b.n	8006650 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006648:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800664c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006650:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006658:	f002 0308 	and.w	r3, r2, #8
 800665c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006660:	2300      	movs	r3, #0
 8006662:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006666:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800666a:	460b      	mov	r3, r1
 800666c:	4313      	orrs	r3, r2
 800666e:	d01e      	beq.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8006670:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006674:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006678:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800667c:	d10c      	bne.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800667e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006682:	3328      	adds	r3, #40	@ 0x28
 8006684:	2102      	movs	r1, #2
 8006686:	4618      	mov	r0, r3
 8006688:	f001 fd26 	bl	80080d8 <RCCEx_PLL3_Config>
 800668c:	4603      	mov	r3, r0
 800668e:	2b00      	cmp	r3, #0
 8006690:	d002      	beq.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8006692:	2301      	movs	r3, #1
 8006694:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006698:	4b87      	ldr	r3, [pc, #540]	@ (80068b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800669a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800669c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80066a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066a8:	4a83      	ldr	r2, [pc, #524]	@ (80068b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80066aa:	430b      	orrs	r3, r1
 80066ac:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80066ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066b6:	f002 0310 	and.w	r3, r2, #16
 80066ba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80066be:	2300      	movs	r3, #0
 80066c0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80066c4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80066c8:	460b      	mov	r3, r1
 80066ca:	4313      	orrs	r3, r2
 80066cc:	d01e      	beq.n	800670c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80066ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80066d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066da:	d10c      	bne.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80066dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066e0:	3328      	adds	r3, #40	@ 0x28
 80066e2:	2102      	movs	r1, #2
 80066e4:	4618      	mov	r0, r3
 80066e6:	f001 fcf7 	bl	80080d8 <RCCEx_PLL3_Config>
 80066ea:	4603      	mov	r3, r0
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d002      	beq.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80066f0:	2301      	movs	r3, #1
 80066f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80066f6:	4b70      	ldr	r3, [pc, #448]	@ (80068b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80066f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066fa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80066fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006702:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006706:	4a6c      	ldr	r2, [pc, #432]	@ (80068b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006708:	430b      	orrs	r3, r1
 800670a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800670c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006714:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006718:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800671c:	2300      	movs	r3, #0
 800671e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006722:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006726:	460b      	mov	r3, r1
 8006728:	4313      	orrs	r3, r2
 800672a:	d03e      	beq.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800672c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006730:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006734:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006738:	d022      	beq.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800673a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800673e:	d81b      	bhi.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8006740:	2b00      	cmp	r3, #0
 8006742:	d003      	beq.n	800674c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8006744:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006748:	d00b      	beq.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800674a:	e015      	b.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800674c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006750:	3308      	adds	r3, #8
 8006752:	2100      	movs	r1, #0
 8006754:	4618      	mov	r0, r3
 8006756:	f001 fc0d 	bl	8007f74 <RCCEx_PLL2_Config>
 800675a:	4603      	mov	r3, r0
 800675c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006760:	e00f      	b.n	8006782 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006762:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006766:	3328      	adds	r3, #40	@ 0x28
 8006768:	2102      	movs	r1, #2
 800676a:	4618      	mov	r0, r3
 800676c:	f001 fcb4 	bl	80080d8 <RCCEx_PLL3_Config>
 8006770:	4603      	mov	r3, r0
 8006772:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006776:	e004      	b.n	8006782 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006778:	2301      	movs	r3, #1
 800677a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800677e:	e000      	b.n	8006782 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8006780:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006782:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006786:	2b00      	cmp	r3, #0
 8006788:	d10b      	bne.n	80067a2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800678a:	4b4b      	ldr	r3, [pc, #300]	@ (80068b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800678c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800678e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006792:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006796:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800679a:	4a47      	ldr	r2, [pc, #284]	@ (80068b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800679c:	430b      	orrs	r3, r1
 800679e:	6593      	str	r3, [r2, #88]	@ 0x58
 80067a0:	e003      	b.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80067aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067b2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80067b6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80067b8:	2300      	movs	r3, #0
 80067ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80067bc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80067c0:	460b      	mov	r3, r1
 80067c2:	4313      	orrs	r3, r2
 80067c4:	d03b      	beq.n	800683e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80067c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067ce:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80067d2:	d01f      	beq.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80067d4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80067d8:	d818      	bhi.n	800680c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80067da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80067de:	d003      	beq.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80067e0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80067e4:	d007      	beq.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80067e6:	e011      	b.n	800680c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80067e8:	4b33      	ldr	r3, [pc, #204]	@ (80068b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80067ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ec:	4a32      	ldr	r2, [pc, #200]	@ (80068b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80067ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80067f4:	e00f      	b.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80067f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067fa:	3328      	adds	r3, #40	@ 0x28
 80067fc:	2101      	movs	r1, #1
 80067fe:	4618      	mov	r0, r3
 8006800:	f001 fc6a 	bl	80080d8 <RCCEx_PLL3_Config>
 8006804:	4603      	mov	r3, r0
 8006806:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800680a:	e004      	b.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006812:	e000      	b.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8006814:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006816:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800681a:	2b00      	cmp	r3, #0
 800681c:	d10b      	bne.n	8006836 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800681e:	4b26      	ldr	r3, [pc, #152]	@ (80068b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006820:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006822:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006826:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800682a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800682e:	4a22      	ldr	r2, [pc, #136]	@ (80068b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006830:	430b      	orrs	r3, r1
 8006832:	6553      	str	r3, [r2, #84]	@ 0x54
 8006834:	e003      	b.n	800683e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006836:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800683a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800683e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006846:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800684a:	673b      	str	r3, [r7, #112]	@ 0x70
 800684c:	2300      	movs	r3, #0
 800684e:	677b      	str	r3, [r7, #116]	@ 0x74
 8006850:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006854:	460b      	mov	r3, r1
 8006856:	4313      	orrs	r3, r2
 8006858:	d034      	beq.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800685a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800685e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006860:	2b00      	cmp	r3, #0
 8006862:	d003      	beq.n	800686c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8006864:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006868:	d007      	beq.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800686a:	e011      	b.n	8006890 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800686c:	4b12      	ldr	r3, [pc, #72]	@ (80068b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800686e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006870:	4a11      	ldr	r2, [pc, #68]	@ (80068b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006872:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006876:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006878:	e00e      	b.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800687a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800687e:	3308      	adds	r3, #8
 8006880:	2102      	movs	r1, #2
 8006882:	4618      	mov	r0, r3
 8006884:	f001 fb76 	bl	8007f74 <RCCEx_PLL2_Config>
 8006888:	4603      	mov	r3, r0
 800688a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800688e:	e003      	b.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8006890:	2301      	movs	r3, #1
 8006892:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006896:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006898:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800689c:	2b00      	cmp	r3, #0
 800689e:	d10d      	bne.n	80068bc <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80068a0:	4b05      	ldr	r3, [pc, #20]	@ (80068b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80068a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068a4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80068a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068ae:	4a02      	ldr	r2, [pc, #8]	@ (80068b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80068b0:	430b      	orrs	r3, r1
 80068b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80068b4:	e006      	b.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80068b6:	bf00      	nop
 80068b8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80068c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068cc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80068d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80068d2:	2300      	movs	r3, #0
 80068d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80068d6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80068da:	460b      	mov	r3, r1
 80068dc:	4313      	orrs	r3, r2
 80068de:	d00c      	beq.n	80068fa <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80068e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068e4:	3328      	adds	r3, #40	@ 0x28
 80068e6:	2102      	movs	r1, #2
 80068e8:	4618      	mov	r0, r3
 80068ea:	f001 fbf5 	bl	80080d8 <RCCEx_PLL3_Config>
 80068ee:	4603      	mov	r3, r0
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d002      	beq.n	80068fa <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80068f4:	2301      	movs	r3, #1
 80068f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80068fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006902:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006906:	663b      	str	r3, [r7, #96]	@ 0x60
 8006908:	2300      	movs	r3, #0
 800690a:	667b      	str	r3, [r7, #100]	@ 0x64
 800690c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006910:	460b      	mov	r3, r1
 8006912:	4313      	orrs	r3, r2
 8006914:	d038      	beq.n	8006988 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8006916:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800691a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800691e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006922:	d018      	beq.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8006924:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006928:	d811      	bhi.n	800694e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800692a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800692e:	d014      	beq.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8006930:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006934:	d80b      	bhi.n	800694e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006936:	2b00      	cmp	r3, #0
 8006938:	d011      	beq.n	800695e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800693a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800693e:	d106      	bne.n	800694e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006940:	4bc3      	ldr	r3, [pc, #780]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006944:	4ac2      	ldr	r2, [pc, #776]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006946:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800694a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800694c:	e008      	b.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800694e:	2301      	movs	r3, #1
 8006950:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006954:	e004      	b.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006956:	bf00      	nop
 8006958:	e002      	b.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800695a:	bf00      	nop
 800695c:	e000      	b.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800695e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006960:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006964:	2b00      	cmp	r3, #0
 8006966:	d10b      	bne.n	8006980 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006968:	4bb9      	ldr	r3, [pc, #740]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800696a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800696c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006970:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006974:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006978:	4ab5      	ldr	r2, [pc, #724]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800697a:	430b      	orrs	r3, r1
 800697c:	6553      	str	r3, [r2, #84]	@ 0x54
 800697e:	e003      	b.n	8006988 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006980:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006984:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006988:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800698c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006990:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006994:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006996:	2300      	movs	r3, #0
 8006998:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800699a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800699e:	460b      	mov	r3, r1
 80069a0:	4313      	orrs	r3, r2
 80069a2:	d009      	beq.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80069a4:	4baa      	ldr	r3, [pc, #680]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80069a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069a8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80069ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069b2:	4aa7      	ldr	r2, [pc, #668]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80069b4:	430b      	orrs	r3, r1
 80069b6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80069b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069c0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80069c4:	653b      	str	r3, [r7, #80]	@ 0x50
 80069c6:	2300      	movs	r3, #0
 80069c8:	657b      	str	r3, [r7, #84]	@ 0x54
 80069ca:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80069ce:	460b      	mov	r3, r1
 80069d0:	4313      	orrs	r3, r2
 80069d2:	d00a      	beq.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80069d4:	4b9e      	ldr	r3, [pc, #632]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80069d6:	691b      	ldr	r3, [r3, #16]
 80069d8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80069dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069e0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80069e4:	4a9a      	ldr	r2, [pc, #616]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80069e6:	430b      	orrs	r3, r1
 80069e8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80069ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069f2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80069f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80069f8:	2300      	movs	r3, #0
 80069fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069fc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006a00:	460b      	mov	r3, r1
 8006a02:	4313      	orrs	r3, r2
 8006a04:	d009      	beq.n	8006a1a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006a06:	4b92      	ldr	r3, [pc, #584]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a0a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8006a0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a14:	4a8e      	ldr	r2, [pc, #568]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a16:	430b      	orrs	r3, r1
 8006a18:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006a1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a22:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006a26:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a28:	2300      	movs	r3, #0
 8006a2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a2c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006a30:	460b      	mov	r3, r1
 8006a32:	4313      	orrs	r3, r2
 8006a34:	d00e      	beq.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006a36:	4b86      	ldr	r3, [pc, #536]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a38:	691b      	ldr	r3, [r3, #16]
 8006a3a:	4a85      	ldr	r2, [pc, #532]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a3c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006a40:	6113      	str	r3, [r2, #16]
 8006a42:	4b83      	ldr	r3, [pc, #524]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a44:	6919      	ldr	r1, [r3, #16]
 8006a46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a4a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006a4e:	4a80      	ldr	r2, [pc, #512]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a50:	430b      	orrs	r3, r1
 8006a52:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a5c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006a60:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006a62:	2300      	movs	r3, #0
 8006a64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006a66:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006a6a:	460b      	mov	r3, r1
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	d009      	beq.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006a70:	4b77      	ldr	r3, [pc, #476]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a74:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006a78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a7e:	4a74      	ldr	r2, [pc, #464]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a80:	430b      	orrs	r3, r1
 8006a82:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006a84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a8c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006a90:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a92:	2300      	movs	r3, #0
 8006a94:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a96:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006a9a:	460b      	mov	r3, r1
 8006a9c:	4313      	orrs	r3, r2
 8006a9e:	d00a      	beq.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006aa0:	4b6b      	ldr	r3, [pc, #428]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006aa2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006aa4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8006aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ab0:	4a67      	ldr	r2, [pc, #412]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006ab2:	430b      	orrs	r3, r1
 8006ab4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006ab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006abe:	2100      	movs	r1, #0
 8006ac0:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006ac2:	f003 0301 	and.w	r3, r3, #1
 8006ac6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ac8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006acc:	460b      	mov	r3, r1
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	d011      	beq.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ad6:	3308      	adds	r3, #8
 8006ad8:	2100      	movs	r1, #0
 8006ada:	4618      	mov	r0, r3
 8006adc:	f001 fa4a 	bl	8007f74 <RCCEx_PLL2_Config>
 8006ae0:	4603      	mov	r3, r0
 8006ae2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006ae6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d003      	beq.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006aee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006af2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006af6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006afe:	2100      	movs	r1, #0
 8006b00:	6239      	str	r1, [r7, #32]
 8006b02:	f003 0302 	and.w	r3, r3, #2
 8006b06:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b08:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006b0c:	460b      	mov	r3, r1
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	d011      	beq.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006b12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b16:	3308      	adds	r3, #8
 8006b18:	2101      	movs	r1, #1
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	f001 fa2a 	bl	8007f74 <RCCEx_PLL2_Config>
 8006b20:	4603      	mov	r3, r0
 8006b22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006b26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d003      	beq.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006b36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b3e:	2100      	movs	r1, #0
 8006b40:	61b9      	str	r1, [r7, #24]
 8006b42:	f003 0304 	and.w	r3, r3, #4
 8006b46:	61fb      	str	r3, [r7, #28]
 8006b48:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006b4c:	460b      	mov	r3, r1
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	d011      	beq.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006b52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b56:	3308      	adds	r3, #8
 8006b58:	2102      	movs	r1, #2
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	f001 fa0a 	bl	8007f74 <RCCEx_PLL2_Config>
 8006b60:	4603      	mov	r3, r0
 8006b62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006b66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d003      	beq.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8006b76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b7e:	2100      	movs	r1, #0
 8006b80:	6139      	str	r1, [r7, #16]
 8006b82:	f003 0308 	and.w	r3, r3, #8
 8006b86:	617b      	str	r3, [r7, #20]
 8006b88:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006b8c:	460b      	mov	r3, r1
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	d011      	beq.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b96:	3328      	adds	r3, #40	@ 0x28
 8006b98:	2100      	movs	r1, #0
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f001 fa9c 	bl	80080d8 <RCCEx_PLL3_Config>
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8006ba6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d003      	beq.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006bb2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006bb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bbe:	2100      	movs	r1, #0
 8006bc0:	60b9      	str	r1, [r7, #8]
 8006bc2:	f003 0310 	and.w	r3, r3, #16
 8006bc6:	60fb      	str	r3, [r7, #12]
 8006bc8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006bcc:	460b      	mov	r3, r1
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	d011      	beq.n	8006bf6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006bd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bd6:	3328      	adds	r3, #40	@ 0x28
 8006bd8:	2101      	movs	r1, #1
 8006bda:	4618      	mov	r0, r3
 8006bdc:	f001 fa7c 	bl	80080d8 <RCCEx_PLL3_Config>
 8006be0:	4603      	mov	r3, r0
 8006be2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006be6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d003      	beq.n	8006bf6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006bf2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006bf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bfe:	2100      	movs	r1, #0
 8006c00:	6039      	str	r1, [r7, #0]
 8006c02:	f003 0320 	and.w	r3, r3, #32
 8006c06:	607b      	str	r3, [r7, #4]
 8006c08:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006c0c:	460b      	mov	r3, r1
 8006c0e:	4313      	orrs	r3, r2
 8006c10:	d011      	beq.n	8006c36 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006c12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c16:	3328      	adds	r3, #40	@ 0x28
 8006c18:	2102      	movs	r1, #2
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	f001 fa5c 	bl	80080d8 <RCCEx_PLL3_Config>
 8006c20:	4603      	mov	r3, r0
 8006c22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006c26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d003      	beq.n	8006c36 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8006c36:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d101      	bne.n	8006c42 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	e000      	b.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8006c42:	2301      	movs	r3, #1
}
 8006c44:	4618      	mov	r0, r3
 8006c46:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c50:	58024400 	.word	0x58024400

08006c54 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b090      	sub	sp, #64	@ 0x40
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006c5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c62:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8006c66:	430b      	orrs	r3, r1
 8006c68:	f040 8094 	bne.w	8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8006c6c:	4b9e      	ldr	r3, [pc, #632]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006c6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c70:	f003 0307 	and.w	r3, r3, #7
 8006c74:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c78:	2b04      	cmp	r3, #4
 8006c7a:	f200 8087 	bhi.w	8006d8c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8006c7e:	a201      	add	r2, pc, #4	@ (adr r2, 8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8006c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c84:	08006c99 	.word	0x08006c99
 8006c88:	08006cc1 	.word	0x08006cc1
 8006c8c:	08006ce9 	.word	0x08006ce9
 8006c90:	08006d85 	.word	0x08006d85
 8006c94:	08006d11 	.word	0x08006d11
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006c98:	4b93      	ldr	r3, [pc, #588]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ca0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ca4:	d108      	bne.n	8006cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006ca6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006caa:	4618      	mov	r0, r3
 8006cac:	f001 f810 	bl	8007cd0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006cb4:	f000 bd45 	b.w	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006cb8:	2300      	movs	r3, #0
 8006cba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006cbc:	f000 bd41 	b.w	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006cc0:	4b89      	ldr	r3, [pc, #548]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006cc8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ccc:	d108      	bne.n	8006ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006cce:	f107 0318 	add.w	r3, r7, #24
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	f000 fd54 	bl	8007780 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006cd8:	69bb      	ldr	r3, [r7, #24]
 8006cda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006cdc:	f000 bd31 	b.w	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ce4:	f000 bd2d 	b.w	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006ce8:	4b7f      	ldr	r3, [pc, #508]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006cf0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006cf4:	d108      	bne.n	8006d08 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006cf6:	f107 030c 	add.w	r3, r7, #12
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	f000 fe94 	bl	8007a28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006d04:	f000 bd1d 	b.w	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006d08:	2300      	movs	r3, #0
 8006d0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d0c:	f000 bd19 	b.w	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006d10:	4b75      	ldr	r3, [pc, #468]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006d12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d14:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006d18:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006d1a:	4b73      	ldr	r3, [pc, #460]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f003 0304 	and.w	r3, r3, #4
 8006d22:	2b04      	cmp	r3, #4
 8006d24:	d10c      	bne.n	8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8006d26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d109      	bne.n	8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006d2c:	4b6e      	ldr	r3, [pc, #440]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	08db      	lsrs	r3, r3, #3
 8006d32:	f003 0303 	and.w	r3, r3, #3
 8006d36:	4a6d      	ldr	r2, [pc, #436]	@ (8006eec <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006d38:	fa22 f303 	lsr.w	r3, r2, r3
 8006d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d3e:	e01f      	b.n	8006d80 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006d40:	4b69      	ldr	r3, [pc, #420]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d4c:	d106      	bne.n	8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8006d4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d54:	d102      	bne.n	8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006d56:	4b66      	ldr	r3, [pc, #408]	@ (8006ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006d58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d5a:	e011      	b.n	8006d80 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006d5c:	4b62      	ldr	r3, [pc, #392]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d64:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d68:	d106      	bne.n	8006d78 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8006d6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d70:	d102      	bne.n	8006d78 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006d72:	4b60      	ldr	r3, [pc, #384]	@ (8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006d74:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d76:	e003      	b.n	8006d80 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006d7c:	f000 bce1 	b.w	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006d80:	f000 bcdf 	b.w	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006d84:	4b5c      	ldr	r3, [pc, #368]	@ (8006ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006d86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d88:	f000 bcdb 	b.w	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d90:	f000 bcd7 	b.w	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8006d94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d98:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8006d9c:	430b      	orrs	r3, r1
 8006d9e:	f040 80ad 	bne.w	8006efc <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8006da2:	4b51      	ldr	r3, [pc, #324]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006da4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006da6:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8006daa:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006db2:	d056      	beq.n	8006e62 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8006db4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006db6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006dba:	f200 8090 	bhi.w	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dc0:	2bc0      	cmp	r3, #192	@ 0xc0
 8006dc2:	f000 8088 	beq.w	8006ed6 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8006dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dc8:	2bc0      	cmp	r3, #192	@ 0xc0
 8006dca:	f200 8088 	bhi.w	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dd0:	2b80      	cmp	r3, #128	@ 0x80
 8006dd2:	d032      	beq.n	8006e3a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8006dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dd6:	2b80      	cmp	r3, #128	@ 0x80
 8006dd8:	f200 8081 	bhi.w	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006ddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d003      	beq.n	8006dea <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8006de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006de4:	2b40      	cmp	r3, #64	@ 0x40
 8006de6:	d014      	beq.n	8006e12 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8006de8:	e079      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006dea:	4b3f      	ldr	r3, [pc, #252]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006df2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006df6:	d108      	bne.n	8006e0a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006df8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	f000 ff67 	bl	8007cd0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e06:	f000 bc9c 	b.w	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e0e:	f000 bc98 	b.w	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006e12:	4b35      	ldr	r3, [pc, #212]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e1e:	d108      	bne.n	8006e32 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e20:	f107 0318 	add.w	r3, r7, #24
 8006e24:	4618      	mov	r0, r3
 8006e26:	f000 fcab 	bl	8007780 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006e2a:	69bb      	ldr	r3, [r7, #24]
 8006e2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e2e:	f000 bc88 	b.w	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006e32:	2300      	movs	r3, #0
 8006e34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e36:	f000 bc84 	b.w	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006e3a:	4b2b      	ldr	r3, [pc, #172]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006e42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e46:	d108      	bne.n	8006e5a <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e48:	f107 030c 	add.w	r3, r7, #12
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	f000 fdeb 	bl	8007a28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e56:	f000 bc74 	b.w	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e5e:	f000 bc70 	b.w	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006e62:	4b21      	ldr	r3, [pc, #132]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e66:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006e6a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006e6c:	4b1e      	ldr	r3, [pc, #120]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f003 0304 	and.w	r3, r3, #4
 8006e74:	2b04      	cmp	r3, #4
 8006e76:	d10c      	bne.n	8006e92 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8006e78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d109      	bne.n	8006e92 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006e7e:	4b1a      	ldr	r3, [pc, #104]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	08db      	lsrs	r3, r3, #3
 8006e84:	f003 0303 	and.w	r3, r3, #3
 8006e88:	4a18      	ldr	r2, [pc, #96]	@ (8006eec <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006e8a:	fa22 f303 	lsr.w	r3, r2, r3
 8006e8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e90:	e01f      	b.n	8006ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006e92:	4b15      	ldr	r3, [pc, #84]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e9e:	d106      	bne.n	8006eae <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8006ea0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ea2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006ea6:	d102      	bne.n	8006eae <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006ea8:	4b11      	ldr	r3, [pc, #68]	@ (8006ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006eaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006eac:	e011      	b.n	8006ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006eae:	4b0e      	ldr	r3, [pc, #56]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006eb6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006eba:	d106      	bne.n	8006eca <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8006ebc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ebe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ec2:	d102      	bne.n	8006eca <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006ec4:	4b0b      	ldr	r3, [pc, #44]	@ (8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ec8:	e003      	b.n	8006ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006eca:	2300      	movs	r3, #0
 8006ecc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006ece:	f000 bc38 	b.w	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006ed2:	f000 bc36 	b.w	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006ed6:	4b08      	ldr	r3, [pc, #32]	@ (8006ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006ed8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006eda:	f000 bc32 	b.w	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006ede:	2300      	movs	r3, #0
 8006ee0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ee2:	f000 bc2e 	b.w	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006ee6:	bf00      	nop
 8006ee8:	58024400 	.word	0x58024400
 8006eec:	03d09000 	.word	0x03d09000
 8006ef0:	003d0900 	.word	0x003d0900
 8006ef4:	018cba80 	.word	0x018cba80
 8006ef8:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8006efc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f00:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8006f04:	430b      	orrs	r3, r1
 8006f06:	f040 809c 	bne.w	8007042 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8006f0a:	4b9e      	ldr	r3, [pc, #632]	@ (8007184 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f0e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8006f12:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f16:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006f1a:	d054      	beq.n	8006fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8006f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f1e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006f22:	f200 808b 	bhi.w	800703c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f28:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006f2c:	f000 8083 	beq.w	8007036 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8006f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f32:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006f36:	f200 8081 	bhi.w	800703c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f40:	d02f      	beq.n	8006fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8006f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f44:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f48:	d878      	bhi.n	800703c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d004      	beq.n	8006f5a <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8006f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f52:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006f56:	d012      	beq.n	8006f7e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8006f58:	e070      	b.n	800703c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006f5a:	4b8a      	ldr	r3, [pc, #552]	@ (8007184 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f62:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006f66:	d107      	bne.n	8006f78 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006f68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f000 feaf 	bl	8007cd0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006f76:	e3e4      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006f78:	2300      	movs	r3, #0
 8006f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f7c:	e3e1      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006f7e:	4b81      	ldr	r3, [pc, #516]	@ (8007184 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f86:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f8a:	d107      	bne.n	8006f9c <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f8c:	f107 0318 	add.w	r3, r7, #24
 8006f90:	4618      	mov	r0, r3
 8006f92:	f000 fbf5 	bl	8007780 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006f96:	69bb      	ldr	r3, [r7, #24]
 8006f98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006f9a:	e3d2      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006fa0:	e3cf      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006fa2:	4b78      	ldr	r3, [pc, #480]	@ (8007184 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006faa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006fae:	d107      	bne.n	8006fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006fb0:	f107 030c 	add.w	r3, r7, #12
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	f000 fd37 	bl	8007a28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006fbe:	e3c0      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006fc4:	e3bd      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006fc6:	4b6f      	ldr	r3, [pc, #444]	@ (8007184 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fca:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006fce:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006fd0:	4b6c      	ldr	r3, [pc, #432]	@ (8007184 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f003 0304 	and.w	r3, r3, #4
 8006fd8:	2b04      	cmp	r3, #4
 8006fda:	d10c      	bne.n	8006ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8006fdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d109      	bne.n	8006ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006fe2:	4b68      	ldr	r3, [pc, #416]	@ (8007184 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	08db      	lsrs	r3, r3, #3
 8006fe8:	f003 0303 	and.w	r3, r3, #3
 8006fec:	4a66      	ldr	r2, [pc, #408]	@ (8007188 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8006fee:	fa22 f303 	lsr.w	r3, r2, r3
 8006ff2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ff4:	e01e      	b.n	8007034 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006ff6:	4b63      	ldr	r3, [pc, #396]	@ (8007184 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ffe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007002:	d106      	bne.n	8007012 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8007004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007006:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800700a:	d102      	bne.n	8007012 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800700c:	4b5f      	ldr	r3, [pc, #380]	@ (800718c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800700e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007010:	e010      	b.n	8007034 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007012:	4b5c      	ldr	r3, [pc, #368]	@ (8007184 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800701a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800701e:	d106      	bne.n	800702e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8007020:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007022:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007026:	d102      	bne.n	800702e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007028:	4b59      	ldr	r3, [pc, #356]	@ (8007190 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800702a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800702c:	e002      	b.n	8007034 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800702e:	2300      	movs	r3, #0
 8007030:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007032:	e386      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007034:	e385      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007036:	4b57      	ldr	r3, [pc, #348]	@ (8007194 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8007038:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800703a:	e382      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800703c:	2300      	movs	r3, #0
 800703e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007040:	e37f      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8007042:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007046:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800704a:	430b      	orrs	r3, r1
 800704c:	f040 80a7 	bne.w	800719e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8007050:	4b4c      	ldr	r3, [pc, #304]	@ (8007184 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007052:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007054:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007058:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800705a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800705c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007060:	d055      	beq.n	800710e <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8007062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007064:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007068:	f200 8096 	bhi.w	8007198 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800706c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800706e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007072:	f000 8084 	beq.w	800717e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8007076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007078:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800707c:	f200 808c 	bhi.w	8007198 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007082:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007086:	d030      	beq.n	80070ea <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8007088:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800708a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800708e:	f200 8083 	bhi.w	8007198 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007094:	2b00      	cmp	r3, #0
 8007096:	d004      	beq.n	80070a2 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8007098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800709a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800709e:	d012      	beq.n	80070c6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80070a0:	e07a      	b.n	8007198 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80070a2:	4b38      	ldr	r3, [pc, #224]	@ (8007184 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80070ae:	d107      	bne.n	80070c0 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80070b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80070b4:	4618      	mov	r0, r3
 80070b6:	f000 fe0b 	bl	8007cd0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80070ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80070be:	e340      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80070c0:	2300      	movs	r3, #0
 80070c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80070c4:	e33d      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80070c6:	4b2f      	ldr	r3, [pc, #188]	@ (8007184 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80070ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80070d2:	d107      	bne.n	80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80070d4:	f107 0318 	add.w	r3, r7, #24
 80070d8:	4618      	mov	r0, r3
 80070da:	f000 fb51 	bl	8007780 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80070de:	69bb      	ldr	r3, [r7, #24]
 80070e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80070e2:	e32e      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80070e4:	2300      	movs	r3, #0
 80070e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80070e8:	e32b      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80070ea:	4b26      	ldr	r3, [pc, #152]	@ (8007184 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80070f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80070f6:	d107      	bne.n	8007108 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80070f8:	f107 030c 	add.w	r3, r7, #12
 80070fc:	4618      	mov	r0, r3
 80070fe:	f000 fc93 	bl	8007a28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007106:	e31c      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007108:	2300      	movs	r3, #0
 800710a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800710c:	e319      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800710e:	4b1d      	ldr	r3, [pc, #116]	@ (8007184 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007110:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007112:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007116:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007118:	4b1a      	ldr	r3, [pc, #104]	@ (8007184 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f003 0304 	and.w	r3, r3, #4
 8007120:	2b04      	cmp	r3, #4
 8007122:	d10c      	bne.n	800713e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8007124:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007126:	2b00      	cmp	r3, #0
 8007128:	d109      	bne.n	800713e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800712a:	4b16      	ldr	r3, [pc, #88]	@ (8007184 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	08db      	lsrs	r3, r3, #3
 8007130:	f003 0303 	and.w	r3, r3, #3
 8007134:	4a14      	ldr	r2, [pc, #80]	@ (8007188 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8007136:	fa22 f303 	lsr.w	r3, r2, r3
 800713a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800713c:	e01e      	b.n	800717c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800713e:	4b11      	ldr	r3, [pc, #68]	@ (8007184 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007146:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800714a:	d106      	bne.n	800715a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800714c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800714e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007152:	d102      	bne.n	800715a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007154:	4b0d      	ldr	r3, [pc, #52]	@ (800718c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8007156:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007158:	e010      	b.n	800717c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800715a:	4b0a      	ldr	r3, [pc, #40]	@ (8007184 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007162:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007166:	d106      	bne.n	8007176 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8007168:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800716a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800716e:	d102      	bne.n	8007176 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007170:	4b07      	ldr	r3, [pc, #28]	@ (8007190 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8007172:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007174:	e002      	b.n	800717c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007176:	2300      	movs	r3, #0
 8007178:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800717a:	e2e2      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800717c:	e2e1      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800717e:	4b05      	ldr	r3, [pc, #20]	@ (8007194 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8007180:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007182:	e2de      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007184:	58024400 	.word	0x58024400
 8007188:	03d09000 	.word	0x03d09000
 800718c:	003d0900 	.word	0x003d0900
 8007190:	018cba80 	.word	0x018cba80
 8007194:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8007198:	2300      	movs	r3, #0
 800719a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800719c:	e2d1      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800719e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80071a2:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80071a6:	430b      	orrs	r3, r1
 80071a8:	f040 809c 	bne.w	80072e4 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80071ac:	4b93      	ldr	r3, [pc, #588]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80071ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071b0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80071b4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80071b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80071bc:	d054      	beq.n	8007268 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80071be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80071c4:	f200 808b 	bhi.w	80072de <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80071c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071ca:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80071ce:	f000 8083 	beq.w	80072d8 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80071d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071d4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80071d8:	f200 8081 	bhi.w	80072de <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80071dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071e2:	d02f      	beq.n	8007244 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 80071e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071ea:	d878      	bhi.n	80072de <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80071ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d004      	beq.n	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 80071f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071f8:	d012      	beq.n	8007220 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 80071fa:	e070      	b.n	80072de <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80071fc:	4b7f      	ldr	r3, [pc, #508]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007204:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007208:	d107      	bne.n	800721a <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800720a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800720e:	4618      	mov	r0, r3
 8007210:	f000 fd5e 	bl	8007cd0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007216:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007218:	e293      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800721a:	2300      	movs	r3, #0
 800721c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800721e:	e290      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007220:	4b76      	ldr	r3, [pc, #472]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007228:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800722c:	d107      	bne.n	800723e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800722e:	f107 0318 	add.w	r3, r7, #24
 8007232:	4618      	mov	r0, r3
 8007234:	f000 faa4 	bl	8007780 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007238:	69bb      	ldr	r3, [r7, #24]
 800723a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800723c:	e281      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800723e:	2300      	movs	r3, #0
 8007240:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007242:	e27e      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007244:	4b6d      	ldr	r3, [pc, #436]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800724c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007250:	d107      	bne.n	8007262 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007252:	f107 030c 	add.w	r3, r7, #12
 8007256:	4618      	mov	r0, r3
 8007258:	f000 fbe6 	bl	8007a28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007260:	e26f      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007262:	2300      	movs	r3, #0
 8007264:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007266:	e26c      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007268:	4b64      	ldr	r3, [pc, #400]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800726a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800726c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007270:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007272:	4b62      	ldr	r3, [pc, #392]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f003 0304 	and.w	r3, r3, #4
 800727a:	2b04      	cmp	r3, #4
 800727c:	d10c      	bne.n	8007298 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800727e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007280:	2b00      	cmp	r3, #0
 8007282:	d109      	bne.n	8007298 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007284:	4b5d      	ldr	r3, [pc, #372]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	08db      	lsrs	r3, r3, #3
 800728a:	f003 0303 	and.w	r3, r3, #3
 800728e:	4a5c      	ldr	r2, [pc, #368]	@ (8007400 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8007290:	fa22 f303 	lsr.w	r3, r2, r3
 8007294:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007296:	e01e      	b.n	80072d6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007298:	4b58      	ldr	r3, [pc, #352]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072a4:	d106      	bne.n	80072b4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80072a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80072ac:	d102      	bne.n	80072b4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80072ae:	4b55      	ldr	r3, [pc, #340]	@ (8007404 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80072b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80072b2:	e010      	b.n	80072d6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80072b4:	4b51      	ldr	r3, [pc, #324]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80072c0:	d106      	bne.n	80072d0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 80072c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072c8:	d102      	bne.n	80072d0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80072ca:	4b4f      	ldr	r3, [pc, #316]	@ (8007408 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80072cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80072ce:	e002      	b.n	80072d6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80072d0:	2300      	movs	r3, #0
 80072d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80072d4:	e235      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80072d6:	e234      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80072d8:	4b4c      	ldr	r3, [pc, #304]	@ (800740c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 80072da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072dc:	e231      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80072de:	2300      	movs	r3, #0
 80072e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072e2:	e22e      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80072e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80072e8:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80072ec:	430b      	orrs	r3, r1
 80072ee:	f040 808f 	bne.w	8007410 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80072f2:	4b42      	ldr	r3, [pc, #264]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80072f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072f6:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80072fa:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 80072fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072fe:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007302:	d06b      	beq.n	80073dc <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8007304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007306:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800730a:	d874      	bhi.n	80073f6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800730c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800730e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007312:	d056      	beq.n	80073c2 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8007314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007316:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800731a:	d86c      	bhi.n	80073f6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800731c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800731e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007322:	d03b      	beq.n	800739c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8007324:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007326:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800732a:	d864      	bhi.n	80073f6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800732c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800732e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007332:	d021      	beq.n	8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8007334:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007336:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800733a:	d85c      	bhi.n	80073f6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800733c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800733e:	2b00      	cmp	r3, #0
 8007340:	d004      	beq.n	800734c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8007342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007344:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007348:	d004      	beq.n	8007354 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800734a:	e054      	b.n	80073f6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800734c:	f7fe fa62 	bl	8005814 <HAL_RCC_GetPCLK1Freq>
 8007350:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007352:	e1f6      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007354:	4b29      	ldr	r3, [pc, #164]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800735c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007360:	d107      	bne.n	8007372 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007362:	f107 0318 	add.w	r3, r7, #24
 8007366:	4618      	mov	r0, r3
 8007368:	f000 fa0a 	bl	8007780 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800736c:	69fb      	ldr	r3, [r7, #28]
 800736e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007370:	e1e7      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007372:	2300      	movs	r3, #0
 8007374:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007376:	e1e4      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007378:	4b20      	ldr	r3, [pc, #128]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007380:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007384:	d107      	bne.n	8007396 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007386:	f107 030c 	add.w	r3, r7, #12
 800738a:	4618      	mov	r0, r3
 800738c:	f000 fb4c 	bl	8007a28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007390:	693b      	ldr	r3, [r7, #16]
 8007392:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007394:	e1d5      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007396:	2300      	movs	r3, #0
 8007398:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800739a:	e1d2      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800739c:	4b17      	ldr	r3, [pc, #92]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f003 0304 	and.w	r3, r3, #4
 80073a4:	2b04      	cmp	r3, #4
 80073a6:	d109      	bne.n	80073bc <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80073a8:	4b14      	ldr	r3, [pc, #80]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	08db      	lsrs	r3, r3, #3
 80073ae:	f003 0303 	and.w	r3, r3, #3
 80073b2:	4a13      	ldr	r2, [pc, #76]	@ (8007400 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80073b4:	fa22 f303 	lsr.w	r3, r2, r3
 80073b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80073ba:	e1c2      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80073bc:	2300      	movs	r3, #0
 80073be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073c0:	e1bf      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80073c2:	4b0e      	ldr	r3, [pc, #56]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073ce:	d102      	bne.n	80073d6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 80073d0:	4b0c      	ldr	r3, [pc, #48]	@ (8007404 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80073d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80073d4:	e1b5      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80073d6:	2300      	movs	r3, #0
 80073d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073da:	e1b2      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80073dc:	4b07      	ldr	r3, [pc, #28]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80073e8:	d102      	bne.n	80073f0 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 80073ea:	4b07      	ldr	r3, [pc, #28]	@ (8007408 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80073ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80073ee:	e1a8      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80073f0:	2300      	movs	r3, #0
 80073f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073f4:	e1a5      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80073f6:	2300      	movs	r3, #0
 80073f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073fa:	e1a2      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80073fc:	58024400 	.word	0x58024400
 8007400:	03d09000 	.word	0x03d09000
 8007404:	003d0900 	.word	0x003d0900
 8007408:	018cba80 	.word	0x018cba80
 800740c:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8007410:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007414:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8007418:	430b      	orrs	r3, r1
 800741a:	d173      	bne.n	8007504 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800741c:	4b9c      	ldr	r3, [pc, #624]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800741e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007420:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007424:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007428:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800742c:	d02f      	beq.n	800748e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800742e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007430:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007434:	d863      	bhi.n	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8007436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007438:	2b00      	cmp	r3, #0
 800743a:	d004      	beq.n	8007446 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800743c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800743e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007442:	d012      	beq.n	800746a <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8007444:	e05b      	b.n	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007446:	4b92      	ldr	r3, [pc, #584]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800744e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007452:	d107      	bne.n	8007464 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007454:	f107 0318 	add.w	r3, r7, #24
 8007458:	4618      	mov	r0, r3
 800745a:	f000 f991 	bl	8007780 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800745e:	69bb      	ldr	r3, [r7, #24]
 8007460:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007462:	e16e      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007464:	2300      	movs	r3, #0
 8007466:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007468:	e16b      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800746a:	4b89      	ldr	r3, [pc, #548]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007472:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007476:	d107      	bne.n	8007488 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007478:	f107 030c 	add.w	r3, r7, #12
 800747c:	4618      	mov	r0, r3
 800747e:	f000 fad3 	bl	8007a28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007482:	697b      	ldr	r3, [r7, #20]
 8007484:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007486:	e15c      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007488:	2300      	movs	r3, #0
 800748a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800748c:	e159      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800748e:	4b80      	ldr	r3, [pc, #512]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007490:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007492:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007496:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007498:	4b7d      	ldr	r3, [pc, #500]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f003 0304 	and.w	r3, r3, #4
 80074a0:	2b04      	cmp	r3, #4
 80074a2:	d10c      	bne.n	80074be <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80074a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d109      	bne.n	80074be <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80074aa:	4b79      	ldr	r3, [pc, #484]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	08db      	lsrs	r3, r3, #3
 80074b0:	f003 0303 	and.w	r3, r3, #3
 80074b4:	4a77      	ldr	r2, [pc, #476]	@ (8007694 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80074b6:	fa22 f303 	lsr.w	r3, r2, r3
 80074ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80074bc:	e01e      	b.n	80074fc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80074be:	4b74      	ldr	r3, [pc, #464]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074ca:	d106      	bne.n	80074da <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 80074cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80074d2:	d102      	bne.n	80074da <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80074d4:	4b70      	ldr	r3, [pc, #448]	@ (8007698 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80074d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80074d8:	e010      	b.n	80074fc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80074da:	4b6d      	ldr	r3, [pc, #436]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074e6:	d106      	bne.n	80074f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 80074e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074ee:	d102      	bne.n	80074f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80074f0:	4b6a      	ldr	r3, [pc, #424]	@ (800769c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80074f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80074f4:	e002      	b.n	80074fc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80074f6:	2300      	movs	r3, #0
 80074f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80074fa:	e122      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80074fc:	e121      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80074fe:	2300      	movs	r3, #0
 8007500:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007502:	e11e      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8007504:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007508:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800750c:	430b      	orrs	r3, r1
 800750e:	d133      	bne.n	8007578 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8007510:	4b5f      	ldr	r3, [pc, #380]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007512:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007514:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007518:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800751a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800751c:	2b00      	cmp	r3, #0
 800751e:	d004      	beq.n	800752a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8007520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007522:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007526:	d012      	beq.n	800754e <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8007528:	e023      	b.n	8007572 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800752a:	4b59      	ldr	r3, [pc, #356]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007532:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007536:	d107      	bne.n	8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007538:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800753c:	4618      	mov	r0, r3
 800753e:	f000 fbc7 	bl	8007cd0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007544:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007546:	e0fc      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007548:	2300      	movs	r3, #0
 800754a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800754c:	e0f9      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800754e:	4b50      	ldr	r3, [pc, #320]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007556:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800755a:	d107      	bne.n	800756c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800755c:	f107 0318 	add.w	r3, r7, #24
 8007560:	4618      	mov	r0, r3
 8007562:	f000 f90d 	bl	8007780 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007566:	6a3b      	ldr	r3, [r7, #32]
 8007568:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800756a:	e0ea      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800756c:	2300      	movs	r3, #0
 800756e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007570:	e0e7      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8007572:	2300      	movs	r3, #0
 8007574:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007576:	e0e4      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8007578:	e9d7 2300 	ldrd	r2, r3, [r7]
 800757c:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8007580:	430b      	orrs	r3, r1
 8007582:	f040 808d 	bne.w	80076a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8007586:	4b42      	ldr	r3, [pc, #264]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007588:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800758a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800758e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007592:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007596:	d06b      	beq.n	8007670 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8007598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800759a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800759e:	d874      	bhi.n	800768a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80075a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075a6:	d056      	beq.n	8007656 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 80075a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075ae:	d86c      	bhi.n	800768a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80075b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075b2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80075b6:	d03b      	beq.n	8007630 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 80075b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075ba:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80075be:	d864      	bhi.n	800768a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80075c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80075c6:	d021      	beq.n	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80075c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80075ce:	d85c      	bhi.n	800768a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80075d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d004      	beq.n	80075e0 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 80075d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80075dc:	d004      	beq.n	80075e8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 80075de:	e054      	b.n	800768a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80075e0:	f000 f8b8 	bl	8007754 <HAL_RCCEx_GetD3PCLK1Freq>
 80075e4:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80075e6:	e0ac      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80075e8:	4b29      	ldr	r3, [pc, #164]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80075f4:	d107      	bne.n	8007606 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80075f6:	f107 0318 	add.w	r3, r7, #24
 80075fa:	4618      	mov	r0, r3
 80075fc:	f000 f8c0 	bl	8007780 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007600:	69fb      	ldr	r3, [r7, #28]
 8007602:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007604:	e09d      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007606:	2300      	movs	r3, #0
 8007608:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800760a:	e09a      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800760c:	4b20      	ldr	r3, [pc, #128]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007614:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007618:	d107      	bne.n	800762a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800761a:	f107 030c 	add.w	r3, r7, #12
 800761e:	4618      	mov	r0, r3
 8007620:	f000 fa02 	bl	8007a28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007624:	693b      	ldr	r3, [r7, #16]
 8007626:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007628:	e08b      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800762a:	2300      	movs	r3, #0
 800762c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800762e:	e088      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007630:	4b17      	ldr	r3, [pc, #92]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f003 0304 	and.w	r3, r3, #4
 8007638:	2b04      	cmp	r3, #4
 800763a:	d109      	bne.n	8007650 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800763c:	4b14      	ldr	r3, [pc, #80]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	08db      	lsrs	r3, r3, #3
 8007642:	f003 0303 	and.w	r3, r3, #3
 8007646:	4a13      	ldr	r2, [pc, #76]	@ (8007694 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8007648:	fa22 f303 	lsr.w	r3, r2, r3
 800764c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800764e:	e078      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007650:	2300      	movs	r3, #0
 8007652:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007654:	e075      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8007656:	4b0e      	ldr	r3, [pc, #56]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800765e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007662:	d102      	bne.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8007664:	4b0c      	ldr	r3, [pc, #48]	@ (8007698 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8007666:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007668:	e06b      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800766a:	2300      	movs	r3, #0
 800766c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800766e:	e068      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007670:	4b07      	ldr	r3, [pc, #28]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007678:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800767c:	d102      	bne.n	8007684 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800767e:	4b07      	ldr	r3, [pc, #28]	@ (800769c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8007680:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007682:	e05e      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007684:	2300      	movs	r3, #0
 8007686:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007688:	e05b      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800768a:	2300      	movs	r3, #0
 800768c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800768e:	e058      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007690:	58024400 	.word	0x58024400
 8007694:	03d09000 	.word	0x03d09000
 8007698:	003d0900 	.word	0x003d0900
 800769c:	018cba80 	.word	0x018cba80
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80076a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076a4:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80076a8:	430b      	orrs	r3, r1
 80076aa:	d148      	bne.n	800773e <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80076ac:	4b27      	ldr	r3, [pc, #156]	@ (800774c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80076ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076b0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80076b4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80076b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80076bc:	d02a      	beq.n	8007714 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 80076be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80076c4:	d838      	bhi.n	8007738 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 80076c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d004      	beq.n	80076d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 80076cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80076d2:	d00d      	beq.n	80076f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 80076d4:	e030      	b.n	8007738 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80076d6:	4b1d      	ldr	r3, [pc, #116]	@ (800774c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076de:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80076e2:	d102      	bne.n	80076ea <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 80076e4:	4b1a      	ldr	r3, [pc, #104]	@ (8007750 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 80076e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80076e8:	e02b      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80076ea:	2300      	movs	r3, #0
 80076ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076ee:	e028      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80076f0:	4b16      	ldr	r3, [pc, #88]	@ (800774c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80076fc:	d107      	bne.n	800770e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80076fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007702:	4618      	mov	r0, r3
 8007704:	f000 fae4 	bl	8007cd0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800770a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800770c:	e019      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800770e:	2300      	movs	r3, #0
 8007710:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007712:	e016      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007714:	4b0d      	ldr	r3, [pc, #52]	@ (800774c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800771c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007720:	d107      	bne.n	8007732 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007722:	f107 0318 	add.w	r3, r7, #24
 8007726:	4618      	mov	r0, r3
 8007728:	f000 f82a 	bl	8007780 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800772c:	69fb      	ldr	r3, [r7, #28]
 800772e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007730:	e007      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007732:	2300      	movs	r3, #0
 8007734:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007736:	e004      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007738:	2300      	movs	r3, #0
 800773a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800773c:	e001      	b.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800773e:	2300      	movs	r3, #0
 8007740:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8007742:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007744:	4618      	mov	r0, r3
 8007746:	3740      	adds	r7, #64	@ 0x40
 8007748:	46bd      	mov	sp, r7
 800774a:	bd80      	pop	{r7, pc}
 800774c:	58024400 	.word	0x58024400
 8007750:	018cba80 	.word	0x018cba80

08007754 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007758:	f7fe f82c 	bl	80057b4 <HAL_RCC_GetHCLKFreq>
 800775c:	4602      	mov	r2, r0
 800775e:	4b06      	ldr	r3, [pc, #24]	@ (8007778 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007760:	6a1b      	ldr	r3, [r3, #32]
 8007762:	091b      	lsrs	r3, r3, #4
 8007764:	f003 0307 	and.w	r3, r3, #7
 8007768:	4904      	ldr	r1, [pc, #16]	@ (800777c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800776a:	5ccb      	ldrb	r3, [r1, r3]
 800776c:	f003 031f 	and.w	r3, r3, #31
 8007770:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007774:	4618      	mov	r0, r3
 8007776:	bd80      	pop	{r7, pc}
 8007778:	58024400 	.word	0x58024400
 800777c:	0800ed88 	.word	0x0800ed88

08007780 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007780:	b480      	push	{r7}
 8007782:	b089      	sub	sp, #36	@ 0x24
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007788:	4ba1      	ldr	r3, [pc, #644]	@ (8007a10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800778a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800778c:	f003 0303 	and.w	r3, r3, #3
 8007790:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8007792:	4b9f      	ldr	r3, [pc, #636]	@ (8007a10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007794:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007796:	0b1b      	lsrs	r3, r3, #12
 8007798:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800779c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800779e:	4b9c      	ldr	r3, [pc, #624]	@ (8007a10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077a2:	091b      	lsrs	r3, r3, #4
 80077a4:	f003 0301 	and.w	r3, r3, #1
 80077a8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80077aa:	4b99      	ldr	r3, [pc, #612]	@ (8007a10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077ae:	08db      	lsrs	r3, r3, #3
 80077b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80077b4:	693a      	ldr	r2, [r7, #16]
 80077b6:	fb02 f303 	mul.w	r3, r2, r3
 80077ba:	ee07 3a90 	vmov	s15, r3
 80077be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077c2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	f000 8111 	beq.w	80079f0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80077ce:	69bb      	ldr	r3, [r7, #24]
 80077d0:	2b02      	cmp	r3, #2
 80077d2:	f000 8083 	beq.w	80078dc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80077d6:	69bb      	ldr	r3, [r7, #24]
 80077d8:	2b02      	cmp	r3, #2
 80077da:	f200 80a1 	bhi.w	8007920 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80077de:	69bb      	ldr	r3, [r7, #24]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d003      	beq.n	80077ec <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80077e4:	69bb      	ldr	r3, [r7, #24]
 80077e6:	2b01      	cmp	r3, #1
 80077e8:	d056      	beq.n	8007898 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80077ea:	e099      	b.n	8007920 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80077ec:	4b88      	ldr	r3, [pc, #544]	@ (8007a10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f003 0320 	and.w	r3, r3, #32
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d02d      	beq.n	8007854 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80077f8:	4b85      	ldr	r3, [pc, #532]	@ (8007a10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	08db      	lsrs	r3, r3, #3
 80077fe:	f003 0303 	and.w	r3, r3, #3
 8007802:	4a84      	ldr	r2, [pc, #528]	@ (8007a14 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007804:	fa22 f303 	lsr.w	r3, r2, r3
 8007808:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	ee07 3a90 	vmov	s15, r3
 8007810:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	ee07 3a90 	vmov	s15, r3
 800781a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800781e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007822:	4b7b      	ldr	r3, [pc, #492]	@ (8007a10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007824:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007826:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800782a:	ee07 3a90 	vmov	s15, r3
 800782e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007832:	ed97 6a03 	vldr	s12, [r7, #12]
 8007836:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007a18 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800783a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800783e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007842:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007846:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800784a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800784e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007852:	e087      	b.n	8007964 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007854:	697b      	ldr	r3, [r7, #20]
 8007856:	ee07 3a90 	vmov	s15, r3
 800785a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800785e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007a1c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007862:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007866:	4b6a      	ldr	r3, [pc, #424]	@ (8007a10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007868:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800786a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800786e:	ee07 3a90 	vmov	s15, r3
 8007872:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007876:	ed97 6a03 	vldr	s12, [r7, #12]
 800787a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007a18 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800787e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007882:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007886:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800788a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800788e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007892:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007896:	e065      	b.n	8007964 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007898:	697b      	ldr	r3, [r7, #20]
 800789a:	ee07 3a90 	vmov	s15, r3
 800789e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078a2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007a20 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80078a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078aa:	4b59      	ldr	r3, [pc, #356]	@ (8007a10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078b2:	ee07 3a90 	vmov	s15, r3
 80078b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80078be:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007a18 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80078c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80078da:	e043      	b.n	8007964 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80078dc:	697b      	ldr	r3, [r7, #20]
 80078de:	ee07 3a90 	vmov	s15, r3
 80078e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078e6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007a24 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80078ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078ee:	4b48      	ldr	r3, [pc, #288]	@ (8007a10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078f6:	ee07 3a90 	vmov	s15, r3
 80078fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8007902:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007a18 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007906:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800790a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800790e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007912:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007916:	ee67 7a27 	vmul.f32	s15, s14, s15
 800791a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800791e:	e021      	b.n	8007964 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007920:	697b      	ldr	r3, [r7, #20]
 8007922:	ee07 3a90 	vmov	s15, r3
 8007926:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800792a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007a20 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800792e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007932:	4b37      	ldr	r3, [pc, #220]	@ (8007a10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007934:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007936:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800793a:	ee07 3a90 	vmov	s15, r3
 800793e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007942:	ed97 6a03 	vldr	s12, [r7, #12]
 8007946:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007a18 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800794a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800794e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007952:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007956:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800795a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800795e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007962:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007964:	4b2a      	ldr	r3, [pc, #168]	@ (8007a10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007966:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007968:	0a5b      	lsrs	r3, r3, #9
 800796a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800796e:	ee07 3a90 	vmov	s15, r3
 8007972:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007976:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800797a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800797e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007982:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007986:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800798a:	ee17 2a90 	vmov	r2, s15
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007992:	4b1f      	ldr	r3, [pc, #124]	@ (8007a10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007994:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007996:	0c1b      	lsrs	r3, r3, #16
 8007998:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800799c:	ee07 3a90 	vmov	s15, r3
 80079a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079a4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80079a8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80079ac:	edd7 6a07 	vldr	s13, [r7, #28]
 80079b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80079b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80079b8:	ee17 2a90 	vmov	r2, s15
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80079c0:	4b13      	ldr	r3, [pc, #76]	@ (8007a10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079c4:	0e1b      	lsrs	r3, r3, #24
 80079c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80079ca:	ee07 3a90 	vmov	s15, r3
 80079ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80079d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80079da:	edd7 6a07 	vldr	s13, [r7, #28]
 80079de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80079e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80079e6:	ee17 2a90 	vmov	r2, s15
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80079ee:	e008      	b.n	8007a02 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2200      	movs	r2, #0
 80079f4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2200      	movs	r2, #0
 80079fa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2200      	movs	r2, #0
 8007a00:	609a      	str	r2, [r3, #8]
}
 8007a02:	bf00      	nop
 8007a04:	3724      	adds	r7, #36	@ 0x24
 8007a06:	46bd      	mov	sp, r7
 8007a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0c:	4770      	bx	lr
 8007a0e:	bf00      	nop
 8007a10:	58024400 	.word	0x58024400
 8007a14:	03d09000 	.word	0x03d09000
 8007a18:	46000000 	.word	0x46000000
 8007a1c:	4c742400 	.word	0x4c742400
 8007a20:	4a742400 	.word	0x4a742400
 8007a24:	4bc65d40 	.word	0x4bc65d40

08007a28 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007a28:	b480      	push	{r7}
 8007a2a:	b089      	sub	sp, #36	@ 0x24
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007a30:	4ba1      	ldr	r3, [pc, #644]	@ (8007cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a34:	f003 0303 	and.w	r3, r3, #3
 8007a38:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007a3a:	4b9f      	ldr	r3, [pc, #636]	@ (8007cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a3e:	0d1b      	lsrs	r3, r3, #20
 8007a40:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007a44:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007a46:	4b9c      	ldr	r3, [pc, #624]	@ (8007cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a4a:	0a1b      	lsrs	r3, r3, #8
 8007a4c:	f003 0301 	and.w	r3, r3, #1
 8007a50:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007a52:	4b99      	ldr	r3, [pc, #612]	@ (8007cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a56:	08db      	lsrs	r3, r3, #3
 8007a58:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007a5c:	693a      	ldr	r2, [r7, #16]
 8007a5e:	fb02 f303 	mul.w	r3, r2, r3
 8007a62:	ee07 3a90 	vmov	s15, r3
 8007a66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a6a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	f000 8111 	beq.w	8007c98 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007a76:	69bb      	ldr	r3, [r7, #24]
 8007a78:	2b02      	cmp	r3, #2
 8007a7a:	f000 8083 	beq.w	8007b84 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007a7e:	69bb      	ldr	r3, [r7, #24]
 8007a80:	2b02      	cmp	r3, #2
 8007a82:	f200 80a1 	bhi.w	8007bc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007a86:	69bb      	ldr	r3, [r7, #24]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d003      	beq.n	8007a94 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007a8c:	69bb      	ldr	r3, [r7, #24]
 8007a8e:	2b01      	cmp	r3, #1
 8007a90:	d056      	beq.n	8007b40 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007a92:	e099      	b.n	8007bc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007a94:	4b88      	ldr	r3, [pc, #544]	@ (8007cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f003 0320 	and.w	r3, r3, #32
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d02d      	beq.n	8007afc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007aa0:	4b85      	ldr	r3, [pc, #532]	@ (8007cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	08db      	lsrs	r3, r3, #3
 8007aa6:	f003 0303 	and.w	r3, r3, #3
 8007aaa:	4a84      	ldr	r2, [pc, #528]	@ (8007cbc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007aac:	fa22 f303 	lsr.w	r3, r2, r3
 8007ab0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	ee07 3a90 	vmov	s15, r3
 8007ab8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	ee07 3a90 	vmov	s15, r3
 8007ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ac6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007aca:	4b7b      	ldr	r3, [pc, #492]	@ (8007cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ace:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ad2:	ee07 3a90 	vmov	s15, r3
 8007ad6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ada:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ade:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007ae2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ae6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007aea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007aee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007af2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007af6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007afa:	e087      	b.n	8007c0c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007afc:	697b      	ldr	r3, [r7, #20]
 8007afe:	ee07 3a90 	vmov	s15, r3
 8007b02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b06:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007b0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b0e:	4b6a      	ldr	r3, [pc, #424]	@ (8007cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b16:	ee07 3a90 	vmov	s15, r3
 8007b1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b22:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007b26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007b3e:	e065      	b.n	8007c0c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	ee07 3a90 	vmov	s15, r3
 8007b46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b4a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007cc8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007b4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b52:	4b59      	ldr	r3, [pc, #356]	@ (8007cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b5a:	ee07 3a90 	vmov	s15, r3
 8007b5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b62:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b66:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007b6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007b82:	e043      	b.n	8007c0c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007b84:	697b      	ldr	r3, [r7, #20]
 8007b86:	ee07 3a90 	vmov	s15, r3
 8007b8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b8e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007ccc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007b92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b96:	4b48      	ldr	r3, [pc, #288]	@ (8007cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b9e:	ee07 3a90 	vmov	s15, r3
 8007ba2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ba6:	ed97 6a03 	vldr	s12, [r7, #12]
 8007baa:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007bae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bc2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007bc6:	e021      	b.n	8007c0c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007bc8:	697b      	ldr	r3, [r7, #20]
 8007bca:	ee07 3a90 	vmov	s15, r3
 8007bce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bd2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007cc8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007bd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bda:	4b37      	ldr	r3, [pc, #220]	@ (8007cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007be2:	ee07 3a90 	vmov	s15, r3
 8007be6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bea:	ed97 6a03 	vldr	s12, [r7, #12]
 8007bee:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007bf2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bf6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bfa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bfe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c06:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c0a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007c0c:	4b2a      	ldr	r3, [pc, #168]	@ (8007cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c10:	0a5b      	lsrs	r3, r3, #9
 8007c12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c16:	ee07 3a90 	vmov	s15, r3
 8007c1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c1e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007c22:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007c26:	edd7 6a07 	vldr	s13, [r7, #28]
 8007c2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c32:	ee17 2a90 	vmov	r2, s15
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007c3a:	4b1f      	ldr	r3, [pc, #124]	@ (8007cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c3e:	0c1b      	lsrs	r3, r3, #16
 8007c40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c44:	ee07 3a90 	vmov	s15, r3
 8007c48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c4c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007c50:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007c54:	edd7 6a07 	vldr	s13, [r7, #28]
 8007c58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c60:	ee17 2a90 	vmov	r2, s15
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007c68:	4b13      	ldr	r3, [pc, #76]	@ (8007cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c6c:	0e1b      	lsrs	r3, r3, #24
 8007c6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c72:	ee07 3a90 	vmov	s15, r3
 8007c76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c7a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007c7e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007c82:	edd7 6a07 	vldr	s13, [r7, #28]
 8007c86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c8e:	ee17 2a90 	vmov	r2, s15
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007c96:	e008      	b.n	8007caa <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	609a      	str	r2, [r3, #8]
}
 8007caa:	bf00      	nop
 8007cac:	3724      	adds	r7, #36	@ 0x24
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb4:	4770      	bx	lr
 8007cb6:	bf00      	nop
 8007cb8:	58024400 	.word	0x58024400
 8007cbc:	03d09000 	.word	0x03d09000
 8007cc0:	46000000 	.word	0x46000000
 8007cc4:	4c742400 	.word	0x4c742400
 8007cc8:	4a742400 	.word	0x4a742400
 8007ccc:	4bc65d40 	.word	0x4bc65d40

08007cd0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	b089      	sub	sp, #36	@ 0x24
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007cd8:	4ba0      	ldr	r3, [pc, #640]	@ (8007f5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cdc:	f003 0303 	and.w	r3, r3, #3
 8007ce0:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8007ce2:	4b9e      	ldr	r3, [pc, #632]	@ (8007f5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ce6:	091b      	lsrs	r3, r3, #4
 8007ce8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007cec:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8007cee:	4b9b      	ldr	r3, [pc, #620]	@ (8007f5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cf2:	f003 0301 	and.w	r3, r3, #1
 8007cf6:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007cf8:	4b98      	ldr	r3, [pc, #608]	@ (8007f5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007cfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cfc:	08db      	lsrs	r3, r3, #3
 8007cfe:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007d02:	693a      	ldr	r2, [r7, #16]
 8007d04:	fb02 f303 	mul.w	r3, r2, r3
 8007d08:	ee07 3a90 	vmov	s15, r3
 8007d0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d10:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8007d14:	697b      	ldr	r3, [r7, #20]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	f000 8111 	beq.w	8007f3e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8007d1c:	69bb      	ldr	r3, [r7, #24]
 8007d1e:	2b02      	cmp	r3, #2
 8007d20:	f000 8083 	beq.w	8007e2a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8007d24:	69bb      	ldr	r3, [r7, #24]
 8007d26:	2b02      	cmp	r3, #2
 8007d28:	f200 80a1 	bhi.w	8007e6e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8007d2c:	69bb      	ldr	r3, [r7, #24]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d003      	beq.n	8007d3a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8007d32:	69bb      	ldr	r3, [r7, #24]
 8007d34:	2b01      	cmp	r3, #1
 8007d36:	d056      	beq.n	8007de6 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8007d38:	e099      	b.n	8007e6e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007d3a:	4b88      	ldr	r3, [pc, #544]	@ (8007f5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f003 0320 	and.w	r3, r3, #32
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d02d      	beq.n	8007da2 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007d46:	4b85      	ldr	r3, [pc, #532]	@ (8007f5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	08db      	lsrs	r3, r3, #3
 8007d4c:	f003 0303 	and.w	r3, r3, #3
 8007d50:	4a83      	ldr	r2, [pc, #524]	@ (8007f60 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8007d52:	fa22 f303 	lsr.w	r3, r2, r3
 8007d56:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	ee07 3a90 	vmov	s15, r3
 8007d5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d62:	697b      	ldr	r3, [r7, #20]
 8007d64:	ee07 3a90 	vmov	s15, r3
 8007d68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d6c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d70:	4b7a      	ldr	r3, [pc, #488]	@ (8007f5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d78:	ee07 3a90 	vmov	s15, r3
 8007d7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d80:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d84:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8007f64 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007d88:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d8c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d90:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d94:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d9c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007da0:	e087      	b.n	8007eb2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007da2:	697b      	ldr	r3, [r7, #20]
 8007da4:	ee07 3a90 	vmov	s15, r3
 8007da8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dac:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8007f68 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007db0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007db4:	4b69      	ldr	r3, [pc, #420]	@ (8007f5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007db8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dbc:	ee07 3a90 	vmov	s15, r3
 8007dc0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007dc4:	ed97 6a03 	vldr	s12, [r7, #12]
 8007dc8:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8007f64 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007dcc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007dd0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007dd4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007dd8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ddc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007de0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007de4:	e065      	b.n	8007eb2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	ee07 3a90 	vmov	s15, r3
 8007dec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007df0:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8007f6c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8007df4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007df8:	4b58      	ldr	r3, [pc, #352]	@ (8007f5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007dfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dfc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e00:	ee07 3a90 	vmov	s15, r3
 8007e04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e08:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e0c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8007f64 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007e10:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e14:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e18:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e1c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e24:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007e28:	e043      	b.n	8007eb2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007e2a:	697b      	ldr	r3, [r7, #20]
 8007e2c:	ee07 3a90 	vmov	s15, r3
 8007e30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e34:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8007f70 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8007e38:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e3c:	4b47      	ldr	r3, [pc, #284]	@ (8007f5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e44:	ee07 3a90 	vmov	s15, r3
 8007e48:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e4c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e50:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8007f64 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007e54:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e58:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e5c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e60:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e68:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007e6c:	e021      	b.n	8007eb2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007e6e:	697b      	ldr	r3, [r7, #20]
 8007e70:	ee07 3a90 	vmov	s15, r3
 8007e74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e78:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8007f68 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007e7c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e80:	4b36      	ldr	r3, [pc, #216]	@ (8007f5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e88:	ee07 3a90 	vmov	s15, r3
 8007e8c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e90:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e94:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8007f64 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007e98:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e9c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ea0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007ea4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ea8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007eac:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007eb0:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8007eb2:	4b2a      	ldr	r3, [pc, #168]	@ (8007f5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eb6:	0a5b      	lsrs	r3, r3, #9
 8007eb8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ebc:	ee07 3a90 	vmov	s15, r3
 8007ec0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ec4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007ec8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ecc:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ed0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ed4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ed8:	ee17 2a90 	vmov	r2, s15
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8007ee0:	4b1e      	ldr	r3, [pc, #120]	@ (8007f5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ee4:	0c1b      	lsrs	r3, r3, #16
 8007ee6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007eea:	ee07 3a90 	vmov	s15, r3
 8007eee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ef2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007ef6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007efa:	edd7 6a07 	vldr	s13, [r7, #28]
 8007efe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f06:	ee17 2a90 	vmov	r2, s15
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8007f0e:	4b13      	ldr	r3, [pc, #76]	@ (8007f5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f12:	0e1b      	lsrs	r3, r3, #24
 8007f14:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f18:	ee07 3a90 	vmov	s15, r3
 8007f1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f20:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007f24:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007f28:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f34:	ee17 2a90 	vmov	r2, s15
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007f3c:	e008      	b.n	8007f50 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2200      	movs	r2, #0
 8007f42:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2200      	movs	r2, #0
 8007f48:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	609a      	str	r2, [r3, #8]
}
 8007f50:	bf00      	nop
 8007f52:	3724      	adds	r7, #36	@ 0x24
 8007f54:	46bd      	mov	sp, r7
 8007f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5a:	4770      	bx	lr
 8007f5c:	58024400 	.word	0x58024400
 8007f60:	03d09000 	.word	0x03d09000
 8007f64:	46000000 	.word	0x46000000
 8007f68:	4c742400 	.word	0x4c742400
 8007f6c:	4a742400 	.word	0x4a742400
 8007f70:	4bc65d40 	.word	0x4bc65d40

08007f74 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b084      	sub	sp, #16
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
 8007f7c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007f7e:	2300      	movs	r3, #0
 8007f80:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007f82:	4b53      	ldr	r3, [pc, #332]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 8007f84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f86:	f003 0303 	and.w	r3, r3, #3
 8007f8a:	2b03      	cmp	r3, #3
 8007f8c:	d101      	bne.n	8007f92 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007f8e:	2301      	movs	r3, #1
 8007f90:	e099      	b.n	80080c6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007f92:	4b4f      	ldr	r3, [pc, #316]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	4a4e      	ldr	r2, [pc, #312]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 8007f98:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007f9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f9e:	f7f9 fa69 	bl	8001474 <HAL_GetTick>
 8007fa2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007fa4:	e008      	b.n	8007fb8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007fa6:	f7f9 fa65 	bl	8001474 <HAL_GetTick>
 8007faa:	4602      	mov	r2, r0
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	1ad3      	subs	r3, r2, r3
 8007fb0:	2b02      	cmp	r3, #2
 8007fb2:	d901      	bls.n	8007fb8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007fb4:	2303      	movs	r3, #3
 8007fb6:	e086      	b.n	80080c6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007fb8:	4b45      	ldr	r3, [pc, #276]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d1f0      	bne.n	8007fa6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007fc4:	4b42      	ldr	r3, [pc, #264]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 8007fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fc8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	031b      	lsls	r3, r3, #12
 8007fd2:	493f      	ldr	r1, [pc, #252]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 8007fd4:	4313      	orrs	r3, r2
 8007fd6:	628b      	str	r3, [r1, #40]	@ 0x28
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	685b      	ldr	r3, [r3, #4]
 8007fdc:	3b01      	subs	r3, #1
 8007fde:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	689b      	ldr	r3, [r3, #8]
 8007fe6:	3b01      	subs	r3, #1
 8007fe8:	025b      	lsls	r3, r3, #9
 8007fea:	b29b      	uxth	r3, r3
 8007fec:	431a      	orrs	r2, r3
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	68db      	ldr	r3, [r3, #12]
 8007ff2:	3b01      	subs	r3, #1
 8007ff4:	041b      	lsls	r3, r3, #16
 8007ff6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007ffa:	431a      	orrs	r2, r3
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	691b      	ldr	r3, [r3, #16]
 8008000:	3b01      	subs	r3, #1
 8008002:	061b      	lsls	r3, r3, #24
 8008004:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008008:	4931      	ldr	r1, [pc, #196]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 800800a:	4313      	orrs	r3, r2
 800800c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800800e:	4b30      	ldr	r3, [pc, #192]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 8008010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008012:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	695b      	ldr	r3, [r3, #20]
 800801a:	492d      	ldr	r1, [pc, #180]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 800801c:	4313      	orrs	r3, r2
 800801e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008020:	4b2b      	ldr	r3, [pc, #172]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 8008022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008024:	f023 0220 	bic.w	r2, r3, #32
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	699b      	ldr	r3, [r3, #24]
 800802c:	4928      	ldr	r1, [pc, #160]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 800802e:	4313      	orrs	r3, r2
 8008030:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008032:	4b27      	ldr	r3, [pc, #156]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 8008034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008036:	4a26      	ldr	r2, [pc, #152]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 8008038:	f023 0310 	bic.w	r3, r3, #16
 800803c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800803e:	4b24      	ldr	r3, [pc, #144]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 8008040:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008042:	4b24      	ldr	r3, [pc, #144]	@ (80080d4 <RCCEx_PLL2_Config+0x160>)
 8008044:	4013      	ands	r3, r2
 8008046:	687a      	ldr	r2, [r7, #4]
 8008048:	69d2      	ldr	r2, [r2, #28]
 800804a:	00d2      	lsls	r2, r2, #3
 800804c:	4920      	ldr	r1, [pc, #128]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 800804e:	4313      	orrs	r3, r2
 8008050:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008052:	4b1f      	ldr	r3, [pc, #124]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 8008054:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008056:	4a1e      	ldr	r2, [pc, #120]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 8008058:	f043 0310 	orr.w	r3, r3, #16
 800805c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d106      	bne.n	8008072 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008064:	4b1a      	ldr	r3, [pc, #104]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 8008066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008068:	4a19      	ldr	r2, [pc, #100]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 800806a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800806e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008070:	e00f      	b.n	8008092 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	2b01      	cmp	r3, #1
 8008076:	d106      	bne.n	8008086 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008078:	4b15      	ldr	r3, [pc, #84]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 800807a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800807c:	4a14      	ldr	r2, [pc, #80]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 800807e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008082:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008084:	e005      	b.n	8008092 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008086:	4b12      	ldr	r3, [pc, #72]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 8008088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800808a:	4a11      	ldr	r2, [pc, #68]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 800808c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008090:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008092:	4b0f      	ldr	r3, [pc, #60]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4a0e      	ldr	r2, [pc, #56]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 8008098:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800809c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800809e:	f7f9 f9e9 	bl	8001474 <HAL_GetTick>
 80080a2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80080a4:	e008      	b.n	80080b8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80080a6:	f7f9 f9e5 	bl	8001474 <HAL_GetTick>
 80080aa:	4602      	mov	r2, r0
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	1ad3      	subs	r3, r2, r3
 80080b0:	2b02      	cmp	r3, #2
 80080b2:	d901      	bls.n	80080b8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80080b4:	2303      	movs	r3, #3
 80080b6:	e006      	b.n	80080c6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80080b8:	4b05      	ldr	r3, [pc, #20]	@ (80080d0 <RCCEx_PLL2_Config+0x15c>)
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d0f0      	beq.n	80080a6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80080c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	3710      	adds	r7, #16
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}
 80080ce:	bf00      	nop
 80080d0:	58024400 	.word	0x58024400
 80080d4:	ffff0007 	.word	0xffff0007

080080d8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b084      	sub	sp, #16
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
 80080e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80080e2:	2300      	movs	r3, #0
 80080e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80080e6:	4b53      	ldr	r3, [pc, #332]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 80080e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080ea:	f003 0303 	and.w	r3, r3, #3
 80080ee:	2b03      	cmp	r3, #3
 80080f0:	d101      	bne.n	80080f6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80080f2:	2301      	movs	r3, #1
 80080f4:	e099      	b.n	800822a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80080f6:	4b4f      	ldr	r3, [pc, #316]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	4a4e      	ldr	r2, [pc, #312]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 80080fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008100:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008102:	f7f9 f9b7 	bl	8001474 <HAL_GetTick>
 8008106:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008108:	e008      	b.n	800811c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800810a:	f7f9 f9b3 	bl	8001474 <HAL_GetTick>
 800810e:	4602      	mov	r2, r0
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	1ad3      	subs	r3, r2, r3
 8008114:	2b02      	cmp	r3, #2
 8008116:	d901      	bls.n	800811c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008118:	2303      	movs	r3, #3
 800811a:	e086      	b.n	800822a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800811c:	4b45      	ldr	r3, [pc, #276]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008124:	2b00      	cmp	r3, #0
 8008126:	d1f0      	bne.n	800810a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008128:	4b42      	ldr	r3, [pc, #264]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 800812a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800812c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	051b      	lsls	r3, r3, #20
 8008136:	493f      	ldr	r1, [pc, #252]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 8008138:	4313      	orrs	r3, r2
 800813a:	628b      	str	r3, [r1, #40]	@ 0x28
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	685b      	ldr	r3, [r3, #4]
 8008140:	3b01      	subs	r3, #1
 8008142:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	689b      	ldr	r3, [r3, #8]
 800814a:	3b01      	subs	r3, #1
 800814c:	025b      	lsls	r3, r3, #9
 800814e:	b29b      	uxth	r3, r3
 8008150:	431a      	orrs	r2, r3
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	68db      	ldr	r3, [r3, #12]
 8008156:	3b01      	subs	r3, #1
 8008158:	041b      	lsls	r3, r3, #16
 800815a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800815e:	431a      	orrs	r2, r3
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	691b      	ldr	r3, [r3, #16]
 8008164:	3b01      	subs	r3, #1
 8008166:	061b      	lsls	r3, r3, #24
 8008168:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800816c:	4931      	ldr	r1, [pc, #196]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 800816e:	4313      	orrs	r3, r2
 8008170:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008172:	4b30      	ldr	r3, [pc, #192]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 8008174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008176:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	695b      	ldr	r3, [r3, #20]
 800817e:	492d      	ldr	r1, [pc, #180]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 8008180:	4313      	orrs	r3, r2
 8008182:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008184:	4b2b      	ldr	r3, [pc, #172]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 8008186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008188:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	699b      	ldr	r3, [r3, #24]
 8008190:	4928      	ldr	r1, [pc, #160]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 8008192:	4313      	orrs	r3, r2
 8008194:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008196:	4b27      	ldr	r3, [pc, #156]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 8008198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800819a:	4a26      	ldr	r2, [pc, #152]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 800819c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80081a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80081a2:	4b24      	ldr	r3, [pc, #144]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 80081a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80081a6:	4b24      	ldr	r3, [pc, #144]	@ (8008238 <RCCEx_PLL3_Config+0x160>)
 80081a8:	4013      	ands	r3, r2
 80081aa:	687a      	ldr	r2, [r7, #4]
 80081ac:	69d2      	ldr	r2, [r2, #28]
 80081ae:	00d2      	lsls	r2, r2, #3
 80081b0:	4920      	ldr	r1, [pc, #128]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 80081b2:	4313      	orrs	r3, r2
 80081b4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80081b6:	4b1f      	ldr	r3, [pc, #124]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 80081b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081ba:	4a1e      	ldr	r2, [pc, #120]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 80081bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80081c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d106      	bne.n	80081d6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80081c8:	4b1a      	ldr	r3, [pc, #104]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 80081ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081cc:	4a19      	ldr	r2, [pc, #100]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 80081ce:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80081d2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80081d4:	e00f      	b.n	80081f6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	2b01      	cmp	r3, #1
 80081da:	d106      	bne.n	80081ea <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80081dc:	4b15      	ldr	r3, [pc, #84]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 80081de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081e0:	4a14      	ldr	r2, [pc, #80]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 80081e2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80081e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80081e8:	e005      	b.n	80081f6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80081ea:	4b12      	ldr	r3, [pc, #72]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 80081ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081ee:	4a11      	ldr	r2, [pc, #68]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 80081f0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80081f4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80081f6:	4b0f      	ldr	r3, [pc, #60]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	4a0e      	ldr	r2, [pc, #56]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 80081fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008200:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008202:	f7f9 f937 	bl	8001474 <HAL_GetTick>
 8008206:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008208:	e008      	b.n	800821c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800820a:	f7f9 f933 	bl	8001474 <HAL_GetTick>
 800820e:	4602      	mov	r2, r0
 8008210:	68bb      	ldr	r3, [r7, #8]
 8008212:	1ad3      	subs	r3, r2, r3
 8008214:	2b02      	cmp	r3, #2
 8008216:	d901      	bls.n	800821c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008218:	2303      	movs	r3, #3
 800821a:	e006      	b.n	800822a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800821c:	4b05      	ldr	r3, [pc, #20]	@ (8008234 <RCCEx_PLL3_Config+0x15c>)
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008224:	2b00      	cmp	r3, #0
 8008226:	d0f0      	beq.n	800820a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008228:	7bfb      	ldrb	r3, [r7, #15]
}
 800822a:	4618      	mov	r0, r3
 800822c:	3710      	adds	r7, #16
 800822e:	46bd      	mov	sp, r7
 8008230:	bd80      	pop	{r7, pc}
 8008232:	bf00      	nop
 8008234:	58024400 	.word	0x58024400
 8008238:	ffff0007 	.word	0xffff0007

0800823c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800823c:	b580      	push	{r7, lr}
 800823e:	b08a      	sub	sp, #40	@ 0x28
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d101      	bne.n	800824e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800824a:	2301      	movs	r3, #1
 800824c:	e075      	b.n	800833a <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008254:	b2db      	uxtb	r3, r3
 8008256:	2b00      	cmp	r3, #0
 8008258:	d105      	bne.n	8008266 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2200      	movs	r2, #0
 800825e:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8008260:	6878      	ldr	r0, [r7, #4]
 8008262:	f7f8 fdf5 	bl	8000e50 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2204      	movs	r2, #4
 800826a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	f000 f868 	bl	8008344 <HAL_SD_InitCard>
 8008274:	4603      	mov	r3, r0
 8008276:	2b00      	cmp	r3, #0
 8008278:	d001      	beq.n	800827e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800827a:	2301      	movs	r3, #1
 800827c:	e05d      	b.n	800833a <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800827e:	f107 0308 	add.w	r3, r7, #8
 8008282:	4619      	mov	r1, r3
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f000 fdb5 	bl	8008df4 <HAL_SD_GetCardStatus>
 800828a:	4603      	mov	r3, r0
 800828c:	2b00      	cmp	r3, #0
 800828e:	d001      	beq.n	8008294 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 8008290:	2301      	movs	r3, #1
 8008292:	e052      	b.n	800833a <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 8008294:	7e3b      	ldrb	r3, [r7, #24]
 8008296:	b2db      	uxtb	r3, r3
 8008298:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800829a:	7e7b      	ldrb	r3, [r7, #25]
 800829c:	b2db      	uxtb	r3, r3
 800829e:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	d10a      	bne.n	80082be <HAL_SD_Init+0x82>
 80082a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d102      	bne.n	80082b4 <HAL_SD_Init+0x78>
 80082ae:	6a3b      	ldr	r3, [r7, #32]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d004      	beq.n	80082be <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80082ba:	659a      	str	r2, [r3, #88]	@ 0x58
 80082bc:	e00b      	b.n	80082d6 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082c2:	2b01      	cmp	r3, #1
 80082c4:	d104      	bne.n	80082d0 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80082cc:	659a      	str	r2, [r3, #88]	@ 0x58
 80082ce:	e002      	b.n	80082d6 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2200      	movs	r2, #0
 80082d4:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	68db      	ldr	r3, [r3, #12]
 80082da:	4619      	mov	r1, r3
 80082dc:	6878      	ldr	r0, [r7, #4]
 80082de:	f000 fe73 	bl	8008fc8 <HAL_SD_ConfigWideBusOperation>
 80082e2:	4603      	mov	r3, r0
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d001      	beq.n	80082ec <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 80082e8:	2301      	movs	r3, #1
 80082ea:	e026      	b.n	800833a <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 80082ec:	f7f9 f8c2 	bl	8001474 <HAL_GetTick>
 80082f0:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 80082f2:	e011      	b.n	8008318 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80082f4:	f7f9 f8be 	bl	8001474 <HAL_GetTick>
 80082f8:	4602      	mov	r2, r0
 80082fa:	69fb      	ldr	r3, [r7, #28]
 80082fc:	1ad3      	subs	r3, r2, r3
 80082fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008302:	d109      	bne.n	8008318 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800830a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2201      	movs	r2, #1
 8008310:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 8008314:	2303      	movs	r3, #3
 8008316:	e010      	b.n	800833a <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8008318:	6878      	ldr	r0, [r7, #4]
 800831a:	f000 ff67 	bl	80091ec <HAL_SD_GetCardState>
 800831e:	4603      	mov	r3, r0
 8008320:	2b04      	cmp	r3, #4
 8008322:	d1e7      	bne.n	80082f4 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2200      	movs	r2, #0
 8008328:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2200      	movs	r2, #0
 800832e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2201      	movs	r2, #1
 8008334:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8008338:	2300      	movs	r3, #0
}
 800833a:	4618      	mov	r0, r3
 800833c:	3728      	adds	r7, #40	@ 0x28
 800833e:	46bd      	mov	sp, r7
 8008340:	bd80      	pop	{r7, pc}
	...

08008344 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008344:	b590      	push	{r4, r7, lr}
 8008346:	b08d      	sub	sp, #52	@ 0x34
 8008348:	af02      	add	r7, sp, #8
 800834a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800834c:	2300      	movs	r3, #0
 800834e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8008350:	2300      	movs	r3, #0
 8008352:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8008354:	2300      	movs	r3, #0
 8008356:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8008358:	2300      	movs	r3, #0
 800835a:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800835c:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8008360:	f04f 0100 	mov.w	r1, #0
 8008364:	f7fe fc76 	bl	8006c54 <HAL_RCCEx_GetPeriphCLKFreq>
 8008368:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 800836a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800836c:	2b00      	cmp	r3, #0
 800836e:	d109      	bne.n	8008384 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2201      	movs	r2, #1
 8008374:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800837e:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8008380:	2301      	movs	r3, #1
 8008382:	e070      	b.n	8008466 <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 8008384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008386:	0a1b      	lsrs	r3, r3, #8
 8008388:	4a39      	ldr	r2, [pc, #228]	@ (8008470 <HAL_SD_InitCard+0x12c>)
 800838a:	fba2 2303 	umull	r2, r3, r2, r3
 800838e:	091b      	lsrs	r3, r3, #4
 8008390:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681c      	ldr	r4, [r3, #0]
 8008396:	466a      	mov	r2, sp
 8008398:	f107 0318 	add.w	r3, r7, #24
 800839c:	e893 0003 	ldmia.w	r3, {r0, r1}
 80083a0:	e882 0003 	stmia.w	r2, {r0, r1}
 80083a4:	f107 030c 	add.w	r3, r7, #12
 80083a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80083aa:	4620      	mov	r0, r4
 80083ac:	f002 f99c 	bl	800a6e8 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	4618      	mov	r0, r3
 80083b6:	f002 f9df 	bl	800a778 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 80083ba:	69fb      	ldr	r3, [r7, #28]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d005      	beq.n	80083cc <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 80083c0:	69fb      	ldr	r3, [r7, #28]
 80083c2:	005b      	lsls	r3, r3, #1
 80083c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80083ca:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 80083cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d007      	beq.n	80083e2 <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 80083d2:	4a28      	ldr	r2, [pc, #160]	@ (8008474 <HAL_SD_InitCard+0x130>)
 80083d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80083da:	3301      	adds	r3, #1
 80083dc:	4618      	mov	r0, r3
 80083de:	f7f9 f855 	bl	800148c <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80083e2:	6878      	ldr	r0, [r7, #4]
 80083e4:	f000 fff0 	bl	80093c8 <SD_PowerON>
 80083e8:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80083ea:	6a3b      	ldr	r3, [r7, #32]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d00b      	beq.n	8008408 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2201      	movs	r2, #1
 80083f4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80083fc:	6a3b      	ldr	r3, [r7, #32]
 80083fe:	431a      	orrs	r2, r3
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8008404:	2301      	movs	r3, #1
 8008406:	e02e      	b.n	8008466 <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f000 ff0f 	bl	800922c <SD_InitCard>
 800840e:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008410:	6a3b      	ldr	r3, [r7, #32]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d00b      	beq.n	800842e <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2201      	movs	r2, #1
 800841a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008422:	6a3b      	ldr	r3, [r7, #32]
 8008424:	431a      	orrs	r2, r3
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800842a:	2301      	movs	r3, #1
 800842c:	e01b      	b.n	8008466 <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008436:	4618      	mov	r0, r3
 8008438:	f002 fa34 	bl	800a8a4 <SDMMC_CmdBlockLength>
 800843c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800843e:	6a3b      	ldr	r3, [r7, #32]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d00f      	beq.n	8008464 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	4a0b      	ldr	r2, [pc, #44]	@ (8008478 <HAL_SD_InitCard+0x134>)
 800844a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008450:	6a3b      	ldr	r3, [r7, #32]
 8008452:	431a      	orrs	r2, r3
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2201      	movs	r2, #1
 800845c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8008460:	2301      	movs	r3, #1
 8008462:	e000      	b.n	8008466 <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 8008464:	2300      	movs	r3, #0
}
 8008466:	4618      	mov	r0, r3
 8008468:	372c      	adds	r7, #44	@ 0x2c
 800846a:	46bd      	mov	sp, r7
 800846c:	bd90      	pop	{r4, r7, pc}
 800846e:	bf00      	nop
 8008470:	014f8b59 	.word	0x014f8b59
 8008474:	00012110 	.word	0x00012110
 8008478:	1fe00fff 	.word	0x1fe00fff

0800847c <HAL_SD_ReadBlocks>:
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks,
                                    uint32_t Timeout)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b092      	sub	sp, #72	@ 0x48
 8008480:	af00      	add	r7, sp, #0
 8008482:	60f8      	str	r0, [r7, #12]
 8008484:	60b9      	str	r1, [r7, #8]
 8008486:	607a      	str	r2, [r7, #4]
 8008488:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800848a:	f7f8 fff3 	bl	8001474 <HAL_GetTick>
 800848e:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count;
  uint32_t data;
  uint32_t dataremaining;
  uint32_t add = BlockAdd;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	637b      	str	r3, [r7, #52]	@ 0x34

  if (NULL == pData)
 8008498:	68bb      	ldr	r3, [r7, #8]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d107      	bne.n	80084ae <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084a2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80084aa:	2301      	movs	r3, #1
 80084ac:	e167      	b.n	800877e <HAL_SD_ReadBlocks+0x302>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	2b01      	cmp	r3, #1
 80084b8:	f040 815a 	bne.w	8008770 <HAL_SD_ReadBlocks+0x2f4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	2200      	movs	r2, #0
 80084c0:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80084c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	441a      	add	r2, r3
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084cc:	429a      	cmp	r2, r3
 80084ce:	d907      	bls.n	80084e0 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084d4:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 80084dc:	2301      	movs	r3, #1
 80084de:	e14e      	b.n	800877e <HAL_SD_ReadBlocks+0x302>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	2203      	movs	r2, #3
 80084e4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	2200      	movs	r2, #0
 80084ee:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084f4:	2b01      	cmp	r3, #1
 80084f6:	d002      	beq.n	80084fe <HAL_SD_ReadBlocks+0x82>
    {
      add *= BLOCKSIZE;
 80084f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084fa:	025b      	lsls	r3, r3, #9
 80084fc:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80084fe:	f04f 33ff 	mov.w	r3, #4294967295
 8008502:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	025b      	lsls	r3, r3, #9
 8008508:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800850a:	2390      	movs	r3, #144	@ 0x90
 800850c:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800850e:	2302      	movs	r3, #2
 8008510:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8008512:	2300      	movs	r3, #0
 8008514:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8008516:	2300      	movs	r3, #0
 8008518:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	f107 0214 	add.w	r2, r7, #20
 8008522:	4611      	mov	r1, r2
 8008524:	4618      	mov	r0, r3
 8008526:	f002 f991 	bl	800a84c <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	68da      	ldr	r2, [r3, #12]
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008538:	60da      	str	r2, [r3, #12]

    /* Read block(s) in polling mode */
    if (NumberOfBlocks > 1U)
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	2b01      	cmp	r3, #1
 800853e:	d90a      	bls.n	8008556 <HAL_SD_ReadBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	2202      	movs	r2, #2
 8008544:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800854c:	4618      	mov	r0, r3
 800854e:	f002 f9ef 	bl	800a930 <SDMMC_CmdReadMultiBlock>
 8008552:	6478      	str	r0, [r7, #68]	@ 0x44
 8008554:	e009      	b.n	800856a <HAL_SD_ReadBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	2201      	movs	r2, #1
 800855a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008562:	4618      	mov	r0, r3
 8008564:	f002 f9c1 	bl	800a8ea <SDMMC_CmdReadSingleBlock>
 8008568:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800856a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800856c:	2b00      	cmp	r3, #0
 800856e:	d012      	beq.n	8008596 <HAL_SD_ReadBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	4a84      	ldr	r2, [pc, #528]	@ (8008788 <HAL_SD_ReadBlocks+0x30c>)
 8008576:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800857c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800857e:	431a      	orrs	r2, r3
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	2201      	movs	r2, #1
 8008588:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	2200      	movs	r2, #0
 8008590:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8008592:	2301      	movs	r3, #1
 8008594:	e0f3      	b.n	800877e <HAL_SD_ReadBlocks+0x302>
    }

    /* Poll on SDMMC flags */
    dataremaining = config.DataLength;
 8008596:	69bb      	ldr	r3, [r7, #24]
 8008598:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800859a:	e058      	b.n	800864e <HAL_SD_ReadBlocks+0x1d2>
    {
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining >= SDMMC_FIFO_SIZE))
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80085a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d033      	beq.n	8008612 <HAL_SD_ReadBlocks+0x196>
 80085aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085ac:	2b1f      	cmp	r3, #31
 80085ae:	d930      	bls.n	8008612 <HAL_SD_ReadBlocks+0x196>
      {
        /* Read data from SDMMC Rx FIFO */
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 80085b0:	2300      	movs	r3, #0
 80085b2:	643b      	str	r3, [r7, #64]	@ 0x40
 80085b4:	e027      	b.n	8008606 <HAL_SD_ReadBlocks+0x18a>
        {
          data = SDMMC_ReadFIFO(hsd->Instance);
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	4618      	mov	r0, r3
 80085bc:	f002 f8be 	bl	800a73c <SDMMC_ReadFIFO>
 80085c0:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 80085c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085c4:	b2da      	uxtb	r2, r3
 80085c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085c8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80085ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085cc:	3301      	adds	r3, #1
 80085ce:	637b      	str	r3, [r7, #52]	@ 0x34
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80085d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085d2:	0a1b      	lsrs	r3, r3, #8
 80085d4:	b2da      	uxtb	r2, r3
 80085d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085d8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80085da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085dc:	3301      	adds	r3, #1
 80085de:	637b      	str	r3, [r7, #52]	@ 0x34
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80085e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085e2:	0c1b      	lsrs	r3, r3, #16
 80085e4:	b2da      	uxtb	r2, r3
 80085e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085e8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80085ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085ec:	3301      	adds	r3, #1
 80085ee:	637b      	str	r3, [r7, #52]	@ 0x34
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80085f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085f2:	0e1b      	lsrs	r3, r3, #24
 80085f4:	b2da      	uxtb	r2, r3
 80085f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085f8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80085fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085fc:	3301      	adds	r3, #1
 80085fe:	637b      	str	r3, [r7, #52]	@ 0x34
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8008600:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008602:	3301      	adds	r3, #1
 8008604:	643b      	str	r3, [r7, #64]	@ 0x40
 8008606:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008608:	2b07      	cmp	r3, #7
 800860a:	d9d4      	bls.n	80085b6 <HAL_SD_ReadBlocks+0x13a>
        }
        dataremaining -= SDMMC_FIFO_SIZE;
 800860c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800860e:	3b20      	subs	r3, #32
 8008610:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }

      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 8008612:	f7f8 ff2f 	bl	8001474 <HAL_GetTick>
 8008616:	4602      	mov	r2, r0
 8008618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800861a:	1ad3      	subs	r3, r2, r3
 800861c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800861e:	429a      	cmp	r2, r3
 8008620:	d902      	bls.n	8008628 <HAL_SD_ReadBlocks+0x1ac>
 8008622:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008624:	2b00      	cmp	r3, #0
 8008626:	d112      	bne.n	800864e <HAL_SD_ReadBlocks+0x1d2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4a56      	ldr	r2, [pc, #344]	@ (8008788 <HAL_SD_ReadBlocks+0x30c>)
 800862e:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008634:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	635a      	str	r2, [r3, #52]	@ 0x34
        hsd->State = HAL_SD_STATE_READY;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	2201      	movs	r2, #1
 8008640:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        hsd->Context = SD_CONTEXT_NONE;
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	2200      	movs	r2, #0
 8008648:	62da      	str	r2, [r3, #44]	@ 0x2c
        return HAL_TIMEOUT;
 800864a:	2303      	movs	r3, #3
 800864c:	e097      	b.n	800877e <HAL_SD_ReadBlocks+0x302>
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008654:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 8008658:	2b00      	cmp	r3, #0
 800865a:	d09f      	beq.n	800859c <HAL_SD_ReadBlocks+0x120>
      }
    }
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	68da      	ldr	r2, [r3, #12]
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800866a:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock read */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008672:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008676:	2b00      	cmp	r3, #0
 8008678:	d022      	beq.n	80086c0 <HAL_SD_ReadBlocks+0x244>
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	2b01      	cmp	r3, #1
 800867e:	d91f      	bls.n	80086c0 <HAL_SD_ReadBlocks+0x244>
    {
      if (hsd->SdCard.CardType != CARD_SECURED)
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008684:	2b03      	cmp	r3, #3
 8008686:	d01b      	beq.n	80086c0 <HAL_SD_ReadBlocks+0x244>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	4618      	mov	r0, r3
 800868e:	f002 f9b9 	bl	800aa04 <SDMMC_CmdStopTransfer>
 8008692:	6478      	str	r0, [r7, #68]	@ 0x44
        if (errorstate != HAL_SD_ERROR_NONE)
 8008694:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008696:	2b00      	cmp	r3, #0
 8008698:	d012      	beq.n	80086c0 <HAL_SD_ReadBlocks+0x244>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	4a3a      	ldr	r2, [pc, #232]	@ (8008788 <HAL_SD_ReadBlocks+0x30c>)
 80086a0:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80086a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80086a8:	431a      	orrs	r2, r3
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	635a      	str	r2, [r3, #52]	@ 0x34
          hsd->State = HAL_SD_STATE_READY;
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	2201      	movs	r2, #1
 80086b2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          hsd->Context = SD_CONTEXT_NONE;
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	2200      	movs	r2, #0
 80086ba:	62da      	str	r2, [r3, #44]	@ 0x2c
          return HAL_ERROR;
 80086bc:	2301      	movs	r3, #1
 80086be:	e05e      	b.n	800877e <HAL_SD_ReadBlocks+0x302>
        }
      }
    }

    /* Get error state */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80086c6:	f003 0308 	and.w	r3, r3, #8
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d012      	beq.n	80086f4 <HAL_SD_ReadBlocks+0x278>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	4a2d      	ldr	r2, [pc, #180]	@ (8008788 <HAL_SD_ReadBlocks+0x30c>)
 80086d4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80086da:	f043 0208 	orr.w	r2, r3, #8
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	2201      	movs	r2, #1
 80086e6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	2200      	movs	r2, #0
 80086ee:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 80086f0:	2301      	movs	r3, #1
 80086f2:	e044      	b.n	800877e <HAL_SD_ReadBlocks+0x302>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80086fa:	f003 0302 	and.w	r3, r3, #2
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d012      	beq.n	8008728 <HAL_SD_ReadBlocks+0x2ac>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	4a20      	ldr	r2, [pc, #128]	@ (8008788 <HAL_SD_ReadBlocks+0x30c>)
 8008708:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800870e:	f043 0202 	orr.w	r2, r3, #2
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	2201      	movs	r2, #1
 800871a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	2200      	movs	r2, #0
 8008722:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8008724:	2301      	movs	r3, #1
 8008726:	e02a      	b.n	800877e <HAL_SD_ReadBlocks+0x302>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800872e:	f003 0320 	and.w	r3, r3, #32
 8008732:	2b00      	cmp	r3, #0
 8008734:	d012      	beq.n	800875c <HAL_SD_ReadBlocks+0x2e0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4a13      	ldr	r2, [pc, #76]	@ (8008788 <HAL_SD_ReadBlocks+0x30c>)
 800873c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008742:	f043 0220 	orr.w	r2, r3, #32
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	2201      	movs	r2, #1
 800874e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	2200      	movs	r2, #0
 8008756:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8008758:	2301      	movs	r3, #1
 800875a:	e010      	b.n	800877e <HAL_SD_ReadBlocks+0x302>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	4a0a      	ldr	r2, [pc, #40]	@ (800878c <HAL_SD_ReadBlocks+0x310>)
 8008762:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	2201      	movs	r2, #1
 8008768:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    return HAL_OK;
 800876c:	2300      	movs	r3, #0
 800876e:	e006      	b.n	800877e <HAL_SD_ReadBlocks+0x302>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008774:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800877c:	2301      	movs	r3, #1
  }
}
 800877e:	4618      	mov	r0, r3
 8008780:	3748      	adds	r7, #72	@ 0x48
 8008782:	46bd      	mov	sp, r7
 8008784:	bd80      	pop	{r7, pc}
 8008786:	bf00      	nop
 8008788:	1fe00fff 	.word	0x1fe00fff
 800878c:	18000f3a 	.word	0x18000f3a

08008790 <HAL_SD_WriteBlocks>:
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                     uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8008790:	b580      	push	{r7, lr}
 8008792:	b092      	sub	sp, #72	@ 0x48
 8008794:	af00      	add	r7, sp, #0
 8008796:	60f8      	str	r0, [r7, #12]
 8008798:	60b9      	str	r1, [r7, #8]
 800879a:	607a      	str	r2, [r7, #4]
 800879c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800879e:	f7f8 fe69 	bl	8001474 <HAL_GetTick>
 80087a2:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count;
  uint32_t data;
  uint32_t dataremaining;
  uint32_t add = BlockAdd;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  const uint8_t *tempbuff = pData;
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	637b      	str	r3, [r7, #52]	@ 0x34

  if (NULL == pData)
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d107      	bne.n	80087c2 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087b6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80087be:	2301      	movs	r3, #1
 80087c0:	e16b      	b.n	8008a9a <HAL_SD_WriteBlocks+0x30a>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80087c8:	b2db      	uxtb	r3, r3
 80087ca:	2b01      	cmp	r3, #1
 80087cc:	f040 815e 	bne.w	8008a8c <HAL_SD_WriteBlocks+0x2fc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	2200      	movs	r2, #0
 80087d4:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80087d6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	441a      	add	r2, r3
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80087e0:	429a      	cmp	r2, r3
 80087e2:	d907      	bls.n	80087f4 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087e8:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 80087f0:	2301      	movs	r3, #1
 80087f2:	e152      	b.n	8008a9a <HAL_SD_WriteBlocks+0x30a>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	2203      	movs	r2, #3
 80087f8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	2200      	movs	r2, #0
 8008802:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008808:	2b01      	cmp	r3, #1
 800880a:	d002      	beq.n	8008812 <HAL_SD_WriteBlocks+0x82>
    {
      add *= BLOCKSIZE;
 800880c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800880e:	025b      	lsls	r3, r3, #9
 8008810:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008812:	f04f 33ff 	mov.w	r3, #4294967295
 8008816:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	025b      	lsls	r3, r3, #9
 800881c:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800881e:	2390      	movs	r3, #144	@ 0x90
 8008820:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8008822:	2300      	movs	r3, #0
 8008824:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8008826:	2300      	movs	r3, #0
 8008828:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800882a:	2300      	movs	r3, #0
 800882c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f107 0218 	add.w	r2, r7, #24
 8008836:	4611      	mov	r1, r2
 8008838:	4618      	mov	r0, r3
 800883a:	f002 f807 	bl	800a84c <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	68da      	ldr	r2, [r3, #12]
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800884c:	60da      	str	r2, [r3, #12]

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	2b01      	cmp	r3, #1
 8008852:	d90a      	bls.n	800886a <HAL_SD_WriteBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	2220      	movs	r2, #32
 8008858:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008860:	4618      	mov	r0, r3
 8008862:	f002 f8ab 	bl	800a9bc <SDMMC_CmdWriteMultiBlock>
 8008866:	6478      	str	r0, [r7, #68]	@ 0x44
 8008868:	e009      	b.n	800887e <HAL_SD_WriteBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	2210      	movs	r2, #16
 800886e:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008876:	4618      	mov	r0, r3
 8008878:	f002 f87d 	bl	800a976 <SDMMC_CmdWriteSingleBlock>
 800887c:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800887e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008880:	2b00      	cmp	r3, #0
 8008882:	d012      	beq.n	80088aa <HAL_SD_WriteBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	4a86      	ldr	r2, [pc, #536]	@ (8008aa4 <HAL_SD_WriteBlocks+0x314>)
 800888a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008890:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008892:	431a      	orrs	r2, r3
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	2201      	movs	r2, #1
 800889c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	2200      	movs	r2, #0
 80088a4:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 80088a6:	2301      	movs	r3, #1
 80088a8:	e0f7      	b.n	8008a9a <HAL_SD_WriteBlocks+0x30a>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80088aa:	69fb      	ldr	r3, [r7, #28]
 80088ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 80088ae:	e05c      	b.n	800896a <HAL_SD_WriteBlocks+0x1da>
                              SDMMC_FLAG_DATAEND))
    {
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining >= SDMMC_FIFO_SIZE))
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d037      	beq.n	800892e <HAL_SD_WriteBlocks+0x19e>
 80088be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088c0:	2b1f      	cmp	r3, #31
 80088c2:	d934      	bls.n	800892e <HAL_SD_WriteBlocks+0x19e>
      {
        /* Write data to SDMMC Tx FIFO */
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 80088c4:	2300      	movs	r3, #0
 80088c6:	643b      	str	r3, [r7, #64]	@ 0x40
 80088c8:	e02b      	b.n	8008922 <HAL_SD_WriteBlocks+0x192>
        {
          data = (uint32_t)(*tempbuff);
 80088ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088cc:	781b      	ldrb	r3, [r3, #0]
 80088ce:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80088d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088d2:	3301      	adds	r3, #1
 80088d4:	637b      	str	r3, [r7, #52]	@ 0x34
          data |= ((uint32_t)(*tempbuff) << 8U);
 80088d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088d8:	781b      	ldrb	r3, [r3, #0]
 80088da:	021a      	lsls	r2, r3, #8
 80088dc:	697b      	ldr	r3, [r7, #20]
 80088de:	4313      	orrs	r3, r2
 80088e0:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80088e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088e4:	3301      	adds	r3, #1
 80088e6:	637b      	str	r3, [r7, #52]	@ 0x34
          data |= ((uint32_t)(*tempbuff) << 16U);
 80088e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088ea:	781b      	ldrb	r3, [r3, #0]
 80088ec:	041a      	lsls	r2, r3, #16
 80088ee:	697b      	ldr	r3, [r7, #20]
 80088f0:	4313      	orrs	r3, r2
 80088f2:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80088f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088f6:	3301      	adds	r3, #1
 80088f8:	637b      	str	r3, [r7, #52]	@ 0x34
          data |= ((uint32_t)(*tempbuff) << 24U);
 80088fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088fc:	781b      	ldrb	r3, [r3, #0]
 80088fe:	061a      	lsls	r2, r3, #24
 8008900:	697b      	ldr	r3, [r7, #20]
 8008902:	4313      	orrs	r3, r2
 8008904:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008906:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008908:	3301      	adds	r3, #1
 800890a:	637b      	str	r3, [r7, #52]	@ 0x34
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f107 0214 	add.w	r2, r7, #20
 8008914:	4611      	mov	r1, r2
 8008916:	4618      	mov	r0, r3
 8008918:	f001 ff1d 	bl	800a756 <SDMMC_WriteFIFO>
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800891c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800891e:	3301      	adds	r3, #1
 8008920:	643b      	str	r3, [r7, #64]	@ 0x40
 8008922:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008924:	2b07      	cmp	r3, #7
 8008926:	d9d0      	bls.n	80088ca <HAL_SD_WriteBlocks+0x13a>
        }
        dataremaining -= SDMMC_FIFO_SIZE;
 8008928:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800892a:	3b20      	subs	r3, #32
 800892c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }

      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 800892e:	f7f8 fda1 	bl	8001474 <HAL_GetTick>
 8008932:	4602      	mov	r2, r0
 8008934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008936:	1ad3      	subs	r3, r2, r3
 8008938:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800893a:	429a      	cmp	r2, r3
 800893c:	d902      	bls.n	8008944 <HAL_SD_WriteBlocks+0x1b4>
 800893e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008940:	2b00      	cmp	r3, #0
 8008942:	d112      	bne.n	800896a <HAL_SD_WriteBlocks+0x1da>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	4a56      	ldr	r2, [pc, #344]	@ (8008aa4 <HAL_SD_WriteBlocks+0x314>)
 800894a:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008950:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008952:	431a      	orrs	r2, r3
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	635a      	str	r2, [r3, #52]	@ 0x34
        hsd->State = HAL_SD_STATE_READY;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	2201      	movs	r2, #1
 800895c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        hsd->Context = SD_CONTEXT_NONE;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	2200      	movs	r2, #0
 8008964:	62da      	str	r2, [r3, #44]	@ 0x2c
        return HAL_TIMEOUT;
 8008966:	2303      	movs	r3, #3
 8008968:	e097      	b.n	8008a9a <HAL_SD_WriteBlocks+0x30a>
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008970:	f403 738d 	and.w	r3, r3, #282	@ 0x11a
 8008974:	2b00      	cmp	r3, #0
 8008976:	d09b      	beq.n	80088b0 <HAL_SD_WriteBlocks+0x120>
      }
    }
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	68da      	ldr	r2, [r3, #12]
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008986:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock write */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800898e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008992:	2b00      	cmp	r3, #0
 8008994:	d022      	beq.n	80089dc <HAL_SD_WriteBlocks+0x24c>
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	2b01      	cmp	r3, #1
 800899a:	d91f      	bls.n	80089dc <HAL_SD_WriteBlocks+0x24c>
    {
      if (hsd->SdCard.CardType != CARD_SECURED)
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089a0:	2b03      	cmp	r3, #3
 80089a2:	d01b      	beq.n	80089dc <HAL_SD_WriteBlocks+0x24c>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	4618      	mov	r0, r3
 80089aa:	f002 f82b 	bl	800aa04 <SDMMC_CmdStopTransfer>
 80089ae:	6478      	str	r0, [r7, #68]	@ 0x44
        if (errorstate != HAL_SD_ERROR_NONE)
 80089b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d012      	beq.n	80089dc <HAL_SD_WriteBlocks+0x24c>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	4a3a      	ldr	r2, [pc, #232]	@ (8008aa4 <HAL_SD_WriteBlocks+0x314>)
 80089bc:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80089c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80089c4:	431a      	orrs	r2, r3
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	635a      	str	r2, [r3, #52]	@ 0x34
          hsd->State = HAL_SD_STATE_READY;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	2201      	movs	r2, #1
 80089ce:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          hsd->Context = SD_CONTEXT_NONE;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	2200      	movs	r2, #0
 80089d6:	62da      	str	r2, [r3, #44]	@ 0x2c
          return HAL_ERROR;
 80089d8:	2301      	movs	r3, #1
 80089da:	e05e      	b.n	8008a9a <HAL_SD_WriteBlocks+0x30a>
        }
      }
    }

    /* Get error state */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089e2:	f003 0308 	and.w	r3, r3, #8
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d012      	beq.n	8008a10 <HAL_SD_WriteBlocks+0x280>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	4a2d      	ldr	r2, [pc, #180]	@ (8008aa4 <HAL_SD_WriteBlocks+0x314>)
 80089f0:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089f6:	f043 0208 	orr.w	r2, r3, #8
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	2201      	movs	r2, #1
 8008a02:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	2200      	movs	r2, #0
 8008a0a:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8008a0c:	2301      	movs	r3, #1
 8008a0e:	e044      	b.n	8008a9a <HAL_SD_WriteBlocks+0x30a>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a16:	f003 0302 	and.w	r3, r3, #2
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d012      	beq.n	8008a44 <HAL_SD_WriteBlocks+0x2b4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	4a20      	ldr	r2, [pc, #128]	@ (8008aa4 <HAL_SD_WriteBlocks+0x314>)
 8008a24:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a2a:	f043 0202 	orr.w	r2, r3, #2
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	2201      	movs	r2, #1
 8008a36:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8008a40:	2301      	movs	r3, #1
 8008a42:	e02a      	b.n	8008a9a <HAL_SD_WriteBlocks+0x30a>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a4a:	f003 0310 	and.w	r3, r3, #16
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d012      	beq.n	8008a78 <HAL_SD_WriteBlocks+0x2e8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	4a13      	ldr	r2, [pc, #76]	@ (8008aa4 <HAL_SD_WriteBlocks+0x314>)
 8008a58:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a5e:	f043 0210 	orr.w	r2, r3, #16
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	2201      	movs	r2, #1
 8008a6a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	2200      	movs	r2, #0
 8008a72:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8008a74:	2301      	movs	r3, #1
 8008a76:	e010      	b.n	8008a9a <HAL_SD_WriteBlocks+0x30a>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	4a0a      	ldr	r2, [pc, #40]	@ (8008aa8 <HAL_SD_WriteBlocks+0x318>)
 8008a7e:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	2201      	movs	r2, #1
 8008a84:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    return HAL_OK;
 8008a88:	2300      	movs	r3, #0
 8008a8a:	e006      	b.n	8008a9a <HAL_SD_WriteBlocks+0x30a>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a90:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8008a98:	2301      	movs	r3, #1
  }
}
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	3748      	adds	r7, #72	@ 0x48
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	bd80      	pop	{r7, pc}
 8008aa2:	bf00      	nop
 8008aa4:	1fe00fff 	.word	0x1fe00fff
 8008aa8:	18000f3a 	.word	0x18000f3a

08008aac <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8008aac:	b480      	push	{r7}
 8008aae:	b083      	sub	sp, #12
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
 8008ab4:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008aba:	0f9b      	lsrs	r3, r3, #30
 8008abc:	b2da      	uxtb	r2, r3
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ac6:	0e9b      	lsrs	r3, r3, #26
 8008ac8:	b2db      	uxtb	r3, r3
 8008aca:	f003 030f 	and.w	r3, r3, #15
 8008ace:	b2da      	uxtb	r2, r3
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ad8:	0e1b      	lsrs	r3, r3, #24
 8008ada:	b2db      	uxtb	r3, r3
 8008adc:	f003 0303 	and.w	r3, r3, #3
 8008ae0:	b2da      	uxtb	r2, r3
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008aea:	0c1b      	lsrs	r3, r3, #16
 8008aec:	b2da      	uxtb	r2, r3
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008af6:	0a1b      	lsrs	r3, r3, #8
 8008af8:	b2da      	uxtb	r2, r3
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b02:	b2da      	uxtb	r2, r3
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b0c:	0d1b      	lsrs	r3, r3, #20
 8008b0e:	b29a      	uxth	r2, r3
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b18:	0c1b      	lsrs	r3, r3, #16
 8008b1a:	b2db      	uxtb	r3, r3
 8008b1c:	f003 030f 	and.w	r3, r3, #15
 8008b20:	b2da      	uxtb	r2, r3
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b2a:	0bdb      	lsrs	r3, r3, #15
 8008b2c:	b2db      	uxtb	r3, r3
 8008b2e:	f003 0301 	and.w	r3, r3, #1
 8008b32:	b2da      	uxtb	r2, r3
 8008b34:	683b      	ldr	r3, [r7, #0]
 8008b36:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b3c:	0b9b      	lsrs	r3, r3, #14
 8008b3e:	b2db      	uxtb	r3, r3
 8008b40:	f003 0301 	and.w	r3, r3, #1
 8008b44:	b2da      	uxtb	r2, r3
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b4e:	0b5b      	lsrs	r3, r3, #13
 8008b50:	b2db      	uxtb	r3, r3
 8008b52:	f003 0301 	and.w	r3, r3, #1
 8008b56:	b2da      	uxtb	r2, r3
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b60:	0b1b      	lsrs	r3, r3, #12
 8008b62:	b2db      	uxtb	r3, r3
 8008b64:	f003 0301 	and.w	r3, r3, #1
 8008b68:	b2da      	uxtb	r2, r3
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	2200      	movs	r2, #0
 8008b72:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d163      	bne.n	8008c44 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b80:	009a      	lsls	r2, r3, #2
 8008b82:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8008b86:	4013      	ands	r3, r2
 8008b88:	687a      	ldr	r2, [r7, #4]
 8008b8a:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8008b8c:	0f92      	lsrs	r2, r2, #30
 8008b8e:	431a      	orrs	r2, r3
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b98:	0edb      	lsrs	r3, r3, #27
 8008b9a:	b2db      	uxtb	r3, r3
 8008b9c:	f003 0307 	and.w	r3, r3, #7
 8008ba0:	b2da      	uxtb	r2, r3
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008baa:	0e1b      	lsrs	r3, r3, #24
 8008bac:	b2db      	uxtb	r3, r3
 8008bae:	f003 0307 	and.w	r3, r3, #7
 8008bb2:	b2da      	uxtb	r2, r3
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008bbc:	0d5b      	lsrs	r3, r3, #21
 8008bbe:	b2db      	uxtb	r3, r3
 8008bc0:	f003 0307 	and.w	r3, r3, #7
 8008bc4:	b2da      	uxtb	r2, r3
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008bce:	0c9b      	lsrs	r3, r3, #18
 8008bd0:	b2db      	uxtb	r3, r3
 8008bd2:	f003 0307 	and.w	r3, r3, #7
 8008bd6:	b2da      	uxtb	r2, r3
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008be0:	0bdb      	lsrs	r3, r3, #15
 8008be2:	b2db      	uxtb	r3, r3
 8008be4:	f003 0307 	and.w	r3, r3, #7
 8008be8:	b2da      	uxtb	r2, r3
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	691b      	ldr	r3, [r3, #16]
 8008bf2:	1c5a      	adds	r2, r3, #1
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	7e1b      	ldrb	r3, [r3, #24]
 8008bfc:	b2db      	uxtb	r3, r3
 8008bfe:	f003 0307 	and.w	r3, r3, #7
 8008c02:	3302      	adds	r3, #2
 8008c04:	2201      	movs	r2, #1
 8008c06:	fa02 f303 	lsl.w	r3, r2, r3
 8008c0a:	687a      	ldr	r2, [r7, #4]
 8008c0c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008c0e:	fb03 f202 	mul.w	r2, r3, r2
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8008c16:	683b      	ldr	r3, [r7, #0]
 8008c18:	7a1b      	ldrb	r3, [r3, #8]
 8008c1a:	b2db      	uxtb	r3, r3
 8008c1c:	f003 030f 	and.w	r3, r3, #15
 8008c20:	2201      	movs	r2, #1
 8008c22:	409a      	lsls	r2, r3
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c2c:	687a      	ldr	r2, [r7, #4]
 8008c2e:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8008c30:	0a52      	lsrs	r2, r2, #9
 8008c32:	fb03 f202 	mul.w	r2, r3, r2
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008c40:	655a      	str	r2, [r3, #84]	@ 0x54
 8008c42:	e031      	b.n	8008ca8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c48:	2b01      	cmp	r3, #1
 8008c4a:	d11d      	bne.n	8008c88 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008c50:	041b      	lsls	r3, r3, #16
 8008c52:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c5a:	0c1b      	lsrs	r3, r3, #16
 8008c5c:	431a      	orrs	r2, r3
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	691b      	ldr	r3, [r3, #16]
 8008c66:	3301      	adds	r3, #1
 8008c68:	029a      	lsls	r2, r3, #10
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008c7c:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	655a      	str	r2, [r3, #84]	@ 0x54
 8008c86:	e00f      	b.n	8008ca8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	4a58      	ldr	r2, [pc, #352]	@ (8008df0 <HAL_SD_GetCardCSD+0x344>)
 8008c8e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c94:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2201      	movs	r2, #1
 8008ca0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8008ca4:	2301      	movs	r3, #1
 8008ca6:	e09d      	b.n	8008de4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cac:	0b9b      	lsrs	r3, r3, #14
 8008cae:	b2db      	uxtb	r3, r3
 8008cb0:	f003 0301 	and.w	r3, r3, #1
 8008cb4:	b2da      	uxtb	r2, r3
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cbe:	09db      	lsrs	r3, r3, #7
 8008cc0:	b2db      	uxtb	r3, r3
 8008cc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008cc6:	b2da      	uxtb	r2, r3
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cd0:	b2db      	uxtb	r3, r3
 8008cd2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008cd6:	b2da      	uxtb	r2, r3
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008ce0:	0fdb      	lsrs	r3, r3, #31
 8008ce2:	b2da      	uxtb	r2, r3
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008cec:	0f5b      	lsrs	r3, r3, #29
 8008cee:	b2db      	uxtb	r3, r3
 8008cf0:	f003 0303 	and.w	r3, r3, #3
 8008cf4:	b2da      	uxtb	r2, r3
 8008cf6:	683b      	ldr	r3, [r7, #0]
 8008cf8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008cfe:	0e9b      	lsrs	r3, r3, #26
 8008d00:	b2db      	uxtb	r3, r3
 8008d02:	f003 0307 	and.w	r3, r3, #7
 8008d06:	b2da      	uxtb	r2, r3
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d10:	0d9b      	lsrs	r3, r3, #22
 8008d12:	b2db      	uxtb	r3, r3
 8008d14:	f003 030f 	and.w	r3, r3, #15
 8008d18:	b2da      	uxtb	r2, r3
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d22:	0d5b      	lsrs	r3, r3, #21
 8008d24:	b2db      	uxtb	r3, r3
 8008d26:	f003 0301 	and.w	r3, r3, #1
 8008d2a:	b2da      	uxtb	r2, r3
 8008d2c:	683b      	ldr	r3, [r7, #0]
 8008d2e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	2200      	movs	r2, #0
 8008d36:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d3e:	0c1b      	lsrs	r3, r3, #16
 8008d40:	b2db      	uxtb	r3, r3
 8008d42:	f003 0301 	and.w	r3, r3, #1
 8008d46:	b2da      	uxtb	r2, r3
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d52:	0bdb      	lsrs	r3, r3, #15
 8008d54:	b2db      	uxtb	r3, r3
 8008d56:	f003 0301 	and.w	r3, r3, #1
 8008d5a:	b2da      	uxtb	r2, r3
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d66:	0b9b      	lsrs	r3, r3, #14
 8008d68:	b2db      	uxtb	r3, r3
 8008d6a:	f003 0301 	and.w	r3, r3, #1
 8008d6e:	b2da      	uxtb	r2, r3
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d7a:	0b5b      	lsrs	r3, r3, #13
 8008d7c:	b2db      	uxtb	r3, r3
 8008d7e:	f003 0301 	and.w	r3, r3, #1
 8008d82:	b2da      	uxtb	r2, r3
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d8e:	0b1b      	lsrs	r3, r3, #12
 8008d90:	b2db      	uxtb	r3, r3
 8008d92:	f003 0301 	and.w	r3, r3, #1
 8008d96:	b2da      	uxtb	r2, r3
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008da2:	0a9b      	lsrs	r3, r3, #10
 8008da4:	b2db      	uxtb	r3, r3
 8008da6:	f003 0303 	and.w	r3, r3, #3
 8008daa:	b2da      	uxtb	r2, r3
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008db6:	0a1b      	lsrs	r3, r3, #8
 8008db8:	b2db      	uxtb	r3, r3
 8008dba:	f003 0303 	and.w	r3, r3, #3
 8008dbe:	b2da      	uxtb	r2, r3
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008dca:	085b      	lsrs	r3, r3, #1
 8008dcc:	b2db      	uxtb	r3, r3
 8008dce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008dd2:	b2da      	uxtb	r2, r3
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	2201      	movs	r2, #1
 8008dde:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8008de2:	2300      	movs	r3, #0
}
 8008de4:	4618      	mov	r0, r3
 8008de6:	370c      	adds	r7, #12
 8008de8:	46bd      	mov	sp, r7
 8008dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dee:	4770      	bx	lr
 8008df0:	1fe00fff 	.word	0x1fe00fff

08008df4 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b094      	sub	sp, #80	@ 0x50
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
 8008dfc:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8008dfe:	2300      	movs	r3, #0
 8008e00:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008e0a:	b2db      	uxtb	r3, r3
 8008e0c:	2b03      	cmp	r3, #3
 8008e0e:	d101      	bne.n	8008e14 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 8008e10:	2301      	movs	r3, #1
 8008e12:	e0a7      	b.n	8008f64 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 8008e14:	f107 0308 	add.w	r3, r7, #8
 8008e18:	4619      	mov	r1, r3
 8008e1a:	6878      	ldr	r0, [r7, #4]
 8008e1c:	f000 fb62 	bl	80094e4 <SD_SendSDStatus>
 8008e20:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 8008e22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d011      	beq.n	8008e4c <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	4a4f      	ldr	r2, [pc, #316]	@ (8008f6c <HAL_SD_GetCardStatus+0x178>)
 8008e2e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008e34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e36:	431a      	orrs	r2, r3
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2201      	movs	r2, #1
 8008e40:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 8008e44:	2301      	movs	r3, #1
 8008e46:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8008e4a:	e070      	b.n	8008f2e <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	099b      	lsrs	r3, r3, #6
 8008e50:	b2db      	uxtb	r3, r3
 8008e52:	f003 0303 	and.w	r3, r3, #3
 8008e56:	b2da      	uxtb	r2, r3
 8008e58:	683b      	ldr	r3, [r7, #0]
 8008e5a:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 8008e5c:	68bb      	ldr	r3, [r7, #8]
 8008e5e:	095b      	lsrs	r3, r3, #5
 8008e60:	b2db      	uxtb	r3, r3
 8008e62:	f003 0301 	and.w	r3, r3, #1
 8008e66:	b2da      	uxtb	r2, r3
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 8008e6c:	68bb      	ldr	r3, [r7, #8]
 8008e6e:	0a1b      	lsrs	r3, r3, #8
 8008e70:	b29b      	uxth	r3, r3
 8008e72:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8008e76:	b29a      	uxth	r2, r3
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	0e1b      	lsrs	r3, r3, #24
 8008e7c:	b29b      	uxth	r3, r3
 8008e7e:	4313      	orrs	r3, r2
 8008e80:	b29a      	uxth	r2, r3
 8008e82:	683b      	ldr	r3, [r7, #0]
 8008e84:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	061a      	lsls	r2, r3, #24
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	021b      	lsls	r3, r3, #8
 8008e8e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008e92:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	0a1b      	lsrs	r3, r3, #8
 8008e98:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8008e9c:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	0e1b      	lsrs	r3, r3, #24
 8008ea2:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8008ea8:	693b      	ldr	r3, [r7, #16]
 8008eaa:	b2da      	uxtb	r2, r3
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8008eb0:	693b      	ldr	r3, [r7, #16]
 8008eb2:	0a1b      	lsrs	r3, r3, #8
 8008eb4:	b2da      	uxtb	r2, r3
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 8008eba:	693b      	ldr	r3, [r7, #16]
 8008ebc:	0d1b      	lsrs	r3, r3, #20
 8008ebe:	b2db      	uxtb	r3, r3
 8008ec0:	f003 030f 	and.w	r3, r3, #15
 8008ec4:	b2da      	uxtb	r2, r3
 8008ec6:	683b      	ldr	r3, [r7, #0]
 8008ec8:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 8008eca:	693b      	ldr	r3, [r7, #16]
 8008ecc:	0c1b      	lsrs	r3, r3, #16
 8008ece:	b29b      	uxth	r3, r3
 8008ed0:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8008ed4:	b29a      	uxth	r2, r3
 8008ed6:	697b      	ldr	r3, [r7, #20]
 8008ed8:	b29b      	uxth	r3, r3
 8008eda:	b2db      	uxtb	r3, r3
 8008edc:	b29b      	uxth	r3, r3
 8008ede:	4313      	orrs	r3, r2
 8008ee0:	b29a      	uxth	r2, r3
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	0a9b      	lsrs	r3, r3, #10
 8008eea:	b2db      	uxtb	r3, r3
 8008eec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008ef0:	b2da      	uxtb	r2, r3
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 8008ef6:	697b      	ldr	r3, [r7, #20]
 8008ef8:	0a1b      	lsrs	r3, r3, #8
 8008efa:	b2db      	uxtb	r3, r3
 8008efc:	f003 0303 	and.w	r3, r3, #3
 8008f00:	b2da      	uxtb	r2, r3
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 8008f06:	697b      	ldr	r3, [r7, #20]
 8008f08:	091b      	lsrs	r3, r3, #4
 8008f0a:	b2db      	uxtb	r3, r3
 8008f0c:	f003 030f 	and.w	r3, r3, #15
 8008f10:	b2da      	uxtb	r2, r3
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 8008f16:	697b      	ldr	r3, [r7, #20]
 8008f18:	b2db      	uxtb	r3, r3
 8008f1a:	f003 030f 	and.w	r3, r3, #15
 8008f1e:	b2da      	uxtb	r2, r3
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 8008f24:	69bb      	ldr	r3, [r7, #24]
 8008f26:	0e1b      	lsrs	r3, r3, #24
 8008f28:	b2da      	uxtb	r2, r3
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008f36:	4618      	mov	r0, r3
 8008f38:	f001 fcb4 	bl	800a8a4 <SDMMC_CmdBlockLength>
 8008f3c:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 8008f3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d00d      	beq.n	8008f60 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	4a08      	ldr	r2, [pc, #32]	@ (8008f6c <HAL_SD_GetCardStatus+0x178>)
 8008f4a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008f50:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2201      	movs	r2, #1
 8008f56:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 8008f5a:	2301      	movs	r3, #1
 8008f5c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
 8008f60:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8008f64:	4618      	mov	r0, r3
 8008f66:	3750      	adds	r7, #80	@ 0x50
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	bd80      	pop	{r7, pc}
 8008f6c:	1fe00fff 	.word	0x1fe00fff

08008f70 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(const SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b083      	sub	sp, #12
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
 8008f78:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008f8e:	683b      	ldr	r3, [r7, #0]
 8008f90:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8008fba:	2300      	movs	r3, #0
}
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	370c      	adds	r7, #12
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc6:	4770      	bx	lr

08008fc8 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8008fc8:	b590      	push	{r4, r7, lr}
 8008fca:	b08d      	sub	sp, #52	@ 0x34
 8008fcc:	af02      	add	r7, sp, #8
 8008fce:	6078      	str	r0, [r7, #4]
 8008fd0:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2203      	movs	r2, #3
 8008fdc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fe4:	2b03      	cmp	r3, #3
 8008fe6:	d02e      	beq.n	8009046 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 8008fe8:	683b      	ldr	r3, [r7, #0]
 8008fea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008fee:	d106      	bne.n	8008ffe <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ff4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	635a      	str	r2, [r3, #52]	@ 0x34
 8008ffc:	e029      	b.n	8009052 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009004:	d10a      	bne.n	800901c <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	f000 fb64 	bl	80096d4 <SD_WideBus_Enable>
 800900c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009012:	6a3b      	ldr	r3, [r7, #32]
 8009014:	431a      	orrs	r2, r3
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	635a      	str	r2, [r3, #52]	@ 0x34
 800901a:	e01a      	b.n	8009052 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d10a      	bne.n	8009038 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8009022:	6878      	ldr	r0, [r7, #4]
 8009024:	f000 fba1 	bl	800976a <SD_WideBus_Disable>
 8009028:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800902e:	6a3b      	ldr	r3, [r7, #32]
 8009030:	431a      	orrs	r2, r3
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	635a      	str	r2, [r3, #52]	@ 0x34
 8009036:	e00c      	b.n	8009052 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800903c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	635a      	str	r2, [r3, #52]	@ 0x34
 8009044:	e005      	b.n	8009052 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800904a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009056:	2b00      	cmp	r3, #0
 8009058:	d007      	beq.n	800906a <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	4a5f      	ldr	r2, [pc, #380]	@ (80091dc <HAL_SD_ConfigWideBusOperation+0x214>)
 8009060:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8009062:	2301      	movs	r3, #1
 8009064:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009068:	e096      	b.n	8009198 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800906a:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800906e:	f04f 0100 	mov.w	r1, #0
 8009072:	f7fd fdef 	bl	8006c54 <HAL_RCCEx_GetPeriphCLKFreq>
 8009076:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 8009078:	69fb      	ldr	r3, [r7, #28]
 800907a:	2b00      	cmp	r3, #0
 800907c:	f000 8083 	beq.w	8009186 <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	685b      	ldr	r3, [r3, #4]
 8009084:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	689b      	ldr	r3, [r3, #8]
 800908a:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	691b      	ldr	r3, [r3, #16]
 8009094:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	695a      	ldr	r2, [r3, #20]
 800909a:	69fb      	ldr	r3, [r7, #28]
 800909c:	4950      	ldr	r1, [pc, #320]	@ (80091e0 <HAL_SD_ConfigWideBusOperation+0x218>)
 800909e:	fba1 1303 	umull	r1, r3, r1, r3
 80090a2:	0e1b      	lsrs	r3, r3, #24
 80090a4:	429a      	cmp	r2, r3
 80090a6:	d303      	bcc.n	80090b0 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	695b      	ldr	r3, [r3, #20]
 80090ac:	61bb      	str	r3, [r7, #24]
 80090ae:	e05a      	b.n	8009166 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090b8:	d103      	bne.n	80090c2 <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	695b      	ldr	r3, [r3, #20]
 80090be:	61bb      	str	r3, [r7, #24]
 80090c0:	e051      	b.n	8009166 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80090ca:	d126      	bne.n	800911a <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	695b      	ldr	r3, [r3, #20]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d10e      	bne.n	80090f2 <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 80090d4:	69fb      	ldr	r3, [r7, #28]
 80090d6:	4a43      	ldr	r2, [pc, #268]	@ (80091e4 <HAL_SD_ConfigWideBusOperation+0x21c>)
 80090d8:	4293      	cmp	r3, r2
 80090da:	d906      	bls.n	80090ea <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 80090dc:	69fb      	ldr	r3, [r7, #28]
 80090de:	4a40      	ldr	r2, [pc, #256]	@ (80091e0 <HAL_SD_ConfigWideBusOperation+0x218>)
 80090e0:	fba2 2303 	umull	r2, r3, r2, r3
 80090e4:	0e5b      	lsrs	r3, r3, #25
 80090e6:	61bb      	str	r3, [r7, #24]
 80090e8:	e03d      	b.n	8009166 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	695b      	ldr	r3, [r3, #20]
 80090ee:	61bb      	str	r3, [r7, #24]
 80090f0:	e039      	b.n	8009166 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	695b      	ldr	r3, [r3, #20]
 80090f6:	005b      	lsls	r3, r3, #1
 80090f8:	69fa      	ldr	r2, [r7, #28]
 80090fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80090fe:	4a39      	ldr	r2, [pc, #228]	@ (80091e4 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8009100:	4293      	cmp	r3, r2
 8009102:	d906      	bls.n	8009112 <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8009104:	69fb      	ldr	r3, [r7, #28]
 8009106:	4a36      	ldr	r2, [pc, #216]	@ (80091e0 <HAL_SD_ConfigWideBusOperation+0x218>)
 8009108:	fba2 2303 	umull	r2, r3, r2, r3
 800910c:	0e5b      	lsrs	r3, r3, #25
 800910e:	61bb      	str	r3, [r7, #24]
 8009110:	e029      	b.n	8009166 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	695b      	ldr	r3, [r3, #20]
 8009116:	61bb      	str	r3, [r7, #24]
 8009118:	e025      	b.n	8009166 <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	695b      	ldr	r3, [r3, #20]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d10e      	bne.n	8009140 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 8009122:	69fb      	ldr	r3, [r7, #28]
 8009124:	4a30      	ldr	r2, [pc, #192]	@ (80091e8 <HAL_SD_ConfigWideBusOperation+0x220>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d906      	bls.n	8009138 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800912a:	69fb      	ldr	r3, [r7, #28]
 800912c:	4a2c      	ldr	r2, [pc, #176]	@ (80091e0 <HAL_SD_ConfigWideBusOperation+0x218>)
 800912e:	fba2 2303 	umull	r2, r3, r2, r3
 8009132:	0e1b      	lsrs	r3, r3, #24
 8009134:	61bb      	str	r3, [r7, #24]
 8009136:	e016      	b.n	8009166 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	695b      	ldr	r3, [r3, #20]
 800913c:	61bb      	str	r3, [r7, #24]
 800913e:	e012      	b.n	8009166 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	695b      	ldr	r3, [r3, #20]
 8009144:	005b      	lsls	r3, r3, #1
 8009146:	69fa      	ldr	r2, [r7, #28]
 8009148:	fbb2 f3f3 	udiv	r3, r2, r3
 800914c:	4a26      	ldr	r2, [pc, #152]	@ (80091e8 <HAL_SD_ConfigWideBusOperation+0x220>)
 800914e:	4293      	cmp	r3, r2
 8009150:	d906      	bls.n	8009160 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8009152:	69fb      	ldr	r3, [r7, #28]
 8009154:	4a22      	ldr	r2, [pc, #136]	@ (80091e0 <HAL_SD_ConfigWideBusOperation+0x218>)
 8009156:	fba2 2303 	umull	r2, r3, r2, r3
 800915a:	0e1b      	lsrs	r3, r3, #24
 800915c:	61bb      	str	r3, [r7, #24]
 800915e:	e002      	b.n	8009166 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	695b      	ldr	r3, [r3, #20]
 8009164:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681c      	ldr	r4, [r3, #0]
 800916a:	466a      	mov	r2, sp
 800916c:	f107 0314 	add.w	r3, r7, #20
 8009170:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009174:	e882 0003 	stmia.w	r2, {r0, r1}
 8009178:	f107 0308 	add.w	r3, r7, #8
 800917c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800917e:	4620      	mov	r0, r4
 8009180:	f001 fab2 	bl	800a6e8 <SDMMC_Init>
 8009184:	e008      	b.n	8009198 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800918a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 8009192:	2301      	movs	r3, #1
 8009194:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80091a0:	4618      	mov	r0, r3
 80091a2:	f001 fb7f 	bl	800a8a4 <SDMMC_CmdBlockLength>
 80091a6:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80091a8:	6a3b      	ldr	r3, [r7, #32]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d00c      	beq.n	80091c8 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	4a0a      	ldr	r2, [pc, #40]	@ (80091dc <HAL_SD_ConfigWideBusOperation+0x214>)
 80091b4:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80091ba:	6a3b      	ldr	r3, [r7, #32]
 80091bc:	431a      	orrs	r2, r3
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 80091c2:	2301      	movs	r3, #1
 80091c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2201      	movs	r2, #1
 80091cc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 80091d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80091d4:	4618      	mov	r0, r3
 80091d6:	372c      	adds	r7, #44	@ 0x2c
 80091d8:	46bd      	mov	sp, r7
 80091da:	bd90      	pop	{r4, r7, pc}
 80091dc:	1fe00fff 	.word	0x1fe00fff
 80091e0:	55e63b89 	.word	0x55e63b89
 80091e4:	02faf080 	.word	0x02faf080
 80091e8:	017d7840 	.word	0x017d7840

080091ec <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b086      	sub	sp, #24
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80091f4:	2300      	movs	r3, #0
 80091f6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80091f8:	f107 030c 	add.w	r3, r7, #12
 80091fc:	4619      	mov	r1, r3
 80091fe:	6878      	ldr	r0, [r7, #4]
 8009200:	f000 fa40 	bl	8009684 <SD_SendStatus>
 8009204:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009206:	697b      	ldr	r3, [r7, #20]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d005      	beq.n	8009218 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009210:	697b      	ldr	r3, [r7, #20]
 8009212:	431a      	orrs	r2, r3
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	0a5b      	lsrs	r3, r3, #9
 800921c:	f003 030f 	and.w	r3, r3, #15
 8009220:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8009222:	693b      	ldr	r3, [r7, #16]
}
 8009224:	4618      	mov	r0, r3
 8009226:	3718      	adds	r7, #24
 8009228:	46bd      	mov	sp, r7
 800922a:	bd80      	pop	{r7, pc}

0800922c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800922c:	b580      	push	{r7, lr}
 800922e:	b090      	sub	sp, #64	@ 0x40
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 8009234:	2300      	movs	r3, #0
 8009236:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 8009238:	f7f8 f91c 	bl	8001474 <HAL_GetTick>
 800923c:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	4618      	mov	r0, r3
 8009244:	f001 faa9 	bl	800a79a <SDMMC_GetPowerState>
 8009248:	4603      	mov	r3, r0
 800924a:	2b00      	cmp	r3, #0
 800924c:	d102      	bne.n	8009254 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800924e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8009252:	e0b5      	b.n	80093c0 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009258:	2b03      	cmp	r3, #3
 800925a:	d02e      	beq.n	80092ba <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	4618      	mov	r0, r3
 8009262:	f001 fcf4 	bl	800ac4e <SDMMC_CmdSendCID>
 8009266:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8009268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800926a:	2b00      	cmp	r3, #0
 800926c:	d001      	beq.n	8009272 <SD_InitCard+0x46>
    {
      return errorstate;
 800926e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009270:	e0a6      	b.n	80093c0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	2100      	movs	r1, #0
 8009278:	4618      	mov	r0, r3
 800927a:	f001 fad4 	bl	800a826 <SDMMC_GetResponse>
 800927e:	4602      	mov	r2, r0
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	2104      	movs	r1, #4
 800928a:	4618      	mov	r0, r3
 800928c:	f001 facb 	bl	800a826 <SDMMC_GetResponse>
 8009290:	4602      	mov	r2, r0
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	2108      	movs	r1, #8
 800929c:	4618      	mov	r0, r3
 800929e:	f001 fac2 	bl	800a826 <SDMMC_GetResponse>
 80092a2:	4602      	mov	r2, r0
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	210c      	movs	r1, #12
 80092ae:	4618      	mov	r0, r3
 80092b0:	f001 fab9 	bl	800a826 <SDMMC_GetResponse>
 80092b4:	4602      	mov	r2, r0
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092be:	2b03      	cmp	r3, #3
 80092c0:	d01d      	beq.n	80092fe <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 80092c2:	e019      	b.n	80092f8 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f107 020a 	add.w	r2, r7, #10
 80092cc:	4611      	mov	r1, r2
 80092ce:	4618      	mov	r0, r3
 80092d0:	f001 fcfc 	bl	800accc <SDMMC_CmdSetRelAdd>
 80092d4:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 80092d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d001      	beq.n	80092e0 <SD_InitCard+0xb4>
      {
        return errorstate;
 80092dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092de:	e06f      	b.n	80093c0 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 80092e0:	f7f8 f8c8 	bl	8001474 <HAL_GetTick>
 80092e4:	4602      	mov	r2, r0
 80092e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092e8:	1ad3      	subs	r3, r2, r3
 80092ea:	f241 3287 	movw	r2, #4999	@ 0x1387
 80092ee:	4293      	cmp	r3, r2
 80092f0:	d902      	bls.n	80092f8 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 80092f2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80092f6:	e063      	b.n	80093c0 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 80092f8:	897b      	ldrh	r3, [r7, #10]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d0e2      	beq.n	80092c4 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009302:	2b03      	cmp	r3, #3
 8009304:	d036      	beq.n	8009374 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8009306:	897b      	ldrh	r3, [r7, #10]
 8009308:	461a      	mov	r2, r3
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681a      	ldr	r2, [r3, #0]
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009316:	041b      	lsls	r3, r3, #16
 8009318:	4619      	mov	r1, r3
 800931a:	4610      	mov	r0, r2
 800931c:	f001 fcb6 	bl	800ac8c <SDMMC_CmdSendCSD>
 8009320:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8009322:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009324:	2b00      	cmp	r3, #0
 8009326:	d001      	beq.n	800932c <SD_InitCard+0x100>
    {
      return errorstate;
 8009328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800932a:	e049      	b.n	80093c0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	2100      	movs	r1, #0
 8009332:	4618      	mov	r0, r3
 8009334:	f001 fa77 	bl	800a826 <SDMMC_GetResponse>
 8009338:	4602      	mov	r2, r0
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	2104      	movs	r1, #4
 8009344:	4618      	mov	r0, r3
 8009346:	f001 fa6e 	bl	800a826 <SDMMC_GetResponse>
 800934a:	4602      	mov	r2, r0
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	2108      	movs	r1, #8
 8009356:	4618      	mov	r0, r3
 8009358:	f001 fa65 	bl	800a826 <SDMMC_GetResponse>
 800935c:	4602      	mov	r2, r0
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	210c      	movs	r1, #12
 8009368:	4618      	mov	r0, r3
 800936a:	f001 fa5c 	bl	800a826 <SDMMC_GetResponse>
 800936e:	4602      	mov	r2, r0
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	2104      	movs	r1, #4
 800937a:	4618      	mov	r0, r3
 800937c:	f001 fa53 	bl	800a826 <SDMMC_GetResponse>
 8009380:	4603      	mov	r3, r0
 8009382:	0d1a      	lsrs	r2, r3, #20
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8009388:	f107 030c 	add.w	r3, r7, #12
 800938c:	4619      	mov	r1, r3
 800938e:	6878      	ldr	r0, [r7, #4]
 8009390:	f7ff fb8c 	bl	8008aac <HAL_SD_GetCardCSD>
 8009394:	4603      	mov	r3, r0
 8009396:	2b00      	cmp	r3, #0
 8009398:	d002      	beq.n	80093a0 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800939a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800939e:	e00f      	b.n	80093c0 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681a      	ldr	r2, [r3, #0]
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093a8:	041b      	lsls	r3, r3, #16
 80093aa:	4619      	mov	r1, r3
 80093ac:	4610      	mov	r0, r2
 80093ae:	f001 fb65 	bl	800aa7c <SDMMC_CmdSelDesel>
 80093b2:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 80093b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d001      	beq.n	80093be <SD_InitCard+0x192>
  {
    return errorstate;
 80093ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093bc:	e000      	b.n	80093c0 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80093be:	2300      	movs	r3, #0
}
 80093c0:	4618      	mov	r0, r3
 80093c2:	3740      	adds	r7, #64	@ 0x40
 80093c4:	46bd      	mov	sp, r7
 80093c6:	bd80      	pop	{r7, pc}

080093c8 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b086      	sub	sp, #24
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80093d0:	2300      	movs	r3, #0
 80093d2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 80093d4:	2300      	movs	r3, #0
 80093d6:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 80093d8:	2300      	movs	r3, #0
 80093da:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	4618      	mov	r0, r3
 80093e2:	f001 fb6e 	bl	800aac2 <SDMMC_CmdGoIdleState>
 80093e6:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d001      	beq.n	80093f2 <SD_PowerON+0x2a>
  {
    return errorstate;
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	e072      	b.n	80094d8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	4618      	mov	r0, r3
 80093f8:	f001 fb81 	bl	800aafe <SDMMC_CmdOperCond>
 80093fc:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009404:	d10d      	bne.n	8009422 <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	2200      	movs	r2, #0
 800940a:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	4618      	mov	r0, r3
 8009412:	f001 fb56 	bl	800aac2 <SDMMC_CmdGoIdleState>
 8009416:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d004      	beq.n	8009428 <SD_PowerON+0x60>
    {
      return errorstate;
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	e05a      	b.n	80094d8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	2201      	movs	r2, #1
 8009426:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800942c:	2b01      	cmp	r3, #1
 800942e:	d137      	bne.n	80094a0 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	2100      	movs	r1, #0
 8009436:	4618      	mov	r0, r3
 8009438:	f001 fb81 	bl	800ab3e <SDMMC_CmdAppCommand>
 800943c:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d02d      	beq.n	80094a0 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009444:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009448:	e046      	b.n	80094d8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	2100      	movs	r1, #0
 8009450:	4618      	mov	r0, r3
 8009452:	f001 fb74 	bl	800ab3e <SDMMC_CmdAppCommand>
 8009456:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d001      	beq.n	8009462 <SD_PowerON+0x9a>
    {
      return errorstate;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	e03a      	b.n	80094d8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	491e      	ldr	r1, [pc, #120]	@ (80094e0 <SD_PowerON+0x118>)
 8009468:	4618      	mov	r0, r3
 800946a:	f001 fb8b 	bl	800ab84 <SDMMC_CmdAppOperCommand>
 800946e:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d002      	beq.n	800947c <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009476:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800947a:	e02d      	b.n	80094d8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	2100      	movs	r1, #0
 8009482:	4618      	mov	r0, r3
 8009484:	f001 f9cf 	bl	800a826 <SDMMC_GetResponse>
 8009488:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800948a:	697b      	ldr	r3, [r7, #20]
 800948c:	0fdb      	lsrs	r3, r3, #31
 800948e:	2b01      	cmp	r3, #1
 8009490:	d101      	bne.n	8009496 <SD_PowerON+0xce>
 8009492:	2301      	movs	r3, #1
 8009494:	e000      	b.n	8009498 <SD_PowerON+0xd0>
 8009496:	2300      	movs	r3, #0
 8009498:	613b      	str	r3, [r7, #16]

    count++;
 800949a:	68bb      	ldr	r3, [r7, #8]
 800949c:	3301      	adds	r3, #1
 800949e:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80094a0:	68bb      	ldr	r3, [r7, #8]
 80094a2:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80094a6:	4293      	cmp	r3, r2
 80094a8:	d802      	bhi.n	80094b0 <SD_PowerON+0xe8>
 80094aa:	693b      	ldr	r3, [r7, #16]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d0cc      	beq.n	800944a <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80094b6:	4293      	cmp	r3, r2
 80094b8:	d902      	bls.n	80094c0 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80094ba:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80094be:	e00b      	b.n	80094d8 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	2200      	movs	r2, #0
 80094c4:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 80094c6:	697b      	ldr	r3, [r7, #20]
 80094c8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d002      	beq.n	80094d6 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2201      	movs	r2, #1
 80094d4:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 80094d6:	2300      	movs	r3, #0
}
 80094d8:	4618      	mov	r0, r3
 80094da:	3718      	adds	r7, #24
 80094dc:	46bd      	mov	sp, r7
 80094de:	bd80      	pop	{r7, pc}
 80094e0:	c1100000 	.word	0xc1100000

080094e4 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	b08c      	sub	sp, #48	@ 0x30
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	6078      	str	r0, [r7, #4]
 80094ec:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80094ee:	f7f7 ffc1 	bl	8001474 <HAL_GetTick>
 80094f2:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	2100      	movs	r1, #0
 80094fe:	4618      	mov	r0, r3
 8009500:	f001 f991 	bl	800a826 <SDMMC_GetResponse>
 8009504:	4603      	mov	r3, r0
 8009506:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800950a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800950e:	d102      	bne.n	8009516 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009510:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009514:	e0b0      	b.n	8009678 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	2140      	movs	r1, #64	@ 0x40
 800951c:	4618      	mov	r0, r3
 800951e:	f001 f9c1 	bl	800a8a4 <SDMMC_CmdBlockLength>
 8009522:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009524:	6a3b      	ldr	r3, [r7, #32]
 8009526:	2b00      	cmp	r3, #0
 8009528:	d005      	beq.n	8009536 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8009532:	6a3b      	ldr	r3, [r7, #32]
 8009534:	e0a0      	b.n	8009678 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681a      	ldr	r2, [r3, #0]
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800953e:	041b      	lsls	r3, r3, #16
 8009540:	4619      	mov	r1, r3
 8009542:	4610      	mov	r0, r2
 8009544:	f001 fafb 	bl	800ab3e <SDMMC_CmdAppCommand>
 8009548:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800954a:	6a3b      	ldr	r3, [r7, #32]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d005      	beq.n	800955c <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8009558:	6a3b      	ldr	r3, [r7, #32]
 800955a:	e08d      	b.n	8009678 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800955c:	f04f 33ff 	mov.w	r3, #4294967295
 8009560:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 8009562:	2340      	movs	r3, #64	@ 0x40
 8009564:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 8009566:	2360      	movs	r3, #96	@ 0x60
 8009568:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800956a:	2302      	movs	r3, #2
 800956c:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800956e:	2300      	movs	r3, #0
 8009570:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8009572:	2301      	movs	r3, #1
 8009574:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	f107 0208 	add.w	r2, r7, #8
 800957e:	4611      	mov	r1, r2
 8009580:	4618      	mov	r0, r3
 8009582:	f001 f963 	bl	800a84c <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	4618      	mov	r0, r3
 800958c:	f001 fbe3 	bl	800ad56 <SDMMC_CmdStatusRegister>
 8009590:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009592:	6a3b      	ldr	r3, [r7, #32]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d02b      	beq.n	80095f0 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 80095a0:	6a3b      	ldr	r3, [r7, #32]
 80095a2:	e069      	b.n	8009678 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d013      	beq.n	80095da <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 80095b2:	2300      	movs	r3, #0
 80095b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80095b6:	e00d      	b.n	80095d4 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	4618      	mov	r0, r3
 80095be:	f001 f8bd 	bl	800a73c <SDMMC_ReadFIFO>
 80095c2:	4602      	mov	r2, r0
 80095c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095c6:	601a      	str	r2, [r3, #0]
        pData++;
 80095c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ca:	3304      	adds	r3, #4
 80095cc:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 80095ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095d0:	3301      	adds	r3, #1
 80095d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80095d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095d6:	2b07      	cmp	r3, #7
 80095d8:	d9ee      	bls.n	80095b8 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80095da:	f7f7 ff4b 	bl	8001474 <HAL_GetTick>
 80095de:	4602      	mov	r2, r0
 80095e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095e2:	1ad3      	subs	r3, r2, r3
 80095e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095e8:	d102      	bne.n	80095f0 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80095ea:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80095ee:	e043      	b.n	8009678 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095f6:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d0d2      	beq.n	80095a4 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009604:	f003 0308 	and.w	r3, r3, #8
 8009608:	2b00      	cmp	r3, #0
 800960a:	d001      	beq.n	8009610 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800960c:	2308      	movs	r3, #8
 800960e:	e033      	b.n	8009678 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009616:	f003 0302 	and.w	r3, r3, #2
 800961a:	2b00      	cmp	r3, #0
 800961c:	d001      	beq.n	8009622 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800961e:	2302      	movs	r3, #2
 8009620:	e02a      	b.n	8009678 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009628:	f003 0320 	and.w	r3, r3, #32
 800962c:	2b00      	cmp	r3, #0
 800962e:	d017      	beq.n	8009660 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 8009630:	2320      	movs	r3, #32
 8009632:	e021      	b.n	8009678 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	4618      	mov	r0, r3
 800963a:	f001 f87f 	bl	800a73c <SDMMC_ReadFIFO>
 800963e:	4602      	mov	r2, r0
 8009640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009642:	601a      	str	r2, [r3, #0]
    pData++;
 8009644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009646:	3304      	adds	r3, #4
 8009648:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800964a:	f7f7 ff13 	bl	8001474 <HAL_GetTick>
 800964e:	4602      	mov	r2, r0
 8009650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009652:	1ad3      	subs	r3, r2, r3
 8009654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009658:	d102      	bne.n	8009660 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800965a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800965e:	e00b      	b.n	8009678 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009666:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800966a:	2b00      	cmp	r3, #0
 800966c:	d1e2      	bne.n	8009634 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	4a03      	ldr	r2, [pc, #12]	@ (8009680 <SD_SendSDStatus+0x19c>)
 8009674:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 8009676:	2300      	movs	r3, #0
}
 8009678:	4618      	mov	r0, r3
 800967a:	3730      	adds	r7, #48	@ 0x30
 800967c:	46bd      	mov	sp, r7
 800967e:	bd80      	pop	{r7, pc}
 8009680:	18000f3a 	.word	0x18000f3a

08009684 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8009684:	b580      	push	{r7, lr}
 8009686:	b084      	sub	sp, #16
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
 800968c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	2b00      	cmp	r3, #0
 8009692:	d102      	bne.n	800969a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8009694:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009698:	e018      	b.n	80096cc <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681a      	ldr	r2, [r3, #0]
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096a2:	041b      	lsls	r3, r3, #16
 80096a4:	4619      	mov	r1, r3
 80096a6:	4610      	mov	r0, r2
 80096a8:	f001 fb32 	bl	800ad10 <SDMMC_CmdSendStatus>
 80096ac:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d001      	beq.n	80096b8 <SD_SendStatus+0x34>
  {
    return errorstate;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	e009      	b.n	80096cc <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	2100      	movs	r1, #0
 80096be:	4618      	mov	r0, r3
 80096c0:	f001 f8b1 	bl	800a826 <SDMMC_GetResponse>
 80096c4:	4602      	mov	r2, r0
 80096c6:	683b      	ldr	r3, [r7, #0]
 80096c8:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80096ca:	2300      	movs	r3, #0
}
 80096cc:	4618      	mov	r0, r3
 80096ce:	3710      	adds	r7, #16
 80096d0:	46bd      	mov	sp, r7
 80096d2:	bd80      	pop	{r7, pc}

080096d4 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80096d4:	b580      	push	{r7, lr}
 80096d6:	b086      	sub	sp, #24
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 80096dc:	2300      	movs	r3, #0
 80096de:	60fb      	str	r3, [r7, #12]
 80096e0:	2300      	movs	r3, #0
 80096e2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	2100      	movs	r1, #0
 80096ea:	4618      	mov	r0, r3
 80096ec:	f001 f89b 	bl	800a826 <SDMMC_GetResponse>
 80096f0:	4603      	mov	r3, r0
 80096f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80096f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80096fa:	d102      	bne.n	8009702 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80096fc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009700:	e02f      	b.n	8009762 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009702:	f107 030c 	add.w	r3, r7, #12
 8009706:	4619      	mov	r1, r3
 8009708:	6878      	ldr	r0, [r7, #4]
 800970a:	f000 f879 	bl	8009800 <SD_FindSCR>
 800970e:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009710:	697b      	ldr	r3, [r7, #20]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d001      	beq.n	800971a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8009716:	697b      	ldr	r3, [r7, #20]
 8009718:	e023      	b.n	8009762 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800971a:	693b      	ldr	r3, [r7, #16]
 800971c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009720:	2b00      	cmp	r3, #0
 8009722:	d01c      	beq.n	800975e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681a      	ldr	r2, [r3, #0]
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800972c:	041b      	lsls	r3, r3, #16
 800972e:	4619      	mov	r1, r3
 8009730:	4610      	mov	r0, r2
 8009732:	f001 fa04 	bl	800ab3e <SDMMC_CmdAppCommand>
 8009736:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8009738:	697b      	ldr	r3, [r7, #20]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d001      	beq.n	8009742 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800973e:	697b      	ldr	r3, [r7, #20]
 8009740:	e00f      	b.n	8009762 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	2102      	movs	r1, #2
 8009748:	4618      	mov	r0, r3
 800974a:	f001 fa3b 	bl	800abc4 <SDMMC_CmdBusWidth>
 800974e:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8009750:	697b      	ldr	r3, [r7, #20]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d001      	beq.n	800975a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8009756:	697b      	ldr	r3, [r7, #20]
 8009758:	e003      	b.n	8009762 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800975a:	2300      	movs	r3, #0
 800975c:	e001      	b.n	8009762 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800975e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8009762:	4618      	mov	r0, r3
 8009764:	3718      	adds	r7, #24
 8009766:	46bd      	mov	sp, r7
 8009768:	bd80      	pop	{r7, pc}

0800976a <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800976a:	b580      	push	{r7, lr}
 800976c:	b086      	sub	sp, #24
 800976e:	af00      	add	r7, sp, #0
 8009770:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8009772:	2300      	movs	r3, #0
 8009774:	60fb      	str	r3, [r7, #12]
 8009776:	2300      	movs	r3, #0
 8009778:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	2100      	movs	r1, #0
 8009780:	4618      	mov	r0, r3
 8009782:	f001 f850 	bl	800a826 <SDMMC_GetResponse>
 8009786:	4603      	mov	r3, r0
 8009788:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800978c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009790:	d102      	bne.n	8009798 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009792:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009796:	e02f      	b.n	80097f8 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009798:	f107 030c 	add.w	r3, r7, #12
 800979c:	4619      	mov	r1, r3
 800979e:	6878      	ldr	r0, [r7, #4]
 80097a0:	f000 f82e 	bl	8009800 <SD_FindSCR>
 80097a4:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 80097a6:	697b      	ldr	r3, [r7, #20]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d001      	beq.n	80097b0 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80097ac:	697b      	ldr	r3, [r7, #20]
 80097ae:	e023      	b.n	80097f8 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80097b0:	693b      	ldr	r3, [r7, #16]
 80097b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d01c      	beq.n	80097f4 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681a      	ldr	r2, [r3, #0]
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097c2:	041b      	lsls	r3, r3, #16
 80097c4:	4619      	mov	r1, r3
 80097c6:	4610      	mov	r0, r2
 80097c8:	f001 f9b9 	bl	800ab3e <SDMMC_CmdAppCommand>
 80097cc:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 80097ce:	697b      	ldr	r3, [r7, #20]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d001      	beq.n	80097d8 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80097d4:	697b      	ldr	r3, [r7, #20]
 80097d6:	e00f      	b.n	80097f8 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	2100      	movs	r1, #0
 80097de:	4618      	mov	r0, r3
 80097e0:	f001 f9f0 	bl	800abc4 <SDMMC_CmdBusWidth>
 80097e4:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 80097e6:	697b      	ldr	r3, [r7, #20]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d001      	beq.n	80097f0 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80097ec:	697b      	ldr	r3, [r7, #20]
 80097ee:	e003      	b.n	80097f8 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80097f0:	2300      	movs	r3, #0
 80097f2:	e001      	b.n	80097f8 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80097f4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 80097f8:	4618      	mov	r0, r3
 80097fa:	3718      	adds	r7, #24
 80097fc:	46bd      	mov	sp, r7
 80097fe:	bd80      	pop	{r7, pc}

08009800 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8009800:	b580      	push	{r7, lr}
 8009802:	b08e      	sub	sp, #56	@ 0x38
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
 8009808:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800980a:	f7f7 fe33 	bl	8001474 <HAL_GetTick>
 800980e:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8009810:	2300      	movs	r3, #0
 8009812:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 8009814:	2300      	movs	r3, #0
 8009816:	60bb      	str	r3, [r7, #8]
 8009818:	2300      	movs	r3, #0
 800981a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800981c:	683b      	ldr	r3, [r7, #0]
 800981e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	2108      	movs	r1, #8
 8009826:	4618      	mov	r0, r3
 8009828:	f001 f83c 	bl	800a8a4 <SDMMC_CmdBlockLength>
 800982c:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800982e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009830:	2b00      	cmp	r3, #0
 8009832:	d001      	beq.n	8009838 <SD_FindSCR+0x38>
  {
    return errorstate;
 8009834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009836:	e0ad      	b.n	8009994 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681a      	ldr	r2, [r3, #0]
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009840:	041b      	lsls	r3, r3, #16
 8009842:	4619      	mov	r1, r3
 8009844:	4610      	mov	r0, r2
 8009846:	f001 f97a 	bl	800ab3e <SDMMC_CmdAppCommand>
 800984a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800984c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800984e:	2b00      	cmp	r3, #0
 8009850:	d001      	beq.n	8009856 <SD_FindSCR+0x56>
  {
    return errorstate;
 8009852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009854:	e09e      	b.n	8009994 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009856:	f04f 33ff 	mov.w	r3, #4294967295
 800985a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800985c:	2308      	movs	r3, #8
 800985e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8009860:	2330      	movs	r3, #48	@ 0x30
 8009862:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8009864:	2302      	movs	r3, #2
 8009866:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009868:	2300      	movs	r3, #0
 800986a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800986c:	2301      	movs	r3, #1
 800986e:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	f107 0210 	add.w	r2, r7, #16
 8009878:	4611      	mov	r1, r2
 800987a:	4618      	mov	r0, r3
 800987c:	f000 ffe6 	bl	800a84c <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	4618      	mov	r0, r3
 8009886:	f001 f9c0 	bl	800ac0a <SDMMC_CmdSendSCR>
 800988a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800988c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800988e:	2b00      	cmp	r3, #0
 8009890:	d027      	beq.n	80098e2 <SD_FindSCR+0xe2>
  {
    return errorstate;
 8009892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009894:	e07e      	b.n	8009994 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800989c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d113      	bne.n	80098cc <SD_FindSCR+0xcc>
 80098a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d110      	bne.n	80098cc <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	4618      	mov	r0, r3
 80098b0:	f000 ff44 	bl	800a73c <SDMMC_ReadFIFO>
 80098b4:	4603      	mov	r3, r0
 80098b6:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	4618      	mov	r0, r3
 80098be:	f000 ff3d 	bl	800a73c <SDMMC_ReadFIFO>
 80098c2:	4603      	mov	r3, r0
 80098c4:	60fb      	str	r3, [r7, #12]
      index++;
 80098c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098c8:	3301      	adds	r3, #1
 80098ca:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80098cc:	f7f7 fdd2 	bl	8001474 <HAL_GetTick>
 80098d0:	4602      	mov	r2, r0
 80098d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098d4:	1ad3      	subs	r3, r2, r3
 80098d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098da:	d102      	bne.n	80098e2 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80098dc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80098e0:	e058      	b.n	8009994 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80098e8:	f240 532a 	movw	r3, #1322	@ 0x52a
 80098ec:	4013      	ands	r3, r2
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d0d1      	beq.n	8009896 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80098f8:	f003 0308 	and.w	r3, r3, #8
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d005      	beq.n	800990c <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	2208      	movs	r2, #8
 8009906:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8009908:	2308      	movs	r3, #8
 800990a:	e043      	b.n	8009994 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009912:	f003 0302 	and.w	r3, r3, #2
 8009916:	2b00      	cmp	r3, #0
 8009918:	d005      	beq.n	8009926 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	2202      	movs	r2, #2
 8009920:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8009922:	2302      	movs	r3, #2
 8009924:	e036      	b.n	8009994 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800992c:	f003 0320 	and.w	r3, r3, #32
 8009930:	2b00      	cmp	r3, #0
 8009932:	d005      	beq.n	8009940 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	2220      	movs	r2, #32
 800993a:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800993c:	2320      	movs	r3, #32
 800993e:	e029      	b.n	8009994 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	4a15      	ldr	r2, [pc, #84]	@ (800999c <SD_FindSCR+0x19c>)
 8009946:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	061a      	lsls	r2, r3, #24
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	021b      	lsls	r3, r3, #8
 8009950:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009954:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	0a1b      	lsrs	r3, r3, #8
 800995a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800995e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	0e1b      	lsrs	r3, r3, #24
 8009964:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8009966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009968:	601a      	str	r2, [r3, #0]
    scr++;
 800996a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800996c:	3304      	adds	r3, #4
 800996e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8009970:	68bb      	ldr	r3, [r7, #8]
 8009972:	061a      	lsls	r2, r3, #24
 8009974:	68bb      	ldr	r3, [r7, #8]
 8009976:	021b      	lsls	r3, r3, #8
 8009978:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800997c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 800997e:	68bb      	ldr	r3, [r7, #8]
 8009980:	0a1b      	lsrs	r3, r3, #8
 8009982:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8009986:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8009988:	68bb      	ldr	r3, [r7, #8]
 800998a:	0e1b      	lsrs	r3, r3, #24
 800998c:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800998e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009990:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8009992:	2300      	movs	r3, #0
}
 8009994:	4618      	mov	r0, r3
 8009996:	3738      	adds	r7, #56	@ 0x38
 8009998:	46bd      	mov	sp, r7
 800999a:	bd80      	pop	{r7, pc}
 800999c:	18000f3a 	.word	0x18000f3a

080099a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b082      	sub	sp, #8
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d101      	bne.n	80099b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80099ae:	2301      	movs	r3, #1
 80099b0:	e049      	b.n	8009a46 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80099b8:	b2db      	uxtb	r3, r3
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d106      	bne.n	80099cc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	2200      	movs	r2, #0
 80099c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80099c6:	6878      	ldr	r0, [r7, #4]
 80099c8:	f7f7 fad0 	bl	8000f6c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	2202      	movs	r2, #2
 80099d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681a      	ldr	r2, [r3, #0]
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	3304      	adds	r3, #4
 80099dc:	4619      	mov	r1, r3
 80099de:	4610      	mov	r0, r2
 80099e0:	f000 fa58 	bl	8009e94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2201      	movs	r2, #1
 80099e8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2201      	movs	r2, #1
 80099f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2201      	movs	r2, #1
 80099f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	2201      	movs	r2, #1
 8009a00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2201      	movs	r2, #1
 8009a08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2201      	movs	r2, #1
 8009a10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2201      	movs	r2, #1
 8009a18:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2201      	movs	r2, #1
 8009a20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	2201      	movs	r2, #1
 8009a28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2201      	movs	r2, #1
 8009a30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	2201      	movs	r2, #1
 8009a38:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2201      	movs	r2, #1
 8009a40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009a44:	2300      	movs	r3, #0
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	3708      	adds	r7, #8
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd80      	pop	{r7, pc}
	...

08009a50 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b084      	sub	sp, #16
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
 8009a58:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009a5a:	683b      	ldr	r3, [r7, #0]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d109      	bne.n	8009a74 <HAL_TIM_PWM_Start+0x24>
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009a66:	b2db      	uxtb	r3, r3
 8009a68:	2b01      	cmp	r3, #1
 8009a6a:	bf14      	ite	ne
 8009a6c:	2301      	movne	r3, #1
 8009a6e:	2300      	moveq	r3, #0
 8009a70:	b2db      	uxtb	r3, r3
 8009a72:	e03c      	b.n	8009aee <HAL_TIM_PWM_Start+0x9e>
 8009a74:	683b      	ldr	r3, [r7, #0]
 8009a76:	2b04      	cmp	r3, #4
 8009a78:	d109      	bne.n	8009a8e <HAL_TIM_PWM_Start+0x3e>
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009a80:	b2db      	uxtb	r3, r3
 8009a82:	2b01      	cmp	r3, #1
 8009a84:	bf14      	ite	ne
 8009a86:	2301      	movne	r3, #1
 8009a88:	2300      	moveq	r3, #0
 8009a8a:	b2db      	uxtb	r3, r3
 8009a8c:	e02f      	b.n	8009aee <HAL_TIM_PWM_Start+0x9e>
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	2b08      	cmp	r3, #8
 8009a92:	d109      	bne.n	8009aa8 <HAL_TIM_PWM_Start+0x58>
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009a9a:	b2db      	uxtb	r3, r3
 8009a9c:	2b01      	cmp	r3, #1
 8009a9e:	bf14      	ite	ne
 8009aa0:	2301      	movne	r3, #1
 8009aa2:	2300      	moveq	r3, #0
 8009aa4:	b2db      	uxtb	r3, r3
 8009aa6:	e022      	b.n	8009aee <HAL_TIM_PWM_Start+0x9e>
 8009aa8:	683b      	ldr	r3, [r7, #0]
 8009aaa:	2b0c      	cmp	r3, #12
 8009aac:	d109      	bne.n	8009ac2 <HAL_TIM_PWM_Start+0x72>
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009ab4:	b2db      	uxtb	r3, r3
 8009ab6:	2b01      	cmp	r3, #1
 8009ab8:	bf14      	ite	ne
 8009aba:	2301      	movne	r3, #1
 8009abc:	2300      	moveq	r3, #0
 8009abe:	b2db      	uxtb	r3, r3
 8009ac0:	e015      	b.n	8009aee <HAL_TIM_PWM_Start+0x9e>
 8009ac2:	683b      	ldr	r3, [r7, #0]
 8009ac4:	2b10      	cmp	r3, #16
 8009ac6:	d109      	bne.n	8009adc <HAL_TIM_PWM_Start+0x8c>
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009ace:	b2db      	uxtb	r3, r3
 8009ad0:	2b01      	cmp	r3, #1
 8009ad2:	bf14      	ite	ne
 8009ad4:	2301      	movne	r3, #1
 8009ad6:	2300      	moveq	r3, #0
 8009ad8:	b2db      	uxtb	r3, r3
 8009ada:	e008      	b.n	8009aee <HAL_TIM_PWM_Start+0x9e>
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009ae2:	b2db      	uxtb	r3, r3
 8009ae4:	2b01      	cmp	r3, #1
 8009ae6:	bf14      	ite	ne
 8009ae8:	2301      	movne	r3, #1
 8009aea:	2300      	moveq	r3, #0
 8009aec:	b2db      	uxtb	r3, r3
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d001      	beq.n	8009af6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009af2:	2301      	movs	r3, #1
 8009af4:	e0a1      	b.n	8009c3a <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009af6:	683b      	ldr	r3, [r7, #0]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d104      	bne.n	8009b06 <HAL_TIM_PWM_Start+0xb6>
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2202      	movs	r2, #2
 8009b00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009b04:	e023      	b.n	8009b4e <HAL_TIM_PWM_Start+0xfe>
 8009b06:	683b      	ldr	r3, [r7, #0]
 8009b08:	2b04      	cmp	r3, #4
 8009b0a:	d104      	bne.n	8009b16 <HAL_TIM_PWM_Start+0xc6>
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2202      	movs	r2, #2
 8009b10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009b14:	e01b      	b.n	8009b4e <HAL_TIM_PWM_Start+0xfe>
 8009b16:	683b      	ldr	r3, [r7, #0]
 8009b18:	2b08      	cmp	r3, #8
 8009b1a:	d104      	bne.n	8009b26 <HAL_TIM_PWM_Start+0xd6>
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2202      	movs	r2, #2
 8009b20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009b24:	e013      	b.n	8009b4e <HAL_TIM_PWM_Start+0xfe>
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	2b0c      	cmp	r3, #12
 8009b2a:	d104      	bne.n	8009b36 <HAL_TIM_PWM_Start+0xe6>
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	2202      	movs	r2, #2
 8009b30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009b34:	e00b      	b.n	8009b4e <HAL_TIM_PWM_Start+0xfe>
 8009b36:	683b      	ldr	r3, [r7, #0]
 8009b38:	2b10      	cmp	r3, #16
 8009b3a:	d104      	bne.n	8009b46 <HAL_TIM_PWM_Start+0xf6>
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	2202      	movs	r2, #2
 8009b40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009b44:	e003      	b.n	8009b4e <HAL_TIM_PWM_Start+0xfe>
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	2202      	movs	r2, #2
 8009b4a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	2201      	movs	r2, #1
 8009b54:	6839      	ldr	r1, [r7, #0]
 8009b56:	4618      	mov	r0, r3
 8009b58:	f000 fd12 	bl	800a580 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	4a38      	ldr	r2, [pc, #224]	@ (8009c44 <HAL_TIM_PWM_Start+0x1f4>)
 8009b62:	4293      	cmp	r3, r2
 8009b64:	d013      	beq.n	8009b8e <HAL_TIM_PWM_Start+0x13e>
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	4a37      	ldr	r2, [pc, #220]	@ (8009c48 <HAL_TIM_PWM_Start+0x1f8>)
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	d00e      	beq.n	8009b8e <HAL_TIM_PWM_Start+0x13e>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	4a35      	ldr	r2, [pc, #212]	@ (8009c4c <HAL_TIM_PWM_Start+0x1fc>)
 8009b76:	4293      	cmp	r3, r2
 8009b78:	d009      	beq.n	8009b8e <HAL_TIM_PWM_Start+0x13e>
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	4a34      	ldr	r2, [pc, #208]	@ (8009c50 <HAL_TIM_PWM_Start+0x200>)
 8009b80:	4293      	cmp	r3, r2
 8009b82:	d004      	beq.n	8009b8e <HAL_TIM_PWM_Start+0x13e>
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	4a32      	ldr	r2, [pc, #200]	@ (8009c54 <HAL_TIM_PWM_Start+0x204>)
 8009b8a:	4293      	cmp	r3, r2
 8009b8c:	d101      	bne.n	8009b92 <HAL_TIM_PWM_Start+0x142>
 8009b8e:	2301      	movs	r3, #1
 8009b90:	e000      	b.n	8009b94 <HAL_TIM_PWM_Start+0x144>
 8009b92:	2300      	movs	r3, #0
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d007      	beq.n	8009ba8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009ba6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	4a25      	ldr	r2, [pc, #148]	@ (8009c44 <HAL_TIM_PWM_Start+0x1f4>)
 8009bae:	4293      	cmp	r3, r2
 8009bb0:	d022      	beq.n	8009bf8 <HAL_TIM_PWM_Start+0x1a8>
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009bba:	d01d      	beq.n	8009bf8 <HAL_TIM_PWM_Start+0x1a8>
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	4a25      	ldr	r2, [pc, #148]	@ (8009c58 <HAL_TIM_PWM_Start+0x208>)
 8009bc2:	4293      	cmp	r3, r2
 8009bc4:	d018      	beq.n	8009bf8 <HAL_TIM_PWM_Start+0x1a8>
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	4a24      	ldr	r2, [pc, #144]	@ (8009c5c <HAL_TIM_PWM_Start+0x20c>)
 8009bcc:	4293      	cmp	r3, r2
 8009bce:	d013      	beq.n	8009bf8 <HAL_TIM_PWM_Start+0x1a8>
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	4a22      	ldr	r2, [pc, #136]	@ (8009c60 <HAL_TIM_PWM_Start+0x210>)
 8009bd6:	4293      	cmp	r3, r2
 8009bd8:	d00e      	beq.n	8009bf8 <HAL_TIM_PWM_Start+0x1a8>
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	4a1a      	ldr	r2, [pc, #104]	@ (8009c48 <HAL_TIM_PWM_Start+0x1f8>)
 8009be0:	4293      	cmp	r3, r2
 8009be2:	d009      	beq.n	8009bf8 <HAL_TIM_PWM_Start+0x1a8>
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	4a1e      	ldr	r2, [pc, #120]	@ (8009c64 <HAL_TIM_PWM_Start+0x214>)
 8009bea:	4293      	cmp	r3, r2
 8009bec:	d004      	beq.n	8009bf8 <HAL_TIM_PWM_Start+0x1a8>
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	4a16      	ldr	r2, [pc, #88]	@ (8009c4c <HAL_TIM_PWM_Start+0x1fc>)
 8009bf4:	4293      	cmp	r3, r2
 8009bf6:	d115      	bne.n	8009c24 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	689a      	ldr	r2, [r3, #8]
 8009bfe:	4b1a      	ldr	r3, [pc, #104]	@ (8009c68 <HAL_TIM_PWM_Start+0x218>)
 8009c00:	4013      	ands	r3, r2
 8009c02:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	2b06      	cmp	r3, #6
 8009c08:	d015      	beq.n	8009c36 <HAL_TIM_PWM_Start+0x1e6>
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c10:	d011      	beq.n	8009c36 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	681a      	ldr	r2, [r3, #0]
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	f042 0201 	orr.w	r2, r2, #1
 8009c20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c22:	e008      	b.n	8009c36 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	681a      	ldr	r2, [r3, #0]
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	f042 0201 	orr.w	r2, r2, #1
 8009c32:	601a      	str	r2, [r3, #0]
 8009c34:	e000      	b.n	8009c38 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c36:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009c38:	2300      	movs	r3, #0
}
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	3710      	adds	r7, #16
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bd80      	pop	{r7, pc}
 8009c42:	bf00      	nop
 8009c44:	40010000 	.word	0x40010000
 8009c48:	40010400 	.word	0x40010400
 8009c4c:	40014000 	.word	0x40014000
 8009c50:	40014400 	.word	0x40014400
 8009c54:	40014800 	.word	0x40014800
 8009c58:	40000400 	.word	0x40000400
 8009c5c:	40000800 	.word	0x40000800
 8009c60:	40000c00 	.word	0x40000c00
 8009c64:	40001800 	.word	0x40001800
 8009c68:	00010007 	.word	0x00010007

08009c6c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b086      	sub	sp, #24
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	60f8      	str	r0, [r7, #12]
 8009c74:	60b9      	str	r1, [r7, #8]
 8009c76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009c78:	2300      	movs	r3, #0
 8009c7a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009c82:	2b01      	cmp	r3, #1
 8009c84:	d101      	bne.n	8009c8a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009c86:	2302      	movs	r3, #2
 8009c88:	e0ff      	b.n	8009e8a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	2201      	movs	r2, #1
 8009c8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	2b14      	cmp	r3, #20
 8009c96:	f200 80f0 	bhi.w	8009e7a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009c9a:	a201      	add	r2, pc, #4	@ (adr r2, 8009ca0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009c9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ca0:	08009cf5 	.word	0x08009cf5
 8009ca4:	08009e7b 	.word	0x08009e7b
 8009ca8:	08009e7b 	.word	0x08009e7b
 8009cac:	08009e7b 	.word	0x08009e7b
 8009cb0:	08009d35 	.word	0x08009d35
 8009cb4:	08009e7b 	.word	0x08009e7b
 8009cb8:	08009e7b 	.word	0x08009e7b
 8009cbc:	08009e7b 	.word	0x08009e7b
 8009cc0:	08009d77 	.word	0x08009d77
 8009cc4:	08009e7b 	.word	0x08009e7b
 8009cc8:	08009e7b 	.word	0x08009e7b
 8009ccc:	08009e7b 	.word	0x08009e7b
 8009cd0:	08009db7 	.word	0x08009db7
 8009cd4:	08009e7b 	.word	0x08009e7b
 8009cd8:	08009e7b 	.word	0x08009e7b
 8009cdc:	08009e7b 	.word	0x08009e7b
 8009ce0:	08009df9 	.word	0x08009df9
 8009ce4:	08009e7b 	.word	0x08009e7b
 8009ce8:	08009e7b 	.word	0x08009e7b
 8009cec:	08009e7b 	.word	0x08009e7b
 8009cf0:	08009e39 	.word	0x08009e39
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	68b9      	ldr	r1, [r7, #8]
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	f000 f96a 	bl	8009fd4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	699a      	ldr	r2, [r3, #24]
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	f042 0208 	orr.w	r2, r2, #8
 8009d0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	699a      	ldr	r2, [r3, #24]
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	f022 0204 	bic.w	r2, r2, #4
 8009d1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	6999      	ldr	r1, [r3, #24]
 8009d26:	68bb      	ldr	r3, [r7, #8]
 8009d28:	691a      	ldr	r2, [r3, #16]
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	430a      	orrs	r2, r1
 8009d30:	619a      	str	r2, [r3, #24]
      break;
 8009d32:	e0a5      	b.n	8009e80 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	68b9      	ldr	r1, [r7, #8]
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	f000 f9da 	bl	800a0f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	699a      	ldr	r2, [r3, #24]
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009d4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	699a      	ldr	r2, [r3, #24]
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009d5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	6999      	ldr	r1, [r3, #24]
 8009d66:	68bb      	ldr	r3, [r7, #8]
 8009d68:	691b      	ldr	r3, [r3, #16]
 8009d6a:	021a      	lsls	r2, r3, #8
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	430a      	orrs	r2, r1
 8009d72:	619a      	str	r2, [r3, #24]
      break;
 8009d74:	e084      	b.n	8009e80 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	68b9      	ldr	r1, [r7, #8]
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	f000 fa43 	bl	800a208 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	69da      	ldr	r2, [r3, #28]
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	f042 0208 	orr.w	r2, r2, #8
 8009d90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	69da      	ldr	r2, [r3, #28]
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	f022 0204 	bic.w	r2, r2, #4
 8009da0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	69d9      	ldr	r1, [r3, #28]
 8009da8:	68bb      	ldr	r3, [r7, #8]
 8009daa:	691a      	ldr	r2, [r3, #16]
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	430a      	orrs	r2, r1
 8009db2:	61da      	str	r2, [r3, #28]
      break;
 8009db4:	e064      	b.n	8009e80 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	68b9      	ldr	r1, [r7, #8]
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	f000 faab 	bl	800a318 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	69da      	ldr	r2, [r3, #28]
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009dd0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	69da      	ldr	r2, [r3, #28]
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009de0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	69d9      	ldr	r1, [r3, #28]
 8009de8:	68bb      	ldr	r3, [r7, #8]
 8009dea:	691b      	ldr	r3, [r3, #16]
 8009dec:	021a      	lsls	r2, r3, #8
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	430a      	orrs	r2, r1
 8009df4:	61da      	str	r2, [r3, #28]
      break;
 8009df6:	e043      	b.n	8009e80 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	68b9      	ldr	r1, [r7, #8]
 8009dfe:	4618      	mov	r0, r3
 8009e00:	f000 faf4 	bl	800a3ec <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	f042 0208 	orr.w	r2, r2, #8
 8009e12:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	f022 0204 	bic.w	r2, r2, #4
 8009e22:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009e2a:	68bb      	ldr	r3, [r7, #8]
 8009e2c:	691a      	ldr	r2, [r3, #16]
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	430a      	orrs	r2, r1
 8009e34:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009e36:	e023      	b.n	8009e80 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	68b9      	ldr	r1, [r7, #8]
 8009e3e:	4618      	mov	r0, r3
 8009e40:	f000 fb38 	bl	800a4b4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009e52:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009e62:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009e6a:	68bb      	ldr	r3, [r7, #8]
 8009e6c:	691b      	ldr	r3, [r3, #16]
 8009e6e:	021a      	lsls	r2, r3, #8
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	430a      	orrs	r2, r1
 8009e76:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009e78:	e002      	b.n	8009e80 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	75fb      	strb	r3, [r7, #23]
      break;
 8009e7e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	2200      	movs	r2, #0
 8009e84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009e88:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e8a:	4618      	mov	r0, r3
 8009e8c:	3718      	adds	r7, #24
 8009e8e:	46bd      	mov	sp, r7
 8009e90:	bd80      	pop	{r7, pc}
 8009e92:	bf00      	nop

08009e94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009e94:	b480      	push	{r7}
 8009e96:	b085      	sub	sp, #20
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
 8009e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	4a43      	ldr	r2, [pc, #268]	@ (8009fb4 <TIM_Base_SetConfig+0x120>)
 8009ea8:	4293      	cmp	r3, r2
 8009eaa:	d013      	beq.n	8009ed4 <TIM_Base_SetConfig+0x40>
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009eb2:	d00f      	beq.n	8009ed4 <TIM_Base_SetConfig+0x40>
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	4a40      	ldr	r2, [pc, #256]	@ (8009fb8 <TIM_Base_SetConfig+0x124>)
 8009eb8:	4293      	cmp	r3, r2
 8009eba:	d00b      	beq.n	8009ed4 <TIM_Base_SetConfig+0x40>
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	4a3f      	ldr	r2, [pc, #252]	@ (8009fbc <TIM_Base_SetConfig+0x128>)
 8009ec0:	4293      	cmp	r3, r2
 8009ec2:	d007      	beq.n	8009ed4 <TIM_Base_SetConfig+0x40>
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	4a3e      	ldr	r2, [pc, #248]	@ (8009fc0 <TIM_Base_SetConfig+0x12c>)
 8009ec8:	4293      	cmp	r3, r2
 8009eca:	d003      	beq.n	8009ed4 <TIM_Base_SetConfig+0x40>
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	4a3d      	ldr	r2, [pc, #244]	@ (8009fc4 <TIM_Base_SetConfig+0x130>)
 8009ed0:	4293      	cmp	r3, r2
 8009ed2:	d108      	bne.n	8009ee6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009eda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	685b      	ldr	r3, [r3, #4]
 8009ee0:	68fa      	ldr	r2, [r7, #12]
 8009ee2:	4313      	orrs	r3, r2
 8009ee4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	4a32      	ldr	r2, [pc, #200]	@ (8009fb4 <TIM_Base_SetConfig+0x120>)
 8009eea:	4293      	cmp	r3, r2
 8009eec:	d01f      	beq.n	8009f2e <TIM_Base_SetConfig+0x9a>
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ef4:	d01b      	beq.n	8009f2e <TIM_Base_SetConfig+0x9a>
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	4a2f      	ldr	r2, [pc, #188]	@ (8009fb8 <TIM_Base_SetConfig+0x124>)
 8009efa:	4293      	cmp	r3, r2
 8009efc:	d017      	beq.n	8009f2e <TIM_Base_SetConfig+0x9a>
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	4a2e      	ldr	r2, [pc, #184]	@ (8009fbc <TIM_Base_SetConfig+0x128>)
 8009f02:	4293      	cmp	r3, r2
 8009f04:	d013      	beq.n	8009f2e <TIM_Base_SetConfig+0x9a>
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	4a2d      	ldr	r2, [pc, #180]	@ (8009fc0 <TIM_Base_SetConfig+0x12c>)
 8009f0a:	4293      	cmp	r3, r2
 8009f0c:	d00f      	beq.n	8009f2e <TIM_Base_SetConfig+0x9a>
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	4a2c      	ldr	r2, [pc, #176]	@ (8009fc4 <TIM_Base_SetConfig+0x130>)
 8009f12:	4293      	cmp	r3, r2
 8009f14:	d00b      	beq.n	8009f2e <TIM_Base_SetConfig+0x9a>
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	4a2b      	ldr	r2, [pc, #172]	@ (8009fc8 <TIM_Base_SetConfig+0x134>)
 8009f1a:	4293      	cmp	r3, r2
 8009f1c:	d007      	beq.n	8009f2e <TIM_Base_SetConfig+0x9a>
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	4a2a      	ldr	r2, [pc, #168]	@ (8009fcc <TIM_Base_SetConfig+0x138>)
 8009f22:	4293      	cmp	r3, r2
 8009f24:	d003      	beq.n	8009f2e <TIM_Base_SetConfig+0x9a>
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	4a29      	ldr	r2, [pc, #164]	@ (8009fd0 <TIM_Base_SetConfig+0x13c>)
 8009f2a:	4293      	cmp	r3, r2
 8009f2c:	d108      	bne.n	8009f40 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009f34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	68db      	ldr	r3, [r3, #12]
 8009f3a:	68fa      	ldr	r2, [r7, #12]
 8009f3c:	4313      	orrs	r3, r2
 8009f3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	695b      	ldr	r3, [r3, #20]
 8009f4a:	4313      	orrs	r3, r2
 8009f4c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009f4e:	683b      	ldr	r3, [r7, #0]
 8009f50:	689a      	ldr	r2, [r3, #8]
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009f56:	683b      	ldr	r3, [r7, #0]
 8009f58:	681a      	ldr	r2, [r3, #0]
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	4a14      	ldr	r2, [pc, #80]	@ (8009fb4 <TIM_Base_SetConfig+0x120>)
 8009f62:	4293      	cmp	r3, r2
 8009f64:	d00f      	beq.n	8009f86 <TIM_Base_SetConfig+0xf2>
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	4a16      	ldr	r2, [pc, #88]	@ (8009fc4 <TIM_Base_SetConfig+0x130>)
 8009f6a:	4293      	cmp	r3, r2
 8009f6c:	d00b      	beq.n	8009f86 <TIM_Base_SetConfig+0xf2>
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	4a15      	ldr	r2, [pc, #84]	@ (8009fc8 <TIM_Base_SetConfig+0x134>)
 8009f72:	4293      	cmp	r3, r2
 8009f74:	d007      	beq.n	8009f86 <TIM_Base_SetConfig+0xf2>
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	4a14      	ldr	r2, [pc, #80]	@ (8009fcc <TIM_Base_SetConfig+0x138>)
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	d003      	beq.n	8009f86 <TIM_Base_SetConfig+0xf2>
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	4a13      	ldr	r2, [pc, #76]	@ (8009fd0 <TIM_Base_SetConfig+0x13c>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d103      	bne.n	8009f8e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	691a      	ldr	r2, [r3, #16]
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	f043 0204 	orr.w	r2, r3, #4
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	2201      	movs	r2, #1
 8009f9e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	68fa      	ldr	r2, [r7, #12]
 8009fa4:	601a      	str	r2, [r3, #0]
}
 8009fa6:	bf00      	nop
 8009fa8:	3714      	adds	r7, #20
 8009faa:	46bd      	mov	sp, r7
 8009fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb0:	4770      	bx	lr
 8009fb2:	bf00      	nop
 8009fb4:	40010000 	.word	0x40010000
 8009fb8:	40000400 	.word	0x40000400
 8009fbc:	40000800 	.word	0x40000800
 8009fc0:	40000c00 	.word	0x40000c00
 8009fc4:	40010400 	.word	0x40010400
 8009fc8:	40014000 	.word	0x40014000
 8009fcc:	40014400 	.word	0x40014400
 8009fd0:	40014800 	.word	0x40014800

08009fd4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009fd4:	b480      	push	{r7}
 8009fd6:	b087      	sub	sp, #28
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
 8009fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	6a1b      	ldr	r3, [r3, #32]
 8009fe2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	6a1b      	ldr	r3, [r3, #32]
 8009fe8:	f023 0201 	bic.w	r2, r3, #1
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	685b      	ldr	r3, [r3, #4]
 8009ff4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	699b      	ldr	r3, [r3, #24]
 8009ffa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009ffc:	68fa      	ldr	r2, [r7, #12]
 8009ffe:	4b37      	ldr	r3, [pc, #220]	@ (800a0dc <TIM_OC1_SetConfig+0x108>)
 800a000:	4013      	ands	r3, r2
 800a002:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	f023 0303 	bic.w	r3, r3, #3
 800a00a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	68fa      	ldr	r2, [r7, #12]
 800a012:	4313      	orrs	r3, r2
 800a014:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a016:	697b      	ldr	r3, [r7, #20]
 800a018:	f023 0302 	bic.w	r3, r3, #2
 800a01c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	689b      	ldr	r3, [r3, #8]
 800a022:	697a      	ldr	r2, [r7, #20]
 800a024:	4313      	orrs	r3, r2
 800a026:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	4a2d      	ldr	r2, [pc, #180]	@ (800a0e0 <TIM_OC1_SetConfig+0x10c>)
 800a02c:	4293      	cmp	r3, r2
 800a02e:	d00f      	beq.n	800a050 <TIM_OC1_SetConfig+0x7c>
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	4a2c      	ldr	r2, [pc, #176]	@ (800a0e4 <TIM_OC1_SetConfig+0x110>)
 800a034:	4293      	cmp	r3, r2
 800a036:	d00b      	beq.n	800a050 <TIM_OC1_SetConfig+0x7c>
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	4a2b      	ldr	r2, [pc, #172]	@ (800a0e8 <TIM_OC1_SetConfig+0x114>)
 800a03c:	4293      	cmp	r3, r2
 800a03e:	d007      	beq.n	800a050 <TIM_OC1_SetConfig+0x7c>
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	4a2a      	ldr	r2, [pc, #168]	@ (800a0ec <TIM_OC1_SetConfig+0x118>)
 800a044:	4293      	cmp	r3, r2
 800a046:	d003      	beq.n	800a050 <TIM_OC1_SetConfig+0x7c>
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	4a29      	ldr	r2, [pc, #164]	@ (800a0f0 <TIM_OC1_SetConfig+0x11c>)
 800a04c:	4293      	cmp	r3, r2
 800a04e:	d10c      	bne.n	800a06a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	f023 0308 	bic.w	r3, r3, #8
 800a056:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	68db      	ldr	r3, [r3, #12]
 800a05c:	697a      	ldr	r2, [r7, #20]
 800a05e:	4313      	orrs	r3, r2
 800a060:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a062:	697b      	ldr	r3, [r7, #20]
 800a064:	f023 0304 	bic.w	r3, r3, #4
 800a068:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	4a1c      	ldr	r2, [pc, #112]	@ (800a0e0 <TIM_OC1_SetConfig+0x10c>)
 800a06e:	4293      	cmp	r3, r2
 800a070:	d00f      	beq.n	800a092 <TIM_OC1_SetConfig+0xbe>
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	4a1b      	ldr	r2, [pc, #108]	@ (800a0e4 <TIM_OC1_SetConfig+0x110>)
 800a076:	4293      	cmp	r3, r2
 800a078:	d00b      	beq.n	800a092 <TIM_OC1_SetConfig+0xbe>
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	4a1a      	ldr	r2, [pc, #104]	@ (800a0e8 <TIM_OC1_SetConfig+0x114>)
 800a07e:	4293      	cmp	r3, r2
 800a080:	d007      	beq.n	800a092 <TIM_OC1_SetConfig+0xbe>
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	4a19      	ldr	r2, [pc, #100]	@ (800a0ec <TIM_OC1_SetConfig+0x118>)
 800a086:	4293      	cmp	r3, r2
 800a088:	d003      	beq.n	800a092 <TIM_OC1_SetConfig+0xbe>
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	4a18      	ldr	r2, [pc, #96]	@ (800a0f0 <TIM_OC1_SetConfig+0x11c>)
 800a08e:	4293      	cmp	r3, r2
 800a090:	d111      	bne.n	800a0b6 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a092:	693b      	ldr	r3, [r7, #16]
 800a094:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a098:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a09a:	693b      	ldr	r3, [r7, #16]
 800a09c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a0a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a0a2:	683b      	ldr	r3, [r7, #0]
 800a0a4:	695b      	ldr	r3, [r3, #20]
 800a0a6:	693a      	ldr	r2, [r7, #16]
 800a0a8:	4313      	orrs	r3, r2
 800a0aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	699b      	ldr	r3, [r3, #24]
 800a0b0:	693a      	ldr	r2, [r7, #16]
 800a0b2:	4313      	orrs	r3, r2
 800a0b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	693a      	ldr	r2, [r7, #16]
 800a0ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	68fa      	ldr	r2, [r7, #12]
 800a0c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a0c2:	683b      	ldr	r3, [r7, #0]
 800a0c4:	685a      	ldr	r2, [r3, #4]
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	697a      	ldr	r2, [r7, #20]
 800a0ce:	621a      	str	r2, [r3, #32]
}
 800a0d0:	bf00      	nop
 800a0d2:	371c      	adds	r7, #28
 800a0d4:	46bd      	mov	sp, r7
 800a0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0da:	4770      	bx	lr
 800a0dc:	fffeff8f 	.word	0xfffeff8f
 800a0e0:	40010000 	.word	0x40010000
 800a0e4:	40010400 	.word	0x40010400
 800a0e8:	40014000 	.word	0x40014000
 800a0ec:	40014400 	.word	0x40014400
 800a0f0:	40014800 	.word	0x40014800

0800a0f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a0f4:	b480      	push	{r7}
 800a0f6:	b087      	sub	sp, #28
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
 800a0fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	6a1b      	ldr	r3, [r3, #32]
 800a102:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	6a1b      	ldr	r3, [r3, #32]
 800a108:	f023 0210 	bic.w	r2, r3, #16
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	685b      	ldr	r3, [r3, #4]
 800a114:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	699b      	ldr	r3, [r3, #24]
 800a11a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a11c:	68fa      	ldr	r2, [r7, #12]
 800a11e:	4b34      	ldr	r3, [pc, #208]	@ (800a1f0 <TIM_OC2_SetConfig+0xfc>)
 800a120:	4013      	ands	r3, r2
 800a122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a12a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	021b      	lsls	r3, r3, #8
 800a132:	68fa      	ldr	r2, [r7, #12]
 800a134:	4313      	orrs	r3, r2
 800a136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a138:	697b      	ldr	r3, [r7, #20]
 800a13a:	f023 0320 	bic.w	r3, r3, #32
 800a13e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	689b      	ldr	r3, [r3, #8]
 800a144:	011b      	lsls	r3, r3, #4
 800a146:	697a      	ldr	r2, [r7, #20]
 800a148:	4313      	orrs	r3, r2
 800a14a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	4a29      	ldr	r2, [pc, #164]	@ (800a1f4 <TIM_OC2_SetConfig+0x100>)
 800a150:	4293      	cmp	r3, r2
 800a152:	d003      	beq.n	800a15c <TIM_OC2_SetConfig+0x68>
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	4a28      	ldr	r2, [pc, #160]	@ (800a1f8 <TIM_OC2_SetConfig+0x104>)
 800a158:	4293      	cmp	r3, r2
 800a15a:	d10d      	bne.n	800a178 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a15c:	697b      	ldr	r3, [r7, #20]
 800a15e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a162:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a164:	683b      	ldr	r3, [r7, #0]
 800a166:	68db      	ldr	r3, [r3, #12]
 800a168:	011b      	lsls	r3, r3, #4
 800a16a:	697a      	ldr	r2, [r7, #20]
 800a16c:	4313      	orrs	r3, r2
 800a16e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a170:	697b      	ldr	r3, [r7, #20]
 800a172:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a176:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	4a1e      	ldr	r2, [pc, #120]	@ (800a1f4 <TIM_OC2_SetConfig+0x100>)
 800a17c:	4293      	cmp	r3, r2
 800a17e:	d00f      	beq.n	800a1a0 <TIM_OC2_SetConfig+0xac>
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	4a1d      	ldr	r2, [pc, #116]	@ (800a1f8 <TIM_OC2_SetConfig+0x104>)
 800a184:	4293      	cmp	r3, r2
 800a186:	d00b      	beq.n	800a1a0 <TIM_OC2_SetConfig+0xac>
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	4a1c      	ldr	r2, [pc, #112]	@ (800a1fc <TIM_OC2_SetConfig+0x108>)
 800a18c:	4293      	cmp	r3, r2
 800a18e:	d007      	beq.n	800a1a0 <TIM_OC2_SetConfig+0xac>
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	4a1b      	ldr	r2, [pc, #108]	@ (800a200 <TIM_OC2_SetConfig+0x10c>)
 800a194:	4293      	cmp	r3, r2
 800a196:	d003      	beq.n	800a1a0 <TIM_OC2_SetConfig+0xac>
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	4a1a      	ldr	r2, [pc, #104]	@ (800a204 <TIM_OC2_SetConfig+0x110>)
 800a19c:	4293      	cmp	r3, r2
 800a19e:	d113      	bne.n	800a1c8 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a1a0:	693b      	ldr	r3, [r7, #16]
 800a1a2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a1a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a1a8:	693b      	ldr	r3, [r7, #16]
 800a1aa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a1ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a1b0:	683b      	ldr	r3, [r7, #0]
 800a1b2:	695b      	ldr	r3, [r3, #20]
 800a1b4:	009b      	lsls	r3, r3, #2
 800a1b6:	693a      	ldr	r2, [r7, #16]
 800a1b8:	4313      	orrs	r3, r2
 800a1ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a1bc:	683b      	ldr	r3, [r7, #0]
 800a1be:	699b      	ldr	r3, [r3, #24]
 800a1c0:	009b      	lsls	r3, r3, #2
 800a1c2:	693a      	ldr	r2, [r7, #16]
 800a1c4:	4313      	orrs	r3, r2
 800a1c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	693a      	ldr	r2, [r7, #16]
 800a1cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	68fa      	ldr	r2, [r7, #12]
 800a1d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a1d4:	683b      	ldr	r3, [r7, #0]
 800a1d6:	685a      	ldr	r2, [r3, #4]
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	697a      	ldr	r2, [r7, #20]
 800a1e0:	621a      	str	r2, [r3, #32]
}
 800a1e2:	bf00      	nop
 800a1e4:	371c      	adds	r7, #28
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ec:	4770      	bx	lr
 800a1ee:	bf00      	nop
 800a1f0:	feff8fff 	.word	0xfeff8fff
 800a1f4:	40010000 	.word	0x40010000
 800a1f8:	40010400 	.word	0x40010400
 800a1fc:	40014000 	.word	0x40014000
 800a200:	40014400 	.word	0x40014400
 800a204:	40014800 	.word	0x40014800

0800a208 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a208:	b480      	push	{r7}
 800a20a:	b087      	sub	sp, #28
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
 800a210:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	6a1b      	ldr	r3, [r3, #32]
 800a216:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	6a1b      	ldr	r3, [r3, #32]
 800a21c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	685b      	ldr	r3, [r3, #4]
 800a228:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	69db      	ldr	r3, [r3, #28]
 800a22e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a230:	68fa      	ldr	r2, [r7, #12]
 800a232:	4b33      	ldr	r3, [pc, #204]	@ (800a300 <TIM_OC3_SetConfig+0xf8>)
 800a234:	4013      	ands	r3, r2
 800a236:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	f023 0303 	bic.w	r3, r3, #3
 800a23e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a240:	683b      	ldr	r3, [r7, #0]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	68fa      	ldr	r2, [r7, #12]
 800a246:	4313      	orrs	r3, r2
 800a248:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a24a:	697b      	ldr	r3, [r7, #20]
 800a24c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a250:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	689b      	ldr	r3, [r3, #8]
 800a256:	021b      	lsls	r3, r3, #8
 800a258:	697a      	ldr	r2, [r7, #20]
 800a25a:	4313      	orrs	r3, r2
 800a25c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	4a28      	ldr	r2, [pc, #160]	@ (800a304 <TIM_OC3_SetConfig+0xfc>)
 800a262:	4293      	cmp	r3, r2
 800a264:	d003      	beq.n	800a26e <TIM_OC3_SetConfig+0x66>
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	4a27      	ldr	r2, [pc, #156]	@ (800a308 <TIM_OC3_SetConfig+0x100>)
 800a26a:	4293      	cmp	r3, r2
 800a26c:	d10d      	bne.n	800a28a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a26e:	697b      	ldr	r3, [r7, #20]
 800a270:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a274:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a276:	683b      	ldr	r3, [r7, #0]
 800a278:	68db      	ldr	r3, [r3, #12]
 800a27a:	021b      	lsls	r3, r3, #8
 800a27c:	697a      	ldr	r2, [r7, #20]
 800a27e:	4313      	orrs	r3, r2
 800a280:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a282:	697b      	ldr	r3, [r7, #20]
 800a284:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a288:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	4a1d      	ldr	r2, [pc, #116]	@ (800a304 <TIM_OC3_SetConfig+0xfc>)
 800a28e:	4293      	cmp	r3, r2
 800a290:	d00f      	beq.n	800a2b2 <TIM_OC3_SetConfig+0xaa>
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	4a1c      	ldr	r2, [pc, #112]	@ (800a308 <TIM_OC3_SetConfig+0x100>)
 800a296:	4293      	cmp	r3, r2
 800a298:	d00b      	beq.n	800a2b2 <TIM_OC3_SetConfig+0xaa>
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	4a1b      	ldr	r2, [pc, #108]	@ (800a30c <TIM_OC3_SetConfig+0x104>)
 800a29e:	4293      	cmp	r3, r2
 800a2a0:	d007      	beq.n	800a2b2 <TIM_OC3_SetConfig+0xaa>
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	4a1a      	ldr	r2, [pc, #104]	@ (800a310 <TIM_OC3_SetConfig+0x108>)
 800a2a6:	4293      	cmp	r3, r2
 800a2a8:	d003      	beq.n	800a2b2 <TIM_OC3_SetConfig+0xaa>
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	4a19      	ldr	r2, [pc, #100]	@ (800a314 <TIM_OC3_SetConfig+0x10c>)
 800a2ae:	4293      	cmp	r3, r2
 800a2b0:	d113      	bne.n	800a2da <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a2b2:	693b      	ldr	r3, [r7, #16]
 800a2b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a2b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a2ba:	693b      	ldr	r3, [r7, #16]
 800a2bc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a2c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a2c2:	683b      	ldr	r3, [r7, #0]
 800a2c4:	695b      	ldr	r3, [r3, #20]
 800a2c6:	011b      	lsls	r3, r3, #4
 800a2c8:	693a      	ldr	r2, [r7, #16]
 800a2ca:	4313      	orrs	r3, r2
 800a2cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	699b      	ldr	r3, [r3, #24]
 800a2d2:	011b      	lsls	r3, r3, #4
 800a2d4:	693a      	ldr	r2, [r7, #16]
 800a2d6:	4313      	orrs	r3, r2
 800a2d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	693a      	ldr	r2, [r7, #16]
 800a2de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	68fa      	ldr	r2, [r7, #12]
 800a2e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a2e6:	683b      	ldr	r3, [r7, #0]
 800a2e8:	685a      	ldr	r2, [r3, #4]
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	697a      	ldr	r2, [r7, #20]
 800a2f2:	621a      	str	r2, [r3, #32]
}
 800a2f4:	bf00      	nop
 800a2f6:	371c      	adds	r7, #28
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fe:	4770      	bx	lr
 800a300:	fffeff8f 	.word	0xfffeff8f
 800a304:	40010000 	.word	0x40010000
 800a308:	40010400 	.word	0x40010400
 800a30c:	40014000 	.word	0x40014000
 800a310:	40014400 	.word	0x40014400
 800a314:	40014800 	.word	0x40014800

0800a318 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a318:	b480      	push	{r7}
 800a31a:	b087      	sub	sp, #28
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]
 800a320:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	6a1b      	ldr	r3, [r3, #32]
 800a326:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	6a1b      	ldr	r3, [r3, #32]
 800a32c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	685b      	ldr	r3, [r3, #4]
 800a338:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	69db      	ldr	r3, [r3, #28]
 800a33e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a340:	68fa      	ldr	r2, [r7, #12]
 800a342:	4b24      	ldr	r3, [pc, #144]	@ (800a3d4 <TIM_OC4_SetConfig+0xbc>)
 800a344:	4013      	ands	r3, r2
 800a346:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a34e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a350:	683b      	ldr	r3, [r7, #0]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	021b      	lsls	r3, r3, #8
 800a356:	68fa      	ldr	r2, [r7, #12]
 800a358:	4313      	orrs	r3, r2
 800a35a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a35c:	693b      	ldr	r3, [r7, #16]
 800a35e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a362:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a364:	683b      	ldr	r3, [r7, #0]
 800a366:	689b      	ldr	r3, [r3, #8]
 800a368:	031b      	lsls	r3, r3, #12
 800a36a:	693a      	ldr	r2, [r7, #16]
 800a36c:	4313      	orrs	r3, r2
 800a36e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	4a19      	ldr	r2, [pc, #100]	@ (800a3d8 <TIM_OC4_SetConfig+0xc0>)
 800a374:	4293      	cmp	r3, r2
 800a376:	d00f      	beq.n	800a398 <TIM_OC4_SetConfig+0x80>
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	4a18      	ldr	r2, [pc, #96]	@ (800a3dc <TIM_OC4_SetConfig+0xc4>)
 800a37c:	4293      	cmp	r3, r2
 800a37e:	d00b      	beq.n	800a398 <TIM_OC4_SetConfig+0x80>
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	4a17      	ldr	r2, [pc, #92]	@ (800a3e0 <TIM_OC4_SetConfig+0xc8>)
 800a384:	4293      	cmp	r3, r2
 800a386:	d007      	beq.n	800a398 <TIM_OC4_SetConfig+0x80>
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	4a16      	ldr	r2, [pc, #88]	@ (800a3e4 <TIM_OC4_SetConfig+0xcc>)
 800a38c:	4293      	cmp	r3, r2
 800a38e:	d003      	beq.n	800a398 <TIM_OC4_SetConfig+0x80>
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	4a15      	ldr	r2, [pc, #84]	@ (800a3e8 <TIM_OC4_SetConfig+0xd0>)
 800a394:	4293      	cmp	r3, r2
 800a396:	d109      	bne.n	800a3ac <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a398:	697b      	ldr	r3, [r7, #20]
 800a39a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a39e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a3a0:	683b      	ldr	r3, [r7, #0]
 800a3a2:	695b      	ldr	r3, [r3, #20]
 800a3a4:	019b      	lsls	r3, r3, #6
 800a3a6:	697a      	ldr	r2, [r7, #20]
 800a3a8:	4313      	orrs	r3, r2
 800a3aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	697a      	ldr	r2, [r7, #20]
 800a3b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	68fa      	ldr	r2, [r7, #12]
 800a3b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a3b8:	683b      	ldr	r3, [r7, #0]
 800a3ba:	685a      	ldr	r2, [r3, #4]
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	693a      	ldr	r2, [r7, #16]
 800a3c4:	621a      	str	r2, [r3, #32]
}
 800a3c6:	bf00      	nop
 800a3c8:	371c      	adds	r7, #28
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d0:	4770      	bx	lr
 800a3d2:	bf00      	nop
 800a3d4:	feff8fff 	.word	0xfeff8fff
 800a3d8:	40010000 	.word	0x40010000
 800a3dc:	40010400 	.word	0x40010400
 800a3e0:	40014000 	.word	0x40014000
 800a3e4:	40014400 	.word	0x40014400
 800a3e8:	40014800 	.word	0x40014800

0800a3ec <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a3ec:	b480      	push	{r7}
 800a3ee:	b087      	sub	sp, #28
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
 800a3f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	6a1b      	ldr	r3, [r3, #32]
 800a3fa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	6a1b      	ldr	r3, [r3, #32]
 800a400:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	685b      	ldr	r3, [r3, #4]
 800a40c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a414:	68fa      	ldr	r2, [r7, #12]
 800a416:	4b21      	ldr	r3, [pc, #132]	@ (800a49c <TIM_OC5_SetConfig+0xb0>)
 800a418:	4013      	ands	r3, r2
 800a41a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a41c:	683b      	ldr	r3, [r7, #0]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	68fa      	ldr	r2, [r7, #12]
 800a422:	4313      	orrs	r3, r2
 800a424:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a426:	693b      	ldr	r3, [r7, #16]
 800a428:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a42c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a42e:	683b      	ldr	r3, [r7, #0]
 800a430:	689b      	ldr	r3, [r3, #8]
 800a432:	041b      	lsls	r3, r3, #16
 800a434:	693a      	ldr	r2, [r7, #16]
 800a436:	4313      	orrs	r3, r2
 800a438:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	4a18      	ldr	r2, [pc, #96]	@ (800a4a0 <TIM_OC5_SetConfig+0xb4>)
 800a43e:	4293      	cmp	r3, r2
 800a440:	d00f      	beq.n	800a462 <TIM_OC5_SetConfig+0x76>
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	4a17      	ldr	r2, [pc, #92]	@ (800a4a4 <TIM_OC5_SetConfig+0xb8>)
 800a446:	4293      	cmp	r3, r2
 800a448:	d00b      	beq.n	800a462 <TIM_OC5_SetConfig+0x76>
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	4a16      	ldr	r2, [pc, #88]	@ (800a4a8 <TIM_OC5_SetConfig+0xbc>)
 800a44e:	4293      	cmp	r3, r2
 800a450:	d007      	beq.n	800a462 <TIM_OC5_SetConfig+0x76>
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	4a15      	ldr	r2, [pc, #84]	@ (800a4ac <TIM_OC5_SetConfig+0xc0>)
 800a456:	4293      	cmp	r3, r2
 800a458:	d003      	beq.n	800a462 <TIM_OC5_SetConfig+0x76>
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	4a14      	ldr	r2, [pc, #80]	@ (800a4b0 <TIM_OC5_SetConfig+0xc4>)
 800a45e:	4293      	cmp	r3, r2
 800a460:	d109      	bne.n	800a476 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a462:	697b      	ldr	r3, [r7, #20]
 800a464:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a468:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a46a:	683b      	ldr	r3, [r7, #0]
 800a46c:	695b      	ldr	r3, [r3, #20]
 800a46e:	021b      	lsls	r3, r3, #8
 800a470:	697a      	ldr	r2, [r7, #20]
 800a472:	4313      	orrs	r3, r2
 800a474:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	697a      	ldr	r2, [r7, #20]
 800a47a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	68fa      	ldr	r2, [r7, #12]
 800a480:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a482:	683b      	ldr	r3, [r7, #0]
 800a484:	685a      	ldr	r2, [r3, #4]
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	693a      	ldr	r2, [r7, #16]
 800a48e:	621a      	str	r2, [r3, #32]
}
 800a490:	bf00      	nop
 800a492:	371c      	adds	r7, #28
 800a494:	46bd      	mov	sp, r7
 800a496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a49a:	4770      	bx	lr
 800a49c:	fffeff8f 	.word	0xfffeff8f
 800a4a0:	40010000 	.word	0x40010000
 800a4a4:	40010400 	.word	0x40010400
 800a4a8:	40014000 	.word	0x40014000
 800a4ac:	40014400 	.word	0x40014400
 800a4b0:	40014800 	.word	0x40014800

0800a4b4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a4b4:	b480      	push	{r7}
 800a4b6:	b087      	sub	sp, #28
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	6078      	str	r0, [r7, #4]
 800a4bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	6a1b      	ldr	r3, [r3, #32]
 800a4c2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	6a1b      	ldr	r3, [r3, #32]
 800a4c8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	685b      	ldr	r3, [r3, #4]
 800a4d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a4dc:	68fa      	ldr	r2, [r7, #12]
 800a4de:	4b22      	ldr	r3, [pc, #136]	@ (800a568 <TIM_OC6_SetConfig+0xb4>)
 800a4e0:	4013      	ands	r3, r2
 800a4e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a4e4:	683b      	ldr	r3, [r7, #0]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	021b      	lsls	r3, r3, #8
 800a4ea:	68fa      	ldr	r2, [r7, #12]
 800a4ec:	4313      	orrs	r3, r2
 800a4ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a4f0:	693b      	ldr	r3, [r7, #16]
 800a4f2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a4f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a4f8:	683b      	ldr	r3, [r7, #0]
 800a4fa:	689b      	ldr	r3, [r3, #8]
 800a4fc:	051b      	lsls	r3, r3, #20
 800a4fe:	693a      	ldr	r2, [r7, #16]
 800a500:	4313      	orrs	r3, r2
 800a502:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	4a19      	ldr	r2, [pc, #100]	@ (800a56c <TIM_OC6_SetConfig+0xb8>)
 800a508:	4293      	cmp	r3, r2
 800a50a:	d00f      	beq.n	800a52c <TIM_OC6_SetConfig+0x78>
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	4a18      	ldr	r2, [pc, #96]	@ (800a570 <TIM_OC6_SetConfig+0xbc>)
 800a510:	4293      	cmp	r3, r2
 800a512:	d00b      	beq.n	800a52c <TIM_OC6_SetConfig+0x78>
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	4a17      	ldr	r2, [pc, #92]	@ (800a574 <TIM_OC6_SetConfig+0xc0>)
 800a518:	4293      	cmp	r3, r2
 800a51a:	d007      	beq.n	800a52c <TIM_OC6_SetConfig+0x78>
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	4a16      	ldr	r2, [pc, #88]	@ (800a578 <TIM_OC6_SetConfig+0xc4>)
 800a520:	4293      	cmp	r3, r2
 800a522:	d003      	beq.n	800a52c <TIM_OC6_SetConfig+0x78>
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	4a15      	ldr	r2, [pc, #84]	@ (800a57c <TIM_OC6_SetConfig+0xc8>)
 800a528:	4293      	cmp	r3, r2
 800a52a:	d109      	bne.n	800a540 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a52c:	697b      	ldr	r3, [r7, #20]
 800a52e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a532:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	695b      	ldr	r3, [r3, #20]
 800a538:	029b      	lsls	r3, r3, #10
 800a53a:	697a      	ldr	r2, [r7, #20]
 800a53c:	4313      	orrs	r3, r2
 800a53e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	697a      	ldr	r2, [r7, #20]
 800a544:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	68fa      	ldr	r2, [r7, #12]
 800a54a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a54c:	683b      	ldr	r3, [r7, #0]
 800a54e:	685a      	ldr	r2, [r3, #4]
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	693a      	ldr	r2, [r7, #16]
 800a558:	621a      	str	r2, [r3, #32]
}
 800a55a:	bf00      	nop
 800a55c:	371c      	adds	r7, #28
 800a55e:	46bd      	mov	sp, r7
 800a560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a564:	4770      	bx	lr
 800a566:	bf00      	nop
 800a568:	feff8fff 	.word	0xfeff8fff
 800a56c:	40010000 	.word	0x40010000
 800a570:	40010400 	.word	0x40010400
 800a574:	40014000 	.word	0x40014000
 800a578:	40014400 	.word	0x40014400
 800a57c:	40014800 	.word	0x40014800

0800a580 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a580:	b480      	push	{r7}
 800a582:	b087      	sub	sp, #28
 800a584:	af00      	add	r7, sp, #0
 800a586:	60f8      	str	r0, [r7, #12]
 800a588:	60b9      	str	r1, [r7, #8]
 800a58a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a58c:	68bb      	ldr	r3, [r7, #8]
 800a58e:	f003 031f 	and.w	r3, r3, #31
 800a592:	2201      	movs	r2, #1
 800a594:	fa02 f303 	lsl.w	r3, r2, r3
 800a598:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	6a1a      	ldr	r2, [r3, #32]
 800a59e:	697b      	ldr	r3, [r7, #20]
 800a5a0:	43db      	mvns	r3, r3
 800a5a2:	401a      	ands	r2, r3
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	6a1a      	ldr	r2, [r3, #32]
 800a5ac:	68bb      	ldr	r3, [r7, #8]
 800a5ae:	f003 031f 	and.w	r3, r3, #31
 800a5b2:	6879      	ldr	r1, [r7, #4]
 800a5b4:	fa01 f303 	lsl.w	r3, r1, r3
 800a5b8:	431a      	orrs	r2, r3
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	621a      	str	r2, [r3, #32]
}
 800a5be:	bf00      	nop
 800a5c0:	371c      	adds	r7, #28
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c8:	4770      	bx	lr
	...

0800a5cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a5cc:	b480      	push	{r7}
 800a5ce:	b085      	sub	sp, #20
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
 800a5d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a5dc:	2b01      	cmp	r3, #1
 800a5de:	d101      	bne.n	800a5e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a5e0:	2302      	movs	r3, #2
 800a5e2:	e06d      	b.n	800a6c0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	2201      	movs	r2, #1
 800a5e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	2202      	movs	r2, #2
 800a5f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	685b      	ldr	r3, [r3, #4]
 800a5fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	689b      	ldr	r3, [r3, #8]
 800a602:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	4a30      	ldr	r2, [pc, #192]	@ (800a6cc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a60a:	4293      	cmp	r3, r2
 800a60c:	d004      	beq.n	800a618 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	4a2f      	ldr	r2, [pc, #188]	@ (800a6d0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a614:	4293      	cmp	r3, r2
 800a616:	d108      	bne.n	800a62a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a61e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	685b      	ldr	r3, [r3, #4]
 800a624:	68fa      	ldr	r2, [r7, #12]
 800a626:	4313      	orrs	r3, r2
 800a628:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a630:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a632:	683b      	ldr	r3, [r7, #0]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	68fa      	ldr	r2, [r7, #12]
 800a638:	4313      	orrs	r3, r2
 800a63a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	68fa      	ldr	r2, [r7, #12]
 800a642:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	4a20      	ldr	r2, [pc, #128]	@ (800a6cc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a64a:	4293      	cmp	r3, r2
 800a64c:	d022      	beq.n	800a694 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a656:	d01d      	beq.n	800a694 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	4a1d      	ldr	r2, [pc, #116]	@ (800a6d4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a65e:	4293      	cmp	r3, r2
 800a660:	d018      	beq.n	800a694 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	4a1c      	ldr	r2, [pc, #112]	@ (800a6d8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a668:	4293      	cmp	r3, r2
 800a66a:	d013      	beq.n	800a694 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	4a1a      	ldr	r2, [pc, #104]	@ (800a6dc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a672:	4293      	cmp	r3, r2
 800a674:	d00e      	beq.n	800a694 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	4a15      	ldr	r2, [pc, #84]	@ (800a6d0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a67c:	4293      	cmp	r3, r2
 800a67e:	d009      	beq.n	800a694 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	4a16      	ldr	r2, [pc, #88]	@ (800a6e0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a686:	4293      	cmp	r3, r2
 800a688:	d004      	beq.n	800a694 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	4a15      	ldr	r2, [pc, #84]	@ (800a6e4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a690:	4293      	cmp	r3, r2
 800a692:	d10c      	bne.n	800a6ae <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a694:	68bb      	ldr	r3, [r7, #8]
 800a696:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a69a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a69c:	683b      	ldr	r3, [r7, #0]
 800a69e:	689b      	ldr	r3, [r3, #8]
 800a6a0:	68ba      	ldr	r2, [r7, #8]
 800a6a2:	4313      	orrs	r3, r2
 800a6a4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	68ba      	ldr	r2, [r7, #8]
 800a6ac:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	2201      	movs	r2, #1
 800a6b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a6be:	2300      	movs	r3, #0
}
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	3714      	adds	r7, #20
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ca:	4770      	bx	lr
 800a6cc:	40010000 	.word	0x40010000
 800a6d0:	40010400 	.word	0x40010400
 800a6d4:	40000400 	.word	0x40000400
 800a6d8:	40000800 	.word	0x40000800
 800a6dc:	40000c00 	.word	0x40000c00
 800a6e0:	40001800 	.word	0x40001800
 800a6e4:	40014000 	.word	0x40014000

0800a6e8 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800a6e8:	b084      	sub	sp, #16
 800a6ea:	b480      	push	{r7}
 800a6ec:	b085      	sub	sp, #20
 800a6ee:	af00      	add	r7, sp, #0
 800a6f0:	6078      	str	r0, [r7, #4]
 800a6f2:	f107 001c 	add.w	r0, r7, #28
 800a6f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 800a6fe:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 800a700:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 800a702:	431a      	orrs	r2, r3
             Init.BusWide             | \
 800a704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 800a706:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 800a708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 800a70a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800a70c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 800a70e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 800a710:	68fa      	ldr	r2, [r7, #12]
 800a712:	4313      	orrs	r3, r2
 800a714:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	685a      	ldr	r2, [r3, #4]
 800a71a:	4b07      	ldr	r3, [pc, #28]	@ (800a738 <SDMMC_Init+0x50>)
 800a71c:	4013      	ands	r3, r2
 800a71e:	68fa      	ldr	r2, [r7, #12]
 800a720:	431a      	orrs	r2, r3
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a726:	2300      	movs	r3, #0
}
 800a728:	4618      	mov	r0, r3
 800a72a:	3714      	adds	r7, #20
 800a72c:	46bd      	mov	sp, r7
 800a72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a732:	b004      	add	sp, #16
 800a734:	4770      	bx	lr
 800a736:	bf00      	nop
 800a738:	ffc02c00 	.word	0xffc02c00

0800a73c <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 800a73c:	b480      	push	{r7}
 800a73e:	b083      	sub	sp, #12
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800a74a:	4618      	mov	r0, r3
 800a74c:	370c      	adds	r7, #12
 800a74e:	46bd      	mov	sp, r7
 800a750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a754:	4770      	bx	lr

0800a756 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 800a756:	b480      	push	{r7}
 800a758:	b083      	sub	sp, #12
 800a75a:	af00      	add	r7, sp, #0
 800a75c:	6078      	str	r0, [r7, #4]
 800a75e:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 800a760:	683b      	ldr	r3, [r7, #0]
 800a762:	681a      	ldr	r2, [r3, #0]
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800a76a:	2300      	movs	r3, #0
}
 800a76c:	4618      	mov	r0, r3
 800a76e:	370c      	adds	r7, #12
 800a770:	46bd      	mov	sp, r7
 800a772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a776:	4770      	bx	lr

0800a778 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800a778:	b480      	push	{r7}
 800a77a:	b083      	sub	sp, #12
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	f043 0203 	orr.w	r2, r3, #3
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800a78c:	2300      	movs	r3, #0
}
 800a78e:	4618      	mov	r0, r3
 800a790:	370c      	adds	r7, #12
 800a792:	46bd      	mov	sp, r7
 800a794:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a798:	4770      	bx	lr

0800a79a <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 800a79a:	b480      	push	{r7}
 800a79c:	b083      	sub	sp, #12
 800a79e:	af00      	add	r7, sp, #0
 800a7a0:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	f003 0303 	and.w	r3, r3, #3
}
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	370c      	adds	r7, #12
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b4:	4770      	bx	lr
	...

0800a7b8 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 800a7b8:	b480      	push	{r7}
 800a7ba:	b085      	sub	sp, #20
 800a7bc:	af00      	add	r7, sp, #0
 800a7be:	6078      	str	r0, [r7, #4]
 800a7c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800a7c6:	683b      	ldr	r3, [r7, #0]
 800a7c8:	681a      	ldr	r2, [r3, #0]
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 800a7d2:	683b      	ldr	r3, [r7, #0]
 800a7d4:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800a7d6:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 800a7dc:	431a      	orrs	r2, r3
                       Command->CPSM);
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 800a7e2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800a7e4:	68fa      	ldr	r2, [r7, #12]
 800a7e6:	4313      	orrs	r3, r2
 800a7e8:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	68da      	ldr	r2, [r3, #12]
 800a7ee:	4b06      	ldr	r3, [pc, #24]	@ (800a808 <SDMMC_SendCommand+0x50>)
 800a7f0:	4013      	ands	r3, r2
 800a7f2:	68fa      	ldr	r2, [r7, #12]
 800a7f4:	431a      	orrs	r2, r3
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a7fa:	2300      	movs	r3, #0
}
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	3714      	adds	r7, #20
 800a800:	46bd      	mov	sp, r7
 800a802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a806:	4770      	bx	lr
 800a808:	fffee0c0 	.word	0xfffee0c0

0800a80c <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 800a80c:	b480      	push	{r7}
 800a80e:	b083      	sub	sp, #12
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	691b      	ldr	r3, [r3, #16]
 800a818:	b2db      	uxtb	r3, r3
}
 800a81a:	4618      	mov	r0, r3
 800a81c:	370c      	adds	r7, #12
 800a81e:	46bd      	mov	sp, r7
 800a820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a824:	4770      	bx	lr

0800a826 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800a826:	b480      	push	{r7}
 800a828:	b085      	sub	sp, #20
 800a82a:	af00      	add	r7, sp, #0
 800a82c:	6078      	str	r0, [r7, #4]
 800a82e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	3314      	adds	r3, #20
 800a834:	461a      	mov	r2, r3
 800a836:	683b      	ldr	r3, [r7, #0]
 800a838:	4413      	add	r3, r2
 800a83a:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	681b      	ldr	r3, [r3, #0]
}
 800a840:	4618      	mov	r0, r3
 800a842:	3714      	adds	r7, #20
 800a844:	46bd      	mov	sp, r7
 800a846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84a:	4770      	bx	lr

0800a84c <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 800a84c:	b480      	push	{r7}
 800a84e:	b085      	sub	sp, #20
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]
 800a854:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a856:	2300      	movs	r3, #0
 800a858:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	681a      	ldr	r2, [r3, #0]
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	685a      	ldr	r2, [r3, #4]
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800a86a:	683b      	ldr	r3, [r7, #0]
 800a86c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800a872:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 800a874:	683b      	ldr	r3, [r7, #0]
 800a876:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 800a878:	431a      	orrs	r2, r3
                       Data->DPSM);
 800a87a:	683b      	ldr	r3, [r7, #0]
 800a87c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 800a87e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800a880:	68fa      	ldr	r2, [r7, #12]
 800a882:	4313      	orrs	r3, r2
 800a884:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a88a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	431a      	orrs	r2, r3
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800a896:	2300      	movs	r3, #0

}
 800a898:	4618      	mov	r0, r3
 800a89a:	3714      	adds	r7, #20
 800a89c:	46bd      	mov	sp, r7
 800a89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a2:	4770      	bx	lr

0800a8a4 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800a8a4:	b580      	push	{r7, lr}
 800a8a6:	b088      	sub	sp, #32
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	6078      	str	r0, [r7, #4]
 800a8ac:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800a8b2:	2310      	movs	r3, #16
 800a8b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a8b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a8ba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a8bc:	2300      	movs	r3, #0
 800a8be:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a8c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a8c4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a8c6:	f107 0308 	add.w	r3, r7, #8
 800a8ca:	4619      	mov	r1, r3
 800a8cc:	6878      	ldr	r0, [r7, #4]
 800a8ce:	f7ff ff73 	bl	800a7b8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800a8d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a8d6:	2110      	movs	r1, #16
 800a8d8:	6878      	ldr	r0, [r7, #4]
 800a8da:	f000 fa5f 	bl	800ad9c <SDMMC_GetCmdResp1>
 800a8de:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a8e0:	69fb      	ldr	r3, [r7, #28]
}
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	3720      	adds	r7, #32
 800a8e6:	46bd      	mov	sp, r7
 800a8e8:	bd80      	pop	{r7, pc}

0800a8ea <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800a8ea:	b580      	push	{r7, lr}
 800a8ec:	b088      	sub	sp, #32
 800a8ee:	af00      	add	r7, sp, #0
 800a8f0:	6078      	str	r0, [r7, #4]
 800a8f2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a8f4:	683b      	ldr	r3, [r7, #0]
 800a8f6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800a8f8:	2311      	movs	r3, #17
 800a8fa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a8fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a900:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a902:	2300      	movs	r3, #0
 800a904:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a906:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a90a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a90c:	f107 0308 	add.w	r3, r7, #8
 800a910:	4619      	mov	r1, r3
 800a912:	6878      	ldr	r0, [r7, #4]
 800a914:	f7ff ff50 	bl	800a7b8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800a918:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a91c:	2111      	movs	r1, #17
 800a91e:	6878      	ldr	r0, [r7, #4]
 800a920:	f000 fa3c 	bl	800ad9c <SDMMC_GetCmdResp1>
 800a924:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a926:	69fb      	ldr	r3, [r7, #28]
}
 800a928:	4618      	mov	r0, r3
 800a92a:	3720      	adds	r7, #32
 800a92c:	46bd      	mov	sp, r7
 800a92e:	bd80      	pop	{r7, pc}

0800a930 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800a930:	b580      	push	{r7, lr}
 800a932:	b088      	sub	sp, #32
 800a934:	af00      	add	r7, sp, #0
 800a936:	6078      	str	r0, [r7, #4]
 800a938:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800a93e:	2312      	movs	r3, #18
 800a940:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a942:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a946:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a948:	2300      	movs	r3, #0
 800a94a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a94c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a950:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a952:	f107 0308 	add.w	r3, r7, #8
 800a956:	4619      	mov	r1, r3
 800a958:	6878      	ldr	r0, [r7, #4]
 800a95a:	f7ff ff2d 	bl	800a7b8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800a95e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a962:	2112      	movs	r1, #18
 800a964:	6878      	ldr	r0, [r7, #4]
 800a966:	f000 fa19 	bl	800ad9c <SDMMC_GetCmdResp1>
 800a96a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a96c:	69fb      	ldr	r3, [r7, #28]
}
 800a96e:	4618      	mov	r0, r3
 800a970:	3720      	adds	r7, #32
 800a972:	46bd      	mov	sp, r7
 800a974:	bd80      	pop	{r7, pc}

0800a976 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800a976:	b580      	push	{r7, lr}
 800a978:	b088      	sub	sp, #32
 800a97a:	af00      	add	r7, sp, #0
 800a97c:	6078      	str	r0, [r7, #4]
 800a97e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a980:	683b      	ldr	r3, [r7, #0]
 800a982:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800a984:	2318      	movs	r3, #24
 800a986:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a988:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a98c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a98e:	2300      	movs	r3, #0
 800a990:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a992:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a996:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a998:	f107 0308 	add.w	r3, r7, #8
 800a99c:	4619      	mov	r1, r3
 800a99e:	6878      	ldr	r0, [r7, #4]
 800a9a0:	f7ff ff0a 	bl	800a7b8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800a9a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a9a8:	2118      	movs	r1, #24
 800a9aa:	6878      	ldr	r0, [r7, #4]
 800a9ac:	f000 f9f6 	bl	800ad9c <SDMMC_GetCmdResp1>
 800a9b0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a9b2:	69fb      	ldr	r3, [r7, #28]
}
 800a9b4:	4618      	mov	r0, r3
 800a9b6:	3720      	adds	r7, #32
 800a9b8:	46bd      	mov	sp, r7
 800a9ba:	bd80      	pop	{r7, pc}

0800a9bc <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800a9bc:	b580      	push	{r7, lr}
 800a9be:	b088      	sub	sp, #32
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	6078      	str	r0, [r7, #4]
 800a9c4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a9c6:	683b      	ldr	r3, [r7, #0]
 800a9c8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800a9ca:	2319      	movs	r3, #25
 800a9cc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a9ce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a9d2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a9d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a9dc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a9de:	f107 0308 	add.w	r3, r7, #8
 800a9e2:	4619      	mov	r1, r3
 800a9e4:	6878      	ldr	r0, [r7, #4]
 800a9e6:	f7ff fee7 	bl	800a7b8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800a9ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a9ee:	2119      	movs	r1, #25
 800a9f0:	6878      	ldr	r0, [r7, #4]
 800a9f2:	f000 f9d3 	bl	800ad9c <SDMMC_GetCmdResp1>
 800a9f6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a9f8:	69fb      	ldr	r3, [r7, #28]
}
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	3720      	adds	r7, #32
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	bd80      	pop	{r7, pc}
	...

0800aa04 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800aa04:	b580      	push	{r7, lr}
 800aa06:	b088      	sub	sp, #32
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800aa10:	230c      	movs	r3, #12
 800aa12:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800aa14:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800aa18:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800aa1e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800aa22:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	68db      	ldr	r3, [r3, #12]
 800aa28:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	68db      	ldr	r3, [r3, #12]
 800aa34:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800aa3c:	f107 0308 	add.w	r3, r7, #8
 800aa40:	4619      	mov	r1, r3
 800aa42:	6878      	ldr	r0, [r7, #4]
 800aa44:	f7ff feb8 	bl	800a7b8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800aa48:	4a0b      	ldr	r2, [pc, #44]	@ (800aa78 <SDMMC_CmdStopTransfer+0x74>)
 800aa4a:	210c      	movs	r1, #12
 800aa4c:	6878      	ldr	r0, [r7, #4]
 800aa4e:	f000 f9a5 	bl	800ad9c <SDMMC_GetCmdResp1>
 800aa52:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	68db      	ldr	r3, [r3, #12]
 800aa58:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800aa60:	69fb      	ldr	r3, [r7, #28]
 800aa62:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aa66:	d101      	bne.n	800aa6c <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 800aa68:	2300      	movs	r3, #0
 800aa6a:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 800aa6c:	69fb      	ldr	r3, [r7, #28]
}
 800aa6e:	4618      	mov	r0, r3
 800aa70:	3720      	adds	r7, #32
 800aa72:	46bd      	mov	sp, r7
 800aa74:	bd80      	pop	{r7, pc}
 800aa76:	bf00      	nop
 800aa78:	05f5e100 	.word	0x05f5e100

0800aa7c <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b088      	sub	sp, #32
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
 800aa84:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800aa8a:	2307      	movs	r3, #7
 800aa8c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800aa8e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800aa92:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800aa94:	2300      	movs	r3, #0
 800aa96:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800aa98:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800aa9c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800aa9e:	f107 0308 	add.w	r3, r7, #8
 800aaa2:	4619      	mov	r1, r3
 800aaa4:	6878      	ldr	r0, [r7, #4]
 800aaa6:	f7ff fe87 	bl	800a7b8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800aaaa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aaae:	2107      	movs	r1, #7
 800aab0:	6878      	ldr	r0, [r7, #4]
 800aab2:	f000 f973 	bl	800ad9c <SDMMC_GetCmdResp1>
 800aab6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aab8:	69fb      	ldr	r3, [r7, #28]
}
 800aaba:	4618      	mov	r0, r3
 800aabc:	3720      	adds	r7, #32
 800aabe:	46bd      	mov	sp, r7
 800aac0:	bd80      	pop	{r7, pc}

0800aac2 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800aac2:	b580      	push	{r7, lr}
 800aac4:	b088      	sub	sp, #32
 800aac6:	af00      	add	r7, sp, #0
 800aac8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800aaca:	2300      	movs	r3, #0
 800aacc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800aace:	2300      	movs	r3, #0
 800aad0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800aad2:	2300      	movs	r3, #0
 800aad4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800aad6:	2300      	movs	r3, #0
 800aad8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800aada:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800aade:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800aae0:	f107 0308 	add.w	r3, r7, #8
 800aae4:	4619      	mov	r1, r3
 800aae6:	6878      	ldr	r0, [r7, #4]
 800aae8:	f7ff fe66 	bl	800a7b8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800aaec:	6878      	ldr	r0, [r7, #4]
 800aaee:	f000 fb97 	bl	800b220 <SDMMC_GetCmdError>
 800aaf2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aaf4:	69fb      	ldr	r3, [r7, #28]
}
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	3720      	adds	r7, #32
 800aafa:	46bd      	mov	sp, r7
 800aafc:	bd80      	pop	{r7, pc}

0800aafe <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800aafe:	b580      	push	{r7, lr}
 800ab00:	b088      	sub	sp, #32
 800ab02:	af00      	add	r7, sp, #0
 800ab04:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800ab06:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800ab0a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800ab0c:	2308      	movs	r3, #8
 800ab0e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ab10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ab14:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ab16:	2300      	movs	r3, #0
 800ab18:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ab1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ab1e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ab20:	f107 0308 	add.w	r3, r7, #8
 800ab24:	4619      	mov	r1, r3
 800ab26:	6878      	ldr	r0, [r7, #4]
 800ab28:	f7ff fe46 	bl	800a7b8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800ab2c:	6878      	ldr	r0, [r7, #4]
 800ab2e:	f000 fb29 	bl	800b184 <SDMMC_GetCmdResp7>
 800ab32:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ab34:	69fb      	ldr	r3, [r7, #28]
}
 800ab36:	4618      	mov	r0, r3
 800ab38:	3720      	adds	r7, #32
 800ab3a:	46bd      	mov	sp, r7
 800ab3c:	bd80      	pop	{r7, pc}

0800ab3e <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800ab3e:	b580      	push	{r7, lr}
 800ab40:	b088      	sub	sp, #32
 800ab42:	af00      	add	r7, sp, #0
 800ab44:	6078      	str	r0, [r7, #4]
 800ab46:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800ab48:	683b      	ldr	r3, [r7, #0]
 800ab4a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800ab4c:	2337      	movs	r3, #55	@ 0x37
 800ab4e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ab50:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ab54:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ab56:	2300      	movs	r3, #0
 800ab58:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ab5a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ab5e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ab60:	f107 0308 	add.w	r3, r7, #8
 800ab64:	4619      	mov	r1, r3
 800ab66:	6878      	ldr	r0, [r7, #4]
 800ab68:	f7ff fe26 	bl	800a7b8 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800ab6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ab70:	2137      	movs	r1, #55	@ 0x37
 800ab72:	6878      	ldr	r0, [r7, #4]
 800ab74:	f000 f912 	bl	800ad9c <SDMMC_GetCmdResp1>
 800ab78:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ab7a:	69fb      	ldr	r3, [r7, #28]
}
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	3720      	adds	r7, #32
 800ab80:	46bd      	mov	sp, r7
 800ab82:	bd80      	pop	{r7, pc}

0800ab84 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b088      	sub	sp, #32
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
 800ab8c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800ab8e:	683b      	ldr	r3, [r7, #0]
 800ab90:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800ab92:	2329      	movs	r3, #41	@ 0x29
 800ab94:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ab96:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ab9a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800aba0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800aba4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800aba6:	f107 0308 	add.w	r3, r7, #8
 800abaa:	4619      	mov	r1, r3
 800abac:	6878      	ldr	r0, [r7, #4]
 800abae:	f7ff fe03 	bl	800a7b8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800abb2:	6878      	ldr	r0, [r7, #4]
 800abb4:	f000 fa2e 	bl	800b014 <SDMMC_GetCmdResp3>
 800abb8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800abba:	69fb      	ldr	r3, [r7, #28]
}
 800abbc:	4618      	mov	r0, r3
 800abbe:	3720      	adds	r7, #32
 800abc0:	46bd      	mov	sp, r7
 800abc2:	bd80      	pop	{r7, pc}

0800abc4 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b088      	sub	sp, #32
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
 800abcc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800abce:	683b      	ldr	r3, [r7, #0]
 800abd0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800abd2:	2306      	movs	r3, #6
 800abd4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800abd6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800abda:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800abdc:	2300      	movs	r3, #0
 800abde:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800abe0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800abe4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800abe6:	f107 0308 	add.w	r3, r7, #8
 800abea:	4619      	mov	r1, r3
 800abec:	6878      	ldr	r0, [r7, #4]
 800abee:	f7ff fde3 	bl	800a7b8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800abf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800abf6:	2106      	movs	r1, #6
 800abf8:	6878      	ldr	r0, [r7, #4]
 800abfa:	f000 f8cf 	bl	800ad9c <SDMMC_GetCmdResp1>
 800abfe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac00:	69fb      	ldr	r3, [r7, #28]
}
 800ac02:	4618      	mov	r0, r3
 800ac04:	3720      	adds	r7, #32
 800ac06:	46bd      	mov	sp, r7
 800ac08:	bd80      	pop	{r7, pc}

0800ac0a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800ac0a:	b580      	push	{r7, lr}
 800ac0c:	b088      	sub	sp, #32
 800ac0e:	af00      	add	r7, sp, #0
 800ac10:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800ac12:	2300      	movs	r3, #0
 800ac14:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800ac16:	2333      	movs	r3, #51	@ 0x33
 800ac18:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ac1a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ac1e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ac20:	2300      	movs	r3, #0
 800ac22:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ac24:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ac28:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ac2a:	f107 0308 	add.w	r3, r7, #8
 800ac2e:	4619      	mov	r1, r3
 800ac30:	6878      	ldr	r0, [r7, #4]
 800ac32:	f7ff fdc1 	bl	800a7b8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800ac36:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ac3a:	2133      	movs	r1, #51	@ 0x33
 800ac3c:	6878      	ldr	r0, [r7, #4]
 800ac3e:	f000 f8ad 	bl	800ad9c <SDMMC_GetCmdResp1>
 800ac42:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac44:	69fb      	ldr	r3, [r7, #28]
}
 800ac46:	4618      	mov	r0, r3
 800ac48:	3720      	adds	r7, #32
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	bd80      	pop	{r7, pc}

0800ac4e <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800ac4e:	b580      	push	{r7, lr}
 800ac50:	b088      	sub	sp, #32
 800ac52:	af00      	add	r7, sp, #0
 800ac54:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800ac56:	2300      	movs	r3, #0
 800ac58:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800ac5a:	2302      	movs	r3, #2
 800ac5c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800ac5e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800ac62:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ac64:	2300      	movs	r3, #0
 800ac66:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ac68:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ac6c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ac6e:	f107 0308 	add.w	r3, r7, #8
 800ac72:	4619      	mov	r1, r3
 800ac74:	6878      	ldr	r0, [r7, #4]
 800ac76:	f7ff fd9f 	bl	800a7b8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800ac7a:	6878      	ldr	r0, [r7, #4]
 800ac7c:	f000 f980 	bl	800af80 <SDMMC_GetCmdResp2>
 800ac80:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac82:	69fb      	ldr	r3, [r7, #28]
}
 800ac84:	4618      	mov	r0, r3
 800ac86:	3720      	adds	r7, #32
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	bd80      	pop	{r7, pc}

0800ac8c <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800ac8c:	b580      	push	{r7, lr}
 800ac8e:	b088      	sub	sp, #32
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	6078      	str	r0, [r7, #4]
 800ac94:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800ac96:	683b      	ldr	r3, [r7, #0]
 800ac98:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800ac9a:	2309      	movs	r3, #9
 800ac9c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800ac9e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800aca2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800aca4:	2300      	movs	r3, #0
 800aca6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800aca8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800acac:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800acae:	f107 0308 	add.w	r3, r7, #8
 800acb2:	4619      	mov	r1, r3
 800acb4:	6878      	ldr	r0, [r7, #4]
 800acb6:	f7ff fd7f 	bl	800a7b8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800acba:	6878      	ldr	r0, [r7, #4]
 800acbc:	f000 f960 	bl	800af80 <SDMMC_GetCmdResp2>
 800acc0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800acc2:	69fb      	ldr	r3, [r7, #28]
}
 800acc4:	4618      	mov	r0, r3
 800acc6:	3720      	adds	r7, #32
 800acc8:	46bd      	mov	sp, r7
 800acca:	bd80      	pop	{r7, pc}

0800accc <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800accc:	b580      	push	{r7, lr}
 800acce:	b088      	sub	sp, #32
 800acd0:	af00      	add	r7, sp, #0
 800acd2:	6078      	str	r0, [r7, #4]
 800acd4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800acd6:	2300      	movs	r3, #0
 800acd8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800acda:	2303      	movs	r3, #3
 800acdc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800acde:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ace2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ace4:	2300      	movs	r3, #0
 800ace6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ace8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800acec:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800acee:	f107 0308 	add.w	r3, r7, #8
 800acf2:	4619      	mov	r1, r3
 800acf4:	6878      	ldr	r0, [r7, #4]
 800acf6:	f7ff fd5f 	bl	800a7b8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800acfa:	683a      	ldr	r2, [r7, #0]
 800acfc:	2103      	movs	r1, #3
 800acfe:	6878      	ldr	r0, [r7, #4]
 800ad00:	f000 f9c8 	bl	800b094 <SDMMC_GetCmdResp6>
 800ad04:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ad06:	69fb      	ldr	r3, [r7, #28]
}
 800ad08:	4618      	mov	r0, r3
 800ad0a:	3720      	adds	r7, #32
 800ad0c:	46bd      	mov	sp, r7
 800ad0e:	bd80      	pop	{r7, pc}

0800ad10 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800ad10:	b580      	push	{r7, lr}
 800ad12:	b088      	sub	sp, #32
 800ad14:	af00      	add	r7, sp, #0
 800ad16:	6078      	str	r0, [r7, #4]
 800ad18:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800ad1a:	683b      	ldr	r3, [r7, #0]
 800ad1c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800ad1e:	230d      	movs	r3, #13
 800ad20:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ad22:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ad26:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ad28:	2300      	movs	r3, #0
 800ad2a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ad2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ad30:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ad32:	f107 0308 	add.w	r3, r7, #8
 800ad36:	4619      	mov	r1, r3
 800ad38:	6878      	ldr	r0, [r7, #4]
 800ad3a:	f7ff fd3d 	bl	800a7b8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800ad3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ad42:	210d      	movs	r1, #13
 800ad44:	6878      	ldr	r0, [r7, #4]
 800ad46:	f000 f829 	bl	800ad9c <SDMMC_GetCmdResp1>
 800ad4a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ad4c:	69fb      	ldr	r3, [r7, #28]
}
 800ad4e:	4618      	mov	r0, r3
 800ad50:	3720      	adds	r7, #32
 800ad52:	46bd      	mov	sp, r7
 800ad54:	bd80      	pop	{r7, pc}

0800ad56 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 800ad56:	b580      	push	{r7, lr}
 800ad58:	b088      	sub	sp, #32
 800ad5a:	af00      	add	r7, sp, #0
 800ad5c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800ad5e:	2300      	movs	r3, #0
 800ad60:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800ad62:	230d      	movs	r3, #13
 800ad64:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ad66:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ad6a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ad70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ad74:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ad76:	f107 0308 	add.w	r3, r7, #8
 800ad7a:	4619      	mov	r1, r3
 800ad7c:	6878      	ldr	r0, [r7, #4]
 800ad7e:	f7ff fd1b 	bl	800a7b8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800ad82:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ad86:	210d      	movs	r1, #13
 800ad88:	6878      	ldr	r0, [r7, #4]
 800ad8a:	f000 f807 	bl	800ad9c <SDMMC_GetCmdResp1>
 800ad8e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ad90:	69fb      	ldr	r3, [r7, #28]
}
 800ad92:	4618      	mov	r0, r3
 800ad94:	3720      	adds	r7, #32
 800ad96:	46bd      	mov	sp, r7
 800ad98:	bd80      	pop	{r7, pc}
	...

0800ad9c <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b088      	sub	sp, #32
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	60f8      	str	r0, [r7, #12]
 800ada4:	460b      	mov	r3, r1
 800ada6:	607a      	str	r2, [r7, #4]
 800ada8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800adaa:	4b70      	ldr	r3, [pc, #448]	@ (800af6c <SDMMC_GetCmdResp1+0x1d0>)
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	4a70      	ldr	r2, [pc, #448]	@ (800af70 <SDMMC_GetCmdResp1+0x1d4>)
 800adb0:	fba2 2303 	umull	r2, r3, r2, r3
 800adb4:	0a5a      	lsrs	r2, r3, #9
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	fb02 f303 	mul.w	r3, r2, r3
 800adbc:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800adbe:	69fb      	ldr	r3, [r7, #28]
 800adc0:	1e5a      	subs	r2, r3, #1
 800adc2:	61fa      	str	r2, [r7, #28]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d102      	bne.n	800adce <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800adc8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800adcc:	e0c9      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800add2:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800add4:	69ba      	ldr	r2, [r7, #24]
 800add6:	4b67      	ldr	r3, [pc, #412]	@ (800af74 <SDMMC_GetCmdResp1+0x1d8>)
 800add8:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800adda:	2b00      	cmp	r3, #0
 800addc:	d0ef      	beq.n	800adbe <SDMMC_GetCmdResp1+0x22>
 800adde:	69bb      	ldr	r3, [r7, #24]
 800ade0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d1ea      	bne.n	800adbe <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800adec:	f003 0304 	and.w	r3, r3, #4
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d004      	beq.n	800adfe <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	2204      	movs	r2, #4
 800adf8:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800adfa:	2304      	movs	r3, #4
 800adfc:	e0b1      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae02:	f003 0301 	and.w	r3, r3, #1
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d004      	beq.n	800ae14 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	2201      	movs	r2, #1
 800ae0e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ae10:	2301      	movs	r3, #1
 800ae12:	e0a6      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	4a58      	ldr	r2, [pc, #352]	@ (800af78 <SDMMC_GetCmdResp1+0x1dc>)
 800ae18:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800ae1a:	68f8      	ldr	r0, [r7, #12]
 800ae1c:	f7ff fcf6 	bl	800a80c <SDMMC_GetCommandResponse>
 800ae20:	4603      	mov	r3, r0
 800ae22:	461a      	mov	r2, r3
 800ae24:	7afb      	ldrb	r3, [r7, #11]
 800ae26:	4293      	cmp	r3, r2
 800ae28:	d001      	beq.n	800ae2e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ae2a:	2301      	movs	r3, #1
 800ae2c:	e099      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800ae2e:	2100      	movs	r1, #0
 800ae30:	68f8      	ldr	r0, [r7, #12]
 800ae32:	f7ff fcf8 	bl	800a826 <SDMMC_GetResponse>
 800ae36:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800ae38:	697a      	ldr	r2, [r7, #20]
 800ae3a:	4b50      	ldr	r3, [pc, #320]	@ (800af7c <SDMMC_GetCmdResp1+0x1e0>)
 800ae3c:	4013      	ands	r3, r2
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d101      	bne.n	800ae46 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800ae42:	2300      	movs	r3, #0
 800ae44:	e08d      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800ae46:	697b      	ldr	r3, [r7, #20]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	da02      	bge.n	800ae52 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800ae4c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ae50:	e087      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800ae52:	697b      	ldr	r3, [r7, #20]
 800ae54:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d001      	beq.n	800ae60 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800ae5c:	2340      	movs	r3, #64	@ 0x40
 800ae5e:	e080      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800ae60:	697b      	ldr	r3, [r7, #20]
 800ae62:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d001      	beq.n	800ae6e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800ae6a:	2380      	movs	r3, #128	@ 0x80
 800ae6c:	e079      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800ae6e:	697b      	ldr	r3, [r7, #20]
 800ae70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d002      	beq.n	800ae7e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800ae78:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ae7c:	e071      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800ae7e:	697b      	ldr	r3, [r7, #20]
 800ae80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d002      	beq.n	800ae8e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800ae88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ae8c:	e069      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800ae8e:	697b      	ldr	r3, [r7, #20]
 800ae90:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d002      	beq.n	800ae9e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800ae98:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ae9c:	e061      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800ae9e:	697b      	ldr	r3, [r7, #20]
 800aea0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d002      	beq.n	800aeae <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800aea8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800aeac:	e059      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800aeae:	697b      	ldr	r3, [r7, #20]
 800aeb0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d002      	beq.n	800aebe <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800aeb8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800aebc:	e051      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800aebe:	697b      	ldr	r3, [r7, #20]
 800aec0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d002      	beq.n	800aece <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800aec8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800aecc:	e049      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800aece:	697b      	ldr	r3, [r7, #20]
 800aed0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d002      	beq.n	800aede <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800aed8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800aedc:	e041      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800aede:	697b      	ldr	r3, [r7, #20]
 800aee0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d002      	beq.n	800aeee <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800aee8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aeec:	e039      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800aeee:	697b      	ldr	r3, [r7, #20]
 800aef0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d002      	beq.n	800aefe <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800aef8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800aefc:	e031      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800aefe:	697b      	ldr	r3, [r7, #20]
 800af00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800af04:	2b00      	cmp	r3, #0
 800af06:	d002      	beq.n	800af0e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800af08:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800af0c:	e029      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800af0e:	697b      	ldr	r3, [r7, #20]
 800af10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800af14:	2b00      	cmp	r3, #0
 800af16:	d002      	beq.n	800af1e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800af18:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800af1c:	e021      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800af1e:	697b      	ldr	r3, [r7, #20]
 800af20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800af24:	2b00      	cmp	r3, #0
 800af26:	d002      	beq.n	800af2e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800af28:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800af2c:	e019      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800af2e:	697b      	ldr	r3, [r7, #20]
 800af30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800af34:	2b00      	cmp	r3, #0
 800af36:	d002      	beq.n	800af3e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800af38:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800af3c:	e011      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800af3e:	697b      	ldr	r3, [r7, #20]
 800af40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800af44:	2b00      	cmp	r3, #0
 800af46:	d002      	beq.n	800af4e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800af48:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800af4c:	e009      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800af4e:	697b      	ldr	r3, [r7, #20]
 800af50:	f003 0308 	and.w	r3, r3, #8
 800af54:	2b00      	cmp	r3, #0
 800af56:	d002      	beq.n	800af5e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800af58:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800af5c:	e001      	b.n	800af62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800af5e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800af62:	4618      	mov	r0, r3
 800af64:	3720      	adds	r7, #32
 800af66:	46bd      	mov	sp, r7
 800af68:	bd80      	pop	{r7, pc}
 800af6a:	bf00      	nop
 800af6c:	2400003c 	.word	0x2400003c
 800af70:	10624dd3 	.word	0x10624dd3
 800af74:	00200045 	.word	0x00200045
 800af78:	002000c5 	.word	0x002000c5
 800af7c:	fdffe008 	.word	0xfdffe008

0800af80 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800af80:	b480      	push	{r7}
 800af82:	b085      	sub	sp, #20
 800af84:	af00      	add	r7, sp, #0
 800af86:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800af88:	4b1f      	ldr	r3, [pc, #124]	@ (800b008 <SDMMC_GetCmdResp2+0x88>)
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	4a1f      	ldr	r2, [pc, #124]	@ (800b00c <SDMMC_GetCmdResp2+0x8c>)
 800af8e:	fba2 2303 	umull	r2, r3, r2, r3
 800af92:	0a5b      	lsrs	r3, r3, #9
 800af94:	f241 3288 	movw	r2, #5000	@ 0x1388
 800af98:	fb02 f303 	mul.w	r3, r2, r3
 800af9c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	1e5a      	subs	r2, r3, #1
 800afa2:	60fa      	str	r2, [r7, #12]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d102      	bne.n	800afae <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800afa8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800afac:	e026      	b.n	800affc <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800afb2:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800afb4:	68bb      	ldr	r3, [r7, #8]
 800afb6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d0ef      	beq.n	800af9e <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800afbe:	68bb      	ldr	r3, [r7, #8]
 800afc0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d1ea      	bne.n	800af9e <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800afcc:	f003 0304 	and.w	r3, r3, #4
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d004      	beq.n	800afde <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	2204      	movs	r2, #4
 800afd8:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800afda:	2304      	movs	r3, #4
 800afdc:	e00e      	b.n	800affc <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800afe2:	f003 0301 	and.w	r3, r3, #1
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d004      	beq.n	800aff4 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	2201      	movs	r2, #1
 800afee:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800aff0:	2301      	movs	r3, #1
 800aff2:	e003      	b.n	800affc <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	4a06      	ldr	r2, [pc, #24]	@ (800b010 <SDMMC_GetCmdResp2+0x90>)
 800aff8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800affa:	2300      	movs	r3, #0
}
 800affc:	4618      	mov	r0, r3
 800affe:	3714      	adds	r7, #20
 800b000:	46bd      	mov	sp, r7
 800b002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b006:	4770      	bx	lr
 800b008:	2400003c 	.word	0x2400003c
 800b00c:	10624dd3 	.word	0x10624dd3
 800b010:	002000c5 	.word	0x002000c5

0800b014 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800b014:	b480      	push	{r7}
 800b016:	b085      	sub	sp, #20
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800b01c:	4b1a      	ldr	r3, [pc, #104]	@ (800b088 <SDMMC_GetCmdResp3+0x74>)
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	4a1a      	ldr	r2, [pc, #104]	@ (800b08c <SDMMC_GetCmdResp3+0x78>)
 800b022:	fba2 2303 	umull	r2, r3, r2, r3
 800b026:	0a5b      	lsrs	r3, r3, #9
 800b028:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b02c:	fb02 f303 	mul.w	r3, r2, r3
 800b030:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	1e5a      	subs	r2, r3, #1
 800b036:	60fa      	str	r2, [r7, #12]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d102      	bne.n	800b042 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b03c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b040:	e01b      	b.n	800b07a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b046:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b048:	68bb      	ldr	r3, [r7, #8]
 800b04a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d0ef      	beq.n	800b032 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800b052:	68bb      	ldr	r3, [r7, #8]
 800b054:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d1ea      	bne.n	800b032 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b060:	f003 0304 	and.w	r3, r3, #4
 800b064:	2b00      	cmp	r3, #0
 800b066:	d004      	beq.n	800b072 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	2204      	movs	r2, #4
 800b06c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b06e:	2304      	movs	r3, #4
 800b070:	e003      	b.n	800b07a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	4a06      	ldr	r2, [pc, #24]	@ (800b090 <SDMMC_GetCmdResp3+0x7c>)
 800b076:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800b078:	2300      	movs	r3, #0
}
 800b07a:	4618      	mov	r0, r3
 800b07c:	3714      	adds	r7, #20
 800b07e:	46bd      	mov	sp, r7
 800b080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b084:	4770      	bx	lr
 800b086:	bf00      	nop
 800b088:	2400003c 	.word	0x2400003c
 800b08c:	10624dd3 	.word	0x10624dd3
 800b090:	002000c5 	.word	0x002000c5

0800b094 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b094:	b580      	push	{r7, lr}
 800b096:	b088      	sub	sp, #32
 800b098:	af00      	add	r7, sp, #0
 800b09a:	60f8      	str	r0, [r7, #12]
 800b09c:	460b      	mov	r3, r1
 800b09e:	607a      	str	r2, [r7, #4]
 800b0a0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800b0a2:	4b35      	ldr	r3, [pc, #212]	@ (800b178 <SDMMC_GetCmdResp6+0xe4>)
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	4a35      	ldr	r2, [pc, #212]	@ (800b17c <SDMMC_GetCmdResp6+0xe8>)
 800b0a8:	fba2 2303 	umull	r2, r3, r2, r3
 800b0ac:	0a5b      	lsrs	r3, r3, #9
 800b0ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b0b2:	fb02 f303 	mul.w	r3, r2, r3
 800b0b6:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800b0b8:	69fb      	ldr	r3, [r7, #28]
 800b0ba:	1e5a      	subs	r2, r3, #1
 800b0bc:	61fa      	str	r2, [r7, #28]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d102      	bne.n	800b0c8 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b0c2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b0c6:	e052      	b.n	800b16e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0cc:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b0ce:	69bb      	ldr	r3, [r7, #24]
 800b0d0:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d0ef      	beq.n	800b0b8 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800b0d8:	69bb      	ldr	r3, [r7, #24]
 800b0da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d1ea      	bne.n	800b0b8 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0e6:	f003 0304 	and.w	r3, r3, #4
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d004      	beq.n	800b0f8 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	2204      	movs	r2, #4
 800b0f2:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b0f4:	2304      	movs	r3, #4
 800b0f6:	e03a      	b.n	800b16e <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0fc:	f003 0301 	and.w	r3, r3, #1
 800b100:	2b00      	cmp	r3, #0
 800b102:	d004      	beq.n	800b10e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	2201      	movs	r2, #1
 800b108:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b10a:	2301      	movs	r3, #1
 800b10c:	e02f      	b.n	800b16e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800b10e:	68f8      	ldr	r0, [r7, #12]
 800b110:	f7ff fb7c 	bl	800a80c <SDMMC_GetCommandResponse>
 800b114:	4603      	mov	r3, r0
 800b116:	461a      	mov	r2, r3
 800b118:	7afb      	ldrb	r3, [r7, #11]
 800b11a:	4293      	cmp	r3, r2
 800b11c:	d001      	beq.n	800b122 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b11e:	2301      	movs	r3, #1
 800b120:	e025      	b.n	800b16e <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	4a16      	ldr	r2, [pc, #88]	@ (800b180 <SDMMC_GetCmdResp6+0xec>)
 800b126:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800b128:	2100      	movs	r1, #0
 800b12a:	68f8      	ldr	r0, [r7, #12]
 800b12c:	f7ff fb7b 	bl	800a826 <SDMMC_GetResponse>
 800b130:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 800b132:	697b      	ldr	r3, [r7, #20]
 800b134:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d106      	bne.n	800b14a <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 800b13c:	697b      	ldr	r3, [r7, #20]
 800b13e:	0c1b      	lsrs	r3, r3, #16
 800b140:	b29a      	uxth	r2, r3
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 800b146:	2300      	movs	r3, #0
 800b148:	e011      	b.n	800b16e <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b14a:	697b      	ldr	r3, [r7, #20]
 800b14c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b150:	2b00      	cmp	r3, #0
 800b152:	d002      	beq.n	800b15a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b154:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b158:	e009      	b.n	800b16e <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b15a:	697b      	ldr	r3, [r7, #20]
 800b15c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b160:	2b00      	cmp	r3, #0
 800b162:	d002      	beq.n	800b16a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b164:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b168:	e001      	b.n	800b16e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b16a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800b16e:	4618      	mov	r0, r3
 800b170:	3720      	adds	r7, #32
 800b172:	46bd      	mov	sp, r7
 800b174:	bd80      	pop	{r7, pc}
 800b176:	bf00      	nop
 800b178:	2400003c 	.word	0x2400003c
 800b17c:	10624dd3 	.word	0x10624dd3
 800b180:	002000c5 	.word	0x002000c5

0800b184 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800b184:	b480      	push	{r7}
 800b186:	b085      	sub	sp, #20
 800b188:	af00      	add	r7, sp, #0
 800b18a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800b18c:	4b22      	ldr	r3, [pc, #136]	@ (800b218 <SDMMC_GetCmdResp7+0x94>)
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	4a22      	ldr	r2, [pc, #136]	@ (800b21c <SDMMC_GetCmdResp7+0x98>)
 800b192:	fba2 2303 	umull	r2, r3, r2, r3
 800b196:	0a5b      	lsrs	r3, r3, #9
 800b198:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b19c:	fb02 f303 	mul.w	r3, r2, r3
 800b1a0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	1e5a      	subs	r2, r3, #1
 800b1a6:	60fa      	str	r2, [r7, #12]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d102      	bne.n	800b1b2 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b1ac:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b1b0:	e02c      	b.n	800b20c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b1b6:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b1b8:	68bb      	ldr	r3, [r7, #8]
 800b1ba:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d0ef      	beq.n	800b1a2 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800b1c2:	68bb      	ldr	r3, [r7, #8]
 800b1c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d1ea      	bne.n	800b1a2 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b1d0:	f003 0304 	and.w	r3, r3, #4
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d004      	beq.n	800b1e2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	2204      	movs	r2, #4
 800b1dc:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b1de:	2304      	movs	r3, #4
 800b1e0:	e014      	b.n	800b20c <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b1e6:	f003 0301 	and.w	r3, r3, #1
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d004      	beq.n	800b1f8 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	2201      	movs	r2, #1
 800b1f2:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b1f4:	2301      	movs	r3, #1
 800b1f6:	e009      	b.n	800b20c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b1fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b200:	2b00      	cmp	r3, #0
 800b202:	d002      	beq.n	800b20a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	2240      	movs	r2, #64	@ 0x40
 800b208:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800b20a:	2300      	movs	r3, #0

}
 800b20c:	4618      	mov	r0, r3
 800b20e:	3714      	adds	r7, #20
 800b210:	46bd      	mov	sp, r7
 800b212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b216:	4770      	bx	lr
 800b218:	2400003c 	.word	0x2400003c
 800b21c:	10624dd3 	.word	0x10624dd3

0800b220 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800b220:	b480      	push	{r7}
 800b222:	b085      	sub	sp, #20
 800b224:	af00      	add	r7, sp, #0
 800b226:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800b228:	4b11      	ldr	r3, [pc, #68]	@ (800b270 <SDMMC_GetCmdError+0x50>)
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	4a11      	ldr	r2, [pc, #68]	@ (800b274 <SDMMC_GetCmdError+0x54>)
 800b22e:	fba2 2303 	umull	r2, r3, r2, r3
 800b232:	0a5b      	lsrs	r3, r3, #9
 800b234:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b238:	fb02 f303 	mul.w	r3, r2, r3
 800b23c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	1e5a      	subs	r2, r3, #1
 800b242:	60fa      	str	r2, [r7, #12]
 800b244:	2b00      	cmp	r3, #0
 800b246:	d102      	bne.n	800b24e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b248:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b24c:	e009      	b.n	800b262 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b252:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b256:	2b00      	cmp	r3, #0
 800b258:	d0f1      	beq.n	800b23e <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	4a06      	ldr	r2, [pc, #24]	@ (800b278 <SDMMC_GetCmdError+0x58>)
 800b25e:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 800b260:	2300      	movs	r3, #0
}
 800b262:	4618      	mov	r0, r3
 800b264:	3714      	adds	r7, #20
 800b266:	46bd      	mov	sp, r7
 800b268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b26c:	4770      	bx	lr
 800b26e:	bf00      	nop
 800b270:	2400003c 	.word	0x2400003c
 800b274:	10624dd3 	.word	0x10624dd3
 800b278:	002000c5 	.word	0x002000c5

0800b27c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800b280:	4904      	ldr	r1, [pc, #16]	@ (800b294 <MX_FATFS_Init+0x18>)
 800b282:	4805      	ldr	r0, [pc, #20]	@ (800b298 <MX_FATFS_Init+0x1c>)
 800b284:	f002 fd34 	bl	800dcf0 <FATFS_LinkDriver>
 800b288:	4603      	mov	r3, r0
 800b28a:	461a      	mov	r2, r3
 800b28c:	4b03      	ldr	r3, [pc, #12]	@ (800b29c <MX_FATFS_Init+0x20>)
 800b28e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b290:	bf00      	nop
 800b292:	bd80      	pop	{r7, pc}
 800b294:	24001edc 	.word	0x24001edc
 800b298:	0800eda0 	.word	0x0800eda0
 800b29c:	24001ed8 	.word	0x24001ed8

0800b2a0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800b2a0:	b480      	push	{r7}
 800b2a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800b2a4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800b2a6:	4618      	mov	r0, r3
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ae:	4770      	bx	lr

0800b2b0 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800b2b0:	b580      	push	{r7, lr}
 800b2b2:	b082      	sub	sp, #8
 800b2b4:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b2b6:	2300      	movs	r3, #0
 800b2b8:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b2ba:	f000 f879 	bl	800b3b0 <BSP_SD_IsDetected>
 800b2be:	4603      	mov	r3, r0
 800b2c0:	2b01      	cmp	r3, #1
 800b2c2:	d001      	beq.n	800b2c8 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800b2c4:	2302      	movs	r3, #2
 800b2c6:	e012      	b.n	800b2ee <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800b2c8:	480b      	ldr	r0, [pc, #44]	@ (800b2f8 <BSP_SD_Init+0x48>)
 800b2ca:	f7fc ffb7 	bl	800823c <HAL_SD_Init>
 800b2ce:	4603      	mov	r3, r0
 800b2d0:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800b2d2:	79fb      	ldrb	r3, [r7, #7]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d109      	bne.n	800b2ec <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800b2d8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800b2dc:	4806      	ldr	r0, [pc, #24]	@ (800b2f8 <BSP_SD_Init+0x48>)
 800b2de:	f7fd fe73 	bl	8008fc8 <HAL_SD_ConfigWideBusOperation>
 800b2e2:	4603      	mov	r3, r0
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d001      	beq.n	800b2ec <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800b2e8:	2301      	movs	r3, #1
 800b2ea:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800b2ec:	79fb      	ldrb	r3, [r7, #7]
}
 800b2ee:	4618      	mov	r0, r3
 800b2f0:	3708      	adds	r7, #8
 800b2f2:	46bd      	mov	sp, r7
 800b2f4:	bd80      	pop	{r7, pc}
 800b2f6:	bf00      	nop
 800b2f8:	240005fc 	.word	0x240005fc

0800b2fc <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800b2fc:	b580      	push	{r7, lr}
 800b2fe:	b088      	sub	sp, #32
 800b300:	af02      	add	r7, sp, #8
 800b302:	60f8      	str	r0, [r7, #12]
 800b304:	60b9      	str	r1, [r7, #8]
 800b306:	607a      	str	r2, [r7, #4]
 800b308:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800b30a:	2300      	movs	r3, #0
 800b30c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800b30e:	683b      	ldr	r3, [r7, #0]
 800b310:	9300      	str	r3, [sp, #0]
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	68ba      	ldr	r2, [r7, #8]
 800b316:	68f9      	ldr	r1, [r7, #12]
 800b318:	4806      	ldr	r0, [pc, #24]	@ (800b334 <BSP_SD_ReadBlocks+0x38>)
 800b31a:	f7fd f8af 	bl	800847c <HAL_SD_ReadBlocks>
 800b31e:	4603      	mov	r3, r0
 800b320:	2b00      	cmp	r3, #0
 800b322:	d001      	beq.n	800b328 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800b324:	2301      	movs	r3, #1
 800b326:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b328:	7dfb      	ldrb	r3, [r7, #23]
}
 800b32a:	4618      	mov	r0, r3
 800b32c:	3718      	adds	r7, #24
 800b32e:	46bd      	mov	sp, r7
 800b330:	bd80      	pop	{r7, pc}
 800b332:	bf00      	nop
 800b334:	240005fc 	.word	0x240005fc

0800b338 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800b338:	b580      	push	{r7, lr}
 800b33a:	b088      	sub	sp, #32
 800b33c:	af02      	add	r7, sp, #8
 800b33e:	60f8      	str	r0, [r7, #12]
 800b340:	60b9      	str	r1, [r7, #8]
 800b342:	607a      	str	r2, [r7, #4]
 800b344:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800b346:	2300      	movs	r3, #0
 800b348:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800b34a:	683b      	ldr	r3, [r7, #0]
 800b34c:	9300      	str	r3, [sp, #0]
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	68ba      	ldr	r2, [r7, #8]
 800b352:	68f9      	ldr	r1, [r7, #12]
 800b354:	4806      	ldr	r0, [pc, #24]	@ (800b370 <BSP_SD_WriteBlocks+0x38>)
 800b356:	f7fd fa1b 	bl	8008790 <HAL_SD_WriteBlocks>
 800b35a:	4603      	mov	r3, r0
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d001      	beq.n	800b364 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800b360:	2301      	movs	r3, #1
 800b362:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b364:	7dfb      	ldrb	r3, [r7, #23]
}
 800b366:	4618      	mov	r0, r3
 800b368:	3718      	adds	r7, #24
 800b36a:	46bd      	mov	sp, r7
 800b36c:	bd80      	pop	{r7, pc}
 800b36e:	bf00      	nop
 800b370:	240005fc 	.word	0x240005fc

0800b374 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800b374:	b580      	push	{r7, lr}
 800b376:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800b378:	4805      	ldr	r0, [pc, #20]	@ (800b390 <BSP_SD_GetCardState+0x1c>)
 800b37a:	f7fd ff37 	bl	80091ec <HAL_SD_GetCardState>
 800b37e:	4603      	mov	r3, r0
 800b380:	2b04      	cmp	r3, #4
 800b382:	bf14      	ite	ne
 800b384:	2301      	movne	r3, #1
 800b386:	2300      	moveq	r3, #0
 800b388:	b2db      	uxtb	r3, r3
}
 800b38a:	4618      	mov	r0, r3
 800b38c:	bd80      	pop	{r7, pc}
 800b38e:	bf00      	nop
 800b390:	240005fc 	.word	0x240005fc

0800b394 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800b394:	b580      	push	{r7, lr}
 800b396:	b082      	sub	sp, #8
 800b398:	af00      	add	r7, sp, #0
 800b39a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800b39c:	6879      	ldr	r1, [r7, #4]
 800b39e:	4803      	ldr	r0, [pc, #12]	@ (800b3ac <BSP_SD_GetCardInfo+0x18>)
 800b3a0:	f7fd fde6 	bl	8008f70 <HAL_SD_GetCardInfo>
}
 800b3a4:	bf00      	nop
 800b3a6:	3708      	adds	r7, #8
 800b3a8:	46bd      	mov	sp, r7
 800b3aa:	bd80      	pop	{r7, pc}
 800b3ac:	240005fc 	.word	0x240005fc

0800b3b0 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800b3b0:	b480      	push	{r7}
 800b3b2:	b083      	sub	sp, #12
 800b3b4:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800b3b6:	2301      	movs	r3, #1
 800b3b8:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN IsDetectedSection */
  /* user code can be inserted here */
  /* USER CODE END IsDetectedSection */

  return status;
 800b3ba:	79fb      	ldrb	r3, [r7, #7]
 800b3bc:	b2db      	uxtb	r3, r3
}
 800b3be:	4618      	mov	r0, r3
 800b3c0:	370c      	adds	r7, #12
 800b3c2:	46bd      	mov	sp, r7
 800b3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c8:	4770      	bx	lr
	...

0800b3cc <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800b3cc:	b580      	push	{r7, lr}
 800b3ce:	b082      	sub	sp, #8
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	4603      	mov	r3, r0
 800b3d4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800b3d6:	4b0b      	ldr	r3, [pc, #44]	@ (800b404 <SD_CheckStatus+0x38>)
 800b3d8:	2201      	movs	r2, #1
 800b3da:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800b3dc:	f7ff ffca 	bl	800b374 <BSP_SD_GetCardState>
 800b3e0:	4603      	mov	r3, r0
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d107      	bne.n	800b3f6 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800b3e6:	4b07      	ldr	r3, [pc, #28]	@ (800b404 <SD_CheckStatus+0x38>)
 800b3e8:	781b      	ldrb	r3, [r3, #0]
 800b3ea:	b2db      	uxtb	r3, r3
 800b3ec:	f023 0301 	bic.w	r3, r3, #1
 800b3f0:	b2da      	uxtb	r2, r3
 800b3f2:	4b04      	ldr	r3, [pc, #16]	@ (800b404 <SD_CheckStatus+0x38>)
 800b3f4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800b3f6:	4b03      	ldr	r3, [pc, #12]	@ (800b404 <SD_CheckStatus+0x38>)
 800b3f8:	781b      	ldrb	r3, [r3, #0]
 800b3fa:	b2db      	uxtb	r3, r3
}
 800b3fc:	4618      	mov	r0, r3
 800b3fe:	3708      	adds	r7, #8
 800b400:	46bd      	mov	sp, r7
 800b402:	bd80      	pop	{r7, pc}
 800b404:	24000049 	.word	0x24000049

0800b408 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800b408:	b580      	push	{r7, lr}
 800b40a:	b082      	sub	sp, #8
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	4603      	mov	r3, r0
 800b410:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800b412:	4b0b      	ldr	r3, [pc, #44]	@ (800b440 <SD_initialize+0x38>)
 800b414:	2201      	movs	r2, #1
 800b416:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800b418:	f7ff ff4a 	bl	800b2b0 <BSP_SD_Init>
 800b41c:	4603      	mov	r3, r0
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d107      	bne.n	800b432 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800b422:	79fb      	ldrb	r3, [r7, #7]
 800b424:	4618      	mov	r0, r3
 800b426:	f7ff ffd1 	bl	800b3cc <SD_CheckStatus>
 800b42a:	4603      	mov	r3, r0
 800b42c:	461a      	mov	r2, r3
 800b42e:	4b04      	ldr	r3, [pc, #16]	@ (800b440 <SD_initialize+0x38>)
 800b430:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800b432:	4b03      	ldr	r3, [pc, #12]	@ (800b440 <SD_initialize+0x38>)
 800b434:	781b      	ldrb	r3, [r3, #0]
 800b436:	b2db      	uxtb	r3, r3
}
 800b438:	4618      	mov	r0, r3
 800b43a:	3708      	adds	r7, #8
 800b43c:	46bd      	mov	sp, r7
 800b43e:	bd80      	pop	{r7, pc}
 800b440:	24000049 	.word	0x24000049

0800b444 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800b444:	b580      	push	{r7, lr}
 800b446:	b082      	sub	sp, #8
 800b448:	af00      	add	r7, sp, #0
 800b44a:	4603      	mov	r3, r0
 800b44c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800b44e:	79fb      	ldrb	r3, [r7, #7]
 800b450:	4618      	mov	r0, r3
 800b452:	f7ff ffbb 	bl	800b3cc <SD_CheckStatus>
 800b456:	4603      	mov	r3, r0
}
 800b458:	4618      	mov	r0, r3
 800b45a:	3708      	adds	r7, #8
 800b45c:	46bd      	mov	sp, r7
 800b45e:	bd80      	pop	{r7, pc}

0800b460 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800b460:	b580      	push	{r7, lr}
 800b462:	b086      	sub	sp, #24
 800b464:	af00      	add	r7, sp, #0
 800b466:	60b9      	str	r1, [r7, #8]
 800b468:	607a      	str	r2, [r7, #4]
 800b46a:	603b      	str	r3, [r7, #0]
 800b46c:	4603      	mov	r3, r0
 800b46e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b470:	2301      	movs	r3, #1
 800b472:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800b474:	f04f 33ff 	mov.w	r3, #4294967295
 800b478:	683a      	ldr	r2, [r7, #0]
 800b47a:	6879      	ldr	r1, [r7, #4]
 800b47c:	68b8      	ldr	r0, [r7, #8]
 800b47e:	f7ff ff3d 	bl	800b2fc <BSP_SD_ReadBlocks>
 800b482:	4603      	mov	r3, r0
 800b484:	2b00      	cmp	r3, #0
 800b486:	d107      	bne.n	800b498 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800b488:	bf00      	nop
 800b48a:	f7ff ff73 	bl	800b374 <BSP_SD_GetCardState>
 800b48e:	4603      	mov	r3, r0
 800b490:	2b00      	cmp	r3, #0
 800b492:	d1fa      	bne.n	800b48a <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800b494:	2300      	movs	r3, #0
 800b496:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800b498:	7dfb      	ldrb	r3, [r7, #23]
}
 800b49a:	4618      	mov	r0, r3
 800b49c:	3718      	adds	r7, #24
 800b49e:	46bd      	mov	sp, r7
 800b4a0:	bd80      	pop	{r7, pc}

0800b4a2 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800b4a2:	b580      	push	{r7, lr}
 800b4a4:	b086      	sub	sp, #24
 800b4a6:	af00      	add	r7, sp, #0
 800b4a8:	60b9      	str	r1, [r7, #8]
 800b4aa:	607a      	str	r2, [r7, #4]
 800b4ac:	603b      	str	r3, [r7, #0]
 800b4ae:	4603      	mov	r3, r0
 800b4b0:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b4b2:	2301      	movs	r3, #1
 800b4b4:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800b4b6:	f04f 33ff 	mov.w	r3, #4294967295
 800b4ba:	683a      	ldr	r2, [r7, #0]
 800b4bc:	6879      	ldr	r1, [r7, #4]
 800b4be:	68b8      	ldr	r0, [r7, #8]
 800b4c0:	f7ff ff3a 	bl	800b338 <BSP_SD_WriteBlocks>
 800b4c4:	4603      	mov	r3, r0
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d107      	bne.n	800b4da <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800b4ca:	bf00      	nop
 800b4cc:	f7ff ff52 	bl	800b374 <BSP_SD_GetCardState>
 800b4d0:	4603      	mov	r3, r0
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d1fa      	bne.n	800b4cc <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800b4da:	7dfb      	ldrb	r3, [r7, #23]
}
 800b4dc:	4618      	mov	r0, r3
 800b4de:	3718      	adds	r7, #24
 800b4e0:	46bd      	mov	sp, r7
 800b4e2:	bd80      	pop	{r7, pc}

0800b4e4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800b4e4:	b580      	push	{r7, lr}
 800b4e6:	b08c      	sub	sp, #48	@ 0x30
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	4603      	mov	r3, r0
 800b4ec:	603a      	str	r2, [r7, #0]
 800b4ee:	71fb      	strb	r3, [r7, #7]
 800b4f0:	460b      	mov	r3, r1
 800b4f2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800b4f4:	2301      	movs	r3, #1
 800b4f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800b4fa:	4b25      	ldr	r3, [pc, #148]	@ (800b590 <SD_ioctl+0xac>)
 800b4fc:	781b      	ldrb	r3, [r3, #0]
 800b4fe:	b2db      	uxtb	r3, r3
 800b500:	f003 0301 	and.w	r3, r3, #1
 800b504:	2b00      	cmp	r3, #0
 800b506:	d001      	beq.n	800b50c <SD_ioctl+0x28>
 800b508:	2303      	movs	r3, #3
 800b50a:	e03c      	b.n	800b586 <SD_ioctl+0xa2>

  switch (cmd)
 800b50c:	79bb      	ldrb	r3, [r7, #6]
 800b50e:	2b03      	cmp	r3, #3
 800b510:	d834      	bhi.n	800b57c <SD_ioctl+0x98>
 800b512:	a201      	add	r2, pc, #4	@ (adr r2, 800b518 <SD_ioctl+0x34>)
 800b514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b518:	0800b529 	.word	0x0800b529
 800b51c:	0800b531 	.word	0x0800b531
 800b520:	0800b549 	.word	0x0800b549
 800b524:	0800b563 	.word	0x0800b563
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800b528:	2300      	movs	r3, #0
 800b52a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800b52e:	e028      	b.n	800b582 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800b530:	f107 0308 	add.w	r3, r7, #8
 800b534:	4618      	mov	r0, r3
 800b536:	f7ff ff2d 	bl	800b394 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800b53a:	6a3a      	ldr	r2, [r7, #32]
 800b53c:	683b      	ldr	r3, [r7, #0]
 800b53e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b540:	2300      	movs	r3, #0
 800b542:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800b546:	e01c      	b.n	800b582 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b548:	f107 0308 	add.w	r3, r7, #8
 800b54c:	4618      	mov	r0, r3
 800b54e:	f7ff ff21 	bl	800b394 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800b552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b554:	b29a      	uxth	r2, r3
 800b556:	683b      	ldr	r3, [r7, #0]
 800b558:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800b55a:	2300      	movs	r3, #0
 800b55c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800b560:	e00f      	b.n	800b582 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b562:	f107 0308 	add.w	r3, r7, #8
 800b566:	4618      	mov	r0, r3
 800b568:	f7ff ff14 	bl	800b394 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800b56c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b56e:	0a5a      	lsrs	r2, r3, #9
 800b570:	683b      	ldr	r3, [r7, #0]
 800b572:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b574:	2300      	movs	r3, #0
 800b576:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800b57a:	e002      	b.n	800b582 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800b57c:	2304      	movs	r3, #4
 800b57e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800b582:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800b586:	4618      	mov	r0, r3
 800b588:	3730      	adds	r7, #48	@ 0x30
 800b58a:	46bd      	mov	sp, r7
 800b58c:	bd80      	pop	{r7, pc}
 800b58e:	bf00      	nop
 800b590:	24000049 	.word	0x24000049

0800b594 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800b594:	b580      	push	{r7, lr}
 800b596:	b084      	sub	sp, #16
 800b598:	af00      	add	r7, sp, #0
 800b59a:	4603      	mov	r3, r0
 800b59c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800b59e:	79fb      	ldrb	r3, [r7, #7]
 800b5a0:	4a08      	ldr	r2, [pc, #32]	@ (800b5c4 <disk_status+0x30>)
 800b5a2:	009b      	lsls	r3, r3, #2
 800b5a4:	4413      	add	r3, r2
 800b5a6:	685b      	ldr	r3, [r3, #4]
 800b5a8:	685b      	ldr	r3, [r3, #4]
 800b5aa:	79fa      	ldrb	r2, [r7, #7]
 800b5ac:	4905      	ldr	r1, [pc, #20]	@ (800b5c4 <disk_status+0x30>)
 800b5ae:	440a      	add	r2, r1
 800b5b0:	7a12      	ldrb	r2, [r2, #8]
 800b5b2:	4610      	mov	r0, r2
 800b5b4:	4798      	blx	r3
 800b5b6:	4603      	mov	r3, r0
 800b5b8:	73fb      	strb	r3, [r7, #15]
  return stat;
 800b5ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5bc:	4618      	mov	r0, r3
 800b5be:	3710      	adds	r7, #16
 800b5c0:	46bd      	mov	sp, r7
 800b5c2:	bd80      	pop	{r7, pc}
 800b5c4:	24001f08 	.word	0x24001f08

0800b5c8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800b5c8:	b580      	push	{r7, lr}
 800b5ca:	b084      	sub	sp, #16
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	4603      	mov	r3, r0
 800b5d0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800b5d6:	79fb      	ldrb	r3, [r7, #7]
 800b5d8:	4a0e      	ldr	r2, [pc, #56]	@ (800b614 <disk_initialize+0x4c>)
 800b5da:	5cd3      	ldrb	r3, [r2, r3]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d114      	bne.n	800b60a <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800b5e0:	79fb      	ldrb	r3, [r7, #7]
 800b5e2:	4a0c      	ldr	r2, [pc, #48]	@ (800b614 <disk_initialize+0x4c>)
 800b5e4:	009b      	lsls	r3, r3, #2
 800b5e6:	4413      	add	r3, r2
 800b5e8:	685b      	ldr	r3, [r3, #4]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	79fa      	ldrb	r2, [r7, #7]
 800b5ee:	4909      	ldr	r1, [pc, #36]	@ (800b614 <disk_initialize+0x4c>)
 800b5f0:	440a      	add	r2, r1
 800b5f2:	7a12      	ldrb	r2, [r2, #8]
 800b5f4:	4610      	mov	r0, r2
 800b5f6:	4798      	blx	r3
 800b5f8:	4603      	mov	r3, r0
 800b5fa:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800b5fc:	7bfb      	ldrb	r3, [r7, #15]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d103      	bne.n	800b60a <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800b602:	79fb      	ldrb	r3, [r7, #7]
 800b604:	4a03      	ldr	r2, [pc, #12]	@ (800b614 <disk_initialize+0x4c>)
 800b606:	2101      	movs	r1, #1
 800b608:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800b60a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b60c:	4618      	mov	r0, r3
 800b60e:	3710      	adds	r7, #16
 800b610:	46bd      	mov	sp, r7
 800b612:	bd80      	pop	{r7, pc}
 800b614:	24001f08 	.word	0x24001f08

0800b618 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800b618:	b590      	push	{r4, r7, lr}
 800b61a:	b087      	sub	sp, #28
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	60b9      	str	r1, [r7, #8]
 800b620:	607a      	str	r2, [r7, #4]
 800b622:	603b      	str	r3, [r7, #0]
 800b624:	4603      	mov	r3, r0
 800b626:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800b628:	7bfb      	ldrb	r3, [r7, #15]
 800b62a:	4a0a      	ldr	r2, [pc, #40]	@ (800b654 <disk_read+0x3c>)
 800b62c:	009b      	lsls	r3, r3, #2
 800b62e:	4413      	add	r3, r2
 800b630:	685b      	ldr	r3, [r3, #4]
 800b632:	689c      	ldr	r4, [r3, #8]
 800b634:	7bfb      	ldrb	r3, [r7, #15]
 800b636:	4a07      	ldr	r2, [pc, #28]	@ (800b654 <disk_read+0x3c>)
 800b638:	4413      	add	r3, r2
 800b63a:	7a18      	ldrb	r0, [r3, #8]
 800b63c:	683b      	ldr	r3, [r7, #0]
 800b63e:	687a      	ldr	r2, [r7, #4]
 800b640:	68b9      	ldr	r1, [r7, #8]
 800b642:	47a0      	blx	r4
 800b644:	4603      	mov	r3, r0
 800b646:	75fb      	strb	r3, [r7, #23]
  return res;
 800b648:	7dfb      	ldrb	r3, [r7, #23]
}
 800b64a:	4618      	mov	r0, r3
 800b64c:	371c      	adds	r7, #28
 800b64e:	46bd      	mov	sp, r7
 800b650:	bd90      	pop	{r4, r7, pc}
 800b652:	bf00      	nop
 800b654:	24001f08 	.word	0x24001f08

0800b658 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800b658:	b590      	push	{r4, r7, lr}
 800b65a:	b087      	sub	sp, #28
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	60b9      	str	r1, [r7, #8]
 800b660:	607a      	str	r2, [r7, #4]
 800b662:	603b      	str	r3, [r7, #0]
 800b664:	4603      	mov	r3, r0
 800b666:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800b668:	7bfb      	ldrb	r3, [r7, #15]
 800b66a:	4a0a      	ldr	r2, [pc, #40]	@ (800b694 <disk_write+0x3c>)
 800b66c:	009b      	lsls	r3, r3, #2
 800b66e:	4413      	add	r3, r2
 800b670:	685b      	ldr	r3, [r3, #4]
 800b672:	68dc      	ldr	r4, [r3, #12]
 800b674:	7bfb      	ldrb	r3, [r7, #15]
 800b676:	4a07      	ldr	r2, [pc, #28]	@ (800b694 <disk_write+0x3c>)
 800b678:	4413      	add	r3, r2
 800b67a:	7a18      	ldrb	r0, [r3, #8]
 800b67c:	683b      	ldr	r3, [r7, #0]
 800b67e:	687a      	ldr	r2, [r7, #4]
 800b680:	68b9      	ldr	r1, [r7, #8]
 800b682:	47a0      	blx	r4
 800b684:	4603      	mov	r3, r0
 800b686:	75fb      	strb	r3, [r7, #23]
  return res;
 800b688:	7dfb      	ldrb	r3, [r7, #23]
}
 800b68a:	4618      	mov	r0, r3
 800b68c:	371c      	adds	r7, #28
 800b68e:	46bd      	mov	sp, r7
 800b690:	bd90      	pop	{r4, r7, pc}
 800b692:	bf00      	nop
 800b694:	24001f08 	.word	0x24001f08

0800b698 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800b698:	b580      	push	{r7, lr}
 800b69a:	b084      	sub	sp, #16
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	4603      	mov	r3, r0
 800b6a0:	603a      	str	r2, [r7, #0]
 800b6a2:	71fb      	strb	r3, [r7, #7]
 800b6a4:	460b      	mov	r3, r1
 800b6a6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800b6a8:	79fb      	ldrb	r3, [r7, #7]
 800b6aa:	4a09      	ldr	r2, [pc, #36]	@ (800b6d0 <disk_ioctl+0x38>)
 800b6ac:	009b      	lsls	r3, r3, #2
 800b6ae:	4413      	add	r3, r2
 800b6b0:	685b      	ldr	r3, [r3, #4]
 800b6b2:	691b      	ldr	r3, [r3, #16]
 800b6b4:	79fa      	ldrb	r2, [r7, #7]
 800b6b6:	4906      	ldr	r1, [pc, #24]	@ (800b6d0 <disk_ioctl+0x38>)
 800b6b8:	440a      	add	r2, r1
 800b6ba:	7a10      	ldrb	r0, [r2, #8]
 800b6bc:	79b9      	ldrb	r1, [r7, #6]
 800b6be:	683a      	ldr	r2, [r7, #0]
 800b6c0:	4798      	blx	r3
 800b6c2:	4603      	mov	r3, r0
 800b6c4:	73fb      	strb	r3, [r7, #15]
  return res;
 800b6c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	3710      	adds	r7, #16
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	bd80      	pop	{r7, pc}
 800b6d0:	24001f08 	.word	0x24001f08

0800b6d4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800b6d4:	b480      	push	{r7}
 800b6d6:	b085      	sub	sp, #20
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	3301      	adds	r3, #1
 800b6e0:	781b      	ldrb	r3, [r3, #0]
 800b6e2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800b6e4:	89fb      	ldrh	r3, [r7, #14]
 800b6e6:	021b      	lsls	r3, r3, #8
 800b6e8:	b21a      	sxth	r2, r3
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	781b      	ldrb	r3, [r3, #0]
 800b6ee:	b21b      	sxth	r3, r3
 800b6f0:	4313      	orrs	r3, r2
 800b6f2:	b21b      	sxth	r3, r3
 800b6f4:	81fb      	strh	r3, [r7, #14]
	return rv;
 800b6f6:	89fb      	ldrh	r3, [r7, #14]
}
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	3714      	adds	r7, #20
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b702:	4770      	bx	lr

0800b704 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800b704:	b480      	push	{r7}
 800b706:	b085      	sub	sp, #20
 800b708:	af00      	add	r7, sp, #0
 800b70a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	3303      	adds	r3, #3
 800b710:	781b      	ldrb	r3, [r3, #0]
 800b712:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	021b      	lsls	r3, r3, #8
 800b718:	687a      	ldr	r2, [r7, #4]
 800b71a:	3202      	adds	r2, #2
 800b71c:	7812      	ldrb	r2, [r2, #0]
 800b71e:	4313      	orrs	r3, r2
 800b720:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	021b      	lsls	r3, r3, #8
 800b726:	687a      	ldr	r2, [r7, #4]
 800b728:	3201      	adds	r2, #1
 800b72a:	7812      	ldrb	r2, [r2, #0]
 800b72c:	4313      	orrs	r3, r2
 800b72e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	021b      	lsls	r3, r3, #8
 800b734:	687a      	ldr	r2, [r7, #4]
 800b736:	7812      	ldrb	r2, [r2, #0]
 800b738:	4313      	orrs	r3, r2
 800b73a:	60fb      	str	r3, [r7, #12]
	return rv;
 800b73c:	68fb      	ldr	r3, [r7, #12]
}
 800b73e:	4618      	mov	r0, r3
 800b740:	3714      	adds	r7, #20
 800b742:	46bd      	mov	sp, r7
 800b744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b748:	4770      	bx	lr

0800b74a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800b74a:	b480      	push	{r7}
 800b74c:	b083      	sub	sp, #12
 800b74e:	af00      	add	r7, sp, #0
 800b750:	6078      	str	r0, [r7, #4]
 800b752:	460b      	mov	r3, r1
 800b754:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	1c5a      	adds	r2, r3, #1
 800b75a:	607a      	str	r2, [r7, #4]
 800b75c:	887a      	ldrh	r2, [r7, #2]
 800b75e:	b2d2      	uxtb	r2, r2
 800b760:	701a      	strb	r2, [r3, #0]
 800b762:	887b      	ldrh	r3, [r7, #2]
 800b764:	0a1b      	lsrs	r3, r3, #8
 800b766:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	1c5a      	adds	r2, r3, #1
 800b76c:	607a      	str	r2, [r7, #4]
 800b76e:	887a      	ldrh	r2, [r7, #2]
 800b770:	b2d2      	uxtb	r2, r2
 800b772:	701a      	strb	r2, [r3, #0]
}
 800b774:	bf00      	nop
 800b776:	370c      	adds	r7, #12
 800b778:	46bd      	mov	sp, r7
 800b77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b77e:	4770      	bx	lr

0800b780 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800b780:	b480      	push	{r7}
 800b782:	b083      	sub	sp, #12
 800b784:	af00      	add	r7, sp, #0
 800b786:	6078      	str	r0, [r7, #4]
 800b788:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	1c5a      	adds	r2, r3, #1
 800b78e:	607a      	str	r2, [r7, #4]
 800b790:	683a      	ldr	r2, [r7, #0]
 800b792:	b2d2      	uxtb	r2, r2
 800b794:	701a      	strb	r2, [r3, #0]
 800b796:	683b      	ldr	r3, [r7, #0]
 800b798:	0a1b      	lsrs	r3, r3, #8
 800b79a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	1c5a      	adds	r2, r3, #1
 800b7a0:	607a      	str	r2, [r7, #4]
 800b7a2:	683a      	ldr	r2, [r7, #0]
 800b7a4:	b2d2      	uxtb	r2, r2
 800b7a6:	701a      	strb	r2, [r3, #0]
 800b7a8:	683b      	ldr	r3, [r7, #0]
 800b7aa:	0a1b      	lsrs	r3, r3, #8
 800b7ac:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	1c5a      	adds	r2, r3, #1
 800b7b2:	607a      	str	r2, [r7, #4]
 800b7b4:	683a      	ldr	r2, [r7, #0]
 800b7b6:	b2d2      	uxtb	r2, r2
 800b7b8:	701a      	strb	r2, [r3, #0]
 800b7ba:	683b      	ldr	r3, [r7, #0]
 800b7bc:	0a1b      	lsrs	r3, r3, #8
 800b7be:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	1c5a      	adds	r2, r3, #1
 800b7c4:	607a      	str	r2, [r7, #4]
 800b7c6:	683a      	ldr	r2, [r7, #0]
 800b7c8:	b2d2      	uxtb	r2, r2
 800b7ca:	701a      	strb	r2, [r3, #0]
}
 800b7cc:	bf00      	nop
 800b7ce:	370c      	adds	r7, #12
 800b7d0:	46bd      	mov	sp, r7
 800b7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d6:	4770      	bx	lr

0800b7d8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800b7d8:	b480      	push	{r7}
 800b7da:	b087      	sub	sp, #28
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	60f8      	str	r0, [r7, #12]
 800b7e0:	60b9      	str	r1, [r7, #8]
 800b7e2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800b7e8:	68bb      	ldr	r3, [r7, #8]
 800b7ea:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d00d      	beq.n	800b80e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800b7f2:	693a      	ldr	r2, [r7, #16]
 800b7f4:	1c53      	adds	r3, r2, #1
 800b7f6:	613b      	str	r3, [r7, #16]
 800b7f8:	697b      	ldr	r3, [r7, #20]
 800b7fa:	1c59      	adds	r1, r3, #1
 800b7fc:	6179      	str	r1, [r7, #20]
 800b7fe:	7812      	ldrb	r2, [r2, #0]
 800b800:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	3b01      	subs	r3, #1
 800b806:	607b      	str	r3, [r7, #4]
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d1f1      	bne.n	800b7f2 <mem_cpy+0x1a>
	}
}
 800b80e:	bf00      	nop
 800b810:	371c      	adds	r7, #28
 800b812:	46bd      	mov	sp, r7
 800b814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b818:	4770      	bx	lr

0800b81a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800b81a:	b480      	push	{r7}
 800b81c:	b087      	sub	sp, #28
 800b81e:	af00      	add	r7, sp, #0
 800b820:	60f8      	str	r0, [r7, #12]
 800b822:	60b9      	str	r1, [r7, #8]
 800b824:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800b82a:	697b      	ldr	r3, [r7, #20]
 800b82c:	1c5a      	adds	r2, r3, #1
 800b82e:	617a      	str	r2, [r7, #20]
 800b830:	68ba      	ldr	r2, [r7, #8]
 800b832:	b2d2      	uxtb	r2, r2
 800b834:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	3b01      	subs	r3, #1
 800b83a:	607b      	str	r3, [r7, #4]
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d1f3      	bne.n	800b82a <mem_set+0x10>
}
 800b842:	bf00      	nop
 800b844:	bf00      	nop
 800b846:	371c      	adds	r7, #28
 800b848:	46bd      	mov	sp, r7
 800b84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b84e:	4770      	bx	lr

0800b850 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800b850:	b480      	push	{r7}
 800b852:	b089      	sub	sp, #36	@ 0x24
 800b854:	af00      	add	r7, sp, #0
 800b856:	60f8      	str	r0, [r7, #12]
 800b858:	60b9      	str	r1, [r7, #8]
 800b85a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	61fb      	str	r3, [r7, #28]
 800b860:	68bb      	ldr	r3, [r7, #8]
 800b862:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800b864:	2300      	movs	r3, #0
 800b866:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800b868:	69fb      	ldr	r3, [r7, #28]
 800b86a:	1c5a      	adds	r2, r3, #1
 800b86c:	61fa      	str	r2, [r7, #28]
 800b86e:	781b      	ldrb	r3, [r3, #0]
 800b870:	4619      	mov	r1, r3
 800b872:	69bb      	ldr	r3, [r7, #24]
 800b874:	1c5a      	adds	r2, r3, #1
 800b876:	61ba      	str	r2, [r7, #24]
 800b878:	781b      	ldrb	r3, [r3, #0]
 800b87a:	1acb      	subs	r3, r1, r3
 800b87c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	3b01      	subs	r3, #1
 800b882:	607b      	str	r3, [r7, #4]
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	2b00      	cmp	r3, #0
 800b888:	d002      	beq.n	800b890 <mem_cmp+0x40>
 800b88a:	697b      	ldr	r3, [r7, #20]
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d0eb      	beq.n	800b868 <mem_cmp+0x18>

	return r;
 800b890:	697b      	ldr	r3, [r7, #20]
}
 800b892:	4618      	mov	r0, r3
 800b894:	3724      	adds	r7, #36	@ 0x24
 800b896:	46bd      	mov	sp, r7
 800b898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b89c:	4770      	bx	lr

0800b89e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800b89e:	b480      	push	{r7}
 800b8a0:	b083      	sub	sp, #12
 800b8a2:	af00      	add	r7, sp, #0
 800b8a4:	6078      	str	r0, [r7, #4]
 800b8a6:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800b8a8:	e002      	b.n	800b8b0 <chk_chr+0x12>
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	3301      	adds	r3, #1
 800b8ae:	607b      	str	r3, [r7, #4]
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	781b      	ldrb	r3, [r3, #0]
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d005      	beq.n	800b8c4 <chk_chr+0x26>
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	781b      	ldrb	r3, [r3, #0]
 800b8bc:	461a      	mov	r2, r3
 800b8be:	683b      	ldr	r3, [r7, #0]
 800b8c0:	4293      	cmp	r3, r2
 800b8c2:	d1f2      	bne.n	800b8aa <chk_chr+0xc>
	return *str;
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	781b      	ldrb	r3, [r3, #0]
}
 800b8c8:	4618      	mov	r0, r3
 800b8ca:	370c      	adds	r7, #12
 800b8cc:	46bd      	mov	sp, r7
 800b8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d2:	4770      	bx	lr

0800b8d4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b8d4:	b480      	push	{r7}
 800b8d6:	b085      	sub	sp, #20
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	6078      	str	r0, [r7, #4]
 800b8dc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b8de:	2300      	movs	r3, #0
 800b8e0:	60bb      	str	r3, [r7, #8]
 800b8e2:	68bb      	ldr	r3, [r7, #8]
 800b8e4:	60fb      	str	r3, [r7, #12]
 800b8e6:	e029      	b.n	800b93c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800b8e8:	4a27      	ldr	r2, [pc, #156]	@ (800b988 <chk_lock+0xb4>)
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	011b      	lsls	r3, r3, #4
 800b8ee:	4413      	add	r3, r2
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d01d      	beq.n	800b932 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b8f6:	4a24      	ldr	r2, [pc, #144]	@ (800b988 <chk_lock+0xb4>)
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	011b      	lsls	r3, r3, #4
 800b8fc:	4413      	add	r3, r2
 800b8fe:	681a      	ldr	r2, [r3, #0]
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	429a      	cmp	r2, r3
 800b906:	d116      	bne.n	800b936 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800b908:	4a1f      	ldr	r2, [pc, #124]	@ (800b988 <chk_lock+0xb4>)
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	011b      	lsls	r3, r3, #4
 800b90e:	4413      	add	r3, r2
 800b910:	3304      	adds	r3, #4
 800b912:	681a      	ldr	r2, [r3, #0]
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b918:	429a      	cmp	r2, r3
 800b91a:	d10c      	bne.n	800b936 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b91c:	4a1a      	ldr	r2, [pc, #104]	@ (800b988 <chk_lock+0xb4>)
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	011b      	lsls	r3, r3, #4
 800b922:	4413      	add	r3, r2
 800b924:	3308      	adds	r3, #8
 800b926:	681a      	ldr	r2, [r3, #0]
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800b92c:	429a      	cmp	r2, r3
 800b92e:	d102      	bne.n	800b936 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b930:	e007      	b.n	800b942 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800b932:	2301      	movs	r3, #1
 800b934:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	3301      	adds	r3, #1
 800b93a:	60fb      	str	r3, [r7, #12]
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	2b01      	cmp	r3, #1
 800b940:	d9d2      	bls.n	800b8e8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	2b02      	cmp	r3, #2
 800b946:	d109      	bne.n	800b95c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800b948:	68bb      	ldr	r3, [r7, #8]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d102      	bne.n	800b954 <chk_lock+0x80>
 800b94e:	683b      	ldr	r3, [r7, #0]
 800b950:	2b02      	cmp	r3, #2
 800b952:	d101      	bne.n	800b958 <chk_lock+0x84>
 800b954:	2300      	movs	r3, #0
 800b956:	e010      	b.n	800b97a <chk_lock+0xa6>
 800b958:	2312      	movs	r3, #18
 800b95a:	e00e      	b.n	800b97a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800b95c:	683b      	ldr	r3, [r7, #0]
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d108      	bne.n	800b974 <chk_lock+0xa0>
 800b962:	4a09      	ldr	r2, [pc, #36]	@ (800b988 <chk_lock+0xb4>)
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	011b      	lsls	r3, r3, #4
 800b968:	4413      	add	r3, r2
 800b96a:	330c      	adds	r3, #12
 800b96c:	881b      	ldrh	r3, [r3, #0]
 800b96e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b972:	d101      	bne.n	800b978 <chk_lock+0xa4>
 800b974:	2310      	movs	r3, #16
 800b976:	e000      	b.n	800b97a <chk_lock+0xa6>
 800b978:	2300      	movs	r3, #0
}
 800b97a:	4618      	mov	r0, r3
 800b97c:	3714      	adds	r7, #20
 800b97e:	46bd      	mov	sp, r7
 800b980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b984:	4770      	bx	lr
 800b986:	bf00      	nop
 800b988:	24001ee8 	.word	0x24001ee8

0800b98c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800b98c:	b480      	push	{r7}
 800b98e:	b083      	sub	sp, #12
 800b990:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b992:	2300      	movs	r3, #0
 800b994:	607b      	str	r3, [r7, #4]
 800b996:	e002      	b.n	800b99e <enq_lock+0x12>
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	3301      	adds	r3, #1
 800b99c:	607b      	str	r3, [r7, #4]
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	2b01      	cmp	r3, #1
 800b9a2:	d806      	bhi.n	800b9b2 <enq_lock+0x26>
 800b9a4:	4a09      	ldr	r2, [pc, #36]	@ (800b9cc <enq_lock+0x40>)
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	011b      	lsls	r3, r3, #4
 800b9aa:	4413      	add	r3, r2
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d1f2      	bne.n	800b998 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	2b02      	cmp	r3, #2
 800b9b6:	bf14      	ite	ne
 800b9b8:	2301      	movne	r3, #1
 800b9ba:	2300      	moveq	r3, #0
 800b9bc:	b2db      	uxtb	r3, r3
}
 800b9be:	4618      	mov	r0, r3
 800b9c0:	370c      	adds	r7, #12
 800b9c2:	46bd      	mov	sp, r7
 800b9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c8:	4770      	bx	lr
 800b9ca:	bf00      	nop
 800b9cc:	24001ee8 	.word	0x24001ee8

0800b9d0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b9d0:	b480      	push	{r7}
 800b9d2:	b085      	sub	sp, #20
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	6078      	str	r0, [r7, #4]
 800b9d8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b9da:	2300      	movs	r3, #0
 800b9dc:	60fb      	str	r3, [r7, #12]
 800b9de:	e01f      	b.n	800ba20 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800b9e0:	4a41      	ldr	r2, [pc, #260]	@ (800bae8 <inc_lock+0x118>)
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	011b      	lsls	r3, r3, #4
 800b9e6:	4413      	add	r3, r2
 800b9e8:	681a      	ldr	r2, [r3, #0]
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	429a      	cmp	r2, r3
 800b9f0:	d113      	bne.n	800ba1a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800b9f2:	4a3d      	ldr	r2, [pc, #244]	@ (800bae8 <inc_lock+0x118>)
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	011b      	lsls	r3, r3, #4
 800b9f8:	4413      	add	r3, r2
 800b9fa:	3304      	adds	r3, #4
 800b9fc:	681a      	ldr	r2, [r3, #0]
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800ba02:	429a      	cmp	r2, r3
 800ba04:	d109      	bne.n	800ba1a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800ba06:	4a38      	ldr	r2, [pc, #224]	@ (800bae8 <inc_lock+0x118>)
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	011b      	lsls	r3, r3, #4
 800ba0c:	4413      	add	r3, r2
 800ba0e:	3308      	adds	r3, #8
 800ba10:	681a      	ldr	r2, [r3, #0]
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800ba16:	429a      	cmp	r2, r3
 800ba18:	d006      	beq.n	800ba28 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	3301      	adds	r3, #1
 800ba1e:	60fb      	str	r3, [r7, #12]
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	2b01      	cmp	r3, #1
 800ba24:	d9dc      	bls.n	800b9e0 <inc_lock+0x10>
 800ba26:	e000      	b.n	800ba2a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800ba28:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	2b02      	cmp	r3, #2
 800ba2e:	d132      	bne.n	800ba96 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ba30:	2300      	movs	r3, #0
 800ba32:	60fb      	str	r3, [r7, #12]
 800ba34:	e002      	b.n	800ba3c <inc_lock+0x6c>
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	3301      	adds	r3, #1
 800ba3a:	60fb      	str	r3, [r7, #12]
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	2b01      	cmp	r3, #1
 800ba40:	d806      	bhi.n	800ba50 <inc_lock+0x80>
 800ba42:	4a29      	ldr	r2, [pc, #164]	@ (800bae8 <inc_lock+0x118>)
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	011b      	lsls	r3, r3, #4
 800ba48:	4413      	add	r3, r2
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d1f2      	bne.n	800ba36 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	2b02      	cmp	r3, #2
 800ba54:	d101      	bne.n	800ba5a <inc_lock+0x8a>
 800ba56:	2300      	movs	r3, #0
 800ba58:	e040      	b.n	800badc <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	681a      	ldr	r2, [r3, #0]
 800ba5e:	4922      	ldr	r1, [pc, #136]	@ (800bae8 <inc_lock+0x118>)
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	011b      	lsls	r3, r3, #4
 800ba64:	440b      	add	r3, r1
 800ba66:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	689a      	ldr	r2, [r3, #8]
 800ba6c:	491e      	ldr	r1, [pc, #120]	@ (800bae8 <inc_lock+0x118>)
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	011b      	lsls	r3, r3, #4
 800ba72:	440b      	add	r3, r1
 800ba74:	3304      	adds	r3, #4
 800ba76:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	695a      	ldr	r2, [r3, #20]
 800ba7c:	491a      	ldr	r1, [pc, #104]	@ (800bae8 <inc_lock+0x118>)
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	011b      	lsls	r3, r3, #4
 800ba82:	440b      	add	r3, r1
 800ba84:	3308      	adds	r3, #8
 800ba86:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800ba88:	4a17      	ldr	r2, [pc, #92]	@ (800bae8 <inc_lock+0x118>)
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	011b      	lsls	r3, r3, #4
 800ba8e:	4413      	add	r3, r2
 800ba90:	330c      	adds	r3, #12
 800ba92:	2200      	movs	r2, #0
 800ba94:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800ba96:	683b      	ldr	r3, [r7, #0]
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d009      	beq.n	800bab0 <inc_lock+0xe0>
 800ba9c:	4a12      	ldr	r2, [pc, #72]	@ (800bae8 <inc_lock+0x118>)
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	011b      	lsls	r3, r3, #4
 800baa2:	4413      	add	r3, r2
 800baa4:	330c      	adds	r3, #12
 800baa6:	881b      	ldrh	r3, [r3, #0]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d001      	beq.n	800bab0 <inc_lock+0xe0>
 800baac:	2300      	movs	r3, #0
 800baae:	e015      	b.n	800badc <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800bab0:	683b      	ldr	r3, [r7, #0]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d108      	bne.n	800bac8 <inc_lock+0xf8>
 800bab6:	4a0c      	ldr	r2, [pc, #48]	@ (800bae8 <inc_lock+0x118>)
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	011b      	lsls	r3, r3, #4
 800babc:	4413      	add	r3, r2
 800babe:	330c      	adds	r3, #12
 800bac0:	881b      	ldrh	r3, [r3, #0]
 800bac2:	3301      	adds	r3, #1
 800bac4:	b29a      	uxth	r2, r3
 800bac6:	e001      	b.n	800bacc <inc_lock+0xfc>
 800bac8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bacc:	4906      	ldr	r1, [pc, #24]	@ (800bae8 <inc_lock+0x118>)
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	011b      	lsls	r3, r3, #4
 800bad2:	440b      	add	r3, r1
 800bad4:	330c      	adds	r3, #12
 800bad6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	3301      	adds	r3, #1
}
 800badc:	4618      	mov	r0, r3
 800bade:	3714      	adds	r7, #20
 800bae0:	46bd      	mov	sp, r7
 800bae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae6:	4770      	bx	lr
 800bae8:	24001ee8 	.word	0x24001ee8

0800baec <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800baec:	b480      	push	{r7}
 800baee:	b085      	sub	sp, #20
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	3b01      	subs	r3, #1
 800baf8:	607b      	str	r3, [r7, #4]
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	2b01      	cmp	r3, #1
 800bafe:	d825      	bhi.n	800bb4c <dec_lock+0x60>
		n = Files[i].ctr;
 800bb00:	4a17      	ldr	r2, [pc, #92]	@ (800bb60 <dec_lock+0x74>)
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	011b      	lsls	r3, r3, #4
 800bb06:	4413      	add	r3, r2
 800bb08:	330c      	adds	r3, #12
 800bb0a:	881b      	ldrh	r3, [r3, #0]
 800bb0c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800bb0e:	89fb      	ldrh	r3, [r7, #14]
 800bb10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bb14:	d101      	bne.n	800bb1a <dec_lock+0x2e>
 800bb16:	2300      	movs	r3, #0
 800bb18:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800bb1a:	89fb      	ldrh	r3, [r7, #14]
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d002      	beq.n	800bb26 <dec_lock+0x3a>
 800bb20:	89fb      	ldrh	r3, [r7, #14]
 800bb22:	3b01      	subs	r3, #1
 800bb24:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800bb26:	4a0e      	ldr	r2, [pc, #56]	@ (800bb60 <dec_lock+0x74>)
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	011b      	lsls	r3, r3, #4
 800bb2c:	4413      	add	r3, r2
 800bb2e:	330c      	adds	r3, #12
 800bb30:	89fa      	ldrh	r2, [r7, #14]
 800bb32:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800bb34:	89fb      	ldrh	r3, [r7, #14]
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d105      	bne.n	800bb46 <dec_lock+0x5a>
 800bb3a:	4a09      	ldr	r2, [pc, #36]	@ (800bb60 <dec_lock+0x74>)
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	011b      	lsls	r3, r3, #4
 800bb40:	4413      	add	r3, r2
 800bb42:	2200      	movs	r2, #0
 800bb44:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800bb46:	2300      	movs	r3, #0
 800bb48:	737b      	strb	r3, [r7, #13]
 800bb4a:	e001      	b.n	800bb50 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800bb4c:	2302      	movs	r3, #2
 800bb4e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800bb50:	7b7b      	ldrb	r3, [r7, #13]
}
 800bb52:	4618      	mov	r0, r3
 800bb54:	3714      	adds	r7, #20
 800bb56:	46bd      	mov	sp, r7
 800bb58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb5c:	4770      	bx	lr
 800bb5e:	bf00      	nop
 800bb60:	24001ee8 	.word	0x24001ee8

0800bb64 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800bb64:	b480      	push	{r7}
 800bb66:	b085      	sub	sp, #20
 800bb68:	af00      	add	r7, sp, #0
 800bb6a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800bb6c:	2300      	movs	r3, #0
 800bb6e:	60fb      	str	r3, [r7, #12]
 800bb70:	e010      	b.n	800bb94 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800bb72:	4a0d      	ldr	r2, [pc, #52]	@ (800bba8 <clear_lock+0x44>)
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	011b      	lsls	r3, r3, #4
 800bb78:	4413      	add	r3, r2
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	687a      	ldr	r2, [r7, #4]
 800bb7e:	429a      	cmp	r2, r3
 800bb80:	d105      	bne.n	800bb8e <clear_lock+0x2a>
 800bb82:	4a09      	ldr	r2, [pc, #36]	@ (800bba8 <clear_lock+0x44>)
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	011b      	lsls	r3, r3, #4
 800bb88:	4413      	add	r3, r2
 800bb8a:	2200      	movs	r2, #0
 800bb8c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	3301      	adds	r3, #1
 800bb92:	60fb      	str	r3, [r7, #12]
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	2b01      	cmp	r3, #1
 800bb98:	d9eb      	bls.n	800bb72 <clear_lock+0xe>
	}
}
 800bb9a:	bf00      	nop
 800bb9c:	bf00      	nop
 800bb9e:	3714      	adds	r7, #20
 800bba0:	46bd      	mov	sp, r7
 800bba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba6:	4770      	bx	lr
 800bba8:	24001ee8 	.word	0x24001ee8

0800bbac <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800bbac:	b580      	push	{r7, lr}
 800bbae:	b086      	sub	sp, #24
 800bbb0:	af00      	add	r7, sp, #0
 800bbb2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	78db      	ldrb	r3, [r3, #3]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d034      	beq.n	800bc2a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbc4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	7858      	ldrb	r0, [r3, #1]
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800bbd0:	2301      	movs	r3, #1
 800bbd2:	697a      	ldr	r2, [r7, #20]
 800bbd4:	f7ff fd40 	bl	800b658 <disk_write>
 800bbd8:	4603      	mov	r3, r0
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d002      	beq.n	800bbe4 <sync_window+0x38>
			res = FR_DISK_ERR;
 800bbde:	2301      	movs	r3, #1
 800bbe0:	73fb      	strb	r3, [r7, #15]
 800bbe2:	e022      	b.n	800bc2a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	2200      	movs	r2, #0
 800bbe8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	6a1b      	ldr	r3, [r3, #32]
 800bbee:	697a      	ldr	r2, [r7, #20]
 800bbf0:	1ad2      	subs	r2, r2, r3
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	699b      	ldr	r3, [r3, #24]
 800bbf6:	429a      	cmp	r2, r3
 800bbf8:	d217      	bcs.n	800bc2a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	789b      	ldrb	r3, [r3, #2]
 800bbfe:	613b      	str	r3, [r7, #16]
 800bc00:	e010      	b.n	800bc24 <sync_window+0x78>
					wsect += fs->fsize;
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	699b      	ldr	r3, [r3, #24]
 800bc06:	697a      	ldr	r2, [r7, #20]
 800bc08:	4413      	add	r3, r2
 800bc0a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	7858      	ldrb	r0, [r3, #1]
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800bc16:	2301      	movs	r3, #1
 800bc18:	697a      	ldr	r2, [r7, #20]
 800bc1a:	f7ff fd1d 	bl	800b658 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800bc1e:	693b      	ldr	r3, [r7, #16]
 800bc20:	3b01      	subs	r3, #1
 800bc22:	613b      	str	r3, [r7, #16]
 800bc24:	693b      	ldr	r3, [r7, #16]
 800bc26:	2b01      	cmp	r3, #1
 800bc28:	d8eb      	bhi.n	800bc02 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800bc2a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc2c:	4618      	mov	r0, r3
 800bc2e:	3718      	adds	r7, #24
 800bc30:	46bd      	mov	sp, r7
 800bc32:	bd80      	pop	{r7, pc}

0800bc34 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800bc34:	b580      	push	{r7, lr}
 800bc36:	b084      	sub	sp, #16
 800bc38:	af00      	add	r7, sp, #0
 800bc3a:	6078      	str	r0, [r7, #4]
 800bc3c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800bc3e:	2300      	movs	r3, #0
 800bc40:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc46:	683a      	ldr	r2, [r7, #0]
 800bc48:	429a      	cmp	r2, r3
 800bc4a:	d01b      	beq.n	800bc84 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800bc4c:	6878      	ldr	r0, [r7, #4]
 800bc4e:	f7ff ffad 	bl	800bbac <sync_window>
 800bc52:	4603      	mov	r3, r0
 800bc54:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800bc56:	7bfb      	ldrb	r3, [r7, #15]
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d113      	bne.n	800bc84 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	7858      	ldrb	r0, [r3, #1]
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800bc66:	2301      	movs	r3, #1
 800bc68:	683a      	ldr	r2, [r7, #0]
 800bc6a:	f7ff fcd5 	bl	800b618 <disk_read>
 800bc6e:	4603      	mov	r3, r0
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d004      	beq.n	800bc7e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800bc74:	f04f 33ff 	mov.w	r3, #4294967295
 800bc78:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800bc7a:	2301      	movs	r3, #1
 800bc7c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	683a      	ldr	r2, [r7, #0]
 800bc82:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 800bc84:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc86:	4618      	mov	r0, r3
 800bc88:	3710      	adds	r7, #16
 800bc8a:	46bd      	mov	sp, r7
 800bc8c:	bd80      	pop	{r7, pc}
	...

0800bc90 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800bc90:	b580      	push	{r7, lr}
 800bc92:	b084      	sub	sp, #16
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800bc98:	6878      	ldr	r0, [r7, #4]
 800bc9a:	f7ff ff87 	bl	800bbac <sync_window>
 800bc9e:	4603      	mov	r3, r0
 800bca0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800bca2:	7bfb      	ldrb	r3, [r7, #15]
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d158      	bne.n	800bd5a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	781b      	ldrb	r3, [r3, #0]
 800bcac:	2b03      	cmp	r3, #3
 800bcae:	d148      	bne.n	800bd42 <sync_fs+0xb2>
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	791b      	ldrb	r3, [r3, #4]
 800bcb4:	2b01      	cmp	r3, #1
 800bcb6:	d144      	bne.n	800bd42 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	3330      	adds	r3, #48	@ 0x30
 800bcbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bcc0:	2100      	movs	r1, #0
 800bcc2:	4618      	mov	r0, r3
 800bcc4:	f7ff fda9 	bl	800b81a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	3330      	adds	r3, #48	@ 0x30
 800bccc:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800bcd0:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800bcd4:	4618      	mov	r0, r3
 800bcd6:	f7ff fd38 	bl	800b74a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	3330      	adds	r3, #48	@ 0x30
 800bcde:	4921      	ldr	r1, [pc, #132]	@ (800bd64 <sync_fs+0xd4>)
 800bce0:	4618      	mov	r0, r3
 800bce2:	f7ff fd4d 	bl	800b780 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	3330      	adds	r3, #48	@ 0x30
 800bcea:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800bcee:	491e      	ldr	r1, [pc, #120]	@ (800bd68 <sync_fs+0xd8>)
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	f7ff fd45 	bl	800b780 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	3330      	adds	r3, #48	@ 0x30
 800bcfa:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	691b      	ldr	r3, [r3, #16]
 800bd02:	4619      	mov	r1, r3
 800bd04:	4610      	mov	r0, r2
 800bd06:	f7ff fd3b 	bl	800b780 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	3330      	adds	r3, #48	@ 0x30
 800bd0e:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	68db      	ldr	r3, [r3, #12]
 800bd16:	4619      	mov	r1, r3
 800bd18:	4610      	mov	r0, r2
 800bd1a:	f7ff fd31 	bl	800b780 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	69db      	ldr	r3, [r3, #28]
 800bd22:	1c5a      	adds	r2, r3, #1
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	7858      	ldrb	r0, [r3, #1]
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd36:	2301      	movs	r3, #1
 800bd38:	f7ff fc8e 	bl	800b658 <disk_write>
			fs->fsi_flag = 0;
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	2200      	movs	r2, #0
 800bd40:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	785b      	ldrb	r3, [r3, #1]
 800bd46:	2200      	movs	r2, #0
 800bd48:	2100      	movs	r1, #0
 800bd4a:	4618      	mov	r0, r3
 800bd4c:	f7ff fca4 	bl	800b698 <disk_ioctl>
 800bd50:	4603      	mov	r3, r0
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d001      	beq.n	800bd5a <sync_fs+0xca>
 800bd56:	2301      	movs	r3, #1
 800bd58:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800bd5a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd5c:	4618      	mov	r0, r3
 800bd5e:	3710      	adds	r7, #16
 800bd60:	46bd      	mov	sp, r7
 800bd62:	bd80      	pop	{r7, pc}
 800bd64:	41615252 	.word	0x41615252
 800bd68:	61417272 	.word	0x61417272

0800bd6c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800bd6c:	b480      	push	{r7}
 800bd6e:	b083      	sub	sp, #12
 800bd70:	af00      	add	r7, sp, #0
 800bd72:	6078      	str	r0, [r7, #4]
 800bd74:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800bd76:	683b      	ldr	r3, [r7, #0]
 800bd78:	3b02      	subs	r3, #2
 800bd7a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	695b      	ldr	r3, [r3, #20]
 800bd80:	3b02      	subs	r3, #2
 800bd82:	683a      	ldr	r2, [r7, #0]
 800bd84:	429a      	cmp	r2, r3
 800bd86:	d301      	bcc.n	800bd8c <clust2sect+0x20>
 800bd88:	2300      	movs	r3, #0
 800bd8a:	e008      	b.n	800bd9e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	895b      	ldrh	r3, [r3, #10]
 800bd90:	461a      	mov	r2, r3
 800bd92:	683b      	ldr	r3, [r7, #0]
 800bd94:	fb03 f202 	mul.w	r2, r3, r2
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd9c:	4413      	add	r3, r2
}
 800bd9e:	4618      	mov	r0, r3
 800bda0:	370c      	adds	r7, #12
 800bda2:	46bd      	mov	sp, r7
 800bda4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bda8:	4770      	bx	lr

0800bdaa <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800bdaa:	b580      	push	{r7, lr}
 800bdac:	b086      	sub	sp, #24
 800bdae:	af00      	add	r7, sp, #0
 800bdb0:	6078      	str	r0, [r7, #4]
 800bdb2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800bdba:	683b      	ldr	r3, [r7, #0]
 800bdbc:	2b01      	cmp	r3, #1
 800bdbe:	d904      	bls.n	800bdca <get_fat+0x20>
 800bdc0:	693b      	ldr	r3, [r7, #16]
 800bdc2:	695b      	ldr	r3, [r3, #20]
 800bdc4:	683a      	ldr	r2, [r7, #0]
 800bdc6:	429a      	cmp	r2, r3
 800bdc8:	d302      	bcc.n	800bdd0 <get_fat+0x26>
		val = 1;	/* Internal error */
 800bdca:	2301      	movs	r3, #1
 800bdcc:	617b      	str	r3, [r7, #20]
 800bdce:	e08e      	b.n	800beee <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800bdd0:	f04f 33ff 	mov.w	r3, #4294967295
 800bdd4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800bdd6:	693b      	ldr	r3, [r7, #16]
 800bdd8:	781b      	ldrb	r3, [r3, #0]
 800bdda:	2b03      	cmp	r3, #3
 800bddc:	d061      	beq.n	800bea2 <get_fat+0xf8>
 800bdde:	2b03      	cmp	r3, #3
 800bde0:	dc7b      	bgt.n	800beda <get_fat+0x130>
 800bde2:	2b01      	cmp	r3, #1
 800bde4:	d002      	beq.n	800bdec <get_fat+0x42>
 800bde6:	2b02      	cmp	r3, #2
 800bde8:	d041      	beq.n	800be6e <get_fat+0xc4>
 800bdea:	e076      	b.n	800beda <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800bdec:	683b      	ldr	r3, [r7, #0]
 800bdee:	60fb      	str	r3, [r7, #12]
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	085b      	lsrs	r3, r3, #1
 800bdf4:	68fa      	ldr	r2, [r7, #12]
 800bdf6:	4413      	add	r3, r2
 800bdf8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800bdfa:	693b      	ldr	r3, [r7, #16]
 800bdfc:	6a1a      	ldr	r2, [r3, #32]
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	0a5b      	lsrs	r3, r3, #9
 800be02:	4413      	add	r3, r2
 800be04:	4619      	mov	r1, r3
 800be06:	6938      	ldr	r0, [r7, #16]
 800be08:	f7ff ff14 	bl	800bc34 <move_window>
 800be0c:	4603      	mov	r3, r0
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d166      	bne.n	800bee0 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	1c5a      	adds	r2, r3, #1
 800be16:	60fa      	str	r2, [r7, #12]
 800be18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be1c:	693a      	ldr	r2, [r7, #16]
 800be1e:	4413      	add	r3, r2
 800be20:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800be24:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800be26:	693b      	ldr	r3, [r7, #16]
 800be28:	6a1a      	ldr	r2, [r3, #32]
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	0a5b      	lsrs	r3, r3, #9
 800be2e:	4413      	add	r3, r2
 800be30:	4619      	mov	r1, r3
 800be32:	6938      	ldr	r0, [r7, #16]
 800be34:	f7ff fefe 	bl	800bc34 <move_window>
 800be38:	4603      	mov	r3, r0
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d152      	bne.n	800bee4 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be44:	693a      	ldr	r2, [r7, #16]
 800be46:	4413      	add	r3, r2
 800be48:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800be4c:	021b      	lsls	r3, r3, #8
 800be4e:	68ba      	ldr	r2, [r7, #8]
 800be50:	4313      	orrs	r3, r2
 800be52:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800be54:	683b      	ldr	r3, [r7, #0]
 800be56:	f003 0301 	and.w	r3, r3, #1
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d002      	beq.n	800be64 <get_fat+0xba>
 800be5e:	68bb      	ldr	r3, [r7, #8]
 800be60:	091b      	lsrs	r3, r3, #4
 800be62:	e002      	b.n	800be6a <get_fat+0xc0>
 800be64:	68bb      	ldr	r3, [r7, #8]
 800be66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800be6a:	617b      	str	r3, [r7, #20]
			break;
 800be6c:	e03f      	b.n	800beee <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800be6e:	693b      	ldr	r3, [r7, #16]
 800be70:	6a1a      	ldr	r2, [r3, #32]
 800be72:	683b      	ldr	r3, [r7, #0]
 800be74:	0a1b      	lsrs	r3, r3, #8
 800be76:	4413      	add	r3, r2
 800be78:	4619      	mov	r1, r3
 800be7a:	6938      	ldr	r0, [r7, #16]
 800be7c:	f7ff feda 	bl	800bc34 <move_window>
 800be80:	4603      	mov	r3, r0
 800be82:	2b00      	cmp	r3, #0
 800be84:	d130      	bne.n	800bee8 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800be86:	693b      	ldr	r3, [r7, #16]
 800be88:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800be8c:	683b      	ldr	r3, [r7, #0]
 800be8e:	005b      	lsls	r3, r3, #1
 800be90:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800be94:	4413      	add	r3, r2
 800be96:	4618      	mov	r0, r3
 800be98:	f7ff fc1c 	bl	800b6d4 <ld_word>
 800be9c:	4603      	mov	r3, r0
 800be9e:	617b      	str	r3, [r7, #20]
			break;
 800bea0:	e025      	b.n	800beee <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800bea2:	693b      	ldr	r3, [r7, #16]
 800bea4:	6a1a      	ldr	r2, [r3, #32]
 800bea6:	683b      	ldr	r3, [r7, #0]
 800bea8:	09db      	lsrs	r3, r3, #7
 800beaa:	4413      	add	r3, r2
 800beac:	4619      	mov	r1, r3
 800beae:	6938      	ldr	r0, [r7, #16]
 800beb0:	f7ff fec0 	bl	800bc34 <move_window>
 800beb4:	4603      	mov	r3, r0
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d118      	bne.n	800beec <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800beba:	693b      	ldr	r3, [r7, #16]
 800bebc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bec0:	683b      	ldr	r3, [r7, #0]
 800bec2:	009b      	lsls	r3, r3, #2
 800bec4:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800bec8:	4413      	add	r3, r2
 800beca:	4618      	mov	r0, r3
 800becc:	f7ff fc1a 	bl	800b704 <ld_dword>
 800bed0:	4603      	mov	r3, r0
 800bed2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800bed6:	617b      	str	r3, [r7, #20]
			break;
 800bed8:	e009      	b.n	800beee <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800beda:	2301      	movs	r3, #1
 800bedc:	617b      	str	r3, [r7, #20]
 800bede:	e006      	b.n	800beee <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800bee0:	bf00      	nop
 800bee2:	e004      	b.n	800beee <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800bee4:	bf00      	nop
 800bee6:	e002      	b.n	800beee <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800bee8:	bf00      	nop
 800beea:	e000      	b.n	800beee <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800beec:	bf00      	nop
		}
	}

	return val;
 800beee:	697b      	ldr	r3, [r7, #20]
}
 800bef0:	4618      	mov	r0, r3
 800bef2:	3718      	adds	r7, #24
 800bef4:	46bd      	mov	sp, r7
 800bef6:	bd80      	pop	{r7, pc}

0800bef8 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800bef8:	b590      	push	{r4, r7, lr}
 800befa:	b089      	sub	sp, #36	@ 0x24
 800befc:	af00      	add	r7, sp, #0
 800befe:	60f8      	str	r0, [r7, #12]
 800bf00:	60b9      	str	r1, [r7, #8]
 800bf02:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800bf04:	2302      	movs	r3, #2
 800bf06:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800bf08:	68bb      	ldr	r3, [r7, #8]
 800bf0a:	2b01      	cmp	r3, #1
 800bf0c:	f240 80d9 	bls.w	800c0c2 <put_fat+0x1ca>
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	695b      	ldr	r3, [r3, #20]
 800bf14:	68ba      	ldr	r2, [r7, #8]
 800bf16:	429a      	cmp	r2, r3
 800bf18:	f080 80d3 	bcs.w	800c0c2 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	781b      	ldrb	r3, [r3, #0]
 800bf20:	2b03      	cmp	r3, #3
 800bf22:	f000 8096 	beq.w	800c052 <put_fat+0x15a>
 800bf26:	2b03      	cmp	r3, #3
 800bf28:	f300 80cb 	bgt.w	800c0c2 <put_fat+0x1ca>
 800bf2c:	2b01      	cmp	r3, #1
 800bf2e:	d002      	beq.n	800bf36 <put_fat+0x3e>
 800bf30:	2b02      	cmp	r3, #2
 800bf32:	d06e      	beq.n	800c012 <put_fat+0x11a>
 800bf34:	e0c5      	b.n	800c0c2 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800bf36:	68bb      	ldr	r3, [r7, #8]
 800bf38:	61bb      	str	r3, [r7, #24]
 800bf3a:	69bb      	ldr	r3, [r7, #24]
 800bf3c:	085b      	lsrs	r3, r3, #1
 800bf3e:	69ba      	ldr	r2, [r7, #24]
 800bf40:	4413      	add	r3, r2
 800bf42:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	6a1a      	ldr	r2, [r3, #32]
 800bf48:	69bb      	ldr	r3, [r7, #24]
 800bf4a:	0a5b      	lsrs	r3, r3, #9
 800bf4c:	4413      	add	r3, r2
 800bf4e:	4619      	mov	r1, r3
 800bf50:	68f8      	ldr	r0, [r7, #12]
 800bf52:	f7ff fe6f 	bl	800bc34 <move_window>
 800bf56:	4603      	mov	r3, r0
 800bf58:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800bf5a:	7ffb      	ldrb	r3, [r7, #31]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	f040 80a9 	bne.w	800c0b4 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bf68:	69bb      	ldr	r3, [r7, #24]
 800bf6a:	1c59      	adds	r1, r3, #1
 800bf6c:	61b9      	str	r1, [r7, #24]
 800bf6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bf72:	4413      	add	r3, r2
 800bf74:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800bf76:	68bb      	ldr	r3, [r7, #8]
 800bf78:	f003 0301 	and.w	r3, r3, #1
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d00d      	beq.n	800bf9c <put_fat+0xa4>
 800bf80:	697b      	ldr	r3, [r7, #20]
 800bf82:	781b      	ldrb	r3, [r3, #0]
 800bf84:	b25b      	sxtb	r3, r3
 800bf86:	f003 030f 	and.w	r3, r3, #15
 800bf8a:	b25a      	sxtb	r2, r3
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	b2db      	uxtb	r3, r3
 800bf90:	011b      	lsls	r3, r3, #4
 800bf92:	b25b      	sxtb	r3, r3
 800bf94:	4313      	orrs	r3, r2
 800bf96:	b25b      	sxtb	r3, r3
 800bf98:	b2db      	uxtb	r3, r3
 800bf9a:	e001      	b.n	800bfa0 <put_fat+0xa8>
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	b2db      	uxtb	r3, r3
 800bfa0:	697a      	ldr	r2, [r7, #20]
 800bfa2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	2201      	movs	r2, #1
 800bfa8:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	6a1a      	ldr	r2, [r3, #32]
 800bfae:	69bb      	ldr	r3, [r7, #24]
 800bfb0:	0a5b      	lsrs	r3, r3, #9
 800bfb2:	4413      	add	r3, r2
 800bfb4:	4619      	mov	r1, r3
 800bfb6:	68f8      	ldr	r0, [r7, #12]
 800bfb8:	f7ff fe3c 	bl	800bc34 <move_window>
 800bfbc:	4603      	mov	r3, r0
 800bfbe:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800bfc0:	7ffb      	ldrb	r3, [r7, #31]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d178      	bne.n	800c0b8 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bfcc:	69bb      	ldr	r3, [r7, #24]
 800bfce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bfd2:	4413      	add	r3, r2
 800bfd4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800bfd6:	68bb      	ldr	r3, [r7, #8]
 800bfd8:	f003 0301 	and.w	r3, r3, #1
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d003      	beq.n	800bfe8 <put_fat+0xf0>
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	091b      	lsrs	r3, r3, #4
 800bfe4:	b2db      	uxtb	r3, r3
 800bfe6:	e00e      	b.n	800c006 <put_fat+0x10e>
 800bfe8:	697b      	ldr	r3, [r7, #20]
 800bfea:	781b      	ldrb	r3, [r3, #0]
 800bfec:	b25b      	sxtb	r3, r3
 800bfee:	f023 030f 	bic.w	r3, r3, #15
 800bff2:	b25a      	sxtb	r2, r3
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	0a1b      	lsrs	r3, r3, #8
 800bff8:	b25b      	sxtb	r3, r3
 800bffa:	f003 030f 	and.w	r3, r3, #15
 800bffe:	b25b      	sxtb	r3, r3
 800c000:	4313      	orrs	r3, r2
 800c002:	b25b      	sxtb	r3, r3
 800c004:	b2db      	uxtb	r3, r3
 800c006:	697a      	ldr	r2, [r7, #20]
 800c008:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	2201      	movs	r2, #1
 800c00e:	70da      	strb	r2, [r3, #3]
			break;
 800c010:	e057      	b.n	800c0c2 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	6a1a      	ldr	r2, [r3, #32]
 800c016:	68bb      	ldr	r3, [r7, #8]
 800c018:	0a1b      	lsrs	r3, r3, #8
 800c01a:	4413      	add	r3, r2
 800c01c:	4619      	mov	r1, r3
 800c01e:	68f8      	ldr	r0, [r7, #12]
 800c020:	f7ff fe08 	bl	800bc34 <move_window>
 800c024:	4603      	mov	r3, r0
 800c026:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c028:	7ffb      	ldrb	r3, [r7, #31]
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d146      	bne.n	800c0bc <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c034:	68bb      	ldr	r3, [r7, #8]
 800c036:	005b      	lsls	r3, r3, #1
 800c038:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800c03c:	4413      	add	r3, r2
 800c03e:	687a      	ldr	r2, [r7, #4]
 800c040:	b292      	uxth	r2, r2
 800c042:	4611      	mov	r1, r2
 800c044:	4618      	mov	r0, r3
 800c046:	f7ff fb80 	bl	800b74a <st_word>
			fs->wflag = 1;
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	2201      	movs	r2, #1
 800c04e:	70da      	strb	r2, [r3, #3]
			break;
 800c050:	e037      	b.n	800c0c2 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	6a1a      	ldr	r2, [r3, #32]
 800c056:	68bb      	ldr	r3, [r7, #8]
 800c058:	09db      	lsrs	r3, r3, #7
 800c05a:	4413      	add	r3, r2
 800c05c:	4619      	mov	r1, r3
 800c05e:	68f8      	ldr	r0, [r7, #12]
 800c060:	f7ff fde8 	bl	800bc34 <move_window>
 800c064:	4603      	mov	r3, r0
 800c066:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c068:	7ffb      	ldrb	r3, [r7, #31]
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d128      	bne.n	800c0c0 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c07a:	68bb      	ldr	r3, [r7, #8]
 800c07c:	009b      	lsls	r3, r3, #2
 800c07e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c082:	4413      	add	r3, r2
 800c084:	4618      	mov	r0, r3
 800c086:	f7ff fb3d 	bl	800b704 <ld_dword>
 800c08a:	4603      	mov	r3, r0
 800c08c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800c090:	4323      	orrs	r3, r4
 800c092:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c09a:	68bb      	ldr	r3, [r7, #8]
 800c09c:	009b      	lsls	r3, r3, #2
 800c09e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c0a2:	4413      	add	r3, r2
 800c0a4:	6879      	ldr	r1, [r7, #4]
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	f7ff fb6a 	bl	800b780 <st_dword>
			fs->wflag = 1;
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	2201      	movs	r2, #1
 800c0b0:	70da      	strb	r2, [r3, #3]
			break;
 800c0b2:	e006      	b.n	800c0c2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c0b4:	bf00      	nop
 800c0b6:	e004      	b.n	800c0c2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c0b8:	bf00      	nop
 800c0ba:	e002      	b.n	800c0c2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c0bc:	bf00      	nop
 800c0be:	e000      	b.n	800c0c2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c0c0:	bf00      	nop
		}
	}
	return res;
 800c0c2:	7ffb      	ldrb	r3, [r7, #31]
}
 800c0c4:	4618      	mov	r0, r3
 800c0c6:	3724      	adds	r7, #36	@ 0x24
 800c0c8:	46bd      	mov	sp, r7
 800c0ca:	bd90      	pop	{r4, r7, pc}

0800c0cc <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c0cc:	b580      	push	{r7, lr}
 800c0ce:	b088      	sub	sp, #32
 800c0d0:	af00      	add	r7, sp, #0
 800c0d2:	60f8      	str	r0, [r7, #12]
 800c0d4:	60b9      	str	r1, [r7, #8]
 800c0d6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c0d8:	2300      	movs	r3, #0
 800c0da:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c0e2:	68bb      	ldr	r3, [r7, #8]
 800c0e4:	2b01      	cmp	r3, #1
 800c0e6:	d904      	bls.n	800c0f2 <remove_chain+0x26>
 800c0e8:	69bb      	ldr	r3, [r7, #24]
 800c0ea:	695b      	ldr	r3, [r3, #20]
 800c0ec:	68ba      	ldr	r2, [r7, #8]
 800c0ee:	429a      	cmp	r2, r3
 800c0f0:	d301      	bcc.n	800c0f6 <remove_chain+0x2a>
 800c0f2:	2302      	movs	r3, #2
 800c0f4:	e04b      	b.n	800c18e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d00c      	beq.n	800c116 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c0fc:	f04f 32ff 	mov.w	r2, #4294967295
 800c100:	6879      	ldr	r1, [r7, #4]
 800c102:	69b8      	ldr	r0, [r7, #24]
 800c104:	f7ff fef8 	bl	800bef8 <put_fat>
 800c108:	4603      	mov	r3, r0
 800c10a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c10c:	7ffb      	ldrb	r3, [r7, #31]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d001      	beq.n	800c116 <remove_chain+0x4a>
 800c112:	7ffb      	ldrb	r3, [r7, #31]
 800c114:	e03b      	b.n	800c18e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c116:	68b9      	ldr	r1, [r7, #8]
 800c118:	68f8      	ldr	r0, [r7, #12]
 800c11a:	f7ff fe46 	bl	800bdaa <get_fat>
 800c11e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c120:	697b      	ldr	r3, [r7, #20]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d031      	beq.n	800c18a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c126:	697b      	ldr	r3, [r7, #20]
 800c128:	2b01      	cmp	r3, #1
 800c12a:	d101      	bne.n	800c130 <remove_chain+0x64>
 800c12c:	2302      	movs	r3, #2
 800c12e:	e02e      	b.n	800c18e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c130:	697b      	ldr	r3, [r7, #20]
 800c132:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c136:	d101      	bne.n	800c13c <remove_chain+0x70>
 800c138:	2301      	movs	r3, #1
 800c13a:	e028      	b.n	800c18e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c13c:	2200      	movs	r2, #0
 800c13e:	68b9      	ldr	r1, [r7, #8]
 800c140:	69b8      	ldr	r0, [r7, #24]
 800c142:	f7ff fed9 	bl	800bef8 <put_fat>
 800c146:	4603      	mov	r3, r0
 800c148:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c14a:	7ffb      	ldrb	r3, [r7, #31]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d001      	beq.n	800c154 <remove_chain+0x88>
 800c150:	7ffb      	ldrb	r3, [r7, #31]
 800c152:	e01c      	b.n	800c18e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c154:	69bb      	ldr	r3, [r7, #24]
 800c156:	691a      	ldr	r2, [r3, #16]
 800c158:	69bb      	ldr	r3, [r7, #24]
 800c15a:	695b      	ldr	r3, [r3, #20]
 800c15c:	3b02      	subs	r3, #2
 800c15e:	429a      	cmp	r2, r3
 800c160:	d20b      	bcs.n	800c17a <remove_chain+0xae>
			fs->free_clst++;
 800c162:	69bb      	ldr	r3, [r7, #24]
 800c164:	691b      	ldr	r3, [r3, #16]
 800c166:	1c5a      	adds	r2, r3, #1
 800c168:	69bb      	ldr	r3, [r7, #24]
 800c16a:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800c16c:	69bb      	ldr	r3, [r7, #24]
 800c16e:	791b      	ldrb	r3, [r3, #4]
 800c170:	f043 0301 	orr.w	r3, r3, #1
 800c174:	b2da      	uxtb	r2, r3
 800c176:	69bb      	ldr	r3, [r7, #24]
 800c178:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c17a:	697b      	ldr	r3, [r7, #20]
 800c17c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c17e:	69bb      	ldr	r3, [r7, #24]
 800c180:	695b      	ldr	r3, [r3, #20]
 800c182:	68ba      	ldr	r2, [r7, #8]
 800c184:	429a      	cmp	r2, r3
 800c186:	d3c6      	bcc.n	800c116 <remove_chain+0x4a>
 800c188:	e000      	b.n	800c18c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c18a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c18c:	2300      	movs	r3, #0
}
 800c18e:	4618      	mov	r0, r3
 800c190:	3720      	adds	r7, #32
 800c192:	46bd      	mov	sp, r7
 800c194:	bd80      	pop	{r7, pc}

0800c196 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c196:	b580      	push	{r7, lr}
 800c198:	b088      	sub	sp, #32
 800c19a:	af00      	add	r7, sp, #0
 800c19c:	6078      	str	r0, [r7, #4]
 800c19e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c1a6:	683b      	ldr	r3, [r7, #0]
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d10d      	bne.n	800c1c8 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c1ac:	693b      	ldr	r3, [r7, #16]
 800c1ae:	68db      	ldr	r3, [r3, #12]
 800c1b0:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c1b2:	69bb      	ldr	r3, [r7, #24]
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d004      	beq.n	800c1c2 <create_chain+0x2c>
 800c1b8:	693b      	ldr	r3, [r7, #16]
 800c1ba:	695b      	ldr	r3, [r3, #20]
 800c1bc:	69ba      	ldr	r2, [r7, #24]
 800c1be:	429a      	cmp	r2, r3
 800c1c0:	d31b      	bcc.n	800c1fa <create_chain+0x64>
 800c1c2:	2301      	movs	r3, #1
 800c1c4:	61bb      	str	r3, [r7, #24]
 800c1c6:	e018      	b.n	800c1fa <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c1c8:	6839      	ldr	r1, [r7, #0]
 800c1ca:	6878      	ldr	r0, [r7, #4]
 800c1cc:	f7ff fded 	bl	800bdaa <get_fat>
 800c1d0:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	2b01      	cmp	r3, #1
 800c1d6:	d801      	bhi.n	800c1dc <create_chain+0x46>
 800c1d8:	2301      	movs	r3, #1
 800c1da:	e070      	b.n	800c2be <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1e2:	d101      	bne.n	800c1e8 <create_chain+0x52>
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	e06a      	b.n	800c2be <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c1e8:	693b      	ldr	r3, [r7, #16]
 800c1ea:	695b      	ldr	r3, [r3, #20]
 800c1ec:	68fa      	ldr	r2, [r7, #12]
 800c1ee:	429a      	cmp	r2, r3
 800c1f0:	d201      	bcs.n	800c1f6 <create_chain+0x60>
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	e063      	b.n	800c2be <create_chain+0x128>
		scl = clst;
 800c1f6:	683b      	ldr	r3, [r7, #0]
 800c1f8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c1fa:	69bb      	ldr	r3, [r7, #24]
 800c1fc:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c1fe:	69fb      	ldr	r3, [r7, #28]
 800c200:	3301      	adds	r3, #1
 800c202:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c204:	693b      	ldr	r3, [r7, #16]
 800c206:	695b      	ldr	r3, [r3, #20]
 800c208:	69fa      	ldr	r2, [r7, #28]
 800c20a:	429a      	cmp	r2, r3
 800c20c:	d307      	bcc.n	800c21e <create_chain+0x88>
				ncl = 2;
 800c20e:	2302      	movs	r3, #2
 800c210:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c212:	69fa      	ldr	r2, [r7, #28]
 800c214:	69bb      	ldr	r3, [r7, #24]
 800c216:	429a      	cmp	r2, r3
 800c218:	d901      	bls.n	800c21e <create_chain+0x88>
 800c21a:	2300      	movs	r3, #0
 800c21c:	e04f      	b.n	800c2be <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c21e:	69f9      	ldr	r1, [r7, #28]
 800c220:	6878      	ldr	r0, [r7, #4]
 800c222:	f7ff fdc2 	bl	800bdaa <get_fat>
 800c226:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d00e      	beq.n	800c24c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	2b01      	cmp	r3, #1
 800c232:	d003      	beq.n	800c23c <create_chain+0xa6>
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c23a:	d101      	bne.n	800c240 <create_chain+0xaa>
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	e03e      	b.n	800c2be <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c240:	69fa      	ldr	r2, [r7, #28]
 800c242:	69bb      	ldr	r3, [r7, #24]
 800c244:	429a      	cmp	r2, r3
 800c246:	d1da      	bne.n	800c1fe <create_chain+0x68>
 800c248:	2300      	movs	r3, #0
 800c24a:	e038      	b.n	800c2be <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c24c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c24e:	f04f 32ff 	mov.w	r2, #4294967295
 800c252:	69f9      	ldr	r1, [r7, #28]
 800c254:	6938      	ldr	r0, [r7, #16]
 800c256:	f7ff fe4f 	bl	800bef8 <put_fat>
 800c25a:	4603      	mov	r3, r0
 800c25c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c25e:	7dfb      	ldrb	r3, [r7, #23]
 800c260:	2b00      	cmp	r3, #0
 800c262:	d109      	bne.n	800c278 <create_chain+0xe2>
 800c264:	683b      	ldr	r3, [r7, #0]
 800c266:	2b00      	cmp	r3, #0
 800c268:	d006      	beq.n	800c278 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c26a:	69fa      	ldr	r2, [r7, #28]
 800c26c:	6839      	ldr	r1, [r7, #0]
 800c26e:	6938      	ldr	r0, [r7, #16]
 800c270:	f7ff fe42 	bl	800bef8 <put_fat>
 800c274:	4603      	mov	r3, r0
 800c276:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c278:	7dfb      	ldrb	r3, [r7, #23]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d116      	bne.n	800c2ac <create_chain+0x116>
		fs->last_clst = ncl;
 800c27e:	693b      	ldr	r3, [r7, #16]
 800c280:	69fa      	ldr	r2, [r7, #28]
 800c282:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c284:	693b      	ldr	r3, [r7, #16]
 800c286:	691a      	ldr	r2, [r3, #16]
 800c288:	693b      	ldr	r3, [r7, #16]
 800c28a:	695b      	ldr	r3, [r3, #20]
 800c28c:	3b02      	subs	r3, #2
 800c28e:	429a      	cmp	r2, r3
 800c290:	d804      	bhi.n	800c29c <create_chain+0x106>
 800c292:	693b      	ldr	r3, [r7, #16]
 800c294:	691b      	ldr	r3, [r3, #16]
 800c296:	1e5a      	subs	r2, r3, #1
 800c298:	693b      	ldr	r3, [r7, #16]
 800c29a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800c29c:	693b      	ldr	r3, [r7, #16]
 800c29e:	791b      	ldrb	r3, [r3, #4]
 800c2a0:	f043 0301 	orr.w	r3, r3, #1
 800c2a4:	b2da      	uxtb	r2, r3
 800c2a6:	693b      	ldr	r3, [r7, #16]
 800c2a8:	711a      	strb	r2, [r3, #4]
 800c2aa:	e007      	b.n	800c2bc <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c2ac:	7dfb      	ldrb	r3, [r7, #23]
 800c2ae:	2b01      	cmp	r3, #1
 800c2b0:	d102      	bne.n	800c2b8 <create_chain+0x122>
 800c2b2:	f04f 33ff 	mov.w	r3, #4294967295
 800c2b6:	e000      	b.n	800c2ba <create_chain+0x124>
 800c2b8:	2301      	movs	r3, #1
 800c2ba:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c2bc:	69fb      	ldr	r3, [r7, #28]
}
 800c2be:	4618      	mov	r0, r3
 800c2c0:	3720      	adds	r7, #32
 800c2c2:	46bd      	mov	sp, r7
 800c2c4:	bd80      	pop	{r7, pc}

0800c2c6 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800c2c6:	b480      	push	{r7}
 800c2c8:	b087      	sub	sp, #28
 800c2ca:	af00      	add	r7, sp, #0
 800c2cc:	6078      	str	r0, [r7, #4]
 800c2ce:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2da:	3304      	adds	r3, #4
 800c2dc:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800c2de:	683b      	ldr	r3, [r7, #0]
 800c2e0:	0a5b      	lsrs	r3, r3, #9
 800c2e2:	68fa      	ldr	r2, [r7, #12]
 800c2e4:	8952      	ldrh	r2, [r2, #10]
 800c2e6:	fbb3 f3f2 	udiv	r3, r3, r2
 800c2ea:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c2ec:	693b      	ldr	r3, [r7, #16]
 800c2ee:	1d1a      	adds	r2, r3, #4
 800c2f0:	613a      	str	r2, [r7, #16]
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800c2f6:	68bb      	ldr	r3, [r7, #8]
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d101      	bne.n	800c300 <clmt_clust+0x3a>
 800c2fc:	2300      	movs	r3, #0
 800c2fe:	e010      	b.n	800c322 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800c300:	697a      	ldr	r2, [r7, #20]
 800c302:	68bb      	ldr	r3, [r7, #8]
 800c304:	429a      	cmp	r2, r3
 800c306:	d307      	bcc.n	800c318 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800c308:	697a      	ldr	r2, [r7, #20]
 800c30a:	68bb      	ldr	r3, [r7, #8]
 800c30c:	1ad3      	subs	r3, r2, r3
 800c30e:	617b      	str	r3, [r7, #20]
 800c310:	693b      	ldr	r3, [r7, #16]
 800c312:	3304      	adds	r3, #4
 800c314:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c316:	e7e9      	b.n	800c2ec <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800c318:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800c31a:	693b      	ldr	r3, [r7, #16]
 800c31c:	681a      	ldr	r2, [r3, #0]
 800c31e:	697b      	ldr	r3, [r7, #20]
 800c320:	4413      	add	r3, r2
}
 800c322:	4618      	mov	r0, r3
 800c324:	371c      	adds	r7, #28
 800c326:	46bd      	mov	sp, r7
 800c328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c32c:	4770      	bx	lr

0800c32e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800c32e:	b580      	push	{r7, lr}
 800c330:	b086      	sub	sp, #24
 800c332:	af00      	add	r7, sp, #0
 800c334:	6078      	str	r0, [r7, #4]
 800c336:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800c33e:	683b      	ldr	r3, [r7, #0]
 800c340:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c344:	d204      	bcs.n	800c350 <dir_sdi+0x22>
 800c346:	683b      	ldr	r3, [r7, #0]
 800c348:	f003 031f 	and.w	r3, r3, #31
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d001      	beq.n	800c354 <dir_sdi+0x26>
		return FR_INT_ERR;
 800c350:	2302      	movs	r3, #2
 800c352:	e063      	b.n	800c41c <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	683a      	ldr	r2, [r7, #0]
 800c358:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	689b      	ldr	r3, [r3, #8]
 800c35e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800c360:	697b      	ldr	r3, [r7, #20]
 800c362:	2b00      	cmp	r3, #0
 800c364:	d106      	bne.n	800c374 <dir_sdi+0x46>
 800c366:	693b      	ldr	r3, [r7, #16]
 800c368:	781b      	ldrb	r3, [r3, #0]
 800c36a:	2b02      	cmp	r3, #2
 800c36c:	d902      	bls.n	800c374 <dir_sdi+0x46>
		clst = fs->dirbase;
 800c36e:	693b      	ldr	r3, [r7, #16]
 800c370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c372:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800c374:	697b      	ldr	r3, [r7, #20]
 800c376:	2b00      	cmp	r3, #0
 800c378:	d10c      	bne.n	800c394 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800c37a:	683b      	ldr	r3, [r7, #0]
 800c37c:	095b      	lsrs	r3, r3, #5
 800c37e:	693a      	ldr	r2, [r7, #16]
 800c380:	8912      	ldrh	r2, [r2, #8]
 800c382:	4293      	cmp	r3, r2
 800c384:	d301      	bcc.n	800c38a <dir_sdi+0x5c>
 800c386:	2302      	movs	r3, #2
 800c388:	e048      	b.n	800c41c <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800c38a:	693b      	ldr	r3, [r7, #16]
 800c38c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	61da      	str	r2, [r3, #28]
 800c392:	e029      	b.n	800c3e8 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800c394:	693b      	ldr	r3, [r7, #16]
 800c396:	895b      	ldrh	r3, [r3, #10]
 800c398:	025b      	lsls	r3, r3, #9
 800c39a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c39c:	e019      	b.n	800c3d2 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	6979      	ldr	r1, [r7, #20]
 800c3a2:	4618      	mov	r0, r3
 800c3a4:	f7ff fd01 	bl	800bdaa <get_fat>
 800c3a8:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c3aa:	697b      	ldr	r3, [r7, #20]
 800c3ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3b0:	d101      	bne.n	800c3b6 <dir_sdi+0x88>
 800c3b2:	2301      	movs	r3, #1
 800c3b4:	e032      	b.n	800c41c <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800c3b6:	697b      	ldr	r3, [r7, #20]
 800c3b8:	2b01      	cmp	r3, #1
 800c3ba:	d904      	bls.n	800c3c6 <dir_sdi+0x98>
 800c3bc:	693b      	ldr	r3, [r7, #16]
 800c3be:	695b      	ldr	r3, [r3, #20]
 800c3c0:	697a      	ldr	r2, [r7, #20]
 800c3c2:	429a      	cmp	r2, r3
 800c3c4:	d301      	bcc.n	800c3ca <dir_sdi+0x9c>
 800c3c6:	2302      	movs	r3, #2
 800c3c8:	e028      	b.n	800c41c <dir_sdi+0xee>
			ofs -= csz;
 800c3ca:	683a      	ldr	r2, [r7, #0]
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	1ad3      	subs	r3, r2, r3
 800c3d0:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c3d2:	683a      	ldr	r2, [r7, #0]
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	429a      	cmp	r2, r3
 800c3d8:	d2e1      	bcs.n	800c39e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800c3da:	6979      	ldr	r1, [r7, #20]
 800c3dc:	6938      	ldr	r0, [r7, #16]
 800c3de:	f7ff fcc5 	bl	800bd6c <clust2sect>
 800c3e2:	4602      	mov	r2, r0
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	697a      	ldr	r2, [r7, #20]
 800c3ec:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	69db      	ldr	r3, [r3, #28]
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d101      	bne.n	800c3fa <dir_sdi+0xcc>
 800c3f6:	2302      	movs	r3, #2
 800c3f8:	e010      	b.n	800c41c <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	69da      	ldr	r2, [r3, #28]
 800c3fe:	683b      	ldr	r3, [r7, #0]
 800c400:	0a5b      	lsrs	r3, r3, #9
 800c402:	441a      	add	r2, r3
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800c408:	693b      	ldr	r3, [r7, #16]
 800c40a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c40e:	683b      	ldr	r3, [r7, #0]
 800c410:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c414:	441a      	add	r2, r3
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c41a:	2300      	movs	r3, #0
}
 800c41c:	4618      	mov	r0, r3
 800c41e:	3718      	adds	r7, #24
 800c420:	46bd      	mov	sp, r7
 800c422:	bd80      	pop	{r7, pc}

0800c424 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800c424:	b580      	push	{r7, lr}
 800c426:	b086      	sub	sp, #24
 800c428:	af00      	add	r7, sp, #0
 800c42a:	6078      	str	r0, [r7, #4]
 800c42c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	695b      	ldr	r3, [r3, #20]
 800c438:	3320      	adds	r3, #32
 800c43a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	69db      	ldr	r3, [r3, #28]
 800c440:	2b00      	cmp	r3, #0
 800c442:	d003      	beq.n	800c44c <dir_next+0x28>
 800c444:	68bb      	ldr	r3, [r7, #8]
 800c446:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c44a:	d301      	bcc.n	800c450 <dir_next+0x2c>
 800c44c:	2304      	movs	r3, #4
 800c44e:	e0aa      	b.n	800c5a6 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800c450:	68bb      	ldr	r3, [r7, #8]
 800c452:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c456:	2b00      	cmp	r3, #0
 800c458:	f040 8098 	bne.w	800c58c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	69db      	ldr	r3, [r3, #28]
 800c460:	1c5a      	adds	r2, r3, #1
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	699b      	ldr	r3, [r3, #24]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d10b      	bne.n	800c486 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800c46e:	68bb      	ldr	r3, [r7, #8]
 800c470:	095b      	lsrs	r3, r3, #5
 800c472:	68fa      	ldr	r2, [r7, #12]
 800c474:	8912      	ldrh	r2, [r2, #8]
 800c476:	4293      	cmp	r3, r2
 800c478:	f0c0 8088 	bcc.w	800c58c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	2200      	movs	r2, #0
 800c480:	61da      	str	r2, [r3, #28]
 800c482:	2304      	movs	r3, #4
 800c484:	e08f      	b.n	800c5a6 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800c486:	68bb      	ldr	r3, [r7, #8]
 800c488:	0a5b      	lsrs	r3, r3, #9
 800c48a:	68fa      	ldr	r2, [r7, #12]
 800c48c:	8952      	ldrh	r2, [r2, #10]
 800c48e:	3a01      	subs	r2, #1
 800c490:	4013      	ands	r3, r2
 800c492:	2b00      	cmp	r3, #0
 800c494:	d17a      	bne.n	800c58c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800c496:	687a      	ldr	r2, [r7, #4]
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	699b      	ldr	r3, [r3, #24]
 800c49c:	4619      	mov	r1, r3
 800c49e:	4610      	mov	r0, r2
 800c4a0:	f7ff fc83 	bl	800bdaa <get_fat>
 800c4a4:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800c4a6:	697b      	ldr	r3, [r7, #20]
 800c4a8:	2b01      	cmp	r3, #1
 800c4aa:	d801      	bhi.n	800c4b0 <dir_next+0x8c>
 800c4ac:	2302      	movs	r3, #2
 800c4ae:	e07a      	b.n	800c5a6 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800c4b0:	697b      	ldr	r3, [r7, #20]
 800c4b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4b6:	d101      	bne.n	800c4bc <dir_next+0x98>
 800c4b8:	2301      	movs	r3, #1
 800c4ba:	e074      	b.n	800c5a6 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	695b      	ldr	r3, [r3, #20]
 800c4c0:	697a      	ldr	r2, [r7, #20]
 800c4c2:	429a      	cmp	r2, r3
 800c4c4:	d358      	bcc.n	800c578 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800c4c6:	683b      	ldr	r3, [r7, #0]
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d104      	bne.n	800c4d6 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	2200      	movs	r2, #0
 800c4d0:	61da      	str	r2, [r3, #28]
 800c4d2:	2304      	movs	r3, #4
 800c4d4:	e067      	b.n	800c5a6 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800c4d6:	687a      	ldr	r2, [r7, #4]
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	699b      	ldr	r3, [r3, #24]
 800c4dc:	4619      	mov	r1, r3
 800c4de:	4610      	mov	r0, r2
 800c4e0:	f7ff fe59 	bl	800c196 <create_chain>
 800c4e4:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800c4e6:	697b      	ldr	r3, [r7, #20]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d101      	bne.n	800c4f0 <dir_next+0xcc>
 800c4ec:	2307      	movs	r3, #7
 800c4ee:	e05a      	b.n	800c5a6 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800c4f0:	697b      	ldr	r3, [r7, #20]
 800c4f2:	2b01      	cmp	r3, #1
 800c4f4:	d101      	bne.n	800c4fa <dir_next+0xd6>
 800c4f6:	2302      	movs	r3, #2
 800c4f8:	e055      	b.n	800c5a6 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c4fa:	697b      	ldr	r3, [r7, #20]
 800c4fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c500:	d101      	bne.n	800c506 <dir_next+0xe2>
 800c502:	2301      	movs	r3, #1
 800c504:	e04f      	b.n	800c5a6 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800c506:	68f8      	ldr	r0, [r7, #12]
 800c508:	f7ff fb50 	bl	800bbac <sync_window>
 800c50c:	4603      	mov	r3, r0
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d001      	beq.n	800c516 <dir_next+0xf2>
 800c512:	2301      	movs	r3, #1
 800c514:	e047      	b.n	800c5a6 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	3330      	adds	r3, #48	@ 0x30
 800c51a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c51e:	2100      	movs	r1, #0
 800c520:	4618      	mov	r0, r3
 800c522:	f7ff f97a 	bl	800b81a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c526:	2300      	movs	r3, #0
 800c528:	613b      	str	r3, [r7, #16]
 800c52a:	6979      	ldr	r1, [r7, #20]
 800c52c:	68f8      	ldr	r0, [r7, #12]
 800c52e:	f7ff fc1d 	bl	800bd6c <clust2sect>
 800c532:	4602      	mov	r2, r0
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	62da      	str	r2, [r3, #44]	@ 0x2c
 800c538:	e012      	b.n	800c560 <dir_next+0x13c>
						fs->wflag = 1;
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	2201      	movs	r2, #1
 800c53e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800c540:	68f8      	ldr	r0, [r7, #12]
 800c542:	f7ff fb33 	bl	800bbac <sync_window>
 800c546:	4603      	mov	r3, r0
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d001      	beq.n	800c550 <dir_next+0x12c>
 800c54c:	2301      	movs	r3, #1
 800c54e:	e02a      	b.n	800c5a6 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c550:	693b      	ldr	r3, [r7, #16]
 800c552:	3301      	adds	r3, #1
 800c554:	613b      	str	r3, [r7, #16]
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c55a:	1c5a      	adds	r2, r3, #1
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	62da      	str	r2, [r3, #44]	@ 0x2c
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	895b      	ldrh	r3, [r3, #10]
 800c564:	461a      	mov	r2, r3
 800c566:	693b      	ldr	r3, [r7, #16]
 800c568:	4293      	cmp	r3, r2
 800c56a:	d3e6      	bcc.n	800c53a <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c570:	693b      	ldr	r3, [r7, #16]
 800c572:	1ad2      	subs	r2, r2, r3
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	697a      	ldr	r2, [r7, #20]
 800c57c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800c57e:	6979      	ldr	r1, [r7, #20]
 800c580:	68f8      	ldr	r0, [r7, #12]
 800c582:	f7ff fbf3 	bl	800bd6c <clust2sect>
 800c586:	4602      	mov	r2, r0
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	68ba      	ldr	r2, [r7, #8]
 800c590:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c598:	68bb      	ldr	r3, [r7, #8]
 800c59a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c59e:	441a      	add	r2, r3
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c5a4:	2300      	movs	r3, #0
}
 800c5a6:	4618      	mov	r0, r3
 800c5a8:	3718      	adds	r7, #24
 800c5aa:	46bd      	mov	sp, r7
 800c5ac:	bd80      	pop	{r7, pc}

0800c5ae <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800c5ae:	b580      	push	{r7, lr}
 800c5b0:	b086      	sub	sp, #24
 800c5b2:	af00      	add	r7, sp, #0
 800c5b4:	6078      	str	r0, [r7, #4]
 800c5b6:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800c5be:	2100      	movs	r1, #0
 800c5c0:	6878      	ldr	r0, [r7, #4]
 800c5c2:	f7ff feb4 	bl	800c32e <dir_sdi>
 800c5c6:	4603      	mov	r3, r0
 800c5c8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c5ca:	7dfb      	ldrb	r3, [r7, #23]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d12b      	bne.n	800c628 <dir_alloc+0x7a>
		n = 0;
 800c5d0:	2300      	movs	r3, #0
 800c5d2:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	69db      	ldr	r3, [r3, #28]
 800c5d8:	4619      	mov	r1, r3
 800c5da:	68f8      	ldr	r0, [r7, #12]
 800c5dc:	f7ff fb2a 	bl	800bc34 <move_window>
 800c5e0:	4603      	mov	r3, r0
 800c5e2:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c5e4:	7dfb      	ldrb	r3, [r7, #23]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d11d      	bne.n	800c626 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	6a1b      	ldr	r3, [r3, #32]
 800c5ee:	781b      	ldrb	r3, [r3, #0]
 800c5f0:	2be5      	cmp	r3, #229	@ 0xe5
 800c5f2:	d004      	beq.n	800c5fe <dir_alloc+0x50>
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	6a1b      	ldr	r3, [r3, #32]
 800c5f8:	781b      	ldrb	r3, [r3, #0]
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d107      	bne.n	800c60e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800c5fe:	693b      	ldr	r3, [r7, #16]
 800c600:	3301      	adds	r3, #1
 800c602:	613b      	str	r3, [r7, #16]
 800c604:	693a      	ldr	r2, [r7, #16]
 800c606:	683b      	ldr	r3, [r7, #0]
 800c608:	429a      	cmp	r2, r3
 800c60a:	d102      	bne.n	800c612 <dir_alloc+0x64>
 800c60c:	e00c      	b.n	800c628 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800c60e:	2300      	movs	r3, #0
 800c610:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800c612:	2101      	movs	r1, #1
 800c614:	6878      	ldr	r0, [r7, #4]
 800c616:	f7ff ff05 	bl	800c424 <dir_next>
 800c61a:	4603      	mov	r3, r0
 800c61c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800c61e:	7dfb      	ldrb	r3, [r7, #23]
 800c620:	2b00      	cmp	r3, #0
 800c622:	d0d7      	beq.n	800c5d4 <dir_alloc+0x26>
 800c624:	e000      	b.n	800c628 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800c626:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800c628:	7dfb      	ldrb	r3, [r7, #23]
 800c62a:	2b04      	cmp	r3, #4
 800c62c:	d101      	bne.n	800c632 <dir_alloc+0x84>
 800c62e:	2307      	movs	r3, #7
 800c630:	75fb      	strb	r3, [r7, #23]
	return res;
 800c632:	7dfb      	ldrb	r3, [r7, #23]
}
 800c634:	4618      	mov	r0, r3
 800c636:	3718      	adds	r7, #24
 800c638:	46bd      	mov	sp, r7
 800c63a:	bd80      	pop	{r7, pc}

0800c63c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b084      	sub	sp, #16
 800c640:	af00      	add	r7, sp, #0
 800c642:	6078      	str	r0, [r7, #4]
 800c644:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800c646:	683b      	ldr	r3, [r7, #0]
 800c648:	331a      	adds	r3, #26
 800c64a:	4618      	mov	r0, r3
 800c64c:	f7ff f842 	bl	800b6d4 <ld_word>
 800c650:	4603      	mov	r3, r0
 800c652:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	781b      	ldrb	r3, [r3, #0]
 800c658:	2b03      	cmp	r3, #3
 800c65a:	d109      	bne.n	800c670 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800c65c:	683b      	ldr	r3, [r7, #0]
 800c65e:	3314      	adds	r3, #20
 800c660:	4618      	mov	r0, r3
 800c662:	f7ff f837 	bl	800b6d4 <ld_word>
 800c666:	4603      	mov	r3, r0
 800c668:	041b      	lsls	r3, r3, #16
 800c66a:	68fa      	ldr	r2, [r7, #12]
 800c66c:	4313      	orrs	r3, r2
 800c66e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800c670:	68fb      	ldr	r3, [r7, #12]
}
 800c672:	4618      	mov	r0, r3
 800c674:	3710      	adds	r7, #16
 800c676:	46bd      	mov	sp, r7
 800c678:	bd80      	pop	{r7, pc}

0800c67a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800c67a:	b580      	push	{r7, lr}
 800c67c:	b084      	sub	sp, #16
 800c67e:	af00      	add	r7, sp, #0
 800c680:	60f8      	str	r0, [r7, #12]
 800c682:	60b9      	str	r1, [r7, #8]
 800c684:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800c686:	68bb      	ldr	r3, [r7, #8]
 800c688:	331a      	adds	r3, #26
 800c68a:	687a      	ldr	r2, [r7, #4]
 800c68c:	b292      	uxth	r2, r2
 800c68e:	4611      	mov	r1, r2
 800c690:	4618      	mov	r0, r3
 800c692:	f7ff f85a 	bl	800b74a <st_word>
	if (fs->fs_type == FS_FAT32) {
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	781b      	ldrb	r3, [r3, #0]
 800c69a:	2b03      	cmp	r3, #3
 800c69c:	d109      	bne.n	800c6b2 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800c69e:	68bb      	ldr	r3, [r7, #8]
 800c6a0:	f103 0214 	add.w	r2, r3, #20
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	0c1b      	lsrs	r3, r3, #16
 800c6a8:	b29b      	uxth	r3, r3
 800c6aa:	4619      	mov	r1, r3
 800c6ac:	4610      	mov	r0, r2
 800c6ae:	f7ff f84c 	bl	800b74a <st_word>
	}
}
 800c6b2:	bf00      	nop
 800c6b4:	3710      	adds	r7, #16
 800c6b6:	46bd      	mov	sp, r7
 800c6b8:	bd80      	pop	{r7, pc}

0800c6ba <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800c6ba:	b580      	push	{r7, lr}
 800c6bc:	b086      	sub	sp, #24
 800c6be:	af00      	add	r7, sp, #0
 800c6c0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800c6c8:	2100      	movs	r1, #0
 800c6ca:	6878      	ldr	r0, [r7, #4]
 800c6cc:	f7ff fe2f 	bl	800c32e <dir_sdi>
 800c6d0:	4603      	mov	r3, r0
 800c6d2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800c6d4:	7dfb      	ldrb	r3, [r7, #23]
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d001      	beq.n	800c6de <dir_find+0x24>
 800c6da:	7dfb      	ldrb	r3, [r7, #23]
 800c6dc:	e03e      	b.n	800c75c <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	69db      	ldr	r3, [r3, #28]
 800c6e2:	4619      	mov	r1, r3
 800c6e4:	6938      	ldr	r0, [r7, #16]
 800c6e6:	f7ff faa5 	bl	800bc34 <move_window>
 800c6ea:	4603      	mov	r3, r0
 800c6ec:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800c6ee:	7dfb      	ldrb	r3, [r7, #23]
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d12f      	bne.n	800c754 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	6a1b      	ldr	r3, [r3, #32]
 800c6f8:	781b      	ldrb	r3, [r3, #0]
 800c6fa:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800c6fc:	7bfb      	ldrb	r3, [r7, #15]
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d102      	bne.n	800c708 <dir_find+0x4e>
 800c702:	2304      	movs	r3, #4
 800c704:	75fb      	strb	r3, [r7, #23]
 800c706:	e028      	b.n	800c75a <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	6a1b      	ldr	r3, [r3, #32]
 800c70c:	330b      	adds	r3, #11
 800c70e:	781b      	ldrb	r3, [r3, #0]
 800c710:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c714:	b2da      	uxtb	r2, r3
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	6a1b      	ldr	r3, [r3, #32]
 800c71e:	330b      	adds	r3, #11
 800c720:	781b      	ldrb	r3, [r3, #0]
 800c722:	f003 0308 	and.w	r3, r3, #8
 800c726:	2b00      	cmp	r3, #0
 800c728:	d10a      	bne.n	800c740 <dir_find+0x86>
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	6a18      	ldr	r0, [r3, #32]
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	3324      	adds	r3, #36	@ 0x24
 800c732:	220b      	movs	r2, #11
 800c734:	4619      	mov	r1, r3
 800c736:	f7ff f88b 	bl	800b850 <mem_cmp>
 800c73a:	4603      	mov	r3, r0
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d00b      	beq.n	800c758 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800c740:	2100      	movs	r1, #0
 800c742:	6878      	ldr	r0, [r7, #4]
 800c744:	f7ff fe6e 	bl	800c424 <dir_next>
 800c748:	4603      	mov	r3, r0
 800c74a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800c74c:	7dfb      	ldrb	r3, [r7, #23]
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d0c5      	beq.n	800c6de <dir_find+0x24>
 800c752:	e002      	b.n	800c75a <dir_find+0xa0>
		if (res != FR_OK) break;
 800c754:	bf00      	nop
 800c756:	e000      	b.n	800c75a <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800c758:	bf00      	nop

	return res;
 800c75a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c75c:	4618      	mov	r0, r3
 800c75e:	3718      	adds	r7, #24
 800c760:	46bd      	mov	sp, r7
 800c762:	bd80      	pop	{r7, pc}

0800c764 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800c764:	b580      	push	{r7, lr}
 800c766:	b084      	sub	sp, #16
 800c768:	af00      	add	r7, sp, #0
 800c76a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800c772:	2101      	movs	r1, #1
 800c774:	6878      	ldr	r0, [r7, #4]
 800c776:	f7ff ff1a 	bl	800c5ae <dir_alloc>
 800c77a:	4603      	mov	r3, r0
 800c77c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800c77e:	7bfb      	ldrb	r3, [r7, #15]
 800c780:	2b00      	cmp	r3, #0
 800c782:	d11c      	bne.n	800c7be <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	69db      	ldr	r3, [r3, #28]
 800c788:	4619      	mov	r1, r3
 800c78a:	68b8      	ldr	r0, [r7, #8]
 800c78c:	f7ff fa52 	bl	800bc34 <move_window>
 800c790:	4603      	mov	r3, r0
 800c792:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800c794:	7bfb      	ldrb	r3, [r7, #15]
 800c796:	2b00      	cmp	r3, #0
 800c798:	d111      	bne.n	800c7be <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	6a1b      	ldr	r3, [r3, #32]
 800c79e:	2220      	movs	r2, #32
 800c7a0:	2100      	movs	r1, #0
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	f7ff f839 	bl	800b81a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	6a18      	ldr	r0, [r3, #32]
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	3324      	adds	r3, #36	@ 0x24
 800c7b0:	220b      	movs	r2, #11
 800c7b2:	4619      	mov	r1, r3
 800c7b4:	f7ff f810 	bl	800b7d8 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800c7b8:	68bb      	ldr	r3, [r7, #8]
 800c7ba:	2201      	movs	r2, #1
 800c7bc:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800c7be:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7c0:	4618      	mov	r0, r3
 800c7c2:	3710      	adds	r7, #16
 800c7c4:	46bd      	mov	sp, r7
 800c7c6:	bd80      	pop	{r7, pc}

0800c7c8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800c7c8:	b580      	push	{r7, lr}
 800c7ca:	b088      	sub	sp, #32
 800c7cc:	af00      	add	r7, sp, #0
 800c7ce:	6078      	str	r0, [r7, #4]
 800c7d0:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800c7d2:	683b      	ldr	r3, [r7, #0]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	60fb      	str	r3, [r7, #12]
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	3324      	adds	r3, #36	@ 0x24
 800c7dc:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800c7de:	220b      	movs	r2, #11
 800c7e0:	2120      	movs	r1, #32
 800c7e2:	68b8      	ldr	r0, [r7, #8]
 800c7e4:	f7ff f819 	bl	800b81a <mem_set>
	si = i = 0; ni = 8;
 800c7e8:	2300      	movs	r3, #0
 800c7ea:	613b      	str	r3, [r7, #16]
 800c7ec:	693b      	ldr	r3, [r7, #16]
 800c7ee:	61fb      	str	r3, [r7, #28]
 800c7f0:	2308      	movs	r3, #8
 800c7f2:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800c7f4:	69fb      	ldr	r3, [r7, #28]
 800c7f6:	1c5a      	adds	r2, r3, #1
 800c7f8:	61fa      	str	r2, [r7, #28]
 800c7fa:	68fa      	ldr	r2, [r7, #12]
 800c7fc:	4413      	add	r3, r2
 800c7fe:	781b      	ldrb	r3, [r3, #0]
 800c800:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800c802:	7efb      	ldrb	r3, [r7, #27]
 800c804:	2b20      	cmp	r3, #32
 800c806:	d94e      	bls.n	800c8a6 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800c808:	7efb      	ldrb	r3, [r7, #27]
 800c80a:	2b2f      	cmp	r3, #47	@ 0x2f
 800c80c:	d006      	beq.n	800c81c <create_name+0x54>
 800c80e:	7efb      	ldrb	r3, [r7, #27]
 800c810:	2b5c      	cmp	r3, #92	@ 0x5c
 800c812:	d110      	bne.n	800c836 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800c814:	e002      	b.n	800c81c <create_name+0x54>
 800c816:	69fb      	ldr	r3, [r7, #28]
 800c818:	3301      	adds	r3, #1
 800c81a:	61fb      	str	r3, [r7, #28]
 800c81c:	68fa      	ldr	r2, [r7, #12]
 800c81e:	69fb      	ldr	r3, [r7, #28]
 800c820:	4413      	add	r3, r2
 800c822:	781b      	ldrb	r3, [r3, #0]
 800c824:	2b2f      	cmp	r3, #47	@ 0x2f
 800c826:	d0f6      	beq.n	800c816 <create_name+0x4e>
 800c828:	68fa      	ldr	r2, [r7, #12]
 800c82a:	69fb      	ldr	r3, [r7, #28]
 800c82c:	4413      	add	r3, r2
 800c82e:	781b      	ldrb	r3, [r3, #0]
 800c830:	2b5c      	cmp	r3, #92	@ 0x5c
 800c832:	d0f0      	beq.n	800c816 <create_name+0x4e>
			break;
 800c834:	e038      	b.n	800c8a8 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800c836:	7efb      	ldrb	r3, [r7, #27]
 800c838:	2b2e      	cmp	r3, #46	@ 0x2e
 800c83a:	d003      	beq.n	800c844 <create_name+0x7c>
 800c83c:	693a      	ldr	r2, [r7, #16]
 800c83e:	697b      	ldr	r3, [r7, #20]
 800c840:	429a      	cmp	r2, r3
 800c842:	d30c      	bcc.n	800c85e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800c844:	697b      	ldr	r3, [r7, #20]
 800c846:	2b0b      	cmp	r3, #11
 800c848:	d002      	beq.n	800c850 <create_name+0x88>
 800c84a:	7efb      	ldrb	r3, [r7, #27]
 800c84c:	2b2e      	cmp	r3, #46	@ 0x2e
 800c84e:	d001      	beq.n	800c854 <create_name+0x8c>
 800c850:	2306      	movs	r3, #6
 800c852:	e044      	b.n	800c8de <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800c854:	2308      	movs	r3, #8
 800c856:	613b      	str	r3, [r7, #16]
 800c858:	230b      	movs	r3, #11
 800c85a:	617b      	str	r3, [r7, #20]
			continue;
 800c85c:	e022      	b.n	800c8a4 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800c85e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800c862:	2b00      	cmp	r3, #0
 800c864:	da04      	bge.n	800c870 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800c866:	7efb      	ldrb	r3, [r7, #27]
 800c868:	3b80      	subs	r3, #128	@ 0x80
 800c86a:	4a1f      	ldr	r2, [pc, #124]	@ (800c8e8 <create_name+0x120>)
 800c86c:	5cd3      	ldrb	r3, [r2, r3]
 800c86e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800c870:	7efb      	ldrb	r3, [r7, #27]
 800c872:	4619      	mov	r1, r3
 800c874:	481d      	ldr	r0, [pc, #116]	@ (800c8ec <create_name+0x124>)
 800c876:	f7ff f812 	bl	800b89e <chk_chr>
 800c87a:	4603      	mov	r3, r0
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d001      	beq.n	800c884 <create_name+0xbc>
 800c880:	2306      	movs	r3, #6
 800c882:	e02c      	b.n	800c8de <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800c884:	7efb      	ldrb	r3, [r7, #27]
 800c886:	2b60      	cmp	r3, #96	@ 0x60
 800c888:	d905      	bls.n	800c896 <create_name+0xce>
 800c88a:	7efb      	ldrb	r3, [r7, #27]
 800c88c:	2b7a      	cmp	r3, #122	@ 0x7a
 800c88e:	d802      	bhi.n	800c896 <create_name+0xce>
 800c890:	7efb      	ldrb	r3, [r7, #27]
 800c892:	3b20      	subs	r3, #32
 800c894:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800c896:	693b      	ldr	r3, [r7, #16]
 800c898:	1c5a      	adds	r2, r3, #1
 800c89a:	613a      	str	r2, [r7, #16]
 800c89c:	68ba      	ldr	r2, [r7, #8]
 800c89e:	4413      	add	r3, r2
 800c8a0:	7efa      	ldrb	r2, [r7, #27]
 800c8a2:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800c8a4:	e7a6      	b.n	800c7f4 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800c8a6:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800c8a8:	68fa      	ldr	r2, [r7, #12]
 800c8aa:	69fb      	ldr	r3, [r7, #28]
 800c8ac:	441a      	add	r2, r3
 800c8ae:	683b      	ldr	r3, [r7, #0]
 800c8b0:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800c8b2:	693b      	ldr	r3, [r7, #16]
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d101      	bne.n	800c8bc <create_name+0xf4>
 800c8b8:	2306      	movs	r3, #6
 800c8ba:	e010      	b.n	800c8de <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800c8bc:	68bb      	ldr	r3, [r7, #8]
 800c8be:	781b      	ldrb	r3, [r3, #0]
 800c8c0:	2be5      	cmp	r3, #229	@ 0xe5
 800c8c2:	d102      	bne.n	800c8ca <create_name+0x102>
 800c8c4:	68bb      	ldr	r3, [r7, #8]
 800c8c6:	2205      	movs	r2, #5
 800c8c8:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800c8ca:	7efb      	ldrb	r3, [r7, #27]
 800c8cc:	2b20      	cmp	r3, #32
 800c8ce:	d801      	bhi.n	800c8d4 <create_name+0x10c>
 800c8d0:	2204      	movs	r2, #4
 800c8d2:	e000      	b.n	800c8d6 <create_name+0x10e>
 800c8d4:	2200      	movs	r2, #0
 800c8d6:	68bb      	ldr	r3, [r7, #8]
 800c8d8:	330b      	adds	r3, #11
 800c8da:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800c8dc:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800c8de:	4618      	mov	r0, r3
 800c8e0:	3720      	adds	r7, #32
 800c8e2:	46bd      	mov	sp, r7
 800c8e4:	bd80      	pop	{r7, pc}
 800c8e6:	bf00      	nop
 800c8e8:	0800edb4 	.word	0x0800edb4
 800c8ec:	0800ed44 	.word	0x0800ed44

0800c8f0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800c8f0:	b580      	push	{r7, lr}
 800c8f2:	b086      	sub	sp, #24
 800c8f4:	af00      	add	r7, sp, #0
 800c8f6:	6078      	str	r0, [r7, #4]
 800c8f8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800c8fe:	693b      	ldr	r3, [r7, #16]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800c904:	e002      	b.n	800c90c <follow_path+0x1c>
 800c906:	683b      	ldr	r3, [r7, #0]
 800c908:	3301      	adds	r3, #1
 800c90a:	603b      	str	r3, [r7, #0]
 800c90c:	683b      	ldr	r3, [r7, #0]
 800c90e:	781b      	ldrb	r3, [r3, #0]
 800c910:	2b2f      	cmp	r3, #47	@ 0x2f
 800c912:	d0f8      	beq.n	800c906 <follow_path+0x16>
 800c914:	683b      	ldr	r3, [r7, #0]
 800c916:	781b      	ldrb	r3, [r3, #0]
 800c918:	2b5c      	cmp	r3, #92	@ 0x5c
 800c91a:	d0f4      	beq.n	800c906 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800c91c:	693b      	ldr	r3, [r7, #16]
 800c91e:	2200      	movs	r2, #0
 800c920:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800c922:	683b      	ldr	r3, [r7, #0]
 800c924:	781b      	ldrb	r3, [r3, #0]
 800c926:	2b1f      	cmp	r3, #31
 800c928:	d80a      	bhi.n	800c940 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	2280      	movs	r2, #128	@ 0x80
 800c92e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800c932:	2100      	movs	r1, #0
 800c934:	6878      	ldr	r0, [r7, #4]
 800c936:	f7ff fcfa 	bl	800c32e <dir_sdi>
 800c93a:	4603      	mov	r3, r0
 800c93c:	75fb      	strb	r3, [r7, #23]
 800c93e:	e043      	b.n	800c9c8 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c940:	463b      	mov	r3, r7
 800c942:	4619      	mov	r1, r3
 800c944:	6878      	ldr	r0, [r7, #4]
 800c946:	f7ff ff3f 	bl	800c7c8 <create_name>
 800c94a:	4603      	mov	r3, r0
 800c94c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c94e:	7dfb      	ldrb	r3, [r7, #23]
 800c950:	2b00      	cmp	r3, #0
 800c952:	d134      	bne.n	800c9be <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800c954:	6878      	ldr	r0, [r7, #4]
 800c956:	f7ff feb0 	bl	800c6ba <dir_find>
 800c95a:	4603      	mov	r3, r0
 800c95c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800c964:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800c966:	7dfb      	ldrb	r3, [r7, #23]
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d00a      	beq.n	800c982 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800c96c:	7dfb      	ldrb	r3, [r7, #23]
 800c96e:	2b04      	cmp	r3, #4
 800c970:	d127      	bne.n	800c9c2 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800c972:	7afb      	ldrb	r3, [r7, #11]
 800c974:	f003 0304 	and.w	r3, r3, #4
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d122      	bne.n	800c9c2 <follow_path+0xd2>
 800c97c:	2305      	movs	r3, #5
 800c97e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800c980:	e01f      	b.n	800c9c2 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c982:	7afb      	ldrb	r3, [r7, #11]
 800c984:	f003 0304 	and.w	r3, r3, #4
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d11c      	bne.n	800c9c6 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800c98c:	693b      	ldr	r3, [r7, #16]
 800c98e:	799b      	ldrb	r3, [r3, #6]
 800c990:	f003 0310 	and.w	r3, r3, #16
 800c994:	2b00      	cmp	r3, #0
 800c996:	d102      	bne.n	800c99e <follow_path+0xae>
				res = FR_NO_PATH; break;
 800c998:	2305      	movs	r3, #5
 800c99a:	75fb      	strb	r3, [r7, #23]
 800c99c:	e014      	b.n	800c9c8 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	695b      	ldr	r3, [r3, #20]
 800c9a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c9ac:	4413      	add	r3, r2
 800c9ae:	4619      	mov	r1, r3
 800c9b0:	68f8      	ldr	r0, [r7, #12]
 800c9b2:	f7ff fe43 	bl	800c63c <ld_clust>
 800c9b6:	4602      	mov	r2, r0
 800c9b8:	693b      	ldr	r3, [r7, #16]
 800c9ba:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c9bc:	e7c0      	b.n	800c940 <follow_path+0x50>
			if (res != FR_OK) break;
 800c9be:	bf00      	nop
 800c9c0:	e002      	b.n	800c9c8 <follow_path+0xd8>
				break;
 800c9c2:	bf00      	nop
 800c9c4:	e000      	b.n	800c9c8 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c9c6:	bf00      	nop
			}
		}
	}

	return res;
 800c9c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c9ca:	4618      	mov	r0, r3
 800c9cc:	3718      	adds	r7, #24
 800c9ce:	46bd      	mov	sp, r7
 800c9d0:	bd80      	pop	{r7, pc}

0800c9d2 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800c9d2:	b480      	push	{r7}
 800c9d4:	b087      	sub	sp, #28
 800c9d6:	af00      	add	r7, sp, #0
 800c9d8:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800c9da:	f04f 33ff 	mov.w	r3, #4294967295
 800c9de:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d031      	beq.n	800ca4c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	617b      	str	r3, [r7, #20]
 800c9ee:	e002      	b.n	800c9f6 <get_ldnumber+0x24>
 800c9f0:	697b      	ldr	r3, [r7, #20]
 800c9f2:	3301      	adds	r3, #1
 800c9f4:	617b      	str	r3, [r7, #20]
 800c9f6:	697b      	ldr	r3, [r7, #20]
 800c9f8:	781b      	ldrb	r3, [r3, #0]
 800c9fa:	2b20      	cmp	r3, #32
 800c9fc:	d903      	bls.n	800ca06 <get_ldnumber+0x34>
 800c9fe:	697b      	ldr	r3, [r7, #20]
 800ca00:	781b      	ldrb	r3, [r3, #0]
 800ca02:	2b3a      	cmp	r3, #58	@ 0x3a
 800ca04:	d1f4      	bne.n	800c9f0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800ca06:	697b      	ldr	r3, [r7, #20]
 800ca08:	781b      	ldrb	r3, [r3, #0]
 800ca0a:	2b3a      	cmp	r3, #58	@ 0x3a
 800ca0c:	d11c      	bne.n	800ca48 <get_ldnumber+0x76>
			tp = *path;
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800ca14:	68fb      	ldr	r3, [r7, #12]
 800ca16:	1c5a      	adds	r2, r3, #1
 800ca18:	60fa      	str	r2, [r7, #12]
 800ca1a:	781b      	ldrb	r3, [r3, #0]
 800ca1c:	3b30      	subs	r3, #48	@ 0x30
 800ca1e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800ca20:	68bb      	ldr	r3, [r7, #8]
 800ca22:	2b09      	cmp	r3, #9
 800ca24:	d80e      	bhi.n	800ca44 <get_ldnumber+0x72>
 800ca26:	68fa      	ldr	r2, [r7, #12]
 800ca28:	697b      	ldr	r3, [r7, #20]
 800ca2a:	429a      	cmp	r2, r3
 800ca2c:	d10a      	bne.n	800ca44 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800ca2e:	68bb      	ldr	r3, [r7, #8]
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d107      	bne.n	800ca44 <get_ldnumber+0x72>
					vol = (int)i;
 800ca34:	68bb      	ldr	r3, [r7, #8]
 800ca36:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800ca38:	697b      	ldr	r3, [r7, #20]
 800ca3a:	3301      	adds	r3, #1
 800ca3c:	617b      	str	r3, [r7, #20]
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	697a      	ldr	r2, [r7, #20]
 800ca42:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800ca44:	693b      	ldr	r3, [r7, #16]
 800ca46:	e002      	b.n	800ca4e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800ca48:	2300      	movs	r3, #0
 800ca4a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800ca4c:	693b      	ldr	r3, [r7, #16]
}
 800ca4e:	4618      	mov	r0, r3
 800ca50:	371c      	adds	r7, #28
 800ca52:	46bd      	mov	sp, r7
 800ca54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca58:	4770      	bx	lr
	...

0800ca5c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800ca5c:	b580      	push	{r7, lr}
 800ca5e:	b082      	sub	sp, #8
 800ca60:	af00      	add	r7, sp, #0
 800ca62:	6078      	str	r0, [r7, #4]
 800ca64:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	2200      	movs	r2, #0
 800ca6a:	70da      	strb	r2, [r3, #3]
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	f04f 32ff 	mov.w	r2, #4294967295
 800ca72:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800ca74:	6839      	ldr	r1, [r7, #0]
 800ca76:	6878      	ldr	r0, [r7, #4]
 800ca78:	f7ff f8dc 	bl	800bc34 <move_window>
 800ca7c:	4603      	mov	r3, r0
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d001      	beq.n	800ca86 <check_fs+0x2a>
 800ca82:	2304      	movs	r3, #4
 800ca84:	e038      	b.n	800caf8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	3330      	adds	r3, #48	@ 0x30
 800ca8a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800ca8e:	4618      	mov	r0, r3
 800ca90:	f7fe fe20 	bl	800b6d4 <ld_word>
 800ca94:	4603      	mov	r3, r0
 800ca96:	461a      	mov	r2, r3
 800ca98:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800ca9c:	429a      	cmp	r2, r3
 800ca9e:	d001      	beq.n	800caa4 <check_fs+0x48>
 800caa0:	2303      	movs	r3, #3
 800caa2:	e029      	b.n	800caf8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800caaa:	2be9      	cmp	r3, #233	@ 0xe9
 800caac:	d009      	beq.n	800cac2 <check_fs+0x66>
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cab4:	2beb      	cmp	r3, #235	@ 0xeb
 800cab6:	d11e      	bne.n	800caf6 <check_fs+0x9a>
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800cabe:	2b90      	cmp	r3, #144	@ 0x90
 800cac0:	d119      	bne.n	800caf6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	3330      	adds	r3, #48	@ 0x30
 800cac6:	3336      	adds	r3, #54	@ 0x36
 800cac8:	4618      	mov	r0, r3
 800caca:	f7fe fe1b 	bl	800b704 <ld_dword>
 800cace:	4603      	mov	r3, r0
 800cad0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800cad4:	4a0a      	ldr	r2, [pc, #40]	@ (800cb00 <check_fs+0xa4>)
 800cad6:	4293      	cmp	r3, r2
 800cad8:	d101      	bne.n	800cade <check_fs+0x82>
 800cada:	2300      	movs	r3, #0
 800cadc:	e00c      	b.n	800caf8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	3330      	adds	r3, #48	@ 0x30
 800cae2:	3352      	adds	r3, #82	@ 0x52
 800cae4:	4618      	mov	r0, r3
 800cae6:	f7fe fe0d 	bl	800b704 <ld_dword>
 800caea:	4603      	mov	r3, r0
 800caec:	4a05      	ldr	r2, [pc, #20]	@ (800cb04 <check_fs+0xa8>)
 800caee:	4293      	cmp	r3, r2
 800caf0:	d101      	bne.n	800caf6 <check_fs+0x9a>
 800caf2:	2300      	movs	r3, #0
 800caf4:	e000      	b.n	800caf8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800caf6:	2302      	movs	r3, #2
}
 800caf8:	4618      	mov	r0, r3
 800cafa:	3708      	adds	r7, #8
 800cafc:	46bd      	mov	sp, r7
 800cafe:	bd80      	pop	{r7, pc}
 800cb00:	00544146 	.word	0x00544146
 800cb04:	33544146 	.word	0x33544146

0800cb08 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800cb08:	b580      	push	{r7, lr}
 800cb0a:	b096      	sub	sp, #88	@ 0x58
 800cb0c:	af00      	add	r7, sp, #0
 800cb0e:	60f8      	str	r0, [r7, #12]
 800cb10:	60b9      	str	r1, [r7, #8]
 800cb12:	4613      	mov	r3, r2
 800cb14:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800cb16:	68bb      	ldr	r3, [r7, #8]
 800cb18:	2200      	movs	r2, #0
 800cb1a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800cb1c:	68f8      	ldr	r0, [r7, #12]
 800cb1e:	f7ff ff58 	bl	800c9d2 <get_ldnumber>
 800cb22:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800cb24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	da01      	bge.n	800cb2e <find_volume+0x26>
 800cb2a:	230b      	movs	r3, #11
 800cb2c:	e22d      	b.n	800cf8a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800cb2e:	4aa1      	ldr	r2, [pc, #644]	@ (800cdb4 <find_volume+0x2ac>)
 800cb30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cb36:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800cb38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d101      	bne.n	800cb42 <find_volume+0x3a>
 800cb3e:	230c      	movs	r3, #12
 800cb40:	e223      	b.n	800cf8a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800cb42:	68bb      	ldr	r3, [r7, #8]
 800cb44:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cb46:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800cb48:	79fb      	ldrb	r3, [r7, #7]
 800cb4a:	f023 0301 	bic.w	r3, r3, #1
 800cb4e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800cb50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb52:	781b      	ldrb	r3, [r3, #0]
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d01a      	beq.n	800cb8e <find_volume+0x86>
		stat = disk_status(fs->drv);
 800cb58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb5a:	785b      	ldrb	r3, [r3, #1]
 800cb5c:	4618      	mov	r0, r3
 800cb5e:	f7fe fd19 	bl	800b594 <disk_status>
 800cb62:	4603      	mov	r3, r0
 800cb64:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800cb68:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cb6c:	f003 0301 	and.w	r3, r3, #1
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d10c      	bne.n	800cb8e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800cb74:	79fb      	ldrb	r3, [r7, #7]
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d007      	beq.n	800cb8a <find_volume+0x82>
 800cb7a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cb7e:	f003 0304 	and.w	r3, r3, #4
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d001      	beq.n	800cb8a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800cb86:	230a      	movs	r3, #10
 800cb88:	e1ff      	b.n	800cf8a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800cb8a:	2300      	movs	r3, #0
 800cb8c:	e1fd      	b.n	800cf8a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800cb8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb90:	2200      	movs	r2, #0
 800cb92:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800cb94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb96:	b2da      	uxtb	r2, r3
 800cb98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb9a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800cb9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb9e:	785b      	ldrb	r3, [r3, #1]
 800cba0:	4618      	mov	r0, r3
 800cba2:	f7fe fd11 	bl	800b5c8 <disk_initialize>
 800cba6:	4603      	mov	r3, r0
 800cba8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800cbac:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cbb0:	f003 0301 	and.w	r3, r3, #1
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d001      	beq.n	800cbbc <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800cbb8:	2303      	movs	r3, #3
 800cbba:	e1e6      	b.n	800cf8a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800cbbc:	79fb      	ldrb	r3, [r7, #7]
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d007      	beq.n	800cbd2 <find_volume+0xca>
 800cbc2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cbc6:	f003 0304 	and.w	r3, r3, #4
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d001      	beq.n	800cbd2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800cbce:	230a      	movs	r3, #10
 800cbd0:	e1db      	b.n	800cf8a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800cbd2:	2300      	movs	r3, #0
 800cbd4:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800cbd6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cbd8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cbda:	f7ff ff3f 	bl	800ca5c <check_fs>
 800cbde:	4603      	mov	r3, r0
 800cbe0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800cbe4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cbe8:	2b02      	cmp	r3, #2
 800cbea:	d149      	bne.n	800cc80 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800cbec:	2300      	movs	r3, #0
 800cbee:	643b      	str	r3, [r7, #64]	@ 0x40
 800cbf0:	e01e      	b.n	800cc30 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800cbf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbf4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cbf8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cbfa:	011b      	lsls	r3, r3, #4
 800cbfc:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800cc00:	4413      	add	r3, r2
 800cc02:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800cc04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc06:	3304      	adds	r3, #4
 800cc08:	781b      	ldrb	r3, [r3, #0]
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d006      	beq.n	800cc1c <find_volume+0x114>
 800cc0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc10:	3308      	adds	r3, #8
 800cc12:	4618      	mov	r0, r3
 800cc14:	f7fe fd76 	bl	800b704 <ld_dword>
 800cc18:	4602      	mov	r2, r0
 800cc1a:	e000      	b.n	800cc1e <find_volume+0x116>
 800cc1c:	2200      	movs	r2, #0
 800cc1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc20:	009b      	lsls	r3, r3, #2
 800cc22:	3358      	adds	r3, #88	@ 0x58
 800cc24:	443b      	add	r3, r7
 800cc26:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800cc2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc2c:	3301      	adds	r3, #1
 800cc2e:	643b      	str	r3, [r7, #64]	@ 0x40
 800cc30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc32:	2b03      	cmp	r3, #3
 800cc34:	d9dd      	bls.n	800cbf2 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800cc36:	2300      	movs	r3, #0
 800cc38:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800cc3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d002      	beq.n	800cc46 <find_volume+0x13e>
 800cc40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc42:	3b01      	subs	r3, #1
 800cc44:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800cc46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc48:	009b      	lsls	r3, r3, #2
 800cc4a:	3358      	adds	r3, #88	@ 0x58
 800cc4c:	443b      	add	r3, r7
 800cc4e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800cc52:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800cc54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d005      	beq.n	800cc66 <find_volume+0x15e>
 800cc5a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cc5c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cc5e:	f7ff fefd 	bl	800ca5c <check_fs>
 800cc62:	4603      	mov	r3, r0
 800cc64:	e000      	b.n	800cc68 <find_volume+0x160>
 800cc66:	2303      	movs	r3, #3
 800cc68:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800cc6c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cc70:	2b01      	cmp	r3, #1
 800cc72:	d905      	bls.n	800cc80 <find_volume+0x178>
 800cc74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc76:	3301      	adds	r3, #1
 800cc78:	643b      	str	r3, [r7, #64]	@ 0x40
 800cc7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc7c:	2b03      	cmp	r3, #3
 800cc7e:	d9e2      	bls.n	800cc46 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800cc80:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cc84:	2b04      	cmp	r3, #4
 800cc86:	d101      	bne.n	800cc8c <find_volume+0x184>
 800cc88:	2301      	movs	r3, #1
 800cc8a:	e17e      	b.n	800cf8a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800cc8c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cc90:	2b01      	cmp	r3, #1
 800cc92:	d901      	bls.n	800cc98 <find_volume+0x190>
 800cc94:	230d      	movs	r3, #13
 800cc96:	e178      	b.n	800cf8a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800cc98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc9a:	3330      	adds	r3, #48	@ 0x30
 800cc9c:	330b      	adds	r3, #11
 800cc9e:	4618      	mov	r0, r3
 800cca0:	f7fe fd18 	bl	800b6d4 <ld_word>
 800cca4:	4603      	mov	r3, r0
 800cca6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ccaa:	d001      	beq.n	800ccb0 <find_volume+0x1a8>
 800ccac:	230d      	movs	r3, #13
 800ccae:	e16c      	b.n	800cf8a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800ccb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccb2:	3330      	adds	r3, #48	@ 0x30
 800ccb4:	3316      	adds	r3, #22
 800ccb6:	4618      	mov	r0, r3
 800ccb8:	f7fe fd0c 	bl	800b6d4 <ld_word>
 800ccbc:	4603      	mov	r3, r0
 800ccbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800ccc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d106      	bne.n	800ccd4 <find_volume+0x1cc>
 800ccc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccc8:	3330      	adds	r3, #48	@ 0x30
 800ccca:	3324      	adds	r3, #36	@ 0x24
 800cccc:	4618      	mov	r0, r3
 800ccce:	f7fe fd19 	bl	800b704 <ld_dword>
 800ccd2:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800ccd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccd6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ccd8:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800ccda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccdc:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800cce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cce2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800cce4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cce6:	789b      	ldrb	r3, [r3, #2]
 800cce8:	2b01      	cmp	r3, #1
 800ccea:	d005      	beq.n	800ccf8 <find_volume+0x1f0>
 800ccec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccee:	789b      	ldrb	r3, [r3, #2]
 800ccf0:	2b02      	cmp	r3, #2
 800ccf2:	d001      	beq.n	800ccf8 <find_volume+0x1f0>
 800ccf4:	230d      	movs	r3, #13
 800ccf6:	e148      	b.n	800cf8a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800ccf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccfa:	789b      	ldrb	r3, [r3, #2]
 800ccfc:	461a      	mov	r2, r3
 800ccfe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd00:	fb02 f303 	mul.w	r3, r2, r3
 800cd04:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800cd06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cd0c:	461a      	mov	r2, r3
 800cd0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd10:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800cd12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd14:	895b      	ldrh	r3, [r3, #10]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d008      	beq.n	800cd2c <find_volume+0x224>
 800cd1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd1c:	895b      	ldrh	r3, [r3, #10]
 800cd1e:	461a      	mov	r2, r3
 800cd20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd22:	895b      	ldrh	r3, [r3, #10]
 800cd24:	3b01      	subs	r3, #1
 800cd26:	4013      	ands	r3, r2
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d001      	beq.n	800cd30 <find_volume+0x228>
 800cd2c:	230d      	movs	r3, #13
 800cd2e:	e12c      	b.n	800cf8a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800cd30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd32:	3330      	adds	r3, #48	@ 0x30
 800cd34:	3311      	adds	r3, #17
 800cd36:	4618      	mov	r0, r3
 800cd38:	f7fe fccc 	bl	800b6d4 <ld_word>
 800cd3c:	4603      	mov	r3, r0
 800cd3e:	461a      	mov	r2, r3
 800cd40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd42:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800cd44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd46:	891b      	ldrh	r3, [r3, #8]
 800cd48:	f003 030f 	and.w	r3, r3, #15
 800cd4c:	b29b      	uxth	r3, r3
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d001      	beq.n	800cd56 <find_volume+0x24e>
 800cd52:	230d      	movs	r3, #13
 800cd54:	e119      	b.n	800cf8a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800cd56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd58:	3330      	adds	r3, #48	@ 0x30
 800cd5a:	3313      	adds	r3, #19
 800cd5c:	4618      	mov	r0, r3
 800cd5e:	f7fe fcb9 	bl	800b6d4 <ld_word>
 800cd62:	4603      	mov	r3, r0
 800cd64:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800cd66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d106      	bne.n	800cd7a <find_volume+0x272>
 800cd6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd6e:	3330      	adds	r3, #48	@ 0x30
 800cd70:	3320      	adds	r3, #32
 800cd72:	4618      	mov	r0, r3
 800cd74:	f7fe fcc6 	bl	800b704 <ld_dword>
 800cd78:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800cd7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd7c:	3330      	adds	r3, #48	@ 0x30
 800cd7e:	330e      	adds	r3, #14
 800cd80:	4618      	mov	r0, r3
 800cd82:	f7fe fca7 	bl	800b6d4 <ld_word>
 800cd86:	4603      	mov	r3, r0
 800cd88:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800cd8a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d101      	bne.n	800cd94 <find_volume+0x28c>
 800cd90:	230d      	movs	r3, #13
 800cd92:	e0fa      	b.n	800cf8a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800cd94:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800cd96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd98:	4413      	add	r3, r2
 800cd9a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cd9c:	8912      	ldrh	r2, [r2, #8]
 800cd9e:	0912      	lsrs	r2, r2, #4
 800cda0:	b292      	uxth	r2, r2
 800cda2:	4413      	add	r3, r2
 800cda4:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800cda6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cda8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdaa:	429a      	cmp	r2, r3
 800cdac:	d204      	bcs.n	800cdb8 <find_volume+0x2b0>
 800cdae:	230d      	movs	r3, #13
 800cdb0:	e0eb      	b.n	800cf8a <find_volume+0x482>
 800cdb2:	bf00      	nop
 800cdb4:	24001ee0 	.word	0x24001ee0
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800cdb8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cdba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdbc:	1ad3      	subs	r3, r2, r3
 800cdbe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cdc0:	8952      	ldrh	r2, [r2, #10]
 800cdc2:	fbb3 f3f2 	udiv	r3, r3, r2
 800cdc6:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800cdc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d101      	bne.n	800cdd2 <find_volume+0x2ca>
 800cdce:	230d      	movs	r3, #13
 800cdd0:	e0db      	b.n	800cf8a <find_volume+0x482>
		fmt = FS_FAT32;
 800cdd2:	2303      	movs	r3, #3
 800cdd4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800cdd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdda:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800cdde:	4293      	cmp	r3, r2
 800cde0:	d802      	bhi.n	800cde8 <find_volume+0x2e0>
 800cde2:	2302      	movs	r3, #2
 800cde4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800cde8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdea:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800cdee:	4293      	cmp	r3, r2
 800cdf0:	d802      	bhi.n	800cdf8 <find_volume+0x2f0>
 800cdf2:	2301      	movs	r3, #1
 800cdf4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800cdf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdfa:	1c9a      	adds	r2, r3, #2
 800cdfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdfe:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800ce00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce02:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ce04:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800ce06:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800ce08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ce0a:	441a      	add	r2, r3
 800ce0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce0e:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800ce10:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ce12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce14:	441a      	add	r2, r3
 800ce16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce18:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800ce1a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ce1e:	2b03      	cmp	r3, #3
 800ce20:	d11e      	bne.n	800ce60 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800ce22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce24:	3330      	adds	r3, #48	@ 0x30
 800ce26:	332a      	adds	r3, #42	@ 0x2a
 800ce28:	4618      	mov	r0, r3
 800ce2a:	f7fe fc53 	bl	800b6d4 <ld_word>
 800ce2e:	4603      	mov	r3, r0
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d001      	beq.n	800ce38 <find_volume+0x330>
 800ce34:	230d      	movs	r3, #13
 800ce36:	e0a8      	b.n	800cf8a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800ce38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce3a:	891b      	ldrh	r3, [r3, #8]
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d001      	beq.n	800ce44 <find_volume+0x33c>
 800ce40:	230d      	movs	r3, #13
 800ce42:	e0a2      	b.n	800cf8a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800ce44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce46:	3330      	adds	r3, #48	@ 0x30
 800ce48:	332c      	adds	r3, #44	@ 0x2c
 800ce4a:	4618      	mov	r0, r3
 800ce4c:	f7fe fc5a 	bl	800b704 <ld_dword>
 800ce50:	4602      	mov	r2, r0
 800ce52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce54:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800ce56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce58:	695b      	ldr	r3, [r3, #20]
 800ce5a:	009b      	lsls	r3, r3, #2
 800ce5c:	647b      	str	r3, [r7, #68]	@ 0x44
 800ce5e:	e01f      	b.n	800cea0 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800ce60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce62:	891b      	ldrh	r3, [r3, #8]
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d101      	bne.n	800ce6c <find_volume+0x364>
 800ce68:	230d      	movs	r3, #13
 800ce6a:	e08e      	b.n	800cf8a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800ce6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce6e:	6a1a      	ldr	r2, [r3, #32]
 800ce70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce72:	441a      	add	r2, r3
 800ce74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce76:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800ce78:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ce7c:	2b02      	cmp	r3, #2
 800ce7e:	d103      	bne.n	800ce88 <find_volume+0x380>
 800ce80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce82:	695b      	ldr	r3, [r3, #20]
 800ce84:	005b      	lsls	r3, r3, #1
 800ce86:	e00a      	b.n	800ce9e <find_volume+0x396>
 800ce88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce8a:	695a      	ldr	r2, [r3, #20]
 800ce8c:	4613      	mov	r3, r2
 800ce8e:	005b      	lsls	r3, r3, #1
 800ce90:	4413      	add	r3, r2
 800ce92:	085a      	lsrs	r2, r3, #1
 800ce94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce96:	695b      	ldr	r3, [r3, #20]
 800ce98:	f003 0301 	and.w	r3, r3, #1
 800ce9c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800ce9e:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800cea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cea2:	699a      	ldr	r2, [r3, #24]
 800cea4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cea6:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800ceaa:	0a5b      	lsrs	r3, r3, #9
 800ceac:	429a      	cmp	r2, r3
 800ceae:	d201      	bcs.n	800ceb4 <find_volume+0x3ac>
 800ceb0:	230d      	movs	r3, #13
 800ceb2:	e06a      	b.n	800cf8a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800ceb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ceb6:	f04f 32ff 	mov.w	r2, #4294967295
 800ceba:	611a      	str	r2, [r3, #16]
 800cebc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cebe:	691a      	ldr	r2, [r3, #16]
 800cec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cec2:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800cec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cec6:	2280      	movs	r2, #128	@ 0x80
 800cec8:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800ceca:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cece:	2b03      	cmp	r3, #3
 800ced0:	d149      	bne.n	800cf66 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800ced2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ced4:	3330      	adds	r3, #48	@ 0x30
 800ced6:	3330      	adds	r3, #48	@ 0x30
 800ced8:	4618      	mov	r0, r3
 800ceda:	f7fe fbfb 	bl	800b6d4 <ld_word>
 800cede:	4603      	mov	r3, r0
 800cee0:	2b01      	cmp	r3, #1
 800cee2:	d140      	bne.n	800cf66 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800cee4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cee6:	3301      	adds	r3, #1
 800cee8:	4619      	mov	r1, r3
 800ceea:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ceec:	f7fe fea2 	bl	800bc34 <move_window>
 800cef0:	4603      	mov	r3, r0
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d137      	bne.n	800cf66 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800cef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cef8:	2200      	movs	r2, #0
 800cefa:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800cefc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cefe:	3330      	adds	r3, #48	@ 0x30
 800cf00:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800cf04:	4618      	mov	r0, r3
 800cf06:	f7fe fbe5 	bl	800b6d4 <ld_word>
 800cf0a:	4603      	mov	r3, r0
 800cf0c:	461a      	mov	r2, r3
 800cf0e:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800cf12:	429a      	cmp	r2, r3
 800cf14:	d127      	bne.n	800cf66 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800cf16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf18:	3330      	adds	r3, #48	@ 0x30
 800cf1a:	4618      	mov	r0, r3
 800cf1c:	f7fe fbf2 	bl	800b704 <ld_dword>
 800cf20:	4603      	mov	r3, r0
 800cf22:	4a1c      	ldr	r2, [pc, #112]	@ (800cf94 <find_volume+0x48c>)
 800cf24:	4293      	cmp	r3, r2
 800cf26:	d11e      	bne.n	800cf66 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800cf28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf2a:	3330      	adds	r3, #48	@ 0x30
 800cf2c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800cf30:	4618      	mov	r0, r3
 800cf32:	f7fe fbe7 	bl	800b704 <ld_dword>
 800cf36:	4603      	mov	r3, r0
 800cf38:	4a17      	ldr	r2, [pc, #92]	@ (800cf98 <find_volume+0x490>)
 800cf3a:	4293      	cmp	r3, r2
 800cf3c:	d113      	bne.n	800cf66 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800cf3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf40:	3330      	adds	r3, #48	@ 0x30
 800cf42:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800cf46:	4618      	mov	r0, r3
 800cf48:	f7fe fbdc 	bl	800b704 <ld_dword>
 800cf4c:	4602      	mov	r2, r0
 800cf4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf50:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800cf52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf54:	3330      	adds	r3, #48	@ 0x30
 800cf56:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800cf5a:	4618      	mov	r0, r3
 800cf5c:	f7fe fbd2 	bl	800b704 <ld_dword>
 800cf60:	4602      	mov	r2, r0
 800cf62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf64:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800cf66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf68:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800cf6c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800cf6e:	4b0b      	ldr	r3, [pc, #44]	@ (800cf9c <find_volume+0x494>)
 800cf70:	881b      	ldrh	r3, [r3, #0]
 800cf72:	3301      	adds	r3, #1
 800cf74:	b29a      	uxth	r2, r3
 800cf76:	4b09      	ldr	r3, [pc, #36]	@ (800cf9c <find_volume+0x494>)
 800cf78:	801a      	strh	r2, [r3, #0]
 800cf7a:	4b08      	ldr	r3, [pc, #32]	@ (800cf9c <find_volume+0x494>)
 800cf7c:	881a      	ldrh	r2, [r3, #0]
 800cf7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf80:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800cf82:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cf84:	f7fe fdee 	bl	800bb64 <clear_lock>
#endif
	return FR_OK;
 800cf88:	2300      	movs	r3, #0
}
 800cf8a:	4618      	mov	r0, r3
 800cf8c:	3758      	adds	r7, #88	@ 0x58
 800cf8e:	46bd      	mov	sp, r7
 800cf90:	bd80      	pop	{r7, pc}
 800cf92:	bf00      	nop
 800cf94:	41615252 	.word	0x41615252
 800cf98:	61417272 	.word	0x61417272
 800cf9c:	24001ee4 	.word	0x24001ee4

0800cfa0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800cfa0:	b580      	push	{r7, lr}
 800cfa2:	b084      	sub	sp, #16
 800cfa4:	af00      	add	r7, sp, #0
 800cfa6:	6078      	str	r0, [r7, #4]
 800cfa8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800cfaa:	2309      	movs	r3, #9
 800cfac:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d01c      	beq.n	800cfee <validate+0x4e>
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d018      	beq.n	800cfee <validate+0x4e>
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	781b      	ldrb	r3, [r3, #0]
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d013      	beq.n	800cfee <validate+0x4e>
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	889a      	ldrh	r2, [r3, #4]
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	88db      	ldrh	r3, [r3, #6]
 800cfd0:	429a      	cmp	r2, r3
 800cfd2:	d10c      	bne.n	800cfee <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	785b      	ldrb	r3, [r3, #1]
 800cfda:	4618      	mov	r0, r3
 800cfdc:	f7fe fada 	bl	800b594 <disk_status>
 800cfe0:	4603      	mov	r3, r0
 800cfe2:	f003 0301 	and.w	r3, r3, #1
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d101      	bne.n	800cfee <validate+0x4e>
			res = FR_OK;
 800cfea:	2300      	movs	r3, #0
 800cfec:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800cfee:	7bfb      	ldrb	r3, [r7, #15]
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d102      	bne.n	800cffa <validate+0x5a>
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	e000      	b.n	800cffc <validate+0x5c>
 800cffa:	2300      	movs	r3, #0
 800cffc:	683a      	ldr	r2, [r7, #0]
 800cffe:	6013      	str	r3, [r2, #0]
	return res;
 800d000:	7bfb      	ldrb	r3, [r7, #15]
}
 800d002:	4618      	mov	r0, r3
 800d004:	3710      	adds	r7, #16
 800d006:	46bd      	mov	sp, r7
 800d008:	bd80      	pop	{r7, pc}
	...

0800d00c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d00c:	b580      	push	{r7, lr}
 800d00e:	b088      	sub	sp, #32
 800d010:	af00      	add	r7, sp, #0
 800d012:	60f8      	str	r0, [r7, #12]
 800d014:	60b9      	str	r1, [r7, #8]
 800d016:	4613      	mov	r3, r2
 800d018:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d01a:	68bb      	ldr	r3, [r7, #8]
 800d01c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d01e:	f107 0310 	add.w	r3, r7, #16
 800d022:	4618      	mov	r0, r3
 800d024:	f7ff fcd5 	bl	800c9d2 <get_ldnumber>
 800d028:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d02a:	69fb      	ldr	r3, [r7, #28]
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	da01      	bge.n	800d034 <f_mount+0x28>
 800d030:	230b      	movs	r3, #11
 800d032:	e02b      	b.n	800d08c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d034:	4a17      	ldr	r2, [pc, #92]	@ (800d094 <f_mount+0x88>)
 800d036:	69fb      	ldr	r3, [r7, #28]
 800d038:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d03c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d03e:	69bb      	ldr	r3, [r7, #24]
 800d040:	2b00      	cmp	r3, #0
 800d042:	d005      	beq.n	800d050 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d044:	69b8      	ldr	r0, [r7, #24]
 800d046:	f7fe fd8d 	bl	800bb64 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d04a:	69bb      	ldr	r3, [r7, #24]
 800d04c:	2200      	movs	r2, #0
 800d04e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	2b00      	cmp	r3, #0
 800d054:	d002      	beq.n	800d05c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	2200      	movs	r2, #0
 800d05a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d05c:	68fa      	ldr	r2, [r7, #12]
 800d05e:	490d      	ldr	r1, [pc, #52]	@ (800d094 <f_mount+0x88>)
 800d060:	69fb      	ldr	r3, [r7, #28]
 800d062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d002      	beq.n	800d072 <f_mount+0x66>
 800d06c:	79fb      	ldrb	r3, [r7, #7]
 800d06e:	2b01      	cmp	r3, #1
 800d070:	d001      	beq.n	800d076 <f_mount+0x6a>
 800d072:	2300      	movs	r3, #0
 800d074:	e00a      	b.n	800d08c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d076:	f107 010c 	add.w	r1, r7, #12
 800d07a:	f107 0308 	add.w	r3, r7, #8
 800d07e:	2200      	movs	r2, #0
 800d080:	4618      	mov	r0, r3
 800d082:	f7ff fd41 	bl	800cb08 <find_volume>
 800d086:	4603      	mov	r3, r0
 800d088:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d08a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d08c:	4618      	mov	r0, r3
 800d08e:	3720      	adds	r7, #32
 800d090:	46bd      	mov	sp, r7
 800d092:	bd80      	pop	{r7, pc}
 800d094:	24001ee0 	.word	0x24001ee0

0800d098 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d098:	b580      	push	{r7, lr}
 800d09a:	b098      	sub	sp, #96	@ 0x60
 800d09c:	af00      	add	r7, sp, #0
 800d09e:	60f8      	str	r0, [r7, #12]
 800d0a0:	60b9      	str	r1, [r7, #8]
 800d0a2:	4613      	mov	r3, r2
 800d0a4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d101      	bne.n	800d0b0 <f_open+0x18>
 800d0ac:	2309      	movs	r3, #9
 800d0ae:	e1a9      	b.n	800d404 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d0b0:	79fb      	ldrb	r3, [r7, #7]
 800d0b2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d0b6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800d0b8:	79fa      	ldrb	r2, [r7, #7]
 800d0ba:	f107 0110 	add.w	r1, r7, #16
 800d0be:	f107 0308 	add.w	r3, r7, #8
 800d0c2:	4618      	mov	r0, r3
 800d0c4:	f7ff fd20 	bl	800cb08 <find_volume>
 800d0c8:	4603      	mov	r3, r0
 800d0ca:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800d0ce:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	f040 818d 	bne.w	800d3f2 <f_open+0x35a>
		dj.obj.fs = fs;
 800d0d8:	693b      	ldr	r3, [r7, #16]
 800d0da:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800d0dc:	68ba      	ldr	r2, [r7, #8]
 800d0de:	f107 0314 	add.w	r3, r7, #20
 800d0e2:	4611      	mov	r1, r2
 800d0e4:	4618      	mov	r0, r3
 800d0e6:	f7ff fc03 	bl	800c8f0 <follow_path>
 800d0ea:	4603      	mov	r3, r0
 800d0ec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800d0f0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d118      	bne.n	800d12a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d0f8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d0fc:	b25b      	sxtb	r3, r3
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	da03      	bge.n	800d10a <f_open+0x72>
				res = FR_INVALID_NAME;
 800d102:	2306      	movs	r3, #6
 800d104:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d108:	e00f      	b.n	800d12a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d10a:	79fb      	ldrb	r3, [r7, #7]
 800d10c:	2b01      	cmp	r3, #1
 800d10e:	bf8c      	ite	hi
 800d110:	2301      	movhi	r3, #1
 800d112:	2300      	movls	r3, #0
 800d114:	b2db      	uxtb	r3, r3
 800d116:	461a      	mov	r2, r3
 800d118:	f107 0314 	add.w	r3, r7, #20
 800d11c:	4611      	mov	r1, r2
 800d11e:	4618      	mov	r0, r3
 800d120:	f7fe fbd8 	bl	800b8d4 <chk_lock>
 800d124:	4603      	mov	r3, r0
 800d126:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800d12a:	79fb      	ldrb	r3, [r7, #7]
 800d12c:	f003 031c 	and.w	r3, r3, #28
 800d130:	2b00      	cmp	r3, #0
 800d132:	d07f      	beq.n	800d234 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800d134:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d017      	beq.n	800d16c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800d13c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d140:	2b04      	cmp	r3, #4
 800d142:	d10e      	bne.n	800d162 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800d144:	f7fe fc22 	bl	800b98c <enq_lock>
 800d148:	4603      	mov	r3, r0
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d006      	beq.n	800d15c <f_open+0xc4>
 800d14e:	f107 0314 	add.w	r3, r7, #20
 800d152:	4618      	mov	r0, r3
 800d154:	f7ff fb06 	bl	800c764 <dir_register>
 800d158:	4603      	mov	r3, r0
 800d15a:	e000      	b.n	800d15e <f_open+0xc6>
 800d15c:	2312      	movs	r3, #18
 800d15e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800d162:	79fb      	ldrb	r3, [r7, #7]
 800d164:	f043 0308 	orr.w	r3, r3, #8
 800d168:	71fb      	strb	r3, [r7, #7]
 800d16a:	e010      	b.n	800d18e <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800d16c:	7ebb      	ldrb	r3, [r7, #26]
 800d16e:	f003 0311 	and.w	r3, r3, #17
 800d172:	2b00      	cmp	r3, #0
 800d174:	d003      	beq.n	800d17e <f_open+0xe6>
					res = FR_DENIED;
 800d176:	2307      	movs	r3, #7
 800d178:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d17c:	e007      	b.n	800d18e <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800d17e:	79fb      	ldrb	r3, [r7, #7]
 800d180:	f003 0304 	and.w	r3, r3, #4
 800d184:	2b00      	cmp	r3, #0
 800d186:	d002      	beq.n	800d18e <f_open+0xf6>
 800d188:	2308      	movs	r3, #8
 800d18a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800d18e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d192:	2b00      	cmp	r3, #0
 800d194:	d168      	bne.n	800d268 <f_open+0x1d0>
 800d196:	79fb      	ldrb	r3, [r7, #7]
 800d198:	f003 0308 	and.w	r3, r3, #8
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d063      	beq.n	800d268 <f_open+0x1d0>
				dw = GET_FATTIME();
 800d1a0:	f7fe f87e 	bl	800b2a0 <get_fattime>
 800d1a4:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800d1a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1a8:	330e      	adds	r3, #14
 800d1aa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d1ac:	4618      	mov	r0, r3
 800d1ae:	f7fe fae7 	bl	800b780 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800d1b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1b4:	3316      	adds	r3, #22
 800d1b6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d1b8:	4618      	mov	r0, r3
 800d1ba:	f7fe fae1 	bl	800b780 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800d1be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1c0:	330b      	adds	r3, #11
 800d1c2:	2220      	movs	r2, #32
 800d1c4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800d1c6:	693b      	ldr	r3, [r7, #16]
 800d1c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d1ca:	4611      	mov	r1, r2
 800d1cc:	4618      	mov	r0, r3
 800d1ce:	f7ff fa35 	bl	800c63c <ld_clust>
 800d1d2:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800d1d4:	693b      	ldr	r3, [r7, #16]
 800d1d6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800d1d8:	2200      	movs	r2, #0
 800d1da:	4618      	mov	r0, r3
 800d1dc:	f7ff fa4d 	bl	800c67a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800d1e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1e2:	331c      	adds	r3, #28
 800d1e4:	2100      	movs	r1, #0
 800d1e6:	4618      	mov	r0, r3
 800d1e8:	f7fe faca 	bl	800b780 <st_dword>
					fs->wflag = 1;
 800d1ec:	693b      	ldr	r3, [r7, #16]
 800d1ee:	2201      	movs	r2, #1
 800d1f0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800d1f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d037      	beq.n	800d268 <f_open+0x1d0>
						dw = fs->winsect;
 800d1f8:	693b      	ldr	r3, [r7, #16]
 800d1fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1fc:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800d1fe:	f107 0314 	add.w	r3, r7, #20
 800d202:	2200      	movs	r2, #0
 800d204:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800d206:	4618      	mov	r0, r3
 800d208:	f7fe ff60 	bl	800c0cc <remove_chain>
 800d20c:	4603      	mov	r3, r0
 800d20e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800d212:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d216:	2b00      	cmp	r3, #0
 800d218:	d126      	bne.n	800d268 <f_open+0x1d0>
							res = move_window(fs, dw);
 800d21a:	693b      	ldr	r3, [r7, #16]
 800d21c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d21e:	4618      	mov	r0, r3
 800d220:	f7fe fd08 	bl	800bc34 <move_window>
 800d224:	4603      	mov	r3, r0
 800d226:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800d22a:	693b      	ldr	r3, [r7, #16]
 800d22c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d22e:	3a01      	subs	r2, #1
 800d230:	60da      	str	r2, [r3, #12]
 800d232:	e019      	b.n	800d268 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800d234:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d115      	bne.n	800d268 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800d23c:	7ebb      	ldrb	r3, [r7, #26]
 800d23e:	f003 0310 	and.w	r3, r3, #16
 800d242:	2b00      	cmp	r3, #0
 800d244:	d003      	beq.n	800d24e <f_open+0x1b6>
					res = FR_NO_FILE;
 800d246:	2304      	movs	r3, #4
 800d248:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d24c:	e00c      	b.n	800d268 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800d24e:	79fb      	ldrb	r3, [r7, #7]
 800d250:	f003 0302 	and.w	r3, r3, #2
 800d254:	2b00      	cmp	r3, #0
 800d256:	d007      	beq.n	800d268 <f_open+0x1d0>
 800d258:	7ebb      	ldrb	r3, [r7, #26]
 800d25a:	f003 0301 	and.w	r3, r3, #1
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d002      	beq.n	800d268 <f_open+0x1d0>
						res = FR_DENIED;
 800d262:	2307      	movs	r3, #7
 800d264:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800d268:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d126      	bne.n	800d2be <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800d270:	79fb      	ldrb	r3, [r7, #7]
 800d272:	f003 0308 	and.w	r3, r3, #8
 800d276:	2b00      	cmp	r3, #0
 800d278:	d003      	beq.n	800d282 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800d27a:	79fb      	ldrb	r3, [r7, #7]
 800d27c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d280:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800d282:	693b      	ldr	r3, [r7, #16]
 800d284:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800d28a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d28c:	68fb      	ldr	r3, [r7, #12]
 800d28e:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d290:	79fb      	ldrb	r3, [r7, #7]
 800d292:	2b01      	cmp	r3, #1
 800d294:	bf8c      	ite	hi
 800d296:	2301      	movhi	r3, #1
 800d298:	2300      	movls	r3, #0
 800d29a:	b2db      	uxtb	r3, r3
 800d29c:	461a      	mov	r2, r3
 800d29e:	f107 0314 	add.w	r3, r7, #20
 800d2a2:	4611      	mov	r1, r2
 800d2a4:	4618      	mov	r0, r3
 800d2a6:	f7fe fb93 	bl	800b9d0 <inc_lock>
 800d2aa:	4602      	mov	r2, r0
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	691b      	ldr	r3, [r3, #16]
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d102      	bne.n	800d2be <f_open+0x226>
 800d2b8:	2302      	movs	r3, #2
 800d2ba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800d2be:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	f040 8095 	bne.w	800d3f2 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800d2c8:	693b      	ldr	r3, [r7, #16]
 800d2ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d2cc:	4611      	mov	r1, r2
 800d2ce:	4618      	mov	r0, r3
 800d2d0:	f7ff f9b4 	bl	800c63c <ld_clust>
 800d2d4:	4602      	mov	r2, r0
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800d2da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2dc:	331c      	adds	r3, #28
 800d2de:	4618      	mov	r0, r3
 800d2e0:	f7fe fa10 	bl	800b704 <ld_dword>
 800d2e4:	4602      	mov	r2, r0
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	2200      	movs	r2, #0
 800d2ee:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800d2f0:	693a      	ldr	r2, [r7, #16]
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800d2f6:	693b      	ldr	r3, [r7, #16]
 800d2f8:	88da      	ldrh	r2, [r3, #6]
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	79fa      	ldrb	r2, [r7, #7]
 800d302:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	2200      	movs	r2, #0
 800d308:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	2200      	movs	r2, #0
 800d30e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	2200      	movs	r2, #0
 800d314:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	3330      	adds	r3, #48	@ 0x30
 800d31a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d31e:	2100      	movs	r1, #0
 800d320:	4618      	mov	r0, r3
 800d322:	f7fe fa7a 	bl	800b81a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800d326:	79fb      	ldrb	r3, [r7, #7]
 800d328:	f003 0320 	and.w	r3, r3, #32
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d060      	beq.n	800d3f2 <f_open+0x35a>
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	68db      	ldr	r3, [r3, #12]
 800d334:	2b00      	cmp	r3, #0
 800d336:	d05c      	beq.n	800d3f2 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	68da      	ldr	r2, [r3, #12]
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800d340:	693b      	ldr	r3, [r7, #16]
 800d342:	895b      	ldrh	r3, [r3, #10]
 800d344:	025b      	lsls	r3, r3, #9
 800d346:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	689b      	ldr	r3, [r3, #8]
 800d34c:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	68db      	ldr	r3, [r3, #12]
 800d352:	657b      	str	r3, [r7, #84]	@ 0x54
 800d354:	e016      	b.n	800d384 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800d35a:	4618      	mov	r0, r3
 800d35c:	f7fe fd25 	bl	800bdaa <get_fat>
 800d360:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800d362:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d364:	2b01      	cmp	r3, #1
 800d366:	d802      	bhi.n	800d36e <f_open+0x2d6>
 800d368:	2302      	movs	r3, #2
 800d36a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800d36e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d370:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d374:	d102      	bne.n	800d37c <f_open+0x2e4>
 800d376:	2301      	movs	r3, #1
 800d378:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d37c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d37e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d380:	1ad3      	subs	r3, r2, r3
 800d382:	657b      	str	r3, [r7, #84]	@ 0x54
 800d384:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d103      	bne.n	800d394 <f_open+0x2fc>
 800d38c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d38e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d390:	429a      	cmp	r2, r3
 800d392:	d8e0      	bhi.n	800d356 <f_open+0x2be>
				}
				fp->clust = clst;
 800d394:	68fb      	ldr	r3, [r7, #12]
 800d396:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d398:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800d39a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	d127      	bne.n	800d3f2 <f_open+0x35a>
 800d3a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d3a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d022      	beq.n	800d3f2 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800d3ac:	693b      	ldr	r3, [r7, #16]
 800d3ae:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	f7fe fcdb 	bl	800bd6c <clust2sect>
 800d3b6:	6478      	str	r0, [r7, #68]	@ 0x44
 800d3b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d103      	bne.n	800d3c6 <f_open+0x32e>
						res = FR_INT_ERR;
 800d3be:	2302      	movs	r3, #2
 800d3c0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d3c4:	e015      	b.n	800d3f2 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800d3c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d3c8:	0a5a      	lsrs	r2, r3, #9
 800d3ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d3cc:	441a      	add	r2, r3
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800d3d2:	693b      	ldr	r3, [r7, #16]
 800d3d4:	7858      	ldrb	r0, [r3, #1]
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d3dc:	68fb      	ldr	r3, [r7, #12]
 800d3de:	6a1a      	ldr	r2, [r3, #32]
 800d3e0:	2301      	movs	r3, #1
 800d3e2:	f7fe f919 	bl	800b618 <disk_read>
 800d3e6:	4603      	mov	r3, r0
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d002      	beq.n	800d3f2 <f_open+0x35a>
 800d3ec:	2301      	movs	r3, #1
 800d3ee:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800d3f2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d002      	beq.n	800d400 <f_open+0x368>
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	2200      	movs	r2, #0
 800d3fe:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800d400:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800d404:	4618      	mov	r0, r3
 800d406:	3760      	adds	r7, #96	@ 0x60
 800d408:	46bd      	mov	sp, r7
 800d40a:	bd80      	pop	{r7, pc}

0800d40c <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800d40c:	b580      	push	{r7, lr}
 800d40e:	b08c      	sub	sp, #48	@ 0x30
 800d410:	af00      	add	r7, sp, #0
 800d412:	60f8      	str	r0, [r7, #12]
 800d414:	60b9      	str	r1, [r7, #8]
 800d416:	607a      	str	r2, [r7, #4]
 800d418:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800d41a:	68bb      	ldr	r3, [r7, #8]
 800d41c:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800d41e:	683b      	ldr	r3, [r7, #0]
 800d420:	2200      	movs	r2, #0
 800d422:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	f107 0210 	add.w	r2, r7, #16
 800d42a:	4611      	mov	r1, r2
 800d42c:	4618      	mov	r0, r3
 800d42e:	f7ff fdb7 	bl	800cfa0 <validate>
 800d432:	4603      	mov	r3, r0
 800d434:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800d438:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d107      	bne.n	800d450 <f_write+0x44>
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	7d5b      	ldrb	r3, [r3, #21]
 800d444:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800d448:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d002      	beq.n	800d456 <f_write+0x4a>
 800d450:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d454:	e14b      	b.n	800d6ee <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	7d1b      	ldrb	r3, [r3, #20]
 800d45a:	f003 0302 	and.w	r3, r3, #2
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d101      	bne.n	800d466 <f_write+0x5a>
 800d462:	2307      	movs	r3, #7
 800d464:	e143      	b.n	800d6ee <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	699a      	ldr	r2, [r3, #24]
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	441a      	add	r2, r3
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	699b      	ldr	r3, [r3, #24]
 800d472:	429a      	cmp	r2, r3
 800d474:	f080 812d 	bcs.w	800d6d2 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	699b      	ldr	r3, [r3, #24]
 800d47c:	43db      	mvns	r3, r3
 800d47e:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800d480:	e127      	b.n	800d6d2 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	699b      	ldr	r3, [r3, #24]
 800d486:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	f040 80e3 	bne.w	800d656 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	699b      	ldr	r3, [r3, #24]
 800d494:	0a5b      	lsrs	r3, r3, #9
 800d496:	693a      	ldr	r2, [r7, #16]
 800d498:	8952      	ldrh	r2, [r2, #10]
 800d49a:	3a01      	subs	r2, #1
 800d49c:	4013      	ands	r3, r2
 800d49e:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800d4a0:	69bb      	ldr	r3, [r7, #24]
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d143      	bne.n	800d52e <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	699b      	ldr	r3, [r3, #24]
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d10c      	bne.n	800d4c8 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	689b      	ldr	r3, [r3, #8]
 800d4b2:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800d4b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d11a      	bne.n	800d4f0 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	2100      	movs	r1, #0
 800d4be:	4618      	mov	r0, r3
 800d4c0:	f7fe fe69 	bl	800c196 <create_chain>
 800d4c4:	62b8      	str	r0, [r7, #40]	@ 0x28
 800d4c6:	e013      	b.n	800d4f0 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d007      	beq.n	800d4e0 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	699b      	ldr	r3, [r3, #24]
 800d4d4:	4619      	mov	r1, r3
 800d4d6:	68f8      	ldr	r0, [r7, #12]
 800d4d8:	f7fe fef5 	bl	800c2c6 <clmt_clust>
 800d4dc:	62b8      	str	r0, [r7, #40]	@ 0x28
 800d4de:	e007      	b.n	800d4f0 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800d4e0:	68fa      	ldr	r2, [r7, #12]
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	69db      	ldr	r3, [r3, #28]
 800d4e6:	4619      	mov	r1, r3
 800d4e8:	4610      	mov	r0, r2
 800d4ea:	f7fe fe54 	bl	800c196 <create_chain>
 800d4ee:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d4f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	f000 80f2 	beq.w	800d6dc <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800d4f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4fa:	2b01      	cmp	r3, #1
 800d4fc:	d104      	bne.n	800d508 <f_write+0xfc>
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	2202      	movs	r2, #2
 800d502:	755a      	strb	r2, [r3, #21]
 800d504:	2302      	movs	r3, #2
 800d506:	e0f2      	b.n	800d6ee <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d50a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d50e:	d104      	bne.n	800d51a <f_write+0x10e>
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	2201      	movs	r2, #1
 800d514:	755a      	strb	r2, [r3, #21]
 800d516:	2301      	movs	r3, #1
 800d518:	e0e9      	b.n	800d6ee <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d51e:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	689b      	ldr	r3, [r3, #8]
 800d524:	2b00      	cmp	r3, #0
 800d526:	d102      	bne.n	800d52e <f_write+0x122>
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d52c:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	7d1b      	ldrb	r3, [r3, #20]
 800d532:	b25b      	sxtb	r3, r3
 800d534:	2b00      	cmp	r3, #0
 800d536:	da18      	bge.n	800d56a <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d538:	693b      	ldr	r3, [r7, #16]
 800d53a:	7858      	ldrb	r0, [r3, #1]
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	6a1a      	ldr	r2, [r3, #32]
 800d546:	2301      	movs	r3, #1
 800d548:	f7fe f886 	bl	800b658 <disk_write>
 800d54c:	4603      	mov	r3, r0
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d004      	beq.n	800d55c <f_write+0x150>
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	2201      	movs	r2, #1
 800d556:	755a      	strb	r2, [r3, #21]
 800d558:	2301      	movs	r3, #1
 800d55a:	e0c8      	b.n	800d6ee <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	7d1b      	ldrb	r3, [r3, #20]
 800d560:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d564:	b2da      	uxtb	r2, r3
 800d566:	68fb      	ldr	r3, [r7, #12]
 800d568:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800d56a:	693a      	ldr	r2, [r7, #16]
 800d56c:	68fb      	ldr	r3, [r7, #12]
 800d56e:	69db      	ldr	r3, [r3, #28]
 800d570:	4619      	mov	r1, r3
 800d572:	4610      	mov	r0, r2
 800d574:	f7fe fbfa 	bl	800bd6c <clust2sect>
 800d578:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800d57a:	697b      	ldr	r3, [r7, #20]
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d104      	bne.n	800d58a <f_write+0x17e>
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	2202      	movs	r2, #2
 800d584:	755a      	strb	r2, [r3, #21]
 800d586:	2302      	movs	r3, #2
 800d588:	e0b1      	b.n	800d6ee <f_write+0x2e2>
			sect += csect;
 800d58a:	697a      	ldr	r2, [r7, #20]
 800d58c:	69bb      	ldr	r3, [r7, #24]
 800d58e:	4413      	add	r3, r2
 800d590:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	0a5b      	lsrs	r3, r3, #9
 800d596:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800d598:	6a3b      	ldr	r3, [r7, #32]
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d03c      	beq.n	800d618 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800d59e:	69ba      	ldr	r2, [r7, #24]
 800d5a0:	6a3b      	ldr	r3, [r7, #32]
 800d5a2:	4413      	add	r3, r2
 800d5a4:	693a      	ldr	r2, [r7, #16]
 800d5a6:	8952      	ldrh	r2, [r2, #10]
 800d5a8:	4293      	cmp	r3, r2
 800d5aa:	d905      	bls.n	800d5b8 <f_write+0x1ac>
					cc = fs->csize - csect;
 800d5ac:	693b      	ldr	r3, [r7, #16]
 800d5ae:	895b      	ldrh	r3, [r3, #10]
 800d5b0:	461a      	mov	r2, r3
 800d5b2:	69bb      	ldr	r3, [r7, #24]
 800d5b4:	1ad3      	subs	r3, r2, r3
 800d5b6:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d5b8:	693b      	ldr	r3, [r7, #16]
 800d5ba:	7858      	ldrb	r0, [r3, #1]
 800d5bc:	6a3b      	ldr	r3, [r7, #32]
 800d5be:	697a      	ldr	r2, [r7, #20]
 800d5c0:	69f9      	ldr	r1, [r7, #28]
 800d5c2:	f7fe f849 	bl	800b658 <disk_write>
 800d5c6:	4603      	mov	r3, r0
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d004      	beq.n	800d5d6 <f_write+0x1ca>
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	2201      	movs	r2, #1
 800d5d0:	755a      	strb	r2, [r3, #21]
 800d5d2:	2301      	movs	r3, #1
 800d5d4:	e08b      	b.n	800d6ee <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	6a1a      	ldr	r2, [r3, #32]
 800d5da:	697b      	ldr	r3, [r7, #20]
 800d5dc:	1ad3      	subs	r3, r2, r3
 800d5de:	6a3a      	ldr	r2, [r7, #32]
 800d5e0:	429a      	cmp	r2, r3
 800d5e2:	d915      	bls.n	800d610 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	6a1a      	ldr	r2, [r3, #32]
 800d5ee:	697b      	ldr	r3, [r7, #20]
 800d5f0:	1ad3      	subs	r3, r2, r3
 800d5f2:	025b      	lsls	r3, r3, #9
 800d5f4:	69fa      	ldr	r2, [r7, #28]
 800d5f6:	4413      	add	r3, r2
 800d5f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d5fc:	4619      	mov	r1, r3
 800d5fe:	f7fe f8eb 	bl	800b7d8 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	7d1b      	ldrb	r3, [r3, #20]
 800d606:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d60a:	b2da      	uxtb	r2, r3
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800d610:	6a3b      	ldr	r3, [r7, #32]
 800d612:	025b      	lsls	r3, r3, #9
 800d614:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800d616:	e03f      	b.n	800d698 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	6a1b      	ldr	r3, [r3, #32]
 800d61c:	697a      	ldr	r2, [r7, #20]
 800d61e:	429a      	cmp	r2, r3
 800d620:	d016      	beq.n	800d650 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	699a      	ldr	r2, [r3, #24]
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d62a:	429a      	cmp	r2, r3
 800d62c:	d210      	bcs.n	800d650 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800d62e:	693b      	ldr	r3, [r7, #16]
 800d630:	7858      	ldrb	r0, [r3, #1]
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d638:	2301      	movs	r3, #1
 800d63a:	697a      	ldr	r2, [r7, #20]
 800d63c:	f7fd ffec 	bl	800b618 <disk_read>
 800d640:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800d642:	2b00      	cmp	r3, #0
 800d644:	d004      	beq.n	800d650 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	2201      	movs	r2, #1
 800d64a:	755a      	strb	r2, [r3, #21]
 800d64c:	2301      	movs	r3, #1
 800d64e:	e04e      	b.n	800d6ee <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	697a      	ldr	r2, [r7, #20]
 800d654:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	699b      	ldr	r3, [r3, #24]
 800d65a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d65e:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800d662:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800d664:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	429a      	cmp	r2, r3
 800d66a:	d901      	bls.n	800d670 <f_write+0x264>
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	699b      	ldr	r3, [r3, #24]
 800d67a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d67e:	4413      	add	r3, r2
 800d680:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d682:	69f9      	ldr	r1, [r7, #28]
 800d684:	4618      	mov	r0, r3
 800d686:	f7fe f8a7 	bl	800b7d8 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	7d1b      	ldrb	r3, [r3, #20]
 800d68e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d692:	b2da      	uxtb	r2, r3
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800d698:	69fa      	ldr	r2, [r7, #28]
 800d69a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d69c:	4413      	add	r3, r2
 800d69e:	61fb      	str	r3, [r7, #28]
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	699a      	ldr	r2, [r3, #24]
 800d6a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6a6:	441a      	add	r2, r3
 800d6a8:	68fb      	ldr	r3, [r7, #12]
 800d6aa:	619a      	str	r2, [r3, #24]
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	68da      	ldr	r2, [r3, #12]
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	699b      	ldr	r3, [r3, #24]
 800d6b4:	429a      	cmp	r2, r3
 800d6b6:	bf38      	it	cc
 800d6b8:	461a      	movcc	r2, r3
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	60da      	str	r2, [r3, #12]
 800d6be:	683b      	ldr	r3, [r7, #0]
 800d6c0:	681a      	ldr	r2, [r3, #0]
 800d6c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6c4:	441a      	add	r2, r3
 800d6c6:	683b      	ldr	r3, [r7, #0]
 800d6c8:	601a      	str	r2, [r3, #0]
 800d6ca:	687a      	ldr	r2, [r7, #4]
 800d6cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6ce:	1ad3      	subs	r3, r2, r3
 800d6d0:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	f47f aed4 	bne.w	800d482 <f_write+0x76>
 800d6da:	e000      	b.n	800d6de <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d6dc:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	7d1b      	ldrb	r3, [r3, #20]
 800d6e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d6e6:	b2da      	uxtb	r2, r3
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800d6ec:	2300      	movs	r3, #0
}
 800d6ee:	4618      	mov	r0, r3
 800d6f0:	3730      	adds	r7, #48	@ 0x30
 800d6f2:	46bd      	mov	sp, r7
 800d6f4:	bd80      	pop	{r7, pc}

0800d6f6 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800d6f6:	b580      	push	{r7, lr}
 800d6f8:	b086      	sub	sp, #24
 800d6fa:	af00      	add	r7, sp, #0
 800d6fc:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	f107 0208 	add.w	r2, r7, #8
 800d704:	4611      	mov	r1, r2
 800d706:	4618      	mov	r0, r3
 800d708:	f7ff fc4a 	bl	800cfa0 <validate>
 800d70c:	4603      	mov	r3, r0
 800d70e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d710:	7dfb      	ldrb	r3, [r7, #23]
 800d712:	2b00      	cmp	r3, #0
 800d714:	d168      	bne.n	800d7e8 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	7d1b      	ldrb	r3, [r3, #20]
 800d71a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d062      	beq.n	800d7e8 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	7d1b      	ldrb	r3, [r3, #20]
 800d726:	b25b      	sxtb	r3, r3
 800d728:	2b00      	cmp	r3, #0
 800d72a:	da15      	bge.n	800d758 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800d72c:	68bb      	ldr	r3, [r7, #8]
 800d72e:	7858      	ldrb	r0, [r3, #1]
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	6a1a      	ldr	r2, [r3, #32]
 800d73a:	2301      	movs	r3, #1
 800d73c:	f7fd ff8c 	bl	800b658 <disk_write>
 800d740:	4603      	mov	r3, r0
 800d742:	2b00      	cmp	r3, #0
 800d744:	d001      	beq.n	800d74a <f_sync+0x54>
 800d746:	2301      	movs	r3, #1
 800d748:	e04f      	b.n	800d7ea <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	7d1b      	ldrb	r3, [r3, #20]
 800d74e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d752:	b2da      	uxtb	r2, r3
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800d758:	f7fd fda2 	bl	800b2a0 <get_fattime>
 800d75c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800d75e:	68ba      	ldr	r2, [r7, #8]
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d764:	4619      	mov	r1, r3
 800d766:	4610      	mov	r0, r2
 800d768:	f7fe fa64 	bl	800bc34 <move_window>
 800d76c:	4603      	mov	r3, r0
 800d76e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800d770:	7dfb      	ldrb	r3, [r7, #23]
 800d772:	2b00      	cmp	r3, #0
 800d774:	d138      	bne.n	800d7e8 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d77a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	330b      	adds	r3, #11
 800d780:	781a      	ldrb	r2, [r3, #0]
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	330b      	adds	r3, #11
 800d786:	f042 0220 	orr.w	r2, r2, #32
 800d78a:	b2d2      	uxtb	r2, r2
 800d78c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	6818      	ldr	r0, [r3, #0]
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	689b      	ldr	r3, [r3, #8]
 800d796:	461a      	mov	r2, r3
 800d798:	68f9      	ldr	r1, [r7, #12]
 800d79a:	f7fe ff6e 	bl	800c67a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	f103 021c 	add.w	r2, r3, #28
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	68db      	ldr	r3, [r3, #12]
 800d7a8:	4619      	mov	r1, r3
 800d7aa:	4610      	mov	r0, r2
 800d7ac:	f7fd ffe8 	bl	800b780 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	3316      	adds	r3, #22
 800d7b4:	6939      	ldr	r1, [r7, #16]
 800d7b6:	4618      	mov	r0, r3
 800d7b8:	f7fd ffe2 	bl	800b780 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	3312      	adds	r3, #18
 800d7c0:	2100      	movs	r1, #0
 800d7c2:	4618      	mov	r0, r3
 800d7c4:	f7fd ffc1 	bl	800b74a <st_word>
					fs->wflag = 1;
 800d7c8:	68bb      	ldr	r3, [r7, #8]
 800d7ca:	2201      	movs	r2, #1
 800d7cc:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800d7ce:	68bb      	ldr	r3, [r7, #8]
 800d7d0:	4618      	mov	r0, r3
 800d7d2:	f7fe fa5d 	bl	800bc90 <sync_fs>
 800d7d6:	4603      	mov	r3, r0
 800d7d8:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	7d1b      	ldrb	r3, [r3, #20]
 800d7de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d7e2:	b2da      	uxtb	r2, r3
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800d7e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d7ea:	4618      	mov	r0, r3
 800d7ec:	3718      	adds	r7, #24
 800d7ee:	46bd      	mov	sp, r7
 800d7f0:	bd80      	pop	{r7, pc}

0800d7f2 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800d7f2:	b580      	push	{r7, lr}
 800d7f4:	b084      	sub	sp, #16
 800d7f6:	af00      	add	r7, sp, #0
 800d7f8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800d7fa:	6878      	ldr	r0, [r7, #4]
 800d7fc:	f7ff ff7b 	bl	800d6f6 <f_sync>
 800d800:	4603      	mov	r3, r0
 800d802:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800d804:	7bfb      	ldrb	r3, [r7, #15]
 800d806:	2b00      	cmp	r3, #0
 800d808:	d118      	bne.n	800d83c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	f107 0208 	add.w	r2, r7, #8
 800d810:	4611      	mov	r1, r2
 800d812:	4618      	mov	r0, r3
 800d814:	f7ff fbc4 	bl	800cfa0 <validate>
 800d818:	4603      	mov	r3, r0
 800d81a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d81c:	7bfb      	ldrb	r3, [r7, #15]
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d10c      	bne.n	800d83c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	691b      	ldr	r3, [r3, #16]
 800d826:	4618      	mov	r0, r3
 800d828:	f7fe f960 	bl	800baec <dec_lock>
 800d82c:	4603      	mov	r3, r0
 800d82e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800d830:	7bfb      	ldrb	r3, [r7, #15]
 800d832:	2b00      	cmp	r3, #0
 800d834:	d102      	bne.n	800d83c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	2200      	movs	r2, #0
 800d83a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800d83c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d83e:	4618      	mov	r0, r3
 800d840:	3710      	adds	r7, #16
 800d842:	46bd      	mov	sp, r7
 800d844:	bd80      	pop	{r7, pc}

0800d846 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800d846:	b580      	push	{r7, lr}
 800d848:	b090      	sub	sp, #64	@ 0x40
 800d84a:	af00      	add	r7, sp, #0
 800d84c:	6078      	str	r0, [r7, #4]
 800d84e:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	f107 0208 	add.w	r2, r7, #8
 800d856:	4611      	mov	r1, r2
 800d858:	4618      	mov	r0, r3
 800d85a:	f7ff fba1 	bl	800cfa0 <validate>
 800d85e:	4603      	mov	r3, r0
 800d860:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800d864:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d103      	bne.n	800d874 <f_lseek+0x2e>
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	7d5b      	ldrb	r3, [r3, #21]
 800d870:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800d874:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d002      	beq.n	800d882 <f_lseek+0x3c>
 800d87c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d880:	e1e6      	b.n	800dc50 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d886:	2b00      	cmp	r3, #0
 800d888:	f000 80d1 	beq.w	800da2e <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800d88c:	683b      	ldr	r3, [r7, #0]
 800d88e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d892:	d15a      	bne.n	800d94a <f_lseek+0x104>
			tbl = fp->cltbl;
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d898:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800d89a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d89c:	1d1a      	adds	r2, r3, #4
 800d89e:	627a      	str	r2, [r7, #36]	@ 0x24
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	617b      	str	r3, [r7, #20]
 800d8a4:	2302      	movs	r3, #2
 800d8a6:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	689b      	ldr	r3, [r3, #8]
 800d8ac:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800d8ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d03a      	beq.n	800d92a <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800d8b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8b6:	613b      	str	r3, [r7, #16]
 800d8b8:	2300      	movs	r3, #0
 800d8ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d8bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8be:	3302      	adds	r3, #2
 800d8c0:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800d8c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8c4:	60fb      	str	r3, [r7, #12]
 800d8c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8c8:	3301      	adds	r3, #1
 800d8ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d8d0:	4618      	mov	r0, r3
 800d8d2:	f7fe fa6a 	bl	800bdaa <get_fat>
 800d8d6:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800d8d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8da:	2b01      	cmp	r3, #1
 800d8dc:	d804      	bhi.n	800d8e8 <f_lseek+0xa2>
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	2202      	movs	r2, #2
 800d8e2:	755a      	strb	r2, [r3, #21]
 800d8e4:	2302      	movs	r3, #2
 800d8e6:	e1b3      	b.n	800dc50 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d8e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8ee:	d104      	bne.n	800d8fa <f_lseek+0xb4>
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	2201      	movs	r2, #1
 800d8f4:	755a      	strb	r2, [r3, #21]
 800d8f6:	2301      	movs	r3, #1
 800d8f8:	e1aa      	b.n	800dc50 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	3301      	adds	r3, #1
 800d8fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d900:	429a      	cmp	r2, r3
 800d902:	d0de      	beq.n	800d8c2 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800d904:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d906:	697b      	ldr	r3, [r7, #20]
 800d908:	429a      	cmp	r2, r3
 800d90a:	d809      	bhi.n	800d920 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800d90c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d90e:	1d1a      	adds	r2, r3, #4
 800d910:	627a      	str	r2, [r7, #36]	@ 0x24
 800d912:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d914:	601a      	str	r2, [r3, #0]
 800d916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d918:	1d1a      	adds	r2, r3, #4
 800d91a:	627a      	str	r2, [r7, #36]	@ 0x24
 800d91c:	693a      	ldr	r2, [r7, #16]
 800d91e:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800d920:	68bb      	ldr	r3, [r7, #8]
 800d922:	695b      	ldr	r3, [r3, #20]
 800d924:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d926:	429a      	cmp	r2, r3
 800d928:	d3c4      	bcc.n	800d8b4 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d92e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d930:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800d932:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d934:	697b      	ldr	r3, [r7, #20]
 800d936:	429a      	cmp	r2, r3
 800d938:	d803      	bhi.n	800d942 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800d93a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d93c:	2200      	movs	r2, #0
 800d93e:	601a      	str	r2, [r3, #0]
 800d940:	e184      	b.n	800dc4c <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800d942:	2311      	movs	r3, #17
 800d944:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800d948:	e180      	b.n	800dc4c <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	68db      	ldr	r3, [r3, #12]
 800d94e:	683a      	ldr	r2, [r7, #0]
 800d950:	429a      	cmp	r2, r3
 800d952:	d902      	bls.n	800d95a <f_lseek+0x114>
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	68db      	ldr	r3, [r3, #12]
 800d958:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	683a      	ldr	r2, [r7, #0]
 800d95e:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800d960:	683b      	ldr	r3, [r7, #0]
 800d962:	2b00      	cmp	r3, #0
 800d964:	f000 8172 	beq.w	800dc4c <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800d968:	683b      	ldr	r3, [r7, #0]
 800d96a:	3b01      	subs	r3, #1
 800d96c:	4619      	mov	r1, r3
 800d96e:	6878      	ldr	r0, [r7, #4]
 800d970:	f7fe fca9 	bl	800c2c6 <clmt_clust>
 800d974:	4602      	mov	r2, r0
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800d97a:	68ba      	ldr	r2, [r7, #8]
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	69db      	ldr	r3, [r3, #28]
 800d980:	4619      	mov	r1, r3
 800d982:	4610      	mov	r0, r2
 800d984:	f7fe f9f2 	bl	800bd6c <clust2sect>
 800d988:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800d98a:	69bb      	ldr	r3, [r7, #24]
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d104      	bne.n	800d99a <f_lseek+0x154>
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	2202      	movs	r2, #2
 800d994:	755a      	strb	r2, [r3, #21]
 800d996:	2302      	movs	r3, #2
 800d998:	e15a      	b.n	800dc50 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800d99a:	683b      	ldr	r3, [r7, #0]
 800d99c:	3b01      	subs	r3, #1
 800d99e:	0a5b      	lsrs	r3, r3, #9
 800d9a0:	68ba      	ldr	r2, [r7, #8]
 800d9a2:	8952      	ldrh	r2, [r2, #10]
 800d9a4:	3a01      	subs	r2, #1
 800d9a6:	4013      	ands	r3, r2
 800d9a8:	69ba      	ldr	r2, [r7, #24]
 800d9aa:	4413      	add	r3, r2
 800d9ac:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	699b      	ldr	r3, [r3, #24]
 800d9b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	f000 8148 	beq.w	800dc4c <f_lseek+0x406>
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	6a1b      	ldr	r3, [r3, #32]
 800d9c0:	69ba      	ldr	r2, [r7, #24]
 800d9c2:	429a      	cmp	r2, r3
 800d9c4:	f000 8142 	beq.w	800dc4c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	7d1b      	ldrb	r3, [r3, #20]
 800d9cc:	b25b      	sxtb	r3, r3
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	da18      	bge.n	800da04 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d9d2:	68bb      	ldr	r3, [r7, #8]
 800d9d4:	7858      	ldrb	r0, [r3, #1]
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	6a1a      	ldr	r2, [r3, #32]
 800d9e0:	2301      	movs	r3, #1
 800d9e2:	f7fd fe39 	bl	800b658 <disk_write>
 800d9e6:	4603      	mov	r3, r0
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d004      	beq.n	800d9f6 <f_lseek+0x1b0>
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	2201      	movs	r2, #1
 800d9f0:	755a      	strb	r2, [r3, #21]
 800d9f2:	2301      	movs	r3, #1
 800d9f4:	e12c      	b.n	800dc50 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	7d1b      	ldrb	r3, [r3, #20]
 800d9fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d9fe:	b2da      	uxtb	r2, r3
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800da04:	68bb      	ldr	r3, [r7, #8]
 800da06:	7858      	ldrb	r0, [r3, #1]
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800da0e:	2301      	movs	r3, #1
 800da10:	69ba      	ldr	r2, [r7, #24]
 800da12:	f7fd fe01 	bl	800b618 <disk_read>
 800da16:	4603      	mov	r3, r0
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d004      	beq.n	800da26 <f_lseek+0x1e0>
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	2201      	movs	r2, #1
 800da20:	755a      	strb	r2, [r3, #21]
 800da22:	2301      	movs	r3, #1
 800da24:	e114      	b.n	800dc50 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	69ba      	ldr	r2, [r7, #24]
 800da2a:	621a      	str	r2, [r3, #32]
 800da2c:	e10e      	b.n	800dc4c <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	68db      	ldr	r3, [r3, #12]
 800da32:	683a      	ldr	r2, [r7, #0]
 800da34:	429a      	cmp	r2, r3
 800da36:	d908      	bls.n	800da4a <f_lseek+0x204>
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	7d1b      	ldrb	r3, [r3, #20]
 800da3c:	f003 0302 	and.w	r3, r3, #2
 800da40:	2b00      	cmp	r3, #0
 800da42:	d102      	bne.n	800da4a <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	68db      	ldr	r3, [r3, #12]
 800da48:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	699b      	ldr	r3, [r3, #24]
 800da4e:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800da50:	2300      	movs	r3, #0
 800da52:	637b      	str	r3, [r7, #52]	@ 0x34
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800da58:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	f000 80a7 	beq.w	800dbb0 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800da62:	68bb      	ldr	r3, [r7, #8]
 800da64:	895b      	ldrh	r3, [r3, #10]
 800da66:	025b      	lsls	r3, r3, #9
 800da68:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800da6a:	6a3b      	ldr	r3, [r7, #32]
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d01b      	beq.n	800daa8 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800da70:	683b      	ldr	r3, [r7, #0]
 800da72:	1e5a      	subs	r2, r3, #1
 800da74:	69fb      	ldr	r3, [r7, #28]
 800da76:	fbb2 f2f3 	udiv	r2, r2, r3
 800da7a:	6a3b      	ldr	r3, [r7, #32]
 800da7c:	1e59      	subs	r1, r3, #1
 800da7e:	69fb      	ldr	r3, [r7, #28]
 800da80:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800da84:	429a      	cmp	r2, r3
 800da86:	d30f      	bcc.n	800daa8 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800da88:	6a3b      	ldr	r3, [r7, #32]
 800da8a:	1e5a      	subs	r2, r3, #1
 800da8c:	69fb      	ldr	r3, [r7, #28]
 800da8e:	425b      	negs	r3, r3
 800da90:	401a      	ands	r2, r3
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	699b      	ldr	r3, [r3, #24]
 800da9a:	683a      	ldr	r2, [r7, #0]
 800da9c:	1ad3      	subs	r3, r2, r3
 800da9e:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	69db      	ldr	r3, [r3, #28]
 800daa4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800daa6:	e022      	b.n	800daee <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	689b      	ldr	r3, [r3, #8]
 800daac:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800daae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d119      	bne.n	800dae8 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	2100      	movs	r1, #0
 800dab8:	4618      	mov	r0, r3
 800daba:	f7fe fb6c 	bl	800c196 <create_chain>
 800dabe:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800dac0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dac2:	2b01      	cmp	r3, #1
 800dac4:	d104      	bne.n	800dad0 <f_lseek+0x28a>
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	2202      	movs	r2, #2
 800daca:	755a      	strb	r2, [r3, #21]
 800dacc:	2302      	movs	r3, #2
 800dace:	e0bf      	b.n	800dc50 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800dad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dad2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dad6:	d104      	bne.n	800dae2 <f_lseek+0x29c>
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	2201      	movs	r2, #1
 800dadc:	755a      	strb	r2, [r3, #21]
 800dade:	2301      	movs	r3, #1
 800dae0:	e0b6      	b.n	800dc50 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dae6:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800daec:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800daee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d05d      	beq.n	800dbb0 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800daf4:	e03a      	b.n	800db6c <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800daf6:	683a      	ldr	r2, [r7, #0]
 800daf8:	69fb      	ldr	r3, [r7, #28]
 800dafa:	1ad3      	subs	r3, r2, r3
 800dafc:	603b      	str	r3, [r7, #0]
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	699a      	ldr	r2, [r3, #24]
 800db02:	69fb      	ldr	r3, [r7, #28]
 800db04:	441a      	add	r2, r3
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	7d1b      	ldrb	r3, [r3, #20]
 800db0e:	f003 0302 	and.w	r3, r3, #2
 800db12:	2b00      	cmp	r3, #0
 800db14:	d00b      	beq.n	800db2e <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800db1a:	4618      	mov	r0, r3
 800db1c:	f7fe fb3b 	bl	800c196 <create_chain>
 800db20:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800db22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db24:	2b00      	cmp	r3, #0
 800db26:	d108      	bne.n	800db3a <f_lseek+0x2f4>
							ofs = 0; break;
 800db28:	2300      	movs	r3, #0
 800db2a:	603b      	str	r3, [r7, #0]
 800db2c:	e022      	b.n	800db74 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800db32:	4618      	mov	r0, r3
 800db34:	f7fe f939 	bl	800bdaa <get_fat>
 800db38:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800db3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db40:	d104      	bne.n	800db4c <f_lseek+0x306>
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	2201      	movs	r2, #1
 800db46:	755a      	strb	r2, [r3, #21]
 800db48:	2301      	movs	r3, #1
 800db4a:	e081      	b.n	800dc50 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800db4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db4e:	2b01      	cmp	r3, #1
 800db50:	d904      	bls.n	800db5c <f_lseek+0x316>
 800db52:	68bb      	ldr	r3, [r7, #8]
 800db54:	695b      	ldr	r3, [r3, #20]
 800db56:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800db58:	429a      	cmp	r2, r3
 800db5a:	d304      	bcc.n	800db66 <f_lseek+0x320>
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	2202      	movs	r2, #2
 800db60:	755a      	strb	r2, [r3, #21]
 800db62:	2302      	movs	r3, #2
 800db64:	e074      	b.n	800dc50 <f_lseek+0x40a>
					fp->clust = clst;
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800db6a:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800db6c:	683a      	ldr	r2, [r7, #0]
 800db6e:	69fb      	ldr	r3, [r7, #28]
 800db70:	429a      	cmp	r2, r3
 800db72:	d8c0      	bhi.n	800daf6 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	699a      	ldr	r2, [r3, #24]
 800db78:	683b      	ldr	r3, [r7, #0]
 800db7a:	441a      	add	r2, r3
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800db80:	683b      	ldr	r3, [r7, #0]
 800db82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db86:	2b00      	cmp	r3, #0
 800db88:	d012      	beq.n	800dbb0 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800db8a:	68bb      	ldr	r3, [r7, #8]
 800db8c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800db8e:	4618      	mov	r0, r3
 800db90:	f7fe f8ec 	bl	800bd6c <clust2sect>
 800db94:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800db96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d104      	bne.n	800dba6 <f_lseek+0x360>
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	2202      	movs	r2, #2
 800dba0:	755a      	strb	r2, [r3, #21]
 800dba2:	2302      	movs	r3, #2
 800dba4:	e054      	b.n	800dc50 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800dba6:	683b      	ldr	r3, [r7, #0]
 800dba8:	0a5b      	lsrs	r3, r3, #9
 800dbaa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dbac:	4413      	add	r3, r2
 800dbae:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	699a      	ldr	r2, [r3, #24]
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	68db      	ldr	r3, [r3, #12]
 800dbb8:	429a      	cmp	r2, r3
 800dbba:	d90a      	bls.n	800dbd2 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	699a      	ldr	r2, [r3, #24]
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	7d1b      	ldrb	r3, [r3, #20]
 800dbc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dbcc:	b2da      	uxtb	r2, r3
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	699b      	ldr	r3, [r3, #24]
 800dbd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d036      	beq.n	800dc4c <f_lseek+0x406>
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	6a1b      	ldr	r3, [r3, #32]
 800dbe2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dbe4:	429a      	cmp	r2, r3
 800dbe6:	d031      	beq.n	800dc4c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	7d1b      	ldrb	r3, [r3, #20]
 800dbec:	b25b      	sxtb	r3, r3
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	da18      	bge.n	800dc24 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800dbf2:	68bb      	ldr	r3, [r7, #8]
 800dbf4:	7858      	ldrb	r0, [r3, #1]
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	6a1a      	ldr	r2, [r3, #32]
 800dc00:	2301      	movs	r3, #1
 800dc02:	f7fd fd29 	bl	800b658 <disk_write>
 800dc06:	4603      	mov	r3, r0
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d004      	beq.n	800dc16 <f_lseek+0x3d0>
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	2201      	movs	r2, #1
 800dc10:	755a      	strb	r2, [r3, #21]
 800dc12:	2301      	movs	r3, #1
 800dc14:	e01c      	b.n	800dc50 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	7d1b      	ldrb	r3, [r3, #20]
 800dc1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dc1e:	b2da      	uxtb	r2, r3
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800dc24:	68bb      	ldr	r3, [r7, #8]
 800dc26:	7858      	ldrb	r0, [r3, #1]
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800dc2e:	2301      	movs	r3, #1
 800dc30:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dc32:	f7fd fcf1 	bl	800b618 <disk_read>
 800dc36:	4603      	mov	r3, r0
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d004      	beq.n	800dc46 <f_lseek+0x400>
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	2201      	movs	r2, #1
 800dc40:	755a      	strb	r2, [r3, #21]
 800dc42:	2301      	movs	r3, #1
 800dc44:	e004      	b.n	800dc50 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dc4a:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800dc4c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800dc50:	4618      	mov	r0, r3
 800dc52:	3740      	adds	r7, #64	@ 0x40
 800dc54:	46bd      	mov	sp, r7
 800dc56:	bd80      	pop	{r7, pc}

0800dc58 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800dc58:	b480      	push	{r7}
 800dc5a:	b087      	sub	sp, #28
 800dc5c:	af00      	add	r7, sp, #0
 800dc5e:	60f8      	str	r0, [r7, #12]
 800dc60:	60b9      	str	r1, [r7, #8]
 800dc62:	4613      	mov	r3, r2
 800dc64:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800dc66:	2301      	movs	r3, #1
 800dc68:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800dc6a:	2300      	movs	r3, #0
 800dc6c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800dc6e:	4b1f      	ldr	r3, [pc, #124]	@ (800dcec <FATFS_LinkDriverEx+0x94>)
 800dc70:	7a5b      	ldrb	r3, [r3, #9]
 800dc72:	b2db      	uxtb	r3, r3
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d131      	bne.n	800dcdc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800dc78:	4b1c      	ldr	r3, [pc, #112]	@ (800dcec <FATFS_LinkDriverEx+0x94>)
 800dc7a:	7a5b      	ldrb	r3, [r3, #9]
 800dc7c:	b2db      	uxtb	r3, r3
 800dc7e:	461a      	mov	r2, r3
 800dc80:	4b1a      	ldr	r3, [pc, #104]	@ (800dcec <FATFS_LinkDriverEx+0x94>)
 800dc82:	2100      	movs	r1, #0
 800dc84:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800dc86:	4b19      	ldr	r3, [pc, #100]	@ (800dcec <FATFS_LinkDriverEx+0x94>)
 800dc88:	7a5b      	ldrb	r3, [r3, #9]
 800dc8a:	b2db      	uxtb	r3, r3
 800dc8c:	4a17      	ldr	r2, [pc, #92]	@ (800dcec <FATFS_LinkDriverEx+0x94>)
 800dc8e:	009b      	lsls	r3, r3, #2
 800dc90:	4413      	add	r3, r2
 800dc92:	68fa      	ldr	r2, [r7, #12]
 800dc94:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800dc96:	4b15      	ldr	r3, [pc, #84]	@ (800dcec <FATFS_LinkDriverEx+0x94>)
 800dc98:	7a5b      	ldrb	r3, [r3, #9]
 800dc9a:	b2db      	uxtb	r3, r3
 800dc9c:	461a      	mov	r2, r3
 800dc9e:	4b13      	ldr	r3, [pc, #76]	@ (800dcec <FATFS_LinkDriverEx+0x94>)
 800dca0:	4413      	add	r3, r2
 800dca2:	79fa      	ldrb	r2, [r7, #7]
 800dca4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800dca6:	4b11      	ldr	r3, [pc, #68]	@ (800dcec <FATFS_LinkDriverEx+0x94>)
 800dca8:	7a5b      	ldrb	r3, [r3, #9]
 800dcaa:	b2db      	uxtb	r3, r3
 800dcac:	1c5a      	adds	r2, r3, #1
 800dcae:	b2d1      	uxtb	r1, r2
 800dcb0:	4a0e      	ldr	r2, [pc, #56]	@ (800dcec <FATFS_LinkDriverEx+0x94>)
 800dcb2:	7251      	strb	r1, [r2, #9]
 800dcb4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800dcb6:	7dbb      	ldrb	r3, [r7, #22]
 800dcb8:	3330      	adds	r3, #48	@ 0x30
 800dcba:	b2da      	uxtb	r2, r3
 800dcbc:	68bb      	ldr	r3, [r7, #8]
 800dcbe:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800dcc0:	68bb      	ldr	r3, [r7, #8]
 800dcc2:	3301      	adds	r3, #1
 800dcc4:	223a      	movs	r2, #58	@ 0x3a
 800dcc6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800dcc8:	68bb      	ldr	r3, [r7, #8]
 800dcca:	3302      	adds	r3, #2
 800dccc:	222f      	movs	r2, #47	@ 0x2f
 800dcce:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800dcd0:	68bb      	ldr	r3, [r7, #8]
 800dcd2:	3303      	adds	r3, #3
 800dcd4:	2200      	movs	r2, #0
 800dcd6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800dcd8:	2300      	movs	r3, #0
 800dcda:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800dcdc:	7dfb      	ldrb	r3, [r7, #23]
}
 800dcde:	4618      	mov	r0, r3
 800dce0:	371c      	adds	r7, #28
 800dce2:	46bd      	mov	sp, r7
 800dce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dce8:	4770      	bx	lr
 800dcea:	bf00      	nop
 800dcec:	24001f08 	.word	0x24001f08

0800dcf0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800dcf0:	b580      	push	{r7, lr}
 800dcf2:	b082      	sub	sp, #8
 800dcf4:	af00      	add	r7, sp, #0
 800dcf6:	6078      	str	r0, [r7, #4]
 800dcf8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800dcfa:	2200      	movs	r2, #0
 800dcfc:	6839      	ldr	r1, [r7, #0]
 800dcfe:	6878      	ldr	r0, [r7, #4]
 800dd00:	f7ff ffaa 	bl	800dc58 <FATFS_LinkDriverEx>
 800dd04:	4603      	mov	r3, r0
}
 800dd06:	4618      	mov	r0, r3
 800dd08:	3708      	adds	r7, #8
 800dd0a:	46bd      	mov	sp, r7
 800dd0c:	bd80      	pop	{r7, pc}
	...

0800dd10 <std>:
 800dd10:	2300      	movs	r3, #0
 800dd12:	b510      	push	{r4, lr}
 800dd14:	4604      	mov	r4, r0
 800dd16:	e9c0 3300 	strd	r3, r3, [r0]
 800dd1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800dd1e:	6083      	str	r3, [r0, #8]
 800dd20:	8181      	strh	r1, [r0, #12]
 800dd22:	6643      	str	r3, [r0, #100]	@ 0x64
 800dd24:	81c2      	strh	r2, [r0, #14]
 800dd26:	6183      	str	r3, [r0, #24]
 800dd28:	4619      	mov	r1, r3
 800dd2a:	2208      	movs	r2, #8
 800dd2c:	305c      	adds	r0, #92	@ 0x5c
 800dd2e:	f000 f9f9 	bl	800e124 <memset>
 800dd32:	4b0d      	ldr	r3, [pc, #52]	@ (800dd68 <std+0x58>)
 800dd34:	6263      	str	r3, [r4, #36]	@ 0x24
 800dd36:	4b0d      	ldr	r3, [pc, #52]	@ (800dd6c <std+0x5c>)
 800dd38:	62a3      	str	r3, [r4, #40]	@ 0x28
 800dd3a:	4b0d      	ldr	r3, [pc, #52]	@ (800dd70 <std+0x60>)
 800dd3c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800dd3e:	4b0d      	ldr	r3, [pc, #52]	@ (800dd74 <std+0x64>)
 800dd40:	6323      	str	r3, [r4, #48]	@ 0x30
 800dd42:	4b0d      	ldr	r3, [pc, #52]	@ (800dd78 <std+0x68>)
 800dd44:	6224      	str	r4, [r4, #32]
 800dd46:	429c      	cmp	r4, r3
 800dd48:	d006      	beq.n	800dd58 <std+0x48>
 800dd4a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800dd4e:	4294      	cmp	r4, r2
 800dd50:	d002      	beq.n	800dd58 <std+0x48>
 800dd52:	33d0      	adds	r3, #208	@ 0xd0
 800dd54:	429c      	cmp	r4, r3
 800dd56:	d105      	bne.n	800dd64 <std+0x54>
 800dd58:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800dd5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dd60:	f000 ba58 	b.w	800e214 <__retarget_lock_init_recursive>
 800dd64:	bd10      	pop	{r4, pc}
 800dd66:	bf00      	nop
 800dd68:	0800df75 	.word	0x0800df75
 800dd6c:	0800df97 	.word	0x0800df97
 800dd70:	0800dfcf 	.word	0x0800dfcf
 800dd74:	0800dff3 	.word	0x0800dff3
 800dd78:	24001f14 	.word	0x24001f14

0800dd7c <stdio_exit_handler>:
 800dd7c:	4a02      	ldr	r2, [pc, #8]	@ (800dd88 <stdio_exit_handler+0xc>)
 800dd7e:	4903      	ldr	r1, [pc, #12]	@ (800dd8c <stdio_exit_handler+0x10>)
 800dd80:	4803      	ldr	r0, [pc, #12]	@ (800dd90 <stdio_exit_handler+0x14>)
 800dd82:	f000 b869 	b.w	800de58 <_fwalk_sglue>
 800dd86:	bf00      	nop
 800dd88:	2400004c 	.word	0x2400004c
 800dd8c:	0800eab5 	.word	0x0800eab5
 800dd90:	2400005c 	.word	0x2400005c

0800dd94 <cleanup_stdio>:
 800dd94:	6841      	ldr	r1, [r0, #4]
 800dd96:	4b0c      	ldr	r3, [pc, #48]	@ (800ddc8 <cleanup_stdio+0x34>)
 800dd98:	4299      	cmp	r1, r3
 800dd9a:	b510      	push	{r4, lr}
 800dd9c:	4604      	mov	r4, r0
 800dd9e:	d001      	beq.n	800dda4 <cleanup_stdio+0x10>
 800dda0:	f000 fe88 	bl	800eab4 <_fflush_r>
 800dda4:	68a1      	ldr	r1, [r4, #8]
 800dda6:	4b09      	ldr	r3, [pc, #36]	@ (800ddcc <cleanup_stdio+0x38>)
 800dda8:	4299      	cmp	r1, r3
 800ddaa:	d002      	beq.n	800ddb2 <cleanup_stdio+0x1e>
 800ddac:	4620      	mov	r0, r4
 800ddae:	f000 fe81 	bl	800eab4 <_fflush_r>
 800ddb2:	68e1      	ldr	r1, [r4, #12]
 800ddb4:	4b06      	ldr	r3, [pc, #24]	@ (800ddd0 <cleanup_stdio+0x3c>)
 800ddb6:	4299      	cmp	r1, r3
 800ddb8:	d004      	beq.n	800ddc4 <cleanup_stdio+0x30>
 800ddba:	4620      	mov	r0, r4
 800ddbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ddc0:	f000 be78 	b.w	800eab4 <_fflush_r>
 800ddc4:	bd10      	pop	{r4, pc}
 800ddc6:	bf00      	nop
 800ddc8:	24001f14 	.word	0x24001f14
 800ddcc:	24001f7c 	.word	0x24001f7c
 800ddd0:	24001fe4 	.word	0x24001fe4

0800ddd4 <global_stdio_init.part.0>:
 800ddd4:	b510      	push	{r4, lr}
 800ddd6:	4b0b      	ldr	r3, [pc, #44]	@ (800de04 <global_stdio_init.part.0+0x30>)
 800ddd8:	4c0b      	ldr	r4, [pc, #44]	@ (800de08 <global_stdio_init.part.0+0x34>)
 800ddda:	4a0c      	ldr	r2, [pc, #48]	@ (800de0c <global_stdio_init.part.0+0x38>)
 800dddc:	601a      	str	r2, [r3, #0]
 800ddde:	4620      	mov	r0, r4
 800dde0:	2200      	movs	r2, #0
 800dde2:	2104      	movs	r1, #4
 800dde4:	f7ff ff94 	bl	800dd10 <std>
 800dde8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ddec:	2201      	movs	r2, #1
 800ddee:	2109      	movs	r1, #9
 800ddf0:	f7ff ff8e 	bl	800dd10 <std>
 800ddf4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ddf8:	2202      	movs	r2, #2
 800ddfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ddfe:	2112      	movs	r1, #18
 800de00:	f7ff bf86 	b.w	800dd10 <std>
 800de04:	2400204c 	.word	0x2400204c
 800de08:	24001f14 	.word	0x24001f14
 800de0c:	0800dd7d 	.word	0x0800dd7d

0800de10 <__sfp_lock_acquire>:
 800de10:	4801      	ldr	r0, [pc, #4]	@ (800de18 <__sfp_lock_acquire+0x8>)
 800de12:	f000 ba00 	b.w	800e216 <__retarget_lock_acquire_recursive>
 800de16:	bf00      	nop
 800de18:	24002055 	.word	0x24002055

0800de1c <__sfp_lock_release>:
 800de1c:	4801      	ldr	r0, [pc, #4]	@ (800de24 <__sfp_lock_release+0x8>)
 800de1e:	f000 b9fb 	b.w	800e218 <__retarget_lock_release_recursive>
 800de22:	bf00      	nop
 800de24:	24002055 	.word	0x24002055

0800de28 <__sinit>:
 800de28:	b510      	push	{r4, lr}
 800de2a:	4604      	mov	r4, r0
 800de2c:	f7ff fff0 	bl	800de10 <__sfp_lock_acquire>
 800de30:	6a23      	ldr	r3, [r4, #32]
 800de32:	b11b      	cbz	r3, 800de3c <__sinit+0x14>
 800de34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800de38:	f7ff bff0 	b.w	800de1c <__sfp_lock_release>
 800de3c:	4b04      	ldr	r3, [pc, #16]	@ (800de50 <__sinit+0x28>)
 800de3e:	6223      	str	r3, [r4, #32]
 800de40:	4b04      	ldr	r3, [pc, #16]	@ (800de54 <__sinit+0x2c>)
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	2b00      	cmp	r3, #0
 800de46:	d1f5      	bne.n	800de34 <__sinit+0xc>
 800de48:	f7ff ffc4 	bl	800ddd4 <global_stdio_init.part.0>
 800de4c:	e7f2      	b.n	800de34 <__sinit+0xc>
 800de4e:	bf00      	nop
 800de50:	0800dd95 	.word	0x0800dd95
 800de54:	2400204c 	.word	0x2400204c

0800de58 <_fwalk_sglue>:
 800de58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800de5c:	4607      	mov	r7, r0
 800de5e:	4688      	mov	r8, r1
 800de60:	4614      	mov	r4, r2
 800de62:	2600      	movs	r6, #0
 800de64:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800de68:	f1b9 0901 	subs.w	r9, r9, #1
 800de6c:	d505      	bpl.n	800de7a <_fwalk_sglue+0x22>
 800de6e:	6824      	ldr	r4, [r4, #0]
 800de70:	2c00      	cmp	r4, #0
 800de72:	d1f7      	bne.n	800de64 <_fwalk_sglue+0xc>
 800de74:	4630      	mov	r0, r6
 800de76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de7a:	89ab      	ldrh	r3, [r5, #12]
 800de7c:	2b01      	cmp	r3, #1
 800de7e:	d907      	bls.n	800de90 <_fwalk_sglue+0x38>
 800de80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800de84:	3301      	adds	r3, #1
 800de86:	d003      	beq.n	800de90 <_fwalk_sglue+0x38>
 800de88:	4629      	mov	r1, r5
 800de8a:	4638      	mov	r0, r7
 800de8c:	47c0      	blx	r8
 800de8e:	4306      	orrs	r6, r0
 800de90:	3568      	adds	r5, #104	@ 0x68
 800de92:	e7e9      	b.n	800de68 <_fwalk_sglue+0x10>

0800de94 <iprintf>:
 800de94:	b40f      	push	{r0, r1, r2, r3}
 800de96:	b507      	push	{r0, r1, r2, lr}
 800de98:	4906      	ldr	r1, [pc, #24]	@ (800deb4 <iprintf+0x20>)
 800de9a:	ab04      	add	r3, sp, #16
 800de9c:	6808      	ldr	r0, [r1, #0]
 800de9e:	f853 2b04 	ldr.w	r2, [r3], #4
 800dea2:	6881      	ldr	r1, [r0, #8]
 800dea4:	9301      	str	r3, [sp, #4]
 800dea6:	f000 fadb 	bl	800e460 <_vfiprintf_r>
 800deaa:	b003      	add	sp, #12
 800deac:	f85d eb04 	ldr.w	lr, [sp], #4
 800deb0:	b004      	add	sp, #16
 800deb2:	4770      	bx	lr
 800deb4:	24000058 	.word	0x24000058

0800deb8 <_puts_r>:
 800deb8:	6a03      	ldr	r3, [r0, #32]
 800deba:	b570      	push	{r4, r5, r6, lr}
 800debc:	6884      	ldr	r4, [r0, #8]
 800debe:	4605      	mov	r5, r0
 800dec0:	460e      	mov	r6, r1
 800dec2:	b90b      	cbnz	r3, 800dec8 <_puts_r+0x10>
 800dec4:	f7ff ffb0 	bl	800de28 <__sinit>
 800dec8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800deca:	07db      	lsls	r3, r3, #31
 800decc:	d405      	bmi.n	800deda <_puts_r+0x22>
 800dece:	89a3      	ldrh	r3, [r4, #12]
 800ded0:	0598      	lsls	r0, r3, #22
 800ded2:	d402      	bmi.n	800deda <_puts_r+0x22>
 800ded4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ded6:	f000 f99e 	bl	800e216 <__retarget_lock_acquire_recursive>
 800deda:	89a3      	ldrh	r3, [r4, #12]
 800dedc:	0719      	lsls	r1, r3, #28
 800dede:	d502      	bpl.n	800dee6 <_puts_r+0x2e>
 800dee0:	6923      	ldr	r3, [r4, #16]
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d135      	bne.n	800df52 <_puts_r+0x9a>
 800dee6:	4621      	mov	r1, r4
 800dee8:	4628      	mov	r0, r5
 800deea:	f000 f8c5 	bl	800e078 <__swsetup_r>
 800deee:	b380      	cbz	r0, 800df52 <_puts_r+0x9a>
 800def0:	f04f 35ff 	mov.w	r5, #4294967295
 800def4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800def6:	07da      	lsls	r2, r3, #31
 800def8:	d405      	bmi.n	800df06 <_puts_r+0x4e>
 800defa:	89a3      	ldrh	r3, [r4, #12]
 800defc:	059b      	lsls	r3, r3, #22
 800defe:	d402      	bmi.n	800df06 <_puts_r+0x4e>
 800df00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800df02:	f000 f989 	bl	800e218 <__retarget_lock_release_recursive>
 800df06:	4628      	mov	r0, r5
 800df08:	bd70      	pop	{r4, r5, r6, pc}
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	da04      	bge.n	800df18 <_puts_r+0x60>
 800df0e:	69a2      	ldr	r2, [r4, #24]
 800df10:	429a      	cmp	r2, r3
 800df12:	dc17      	bgt.n	800df44 <_puts_r+0x8c>
 800df14:	290a      	cmp	r1, #10
 800df16:	d015      	beq.n	800df44 <_puts_r+0x8c>
 800df18:	6823      	ldr	r3, [r4, #0]
 800df1a:	1c5a      	adds	r2, r3, #1
 800df1c:	6022      	str	r2, [r4, #0]
 800df1e:	7019      	strb	r1, [r3, #0]
 800df20:	68a3      	ldr	r3, [r4, #8]
 800df22:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800df26:	3b01      	subs	r3, #1
 800df28:	60a3      	str	r3, [r4, #8]
 800df2a:	2900      	cmp	r1, #0
 800df2c:	d1ed      	bne.n	800df0a <_puts_r+0x52>
 800df2e:	2b00      	cmp	r3, #0
 800df30:	da11      	bge.n	800df56 <_puts_r+0x9e>
 800df32:	4622      	mov	r2, r4
 800df34:	210a      	movs	r1, #10
 800df36:	4628      	mov	r0, r5
 800df38:	f000 f85f 	bl	800dffa <__swbuf_r>
 800df3c:	3001      	adds	r0, #1
 800df3e:	d0d7      	beq.n	800def0 <_puts_r+0x38>
 800df40:	250a      	movs	r5, #10
 800df42:	e7d7      	b.n	800def4 <_puts_r+0x3c>
 800df44:	4622      	mov	r2, r4
 800df46:	4628      	mov	r0, r5
 800df48:	f000 f857 	bl	800dffa <__swbuf_r>
 800df4c:	3001      	adds	r0, #1
 800df4e:	d1e7      	bne.n	800df20 <_puts_r+0x68>
 800df50:	e7ce      	b.n	800def0 <_puts_r+0x38>
 800df52:	3e01      	subs	r6, #1
 800df54:	e7e4      	b.n	800df20 <_puts_r+0x68>
 800df56:	6823      	ldr	r3, [r4, #0]
 800df58:	1c5a      	adds	r2, r3, #1
 800df5a:	6022      	str	r2, [r4, #0]
 800df5c:	220a      	movs	r2, #10
 800df5e:	701a      	strb	r2, [r3, #0]
 800df60:	e7ee      	b.n	800df40 <_puts_r+0x88>
	...

0800df64 <puts>:
 800df64:	4b02      	ldr	r3, [pc, #8]	@ (800df70 <puts+0xc>)
 800df66:	4601      	mov	r1, r0
 800df68:	6818      	ldr	r0, [r3, #0]
 800df6a:	f7ff bfa5 	b.w	800deb8 <_puts_r>
 800df6e:	bf00      	nop
 800df70:	24000058 	.word	0x24000058

0800df74 <__sread>:
 800df74:	b510      	push	{r4, lr}
 800df76:	460c      	mov	r4, r1
 800df78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df7c:	f000 f8fc 	bl	800e178 <_read_r>
 800df80:	2800      	cmp	r0, #0
 800df82:	bfab      	itete	ge
 800df84:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800df86:	89a3      	ldrhlt	r3, [r4, #12]
 800df88:	181b      	addge	r3, r3, r0
 800df8a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800df8e:	bfac      	ite	ge
 800df90:	6563      	strge	r3, [r4, #84]	@ 0x54
 800df92:	81a3      	strhlt	r3, [r4, #12]
 800df94:	bd10      	pop	{r4, pc}

0800df96 <__swrite>:
 800df96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df9a:	461f      	mov	r7, r3
 800df9c:	898b      	ldrh	r3, [r1, #12]
 800df9e:	05db      	lsls	r3, r3, #23
 800dfa0:	4605      	mov	r5, r0
 800dfa2:	460c      	mov	r4, r1
 800dfa4:	4616      	mov	r6, r2
 800dfa6:	d505      	bpl.n	800dfb4 <__swrite+0x1e>
 800dfa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfac:	2302      	movs	r3, #2
 800dfae:	2200      	movs	r2, #0
 800dfb0:	f000 f8d0 	bl	800e154 <_lseek_r>
 800dfb4:	89a3      	ldrh	r3, [r4, #12]
 800dfb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dfba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800dfbe:	81a3      	strh	r3, [r4, #12]
 800dfc0:	4632      	mov	r2, r6
 800dfc2:	463b      	mov	r3, r7
 800dfc4:	4628      	mov	r0, r5
 800dfc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dfca:	f000 b8e7 	b.w	800e19c <_write_r>

0800dfce <__sseek>:
 800dfce:	b510      	push	{r4, lr}
 800dfd0:	460c      	mov	r4, r1
 800dfd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfd6:	f000 f8bd 	bl	800e154 <_lseek_r>
 800dfda:	1c43      	adds	r3, r0, #1
 800dfdc:	89a3      	ldrh	r3, [r4, #12]
 800dfde:	bf15      	itete	ne
 800dfe0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800dfe2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800dfe6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800dfea:	81a3      	strheq	r3, [r4, #12]
 800dfec:	bf18      	it	ne
 800dfee:	81a3      	strhne	r3, [r4, #12]
 800dff0:	bd10      	pop	{r4, pc}

0800dff2 <__sclose>:
 800dff2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dff6:	f000 b89d 	b.w	800e134 <_close_r>

0800dffa <__swbuf_r>:
 800dffa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dffc:	460e      	mov	r6, r1
 800dffe:	4614      	mov	r4, r2
 800e000:	4605      	mov	r5, r0
 800e002:	b118      	cbz	r0, 800e00c <__swbuf_r+0x12>
 800e004:	6a03      	ldr	r3, [r0, #32]
 800e006:	b90b      	cbnz	r3, 800e00c <__swbuf_r+0x12>
 800e008:	f7ff ff0e 	bl	800de28 <__sinit>
 800e00c:	69a3      	ldr	r3, [r4, #24]
 800e00e:	60a3      	str	r3, [r4, #8]
 800e010:	89a3      	ldrh	r3, [r4, #12]
 800e012:	071a      	lsls	r2, r3, #28
 800e014:	d501      	bpl.n	800e01a <__swbuf_r+0x20>
 800e016:	6923      	ldr	r3, [r4, #16]
 800e018:	b943      	cbnz	r3, 800e02c <__swbuf_r+0x32>
 800e01a:	4621      	mov	r1, r4
 800e01c:	4628      	mov	r0, r5
 800e01e:	f000 f82b 	bl	800e078 <__swsetup_r>
 800e022:	b118      	cbz	r0, 800e02c <__swbuf_r+0x32>
 800e024:	f04f 37ff 	mov.w	r7, #4294967295
 800e028:	4638      	mov	r0, r7
 800e02a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e02c:	6823      	ldr	r3, [r4, #0]
 800e02e:	6922      	ldr	r2, [r4, #16]
 800e030:	1a98      	subs	r0, r3, r2
 800e032:	6963      	ldr	r3, [r4, #20]
 800e034:	b2f6      	uxtb	r6, r6
 800e036:	4283      	cmp	r3, r0
 800e038:	4637      	mov	r7, r6
 800e03a:	dc05      	bgt.n	800e048 <__swbuf_r+0x4e>
 800e03c:	4621      	mov	r1, r4
 800e03e:	4628      	mov	r0, r5
 800e040:	f000 fd38 	bl	800eab4 <_fflush_r>
 800e044:	2800      	cmp	r0, #0
 800e046:	d1ed      	bne.n	800e024 <__swbuf_r+0x2a>
 800e048:	68a3      	ldr	r3, [r4, #8]
 800e04a:	3b01      	subs	r3, #1
 800e04c:	60a3      	str	r3, [r4, #8]
 800e04e:	6823      	ldr	r3, [r4, #0]
 800e050:	1c5a      	adds	r2, r3, #1
 800e052:	6022      	str	r2, [r4, #0]
 800e054:	701e      	strb	r6, [r3, #0]
 800e056:	6962      	ldr	r2, [r4, #20]
 800e058:	1c43      	adds	r3, r0, #1
 800e05a:	429a      	cmp	r2, r3
 800e05c:	d004      	beq.n	800e068 <__swbuf_r+0x6e>
 800e05e:	89a3      	ldrh	r3, [r4, #12]
 800e060:	07db      	lsls	r3, r3, #31
 800e062:	d5e1      	bpl.n	800e028 <__swbuf_r+0x2e>
 800e064:	2e0a      	cmp	r6, #10
 800e066:	d1df      	bne.n	800e028 <__swbuf_r+0x2e>
 800e068:	4621      	mov	r1, r4
 800e06a:	4628      	mov	r0, r5
 800e06c:	f000 fd22 	bl	800eab4 <_fflush_r>
 800e070:	2800      	cmp	r0, #0
 800e072:	d0d9      	beq.n	800e028 <__swbuf_r+0x2e>
 800e074:	e7d6      	b.n	800e024 <__swbuf_r+0x2a>
	...

0800e078 <__swsetup_r>:
 800e078:	b538      	push	{r3, r4, r5, lr}
 800e07a:	4b29      	ldr	r3, [pc, #164]	@ (800e120 <__swsetup_r+0xa8>)
 800e07c:	4605      	mov	r5, r0
 800e07e:	6818      	ldr	r0, [r3, #0]
 800e080:	460c      	mov	r4, r1
 800e082:	b118      	cbz	r0, 800e08c <__swsetup_r+0x14>
 800e084:	6a03      	ldr	r3, [r0, #32]
 800e086:	b90b      	cbnz	r3, 800e08c <__swsetup_r+0x14>
 800e088:	f7ff fece 	bl	800de28 <__sinit>
 800e08c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e090:	0719      	lsls	r1, r3, #28
 800e092:	d422      	bmi.n	800e0da <__swsetup_r+0x62>
 800e094:	06da      	lsls	r2, r3, #27
 800e096:	d407      	bmi.n	800e0a8 <__swsetup_r+0x30>
 800e098:	2209      	movs	r2, #9
 800e09a:	602a      	str	r2, [r5, #0]
 800e09c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e0a0:	81a3      	strh	r3, [r4, #12]
 800e0a2:	f04f 30ff 	mov.w	r0, #4294967295
 800e0a6:	e033      	b.n	800e110 <__swsetup_r+0x98>
 800e0a8:	0758      	lsls	r0, r3, #29
 800e0aa:	d512      	bpl.n	800e0d2 <__swsetup_r+0x5a>
 800e0ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e0ae:	b141      	cbz	r1, 800e0c2 <__swsetup_r+0x4a>
 800e0b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e0b4:	4299      	cmp	r1, r3
 800e0b6:	d002      	beq.n	800e0be <__swsetup_r+0x46>
 800e0b8:	4628      	mov	r0, r5
 800e0ba:	f000 f8af 	bl	800e21c <_free_r>
 800e0be:	2300      	movs	r3, #0
 800e0c0:	6363      	str	r3, [r4, #52]	@ 0x34
 800e0c2:	89a3      	ldrh	r3, [r4, #12]
 800e0c4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e0c8:	81a3      	strh	r3, [r4, #12]
 800e0ca:	2300      	movs	r3, #0
 800e0cc:	6063      	str	r3, [r4, #4]
 800e0ce:	6923      	ldr	r3, [r4, #16]
 800e0d0:	6023      	str	r3, [r4, #0]
 800e0d2:	89a3      	ldrh	r3, [r4, #12]
 800e0d4:	f043 0308 	orr.w	r3, r3, #8
 800e0d8:	81a3      	strh	r3, [r4, #12]
 800e0da:	6923      	ldr	r3, [r4, #16]
 800e0dc:	b94b      	cbnz	r3, 800e0f2 <__swsetup_r+0x7a>
 800e0de:	89a3      	ldrh	r3, [r4, #12]
 800e0e0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e0e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e0e8:	d003      	beq.n	800e0f2 <__swsetup_r+0x7a>
 800e0ea:	4621      	mov	r1, r4
 800e0ec:	4628      	mov	r0, r5
 800e0ee:	f000 fd2f 	bl	800eb50 <__smakebuf_r>
 800e0f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e0f6:	f013 0201 	ands.w	r2, r3, #1
 800e0fa:	d00a      	beq.n	800e112 <__swsetup_r+0x9a>
 800e0fc:	2200      	movs	r2, #0
 800e0fe:	60a2      	str	r2, [r4, #8]
 800e100:	6962      	ldr	r2, [r4, #20]
 800e102:	4252      	negs	r2, r2
 800e104:	61a2      	str	r2, [r4, #24]
 800e106:	6922      	ldr	r2, [r4, #16]
 800e108:	b942      	cbnz	r2, 800e11c <__swsetup_r+0xa4>
 800e10a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e10e:	d1c5      	bne.n	800e09c <__swsetup_r+0x24>
 800e110:	bd38      	pop	{r3, r4, r5, pc}
 800e112:	0799      	lsls	r1, r3, #30
 800e114:	bf58      	it	pl
 800e116:	6962      	ldrpl	r2, [r4, #20]
 800e118:	60a2      	str	r2, [r4, #8]
 800e11a:	e7f4      	b.n	800e106 <__swsetup_r+0x8e>
 800e11c:	2000      	movs	r0, #0
 800e11e:	e7f7      	b.n	800e110 <__swsetup_r+0x98>
 800e120:	24000058 	.word	0x24000058

0800e124 <memset>:
 800e124:	4402      	add	r2, r0
 800e126:	4603      	mov	r3, r0
 800e128:	4293      	cmp	r3, r2
 800e12a:	d100      	bne.n	800e12e <memset+0xa>
 800e12c:	4770      	bx	lr
 800e12e:	f803 1b01 	strb.w	r1, [r3], #1
 800e132:	e7f9      	b.n	800e128 <memset+0x4>

0800e134 <_close_r>:
 800e134:	b538      	push	{r3, r4, r5, lr}
 800e136:	4d06      	ldr	r5, [pc, #24]	@ (800e150 <_close_r+0x1c>)
 800e138:	2300      	movs	r3, #0
 800e13a:	4604      	mov	r4, r0
 800e13c:	4608      	mov	r0, r1
 800e13e:	602b      	str	r3, [r5, #0]
 800e140:	f7f2 ffc3 	bl	80010ca <_close>
 800e144:	1c43      	adds	r3, r0, #1
 800e146:	d102      	bne.n	800e14e <_close_r+0x1a>
 800e148:	682b      	ldr	r3, [r5, #0]
 800e14a:	b103      	cbz	r3, 800e14e <_close_r+0x1a>
 800e14c:	6023      	str	r3, [r4, #0]
 800e14e:	bd38      	pop	{r3, r4, r5, pc}
 800e150:	24002050 	.word	0x24002050

0800e154 <_lseek_r>:
 800e154:	b538      	push	{r3, r4, r5, lr}
 800e156:	4d07      	ldr	r5, [pc, #28]	@ (800e174 <_lseek_r+0x20>)
 800e158:	4604      	mov	r4, r0
 800e15a:	4608      	mov	r0, r1
 800e15c:	4611      	mov	r1, r2
 800e15e:	2200      	movs	r2, #0
 800e160:	602a      	str	r2, [r5, #0]
 800e162:	461a      	mov	r2, r3
 800e164:	f7f2 ffd8 	bl	8001118 <_lseek>
 800e168:	1c43      	adds	r3, r0, #1
 800e16a:	d102      	bne.n	800e172 <_lseek_r+0x1e>
 800e16c:	682b      	ldr	r3, [r5, #0]
 800e16e:	b103      	cbz	r3, 800e172 <_lseek_r+0x1e>
 800e170:	6023      	str	r3, [r4, #0]
 800e172:	bd38      	pop	{r3, r4, r5, pc}
 800e174:	24002050 	.word	0x24002050

0800e178 <_read_r>:
 800e178:	b538      	push	{r3, r4, r5, lr}
 800e17a:	4d07      	ldr	r5, [pc, #28]	@ (800e198 <_read_r+0x20>)
 800e17c:	4604      	mov	r4, r0
 800e17e:	4608      	mov	r0, r1
 800e180:	4611      	mov	r1, r2
 800e182:	2200      	movs	r2, #0
 800e184:	602a      	str	r2, [r5, #0]
 800e186:	461a      	mov	r2, r3
 800e188:	f7f2 ff82 	bl	8001090 <_read>
 800e18c:	1c43      	adds	r3, r0, #1
 800e18e:	d102      	bne.n	800e196 <_read_r+0x1e>
 800e190:	682b      	ldr	r3, [r5, #0]
 800e192:	b103      	cbz	r3, 800e196 <_read_r+0x1e>
 800e194:	6023      	str	r3, [r4, #0]
 800e196:	bd38      	pop	{r3, r4, r5, pc}
 800e198:	24002050 	.word	0x24002050

0800e19c <_write_r>:
 800e19c:	b538      	push	{r3, r4, r5, lr}
 800e19e:	4d07      	ldr	r5, [pc, #28]	@ (800e1bc <_write_r+0x20>)
 800e1a0:	4604      	mov	r4, r0
 800e1a2:	4608      	mov	r0, r1
 800e1a4:	4611      	mov	r1, r2
 800e1a6:	2200      	movs	r2, #0
 800e1a8:	602a      	str	r2, [r5, #0]
 800e1aa:	461a      	mov	r2, r3
 800e1ac:	f7f2 fd2c 	bl	8000c08 <_write>
 800e1b0:	1c43      	adds	r3, r0, #1
 800e1b2:	d102      	bne.n	800e1ba <_write_r+0x1e>
 800e1b4:	682b      	ldr	r3, [r5, #0]
 800e1b6:	b103      	cbz	r3, 800e1ba <_write_r+0x1e>
 800e1b8:	6023      	str	r3, [r4, #0]
 800e1ba:	bd38      	pop	{r3, r4, r5, pc}
 800e1bc:	24002050 	.word	0x24002050

0800e1c0 <__errno>:
 800e1c0:	4b01      	ldr	r3, [pc, #4]	@ (800e1c8 <__errno+0x8>)
 800e1c2:	6818      	ldr	r0, [r3, #0]
 800e1c4:	4770      	bx	lr
 800e1c6:	bf00      	nop
 800e1c8:	24000058 	.word	0x24000058

0800e1cc <__libc_init_array>:
 800e1cc:	b570      	push	{r4, r5, r6, lr}
 800e1ce:	4d0d      	ldr	r5, [pc, #52]	@ (800e204 <__libc_init_array+0x38>)
 800e1d0:	4c0d      	ldr	r4, [pc, #52]	@ (800e208 <__libc_init_array+0x3c>)
 800e1d2:	1b64      	subs	r4, r4, r5
 800e1d4:	10a4      	asrs	r4, r4, #2
 800e1d6:	2600      	movs	r6, #0
 800e1d8:	42a6      	cmp	r6, r4
 800e1da:	d109      	bne.n	800e1f0 <__libc_init_array+0x24>
 800e1dc:	4d0b      	ldr	r5, [pc, #44]	@ (800e20c <__libc_init_array+0x40>)
 800e1de:	4c0c      	ldr	r4, [pc, #48]	@ (800e210 <__libc_init_array+0x44>)
 800e1e0:	f000 fd24 	bl	800ec2c <_init>
 800e1e4:	1b64      	subs	r4, r4, r5
 800e1e6:	10a4      	asrs	r4, r4, #2
 800e1e8:	2600      	movs	r6, #0
 800e1ea:	42a6      	cmp	r6, r4
 800e1ec:	d105      	bne.n	800e1fa <__libc_init_array+0x2e>
 800e1ee:	bd70      	pop	{r4, r5, r6, pc}
 800e1f0:	f855 3b04 	ldr.w	r3, [r5], #4
 800e1f4:	4798      	blx	r3
 800e1f6:	3601      	adds	r6, #1
 800e1f8:	e7ee      	b.n	800e1d8 <__libc_init_array+0xc>
 800e1fa:	f855 3b04 	ldr.w	r3, [r5], #4
 800e1fe:	4798      	blx	r3
 800e200:	3601      	adds	r6, #1
 800e202:	e7f2      	b.n	800e1ea <__libc_init_array+0x1e>
 800e204:	0800ee70 	.word	0x0800ee70
 800e208:	0800ee70 	.word	0x0800ee70
 800e20c:	0800ee70 	.word	0x0800ee70
 800e210:	0800ee74 	.word	0x0800ee74

0800e214 <__retarget_lock_init_recursive>:
 800e214:	4770      	bx	lr

0800e216 <__retarget_lock_acquire_recursive>:
 800e216:	4770      	bx	lr

0800e218 <__retarget_lock_release_recursive>:
 800e218:	4770      	bx	lr
	...

0800e21c <_free_r>:
 800e21c:	b538      	push	{r3, r4, r5, lr}
 800e21e:	4605      	mov	r5, r0
 800e220:	2900      	cmp	r1, #0
 800e222:	d041      	beq.n	800e2a8 <_free_r+0x8c>
 800e224:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e228:	1f0c      	subs	r4, r1, #4
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	bfb8      	it	lt
 800e22e:	18e4      	addlt	r4, r4, r3
 800e230:	f000 f8e0 	bl	800e3f4 <__malloc_lock>
 800e234:	4a1d      	ldr	r2, [pc, #116]	@ (800e2ac <_free_r+0x90>)
 800e236:	6813      	ldr	r3, [r2, #0]
 800e238:	b933      	cbnz	r3, 800e248 <_free_r+0x2c>
 800e23a:	6063      	str	r3, [r4, #4]
 800e23c:	6014      	str	r4, [r2, #0]
 800e23e:	4628      	mov	r0, r5
 800e240:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e244:	f000 b8dc 	b.w	800e400 <__malloc_unlock>
 800e248:	42a3      	cmp	r3, r4
 800e24a:	d908      	bls.n	800e25e <_free_r+0x42>
 800e24c:	6820      	ldr	r0, [r4, #0]
 800e24e:	1821      	adds	r1, r4, r0
 800e250:	428b      	cmp	r3, r1
 800e252:	bf01      	itttt	eq
 800e254:	6819      	ldreq	r1, [r3, #0]
 800e256:	685b      	ldreq	r3, [r3, #4]
 800e258:	1809      	addeq	r1, r1, r0
 800e25a:	6021      	streq	r1, [r4, #0]
 800e25c:	e7ed      	b.n	800e23a <_free_r+0x1e>
 800e25e:	461a      	mov	r2, r3
 800e260:	685b      	ldr	r3, [r3, #4]
 800e262:	b10b      	cbz	r3, 800e268 <_free_r+0x4c>
 800e264:	42a3      	cmp	r3, r4
 800e266:	d9fa      	bls.n	800e25e <_free_r+0x42>
 800e268:	6811      	ldr	r1, [r2, #0]
 800e26a:	1850      	adds	r0, r2, r1
 800e26c:	42a0      	cmp	r0, r4
 800e26e:	d10b      	bne.n	800e288 <_free_r+0x6c>
 800e270:	6820      	ldr	r0, [r4, #0]
 800e272:	4401      	add	r1, r0
 800e274:	1850      	adds	r0, r2, r1
 800e276:	4283      	cmp	r3, r0
 800e278:	6011      	str	r1, [r2, #0]
 800e27a:	d1e0      	bne.n	800e23e <_free_r+0x22>
 800e27c:	6818      	ldr	r0, [r3, #0]
 800e27e:	685b      	ldr	r3, [r3, #4]
 800e280:	6053      	str	r3, [r2, #4]
 800e282:	4408      	add	r0, r1
 800e284:	6010      	str	r0, [r2, #0]
 800e286:	e7da      	b.n	800e23e <_free_r+0x22>
 800e288:	d902      	bls.n	800e290 <_free_r+0x74>
 800e28a:	230c      	movs	r3, #12
 800e28c:	602b      	str	r3, [r5, #0]
 800e28e:	e7d6      	b.n	800e23e <_free_r+0x22>
 800e290:	6820      	ldr	r0, [r4, #0]
 800e292:	1821      	adds	r1, r4, r0
 800e294:	428b      	cmp	r3, r1
 800e296:	bf04      	itt	eq
 800e298:	6819      	ldreq	r1, [r3, #0]
 800e29a:	685b      	ldreq	r3, [r3, #4]
 800e29c:	6063      	str	r3, [r4, #4]
 800e29e:	bf04      	itt	eq
 800e2a0:	1809      	addeq	r1, r1, r0
 800e2a2:	6021      	streq	r1, [r4, #0]
 800e2a4:	6054      	str	r4, [r2, #4]
 800e2a6:	e7ca      	b.n	800e23e <_free_r+0x22>
 800e2a8:	bd38      	pop	{r3, r4, r5, pc}
 800e2aa:	bf00      	nop
 800e2ac:	2400205c 	.word	0x2400205c

0800e2b0 <sbrk_aligned>:
 800e2b0:	b570      	push	{r4, r5, r6, lr}
 800e2b2:	4e0f      	ldr	r6, [pc, #60]	@ (800e2f0 <sbrk_aligned+0x40>)
 800e2b4:	460c      	mov	r4, r1
 800e2b6:	6831      	ldr	r1, [r6, #0]
 800e2b8:	4605      	mov	r5, r0
 800e2ba:	b911      	cbnz	r1, 800e2c2 <sbrk_aligned+0x12>
 800e2bc:	f000 fca6 	bl	800ec0c <_sbrk_r>
 800e2c0:	6030      	str	r0, [r6, #0]
 800e2c2:	4621      	mov	r1, r4
 800e2c4:	4628      	mov	r0, r5
 800e2c6:	f000 fca1 	bl	800ec0c <_sbrk_r>
 800e2ca:	1c43      	adds	r3, r0, #1
 800e2cc:	d103      	bne.n	800e2d6 <sbrk_aligned+0x26>
 800e2ce:	f04f 34ff 	mov.w	r4, #4294967295
 800e2d2:	4620      	mov	r0, r4
 800e2d4:	bd70      	pop	{r4, r5, r6, pc}
 800e2d6:	1cc4      	adds	r4, r0, #3
 800e2d8:	f024 0403 	bic.w	r4, r4, #3
 800e2dc:	42a0      	cmp	r0, r4
 800e2de:	d0f8      	beq.n	800e2d2 <sbrk_aligned+0x22>
 800e2e0:	1a21      	subs	r1, r4, r0
 800e2e2:	4628      	mov	r0, r5
 800e2e4:	f000 fc92 	bl	800ec0c <_sbrk_r>
 800e2e8:	3001      	adds	r0, #1
 800e2ea:	d1f2      	bne.n	800e2d2 <sbrk_aligned+0x22>
 800e2ec:	e7ef      	b.n	800e2ce <sbrk_aligned+0x1e>
 800e2ee:	bf00      	nop
 800e2f0:	24002058 	.word	0x24002058

0800e2f4 <_malloc_r>:
 800e2f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e2f8:	1ccd      	adds	r5, r1, #3
 800e2fa:	f025 0503 	bic.w	r5, r5, #3
 800e2fe:	3508      	adds	r5, #8
 800e300:	2d0c      	cmp	r5, #12
 800e302:	bf38      	it	cc
 800e304:	250c      	movcc	r5, #12
 800e306:	2d00      	cmp	r5, #0
 800e308:	4606      	mov	r6, r0
 800e30a:	db01      	blt.n	800e310 <_malloc_r+0x1c>
 800e30c:	42a9      	cmp	r1, r5
 800e30e:	d904      	bls.n	800e31a <_malloc_r+0x26>
 800e310:	230c      	movs	r3, #12
 800e312:	6033      	str	r3, [r6, #0]
 800e314:	2000      	movs	r0, #0
 800e316:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e31a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e3f0 <_malloc_r+0xfc>
 800e31e:	f000 f869 	bl	800e3f4 <__malloc_lock>
 800e322:	f8d8 3000 	ldr.w	r3, [r8]
 800e326:	461c      	mov	r4, r3
 800e328:	bb44      	cbnz	r4, 800e37c <_malloc_r+0x88>
 800e32a:	4629      	mov	r1, r5
 800e32c:	4630      	mov	r0, r6
 800e32e:	f7ff ffbf 	bl	800e2b0 <sbrk_aligned>
 800e332:	1c43      	adds	r3, r0, #1
 800e334:	4604      	mov	r4, r0
 800e336:	d158      	bne.n	800e3ea <_malloc_r+0xf6>
 800e338:	f8d8 4000 	ldr.w	r4, [r8]
 800e33c:	4627      	mov	r7, r4
 800e33e:	2f00      	cmp	r7, #0
 800e340:	d143      	bne.n	800e3ca <_malloc_r+0xd6>
 800e342:	2c00      	cmp	r4, #0
 800e344:	d04b      	beq.n	800e3de <_malloc_r+0xea>
 800e346:	6823      	ldr	r3, [r4, #0]
 800e348:	4639      	mov	r1, r7
 800e34a:	4630      	mov	r0, r6
 800e34c:	eb04 0903 	add.w	r9, r4, r3
 800e350:	f000 fc5c 	bl	800ec0c <_sbrk_r>
 800e354:	4581      	cmp	r9, r0
 800e356:	d142      	bne.n	800e3de <_malloc_r+0xea>
 800e358:	6821      	ldr	r1, [r4, #0]
 800e35a:	1a6d      	subs	r5, r5, r1
 800e35c:	4629      	mov	r1, r5
 800e35e:	4630      	mov	r0, r6
 800e360:	f7ff ffa6 	bl	800e2b0 <sbrk_aligned>
 800e364:	3001      	adds	r0, #1
 800e366:	d03a      	beq.n	800e3de <_malloc_r+0xea>
 800e368:	6823      	ldr	r3, [r4, #0]
 800e36a:	442b      	add	r3, r5
 800e36c:	6023      	str	r3, [r4, #0]
 800e36e:	f8d8 3000 	ldr.w	r3, [r8]
 800e372:	685a      	ldr	r2, [r3, #4]
 800e374:	bb62      	cbnz	r2, 800e3d0 <_malloc_r+0xdc>
 800e376:	f8c8 7000 	str.w	r7, [r8]
 800e37a:	e00f      	b.n	800e39c <_malloc_r+0xa8>
 800e37c:	6822      	ldr	r2, [r4, #0]
 800e37e:	1b52      	subs	r2, r2, r5
 800e380:	d420      	bmi.n	800e3c4 <_malloc_r+0xd0>
 800e382:	2a0b      	cmp	r2, #11
 800e384:	d917      	bls.n	800e3b6 <_malloc_r+0xc2>
 800e386:	1961      	adds	r1, r4, r5
 800e388:	42a3      	cmp	r3, r4
 800e38a:	6025      	str	r5, [r4, #0]
 800e38c:	bf18      	it	ne
 800e38e:	6059      	strne	r1, [r3, #4]
 800e390:	6863      	ldr	r3, [r4, #4]
 800e392:	bf08      	it	eq
 800e394:	f8c8 1000 	streq.w	r1, [r8]
 800e398:	5162      	str	r2, [r4, r5]
 800e39a:	604b      	str	r3, [r1, #4]
 800e39c:	4630      	mov	r0, r6
 800e39e:	f000 f82f 	bl	800e400 <__malloc_unlock>
 800e3a2:	f104 000b 	add.w	r0, r4, #11
 800e3a6:	1d23      	adds	r3, r4, #4
 800e3a8:	f020 0007 	bic.w	r0, r0, #7
 800e3ac:	1ac2      	subs	r2, r0, r3
 800e3ae:	bf1c      	itt	ne
 800e3b0:	1a1b      	subne	r3, r3, r0
 800e3b2:	50a3      	strne	r3, [r4, r2]
 800e3b4:	e7af      	b.n	800e316 <_malloc_r+0x22>
 800e3b6:	6862      	ldr	r2, [r4, #4]
 800e3b8:	42a3      	cmp	r3, r4
 800e3ba:	bf0c      	ite	eq
 800e3bc:	f8c8 2000 	streq.w	r2, [r8]
 800e3c0:	605a      	strne	r2, [r3, #4]
 800e3c2:	e7eb      	b.n	800e39c <_malloc_r+0xa8>
 800e3c4:	4623      	mov	r3, r4
 800e3c6:	6864      	ldr	r4, [r4, #4]
 800e3c8:	e7ae      	b.n	800e328 <_malloc_r+0x34>
 800e3ca:	463c      	mov	r4, r7
 800e3cc:	687f      	ldr	r7, [r7, #4]
 800e3ce:	e7b6      	b.n	800e33e <_malloc_r+0x4a>
 800e3d0:	461a      	mov	r2, r3
 800e3d2:	685b      	ldr	r3, [r3, #4]
 800e3d4:	42a3      	cmp	r3, r4
 800e3d6:	d1fb      	bne.n	800e3d0 <_malloc_r+0xdc>
 800e3d8:	2300      	movs	r3, #0
 800e3da:	6053      	str	r3, [r2, #4]
 800e3dc:	e7de      	b.n	800e39c <_malloc_r+0xa8>
 800e3de:	230c      	movs	r3, #12
 800e3e0:	6033      	str	r3, [r6, #0]
 800e3e2:	4630      	mov	r0, r6
 800e3e4:	f000 f80c 	bl	800e400 <__malloc_unlock>
 800e3e8:	e794      	b.n	800e314 <_malloc_r+0x20>
 800e3ea:	6005      	str	r5, [r0, #0]
 800e3ec:	e7d6      	b.n	800e39c <_malloc_r+0xa8>
 800e3ee:	bf00      	nop
 800e3f0:	2400205c 	.word	0x2400205c

0800e3f4 <__malloc_lock>:
 800e3f4:	4801      	ldr	r0, [pc, #4]	@ (800e3fc <__malloc_lock+0x8>)
 800e3f6:	f7ff bf0e 	b.w	800e216 <__retarget_lock_acquire_recursive>
 800e3fa:	bf00      	nop
 800e3fc:	24002054 	.word	0x24002054

0800e400 <__malloc_unlock>:
 800e400:	4801      	ldr	r0, [pc, #4]	@ (800e408 <__malloc_unlock+0x8>)
 800e402:	f7ff bf09 	b.w	800e218 <__retarget_lock_release_recursive>
 800e406:	bf00      	nop
 800e408:	24002054 	.word	0x24002054

0800e40c <__sfputc_r>:
 800e40c:	6893      	ldr	r3, [r2, #8]
 800e40e:	3b01      	subs	r3, #1
 800e410:	2b00      	cmp	r3, #0
 800e412:	b410      	push	{r4}
 800e414:	6093      	str	r3, [r2, #8]
 800e416:	da08      	bge.n	800e42a <__sfputc_r+0x1e>
 800e418:	6994      	ldr	r4, [r2, #24]
 800e41a:	42a3      	cmp	r3, r4
 800e41c:	db01      	blt.n	800e422 <__sfputc_r+0x16>
 800e41e:	290a      	cmp	r1, #10
 800e420:	d103      	bne.n	800e42a <__sfputc_r+0x1e>
 800e422:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e426:	f7ff bde8 	b.w	800dffa <__swbuf_r>
 800e42a:	6813      	ldr	r3, [r2, #0]
 800e42c:	1c58      	adds	r0, r3, #1
 800e42e:	6010      	str	r0, [r2, #0]
 800e430:	7019      	strb	r1, [r3, #0]
 800e432:	4608      	mov	r0, r1
 800e434:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e438:	4770      	bx	lr

0800e43a <__sfputs_r>:
 800e43a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e43c:	4606      	mov	r6, r0
 800e43e:	460f      	mov	r7, r1
 800e440:	4614      	mov	r4, r2
 800e442:	18d5      	adds	r5, r2, r3
 800e444:	42ac      	cmp	r4, r5
 800e446:	d101      	bne.n	800e44c <__sfputs_r+0x12>
 800e448:	2000      	movs	r0, #0
 800e44a:	e007      	b.n	800e45c <__sfputs_r+0x22>
 800e44c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e450:	463a      	mov	r2, r7
 800e452:	4630      	mov	r0, r6
 800e454:	f7ff ffda 	bl	800e40c <__sfputc_r>
 800e458:	1c43      	adds	r3, r0, #1
 800e45a:	d1f3      	bne.n	800e444 <__sfputs_r+0xa>
 800e45c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e460 <_vfiprintf_r>:
 800e460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e464:	460d      	mov	r5, r1
 800e466:	b09d      	sub	sp, #116	@ 0x74
 800e468:	4614      	mov	r4, r2
 800e46a:	4698      	mov	r8, r3
 800e46c:	4606      	mov	r6, r0
 800e46e:	b118      	cbz	r0, 800e478 <_vfiprintf_r+0x18>
 800e470:	6a03      	ldr	r3, [r0, #32]
 800e472:	b90b      	cbnz	r3, 800e478 <_vfiprintf_r+0x18>
 800e474:	f7ff fcd8 	bl	800de28 <__sinit>
 800e478:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e47a:	07d9      	lsls	r1, r3, #31
 800e47c:	d405      	bmi.n	800e48a <_vfiprintf_r+0x2a>
 800e47e:	89ab      	ldrh	r3, [r5, #12]
 800e480:	059a      	lsls	r2, r3, #22
 800e482:	d402      	bmi.n	800e48a <_vfiprintf_r+0x2a>
 800e484:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e486:	f7ff fec6 	bl	800e216 <__retarget_lock_acquire_recursive>
 800e48a:	89ab      	ldrh	r3, [r5, #12]
 800e48c:	071b      	lsls	r3, r3, #28
 800e48e:	d501      	bpl.n	800e494 <_vfiprintf_r+0x34>
 800e490:	692b      	ldr	r3, [r5, #16]
 800e492:	b99b      	cbnz	r3, 800e4bc <_vfiprintf_r+0x5c>
 800e494:	4629      	mov	r1, r5
 800e496:	4630      	mov	r0, r6
 800e498:	f7ff fdee 	bl	800e078 <__swsetup_r>
 800e49c:	b170      	cbz	r0, 800e4bc <_vfiprintf_r+0x5c>
 800e49e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e4a0:	07dc      	lsls	r4, r3, #31
 800e4a2:	d504      	bpl.n	800e4ae <_vfiprintf_r+0x4e>
 800e4a4:	f04f 30ff 	mov.w	r0, #4294967295
 800e4a8:	b01d      	add	sp, #116	@ 0x74
 800e4aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4ae:	89ab      	ldrh	r3, [r5, #12]
 800e4b0:	0598      	lsls	r0, r3, #22
 800e4b2:	d4f7      	bmi.n	800e4a4 <_vfiprintf_r+0x44>
 800e4b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e4b6:	f7ff feaf 	bl	800e218 <__retarget_lock_release_recursive>
 800e4ba:	e7f3      	b.n	800e4a4 <_vfiprintf_r+0x44>
 800e4bc:	2300      	movs	r3, #0
 800e4be:	9309      	str	r3, [sp, #36]	@ 0x24
 800e4c0:	2320      	movs	r3, #32
 800e4c2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e4c6:	f8cd 800c 	str.w	r8, [sp, #12]
 800e4ca:	2330      	movs	r3, #48	@ 0x30
 800e4cc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e67c <_vfiprintf_r+0x21c>
 800e4d0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e4d4:	f04f 0901 	mov.w	r9, #1
 800e4d8:	4623      	mov	r3, r4
 800e4da:	469a      	mov	sl, r3
 800e4dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e4e0:	b10a      	cbz	r2, 800e4e6 <_vfiprintf_r+0x86>
 800e4e2:	2a25      	cmp	r2, #37	@ 0x25
 800e4e4:	d1f9      	bne.n	800e4da <_vfiprintf_r+0x7a>
 800e4e6:	ebba 0b04 	subs.w	fp, sl, r4
 800e4ea:	d00b      	beq.n	800e504 <_vfiprintf_r+0xa4>
 800e4ec:	465b      	mov	r3, fp
 800e4ee:	4622      	mov	r2, r4
 800e4f0:	4629      	mov	r1, r5
 800e4f2:	4630      	mov	r0, r6
 800e4f4:	f7ff ffa1 	bl	800e43a <__sfputs_r>
 800e4f8:	3001      	adds	r0, #1
 800e4fa:	f000 80a7 	beq.w	800e64c <_vfiprintf_r+0x1ec>
 800e4fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e500:	445a      	add	r2, fp
 800e502:	9209      	str	r2, [sp, #36]	@ 0x24
 800e504:	f89a 3000 	ldrb.w	r3, [sl]
 800e508:	2b00      	cmp	r3, #0
 800e50a:	f000 809f 	beq.w	800e64c <_vfiprintf_r+0x1ec>
 800e50e:	2300      	movs	r3, #0
 800e510:	f04f 32ff 	mov.w	r2, #4294967295
 800e514:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e518:	f10a 0a01 	add.w	sl, sl, #1
 800e51c:	9304      	str	r3, [sp, #16]
 800e51e:	9307      	str	r3, [sp, #28]
 800e520:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e524:	931a      	str	r3, [sp, #104]	@ 0x68
 800e526:	4654      	mov	r4, sl
 800e528:	2205      	movs	r2, #5
 800e52a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e52e:	4853      	ldr	r0, [pc, #332]	@ (800e67c <_vfiprintf_r+0x21c>)
 800e530:	f7f1 fed6 	bl	80002e0 <memchr>
 800e534:	9a04      	ldr	r2, [sp, #16]
 800e536:	b9d8      	cbnz	r0, 800e570 <_vfiprintf_r+0x110>
 800e538:	06d1      	lsls	r1, r2, #27
 800e53a:	bf44      	itt	mi
 800e53c:	2320      	movmi	r3, #32
 800e53e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e542:	0713      	lsls	r3, r2, #28
 800e544:	bf44      	itt	mi
 800e546:	232b      	movmi	r3, #43	@ 0x2b
 800e548:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e54c:	f89a 3000 	ldrb.w	r3, [sl]
 800e550:	2b2a      	cmp	r3, #42	@ 0x2a
 800e552:	d015      	beq.n	800e580 <_vfiprintf_r+0x120>
 800e554:	9a07      	ldr	r2, [sp, #28]
 800e556:	4654      	mov	r4, sl
 800e558:	2000      	movs	r0, #0
 800e55a:	f04f 0c0a 	mov.w	ip, #10
 800e55e:	4621      	mov	r1, r4
 800e560:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e564:	3b30      	subs	r3, #48	@ 0x30
 800e566:	2b09      	cmp	r3, #9
 800e568:	d94b      	bls.n	800e602 <_vfiprintf_r+0x1a2>
 800e56a:	b1b0      	cbz	r0, 800e59a <_vfiprintf_r+0x13a>
 800e56c:	9207      	str	r2, [sp, #28]
 800e56e:	e014      	b.n	800e59a <_vfiprintf_r+0x13a>
 800e570:	eba0 0308 	sub.w	r3, r0, r8
 800e574:	fa09 f303 	lsl.w	r3, r9, r3
 800e578:	4313      	orrs	r3, r2
 800e57a:	9304      	str	r3, [sp, #16]
 800e57c:	46a2      	mov	sl, r4
 800e57e:	e7d2      	b.n	800e526 <_vfiprintf_r+0xc6>
 800e580:	9b03      	ldr	r3, [sp, #12]
 800e582:	1d19      	adds	r1, r3, #4
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	9103      	str	r1, [sp, #12]
 800e588:	2b00      	cmp	r3, #0
 800e58a:	bfbb      	ittet	lt
 800e58c:	425b      	neglt	r3, r3
 800e58e:	f042 0202 	orrlt.w	r2, r2, #2
 800e592:	9307      	strge	r3, [sp, #28]
 800e594:	9307      	strlt	r3, [sp, #28]
 800e596:	bfb8      	it	lt
 800e598:	9204      	strlt	r2, [sp, #16]
 800e59a:	7823      	ldrb	r3, [r4, #0]
 800e59c:	2b2e      	cmp	r3, #46	@ 0x2e
 800e59e:	d10a      	bne.n	800e5b6 <_vfiprintf_r+0x156>
 800e5a0:	7863      	ldrb	r3, [r4, #1]
 800e5a2:	2b2a      	cmp	r3, #42	@ 0x2a
 800e5a4:	d132      	bne.n	800e60c <_vfiprintf_r+0x1ac>
 800e5a6:	9b03      	ldr	r3, [sp, #12]
 800e5a8:	1d1a      	adds	r2, r3, #4
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	9203      	str	r2, [sp, #12]
 800e5ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e5b2:	3402      	adds	r4, #2
 800e5b4:	9305      	str	r3, [sp, #20]
 800e5b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e68c <_vfiprintf_r+0x22c>
 800e5ba:	7821      	ldrb	r1, [r4, #0]
 800e5bc:	2203      	movs	r2, #3
 800e5be:	4650      	mov	r0, sl
 800e5c0:	f7f1 fe8e 	bl	80002e0 <memchr>
 800e5c4:	b138      	cbz	r0, 800e5d6 <_vfiprintf_r+0x176>
 800e5c6:	9b04      	ldr	r3, [sp, #16]
 800e5c8:	eba0 000a 	sub.w	r0, r0, sl
 800e5cc:	2240      	movs	r2, #64	@ 0x40
 800e5ce:	4082      	lsls	r2, r0
 800e5d0:	4313      	orrs	r3, r2
 800e5d2:	3401      	adds	r4, #1
 800e5d4:	9304      	str	r3, [sp, #16]
 800e5d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e5da:	4829      	ldr	r0, [pc, #164]	@ (800e680 <_vfiprintf_r+0x220>)
 800e5dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e5e0:	2206      	movs	r2, #6
 800e5e2:	f7f1 fe7d 	bl	80002e0 <memchr>
 800e5e6:	2800      	cmp	r0, #0
 800e5e8:	d03f      	beq.n	800e66a <_vfiprintf_r+0x20a>
 800e5ea:	4b26      	ldr	r3, [pc, #152]	@ (800e684 <_vfiprintf_r+0x224>)
 800e5ec:	bb1b      	cbnz	r3, 800e636 <_vfiprintf_r+0x1d6>
 800e5ee:	9b03      	ldr	r3, [sp, #12]
 800e5f0:	3307      	adds	r3, #7
 800e5f2:	f023 0307 	bic.w	r3, r3, #7
 800e5f6:	3308      	adds	r3, #8
 800e5f8:	9303      	str	r3, [sp, #12]
 800e5fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5fc:	443b      	add	r3, r7
 800e5fe:	9309      	str	r3, [sp, #36]	@ 0x24
 800e600:	e76a      	b.n	800e4d8 <_vfiprintf_r+0x78>
 800e602:	fb0c 3202 	mla	r2, ip, r2, r3
 800e606:	460c      	mov	r4, r1
 800e608:	2001      	movs	r0, #1
 800e60a:	e7a8      	b.n	800e55e <_vfiprintf_r+0xfe>
 800e60c:	2300      	movs	r3, #0
 800e60e:	3401      	adds	r4, #1
 800e610:	9305      	str	r3, [sp, #20]
 800e612:	4619      	mov	r1, r3
 800e614:	f04f 0c0a 	mov.w	ip, #10
 800e618:	4620      	mov	r0, r4
 800e61a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e61e:	3a30      	subs	r2, #48	@ 0x30
 800e620:	2a09      	cmp	r2, #9
 800e622:	d903      	bls.n	800e62c <_vfiprintf_r+0x1cc>
 800e624:	2b00      	cmp	r3, #0
 800e626:	d0c6      	beq.n	800e5b6 <_vfiprintf_r+0x156>
 800e628:	9105      	str	r1, [sp, #20]
 800e62a:	e7c4      	b.n	800e5b6 <_vfiprintf_r+0x156>
 800e62c:	fb0c 2101 	mla	r1, ip, r1, r2
 800e630:	4604      	mov	r4, r0
 800e632:	2301      	movs	r3, #1
 800e634:	e7f0      	b.n	800e618 <_vfiprintf_r+0x1b8>
 800e636:	ab03      	add	r3, sp, #12
 800e638:	9300      	str	r3, [sp, #0]
 800e63a:	462a      	mov	r2, r5
 800e63c:	4b12      	ldr	r3, [pc, #72]	@ (800e688 <_vfiprintf_r+0x228>)
 800e63e:	a904      	add	r1, sp, #16
 800e640:	4630      	mov	r0, r6
 800e642:	f3af 8000 	nop.w
 800e646:	4607      	mov	r7, r0
 800e648:	1c78      	adds	r0, r7, #1
 800e64a:	d1d6      	bne.n	800e5fa <_vfiprintf_r+0x19a>
 800e64c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e64e:	07d9      	lsls	r1, r3, #31
 800e650:	d405      	bmi.n	800e65e <_vfiprintf_r+0x1fe>
 800e652:	89ab      	ldrh	r3, [r5, #12]
 800e654:	059a      	lsls	r2, r3, #22
 800e656:	d402      	bmi.n	800e65e <_vfiprintf_r+0x1fe>
 800e658:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e65a:	f7ff fddd 	bl	800e218 <__retarget_lock_release_recursive>
 800e65e:	89ab      	ldrh	r3, [r5, #12]
 800e660:	065b      	lsls	r3, r3, #25
 800e662:	f53f af1f 	bmi.w	800e4a4 <_vfiprintf_r+0x44>
 800e666:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e668:	e71e      	b.n	800e4a8 <_vfiprintf_r+0x48>
 800e66a:	ab03      	add	r3, sp, #12
 800e66c:	9300      	str	r3, [sp, #0]
 800e66e:	462a      	mov	r2, r5
 800e670:	4b05      	ldr	r3, [pc, #20]	@ (800e688 <_vfiprintf_r+0x228>)
 800e672:	a904      	add	r1, sp, #16
 800e674:	4630      	mov	r0, r6
 800e676:	f000 f879 	bl	800e76c <_printf_i>
 800e67a:	e7e4      	b.n	800e646 <_vfiprintf_r+0x1e6>
 800e67c:	0800ee34 	.word	0x0800ee34
 800e680:	0800ee3e 	.word	0x0800ee3e
 800e684:	00000000 	.word	0x00000000
 800e688:	0800e43b 	.word	0x0800e43b
 800e68c:	0800ee3a 	.word	0x0800ee3a

0800e690 <_printf_common>:
 800e690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e694:	4616      	mov	r6, r2
 800e696:	4698      	mov	r8, r3
 800e698:	688a      	ldr	r2, [r1, #8]
 800e69a:	690b      	ldr	r3, [r1, #16]
 800e69c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e6a0:	4293      	cmp	r3, r2
 800e6a2:	bfb8      	it	lt
 800e6a4:	4613      	movlt	r3, r2
 800e6a6:	6033      	str	r3, [r6, #0]
 800e6a8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e6ac:	4607      	mov	r7, r0
 800e6ae:	460c      	mov	r4, r1
 800e6b0:	b10a      	cbz	r2, 800e6b6 <_printf_common+0x26>
 800e6b2:	3301      	adds	r3, #1
 800e6b4:	6033      	str	r3, [r6, #0]
 800e6b6:	6823      	ldr	r3, [r4, #0]
 800e6b8:	0699      	lsls	r1, r3, #26
 800e6ba:	bf42      	ittt	mi
 800e6bc:	6833      	ldrmi	r3, [r6, #0]
 800e6be:	3302      	addmi	r3, #2
 800e6c0:	6033      	strmi	r3, [r6, #0]
 800e6c2:	6825      	ldr	r5, [r4, #0]
 800e6c4:	f015 0506 	ands.w	r5, r5, #6
 800e6c8:	d106      	bne.n	800e6d8 <_printf_common+0x48>
 800e6ca:	f104 0a19 	add.w	sl, r4, #25
 800e6ce:	68e3      	ldr	r3, [r4, #12]
 800e6d0:	6832      	ldr	r2, [r6, #0]
 800e6d2:	1a9b      	subs	r3, r3, r2
 800e6d4:	42ab      	cmp	r3, r5
 800e6d6:	dc26      	bgt.n	800e726 <_printf_common+0x96>
 800e6d8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e6dc:	6822      	ldr	r2, [r4, #0]
 800e6de:	3b00      	subs	r3, #0
 800e6e0:	bf18      	it	ne
 800e6e2:	2301      	movne	r3, #1
 800e6e4:	0692      	lsls	r2, r2, #26
 800e6e6:	d42b      	bmi.n	800e740 <_printf_common+0xb0>
 800e6e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e6ec:	4641      	mov	r1, r8
 800e6ee:	4638      	mov	r0, r7
 800e6f0:	47c8      	blx	r9
 800e6f2:	3001      	adds	r0, #1
 800e6f4:	d01e      	beq.n	800e734 <_printf_common+0xa4>
 800e6f6:	6823      	ldr	r3, [r4, #0]
 800e6f8:	6922      	ldr	r2, [r4, #16]
 800e6fa:	f003 0306 	and.w	r3, r3, #6
 800e6fe:	2b04      	cmp	r3, #4
 800e700:	bf02      	ittt	eq
 800e702:	68e5      	ldreq	r5, [r4, #12]
 800e704:	6833      	ldreq	r3, [r6, #0]
 800e706:	1aed      	subeq	r5, r5, r3
 800e708:	68a3      	ldr	r3, [r4, #8]
 800e70a:	bf0c      	ite	eq
 800e70c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e710:	2500      	movne	r5, #0
 800e712:	4293      	cmp	r3, r2
 800e714:	bfc4      	itt	gt
 800e716:	1a9b      	subgt	r3, r3, r2
 800e718:	18ed      	addgt	r5, r5, r3
 800e71a:	2600      	movs	r6, #0
 800e71c:	341a      	adds	r4, #26
 800e71e:	42b5      	cmp	r5, r6
 800e720:	d11a      	bne.n	800e758 <_printf_common+0xc8>
 800e722:	2000      	movs	r0, #0
 800e724:	e008      	b.n	800e738 <_printf_common+0xa8>
 800e726:	2301      	movs	r3, #1
 800e728:	4652      	mov	r2, sl
 800e72a:	4641      	mov	r1, r8
 800e72c:	4638      	mov	r0, r7
 800e72e:	47c8      	blx	r9
 800e730:	3001      	adds	r0, #1
 800e732:	d103      	bne.n	800e73c <_printf_common+0xac>
 800e734:	f04f 30ff 	mov.w	r0, #4294967295
 800e738:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e73c:	3501      	adds	r5, #1
 800e73e:	e7c6      	b.n	800e6ce <_printf_common+0x3e>
 800e740:	18e1      	adds	r1, r4, r3
 800e742:	1c5a      	adds	r2, r3, #1
 800e744:	2030      	movs	r0, #48	@ 0x30
 800e746:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e74a:	4422      	add	r2, r4
 800e74c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e750:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e754:	3302      	adds	r3, #2
 800e756:	e7c7      	b.n	800e6e8 <_printf_common+0x58>
 800e758:	2301      	movs	r3, #1
 800e75a:	4622      	mov	r2, r4
 800e75c:	4641      	mov	r1, r8
 800e75e:	4638      	mov	r0, r7
 800e760:	47c8      	blx	r9
 800e762:	3001      	adds	r0, #1
 800e764:	d0e6      	beq.n	800e734 <_printf_common+0xa4>
 800e766:	3601      	adds	r6, #1
 800e768:	e7d9      	b.n	800e71e <_printf_common+0x8e>
	...

0800e76c <_printf_i>:
 800e76c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e770:	7e0f      	ldrb	r7, [r1, #24]
 800e772:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e774:	2f78      	cmp	r7, #120	@ 0x78
 800e776:	4691      	mov	r9, r2
 800e778:	4680      	mov	r8, r0
 800e77a:	460c      	mov	r4, r1
 800e77c:	469a      	mov	sl, r3
 800e77e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e782:	d807      	bhi.n	800e794 <_printf_i+0x28>
 800e784:	2f62      	cmp	r7, #98	@ 0x62
 800e786:	d80a      	bhi.n	800e79e <_printf_i+0x32>
 800e788:	2f00      	cmp	r7, #0
 800e78a:	f000 80d2 	beq.w	800e932 <_printf_i+0x1c6>
 800e78e:	2f58      	cmp	r7, #88	@ 0x58
 800e790:	f000 80b9 	beq.w	800e906 <_printf_i+0x19a>
 800e794:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e798:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e79c:	e03a      	b.n	800e814 <_printf_i+0xa8>
 800e79e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e7a2:	2b15      	cmp	r3, #21
 800e7a4:	d8f6      	bhi.n	800e794 <_printf_i+0x28>
 800e7a6:	a101      	add	r1, pc, #4	@ (adr r1, 800e7ac <_printf_i+0x40>)
 800e7a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e7ac:	0800e805 	.word	0x0800e805
 800e7b0:	0800e819 	.word	0x0800e819
 800e7b4:	0800e795 	.word	0x0800e795
 800e7b8:	0800e795 	.word	0x0800e795
 800e7bc:	0800e795 	.word	0x0800e795
 800e7c0:	0800e795 	.word	0x0800e795
 800e7c4:	0800e819 	.word	0x0800e819
 800e7c8:	0800e795 	.word	0x0800e795
 800e7cc:	0800e795 	.word	0x0800e795
 800e7d0:	0800e795 	.word	0x0800e795
 800e7d4:	0800e795 	.word	0x0800e795
 800e7d8:	0800e919 	.word	0x0800e919
 800e7dc:	0800e843 	.word	0x0800e843
 800e7e0:	0800e8d3 	.word	0x0800e8d3
 800e7e4:	0800e795 	.word	0x0800e795
 800e7e8:	0800e795 	.word	0x0800e795
 800e7ec:	0800e93b 	.word	0x0800e93b
 800e7f0:	0800e795 	.word	0x0800e795
 800e7f4:	0800e843 	.word	0x0800e843
 800e7f8:	0800e795 	.word	0x0800e795
 800e7fc:	0800e795 	.word	0x0800e795
 800e800:	0800e8db 	.word	0x0800e8db
 800e804:	6833      	ldr	r3, [r6, #0]
 800e806:	1d1a      	adds	r2, r3, #4
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	6032      	str	r2, [r6, #0]
 800e80c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e810:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e814:	2301      	movs	r3, #1
 800e816:	e09d      	b.n	800e954 <_printf_i+0x1e8>
 800e818:	6833      	ldr	r3, [r6, #0]
 800e81a:	6820      	ldr	r0, [r4, #0]
 800e81c:	1d19      	adds	r1, r3, #4
 800e81e:	6031      	str	r1, [r6, #0]
 800e820:	0606      	lsls	r6, r0, #24
 800e822:	d501      	bpl.n	800e828 <_printf_i+0xbc>
 800e824:	681d      	ldr	r5, [r3, #0]
 800e826:	e003      	b.n	800e830 <_printf_i+0xc4>
 800e828:	0645      	lsls	r5, r0, #25
 800e82a:	d5fb      	bpl.n	800e824 <_printf_i+0xb8>
 800e82c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e830:	2d00      	cmp	r5, #0
 800e832:	da03      	bge.n	800e83c <_printf_i+0xd0>
 800e834:	232d      	movs	r3, #45	@ 0x2d
 800e836:	426d      	negs	r5, r5
 800e838:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e83c:	4859      	ldr	r0, [pc, #356]	@ (800e9a4 <_printf_i+0x238>)
 800e83e:	230a      	movs	r3, #10
 800e840:	e011      	b.n	800e866 <_printf_i+0xfa>
 800e842:	6821      	ldr	r1, [r4, #0]
 800e844:	6833      	ldr	r3, [r6, #0]
 800e846:	0608      	lsls	r0, r1, #24
 800e848:	f853 5b04 	ldr.w	r5, [r3], #4
 800e84c:	d402      	bmi.n	800e854 <_printf_i+0xe8>
 800e84e:	0649      	lsls	r1, r1, #25
 800e850:	bf48      	it	mi
 800e852:	b2ad      	uxthmi	r5, r5
 800e854:	2f6f      	cmp	r7, #111	@ 0x6f
 800e856:	4853      	ldr	r0, [pc, #332]	@ (800e9a4 <_printf_i+0x238>)
 800e858:	6033      	str	r3, [r6, #0]
 800e85a:	bf14      	ite	ne
 800e85c:	230a      	movne	r3, #10
 800e85e:	2308      	moveq	r3, #8
 800e860:	2100      	movs	r1, #0
 800e862:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e866:	6866      	ldr	r6, [r4, #4]
 800e868:	60a6      	str	r6, [r4, #8]
 800e86a:	2e00      	cmp	r6, #0
 800e86c:	bfa2      	ittt	ge
 800e86e:	6821      	ldrge	r1, [r4, #0]
 800e870:	f021 0104 	bicge.w	r1, r1, #4
 800e874:	6021      	strge	r1, [r4, #0]
 800e876:	b90d      	cbnz	r5, 800e87c <_printf_i+0x110>
 800e878:	2e00      	cmp	r6, #0
 800e87a:	d04b      	beq.n	800e914 <_printf_i+0x1a8>
 800e87c:	4616      	mov	r6, r2
 800e87e:	fbb5 f1f3 	udiv	r1, r5, r3
 800e882:	fb03 5711 	mls	r7, r3, r1, r5
 800e886:	5dc7      	ldrb	r7, [r0, r7]
 800e888:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e88c:	462f      	mov	r7, r5
 800e88e:	42bb      	cmp	r3, r7
 800e890:	460d      	mov	r5, r1
 800e892:	d9f4      	bls.n	800e87e <_printf_i+0x112>
 800e894:	2b08      	cmp	r3, #8
 800e896:	d10b      	bne.n	800e8b0 <_printf_i+0x144>
 800e898:	6823      	ldr	r3, [r4, #0]
 800e89a:	07df      	lsls	r7, r3, #31
 800e89c:	d508      	bpl.n	800e8b0 <_printf_i+0x144>
 800e89e:	6923      	ldr	r3, [r4, #16]
 800e8a0:	6861      	ldr	r1, [r4, #4]
 800e8a2:	4299      	cmp	r1, r3
 800e8a4:	bfde      	ittt	le
 800e8a6:	2330      	movle	r3, #48	@ 0x30
 800e8a8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e8ac:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e8b0:	1b92      	subs	r2, r2, r6
 800e8b2:	6122      	str	r2, [r4, #16]
 800e8b4:	f8cd a000 	str.w	sl, [sp]
 800e8b8:	464b      	mov	r3, r9
 800e8ba:	aa03      	add	r2, sp, #12
 800e8bc:	4621      	mov	r1, r4
 800e8be:	4640      	mov	r0, r8
 800e8c0:	f7ff fee6 	bl	800e690 <_printf_common>
 800e8c4:	3001      	adds	r0, #1
 800e8c6:	d14a      	bne.n	800e95e <_printf_i+0x1f2>
 800e8c8:	f04f 30ff 	mov.w	r0, #4294967295
 800e8cc:	b004      	add	sp, #16
 800e8ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e8d2:	6823      	ldr	r3, [r4, #0]
 800e8d4:	f043 0320 	orr.w	r3, r3, #32
 800e8d8:	6023      	str	r3, [r4, #0]
 800e8da:	4833      	ldr	r0, [pc, #204]	@ (800e9a8 <_printf_i+0x23c>)
 800e8dc:	2778      	movs	r7, #120	@ 0x78
 800e8de:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e8e2:	6823      	ldr	r3, [r4, #0]
 800e8e4:	6831      	ldr	r1, [r6, #0]
 800e8e6:	061f      	lsls	r7, r3, #24
 800e8e8:	f851 5b04 	ldr.w	r5, [r1], #4
 800e8ec:	d402      	bmi.n	800e8f4 <_printf_i+0x188>
 800e8ee:	065f      	lsls	r7, r3, #25
 800e8f0:	bf48      	it	mi
 800e8f2:	b2ad      	uxthmi	r5, r5
 800e8f4:	6031      	str	r1, [r6, #0]
 800e8f6:	07d9      	lsls	r1, r3, #31
 800e8f8:	bf44      	itt	mi
 800e8fa:	f043 0320 	orrmi.w	r3, r3, #32
 800e8fe:	6023      	strmi	r3, [r4, #0]
 800e900:	b11d      	cbz	r5, 800e90a <_printf_i+0x19e>
 800e902:	2310      	movs	r3, #16
 800e904:	e7ac      	b.n	800e860 <_printf_i+0xf4>
 800e906:	4827      	ldr	r0, [pc, #156]	@ (800e9a4 <_printf_i+0x238>)
 800e908:	e7e9      	b.n	800e8de <_printf_i+0x172>
 800e90a:	6823      	ldr	r3, [r4, #0]
 800e90c:	f023 0320 	bic.w	r3, r3, #32
 800e910:	6023      	str	r3, [r4, #0]
 800e912:	e7f6      	b.n	800e902 <_printf_i+0x196>
 800e914:	4616      	mov	r6, r2
 800e916:	e7bd      	b.n	800e894 <_printf_i+0x128>
 800e918:	6833      	ldr	r3, [r6, #0]
 800e91a:	6825      	ldr	r5, [r4, #0]
 800e91c:	6961      	ldr	r1, [r4, #20]
 800e91e:	1d18      	adds	r0, r3, #4
 800e920:	6030      	str	r0, [r6, #0]
 800e922:	062e      	lsls	r6, r5, #24
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	d501      	bpl.n	800e92c <_printf_i+0x1c0>
 800e928:	6019      	str	r1, [r3, #0]
 800e92a:	e002      	b.n	800e932 <_printf_i+0x1c6>
 800e92c:	0668      	lsls	r0, r5, #25
 800e92e:	d5fb      	bpl.n	800e928 <_printf_i+0x1bc>
 800e930:	8019      	strh	r1, [r3, #0]
 800e932:	2300      	movs	r3, #0
 800e934:	6123      	str	r3, [r4, #16]
 800e936:	4616      	mov	r6, r2
 800e938:	e7bc      	b.n	800e8b4 <_printf_i+0x148>
 800e93a:	6833      	ldr	r3, [r6, #0]
 800e93c:	1d1a      	adds	r2, r3, #4
 800e93e:	6032      	str	r2, [r6, #0]
 800e940:	681e      	ldr	r6, [r3, #0]
 800e942:	6862      	ldr	r2, [r4, #4]
 800e944:	2100      	movs	r1, #0
 800e946:	4630      	mov	r0, r6
 800e948:	f7f1 fcca 	bl	80002e0 <memchr>
 800e94c:	b108      	cbz	r0, 800e952 <_printf_i+0x1e6>
 800e94e:	1b80      	subs	r0, r0, r6
 800e950:	6060      	str	r0, [r4, #4]
 800e952:	6863      	ldr	r3, [r4, #4]
 800e954:	6123      	str	r3, [r4, #16]
 800e956:	2300      	movs	r3, #0
 800e958:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e95c:	e7aa      	b.n	800e8b4 <_printf_i+0x148>
 800e95e:	6923      	ldr	r3, [r4, #16]
 800e960:	4632      	mov	r2, r6
 800e962:	4649      	mov	r1, r9
 800e964:	4640      	mov	r0, r8
 800e966:	47d0      	blx	sl
 800e968:	3001      	adds	r0, #1
 800e96a:	d0ad      	beq.n	800e8c8 <_printf_i+0x15c>
 800e96c:	6823      	ldr	r3, [r4, #0]
 800e96e:	079b      	lsls	r3, r3, #30
 800e970:	d413      	bmi.n	800e99a <_printf_i+0x22e>
 800e972:	68e0      	ldr	r0, [r4, #12]
 800e974:	9b03      	ldr	r3, [sp, #12]
 800e976:	4298      	cmp	r0, r3
 800e978:	bfb8      	it	lt
 800e97a:	4618      	movlt	r0, r3
 800e97c:	e7a6      	b.n	800e8cc <_printf_i+0x160>
 800e97e:	2301      	movs	r3, #1
 800e980:	4632      	mov	r2, r6
 800e982:	4649      	mov	r1, r9
 800e984:	4640      	mov	r0, r8
 800e986:	47d0      	blx	sl
 800e988:	3001      	adds	r0, #1
 800e98a:	d09d      	beq.n	800e8c8 <_printf_i+0x15c>
 800e98c:	3501      	adds	r5, #1
 800e98e:	68e3      	ldr	r3, [r4, #12]
 800e990:	9903      	ldr	r1, [sp, #12]
 800e992:	1a5b      	subs	r3, r3, r1
 800e994:	42ab      	cmp	r3, r5
 800e996:	dcf2      	bgt.n	800e97e <_printf_i+0x212>
 800e998:	e7eb      	b.n	800e972 <_printf_i+0x206>
 800e99a:	2500      	movs	r5, #0
 800e99c:	f104 0619 	add.w	r6, r4, #25
 800e9a0:	e7f5      	b.n	800e98e <_printf_i+0x222>
 800e9a2:	bf00      	nop
 800e9a4:	0800ee45 	.word	0x0800ee45
 800e9a8:	0800ee56 	.word	0x0800ee56

0800e9ac <__sflush_r>:
 800e9ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e9b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9b4:	0716      	lsls	r6, r2, #28
 800e9b6:	4605      	mov	r5, r0
 800e9b8:	460c      	mov	r4, r1
 800e9ba:	d454      	bmi.n	800ea66 <__sflush_r+0xba>
 800e9bc:	684b      	ldr	r3, [r1, #4]
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	dc02      	bgt.n	800e9c8 <__sflush_r+0x1c>
 800e9c2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	dd48      	ble.n	800ea5a <__sflush_r+0xae>
 800e9c8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e9ca:	2e00      	cmp	r6, #0
 800e9cc:	d045      	beq.n	800ea5a <__sflush_r+0xae>
 800e9ce:	2300      	movs	r3, #0
 800e9d0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e9d4:	682f      	ldr	r7, [r5, #0]
 800e9d6:	6a21      	ldr	r1, [r4, #32]
 800e9d8:	602b      	str	r3, [r5, #0]
 800e9da:	d030      	beq.n	800ea3e <__sflush_r+0x92>
 800e9dc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e9de:	89a3      	ldrh	r3, [r4, #12]
 800e9e0:	0759      	lsls	r1, r3, #29
 800e9e2:	d505      	bpl.n	800e9f0 <__sflush_r+0x44>
 800e9e4:	6863      	ldr	r3, [r4, #4]
 800e9e6:	1ad2      	subs	r2, r2, r3
 800e9e8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e9ea:	b10b      	cbz	r3, 800e9f0 <__sflush_r+0x44>
 800e9ec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e9ee:	1ad2      	subs	r2, r2, r3
 800e9f0:	2300      	movs	r3, #0
 800e9f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e9f4:	6a21      	ldr	r1, [r4, #32]
 800e9f6:	4628      	mov	r0, r5
 800e9f8:	47b0      	blx	r6
 800e9fa:	1c43      	adds	r3, r0, #1
 800e9fc:	89a3      	ldrh	r3, [r4, #12]
 800e9fe:	d106      	bne.n	800ea0e <__sflush_r+0x62>
 800ea00:	6829      	ldr	r1, [r5, #0]
 800ea02:	291d      	cmp	r1, #29
 800ea04:	d82b      	bhi.n	800ea5e <__sflush_r+0xb2>
 800ea06:	4a2a      	ldr	r2, [pc, #168]	@ (800eab0 <__sflush_r+0x104>)
 800ea08:	410a      	asrs	r2, r1
 800ea0a:	07d6      	lsls	r6, r2, #31
 800ea0c:	d427      	bmi.n	800ea5e <__sflush_r+0xb2>
 800ea0e:	2200      	movs	r2, #0
 800ea10:	6062      	str	r2, [r4, #4]
 800ea12:	04d9      	lsls	r1, r3, #19
 800ea14:	6922      	ldr	r2, [r4, #16]
 800ea16:	6022      	str	r2, [r4, #0]
 800ea18:	d504      	bpl.n	800ea24 <__sflush_r+0x78>
 800ea1a:	1c42      	adds	r2, r0, #1
 800ea1c:	d101      	bne.n	800ea22 <__sflush_r+0x76>
 800ea1e:	682b      	ldr	r3, [r5, #0]
 800ea20:	b903      	cbnz	r3, 800ea24 <__sflush_r+0x78>
 800ea22:	6560      	str	r0, [r4, #84]	@ 0x54
 800ea24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ea26:	602f      	str	r7, [r5, #0]
 800ea28:	b1b9      	cbz	r1, 800ea5a <__sflush_r+0xae>
 800ea2a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ea2e:	4299      	cmp	r1, r3
 800ea30:	d002      	beq.n	800ea38 <__sflush_r+0x8c>
 800ea32:	4628      	mov	r0, r5
 800ea34:	f7ff fbf2 	bl	800e21c <_free_r>
 800ea38:	2300      	movs	r3, #0
 800ea3a:	6363      	str	r3, [r4, #52]	@ 0x34
 800ea3c:	e00d      	b.n	800ea5a <__sflush_r+0xae>
 800ea3e:	2301      	movs	r3, #1
 800ea40:	4628      	mov	r0, r5
 800ea42:	47b0      	blx	r6
 800ea44:	4602      	mov	r2, r0
 800ea46:	1c50      	adds	r0, r2, #1
 800ea48:	d1c9      	bne.n	800e9de <__sflush_r+0x32>
 800ea4a:	682b      	ldr	r3, [r5, #0]
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	d0c6      	beq.n	800e9de <__sflush_r+0x32>
 800ea50:	2b1d      	cmp	r3, #29
 800ea52:	d001      	beq.n	800ea58 <__sflush_r+0xac>
 800ea54:	2b16      	cmp	r3, #22
 800ea56:	d11e      	bne.n	800ea96 <__sflush_r+0xea>
 800ea58:	602f      	str	r7, [r5, #0]
 800ea5a:	2000      	movs	r0, #0
 800ea5c:	e022      	b.n	800eaa4 <__sflush_r+0xf8>
 800ea5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ea62:	b21b      	sxth	r3, r3
 800ea64:	e01b      	b.n	800ea9e <__sflush_r+0xf2>
 800ea66:	690f      	ldr	r7, [r1, #16]
 800ea68:	2f00      	cmp	r7, #0
 800ea6a:	d0f6      	beq.n	800ea5a <__sflush_r+0xae>
 800ea6c:	0793      	lsls	r3, r2, #30
 800ea6e:	680e      	ldr	r6, [r1, #0]
 800ea70:	bf08      	it	eq
 800ea72:	694b      	ldreq	r3, [r1, #20]
 800ea74:	600f      	str	r7, [r1, #0]
 800ea76:	bf18      	it	ne
 800ea78:	2300      	movne	r3, #0
 800ea7a:	eba6 0807 	sub.w	r8, r6, r7
 800ea7e:	608b      	str	r3, [r1, #8]
 800ea80:	f1b8 0f00 	cmp.w	r8, #0
 800ea84:	dde9      	ble.n	800ea5a <__sflush_r+0xae>
 800ea86:	6a21      	ldr	r1, [r4, #32]
 800ea88:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ea8a:	4643      	mov	r3, r8
 800ea8c:	463a      	mov	r2, r7
 800ea8e:	4628      	mov	r0, r5
 800ea90:	47b0      	blx	r6
 800ea92:	2800      	cmp	r0, #0
 800ea94:	dc08      	bgt.n	800eaa8 <__sflush_r+0xfc>
 800ea96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ea9e:	81a3      	strh	r3, [r4, #12]
 800eaa0:	f04f 30ff 	mov.w	r0, #4294967295
 800eaa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eaa8:	4407      	add	r7, r0
 800eaaa:	eba8 0800 	sub.w	r8, r8, r0
 800eaae:	e7e7      	b.n	800ea80 <__sflush_r+0xd4>
 800eab0:	dfbffffe 	.word	0xdfbffffe

0800eab4 <_fflush_r>:
 800eab4:	b538      	push	{r3, r4, r5, lr}
 800eab6:	690b      	ldr	r3, [r1, #16]
 800eab8:	4605      	mov	r5, r0
 800eaba:	460c      	mov	r4, r1
 800eabc:	b913      	cbnz	r3, 800eac4 <_fflush_r+0x10>
 800eabe:	2500      	movs	r5, #0
 800eac0:	4628      	mov	r0, r5
 800eac2:	bd38      	pop	{r3, r4, r5, pc}
 800eac4:	b118      	cbz	r0, 800eace <_fflush_r+0x1a>
 800eac6:	6a03      	ldr	r3, [r0, #32]
 800eac8:	b90b      	cbnz	r3, 800eace <_fflush_r+0x1a>
 800eaca:	f7ff f9ad 	bl	800de28 <__sinit>
 800eace:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ead2:	2b00      	cmp	r3, #0
 800ead4:	d0f3      	beq.n	800eabe <_fflush_r+0xa>
 800ead6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ead8:	07d0      	lsls	r0, r2, #31
 800eada:	d404      	bmi.n	800eae6 <_fflush_r+0x32>
 800eadc:	0599      	lsls	r1, r3, #22
 800eade:	d402      	bmi.n	800eae6 <_fflush_r+0x32>
 800eae0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eae2:	f7ff fb98 	bl	800e216 <__retarget_lock_acquire_recursive>
 800eae6:	4628      	mov	r0, r5
 800eae8:	4621      	mov	r1, r4
 800eaea:	f7ff ff5f 	bl	800e9ac <__sflush_r>
 800eaee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800eaf0:	07da      	lsls	r2, r3, #31
 800eaf2:	4605      	mov	r5, r0
 800eaf4:	d4e4      	bmi.n	800eac0 <_fflush_r+0xc>
 800eaf6:	89a3      	ldrh	r3, [r4, #12]
 800eaf8:	059b      	lsls	r3, r3, #22
 800eafa:	d4e1      	bmi.n	800eac0 <_fflush_r+0xc>
 800eafc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eafe:	f7ff fb8b 	bl	800e218 <__retarget_lock_release_recursive>
 800eb02:	e7dd      	b.n	800eac0 <_fflush_r+0xc>

0800eb04 <__swhatbuf_r>:
 800eb04:	b570      	push	{r4, r5, r6, lr}
 800eb06:	460c      	mov	r4, r1
 800eb08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb0c:	2900      	cmp	r1, #0
 800eb0e:	b096      	sub	sp, #88	@ 0x58
 800eb10:	4615      	mov	r5, r2
 800eb12:	461e      	mov	r6, r3
 800eb14:	da0d      	bge.n	800eb32 <__swhatbuf_r+0x2e>
 800eb16:	89a3      	ldrh	r3, [r4, #12]
 800eb18:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800eb1c:	f04f 0100 	mov.w	r1, #0
 800eb20:	bf14      	ite	ne
 800eb22:	2340      	movne	r3, #64	@ 0x40
 800eb24:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800eb28:	2000      	movs	r0, #0
 800eb2a:	6031      	str	r1, [r6, #0]
 800eb2c:	602b      	str	r3, [r5, #0]
 800eb2e:	b016      	add	sp, #88	@ 0x58
 800eb30:	bd70      	pop	{r4, r5, r6, pc}
 800eb32:	466a      	mov	r2, sp
 800eb34:	f000 f848 	bl	800ebc8 <_fstat_r>
 800eb38:	2800      	cmp	r0, #0
 800eb3a:	dbec      	blt.n	800eb16 <__swhatbuf_r+0x12>
 800eb3c:	9901      	ldr	r1, [sp, #4]
 800eb3e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800eb42:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800eb46:	4259      	negs	r1, r3
 800eb48:	4159      	adcs	r1, r3
 800eb4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800eb4e:	e7eb      	b.n	800eb28 <__swhatbuf_r+0x24>

0800eb50 <__smakebuf_r>:
 800eb50:	898b      	ldrh	r3, [r1, #12]
 800eb52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eb54:	079d      	lsls	r5, r3, #30
 800eb56:	4606      	mov	r6, r0
 800eb58:	460c      	mov	r4, r1
 800eb5a:	d507      	bpl.n	800eb6c <__smakebuf_r+0x1c>
 800eb5c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800eb60:	6023      	str	r3, [r4, #0]
 800eb62:	6123      	str	r3, [r4, #16]
 800eb64:	2301      	movs	r3, #1
 800eb66:	6163      	str	r3, [r4, #20]
 800eb68:	b003      	add	sp, #12
 800eb6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eb6c:	ab01      	add	r3, sp, #4
 800eb6e:	466a      	mov	r2, sp
 800eb70:	f7ff ffc8 	bl	800eb04 <__swhatbuf_r>
 800eb74:	9f00      	ldr	r7, [sp, #0]
 800eb76:	4605      	mov	r5, r0
 800eb78:	4639      	mov	r1, r7
 800eb7a:	4630      	mov	r0, r6
 800eb7c:	f7ff fbba 	bl	800e2f4 <_malloc_r>
 800eb80:	b948      	cbnz	r0, 800eb96 <__smakebuf_r+0x46>
 800eb82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb86:	059a      	lsls	r2, r3, #22
 800eb88:	d4ee      	bmi.n	800eb68 <__smakebuf_r+0x18>
 800eb8a:	f023 0303 	bic.w	r3, r3, #3
 800eb8e:	f043 0302 	orr.w	r3, r3, #2
 800eb92:	81a3      	strh	r3, [r4, #12]
 800eb94:	e7e2      	b.n	800eb5c <__smakebuf_r+0xc>
 800eb96:	89a3      	ldrh	r3, [r4, #12]
 800eb98:	6020      	str	r0, [r4, #0]
 800eb9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb9e:	81a3      	strh	r3, [r4, #12]
 800eba0:	9b01      	ldr	r3, [sp, #4]
 800eba2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800eba6:	b15b      	cbz	r3, 800ebc0 <__smakebuf_r+0x70>
 800eba8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ebac:	4630      	mov	r0, r6
 800ebae:	f000 f81d 	bl	800ebec <_isatty_r>
 800ebb2:	b128      	cbz	r0, 800ebc0 <__smakebuf_r+0x70>
 800ebb4:	89a3      	ldrh	r3, [r4, #12]
 800ebb6:	f023 0303 	bic.w	r3, r3, #3
 800ebba:	f043 0301 	orr.w	r3, r3, #1
 800ebbe:	81a3      	strh	r3, [r4, #12]
 800ebc0:	89a3      	ldrh	r3, [r4, #12]
 800ebc2:	431d      	orrs	r5, r3
 800ebc4:	81a5      	strh	r5, [r4, #12]
 800ebc6:	e7cf      	b.n	800eb68 <__smakebuf_r+0x18>

0800ebc8 <_fstat_r>:
 800ebc8:	b538      	push	{r3, r4, r5, lr}
 800ebca:	4d07      	ldr	r5, [pc, #28]	@ (800ebe8 <_fstat_r+0x20>)
 800ebcc:	2300      	movs	r3, #0
 800ebce:	4604      	mov	r4, r0
 800ebd0:	4608      	mov	r0, r1
 800ebd2:	4611      	mov	r1, r2
 800ebd4:	602b      	str	r3, [r5, #0]
 800ebd6:	f7f2 fa84 	bl	80010e2 <_fstat>
 800ebda:	1c43      	adds	r3, r0, #1
 800ebdc:	d102      	bne.n	800ebe4 <_fstat_r+0x1c>
 800ebde:	682b      	ldr	r3, [r5, #0]
 800ebe0:	b103      	cbz	r3, 800ebe4 <_fstat_r+0x1c>
 800ebe2:	6023      	str	r3, [r4, #0]
 800ebe4:	bd38      	pop	{r3, r4, r5, pc}
 800ebe6:	bf00      	nop
 800ebe8:	24002050 	.word	0x24002050

0800ebec <_isatty_r>:
 800ebec:	b538      	push	{r3, r4, r5, lr}
 800ebee:	4d06      	ldr	r5, [pc, #24]	@ (800ec08 <_isatty_r+0x1c>)
 800ebf0:	2300      	movs	r3, #0
 800ebf2:	4604      	mov	r4, r0
 800ebf4:	4608      	mov	r0, r1
 800ebf6:	602b      	str	r3, [r5, #0]
 800ebf8:	f7f2 fa83 	bl	8001102 <_isatty>
 800ebfc:	1c43      	adds	r3, r0, #1
 800ebfe:	d102      	bne.n	800ec06 <_isatty_r+0x1a>
 800ec00:	682b      	ldr	r3, [r5, #0]
 800ec02:	b103      	cbz	r3, 800ec06 <_isatty_r+0x1a>
 800ec04:	6023      	str	r3, [r4, #0]
 800ec06:	bd38      	pop	{r3, r4, r5, pc}
 800ec08:	24002050 	.word	0x24002050

0800ec0c <_sbrk_r>:
 800ec0c:	b538      	push	{r3, r4, r5, lr}
 800ec0e:	4d06      	ldr	r5, [pc, #24]	@ (800ec28 <_sbrk_r+0x1c>)
 800ec10:	2300      	movs	r3, #0
 800ec12:	4604      	mov	r4, r0
 800ec14:	4608      	mov	r0, r1
 800ec16:	602b      	str	r3, [r5, #0]
 800ec18:	f7f2 fa8c 	bl	8001134 <_sbrk>
 800ec1c:	1c43      	adds	r3, r0, #1
 800ec1e:	d102      	bne.n	800ec26 <_sbrk_r+0x1a>
 800ec20:	682b      	ldr	r3, [r5, #0]
 800ec22:	b103      	cbz	r3, 800ec26 <_sbrk_r+0x1a>
 800ec24:	6023      	str	r3, [r4, #0]
 800ec26:	bd38      	pop	{r3, r4, r5, pc}
 800ec28:	24002050 	.word	0x24002050

0800ec2c <_init>:
 800ec2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec2e:	bf00      	nop
 800ec30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ec32:	bc08      	pop	{r3}
 800ec34:	469e      	mov	lr, r3
 800ec36:	4770      	bx	lr

0800ec38 <_fini>:
 800ec38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec3a:	bf00      	nop
 800ec3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ec3e:	bc08      	pop	{r3}
 800ec40:	469e      	mov	lr, r3
 800ec42:	4770      	bx	lr
