
CONTROL_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013d64  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ad4  08014008  08014008  00015008  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08014adc  08014adc  00015adc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08014ae4  08014ae4  00015ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08014ae8  08014ae8  00015ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001f0  24000000  08014aec  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001790  240001f0  08014cdc  000161f0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24001980  08014cdc  00016980  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000161f0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002019a  00000000  00000000  0001621e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000467e  00000000  00000000  000363b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001690  00000000  00000000  0003aa38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000116c  00000000  00000000  0003c0c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003b7ed  00000000  00000000  0003d234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00023e10  00000000  00000000  00078a21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016c982  00000000  00000000  0009c831  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  002091b3  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006fc0  00000000  00000000  002091f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000063  00000000  00000000  002101b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001f0 	.word	0x240001f0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08013fec 	.word	0x08013fec

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001f4 	.word	0x240001f4
 80002dc:	08013fec 	.word	0x08013fec

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9c0 	b.w	8000aa0 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	468e      	mov	lr, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	4688      	mov	r8, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d962      	bls.n	8000884 <__udivmoddi4+0xdc>
 80007be:	fab2 f682 	clz	r6, r2
 80007c2:	b14e      	cbz	r6, 80007d8 <__udivmoddi4+0x30>
 80007c4:	f1c6 0320 	rsb	r3, r6, #32
 80007c8:	fa01 f806 	lsl.w	r8, r1, r6
 80007cc:	fa20 f303 	lsr.w	r3, r0, r3
 80007d0:	40b7      	lsls	r7, r6
 80007d2:	ea43 0808 	orr.w	r8, r3, r8
 80007d6:	40b4      	lsls	r4, r6
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fa1f fc87 	uxth.w	ip, r7
 80007e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007e4:	0c23      	lsrs	r3, r4, #16
 80007e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ee:	fb01 f20c 	mul.w	r2, r1, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d909      	bls.n	800080a <__udivmoddi4+0x62>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007fc:	f080 80ea 	bcs.w	80009d4 <__udivmoddi4+0x22c>
 8000800:	429a      	cmp	r2, r3
 8000802:	f240 80e7 	bls.w	80009d4 <__udivmoddi4+0x22c>
 8000806:	3902      	subs	r1, #2
 8000808:	443b      	add	r3, r7
 800080a:	1a9a      	subs	r2, r3, r2
 800080c:	b2a3      	uxth	r3, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800081a:	fb00 fc0c 	mul.w	ip, r0, ip
 800081e:	459c      	cmp	ip, r3
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x8e>
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	f100 32ff 	add.w	r2, r0, #4294967295
 8000828:	f080 80d6 	bcs.w	80009d8 <__udivmoddi4+0x230>
 800082c:	459c      	cmp	ip, r3
 800082e:	f240 80d3 	bls.w	80009d8 <__udivmoddi4+0x230>
 8000832:	443b      	add	r3, r7
 8000834:	3802      	subs	r0, #2
 8000836:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083a:	eba3 030c 	sub.w	r3, r3, ip
 800083e:	2100      	movs	r1, #0
 8000840:	b11d      	cbz	r5, 800084a <__udivmoddi4+0xa2>
 8000842:	40f3      	lsrs	r3, r6
 8000844:	2200      	movs	r2, #0
 8000846:	e9c5 3200 	strd	r3, r2, [r5]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d905      	bls.n	800085e <__udivmoddi4+0xb6>
 8000852:	b10d      	cbz	r5, 8000858 <__udivmoddi4+0xb0>
 8000854:	e9c5 0100 	strd	r0, r1, [r5]
 8000858:	2100      	movs	r1, #0
 800085a:	4608      	mov	r0, r1
 800085c:	e7f5      	b.n	800084a <__udivmoddi4+0xa2>
 800085e:	fab3 f183 	clz	r1, r3
 8000862:	2900      	cmp	r1, #0
 8000864:	d146      	bne.n	80008f4 <__udivmoddi4+0x14c>
 8000866:	4573      	cmp	r3, lr
 8000868:	d302      	bcc.n	8000870 <__udivmoddi4+0xc8>
 800086a:	4282      	cmp	r2, r0
 800086c:	f200 8105 	bhi.w	8000a7a <__udivmoddi4+0x2d2>
 8000870:	1a84      	subs	r4, r0, r2
 8000872:	eb6e 0203 	sbc.w	r2, lr, r3
 8000876:	2001      	movs	r0, #1
 8000878:	4690      	mov	r8, r2
 800087a:	2d00      	cmp	r5, #0
 800087c:	d0e5      	beq.n	800084a <__udivmoddi4+0xa2>
 800087e:	e9c5 4800 	strd	r4, r8, [r5]
 8000882:	e7e2      	b.n	800084a <__udivmoddi4+0xa2>
 8000884:	2a00      	cmp	r2, #0
 8000886:	f000 8090 	beq.w	80009aa <__udivmoddi4+0x202>
 800088a:	fab2 f682 	clz	r6, r2
 800088e:	2e00      	cmp	r6, #0
 8000890:	f040 80a4 	bne.w	80009dc <__udivmoddi4+0x234>
 8000894:	1a8a      	subs	r2, r1, r2
 8000896:	0c03      	lsrs	r3, r0, #16
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	b280      	uxth	r0, r0
 800089e:	b2bc      	uxth	r4, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ae:	fb04 f20c 	mul.w	r2, r4, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d907      	bls.n	80008c6 <__udivmoddi4+0x11e>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008bc:	d202      	bcs.n	80008c4 <__udivmoddi4+0x11c>
 80008be:	429a      	cmp	r2, r3
 80008c0:	f200 80e0 	bhi.w	8000a84 <__udivmoddi4+0x2dc>
 80008c4:	46c4      	mov	ip, r8
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008d4:	fb02 f404 	mul.w	r4, r2, r4
 80008d8:	429c      	cmp	r4, r3
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x144>
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	f102 30ff 	add.w	r0, r2, #4294967295
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x142>
 80008e4:	429c      	cmp	r4, r3
 80008e6:	f200 80ca 	bhi.w	8000a7e <__udivmoddi4+0x2d6>
 80008ea:	4602      	mov	r2, r0
 80008ec:	1b1b      	subs	r3, r3, r4
 80008ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008f2:	e7a5      	b.n	8000840 <__udivmoddi4+0x98>
 80008f4:	f1c1 0620 	rsb	r6, r1, #32
 80008f8:	408b      	lsls	r3, r1
 80008fa:	fa22 f706 	lsr.w	r7, r2, r6
 80008fe:	431f      	orrs	r7, r3
 8000900:	fa0e f401 	lsl.w	r4, lr, r1
 8000904:	fa20 f306 	lsr.w	r3, r0, r6
 8000908:	fa2e fe06 	lsr.w	lr, lr, r6
 800090c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000910:	4323      	orrs	r3, r4
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	fa1f fc87 	uxth.w	ip, r7
 800091a:	fbbe f0f9 	udiv	r0, lr, r9
 800091e:	0c1c      	lsrs	r4, r3, #16
 8000920:	fb09 ee10 	mls	lr, r9, r0, lr
 8000924:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000928:	fb00 fe0c 	mul.w	lr, r0, ip
 800092c:	45a6      	cmp	lr, r4
 800092e:	fa02 f201 	lsl.w	r2, r2, r1
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x1a0>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 3aff 	add.w	sl, r0, #4294967295
 800093a:	f080 809c 	bcs.w	8000a76 <__udivmoddi4+0x2ce>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8099 	bls.w	8000a76 <__udivmoddi4+0x2ce>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	eba4 040e 	sub.w	r4, r4, lr
 800094c:	fa1f fe83 	uxth.w	lr, r3
 8000950:	fbb4 f3f9 	udiv	r3, r4, r9
 8000954:	fb09 4413 	mls	r4, r9, r3, r4
 8000958:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800095c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000960:	45a4      	cmp	ip, r4
 8000962:	d908      	bls.n	8000976 <__udivmoddi4+0x1ce>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f103 3eff 	add.w	lr, r3, #4294967295
 800096a:	f080 8082 	bcs.w	8000a72 <__udivmoddi4+0x2ca>
 800096e:	45a4      	cmp	ip, r4
 8000970:	d97f      	bls.n	8000a72 <__udivmoddi4+0x2ca>
 8000972:	3b02      	subs	r3, #2
 8000974:	443c      	add	r4, r7
 8000976:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800097a:	eba4 040c 	sub.w	r4, r4, ip
 800097e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000982:	4564      	cmp	r4, ip
 8000984:	4673      	mov	r3, lr
 8000986:	46e1      	mov	r9, ip
 8000988:	d362      	bcc.n	8000a50 <__udivmoddi4+0x2a8>
 800098a:	d05f      	beq.n	8000a4c <__udivmoddi4+0x2a4>
 800098c:	b15d      	cbz	r5, 80009a6 <__udivmoddi4+0x1fe>
 800098e:	ebb8 0203 	subs.w	r2, r8, r3
 8000992:	eb64 0409 	sbc.w	r4, r4, r9
 8000996:	fa04 f606 	lsl.w	r6, r4, r6
 800099a:	fa22 f301 	lsr.w	r3, r2, r1
 800099e:	431e      	orrs	r6, r3
 80009a0:	40cc      	lsrs	r4, r1
 80009a2:	e9c5 6400 	strd	r6, r4, [r5]
 80009a6:	2100      	movs	r1, #0
 80009a8:	e74f      	b.n	800084a <__udivmoddi4+0xa2>
 80009aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ae:	0c01      	lsrs	r1, r0, #16
 80009b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009b4:	b280      	uxth	r0, r0
 80009b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ba:	463b      	mov	r3, r7
 80009bc:	4638      	mov	r0, r7
 80009be:	463c      	mov	r4, r7
 80009c0:	46b8      	mov	r8, r7
 80009c2:	46be      	mov	lr, r7
 80009c4:	2620      	movs	r6, #32
 80009c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ca:	eba2 0208 	sub.w	r2, r2, r8
 80009ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009d2:	e766      	b.n	80008a2 <__udivmoddi4+0xfa>
 80009d4:	4601      	mov	r1, r0
 80009d6:	e718      	b.n	800080a <__udivmoddi4+0x62>
 80009d8:	4610      	mov	r0, r2
 80009da:	e72c      	b.n	8000836 <__udivmoddi4+0x8e>
 80009dc:	f1c6 0220 	rsb	r2, r6, #32
 80009e0:	fa2e f302 	lsr.w	r3, lr, r2
 80009e4:	40b7      	lsls	r7, r6
 80009e6:	40b1      	lsls	r1, r6
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	430a      	orrs	r2, r1
 80009f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009f6:	b2bc      	uxth	r4, r7
 80009f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a02:	fb08 f904 	mul.w	r9, r8, r4
 8000a06:	40b0      	lsls	r0, r6
 8000a08:	4589      	cmp	r9, r1
 8000a0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a0e:	b280      	uxth	r0, r0
 8000a10:	d93e      	bls.n	8000a90 <__udivmoddi4+0x2e8>
 8000a12:	1879      	adds	r1, r7, r1
 8000a14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a18:	d201      	bcs.n	8000a1e <__udivmoddi4+0x276>
 8000a1a:	4589      	cmp	r9, r1
 8000a1c:	d81f      	bhi.n	8000a5e <__udivmoddi4+0x2b6>
 8000a1e:	eba1 0109 	sub.w	r1, r1, r9
 8000a22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a26:	fb09 f804 	mul.w	r8, r9, r4
 8000a2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a2e:	b292      	uxth	r2, r2
 8000a30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a34:	4542      	cmp	r2, r8
 8000a36:	d229      	bcs.n	8000a8c <__udivmoddi4+0x2e4>
 8000a38:	18ba      	adds	r2, r7, r2
 8000a3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3e:	d2c4      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a40:	4542      	cmp	r2, r8
 8000a42:	d2c2      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a44:	f1a9 0102 	sub.w	r1, r9, #2
 8000a48:	443a      	add	r2, r7
 8000a4a:	e7be      	b.n	80009ca <__udivmoddi4+0x222>
 8000a4c:	45f0      	cmp	r8, lr
 8000a4e:	d29d      	bcs.n	800098c <__udivmoddi4+0x1e4>
 8000a50:	ebbe 0302 	subs.w	r3, lr, r2
 8000a54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a58:	3801      	subs	r0, #1
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	e796      	b.n	800098c <__udivmoddi4+0x1e4>
 8000a5e:	eba7 0909 	sub.w	r9, r7, r9
 8000a62:	4449      	add	r1, r9
 8000a64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	e7db      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a72:	4673      	mov	r3, lr
 8000a74:	e77f      	b.n	8000976 <__udivmoddi4+0x1ce>
 8000a76:	4650      	mov	r0, sl
 8000a78:	e766      	b.n	8000948 <__udivmoddi4+0x1a0>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e6fd      	b.n	800087a <__udivmoddi4+0xd2>
 8000a7e:	443b      	add	r3, r7
 8000a80:	3a02      	subs	r2, #2
 8000a82:	e733      	b.n	80008ec <__udivmoddi4+0x144>
 8000a84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	e71c      	b.n	80008c6 <__udivmoddi4+0x11e>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	e79c      	b.n	80009ca <__udivmoddi4+0x222>
 8000a90:	eba1 0109 	sub.w	r1, r1, r9
 8000a94:	46c4      	mov	ip, r8
 8000a96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9a:	fb09 f804 	mul.w	r8, r9, r4
 8000a9e:	e7c4      	b.n	8000a2a <__udivmoddi4+0x282>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <ADS8688_Write_Command>:

extern SPI_HandleTypeDef hspi4;

// 写命令函数
void ADS8688_Write_Command(uint16_t com)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b084      	sub	sp, #16
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	4603      	mov	r3, r0
 8000aac:	80fb      	strh	r3, [r7, #6]
    uint8_t wr_data[2];
    wr_data[0] = (uint8_t)(com >> 8);
 8000aae:	88fb      	ldrh	r3, [r7, #6]
 8000ab0:	0a1b      	lsrs	r3, r3, #8
 8000ab2:	b29b      	uxth	r3, r3
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	733b      	strb	r3, [r7, #12]
    wr_data[1] = (uint8_t)(com & 0xFF);
 8000ab8:	88fb      	ldrh	r3, [r7, #6]
 8000aba:	b2db      	uxtb	r3, r3
 8000abc:	737b      	strb	r3, [r7, #13]

    ADS8688_CS_LOW();
 8000abe:	2200      	movs	r2, #0
 8000ac0:	2110      	movs	r1, #16
 8000ac2:	480a      	ldr	r0, [pc, #40]	@ (8000aec <ADS8688_Write_Command+0x48>)
 8000ac4:	f007 ffe8 	bl	8008a98 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi4, wr_data, 2, HAL_MAX_DELAY);
 8000ac8:	f107 010c 	add.w	r1, r7, #12
 8000acc:	f04f 33ff 	mov.w	r3, #4294967295
 8000ad0:	2202      	movs	r2, #2
 8000ad2:	4807      	ldr	r0, [pc, #28]	@ (8000af0 <ADS8688_Write_Command+0x4c>)
 8000ad4:	f00a ff6a 	bl	800b9ac <HAL_SPI_Transmit>
    ADS8688_CS_HIGH();
 8000ad8:	2201      	movs	r2, #1
 8000ada:	2110      	movs	r1, #16
 8000adc:	4803      	ldr	r0, [pc, #12]	@ (8000aec <ADS8688_Write_Command+0x48>)
 8000ade:	f007 ffdb 	bl	8008a98 <HAL_GPIO_WritePin>
}
 8000ae2:	bf00      	nop
 8000ae4:	3710      	adds	r7, #16
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	58021000 	.word	0x58021000
 8000af0:	24000bf0 	.word	0x24000bf0

08000af4 <ADS8688_Write_Program>:

// 写寄存器函数
void ADS8688_Write_Program(uint8_t addr, uint8_t data)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b084      	sub	sp, #16
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	4603      	mov	r3, r0
 8000afc:	460a      	mov	r2, r1
 8000afe:	71fb      	strb	r3, [r7, #7]
 8000b00:	4613      	mov	r3, r2
 8000b02:	71bb      	strb	r3, [r7, #6]
    uint8_t wr_data[2];
    wr_data[0] = (addr << 1) | 0x01;
 8000b04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b08:	005b      	lsls	r3, r3, #1
 8000b0a:	b25b      	sxtb	r3, r3
 8000b0c:	f043 0301 	orr.w	r3, r3, #1
 8000b10:	b25b      	sxtb	r3, r3
 8000b12:	b2db      	uxtb	r3, r3
 8000b14:	733b      	strb	r3, [r7, #12]
    wr_data[1] = data;
 8000b16:	79bb      	ldrb	r3, [r7, #6]
 8000b18:	737b      	strb	r3, [r7, #13]

    ADS8688_CS_LOW();
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	2110      	movs	r1, #16
 8000b1e:	480a      	ldr	r0, [pc, #40]	@ (8000b48 <ADS8688_Write_Program+0x54>)
 8000b20:	f007 ffba 	bl	8008a98 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi4, wr_data, 2, HAL_MAX_DELAY);
 8000b24:	f107 010c 	add.w	r1, r7, #12
 8000b28:	f04f 33ff 	mov.w	r3, #4294967295
 8000b2c:	2202      	movs	r2, #2
 8000b2e:	4807      	ldr	r0, [pc, #28]	@ (8000b4c <ADS8688_Write_Program+0x58>)
 8000b30:	f00a ff3c 	bl	800b9ac <HAL_SPI_Transmit>
    ADS8688_CS_HIGH();
 8000b34:	2201      	movs	r2, #1
 8000b36:	2110      	movs	r1, #16
 8000b38:	4803      	ldr	r0, [pc, #12]	@ (8000b48 <ADS8688_Write_Program+0x54>)
 8000b3a:	f007 ffad 	bl	8008a98 <HAL_GPIO_WritePin>
}
 8000b3e:	bf00      	nop
 8000b40:	3710      	adds	r7, #16
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	58021000 	.word	0x58021000
 8000b4c:	24000bf0 	.word	0x24000bf0

08000b50 <ADS8688_Init>:

// 初始化函数（全部通道 0~10.24V）
void ADS8688_Init(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
    ADS8688_DAISY_LOW();
 8000b54:	2200      	movs	r2, #0
 8000b56:	2108      	movs	r1, #8
 8000b58:	4826      	ldr	r0, [pc, #152]	@ (8000bf4 <ADS8688_Init+0xa4>)
 8000b5a:	f007 ff9d 	bl	8008a98 <HAL_GPIO_WritePin>

    // 硬件复位
    ADS8688_RST_LOW();
 8000b5e:	2200      	movs	r2, #0
 8000b60:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b64:	4824      	ldr	r0, [pc, #144]	@ (8000bf8 <ADS8688_Init+0xa8>)
 8000b66:	f007 ff97 	bl	8008a98 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 8000b6a:	2002      	movs	r0, #2
 8000b6c:	f004 fdf0 	bl	8005750 <HAL_Delay>
    ADS8688_RST_HIGH();
 8000b70:	2201      	movs	r2, #1
 8000b72:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b76:	4820      	ldr	r0, [pc, #128]	@ (8000bf8 <ADS8688_Init+0xa8>)
 8000b78:	f007 ff8e 	bl	8008a98 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 8000b7c:	2002      	movs	r0, #2
 8000b7e:	f004 fde7 	bl	8005750 <HAL_Delay>

    // 软件复位
    ADS8688_Write_Command(RST);
 8000b82:	f44f 4005 	mov.w	r0, #34048	@ 0x8500
 8000b86:	f7ff ff8d 	bl	8000aa4 <ADS8688_Write_Command>
    HAL_Delay(2);
 8000b8a:	2002      	movs	r0, #2
 8000b8c:	f004 fde0 	bl	8005750 <HAL_Delay>

    // 所有通道：单极 0–10.24V
    ADS8688_Write_Program(CH0_INPUT_RANGE, VREF_U_25);
 8000b90:	2105      	movs	r1, #5
 8000b92:	2005      	movs	r0, #5
 8000b94:	f7ff ffae 	bl	8000af4 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH1_INPUT_RANGE, VREF_U_25);
 8000b98:	2105      	movs	r1, #5
 8000b9a:	2006      	movs	r0, #6
 8000b9c:	f7ff ffaa 	bl	8000af4 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH2_INPUT_RANGE, VREF_U_25);
 8000ba0:	2105      	movs	r1, #5
 8000ba2:	2007      	movs	r0, #7
 8000ba4:	f7ff ffa6 	bl	8000af4 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH3_INPUT_RANGE, VREF_U_25);
 8000ba8:	2105      	movs	r1, #5
 8000baa:	2008      	movs	r0, #8
 8000bac:	f7ff ffa2 	bl	8000af4 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH4_INPUT_RANGE, VREF_U_25);
 8000bb0:	2105      	movs	r1, #5
 8000bb2:	2009      	movs	r0, #9
 8000bb4:	f7ff ff9e 	bl	8000af4 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH5_INPUT_RANGE, VREF_U_25);
 8000bb8:	2105      	movs	r1, #5
 8000bba:	200a      	movs	r0, #10
 8000bbc:	f7ff ff9a 	bl	8000af4 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH6_INPUT_RANGE, VREF_U_25);
 8000bc0:	2105      	movs	r1, #5
 8000bc2:	200b      	movs	r0, #11
 8000bc4:	f7ff ff96 	bl	8000af4 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH7_INPUT_RANGE, VREF_U_25);
 8000bc8:	2105      	movs	r1, #5
 8000bca:	200c      	movs	r0, #12
 8000bcc:	f7ff ff92 	bl	8000af4 <ADS8688_Write_Program>

    // 启用全部通道
    ADS8688_Write_Program(CH_PWR_DN, 0x00);
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	2002      	movs	r0, #2
 8000bd4:	f7ff ff8e 	bl	8000af4 <ADS8688_Write_Program>
    ADS8688_Write_Program(AUTO_SEQ_EN, 0xFF);
 8000bd8:	21ff      	movs	r1, #255	@ 0xff
 8000bda:	2001      	movs	r0, #1
 8000bdc:	f7ff ff8a 	bl	8000af4 <ADS8688_Write_Program>

    // 选择通道 0 开始
    ADS8688_Write_Command(MAN_CH_0);
 8000be0:	f44f 4040 	mov.w	r0, #49152	@ 0xc000
 8000be4:	f7ff ff5e 	bl	8000aa4 <ADS8688_Write_Command>

    printf("ADS8688 Initialized:  CH0~7 \r\n");
 8000be8:	4804      	ldr	r0, [pc, #16]	@ (8000bfc <ADS8688_Init+0xac>)
 8000bea:	f00f fe43 	bl	8010874 <puts>
}
 8000bee:	bf00      	nop
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	58021000 	.word	0x58021000
 8000bf8:	58020800 	.word	0x58020800
 8000bfc:	08014008 	.word	0x08014008

08000c00 <Get_MAN_CH_Data>:

// 读取单通道原始值
void Get_MAN_CH_Data(uint16_t ch, uint16_t *data)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b088      	sub	sp, #32
 8000c04:	af02      	add	r7, sp, #8
 8000c06:	4603      	mov	r3, r0
 8000c08:	6039      	str	r1, [r7, #0]
 8000c0a:	80fb      	strh	r3, [r7, #6]
    uint8_t Tx[4] = {0}, Rx[4] = {0};
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	617b      	str	r3, [r7, #20]
 8000c10:	2300      	movs	r3, #0
 8000c12:	613b      	str	r3, [r7, #16]

    ADS8688_Write_Command(ch);
 8000c14:	88fb      	ldrh	r3, [r7, #6]
 8000c16:	4618      	mov	r0, r3
 8000c18:	f7ff ff44 	bl	8000aa4 <ADS8688_Write_Command>
    for (volatile int i = 0; i < 10; i++);  // 简单延时
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	60fb      	str	r3, [r7, #12]
 8000c20:	e002      	b.n	8000c28 <Get_MAN_CH_Data+0x28>
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	3301      	adds	r3, #1
 8000c26:	60fb      	str	r3, [r7, #12]
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	2b09      	cmp	r3, #9
 8000c2c:	ddf9      	ble.n	8000c22 <Get_MAN_CH_Data+0x22>

    ADS8688_CS_LOW();
 8000c2e:	2200      	movs	r2, #0
 8000c30:	2110      	movs	r1, #16
 8000c32:	4811      	ldr	r0, [pc, #68]	@ (8000c78 <Get_MAN_CH_Data+0x78>)
 8000c34:	f007 ff30 	bl	8008a98 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi4, Tx, Rx, 4, HAL_MAX_DELAY);
 8000c38:	f107 0210 	add.w	r2, r7, #16
 8000c3c:	f107 0114 	add.w	r1, r7, #20
 8000c40:	f04f 33ff 	mov.w	r3, #4294967295
 8000c44:	9300      	str	r3, [sp, #0]
 8000c46:	2304      	movs	r3, #4
 8000c48:	480c      	ldr	r0, [pc, #48]	@ (8000c7c <Get_MAN_CH_Data+0x7c>)
 8000c4a:	f00b f89d 	bl	800bd88 <HAL_SPI_TransmitReceive>
    ADS8688_CS_HIGH();
 8000c4e:	2201      	movs	r2, #1
 8000c50:	2110      	movs	r1, #16
 8000c52:	4809      	ldr	r0, [pc, #36]	@ (8000c78 <Get_MAN_CH_Data+0x78>)
 8000c54:	f007 ff20 	bl	8008a98 <HAL_GPIO_WritePin>

    *data = ((uint16_t)Rx[2] << 8) | Rx[3];
 8000c58:	7cbb      	ldrb	r3, [r7, #18]
 8000c5a:	b21b      	sxth	r3, r3
 8000c5c:	021b      	lsls	r3, r3, #8
 8000c5e:	b21a      	sxth	r2, r3
 8000c60:	7cfb      	ldrb	r3, [r7, #19]
 8000c62:	b21b      	sxth	r3, r3
 8000c64:	4313      	orrs	r3, r2
 8000c66:	b21b      	sxth	r3, r3
 8000c68:	b29a      	uxth	r2, r3
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	801a      	strh	r2, [r3, #0]
}
 8000c6e:	bf00      	nop
 8000c70:	3718      	adds	r7, #24
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	58021000 	.word	0x58021000
 8000c7c:	24000bf0 	.word	0x24000bf0

08000c80 <ADS8688_ReadOxygen>:

// 读取指定通道并换算为 mA 与 DO(%)
void ADS8688_ReadOxygen(uint8_t ch)
{
 8000c80:	b5b0      	push	{r4, r5, r7, lr}
 8000c82:	b09e      	sub	sp, #120	@ 0x78
 8000c84:	af06      	add	r7, sp, #24
 8000c86:	4603      	mov	r3, r0
 8000c88:	71fb      	strb	r3, [r7, #7]
    if (ch > 7) return; // 防止越界
 8000c8a:	79fb      	ldrb	r3, [r7, #7]
 8000c8c:	2b07      	cmp	r3, #7
 8000c8e:	f200 80ab 	bhi.w	8000de8 <ADS8688_ReadOxygen+0x168>

    const uint16_t channels[8] = {
 8000c92:	4b59      	ldr	r3, [pc, #356]	@ (8000df8 <ADS8688_ReadOxygen+0x178>)
 8000c94:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8000c98:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c9a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        MAN_CH_0, MAN_CH_1, MAN_CH_2, MAN_CH_3,
        MAN_CH_4, MAN_CH_5, MAN_CH_6, MAN_CH_7
    };
    const char *names[8] = {
 8000c9e:	4b57      	ldr	r3, [pc, #348]	@ (8000dfc <ADS8688_ReadOxygen+0x17c>)
 8000ca0:	f107 040c 	add.w	r4, r7, #12
 8000ca4:	461d      	mov	r5, r3
 8000ca6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ca8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000caa:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000cae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        "CH0","CH1","CH2","CH3","CH4","CH5","CH6","CH7"
    };
    // ==== 校准参数 ====
    // 实测电压点：4 mA → 约 1.996 V，20 mA → 约 9.980 V
    const float V_ZERO = 1.996f;   // V @ 4 mA
 8000cb2:	4b53      	ldr	r3, [pc, #332]	@ (8000e00 <ADS8688_ReadOxygen+0x180>)
 8000cb4:	65bb      	str	r3, [r7, #88]	@ 0x58
    const float V_FULL = 9.980f;   // V @ 20 mA
 8000cb6:	4b53      	ldr	r3, [pc, #332]	@ (8000e04 <ADS8688_ReadOxygen+0x184>)
 8000cb8:	657b      	str	r3, [r7, #84]	@ 0x54
    const float V_FS = 10.24f;     // ADS8688 满量程电压 (V)
 8000cba:	4b53      	ldr	r3, [pc, #332]	@ (8000e08 <ADS8688_ReadOxygen+0x188>)
 8000cbc:	653b      	str	r3, [r7, #80]	@ 0x50
    const float ADC_FULL = 65536.0f;
 8000cbe:	f04f 438f 	mov.w	r3, #1199570944	@ 0x47800000
 8000cc2:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // 量程对应的溶氧上下限 (mg/L)
    const float DO_LRV = 0.0f;     // 4 mA 对应 0 mg/L
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	64bb      	str	r3, [r7, #72]	@ 0x48
    const float DO_URV = 20.0f;    // 20 mA 对应 20 mg/L
 8000cca:	4b50      	ldr	r3, [pc, #320]	@ (8000e0c <ADS8688_ReadOxygen+0x18c>)
 8000ccc:	647b      	str	r3, [r7, #68]	@ 0x44

        uint16_t adc_data;
        Get_MAN_CH_Data(channels[ch], &adc_data);
 8000cce:	79fb      	ldrb	r3, [r7, #7]
 8000cd0:	005b      	lsls	r3, r3, #1
 8000cd2:	3360      	adds	r3, #96	@ 0x60
 8000cd4:	443b      	add	r3, r7
 8000cd6:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 8000cda:	f107 020a 	add.w	r2, r7, #10
 8000cde:	4611      	mov	r1, r2
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f7ff ff8d 	bl	8000c00 <Get_MAN_CH_Data>

        // 1. ADC码 → 电压 (V)
        float voltage = (float)adc_data * V_FS / ADC_FULL;
 8000ce6:	897b      	ldrh	r3, [r7, #10]
 8000ce8:	ee07 3a90 	vmov	s15, r3
 8000cec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000cf0:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8000cf4:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000cf8:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8000cfc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d00:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

        // 2. 电压 → 电流 (mA)，含两点校准补偿
        float current_mA = (voltage - V_ZERO) / (V_FULL - V_ZERO) * 16.0f + 4.0f;
 8000d04:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8000d08:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8000d0c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000d10:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8000d14:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8000d18:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000d1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d20:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8000d24:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d28:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8000d2c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000d30:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

        // 4. 线性换算成溶氧 mg/L
        float ratio = (current_mA - 4.0f) / 16.0f;
 8000d34:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000d38:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8000d3c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000d40:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8000d44:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d48:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
        if (ratio < 0.0f) ratio = 0.0f;
 8000d4c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8000d50:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000d54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d58:	d502      	bpl.n	8000d60 <ADS8688_ReadOxygen+0xe0>
 8000d5a:	f04f 0300 	mov.w	r3, #0
 8000d5e:	65fb      	str	r3, [r7, #92]	@ 0x5c
        if (ratio > 1.0f) ratio = 1.0f;
 8000d60:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8000d64:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000d68:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d70:	dd02      	ble.n	8000d78 <ADS8688_ReadOxygen+0xf8>
 8000d72:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000d76:	65fb      	str	r3, [r7, #92]	@ 0x5c
         DO_mgL = ratio * (DO_URV - DO_LRV) + DO_LRV-0.9;//-0.9是零点校准，过饱和亚硫酸钠 0.9-1.4
 8000d78:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8000d7c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8000d80:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000d84:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8000d88:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000d8c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8000d90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d94:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d98:	ed9f 6b15 	vldr	d6, [pc, #84]	@ 8000df0 <ADS8688_ReadOxygen+0x170>
 8000d9c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8000da0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000da4:	4b1a      	ldr	r3, [pc, #104]	@ (8000e10 <ADS8688_ReadOxygen+0x190>)
 8000da6:	edc3 7a00 	vstr	s15, [r3]

        // 5. 打印结果
        printf("%s: %7.3f V | %6.3f mA | DO=%6.2f mg/L | adc=0x%04X\r\n",
 8000daa:	79fb      	ldrb	r3, [r7, #7]
 8000dac:	009b      	lsls	r3, r3, #2
 8000dae:	3360      	adds	r3, #96	@ 0x60
 8000db0:	443b      	add	r3, r7
 8000db2:	f853 1c54 	ldr.w	r1, [r3, #-84]
 8000db6:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000dba:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8000dbe:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000dc2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000dc6:	4b12      	ldr	r3, [pc, #72]	@ (8000e10 <ADS8688_ReadOxygen+0x190>)
 8000dc8:	edd3 6a00 	vldr	s13, [r3]
 8000dcc:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8000dd0:	897b      	ldrh	r3, [r7, #10]
 8000dd2:	9304      	str	r3, [sp, #16]
 8000dd4:	ed8d 6b02 	vstr	d6, [sp, #8]
 8000dd8:	ed8d 7b00 	vstr	d7, [sp]
 8000ddc:	ec53 2b15 	vmov	r2, r3, d5
 8000de0:	480c      	ldr	r0, [pc, #48]	@ (8000e14 <ADS8688_ReadOxygen+0x194>)
 8000de2:	f00f fcd7 	bl	8010794 <iprintf>
 8000de6:	e000      	b.n	8000dea <ADS8688_ReadOxygen+0x16a>
    if (ch > 7) return; // 防止越界
 8000de8:	bf00      	nop
               names[ch], voltage, current_mA, DO_mgL, adc_data);

}
 8000dea:	3760      	adds	r7, #96	@ 0x60
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bdb0      	pop	{r4, r5, r7, pc}
 8000df0:	cccccccd 	.word	0xcccccccd
 8000df4:	3feccccc 	.word	0x3feccccc
 8000df8:	08014060 	.word	0x08014060
 8000dfc:	08014090 	.word	0x08014090
 8000e00:	3fff7cee 	.word	0x3fff7cee
 8000e04:	411fae14 	.word	0x411fae14
 8000e08:	4123d70a 	.word	0x4123d70a
 8000e0c:	41a00000 	.word	0x41a00000
 8000e10:	2400020c 	.word	0x2400020c
 8000e14:	08014028 	.word	0x08014028

08000e18 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e1e:	4b41      	ldr	r3, [pc, #260]	@ (8000f24 <MX_DMA_Init+0x10c>)
 8000e20:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e24:	4a3f      	ldr	r2, [pc, #252]	@ (8000f24 <MX_DMA_Init+0x10c>)
 8000e26:	f043 0301 	orr.w	r3, r3, #1
 8000e2a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000e2e:	4b3d      	ldr	r3, [pc, #244]	@ (8000f24 <MX_DMA_Init+0x10c>)
 8000e30:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e34:	f003 0301 	and.w	r3, r3, #1
 8000e38:	607b      	str	r3, [r7, #4]
 8000e3a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000e3c:	4b39      	ldr	r3, [pc, #228]	@ (8000f24 <MX_DMA_Init+0x10c>)
 8000e3e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e42:	4a38      	ldr	r2, [pc, #224]	@ (8000f24 <MX_DMA_Init+0x10c>)
 8000e44:	f043 0302 	orr.w	r3, r3, #2
 8000e48:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000e4c:	4b35      	ldr	r3, [pc, #212]	@ (8000f24 <MX_DMA_Init+0x10c>)
 8000e4e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e52:	f003 0302 	and.w	r3, r3, #2
 8000e56:	603b      	str	r3, [r7, #0]
 8000e58:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	200b      	movs	r0, #11
 8000e60:	f004 fd81 	bl	8005966 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000e64:	200b      	movs	r0, #11
 8000e66:	f004 fd98 	bl	800599a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	200c      	movs	r0, #12
 8000e70:	f004 fd79 	bl	8005966 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000e74:	200c      	movs	r0, #12
 8000e76:	f004 fd90 	bl	800599a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	200d      	movs	r0, #13
 8000e80:	f004 fd71 	bl	8005966 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000e84:	200d      	movs	r0, #13
 8000e86:	f004 fd88 	bl	800599a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	2100      	movs	r1, #0
 8000e8e:	200e      	movs	r0, #14
 8000e90:	f004 fd69 	bl	8005966 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000e94:	200e      	movs	r0, #14
 8000e96:	f004 fd80 	bl	800599a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	200f      	movs	r0, #15
 8000ea0:	f004 fd61 	bl	8005966 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000ea4:	200f      	movs	r0, #15
 8000ea6:	f004 fd78 	bl	800599a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000eaa:	2200      	movs	r2, #0
 8000eac:	2100      	movs	r1, #0
 8000eae:	2010      	movs	r0, #16
 8000eb0:	f004 fd59 	bl	8005966 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000eb4:	2010      	movs	r0, #16
 8000eb6:	f004 fd70 	bl	800599a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000eba:	2200      	movs	r2, #0
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	2011      	movs	r0, #17
 8000ec0:	f004 fd51 	bl	8005966 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000ec4:	2011      	movs	r0, #17
 8000ec6:	f004 fd68 	bl	800599a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 8000eca:	2200      	movs	r2, #0
 8000ecc:	2100      	movs	r1, #0
 8000ece:	202f      	movs	r0, #47	@ 0x2f
 8000ed0:	f004 fd49 	bl	8005966 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8000ed4:	202f      	movs	r0, #47	@ 0x2f
 8000ed6:	f004 fd60 	bl	800599a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000eda:	2200      	movs	r2, #0
 8000edc:	2100      	movs	r1, #0
 8000ede:	2038      	movs	r0, #56	@ 0x38
 8000ee0:	f004 fd41 	bl	8005966 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000ee4:	2038      	movs	r0, #56	@ 0x38
 8000ee6:	f004 fd58 	bl	800599a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8000eea:	2200      	movs	r2, #0
 8000eec:	2100      	movs	r1, #0
 8000eee:	2039      	movs	r0, #57	@ 0x39
 8000ef0:	f004 fd39 	bl	8005966 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000ef4:	2039      	movs	r0, #57	@ 0x39
 8000ef6:	f004 fd50 	bl	800599a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000efa:	2200      	movs	r2, #0
 8000efc:	2100      	movs	r1, #0
 8000efe:	203a      	movs	r0, #58	@ 0x3a
 8000f00:	f004 fd31 	bl	8005966 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000f04:	203a      	movs	r0, #58	@ 0x3a
 8000f06:	f004 fd48 	bl	800599a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	203b      	movs	r0, #59	@ 0x3b
 8000f10:	f004 fd29 	bl	8005966 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000f14:	203b      	movs	r0, #59	@ 0x3b
 8000f16:	f004 fd40 	bl	800599a <HAL_NVIC_EnableIRQ>

}
 8000f1a:	bf00      	nop
 8000f1c:	3708      	adds	r7, #8
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	58024400 	.word	0x58024400

08000f28 <Get_Endgas>:
#include "endgas.h"

void Get_Endgas(void){
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
    static const uint8_t cmd_Endgas[8] = {0x06, 0x03, 0x00, 0x01, 0x00, 0x08, 0x14, 0x7B};
    memset(rx_data4, 0, sizeof(rx_data4));
 8000f2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f30:	2100      	movs	r1, #0
 8000f32:	480c      	ldr	r0, [pc, #48]	@ (8000f64 <Get_Endgas+0x3c>)
 8000f34:	f00f fda0 	bl	8010a78 <memset>

    tx_ox_flag = 0;
 8000f38:	4b0b      	ldr	r3, [pc, #44]	@ (8000f68 <Get_Endgas+0x40>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart4, (uint8_t*)cmd_Endgas, sizeof(cmd_Endgas));
 8000f3e:	2208      	movs	r2, #8
 8000f40:	490a      	ldr	r1, [pc, #40]	@ (8000f6c <Get_Endgas+0x44>)
 8000f42:	480b      	ldr	r0, [pc, #44]	@ (8000f70 <Get_Endgas+0x48>)
 8000f44:	f00c fd3e 	bl	800d9c4 <HAL_UART_Transmit_DMA>
    while (tx_ox_flag == 0);  // 等待发送完成再启动接收
 8000f48:	bf00      	nop
 8000f4a:	4b07      	ldr	r3, [pc, #28]	@ (8000f68 <Get_Endgas+0x40>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d0fb      	beq.n	8000f4a <Get_Endgas+0x22>

    HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
 8000f52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f56:	4903      	ldr	r1, [pc, #12]	@ (8000f64 <Get_Endgas+0x3c>)
 8000f58:	4805      	ldr	r0, [pc, #20]	@ (8000f70 <Get_Endgas+0x48>)
 8000f5a:	f00e fc7d 	bl	800f858 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	240003a0 	.word	0x240003a0
 8000f68:	240005a0 	.word	0x240005a0
 8000f6c:	08014668 	.word	0x08014668
 8000f70:	24000f18 	.word	0x24000f18

08000f74 <Read_Endgas>:
 void Read_Endgas(void) {
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b086      	sub	sp, #24
 8000f78:	af00      	add	r7, sp, #0


     uint16_t len = RX_BUFFER_SIZE;
 8000f7a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f7e:	81fb      	strh	r3, [r7, #14]
     uint8_t found = 0;
 8000f80:	2300      	movs	r3, #0
 8000f82:	75fb      	strb	r3, [r7, #23]
     // 调试打印：查看当前接收缓冲区的实际数据
         printf("endgas dump: ");
 8000f84:	4865      	ldr	r0, [pc, #404]	@ (800111c <Read_Endgas+0x1a8>)
 8000f86:	f00f fc05 	bl	8010794 <iprintf>
         for (uint16_t k = 0; k < 40; k++) {  // 打印前40字节够用了
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	82bb      	strh	r3, [r7, #20]
 8000f8e:	e009      	b.n	8000fa4 <Read_Endgas+0x30>
             printf("%02X ", rx_data4[k]);
 8000f90:	8abb      	ldrh	r3, [r7, #20]
 8000f92:	4a63      	ldr	r2, [pc, #396]	@ (8001120 <Read_Endgas+0x1ac>)
 8000f94:	5cd3      	ldrb	r3, [r2, r3]
 8000f96:	4619      	mov	r1, r3
 8000f98:	4862      	ldr	r0, [pc, #392]	@ (8001124 <Read_Endgas+0x1b0>)
 8000f9a:	f00f fbfb 	bl	8010794 <iprintf>
         for (uint16_t k = 0; k < 40; k++) {  // 打印前40字节够用了
 8000f9e:	8abb      	ldrh	r3, [r7, #20]
 8000fa0:	3301      	adds	r3, #1
 8000fa2:	82bb      	strh	r3, [r7, #20]
 8000fa4:	8abb      	ldrh	r3, [r7, #20]
 8000fa6:	2b27      	cmp	r3, #39	@ 0x27
 8000fa8:	d9f2      	bls.n	8000f90 <Read_Endgas+0x1c>
         }
         printf("\n");
 8000faa:	200a      	movs	r0, #10
 8000fac:	f00f fc04 	bl	80107b8 <putchar>
     // 遍历缓冲区查找报文头 06 03 10 00 06
     for (uint16_t i = 0; i < len - 12; i++) { // 后续至少要有12字节数据
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	827b      	strh	r3, [r7, #18]
 8000fb4:	e0a1      	b.n	80010fa <Read_Endgas+0x186>
         if (rx_data4[i] == 0x06 &&
 8000fb6:	8a7b      	ldrh	r3, [r7, #18]
 8000fb8:	4a59      	ldr	r2, [pc, #356]	@ (8001120 <Read_Endgas+0x1ac>)
 8000fba:	5cd3      	ldrb	r3, [r2, r3]
 8000fbc:	2b06      	cmp	r3, #6
 8000fbe:	f040 8099 	bne.w	80010f4 <Read_Endgas+0x180>
             rx_data4[i+1] == 0x03 &&
 8000fc2:	8a7b      	ldrh	r3, [r7, #18]
 8000fc4:	3301      	adds	r3, #1
 8000fc6:	4a56      	ldr	r2, [pc, #344]	@ (8001120 <Read_Endgas+0x1ac>)
 8000fc8:	5cd3      	ldrb	r3, [r2, r3]
         if (rx_data4[i] == 0x06 &&
 8000fca:	2b03      	cmp	r3, #3
 8000fcc:	f040 8092 	bne.w	80010f4 <Read_Endgas+0x180>
             rx_data4[i+2] == 0x10 &&
 8000fd0:	8a7b      	ldrh	r3, [r7, #18]
 8000fd2:	3302      	adds	r3, #2
 8000fd4:	4a52      	ldr	r2, [pc, #328]	@ (8001120 <Read_Endgas+0x1ac>)
 8000fd6:	5cd3      	ldrb	r3, [r2, r3]
             rx_data4[i+1] == 0x03 &&
 8000fd8:	2b10      	cmp	r3, #16
 8000fda:	f040 808b 	bne.w	80010f4 <Read_Endgas+0x180>
             rx_data4[i+3] == 0x00 &&
 8000fde:	8a7b      	ldrh	r3, [r7, #18]
 8000fe0:	3303      	adds	r3, #3
 8000fe2:	4a4f      	ldr	r2, [pc, #316]	@ (8001120 <Read_Endgas+0x1ac>)
 8000fe4:	5cd3      	ldrb	r3, [r2, r3]
             rx_data4[i+2] == 0x10 &&
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	f040 8084 	bne.w	80010f4 <Read_Endgas+0x180>
             rx_data4[i+4] == 0x06)
 8000fec:	8a7b      	ldrh	r3, [r7, #18]
 8000fee:	3304      	adds	r3, #4
 8000ff0:	4a4b      	ldr	r2, [pc, #300]	@ (8001120 <Read_Endgas+0x1ac>)
 8000ff2:	5cd3      	ldrb	r3, [r2, r3]
             rx_data4[i+3] == 0x00 &&
 8000ff4:	2b06      	cmp	r3, #6
 8000ff6:	d17d      	bne.n	80010f4 <Read_Endgas+0x180>
         {
             found = 1;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	75fb      	strb	r3, [r7, #23]
             printf("找到尾气报文头，位置: %d\n", i);
 8000ffc:	8a7b      	ldrh	r3, [r7, #18]
 8000ffe:	4619      	mov	r1, r3
 8001000:	4849      	ldr	r0, [pc, #292]	@ (8001128 <Read_Endgas+0x1b4>)
 8001002:	f00f fbc7 	bl	8010794 <iprintf>

             // 打印报文头后的完整报文（12字节数据 + CRC）
             printf("尾气原始报文: ");
 8001006:	4849      	ldr	r0, [pc, #292]	@ (800112c <Read_Endgas+0x1b8>)
 8001008:	f00f fbc4 	bl	8010794 <iprintf>
             for (uint16_t j = i; j < i + 13; j++) {
 800100c:	8a7b      	ldrh	r3, [r7, #18]
 800100e:	823b      	strh	r3, [r7, #16]
 8001010:	e009      	b.n	8001026 <Read_Endgas+0xb2>
                 printf("%02X ", rx_data4[j]);
 8001012:	8a3b      	ldrh	r3, [r7, #16]
 8001014:	4a42      	ldr	r2, [pc, #264]	@ (8001120 <Read_Endgas+0x1ac>)
 8001016:	5cd3      	ldrb	r3, [r2, r3]
 8001018:	4619      	mov	r1, r3
 800101a:	4842      	ldr	r0, [pc, #264]	@ (8001124 <Read_Endgas+0x1b0>)
 800101c:	f00f fbba 	bl	8010794 <iprintf>
             for (uint16_t j = i; j < i + 13; j++) {
 8001020:	8a3b      	ldrh	r3, [r7, #16]
 8001022:	3301      	adds	r3, #1
 8001024:	823b      	strh	r3, [r7, #16]
 8001026:	8a7b      	ldrh	r3, [r7, #18]
 8001028:	f103 020c 	add.w	r2, r3, #12
 800102c:	8a3b      	ldrh	r3, [r7, #16]
 800102e:	429a      	cmp	r2, r3
 8001030:	daef      	bge.n	8001012 <Read_Endgas+0x9e>
             }
             printf("\n");
 8001032:	200a      	movs	r0, #10
 8001034:	f00f fbc0 	bl	80107b8 <putchar>

             // 只解析原本的三个数据
             uint16_t temp_raw = ((uint16_t)rx_data4[i+5] << 8) | rx_data4[i+6];
 8001038:	8a7b      	ldrh	r3, [r7, #18]
 800103a:	3305      	adds	r3, #5
 800103c:	4a38      	ldr	r2, [pc, #224]	@ (8001120 <Read_Endgas+0x1ac>)
 800103e:	5cd3      	ldrb	r3, [r2, r3]
 8001040:	b21b      	sxth	r3, r3
 8001042:	021b      	lsls	r3, r3, #8
 8001044:	b21a      	sxth	r2, r3
 8001046:	8a7b      	ldrh	r3, [r7, #18]
 8001048:	3306      	adds	r3, #6
 800104a:	4935      	ldr	r1, [pc, #212]	@ (8001120 <Read_Endgas+0x1ac>)
 800104c:	5ccb      	ldrb	r3, [r1, r3]
 800104e:	b21b      	sxth	r3, r3
 8001050:	4313      	orrs	r3, r2
 8001052:	b21b      	sxth	r3, r3
 8001054:	81bb      	strh	r3, [r7, #12]
             uint16_t co2_raw  = ((uint16_t)rx_data4[i+9] << 8) | rx_data4[i+10];
 8001056:	8a7b      	ldrh	r3, [r7, #18]
 8001058:	3309      	adds	r3, #9
 800105a:	4a31      	ldr	r2, [pc, #196]	@ (8001120 <Read_Endgas+0x1ac>)
 800105c:	5cd3      	ldrb	r3, [r2, r3]
 800105e:	b21b      	sxth	r3, r3
 8001060:	021b      	lsls	r3, r3, #8
 8001062:	b21a      	sxth	r2, r3
 8001064:	8a7b      	ldrh	r3, [r7, #18]
 8001066:	330a      	adds	r3, #10
 8001068:	492d      	ldr	r1, [pc, #180]	@ (8001120 <Read_Endgas+0x1ac>)
 800106a:	5ccb      	ldrb	r3, [r1, r3]
 800106c:	b21b      	sxth	r3, r3
 800106e:	4313      	orrs	r3, r2
 8001070:	b21b      	sxth	r3, r3
 8001072:	817b      	strh	r3, [r7, #10]
             uint16_t o2_raw   = ((uint16_t)rx_data4[i+11] << 8) | rx_data4[i+12];
 8001074:	8a7b      	ldrh	r3, [r7, #18]
 8001076:	330b      	adds	r3, #11
 8001078:	4a29      	ldr	r2, [pc, #164]	@ (8001120 <Read_Endgas+0x1ac>)
 800107a:	5cd3      	ldrb	r3, [r2, r3]
 800107c:	b21b      	sxth	r3, r3
 800107e:	021b      	lsls	r3, r3, #8
 8001080:	b21a      	sxth	r2, r3
 8001082:	8a7b      	ldrh	r3, [r7, #18]
 8001084:	330c      	adds	r3, #12
 8001086:	4926      	ldr	r1, [pc, #152]	@ (8001120 <Read_Endgas+0x1ac>)
 8001088:	5ccb      	ldrb	r3, [r1, r3]
 800108a:	b21b      	sxth	r3, r3
 800108c:	4313      	orrs	r3, r2
 800108e:	b21b      	sxth	r3, r3
 8001090:	813b      	strh	r3, [r7, #8]

             float temp_celsius = (float)temp_raw / 10.0f;
 8001092:	89bb      	ldrh	r3, [r7, #12]
 8001094:	ee07 3a90 	vmov	s15, r3
 8001098:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800109c:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80010a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010a4:	edc7 7a01 	vstr	s15, [r7, #4]
             float o2_percent   = (float)o2_raw / 100.0f;
 80010a8:	893b      	ldrh	r3, [r7, #8]
 80010aa:	ee07 3a90 	vmov	s15, r3
 80010ae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010b2:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8001130 <Read_Endgas+0x1bc>
 80010b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010ba:	edc7 7a00 	vstr	s15, [r7]

             printf("解析后的尾气数据:\n");
 80010be:	481d      	ldr	r0, [pc, #116]	@ (8001134 <Read_Endgas+0x1c0>)
 80010c0:	f00f fbd8 	bl	8010874 <puts>
             printf("gas_temp: %.1f °C\n", temp_celsius);
 80010c4:	edd7 7a01 	vldr	s15, [r7, #4]
 80010c8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80010cc:	ec53 2b17 	vmov	r2, r3, d7
 80010d0:	4819      	ldr	r0, [pc, #100]	@ (8001138 <Read_Endgas+0x1c4>)
 80010d2:	f00f fb5f 	bl	8010794 <iprintf>
             printf("gas_CO₂: %d ppm\n", co2_raw);
 80010d6:	897b      	ldrh	r3, [r7, #10]
 80010d8:	4619      	mov	r1, r3
 80010da:	4818      	ldr	r0, [pc, #96]	@ (800113c <Read_Endgas+0x1c8>)
 80010dc:	f00f fb5a 	bl	8010794 <iprintf>
             printf("gas_O₂ : %.2f %%\n", o2_percent);
 80010e0:	edd7 7a00 	vldr	s15, [r7]
 80010e4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80010e8:	ec53 2b17 	vmov	r2, r3, d7
 80010ec:	4814      	ldr	r0, [pc, #80]	@ (8001140 <Read_Endgas+0x1cc>)
 80010ee:	f00f fb51 	bl	8010794 <iprintf>

             break; // 找到第一个报文后退出
 80010f2:	e008      	b.n	8001106 <Read_Endgas+0x192>
     for (uint16_t i = 0; i < len - 12; i++) { // 后续至少要有12字节数据
 80010f4:	8a7b      	ldrh	r3, [r7, #18]
 80010f6:	3301      	adds	r3, #1
 80010f8:	827b      	strh	r3, [r7, #18]
 80010fa:	8a7a      	ldrh	r2, [r7, #18]
 80010fc:	89fb      	ldrh	r3, [r7, #14]
 80010fe:	3b0c      	subs	r3, #12
 8001100:	429a      	cmp	r2, r3
 8001102:	f6ff af58 	blt.w	8000fb6 <Read_Endgas+0x42>
         }
     }

     if (!found) {
 8001106:	7dfb      	ldrb	r3, [r7, #23]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d102      	bne.n	8001112 <Read_Endgas+0x19e>
         printf("未找到有效尾气报文头\n");
 800110c:	480d      	ldr	r0, [pc, #52]	@ (8001144 <Read_Endgas+0x1d0>)
 800110e:	f00f fbb1 	bl	8010874 <puts>
     }
 }
 8001112:	bf00      	nop
 8001114:	3718      	adds	r7, #24
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	080140b0 	.word	0x080140b0
 8001120:	240003a0 	.word	0x240003a0
 8001124:	080140c0 	.word	0x080140c0
 8001128:	080140c8 	.word	0x080140c8
 800112c:	080140ec 	.word	0x080140ec
 8001130:	42c80000 	.word	0x42c80000
 8001134:	08014104 	.word	0x08014104
 8001138:	08014120 	.word	0x08014120
 800113c:	08014134 	.word	0x08014134
 8001140:	08014148 	.word	0x08014148
 8001144:	0801415c 	.word	0x0801415c

08001148 <Endgas_Task>:

 void Endgas_Task(void){
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
     Get_Endgas();
 800114e:	f7ff feeb 	bl	8000f28 <Get_Endgas>

     // 等待数据到达（最多200ms）
     uint32_t start = HAL_GetTick();
 8001152:	f004 faf1 	bl	8005738 <HAL_GetTick>
 8001156:	6078      	str	r0, [r7, #4]
     while (!rx_ox_flag && (HAL_GetTick() - start < 200)) {}
 8001158:	bf00      	nop
 800115a:	4b0e      	ldr	r3, [pc, #56]	@ (8001194 <Endgas_Task+0x4c>)
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d106      	bne.n	8001170 <Endgas_Task+0x28>
 8001162:	f004 fae9 	bl	8005738 <HAL_GetTick>
 8001166:	4602      	mov	r2, r0
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	1ad3      	subs	r3, r2, r3
 800116c:	2bc7      	cmp	r3, #199	@ 0xc7
 800116e:	d9f4      	bls.n	800115a <Endgas_Task+0x12>

     if (rx_ox_flag) {
 8001170:	4b08      	ldr	r3, [pc, #32]	@ (8001194 <Endgas_Task+0x4c>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d005      	beq.n	8001184 <Endgas_Task+0x3c>
         Read_Endgas();
 8001178:	f7ff fefc 	bl	8000f74 <Read_Endgas>
         rx_ox_flag = 0;
 800117c:	4b05      	ldr	r3, [pc, #20]	@ (8001194 <Endgas_Task+0x4c>)
 800117e:	2200      	movs	r2, #0
 8001180:	701a      	strb	r2, [r3, #0]
     } else {
         printf("尾气接收超时\n");
     }
 }
 8001182:	e002      	b.n	800118a <Endgas_Task+0x42>
         printf("尾气接收超时\n");
 8001184:	4804      	ldr	r0, [pc, #16]	@ (8001198 <Endgas_Task+0x50>)
 8001186:	f00f fb75 	bl	8010874 <puts>
 }
 800118a:	bf00      	nop
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	240005a1 	.word	0x240005a1
 8001198:	0801417c 	.word	0x0801417c

0800119c <MX_GPIO_Init>:
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PB1   ------> ADCx_INP5
*/
void MX_GPIO_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b08c      	sub	sp, #48	@ 0x30
 80011a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a2:	f107 031c 	add.w	r3, r7, #28
 80011a6:	2200      	movs	r2, #0
 80011a8:	601a      	str	r2, [r3, #0]
 80011aa:	605a      	str	r2, [r3, #4]
 80011ac:	609a      	str	r2, [r3, #8]
 80011ae:	60da      	str	r2, [r3, #12]
 80011b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011b2:	4b5c      	ldr	r3, [pc, #368]	@ (8001324 <MX_GPIO_Init+0x188>)
 80011b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011b8:	4a5a      	ldr	r2, [pc, #360]	@ (8001324 <MX_GPIO_Init+0x188>)
 80011ba:	f043 0310 	orr.w	r3, r3, #16
 80011be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011c2:	4b58      	ldr	r3, [pc, #352]	@ (8001324 <MX_GPIO_Init+0x188>)
 80011c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011c8:	f003 0310 	and.w	r3, r3, #16
 80011cc:	61bb      	str	r3, [r7, #24]
 80011ce:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011d0:	4b54      	ldr	r3, [pc, #336]	@ (8001324 <MX_GPIO_Init+0x188>)
 80011d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011d6:	4a53      	ldr	r2, [pc, #332]	@ (8001324 <MX_GPIO_Init+0x188>)
 80011d8:	f043 0304 	orr.w	r3, r3, #4
 80011dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011e0:	4b50      	ldr	r3, [pc, #320]	@ (8001324 <MX_GPIO_Init+0x188>)
 80011e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011e6:	f003 0304 	and.w	r3, r3, #4
 80011ea:	617b      	str	r3, [r7, #20]
 80011ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011ee:	4b4d      	ldr	r3, [pc, #308]	@ (8001324 <MX_GPIO_Init+0x188>)
 80011f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011f4:	4a4b      	ldr	r2, [pc, #300]	@ (8001324 <MX_GPIO_Init+0x188>)
 80011f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011fe:	4b49      	ldr	r3, [pc, #292]	@ (8001324 <MX_GPIO_Init+0x188>)
 8001200:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001204:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001208:	613b      	str	r3, [r7, #16]
 800120a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800120c:	4b45      	ldr	r3, [pc, #276]	@ (8001324 <MX_GPIO_Init+0x188>)
 800120e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001212:	4a44      	ldr	r2, [pc, #272]	@ (8001324 <MX_GPIO_Init+0x188>)
 8001214:	f043 0301 	orr.w	r3, r3, #1
 8001218:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800121c:	4b41      	ldr	r3, [pc, #260]	@ (8001324 <MX_GPIO_Init+0x188>)
 800121e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001222:	f003 0301 	and.w	r3, r3, #1
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800122a:	4b3e      	ldr	r3, [pc, #248]	@ (8001324 <MX_GPIO_Init+0x188>)
 800122c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001230:	4a3c      	ldr	r2, [pc, #240]	@ (8001324 <MX_GPIO_Init+0x188>)
 8001232:	f043 0302 	orr.w	r3, r3, #2
 8001236:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800123a:	4b3a      	ldr	r3, [pc, #232]	@ (8001324 <MX_GPIO_Init+0x188>)
 800123c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001240:	f003 0302 	and.w	r3, r3, #2
 8001244:	60bb      	str	r3, [r7, #8]
 8001246:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001248:	4b36      	ldr	r3, [pc, #216]	@ (8001324 <MX_GPIO_Init+0x188>)
 800124a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800124e:	4a35      	ldr	r2, [pc, #212]	@ (8001324 <MX_GPIO_Init+0x188>)
 8001250:	f043 0308 	orr.w	r3, r3, #8
 8001254:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001258:	4b32      	ldr	r3, [pc, #200]	@ (8001324 <MX_GPIO_Init+0x188>)
 800125a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800125e:	f003 0308 	and.w	r3, r3, #8
 8001262:	607b      	str	r3, [r7, #4]
 8001264:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8001266:	2200      	movs	r2, #0
 8001268:	2118      	movs	r1, #24
 800126a:	482f      	ldr	r0, [pc, #188]	@ (8001328 <MX_GPIO_Init+0x18c>)
 800126c:	f007 fc14 	bl	8008a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001270:	2200      	movs	r2, #0
 8001272:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001276:	482d      	ldr	r0, [pc, #180]	@ (800132c <MX_GPIO_Init+0x190>)
 8001278:	f007 fc0e 	bl	8008a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800127c:	2200      	movs	r2, #0
 800127e:	2140      	movs	r1, #64	@ 0x40
 8001280:	482b      	ldr	r0, [pc, #172]	@ (8001330 <MX_GPIO_Init+0x194>)
 8001282:	f007 fc09 	bl	8008a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_RESET);
 8001286:	2200      	movs	r2, #0
 8001288:	2101      	movs	r1, #1
 800128a:	482a      	ldr	r0, [pc, #168]	@ (8001334 <MX_GPIO_Init+0x198>)
 800128c:	f007 fc04 	bl	8008a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE3 PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001290:	2318      	movs	r3, #24
 8001292:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001294:	2301      	movs	r3, #1
 8001296:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001298:	2300      	movs	r3, #0
 800129a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129c:	2300      	movs	r3, #0
 800129e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012a0:	f107 031c 	add.w	r3, r7, #28
 80012a4:	4619      	mov	r1, r3
 80012a6:	4820      	ldr	r0, [pc, #128]	@ (8001328 <MX_GPIO_Init+0x18c>)
 80012a8:	f007 fa46 	bl	8008738 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80012ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012b2:	2301      	movs	r3, #1
 80012b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b6:	2300      	movs	r3, #0
 80012b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ba:	2300      	movs	r3, #0
 80012bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012be:	f107 031c 	add.w	r3, r7, #28
 80012c2:	4619      	mov	r1, r3
 80012c4:	4819      	ldr	r0, [pc, #100]	@ (800132c <MX_GPIO_Init+0x190>)
 80012c6:	f007 fa37 	bl	8008738 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80012ca:	2340      	movs	r3, #64	@ 0x40
 80012cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ce:	2301      	movs	r3, #1
 80012d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d2:	2300      	movs	r3, #0
 80012d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d6:	2300      	movs	r3, #0
 80012d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80012da:	f107 031c 	add.w	r3, r7, #28
 80012de:	4619      	mov	r1, r3
 80012e0:	4813      	ldr	r0, [pc, #76]	@ (8001330 <MX_GPIO_Init+0x194>)
 80012e2:	f007 fa29 	bl	8008738 <HAL_GPIO_Init>

  /*Configure GPIO pin : RELAY_Pin */
  GPIO_InitStruct.Pin = RELAY_Pin;
 80012e6:	2301      	movs	r3, #1
 80012e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ea:	2301      	movs	r3, #1
 80012ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ee:	2300      	movs	r3, #0
 80012f0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f2:	2300      	movs	r3, #0
 80012f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RELAY_GPIO_Port, &GPIO_InitStruct);
 80012f6:	f107 031c 	add.w	r3, r7, #28
 80012fa:	4619      	mov	r1, r3
 80012fc:	480d      	ldr	r0, [pc, #52]	@ (8001334 <MX_GPIO_Init+0x198>)
 80012fe:	f007 fa1b 	bl	8008738 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001302:	2302      	movs	r3, #2
 8001304:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001306:	2303      	movs	r3, #3
 8001308:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130a:	2300      	movs	r3, #0
 800130c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800130e:	f107 031c 	add.w	r3, r7, #28
 8001312:	4619      	mov	r1, r3
 8001314:	4807      	ldr	r0, [pc, #28]	@ (8001334 <MX_GPIO_Init+0x198>)
 8001316:	f007 fa0f 	bl	8008738 <HAL_GPIO_Init>

}
 800131a:	bf00      	nop
 800131c:	3730      	adds	r7, #48	@ 0x30
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	58024400 	.word	0x58024400
 8001328:	58021000 	.word	0x58021000
 800132c:	58020800 	.word	0x58020800
 8001330:	58020000 	.word	0x58020000
 8001334:	58020400 	.word	0x58020400

08001338 <_write>:
//_write 非阻塞 DMA 重定向
#define UART_TX_BUFFER_SIZE 256
uint8_t uart_tx_buffer[UART_TX_BUFFER_SIZE];
volatile uint8_t tx_busy = 0;

int _write(int file, char *ptr, int len) {
 8001338:	b580      	push	{r7, lr}
 800133a:	b086      	sub	sp, #24
 800133c:	af00      	add	r7, sp, #0
 800133e:	60f8      	str	r0, [r7, #12]
 8001340:	60b9      	str	r1, [r7, #8]
 8001342:	607a      	str	r2, [r7, #4]
    if(len > UART_TX_BUFFER_SIZE) len = UART_TX_BUFFER_SIZE;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800134a:	dd02      	ble.n	8001352 <_write+0x1a>
 800134c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001350:	607b      	str	r3, [r7, #4]

    // 等待前一次发送完成（带超时）
    uint32_t start = HAL_GetTick();
 8001352:	f004 f9f1 	bl	8005738 <HAL_GetTick>
 8001356:	6178      	str	r0, [r7, #20]
    while(tx_busy && (HAL_GetTick() - start < 100)) {
 8001358:	bf00      	nop
 800135a:	4b14      	ldr	r3, [pc, #80]	@ (80013ac <_write+0x74>)
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	b2db      	uxtb	r3, r3
 8001360:	2b00      	cmp	r3, #0
 8001362:	d006      	beq.n	8001372 <_write+0x3a>
 8001364:	f004 f9e8 	bl	8005738 <HAL_GetTick>
 8001368:	4602      	mov	r2, r0
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	2b63      	cmp	r3, #99	@ 0x63
 8001370:	d9f3      	bls.n	800135a <_write+0x22>
        // 等待或执行其他任务
    }

    if(tx_busy) {
 8001372:	4b0e      	ldr	r3, [pc, #56]	@ (80013ac <_write+0x74>)
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	b2db      	uxtb	r3, r3
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <_write+0x48>
        return 0; // 超时仍未完成，放弃发送
 800137c:	2300      	movs	r3, #0
 800137e:	e010      	b.n	80013a2 <_write+0x6a>
    }

    memcpy(uart_tx_buffer, ptr, len);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	461a      	mov	r2, r3
 8001384:	68b9      	ldr	r1, [r7, #8]
 8001386:	480a      	ldr	r0, [pc, #40]	@ (80013b0 <_write+0x78>)
 8001388:	f00f fbf5 	bl	8010b76 <memcpy>
    tx_busy = 1;
 800138c:	4b07      	ldr	r3, [pc, #28]	@ (80013ac <_write+0x74>)
 800138e:	2201      	movs	r2, #1
 8001390:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart1, uart_tx_buffer, len);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	b29b      	uxth	r3, r3
 8001396:	461a      	mov	r2, r3
 8001398:	4905      	ldr	r1, [pc, #20]	@ (80013b0 <_write+0x78>)
 800139a:	4806      	ldr	r0, [pc, #24]	@ (80013b4 <_write+0x7c>)
 800139c:	f00c fb12 	bl	800d9c4 <HAL_UART_Transmit_DMA>

    return len;
 80013a0:	687b      	ldr	r3, [r7, #4]
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3718      	adds	r7, #24
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	24000310 	.word	0x24000310
 80013b0:	24000210 	.word	0x24000210
 80013b4:	240010d4 	.word	0x240010d4

080013b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80013bc:	f000 fc3c 	bl	8001c38 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013c0:	f004 f934 	bl	800562c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013c4:	f000 fbcc 	bl	8001b60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013c8:	f7ff fee8 	bl	800119c <MX_GPIO_Init>
  MX_DMA_Init();
 80013cc:	f7ff fd24 	bl	8000e18 <MX_DMA_Init>
  MX_USART6_UART_Init();
 80013d0:	f003 fb8c 	bl	8004aec <MX_USART6_UART_Init>
  MX_TIM4_Init();
 80013d4:	f003 f89e 	bl	8004514 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 80013d8:	f003 faf0 	bl	80049bc <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80013dc:	f003 fb3a 	bl	8004a54 <MX_USART3_UART_Init>
  MX_UART4_Init();
 80013e0:	f003 fa08 	bl	80047f4 <MX_UART4_Init>
  MX_UART7_Init();
 80013e4:	f003 fa52 	bl	800488c <MX_UART7_Init>
  MX_SPI4_Init();
 80013e8:	f002 fa44 	bl	8003874 <MX_SPI4_Init>
  MX_UART8_Init();
 80013ec:	f003 fa9a 	bl	8004924 <MX_UART8_Init>
  MX_TIM1_Init();
 80013f0:	f002 ffe6 	bl	80043c0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim4);
 80013f4:	4892      	ldr	r0, [pc, #584]	@ (8001640 <main+0x288>)
 80013f6:	f00b f941 	bl	800c67c <HAL_TIM_Base_Start>
  //OD_Init();
  HAL_Delay(50);
 80013fa:	2032      	movs	r0, #50	@ 0x32
 80013fc:	f004 f9a8 	bl	8005750 <HAL_Delay>
  ADS8688_Init();
 8001400:	f7ff fba6 	bl	8000b50 <ADS8688_Init>
  printf("ADS8688 Initialized Successfully!\r\n");
 8001404:	488f      	ldr	r0, [pc, #572]	@ (8001644 <main+0x28c>)
 8001406:	f00f fa35 	bl	8010874 <puts>
  HAL_Delay(50);
 800140a:	2032      	movs	r0, #50	@ 0x32
 800140c:	f004 f9a0 	bl	8005750 <HAL_Delay>
  Relay_Init();
 8001410:	f002 f9da 	bl	80037c8 <Relay_Init>
  HAL_Delay(50);
 8001414:	2032      	movs	r0, #50	@ 0x32
 8001416:	f004 f99b 	bl	8005750 <HAL_Delay>

  static uint32_t last_Endgas_time = 0;//尾气任务计时
  static uint32_t last_ph_time = 0;//ph任务计时
  static uint32_t last_temp_time = 0;  // 温控任务计时器
  static uint32_t last_ox_time = 0;// 溶氧任务计时器
  HAL_UARTEx_ReceiveToIdle_DMA(&huart7, rx_data7, sizeof(rx_data7));
 800141a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800141e:	498a      	ldr	r1, [pc, #552]	@ (8001648 <main+0x290>)
 8001420:	488a      	ldr	r0, [pc, #552]	@ (800164c <main+0x294>)
 8001422:	f00e fa19 	bl	800f858 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(huart7.hdmarx, DMA_IT_HT);
 8001426:	4b89      	ldr	r3, [pc, #548]	@ (800164c <main+0x294>)
 8001428:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4a88      	ldr	r2, [pc, #544]	@ (8001650 <main+0x298>)
 8001430:	4293      	cmp	r3, r2
 8001432:	d068      	beq.n	8001506 <main+0x14e>
 8001434:	4b85      	ldr	r3, [pc, #532]	@ (800164c <main+0x294>)
 8001436:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a85      	ldr	r2, [pc, #532]	@ (8001654 <main+0x29c>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d061      	beq.n	8001506 <main+0x14e>
 8001442:	4b82      	ldr	r3, [pc, #520]	@ (800164c <main+0x294>)
 8001444:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a83      	ldr	r2, [pc, #524]	@ (8001658 <main+0x2a0>)
 800144c:	4293      	cmp	r3, r2
 800144e:	d05a      	beq.n	8001506 <main+0x14e>
 8001450:	4b7e      	ldr	r3, [pc, #504]	@ (800164c <main+0x294>)
 8001452:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a80      	ldr	r2, [pc, #512]	@ (800165c <main+0x2a4>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d053      	beq.n	8001506 <main+0x14e>
 800145e:	4b7b      	ldr	r3, [pc, #492]	@ (800164c <main+0x294>)
 8001460:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4a7e      	ldr	r2, [pc, #504]	@ (8001660 <main+0x2a8>)
 8001468:	4293      	cmp	r3, r2
 800146a:	d04c      	beq.n	8001506 <main+0x14e>
 800146c:	4b77      	ldr	r3, [pc, #476]	@ (800164c <main+0x294>)
 800146e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a7b      	ldr	r2, [pc, #492]	@ (8001664 <main+0x2ac>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d045      	beq.n	8001506 <main+0x14e>
 800147a:	4b74      	ldr	r3, [pc, #464]	@ (800164c <main+0x294>)
 800147c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a79      	ldr	r2, [pc, #484]	@ (8001668 <main+0x2b0>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d03e      	beq.n	8001506 <main+0x14e>
 8001488:	4b70      	ldr	r3, [pc, #448]	@ (800164c <main+0x294>)
 800148a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a76      	ldr	r2, [pc, #472]	@ (800166c <main+0x2b4>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d037      	beq.n	8001506 <main+0x14e>
 8001496:	4b6d      	ldr	r3, [pc, #436]	@ (800164c <main+0x294>)
 8001498:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a74      	ldr	r2, [pc, #464]	@ (8001670 <main+0x2b8>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d030      	beq.n	8001506 <main+0x14e>
 80014a4:	4b69      	ldr	r3, [pc, #420]	@ (800164c <main+0x294>)
 80014a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a71      	ldr	r2, [pc, #452]	@ (8001674 <main+0x2bc>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d029      	beq.n	8001506 <main+0x14e>
 80014b2:	4b66      	ldr	r3, [pc, #408]	@ (800164c <main+0x294>)
 80014b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4a6f      	ldr	r2, [pc, #444]	@ (8001678 <main+0x2c0>)
 80014bc:	4293      	cmp	r3, r2
 80014be:	d022      	beq.n	8001506 <main+0x14e>
 80014c0:	4b62      	ldr	r3, [pc, #392]	@ (800164c <main+0x294>)
 80014c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a6c      	ldr	r2, [pc, #432]	@ (800167c <main+0x2c4>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d01b      	beq.n	8001506 <main+0x14e>
 80014ce:	4b5f      	ldr	r3, [pc, #380]	@ (800164c <main+0x294>)
 80014d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a6a      	ldr	r2, [pc, #424]	@ (8001680 <main+0x2c8>)
 80014d8:	4293      	cmp	r3, r2
 80014da:	d014      	beq.n	8001506 <main+0x14e>
 80014dc:	4b5b      	ldr	r3, [pc, #364]	@ (800164c <main+0x294>)
 80014de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a67      	ldr	r2, [pc, #412]	@ (8001684 <main+0x2cc>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d00d      	beq.n	8001506 <main+0x14e>
 80014ea:	4b58      	ldr	r3, [pc, #352]	@ (800164c <main+0x294>)
 80014ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a65      	ldr	r2, [pc, #404]	@ (8001688 <main+0x2d0>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d006      	beq.n	8001506 <main+0x14e>
 80014f8:	4b54      	ldr	r3, [pc, #336]	@ (800164c <main+0x294>)
 80014fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4a62      	ldr	r2, [pc, #392]	@ (800168c <main+0x2d4>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d10c      	bne.n	8001520 <main+0x168>
 8001506:	4b51      	ldr	r3, [pc, #324]	@ (800164c <main+0x294>)
 8001508:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	4b4e      	ldr	r3, [pc, #312]	@ (800164c <main+0x294>)
 8001512:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f022 0208 	bic.w	r2, r2, #8
 800151c:	601a      	str	r2, [r3, #0]
 800151e:	e00b      	b.n	8001538 <main+0x180>
 8001520:	4b4a      	ldr	r3, [pc, #296]	@ (800164c <main+0x294>)
 8001522:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	4b48      	ldr	r3, [pc, #288]	@ (800164c <main+0x294>)
 800152c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f022 0204 	bic.w	r2, r2, #4
 8001536:	601a      	str	r2, [r3, #0]
  HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rx_data3, sizeof(rx_data3));
 8001538:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800153c:	4954      	ldr	r1, [pc, #336]	@ (8001690 <main+0x2d8>)
 800153e:	4855      	ldr	r0, [pc, #340]	@ (8001694 <main+0x2dc>)
 8001540:	f00e f98a 	bl	800f858 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(huart3.hdmarx, DMA_IT_HT);
 8001544:	4b53      	ldr	r3, [pc, #332]	@ (8001694 <main+0x2dc>)
 8001546:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a40      	ldr	r2, [pc, #256]	@ (8001650 <main+0x298>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d068      	beq.n	8001624 <main+0x26c>
 8001552:	4b50      	ldr	r3, [pc, #320]	@ (8001694 <main+0x2dc>)
 8001554:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4a3e      	ldr	r2, [pc, #248]	@ (8001654 <main+0x29c>)
 800155c:	4293      	cmp	r3, r2
 800155e:	d061      	beq.n	8001624 <main+0x26c>
 8001560:	4b4c      	ldr	r3, [pc, #304]	@ (8001694 <main+0x2dc>)
 8001562:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a3b      	ldr	r2, [pc, #236]	@ (8001658 <main+0x2a0>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d05a      	beq.n	8001624 <main+0x26c>
 800156e:	4b49      	ldr	r3, [pc, #292]	@ (8001694 <main+0x2dc>)
 8001570:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a39      	ldr	r2, [pc, #228]	@ (800165c <main+0x2a4>)
 8001578:	4293      	cmp	r3, r2
 800157a:	d053      	beq.n	8001624 <main+0x26c>
 800157c:	4b45      	ldr	r3, [pc, #276]	@ (8001694 <main+0x2dc>)
 800157e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a36      	ldr	r2, [pc, #216]	@ (8001660 <main+0x2a8>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d04c      	beq.n	8001624 <main+0x26c>
 800158a:	4b42      	ldr	r3, [pc, #264]	@ (8001694 <main+0x2dc>)
 800158c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4a34      	ldr	r2, [pc, #208]	@ (8001664 <main+0x2ac>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d045      	beq.n	8001624 <main+0x26c>
 8001598:	4b3e      	ldr	r3, [pc, #248]	@ (8001694 <main+0x2dc>)
 800159a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a31      	ldr	r2, [pc, #196]	@ (8001668 <main+0x2b0>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d03e      	beq.n	8001624 <main+0x26c>
 80015a6:	4b3b      	ldr	r3, [pc, #236]	@ (8001694 <main+0x2dc>)
 80015a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a2f      	ldr	r2, [pc, #188]	@ (800166c <main+0x2b4>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d037      	beq.n	8001624 <main+0x26c>
 80015b4:	4b37      	ldr	r3, [pc, #220]	@ (8001694 <main+0x2dc>)
 80015b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a2c      	ldr	r2, [pc, #176]	@ (8001670 <main+0x2b8>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d030      	beq.n	8001624 <main+0x26c>
 80015c2:	4b34      	ldr	r3, [pc, #208]	@ (8001694 <main+0x2dc>)
 80015c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4a2a      	ldr	r2, [pc, #168]	@ (8001674 <main+0x2bc>)
 80015cc:	4293      	cmp	r3, r2
 80015ce:	d029      	beq.n	8001624 <main+0x26c>
 80015d0:	4b30      	ldr	r3, [pc, #192]	@ (8001694 <main+0x2dc>)
 80015d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a27      	ldr	r2, [pc, #156]	@ (8001678 <main+0x2c0>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d022      	beq.n	8001624 <main+0x26c>
 80015de:	4b2d      	ldr	r3, [pc, #180]	@ (8001694 <main+0x2dc>)
 80015e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4a25      	ldr	r2, [pc, #148]	@ (800167c <main+0x2c4>)
 80015e8:	4293      	cmp	r3, r2
 80015ea:	d01b      	beq.n	8001624 <main+0x26c>
 80015ec:	4b29      	ldr	r3, [pc, #164]	@ (8001694 <main+0x2dc>)
 80015ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a22      	ldr	r2, [pc, #136]	@ (8001680 <main+0x2c8>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d014      	beq.n	8001624 <main+0x26c>
 80015fa:	4b26      	ldr	r3, [pc, #152]	@ (8001694 <main+0x2dc>)
 80015fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4a20      	ldr	r2, [pc, #128]	@ (8001684 <main+0x2cc>)
 8001604:	4293      	cmp	r3, r2
 8001606:	d00d      	beq.n	8001624 <main+0x26c>
 8001608:	4b22      	ldr	r3, [pc, #136]	@ (8001694 <main+0x2dc>)
 800160a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a1d      	ldr	r2, [pc, #116]	@ (8001688 <main+0x2d0>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d006      	beq.n	8001624 <main+0x26c>
 8001616:	4b1f      	ldr	r3, [pc, #124]	@ (8001694 <main+0x2dc>)
 8001618:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4a1b      	ldr	r2, [pc, #108]	@ (800168c <main+0x2d4>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d139      	bne.n	8001698 <main+0x2e0>
 8001624:	4b1b      	ldr	r3, [pc, #108]	@ (8001694 <main+0x2dc>)
 8001626:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	4b19      	ldr	r3, [pc, #100]	@ (8001694 <main+0x2dc>)
 8001630:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f022 0208 	bic.w	r2, r2, #8
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	e038      	b.n	80016b0 <main+0x2f8>
 800163e:	bf00      	nop
 8001640:	24000ecc 	.word	0x24000ecc
 8001644:	08014190 	.word	0x08014190
 8001648:	24000c78 	.word	0x24000c78
 800164c:	24000fac 	.word	0x24000fac
 8001650:	40020010 	.word	0x40020010
 8001654:	40020028 	.word	0x40020028
 8001658:	40020040 	.word	0x40020040
 800165c:	40020058 	.word	0x40020058
 8001660:	40020070 	.word	0x40020070
 8001664:	40020088 	.word	0x40020088
 8001668:	400200a0 	.word	0x400200a0
 800166c:	400200b8 	.word	0x400200b8
 8001670:	40020410 	.word	0x40020410
 8001674:	40020428 	.word	0x40020428
 8001678:	40020440 	.word	0x40020440
 800167c:	40020458 	.word	0x40020458
 8001680:	40020470 	.word	0x40020470
 8001684:	40020488 	.word	0x40020488
 8001688:	400204a0 	.word	0x400204a0
 800168c:	400204b8 	.word	0x400204b8
 8001690:	240005b4 	.word	0x240005b4
 8001694:	24001168 	.word	0x24001168
 8001698:	4b8e      	ldr	r3, [pc, #568]	@ (80018d4 <main+0x51c>)
 800169a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	4b8c      	ldr	r3, [pc, #560]	@ (80018d4 <main+0x51c>)
 80016a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f022 0204 	bic.w	r2, r2, #4
 80016ae:	601a      	str	r2, [r3, #0]
  HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 80016b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016b4:	4988      	ldr	r1, [pc, #544]	@ (80018d8 <main+0x520>)
 80016b6:	4889      	ldr	r0, [pc, #548]	@ (80018dc <main+0x524>)
 80016b8:	f00e f8ce 	bl	800f858 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 80016bc:	4b87      	ldr	r3, [pc, #540]	@ (80018dc <main+0x524>)
 80016be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a86      	ldr	r2, [pc, #536]	@ (80018e0 <main+0x528>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d068      	beq.n	800179c <main+0x3e4>
 80016ca:	4b84      	ldr	r3, [pc, #528]	@ (80018dc <main+0x524>)
 80016cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a84      	ldr	r2, [pc, #528]	@ (80018e4 <main+0x52c>)
 80016d4:	4293      	cmp	r3, r2
 80016d6:	d061      	beq.n	800179c <main+0x3e4>
 80016d8:	4b80      	ldr	r3, [pc, #512]	@ (80018dc <main+0x524>)
 80016da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a81      	ldr	r2, [pc, #516]	@ (80018e8 <main+0x530>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d05a      	beq.n	800179c <main+0x3e4>
 80016e6:	4b7d      	ldr	r3, [pc, #500]	@ (80018dc <main+0x524>)
 80016e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4a7f      	ldr	r2, [pc, #508]	@ (80018ec <main+0x534>)
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d053      	beq.n	800179c <main+0x3e4>
 80016f4:	4b79      	ldr	r3, [pc, #484]	@ (80018dc <main+0x524>)
 80016f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a7c      	ldr	r2, [pc, #496]	@ (80018f0 <main+0x538>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d04c      	beq.n	800179c <main+0x3e4>
 8001702:	4b76      	ldr	r3, [pc, #472]	@ (80018dc <main+0x524>)
 8001704:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a7a      	ldr	r2, [pc, #488]	@ (80018f4 <main+0x53c>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d045      	beq.n	800179c <main+0x3e4>
 8001710:	4b72      	ldr	r3, [pc, #456]	@ (80018dc <main+0x524>)
 8001712:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a77      	ldr	r2, [pc, #476]	@ (80018f8 <main+0x540>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d03e      	beq.n	800179c <main+0x3e4>
 800171e:	4b6f      	ldr	r3, [pc, #444]	@ (80018dc <main+0x524>)
 8001720:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4a75      	ldr	r2, [pc, #468]	@ (80018fc <main+0x544>)
 8001728:	4293      	cmp	r3, r2
 800172a:	d037      	beq.n	800179c <main+0x3e4>
 800172c:	4b6b      	ldr	r3, [pc, #428]	@ (80018dc <main+0x524>)
 800172e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a72      	ldr	r2, [pc, #456]	@ (8001900 <main+0x548>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d030      	beq.n	800179c <main+0x3e4>
 800173a:	4b68      	ldr	r3, [pc, #416]	@ (80018dc <main+0x524>)
 800173c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a70      	ldr	r2, [pc, #448]	@ (8001904 <main+0x54c>)
 8001744:	4293      	cmp	r3, r2
 8001746:	d029      	beq.n	800179c <main+0x3e4>
 8001748:	4b64      	ldr	r3, [pc, #400]	@ (80018dc <main+0x524>)
 800174a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a6d      	ldr	r2, [pc, #436]	@ (8001908 <main+0x550>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d022      	beq.n	800179c <main+0x3e4>
 8001756:	4b61      	ldr	r3, [pc, #388]	@ (80018dc <main+0x524>)
 8001758:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a6b      	ldr	r2, [pc, #428]	@ (800190c <main+0x554>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d01b      	beq.n	800179c <main+0x3e4>
 8001764:	4b5d      	ldr	r3, [pc, #372]	@ (80018dc <main+0x524>)
 8001766:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a68      	ldr	r2, [pc, #416]	@ (8001910 <main+0x558>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d014      	beq.n	800179c <main+0x3e4>
 8001772:	4b5a      	ldr	r3, [pc, #360]	@ (80018dc <main+0x524>)
 8001774:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a66      	ldr	r2, [pc, #408]	@ (8001914 <main+0x55c>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d00d      	beq.n	800179c <main+0x3e4>
 8001780:	4b56      	ldr	r3, [pc, #344]	@ (80018dc <main+0x524>)
 8001782:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a63      	ldr	r2, [pc, #396]	@ (8001918 <main+0x560>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d006      	beq.n	800179c <main+0x3e4>
 800178e:	4b53      	ldr	r3, [pc, #332]	@ (80018dc <main+0x524>)
 8001790:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a61      	ldr	r2, [pc, #388]	@ (800191c <main+0x564>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d10c      	bne.n	80017b6 <main+0x3fe>
 800179c:	4b4f      	ldr	r3, [pc, #316]	@ (80018dc <main+0x524>)
 800179e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	681a      	ldr	r2, [r3, #0]
 80017a6:	4b4d      	ldr	r3, [pc, #308]	@ (80018dc <main+0x524>)
 80017a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f022 0208 	bic.w	r2, r2, #8
 80017b2:	601a      	str	r2, [r3, #0]
 80017b4:	e00b      	b.n	80017ce <main+0x416>
 80017b6:	4b49      	ldr	r3, [pc, #292]	@ (80018dc <main+0x524>)
 80017b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	4b46      	ldr	r3, [pc, #280]	@ (80018dc <main+0x524>)
 80017c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f022 0204 	bic.w	r2, r2, #4
 80017cc:	601a      	str	r2, [r3, #0]
  HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
 80017ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017d2:	4953      	ldr	r1, [pc, #332]	@ (8001920 <main+0x568>)
 80017d4:	4853      	ldr	r0, [pc, #332]	@ (8001924 <main+0x56c>)
 80017d6:	f00e f83f 	bl	800f858 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart4.hdmarx, DMA_IT_HT);
 80017da:	4b52      	ldr	r3, [pc, #328]	@ (8001924 <main+0x56c>)
 80017dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a3f      	ldr	r2, [pc, #252]	@ (80018e0 <main+0x528>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d068      	beq.n	80018ba <main+0x502>
 80017e8:	4b4e      	ldr	r3, [pc, #312]	@ (8001924 <main+0x56c>)
 80017ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a3c      	ldr	r2, [pc, #240]	@ (80018e4 <main+0x52c>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d061      	beq.n	80018ba <main+0x502>
 80017f6:	4b4b      	ldr	r3, [pc, #300]	@ (8001924 <main+0x56c>)
 80017f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a3a      	ldr	r2, [pc, #232]	@ (80018e8 <main+0x530>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d05a      	beq.n	80018ba <main+0x502>
 8001804:	4b47      	ldr	r3, [pc, #284]	@ (8001924 <main+0x56c>)
 8001806:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a37      	ldr	r2, [pc, #220]	@ (80018ec <main+0x534>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d053      	beq.n	80018ba <main+0x502>
 8001812:	4b44      	ldr	r3, [pc, #272]	@ (8001924 <main+0x56c>)
 8001814:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a35      	ldr	r2, [pc, #212]	@ (80018f0 <main+0x538>)
 800181c:	4293      	cmp	r3, r2
 800181e:	d04c      	beq.n	80018ba <main+0x502>
 8001820:	4b40      	ldr	r3, [pc, #256]	@ (8001924 <main+0x56c>)
 8001822:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a32      	ldr	r2, [pc, #200]	@ (80018f4 <main+0x53c>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d045      	beq.n	80018ba <main+0x502>
 800182e:	4b3d      	ldr	r3, [pc, #244]	@ (8001924 <main+0x56c>)
 8001830:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a30      	ldr	r2, [pc, #192]	@ (80018f8 <main+0x540>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d03e      	beq.n	80018ba <main+0x502>
 800183c:	4b39      	ldr	r3, [pc, #228]	@ (8001924 <main+0x56c>)
 800183e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a2d      	ldr	r2, [pc, #180]	@ (80018fc <main+0x544>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d037      	beq.n	80018ba <main+0x502>
 800184a:	4b36      	ldr	r3, [pc, #216]	@ (8001924 <main+0x56c>)
 800184c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4a2b      	ldr	r2, [pc, #172]	@ (8001900 <main+0x548>)
 8001854:	4293      	cmp	r3, r2
 8001856:	d030      	beq.n	80018ba <main+0x502>
 8001858:	4b32      	ldr	r3, [pc, #200]	@ (8001924 <main+0x56c>)
 800185a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a28      	ldr	r2, [pc, #160]	@ (8001904 <main+0x54c>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d029      	beq.n	80018ba <main+0x502>
 8001866:	4b2f      	ldr	r3, [pc, #188]	@ (8001924 <main+0x56c>)
 8001868:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a26      	ldr	r2, [pc, #152]	@ (8001908 <main+0x550>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d022      	beq.n	80018ba <main+0x502>
 8001874:	4b2b      	ldr	r3, [pc, #172]	@ (8001924 <main+0x56c>)
 8001876:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a23      	ldr	r2, [pc, #140]	@ (800190c <main+0x554>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d01b      	beq.n	80018ba <main+0x502>
 8001882:	4b28      	ldr	r3, [pc, #160]	@ (8001924 <main+0x56c>)
 8001884:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a21      	ldr	r2, [pc, #132]	@ (8001910 <main+0x558>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d014      	beq.n	80018ba <main+0x502>
 8001890:	4b24      	ldr	r3, [pc, #144]	@ (8001924 <main+0x56c>)
 8001892:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a1e      	ldr	r2, [pc, #120]	@ (8001914 <main+0x55c>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d00d      	beq.n	80018ba <main+0x502>
 800189e:	4b21      	ldr	r3, [pc, #132]	@ (8001924 <main+0x56c>)
 80018a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a1c      	ldr	r2, [pc, #112]	@ (8001918 <main+0x560>)
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d006      	beq.n	80018ba <main+0x502>
 80018ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001924 <main+0x56c>)
 80018ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a19      	ldr	r2, [pc, #100]	@ (800191c <main+0x564>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d136      	bne.n	8001928 <main+0x570>
 80018ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001924 <main+0x56c>)
 80018bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	4b17      	ldr	r3, [pc, #92]	@ (8001924 <main+0x56c>)
 80018c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f022 0208 	bic.w	r2, r2, #8
 80018d0:	601a      	str	r2, [r3, #0]
 80018d2:	e035      	b.n	8001940 <main+0x588>
 80018d4:	24001168 	.word	0x24001168
 80018d8:	240009ec 	.word	0x240009ec
 80018dc:	240011fc 	.word	0x240011fc
 80018e0:	40020010 	.word	0x40020010
 80018e4:	40020028 	.word	0x40020028
 80018e8:	40020040 	.word	0x40020040
 80018ec:	40020058 	.word	0x40020058
 80018f0:	40020070 	.word	0x40020070
 80018f4:	40020088 	.word	0x40020088
 80018f8:	400200a0 	.word	0x400200a0
 80018fc:	400200b8 	.word	0x400200b8
 8001900:	40020410 	.word	0x40020410
 8001904:	40020428 	.word	0x40020428
 8001908:	40020440 	.word	0x40020440
 800190c:	40020458 	.word	0x40020458
 8001910:	40020470 	.word	0x40020470
 8001914:	40020488 	.word	0x40020488
 8001918:	400204a0 	.word	0x400204a0
 800191c:	400204b8 	.word	0x400204b8
 8001920:	240003a0 	.word	0x240003a0
 8001924:	24000f18 	.word	0x24000f18
 8001928:	4b76      	ldr	r3, [pc, #472]	@ (8001b04 <main+0x74c>)
 800192a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	4b74      	ldr	r3, [pc, #464]	@ (8001b04 <main+0x74c>)
 8001934:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f022 0204 	bic.w	r2, r2, #4
 800193e:	601a      	str	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(&huart8, rx_data8, sizeof(rx_data8));
 8001940:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001944:	4970      	ldr	r1, [pc, #448]	@ (8001b08 <main+0x750>)
 8001946:	4871      	ldr	r0, [pc, #452]	@ (8001b0c <main+0x754>)
 8001948:	f00d ff86 	bl	800f858 <HAL_UARTEx_ReceiveToIdle_DMA>
        __HAL_DMA_DISABLE_IT(huart4.hdmarx, DMA_IT_HT);
 800194c:	4b6d      	ldr	r3, [pc, #436]	@ (8001b04 <main+0x74c>)
 800194e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a6e      	ldr	r2, [pc, #440]	@ (8001b10 <main+0x758>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d068      	beq.n	8001a2c <main+0x674>
 800195a:	4b6a      	ldr	r3, [pc, #424]	@ (8001b04 <main+0x74c>)
 800195c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a6c      	ldr	r2, [pc, #432]	@ (8001b14 <main+0x75c>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d061      	beq.n	8001a2c <main+0x674>
 8001968:	4b66      	ldr	r3, [pc, #408]	@ (8001b04 <main+0x74c>)
 800196a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a69      	ldr	r2, [pc, #420]	@ (8001b18 <main+0x760>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d05a      	beq.n	8001a2c <main+0x674>
 8001976:	4b63      	ldr	r3, [pc, #396]	@ (8001b04 <main+0x74c>)
 8001978:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a67      	ldr	r2, [pc, #412]	@ (8001b1c <main+0x764>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d053      	beq.n	8001a2c <main+0x674>
 8001984:	4b5f      	ldr	r3, [pc, #380]	@ (8001b04 <main+0x74c>)
 8001986:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a64      	ldr	r2, [pc, #400]	@ (8001b20 <main+0x768>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d04c      	beq.n	8001a2c <main+0x674>
 8001992:	4b5c      	ldr	r3, [pc, #368]	@ (8001b04 <main+0x74c>)
 8001994:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a62      	ldr	r2, [pc, #392]	@ (8001b24 <main+0x76c>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d045      	beq.n	8001a2c <main+0x674>
 80019a0:	4b58      	ldr	r3, [pc, #352]	@ (8001b04 <main+0x74c>)
 80019a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a5f      	ldr	r2, [pc, #380]	@ (8001b28 <main+0x770>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d03e      	beq.n	8001a2c <main+0x674>
 80019ae:	4b55      	ldr	r3, [pc, #340]	@ (8001b04 <main+0x74c>)
 80019b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a5d      	ldr	r2, [pc, #372]	@ (8001b2c <main+0x774>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d037      	beq.n	8001a2c <main+0x674>
 80019bc:	4b51      	ldr	r3, [pc, #324]	@ (8001b04 <main+0x74c>)
 80019be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a5a      	ldr	r2, [pc, #360]	@ (8001b30 <main+0x778>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d030      	beq.n	8001a2c <main+0x674>
 80019ca:	4b4e      	ldr	r3, [pc, #312]	@ (8001b04 <main+0x74c>)
 80019cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4a58      	ldr	r2, [pc, #352]	@ (8001b34 <main+0x77c>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d029      	beq.n	8001a2c <main+0x674>
 80019d8:	4b4a      	ldr	r3, [pc, #296]	@ (8001b04 <main+0x74c>)
 80019da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a55      	ldr	r2, [pc, #340]	@ (8001b38 <main+0x780>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d022      	beq.n	8001a2c <main+0x674>
 80019e6:	4b47      	ldr	r3, [pc, #284]	@ (8001b04 <main+0x74c>)
 80019e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a53      	ldr	r2, [pc, #332]	@ (8001b3c <main+0x784>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d01b      	beq.n	8001a2c <main+0x674>
 80019f4:	4b43      	ldr	r3, [pc, #268]	@ (8001b04 <main+0x74c>)
 80019f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a50      	ldr	r2, [pc, #320]	@ (8001b40 <main+0x788>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d014      	beq.n	8001a2c <main+0x674>
 8001a02:	4b40      	ldr	r3, [pc, #256]	@ (8001b04 <main+0x74c>)
 8001a04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a4e      	ldr	r2, [pc, #312]	@ (8001b44 <main+0x78c>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d00d      	beq.n	8001a2c <main+0x674>
 8001a10:	4b3c      	ldr	r3, [pc, #240]	@ (8001b04 <main+0x74c>)
 8001a12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a4b      	ldr	r2, [pc, #300]	@ (8001b48 <main+0x790>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d006      	beq.n	8001a2c <main+0x674>
 8001a1e:	4b39      	ldr	r3, [pc, #228]	@ (8001b04 <main+0x74c>)
 8001a20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4a49      	ldr	r2, [pc, #292]	@ (8001b4c <main+0x794>)
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d10c      	bne.n	8001a46 <main+0x68e>
 8001a2c:	4b35      	ldr	r3, [pc, #212]	@ (8001b04 <main+0x74c>)
 8001a2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	4b33      	ldr	r3, [pc, #204]	@ (8001b04 <main+0x74c>)
 8001a38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f022 0208 	bic.w	r2, r2, #8
 8001a42:	601a      	str	r2, [r3, #0]
 8001a44:	e00b      	b.n	8001a5e <main+0x6a6>
 8001a46:	4b2f      	ldr	r3, [pc, #188]	@ (8001b04 <main+0x74c>)
 8001a48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	4b2c      	ldr	r3, [pc, #176]	@ (8001b04 <main+0x74c>)
 8001a52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f022 0204 	bic.w	r2, r2, #4
 8001a5c:	601a      	str	r2, [r3, #0]
    PT100_Init();
 8001a5e:	f001 f9d9 	bl	8002e14 <PT100_Init>
  Get_Sign();
 8001a62:	f001 ffc7 	bl	80039f4 <Get_Sign>
  HAL_Delay(50);
 8001a66:	2032      	movs	r0, #50	@ 0x32
 8001a68:	f003 fe72 	bl	8005750 <HAL_Delay>
  SpeedMode();
 8001a6c:	f002 f896 	bl	8003b9c <SpeedMode>
  HAL_Delay(50);
 8001a70:	2032      	movs	r0, #50	@ 0x32
 8001a72:	f003 fe6d 	bl	8005750 <HAL_Delay>
  Start_Stir();
 8001a76:	f002 f965 	bl	8003d44 <Start_Stir>
//  PWM2_Init();
//  HAL_Delay(50);
  NTC_Control_Init();  // 初始化温控（执行自整定）
 8001a7a:	f000 f90f 	bl	8001c9c <NTC_Control_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	    // 每 1000ms 执行一次 pH 任务
	      if (HAL_GetTick() - last_ph_time >= 3000) {
 8001a7e:	f003 fe5b 	bl	8005738 <HAL_GetTick>
 8001a82:	4602      	mov	r2, r0
 8001a84:	4b32      	ldr	r3, [pc, #200]	@ (8001b50 <main+0x798>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d906      	bls.n	8001aa0 <main+0x6e8>
	          Task_PH();
 8001a92:	f000 fd07 	bl	80024a4 <Task_PH>
	          last_ph_time = HAL_GetTick();
 8001a96:	f003 fe4f 	bl	8005738 <HAL_GetTick>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	4a2c      	ldr	r2, [pc, #176]	@ (8001b50 <main+0x798>)
 8001a9e:	6013      	str	r3, [r2, #0]
	      }
	      // 每 1000ms 执行一次 尾气 任务
	      	      if (HAL_GetTick() - last_Endgas_time >= 1000) {
 8001aa0:	f003 fe4a 	bl	8005738 <HAL_GetTick>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	4b2b      	ldr	r3, [pc, #172]	@ (8001b54 <main+0x79c>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001ab0:	d306      	bcc.n	8001ac0 <main+0x708>
	      	    	Send_Task();
 8001ab2:	f000 fbab 	bl	800220c <Send_Task>
	      	    	last_Endgas_time = HAL_GetTick();
 8001ab6:	f003 fe3f 	bl	8005738 <HAL_GetTick>
 8001aba:	4603      	mov	r3, r0
 8001abc:	4a25      	ldr	r2, [pc, #148]	@ (8001b54 <main+0x79c>)
 8001abe:	6013      	str	r3, [r2, #0]
	      	      }

	      // 每1000ms执行一次温控任务
	      if (HAL_GetTick() - last_temp_time >= 500) {
 8001ac0:	f003 fe3a 	bl	8005738 <HAL_GetTick>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	4b24      	ldr	r3, [pc, #144]	@ (8001b58 <main+0x7a0>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	1ad3      	subs	r3, r2, r3
 8001acc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001ad0:	d306      	bcc.n	8001ae0 <main+0x728>
	        NTC_Control_Update();// 更新温度控制
 8001ad2:	f000 f91d 	bl	8001d10 <NTC_Control_Update>
	        last_temp_time = HAL_GetTick();
 8001ad6:	f003 fe2f 	bl	8005738 <HAL_GetTick>
 8001ada:	4603      	mov	r3, r0
 8001adc:	4a1e      	ldr	r2, [pc, #120]	@ (8001b58 <main+0x7a0>)
 8001ade:	6013      	str	r3, [r2, #0]
	      }

	      if (HAL_GetTick() - last_ox_time >= 2000) {
 8001ae0:	f003 fe2a 	bl	8005738 <HAL_GetTick>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	4b1d      	ldr	r3, [pc, #116]	@ (8001b5c <main+0x7a4>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001af0:	d3c5      	bcc.n	8001a7e <main+0x6c6>
	    	 ADS8688_ReadOxygen(4);  // 更新溶氧控制
 8001af2:	2004      	movs	r0, #4
 8001af4:	f7ff f8c4 	bl	8000c80 <ADS8688_ReadOxygen>
	      	      last_ox_time = HAL_GetTick();
 8001af8:	f003 fe1e 	bl	8005738 <HAL_GetTick>
 8001afc:	4603      	mov	r3, r0
 8001afe:	4a17      	ldr	r2, [pc, #92]	@ (8001b5c <main+0x7a4>)
 8001b00:	6013      	str	r3, [r2, #0]
	      if (HAL_GetTick() - last_ph_time >= 3000) {
 8001b02:	e7bc      	b.n	8001a7e <main+0x6c6>
 8001b04:	24000f18 	.word	0x24000f18
 8001b08:	240007c8 	.word	0x240007c8
 8001b0c:	24001040 	.word	0x24001040
 8001b10:	40020010 	.word	0x40020010
 8001b14:	40020028 	.word	0x40020028
 8001b18:	40020040 	.word	0x40020040
 8001b1c:	40020058 	.word	0x40020058
 8001b20:	40020070 	.word	0x40020070
 8001b24:	40020088 	.word	0x40020088
 8001b28:	400200a0 	.word	0x400200a0
 8001b2c:	400200b8 	.word	0x400200b8
 8001b30:	40020410 	.word	0x40020410
 8001b34:	40020428 	.word	0x40020428
 8001b38:	40020440 	.word	0x40020440
 8001b3c:	40020458 	.word	0x40020458
 8001b40:	40020470 	.word	0x40020470
 8001b44:	40020488 	.word	0x40020488
 8001b48:	400204a0 	.word	0x400204a0
 8001b4c:	400204b8 	.word	0x400204b8
 8001b50:	24000314 	.word	0x24000314
 8001b54:	24000318 	.word	0x24000318
 8001b58:	2400031c 	.word	0x2400031c
 8001b5c:	24000320 	.word	0x24000320

08001b60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b09c      	sub	sp, #112	@ 0x70
 8001b64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b6a:	224c      	movs	r2, #76	@ 0x4c
 8001b6c:	2100      	movs	r1, #0
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f00e ff82 	bl	8010a78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b74:	1d3b      	adds	r3, r7, #4
 8001b76:	2220      	movs	r2, #32
 8001b78:	2100      	movs	r1, #0
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f00e ff7c 	bl	8010a78 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001b80:	2002      	movs	r0, #2
 8001b82:	f006 ffa3 	bl	8008acc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001b86:	2300      	movs	r3, #0
 8001b88:	603b      	str	r3, [r7, #0]
 8001b8a:	4b29      	ldr	r3, [pc, #164]	@ (8001c30 <SystemClock_Config+0xd0>)
 8001b8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b8e:	4a28      	ldr	r2, [pc, #160]	@ (8001c30 <SystemClock_Config+0xd0>)
 8001b90:	f023 0301 	bic.w	r3, r3, #1
 8001b94:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001b96:	4b26      	ldr	r3, [pc, #152]	@ (8001c30 <SystemClock_Config+0xd0>)
 8001b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b9a:	f003 0301 	and.w	r3, r3, #1
 8001b9e:	603b      	str	r3, [r7, #0]
 8001ba0:	4b24      	ldr	r3, [pc, #144]	@ (8001c34 <SystemClock_Config+0xd4>)
 8001ba2:	699b      	ldr	r3, [r3, #24]
 8001ba4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001ba8:	4a22      	ldr	r2, [pc, #136]	@ (8001c34 <SystemClock_Config+0xd4>)
 8001baa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bae:	6193      	str	r3, [r2, #24]
 8001bb0:	4b20      	ldr	r3, [pc, #128]	@ (8001c34 <SystemClock_Config+0xd4>)
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001bb8:	603b      	str	r3, [r7, #0]
 8001bba:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001bbc:	bf00      	nop
 8001bbe:	4b1d      	ldr	r3, [pc, #116]	@ (8001c34 <SystemClock_Config+0xd4>)
 8001bc0:	699b      	ldr	r3, [r3, #24]
 8001bc2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001bc6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001bca:	d1f8      	bne.n	8001bbe <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bcc:	2302      	movs	r3, #2
 8001bce:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001bd4:	2340      	movs	r3, #64	@ 0x40
 8001bd6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001be0:	4618      	mov	r0, r3
 8001be2:	f006 ffad 	bl	8008b40 <HAL_RCC_OscConfig>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001bec:	f000 f850 	bl	8001c90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bf0:	233f      	movs	r3, #63	@ 0x3f
 8001bf2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8001c00:	2300      	movs	r3, #0
 8001c02:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001c04:	2340      	movs	r3, #64	@ 0x40
 8001c06:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001c08:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c0c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001c12:	1d3b      	adds	r3, r7, #4
 8001c14:	2101      	movs	r1, #1
 8001c16:	4618      	mov	r0, r3
 8001c18:	f007 fbec 	bl	80093f4 <HAL_RCC_ClockConfig>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001c22:	f000 f835 	bl	8001c90 <Error_Handler>
  }
}
 8001c26:	bf00      	nop
 8001c28:	3770      	adds	r7, #112	@ 0x70
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	58000400 	.word	0x58000400
 8001c34:	58024800 	.word	0x58024800

08001c38 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b084      	sub	sp, #16
 8001c3c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001c3e:	463b      	mov	r3, r7
 8001c40:	2200      	movs	r2, #0
 8001c42:	601a      	str	r2, [r3, #0]
 8001c44:	605a      	str	r2, [r3, #4]
 8001c46:	609a      	str	r2, [r3, #8]
 8001c48:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001c4a:	f003 fec1 	bl	80059d0 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001c52:	2300      	movs	r3, #0
 8001c54:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001c56:	2300      	movs	r3, #0
 8001c58:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001c5a:	231f      	movs	r3, #31
 8001c5c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001c5e:	2387      	movs	r3, #135	@ 0x87
 8001c60:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001c62:	2300      	movs	r3, #0
 8001c64:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001c66:	2300      	movs	r3, #0
 8001c68:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001c72:	2300      	movs	r3, #0
 8001c74:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001c76:	2300      	movs	r3, #0
 8001c78:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001c7a:	463b      	mov	r3, r7
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f003 fedf 	bl	8005a40 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001c82:	2004      	movs	r0, #4
 8001c84:	f003 febc 	bl	8005a00 <HAL_MPU_Enable>

}
 8001c88:	bf00      	nop
 8001c8a:	3710      	adds	r7, #16
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}

08001c90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c94:	b672      	cpsid	i
}
 8001c96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c98:	bf00      	nop
 8001c9a:	e7fd      	b.n	8001c98 <Error_Handler+0x8>

08001c9c <NTC_Control_Init>:
static uint32_t last_temp_time = 0;
static float temp_rise_rate = 0.0f;

// ==================== 初始化 ====================
void NTC_Control_Init(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
    printf("\r\n=== [NTC] Temperature Control Init ===\r\n");
 8001ca0:	4812      	ldr	r0, [pc, #72]	@ (8001cec <NTC_Control_Init+0x50>)
 8001ca2:	f00e fde7 	bl	8010874 <puts>
    printf("Target: %.2f°C | Precision: ±0.1°C\r\n", SETPOINT);
 8001ca6:	f04f 0200 	mov.w	r2, #0
 8001caa:	4b11      	ldr	r3, [pc, #68]	@ (8001cf0 <NTC_Control_Init+0x54>)
 8001cac:	4811      	ldr	r0, [pc, #68]	@ (8001cf4 <NTC_Control_Init+0x58>)
 8001cae:	f00e fd71 	bl	8010794 <iprintf>

    temp_stage = TEMP_STAGE_PREHEAT;
 8001cb2:	4b11      	ldr	r3, [pc, #68]	@ (8001cf8 <NTC_Control_Init+0x5c>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	701a      	strb	r2, [r3, #0]
    preheat_start_time = HAL_GetTick();
 8001cb8:	f003 fd3e 	bl	8005738 <HAL_GetTick>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	4a0f      	ldr	r2, [pc, #60]	@ (8001cfc <NTC_Control_Init+0x60>)
 8001cc0:	6013      	str	r3, [r2, #0]
    last_temp = 0.0f;
 8001cc2:	4b0f      	ldr	r3, [pc, #60]	@ (8001d00 <NTC_Control_Init+0x64>)
 8001cc4:	f04f 0200 	mov.w	r2, #0
 8001cc8:	601a      	str	r2, [r3, #0]
    last_temp_time = HAL_GetTick();
 8001cca:	f003 fd35 	bl	8005738 <HAL_GetTick>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	4a0c      	ldr	r2, [pc, #48]	@ (8001d04 <NTC_Control_Init+0x68>)
 8001cd2:	6013      	str	r3, [r2, #0]
    temp_rise_rate = 0.0f;
 8001cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001d08 <NTC_Control_Init+0x6c>)
 8001cd6:	f04f 0200 	mov.w	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]

    Relay_Switch(1);
 8001cdc:	2001      	movs	r0, #1
 8001cde:	f001 fdab 	bl	8003838 <Relay_Switch>
    printf("[NTC] Enter PREHEAT stage...\r\n");
 8001ce2:	480a      	ldr	r0, [pc, #40]	@ (8001d0c <NTC_Control_Init+0x70>)
 8001ce4:	f00e fdc6 	bl	8010874 <puts>
}
 8001ce8:	bf00      	nop
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	080141b4 	.word	0x080141b4
 8001cf0:	403e0000 	.word	0x403e0000
 8001cf4:	080141e0 	.word	0x080141e0
 8001cf8:	24000388 	.word	0x24000388
 8001cfc:	2400038c 	.word	0x2400038c
 8001d00:	24000390 	.word	0x24000390
 8001d04:	24000394 	.word	0x24000394
 8001d08:	24000398 	.word	0x24000398
 8001d0c:	08014208 	.word	0x08014208

08001d10 <NTC_Control_Update>:

// ==================== 主循环任务 ====================
void NTC_Control_Update(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b08e      	sub	sp, #56	@ 0x38
 8001d14:	af08      	add	r7, sp, #32
    float temp = PT100_Task();
 8001d16:	f001 f9d5 	bl	80030c4 <PT100_Task>
 8001d1a:	ed87 0a04 	vstr	s0, [r7, #16]
    uint32_t now = HAL_GetTick();
 8001d1e:	f003 fd0b 	bl	8005738 <HAL_GetTick>
 8001d22:	60f8      	str	r0, [r7, #12]

    // 计算温度变化率（用于预测控制）
    if(last_temp_time > 0 && now > last_temp_time) {
 8001d24:	4bc2      	ldr	r3, [pc, #776]	@ (8002030 <NTC_Control_Update+0x320>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d032      	beq.n	8001d92 <NTC_Control_Update+0x82>
 8001d2c:	4bc0      	ldr	r3, [pc, #768]	@ (8002030 <NTC_Control_Update+0x320>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	68fa      	ldr	r2, [r7, #12]
 8001d32:	429a      	cmp	r2, r3
 8001d34:	d92d      	bls.n	8001d92 <NTC_Control_Update+0x82>
        float dt = (now - last_temp_time) / 1000.0f;  // 转换为秒
 8001d36:	4bbe      	ldr	r3, [pc, #760]	@ (8002030 <NTC_Control_Update+0x320>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	68fa      	ldr	r2, [r7, #12]
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	ee07 3a90 	vmov	s15, r3
 8001d42:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001d46:	eddf 6abb 	vldr	s13, [pc, #748]	@ 8002034 <NTC_Control_Update+0x324>
 8001d4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d4e:	edc7 7a02 	vstr	s15, [r7, #8]
        if(dt > 0.1f && dt < 10.0f) {  // 避免除零和过大时间间隔
 8001d52:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d56:	ed9f 7ab8 	vldr	s14, [pc, #736]	@ 8002038 <NTC_Control_Update+0x328>
 8001d5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d62:	dd16      	ble.n	8001d92 <NTC_Control_Update+0x82>
 8001d64:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d68:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001d6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d74:	d50d      	bpl.n	8001d92 <NTC_Control_Update+0x82>
            temp_rise_rate = (temp - last_temp) / dt;
 8001d76:	4bb1      	ldr	r3, [pc, #708]	@ (800203c <NTC_Control_Update+0x32c>)
 8001d78:	edd3 7a00 	vldr	s15, [r3]
 8001d7c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001d80:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001d84:	ed97 7a02 	vldr	s14, [r7, #8]
 8001d88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d8c:	4bac      	ldr	r3, [pc, #688]	@ (8002040 <NTC_Control_Update+0x330>)
 8001d8e:	edc3 7a00 	vstr	s15, [r3]
        }
    }
    last_temp = temp;
 8001d92:	4aaa      	ldr	r2, [pc, #680]	@ (800203c <NTC_Control_Update+0x32c>)
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	6013      	str	r3, [r2, #0]
    last_temp_time = now;
 8001d98:	4aa5      	ldr	r2, [pc, #660]	@ (8002030 <NTC_Control_Update+0x320>)
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	6013      	str	r3, [r2, #0]

    // ---------- 阶段1：预热 ----------
    if (temp_stage == TEMP_STAGE_PREHEAT) {
 8001d9e:	4ba9      	ldr	r3, [pc, #676]	@ (8002044 <NTC_Control_Update+0x334>)
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d17e      	bne.n	8001ea4 <NTC_Control_Update+0x194>
        float diff = SETPOINT - temp;
 8001da6:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8001daa:	edd7 7a04 	vldr	s15, [r7, #16]
 8001dae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001db2:	edc7 7a00 	vstr	s15, [r7]

        if (diff <= PRE_ADJUST_TOLERANCE && diff >= 0) {
 8001db6:	edd7 7a00 	vldr	s15, [r7]
 8001dba:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001dbe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dc6:	d82d      	bhi.n	8001e24 <NTC_Control_Update+0x114>
 8001dc8:	edd7 7a00 	vldr	s15, [r7]
 8001dcc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001dd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dd4:	db26      	blt.n	8001e24 <NTC_Control_Update+0x114>
            Relay_Switch(0);
 8001dd6:	2000      	movs	r0, #0
 8001dd8:	f001 fd2e 	bl	8003838 <Relay_Switch>
            printf("[NTC] Preheat done (%.3f°C), start PID AutoTune...\r\n", temp);
 8001ddc:	edd7 7a04 	vldr	s15, [r7, #16]
 8001de0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001de4:	ec53 2b17 	vmov	r2, r3, d7
 8001de8:	4897      	ldr	r0, [pc, #604]	@ (8002048 <NTC_Control_Update+0x338>)
 8001dea:	f00e fcd3 	bl	8010794 <iprintf>

            // 使用更保守的初始PID参数
            PID_Init(&pid, 1.5f, 0.2f, 0.5f, -100, 100);
 8001dee:	ed9f 2a97 	vldr	s4, [pc, #604]	@ 800204c <NTC_Control_Update+0x33c>
 8001df2:	eddf 1a97 	vldr	s3, [pc, #604]	@ 8002050 <NTC_Control_Update+0x340>
 8001df6:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8001dfa:	eddf 0a96 	vldr	s1, [pc, #600]	@ 8002054 <NTC_Control_Update+0x344>
 8001dfe:	eeb7 0a08 	vmov.f32	s0, #120	@ 0x3fc00000  1.5
 8001e02:	4895      	ldr	r0, [pc, #596]	@ (8002058 <NTC_Control_Update+0x348>)
 8001e04:	f000 fc2e 	bl	8002664 <PID_Init>
            PID_AutoTune_Init(&tune_handle, &pid_params,
 8001e08:	4b94      	ldr	r3, [pc, #592]	@ (800205c <NTC_Control_Update+0x34c>)
 8001e0a:	9300      	str	r3, [sp, #0]
 8001e0c:	eeb3 0a0e 	vmov.f32	s0, #62	@ 0x41f00000  30.0
 8001e10:	4b93      	ldr	r3, [pc, #588]	@ (8002060 <NTC_Control_Update+0x350>)
 8001e12:	4a94      	ldr	r2, [pc, #592]	@ (8002064 <NTC_Control_Update+0x354>)
 8001e14:	4994      	ldr	r1, [pc, #592]	@ (8002068 <NTC_Control_Update+0x358>)
 8001e16:	4895      	ldr	r0, [pc, #596]	@ (800206c <NTC_Control_Update+0x35c>)
 8001e18:	f000 fd7a 	bl	8002910 <PID_AutoTune_Init>
                              PT100_Task, Relay_Switch,
                              SETPOINT, AUTO_TUNE_DURATION);

            temp_stage = TEMP_STAGE_AUTOTUNE;
 8001e1c:	4b89      	ldr	r3, [pc, #548]	@ (8002044 <NTC_Control_Update+0x334>)
 8001e1e:	2201      	movs	r2, #1
 8001e20:	701a      	strb	r2, [r3, #0]
            return;
 8001e22:	e102      	b.n	800202a <NTC_Control_Update+0x31a>
        }

        if (now - preheat_start_time > PREHEAT_TIMEOUT) {
 8001e24:	4b92      	ldr	r3, [pc, #584]	@ (8002070 <NTC_Control_Update+0x360>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	68fa      	ldr	r2, [r7, #12]
 8001e2a:	1ad3      	subs	r3, r2, r3
 8001e2c:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d919      	bls.n	8001e68 <NTC_Control_Update+0x158>
            Relay_Switch(0);
 8001e34:	2000      	movs	r0, #0
 8001e36:	f001 fcff 	bl	8003838 <Relay_Switch>
            printf("[NTC] Preheat timeout after %.1fs, using conservative PID.\r\n",
 8001e3a:	f04f 0200 	mov.w	r2, #0
 8001e3e:	4b8d      	ldr	r3, [pc, #564]	@ (8002074 <NTC_Control_Update+0x364>)
 8001e40:	488d      	ldr	r0, [pc, #564]	@ (8002078 <NTC_Control_Update+0x368>)
 8001e42:	f00e fca7 	bl	8010794 <iprintf>
                   PREHEAT_TIMEOUT / 1000.0f);

            // 使用保守的PID参数
            PID_Init(&pid, 1.5f, 0.1f, 0.8f, -100, 100);
 8001e46:	ed9f 2a81 	vldr	s4, [pc, #516]	@ 800204c <NTC_Control_Update+0x33c>
 8001e4a:	eddf 1a81 	vldr	s3, [pc, #516]	@ 8002050 <NTC_Control_Update+0x340>
 8001e4e:	ed9f 1a8b 	vldr	s2, [pc, #556]	@ 800207c <NTC_Control_Update+0x36c>
 8001e52:	eddf 0a79 	vldr	s1, [pc, #484]	@ 8002038 <NTC_Control_Update+0x328>
 8001e56:	eeb7 0a08 	vmov.f32	s0, #120	@ 0x3fc00000  1.5
 8001e5a:	487f      	ldr	r0, [pc, #508]	@ (8002058 <NTC_Control_Update+0x348>)
 8001e5c:	f000 fc02 	bl	8002664 <PID_Init>
            temp_stage = TEMP_STAGE_PID;
 8001e60:	4b78      	ldr	r3, [pc, #480]	@ (8002044 <NTC_Control_Update+0x334>)
 8001e62:	2202      	movs	r2, #2
 8001e64:	701a      	strb	r2, [r3, #0]
            return;
 8001e66:	e0e0      	b.n	800202a <NTC_Control_Update+0x31a>
        }

        Relay_Switch(temp < SETPOINT ? 1 : 0);
 8001e68:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e6c:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8001e70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e78:	bf4c      	ite	mi
 8001e7a:	2301      	movmi	r3, #1
 8001e7c:	2300      	movpl	r3, #0
 8001e7e:	b2db      	uxtb	r3, r3
 8001e80:	4618      	mov	r0, r3
 8001e82:	f001 fcd9 	bl	8003838 <Relay_Switch>
        printf("[NTC] Preheating... %.3f°C (Target: %.1f°C)\r\n", temp, SETPOINT);
 8001e86:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e8a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001e8e:	f04f 0200 	mov.w	r2, #0
 8001e92:	4b7b      	ldr	r3, [pc, #492]	@ (8002080 <NTC_Control_Update+0x370>)
 8001e94:	e9cd 2300 	strd	r2, r3, [sp]
 8001e98:	ec53 2b17 	vmov	r2, r3, d7
 8001e9c:	4879      	ldr	r0, [pc, #484]	@ (8002084 <NTC_Control_Update+0x374>)
 8001e9e:	f00e fc79 	bl	8010794 <iprintf>
        return;
 8001ea2:	e0c2      	b.n	800202a <NTC_Control_Update+0x31a>
    }

    // ---------- 阶段2：自整定 ----------
    if (temp_stage == TEMP_STAGE_AUTOTUNE) {
 8001ea4:	4b67      	ldr	r3, [pc, #412]	@ (8002044 <NTC_Control_Update+0x334>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d138      	bne.n	8001f1e <NTC_Control_Update+0x20e>
        PID_AutoTune_Task(&tune_handle);
 8001eac:	486f      	ldr	r0, [pc, #444]	@ (800206c <NTC_Control_Update+0x35c>)
 8001eae:	f000 fd7f 	bl	80029b0 <PID_AutoTune_Task>

        if (tune_handle.state == TUNE_IDLE) {
 8001eb2:	4b6e      	ldr	r3, [pc, #440]	@ (800206c <NTC_Control_Update+0x35c>)
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	f040 80b6 	bne.w	8002028 <NTC_Control_Update+0x318>
            printf("[NTC] PID AutoTune complete.\r\n");
 8001ebc:	4872      	ldr	r0, [pc, #456]	@ (8002088 <NTC_Control_Update+0x378>)
 8001ebe:	f00e fcd9 	bl	8010874 <puts>
            printf("Tuned Params: Kp=%.3f Ki=%.3f Kd=%.3f\r\n",
                   pid_params.Kp, pid_params.Ki, pid_params.Kd);
 8001ec2:	4b69      	ldr	r3, [pc, #420]	@ (8002068 <NTC_Control_Update+0x358>)
 8001ec4:	edd3 7a00 	vldr	s15, [r3]
            printf("Tuned Params: Kp=%.3f Ki=%.3f Kd=%.3f\r\n",
 8001ec8:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
                   pid_params.Kp, pid_params.Ki, pid_params.Kd);
 8001ecc:	4b66      	ldr	r3, [pc, #408]	@ (8002068 <NTC_Control_Update+0x358>)
 8001ece:	edd3 7a01 	vldr	s15, [r3, #4]
            printf("Tuned Params: Kp=%.3f Ki=%.3f Kd=%.3f\r\n",
 8001ed2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                   pid_params.Kp, pid_params.Ki, pid_params.Kd);
 8001ed6:	4b64      	ldr	r3, [pc, #400]	@ (8002068 <NTC_Control_Update+0x358>)
 8001ed8:	edd3 6a02 	vldr	s13, [r3, #8]
            printf("Tuned Params: Kp=%.3f Ki=%.3f Kd=%.3f\r\n",
 8001edc:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8001ee0:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001ee4:	ed8d 7b00 	vstr	d7, [sp]
 8001ee8:	ec53 2b15 	vmov	r2, r3, d5
 8001eec:	4867      	ldr	r0, [pc, #412]	@ (800208c <NTC_Control_Update+0x37c>)
 8001eee:	f00e fc51 	bl	8010794 <iprintf>

            PID_UpdateParams(&pid, pid_params.Kp, pid_params.Ki, pid_params.Kd);
 8001ef2:	4b5d      	ldr	r3, [pc, #372]	@ (8002068 <NTC_Control_Update+0x358>)
 8001ef4:	edd3 7a00 	vldr	s15, [r3]
 8001ef8:	4b5b      	ldr	r3, [pc, #364]	@ (8002068 <NTC_Control_Update+0x358>)
 8001efa:	ed93 7a01 	vldr	s14, [r3, #4]
 8001efe:	4b5a      	ldr	r3, [pc, #360]	@ (8002068 <NTC_Control_Update+0x358>)
 8001f00:	edd3 6a02 	vldr	s13, [r3, #8]
 8001f04:	eeb0 1a66 	vmov.f32	s2, s13
 8001f08:	eef0 0a47 	vmov.f32	s1, s14
 8001f0c:	eeb0 0a67 	vmov.f32	s0, s15
 8001f10:	4851      	ldr	r0, [pc, #324]	@ (8002058 <NTC_Control_Update+0x348>)
 8001f12:	f000 fcdb 	bl	80028cc <PID_UpdateParams>
            temp_stage = TEMP_STAGE_PID;
 8001f16:	4b4b      	ldr	r3, [pc, #300]	@ (8002044 <NTC_Control_Update+0x334>)
 8001f18:	2202      	movs	r2, #2
 8001f1a:	701a      	strb	r2, [r3, #0]
        }
        return;
 8001f1c:	e084      	b.n	8002028 <NTC_Control_Update+0x318>
    }

    // ---------- 阶段3：精确PID控制 ----------
    if (temp_stage == TEMP_STAGE_PID) {
 8001f1e:	4b49      	ldr	r3, [pc, #292]	@ (8002044 <NTC_Control_Update+0x334>)
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	f040 8081 	bne.w	800202a <NTC_Control_Update+0x31a>
        float output = PID_Calculate(&pid, SETPOINT, temp, 1.0f);
 8001f28:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8001f2c:	edd7 0a04 	vldr	s1, [r7, #16]
 8001f30:	eeb3 0a0e 	vmov.f32	s0, #62	@ 0x41f00000  30.0
 8001f34:	4848      	ldr	r0, [pc, #288]	@ (8002058 <NTC_Control_Update+0x348>)
 8001f36:	f000 fbcd 	bl	80026d4 <PID_Calculate>
 8001f3a:	ed87 0a01 	vstr	s0, [r7, #4]

        // 智能继电器控制逻辑
        uint8_t should_heat = 0;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	75fb      	strb	r3, [r7, #23]

        if (temp < SETPOINT - 0.08f) {
 8001f42:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f46:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8002090 <NTC_Control_Update+0x380>
 8001f4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f52:	d502      	bpl.n	8001f5a <NTC_Control_Update+0x24a>
            // 温度明显低于设定值，强制加热
            should_heat = 1;
 8001f54:	2301      	movs	r3, #1
 8001f56:	75fb      	strb	r3, [r7, #23]
 8001f58:	e03c      	b.n	8001fd4 <NTC_Control_Update+0x2c4>
        }
        else if (output > 10.0f && temp < SETPOINT - 0.03f) {
 8001f5a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f5e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001f62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f6a:	dd0b      	ble.n	8001f84 <NTC_Control_Update+0x274>
 8001f6c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f70:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8002094 <NTC_Control_Update+0x384>
 8001f74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f7c:	d502      	bpl.n	8001f84 <NTC_Control_Update+0x274>
            // PID输出较大且温度略低于设定值
            should_heat = 1;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	75fb      	strb	r3, [r7, #23]
 8001f82:	e027      	b.n	8001fd4 <NTC_Control_Update+0x2c4>
        }
        else if (temp_rise_rate > TEMP_RISE_RATE_THRESHOLD &&
 8001f84:	4b2e      	ldr	r3, [pc, #184]	@ (8002040 <NTC_Control_Update+0x330>)
 8001f86:	edd3 7a00 	vldr	s15, [r3]
 8001f8a:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8002098 <NTC_Control_Update+0x388>
 8001f8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f96:	dd0b      	ble.n	8001fb0 <NTC_Control_Update+0x2a0>
 8001f98:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f9c:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800209c <NTC_Control_Update+0x38c>
 8001fa0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fa8:	dd02      	ble.n	8001fb0 <NTC_Control_Update+0x2a0>
                 temp > SETPOINT - EARLY_STOP_MARGIN) {
            // 温度上升较快且接近设定值，提前停止加热
            should_heat = 0;
 8001faa:	2300      	movs	r3, #0
 8001fac:	75fb      	strb	r3, [r7, #23]
 8001fae:	e011      	b.n	8001fd4 <NTC_Control_Update+0x2c4>
        }
        else if (output > 0 && temp < SETPOINT + 0.05f) {
 8001fb0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001fb4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001fb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fbc:	dd0a      	ble.n	8001fd4 <NTC_Control_Update+0x2c4>
 8001fbe:	edd7 7a04 	vldr	s15, [r7, #16]
 8001fc2:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 80020a0 <NTC_Control_Update+0x390>
 8001fc6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fce:	d501      	bpl.n	8001fd4 <NTC_Control_Update+0x2c4>
            // 温和加热，避免超调
            should_heat = 1;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	75fb      	strb	r3, [r7, #23]
        }

        Relay_Switch(should_heat);
 8001fd4:	7dfb      	ldrb	r3, [r7, #23]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f001 fc2e 	bl	8003838 <Relay_Switch>

        // 调试信息（减少打印频率）
        static uint32_t last_debug_time = 0;
        if (now - last_debug_time >= 2000) {
 8001fdc:	4b31      	ldr	r3, [pc, #196]	@ (80020a4 <NTC_Control_Update+0x394>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	68fa      	ldr	r2, [r7, #12]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001fe8:	d31f      	bcc.n	800202a <NTC_Control_Update+0x31a>
            printf("[PID] SP=%.1f°C | PV=%.3f°C | Out=%.1f | Rate=%.3f°C/s | Heat=%d\r\n",
 8001fea:	edd7 7a04 	vldr	s15, [r7, #16]
 8001fee:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001ff2:	edd7 6a01 	vldr	s13, [r7, #4]
 8001ff6:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8001ffa:	4b11      	ldr	r3, [pc, #68]	@ (8002040 <NTC_Control_Update+0x330>)
 8001ffc:	edd3 5a00 	vldr	s11, [r3]
 8002000:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8002004:	7dfb      	ldrb	r3, [r7, #23]
 8002006:	9306      	str	r3, [sp, #24]
 8002008:	ed8d 5b04 	vstr	d5, [sp, #16]
 800200c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8002010:	ed8d 7b00 	vstr	d7, [sp]
 8002014:	f04f 0200 	mov.w	r2, #0
 8002018:	4b19      	ldr	r3, [pc, #100]	@ (8002080 <NTC_Control_Update+0x370>)
 800201a:	4823      	ldr	r0, [pc, #140]	@ (80020a8 <NTC_Control_Update+0x398>)
 800201c:	f00e fbba 	bl	8010794 <iprintf>
            		SETPOINT,temp, output, temp_rise_rate, should_heat);
            last_debug_time = now;
 8002020:	4a20      	ldr	r2, [pc, #128]	@ (80020a4 <NTC_Control_Update+0x394>)
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	6013      	str	r3, [r2, #0]
 8002026:	e000      	b.n	800202a <NTC_Control_Update+0x31a>
        return;
 8002028:	bf00      	nop
        }
    }
}
 800202a:	3718      	adds	r7, #24
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	24000394 	.word	0x24000394
 8002034:	447a0000 	.word	0x447a0000
 8002038:	3dcccccd 	.word	0x3dcccccd
 800203c:	24000390 	.word	0x24000390
 8002040:	24000398 	.word	0x24000398
 8002044:	24000388 	.word	0x24000388
 8002048:	08014228 	.word	0x08014228
 800204c:	42c80000 	.word	0x42c80000
 8002050:	c2c80000 	.word	0xc2c80000
 8002054:	3e4ccccd 	.word	0x3e4ccccd
 8002058:	24000324 	.word	0x24000324
 800205c:	000493e0 	.word	0x000493e0
 8002060:	08003839 	.word	0x08003839
 8002064:	080030c5 	.word	0x080030c5
 8002068:	24000000 	.word	0x24000000
 800206c:	2400034c 	.word	0x2400034c
 8002070:	2400038c 	.word	0x2400038c
 8002074:	404e0000 	.word	0x404e0000
 8002078:	08014260 	.word	0x08014260
 800207c:	3f4ccccd 	.word	0x3f4ccccd
 8002080:	403e0000 	.word	0x403e0000
 8002084:	080142a0 	.word	0x080142a0
 8002088:	080142d0 	.word	0x080142d0
 800208c:	080142f0 	.word	0x080142f0
 8002090:	41ef5c29 	.word	0x41ef5c29
 8002094:	41efc28f 	.word	0x41efc28f
 8002098:	3ca3d70a 	.word	0x3ca3d70a
 800209c:	41ef999a 	.word	0x41ef999a
 80020a0:	41f06666 	.word	0x41f06666
 80020a4:	2400039c 	.word	0x2400039c
 80020a8:	08014318 	.word	0x08014318

080020ac <ModbusBytesToFloat>:
 uint8_t rx_ox_flag = 0;
 uint8_t current_device = 0;  // 0设置为溶氧设备，1设置为尾气设备

 // 把Modbus返回的4字节转float (ABCD顺序大端)
 static float ModbusBytesToFloat(uint8_t *data)
 {
 80020ac:	b480      	push	{r7}
 80020ae:	b085      	sub	sp, #20
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
     uint32_t temp = ((uint32_t)data[0] << 24) |
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	061a      	lsls	r2, r3, #24
                     ((uint32_t)data[1] << 16) |
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	3301      	adds	r3, #1
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	041b      	lsls	r3, r3, #16
     uint32_t temp = ((uint32_t)data[0] << 24) |
 80020c2:	431a      	orrs	r2, r3
                     ((uint32_t)data[2] << 8)  |
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	3302      	adds	r3, #2
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	021b      	lsls	r3, r3, #8
                     ((uint32_t)data[1] << 16) |
 80020cc:	4313      	orrs	r3, r2
                     ((uint32_t)data[3]);
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	3203      	adds	r2, #3
 80020d2:	7812      	ldrb	r2, [r2, #0]
                     ((uint32_t)data[2] << 8)  |
 80020d4:	4313      	orrs	r3, r2
     uint32_t temp = ((uint32_t)data[0] << 24) |
 80020d6:	60fb      	str	r3, [r7, #12]
     float value;
     memcpy(&value, &temp, 4);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	60bb      	str	r3, [r7, #8]
     return value;
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	ee07 3a90 	vmov	s15, r3
 }
 80020e2:	eeb0 0a67 	vmov.f32	s0, s15
 80020e6:	3714      	adds	r7, #20
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <Oxygen_Get>:
	           // 开启接收
	       HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
	       __HAL_DMA_DISABLE_IT(huart4.hdmarx, DMA_IT_HT);
}
//读2个寄存器，回复4位16进制浮点数转换
   void Oxygen_Get() {
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
	   // 清空接收缓存
	   memset(rx_data4, 0, sizeof(rx_data4));
 80020f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020fa:	2100      	movs	r1, #0
 80020fc:	480d      	ldr	r0, [pc, #52]	@ (8002134 <Oxygen_Get+0x44>)
 80020fe:	f00e fcbb 	bl	8010a78 <memset>
       uint8_t sendBuffer[] = {0x0A, 0x03, 0x00, 0x00, 0x00, 0x02, 0xC5, 0x70};
 8002102:	4a0d      	ldr	r2, [pc, #52]	@ (8002138 <Oxygen_Get+0x48>)
 8002104:	463b      	mov	r3, r7
 8002106:	e892 0003 	ldmia.w	r2, {r0, r1}
 800210a:	e883 0003 	stmia.w	r3, {r0, r1}
       tx_ox_flag = 0;
 800210e:	4b0b      	ldr	r3, [pc, #44]	@ (800213c <Oxygen_Get+0x4c>)
 8002110:	2200      	movs	r2, #0
 8002112:	701a      	strb	r2, [r3, #0]
       HAL_UART_Transmit_DMA(&huart4, sendBuffer, sizeof(sendBuffer));
 8002114:	463b      	mov	r3, r7
 8002116:	2208      	movs	r2, #8
 8002118:	4619      	mov	r1, r3
 800211a:	4809      	ldr	r0, [pc, #36]	@ (8002140 <Oxygen_Get+0x50>)
 800211c:	f00b fc52 	bl	800d9c4 <HAL_UART_Transmit_DMA>
       // 启动接收
       HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
 8002120:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002124:	4903      	ldr	r1, [pc, #12]	@ (8002134 <Oxygen_Get+0x44>)
 8002126:	4806      	ldr	r0, [pc, #24]	@ (8002140 <Oxygen_Get+0x50>)
 8002128:	f00d fb96 	bl	800f858 <HAL_UARTEx_ReceiveToIdle_DMA>
   }
 800212c:	bf00      	nop
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	240003a0 	.word	0x240003a0
 8002138:	08014368 	.word	0x08014368
 800213c:	240005a0 	.word	0x240005a0
 8002140:	24000f18 	.word	0x24000f18

08002144 <Oxygen_Read>:

   void Oxygen_Read(void) {
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af00      	add	r7, sp, #0
	   // 调试打印：查看当前接收缓冲区的实际数据
	       printf("ox dump: ");
 800214a:	4814      	ldr	r0, [pc, #80]	@ (800219c <Oxygen_Read+0x58>)
 800214c:	f00e fb22 	bl	8010794 <iprintf>
	       for (uint16_t k = 0; k < 40; k++) {  // 打印前40字节够用了
 8002150:	2300      	movs	r3, #0
 8002152:	80fb      	strh	r3, [r7, #6]
 8002154:	e009      	b.n	800216a <Oxygen_Read+0x26>
	           printf("%02X ", rx_data4[k]);
 8002156:	88fb      	ldrh	r3, [r7, #6]
 8002158:	4a11      	ldr	r2, [pc, #68]	@ (80021a0 <Oxygen_Read+0x5c>)
 800215a:	5cd3      	ldrb	r3, [r2, r3]
 800215c:	4619      	mov	r1, r3
 800215e:	4811      	ldr	r0, [pc, #68]	@ (80021a4 <Oxygen_Read+0x60>)
 8002160:	f00e fb18 	bl	8010794 <iprintf>
	       for (uint16_t k = 0; k < 40; k++) {  // 打印前40字节够用了
 8002164:	88fb      	ldrh	r3, [r7, #6]
 8002166:	3301      	adds	r3, #1
 8002168:	80fb      	strh	r3, [r7, #6]
 800216a:	88fb      	ldrh	r3, [r7, #6]
 800216c:	2b27      	cmp	r3, #39	@ 0x27
 800216e:	d9f2      	bls.n	8002156 <Oxygen_Read+0x12>
	       }
	       printf("\n");
 8002170:	200a      	movs	r0, #10
 8002172:	f00e fb21 	bl	80107b8 <putchar>
	   float oxygen = ModbusBytesToFloat(&rx_data4[3]);
 8002176:	480c      	ldr	r0, [pc, #48]	@ (80021a8 <Oxygen_Read+0x64>)
 8002178:	f7ff ff98 	bl	80020ac <ModbusBytesToFloat>
 800217c:	ed87 0a00 	vstr	s0, [r7]
	    printf("Oxygen=%.2f\r\n", oxygen);
 8002180:	edd7 7a00 	vldr	s15, [r7]
 8002184:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002188:	ec53 2b17 	vmov	r2, r3, d7
 800218c:	4807      	ldr	r0, [pc, #28]	@ (80021ac <Oxygen_Read+0x68>)
 800218e:	f00e fb01 	bl	8010794 <iprintf>
   }
 8002192:	bf00      	nop
 8002194:	3708      	adds	r7, #8
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	08014370 	.word	0x08014370
 80021a0:	240003a0 	.word	0x240003a0
 80021a4:	0801437c 	.word	0x0801437c
 80021a8:	240003a3 	.word	0x240003a3
 80021ac:	08014384 	.word	0x08014384

080021b0 <Oxygen_Task>:

   void Oxygen_Task(void) {
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
//           initialized = 1;
//           return;  // 首次初始化后直接返回
//       }

       // 正常读取流程
       Oxygen_Get();
 80021b6:	f7ff ff9b 	bl	80020f0 <Oxygen_Get>

       // 添加接收等待逻辑（非阻塞方式）
       uint32_t start = HAL_GetTick();
 80021ba:	f003 fabd 	bl	8005738 <HAL_GetTick>
 80021be:	6078      	str	r0, [r7, #4]
       while (!rx_ox_flag && (HAL_GetTick() - start < 100)) {
 80021c0:	bf00      	nop
 80021c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002200 <Oxygen_Task+0x50>)
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d106      	bne.n	80021d8 <Oxygen_Task+0x28>
 80021ca:	f003 fab5 	bl	8005738 <HAL_GetTick>
 80021ce:	4602      	mov	r2, r0
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	1ad3      	subs	r3, r2, r3
 80021d4:	2b63      	cmp	r3, #99	@ 0x63
 80021d6:	d9f4      	bls.n	80021c2 <Oxygen_Task+0x12>
           // 等待100ms或直到接收完成
       }

       if (rx_ox_flag) {
 80021d8:	4b09      	ldr	r3, [pc, #36]	@ (8002200 <Oxygen_Task+0x50>)
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d00a      	beq.n	80021f6 <Oxygen_Task+0x46>
           Oxygen_Read();
 80021e0:	f7ff ffb0 	bl	8002144 <Oxygen_Read>
           rx_ox_flag = 0;  // 清除接收标志
 80021e4:	4b06      	ldr	r3, [pc, #24]	@ (8002200 <Oxygen_Task+0x50>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	701a      	strb	r2, [r3, #0]

           // 重新启动下一次接收
           HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
 80021ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021ee:	4905      	ldr	r1, [pc, #20]	@ (8002204 <Oxygen_Task+0x54>)
 80021f0:	4805      	ldr	r0, [pc, #20]	@ (8002208 <Oxygen_Task+0x58>)
 80021f2:	f00d fb31 	bl	800f858 <HAL_UARTEx_ReceiveToIdle_DMA>
       }
   }
 80021f6:	bf00      	nop
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	240005a1 	.word	0x240005a1
 8002204:	240003a0 	.word	0x240003a0
 8002208:	24000f18 	.word	0x24000f18

0800220c <Send_Task>:

void Send_Task(void){
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
	if(current_device==0){
 8002210:	4b08      	ldr	r3, [pc, #32]	@ (8002234 <Send_Task+0x28>)
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d105      	bne.n	8002224 <Send_Task+0x18>
		Oxygen_Task();
 8002218:	f7ff ffca 	bl	80021b0 <Oxygen_Task>
		current_device=1;
 800221c:	4b05      	ldr	r3, [pc, #20]	@ (8002234 <Send_Task+0x28>)
 800221e:	2201      	movs	r2, #1
 8002220:	701a      	strb	r2, [r3, #0]
	}
	else{
		Endgas_Task();
		current_device=0;
	}
}
 8002222:	e004      	b.n	800222e <Send_Task+0x22>
		Endgas_Task();
 8002224:	f7fe ff90 	bl	8001148 <Endgas_Task>
		current_device=0;
 8002228:	4b02      	ldr	r3, [pc, #8]	@ (8002234 <Send_Task+0x28>)
 800222a:	2200      	movs	r2, #0
 800222c:	701a      	strb	r2, [r3, #0]
}
 800222e:	bf00      	nop
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	240005a2 	.word	0x240005a2

08002238 <requestPH>:
uint8_t rx_ph_flag = 0;            // USART3 接收完成标志（DMA 完成后置1）
uint8_t tx_ph_flag = 0;            // USART3 发送完成标志（DMA 完成后置1）


// ========== 发送 pH 请求 ==========
void requestPH(void) {
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
    uint8_t requestPH[] = {0x01,0x03,0x00,0x64,0x00,0x02,0x85,0xD4};
 800223e:	4a15      	ldr	r2, [pc, #84]	@ (8002294 <requestPH+0x5c>)
 8002240:	1d3b      	adds	r3, r7, #4
 8002242:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002246:	e883 0003 	stmia.w	r3, {r0, r1}
    tx_ph_flag = 0;
 800224a:	4b13      	ldr	r3, [pc, #76]	@ (8002298 <requestPH+0x60>)
 800224c:	2200      	movs	r2, #0
 800224e:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart3, requestPH, sizeof(requestPH));
 8002250:	1d3b      	adds	r3, r7, #4
 8002252:	2208      	movs	r2, #8
 8002254:	4619      	mov	r1, r3
 8002256:	4811      	ldr	r0, [pc, #68]	@ (800229c <requestPH+0x64>)
 8002258:	f00b fbb4 	bl	800d9c4 <HAL_UART_Transmit_DMA>

    uint32_t timeout = HAL_GetTick();
 800225c:	f003 fa6c 	bl	8005738 <HAL_GetTick>
 8002260:	60f8      	str	r0, [r7, #12]
    while(tx_ph_flag == 0 && (HAL_GetTick() - timeout) < 1000) {}
 8002262:	bf00      	nop
 8002264:	4b0c      	ldr	r3, [pc, #48]	@ (8002298 <requestPH+0x60>)
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d107      	bne.n	800227c <requestPH+0x44>
 800226c:	f003 fa64 	bl	8005738 <HAL_GetTick>
 8002270:	4602      	mov	r2, r0
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	1ad3      	subs	r3, r2, r3
 8002276:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800227a:	d3f3      	bcc.n	8002264 <requestPH+0x2c>
    if(tx_ph_flag == 0) printf("pH发送超时\r\n");
 800227c:	4b06      	ldr	r3, [pc, #24]	@ (8002298 <requestPH+0x60>)
 800227e:	781b      	ldrb	r3, [r3, #0]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d102      	bne.n	800228a <requestPH+0x52>
 8002284:	4806      	ldr	r0, [pc, #24]	@ (80022a0 <requestPH+0x68>)
 8002286:	f00e faf5 	bl	8010874 <puts>
}
 800228a:	bf00      	nop
 800228c:	3710      	adds	r7, #16
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	080143a4 	.word	0x080143a4
 8002298:	240007b5 	.word	0x240007b5
 800229c:	24001168 	.word	0x24001168
 80022a0:	08014394 	.word	0x08014394

080022a4 <readPH>:

// ========== 解析 pH 报文 ==========
void readPH(void) {
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af02      	add	r7, sp, #8
    if(rx_data3[0] == 0x01 && rx_data3[1] == 0x03 && rx_data3[2] == 0x04) {
 80022aa:	4b2e      	ldr	r3, [pc, #184]	@ (8002364 <readPH+0xc0>)
 80022ac:	781b      	ldrb	r3, [r3, #0]
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d149      	bne.n	8002346 <readPH+0xa2>
 80022b2:	4b2c      	ldr	r3, [pc, #176]	@ (8002364 <readPH+0xc0>)
 80022b4:	785b      	ldrb	r3, [r3, #1]
 80022b6:	2b03      	cmp	r3, #3
 80022b8:	d145      	bne.n	8002346 <readPH+0xa2>
 80022ba:	4b2a      	ldr	r3, [pc, #168]	@ (8002364 <readPH+0xc0>)
 80022bc:	789b      	ldrb	r3, [r3, #2]
 80022be:	2b04      	cmp	r3, #4
 80022c0:	d141      	bne.n	8002346 <readPH+0xa2>
        union { uint8_t bytes[4]; float value; } phData;
        phData.bytes[0] = rx_data3[6];
 80022c2:	4b28      	ldr	r3, [pc, #160]	@ (8002364 <readPH+0xc0>)
 80022c4:	799b      	ldrb	r3, [r3, #6]
 80022c6:	713b      	strb	r3, [r7, #4]
        phData.bytes[1] = rx_data3[5];
 80022c8:	4b26      	ldr	r3, [pc, #152]	@ (8002364 <readPH+0xc0>)
 80022ca:	795b      	ldrb	r3, [r3, #5]
 80022cc:	717b      	strb	r3, [r7, #5]
        phData.bytes[2] = rx_data3[4];
 80022ce:	4b25      	ldr	r3, [pc, #148]	@ (8002364 <readPH+0xc0>)
 80022d0:	791b      	ldrb	r3, [r3, #4]
 80022d2:	71bb      	strb	r3, [r7, #6]
        phData.bytes[3] = rx_data3[3];
 80022d4:	4b23      	ldr	r3, [pc, #140]	@ (8002364 <readPH+0xc0>)
 80022d6:	78db      	ldrb	r3, [r3, #3]
 80022d8:	71fb      	strb	r3, [r7, #7]
        ph_read = phData.value;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a22      	ldr	r2, [pc, #136]	@ (8002368 <readPH+0xc4>)
 80022de:	6013      	str	r3, [r2, #0]

        if(ph_read >= 0.0f && ph_read <= 14.0f) {
 80022e0:	4b21      	ldr	r3, [pc, #132]	@ (8002368 <readPH+0xc4>)
 80022e2:	edd3 7a00 	vldr	s15, [r3]
 80022e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80022ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022ee:	db1f      	blt.n	8002330 <readPH+0x8c>
 80022f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002368 <readPH+0xc4>)
 80022f2:	edd3 7a00 	vldr	s15, [r3]
 80022f6:	eeb2 7a0c 	vmov.f32	s14, #44	@ 0x41600000  14.0
 80022fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002302:	d815      	bhi.n	8002330 <readPH+0x8c>
            ph_current = ph_read;
 8002304:	4b18      	ldr	r3, [pc, #96]	@ (8002368 <readPH+0xc4>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a18      	ldr	r2, [pc, #96]	@ (800236c <readPH+0xc8>)
 800230a:	6013      	str	r3, [r2, #0]
        } else {
            printf("pH 解析值异常(%.2f)，跳过更新\r\n", ph_read);
            return;
        }
        printf("Get_pH: %.2f (SetPoint: %.2f)\r\n", ph_current, ph_set);
 800230c:	4b17      	ldr	r3, [pc, #92]	@ (800236c <readPH+0xc8>)
 800230e:	edd3 7a00 	vldr	s15, [r3]
 8002312:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002316:	4b16      	ldr	r3, [pc, #88]	@ (8002370 <readPH+0xcc>)
 8002318:	edd3 7a00 	vldr	s15, [r3]
 800231c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002320:	ed8d 7b00 	vstr	d7, [sp]
 8002324:	ec53 2b16 	vmov	r2, r3, d6
 8002328:	4812      	ldr	r0, [pc, #72]	@ (8002374 <readPH+0xd0>)
 800232a:	f00e fa33 	bl	8010794 <iprintf>
    if(rx_data3[0] == 0x01 && rx_data3[1] == 0x03 && rx_data3[2] == 0x04) {
 800232e:	e015      	b.n	800235c <readPH+0xb8>
            printf("pH 解析值异常(%.2f)，跳过更新\r\n", ph_read);
 8002330:	4b0d      	ldr	r3, [pc, #52]	@ (8002368 <readPH+0xc4>)
 8002332:	edd3 7a00 	vldr	s15, [r3]
 8002336:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800233a:	ec53 2b17 	vmov	r2, r3, d7
 800233e:	480e      	ldr	r0, [pc, #56]	@ (8002378 <readPH+0xd4>)
 8002340:	f00e fa28 	bl	8010794 <iprintf>
 8002344:	e00a      	b.n	800235c <readPH+0xb8>
    } else {
        printf("pH 报文无效！头:0x%02X 0x%02X 0x%02X\r\n", rx_data3[0], rx_data3[1], rx_data3[2]);
 8002346:	4b07      	ldr	r3, [pc, #28]	@ (8002364 <readPH+0xc0>)
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	4619      	mov	r1, r3
 800234c:	4b05      	ldr	r3, [pc, #20]	@ (8002364 <readPH+0xc0>)
 800234e:	785b      	ldrb	r3, [r3, #1]
 8002350:	461a      	mov	r2, r3
 8002352:	4b04      	ldr	r3, [pc, #16]	@ (8002364 <readPH+0xc0>)
 8002354:	789b      	ldrb	r3, [r3, #2]
 8002356:	4809      	ldr	r0, [pc, #36]	@ (800237c <readPH+0xd8>)
 8002358:	f00e fa1c 	bl	8010794 <iprintf>
    }
}
 800235c:	3708      	adds	r7, #8
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	240005b4 	.word	0x240005b4
 8002368:	24000010 	.word	0x24000010
 800236c:	240005a4 	.word	0x240005a4
 8002370:	2400000c 	.word	0x2400000c
 8002374:	080143ac 	.word	0x080143ac
 8002378:	080143cc 	.word	0x080143cc
 800237c:	080143f8 	.word	0x080143f8

08002380 <adjustPH>:

// ========== 调整 pH 并控制泵 ==========
void adjustPH(void) {
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8002386:	f003 f9d7 	bl	8005738 <HAL_GetTick>
 800238a:	6078      	str	r0, [r7, #4]

    // 如果泵正在运行，检查是否到达运行时间
    if (pump_running) {
 800238c:	4b3a      	ldr	r3, [pc, #232]	@ (8002478 <adjustPH+0xf8>)
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d024      	beq.n	80023de <adjustPH+0x5e>
        if (now - pump_start_time >= PUMP_RUNTIME) {
 8002394:	4b39      	ldr	r3, [pc, #228]	@ (800247c <adjustPH+0xfc>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	1ad3      	subs	r3, r2, r3
 800239c:	f240 52db 	movw	r2, #1499	@ 0x5db
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d962      	bls.n	800246a <adjustPH+0xea>
            if (current_pump_type == 1) {
 80023a4:	4b36      	ldr	r3, [pc, #216]	@ (8002480 <adjustPH+0x100>)
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d105      	bne.n	80023b8 <adjustPH+0x38>
                Stop_AcidPump();
 80023ac:	f001 f868 	bl	8003480 <Stop_AcidPump>
                printf("Acid_PUMP_STOP\n");
 80023b0:	4834      	ldr	r0, [pc, #208]	@ (8002484 <adjustPH+0x104>)
 80023b2:	f00e fa5f 	bl	8010874 <puts>
 80023b6:	e008      	b.n	80023ca <adjustPH+0x4a>
            } else if (current_pump_type == 2) {
 80023b8:	4b31      	ldr	r3, [pc, #196]	@ (8002480 <adjustPH+0x100>)
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	2b02      	cmp	r3, #2
 80023be:	d104      	bne.n	80023ca <adjustPH+0x4a>
                Stop_AlkaliPump();
 80023c0:	f001 f930 	bl	8003624 <Stop_AlkaliPump>
                printf("Alkali_PUMP_STOP\n");
 80023c4:	4830      	ldr	r0, [pc, #192]	@ (8002488 <adjustPH+0x108>)
 80023c6:	f00e fa55 	bl	8010874 <puts>
            }

            pump_running = 0;          // 更新状态
 80023ca:	4b2b      	ldr	r3, [pc, #172]	@ (8002478 <adjustPH+0xf8>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	701a      	strb	r2, [r3, #0]
            current_pump_type = 0;     // 清空泵类型
 80023d0:	4b2b      	ldr	r3, [pc, #172]	@ (8002480 <adjustPH+0x100>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	701a      	strb	r2, [r3, #0]
            pump_stop_time = now;      // 记录停止时间
 80023d6:	4a2d      	ldr	r2, [pc, #180]	@ (800248c <adjustPH+0x10c>)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6013      	str	r3, [r2, #0]
        }
        return; // 正在运行时，不再判断 pH
 80023dc:	e045      	b.n	800246a <adjustPH+0xea>
    }

    // 冷却时间内，不允许再次启动
    if (now - pump_stop_time < PUMP_COOLDOWN) {
 80023de:	4b2b      	ldr	r3, [pc, #172]	@ (800248c <adjustPH+0x10c>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	f244 624f 	movw	r2, #17999	@ 0x464f
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d93f      	bls.n	800246e <adjustPH+0xee>
        return;
    }

    // 检查 pH 偏差，决定是否启动泵
    if (ph_current < (ph_set - deadband)) {
 80023ee:	4b28      	ldr	r3, [pc, #160]	@ (8002490 <adjustPH+0x110>)
 80023f0:	ed93 7a00 	vldr	s14, [r3]
 80023f4:	4b27      	ldr	r3, [pc, #156]	@ (8002494 <adjustPH+0x114>)
 80023f6:	edd3 7a00 	vldr	s15, [r3]
 80023fa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80023fe:	4b26      	ldr	r3, [pc, #152]	@ (8002498 <adjustPH+0x118>)
 8002400:	edd3 7a00 	vldr	s15, [r3]
 8002404:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002408:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800240c:	dd0e      	ble.n	800242c <adjustPH+0xac>
        Start_AlkaliPump();
 800240e:	f000 ff63 	bl	80032d8 <Start_AlkaliPump>
        pump_running = 1;
 8002412:	4b19      	ldr	r3, [pc, #100]	@ (8002478 <adjustPH+0xf8>)
 8002414:	2201      	movs	r2, #1
 8002416:	701a      	strb	r2, [r3, #0]
        current_pump_type = 2;  // 标记为碱泵
 8002418:	4b19      	ldr	r3, [pc, #100]	@ (8002480 <adjustPH+0x100>)
 800241a:	2202      	movs	r2, #2
 800241c:	701a      	strb	r2, [r3, #0]
        pump_start_time = now;
 800241e:	4a17      	ldr	r2, [pc, #92]	@ (800247c <adjustPH+0xfc>)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6013      	str	r3, [r2, #0]
        printf("Alkali_PUMP_START\n");
 8002424:	481d      	ldr	r0, [pc, #116]	@ (800249c <adjustPH+0x11c>)
 8002426:	f00e fa25 	bl	8010874 <puts>
 800242a:	e021      	b.n	8002470 <adjustPH+0xf0>
    }
    else if (ph_current > (ph_set + deadband)) {
 800242c:	4b18      	ldr	r3, [pc, #96]	@ (8002490 <adjustPH+0x110>)
 800242e:	ed93 7a00 	vldr	s14, [r3]
 8002432:	4b18      	ldr	r3, [pc, #96]	@ (8002494 <adjustPH+0x114>)
 8002434:	edd3 7a00 	vldr	s15, [r3]
 8002438:	ee37 7a27 	vadd.f32	s14, s14, s15
 800243c:	4b16      	ldr	r3, [pc, #88]	@ (8002498 <adjustPH+0x118>)
 800243e:	edd3 7a00 	vldr	s15, [r3]
 8002442:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800244a:	d511      	bpl.n	8002470 <adjustPH+0xf0>
        Start_AcidPump();
 800244c:	f000 fe70 	bl	8003130 <Start_AcidPump>
        pump_running = 1;
 8002450:	4b09      	ldr	r3, [pc, #36]	@ (8002478 <adjustPH+0xf8>)
 8002452:	2201      	movs	r2, #1
 8002454:	701a      	strb	r2, [r3, #0]
        current_pump_type = 1;  // 标记为酸泵
 8002456:	4b0a      	ldr	r3, [pc, #40]	@ (8002480 <adjustPH+0x100>)
 8002458:	2201      	movs	r2, #1
 800245a:	701a      	strb	r2, [r3, #0]
        pump_start_time = now;
 800245c:	4a07      	ldr	r2, [pc, #28]	@ (800247c <adjustPH+0xfc>)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6013      	str	r3, [r2, #0]
        printf("Acid_PUMP_START\n");
 8002462:	480f      	ldr	r0, [pc, #60]	@ (80024a0 <adjustPH+0x120>)
 8002464:	f00e fa06 	bl	8010874 <puts>
 8002468:	e002      	b.n	8002470 <adjustPH+0xf0>
        return; // 正在运行时，不再判断 pH
 800246a:	bf00      	nop
 800246c:	e000      	b.n	8002470 <adjustPH+0xf0>
        return;
 800246e:	bf00      	nop
    }
}
 8002470:	3708      	adds	r7, #8
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	240005a8 	.word	0x240005a8
 800247c:	240005ac 	.word	0x240005ac
 8002480:	240005a3 	.word	0x240005a3
 8002484:	08014428 	.word	0x08014428
 8002488:	08014438 	.word	0x08014438
 800248c:	240005b0 	.word	0x240005b0
 8002490:	2400000c 	.word	0x2400000c
 8002494:	24000014 	.word	0x24000014
 8002498:	240005a4 	.word	0x240005a4
 800249c:	0801444c 	.word	0x0801444c
 80024a0:	08014460 	.word	0x08014460

080024a4 <Task_PH>:


// ========== pH 任务主函数 ==========
void Task_PH(void) {
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
    requestPH();
 80024aa:	f7ff fec5 	bl	8002238 <requestPH>

    uint32_t timeout = HAL_GetTick();
 80024ae:	f003 f943 	bl	8005738 <HAL_GetTick>
 80024b2:	6078      	str	r0, [r7, #4]
    while(!rx_ph_flag && (HAL_GetTick() - timeout) < 100) {}
 80024b4:	bf00      	nop
 80024b6:	4b57      	ldr	r3, [pc, #348]	@ (8002614 <Task_PH+0x170>)
 80024b8:	781b      	ldrb	r3, [r3, #0]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d106      	bne.n	80024cc <Task_PH+0x28>
 80024be:	f003 f93b 	bl	8005738 <HAL_GetTick>
 80024c2:	4602      	mov	r2, r0
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	1ad3      	subs	r3, r2, r3
 80024c8:	2b63      	cmp	r3, #99	@ 0x63
 80024ca:	d9f4      	bls.n	80024b6 <Task_PH+0x12>

    if(rx_ph_flag) {
 80024cc:	4b51      	ldr	r3, [pc, #324]	@ (8002614 <Task_PH+0x170>)
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	f000 8095 	beq.w	8002600 <Task_PH+0x15c>
        readPH();
 80024d6:	f7ff fee5 	bl	80022a4 <readPH>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rx_data3, sizeof(rx_data3));
 80024da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024de:	494e      	ldr	r1, [pc, #312]	@ (8002618 <Task_PH+0x174>)
 80024e0:	484e      	ldr	r0, [pc, #312]	@ (800261c <Task_PH+0x178>)
 80024e2:	f00d f9b9 	bl	800f858 <HAL_UARTEx_ReceiveToIdle_DMA>
        __HAL_DMA_DISABLE_IT(huart3.hdmarx, DMA_IT_HT);
 80024e6:	4b4d      	ldr	r3, [pc, #308]	@ (800261c <Task_PH+0x178>)
 80024e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a4c      	ldr	r2, [pc, #304]	@ (8002620 <Task_PH+0x17c>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d068      	beq.n	80025c6 <Task_PH+0x122>
 80024f4:	4b49      	ldr	r3, [pc, #292]	@ (800261c <Task_PH+0x178>)
 80024f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a49      	ldr	r2, [pc, #292]	@ (8002624 <Task_PH+0x180>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d061      	beq.n	80025c6 <Task_PH+0x122>
 8002502:	4b46      	ldr	r3, [pc, #280]	@ (800261c <Task_PH+0x178>)
 8002504:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a47      	ldr	r2, [pc, #284]	@ (8002628 <Task_PH+0x184>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d05a      	beq.n	80025c6 <Task_PH+0x122>
 8002510:	4b42      	ldr	r3, [pc, #264]	@ (800261c <Task_PH+0x178>)
 8002512:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a44      	ldr	r2, [pc, #272]	@ (800262c <Task_PH+0x188>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d053      	beq.n	80025c6 <Task_PH+0x122>
 800251e:	4b3f      	ldr	r3, [pc, #252]	@ (800261c <Task_PH+0x178>)
 8002520:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a42      	ldr	r2, [pc, #264]	@ (8002630 <Task_PH+0x18c>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d04c      	beq.n	80025c6 <Task_PH+0x122>
 800252c:	4b3b      	ldr	r3, [pc, #236]	@ (800261c <Task_PH+0x178>)
 800252e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a3f      	ldr	r2, [pc, #252]	@ (8002634 <Task_PH+0x190>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d045      	beq.n	80025c6 <Task_PH+0x122>
 800253a:	4b38      	ldr	r3, [pc, #224]	@ (800261c <Task_PH+0x178>)
 800253c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a3d      	ldr	r2, [pc, #244]	@ (8002638 <Task_PH+0x194>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d03e      	beq.n	80025c6 <Task_PH+0x122>
 8002548:	4b34      	ldr	r3, [pc, #208]	@ (800261c <Task_PH+0x178>)
 800254a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a3a      	ldr	r2, [pc, #232]	@ (800263c <Task_PH+0x198>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d037      	beq.n	80025c6 <Task_PH+0x122>
 8002556:	4b31      	ldr	r3, [pc, #196]	@ (800261c <Task_PH+0x178>)
 8002558:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a38      	ldr	r2, [pc, #224]	@ (8002640 <Task_PH+0x19c>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d030      	beq.n	80025c6 <Task_PH+0x122>
 8002564:	4b2d      	ldr	r3, [pc, #180]	@ (800261c <Task_PH+0x178>)
 8002566:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a35      	ldr	r2, [pc, #212]	@ (8002644 <Task_PH+0x1a0>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d029      	beq.n	80025c6 <Task_PH+0x122>
 8002572:	4b2a      	ldr	r3, [pc, #168]	@ (800261c <Task_PH+0x178>)
 8002574:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a33      	ldr	r2, [pc, #204]	@ (8002648 <Task_PH+0x1a4>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d022      	beq.n	80025c6 <Task_PH+0x122>
 8002580:	4b26      	ldr	r3, [pc, #152]	@ (800261c <Task_PH+0x178>)
 8002582:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a30      	ldr	r2, [pc, #192]	@ (800264c <Task_PH+0x1a8>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d01b      	beq.n	80025c6 <Task_PH+0x122>
 800258e:	4b23      	ldr	r3, [pc, #140]	@ (800261c <Task_PH+0x178>)
 8002590:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a2e      	ldr	r2, [pc, #184]	@ (8002650 <Task_PH+0x1ac>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d014      	beq.n	80025c6 <Task_PH+0x122>
 800259c:	4b1f      	ldr	r3, [pc, #124]	@ (800261c <Task_PH+0x178>)
 800259e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a2b      	ldr	r2, [pc, #172]	@ (8002654 <Task_PH+0x1b0>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d00d      	beq.n	80025c6 <Task_PH+0x122>
 80025aa:	4b1c      	ldr	r3, [pc, #112]	@ (800261c <Task_PH+0x178>)
 80025ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a29      	ldr	r2, [pc, #164]	@ (8002658 <Task_PH+0x1b4>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d006      	beq.n	80025c6 <Task_PH+0x122>
 80025b8:	4b18      	ldr	r3, [pc, #96]	@ (800261c <Task_PH+0x178>)
 80025ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a26      	ldr	r2, [pc, #152]	@ (800265c <Task_PH+0x1b8>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d10c      	bne.n	80025e0 <Task_PH+0x13c>
 80025c6:	4b15      	ldr	r3, [pc, #84]	@ (800261c <Task_PH+0x178>)
 80025c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	4b12      	ldr	r3, [pc, #72]	@ (800261c <Task_PH+0x178>)
 80025d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f022 0208 	bic.w	r2, r2, #8
 80025dc:	601a      	str	r2, [r3, #0]
 80025de:	e00b      	b.n	80025f8 <Task_PH+0x154>
 80025e0:	4b0e      	ldr	r3, [pc, #56]	@ (800261c <Task_PH+0x178>)
 80025e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	4b0c      	ldr	r3, [pc, #48]	@ (800261c <Task_PH+0x178>)
 80025ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f022 0204 	bic.w	r2, r2, #4
 80025f6:	601a      	str	r2, [r3, #0]
        rx_ph_flag = 0;
 80025f8:	4b06      	ldr	r3, [pc, #24]	@ (8002614 <Task_PH+0x170>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	701a      	strb	r2, [r3, #0]
 80025fe:	e002      	b.n	8002606 <Task_PH+0x162>
    } else {
        printf("pH 接收超时\r\n");
 8002600:	4817      	ldr	r0, [pc, #92]	@ (8002660 <Task_PH+0x1bc>)
 8002602:	f00e f937 	bl	8010874 <puts>
    }

    adjustPH();
 8002606:	f7ff febb 	bl	8002380 <adjustPH>
}
 800260a:	bf00      	nop
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	240007b4 	.word	0x240007b4
 8002618:	240005b4 	.word	0x240005b4
 800261c:	24001168 	.word	0x24001168
 8002620:	40020010 	.word	0x40020010
 8002624:	40020028 	.word	0x40020028
 8002628:	40020040 	.word	0x40020040
 800262c:	40020058 	.word	0x40020058
 8002630:	40020070 	.word	0x40020070
 8002634:	40020088 	.word	0x40020088
 8002638:	400200a0 	.word	0x400200a0
 800263c:	400200b8 	.word	0x400200b8
 8002640:	40020410 	.word	0x40020410
 8002644:	40020428 	.word	0x40020428
 8002648:	40020440 	.word	0x40020440
 800264c:	40020458 	.word	0x40020458
 8002650:	40020470 	.word	0x40020470
 8002654:	40020488 	.word	0x40020488
 8002658:	400204a0 	.word	0x400204a0
 800265c:	400204b8 	.word	0x400204b8
 8002660:	08014470 	.word	0x08014470

08002664 <PID_Init>:
#include "pid.h"
#include "stdio.h"
#include <math.h>

// ================= PID 初始化 =================
void PID_Init(PID_HandleTypeDef *pid, float Kp, float Ki, float Kd, float min, float max) {
 8002664:	b480      	push	{r7}
 8002666:	b087      	sub	sp, #28
 8002668:	af00      	add	r7, sp, #0
 800266a:	6178      	str	r0, [r7, #20]
 800266c:	ed87 0a04 	vstr	s0, [r7, #16]
 8002670:	edc7 0a03 	vstr	s1, [r7, #12]
 8002674:	ed87 1a02 	vstr	s2, [r7, #8]
 8002678:	edc7 1a01 	vstr	s3, [r7, #4]
 800267c:	ed87 2a00 	vstr	s4, [r7]
    pid->params.Kp = Kp;
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	693a      	ldr	r2, [r7, #16]
 8002684:	601a      	str	r2, [r3, #0]
    pid->params.Ki = Ki;
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	68fa      	ldr	r2, [r7, #12]
 800268a:	605a      	str	r2, [r3, #4]
    pid->params.Kd = Kd;
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	68ba      	ldr	r2, [r7, #8]
 8002690:	609a      	str	r2, [r3, #8]
    pid->setpoint = 0.0f;
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	f04f 0200 	mov.w	r2, #0
 8002698:	60da      	str	r2, [r3, #12]
    pid->last_error = 0.0f;
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	f04f 0200 	mov.w	r2, #0
 80026a0:	611a      	str	r2, [r3, #16]
    pid->integral = 0.0f;
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	f04f 0200 	mov.w	r2, #0
 80026a8:	615a      	str	r2, [r3, #20]
    pid->output_min = min;
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	687a      	ldr	r2, [r7, #4]
 80026ae:	619a      	str	r2, [r3, #24]
    pid->output_max = max;
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	683a      	ldr	r2, [r7, #0]
 80026b4:	61da      	str	r2, [r3, #28]
    pid->output = 0.0f;
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	f04f 0200 	mov.w	r2, #0
 80026bc:	621a      	str	r2, [r3, #32]
    pid->last_pv = 0.0f;
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	f04f 0200 	mov.w	r2, #0
 80026c4:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80026c6:	bf00      	nop
 80026c8:	371c      	adds	r7, #28
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr
	...

080026d4 <PID_Calculate>:

// ================= PID 计算 =================
float PID_Calculate(PID_HandleTypeDef *pid, float setpoint, float pv, float dt) {
 80026d4:	b480      	push	{r7}
 80026d6:	b08b      	sub	sp, #44	@ 0x2c
 80026d8:	af00      	add	r7, sp, #0
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	ed87 0a02 	vstr	s0, [r7, #8]
 80026e0:	edc7 0a01 	vstr	s1, [r7, #4]
 80026e4:	ed87 1a00 	vstr	s2, [r7]
    pid->setpoint = setpoint;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	68ba      	ldr	r2, [r7, #8]
 80026ec:	60da      	str	r2, [r3, #12]
    float error = setpoint - pv;
 80026ee:	ed97 7a02 	vldr	s14, [r7, #8]
 80026f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80026f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026fa:	edc7 7a08 	vstr	s15, [r7, #32]

    // --- 改进的积分抗饱和 ---
    // 只在误差较小时积累积分，避免积分饱和
    if (fabsf(error) < 0.2f) {
 80026fe:	edd7 7a08 	vldr	s15, [r7, #32]
 8002702:	eef0 7ae7 	vabs.f32	s15, s15
 8002706:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 80028bc <PID_Calculate+0x1e8>
 800270a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800270e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002712:	d513      	bpl.n	800273c <PID_Calculate+0x68>
        pid->integral += pid->params.Ki * error * dt;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	ed93 7a05 	vldr	s14, [r3, #20]
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	edd3 6a01 	vldr	s13, [r3, #4]
 8002720:	edd7 7a08 	vldr	s15, [r7, #32]
 8002724:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002728:	edd7 7a00 	vldr	s15, [r7]
 800272c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002730:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	edc3 7a05 	vstr	s15, [r3, #20]
 800273a:	e02c      	b.n	8002796 <PID_Calculate+0xc2>
    } else if (fabsf(error) < 0.5f) {
 800273c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002740:	eef0 7ae7 	vabs.f32	s15, s15
 8002744:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002748:	eef4 7ac7 	vcmpe.f32	s15, s14
 800274c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002750:	d517      	bpl.n	8002782 <PID_Calculate+0xae>
        pid->integral += pid->params.Ki * error * dt * 0.5f; // 减半积分
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	ed93 7a05 	vldr	s14, [r3, #20]
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	edd3 6a01 	vldr	s13, [r3, #4]
 800275e:	edd7 7a08 	vldr	s15, [r7, #32]
 8002762:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002766:	edd7 7a00 	vldr	s15, [r7]
 800276a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800276e:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8002772:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002776:	ee77 7a27 	vadd.f32	s15, s14, s15
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	edc3 7a05 	vstr	s15, [r3, #20]
 8002780:	e009      	b.n	8002796 <PID_Calculate+0xc2>
    } else {
        pid->integral *= 0.8f; // 大误差时快速衰减积分
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	edd3 7a05 	vldr	s15, [r3, #20]
 8002788:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80028c0 <PID_Calculate+0x1ec>
 800278c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	edc3 7a05 	vstr	s15, [r3, #20]
    }

    // --- 更严格的积分限幅 ---
    float Imax = pid->output_max * 0.2f; // 减小积分上限
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	edd3 7a07 	vldr	s15, [r3, #28]
 800279c:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 80028bc <PID_Calculate+0x1e8>
 80027a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027a4:	edc7 7a07 	vstr	s15, [r7, #28]
    if (pid->integral > Imax) pid->integral = Imax;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	edd3 7a05 	vldr	s15, [r3, #20]
 80027ae:	ed97 7a07 	vldr	s14, [r7, #28]
 80027b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027ba:	d502      	bpl.n	80027c2 <PID_Calculate+0xee>
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	69fa      	ldr	r2, [r7, #28]
 80027c0:	615a      	str	r2, [r3, #20]
    if (pid->integral < -Imax) pid->integral = -Imax;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	ed93 7a05 	vldr	s14, [r3, #20]
 80027c8:	edd7 7a07 	vldr	s15, [r7, #28]
 80027cc:	eef1 7a67 	vneg.f32	s15, s15
 80027d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027d8:	d506      	bpl.n	80027e8 <PID_Calculate+0x114>
 80027da:	edd7 7a07 	vldr	s15, [r7, #28]
 80027de:	eef1 7a67 	vneg.f32	s15, s15
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	edc3 7a05 	vstr	s15, [r3, #20]

    // --- 改进的微分滤波 ---
    float derivative_raw = (error - pid->last_error) / dt;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	edd3 7a04 	vldr	s15, [r3, #16]
 80027ee:	ed97 7a08 	vldr	s14, [r7, #32]
 80027f2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80027f6:	ed97 7a00 	vldr	s14, [r7]
 80027fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027fe:	edc7 7a06 	vstr	s15, [r7, #24]
    static float derivative_filt = 0.0f;
    float alpha = 0.3f; // 更强的滤波
 8002802:	4b30      	ldr	r3, [pc, #192]	@ (80028c4 <PID_Calculate+0x1f0>)
 8002804:	617b      	str	r3, [r7, #20]
    derivative_filt = alpha * derivative_raw + (1 - alpha) * derivative_filt;
 8002806:	ed97 7a05 	vldr	s14, [r7, #20]
 800280a:	edd7 7a06 	vldr	s15, [r7, #24]
 800280e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002812:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002816:	edd7 7a05 	vldr	s15, [r7, #20]
 800281a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800281e:	4b2a      	ldr	r3, [pc, #168]	@ (80028c8 <PID_Calculate+0x1f4>)
 8002820:	edd3 7a00 	vldr	s15, [r3]
 8002824:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002828:	ee77 7a27 	vadd.f32	s15, s14, s15
 800282c:	4b26      	ldr	r3, [pc, #152]	@ (80028c8 <PID_Calculate+0x1f4>)
 800282e:	edc3 7a00 	vstr	s15, [r3]
    float derivative = derivative_filt;
 8002832:	4b25      	ldr	r3, [pc, #148]	@ (80028c8 <PID_Calculate+0x1f4>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	613b      	str	r3, [r7, #16]

    pid->last_error = error;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	6a3a      	ldr	r2, [r7, #32]
 800283c:	611a      	str	r2, [r3, #16]

    // --- PID 输出计算 ---
    float output = pid->params.Kp * error + pid->integral + pid->params.Kd * derivative;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	ed93 7a00 	vldr	s14, [r3]
 8002844:	edd7 7a08 	vldr	s15, [r7, #32]
 8002848:	ee27 7a27 	vmul.f32	s14, s14, s15
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	edd3 7a05 	vldr	s15, [r3, #20]
 8002852:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	edd3 6a02 	vldr	s13, [r3, #8]
 800285c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002860:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002864:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002868:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // 输出限幅
    if (output > pid->output_max) output = pid->output_max;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	edd3 7a07 	vldr	s15, [r3, #28]
 8002872:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002876:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800287a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800287e:	dd02      	ble.n	8002886 <PID_Calculate+0x1b2>
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	69db      	ldr	r3, [r3, #28]
 8002884:	627b      	str	r3, [r7, #36]	@ 0x24
    if (output < pid->output_min) output = pid->output_min;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	edd3 7a06 	vldr	s15, [r3, #24]
 800288c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002890:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002894:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002898:	d502      	bpl.n	80028a0 <PID_Calculate+0x1cc>
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	699b      	ldr	r3, [r3, #24]
 800289e:	627b      	str	r3, [r7, #36]	@ 0x24

    pid->output = output;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028a4:	621a      	str	r2, [r3, #32]

    return output;
 80028a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028a8:	ee07 3a90 	vmov	s15, r3
}
 80028ac:	eeb0 0a67 	vmov.f32	s0, s15
 80028b0:	372c      	adds	r7, #44	@ 0x2c
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	3e4ccccd 	.word	0x3e4ccccd
 80028c0:	3f4ccccd 	.word	0x3f4ccccd
 80028c4:	3e99999a 	.word	0x3e99999a
 80028c8:	240007b8 	.word	0x240007b8

080028cc <PID_UpdateParams>:

// ================= 更新 PID 参数 =================
void PID_UpdateParams(PID_HandleTypeDef *pid, float Kp, float Ki, float Kd) {
 80028cc:	b480      	push	{r7}
 80028ce:	b085      	sub	sp, #20
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	60f8      	str	r0, [r7, #12]
 80028d4:	ed87 0a02 	vstr	s0, [r7, #8]
 80028d8:	edc7 0a01 	vstr	s1, [r7, #4]
 80028dc:	ed87 1a00 	vstr	s2, [r7]
    pid->params.Kp = Kp;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	68ba      	ldr	r2, [r7, #8]
 80028e4:	601a      	str	r2, [r3, #0]
    pid->params.Ki = Ki;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	687a      	ldr	r2, [r7, #4]
 80028ea:	605a      	str	r2, [r3, #4]
    pid->params.Kd = Kd;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	683a      	ldr	r2, [r7, #0]
 80028f0:	609a      	str	r2, [r3, #8]
    pid->integral = 0;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	f04f 0200 	mov.w	r2, #0
 80028f8:	615a      	str	r2, [r3, #20]
    pid->last_error = 0;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	f04f 0200 	mov.w	r2, #0
 8002900:	611a      	str	r2, [r3, #16]
}
 8002902:	bf00      	nop
 8002904:	3714      	adds	r7, #20
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr
	...

08002910 <PID_AutoTune_Init>:
    if (pid->params.Kp > 20.0f) pid->params.Kp = 20.0f;
}


void PID_AutoTune_Init(AutoTuneHandle *h, PID_Params_t *p, float (*readTemp)(void),
                      void (*relayCtrl)(uint8_t), float target, uint32_t duration) {
 8002910:	b580      	push	{r7, lr}
 8002912:	b086      	sub	sp, #24
 8002914:	af00      	add	r7, sp, #0
 8002916:	6178      	str	r0, [r7, #20]
 8002918:	6139      	str	r1, [r7, #16]
 800291a:	60fa      	str	r2, [r7, #12]
 800291c:	60bb      	str	r3, [r7, #8]
 800291e:	ed87 0a01 	vstr	s0, [r7, #4]
    h->state = TUNE_START;
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	2201      	movs	r2, #1
 8002926:	701a      	strb	r2, [r3, #0]
    h->params = p;
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	693a      	ldr	r2, [r7, #16]
 800292c:	605a      	str	r2, [r3, #4]
    h->readTemp = readTemp;
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	68fa      	ldr	r2, [r7, #12]
 8002932:	609a      	str	r2, [r3, #8]
    h->relayCtrl = relayCtrl;
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	68ba      	ldr	r2, [r7, #8]
 8002938:	60da      	str	r2, [r3, #12]
    h->target = target;
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	687a      	ldr	r2, [r7, #4]
 800293e:	611a      	str	r2, [r3, #16]
    h->duration = duration;
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	6a3a      	ldr	r2, [r7, #32]
 8002944:	615a      	str	r2, [r3, #20]
    h->start_time = HAL_GetTick();
 8002946:	f002 fef7 	bl	8005738 <HAL_GetTick>
 800294a:	4603      	mov	r3, r0
 800294c:	461a      	mov	r2, r3
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	619a      	str	r2, [r3, #24]
    h->last_switch = h->start_time;
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	699a      	ldr	r2, [r3, #24]
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	61da      	str	r2, [r3, #28]
    h->last_cross_time = 0;
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	2200      	movs	r2, #0
 800295e:	621a      	str	r2, [r3, #32]
    h->period_accum = 0;
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	2200      	movs	r2, #0
 8002964:	625a      	str	r2, [r3, #36]	@ 0x24
    h->period_count = 0;
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	2200      	movs	r2, #0
 800296a:	629a      	str	r2, [r3, #40]	@ 0x28
    h->temp_max = -1000.0f;
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	4a0d      	ldr	r2, [pc, #52]	@ (80029a4 <PID_AutoTune_Init+0x94>)
 8002970:	62da      	str	r2, [r3, #44]	@ 0x2c
    h->temp_min = 1000.0f;
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	4a0c      	ldr	r2, [pc, #48]	@ (80029a8 <PID_AutoTune_Init+0x98>)
 8002976:	631a      	str	r2, [r3, #48]	@ 0x30
    h->last_temp = readTemp();
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	4798      	blx	r3
 800297c:	eef0 7a40 	vmov.f32	s15, s0
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
    h->relay_state = 1;
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	2201      	movs	r2, #1
 800298a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    relayCtrl(1);
 800298e:	68bb      	ldr	r3, [r7, #8]
 8002990:	2001      	movs	r0, #1
 8002992:	4798      	blx	r3
    printf("=== PID AutoTune Start ===\r\n");
 8002994:	4805      	ldr	r0, [pc, #20]	@ (80029ac <PID_AutoTune_Init+0x9c>)
 8002996:	f00d ff6d 	bl	8010874 <puts>
}
 800299a:	bf00      	nop
 800299c:	3718      	adds	r7, #24
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	c47a0000 	.word	0xc47a0000
 80029a8:	447a0000 	.word	0x447a0000
 80029ac:	08014484 	.word	0x08014484

080029b0 <PID_AutoTune_Task>:

void PID_AutoTune_Task(AutoTuneHandle *h) {
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b094      	sub	sp, #80	@ 0x50
 80029b4:	af08      	add	r7, sp, #32
 80029b6:	6078      	str	r0, [r7, #4]
    if (h->state == TUNE_IDLE) return;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	f000 8196 	beq.w	8002cee <PID_AutoTune_Task+0x33e>
    uint32_t now = HAL_GetTick();
 80029c2:	f002 feb9 	bl	8005738 <HAL_GetTick>
 80029c6:	4603      	mov	r3, r0
 80029c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float temp = h->readTemp();
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	4798      	blx	r3
 80029d0:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
    if (temp <= -50.0f) return;
 80029d4:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80029d8:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 8002ca8 <PID_AutoTune_Task+0x2f8>
 80029dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029e4:	f240 8185 	bls.w	8002cf2 <PID_AutoTune_Task+0x342>

    // 记录最大最小温度
    if (temp > h->temp_max) h->temp_max = temp;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80029ee:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80029f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80029f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029fa:	dd02      	ble.n	8002a02 <PID_AutoTune_Task+0x52>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a00:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (temp < h->temp_min) h->temp_min = temp;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8002a08:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002a0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a14:	d502      	bpl.n	8002a1c <PID_AutoTune_Task+0x6c>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a1a:	631a      	str	r2, [r3, #48]	@ 0x30

    float amplitude = (h->temp_max - h->temp_min) / 2.0f;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8002a28:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a2c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002a30:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a34:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // --- 计算振荡周期 ---
    float mid = (h->temp_max + h->temp_min) / 2.0f;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8002a44:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a48:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002a4c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a50:	edc7 7a08 	vstr	s15, [r7, #32]
    if ((h->last_temp < mid && temp >= mid) || (h->last_temp > mid && temp <= mid)) {
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8002a5a:	ed97 7a08 	vldr	s14, [r7, #32]
 8002a5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a66:	dd08      	ble.n	8002a7a <PID_AutoTune_Task+0xca>
 8002a68:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002a6c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002a70:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a78:	da12      	bge.n	8002aa0 <PID_AutoTune_Task+0xf0>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8002a80:	ed97 7a08 	vldr	s14, [r7, #32]
 8002a84:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a8c:	d51d      	bpl.n	8002aca <PID_AutoTune_Task+0x11a>
 8002a8e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002a92:	edd7 7a08 	vldr	s15, [r7, #32]
 8002a96:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a9e:	d814      	bhi.n	8002aca <PID_AutoTune_Task+0x11a>
        if (h->last_cross_time != 0) {
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6a1b      	ldr	r3, [r3, #32]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d00d      	beq.n	8002ac4 <PID_AutoTune_Task+0x114>
            h->period_accum += now - h->last_cross_time;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6a1b      	ldr	r3, [r3, #32]
 8002ab0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002ab2:	1acb      	subs	r3, r1, r3
 8002ab4:	441a      	add	r2, r3
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	625a      	str	r2, [r3, #36]	@ 0x24
            h->period_count++;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002abe:	1c5a      	adds	r2, r3, #1
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	629a      	str	r2, [r3, #40]	@ 0x28
        }
        h->last_cross_time = now;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ac8:	621a      	str	r2, [r3, #32]
    }

    // --- 自适应继电器切换 ---
    if (fabs(temp - h->target) > 0.3f) {
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	edd3 7a04 	vldr	s15, [r3, #16]
 8002ad0:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002ad4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ad8:	eef0 7ae7 	vabs.f32	s15, s15
 8002adc:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8002cac <PID_AutoTune_Task+0x2fc>
 8002ae0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ae4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ae8:	dd18      	ble.n	8002b1c <PID_AutoTune_Task+0x16c>
        // 温差大时加热时间长
        if (now - h->last_switch > 4000)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	69db      	ldr	r3, [r3, #28]
 8002aee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8002af6:	d924      	bls.n	8002b42 <PID_AutoTune_Task+0x192>
            h->relay_state = (temp < h->target);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	edd3 7a04 	vldr	s15, [r3, #16]
 8002afe:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002b02:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b0a:	bf4c      	ite	mi
 8002b0c:	2301      	movmi	r3, #1
 8002b0e:	2300      	movpl	r3, #0
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	461a      	mov	r2, r3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8002b1a:	e012      	b.n	8002b42 <PID_AutoTune_Task+0x192>
    } else {
        // 温差小，减少扰动
        if (now - h->last_switch > 8000)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	69db      	ldr	r3, [r3, #28]
 8002b20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8002b28:	d90b      	bls.n	8002b42 <PID_AutoTune_Task+0x192>
            h->relay_state = !h->relay_state;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	bf0c      	ite	eq
 8002b34:	2301      	moveq	r3, #1
 8002b36:	2300      	movne	r3, #0
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
    h->relayCtrl(h->relay_state);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	687a      	ldr	r2, [r7, #4]
 8002b48:	f892 2038 	ldrb.w	r2, [r2, #56]	@ 0x38
 8002b4c:	4610      	mov	r0, r2
 8002b4e:	4798      	blx	r3
    h->last_switch = now;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b54:	61da      	str	r2, [r3, #28]

    h->last_temp = temp;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002b5a:	635a      	str	r2, [r3, #52]	@ 0x34

    // --- 判断收敛 ---
    if (h->period_count >= 6) {
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b60:	2b05      	cmp	r3, #5
 8002b62:	f240 80b1 	bls.w	8002cc8 <PID_AutoTune_Task+0x318>
        float avg_period = (float)h->period_accum / h->period_count / 1000.0f;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b6a:	ee07 3a90 	vmov	s15, r3
 8002b6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b76:	ee07 3a90 	vmov	s15, r3
 8002b7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b82:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 8002cb0 <PID_AutoTune_Task+0x300>
 8002b86:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b8a:	edc7 7a07 	vstr	s15, [r7, #28]
        float Ku = (4.0f * 1.0f) / (3.14159f * amplitude);
 8002b8e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002b92:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8002cb4 <PID_AutoTune_Task+0x304>
 8002b96:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002b9a:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8002b9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ba2:	edc7 7a06 	vstr	s15, [r7, #24]
        float Kp = 0.33f * Ku;
 8002ba6:	edd7 7a06 	vldr	s15, [r7, #24]
 8002baa:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8002cb8 <PID_AutoTune_Task+0x308>
 8002bae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bb2:	edc7 7a05 	vstr	s15, [r7, #20]
        float Ki = 2.0f * Kp / avg_period;
 8002bb6:	edd7 7a05 	vldr	s15, [r7, #20]
 8002bba:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002bbe:	ed97 7a07 	vldr	s14, [r7, #28]
 8002bc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bc6:	edc7 7a04 	vstr	s15, [r7, #16]
        float Kd = Kp * avg_period / 3.0f;
 8002bca:	ed97 7a05 	vldr	s14, [r7, #20]
 8002bce:	edd7 7a07 	vldr	s15, [r7, #28]
 8002bd2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002bd6:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8002bda:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002bde:	edc7 7a03 	vstr	s15, [r7, #12]

        // 如果振荡幅度连续3次下降，认为收敛
        static float prev_amp[3] = {0};
        prev_amp[0] = prev_amp[1];
 8002be2:	4b36      	ldr	r3, [pc, #216]	@ (8002cbc <PID_AutoTune_Task+0x30c>)
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	4a35      	ldr	r2, [pc, #212]	@ (8002cbc <PID_AutoTune_Task+0x30c>)
 8002be8:	6013      	str	r3, [r2, #0]
        prev_amp[1] = prev_amp[2];
 8002bea:	4b34      	ldr	r3, [pc, #208]	@ (8002cbc <PID_AutoTune_Task+0x30c>)
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	4a33      	ldr	r2, [pc, #204]	@ (8002cbc <PID_AutoTune_Task+0x30c>)
 8002bf0:	6053      	str	r3, [r2, #4]
        prev_amp[2] = amplitude;
 8002bf2:	4a32      	ldr	r2, [pc, #200]	@ (8002cbc <PID_AutoTune_Task+0x30c>)
 8002bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf6:	6093      	str	r3, [r2, #8]

        if (prev_amp[0] > prev_amp[1] && prev_amp[1] > prev_amp[2] && amplitude < 0.3f) {
 8002bf8:	4b30      	ldr	r3, [pc, #192]	@ (8002cbc <PID_AutoTune_Task+0x30c>)
 8002bfa:	ed93 7a00 	vldr	s14, [r3]
 8002bfe:	4b2f      	ldr	r3, [pc, #188]	@ (8002cbc <PID_AutoTune_Task+0x30c>)
 8002c00:	edd3 7a01 	vldr	s15, [r3, #4]
 8002c04:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c0c:	dd5c      	ble.n	8002cc8 <PID_AutoTune_Task+0x318>
 8002c0e:	4b2b      	ldr	r3, [pc, #172]	@ (8002cbc <PID_AutoTune_Task+0x30c>)
 8002c10:	ed93 7a01 	vldr	s14, [r3, #4]
 8002c14:	4b29      	ldr	r3, [pc, #164]	@ (8002cbc <PID_AutoTune_Task+0x30c>)
 8002c16:	edd3 7a02 	vldr	s15, [r3, #8]
 8002c1a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c22:	dd51      	ble.n	8002cc8 <PID_AutoTune_Task+0x318>
 8002c24:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002c28:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8002cac <PID_AutoTune_Task+0x2fc>
 8002c2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c34:	d548      	bpl.n	8002cc8 <PID_AutoTune_Task+0x318>
            h->params->Kp = Kp;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	697a      	ldr	r2, [r7, #20]
 8002c3c:	601a      	str	r2, [r3, #0]
            h->params->Ki = Ki;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	693a      	ldr	r2, [r7, #16]
 8002c44:	605a      	str	r2, [r3, #4]
            h->params->Kd = Kd;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	68fa      	ldr	r2, [r7, #12]
 8002c4c:	609a      	str	r2, [r3, #8]
            printf("=== AutoTune Converged ===\r\n");
 8002c4e:	481c      	ldr	r0, [pc, #112]	@ (8002cc0 <PID_AutoTune_Task+0x310>)
 8002c50:	f00d fe10 	bl	8010874 <puts>
            printf("Kp=%.3f, Ki=%.3f, Kd=%.3f, Tu=%.2fs, Amp=%.2f\r\n",
 8002c54:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c58:	eeb7 3ae7 	vcvt.f64.f32	d3, s15
 8002c5c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002c60:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002c64:	edd7 6a03 	vldr	s13, [r7, #12]
 8002c68:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8002c6c:	edd7 5a07 	vldr	s11, [r7, #28]
 8002c70:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8002c74:	edd7 4a09 	vldr	s9, [r7, #36]	@ 0x24
 8002c78:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 8002c7c:	ed8d 4b06 	vstr	d4, [sp, #24]
 8002c80:	ed8d 5b04 	vstr	d5, [sp, #16]
 8002c84:	ed8d 6b02 	vstr	d6, [sp, #8]
 8002c88:	ed8d 7b00 	vstr	d7, [sp]
 8002c8c:	ec53 2b13 	vmov	r2, r3, d3
 8002c90:	480c      	ldr	r0, [pc, #48]	@ (8002cc4 <PID_AutoTune_Task+0x314>)
 8002c92:	f00d fd7f 	bl	8010794 <iprintf>
                   Kp, Ki, Kd, avg_period, amplitude);
            h->relayCtrl(0);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	68db      	ldr	r3, [r3, #12]
 8002c9a:	2000      	movs	r0, #0
 8002c9c:	4798      	blx	r3
            h->state = TUNE_IDLE;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	701a      	strb	r2, [r3, #0]
            return;
 8002ca4:	e026      	b.n	8002cf4 <PID_AutoTune_Task+0x344>
 8002ca6:	bf00      	nop
 8002ca8:	c2480000 	.word	0xc2480000
 8002cac:	3e99999a 	.word	0x3e99999a
 8002cb0:	447a0000 	.word	0x447a0000
 8002cb4:	40490fd0 	.word	0x40490fd0
 8002cb8:	3ea8f5c3 	.word	0x3ea8f5c3
 8002cbc:	240007bc 	.word	0x240007bc
 8002cc0:	080144a0 	.word	0x080144a0
 8002cc4:	080144bc 	.word	0x080144bc
        }
    }

    // 超时保护
    if (now - h->start_time > h->duration) {
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	699b      	ldr	r3, [r3, #24]
 8002ccc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002cce:	1ad2      	subs	r2, r2, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	695b      	ldr	r3, [r3, #20]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d90d      	bls.n	8002cf4 <PID_AutoTune_Task+0x344>
        h->relayCtrl(0);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	2000      	movs	r0, #0
 8002cde:	4798      	blx	r3
        h->state = TUNE_IDLE;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	701a      	strb	r2, [r3, #0]
        printf("[AutoTune] Timeout - keeping last PID.\r\n");
 8002ce6:	4805      	ldr	r0, [pc, #20]	@ (8002cfc <PID_AutoTune_Task+0x34c>)
 8002ce8:	f00d fdc4 	bl	8010874 <puts>
 8002cec:	e002      	b.n	8002cf4 <PID_AutoTune_Task+0x344>
    if (h->state == TUNE_IDLE) return;
 8002cee:	bf00      	nop
 8002cf0:	e000      	b.n	8002cf4 <PID_AutoTune_Task+0x344>
    if (temp <= -50.0f) return;
 8002cf2:	bf00      	nop
    }
}
 8002cf4:	3730      	adds	r7, #48	@ 0x30
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	080144ec 	.word	0x080144ec

08002d00 <TempFilter_Init>:
uint8_t tx_pt100_flag = 0;
float pt100_temp = 0.0f;
TempFilter_t temp_filter;

// 温度滤波初始化
void TempFilter_Init(void) {
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b082      	sub	sp, #8
 8002d04:	af00      	add	r7, sp, #0
    memset(&temp_filter, 0, sizeof(temp_filter));
 8002d06:	221c      	movs	r2, #28
 8002d08:	2100      	movs	r1, #0
 8002d0a:	480c      	ldr	r0, [pc, #48]	@ (8002d3c <TempFilter_Init+0x3c>)
 8002d0c:	f00d feb4 	bl	8010a78 <memset>
    for(int i = 0; i < TEMP_FILTER_SAMPLES; i++) {
 8002d10:	2300      	movs	r3, #0
 8002d12:	607b      	str	r3, [r7, #4]
 8002d14:	e00a      	b.n	8002d2c <TempFilter_Init+0x2c>
        temp_filter.history[i] = 0.0f;
 8002d16:	4a09      	ldr	r2, [pc, #36]	@ (8002d3c <TempFilter_Init+0x3c>)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	4413      	add	r3, r2
 8002d1e:	3304      	adds	r3, #4
 8002d20:	f04f 0200 	mov.w	r2, #0
 8002d24:	601a      	str	r2, [r3, #0]
    for(int i = 0; i < TEMP_FILTER_SAMPLES; i++) {
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	3301      	adds	r3, #1
 8002d2a:	607b      	str	r3, [r7, #4]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2b04      	cmp	r3, #4
 8002d30:	ddf1      	ble.n	8002d16 <TempFilter_Init+0x16>
    }
}
 8002d32:	bf00      	nop
 8002d34:	bf00      	nop
 8002d36:	3708      	adds	r7, #8
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	240009d0 	.word	0x240009d0

08002d40 <TempFilter_Update>:

// 温度滤波更新
float TempFilter_Update(float new_temp) {
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	ed87 0a01 	vstr	s0, [r7, #4]
    // 更新历史数据
    temp_filter.history[temp_filter.index] = new_temp;
 8002d4a:	4b2f      	ldr	r3, [pc, #188]	@ (8002e08 <TempFilter_Update+0xc8>)
 8002d4c:	7e1b      	ldrb	r3, [r3, #24]
 8002d4e:	4a2e      	ldr	r2, [pc, #184]	@ (8002e08 <TempFilter_Update+0xc8>)
 8002d50:	009b      	lsls	r3, r3, #2
 8002d52:	4413      	add	r3, r2
 8002d54:	3304      	adds	r3, #4
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	601a      	str	r2, [r3, #0]
    temp_filter.index = (temp_filter.index + 1) % TEMP_FILTER_SAMPLES;
 8002d5a:	4b2b      	ldr	r3, [pc, #172]	@ (8002e08 <TempFilter_Update+0xc8>)
 8002d5c:	7e1b      	ldrb	r3, [r3, #24]
 8002d5e:	1c5a      	adds	r2, r3, #1
 8002d60:	4b2a      	ldr	r3, [pc, #168]	@ (8002e0c <TempFilter_Update+0xcc>)
 8002d62:	fb83 1302 	smull	r1, r3, r3, r2
 8002d66:	1059      	asrs	r1, r3, #1
 8002d68:	17d3      	asrs	r3, r2, #31
 8002d6a:	1ac9      	subs	r1, r1, r3
 8002d6c:	460b      	mov	r3, r1
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	440b      	add	r3, r1
 8002d72:	1ad1      	subs	r1, r2, r3
 8002d74:	b2ca      	uxtb	r2, r1
 8002d76:	4b24      	ldr	r3, [pc, #144]	@ (8002e08 <TempFilter_Update+0xc8>)
 8002d78:	761a      	strb	r2, [r3, #24]

    if(temp_filter.count < TEMP_FILTER_SAMPLES) {
 8002d7a:	4b23      	ldr	r3, [pc, #140]	@ (8002e08 <TempFilter_Update+0xc8>)
 8002d7c:	7e5b      	ldrb	r3, [r3, #25]
 8002d7e:	2b04      	cmp	r3, #4
 8002d80:	d805      	bhi.n	8002d8e <TempFilter_Update+0x4e>
        temp_filter.count++;
 8002d82:	4b21      	ldr	r3, [pc, #132]	@ (8002e08 <TempFilter_Update+0xc8>)
 8002d84:	7e5b      	ldrb	r3, [r3, #25]
 8002d86:	3301      	adds	r3, #1
 8002d88:	b2da      	uxtb	r2, r3
 8002d8a:	4b1f      	ldr	r3, [pc, #124]	@ (8002e08 <TempFilter_Update+0xc8>)
 8002d8c:	765a      	strb	r2, [r3, #25]
    }

    // 计算移动平均
    float sum = 0.0f;
 8002d8e:	f04f 0300 	mov.w	r3, #0
 8002d92:	60fb      	str	r3, [r7, #12]
    for(int i = 0; i < temp_filter.count; i++) {
 8002d94:	2300      	movs	r3, #0
 8002d96:	60bb      	str	r3, [r7, #8]
 8002d98:	e00f      	b.n	8002dba <TempFilter_Update+0x7a>
        sum += temp_filter.history[i];
 8002d9a:	4a1b      	ldr	r2, [pc, #108]	@ (8002e08 <TempFilter_Update+0xc8>)
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	4413      	add	r3, r2
 8002da2:	3304      	adds	r3, #4
 8002da4:	edd3 7a00 	vldr	s15, [r3]
 8002da8:	ed97 7a03 	vldr	s14, [r7, #12]
 8002dac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002db0:	edc7 7a03 	vstr	s15, [r7, #12]
    for(int i = 0; i < temp_filter.count; i++) {
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	3301      	adds	r3, #1
 8002db8:	60bb      	str	r3, [r7, #8]
 8002dba:	4b13      	ldr	r3, [pc, #76]	@ (8002e08 <TempFilter_Update+0xc8>)
 8002dbc:	7e5b      	ldrb	r3, [r3, #25]
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	dbe9      	blt.n	8002d9a <TempFilter_Update+0x5a>
    }

    temp_filter.temperature = sum / temp_filter.count;
 8002dc6:	4b10      	ldr	r3, [pc, #64]	@ (8002e08 <TempFilter_Update+0xc8>)
 8002dc8:	7e5b      	ldrb	r3, [r3, #25]
 8002dca:	ee07 3a90 	vmov	s15, r3
 8002dce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002dd2:	edd7 6a03 	vldr	s13, [r7, #12]
 8002dd6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002dda:	4b0b      	ldr	r3, [pc, #44]	@ (8002e08 <TempFilter_Update+0xc8>)
 8002ddc:	edc3 7a00 	vstr	s15, [r3]
    printf("Temp=%0.3f",temp_filter.temperature);
 8002de0:	4b09      	ldr	r3, [pc, #36]	@ (8002e08 <TempFilter_Update+0xc8>)
 8002de2:	edd3 7a00 	vldr	s15, [r3]
 8002de6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002dea:	ec53 2b17 	vmov	r2, r3, d7
 8002dee:	4808      	ldr	r0, [pc, #32]	@ (8002e10 <TempFilter_Update+0xd0>)
 8002df0:	f00d fcd0 	bl	8010794 <iprintf>
    return temp_filter.temperature;
 8002df4:	4b04      	ldr	r3, [pc, #16]	@ (8002e08 <TempFilter_Update+0xc8>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	ee07 3a90 	vmov	s15, r3
}
 8002dfc:	eeb0 0a67 	vmov.f32	s0, s15
 8002e00:	3710      	adds	r7, #16
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	240009d0 	.word	0x240009d0
 8002e0c:	66666667 	.word	0x66666667
 8002e10:	08014514 	.word	0x08014514

08002e14 <PT100_Init>:

// PT100初始化
void PT100_Init(void)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	af00      	add	r7, sp, #0
    // 初始化温度滤波器
    TempFilter_Init();
 8002e18:	f7ff ff72 	bl	8002d00 <TempFilter_Init>

    // 初始化UART8接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart8, rx_data8, sizeof(rx_data8));
 8002e1c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e20:	4948      	ldr	r1, [pc, #288]	@ (8002f44 <PT100_Init+0x130>)
 8002e22:	4849      	ldr	r0, [pc, #292]	@ (8002f48 <PT100_Init+0x134>)
 8002e24:	f00c fd18 	bl	800f858 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart8.hdmarx, DMA_IT_HT);
 8002e28:	4b47      	ldr	r3, [pc, #284]	@ (8002f48 <PT100_Init+0x134>)
 8002e2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a46      	ldr	r2, [pc, #280]	@ (8002f4c <PT100_Init+0x138>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d068      	beq.n	8002f08 <PT100_Init+0xf4>
 8002e36:	4b44      	ldr	r3, [pc, #272]	@ (8002f48 <PT100_Init+0x134>)
 8002e38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4a44      	ldr	r2, [pc, #272]	@ (8002f50 <PT100_Init+0x13c>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d061      	beq.n	8002f08 <PT100_Init+0xf4>
 8002e44:	4b40      	ldr	r3, [pc, #256]	@ (8002f48 <PT100_Init+0x134>)
 8002e46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a41      	ldr	r2, [pc, #260]	@ (8002f54 <PT100_Init+0x140>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d05a      	beq.n	8002f08 <PT100_Init+0xf4>
 8002e52:	4b3d      	ldr	r3, [pc, #244]	@ (8002f48 <PT100_Init+0x134>)
 8002e54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a3f      	ldr	r2, [pc, #252]	@ (8002f58 <PT100_Init+0x144>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d053      	beq.n	8002f08 <PT100_Init+0xf4>
 8002e60:	4b39      	ldr	r3, [pc, #228]	@ (8002f48 <PT100_Init+0x134>)
 8002e62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a3c      	ldr	r2, [pc, #240]	@ (8002f5c <PT100_Init+0x148>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d04c      	beq.n	8002f08 <PT100_Init+0xf4>
 8002e6e:	4b36      	ldr	r3, [pc, #216]	@ (8002f48 <PT100_Init+0x134>)
 8002e70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a3a      	ldr	r2, [pc, #232]	@ (8002f60 <PT100_Init+0x14c>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d045      	beq.n	8002f08 <PT100_Init+0xf4>
 8002e7c:	4b32      	ldr	r3, [pc, #200]	@ (8002f48 <PT100_Init+0x134>)
 8002e7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a37      	ldr	r2, [pc, #220]	@ (8002f64 <PT100_Init+0x150>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d03e      	beq.n	8002f08 <PT100_Init+0xf4>
 8002e8a:	4b2f      	ldr	r3, [pc, #188]	@ (8002f48 <PT100_Init+0x134>)
 8002e8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a35      	ldr	r2, [pc, #212]	@ (8002f68 <PT100_Init+0x154>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d037      	beq.n	8002f08 <PT100_Init+0xf4>
 8002e98:	4b2b      	ldr	r3, [pc, #172]	@ (8002f48 <PT100_Init+0x134>)
 8002e9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a32      	ldr	r2, [pc, #200]	@ (8002f6c <PT100_Init+0x158>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d030      	beq.n	8002f08 <PT100_Init+0xf4>
 8002ea6:	4b28      	ldr	r3, [pc, #160]	@ (8002f48 <PT100_Init+0x134>)
 8002ea8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a30      	ldr	r2, [pc, #192]	@ (8002f70 <PT100_Init+0x15c>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d029      	beq.n	8002f08 <PT100_Init+0xf4>
 8002eb4:	4b24      	ldr	r3, [pc, #144]	@ (8002f48 <PT100_Init+0x134>)
 8002eb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a2d      	ldr	r2, [pc, #180]	@ (8002f74 <PT100_Init+0x160>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d022      	beq.n	8002f08 <PT100_Init+0xf4>
 8002ec2:	4b21      	ldr	r3, [pc, #132]	@ (8002f48 <PT100_Init+0x134>)
 8002ec4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a2b      	ldr	r2, [pc, #172]	@ (8002f78 <PT100_Init+0x164>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d01b      	beq.n	8002f08 <PT100_Init+0xf4>
 8002ed0:	4b1d      	ldr	r3, [pc, #116]	@ (8002f48 <PT100_Init+0x134>)
 8002ed2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a28      	ldr	r2, [pc, #160]	@ (8002f7c <PT100_Init+0x168>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d014      	beq.n	8002f08 <PT100_Init+0xf4>
 8002ede:	4b1a      	ldr	r3, [pc, #104]	@ (8002f48 <PT100_Init+0x134>)
 8002ee0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a26      	ldr	r2, [pc, #152]	@ (8002f80 <PT100_Init+0x16c>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d00d      	beq.n	8002f08 <PT100_Init+0xf4>
 8002eec:	4b16      	ldr	r3, [pc, #88]	@ (8002f48 <PT100_Init+0x134>)
 8002eee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a23      	ldr	r2, [pc, #140]	@ (8002f84 <PT100_Init+0x170>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d006      	beq.n	8002f08 <PT100_Init+0xf4>
 8002efa:	4b13      	ldr	r3, [pc, #76]	@ (8002f48 <PT100_Init+0x134>)
 8002efc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a21      	ldr	r2, [pc, #132]	@ (8002f88 <PT100_Init+0x174>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d10c      	bne.n	8002f22 <PT100_Init+0x10e>
 8002f08:	4b0f      	ldr	r3, [pc, #60]	@ (8002f48 <PT100_Init+0x134>)
 8002f0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	4b0d      	ldr	r3, [pc, #52]	@ (8002f48 <PT100_Init+0x134>)
 8002f14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f022 0208 	bic.w	r2, r2, #8
 8002f1e:	601a      	str	r2, [r3, #0]
 8002f20:	e00b      	b.n	8002f3a <PT100_Init+0x126>
 8002f22:	4b09      	ldr	r3, [pc, #36]	@ (8002f48 <PT100_Init+0x134>)
 8002f24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	4b06      	ldr	r3, [pc, #24]	@ (8002f48 <PT100_Init+0x134>)
 8002f2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f022 0204 	bic.w	r2, r2, #4
 8002f38:	601a      	str	r2, [r3, #0]

    printf("PT100 Temperature Module Initialized\r\n");
 8002f3a:	4814      	ldr	r0, [pc, #80]	@ (8002f8c <PT100_Init+0x178>)
 8002f3c:	f00d fc9a 	bl	8010874 <puts>
}
 8002f40:	bf00      	nop
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	240007c8 	.word	0x240007c8
 8002f48:	24001040 	.word	0x24001040
 8002f4c:	40020010 	.word	0x40020010
 8002f50:	40020028 	.word	0x40020028
 8002f54:	40020040 	.word	0x40020040
 8002f58:	40020058 	.word	0x40020058
 8002f5c:	40020070 	.word	0x40020070
 8002f60:	40020088 	.word	0x40020088
 8002f64:	400200a0 	.word	0x400200a0
 8002f68:	400200b8 	.word	0x400200b8
 8002f6c:	40020410 	.word	0x40020410
 8002f70:	40020428 	.word	0x40020428
 8002f74:	40020440 	.word	0x40020440
 8002f78:	40020458 	.word	0x40020458
 8002f7c:	40020470 	.word	0x40020470
 8002f80:	40020488 	.word	0x40020488
 8002f84:	400204a0 	.word	0x400204a0
 8002f88:	400204b8 	.word	0x400204b8
 8002f8c:	08014520 	.word	0x08014520

08002f90 <PT100_GetTemperature>:

// 获取温度数据
void PT100_GetTemperature(void)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
	// 清空接收缓存
	memset(rx_data8, 0, sizeof(rx_data8));
 8002f96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f9a:	2100      	movs	r1, #0
 8002f9c:	480d      	ldr	r0, [pc, #52]	@ (8002fd4 <PT100_GetTemperature+0x44>)
 8002f9e:	f00d fd6b 	bl	8010a78 <memset>
	uint8_t temp_cmd[] = {0x01,       // 设备地址
 8002fa2:	4a0d      	ldr	r2, [pc, #52]	@ (8002fd8 <PT100_GetTemperature+0x48>)
 8002fa4:	463b      	mov	r3, r7
 8002fa6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002faa:	e883 0003 	stmia.w	r3, {r0, r1}
		0x03,       // 功能码: 读取保持寄存器
		0x00, 0x00, // 起始地址: 0x0000
		0x00, 0x02, // 寄存器数量: 2个 (32位)
		0xC4, 0x0B  // CRC校验
	};
	tx_pt100_flag = 0;
 8002fae:	4b0b      	ldr	r3, [pc, #44]	@ (8002fdc <PT100_GetTemperature+0x4c>)
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	701a      	strb	r2, [r3, #0]

	// 发送读取命令
	HAL_UART_Transmit_DMA(&huart8, temp_cmd, sizeof(temp_cmd));
 8002fb4:	463b      	mov	r3, r7
 8002fb6:	2208      	movs	r2, #8
 8002fb8:	4619      	mov	r1, r3
 8002fba:	4809      	ldr	r0, [pc, #36]	@ (8002fe0 <PT100_GetTemperature+0x50>)
 8002fbc:	f00a fd02 	bl	800d9c4 <HAL_UART_Transmit_DMA>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart8, rx_data8, sizeof(rx_data8));
 8002fc0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fc4:	4903      	ldr	r1, [pc, #12]	@ (8002fd4 <PT100_GetTemperature+0x44>)
 8002fc6:	4806      	ldr	r0, [pc, #24]	@ (8002fe0 <PT100_GetTemperature+0x50>)
 8002fc8:	f00c fc46 	bl	800f858 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8002fcc:	bf00      	nop
 8002fce:	3708      	adds	r7, #8
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	240007c8 	.word	0x240007c8
 8002fd8:	08014548 	.word	0x08014548
 8002fdc:	240009c9 	.word	0x240009c9
 8002fe0:	24001040 	.word	0x24001040

08002fe4 <PT100_ReadTemperature>:

// 读取并解析温度数据
void PT100_ReadTemperature(void)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
    uint16_t len = sizeof(rx_data8);
 8002fea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002fee:	817b      	strh	r3, [r7, #10]
    uint8_t found = 0;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	73fb      	strb	r3, [r7, #15]
//        printf("%02X ", rx_data8[i]);
//    }
//    printf("\r\n");

    // 查找有效的Modbus响应帧 (设备地址0x01, 功能码0x03)
    for (uint16_t i = 0; i < len - 6; i++) {
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	81bb      	strh	r3, [r7, #12]
 8002ff8:	e048      	b.n	800308c <PT100_ReadTemperature+0xa8>
        if (rx_data8[i] == 0x01 &&
 8002ffa:	89bb      	ldrh	r3, [r7, #12]
 8002ffc:	4a2b      	ldr	r2, [pc, #172]	@ (80030ac <PT100_ReadTemperature+0xc8>)
 8002ffe:	5cd3      	ldrb	r3, [r2, r3]
 8003000:	2b01      	cmp	r3, #1
 8003002:	d140      	bne.n	8003086 <PT100_ReadTemperature+0xa2>
        		rx_data8[i+1] == 0x03 &&
 8003004:	89bb      	ldrh	r3, [r7, #12]
 8003006:	3301      	adds	r3, #1
 8003008:	4a28      	ldr	r2, [pc, #160]	@ (80030ac <PT100_ReadTemperature+0xc8>)
 800300a:	5cd3      	ldrb	r3, [r2, r3]
        if (rx_data8[i] == 0x01 &&
 800300c:	2b03      	cmp	r3, #3
 800300e:	d13a      	bne.n	8003086 <PT100_ReadTemperature+0xa2>
				rx_data8[i+2] == 0x04) // 数据长度4字节
 8003010:	89bb      	ldrh	r3, [r7, #12]
 8003012:	3302      	adds	r3, #2
 8003014:	4a25      	ldr	r2, [pc, #148]	@ (80030ac <PT100_ReadTemperature+0xc8>)
 8003016:	5cd3      	ldrb	r3, [r2, r3]
        		rx_data8[i+1] == 0x03 &&
 8003018:	2b04      	cmp	r3, #4
 800301a:	d134      	bne.n	8003086 <PT100_ReadTemperature+0xa2>
        {
            found = 1;
 800301c:	2301      	movs	r3, #1
 800301e:	73fb      	strb	r3, [r7, #15]
            printf("找到PT100温度数据帧，位置: %d\r\n", i);
 8003020:	89bb      	ldrh	r3, [r7, #12]
 8003022:	4619      	mov	r1, r3
 8003024:	4822      	ldr	r0, [pc, #136]	@ (80030b0 <PT100_ReadTemperature+0xcc>)
 8003026:	f00d fbb5 	bl	8010794 <iprintf>
//                printf("%02X ", rx_data8[j]);
//            }
//            printf("\r\n");

            // 解析32位温度数据
            int32_t temp_raw = ((int32_t)rx_data8[i+3] << 24) |
 800302a:	89bb      	ldrh	r3, [r7, #12]
 800302c:	3303      	adds	r3, #3
 800302e:	4a1f      	ldr	r2, [pc, #124]	@ (80030ac <PT100_ReadTemperature+0xc8>)
 8003030:	5cd3      	ldrb	r3, [r2, r3]
 8003032:	061a      	lsls	r2, r3, #24
                              ((int32_t)rx_data8[i+4] << 16) |
 8003034:	89bb      	ldrh	r3, [r7, #12]
 8003036:	3304      	adds	r3, #4
 8003038:	491c      	ldr	r1, [pc, #112]	@ (80030ac <PT100_ReadTemperature+0xc8>)
 800303a:	5ccb      	ldrb	r3, [r1, r3]
 800303c:	041b      	lsls	r3, r3, #16
            int32_t temp_raw = ((int32_t)rx_data8[i+3] << 24) |
 800303e:	431a      	orrs	r2, r3
                              ((int32_t)rx_data8[i+5] << 8) |
 8003040:	89bb      	ldrh	r3, [r7, #12]
 8003042:	3305      	adds	r3, #5
 8003044:	4919      	ldr	r1, [pc, #100]	@ (80030ac <PT100_ReadTemperature+0xc8>)
 8003046:	5ccb      	ldrb	r3, [r1, r3]
 8003048:	021b      	lsls	r3, r3, #8
                              ((int32_t)rx_data8[i+4] << 16) |
 800304a:	4313      	orrs	r3, r2
                              (int32_t)rx_data8[i+6];
 800304c:	89ba      	ldrh	r2, [r7, #12]
 800304e:	3206      	adds	r2, #6
 8003050:	4916      	ldr	r1, [pc, #88]	@ (80030ac <PT100_ReadTemperature+0xc8>)
 8003052:	5c8a      	ldrb	r2, [r1, r2]
            int32_t temp_raw = ((int32_t)rx_data8[i+3] << 24) |
 8003054:	4313      	orrs	r3, r2
 8003056:	607b      	str	r3, [r7, #4]

            // 转换为浮点温度值 (单位: 0.0001℃)
            pt100_temp = (float)temp_raw * 0.0001f;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	ee07 3a90 	vmov	s15, r3
 800305e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003062:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80030b4 <PT100_ReadTemperature+0xd0>
 8003066:	ee67 7a87 	vmul.f32	s15, s15, s14
 800306a:	4b13      	ldr	r3, [pc, #76]	@ (80030b8 <PT100_ReadTemperature+0xd4>)
 800306c:	edc3 7a00 	vstr	s15, [r3]

            printf("PT100_temp: %.4f ℃\r\n", pt100_temp);
 8003070:	4b11      	ldr	r3, [pc, #68]	@ (80030b8 <PT100_ReadTemperature+0xd4>)
 8003072:	edd3 7a00 	vldr	s15, [r3]
 8003076:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800307a:	ec53 2b17 	vmov	r2, r3, d7
 800307e:	480f      	ldr	r0, [pc, #60]	@ (80030bc <PT100_ReadTemperature+0xd8>)
 8003080:	f00d fb88 	bl	8010794 <iprintf>
            break;
 8003084:	e007      	b.n	8003096 <PT100_ReadTemperature+0xb2>
    for (uint16_t i = 0; i < len - 6; i++) {
 8003086:	89bb      	ldrh	r3, [r7, #12]
 8003088:	3301      	adds	r3, #1
 800308a:	81bb      	strh	r3, [r7, #12]
 800308c:	89ba      	ldrh	r2, [r7, #12]
 800308e:	897b      	ldrh	r3, [r7, #10]
 8003090:	3b06      	subs	r3, #6
 8003092:	429a      	cmp	r2, r3
 8003094:	dbb1      	blt.n	8002ffa <PT100_ReadTemperature+0x16>
        }
    }

    if (!found) {
 8003096:	7bfb      	ldrb	r3, [r7, #15]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d102      	bne.n	80030a2 <PT100_ReadTemperature+0xbe>
        printf("未找到有效的PT100温度数据\r\n");
 800309c:	4808      	ldr	r0, [pc, #32]	@ (80030c0 <PT100_ReadTemperature+0xdc>)
 800309e:	f00d fbe9 	bl	8010874 <puts>
    }
}
 80030a2:	bf00      	nop
 80030a4:	3710      	adds	r7, #16
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	240007c8 	.word	0x240007c8
 80030b0:	08014550 	.word	0x08014550
 80030b4:	38d1b717 	.word	0x38d1b717
 80030b8:	240009cc 	.word	0x240009cc
 80030bc:	0801457c 	.word	0x0801457c
 80030c0:	08014594 	.word	0x08014594

080030c4 <PT100_Task>:

// PT100任务函数
float PT100_Task(void)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
    PT100_GetTemperature();
 80030ca:	f7ff ff61 	bl	8002f90 <PT100_GetTemperature>

    // 等待数据到达 (最多200ms)
    uint32_t start = HAL_GetTick();
 80030ce:	f002 fb33 	bl	8005738 <HAL_GetTick>
 80030d2:	6078      	str	r0, [r7, #4]
    while (!rx_pt100_flag && (HAL_GetTick() - start < 200)) {}
 80030d4:	bf00      	nop
 80030d6:	4b12      	ldr	r3, [pc, #72]	@ (8003120 <PT100_Task+0x5c>)
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d106      	bne.n	80030ec <PT100_Task+0x28>
 80030de:	f002 fb2b 	bl	8005738 <HAL_GetTick>
 80030e2:	4602      	mov	r2, r0
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	2bc7      	cmp	r3, #199	@ 0xc7
 80030ea:	d9f4      	bls.n	80030d6 <PT100_Task+0x12>

    PT100_ReadTemperature();
 80030ec:	f7ff ff7a 	bl	8002fe4 <PT100_ReadTemperature>
    rx_pt100_flag = 0;
 80030f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003120 <PT100_Task+0x5c>)
 80030f2:	2200      	movs	r2, #0
 80030f4:	701a      	strb	r2, [r3, #0]

    // 重新启动DMA接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart8, rx_data8, sizeof(rx_data8));
 80030f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030fa:	490a      	ldr	r1, [pc, #40]	@ (8003124 <PT100_Task+0x60>)
 80030fc:	480a      	ldr	r0, [pc, #40]	@ (8003128 <PT100_Task+0x64>)
 80030fe:	f00c fbab 	bl	800f858 <HAL_UARTEx_ReceiveToIdle_DMA>

    // 应用滤波并返回滤波后的温度
    return TempFilter_Update(pt100_temp);
 8003102:	4b0a      	ldr	r3, [pc, #40]	@ (800312c <PT100_Task+0x68>)
 8003104:	edd3 7a00 	vldr	s15, [r3]
 8003108:	eeb0 0a67 	vmov.f32	s0, s15
 800310c:	f7ff fe18 	bl	8002d40 <TempFilter_Update>
 8003110:	eef0 7a40 	vmov.f32	s15, s0
}
 8003114:	eeb0 0a67 	vmov.f32	s0, s15
 8003118:	3708      	adds	r7, #8
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	240009c8 	.word	0x240009c8
 8003124:	240007c8 	.word	0x240007c8
 8003128:	24001040 	.word	0x24001040
 800312c:	240009cc 	.word	0x240009cc

08003130 <Start_AcidPump>:
uint8_t rx_pump_flag = 0;


// ================= 启动泵 =================
void Start_AcidPump(void)//地址是01
{
 8003130:	b5b0      	push	{r4, r5, r7, lr}
 8003132:	b086      	sub	sp, #24
 8003134:	af00      	add	r7, sp, #0
    uint8_t sendBuffer[] = {
 8003136:	4b54      	ldr	r3, [pc, #336]	@ (8003288 <Start_AcidPump+0x158>)
 8003138:	1d3c      	adds	r4, r7, #4
 800313a:	461d      	mov	r5, r3
 800313c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800313e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003140:	682b      	ldr	r3, [r5, #0]
 8003142:	7023      	strb	r3, [r4, #0]
        0x01, 0x10, 0x00, 0x60, 0x00, 0x04, 0x08,
        0x00, 0x00, 0x0B, 0xB8, 0x01, 0x2C, 0x00, 0x64, 0x56, 0x44
    };

    tx_pump_flag = 0;
 8003144:	4b51      	ldr	r3, [pc, #324]	@ (800328c <Start_AcidPump+0x15c>)
 8003146:	2200      	movs	r2, #0
 8003148:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart6, sendBuffer, sizeof(sendBuffer));
 800314a:	1d3b      	adds	r3, r7, #4
 800314c:	2211      	movs	r2, #17
 800314e:	4619      	mov	r1, r3
 8003150:	484f      	ldr	r0, [pc, #316]	@ (8003290 <Start_AcidPump+0x160>)
 8003152:	f00a fc37 	bl	800d9c4 <HAL_UART_Transmit_DMA>
    while (tx_pump_flag == 0) {}  // 等待发送完成
 8003156:	bf00      	nop
 8003158:	4b4c      	ldr	r3, [pc, #304]	@ (800328c <Start_AcidPump+0x15c>)
 800315a:	781b      	ldrb	r3, [r3, #0]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d0fb      	beq.n	8003158 <Start_AcidPump+0x28>
    // 开启接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8003160:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003164:	494b      	ldr	r1, [pc, #300]	@ (8003294 <Start_AcidPump+0x164>)
 8003166:	484a      	ldr	r0, [pc, #296]	@ (8003290 <Start_AcidPump+0x160>)
 8003168:	f00c fb76 	bl	800f858 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 800316c:	4b48      	ldr	r3, [pc, #288]	@ (8003290 <Start_AcidPump+0x160>)
 800316e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a48      	ldr	r2, [pc, #288]	@ (8003298 <Start_AcidPump+0x168>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d068      	beq.n	800324c <Start_AcidPump+0x11c>
 800317a:	4b45      	ldr	r3, [pc, #276]	@ (8003290 <Start_AcidPump+0x160>)
 800317c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a46      	ldr	r2, [pc, #280]	@ (800329c <Start_AcidPump+0x16c>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d061      	beq.n	800324c <Start_AcidPump+0x11c>
 8003188:	4b41      	ldr	r3, [pc, #260]	@ (8003290 <Start_AcidPump+0x160>)
 800318a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a43      	ldr	r2, [pc, #268]	@ (80032a0 <Start_AcidPump+0x170>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d05a      	beq.n	800324c <Start_AcidPump+0x11c>
 8003196:	4b3e      	ldr	r3, [pc, #248]	@ (8003290 <Start_AcidPump+0x160>)
 8003198:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a41      	ldr	r2, [pc, #260]	@ (80032a4 <Start_AcidPump+0x174>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d053      	beq.n	800324c <Start_AcidPump+0x11c>
 80031a4:	4b3a      	ldr	r3, [pc, #232]	@ (8003290 <Start_AcidPump+0x160>)
 80031a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a3e      	ldr	r2, [pc, #248]	@ (80032a8 <Start_AcidPump+0x178>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d04c      	beq.n	800324c <Start_AcidPump+0x11c>
 80031b2:	4b37      	ldr	r3, [pc, #220]	@ (8003290 <Start_AcidPump+0x160>)
 80031b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a3c      	ldr	r2, [pc, #240]	@ (80032ac <Start_AcidPump+0x17c>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d045      	beq.n	800324c <Start_AcidPump+0x11c>
 80031c0:	4b33      	ldr	r3, [pc, #204]	@ (8003290 <Start_AcidPump+0x160>)
 80031c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a39      	ldr	r2, [pc, #228]	@ (80032b0 <Start_AcidPump+0x180>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d03e      	beq.n	800324c <Start_AcidPump+0x11c>
 80031ce:	4b30      	ldr	r3, [pc, #192]	@ (8003290 <Start_AcidPump+0x160>)
 80031d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a37      	ldr	r2, [pc, #220]	@ (80032b4 <Start_AcidPump+0x184>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d037      	beq.n	800324c <Start_AcidPump+0x11c>
 80031dc:	4b2c      	ldr	r3, [pc, #176]	@ (8003290 <Start_AcidPump+0x160>)
 80031de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a34      	ldr	r2, [pc, #208]	@ (80032b8 <Start_AcidPump+0x188>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d030      	beq.n	800324c <Start_AcidPump+0x11c>
 80031ea:	4b29      	ldr	r3, [pc, #164]	@ (8003290 <Start_AcidPump+0x160>)
 80031ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a32      	ldr	r2, [pc, #200]	@ (80032bc <Start_AcidPump+0x18c>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d029      	beq.n	800324c <Start_AcidPump+0x11c>
 80031f8:	4b25      	ldr	r3, [pc, #148]	@ (8003290 <Start_AcidPump+0x160>)
 80031fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a2f      	ldr	r2, [pc, #188]	@ (80032c0 <Start_AcidPump+0x190>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d022      	beq.n	800324c <Start_AcidPump+0x11c>
 8003206:	4b22      	ldr	r3, [pc, #136]	@ (8003290 <Start_AcidPump+0x160>)
 8003208:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a2d      	ldr	r2, [pc, #180]	@ (80032c4 <Start_AcidPump+0x194>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d01b      	beq.n	800324c <Start_AcidPump+0x11c>
 8003214:	4b1e      	ldr	r3, [pc, #120]	@ (8003290 <Start_AcidPump+0x160>)
 8003216:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a2a      	ldr	r2, [pc, #168]	@ (80032c8 <Start_AcidPump+0x198>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d014      	beq.n	800324c <Start_AcidPump+0x11c>
 8003222:	4b1b      	ldr	r3, [pc, #108]	@ (8003290 <Start_AcidPump+0x160>)
 8003224:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a28      	ldr	r2, [pc, #160]	@ (80032cc <Start_AcidPump+0x19c>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d00d      	beq.n	800324c <Start_AcidPump+0x11c>
 8003230:	4b17      	ldr	r3, [pc, #92]	@ (8003290 <Start_AcidPump+0x160>)
 8003232:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a25      	ldr	r2, [pc, #148]	@ (80032d0 <Start_AcidPump+0x1a0>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d006      	beq.n	800324c <Start_AcidPump+0x11c>
 800323e:	4b14      	ldr	r3, [pc, #80]	@ (8003290 <Start_AcidPump+0x160>)
 8003240:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a23      	ldr	r2, [pc, #140]	@ (80032d4 <Start_AcidPump+0x1a4>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d10c      	bne.n	8003266 <Start_AcidPump+0x136>
 800324c:	4b10      	ldr	r3, [pc, #64]	@ (8003290 <Start_AcidPump+0x160>)
 800324e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	4b0e      	ldr	r3, [pc, #56]	@ (8003290 <Start_AcidPump+0x160>)
 8003258:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f022 0208 	bic.w	r2, r2, #8
 8003262:	601a      	str	r2, [r3, #0]
 8003264:	e00c      	b.n	8003280 <Start_AcidPump+0x150>
 8003266:	4b0a      	ldr	r3, [pc, #40]	@ (8003290 <Start_AcidPump+0x160>)
 8003268:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	4b07      	ldr	r3, [pc, #28]	@ (8003290 <Start_AcidPump+0x160>)
 8003272:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f022 0204 	bic.w	r2, r2, #4
 800327c:	601a      	str	r2, [r3, #0]
}
 800327e:	bf00      	nop
 8003280:	bf00      	nop
 8003282:	3718      	adds	r7, #24
 8003284:	46bd      	mov	sp, r7
 8003286:	bdb0      	pop	{r4, r5, r7, pc}
 8003288:	080145bc 	.word	0x080145bc
 800328c:	24000bec 	.word	0x24000bec
 8003290:	240011fc 	.word	0x240011fc
 8003294:	240009ec 	.word	0x240009ec
 8003298:	40020010 	.word	0x40020010
 800329c:	40020028 	.word	0x40020028
 80032a0:	40020040 	.word	0x40020040
 80032a4:	40020058 	.word	0x40020058
 80032a8:	40020070 	.word	0x40020070
 80032ac:	40020088 	.word	0x40020088
 80032b0:	400200a0 	.word	0x400200a0
 80032b4:	400200b8 	.word	0x400200b8
 80032b8:	40020410 	.word	0x40020410
 80032bc:	40020428 	.word	0x40020428
 80032c0:	40020440 	.word	0x40020440
 80032c4:	40020458 	.word	0x40020458
 80032c8:	40020470 	.word	0x40020470
 80032cc:	40020488 	.word	0x40020488
 80032d0:	400204a0 	.word	0x400204a0
 80032d4:	400204b8 	.word	0x400204b8

080032d8 <Start_AlkaliPump>:
void Start_AlkaliPump(void)//地址是02
{
 80032d8:	b5b0      	push	{r4, r5, r7, lr}
 80032da:	b086      	sub	sp, #24
 80032dc:	af00      	add	r7, sp, #0
    uint8_t sendBuffer[] = {
 80032de:	4b54      	ldr	r3, [pc, #336]	@ (8003430 <Start_AlkaliPump+0x158>)
 80032e0:	1d3c      	adds	r4, r7, #4
 80032e2:	461d      	mov	r5, r3
 80032e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80032e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80032e8:	682b      	ldr	r3, [r5, #0]
 80032ea:	7023      	strb	r3, [r4, #0]
        0x02, 0x10, 0x00, 0x60, 0x00, 0x04, 0x08,
        0x00, 0x00, 0x0B, 0xB8, 0x01, 0x2C, 0x00, 0x64, 0x15, 0x45
    };

    tx_pump_flag = 0;
 80032ec:	4b51      	ldr	r3, [pc, #324]	@ (8003434 <Start_AlkaliPump+0x15c>)
 80032ee:	2200      	movs	r2, #0
 80032f0:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart6, sendBuffer, sizeof(sendBuffer));
 80032f2:	1d3b      	adds	r3, r7, #4
 80032f4:	2211      	movs	r2, #17
 80032f6:	4619      	mov	r1, r3
 80032f8:	484f      	ldr	r0, [pc, #316]	@ (8003438 <Start_AlkaliPump+0x160>)
 80032fa:	f00a fb63 	bl	800d9c4 <HAL_UART_Transmit_DMA>
    while (tx_pump_flag == 0) {}  // 等待发送完成
 80032fe:	bf00      	nop
 8003300:	4b4c      	ldr	r3, [pc, #304]	@ (8003434 <Start_AlkaliPump+0x15c>)
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d0fb      	beq.n	8003300 <Start_AlkaliPump+0x28>

    // 开启接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8003308:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800330c:	494b      	ldr	r1, [pc, #300]	@ (800343c <Start_AlkaliPump+0x164>)
 800330e:	484a      	ldr	r0, [pc, #296]	@ (8003438 <Start_AlkaliPump+0x160>)
 8003310:	f00c faa2 	bl	800f858 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 8003314:	4b48      	ldr	r3, [pc, #288]	@ (8003438 <Start_AlkaliPump+0x160>)
 8003316:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a48      	ldr	r2, [pc, #288]	@ (8003440 <Start_AlkaliPump+0x168>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d068      	beq.n	80033f4 <Start_AlkaliPump+0x11c>
 8003322:	4b45      	ldr	r3, [pc, #276]	@ (8003438 <Start_AlkaliPump+0x160>)
 8003324:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a46      	ldr	r2, [pc, #280]	@ (8003444 <Start_AlkaliPump+0x16c>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d061      	beq.n	80033f4 <Start_AlkaliPump+0x11c>
 8003330:	4b41      	ldr	r3, [pc, #260]	@ (8003438 <Start_AlkaliPump+0x160>)
 8003332:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a43      	ldr	r2, [pc, #268]	@ (8003448 <Start_AlkaliPump+0x170>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d05a      	beq.n	80033f4 <Start_AlkaliPump+0x11c>
 800333e:	4b3e      	ldr	r3, [pc, #248]	@ (8003438 <Start_AlkaliPump+0x160>)
 8003340:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a41      	ldr	r2, [pc, #260]	@ (800344c <Start_AlkaliPump+0x174>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d053      	beq.n	80033f4 <Start_AlkaliPump+0x11c>
 800334c:	4b3a      	ldr	r3, [pc, #232]	@ (8003438 <Start_AlkaliPump+0x160>)
 800334e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a3e      	ldr	r2, [pc, #248]	@ (8003450 <Start_AlkaliPump+0x178>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d04c      	beq.n	80033f4 <Start_AlkaliPump+0x11c>
 800335a:	4b37      	ldr	r3, [pc, #220]	@ (8003438 <Start_AlkaliPump+0x160>)
 800335c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a3c      	ldr	r2, [pc, #240]	@ (8003454 <Start_AlkaliPump+0x17c>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d045      	beq.n	80033f4 <Start_AlkaliPump+0x11c>
 8003368:	4b33      	ldr	r3, [pc, #204]	@ (8003438 <Start_AlkaliPump+0x160>)
 800336a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a39      	ldr	r2, [pc, #228]	@ (8003458 <Start_AlkaliPump+0x180>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d03e      	beq.n	80033f4 <Start_AlkaliPump+0x11c>
 8003376:	4b30      	ldr	r3, [pc, #192]	@ (8003438 <Start_AlkaliPump+0x160>)
 8003378:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a37      	ldr	r2, [pc, #220]	@ (800345c <Start_AlkaliPump+0x184>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d037      	beq.n	80033f4 <Start_AlkaliPump+0x11c>
 8003384:	4b2c      	ldr	r3, [pc, #176]	@ (8003438 <Start_AlkaliPump+0x160>)
 8003386:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a34      	ldr	r2, [pc, #208]	@ (8003460 <Start_AlkaliPump+0x188>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d030      	beq.n	80033f4 <Start_AlkaliPump+0x11c>
 8003392:	4b29      	ldr	r3, [pc, #164]	@ (8003438 <Start_AlkaliPump+0x160>)
 8003394:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a32      	ldr	r2, [pc, #200]	@ (8003464 <Start_AlkaliPump+0x18c>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d029      	beq.n	80033f4 <Start_AlkaliPump+0x11c>
 80033a0:	4b25      	ldr	r3, [pc, #148]	@ (8003438 <Start_AlkaliPump+0x160>)
 80033a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a2f      	ldr	r2, [pc, #188]	@ (8003468 <Start_AlkaliPump+0x190>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d022      	beq.n	80033f4 <Start_AlkaliPump+0x11c>
 80033ae:	4b22      	ldr	r3, [pc, #136]	@ (8003438 <Start_AlkaliPump+0x160>)
 80033b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a2d      	ldr	r2, [pc, #180]	@ (800346c <Start_AlkaliPump+0x194>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d01b      	beq.n	80033f4 <Start_AlkaliPump+0x11c>
 80033bc:	4b1e      	ldr	r3, [pc, #120]	@ (8003438 <Start_AlkaliPump+0x160>)
 80033be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a2a      	ldr	r2, [pc, #168]	@ (8003470 <Start_AlkaliPump+0x198>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d014      	beq.n	80033f4 <Start_AlkaliPump+0x11c>
 80033ca:	4b1b      	ldr	r3, [pc, #108]	@ (8003438 <Start_AlkaliPump+0x160>)
 80033cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a28      	ldr	r2, [pc, #160]	@ (8003474 <Start_AlkaliPump+0x19c>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d00d      	beq.n	80033f4 <Start_AlkaliPump+0x11c>
 80033d8:	4b17      	ldr	r3, [pc, #92]	@ (8003438 <Start_AlkaliPump+0x160>)
 80033da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a25      	ldr	r2, [pc, #148]	@ (8003478 <Start_AlkaliPump+0x1a0>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d006      	beq.n	80033f4 <Start_AlkaliPump+0x11c>
 80033e6:	4b14      	ldr	r3, [pc, #80]	@ (8003438 <Start_AlkaliPump+0x160>)
 80033e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a23      	ldr	r2, [pc, #140]	@ (800347c <Start_AlkaliPump+0x1a4>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d10c      	bne.n	800340e <Start_AlkaliPump+0x136>
 80033f4:	4b10      	ldr	r3, [pc, #64]	@ (8003438 <Start_AlkaliPump+0x160>)
 80033f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	4b0e      	ldr	r3, [pc, #56]	@ (8003438 <Start_AlkaliPump+0x160>)
 8003400:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f022 0208 	bic.w	r2, r2, #8
 800340a:	601a      	str	r2, [r3, #0]
 800340c:	e00c      	b.n	8003428 <Start_AlkaliPump+0x150>
 800340e:	4b0a      	ldr	r3, [pc, #40]	@ (8003438 <Start_AlkaliPump+0x160>)
 8003410:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	4b07      	ldr	r3, [pc, #28]	@ (8003438 <Start_AlkaliPump+0x160>)
 800341a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f022 0204 	bic.w	r2, r2, #4
 8003424:	601a      	str	r2, [r3, #0]
}
 8003426:	bf00      	nop
 8003428:	bf00      	nop
 800342a:	3718      	adds	r7, #24
 800342c:	46bd      	mov	sp, r7
 800342e:	bdb0      	pop	{r4, r5, r7, pc}
 8003430:	080145d0 	.word	0x080145d0
 8003434:	24000bec 	.word	0x24000bec
 8003438:	240011fc 	.word	0x240011fc
 800343c:	240009ec 	.word	0x240009ec
 8003440:	40020010 	.word	0x40020010
 8003444:	40020028 	.word	0x40020028
 8003448:	40020040 	.word	0x40020040
 800344c:	40020058 	.word	0x40020058
 8003450:	40020070 	.word	0x40020070
 8003454:	40020088 	.word	0x40020088
 8003458:	400200a0 	.word	0x400200a0
 800345c:	400200b8 	.word	0x400200b8
 8003460:	40020410 	.word	0x40020410
 8003464:	40020428 	.word	0x40020428
 8003468:	40020440 	.word	0x40020440
 800346c:	40020458 	.word	0x40020458
 8003470:	40020470 	.word	0x40020470
 8003474:	40020488 	.word	0x40020488
 8003478:	400204a0 	.word	0x400204a0
 800347c:	400204b8 	.word	0x400204b8

08003480 <Stop_AcidPump>:

// ================= 停止泵 =================
void Stop_AcidPump(void)//01
{
 8003480:	b590      	push	{r4, r7, lr}
 8003482:	b085      	sub	sp, #20
 8003484:	af00      	add	r7, sp, #0
    uint8_t sendBuffer[] = {
 8003486:	4b53      	ldr	r3, [pc, #332]	@ (80035d4 <Stop_AcidPump+0x154>)
 8003488:	463c      	mov	r4, r7
 800348a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800348c:	c407      	stmia	r4!, {r0, r1, r2}
 800348e:	7023      	strb	r3, [r4, #0]
        0x01, 0x10, 0x00, 0x03, 0x00, 0x02,
        0x04, 0x00, 0x00, 0x00, 0x00, 0xB3, 0xBA
    };

    tx_pump_flag = 0;
 8003490:	4b51      	ldr	r3, [pc, #324]	@ (80035d8 <Stop_AcidPump+0x158>)
 8003492:	2200      	movs	r2, #0
 8003494:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart6, sendBuffer, sizeof(sendBuffer));
 8003496:	463b      	mov	r3, r7
 8003498:	220d      	movs	r2, #13
 800349a:	4619      	mov	r1, r3
 800349c:	484f      	ldr	r0, [pc, #316]	@ (80035dc <Stop_AcidPump+0x15c>)
 800349e:	f00a fa91 	bl	800d9c4 <HAL_UART_Transmit_DMA>
    while (tx_pump_flag == 0) {}  // 等待发送完成
 80034a2:	bf00      	nop
 80034a4:	4b4c      	ldr	r3, [pc, #304]	@ (80035d8 <Stop_AcidPump+0x158>)
 80034a6:	781b      	ldrb	r3, [r3, #0]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d0fb      	beq.n	80034a4 <Stop_AcidPump+0x24>
    // 开启接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 80034ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034b0:	494b      	ldr	r1, [pc, #300]	@ (80035e0 <Stop_AcidPump+0x160>)
 80034b2:	484a      	ldr	r0, [pc, #296]	@ (80035dc <Stop_AcidPump+0x15c>)
 80034b4:	f00c f9d0 	bl	800f858 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 80034b8:	4b48      	ldr	r3, [pc, #288]	@ (80035dc <Stop_AcidPump+0x15c>)
 80034ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a48      	ldr	r2, [pc, #288]	@ (80035e4 <Stop_AcidPump+0x164>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d068      	beq.n	8003598 <Stop_AcidPump+0x118>
 80034c6:	4b45      	ldr	r3, [pc, #276]	@ (80035dc <Stop_AcidPump+0x15c>)
 80034c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a46      	ldr	r2, [pc, #280]	@ (80035e8 <Stop_AcidPump+0x168>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d061      	beq.n	8003598 <Stop_AcidPump+0x118>
 80034d4:	4b41      	ldr	r3, [pc, #260]	@ (80035dc <Stop_AcidPump+0x15c>)
 80034d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a43      	ldr	r2, [pc, #268]	@ (80035ec <Stop_AcidPump+0x16c>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d05a      	beq.n	8003598 <Stop_AcidPump+0x118>
 80034e2:	4b3e      	ldr	r3, [pc, #248]	@ (80035dc <Stop_AcidPump+0x15c>)
 80034e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a41      	ldr	r2, [pc, #260]	@ (80035f0 <Stop_AcidPump+0x170>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d053      	beq.n	8003598 <Stop_AcidPump+0x118>
 80034f0:	4b3a      	ldr	r3, [pc, #232]	@ (80035dc <Stop_AcidPump+0x15c>)
 80034f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a3e      	ldr	r2, [pc, #248]	@ (80035f4 <Stop_AcidPump+0x174>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d04c      	beq.n	8003598 <Stop_AcidPump+0x118>
 80034fe:	4b37      	ldr	r3, [pc, #220]	@ (80035dc <Stop_AcidPump+0x15c>)
 8003500:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a3c      	ldr	r2, [pc, #240]	@ (80035f8 <Stop_AcidPump+0x178>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d045      	beq.n	8003598 <Stop_AcidPump+0x118>
 800350c:	4b33      	ldr	r3, [pc, #204]	@ (80035dc <Stop_AcidPump+0x15c>)
 800350e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a39      	ldr	r2, [pc, #228]	@ (80035fc <Stop_AcidPump+0x17c>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d03e      	beq.n	8003598 <Stop_AcidPump+0x118>
 800351a:	4b30      	ldr	r3, [pc, #192]	@ (80035dc <Stop_AcidPump+0x15c>)
 800351c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a37      	ldr	r2, [pc, #220]	@ (8003600 <Stop_AcidPump+0x180>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d037      	beq.n	8003598 <Stop_AcidPump+0x118>
 8003528:	4b2c      	ldr	r3, [pc, #176]	@ (80035dc <Stop_AcidPump+0x15c>)
 800352a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a34      	ldr	r2, [pc, #208]	@ (8003604 <Stop_AcidPump+0x184>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d030      	beq.n	8003598 <Stop_AcidPump+0x118>
 8003536:	4b29      	ldr	r3, [pc, #164]	@ (80035dc <Stop_AcidPump+0x15c>)
 8003538:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a32      	ldr	r2, [pc, #200]	@ (8003608 <Stop_AcidPump+0x188>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d029      	beq.n	8003598 <Stop_AcidPump+0x118>
 8003544:	4b25      	ldr	r3, [pc, #148]	@ (80035dc <Stop_AcidPump+0x15c>)
 8003546:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a2f      	ldr	r2, [pc, #188]	@ (800360c <Stop_AcidPump+0x18c>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d022      	beq.n	8003598 <Stop_AcidPump+0x118>
 8003552:	4b22      	ldr	r3, [pc, #136]	@ (80035dc <Stop_AcidPump+0x15c>)
 8003554:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a2d      	ldr	r2, [pc, #180]	@ (8003610 <Stop_AcidPump+0x190>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d01b      	beq.n	8003598 <Stop_AcidPump+0x118>
 8003560:	4b1e      	ldr	r3, [pc, #120]	@ (80035dc <Stop_AcidPump+0x15c>)
 8003562:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a2a      	ldr	r2, [pc, #168]	@ (8003614 <Stop_AcidPump+0x194>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d014      	beq.n	8003598 <Stop_AcidPump+0x118>
 800356e:	4b1b      	ldr	r3, [pc, #108]	@ (80035dc <Stop_AcidPump+0x15c>)
 8003570:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a28      	ldr	r2, [pc, #160]	@ (8003618 <Stop_AcidPump+0x198>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d00d      	beq.n	8003598 <Stop_AcidPump+0x118>
 800357c:	4b17      	ldr	r3, [pc, #92]	@ (80035dc <Stop_AcidPump+0x15c>)
 800357e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a25      	ldr	r2, [pc, #148]	@ (800361c <Stop_AcidPump+0x19c>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d006      	beq.n	8003598 <Stop_AcidPump+0x118>
 800358a:	4b14      	ldr	r3, [pc, #80]	@ (80035dc <Stop_AcidPump+0x15c>)
 800358c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a23      	ldr	r2, [pc, #140]	@ (8003620 <Stop_AcidPump+0x1a0>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d10c      	bne.n	80035b2 <Stop_AcidPump+0x132>
 8003598:	4b10      	ldr	r3, [pc, #64]	@ (80035dc <Stop_AcidPump+0x15c>)
 800359a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	4b0e      	ldr	r3, [pc, #56]	@ (80035dc <Stop_AcidPump+0x15c>)
 80035a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f022 0208 	bic.w	r2, r2, #8
 80035ae:	601a      	str	r2, [r3, #0]
 80035b0:	e00c      	b.n	80035cc <Stop_AcidPump+0x14c>
 80035b2:	4b0a      	ldr	r3, [pc, #40]	@ (80035dc <Stop_AcidPump+0x15c>)
 80035b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	4b07      	ldr	r3, [pc, #28]	@ (80035dc <Stop_AcidPump+0x15c>)
 80035be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f022 0204 	bic.w	r2, r2, #4
 80035c8:	601a      	str	r2, [r3, #0]
}
 80035ca:	bf00      	nop
 80035cc:	bf00      	nop
 80035ce:	3714      	adds	r7, #20
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd90      	pop	{r4, r7, pc}
 80035d4:	080145e4 	.word	0x080145e4
 80035d8:	24000bec 	.word	0x24000bec
 80035dc:	240011fc 	.word	0x240011fc
 80035e0:	240009ec 	.word	0x240009ec
 80035e4:	40020010 	.word	0x40020010
 80035e8:	40020028 	.word	0x40020028
 80035ec:	40020040 	.word	0x40020040
 80035f0:	40020058 	.word	0x40020058
 80035f4:	40020070 	.word	0x40020070
 80035f8:	40020088 	.word	0x40020088
 80035fc:	400200a0 	.word	0x400200a0
 8003600:	400200b8 	.word	0x400200b8
 8003604:	40020410 	.word	0x40020410
 8003608:	40020428 	.word	0x40020428
 800360c:	40020440 	.word	0x40020440
 8003610:	40020458 	.word	0x40020458
 8003614:	40020470 	.word	0x40020470
 8003618:	40020488 	.word	0x40020488
 800361c:	400204a0 	.word	0x400204a0
 8003620:	400204b8 	.word	0x400204b8

08003624 <Stop_AlkaliPump>:
void Stop_AlkaliPump(void)//02
{
 8003624:	b590      	push	{r4, r7, lr}
 8003626:	b085      	sub	sp, #20
 8003628:	af00      	add	r7, sp, #0
    uint8_t sendBuffer[] = {
 800362a:	4b53      	ldr	r3, [pc, #332]	@ (8003778 <Stop_AlkaliPump+0x154>)
 800362c:	463c      	mov	r4, r7
 800362e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003630:	c407      	stmia	r4!, {r0, r1, r2}
 8003632:	7023      	strb	r3, [r4, #0]
        0x02, 0x10, 0x00, 0x03, 0x00, 0x02,
        0x04, 0x00, 0x00, 0x00, 0x00, 0xBC, 0xFE
    };
    tx_pump_flag = 0;
 8003634:	4b51      	ldr	r3, [pc, #324]	@ (800377c <Stop_AlkaliPump+0x158>)
 8003636:	2200      	movs	r2, #0
 8003638:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart6, sendBuffer, sizeof(sendBuffer));
 800363a:	463b      	mov	r3, r7
 800363c:	220d      	movs	r2, #13
 800363e:	4619      	mov	r1, r3
 8003640:	484f      	ldr	r0, [pc, #316]	@ (8003780 <Stop_AlkaliPump+0x15c>)
 8003642:	f00a f9bf 	bl	800d9c4 <HAL_UART_Transmit_DMA>
    while (tx_pump_flag == 0) {}  // 等待发送完成
 8003646:	bf00      	nop
 8003648:	4b4c      	ldr	r3, [pc, #304]	@ (800377c <Stop_AlkaliPump+0x158>)
 800364a:	781b      	ldrb	r3, [r3, #0]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d0fb      	beq.n	8003648 <Stop_AlkaliPump+0x24>
    // 开启接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8003650:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003654:	494b      	ldr	r1, [pc, #300]	@ (8003784 <Stop_AlkaliPump+0x160>)
 8003656:	484a      	ldr	r0, [pc, #296]	@ (8003780 <Stop_AlkaliPump+0x15c>)
 8003658:	f00c f8fe 	bl	800f858 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 800365c:	4b48      	ldr	r3, [pc, #288]	@ (8003780 <Stop_AlkaliPump+0x15c>)
 800365e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a48      	ldr	r2, [pc, #288]	@ (8003788 <Stop_AlkaliPump+0x164>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d068      	beq.n	800373c <Stop_AlkaliPump+0x118>
 800366a:	4b45      	ldr	r3, [pc, #276]	@ (8003780 <Stop_AlkaliPump+0x15c>)
 800366c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a46      	ldr	r2, [pc, #280]	@ (800378c <Stop_AlkaliPump+0x168>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d061      	beq.n	800373c <Stop_AlkaliPump+0x118>
 8003678:	4b41      	ldr	r3, [pc, #260]	@ (8003780 <Stop_AlkaliPump+0x15c>)
 800367a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a43      	ldr	r2, [pc, #268]	@ (8003790 <Stop_AlkaliPump+0x16c>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d05a      	beq.n	800373c <Stop_AlkaliPump+0x118>
 8003686:	4b3e      	ldr	r3, [pc, #248]	@ (8003780 <Stop_AlkaliPump+0x15c>)
 8003688:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a41      	ldr	r2, [pc, #260]	@ (8003794 <Stop_AlkaliPump+0x170>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d053      	beq.n	800373c <Stop_AlkaliPump+0x118>
 8003694:	4b3a      	ldr	r3, [pc, #232]	@ (8003780 <Stop_AlkaliPump+0x15c>)
 8003696:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a3e      	ldr	r2, [pc, #248]	@ (8003798 <Stop_AlkaliPump+0x174>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d04c      	beq.n	800373c <Stop_AlkaliPump+0x118>
 80036a2:	4b37      	ldr	r3, [pc, #220]	@ (8003780 <Stop_AlkaliPump+0x15c>)
 80036a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a3c      	ldr	r2, [pc, #240]	@ (800379c <Stop_AlkaliPump+0x178>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d045      	beq.n	800373c <Stop_AlkaliPump+0x118>
 80036b0:	4b33      	ldr	r3, [pc, #204]	@ (8003780 <Stop_AlkaliPump+0x15c>)
 80036b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a39      	ldr	r2, [pc, #228]	@ (80037a0 <Stop_AlkaliPump+0x17c>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d03e      	beq.n	800373c <Stop_AlkaliPump+0x118>
 80036be:	4b30      	ldr	r3, [pc, #192]	@ (8003780 <Stop_AlkaliPump+0x15c>)
 80036c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a37      	ldr	r2, [pc, #220]	@ (80037a4 <Stop_AlkaliPump+0x180>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d037      	beq.n	800373c <Stop_AlkaliPump+0x118>
 80036cc:	4b2c      	ldr	r3, [pc, #176]	@ (8003780 <Stop_AlkaliPump+0x15c>)
 80036ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a34      	ldr	r2, [pc, #208]	@ (80037a8 <Stop_AlkaliPump+0x184>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d030      	beq.n	800373c <Stop_AlkaliPump+0x118>
 80036da:	4b29      	ldr	r3, [pc, #164]	@ (8003780 <Stop_AlkaliPump+0x15c>)
 80036dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a32      	ldr	r2, [pc, #200]	@ (80037ac <Stop_AlkaliPump+0x188>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d029      	beq.n	800373c <Stop_AlkaliPump+0x118>
 80036e8:	4b25      	ldr	r3, [pc, #148]	@ (8003780 <Stop_AlkaliPump+0x15c>)
 80036ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a2f      	ldr	r2, [pc, #188]	@ (80037b0 <Stop_AlkaliPump+0x18c>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d022      	beq.n	800373c <Stop_AlkaliPump+0x118>
 80036f6:	4b22      	ldr	r3, [pc, #136]	@ (8003780 <Stop_AlkaliPump+0x15c>)
 80036f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a2d      	ldr	r2, [pc, #180]	@ (80037b4 <Stop_AlkaliPump+0x190>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d01b      	beq.n	800373c <Stop_AlkaliPump+0x118>
 8003704:	4b1e      	ldr	r3, [pc, #120]	@ (8003780 <Stop_AlkaliPump+0x15c>)
 8003706:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a2a      	ldr	r2, [pc, #168]	@ (80037b8 <Stop_AlkaliPump+0x194>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d014      	beq.n	800373c <Stop_AlkaliPump+0x118>
 8003712:	4b1b      	ldr	r3, [pc, #108]	@ (8003780 <Stop_AlkaliPump+0x15c>)
 8003714:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a28      	ldr	r2, [pc, #160]	@ (80037bc <Stop_AlkaliPump+0x198>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d00d      	beq.n	800373c <Stop_AlkaliPump+0x118>
 8003720:	4b17      	ldr	r3, [pc, #92]	@ (8003780 <Stop_AlkaliPump+0x15c>)
 8003722:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a25      	ldr	r2, [pc, #148]	@ (80037c0 <Stop_AlkaliPump+0x19c>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d006      	beq.n	800373c <Stop_AlkaliPump+0x118>
 800372e:	4b14      	ldr	r3, [pc, #80]	@ (8003780 <Stop_AlkaliPump+0x15c>)
 8003730:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a23      	ldr	r2, [pc, #140]	@ (80037c4 <Stop_AlkaliPump+0x1a0>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d10c      	bne.n	8003756 <Stop_AlkaliPump+0x132>
 800373c:	4b10      	ldr	r3, [pc, #64]	@ (8003780 <Stop_AlkaliPump+0x15c>)
 800373e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	4b0e      	ldr	r3, [pc, #56]	@ (8003780 <Stop_AlkaliPump+0x15c>)
 8003748:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f022 0208 	bic.w	r2, r2, #8
 8003752:	601a      	str	r2, [r3, #0]
 8003754:	e00c      	b.n	8003770 <Stop_AlkaliPump+0x14c>
 8003756:	4b0a      	ldr	r3, [pc, #40]	@ (8003780 <Stop_AlkaliPump+0x15c>)
 8003758:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681a      	ldr	r2, [r3, #0]
 8003760:	4b07      	ldr	r3, [pc, #28]	@ (8003780 <Stop_AlkaliPump+0x15c>)
 8003762:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f022 0204 	bic.w	r2, r2, #4
 800376c:	601a      	str	r2, [r3, #0]
}
 800376e:	bf00      	nop
 8003770:	bf00      	nop
 8003772:	3714      	adds	r7, #20
 8003774:	46bd      	mov	sp, r7
 8003776:	bd90      	pop	{r4, r7, pc}
 8003778:	080145f4 	.word	0x080145f4
 800377c:	24000bec 	.word	0x24000bec
 8003780:	240011fc 	.word	0x240011fc
 8003784:	240009ec 	.word	0x240009ec
 8003788:	40020010 	.word	0x40020010
 800378c:	40020028 	.word	0x40020028
 8003790:	40020040 	.word	0x40020040
 8003794:	40020058 	.word	0x40020058
 8003798:	40020070 	.word	0x40020070
 800379c:	40020088 	.word	0x40020088
 80037a0:	400200a0 	.word	0x400200a0
 80037a4:	400200b8 	.word	0x400200b8
 80037a8:	40020410 	.word	0x40020410
 80037ac:	40020428 	.word	0x40020428
 80037b0:	40020440 	.word	0x40020440
 80037b4:	40020458 	.word	0x40020458
 80037b8:	40020470 	.word	0x40020470
 80037bc:	40020488 	.word	0x40020488
 80037c0:	400204a0 	.word	0x400204a0
 80037c4:	400204b8 	.word	0x400204b8

080037c8 <Relay_Init>:
#include "relay.h"

static uint8_t relay_status = 0;  // 记录继电器状态

void Relay_Init(void)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	af00      	add	r7, sp, #0
	Relay_Off();
 80037cc:	f000 f81e 	bl	800380c <Relay_Off>
    relay_status = 0;
 80037d0:	4b02      	ldr	r3, [pc, #8]	@ (80037dc <Relay_Init+0x14>)
 80037d2:	2200      	movs	r2, #0
 80037d4:	701a      	strb	r2, [r3, #0]
}
 80037d6:	bf00      	nop
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	bf00      	nop
 80037dc:	24000bee 	.word	0x24000bee

080037e0 <Relay_On>:

void Relay_On(void) {
 80037e0:	b580      	push	{r7, lr}
 80037e2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_SET); // 高电平激活
 80037e4:	2201      	movs	r2, #1
 80037e6:	2101      	movs	r1, #1
 80037e8:	4805      	ldr	r0, [pc, #20]	@ (8003800 <Relay_On+0x20>)
 80037ea:	f005 f955 	bl	8008a98 <HAL_GPIO_WritePin>
    relay_status = 1;
 80037ee:	4b05      	ldr	r3, [pc, #20]	@ (8003804 <Relay_On+0x24>)
 80037f0:	2201      	movs	r2, #1
 80037f2:	701a      	strb	r2, [r3, #0]
    printf("[Relay] On (Heating)\r\n");
 80037f4:	4804      	ldr	r0, [pc, #16]	@ (8003808 <Relay_On+0x28>)
 80037f6:	f00d f83d 	bl	8010874 <puts>
}
 80037fa:	bf00      	nop
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	58020400 	.word	0x58020400
 8003804:	24000bee 	.word	0x24000bee
 8003808:	08014604 	.word	0x08014604

0800380c <Relay_Off>:

void Relay_Off(void) {
 800380c:	b580      	push	{r7, lr}
 800380e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_RESET);   // 低电平关闭
 8003810:	2200      	movs	r2, #0
 8003812:	2101      	movs	r1, #1
 8003814:	4805      	ldr	r0, [pc, #20]	@ (800382c <Relay_Off+0x20>)
 8003816:	f005 f93f 	bl	8008a98 <HAL_GPIO_WritePin>
    relay_status = 0;
 800381a:	4b05      	ldr	r3, [pc, #20]	@ (8003830 <Relay_Off+0x24>)
 800381c:	2200      	movs	r2, #0
 800381e:	701a      	strb	r2, [r3, #0]
    printf("[Relay] Off (Stop Heating)\r\n");
 8003820:	4804      	ldr	r0, [pc, #16]	@ (8003834 <Relay_Off+0x28>)
 8003822:	f00d f827 	bl	8010874 <puts>
}
 8003826:	bf00      	nop
 8003828:	bd80      	pop	{r7, pc}
 800382a:	bf00      	nop
 800382c:	58020400 	.word	0x58020400
 8003830:	24000bee 	.word	0x24000bee
 8003834:	0801461c 	.word	0x0801461c

08003838 <Relay_Switch>:

void Relay_Switch(uint8_t onoff) {
 8003838:	b580      	push	{r7, lr}
 800383a:	b082      	sub	sp, #8
 800383c:	af00      	add	r7, sp, #0
 800383e:	4603      	mov	r3, r0
 8003840:	71fb      	strb	r3, [r7, #7]
    if (onoff && !relay_status) {
 8003842:	79fb      	ldrb	r3, [r7, #7]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d006      	beq.n	8003856 <Relay_Switch+0x1e>
 8003848:	4b09      	ldr	r3, [pc, #36]	@ (8003870 <Relay_Switch+0x38>)
 800384a:	781b      	ldrb	r3, [r3, #0]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d102      	bne.n	8003856 <Relay_Switch+0x1e>
        Relay_On();
 8003850:	f7ff ffc6 	bl	80037e0 <Relay_On>
    } else if (!onoff && relay_status) {
        Relay_Off();
    }
}
 8003854:	e008      	b.n	8003868 <Relay_Switch+0x30>
    } else if (!onoff && relay_status) {
 8003856:	79fb      	ldrb	r3, [r7, #7]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d105      	bne.n	8003868 <Relay_Switch+0x30>
 800385c:	4b04      	ldr	r3, [pc, #16]	@ (8003870 <Relay_Switch+0x38>)
 800385e:	781b      	ldrb	r3, [r3, #0]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d001      	beq.n	8003868 <Relay_Switch+0x30>
        Relay_Off();
 8003864:	f7ff ffd2 	bl	800380c <Relay_Off>
}
 8003868:	bf00      	nop
 800386a:	3708      	adds	r7, #8
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	24000bee 	.word	0x24000bee

08003874 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8003878:	4b28      	ldr	r3, [pc, #160]	@ (800391c <MX_SPI4_Init+0xa8>)
 800387a:	4a29      	ldr	r2, [pc, #164]	@ (8003920 <MX_SPI4_Init+0xac>)
 800387c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800387e:	4b27      	ldr	r3, [pc, #156]	@ (800391c <MX_SPI4_Init+0xa8>)
 8003880:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003884:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8003886:	4b25      	ldr	r3, [pc, #148]	@ (800391c <MX_SPI4_Init+0xa8>)
 8003888:	2200      	movs	r2, #0
 800388a:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 800388c:	4b23      	ldr	r3, [pc, #140]	@ (800391c <MX_SPI4_Init+0xa8>)
 800388e:	2207      	movs	r2, #7
 8003890:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003892:	4b22      	ldr	r3, [pc, #136]	@ (800391c <MX_SPI4_Init+0xa8>)
 8003894:	2200      	movs	r2, #0
 8003896:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003898:	4b20      	ldr	r3, [pc, #128]	@ (800391c <MX_SPI4_Init+0xa8>)
 800389a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800389e:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 80038a0:	4b1e      	ldr	r3, [pc, #120]	@ (800391c <MX_SPI4_Init+0xa8>)
 80038a2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80038a6:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80038a8:	4b1c      	ldr	r3, [pc, #112]	@ (800391c <MX_SPI4_Init+0xa8>)
 80038aa:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80038ae:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80038b0:	4b1a      	ldr	r3, [pc, #104]	@ (800391c <MX_SPI4_Init+0xa8>)
 80038b2:	2200      	movs	r2, #0
 80038b4:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80038b6:	4b19      	ldr	r3, [pc, #100]	@ (800391c <MX_SPI4_Init+0xa8>)
 80038b8:	2200      	movs	r2, #0
 80038ba:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038bc:	4b17      	ldr	r3, [pc, #92]	@ (800391c <MX_SPI4_Init+0xa8>)
 80038be:	2200      	movs	r2, #0
 80038c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 80038c2:	4b16      	ldr	r3, [pc, #88]	@ (800391c <MX_SPI4_Init+0xa8>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80038c8:	4b14      	ldr	r3, [pc, #80]	@ (800391c <MX_SPI4_Init+0xa8>)
 80038ca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80038ce:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80038d0:	4b12      	ldr	r3, [pc, #72]	@ (800391c <MX_SPI4_Init+0xa8>)
 80038d2:	2200      	movs	r2, #0
 80038d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80038d6:	4b11      	ldr	r3, [pc, #68]	@ (800391c <MX_SPI4_Init+0xa8>)
 80038d8:	2200      	movs	r2, #0
 80038da:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80038dc:	4b0f      	ldr	r3, [pc, #60]	@ (800391c <MX_SPI4_Init+0xa8>)
 80038de:	2200      	movs	r2, #0
 80038e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80038e2:	4b0e      	ldr	r3, [pc, #56]	@ (800391c <MX_SPI4_Init+0xa8>)
 80038e4:	2200      	movs	r2, #0
 80038e6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80038e8:	4b0c      	ldr	r3, [pc, #48]	@ (800391c <MX_SPI4_Init+0xa8>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80038ee:	4b0b      	ldr	r3, [pc, #44]	@ (800391c <MX_SPI4_Init+0xa8>)
 80038f0:	2200      	movs	r2, #0
 80038f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80038f4:	4b09      	ldr	r3, [pc, #36]	@ (800391c <MX_SPI4_Init+0xa8>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80038fa:	4b08      	ldr	r3, [pc, #32]	@ (800391c <MX_SPI4_Init+0xa8>)
 80038fc:	2200      	movs	r2, #0
 80038fe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8003900:	4b06      	ldr	r3, [pc, #24]	@ (800391c <MX_SPI4_Init+0xa8>)
 8003902:	2200      	movs	r2, #0
 8003904:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8003906:	4805      	ldr	r0, [pc, #20]	@ (800391c <MX_SPI4_Init+0xa8>)
 8003908:	f007 ff2c 	bl	800b764 <HAL_SPI_Init>
 800390c:	4603      	mov	r3, r0
 800390e:	2b00      	cmp	r3, #0
 8003910:	d001      	beq.n	8003916 <MX_SPI4_Init+0xa2>
  {
    Error_Handler();
 8003912:	f7fe f9bd 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8003916:	bf00      	nop
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	24000bf0 	.word	0x24000bf0
 8003920:	40013400 	.word	0x40013400

08003924 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b0ba      	sub	sp, #232	@ 0xe8
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800392c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003930:	2200      	movs	r2, #0
 8003932:	601a      	str	r2, [r3, #0]
 8003934:	605a      	str	r2, [r3, #4]
 8003936:	609a      	str	r2, [r3, #8]
 8003938:	60da      	str	r2, [r3, #12]
 800393a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800393c:	f107 0310 	add.w	r3, r7, #16
 8003940:	22c0      	movs	r2, #192	@ 0xc0
 8003942:	2100      	movs	r1, #0
 8003944:	4618      	mov	r0, r3
 8003946:	f00d f897 	bl	8010a78 <memset>
  if(spiHandle->Instance==SPI4)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a26      	ldr	r2, [pc, #152]	@ (80039e8 <HAL_SPI_MspInit+0xc4>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d144      	bne.n	80039de <HAL_SPI_MspInit+0xba>

  /* USER CODE END SPI4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 8003954:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003958:	f04f 0300 	mov.w	r3, #0
 800395c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8003960:	2300      	movs	r3, #0
 8003962:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003964:	f107 0310 	add.w	r3, r7, #16
 8003968:	4618      	mov	r0, r3
 800396a:	f006 f8cf 	bl	8009b0c <HAL_RCCEx_PeriphCLKConfig>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d001      	beq.n	8003978 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8003974:	f7fe f98c 	bl	8001c90 <Error_Handler>
    }

    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8003978:	4b1c      	ldr	r3, [pc, #112]	@ (80039ec <HAL_SPI_MspInit+0xc8>)
 800397a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800397e:	4a1b      	ldr	r2, [pc, #108]	@ (80039ec <HAL_SPI_MspInit+0xc8>)
 8003980:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003984:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003988:	4b18      	ldr	r3, [pc, #96]	@ (80039ec <HAL_SPI_MspInit+0xc8>)
 800398a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800398e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003992:	60fb      	str	r3, [r7, #12]
 8003994:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003996:	4b15      	ldr	r3, [pc, #84]	@ (80039ec <HAL_SPI_MspInit+0xc8>)
 8003998:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800399c:	4a13      	ldr	r2, [pc, #76]	@ (80039ec <HAL_SPI_MspInit+0xc8>)
 800399e:	f043 0310 	orr.w	r3, r3, #16
 80039a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80039a6:	4b11      	ldr	r3, [pc, #68]	@ (80039ec <HAL_SPI_MspInit+0xc8>)
 80039a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80039ac:	f003 0310 	and.w	r3, r3, #16
 80039b0:	60bb      	str	r3, [r7, #8]
 80039b2:	68bb      	ldr	r3, [r7, #8]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 80039b4:	2364      	movs	r3, #100	@ 0x64
 80039b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039ba:	2302      	movs	r3, #2
 80039bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039c0:	2300      	movs	r3, #0
 80039c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039c6:	2300      	movs	r3, #0
 80039c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80039cc:	2305      	movs	r3, #5
 80039ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80039d2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80039d6:	4619      	mov	r1, r3
 80039d8:	4805      	ldr	r0, [pc, #20]	@ (80039f0 <HAL_SPI_MspInit+0xcc>)
 80039da:	f004 fead 	bl	8008738 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 80039de:	bf00      	nop
 80039e0:	37e8      	adds	r7, #232	@ 0xe8
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}
 80039e6:	bf00      	nop
 80039e8:	40013400 	.word	0x40013400
 80039ec:	58024400 	.word	0x58024400
 80039f0:	58021000 	.word	0x58021000

080039f4 <Get_Sign>:

uint8_t rx_data7[RX_BUFFER_SIZE];    // uart7接收缓存
 uint8_t tx_stir_flag = 0;    // uart7发送完成标志
 uint8_t rx_stir_flag = 0;
 //发送使能信号
 void Get_Sign(){
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
	 uint8_t sendBuffer[] = {0x01, 0x06, 0x00, 0x00, 0x00, 0x01, 0x48, 0x0A};
 80039fa:	4a54      	ldr	r2, [pc, #336]	@ (8003b4c <Get_Sign+0x158>)
 80039fc:	463b      	mov	r3, r7
 80039fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003a02:	e883 0003 	stmia.w	r3, {r0, r1}
	 tx_stir_flag = 0;
 8003a06:	4b52      	ldr	r3, [pc, #328]	@ (8003b50 <Get_Sign+0x15c>)
 8003a08:	2200      	movs	r2, #0
 8003a0a:	701a      	strb	r2, [r3, #0]
     HAL_UART_Transmit_DMA(&huart7, sendBuffer, sizeof(sendBuffer));
 8003a0c:	463b      	mov	r3, r7
 8003a0e:	2208      	movs	r2, #8
 8003a10:	4619      	mov	r1, r3
 8003a12:	4850      	ldr	r0, [pc, #320]	@ (8003b54 <Get_Sign+0x160>)
 8003a14:	f009 ffd6 	bl	800d9c4 <HAL_UART_Transmit_DMA>
     while (tx_stir_flag == 0) {}  // 等待发送完成
 8003a18:	bf00      	nop
 8003a1a:	4b4d      	ldr	r3, [pc, #308]	@ (8003b50 <Get_Sign+0x15c>)
 8003a1c:	781b      	ldrb	r3, [r3, #0]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d0fb      	beq.n	8003a1a <Get_Sign+0x26>
         // 开启接收
     HAL_UARTEx_ReceiveToIdle_DMA(&huart7, rx_data7, sizeof(rx_data7));
 8003a22:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a26:	494c      	ldr	r1, [pc, #304]	@ (8003b58 <Get_Sign+0x164>)
 8003a28:	484a      	ldr	r0, [pc, #296]	@ (8003b54 <Get_Sign+0x160>)
 8003a2a:	f00b ff15 	bl	800f858 <HAL_UARTEx_ReceiveToIdle_DMA>
     __HAL_DMA_DISABLE_IT(huart7.hdmarx, DMA_IT_HT);
 8003a2e:	4b49      	ldr	r3, [pc, #292]	@ (8003b54 <Get_Sign+0x160>)
 8003a30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a49      	ldr	r2, [pc, #292]	@ (8003b5c <Get_Sign+0x168>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d068      	beq.n	8003b0e <Get_Sign+0x11a>
 8003a3c:	4b45      	ldr	r3, [pc, #276]	@ (8003b54 <Get_Sign+0x160>)
 8003a3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a46      	ldr	r2, [pc, #280]	@ (8003b60 <Get_Sign+0x16c>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d061      	beq.n	8003b0e <Get_Sign+0x11a>
 8003a4a:	4b42      	ldr	r3, [pc, #264]	@ (8003b54 <Get_Sign+0x160>)
 8003a4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a44      	ldr	r2, [pc, #272]	@ (8003b64 <Get_Sign+0x170>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d05a      	beq.n	8003b0e <Get_Sign+0x11a>
 8003a58:	4b3e      	ldr	r3, [pc, #248]	@ (8003b54 <Get_Sign+0x160>)
 8003a5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a41      	ldr	r2, [pc, #260]	@ (8003b68 <Get_Sign+0x174>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d053      	beq.n	8003b0e <Get_Sign+0x11a>
 8003a66:	4b3b      	ldr	r3, [pc, #236]	@ (8003b54 <Get_Sign+0x160>)
 8003a68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a3f      	ldr	r2, [pc, #252]	@ (8003b6c <Get_Sign+0x178>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d04c      	beq.n	8003b0e <Get_Sign+0x11a>
 8003a74:	4b37      	ldr	r3, [pc, #220]	@ (8003b54 <Get_Sign+0x160>)
 8003a76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a3c      	ldr	r2, [pc, #240]	@ (8003b70 <Get_Sign+0x17c>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d045      	beq.n	8003b0e <Get_Sign+0x11a>
 8003a82:	4b34      	ldr	r3, [pc, #208]	@ (8003b54 <Get_Sign+0x160>)
 8003a84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a3a      	ldr	r2, [pc, #232]	@ (8003b74 <Get_Sign+0x180>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d03e      	beq.n	8003b0e <Get_Sign+0x11a>
 8003a90:	4b30      	ldr	r3, [pc, #192]	@ (8003b54 <Get_Sign+0x160>)
 8003a92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a37      	ldr	r2, [pc, #220]	@ (8003b78 <Get_Sign+0x184>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d037      	beq.n	8003b0e <Get_Sign+0x11a>
 8003a9e:	4b2d      	ldr	r3, [pc, #180]	@ (8003b54 <Get_Sign+0x160>)
 8003aa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a35      	ldr	r2, [pc, #212]	@ (8003b7c <Get_Sign+0x188>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d030      	beq.n	8003b0e <Get_Sign+0x11a>
 8003aac:	4b29      	ldr	r3, [pc, #164]	@ (8003b54 <Get_Sign+0x160>)
 8003aae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a32      	ldr	r2, [pc, #200]	@ (8003b80 <Get_Sign+0x18c>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d029      	beq.n	8003b0e <Get_Sign+0x11a>
 8003aba:	4b26      	ldr	r3, [pc, #152]	@ (8003b54 <Get_Sign+0x160>)
 8003abc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a30      	ldr	r2, [pc, #192]	@ (8003b84 <Get_Sign+0x190>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d022      	beq.n	8003b0e <Get_Sign+0x11a>
 8003ac8:	4b22      	ldr	r3, [pc, #136]	@ (8003b54 <Get_Sign+0x160>)
 8003aca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a2d      	ldr	r2, [pc, #180]	@ (8003b88 <Get_Sign+0x194>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d01b      	beq.n	8003b0e <Get_Sign+0x11a>
 8003ad6:	4b1f      	ldr	r3, [pc, #124]	@ (8003b54 <Get_Sign+0x160>)
 8003ad8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a2b      	ldr	r2, [pc, #172]	@ (8003b8c <Get_Sign+0x198>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d014      	beq.n	8003b0e <Get_Sign+0x11a>
 8003ae4:	4b1b      	ldr	r3, [pc, #108]	@ (8003b54 <Get_Sign+0x160>)
 8003ae6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a28      	ldr	r2, [pc, #160]	@ (8003b90 <Get_Sign+0x19c>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d00d      	beq.n	8003b0e <Get_Sign+0x11a>
 8003af2:	4b18      	ldr	r3, [pc, #96]	@ (8003b54 <Get_Sign+0x160>)
 8003af4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a26      	ldr	r2, [pc, #152]	@ (8003b94 <Get_Sign+0x1a0>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d006      	beq.n	8003b0e <Get_Sign+0x11a>
 8003b00:	4b14      	ldr	r3, [pc, #80]	@ (8003b54 <Get_Sign+0x160>)
 8003b02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a23      	ldr	r2, [pc, #140]	@ (8003b98 <Get_Sign+0x1a4>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d10c      	bne.n	8003b28 <Get_Sign+0x134>
 8003b0e:	4b11      	ldr	r3, [pc, #68]	@ (8003b54 <Get_Sign+0x160>)
 8003b10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	4b0e      	ldr	r3, [pc, #56]	@ (8003b54 <Get_Sign+0x160>)
 8003b1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f022 0208 	bic.w	r2, r2, #8
 8003b24:	601a      	str	r2, [r3, #0]
 8003b26:	e00c      	b.n	8003b42 <Get_Sign+0x14e>
 8003b28:	4b0a      	ldr	r3, [pc, #40]	@ (8003b54 <Get_Sign+0x160>)
 8003b2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	4b08      	ldr	r3, [pc, #32]	@ (8003b54 <Get_Sign+0x160>)
 8003b34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f022 0204 	bic.w	r2, r2, #4
 8003b3e:	601a      	str	r2, [r3, #0]

 }
 8003b40:	bf00      	nop
 8003b42:	bf00      	nop
 8003b44:	3708      	adds	r7, #8
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	08014638 	.word	0x08014638
 8003b50:	24000e78 	.word	0x24000e78
 8003b54:	24000fac 	.word	0x24000fac
 8003b58:	24000c78 	.word	0x24000c78
 8003b5c:	40020010 	.word	0x40020010
 8003b60:	40020028 	.word	0x40020028
 8003b64:	40020040 	.word	0x40020040
 8003b68:	40020058 	.word	0x40020058
 8003b6c:	40020070 	.word	0x40020070
 8003b70:	40020088 	.word	0x40020088
 8003b74:	400200a0 	.word	0x400200a0
 8003b78:	400200b8 	.word	0x400200b8
 8003b7c:	40020410 	.word	0x40020410
 8003b80:	40020428 	.word	0x40020428
 8003b84:	40020440 	.word	0x40020440
 8003b88:	40020458 	.word	0x40020458
 8003b8c:	40020470 	.word	0x40020470
 8003b90:	40020488 	.word	0x40020488
 8003b94:	400204a0 	.word	0x400204a0
 8003b98:	400204b8 	.word	0x400204b8

08003b9c <SpeedMode>:
 //启动速度模式
 void SpeedMode(){
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b082      	sub	sp, #8
 8003ba0:	af00      	add	r7, sp, #0
 	uint8_t sendBuffer[] = {0x01, 0x06, 0x00, 0x19, 0x00, 0x03, 0x18, 0x0C};
 8003ba2:	4a54      	ldr	r2, [pc, #336]	@ (8003cf4 <SpeedMode+0x158>)
 8003ba4:	463b      	mov	r3, r7
 8003ba6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003baa:	e883 0003 	stmia.w	r3, {r0, r1}
 	tx_stir_flag = 0;
 8003bae:	4b52      	ldr	r3, [pc, #328]	@ (8003cf8 <SpeedMode+0x15c>)
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	701a      	strb	r2, [r3, #0]
 	HAL_UART_Transmit_DMA(&huart7, sendBuffer, sizeof(sendBuffer));
 8003bb4:	463b      	mov	r3, r7
 8003bb6:	2208      	movs	r2, #8
 8003bb8:	4619      	mov	r1, r3
 8003bba:	4850      	ldr	r0, [pc, #320]	@ (8003cfc <SpeedMode+0x160>)
 8003bbc:	f009 ff02 	bl	800d9c4 <HAL_UART_Transmit_DMA>
 	while (tx_stir_flag == 0) {}  // 等待发送完成
 8003bc0:	bf00      	nop
 8003bc2:	4b4d      	ldr	r3, [pc, #308]	@ (8003cf8 <SpeedMode+0x15c>)
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d0fb      	beq.n	8003bc2 <SpeedMode+0x26>
 	         // 开启接收
 	         HAL_UARTEx_ReceiveToIdle_DMA(&huart7, rx_data7, sizeof(rx_data7));
 8003bca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003bce:	494c      	ldr	r1, [pc, #304]	@ (8003d00 <SpeedMode+0x164>)
 8003bd0:	484a      	ldr	r0, [pc, #296]	@ (8003cfc <SpeedMode+0x160>)
 8003bd2:	f00b fe41 	bl	800f858 <HAL_UARTEx_ReceiveToIdle_DMA>
 	         __HAL_DMA_DISABLE_IT(huart7.hdmarx, DMA_IT_HT);
 8003bd6:	4b49      	ldr	r3, [pc, #292]	@ (8003cfc <SpeedMode+0x160>)
 8003bd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a49      	ldr	r2, [pc, #292]	@ (8003d04 <SpeedMode+0x168>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d068      	beq.n	8003cb6 <SpeedMode+0x11a>
 8003be4:	4b45      	ldr	r3, [pc, #276]	@ (8003cfc <SpeedMode+0x160>)
 8003be6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a46      	ldr	r2, [pc, #280]	@ (8003d08 <SpeedMode+0x16c>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d061      	beq.n	8003cb6 <SpeedMode+0x11a>
 8003bf2:	4b42      	ldr	r3, [pc, #264]	@ (8003cfc <SpeedMode+0x160>)
 8003bf4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a44      	ldr	r2, [pc, #272]	@ (8003d0c <SpeedMode+0x170>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d05a      	beq.n	8003cb6 <SpeedMode+0x11a>
 8003c00:	4b3e      	ldr	r3, [pc, #248]	@ (8003cfc <SpeedMode+0x160>)
 8003c02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a41      	ldr	r2, [pc, #260]	@ (8003d10 <SpeedMode+0x174>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d053      	beq.n	8003cb6 <SpeedMode+0x11a>
 8003c0e:	4b3b      	ldr	r3, [pc, #236]	@ (8003cfc <SpeedMode+0x160>)
 8003c10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a3f      	ldr	r2, [pc, #252]	@ (8003d14 <SpeedMode+0x178>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d04c      	beq.n	8003cb6 <SpeedMode+0x11a>
 8003c1c:	4b37      	ldr	r3, [pc, #220]	@ (8003cfc <SpeedMode+0x160>)
 8003c1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a3c      	ldr	r2, [pc, #240]	@ (8003d18 <SpeedMode+0x17c>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d045      	beq.n	8003cb6 <SpeedMode+0x11a>
 8003c2a:	4b34      	ldr	r3, [pc, #208]	@ (8003cfc <SpeedMode+0x160>)
 8003c2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a3a      	ldr	r2, [pc, #232]	@ (8003d1c <SpeedMode+0x180>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d03e      	beq.n	8003cb6 <SpeedMode+0x11a>
 8003c38:	4b30      	ldr	r3, [pc, #192]	@ (8003cfc <SpeedMode+0x160>)
 8003c3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a37      	ldr	r2, [pc, #220]	@ (8003d20 <SpeedMode+0x184>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d037      	beq.n	8003cb6 <SpeedMode+0x11a>
 8003c46:	4b2d      	ldr	r3, [pc, #180]	@ (8003cfc <SpeedMode+0x160>)
 8003c48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a35      	ldr	r2, [pc, #212]	@ (8003d24 <SpeedMode+0x188>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d030      	beq.n	8003cb6 <SpeedMode+0x11a>
 8003c54:	4b29      	ldr	r3, [pc, #164]	@ (8003cfc <SpeedMode+0x160>)
 8003c56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a32      	ldr	r2, [pc, #200]	@ (8003d28 <SpeedMode+0x18c>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d029      	beq.n	8003cb6 <SpeedMode+0x11a>
 8003c62:	4b26      	ldr	r3, [pc, #152]	@ (8003cfc <SpeedMode+0x160>)
 8003c64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a30      	ldr	r2, [pc, #192]	@ (8003d2c <SpeedMode+0x190>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d022      	beq.n	8003cb6 <SpeedMode+0x11a>
 8003c70:	4b22      	ldr	r3, [pc, #136]	@ (8003cfc <SpeedMode+0x160>)
 8003c72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a2d      	ldr	r2, [pc, #180]	@ (8003d30 <SpeedMode+0x194>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d01b      	beq.n	8003cb6 <SpeedMode+0x11a>
 8003c7e:	4b1f      	ldr	r3, [pc, #124]	@ (8003cfc <SpeedMode+0x160>)
 8003c80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a2b      	ldr	r2, [pc, #172]	@ (8003d34 <SpeedMode+0x198>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d014      	beq.n	8003cb6 <SpeedMode+0x11a>
 8003c8c:	4b1b      	ldr	r3, [pc, #108]	@ (8003cfc <SpeedMode+0x160>)
 8003c8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a28      	ldr	r2, [pc, #160]	@ (8003d38 <SpeedMode+0x19c>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d00d      	beq.n	8003cb6 <SpeedMode+0x11a>
 8003c9a:	4b18      	ldr	r3, [pc, #96]	@ (8003cfc <SpeedMode+0x160>)
 8003c9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a26      	ldr	r2, [pc, #152]	@ (8003d3c <SpeedMode+0x1a0>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d006      	beq.n	8003cb6 <SpeedMode+0x11a>
 8003ca8:	4b14      	ldr	r3, [pc, #80]	@ (8003cfc <SpeedMode+0x160>)
 8003caa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a23      	ldr	r2, [pc, #140]	@ (8003d40 <SpeedMode+0x1a4>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d10c      	bne.n	8003cd0 <SpeedMode+0x134>
 8003cb6:	4b11      	ldr	r3, [pc, #68]	@ (8003cfc <SpeedMode+0x160>)
 8003cb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	4b0e      	ldr	r3, [pc, #56]	@ (8003cfc <SpeedMode+0x160>)
 8003cc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f022 0208 	bic.w	r2, r2, #8
 8003ccc:	601a      	str	r2, [r3, #0]
 8003cce:	e00c      	b.n	8003cea <SpeedMode+0x14e>
 8003cd0:	4b0a      	ldr	r3, [pc, #40]	@ (8003cfc <SpeedMode+0x160>)
 8003cd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	4b08      	ldr	r3, [pc, #32]	@ (8003cfc <SpeedMode+0x160>)
 8003cdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f022 0204 	bic.w	r2, r2, #4
 8003ce6:	601a      	str	r2, [r3, #0]

 }
 8003ce8:	bf00      	nop
 8003cea:	bf00      	nop
 8003cec:	3708      	adds	r7, #8
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	08014640 	.word	0x08014640
 8003cf8:	24000e78 	.word	0x24000e78
 8003cfc:	24000fac 	.word	0x24000fac
 8003d00:	24000c78 	.word	0x24000c78
 8003d04:	40020010 	.word	0x40020010
 8003d08:	40020028 	.word	0x40020028
 8003d0c:	40020040 	.word	0x40020040
 8003d10:	40020058 	.word	0x40020058
 8003d14:	40020070 	.word	0x40020070
 8003d18:	40020088 	.word	0x40020088
 8003d1c:	400200a0 	.word	0x400200a0
 8003d20:	400200b8 	.word	0x400200b8
 8003d24:	40020410 	.word	0x40020410
 8003d28:	40020428 	.word	0x40020428
 8003d2c:	40020440 	.word	0x40020440
 8003d30:	40020458 	.word	0x40020458
 8003d34:	40020470 	.word	0x40020470
 8003d38:	40020488 	.word	0x40020488
 8003d3c:	400204a0 	.word	0x400204a0
 8003d40:	400204b8 	.word	0x400204b8

08003d44 <Start_Stir>:

 //转速800
void Start_Stir(){
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b082      	sub	sp, #8
 8003d48:	af00      	add	r7, sp, #0
	uint8_t sendBuffer[] = {0x01, 0x06, 0x00, 0x02, 0x03, 0x20, 0x29, 0x22};
 8003d4a:	4a54      	ldr	r2, [pc, #336]	@ (8003e9c <Start_Stir+0x158>)
 8003d4c:	463b      	mov	r3, r7
 8003d4e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003d52:	e883 0003 	stmia.w	r3, {r0, r1}
	tx_stir_flag = 0;
 8003d56:	4b52      	ldr	r3, [pc, #328]	@ (8003ea0 <Start_Stir+0x15c>)
 8003d58:	2200      	movs	r2, #0
 8003d5a:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_DMA(&huart7, sendBuffer, sizeof(sendBuffer));
 8003d5c:	463b      	mov	r3, r7
 8003d5e:	2208      	movs	r2, #8
 8003d60:	4619      	mov	r1, r3
 8003d62:	4850      	ldr	r0, [pc, #320]	@ (8003ea4 <Start_Stir+0x160>)
 8003d64:	f009 fe2e 	bl	800d9c4 <HAL_UART_Transmit_DMA>
	while (tx_stir_flag == 0) {}  // 等待发送完成
 8003d68:	bf00      	nop
 8003d6a:	4b4d      	ldr	r3, [pc, #308]	@ (8003ea0 <Start_Stir+0x15c>)
 8003d6c:	781b      	ldrb	r3, [r3, #0]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d0fb      	beq.n	8003d6a <Start_Stir+0x26>
	         // 开启接收
	         HAL_UARTEx_ReceiveToIdle_DMA(&huart7, rx_data7, sizeof(rx_data7));
 8003d72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d76:	494c      	ldr	r1, [pc, #304]	@ (8003ea8 <Start_Stir+0x164>)
 8003d78:	484a      	ldr	r0, [pc, #296]	@ (8003ea4 <Start_Stir+0x160>)
 8003d7a:	f00b fd6d 	bl	800f858 <HAL_UARTEx_ReceiveToIdle_DMA>
	         __HAL_DMA_DISABLE_IT(huart7.hdmarx, DMA_IT_HT);
 8003d7e:	4b49      	ldr	r3, [pc, #292]	@ (8003ea4 <Start_Stir+0x160>)
 8003d80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a49      	ldr	r2, [pc, #292]	@ (8003eac <Start_Stir+0x168>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d068      	beq.n	8003e5e <Start_Stir+0x11a>
 8003d8c:	4b45      	ldr	r3, [pc, #276]	@ (8003ea4 <Start_Stir+0x160>)
 8003d8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a46      	ldr	r2, [pc, #280]	@ (8003eb0 <Start_Stir+0x16c>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d061      	beq.n	8003e5e <Start_Stir+0x11a>
 8003d9a:	4b42      	ldr	r3, [pc, #264]	@ (8003ea4 <Start_Stir+0x160>)
 8003d9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a44      	ldr	r2, [pc, #272]	@ (8003eb4 <Start_Stir+0x170>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d05a      	beq.n	8003e5e <Start_Stir+0x11a>
 8003da8:	4b3e      	ldr	r3, [pc, #248]	@ (8003ea4 <Start_Stir+0x160>)
 8003daa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a41      	ldr	r2, [pc, #260]	@ (8003eb8 <Start_Stir+0x174>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d053      	beq.n	8003e5e <Start_Stir+0x11a>
 8003db6:	4b3b      	ldr	r3, [pc, #236]	@ (8003ea4 <Start_Stir+0x160>)
 8003db8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a3f      	ldr	r2, [pc, #252]	@ (8003ebc <Start_Stir+0x178>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d04c      	beq.n	8003e5e <Start_Stir+0x11a>
 8003dc4:	4b37      	ldr	r3, [pc, #220]	@ (8003ea4 <Start_Stir+0x160>)
 8003dc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a3c      	ldr	r2, [pc, #240]	@ (8003ec0 <Start_Stir+0x17c>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d045      	beq.n	8003e5e <Start_Stir+0x11a>
 8003dd2:	4b34      	ldr	r3, [pc, #208]	@ (8003ea4 <Start_Stir+0x160>)
 8003dd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a3a      	ldr	r2, [pc, #232]	@ (8003ec4 <Start_Stir+0x180>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d03e      	beq.n	8003e5e <Start_Stir+0x11a>
 8003de0:	4b30      	ldr	r3, [pc, #192]	@ (8003ea4 <Start_Stir+0x160>)
 8003de2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a37      	ldr	r2, [pc, #220]	@ (8003ec8 <Start_Stir+0x184>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d037      	beq.n	8003e5e <Start_Stir+0x11a>
 8003dee:	4b2d      	ldr	r3, [pc, #180]	@ (8003ea4 <Start_Stir+0x160>)
 8003df0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a35      	ldr	r2, [pc, #212]	@ (8003ecc <Start_Stir+0x188>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d030      	beq.n	8003e5e <Start_Stir+0x11a>
 8003dfc:	4b29      	ldr	r3, [pc, #164]	@ (8003ea4 <Start_Stir+0x160>)
 8003dfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a32      	ldr	r2, [pc, #200]	@ (8003ed0 <Start_Stir+0x18c>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d029      	beq.n	8003e5e <Start_Stir+0x11a>
 8003e0a:	4b26      	ldr	r3, [pc, #152]	@ (8003ea4 <Start_Stir+0x160>)
 8003e0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a30      	ldr	r2, [pc, #192]	@ (8003ed4 <Start_Stir+0x190>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d022      	beq.n	8003e5e <Start_Stir+0x11a>
 8003e18:	4b22      	ldr	r3, [pc, #136]	@ (8003ea4 <Start_Stir+0x160>)
 8003e1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a2d      	ldr	r2, [pc, #180]	@ (8003ed8 <Start_Stir+0x194>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d01b      	beq.n	8003e5e <Start_Stir+0x11a>
 8003e26:	4b1f      	ldr	r3, [pc, #124]	@ (8003ea4 <Start_Stir+0x160>)
 8003e28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a2b      	ldr	r2, [pc, #172]	@ (8003edc <Start_Stir+0x198>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d014      	beq.n	8003e5e <Start_Stir+0x11a>
 8003e34:	4b1b      	ldr	r3, [pc, #108]	@ (8003ea4 <Start_Stir+0x160>)
 8003e36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a28      	ldr	r2, [pc, #160]	@ (8003ee0 <Start_Stir+0x19c>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d00d      	beq.n	8003e5e <Start_Stir+0x11a>
 8003e42:	4b18      	ldr	r3, [pc, #96]	@ (8003ea4 <Start_Stir+0x160>)
 8003e44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a26      	ldr	r2, [pc, #152]	@ (8003ee4 <Start_Stir+0x1a0>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d006      	beq.n	8003e5e <Start_Stir+0x11a>
 8003e50:	4b14      	ldr	r3, [pc, #80]	@ (8003ea4 <Start_Stir+0x160>)
 8003e52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a23      	ldr	r2, [pc, #140]	@ (8003ee8 <Start_Stir+0x1a4>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d10c      	bne.n	8003e78 <Start_Stir+0x134>
 8003e5e:	4b11      	ldr	r3, [pc, #68]	@ (8003ea4 <Start_Stir+0x160>)
 8003e60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	4b0e      	ldr	r3, [pc, #56]	@ (8003ea4 <Start_Stir+0x160>)
 8003e6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f022 0208 	bic.w	r2, r2, #8
 8003e74:	601a      	str	r2, [r3, #0]
 8003e76:	e00c      	b.n	8003e92 <Start_Stir+0x14e>
 8003e78:	4b0a      	ldr	r3, [pc, #40]	@ (8003ea4 <Start_Stir+0x160>)
 8003e7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	4b08      	ldr	r3, [pc, #32]	@ (8003ea4 <Start_Stir+0x160>)
 8003e84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f022 0204 	bic.w	r2, r2, #4
 8003e8e:	601a      	str	r2, [r3, #0]

}
 8003e90:	bf00      	nop
 8003e92:	bf00      	nop
 8003e94:	3708      	adds	r7, #8
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	bf00      	nop
 8003e9c:	08014648 	.word	0x08014648
 8003ea0:	24000e78 	.word	0x24000e78
 8003ea4:	24000fac 	.word	0x24000fac
 8003ea8:	24000c78 	.word	0x24000c78
 8003eac:	40020010 	.word	0x40020010
 8003eb0:	40020028 	.word	0x40020028
 8003eb4:	40020040 	.word	0x40020040
 8003eb8:	40020058 	.word	0x40020058
 8003ebc:	40020070 	.word	0x40020070
 8003ec0:	40020088 	.word	0x40020088
 8003ec4:	400200a0 	.word	0x400200a0
 8003ec8:	400200b8 	.word	0x400200b8
 8003ecc:	40020410 	.word	0x40020410
 8003ed0:	40020428 	.word	0x40020428
 8003ed4:	40020440 	.word	0x40020440
 8003ed8:	40020458 	.word	0x40020458
 8003edc:	40020470 	.word	0x40020470
 8003ee0:	40020488 	.word	0x40020488
 8003ee4:	400204a0 	.word	0x400204a0
 8003ee8:	400204b8 	.word	0x400204b8

08003eec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b083      	sub	sp, #12
 8003ef0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8003f1c <HAL_MspInit+0x30>)
 8003ef4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003ef8:	4a08      	ldr	r2, [pc, #32]	@ (8003f1c <HAL_MspInit+0x30>)
 8003efa:	f043 0302 	orr.w	r3, r3, #2
 8003efe:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003f02:	4b06      	ldr	r3, [pc, #24]	@ (8003f1c <HAL_MspInit+0x30>)
 8003f04:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003f08:	f003 0302 	and.w	r3, r3, #2
 8003f0c:	607b      	str	r3, [r7, #4]
 8003f0e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f10:	bf00      	nop
 8003f12:	370c      	adds	r7, #12
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr
 8003f1c:	58024400 	.word	0x58024400

08003f20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003f20:	b480      	push	{r7}
 8003f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003f24:	bf00      	nop
 8003f26:	e7fd      	b.n	8003f24 <NMI_Handler+0x4>

08003f28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f2c:	bf00      	nop
 8003f2e:	e7fd      	b.n	8003f2c <HardFault_Handler+0x4>

08003f30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003f30:	b480      	push	{r7}
 8003f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003f34:	bf00      	nop
 8003f36:	e7fd      	b.n	8003f34 <MemManage_Handler+0x4>

08003f38 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003f3c:	bf00      	nop
 8003f3e:	e7fd      	b.n	8003f3c <BusFault_Handler+0x4>

08003f40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003f40:	b480      	push	{r7}
 8003f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003f44:	bf00      	nop
 8003f46:	e7fd      	b.n	8003f44 <UsageFault_Handler+0x4>

08003f48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003f4c:	bf00      	nop
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f54:	4770      	bx	lr

08003f56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003f56:	b480      	push	{r7}
 8003f58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f5a:	bf00      	nop
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr

08003f64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f64:	b480      	push	{r7}
 8003f66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f68:	bf00      	nop
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr

08003f72 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f72:	b580      	push	{r7, lr}
 8003f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f76:	f001 fbcb 	bl	8005710 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f7a:	bf00      	nop
 8003f7c:	bd80      	pop	{r7, pc}
	...

08003f80 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8003f84:	4802      	ldr	r0, [pc, #8]	@ (8003f90 <DMA1_Stream0_IRQHandler+0x10>)
 8003f86:	f003 f8c5 	bl	8007114 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003f8a:	bf00      	nop
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	24001740 	.word	0x24001740

08003f94 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8003f98:	4802      	ldr	r0, [pc, #8]	@ (8003fa4 <DMA1_Stream1_IRQHandler+0x10>)
 8003f9a:	f003 f8bb 	bl	8007114 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003f9e:	bf00      	nop
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	240017b8 	.word	0x240017b8

08003fa8 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003fac:	4802      	ldr	r0, [pc, #8]	@ (8003fb8 <DMA1_Stream2_IRQHandler+0x10>)
 8003fae:	f003 f8b1 	bl	8007114 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8003fb2:	bf00      	nop
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	bf00      	nop
 8003fb8:	24001560 	.word	0x24001560

08003fbc <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003fc0:	4802      	ldr	r0, [pc, #8]	@ (8003fcc <DMA1_Stream3_IRQHandler+0x10>)
 8003fc2:	f003 f8a7 	bl	8007114 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8003fc6:	bf00      	nop
 8003fc8:	bd80      	pop	{r7, pc}
 8003fca:	bf00      	nop
 8003fcc:	240015d8 	.word	0x240015d8

08003fd0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8003fd4:	4802      	ldr	r0, [pc, #8]	@ (8003fe0 <DMA1_Stream4_IRQHandler+0x10>)
 8003fd6:	f003 f89d 	bl	8007114 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8003fda:	bf00      	nop
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	bf00      	nop
 8003fe0:	24001290 	.word	0x24001290

08003fe4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8003fe8:	4802      	ldr	r0, [pc, #8]	@ (8003ff4 <DMA1_Stream5_IRQHandler+0x10>)
 8003fea:	f003 f893 	bl	8007114 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003fee:	bf00      	nop
 8003ff0:	bd80      	pop	{r7, pc}
 8003ff2:	bf00      	nop
 8003ff4:	24001308 	.word	0x24001308

08003ff8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003ffc:	4802      	ldr	r0, [pc, #8]	@ (8004008 <DMA1_Stream6_IRQHandler+0x10>)
 8003ffe:	f003 f889 	bl	8007114 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8004002:	bf00      	nop
 8004004:	bd80      	pop	{r7, pc}
 8004006:	bf00      	nop
 8004008:	24001650 	.word	0x24001650

0800400c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004010:	4802      	ldr	r0, [pc, #8]	@ (800401c <TIM4_IRQHandler+0x10>)
 8004012:	f008 fc04 	bl	800c81e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004016:	bf00      	nop
 8004018:	bd80      	pop	{r7, pc}
 800401a:	bf00      	nop
 800401c:	24000ecc 	.word	0x24000ecc

08004020 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004024:	4802      	ldr	r0, [pc, #8]	@ (8004030 <USART1_IRQHandler+0x10>)
 8004026:	f009 fd4d 	bl	800dac4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800402a:	bf00      	nop
 800402c:	bd80      	pop	{r7, pc}
 800402e:	bf00      	nop
 8004030:	240010d4 	.word	0x240010d4

08004034 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004038:	4802      	ldr	r0, [pc, #8]	@ (8004044 <USART3_IRQHandler+0x10>)
 800403a:	f009 fd43 	bl	800dac4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800403e:	bf00      	nop
 8004040:	bd80      	pop	{r7, pc}
 8004042:	bf00      	nop
 8004044:	24001168 	.word	0x24001168

08004048 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800404c:	4802      	ldr	r0, [pc, #8]	@ (8004058 <DMA1_Stream7_IRQHandler+0x10>)
 800404e:	f003 f861 	bl	8007114 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8004052:	bf00      	nop
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	240016c8 	.word	0x240016c8

0800405c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8004060:	4802      	ldr	r0, [pc, #8]	@ (800406c <UART4_IRQHandler+0x10>)
 8004062:	f009 fd2f 	bl	800dac4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8004066:	bf00      	nop
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	24000f18 	.word	0x24000f18

08004070 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_rx);
 8004074:	4802      	ldr	r0, [pc, #8]	@ (8004080 <DMA2_Stream0_IRQHandler+0x10>)
 8004076:	f003 f84d 	bl	8007114 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800407a:	bf00      	nop
 800407c:	bd80      	pop	{r7, pc}
 800407e:	bf00      	nop
 8004080:	24001380 	.word	0x24001380

08004084 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_tx);
 8004088:	4802      	ldr	r0, [pc, #8]	@ (8004094 <DMA2_Stream1_IRQHandler+0x10>)
 800408a:	f003 f843 	bl	8007114 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800408e:	bf00      	nop
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	240013f8 	.word	0x240013f8

08004098 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart8_rx);
 800409c:	4802      	ldr	r0, [pc, #8]	@ (80040a8 <DMA2_Stream2_IRQHandler+0x10>)
 800409e:	f003 f839 	bl	8007114 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80040a2:	bf00      	nop
 80040a4:	bd80      	pop	{r7, pc}
 80040a6:	bf00      	nop
 80040a8:	24001470 	.word	0x24001470

080040ac <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart8_tx);
 80040b0:	4802      	ldr	r0, [pc, #8]	@ (80040bc <DMA2_Stream3_IRQHandler+0x10>)
 80040b2:	f003 f82f 	bl	8007114 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80040b6:	bf00      	nop
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	bf00      	nop
 80040bc:	240014e8 	.word	0x240014e8

080040c0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80040c4:	4802      	ldr	r0, [pc, #8]	@ (80040d0 <USART6_IRQHandler+0x10>)
 80040c6:	f009 fcfd 	bl	800dac4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80040ca:	bf00      	nop
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop
 80040d0:	240011fc 	.word	0x240011fc

080040d4 <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 80040d8:	4802      	ldr	r0, [pc, #8]	@ (80040e4 <UART7_IRQHandler+0x10>)
 80040da:	f009 fcf3 	bl	800dac4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 80040de:	bf00      	nop
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	bf00      	nop
 80040e4:	24000fac 	.word	0x24000fac

080040e8 <UART8_IRQHandler>:

/**
  * @brief This function handles UART8 global interrupt.
  */
void UART8_IRQHandler(void)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART8_IRQn 0 */

  /* USER CODE END UART8_IRQn 0 */
  HAL_UART_IRQHandler(&huart8);
 80040ec:	4802      	ldr	r0, [pc, #8]	@ (80040f8 <UART8_IRQHandler+0x10>)
 80040ee:	f009 fce9 	bl	800dac4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART8_IRQn 1 */

  /* USER CODE END UART8_IRQn 1 */
}
 80040f2:	bf00      	nop
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	bf00      	nop
 80040f8:	24001040 	.word	0x24001040

080040fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80040fc:	b480      	push	{r7}
 80040fe:	af00      	add	r7, sp, #0
  return 1;
 8004100:	2301      	movs	r3, #1
}
 8004102:	4618      	mov	r0, r3
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr

0800410c <_kill>:

int _kill(int pid, int sig)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b082      	sub	sp, #8
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
 8004114:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004116:	f00c fd01 	bl	8010b1c <__errno>
 800411a:	4603      	mov	r3, r0
 800411c:	2216      	movs	r2, #22
 800411e:	601a      	str	r2, [r3, #0]
  return -1;
 8004120:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004124:	4618      	mov	r0, r3
 8004126:	3708      	adds	r7, #8
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}

0800412c <_exit>:

void _exit (int status)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b082      	sub	sp, #8
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004134:	f04f 31ff 	mov.w	r1, #4294967295
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f7ff ffe7 	bl	800410c <_kill>
  while (1) {}    /* Make sure we hang here */
 800413e:	bf00      	nop
 8004140:	e7fd      	b.n	800413e <_exit+0x12>

08004142 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004142:	b580      	push	{r7, lr}
 8004144:	b086      	sub	sp, #24
 8004146:	af00      	add	r7, sp, #0
 8004148:	60f8      	str	r0, [r7, #12]
 800414a:	60b9      	str	r1, [r7, #8]
 800414c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800414e:	2300      	movs	r3, #0
 8004150:	617b      	str	r3, [r7, #20]
 8004152:	e00a      	b.n	800416a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004154:	f3af 8000 	nop.w
 8004158:	4601      	mov	r1, r0
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	1c5a      	adds	r2, r3, #1
 800415e:	60ba      	str	r2, [r7, #8]
 8004160:	b2ca      	uxtb	r2, r1
 8004162:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	3301      	adds	r3, #1
 8004168:	617b      	str	r3, [r7, #20]
 800416a:	697a      	ldr	r2, [r7, #20]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	429a      	cmp	r2, r3
 8004170:	dbf0      	blt.n	8004154 <_read+0x12>
  }

  return len;
 8004172:	687b      	ldr	r3, [r7, #4]
}
 8004174:	4618      	mov	r0, r3
 8004176:	3718      	adds	r7, #24
 8004178:	46bd      	mov	sp, r7
 800417a:	bd80      	pop	{r7, pc}

0800417c <_close>:
  }
  return len;
}

int _close(int file)
{
 800417c:	b480      	push	{r7}
 800417e:	b083      	sub	sp, #12
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004184:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004188:	4618      	mov	r0, r3
 800418a:	370c      	adds	r7, #12
 800418c:	46bd      	mov	sp, r7
 800418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004192:	4770      	bx	lr

08004194 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
 800419c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80041a4:	605a      	str	r2, [r3, #4]
  return 0;
 80041a6:	2300      	movs	r3, #0
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	370c      	adds	r7, #12
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr

080041b4 <_isatty>:

int _isatty(int file)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b083      	sub	sp, #12
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80041bc:	2301      	movs	r3, #1
}
 80041be:	4618      	mov	r0, r3
 80041c0:	370c      	adds	r7, #12
 80041c2:	46bd      	mov	sp, r7
 80041c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c8:	4770      	bx	lr

080041ca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80041ca:	b480      	push	{r7}
 80041cc:	b085      	sub	sp, #20
 80041ce:	af00      	add	r7, sp, #0
 80041d0:	60f8      	str	r0, [r7, #12]
 80041d2:	60b9      	str	r1, [r7, #8]
 80041d4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80041d6:	2300      	movs	r3, #0
}
 80041d8:	4618      	mov	r0, r3
 80041da:	3714      	adds	r7, #20
 80041dc:	46bd      	mov	sp, r7
 80041de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e2:	4770      	bx	lr

080041e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b086      	sub	sp, #24
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80041ec:	4a14      	ldr	r2, [pc, #80]	@ (8004240 <_sbrk+0x5c>)
 80041ee:	4b15      	ldr	r3, [pc, #84]	@ (8004244 <_sbrk+0x60>)
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80041f8:	4b13      	ldr	r3, [pc, #76]	@ (8004248 <_sbrk+0x64>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d102      	bne.n	8004206 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004200:	4b11      	ldr	r3, [pc, #68]	@ (8004248 <_sbrk+0x64>)
 8004202:	4a12      	ldr	r2, [pc, #72]	@ (800424c <_sbrk+0x68>)
 8004204:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004206:	4b10      	ldr	r3, [pc, #64]	@ (8004248 <_sbrk+0x64>)
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	4413      	add	r3, r2
 800420e:	693a      	ldr	r2, [r7, #16]
 8004210:	429a      	cmp	r2, r3
 8004212:	d207      	bcs.n	8004224 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004214:	f00c fc82 	bl	8010b1c <__errno>
 8004218:	4603      	mov	r3, r0
 800421a:	220c      	movs	r2, #12
 800421c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800421e:	f04f 33ff 	mov.w	r3, #4294967295
 8004222:	e009      	b.n	8004238 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004224:	4b08      	ldr	r3, [pc, #32]	@ (8004248 <_sbrk+0x64>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800422a:	4b07      	ldr	r3, [pc, #28]	@ (8004248 <_sbrk+0x64>)
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	4413      	add	r3, r2
 8004232:	4a05      	ldr	r2, [pc, #20]	@ (8004248 <_sbrk+0x64>)
 8004234:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004236:	68fb      	ldr	r3, [r7, #12]
}
 8004238:	4618      	mov	r0, r3
 800423a:	3718      	adds	r7, #24
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}
 8004240:	24080000 	.word	0x24080000
 8004244:	00000400 	.word	0x00000400
 8004248:	24000e7c 	.word	0x24000e7c
 800424c:	24001980 	.word	0x24001980

08004250 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004250:	b480      	push	{r7}
 8004252:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004254:	4b43      	ldr	r3, [pc, #268]	@ (8004364 <SystemInit+0x114>)
 8004256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800425a:	4a42      	ldr	r2, [pc, #264]	@ (8004364 <SystemInit+0x114>)
 800425c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004260:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004264:	4b40      	ldr	r3, [pc, #256]	@ (8004368 <SystemInit+0x118>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f003 030f 	and.w	r3, r3, #15
 800426c:	2b06      	cmp	r3, #6
 800426e:	d807      	bhi.n	8004280 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004270:	4b3d      	ldr	r3, [pc, #244]	@ (8004368 <SystemInit+0x118>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f023 030f 	bic.w	r3, r3, #15
 8004278:	4a3b      	ldr	r2, [pc, #236]	@ (8004368 <SystemInit+0x118>)
 800427a:	f043 0307 	orr.w	r3, r3, #7
 800427e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004280:	4b3a      	ldr	r3, [pc, #232]	@ (800436c <SystemInit+0x11c>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a39      	ldr	r2, [pc, #228]	@ (800436c <SystemInit+0x11c>)
 8004286:	f043 0301 	orr.w	r3, r3, #1
 800428a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800428c:	4b37      	ldr	r3, [pc, #220]	@ (800436c <SystemInit+0x11c>)
 800428e:	2200      	movs	r2, #0
 8004290:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004292:	4b36      	ldr	r3, [pc, #216]	@ (800436c <SystemInit+0x11c>)
 8004294:	681a      	ldr	r2, [r3, #0]
 8004296:	4935      	ldr	r1, [pc, #212]	@ (800436c <SystemInit+0x11c>)
 8004298:	4b35      	ldr	r3, [pc, #212]	@ (8004370 <SystemInit+0x120>)
 800429a:	4013      	ands	r3, r2
 800429c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800429e:	4b32      	ldr	r3, [pc, #200]	@ (8004368 <SystemInit+0x118>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f003 0308 	and.w	r3, r3, #8
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d007      	beq.n	80042ba <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80042aa:	4b2f      	ldr	r3, [pc, #188]	@ (8004368 <SystemInit+0x118>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f023 030f 	bic.w	r3, r3, #15
 80042b2:	4a2d      	ldr	r2, [pc, #180]	@ (8004368 <SystemInit+0x118>)
 80042b4:	f043 0307 	orr.w	r3, r3, #7
 80042b8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80042ba:	4b2c      	ldr	r3, [pc, #176]	@ (800436c <SystemInit+0x11c>)
 80042bc:	2200      	movs	r2, #0
 80042be:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80042c0:	4b2a      	ldr	r3, [pc, #168]	@ (800436c <SystemInit+0x11c>)
 80042c2:	2200      	movs	r2, #0
 80042c4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80042c6:	4b29      	ldr	r3, [pc, #164]	@ (800436c <SystemInit+0x11c>)
 80042c8:	2200      	movs	r2, #0
 80042ca:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80042cc:	4b27      	ldr	r3, [pc, #156]	@ (800436c <SystemInit+0x11c>)
 80042ce:	4a29      	ldr	r2, [pc, #164]	@ (8004374 <SystemInit+0x124>)
 80042d0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80042d2:	4b26      	ldr	r3, [pc, #152]	@ (800436c <SystemInit+0x11c>)
 80042d4:	4a28      	ldr	r2, [pc, #160]	@ (8004378 <SystemInit+0x128>)
 80042d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80042d8:	4b24      	ldr	r3, [pc, #144]	@ (800436c <SystemInit+0x11c>)
 80042da:	4a28      	ldr	r2, [pc, #160]	@ (800437c <SystemInit+0x12c>)
 80042dc:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80042de:	4b23      	ldr	r3, [pc, #140]	@ (800436c <SystemInit+0x11c>)
 80042e0:	2200      	movs	r2, #0
 80042e2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80042e4:	4b21      	ldr	r3, [pc, #132]	@ (800436c <SystemInit+0x11c>)
 80042e6:	4a25      	ldr	r2, [pc, #148]	@ (800437c <SystemInit+0x12c>)
 80042e8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80042ea:	4b20      	ldr	r3, [pc, #128]	@ (800436c <SystemInit+0x11c>)
 80042ec:	2200      	movs	r2, #0
 80042ee:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80042f0:	4b1e      	ldr	r3, [pc, #120]	@ (800436c <SystemInit+0x11c>)
 80042f2:	4a22      	ldr	r2, [pc, #136]	@ (800437c <SystemInit+0x12c>)
 80042f4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80042f6:	4b1d      	ldr	r3, [pc, #116]	@ (800436c <SystemInit+0x11c>)
 80042f8:	2200      	movs	r2, #0
 80042fa:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80042fc:	4b1b      	ldr	r3, [pc, #108]	@ (800436c <SystemInit+0x11c>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a1a      	ldr	r2, [pc, #104]	@ (800436c <SystemInit+0x11c>)
 8004302:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004306:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004308:	4b18      	ldr	r3, [pc, #96]	@ (800436c <SystemInit+0x11c>)
 800430a:	2200      	movs	r2, #0
 800430c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800430e:	4b1c      	ldr	r3, [pc, #112]	@ (8004380 <SystemInit+0x130>)
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	4b1c      	ldr	r3, [pc, #112]	@ (8004384 <SystemInit+0x134>)
 8004314:	4013      	ands	r3, r2
 8004316:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800431a:	d202      	bcs.n	8004322 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800431c:	4b1a      	ldr	r3, [pc, #104]	@ (8004388 <SystemInit+0x138>)
 800431e:	2201      	movs	r2, #1
 8004320:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8004322:	4b12      	ldr	r3, [pc, #72]	@ (800436c <SystemInit+0x11c>)
 8004324:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004328:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800432c:	2b00      	cmp	r3, #0
 800432e:	d113      	bne.n	8004358 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004330:	4b0e      	ldr	r3, [pc, #56]	@ (800436c <SystemInit+0x11c>)
 8004332:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004336:	4a0d      	ldr	r2, [pc, #52]	@ (800436c <SystemInit+0x11c>)
 8004338:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800433c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004340:	4b12      	ldr	r3, [pc, #72]	@ (800438c <SystemInit+0x13c>)
 8004342:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8004346:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004348:	4b08      	ldr	r3, [pc, #32]	@ (800436c <SystemInit+0x11c>)
 800434a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800434e:	4a07      	ldr	r2, [pc, #28]	@ (800436c <SystemInit+0x11c>)
 8004350:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004354:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004358:	bf00      	nop
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr
 8004362:	bf00      	nop
 8004364:	e000ed00 	.word	0xe000ed00
 8004368:	52002000 	.word	0x52002000
 800436c:	58024400 	.word	0x58024400
 8004370:	eaf6ed7f 	.word	0xeaf6ed7f
 8004374:	02020200 	.word	0x02020200
 8004378:	01ff0000 	.word	0x01ff0000
 800437c:	01010280 	.word	0x01010280
 8004380:	5c001000 	.word	0x5c001000
 8004384:	ffff0000 	.word	0xffff0000
 8004388:	51008108 	.word	0x51008108
 800438c:	52004000 	.word	0x52004000

08004390 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8004390:	b480      	push	{r7}
 8004392:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8004394:	4b09      	ldr	r3, [pc, #36]	@ (80043bc <ExitRun0Mode+0x2c>)
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	4a08      	ldr	r2, [pc, #32]	@ (80043bc <ExitRun0Mode+0x2c>)
 800439a:	f043 0302 	orr.w	r3, r3, #2
 800439e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80043a0:	bf00      	nop
 80043a2:	4b06      	ldr	r3, [pc, #24]	@ (80043bc <ExitRun0Mode+0x2c>)
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d0f9      	beq.n	80043a2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80043ae:	bf00      	nop
 80043b0:	bf00      	nop
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr
 80043ba:	bf00      	nop
 80043bc:	58024800 	.word	0x58024800

080043c0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b09a      	sub	sp, #104	@ 0x68
 80043c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80043c6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80043ca:	2200      	movs	r2, #0
 80043cc:	601a      	str	r2, [r3, #0]
 80043ce:	605a      	str	r2, [r3, #4]
 80043d0:	609a      	str	r2, [r3, #8]
 80043d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80043d4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80043d8:	2200      	movs	r2, #0
 80043da:	601a      	str	r2, [r3, #0]
 80043dc:	605a      	str	r2, [r3, #4]
 80043de:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80043e0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80043e4:	2200      	movs	r2, #0
 80043e6:	601a      	str	r2, [r3, #0]
 80043e8:	605a      	str	r2, [r3, #4]
 80043ea:	609a      	str	r2, [r3, #8]
 80043ec:	60da      	str	r2, [r3, #12]
 80043ee:	611a      	str	r2, [r3, #16]
 80043f0:	615a      	str	r2, [r3, #20]
 80043f2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80043f4:	1d3b      	adds	r3, r7, #4
 80043f6:	222c      	movs	r2, #44	@ 0x2c
 80043f8:	2100      	movs	r1, #0
 80043fa:	4618      	mov	r0, r3
 80043fc:	f00c fb3c 	bl	8010a78 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004400:	4b42      	ldr	r3, [pc, #264]	@ (800450c <MX_TIM1_Init+0x14c>)
 8004402:	4a43      	ldr	r2, [pc, #268]	@ (8004510 <MX_TIM1_Init+0x150>)
 8004404:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 64-1;
 8004406:	4b41      	ldr	r3, [pc, #260]	@ (800450c <MX_TIM1_Init+0x14c>)
 8004408:	223f      	movs	r2, #63	@ 0x3f
 800440a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800440c:	4b3f      	ldr	r3, [pc, #252]	@ (800450c <MX_TIM1_Init+0x14c>)
 800440e:	2200      	movs	r2, #0
 8004410:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8004412:	4b3e      	ldr	r3, [pc, #248]	@ (800450c <MX_TIM1_Init+0x14c>)
 8004414:	2263      	movs	r2, #99	@ 0x63
 8004416:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004418:	4b3c      	ldr	r3, [pc, #240]	@ (800450c <MX_TIM1_Init+0x14c>)
 800441a:	2200      	movs	r2, #0
 800441c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800441e:	4b3b      	ldr	r3, [pc, #236]	@ (800450c <MX_TIM1_Init+0x14c>)
 8004420:	2200      	movs	r2, #0
 8004422:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004424:	4b39      	ldr	r3, [pc, #228]	@ (800450c <MX_TIM1_Init+0x14c>)
 8004426:	2200      	movs	r2, #0
 8004428:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800442a:	4838      	ldr	r0, [pc, #224]	@ (800450c <MX_TIM1_Init+0x14c>)
 800442c:	f008 f8cf 	bl	800c5ce <HAL_TIM_Base_Init>
 8004430:	4603      	mov	r3, r0
 8004432:	2b00      	cmp	r3, #0
 8004434:	d001      	beq.n	800443a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8004436:	f7fd fc2b 	bl	8001c90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800443a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800443e:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004440:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8004444:	4619      	mov	r1, r3
 8004446:	4831      	ldr	r0, [pc, #196]	@ (800450c <MX_TIM1_Init+0x14c>)
 8004448:	f008 fc04 	bl	800cc54 <HAL_TIM_ConfigClockSource>
 800444c:	4603      	mov	r3, r0
 800444e:	2b00      	cmp	r3, #0
 8004450:	d001      	beq.n	8004456 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8004452:	f7fd fc1d 	bl	8001c90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004456:	482d      	ldr	r0, [pc, #180]	@ (800450c <MX_TIM1_Init+0x14c>)
 8004458:	f008 f980 	bl	800c75c <HAL_TIM_PWM_Init>
 800445c:	4603      	mov	r3, r0
 800445e:	2b00      	cmp	r3, #0
 8004460:	d001      	beq.n	8004466 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8004462:	f7fd fc15 	bl	8001c90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004466:	2300      	movs	r3, #0
 8004468:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800446a:	2300      	movs	r3, #0
 800446c:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800446e:	2300      	movs	r3, #0
 8004470:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004472:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8004476:	4619      	mov	r1, r3
 8004478:	4824      	ldr	r0, [pc, #144]	@ (800450c <MX_TIM1_Init+0x14c>)
 800447a:	f009 f929 	bl	800d6d0 <HAL_TIMEx_MasterConfigSynchronization>
 800447e:	4603      	mov	r3, r0
 8004480:	2b00      	cmp	r3, #0
 8004482:	d001      	beq.n	8004488 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8004484:	f7fd fc04 	bl	8001c90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004488:	2360      	movs	r3, #96	@ 0x60
 800448a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 65534;
 800448c:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8004490:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004492:	2300      	movs	r3, #0
 8004494:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004496:	2300      	movs	r3, #0
 8004498:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800449a:	2300      	movs	r3, #0
 800449c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800449e:	2300      	movs	r3, #0
 80044a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80044a2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80044a6:	220c      	movs	r2, #12
 80044a8:	4619      	mov	r1, r3
 80044aa:	4818      	ldr	r0, [pc, #96]	@ (800450c <MX_TIM1_Init+0x14c>)
 80044ac:	f008 fabe 	bl	800ca2c <HAL_TIM_PWM_ConfigChannel>
 80044b0:	4603      	mov	r3, r0
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d001      	beq.n	80044ba <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 80044b6:	f7fd fbeb 	bl	8001c90 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80044ba:	2300      	movs	r3, #0
 80044bc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80044be:	2300      	movs	r3, #0
 80044c0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80044c2:	2300      	movs	r3, #0
 80044c4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80044c6:	2300      	movs	r3, #0
 80044c8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80044ca:	2300      	movs	r3, #0
 80044cc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80044ce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80044d2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80044d4:	2300      	movs	r3, #0
 80044d6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80044d8:	2300      	movs	r3, #0
 80044da:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80044dc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80044e0:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80044e2:	2300      	movs	r3, #0
 80044e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80044e6:	2300      	movs	r3, #0
 80044e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80044ea:	1d3b      	adds	r3, r7, #4
 80044ec:	4619      	mov	r1, r3
 80044ee:	4807      	ldr	r0, [pc, #28]	@ (800450c <MX_TIM1_Init+0x14c>)
 80044f0:	f009 f97c 	bl	800d7ec <HAL_TIMEx_ConfigBreakDeadTime>
 80044f4:	4603      	mov	r3, r0
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d001      	beq.n	80044fe <MX_TIM1_Init+0x13e>
  {
    Error_Handler();
 80044fa:	f7fd fbc9 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80044fe:	4803      	ldr	r0, [pc, #12]	@ (800450c <MX_TIM1_Init+0x14c>)
 8004500:	f000 f896 	bl	8004630 <HAL_TIM_MspPostInit>

}
 8004504:	bf00      	nop
 8004506:	3768      	adds	r7, #104	@ 0x68
 8004508:	46bd      	mov	sp, r7
 800450a:	bd80      	pop	{r7, pc}
 800450c:	24000e80 	.word	0x24000e80
 8004510:	40010000 	.word	0x40010000

08004514 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b088      	sub	sp, #32
 8004518:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800451a:	f107 0310 	add.w	r3, r7, #16
 800451e:	2200      	movs	r2, #0
 8004520:	601a      	str	r2, [r3, #0]
 8004522:	605a      	str	r2, [r3, #4]
 8004524:	609a      	str	r2, [r3, #8]
 8004526:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004528:	1d3b      	adds	r3, r7, #4
 800452a:	2200      	movs	r2, #0
 800452c:	601a      	str	r2, [r3, #0]
 800452e:	605a      	str	r2, [r3, #4]
 8004530:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004532:	4b1d      	ldr	r3, [pc, #116]	@ (80045a8 <MX_TIM4_Init+0x94>)
 8004534:	4a1d      	ldr	r2, [pc, #116]	@ (80045ac <MX_TIM4_Init+0x98>)
 8004536:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 64-1;
 8004538:	4b1b      	ldr	r3, [pc, #108]	@ (80045a8 <MX_TIM4_Init+0x94>)
 800453a:	223f      	movs	r2, #63	@ 0x3f
 800453c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800453e:	4b1a      	ldr	r3, [pc, #104]	@ (80045a8 <MX_TIM4_Init+0x94>)
 8004540:	2200      	movs	r2, #0
 8004542:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004544:	4b18      	ldr	r3, [pc, #96]	@ (80045a8 <MX_TIM4_Init+0x94>)
 8004546:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800454a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800454c:	4b16      	ldr	r3, [pc, #88]	@ (80045a8 <MX_TIM4_Init+0x94>)
 800454e:	2200      	movs	r2, #0
 8004550:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004552:	4b15      	ldr	r3, [pc, #84]	@ (80045a8 <MX_TIM4_Init+0x94>)
 8004554:	2200      	movs	r2, #0
 8004556:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004558:	4813      	ldr	r0, [pc, #76]	@ (80045a8 <MX_TIM4_Init+0x94>)
 800455a:	f008 f838 	bl	800c5ce <HAL_TIM_Base_Init>
 800455e:	4603      	mov	r3, r0
 8004560:	2b00      	cmp	r3, #0
 8004562:	d001      	beq.n	8004568 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8004564:	f7fd fb94 	bl	8001c90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004568:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800456c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800456e:	f107 0310 	add.w	r3, r7, #16
 8004572:	4619      	mov	r1, r3
 8004574:	480c      	ldr	r0, [pc, #48]	@ (80045a8 <MX_TIM4_Init+0x94>)
 8004576:	f008 fb6d 	bl	800cc54 <HAL_TIM_ConfigClockSource>
 800457a:	4603      	mov	r3, r0
 800457c:	2b00      	cmp	r3, #0
 800457e:	d001      	beq.n	8004584 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8004580:	f7fd fb86 	bl	8001c90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004584:	2300      	movs	r3, #0
 8004586:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004588:	2300      	movs	r3, #0
 800458a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800458c:	1d3b      	adds	r3, r7, #4
 800458e:	4619      	mov	r1, r3
 8004590:	4805      	ldr	r0, [pc, #20]	@ (80045a8 <MX_TIM4_Init+0x94>)
 8004592:	f009 f89d 	bl	800d6d0 <HAL_TIMEx_MasterConfigSynchronization>
 8004596:	4603      	mov	r3, r0
 8004598:	2b00      	cmp	r3, #0
 800459a:	d001      	beq.n	80045a0 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 800459c:	f7fd fb78 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80045a0:	bf00      	nop
 80045a2:	3720      	adds	r7, #32
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	24000ecc 	.word	0x24000ecc
 80045ac:	40000800 	.word	0x40000800

080045b0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b084      	sub	sp, #16
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a19      	ldr	r2, [pc, #100]	@ (8004624 <HAL_TIM_Base_MspInit+0x74>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d10f      	bne.n	80045e2 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80045c2:	4b19      	ldr	r3, [pc, #100]	@ (8004628 <HAL_TIM_Base_MspInit+0x78>)
 80045c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045c8:	4a17      	ldr	r2, [pc, #92]	@ (8004628 <HAL_TIM_Base_MspInit+0x78>)
 80045ca:	f043 0301 	orr.w	r3, r3, #1
 80045ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80045d2:	4b15      	ldr	r3, [pc, #84]	@ (8004628 <HAL_TIM_Base_MspInit+0x78>)
 80045d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045d8:	f003 0301 	and.w	r3, r3, #1
 80045dc:	60fb      	str	r3, [r7, #12]
 80045de:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80045e0:	e01b      	b.n	800461a <HAL_TIM_Base_MspInit+0x6a>
  else if(tim_baseHandle->Instance==TIM4)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a11      	ldr	r2, [pc, #68]	@ (800462c <HAL_TIM_Base_MspInit+0x7c>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d116      	bne.n	800461a <HAL_TIM_Base_MspInit+0x6a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80045ec:	4b0e      	ldr	r3, [pc, #56]	@ (8004628 <HAL_TIM_Base_MspInit+0x78>)
 80045ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80045f2:	4a0d      	ldr	r2, [pc, #52]	@ (8004628 <HAL_TIM_Base_MspInit+0x78>)
 80045f4:	f043 0304 	orr.w	r3, r3, #4
 80045f8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80045fc:	4b0a      	ldr	r3, [pc, #40]	@ (8004628 <HAL_TIM_Base_MspInit+0x78>)
 80045fe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004602:	f003 0304 	and.w	r3, r3, #4
 8004606:	60bb      	str	r3, [r7, #8]
 8004608:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800460a:	2200      	movs	r2, #0
 800460c:	2100      	movs	r1, #0
 800460e:	201e      	movs	r0, #30
 8004610:	f001 f9a9 	bl	8005966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004614:	201e      	movs	r0, #30
 8004616:	f001 f9c0 	bl	800599a <HAL_NVIC_EnableIRQ>
}
 800461a:	bf00      	nop
 800461c:	3710      	adds	r7, #16
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}
 8004622:	bf00      	nop
 8004624:	40010000 	.word	0x40010000
 8004628:	58024400 	.word	0x58024400
 800462c:	40000800 	.word	0x40000800

08004630 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b088      	sub	sp, #32
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004638:	f107 030c 	add.w	r3, r7, #12
 800463c:	2200      	movs	r2, #0
 800463e:	601a      	str	r2, [r3, #0]
 8004640:	605a      	str	r2, [r3, #4]
 8004642:	609a      	str	r2, [r3, #8]
 8004644:	60da      	str	r2, [r3, #12]
 8004646:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a13      	ldr	r2, [pc, #76]	@ (800469c <HAL_TIM_MspPostInit+0x6c>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d11f      	bne.n	8004692 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004652:	4b13      	ldr	r3, [pc, #76]	@ (80046a0 <HAL_TIM_MspPostInit+0x70>)
 8004654:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004658:	4a11      	ldr	r2, [pc, #68]	@ (80046a0 <HAL_TIM_MspPostInit+0x70>)
 800465a:	f043 0310 	orr.w	r3, r3, #16
 800465e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004662:	4b0f      	ldr	r3, [pc, #60]	@ (80046a0 <HAL_TIM_MspPostInit+0x70>)
 8004664:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004668:	f003 0310 	and.w	r3, r3, #16
 800466c:	60bb      	str	r3, [r7, #8]
 800466e:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8004670:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004674:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004676:	2302      	movs	r3, #2
 8004678:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800467a:	2300      	movs	r3, #0
 800467c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800467e:	2300      	movs	r3, #0
 8004680:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004682:	2301      	movs	r3, #1
 8004684:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004686:	f107 030c 	add.w	r3, r7, #12
 800468a:	4619      	mov	r1, r3
 800468c:	4805      	ldr	r0, [pc, #20]	@ (80046a4 <HAL_TIM_MspPostInit+0x74>)
 800468e:	f004 f853 	bl	8008738 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004692:	bf00      	nop
 8004694:	3720      	adds	r7, #32
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}
 800469a:	bf00      	nop
 800469c:	40010000 	.word	0x40010000
 80046a0:	58024400 	.word	0x58024400
 80046a4:	58021000 	.word	0x58021000

080046a8 <HAL_UARTEx_RxEventCallback>:
#include "usart.h"

/* USER CODE BEGIN 0 */

// 串口接收完成回调
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80046a8:	b480      	push	{r7}
 80046aa:	b083      	sub	sp, #12
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	460b      	mov	r3, r1
 80046b2:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART6)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a17      	ldr	r2, [pc, #92]	@ (8004718 <HAL_UARTEx_RxEventCallback+0x70>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d103      	bne.n	80046c6 <HAL_UARTEx_RxEventCallback+0x1e>
	    {
		    rx_pump_flag = 1;
 80046be:	4b17      	ldr	r3, [pc, #92]	@ (800471c <HAL_UARTEx_RxEventCallback+0x74>)
 80046c0:	2201      	movs	r2, #1
 80046c2:	701a      	strb	r2, [r3, #0]
        	 rx_ox_flag = 1;
            }
    else if (huart->Instance == UART8) {
           	 rx_pt100_flag = 1;
               }
}
 80046c4:	e022      	b.n	800470c <HAL_UARTEx_RxEventCallback+0x64>
    else if (huart->Instance == USART3) {
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a15      	ldr	r2, [pc, #84]	@ (8004720 <HAL_UARTEx_RxEventCallback+0x78>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d103      	bne.n	80046d8 <HAL_UARTEx_RxEventCallback+0x30>
    	     rx_ph_flag = 1;
 80046d0:	4b14      	ldr	r3, [pc, #80]	@ (8004724 <HAL_UARTEx_RxEventCallback+0x7c>)
 80046d2:	2201      	movs	r2, #1
 80046d4:	701a      	strb	r2, [r3, #0]
}
 80046d6:	e019      	b.n	800470c <HAL_UARTEx_RxEventCallback+0x64>
    else if (huart->Instance == UART7) {
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a12      	ldr	r2, [pc, #72]	@ (8004728 <HAL_UARTEx_RxEventCallback+0x80>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d103      	bne.n	80046ea <HAL_UARTEx_RxEventCallback+0x42>
    	    rx_stir_flag = 1;
 80046e2:	4b12      	ldr	r3, [pc, #72]	@ (800472c <HAL_UARTEx_RxEventCallback+0x84>)
 80046e4:	2201      	movs	r2, #1
 80046e6:	701a      	strb	r2, [r3, #0]
}
 80046e8:	e010      	b.n	800470c <HAL_UARTEx_RxEventCallback+0x64>
    else if (huart->Instance == UART4) {
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a10      	ldr	r2, [pc, #64]	@ (8004730 <HAL_UARTEx_RxEventCallback+0x88>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d103      	bne.n	80046fc <HAL_UARTEx_RxEventCallback+0x54>
        	 rx_ox_flag = 1;
 80046f4:	4b0f      	ldr	r3, [pc, #60]	@ (8004734 <HAL_UARTEx_RxEventCallback+0x8c>)
 80046f6:	2201      	movs	r2, #1
 80046f8:	701a      	strb	r2, [r3, #0]
}
 80046fa:	e007      	b.n	800470c <HAL_UARTEx_RxEventCallback+0x64>
    else if (huart->Instance == UART8) {
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a0d      	ldr	r2, [pc, #52]	@ (8004738 <HAL_UARTEx_RxEventCallback+0x90>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d102      	bne.n	800470c <HAL_UARTEx_RxEventCallback+0x64>
           	 rx_pt100_flag = 1;
 8004706:	4b0d      	ldr	r3, [pc, #52]	@ (800473c <HAL_UARTEx_RxEventCallback+0x94>)
 8004708:	2201      	movs	r2, #1
 800470a:	701a      	strb	r2, [r3, #0]
}
 800470c:	bf00      	nop
 800470e:	370c      	adds	r7, #12
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr
 8004718:	40011400 	.word	0x40011400
 800471c:	24000bed 	.word	0x24000bed
 8004720:	40004800 	.word	0x40004800
 8004724:	240007b4 	.word	0x240007b4
 8004728:	40007800 	.word	0x40007800
 800472c:	24000e79 	.word	0x24000e79
 8004730:	40004c00 	.word	0x40004c00
 8004734:	240005a1 	.word	0x240005a1
 8004738:	40007c00 	.word	0x40007c00
 800473c:	240009c8 	.word	0x240009c8

08004740 <HAL_UART_TxCpltCallback>:

// ================= 发送完成回调 =================
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b082      	sub	sp, #8
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART6)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a1c      	ldr	r2, [pc, #112]	@ (80047c0 <HAL_UART_TxCpltCallback+0x80>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d103      	bne.n	800475a <HAL_UART_TxCpltCallback+0x1a>
    {
        tx_pump_flag = 1;
 8004752:	4b1c      	ldr	r3, [pc, #112]	@ (80047c4 <HAL_UART_TxCpltCallback+0x84>)
 8004754:	2201      	movs	r2, #1
 8004756:	701a      	strb	r2, [r3, #0]
    else if(huart->Instance == USART1)
    {
        tx_busy = 0;  // 标记空闲
    }

}
 8004758:	e02e      	b.n	80047b8 <HAL_UART_TxCpltCallback+0x78>
    else if (huart->Instance == USART3)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a1a      	ldr	r2, [pc, #104]	@ (80047c8 <HAL_UART_TxCpltCallback+0x88>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d103      	bne.n	800476c <HAL_UART_TxCpltCallback+0x2c>
            tx_ph_flag = 1;
 8004764:	4b19      	ldr	r3, [pc, #100]	@ (80047cc <HAL_UART_TxCpltCallback+0x8c>)
 8004766:	2201      	movs	r2, #1
 8004768:	701a      	strb	r2, [r3, #0]
}
 800476a:	e025      	b.n	80047b8 <HAL_UART_TxCpltCallback+0x78>
    else if (huart->Instance == UART7)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a17      	ldr	r2, [pc, #92]	@ (80047d0 <HAL_UART_TxCpltCallback+0x90>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d103      	bne.n	800477e <HAL_UART_TxCpltCallback+0x3e>
                tx_stir_flag = 1;
 8004776:	4b17      	ldr	r3, [pc, #92]	@ (80047d4 <HAL_UART_TxCpltCallback+0x94>)
 8004778:	2201      	movs	r2, #1
 800477a:	701a      	strb	r2, [r3, #0]
}
 800477c:	e01c      	b.n	80047b8 <HAL_UART_TxCpltCallback+0x78>
    else if (huart->Instance == UART4)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a15      	ldr	r2, [pc, #84]	@ (80047d8 <HAL_UART_TxCpltCallback+0x98>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d103      	bne.n	8004790 <HAL_UART_TxCpltCallback+0x50>
                    tx_ox_flag = 1;
 8004788:	4b14      	ldr	r3, [pc, #80]	@ (80047dc <HAL_UART_TxCpltCallback+0x9c>)
 800478a:	2201      	movs	r2, #1
 800478c:	701a      	strb	r2, [r3, #0]
}
 800478e:	e013      	b.n	80047b8 <HAL_UART_TxCpltCallback+0x78>
    else if (huart->Instance == UART8)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a12      	ldr	r2, [pc, #72]	@ (80047e0 <HAL_UART_TxCpltCallback+0xa0>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d106      	bne.n	80047a8 <HAL_UART_TxCpltCallback+0x68>
                        tx_pt100_flag = 1;
 800479a:	4b12      	ldr	r3, [pc, #72]	@ (80047e4 <HAL_UART_TxCpltCallback+0xa4>)
 800479c:	2201      	movs	r2, #1
 800479e:	701a      	strb	r2, [r3, #0]
                        printf("发送成功");
 80047a0:	4811      	ldr	r0, [pc, #68]	@ (80047e8 <HAL_UART_TxCpltCallback+0xa8>)
 80047a2:	f00b fff7 	bl	8010794 <iprintf>
}
 80047a6:	e007      	b.n	80047b8 <HAL_UART_TxCpltCallback+0x78>
    else if(huart->Instance == USART1)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a0f      	ldr	r2, [pc, #60]	@ (80047ec <HAL_UART_TxCpltCallback+0xac>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d102      	bne.n	80047b8 <HAL_UART_TxCpltCallback+0x78>
        tx_busy = 0;  // 标记空闲
 80047b2:	4b0f      	ldr	r3, [pc, #60]	@ (80047f0 <HAL_UART_TxCpltCallback+0xb0>)
 80047b4:	2200      	movs	r2, #0
 80047b6:	701a      	strb	r2, [r3, #0]
}
 80047b8:	bf00      	nop
 80047ba:	3708      	adds	r7, #8
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	40011400 	.word	0x40011400
 80047c4:	24000bec 	.word	0x24000bec
 80047c8:	40004800 	.word	0x40004800
 80047cc:	240007b5 	.word	0x240007b5
 80047d0:	40007800 	.word	0x40007800
 80047d4:	24000e78 	.word	0x24000e78
 80047d8:	40004c00 	.word	0x40004c00
 80047dc:	240005a0 	.word	0x240005a0
 80047e0:	40007c00 	.word	0x40007c00
 80047e4:	240009c9 	.word	0x240009c9
 80047e8:	08014658 	.word	0x08014658
 80047ec:	40011000 	.word	0x40011000
 80047f0:	24000310 	.word	0x24000310

080047f4 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart6_rx;
DMA_HandleTypeDef hdma_usart6_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80047f8:	4b22      	ldr	r3, [pc, #136]	@ (8004884 <MX_UART4_Init+0x90>)
 80047fa:	4a23      	ldr	r2, [pc, #140]	@ (8004888 <MX_UART4_Init+0x94>)
 80047fc:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 80047fe:	4b21      	ldr	r3, [pc, #132]	@ (8004884 <MX_UART4_Init+0x90>)
 8004800:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8004804:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8004806:	4b1f      	ldr	r3, [pc, #124]	@ (8004884 <MX_UART4_Init+0x90>)
 8004808:	2200      	movs	r2, #0
 800480a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800480c:	4b1d      	ldr	r3, [pc, #116]	@ (8004884 <MX_UART4_Init+0x90>)
 800480e:	2200      	movs	r2, #0
 8004810:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8004812:	4b1c      	ldr	r3, [pc, #112]	@ (8004884 <MX_UART4_Init+0x90>)
 8004814:	2200      	movs	r2, #0
 8004816:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8004818:	4b1a      	ldr	r3, [pc, #104]	@ (8004884 <MX_UART4_Init+0x90>)
 800481a:	220c      	movs	r2, #12
 800481c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800481e:	4b19      	ldr	r3, [pc, #100]	@ (8004884 <MX_UART4_Init+0x90>)
 8004820:	2200      	movs	r2, #0
 8004822:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8004824:	4b17      	ldr	r3, [pc, #92]	@ (8004884 <MX_UART4_Init+0x90>)
 8004826:	2200      	movs	r2, #0
 8004828:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800482a:	4b16      	ldr	r3, [pc, #88]	@ (8004884 <MX_UART4_Init+0x90>)
 800482c:	2200      	movs	r2, #0
 800482e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004830:	4b14      	ldr	r3, [pc, #80]	@ (8004884 <MX_UART4_Init+0x90>)
 8004832:	2200      	movs	r2, #0
 8004834:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004836:	4b13      	ldr	r3, [pc, #76]	@ (8004884 <MX_UART4_Init+0x90>)
 8004838:	2200      	movs	r2, #0
 800483a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800483c:	4811      	ldr	r0, [pc, #68]	@ (8004884 <MX_UART4_Init+0x90>)
 800483e:	f009 f871 	bl	800d924 <HAL_UART_Init>
 8004842:	4603      	mov	r3, r0
 8004844:	2b00      	cmp	r3, #0
 8004846:	d001      	beq.n	800484c <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8004848:	f7fd fa22 	bl	8001c90 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800484c:	2100      	movs	r1, #0
 800484e:	480d      	ldr	r0, [pc, #52]	@ (8004884 <MX_UART4_Init+0x90>)
 8004850:	f00a ff86 	bl	800f760 <HAL_UARTEx_SetTxFifoThreshold>
 8004854:	4603      	mov	r3, r0
 8004856:	2b00      	cmp	r3, #0
 8004858:	d001      	beq.n	800485e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 800485a:	f7fd fa19 	bl	8001c90 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800485e:	2100      	movs	r1, #0
 8004860:	4808      	ldr	r0, [pc, #32]	@ (8004884 <MX_UART4_Init+0x90>)
 8004862:	f00a ffbb 	bl	800f7dc <HAL_UARTEx_SetRxFifoThreshold>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d001      	beq.n	8004870 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 800486c:	f7fd fa10 	bl	8001c90 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8004870:	4804      	ldr	r0, [pc, #16]	@ (8004884 <MX_UART4_Init+0x90>)
 8004872:	f00a ff3c 	bl	800f6ee <HAL_UARTEx_DisableFifoMode>
 8004876:	4603      	mov	r3, r0
 8004878:	2b00      	cmp	r3, #0
 800487a:	d001      	beq.n	8004880 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 800487c:	f7fd fa08 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8004880:	bf00      	nop
 8004882:	bd80      	pop	{r7, pc}
 8004884:	24000f18 	.word	0x24000f18
 8004888:	40004c00 	.word	0x40004c00

0800488c <MX_UART7_Init>:
/* UART7 init function */
void MX_UART7_Init(void)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8004890:	4b22      	ldr	r3, [pc, #136]	@ (800491c <MX_UART7_Init+0x90>)
 8004892:	4a23      	ldr	r2, [pc, #140]	@ (8004920 <MX_UART7_Init+0x94>)
 8004894:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 19200;
 8004896:	4b21      	ldr	r3, [pc, #132]	@ (800491c <MX_UART7_Init+0x90>)
 8004898:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 800489c:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 800489e:	4b1f      	ldr	r3, [pc, #124]	@ (800491c <MX_UART7_Init+0x90>)
 80048a0:	2200      	movs	r2, #0
 80048a2:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 80048a4:	4b1d      	ldr	r3, [pc, #116]	@ (800491c <MX_UART7_Init+0x90>)
 80048a6:	2200      	movs	r2, #0
 80048a8:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 80048aa:	4b1c      	ldr	r3, [pc, #112]	@ (800491c <MX_UART7_Init+0x90>)
 80048ac:	2200      	movs	r2, #0
 80048ae:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 80048b0:	4b1a      	ldr	r3, [pc, #104]	@ (800491c <MX_UART7_Init+0x90>)
 80048b2:	220c      	movs	r2, #12
 80048b4:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80048b6:	4b19      	ldr	r3, [pc, #100]	@ (800491c <MX_UART7_Init+0x90>)
 80048b8:	2200      	movs	r2, #0
 80048ba:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80048bc:	4b17      	ldr	r3, [pc, #92]	@ (800491c <MX_UART7_Init+0x90>)
 80048be:	2200      	movs	r2, #0
 80048c0:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80048c2:	4b16      	ldr	r3, [pc, #88]	@ (800491c <MX_UART7_Init+0x90>)
 80048c4:	2200      	movs	r2, #0
 80048c6:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80048c8:	4b14      	ldr	r3, [pc, #80]	@ (800491c <MX_UART7_Init+0x90>)
 80048ca:	2200      	movs	r2, #0
 80048cc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80048ce:	4b13      	ldr	r3, [pc, #76]	@ (800491c <MX_UART7_Init+0x90>)
 80048d0:	2200      	movs	r2, #0
 80048d2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 80048d4:	4811      	ldr	r0, [pc, #68]	@ (800491c <MX_UART7_Init+0x90>)
 80048d6:	f009 f825 	bl	800d924 <HAL_UART_Init>
 80048da:	4603      	mov	r3, r0
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d001      	beq.n	80048e4 <MX_UART7_Init+0x58>
  {
    Error_Handler();
 80048e0:	f7fd f9d6 	bl	8001c90 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80048e4:	2100      	movs	r1, #0
 80048e6:	480d      	ldr	r0, [pc, #52]	@ (800491c <MX_UART7_Init+0x90>)
 80048e8:	f00a ff3a 	bl	800f760 <HAL_UARTEx_SetTxFifoThreshold>
 80048ec:	4603      	mov	r3, r0
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d001      	beq.n	80048f6 <MX_UART7_Init+0x6a>
  {
    Error_Handler();
 80048f2:	f7fd f9cd 	bl	8001c90 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80048f6:	2100      	movs	r1, #0
 80048f8:	4808      	ldr	r0, [pc, #32]	@ (800491c <MX_UART7_Init+0x90>)
 80048fa:	f00a ff6f 	bl	800f7dc <HAL_UARTEx_SetRxFifoThreshold>
 80048fe:	4603      	mov	r3, r0
 8004900:	2b00      	cmp	r3, #0
 8004902:	d001      	beq.n	8004908 <MX_UART7_Init+0x7c>
  {
    Error_Handler();
 8004904:	f7fd f9c4 	bl	8001c90 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 8004908:	4804      	ldr	r0, [pc, #16]	@ (800491c <MX_UART7_Init+0x90>)
 800490a:	f00a fef0 	bl	800f6ee <HAL_UARTEx_DisableFifoMode>
 800490e:	4603      	mov	r3, r0
 8004910:	2b00      	cmp	r3, #0
 8004912:	d001      	beq.n	8004918 <MX_UART7_Init+0x8c>
  {
    Error_Handler();
 8004914:	f7fd f9bc 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8004918:	bf00      	nop
 800491a:	bd80      	pop	{r7, pc}
 800491c:	24000fac 	.word	0x24000fac
 8004920:	40007800 	.word	0x40007800

08004924 <MX_UART8_Init>:
/* UART8 init function */
void MX_UART8_Init(void)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 8004928:	4b22      	ldr	r3, [pc, #136]	@ (80049b4 <MX_UART8_Init+0x90>)
 800492a:	4a23      	ldr	r2, [pc, #140]	@ (80049b8 <MX_UART8_Init+0x94>)
 800492c:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 800492e:	4b21      	ldr	r3, [pc, #132]	@ (80049b4 <MX_UART8_Init+0x90>)
 8004930:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004934:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8004936:	4b1f      	ldr	r3, [pc, #124]	@ (80049b4 <MX_UART8_Init+0x90>)
 8004938:	2200      	movs	r2, #0
 800493a:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 800493c:	4b1d      	ldr	r3, [pc, #116]	@ (80049b4 <MX_UART8_Init+0x90>)
 800493e:	2200      	movs	r2, #0
 8004940:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8004942:	4b1c      	ldr	r3, [pc, #112]	@ (80049b4 <MX_UART8_Init+0x90>)
 8004944:	2200      	movs	r2, #0
 8004946:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8004948:	4b1a      	ldr	r3, [pc, #104]	@ (80049b4 <MX_UART8_Init+0x90>)
 800494a:	220c      	movs	r2, #12
 800494c:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800494e:	4b19      	ldr	r3, [pc, #100]	@ (80049b4 <MX_UART8_Init+0x90>)
 8004950:	2200      	movs	r2, #0
 8004952:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8004954:	4b17      	ldr	r3, [pc, #92]	@ (80049b4 <MX_UART8_Init+0x90>)
 8004956:	2200      	movs	r2, #0
 8004958:	61da      	str	r2, [r3, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800495a:	4b16      	ldr	r3, [pc, #88]	@ (80049b4 <MX_UART8_Init+0x90>)
 800495c:	2200      	movs	r2, #0
 800495e:	621a      	str	r2, [r3, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004960:	4b14      	ldr	r3, [pc, #80]	@ (80049b4 <MX_UART8_Init+0x90>)
 8004962:	2200      	movs	r2, #0
 8004964:	625a      	str	r2, [r3, #36]	@ 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004966:	4b13      	ldr	r3, [pc, #76]	@ (80049b4 <MX_UART8_Init+0x90>)
 8004968:	2200      	movs	r2, #0
 800496a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart8) != HAL_OK)
 800496c:	4811      	ldr	r0, [pc, #68]	@ (80049b4 <MX_UART8_Init+0x90>)
 800496e:	f008 ffd9 	bl	800d924 <HAL_UART_Init>
 8004972:	4603      	mov	r3, r0
 8004974:	2b00      	cmp	r3, #0
 8004976:	d001      	beq.n	800497c <MX_UART8_Init+0x58>
  {
    Error_Handler();
 8004978:	f7fd f98a 	bl	8001c90 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800497c:	2100      	movs	r1, #0
 800497e:	480d      	ldr	r0, [pc, #52]	@ (80049b4 <MX_UART8_Init+0x90>)
 8004980:	f00a feee 	bl	800f760 <HAL_UARTEx_SetTxFifoThreshold>
 8004984:	4603      	mov	r3, r0
 8004986:	2b00      	cmp	r3, #0
 8004988:	d001      	beq.n	800498e <MX_UART8_Init+0x6a>
  {
    Error_Handler();
 800498a:	f7fd f981 	bl	8001c90 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800498e:	2100      	movs	r1, #0
 8004990:	4808      	ldr	r0, [pc, #32]	@ (80049b4 <MX_UART8_Init+0x90>)
 8004992:	f00a ff23 	bl	800f7dc <HAL_UARTEx_SetRxFifoThreshold>
 8004996:	4603      	mov	r3, r0
 8004998:	2b00      	cmp	r3, #0
 800499a:	d001      	beq.n	80049a0 <MX_UART8_Init+0x7c>
  {
    Error_Handler();
 800499c:	f7fd f978 	bl	8001c90 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 80049a0:	4804      	ldr	r0, [pc, #16]	@ (80049b4 <MX_UART8_Init+0x90>)
 80049a2:	f00a fea4 	bl	800f6ee <HAL_UARTEx_DisableFifoMode>
 80049a6:	4603      	mov	r3, r0
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d001      	beq.n	80049b0 <MX_UART8_Init+0x8c>
  {
    Error_Handler();
 80049ac:	f7fd f970 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 80049b0:	bf00      	nop
 80049b2:	bd80      	pop	{r7, pc}
 80049b4:	24001040 	.word	0x24001040
 80049b8:	40007c00 	.word	0x40007c00

080049bc <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80049c0:	4b22      	ldr	r3, [pc, #136]	@ (8004a4c <MX_USART1_UART_Init+0x90>)
 80049c2:	4a23      	ldr	r2, [pc, #140]	@ (8004a50 <MX_USART1_UART_Init+0x94>)
 80049c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80049c6:	4b21      	ldr	r3, [pc, #132]	@ (8004a4c <MX_USART1_UART_Init+0x90>)
 80049c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80049cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80049ce:	4b1f      	ldr	r3, [pc, #124]	@ (8004a4c <MX_USART1_UART_Init+0x90>)
 80049d0:	2200      	movs	r2, #0
 80049d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80049d4:	4b1d      	ldr	r3, [pc, #116]	@ (8004a4c <MX_USART1_UART_Init+0x90>)
 80049d6:	2200      	movs	r2, #0
 80049d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80049da:	4b1c      	ldr	r3, [pc, #112]	@ (8004a4c <MX_USART1_UART_Init+0x90>)
 80049dc:	2200      	movs	r2, #0
 80049de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80049e0:	4b1a      	ldr	r3, [pc, #104]	@ (8004a4c <MX_USART1_UART_Init+0x90>)
 80049e2:	220c      	movs	r2, #12
 80049e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80049e6:	4b19      	ldr	r3, [pc, #100]	@ (8004a4c <MX_USART1_UART_Init+0x90>)
 80049e8:	2200      	movs	r2, #0
 80049ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80049ec:	4b17      	ldr	r3, [pc, #92]	@ (8004a4c <MX_USART1_UART_Init+0x90>)
 80049ee:	2200      	movs	r2, #0
 80049f0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80049f2:	4b16      	ldr	r3, [pc, #88]	@ (8004a4c <MX_USART1_UART_Init+0x90>)
 80049f4:	2200      	movs	r2, #0
 80049f6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80049f8:	4b14      	ldr	r3, [pc, #80]	@ (8004a4c <MX_USART1_UART_Init+0x90>)
 80049fa:	2200      	movs	r2, #0
 80049fc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80049fe:	4b13      	ldr	r3, [pc, #76]	@ (8004a4c <MX_USART1_UART_Init+0x90>)
 8004a00:	2200      	movs	r2, #0
 8004a02:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004a04:	4811      	ldr	r0, [pc, #68]	@ (8004a4c <MX_USART1_UART_Init+0x90>)
 8004a06:	f008 ff8d 	bl	800d924 <HAL_UART_Init>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d001      	beq.n	8004a14 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8004a10:	f7fd f93e 	bl	8001c90 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004a14:	2100      	movs	r1, #0
 8004a16:	480d      	ldr	r0, [pc, #52]	@ (8004a4c <MX_USART1_UART_Init+0x90>)
 8004a18:	f00a fea2 	bl	800f760 <HAL_UARTEx_SetTxFifoThreshold>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d001      	beq.n	8004a26 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8004a22:	f7fd f935 	bl	8001c90 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004a26:	2100      	movs	r1, #0
 8004a28:	4808      	ldr	r0, [pc, #32]	@ (8004a4c <MX_USART1_UART_Init+0x90>)
 8004a2a:	f00a fed7 	bl	800f7dc <HAL_UARTEx_SetRxFifoThreshold>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d001      	beq.n	8004a38 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8004a34:	f7fd f92c 	bl	8001c90 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004a38:	4804      	ldr	r0, [pc, #16]	@ (8004a4c <MX_USART1_UART_Init+0x90>)
 8004a3a:	f00a fe58 	bl	800f6ee <HAL_UARTEx_DisableFifoMode>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d001      	beq.n	8004a48 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8004a44:	f7fd f924 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004a48:	bf00      	nop
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	240010d4 	.word	0x240010d4
 8004a50:	40011000 	.word	0x40011000

08004a54 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004a58:	4b22      	ldr	r3, [pc, #136]	@ (8004ae4 <MX_USART3_UART_Init+0x90>)
 8004a5a:	4a23      	ldr	r2, [pc, #140]	@ (8004ae8 <MX_USART3_UART_Init+0x94>)
 8004a5c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 8004a5e:	4b21      	ldr	r3, [pc, #132]	@ (8004ae4 <MX_USART3_UART_Init+0x90>)
 8004a60:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8004a64:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004a66:	4b1f      	ldr	r3, [pc, #124]	@ (8004ae4 <MX_USART3_UART_Init+0x90>)
 8004a68:	2200      	movs	r2, #0
 8004a6a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004a6c:	4b1d      	ldr	r3, [pc, #116]	@ (8004ae4 <MX_USART3_UART_Init+0x90>)
 8004a6e:	2200      	movs	r2, #0
 8004a70:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004a72:	4b1c      	ldr	r3, [pc, #112]	@ (8004ae4 <MX_USART3_UART_Init+0x90>)
 8004a74:	2200      	movs	r2, #0
 8004a76:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004a78:	4b1a      	ldr	r3, [pc, #104]	@ (8004ae4 <MX_USART3_UART_Init+0x90>)
 8004a7a:	220c      	movs	r2, #12
 8004a7c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004a7e:	4b19      	ldr	r3, [pc, #100]	@ (8004ae4 <MX_USART3_UART_Init+0x90>)
 8004a80:	2200      	movs	r2, #0
 8004a82:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004a84:	4b17      	ldr	r3, [pc, #92]	@ (8004ae4 <MX_USART3_UART_Init+0x90>)
 8004a86:	2200      	movs	r2, #0
 8004a88:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004a8a:	4b16      	ldr	r3, [pc, #88]	@ (8004ae4 <MX_USART3_UART_Init+0x90>)
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004a90:	4b14      	ldr	r3, [pc, #80]	@ (8004ae4 <MX_USART3_UART_Init+0x90>)
 8004a92:	2200      	movs	r2, #0
 8004a94:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004a96:	4b13      	ldr	r3, [pc, #76]	@ (8004ae4 <MX_USART3_UART_Init+0x90>)
 8004a98:	2200      	movs	r2, #0
 8004a9a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004a9c:	4811      	ldr	r0, [pc, #68]	@ (8004ae4 <MX_USART3_UART_Init+0x90>)
 8004a9e:	f008 ff41 	bl	800d924 <HAL_UART_Init>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d001      	beq.n	8004aac <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8004aa8:	f7fd f8f2 	bl	8001c90 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004aac:	2100      	movs	r1, #0
 8004aae:	480d      	ldr	r0, [pc, #52]	@ (8004ae4 <MX_USART3_UART_Init+0x90>)
 8004ab0:	f00a fe56 	bl	800f760 <HAL_UARTEx_SetTxFifoThreshold>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d001      	beq.n	8004abe <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8004aba:	f7fd f8e9 	bl	8001c90 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004abe:	2100      	movs	r1, #0
 8004ac0:	4808      	ldr	r0, [pc, #32]	@ (8004ae4 <MX_USART3_UART_Init+0x90>)
 8004ac2:	f00a fe8b 	bl	800f7dc <HAL_UARTEx_SetRxFifoThreshold>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d001      	beq.n	8004ad0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8004acc:	f7fd f8e0 	bl	8001c90 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8004ad0:	4804      	ldr	r0, [pc, #16]	@ (8004ae4 <MX_USART3_UART_Init+0x90>)
 8004ad2:	f00a fe0c 	bl	800f6ee <HAL_UARTEx_DisableFifoMode>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d001      	beq.n	8004ae0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8004adc:	f7fd f8d8 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004ae0:	bf00      	nop
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	24001168 	.word	0x24001168
 8004ae8:	40004800 	.word	0x40004800

08004aec <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8004af0:	4b22      	ldr	r3, [pc, #136]	@ (8004b7c <MX_USART6_UART_Init+0x90>)
 8004af2:	4a23      	ldr	r2, [pc, #140]	@ (8004b80 <MX_USART6_UART_Init+0x94>)
 8004af4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8004af6:	4b21      	ldr	r3, [pc, #132]	@ (8004b7c <MX_USART6_UART_Init+0x90>)
 8004af8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004afc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8004afe:	4b1f      	ldr	r3, [pc, #124]	@ (8004b7c <MX_USART6_UART_Init+0x90>)
 8004b00:	2200      	movs	r2, #0
 8004b02:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8004b04:	4b1d      	ldr	r3, [pc, #116]	@ (8004b7c <MX_USART6_UART_Init+0x90>)
 8004b06:	2200      	movs	r2, #0
 8004b08:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8004b0a:	4b1c      	ldr	r3, [pc, #112]	@ (8004b7c <MX_USART6_UART_Init+0x90>)
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8004b10:	4b1a      	ldr	r3, [pc, #104]	@ (8004b7c <MX_USART6_UART_Init+0x90>)
 8004b12:	220c      	movs	r2, #12
 8004b14:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b16:	4b19      	ldr	r3, [pc, #100]	@ (8004b7c <MX_USART6_UART_Init+0x90>)
 8004b18:	2200      	movs	r2, #0
 8004b1a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b1c:	4b17      	ldr	r3, [pc, #92]	@ (8004b7c <MX_USART6_UART_Init+0x90>)
 8004b1e:	2200      	movs	r2, #0
 8004b20:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004b22:	4b16      	ldr	r3, [pc, #88]	@ (8004b7c <MX_USART6_UART_Init+0x90>)
 8004b24:	2200      	movs	r2, #0
 8004b26:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004b28:	4b14      	ldr	r3, [pc, #80]	@ (8004b7c <MX_USART6_UART_Init+0x90>)
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004b2e:	4b13      	ldr	r3, [pc, #76]	@ (8004b7c <MX_USART6_UART_Init+0x90>)
 8004b30:	2200      	movs	r2, #0
 8004b32:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8004b34:	4811      	ldr	r0, [pc, #68]	@ (8004b7c <MX_USART6_UART_Init+0x90>)
 8004b36:	f008 fef5 	bl	800d924 <HAL_UART_Init>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d001      	beq.n	8004b44 <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 8004b40:	f7fd f8a6 	bl	8001c90 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004b44:	2100      	movs	r1, #0
 8004b46:	480d      	ldr	r0, [pc, #52]	@ (8004b7c <MX_USART6_UART_Init+0x90>)
 8004b48:	f00a fe0a 	bl	800f760 <HAL_UARTEx_SetTxFifoThreshold>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d001      	beq.n	8004b56 <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 8004b52:	f7fd f89d 	bl	8001c90 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004b56:	2100      	movs	r1, #0
 8004b58:	4808      	ldr	r0, [pc, #32]	@ (8004b7c <MX_USART6_UART_Init+0x90>)
 8004b5a:	f00a fe3f 	bl	800f7dc <HAL_UARTEx_SetRxFifoThreshold>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d001      	beq.n	8004b68 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 8004b64:	f7fd f894 	bl	8001c90 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 8004b68:	4804      	ldr	r0, [pc, #16]	@ (8004b7c <MX_USART6_UART_Init+0x90>)
 8004b6a:	f00a fdc0 	bl	800f6ee <HAL_UARTEx_DisableFifoMode>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d001      	beq.n	8004b78 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 8004b74:	f7fd f88c 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8004b78:	bf00      	nop
 8004b7a:	bd80      	pop	{r7, pc}
 8004b7c:	240011fc 	.word	0x240011fc
 8004b80:	40011400 	.word	0x40011400

08004b84 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b0c4      	sub	sp, #272	@ 0x110
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004b8e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004b92:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b94:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8004b98:	2200      	movs	r2, #0
 8004b9a:	601a      	str	r2, [r3, #0]
 8004b9c:	605a      	str	r2, [r3, #4]
 8004b9e:	609a      	str	r2, [r3, #8]
 8004ba0:	60da      	str	r2, [r3, #12]
 8004ba2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004ba4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004ba8:	22c0      	movs	r2, #192	@ 0xc0
 8004baa:	2100      	movs	r1, #0
 8004bac:	4618      	mov	r0, r3
 8004bae:	f00b ff63 	bl	8010a78 <memset>
  if(uartHandle->Instance==UART4)
 8004bb2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004bb6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4a60      	ldr	r2, [pc, #384]	@ (8004d40 <HAL_UART_MspInit+0x1bc>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	f040 80cb 	bne.w	8004d5c <HAL_UART_MspInit+0x1d8>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8004bc6:	f04f 0202 	mov.w	r2, #2
 8004bca:	f04f 0300 	mov.w	r3, #0
 8004bce:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004bd8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004bdc:	4618      	mov	r0, r3
 8004bde:	f004 ff95 	bl	8009b0c <HAL_RCCEx_PeriphCLKConfig>
 8004be2:	4603      	mov	r3, r0
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d001      	beq.n	8004bec <HAL_UART_MspInit+0x68>
    {
      Error_Handler();
 8004be8:	f7fd f852 	bl	8001c90 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8004bec:	4b55      	ldr	r3, [pc, #340]	@ (8004d44 <HAL_UART_MspInit+0x1c0>)
 8004bee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004bf2:	4a54      	ldr	r2, [pc, #336]	@ (8004d44 <HAL_UART_MspInit+0x1c0>)
 8004bf4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004bf8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004bfc:	4b51      	ldr	r3, [pc, #324]	@ (8004d44 <HAL_UART_MspInit+0x1c0>)
 8004bfe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004c02:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004c06:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c0a:	4b4e      	ldr	r3, [pc, #312]	@ (8004d44 <HAL_UART_MspInit+0x1c0>)
 8004c0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c10:	4a4c      	ldr	r2, [pc, #304]	@ (8004d44 <HAL_UART_MspInit+0x1c0>)
 8004c12:	f043 0304 	orr.w	r3, r3, #4
 8004c16:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004c1a:	4b4a      	ldr	r3, [pc, #296]	@ (8004d44 <HAL_UART_MspInit+0x1c0>)
 8004c1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c20:	f003 0304 	and.w	r3, r3, #4
 8004c24:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004c28:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004c2c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c30:	2302      	movs	r3, #2
 8004c32:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c36:	2300      	movs	r3, #0
 8004c38:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8004c42:	2308      	movs	r3, #8
 8004c44:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c48:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8004c4c:	4619      	mov	r1, r3
 8004c4e:	483e      	ldr	r0, [pc, #248]	@ (8004d48 <HAL_UART_MspInit+0x1c4>)
 8004c50:	f003 fd72 	bl	8008738 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream4;
 8004c54:	4b3d      	ldr	r3, [pc, #244]	@ (8004d4c <HAL_UART_MspInit+0x1c8>)
 8004c56:	4a3e      	ldr	r2, [pc, #248]	@ (8004d50 <HAL_UART_MspInit+0x1cc>)
 8004c58:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 8004c5a:	4b3c      	ldr	r3, [pc, #240]	@ (8004d4c <HAL_UART_MspInit+0x1c8>)
 8004c5c:	223f      	movs	r2, #63	@ 0x3f
 8004c5e:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004c60:	4b3a      	ldr	r3, [pc, #232]	@ (8004d4c <HAL_UART_MspInit+0x1c8>)
 8004c62:	2200      	movs	r2, #0
 8004c64:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c66:	4b39      	ldr	r3, [pc, #228]	@ (8004d4c <HAL_UART_MspInit+0x1c8>)
 8004c68:	2200      	movs	r2, #0
 8004c6a:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004c6c:	4b37      	ldr	r3, [pc, #220]	@ (8004d4c <HAL_UART_MspInit+0x1c8>)
 8004c6e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004c72:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004c74:	4b35      	ldr	r3, [pc, #212]	@ (8004d4c <HAL_UART_MspInit+0x1c8>)
 8004c76:	2200      	movs	r2, #0
 8004c78:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004c7a:	4b34      	ldr	r3, [pc, #208]	@ (8004d4c <HAL_UART_MspInit+0x1c8>)
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8004c80:	4b32      	ldr	r3, [pc, #200]	@ (8004d4c <HAL_UART_MspInit+0x1c8>)
 8004c82:	2200      	movs	r2, #0
 8004c84:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004c86:	4b31      	ldr	r3, [pc, #196]	@ (8004d4c <HAL_UART_MspInit+0x1c8>)
 8004c88:	2200      	movs	r2, #0
 8004c8a:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004c8c:	4b2f      	ldr	r3, [pc, #188]	@ (8004d4c <HAL_UART_MspInit+0x1c8>)
 8004c8e:	2200      	movs	r2, #0
 8004c90:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8004c92:	482e      	ldr	r0, [pc, #184]	@ (8004d4c <HAL_UART_MspInit+0x1c8>)
 8004c94:	f000 ff14 	bl	8005ac0 <HAL_DMA_Init>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d001      	beq.n	8004ca2 <HAL_UART_MspInit+0x11e>
    {
      Error_Handler();
 8004c9e:	f7fc fff7 	bl	8001c90 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8004ca2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004ca6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a27      	ldr	r2, [pc, #156]	@ (8004d4c <HAL_UART_MspInit+0x1c8>)
 8004cae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004cb2:	4a26      	ldr	r2, [pc, #152]	@ (8004d4c <HAL_UART_MspInit+0x1c8>)
 8004cb4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004cb8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream5;
 8004cc0:	4b24      	ldr	r3, [pc, #144]	@ (8004d54 <HAL_UART_MspInit+0x1d0>)
 8004cc2:	4a25      	ldr	r2, [pc, #148]	@ (8004d58 <HAL_UART_MspInit+0x1d4>)
 8004cc4:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 8004cc6:	4b23      	ldr	r3, [pc, #140]	@ (8004d54 <HAL_UART_MspInit+0x1d0>)
 8004cc8:	2240      	movs	r2, #64	@ 0x40
 8004cca:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004ccc:	4b21      	ldr	r3, [pc, #132]	@ (8004d54 <HAL_UART_MspInit+0x1d0>)
 8004cce:	2240      	movs	r2, #64	@ 0x40
 8004cd0:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004cd2:	4b20      	ldr	r3, [pc, #128]	@ (8004d54 <HAL_UART_MspInit+0x1d0>)
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004cd8:	4b1e      	ldr	r3, [pc, #120]	@ (8004d54 <HAL_UART_MspInit+0x1d0>)
 8004cda:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004cde:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004ce0:	4b1c      	ldr	r3, [pc, #112]	@ (8004d54 <HAL_UART_MspInit+0x1d0>)
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004ce6:	4b1b      	ldr	r3, [pc, #108]	@ (8004d54 <HAL_UART_MspInit+0x1d0>)
 8004ce8:	2200      	movs	r2, #0
 8004cea:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8004cec:	4b19      	ldr	r3, [pc, #100]	@ (8004d54 <HAL_UART_MspInit+0x1d0>)
 8004cee:	2200      	movs	r2, #0
 8004cf0:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004cf2:	4b18      	ldr	r3, [pc, #96]	@ (8004d54 <HAL_UART_MspInit+0x1d0>)
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004cf8:	4b16      	ldr	r3, [pc, #88]	@ (8004d54 <HAL_UART_MspInit+0x1d0>)
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8004cfe:	4815      	ldr	r0, [pc, #84]	@ (8004d54 <HAL_UART_MspInit+0x1d0>)
 8004d00:	f000 fede 	bl	8005ac0 <HAL_DMA_Init>
 8004d04:	4603      	mov	r3, r0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d001      	beq.n	8004d0e <HAL_UART_MspInit+0x18a>
    {
      Error_Handler();
 8004d0a:	f7fc ffc1 	bl	8001c90 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 8004d0e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004d12:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a0e      	ldr	r2, [pc, #56]	@ (8004d54 <HAL_UART_MspInit+0x1d0>)
 8004d1a:	67da      	str	r2, [r3, #124]	@ 0x7c
 8004d1c:	4a0d      	ldr	r2, [pc, #52]	@ (8004d54 <HAL_UART_MspInit+0x1d0>)
 8004d1e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004d22:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	2100      	movs	r1, #0
 8004d2e:	2034      	movs	r0, #52	@ 0x34
 8004d30:	f000 fe19 	bl	8005966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8004d34:	2034      	movs	r0, #52	@ 0x34
 8004d36:	f000 fe30 	bl	800599a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8004d3a:	f000 bc38 	b.w	80055ae <HAL_UART_MspInit+0xa2a>
 8004d3e:	bf00      	nop
 8004d40:	40004c00 	.word	0x40004c00
 8004d44:	58024400 	.word	0x58024400
 8004d48:	58020800 	.word	0x58020800
 8004d4c:	24001290 	.word	0x24001290
 8004d50:	40020070 	.word	0x40020070
 8004d54:	24001308 	.word	0x24001308
 8004d58:	40020088 	.word	0x40020088
  else if(uartHandle->Instance==UART7)
 8004d5c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004d60:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a5f      	ldr	r2, [pc, #380]	@ (8004ee8 <HAL_UART_MspInit+0x364>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	f040 80ca 	bne.w	8004f04 <HAL_UART_MspInit+0x380>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8004d70:	f04f 0202 	mov.w	r2, #2
 8004d74:	f04f 0300 	mov.w	r3, #0
 8004d78:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004d82:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004d86:	4618      	mov	r0, r3
 8004d88:	f004 fec0 	bl	8009b0c <HAL_RCCEx_PeriphCLKConfig>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d001      	beq.n	8004d96 <HAL_UART_MspInit+0x212>
      Error_Handler();
 8004d92:	f7fc ff7d 	bl	8001c90 <Error_Handler>
    __HAL_RCC_UART7_CLK_ENABLE();
 8004d96:	4b55      	ldr	r3, [pc, #340]	@ (8004eec <HAL_UART_MspInit+0x368>)
 8004d98:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004d9c:	4a53      	ldr	r2, [pc, #332]	@ (8004eec <HAL_UART_MspInit+0x368>)
 8004d9e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004da2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004da6:	4b51      	ldr	r3, [pc, #324]	@ (8004eec <HAL_UART_MspInit+0x368>)
 8004da8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004dac:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004db0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004db2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004db4:	4b4d      	ldr	r3, [pc, #308]	@ (8004eec <HAL_UART_MspInit+0x368>)
 8004db6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004dba:	4a4c      	ldr	r2, [pc, #304]	@ (8004eec <HAL_UART_MspInit+0x368>)
 8004dbc:	f043 0310 	orr.w	r3, r3, #16
 8004dc0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004dc4:	4b49      	ldr	r3, [pc, #292]	@ (8004eec <HAL_UART_MspInit+0x368>)
 8004dc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004dca:	f003 0310 	and.w	r3, r3, #16
 8004dce:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004dd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8004dd2:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8004dd6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dda:	2302      	movs	r3, #2
 8004ddc:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004de0:	2300      	movs	r3, #0
 8004de2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004de6:	2300      	movs	r3, #0
 8004de8:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 8004dec:	2307      	movs	r3, #7
 8004dee:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004df2:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8004df6:	4619      	mov	r1, r3
 8004df8:	483d      	ldr	r0, [pc, #244]	@ (8004ef0 <HAL_UART_MspInit+0x36c>)
 8004dfa:	f003 fc9d 	bl	8008738 <HAL_GPIO_Init>
    hdma_uart7_rx.Instance = DMA2_Stream0;
 8004dfe:	4b3d      	ldr	r3, [pc, #244]	@ (8004ef4 <HAL_UART_MspInit+0x370>)
 8004e00:	4a3d      	ldr	r2, [pc, #244]	@ (8004ef8 <HAL_UART_MspInit+0x374>)
 8004e02:	601a      	str	r2, [r3, #0]
    hdma_uart7_rx.Init.Request = DMA_REQUEST_UART7_RX;
 8004e04:	4b3b      	ldr	r3, [pc, #236]	@ (8004ef4 <HAL_UART_MspInit+0x370>)
 8004e06:	224f      	movs	r2, #79	@ 0x4f
 8004e08:	605a      	str	r2, [r3, #4]
    hdma_uart7_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004e0a:	4b3a      	ldr	r3, [pc, #232]	@ (8004ef4 <HAL_UART_MspInit+0x370>)
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	609a      	str	r2, [r3, #8]
    hdma_uart7_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e10:	4b38      	ldr	r3, [pc, #224]	@ (8004ef4 <HAL_UART_MspInit+0x370>)
 8004e12:	2200      	movs	r2, #0
 8004e14:	60da      	str	r2, [r3, #12]
    hdma_uart7_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004e16:	4b37      	ldr	r3, [pc, #220]	@ (8004ef4 <HAL_UART_MspInit+0x370>)
 8004e18:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004e1c:	611a      	str	r2, [r3, #16]
    hdma_uart7_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004e1e:	4b35      	ldr	r3, [pc, #212]	@ (8004ef4 <HAL_UART_MspInit+0x370>)
 8004e20:	2200      	movs	r2, #0
 8004e22:	615a      	str	r2, [r3, #20]
    hdma_uart7_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004e24:	4b33      	ldr	r3, [pc, #204]	@ (8004ef4 <HAL_UART_MspInit+0x370>)
 8004e26:	2200      	movs	r2, #0
 8004e28:	619a      	str	r2, [r3, #24]
    hdma_uart7_rx.Init.Mode = DMA_NORMAL;
 8004e2a:	4b32      	ldr	r3, [pc, #200]	@ (8004ef4 <HAL_UART_MspInit+0x370>)
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	61da      	str	r2, [r3, #28]
    hdma_uart7_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004e30:	4b30      	ldr	r3, [pc, #192]	@ (8004ef4 <HAL_UART_MspInit+0x370>)
 8004e32:	2200      	movs	r2, #0
 8004e34:	621a      	str	r2, [r3, #32]
    hdma_uart7_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004e36:	4b2f      	ldr	r3, [pc, #188]	@ (8004ef4 <HAL_UART_MspInit+0x370>)
 8004e38:	2200      	movs	r2, #0
 8004e3a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart7_rx) != HAL_OK)
 8004e3c:	482d      	ldr	r0, [pc, #180]	@ (8004ef4 <HAL_UART_MspInit+0x370>)
 8004e3e:	f000 fe3f 	bl	8005ac0 <HAL_DMA_Init>
 8004e42:	4603      	mov	r3, r0
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d001      	beq.n	8004e4c <HAL_UART_MspInit+0x2c8>
      Error_Handler();
 8004e48:	f7fc ff22 	bl	8001c90 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart7_rx);
 8004e4c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004e50:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a27      	ldr	r2, [pc, #156]	@ (8004ef4 <HAL_UART_MspInit+0x370>)
 8004e58:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004e5c:	4a25      	ldr	r2, [pc, #148]	@ (8004ef4 <HAL_UART_MspInit+0x370>)
 8004e5e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004e62:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_uart7_tx.Instance = DMA2_Stream1;
 8004e6a:	4b24      	ldr	r3, [pc, #144]	@ (8004efc <HAL_UART_MspInit+0x378>)
 8004e6c:	4a24      	ldr	r2, [pc, #144]	@ (8004f00 <HAL_UART_MspInit+0x37c>)
 8004e6e:	601a      	str	r2, [r3, #0]
    hdma_uart7_tx.Init.Request = DMA_REQUEST_UART7_TX;
 8004e70:	4b22      	ldr	r3, [pc, #136]	@ (8004efc <HAL_UART_MspInit+0x378>)
 8004e72:	2250      	movs	r2, #80	@ 0x50
 8004e74:	605a      	str	r2, [r3, #4]
    hdma_uart7_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004e76:	4b21      	ldr	r3, [pc, #132]	@ (8004efc <HAL_UART_MspInit+0x378>)
 8004e78:	2240      	movs	r2, #64	@ 0x40
 8004e7a:	609a      	str	r2, [r3, #8]
    hdma_uart7_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e7c:	4b1f      	ldr	r3, [pc, #124]	@ (8004efc <HAL_UART_MspInit+0x378>)
 8004e7e:	2200      	movs	r2, #0
 8004e80:	60da      	str	r2, [r3, #12]
    hdma_uart7_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004e82:	4b1e      	ldr	r3, [pc, #120]	@ (8004efc <HAL_UART_MspInit+0x378>)
 8004e84:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004e88:	611a      	str	r2, [r3, #16]
    hdma_uart7_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004e8a:	4b1c      	ldr	r3, [pc, #112]	@ (8004efc <HAL_UART_MspInit+0x378>)
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	615a      	str	r2, [r3, #20]
    hdma_uart7_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004e90:	4b1a      	ldr	r3, [pc, #104]	@ (8004efc <HAL_UART_MspInit+0x378>)
 8004e92:	2200      	movs	r2, #0
 8004e94:	619a      	str	r2, [r3, #24]
    hdma_uart7_tx.Init.Mode = DMA_NORMAL;
 8004e96:	4b19      	ldr	r3, [pc, #100]	@ (8004efc <HAL_UART_MspInit+0x378>)
 8004e98:	2200      	movs	r2, #0
 8004e9a:	61da      	str	r2, [r3, #28]
    hdma_uart7_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004e9c:	4b17      	ldr	r3, [pc, #92]	@ (8004efc <HAL_UART_MspInit+0x378>)
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	621a      	str	r2, [r3, #32]
    hdma_uart7_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004ea2:	4b16      	ldr	r3, [pc, #88]	@ (8004efc <HAL_UART_MspInit+0x378>)
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart7_tx) != HAL_OK)
 8004ea8:	4814      	ldr	r0, [pc, #80]	@ (8004efc <HAL_UART_MspInit+0x378>)
 8004eaa:	f000 fe09 	bl	8005ac0 <HAL_DMA_Init>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d001      	beq.n	8004eb8 <HAL_UART_MspInit+0x334>
      Error_Handler();
 8004eb4:	f7fc feec 	bl	8001c90 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart7_tx);
 8004eb8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004ebc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a0e      	ldr	r2, [pc, #56]	@ (8004efc <HAL_UART_MspInit+0x378>)
 8004ec4:	67da      	str	r2, [r3, #124]	@ 0x7c
 8004ec6:	4a0d      	ldr	r2, [pc, #52]	@ (8004efc <HAL_UART_MspInit+0x378>)
 8004ec8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004ecc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	2100      	movs	r1, #0
 8004ed8:	2052      	movs	r0, #82	@ 0x52
 8004eda:	f000 fd44 	bl	8005966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 8004ede:	2052      	movs	r0, #82	@ 0x52
 8004ee0:	f000 fd5b 	bl	800599a <HAL_NVIC_EnableIRQ>
}
 8004ee4:	e363      	b.n	80055ae <HAL_UART_MspInit+0xa2a>
 8004ee6:	bf00      	nop
 8004ee8:	40007800 	.word	0x40007800
 8004eec:	58024400 	.word	0x58024400
 8004ef0:	58021000 	.word	0x58021000
 8004ef4:	24001380 	.word	0x24001380
 8004ef8:	40020410 	.word	0x40020410
 8004efc:	240013f8 	.word	0x240013f8
 8004f00:	40020428 	.word	0x40020428
  else if(uartHandle->Instance==UART8)
 8004f04:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004f08:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a5e      	ldr	r2, [pc, #376]	@ (800508c <HAL_UART_MspInit+0x508>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	f040 80c8 	bne.w	80050a8 <HAL_UART_MspInit+0x524>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 8004f18:	f04f 0202 	mov.w	r2, #2
 8004f1c:	f04f 0300 	mov.w	r3, #0
 8004f20:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004f24:	2300      	movs	r3, #0
 8004f26:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004f2a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f004 fdec 	bl	8009b0c <HAL_RCCEx_PeriphCLKConfig>
 8004f34:	4603      	mov	r3, r0
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d001      	beq.n	8004f3e <HAL_UART_MspInit+0x3ba>
      Error_Handler();
 8004f3a:	f7fc fea9 	bl	8001c90 <Error_Handler>
    __HAL_RCC_UART8_CLK_ENABLE();
 8004f3e:	4b54      	ldr	r3, [pc, #336]	@ (8005090 <HAL_UART_MspInit+0x50c>)
 8004f40:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004f44:	4a52      	ldr	r2, [pc, #328]	@ (8005090 <HAL_UART_MspInit+0x50c>)
 8004f46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004f4a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004f4e:	4b50      	ldr	r3, [pc, #320]	@ (8005090 <HAL_UART_MspInit+0x50c>)
 8004f50:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004f54:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004f58:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004f5c:	4b4c      	ldr	r3, [pc, #304]	@ (8005090 <HAL_UART_MspInit+0x50c>)
 8004f5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f62:	4a4b      	ldr	r2, [pc, #300]	@ (8005090 <HAL_UART_MspInit+0x50c>)
 8004f64:	f043 0310 	orr.w	r3, r3, #16
 8004f68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004f6c:	4b48      	ldr	r3, [pc, #288]	@ (8005090 <HAL_UART_MspInit+0x50c>)
 8004f6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f72:	f003 0310 	and.w	r3, r3, #16
 8004f76:	623b      	str	r3, [r7, #32]
 8004f78:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004f7a:	2303      	movs	r3, #3
 8004f7c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f80:	2302      	movs	r3, #2
 8004f82:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f86:	2300      	movs	r3, #0
 8004f88:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8004f92:	2308      	movs	r3, #8
 8004f94:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004f98:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8004f9c:	4619      	mov	r1, r3
 8004f9e:	483d      	ldr	r0, [pc, #244]	@ (8005094 <HAL_UART_MspInit+0x510>)
 8004fa0:	f003 fbca 	bl	8008738 <HAL_GPIO_Init>
    hdma_uart8_rx.Instance = DMA2_Stream2;
 8004fa4:	4b3c      	ldr	r3, [pc, #240]	@ (8005098 <HAL_UART_MspInit+0x514>)
 8004fa6:	4a3d      	ldr	r2, [pc, #244]	@ (800509c <HAL_UART_MspInit+0x518>)
 8004fa8:	601a      	str	r2, [r3, #0]
    hdma_uart8_rx.Init.Request = DMA_REQUEST_UART8_RX;
 8004faa:	4b3b      	ldr	r3, [pc, #236]	@ (8005098 <HAL_UART_MspInit+0x514>)
 8004fac:	2251      	movs	r2, #81	@ 0x51
 8004fae:	605a      	str	r2, [r3, #4]
    hdma_uart8_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004fb0:	4b39      	ldr	r3, [pc, #228]	@ (8005098 <HAL_UART_MspInit+0x514>)
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	609a      	str	r2, [r3, #8]
    hdma_uart8_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004fb6:	4b38      	ldr	r3, [pc, #224]	@ (8005098 <HAL_UART_MspInit+0x514>)
 8004fb8:	2200      	movs	r2, #0
 8004fba:	60da      	str	r2, [r3, #12]
    hdma_uart8_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004fbc:	4b36      	ldr	r3, [pc, #216]	@ (8005098 <HAL_UART_MspInit+0x514>)
 8004fbe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004fc2:	611a      	str	r2, [r3, #16]
    hdma_uart8_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004fc4:	4b34      	ldr	r3, [pc, #208]	@ (8005098 <HAL_UART_MspInit+0x514>)
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	615a      	str	r2, [r3, #20]
    hdma_uart8_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004fca:	4b33      	ldr	r3, [pc, #204]	@ (8005098 <HAL_UART_MspInit+0x514>)
 8004fcc:	2200      	movs	r2, #0
 8004fce:	619a      	str	r2, [r3, #24]
    hdma_uart8_rx.Init.Mode = DMA_NORMAL;
 8004fd0:	4b31      	ldr	r3, [pc, #196]	@ (8005098 <HAL_UART_MspInit+0x514>)
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	61da      	str	r2, [r3, #28]
    hdma_uart8_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004fd6:	4b30      	ldr	r3, [pc, #192]	@ (8005098 <HAL_UART_MspInit+0x514>)
 8004fd8:	2200      	movs	r2, #0
 8004fda:	621a      	str	r2, [r3, #32]
    hdma_uart8_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004fdc:	4b2e      	ldr	r3, [pc, #184]	@ (8005098 <HAL_UART_MspInit+0x514>)
 8004fde:	2200      	movs	r2, #0
 8004fe0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart8_rx) != HAL_OK)
 8004fe2:	482d      	ldr	r0, [pc, #180]	@ (8005098 <HAL_UART_MspInit+0x514>)
 8004fe4:	f000 fd6c 	bl	8005ac0 <HAL_DMA_Init>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d001      	beq.n	8004ff2 <HAL_UART_MspInit+0x46e>
      Error_Handler();
 8004fee:	f7fc fe4f 	bl	8001c90 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart8_rx);
 8004ff2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004ff6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a26      	ldr	r2, [pc, #152]	@ (8005098 <HAL_UART_MspInit+0x514>)
 8004ffe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005002:	4a25      	ldr	r2, [pc, #148]	@ (8005098 <HAL_UART_MspInit+0x514>)
 8005004:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005008:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_uart8_tx.Instance = DMA2_Stream3;
 8005010:	4b23      	ldr	r3, [pc, #140]	@ (80050a0 <HAL_UART_MspInit+0x51c>)
 8005012:	4a24      	ldr	r2, [pc, #144]	@ (80050a4 <HAL_UART_MspInit+0x520>)
 8005014:	601a      	str	r2, [r3, #0]
    hdma_uart8_tx.Init.Request = DMA_REQUEST_UART8_TX;
 8005016:	4b22      	ldr	r3, [pc, #136]	@ (80050a0 <HAL_UART_MspInit+0x51c>)
 8005018:	2252      	movs	r2, #82	@ 0x52
 800501a:	605a      	str	r2, [r3, #4]
    hdma_uart8_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800501c:	4b20      	ldr	r3, [pc, #128]	@ (80050a0 <HAL_UART_MspInit+0x51c>)
 800501e:	2240      	movs	r2, #64	@ 0x40
 8005020:	609a      	str	r2, [r3, #8]
    hdma_uart8_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005022:	4b1f      	ldr	r3, [pc, #124]	@ (80050a0 <HAL_UART_MspInit+0x51c>)
 8005024:	2200      	movs	r2, #0
 8005026:	60da      	str	r2, [r3, #12]
    hdma_uart8_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005028:	4b1d      	ldr	r3, [pc, #116]	@ (80050a0 <HAL_UART_MspInit+0x51c>)
 800502a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800502e:	611a      	str	r2, [r3, #16]
    hdma_uart8_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005030:	4b1b      	ldr	r3, [pc, #108]	@ (80050a0 <HAL_UART_MspInit+0x51c>)
 8005032:	2200      	movs	r2, #0
 8005034:	615a      	str	r2, [r3, #20]
    hdma_uart8_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005036:	4b1a      	ldr	r3, [pc, #104]	@ (80050a0 <HAL_UART_MspInit+0x51c>)
 8005038:	2200      	movs	r2, #0
 800503a:	619a      	str	r2, [r3, #24]
    hdma_uart8_tx.Init.Mode = DMA_NORMAL;
 800503c:	4b18      	ldr	r3, [pc, #96]	@ (80050a0 <HAL_UART_MspInit+0x51c>)
 800503e:	2200      	movs	r2, #0
 8005040:	61da      	str	r2, [r3, #28]
    hdma_uart8_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005042:	4b17      	ldr	r3, [pc, #92]	@ (80050a0 <HAL_UART_MspInit+0x51c>)
 8005044:	2200      	movs	r2, #0
 8005046:	621a      	str	r2, [r3, #32]
    hdma_uart8_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005048:	4b15      	ldr	r3, [pc, #84]	@ (80050a0 <HAL_UART_MspInit+0x51c>)
 800504a:	2200      	movs	r2, #0
 800504c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart8_tx) != HAL_OK)
 800504e:	4814      	ldr	r0, [pc, #80]	@ (80050a0 <HAL_UART_MspInit+0x51c>)
 8005050:	f000 fd36 	bl	8005ac0 <HAL_DMA_Init>
 8005054:	4603      	mov	r3, r0
 8005056:	2b00      	cmp	r3, #0
 8005058:	d001      	beq.n	800505e <HAL_UART_MspInit+0x4da>
      Error_Handler();
 800505a:	f7fc fe19 	bl	8001c90 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart8_tx);
 800505e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005062:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a0d      	ldr	r2, [pc, #52]	@ (80050a0 <HAL_UART_MspInit+0x51c>)
 800506a:	67da      	str	r2, [r3, #124]	@ 0x7c
 800506c:	4a0c      	ldr	r2, [pc, #48]	@ (80050a0 <HAL_UART_MspInit+0x51c>)
 800506e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005072:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(UART8_IRQn, 0, 0);
 800507a:	2200      	movs	r2, #0
 800507c:	2100      	movs	r1, #0
 800507e:	2053      	movs	r0, #83	@ 0x53
 8005080:	f000 fc71 	bl	8005966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
 8005084:	2053      	movs	r0, #83	@ 0x53
 8005086:	f000 fc88 	bl	800599a <HAL_NVIC_EnableIRQ>
}
 800508a:	e290      	b.n	80055ae <HAL_UART_MspInit+0xa2a>
 800508c:	40007c00 	.word	0x40007c00
 8005090:	58024400 	.word	0x58024400
 8005094:	58021000 	.word	0x58021000
 8005098:	24001470 	.word	0x24001470
 800509c:	40020440 	.word	0x40020440
 80050a0:	240014e8 	.word	0x240014e8
 80050a4:	40020458 	.word	0x40020458
  else if(uartHandle->Instance==USART1)
 80050a8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80050ac:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a5f      	ldr	r2, [pc, #380]	@ (8005234 <HAL_UART_MspInit+0x6b0>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	f040 80ca 	bne.w	8005250 <HAL_UART_MspInit+0x6cc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80050bc:	f04f 0201 	mov.w	r2, #1
 80050c0:	f04f 0300 	mov.w	r3, #0
 80050c4:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 80050c8:	2300      	movs	r3, #0
 80050ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80050ce:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80050d2:	4618      	mov	r0, r3
 80050d4:	f004 fd1a 	bl	8009b0c <HAL_RCCEx_PeriphCLKConfig>
 80050d8:	4603      	mov	r3, r0
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d001      	beq.n	80050e2 <HAL_UART_MspInit+0x55e>
      Error_Handler();
 80050de:	f7fc fdd7 	bl	8001c90 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80050e2:	4b55      	ldr	r3, [pc, #340]	@ (8005238 <HAL_UART_MspInit+0x6b4>)
 80050e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80050e8:	4a53      	ldr	r2, [pc, #332]	@ (8005238 <HAL_UART_MspInit+0x6b4>)
 80050ea:	f043 0310 	orr.w	r3, r3, #16
 80050ee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80050f2:	4b51      	ldr	r3, [pc, #324]	@ (8005238 <HAL_UART_MspInit+0x6b4>)
 80050f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80050f8:	f003 0310 	and.w	r3, r3, #16
 80050fc:	61fb      	str	r3, [r7, #28]
 80050fe:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005100:	4b4d      	ldr	r3, [pc, #308]	@ (8005238 <HAL_UART_MspInit+0x6b4>)
 8005102:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005106:	4a4c      	ldr	r2, [pc, #304]	@ (8005238 <HAL_UART_MspInit+0x6b4>)
 8005108:	f043 0301 	orr.w	r3, r3, #1
 800510c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005110:	4b49      	ldr	r3, [pc, #292]	@ (8005238 <HAL_UART_MspInit+0x6b4>)
 8005112:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005116:	f003 0301 	and.w	r3, r3, #1
 800511a:	61bb      	str	r3, [r7, #24]
 800511c:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800511e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8005122:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005126:	2302      	movs	r3, #2
 8005128:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800512c:	2300      	movs	r3, #0
 800512e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005132:	2300      	movs	r3, #0
 8005134:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005138:	2307      	movs	r3, #7
 800513a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800513e:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8005142:	4619      	mov	r1, r3
 8005144:	483d      	ldr	r0, [pc, #244]	@ (800523c <HAL_UART_MspInit+0x6b8>)
 8005146:	f003 faf7 	bl	8008738 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Stream2;
 800514a:	4b3d      	ldr	r3, [pc, #244]	@ (8005240 <HAL_UART_MspInit+0x6bc>)
 800514c:	4a3d      	ldr	r2, [pc, #244]	@ (8005244 <HAL_UART_MspInit+0x6c0>)
 800514e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8005150:	4b3b      	ldr	r3, [pc, #236]	@ (8005240 <HAL_UART_MspInit+0x6bc>)
 8005152:	2229      	movs	r2, #41	@ 0x29
 8005154:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005156:	4b3a      	ldr	r3, [pc, #232]	@ (8005240 <HAL_UART_MspInit+0x6bc>)
 8005158:	2200      	movs	r2, #0
 800515a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800515c:	4b38      	ldr	r3, [pc, #224]	@ (8005240 <HAL_UART_MspInit+0x6bc>)
 800515e:	2200      	movs	r2, #0
 8005160:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005162:	4b37      	ldr	r3, [pc, #220]	@ (8005240 <HAL_UART_MspInit+0x6bc>)
 8005164:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005168:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800516a:	4b35      	ldr	r3, [pc, #212]	@ (8005240 <HAL_UART_MspInit+0x6bc>)
 800516c:	2200      	movs	r2, #0
 800516e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005170:	4b33      	ldr	r3, [pc, #204]	@ (8005240 <HAL_UART_MspInit+0x6bc>)
 8005172:	2200      	movs	r2, #0
 8005174:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8005176:	4b32      	ldr	r3, [pc, #200]	@ (8005240 <HAL_UART_MspInit+0x6bc>)
 8005178:	2200      	movs	r2, #0
 800517a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800517c:	4b30      	ldr	r3, [pc, #192]	@ (8005240 <HAL_UART_MspInit+0x6bc>)
 800517e:	2200      	movs	r2, #0
 8005180:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005182:	4b2f      	ldr	r3, [pc, #188]	@ (8005240 <HAL_UART_MspInit+0x6bc>)
 8005184:	2200      	movs	r2, #0
 8005186:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8005188:	482d      	ldr	r0, [pc, #180]	@ (8005240 <HAL_UART_MspInit+0x6bc>)
 800518a:	f000 fc99 	bl	8005ac0 <HAL_DMA_Init>
 800518e:	4603      	mov	r3, r0
 8005190:	2b00      	cmp	r3, #0
 8005192:	d001      	beq.n	8005198 <HAL_UART_MspInit+0x614>
      Error_Handler();
 8005194:	f7fc fd7c 	bl	8001c90 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8005198:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800519c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a27      	ldr	r2, [pc, #156]	@ (8005240 <HAL_UART_MspInit+0x6bc>)
 80051a4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80051a8:	4a25      	ldr	r2, [pc, #148]	@ (8005240 <HAL_UART_MspInit+0x6bc>)
 80051aa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80051ae:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart1_tx.Instance = DMA1_Stream3;
 80051b6:	4b24      	ldr	r3, [pc, #144]	@ (8005248 <HAL_UART_MspInit+0x6c4>)
 80051b8:	4a24      	ldr	r2, [pc, #144]	@ (800524c <HAL_UART_MspInit+0x6c8>)
 80051ba:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80051bc:	4b22      	ldr	r3, [pc, #136]	@ (8005248 <HAL_UART_MspInit+0x6c4>)
 80051be:	222a      	movs	r2, #42	@ 0x2a
 80051c0:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80051c2:	4b21      	ldr	r3, [pc, #132]	@ (8005248 <HAL_UART_MspInit+0x6c4>)
 80051c4:	2240      	movs	r2, #64	@ 0x40
 80051c6:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80051c8:	4b1f      	ldr	r3, [pc, #124]	@ (8005248 <HAL_UART_MspInit+0x6c4>)
 80051ca:	2200      	movs	r2, #0
 80051cc:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80051ce:	4b1e      	ldr	r3, [pc, #120]	@ (8005248 <HAL_UART_MspInit+0x6c4>)
 80051d0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80051d4:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80051d6:	4b1c      	ldr	r3, [pc, #112]	@ (8005248 <HAL_UART_MspInit+0x6c4>)
 80051d8:	2200      	movs	r2, #0
 80051da:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80051dc:	4b1a      	ldr	r3, [pc, #104]	@ (8005248 <HAL_UART_MspInit+0x6c4>)
 80051de:	2200      	movs	r2, #0
 80051e0:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80051e2:	4b19      	ldr	r3, [pc, #100]	@ (8005248 <HAL_UART_MspInit+0x6c4>)
 80051e4:	2200      	movs	r2, #0
 80051e6:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80051e8:	4b17      	ldr	r3, [pc, #92]	@ (8005248 <HAL_UART_MspInit+0x6c4>)
 80051ea:	2200      	movs	r2, #0
 80051ec:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80051ee:	4b16      	ldr	r3, [pc, #88]	@ (8005248 <HAL_UART_MspInit+0x6c4>)
 80051f0:	2200      	movs	r2, #0
 80051f2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80051f4:	4814      	ldr	r0, [pc, #80]	@ (8005248 <HAL_UART_MspInit+0x6c4>)
 80051f6:	f000 fc63 	bl	8005ac0 <HAL_DMA_Init>
 80051fa:	4603      	mov	r3, r0
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d001      	beq.n	8005204 <HAL_UART_MspInit+0x680>
      Error_Handler();
 8005200:	f7fc fd46 	bl	8001c90 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8005204:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005208:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a0e      	ldr	r2, [pc, #56]	@ (8005248 <HAL_UART_MspInit+0x6c4>)
 8005210:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005212:	4a0d      	ldr	r2, [pc, #52]	@ (8005248 <HAL_UART_MspInit+0x6c4>)
 8005214:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005218:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005220:	2200      	movs	r2, #0
 8005222:	2100      	movs	r1, #0
 8005224:	2025      	movs	r0, #37	@ 0x25
 8005226:	f000 fb9e 	bl	8005966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800522a:	2025      	movs	r0, #37	@ 0x25
 800522c:	f000 fbb5 	bl	800599a <HAL_NVIC_EnableIRQ>
}
 8005230:	e1bd      	b.n	80055ae <HAL_UART_MspInit+0xa2a>
 8005232:	bf00      	nop
 8005234:	40011000 	.word	0x40011000
 8005238:	58024400 	.word	0x58024400
 800523c:	58020000 	.word	0x58020000
 8005240:	24001560 	.word	0x24001560
 8005244:	40020040 	.word	0x40020040
 8005248:	240015d8 	.word	0x240015d8
 800524c:	40020058 	.word	0x40020058
  else if(uartHandle->Instance==USART3)
 8005250:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005254:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	4a63      	ldr	r2, [pc, #396]	@ (80053ec <HAL_UART_MspInit+0x868>)
 800525e:	4293      	cmp	r3, r2
 8005260:	f040 80d2 	bne.w	8005408 <HAL_UART_MspInit+0x884>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005264:	f04f 0202 	mov.w	r2, #2
 8005268:	f04f 0300 	mov.w	r3, #0
 800526c:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8005270:	2300      	movs	r3, #0
 8005272:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005276:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800527a:	4618      	mov	r0, r3
 800527c:	f004 fc46 	bl	8009b0c <HAL_RCCEx_PeriphCLKConfig>
 8005280:	4603      	mov	r3, r0
 8005282:	2b00      	cmp	r3, #0
 8005284:	d001      	beq.n	800528a <HAL_UART_MspInit+0x706>
      Error_Handler();
 8005286:	f7fc fd03 	bl	8001c90 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800528a:	4b59      	ldr	r3, [pc, #356]	@ (80053f0 <HAL_UART_MspInit+0x86c>)
 800528c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005290:	4a57      	ldr	r2, [pc, #348]	@ (80053f0 <HAL_UART_MspInit+0x86c>)
 8005292:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005296:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800529a:	4b55      	ldr	r3, [pc, #340]	@ (80053f0 <HAL_UART_MspInit+0x86c>)
 800529c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80052a0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052a4:	617b      	str	r3, [r7, #20]
 80052a6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80052a8:	4b51      	ldr	r3, [pc, #324]	@ (80053f0 <HAL_UART_MspInit+0x86c>)
 80052aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80052ae:	4a50      	ldr	r2, [pc, #320]	@ (80053f0 <HAL_UART_MspInit+0x86c>)
 80052b0:	f043 0308 	orr.w	r3, r3, #8
 80052b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80052b8:	4b4d      	ldr	r3, [pc, #308]	@ (80053f0 <HAL_UART_MspInit+0x86c>)
 80052ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80052be:	f003 0208 	and.w	r2, r3, #8
 80052c2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80052c6:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80052ca:	601a      	str	r2, [r3, #0]
 80052cc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80052d0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80052d4:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80052d6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80052da:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052de:	2302      	movs	r3, #2
 80052e0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052e4:	2300      	movs	r3, #0
 80052e6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052ea:	2300      	movs	r3, #0
 80052ec:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80052f0:	2307      	movs	r3, #7
 80052f2:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80052f6:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 80052fa:	4619      	mov	r1, r3
 80052fc:	483d      	ldr	r0, [pc, #244]	@ (80053f4 <HAL_UART_MspInit+0x870>)
 80052fe:	f003 fa1b 	bl	8008738 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream6;
 8005302:	4b3d      	ldr	r3, [pc, #244]	@ (80053f8 <HAL_UART_MspInit+0x874>)
 8005304:	4a3d      	ldr	r2, [pc, #244]	@ (80053fc <HAL_UART_MspInit+0x878>)
 8005306:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8005308:	4b3b      	ldr	r3, [pc, #236]	@ (80053f8 <HAL_UART_MspInit+0x874>)
 800530a:	222d      	movs	r2, #45	@ 0x2d
 800530c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800530e:	4b3a      	ldr	r3, [pc, #232]	@ (80053f8 <HAL_UART_MspInit+0x874>)
 8005310:	2200      	movs	r2, #0
 8005312:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005314:	4b38      	ldr	r3, [pc, #224]	@ (80053f8 <HAL_UART_MspInit+0x874>)
 8005316:	2200      	movs	r2, #0
 8005318:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800531a:	4b37      	ldr	r3, [pc, #220]	@ (80053f8 <HAL_UART_MspInit+0x874>)
 800531c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005320:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005322:	4b35      	ldr	r3, [pc, #212]	@ (80053f8 <HAL_UART_MspInit+0x874>)
 8005324:	2200      	movs	r2, #0
 8005326:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005328:	4b33      	ldr	r3, [pc, #204]	@ (80053f8 <HAL_UART_MspInit+0x874>)
 800532a:	2200      	movs	r2, #0
 800532c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800532e:	4b32      	ldr	r3, [pc, #200]	@ (80053f8 <HAL_UART_MspInit+0x874>)
 8005330:	2200      	movs	r2, #0
 8005332:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005334:	4b30      	ldr	r3, [pc, #192]	@ (80053f8 <HAL_UART_MspInit+0x874>)
 8005336:	2200      	movs	r2, #0
 8005338:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800533a:	4b2f      	ldr	r3, [pc, #188]	@ (80053f8 <HAL_UART_MspInit+0x874>)
 800533c:	2200      	movs	r2, #0
 800533e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8005340:	482d      	ldr	r0, [pc, #180]	@ (80053f8 <HAL_UART_MspInit+0x874>)
 8005342:	f000 fbbd 	bl	8005ac0 <HAL_DMA_Init>
 8005346:	4603      	mov	r3, r0
 8005348:	2b00      	cmp	r3, #0
 800534a:	d001      	beq.n	8005350 <HAL_UART_MspInit+0x7cc>
      Error_Handler();
 800534c:	f7fc fca0 	bl	8001c90 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8005350:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005354:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4a27      	ldr	r2, [pc, #156]	@ (80053f8 <HAL_UART_MspInit+0x874>)
 800535c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005360:	4a25      	ldr	r2, [pc, #148]	@ (80053f8 <HAL_UART_MspInit+0x874>)
 8005362:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005366:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream7;
 800536e:	4b24      	ldr	r3, [pc, #144]	@ (8005400 <HAL_UART_MspInit+0x87c>)
 8005370:	4a24      	ldr	r2, [pc, #144]	@ (8005404 <HAL_UART_MspInit+0x880>)
 8005372:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8005374:	4b22      	ldr	r3, [pc, #136]	@ (8005400 <HAL_UART_MspInit+0x87c>)
 8005376:	222e      	movs	r2, #46	@ 0x2e
 8005378:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800537a:	4b21      	ldr	r3, [pc, #132]	@ (8005400 <HAL_UART_MspInit+0x87c>)
 800537c:	2240      	movs	r2, #64	@ 0x40
 800537e:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005380:	4b1f      	ldr	r3, [pc, #124]	@ (8005400 <HAL_UART_MspInit+0x87c>)
 8005382:	2200      	movs	r2, #0
 8005384:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005386:	4b1e      	ldr	r3, [pc, #120]	@ (8005400 <HAL_UART_MspInit+0x87c>)
 8005388:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800538c:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800538e:	4b1c      	ldr	r3, [pc, #112]	@ (8005400 <HAL_UART_MspInit+0x87c>)
 8005390:	2200      	movs	r2, #0
 8005392:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005394:	4b1a      	ldr	r3, [pc, #104]	@ (8005400 <HAL_UART_MspInit+0x87c>)
 8005396:	2200      	movs	r2, #0
 8005398:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800539a:	4b19      	ldr	r3, [pc, #100]	@ (8005400 <HAL_UART_MspInit+0x87c>)
 800539c:	2200      	movs	r2, #0
 800539e:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80053a0:	4b17      	ldr	r3, [pc, #92]	@ (8005400 <HAL_UART_MspInit+0x87c>)
 80053a2:	2200      	movs	r2, #0
 80053a4:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80053a6:	4b16      	ldr	r3, [pc, #88]	@ (8005400 <HAL_UART_MspInit+0x87c>)
 80053a8:	2200      	movs	r2, #0
 80053aa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80053ac:	4814      	ldr	r0, [pc, #80]	@ (8005400 <HAL_UART_MspInit+0x87c>)
 80053ae:	f000 fb87 	bl	8005ac0 <HAL_DMA_Init>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d001      	beq.n	80053bc <HAL_UART_MspInit+0x838>
      Error_Handler();
 80053b8:	f7fc fc6a 	bl	8001c90 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80053bc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80053c0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a0e      	ldr	r2, [pc, #56]	@ (8005400 <HAL_UART_MspInit+0x87c>)
 80053c8:	67da      	str	r2, [r3, #124]	@ 0x7c
 80053ca:	4a0d      	ldr	r2, [pc, #52]	@ (8005400 <HAL_UART_MspInit+0x87c>)
 80053cc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80053d0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80053d8:	2200      	movs	r2, #0
 80053da:	2100      	movs	r1, #0
 80053dc:	2027      	movs	r0, #39	@ 0x27
 80053de:	f000 fac2 	bl	8005966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80053e2:	2027      	movs	r0, #39	@ 0x27
 80053e4:	f000 fad9 	bl	800599a <HAL_NVIC_EnableIRQ>
}
 80053e8:	e0e1      	b.n	80055ae <HAL_UART_MspInit+0xa2a>
 80053ea:	bf00      	nop
 80053ec:	40004800 	.word	0x40004800
 80053f0:	58024400 	.word	0x58024400
 80053f4:	58020c00 	.word	0x58020c00
 80053f8:	24001650 	.word	0x24001650
 80053fc:	400200a0 	.word	0x400200a0
 8005400:	240016c8 	.word	0x240016c8
 8005404:	400200b8 	.word	0x400200b8
  else if(uartHandle->Instance==USART6)
 8005408:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800540c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a68      	ldr	r2, [pc, #416]	@ (80055b8 <HAL_UART_MspInit+0xa34>)
 8005416:	4293      	cmp	r3, r2
 8005418:	f040 80c9 	bne.w	80055ae <HAL_UART_MspInit+0xa2a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 800541c:	f04f 0201 	mov.w	r2, #1
 8005420:	f04f 0300 	mov.w	r3, #0
 8005424:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8005428:	2300      	movs	r3, #0
 800542a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800542e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005432:	4618      	mov	r0, r3
 8005434:	f004 fb6a 	bl	8009b0c <HAL_RCCEx_PeriphCLKConfig>
 8005438:	4603      	mov	r3, r0
 800543a:	2b00      	cmp	r3, #0
 800543c:	d001      	beq.n	8005442 <HAL_UART_MspInit+0x8be>
      Error_Handler();
 800543e:	f7fc fc27 	bl	8001c90 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8005442:	4b5e      	ldr	r3, [pc, #376]	@ (80055bc <HAL_UART_MspInit+0xa38>)
 8005444:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005448:	4a5c      	ldr	r2, [pc, #368]	@ (80055bc <HAL_UART_MspInit+0xa38>)
 800544a:	f043 0320 	orr.w	r3, r3, #32
 800544e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005452:	4b5a      	ldr	r3, [pc, #360]	@ (80055bc <HAL_UART_MspInit+0xa38>)
 8005454:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005458:	f003 0220 	and.w	r2, r3, #32
 800545c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005460:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005464:	601a      	str	r2, [r3, #0]
 8005466:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800546a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800546e:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005470:	4b52      	ldr	r3, [pc, #328]	@ (80055bc <HAL_UART_MspInit+0xa38>)
 8005472:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005476:	4a51      	ldr	r2, [pc, #324]	@ (80055bc <HAL_UART_MspInit+0xa38>)
 8005478:	f043 0304 	orr.w	r3, r3, #4
 800547c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005480:	4b4e      	ldr	r3, [pc, #312]	@ (80055bc <HAL_UART_MspInit+0xa38>)
 8005482:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005486:	f003 0204 	and.w	r2, r3, #4
 800548a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800548e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005492:	601a      	str	r2, [r3, #0]
 8005494:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005498:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800549c:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800549e:	23c0      	movs	r3, #192	@ 0xc0
 80054a0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054a4:	2302      	movs	r3, #2
 80054a6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054aa:	2300      	movs	r3, #0
 80054ac:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054b0:	2300      	movs	r3, #0
 80054b2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 80054b6:	2307      	movs	r3, #7
 80054b8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80054bc:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 80054c0:	4619      	mov	r1, r3
 80054c2:	483f      	ldr	r0, [pc, #252]	@ (80055c0 <HAL_UART_MspInit+0xa3c>)
 80054c4:	f003 f938 	bl	8008738 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA1_Stream0;
 80054c8:	4b3e      	ldr	r3, [pc, #248]	@ (80055c4 <HAL_UART_MspInit+0xa40>)
 80054ca:	4a3f      	ldr	r2, [pc, #252]	@ (80055c8 <HAL_UART_MspInit+0xa44>)
 80054cc:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Request = DMA_REQUEST_USART6_RX;
 80054ce:	4b3d      	ldr	r3, [pc, #244]	@ (80055c4 <HAL_UART_MspInit+0xa40>)
 80054d0:	2247      	movs	r2, #71	@ 0x47
 80054d2:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80054d4:	4b3b      	ldr	r3, [pc, #236]	@ (80055c4 <HAL_UART_MspInit+0xa40>)
 80054d6:	2200      	movs	r2, #0
 80054d8:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80054da:	4b3a      	ldr	r3, [pc, #232]	@ (80055c4 <HAL_UART_MspInit+0xa40>)
 80054dc:	2200      	movs	r2, #0
 80054de:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80054e0:	4b38      	ldr	r3, [pc, #224]	@ (80055c4 <HAL_UART_MspInit+0xa40>)
 80054e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80054e6:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80054e8:	4b36      	ldr	r3, [pc, #216]	@ (80055c4 <HAL_UART_MspInit+0xa40>)
 80054ea:	2200      	movs	r2, #0
 80054ec:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80054ee:	4b35      	ldr	r3, [pc, #212]	@ (80055c4 <HAL_UART_MspInit+0xa40>)
 80054f0:	2200      	movs	r2, #0
 80054f2:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 80054f4:	4b33      	ldr	r3, [pc, #204]	@ (80055c4 <HAL_UART_MspInit+0xa40>)
 80054f6:	2200      	movs	r2, #0
 80054f8:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 80054fa:	4b32      	ldr	r3, [pc, #200]	@ (80055c4 <HAL_UART_MspInit+0xa40>)
 80054fc:	2200      	movs	r2, #0
 80054fe:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005500:	4b30      	ldr	r3, [pc, #192]	@ (80055c4 <HAL_UART_MspInit+0xa40>)
 8005502:	2200      	movs	r2, #0
 8005504:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8005506:	482f      	ldr	r0, [pc, #188]	@ (80055c4 <HAL_UART_MspInit+0xa40>)
 8005508:	f000 fada 	bl	8005ac0 <HAL_DMA_Init>
 800550c:	4603      	mov	r3, r0
 800550e:	2b00      	cmp	r3, #0
 8005510:	d001      	beq.n	8005516 <HAL_UART_MspInit+0x992>
      Error_Handler();
 8005512:	f7fc fbbd 	bl	8001c90 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8005516:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800551a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4a28      	ldr	r2, [pc, #160]	@ (80055c4 <HAL_UART_MspInit+0xa40>)
 8005522:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005526:	4a27      	ldr	r2, [pc, #156]	@ (80055c4 <HAL_UART_MspInit+0xa40>)
 8005528:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800552c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA1_Stream1;
 8005534:	4b25      	ldr	r3, [pc, #148]	@ (80055cc <HAL_UART_MspInit+0xa48>)
 8005536:	4a26      	ldr	r2, [pc, #152]	@ (80055d0 <HAL_UART_MspInit+0xa4c>)
 8005538:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Request = DMA_REQUEST_USART6_TX;
 800553a:	4b24      	ldr	r3, [pc, #144]	@ (80055cc <HAL_UART_MspInit+0xa48>)
 800553c:	2248      	movs	r2, #72	@ 0x48
 800553e:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005540:	4b22      	ldr	r3, [pc, #136]	@ (80055cc <HAL_UART_MspInit+0xa48>)
 8005542:	2240      	movs	r2, #64	@ 0x40
 8005544:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005546:	4b21      	ldr	r3, [pc, #132]	@ (80055cc <HAL_UART_MspInit+0xa48>)
 8005548:	2200      	movs	r2, #0
 800554a:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 800554c:	4b1f      	ldr	r3, [pc, #124]	@ (80055cc <HAL_UART_MspInit+0xa48>)
 800554e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005552:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005554:	4b1d      	ldr	r3, [pc, #116]	@ (80055cc <HAL_UART_MspInit+0xa48>)
 8005556:	2200      	movs	r2, #0
 8005558:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800555a:	4b1c      	ldr	r3, [pc, #112]	@ (80055cc <HAL_UART_MspInit+0xa48>)
 800555c:	2200      	movs	r2, #0
 800555e:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8005560:	4b1a      	ldr	r3, [pc, #104]	@ (80055cc <HAL_UART_MspInit+0xa48>)
 8005562:	2200      	movs	r2, #0
 8005564:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005566:	4b19      	ldr	r3, [pc, #100]	@ (80055cc <HAL_UART_MspInit+0xa48>)
 8005568:	2200      	movs	r2, #0
 800556a:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800556c:	4b17      	ldr	r3, [pc, #92]	@ (80055cc <HAL_UART_MspInit+0xa48>)
 800556e:	2200      	movs	r2, #0
 8005570:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8005572:	4816      	ldr	r0, [pc, #88]	@ (80055cc <HAL_UART_MspInit+0xa48>)
 8005574:	f000 faa4 	bl	8005ac0 <HAL_DMA_Init>
 8005578:	4603      	mov	r3, r0
 800557a:	2b00      	cmp	r3, #0
 800557c:	d001      	beq.n	8005582 <HAL_UART_MspInit+0x9fe>
      Error_Handler();
 800557e:	f7fc fb87 	bl	8001c90 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8005582:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005586:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a0f      	ldr	r2, [pc, #60]	@ (80055cc <HAL_UART_MspInit+0xa48>)
 800558e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005590:	4a0e      	ldr	r2, [pc, #56]	@ (80055cc <HAL_UART_MspInit+0xa48>)
 8005592:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005596:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800559e:	2200      	movs	r2, #0
 80055a0:	2100      	movs	r1, #0
 80055a2:	2047      	movs	r0, #71	@ 0x47
 80055a4:	f000 f9df 	bl	8005966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80055a8:	2047      	movs	r0, #71	@ 0x47
 80055aa:	f000 f9f6 	bl	800599a <HAL_NVIC_EnableIRQ>
}
 80055ae:	bf00      	nop
 80055b0:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bd80      	pop	{r7, pc}
 80055b8:	40011400 	.word	0x40011400
 80055bc:	58024400 	.word	0x58024400
 80055c0:	58020800 	.word	0x58020800
 80055c4:	24001740 	.word	0x24001740
 80055c8:	40020010 	.word	0x40020010
 80055cc:	240017b8 	.word	0x240017b8
 80055d0:	40020028 	.word	0x40020028

080055d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
    ldr   sp, =_estack      /* set stack pointer */
 80055d4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8005610 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80055d8:	f7fe feda 	bl	8004390 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80055dc:	f7fe fe38 	bl	8004250 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80055e0:	480c      	ldr	r0, [pc, #48]	@ (8005614 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80055e2:	490d      	ldr	r1, [pc, #52]	@ (8005618 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80055e4:	4a0d      	ldr	r2, [pc, #52]	@ (800561c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80055e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80055e8:	e002      	b.n	80055f0 <LoopCopyDataInit>

080055ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80055ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80055ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80055ee:	3304      	adds	r3, #4

080055f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80055f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80055f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80055f4:	d3f9      	bcc.n	80055ea <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80055f6:	4a0a      	ldr	r2, [pc, #40]	@ (8005620 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80055f8:	4c0a      	ldr	r4, [pc, #40]	@ (8005624 <LoopFillZerobss+0x22>)
  movs r3, #0
 80055fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80055fc:	e001      	b.n	8005602 <LoopFillZerobss>

080055fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80055fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005600:	3204      	adds	r2, #4

08005602 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005602:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005604:	d3fb      	bcc.n	80055fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005606:	f00b fa8f 	bl	8010b28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800560a:	f7fb fed5 	bl	80013b8 <main>
  bx  lr
 800560e:	4770      	bx	lr
    ldr   sp, =_estack      /* set stack pointer */
 8005610:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8005614:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8005618:	240001f0 	.word	0x240001f0
  ldr r2, =_sidata
 800561c:	08014aec 	.word	0x08014aec
  ldr r2, =_sbss
 8005620:	240001f0 	.word	0x240001f0
  ldr r4, =_ebss
 8005624:	24001980 	.word	0x24001980

08005628 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005628:	e7fe      	b.n	8005628 <ADC3_IRQHandler>
	...

0800562c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b082      	sub	sp, #8
 8005630:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005632:	2003      	movs	r0, #3
 8005634:	f000 f98c 	bl	8005950 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005638:	f004 f892 	bl	8009760 <HAL_RCC_GetSysClockFreq>
 800563c:	4602      	mov	r2, r0
 800563e:	4b15      	ldr	r3, [pc, #84]	@ (8005694 <HAL_Init+0x68>)
 8005640:	699b      	ldr	r3, [r3, #24]
 8005642:	0a1b      	lsrs	r3, r3, #8
 8005644:	f003 030f 	and.w	r3, r3, #15
 8005648:	4913      	ldr	r1, [pc, #76]	@ (8005698 <HAL_Init+0x6c>)
 800564a:	5ccb      	ldrb	r3, [r1, r3]
 800564c:	f003 031f 	and.w	r3, r3, #31
 8005650:	fa22 f303 	lsr.w	r3, r2, r3
 8005654:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005656:	4b0f      	ldr	r3, [pc, #60]	@ (8005694 <HAL_Init+0x68>)
 8005658:	699b      	ldr	r3, [r3, #24]
 800565a:	f003 030f 	and.w	r3, r3, #15
 800565e:	4a0e      	ldr	r2, [pc, #56]	@ (8005698 <HAL_Init+0x6c>)
 8005660:	5cd3      	ldrb	r3, [r2, r3]
 8005662:	f003 031f 	and.w	r3, r3, #31
 8005666:	687a      	ldr	r2, [r7, #4]
 8005668:	fa22 f303 	lsr.w	r3, r2, r3
 800566c:	4a0b      	ldr	r2, [pc, #44]	@ (800569c <HAL_Init+0x70>)
 800566e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005670:	4a0b      	ldr	r2, [pc, #44]	@ (80056a0 <HAL_Init+0x74>)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005676:	200f      	movs	r0, #15
 8005678:	f000 f814 	bl	80056a4 <HAL_InitTick>
 800567c:	4603      	mov	r3, r0
 800567e:	2b00      	cmp	r3, #0
 8005680:	d001      	beq.n	8005686 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	e002      	b.n	800568c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005686:	f7fe fc31 	bl	8003eec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800568a:	2300      	movs	r3, #0
}
 800568c:	4618      	mov	r0, r3
 800568e:	3708      	adds	r7, #8
 8005690:	46bd      	mov	sp, r7
 8005692:	bd80      	pop	{r7, pc}
 8005694:	58024400 	.word	0x58024400
 8005698:	08014670 	.word	0x08014670
 800569c:	2400001c 	.word	0x2400001c
 80056a0:	24000018 	.word	0x24000018

080056a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b082      	sub	sp, #8
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80056ac:	4b15      	ldr	r3, [pc, #84]	@ (8005704 <HAL_InitTick+0x60>)
 80056ae:	781b      	ldrb	r3, [r3, #0]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d101      	bne.n	80056b8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80056b4:	2301      	movs	r3, #1
 80056b6:	e021      	b.n	80056fc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80056b8:	4b13      	ldr	r3, [pc, #76]	@ (8005708 <HAL_InitTick+0x64>)
 80056ba:	681a      	ldr	r2, [r3, #0]
 80056bc:	4b11      	ldr	r3, [pc, #68]	@ (8005704 <HAL_InitTick+0x60>)
 80056be:	781b      	ldrb	r3, [r3, #0]
 80056c0:	4619      	mov	r1, r3
 80056c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80056c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80056ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80056ce:	4618      	mov	r0, r3
 80056d0:	f000 f971 	bl	80059b6 <HAL_SYSTICK_Config>
 80056d4:	4603      	mov	r3, r0
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d001      	beq.n	80056de <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	e00e      	b.n	80056fc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2b0f      	cmp	r3, #15
 80056e2:	d80a      	bhi.n	80056fa <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80056e4:	2200      	movs	r2, #0
 80056e6:	6879      	ldr	r1, [r7, #4]
 80056e8:	f04f 30ff 	mov.w	r0, #4294967295
 80056ec:	f000 f93b 	bl	8005966 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80056f0:	4a06      	ldr	r2, [pc, #24]	@ (800570c <HAL_InitTick+0x68>)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80056f6:	2300      	movs	r3, #0
 80056f8:	e000      	b.n	80056fc <HAL_InitTick+0x58>
    return HAL_ERROR;
 80056fa:	2301      	movs	r3, #1
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	3708      	adds	r7, #8
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}
 8005704:	24000024 	.word	0x24000024
 8005708:	24000018 	.word	0x24000018
 800570c:	24000020 	.word	0x24000020

08005710 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005710:	b480      	push	{r7}
 8005712:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005714:	4b06      	ldr	r3, [pc, #24]	@ (8005730 <HAL_IncTick+0x20>)
 8005716:	781b      	ldrb	r3, [r3, #0]
 8005718:	461a      	mov	r2, r3
 800571a:	4b06      	ldr	r3, [pc, #24]	@ (8005734 <HAL_IncTick+0x24>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4413      	add	r3, r2
 8005720:	4a04      	ldr	r2, [pc, #16]	@ (8005734 <HAL_IncTick+0x24>)
 8005722:	6013      	str	r3, [r2, #0]
}
 8005724:	bf00      	nop
 8005726:	46bd      	mov	sp, r7
 8005728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572c:	4770      	bx	lr
 800572e:	bf00      	nop
 8005730:	24000024 	.word	0x24000024
 8005734:	24001830 	.word	0x24001830

08005738 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005738:	b480      	push	{r7}
 800573a:	af00      	add	r7, sp, #0
  return uwTick;
 800573c:	4b03      	ldr	r3, [pc, #12]	@ (800574c <HAL_GetTick+0x14>)
 800573e:	681b      	ldr	r3, [r3, #0]
}
 8005740:	4618      	mov	r0, r3
 8005742:	46bd      	mov	sp, r7
 8005744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005748:	4770      	bx	lr
 800574a:	bf00      	nop
 800574c:	24001830 	.word	0x24001830

08005750 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b084      	sub	sp, #16
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005758:	f7ff ffee 	bl	8005738 <HAL_GetTick>
 800575c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005768:	d005      	beq.n	8005776 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800576a:	4b0a      	ldr	r3, [pc, #40]	@ (8005794 <HAL_Delay+0x44>)
 800576c:	781b      	ldrb	r3, [r3, #0]
 800576e:	461a      	mov	r2, r3
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	4413      	add	r3, r2
 8005774:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005776:	bf00      	nop
 8005778:	f7ff ffde 	bl	8005738 <HAL_GetTick>
 800577c:	4602      	mov	r2, r0
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	1ad3      	subs	r3, r2, r3
 8005782:	68fa      	ldr	r2, [r7, #12]
 8005784:	429a      	cmp	r2, r3
 8005786:	d8f7      	bhi.n	8005778 <HAL_Delay+0x28>
  {
  }
}
 8005788:	bf00      	nop
 800578a:	bf00      	nop
 800578c:	3710      	adds	r7, #16
 800578e:	46bd      	mov	sp, r7
 8005790:	bd80      	pop	{r7, pc}
 8005792:	bf00      	nop
 8005794:	24000024 	.word	0x24000024

08005798 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8005798:	b480      	push	{r7}
 800579a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800579c:	4b03      	ldr	r3, [pc, #12]	@ (80057ac <HAL_GetREVID+0x14>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	0c1b      	lsrs	r3, r3, #16
}
 80057a2:	4618      	mov	r0, r3
 80057a4:	46bd      	mov	sp, r7
 80057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057aa:	4770      	bx	lr
 80057ac:	5c001000 	.word	0x5c001000

080057b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b085      	sub	sp, #20
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	f003 0307 	and.w	r3, r3, #7
 80057be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80057c0:	4b0b      	ldr	r3, [pc, #44]	@ (80057f0 <__NVIC_SetPriorityGrouping+0x40>)
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80057c6:	68ba      	ldr	r2, [r7, #8]
 80057c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80057cc:	4013      	ands	r3, r2
 80057ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80057d8:	4b06      	ldr	r3, [pc, #24]	@ (80057f4 <__NVIC_SetPriorityGrouping+0x44>)
 80057da:	4313      	orrs	r3, r2
 80057dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80057de:	4a04      	ldr	r2, [pc, #16]	@ (80057f0 <__NVIC_SetPriorityGrouping+0x40>)
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	60d3      	str	r3, [r2, #12]
}
 80057e4:	bf00      	nop
 80057e6:	3714      	adds	r7, #20
 80057e8:	46bd      	mov	sp, r7
 80057ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ee:	4770      	bx	lr
 80057f0:	e000ed00 	.word	0xe000ed00
 80057f4:	05fa0000 	.word	0x05fa0000

080057f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80057f8:	b480      	push	{r7}
 80057fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80057fc:	4b04      	ldr	r3, [pc, #16]	@ (8005810 <__NVIC_GetPriorityGrouping+0x18>)
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	0a1b      	lsrs	r3, r3, #8
 8005802:	f003 0307 	and.w	r3, r3, #7
}
 8005806:	4618      	mov	r0, r3
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr
 8005810:	e000ed00 	.word	0xe000ed00

08005814 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005814:	b480      	push	{r7}
 8005816:	b083      	sub	sp, #12
 8005818:	af00      	add	r7, sp, #0
 800581a:	4603      	mov	r3, r0
 800581c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800581e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005822:	2b00      	cmp	r3, #0
 8005824:	db0b      	blt.n	800583e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005826:	88fb      	ldrh	r3, [r7, #6]
 8005828:	f003 021f 	and.w	r2, r3, #31
 800582c:	4907      	ldr	r1, [pc, #28]	@ (800584c <__NVIC_EnableIRQ+0x38>)
 800582e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005832:	095b      	lsrs	r3, r3, #5
 8005834:	2001      	movs	r0, #1
 8005836:	fa00 f202 	lsl.w	r2, r0, r2
 800583a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800583e:	bf00      	nop
 8005840:	370c      	adds	r7, #12
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr
 800584a:	bf00      	nop
 800584c:	e000e100 	.word	0xe000e100

08005850 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005850:	b480      	push	{r7}
 8005852:	b083      	sub	sp, #12
 8005854:	af00      	add	r7, sp, #0
 8005856:	4603      	mov	r3, r0
 8005858:	6039      	str	r1, [r7, #0]
 800585a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800585c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005860:	2b00      	cmp	r3, #0
 8005862:	db0a      	blt.n	800587a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	b2da      	uxtb	r2, r3
 8005868:	490c      	ldr	r1, [pc, #48]	@ (800589c <__NVIC_SetPriority+0x4c>)
 800586a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800586e:	0112      	lsls	r2, r2, #4
 8005870:	b2d2      	uxtb	r2, r2
 8005872:	440b      	add	r3, r1
 8005874:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005878:	e00a      	b.n	8005890 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	b2da      	uxtb	r2, r3
 800587e:	4908      	ldr	r1, [pc, #32]	@ (80058a0 <__NVIC_SetPriority+0x50>)
 8005880:	88fb      	ldrh	r3, [r7, #6]
 8005882:	f003 030f 	and.w	r3, r3, #15
 8005886:	3b04      	subs	r3, #4
 8005888:	0112      	lsls	r2, r2, #4
 800588a:	b2d2      	uxtb	r2, r2
 800588c:	440b      	add	r3, r1
 800588e:	761a      	strb	r2, [r3, #24]
}
 8005890:	bf00      	nop
 8005892:	370c      	adds	r7, #12
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr
 800589c:	e000e100 	.word	0xe000e100
 80058a0:	e000ed00 	.word	0xe000ed00

080058a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b089      	sub	sp, #36	@ 0x24
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	60f8      	str	r0, [r7, #12]
 80058ac:	60b9      	str	r1, [r7, #8]
 80058ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f003 0307 	and.w	r3, r3, #7
 80058b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80058b8:	69fb      	ldr	r3, [r7, #28]
 80058ba:	f1c3 0307 	rsb	r3, r3, #7
 80058be:	2b04      	cmp	r3, #4
 80058c0:	bf28      	it	cs
 80058c2:	2304      	movcs	r3, #4
 80058c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80058c6:	69fb      	ldr	r3, [r7, #28]
 80058c8:	3304      	adds	r3, #4
 80058ca:	2b06      	cmp	r3, #6
 80058cc:	d902      	bls.n	80058d4 <NVIC_EncodePriority+0x30>
 80058ce:	69fb      	ldr	r3, [r7, #28]
 80058d0:	3b03      	subs	r3, #3
 80058d2:	e000      	b.n	80058d6 <NVIC_EncodePriority+0x32>
 80058d4:	2300      	movs	r3, #0
 80058d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058d8:	f04f 32ff 	mov.w	r2, #4294967295
 80058dc:	69bb      	ldr	r3, [r7, #24]
 80058de:	fa02 f303 	lsl.w	r3, r2, r3
 80058e2:	43da      	mvns	r2, r3
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	401a      	ands	r2, r3
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80058ec:	f04f 31ff 	mov.w	r1, #4294967295
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	fa01 f303 	lsl.w	r3, r1, r3
 80058f6:	43d9      	mvns	r1, r3
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058fc:	4313      	orrs	r3, r2
         );
}
 80058fe:	4618      	mov	r0, r3
 8005900:	3724      	adds	r7, #36	@ 0x24
 8005902:	46bd      	mov	sp, r7
 8005904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005908:	4770      	bx	lr
	...

0800590c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b082      	sub	sp, #8
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	3b01      	subs	r3, #1
 8005918:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800591c:	d301      	bcc.n	8005922 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800591e:	2301      	movs	r3, #1
 8005920:	e00f      	b.n	8005942 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005922:	4a0a      	ldr	r2, [pc, #40]	@ (800594c <SysTick_Config+0x40>)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	3b01      	subs	r3, #1
 8005928:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800592a:	210f      	movs	r1, #15
 800592c:	f04f 30ff 	mov.w	r0, #4294967295
 8005930:	f7ff ff8e 	bl	8005850 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005934:	4b05      	ldr	r3, [pc, #20]	@ (800594c <SysTick_Config+0x40>)
 8005936:	2200      	movs	r2, #0
 8005938:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800593a:	4b04      	ldr	r3, [pc, #16]	@ (800594c <SysTick_Config+0x40>)
 800593c:	2207      	movs	r2, #7
 800593e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005940:	2300      	movs	r3, #0
}
 8005942:	4618      	mov	r0, r3
 8005944:	3708      	adds	r7, #8
 8005946:	46bd      	mov	sp, r7
 8005948:	bd80      	pop	{r7, pc}
 800594a:	bf00      	nop
 800594c:	e000e010 	.word	0xe000e010

08005950 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b082      	sub	sp, #8
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005958:	6878      	ldr	r0, [r7, #4]
 800595a:	f7ff ff29 	bl	80057b0 <__NVIC_SetPriorityGrouping>
}
 800595e:	bf00      	nop
 8005960:	3708      	adds	r7, #8
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}

08005966 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005966:	b580      	push	{r7, lr}
 8005968:	b086      	sub	sp, #24
 800596a:	af00      	add	r7, sp, #0
 800596c:	4603      	mov	r3, r0
 800596e:	60b9      	str	r1, [r7, #8]
 8005970:	607a      	str	r2, [r7, #4]
 8005972:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005974:	f7ff ff40 	bl	80057f8 <__NVIC_GetPriorityGrouping>
 8005978:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800597a:	687a      	ldr	r2, [r7, #4]
 800597c:	68b9      	ldr	r1, [r7, #8]
 800597e:	6978      	ldr	r0, [r7, #20]
 8005980:	f7ff ff90 	bl	80058a4 <NVIC_EncodePriority>
 8005984:	4602      	mov	r2, r0
 8005986:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800598a:	4611      	mov	r1, r2
 800598c:	4618      	mov	r0, r3
 800598e:	f7ff ff5f 	bl	8005850 <__NVIC_SetPriority>
}
 8005992:	bf00      	nop
 8005994:	3718      	adds	r7, #24
 8005996:	46bd      	mov	sp, r7
 8005998:	bd80      	pop	{r7, pc}

0800599a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800599a:	b580      	push	{r7, lr}
 800599c:	b082      	sub	sp, #8
 800599e:	af00      	add	r7, sp, #0
 80059a0:	4603      	mov	r3, r0
 80059a2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80059a4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80059a8:	4618      	mov	r0, r3
 80059aa:	f7ff ff33 	bl	8005814 <__NVIC_EnableIRQ>
}
 80059ae:	bf00      	nop
 80059b0:	3708      	adds	r7, #8
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}

080059b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80059b6:	b580      	push	{r7, lr}
 80059b8:	b082      	sub	sp, #8
 80059ba:	af00      	add	r7, sp, #0
 80059bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f7ff ffa4 	bl	800590c <SysTick_Config>
 80059c4:	4603      	mov	r3, r0
}
 80059c6:	4618      	mov	r0, r3
 80059c8:	3708      	adds	r7, #8
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}
	...

080059d0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80059d0:	b480      	push	{r7}
 80059d2:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80059d4:	f3bf 8f5f 	dmb	sy
}
 80059d8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80059da:	4b07      	ldr	r3, [pc, #28]	@ (80059f8 <HAL_MPU_Disable+0x28>)
 80059dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059de:	4a06      	ldr	r2, [pc, #24]	@ (80059f8 <HAL_MPU_Disable+0x28>)
 80059e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059e4:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80059e6:	4b05      	ldr	r3, [pc, #20]	@ (80059fc <HAL_MPU_Disable+0x2c>)
 80059e8:	2200      	movs	r2, #0
 80059ea:	605a      	str	r2, [r3, #4]
}
 80059ec:	bf00      	nop
 80059ee:	46bd      	mov	sp, r7
 80059f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f4:	4770      	bx	lr
 80059f6:	bf00      	nop
 80059f8:	e000ed00 	.word	0xe000ed00
 80059fc:	e000ed90 	.word	0xe000ed90

08005a00 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b083      	sub	sp, #12
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8005a08:	4a0b      	ldr	r2, [pc, #44]	@ (8005a38 <HAL_MPU_Enable+0x38>)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	f043 0301 	orr.w	r3, r3, #1
 8005a10:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8005a12:	4b0a      	ldr	r3, [pc, #40]	@ (8005a3c <HAL_MPU_Enable+0x3c>)
 8005a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a16:	4a09      	ldr	r2, [pc, #36]	@ (8005a3c <HAL_MPU_Enable+0x3c>)
 8005a18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a1c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8005a1e:	f3bf 8f4f 	dsb	sy
}
 8005a22:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005a24:	f3bf 8f6f 	isb	sy
}
 8005a28:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8005a2a:	bf00      	nop
 8005a2c:	370c      	adds	r7, #12
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a34:	4770      	bx	lr
 8005a36:	bf00      	nop
 8005a38:	e000ed90 	.word	0xe000ed90
 8005a3c:	e000ed00 	.word	0xe000ed00

08005a40 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8005a40:	b480      	push	{r7}
 8005a42:	b083      	sub	sp, #12
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	785a      	ldrb	r2, [r3, #1]
 8005a4c:	4b1b      	ldr	r3, [pc, #108]	@ (8005abc <HAL_MPU_ConfigRegion+0x7c>)
 8005a4e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8005a50:	4b1a      	ldr	r3, [pc, #104]	@ (8005abc <HAL_MPU_ConfigRegion+0x7c>)
 8005a52:	691b      	ldr	r3, [r3, #16]
 8005a54:	4a19      	ldr	r2, [pc, #100]	@ (8005abc <HAL_MPU_ConfigRegion+0x7c>)
 8005a56:	f023 0301 	bic.w	r3, r3, #1
 8005a5a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8005a5c:	4a17      	ldr	r2, [pc, #92]	@ (8005abc <HAL_MPU_ConfigRegion+0x7c>)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	7b1b      	ldrb	r3, [r3, #12]
 8005a68:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	7adb      	ldrb	r3, [r3, #11]
 8005a6e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005a70:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	7a9b      	ldrb	r3, [r3, #10]
 8005a76:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005a78:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	7b5b      	ldrb	r3, [r3, #13]
 8005a7e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005a80:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	7b9b      	ldrb	r3, [r3, #14]
 8005a86:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005a88:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	7bdb      	ldrb	r3, [r3, #15]
 8005a8e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005a90:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	7a5b      	ldrb	r3, [r3, #9]
 8005a96:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005a98:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	7a1b      	ldrb	r3, [r3, #8]
 8005a9e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005aa0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8005aa2:	687a      	ldr	r2, [r7, #4]
 8005aa4:	7812      	ldrb	r2, [r2, #0]
 8005aa6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005aa8:	4a04      	ldr	r2, [pc, #16]	@ (8005abc <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005aaa:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005aac:	6113      	str	r3, [r2, #16]
}
 8005aae:	bf00      	nop
 8005ab0:	370c      	adds	r7, #12
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab8:	4770      	bx	lr
 8005aba:	bf00      	nop
 8005abc:	e000ed90 	.word	0xe000ed90

08005ac0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b086      	sub	sp, #24
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8005ac8:	f7ff fe36 	bl	8005738 <HAL_GetTick>
 8005acc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d101      	bne.n	8005ad8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	e316      	b.n	8006106 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a66      	ldr	r2, [pc, #408]	@ (8005c78 <HAL_DMA_Init+0x1b8>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d04a      	beq.n	8005b78 <HAL_DMA_Init+0xb8>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a65      	ldr	r2, [pc, #404]	@ (8005c7c <HAL_DMA_Init+0x1bc>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d045      	beq.n	8005b78 <HAL_DMA_Init+0xb8>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a63      	ldr	r2, [pc, #396]	@ (8005c80 <HAL_DMA_Init+0x1c0>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d040      	beq.n	8005b78 <HAL_DMA_Init+0xb8>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a62      	ldr	r2, [pc, #392]	@ (8005c84 <HAL_DMA_Init+0x1c4>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d03b      	beq.n	8005b78 <HAL_DMA_Init+0xb8>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a60      	ldr	r2, [pc, #384]	@ (8005c88 <HAL_DMA_Init+0x1c8>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d036      	beq.n	8005b78 <HAL_DMA_Init+0xb8>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a5f      	ldr	r2, [pc, #380]	@ (8005c8c <HAL_DMA_Init+0x1cc>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d031      	beq.n	8005b78 <HAL_DMA_Init+0xb8>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4a5d      	ldr	r2, [pc, #372]	@ (8005c90 <HAL_DMA_Init+0x1d0>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d02c      	beq.n	8005b78 <HAL_DMA_Init+0xb8>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4a5c      	ldr	r2, [pc, #368]	@ (8005c94 <HAL_DMA_Init+0x1d4>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d027      	beq.n	8005b78 <HAL_DMA_Init+0xb8>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a5a      	ldr	r2, [pc, #360]	@ (8005c98 <HAL_DMA_Init+0x1d8>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d022      	beq.n	8005b78 <HAL_DMA_Init+0xb8>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4a59      	ldr	r2, [pc, #356]	@ (8005c9c <HAL_DMA_Init+0x1dc>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d01d      	beq.n	8005b78 <HAL_DMA_Init+0xb8>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a57      	ldr	r2, [pc, #348]	@ (8005ca0 <HAL_DMA_Init+0x1e0>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d018      	beq.n	8005b78 <HAL_DMA_Init+0xb8>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4a56      	ldr	r2, [pc, #344]	@ (8005ca4 <HAL_DMA_Init+0x1e4>)
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d013      	beq.n	8005b78 <HAL_DMA_Init+0xb8>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a54      	ldr	r2, [pc, #336]	@ (8005ca8 <HAL_DMA_Init+0x1e8>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d00e      	beq.n	8005b78 <HAL_DMA_Init+0xb8>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4a53      	ldr	r2, [pc, #332]	@ (8005cac <HAL_DMA_Init+0x1ec>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d009      	beq.n	8005b78 <HAL_DMA_Init+0xb8>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4a51      	ldr	r2, [pc, #324]	@ (8005cb0 <HAL_DMA_Init+0x1f0>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d004      	beq.n	8005b78 <HAL_DMA_Init+0xb8>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4a50      	ldr	r2, [pc, #320]	@ (8005cb4 <HAL_DMA_Init+0x1f4>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d101      	bne.n	8005b7c <HAL_DMA_Init+0xbc>
 8005b78:	2301      	movs	r3, #1
 8005b7a:	e000      	b.n	8005b7e <HAL_DMA_Init+0xbe>
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	f000 813b 	beq.w	8005dfa <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2202      	movs	r2, #2
 8005b88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a37      	ldr	r2, [pc, #220]	@ (8005c78 <HAL_DMA_Init+0x1b8>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d04a      	beq.n	8005c34 <HAL_DMA_Init+0x174>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a36      	ldr	r2, [pc, #216]	@ (8005c7c <HAL_DMA_Init+0x1bc>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d045      	beq.n	8005c34 <HAL_DMA_Init+0x174>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a34      	ldr	r2, [pc, #208]	@ (8005c80 <HAL_DMA_Init+0x1c0>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d040      	beq.n	8005c34 <HAL_DMA_Init+0x174>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a33      	ldr	r2, [pc, #204]	@ (8005c84 <HAL_DMA_Init+0x1c4>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d03b      	beq.n	8005c34 <HAL_DMA_Init+0x174>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a31      	ldr	r2, [pc, #196]	@ (8005c88 <HAL_DMA_Init+0x1c8>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d036      	beq.n	8005c34 <HAL_DMA_Init+0x174>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a30      	ldr	r2, [pc, #192]	@ (8005c8c <HAL_DMA_Init+0x1cc>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d031      	beq.n	8005c34 <HAL_DMA_Init+0x174>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a2e      	ldr	r2, [pc, #184]	@ (8005c90 <HAL_DMA_Init+0x1d0>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d02c      	beq.n	8005c34 <HAL_DMA_Init+0x174>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a2d      	ldr	r2, [pc, #180]	@ (8005c94 <HAL_DMA_Init+0x1d4>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d027      	beq.n	8005c34 <HAL_DMA_Init+0x174>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a2b      	ldr	r2, [pc, #172]	@ (8005c98 <HAL_DMA_Init+0x1d8>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d022      	beq.n	8005c34 <HAL_DMA_Init+0x174>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	4a2a      	ldr	r2, [pc, #168]	@ (8005c9c <HAL_DMA_Init+0x1dc>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d01d      	beq.n	8005c34 <HAL_DMA_Init+0x174>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a28      	ldr	r2, [pc, #160]	@ (8005ca0 <HAL_DMA_Init+0x1e0>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d018      	beq.n	8005c34 <HAL_DMA_Init+0x174>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4a27      	ldr	r2, [pc, #156]	@ (8005ca4 <HAL_DMA_Init+0x1e4>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d013      	beq.n	8005c34 <HAL_DMA_Init+0x174>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a25      	ldr	r2, [pc, #148]	@ (8005ca8 <HAL_DMA_Init+0x1e8>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d00e      	beq.n	8005c34 <HAL_DMA_Init+0x174>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a24      	ldr	r2, [pc, #144]	@ (8005cac <HAL_DMA_Init+0x1ec>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d009      	beq.n	8005c34 <HAL_DMA_Init+0x174>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a22      	ldr	r2, [pc, #136]	@ (8005cb0 <HAL_DMA_Init+0x1f0>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d004      	beq.n	8005c34 <HAL_DMA_Init+0x174>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a21      	ldr	r2, [pc, #132]	@ (8005cb4 <HAL_DMA_Init+0x1f4>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d108      	bne.n	8005c46 <HAL_DMA_Init+0x186>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f022 0201 	bic.w	r2, r2, #1
 8005c42:	601a      	str	r2, [r3, #0]
 8005c44:	e007      	b.n	8005c56 <HAL_DMA_Init+0x196>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f022 0201 	bic.w	r2, r2, #1
 8005c54:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005c56:	e02f      	b.n	8005cb8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005c58:	f7ff fd6e 	bl	8005738 <HAL_GetTick>
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	693b      	ldr	r3, [r7, #16]
 8005c60:	1ad3      	subs	r3, r2, r3
 8005c62:	2b05      	cmp	r3, #5
 8005c64:	d928      	bls.n	8005cb8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2220      	movs	r2, #32
 8005c6a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2203      	movs	r2, #3
 8005c70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8005c74:	2301      	movs	r3, #1
 8005c76:	e246      	b.n	8006106 <HAL_DMA_Init+0x646>
 8005c78:	40020010 	.word	0x40020010
 8005c7c:	40020028 	.word	0x40020028
 8005c80:	40020040 	.word	0x40020040
 8005c84:	40020058 	.word	0x40020058
 8005c88:	40020070 	.word	0x40020070
 8005c8c:	40020088 	.word	0x40020088
 8005c90:	400200a0 	.word	0x400200a0
 8005c94:	400200b8 	.word	0x400200b8
 8005c98:	40020410 	.word	0x40020410
 8005c9c:	40020428 	.word	0x40020428
 8005ca0:	40020440 	.word	0x40020440
 8005ca4:	40020458 	.word	0x40020458
 8005ca8:	40020470 	.word	0x40020470
 8005cac:	40020488 	.word	0x40020488
 8005cb0:	400204a0 	.word	0x400204a0
 8005cb4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f003 0301 	and.w	r3, r3, #1
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d1c8      	bne.n	8005c58 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005cce:	697a      	ldr	r2, [r7, #20]
 8005cd0:	4b83      	ldr	r3, [pc, #524]	@ (8005ee0 <HAL_DMA_Init+0x420>)
 8005cd2:	4013      	ands	r3, r2
 8005cd4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8005cde:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	691b      	ldr	r3, [r3, #16]
 8005ce4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005cea:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	699b      	ldr	r3, [r3, #24]
 8005cf0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005cf6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6a1b      	ldr	r3, [r3, #32]
 8005cfc:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8005cfe:	697a      	ldr	r2, [r7, #20]
 8005d00:	4313      	orrs	r3, r2
 8005d02:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d08:	2b04      	cmp	r3, #4
 8005d0a:	d107      	bne.n	8005d1c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d14:	4313      	orrs	r3, r2
 8005d16:	697a      	ldr	r2, [r7, #20]
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005d1c:	4b71      	ldr	r3, [pc, #452]	@ (8005ee4 <HAL_DMA_Init+0x424>)
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	4b71      	ldr	r3, [pc, #452]	@ (8005ee8 <HAL_DMA_Init+0x428>)
 8005d22:	4013      	ands	r3, r2
 8005d24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d28:	d328      	bcc.n	8005d7c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	2b28      	cmp	r3, #40	@ 0x28
 8005d30:	d903      	bls.n	8005d3a <HAL_DMA_Init+0x27a>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	2b2e      	cmp	r3, #46	@ 0x2e
 8005d38:	d917      	bls.n	8005d6a <HAL_DMA_Init+0x2aa>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	685b      	ldr	r3, [r3, #4]
 8005d3e:	2b3e      	cmp	r3, #62	@ 0x3e
 8005d40:	d903      	bls.n	8005d4a <HAL_DMA_Init+0x28a>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	2b42      	cmp	r3, #66	@ 0x42
 8005d48:	d90f      	bls.n	8005d6a <HAL_DMA_Init+0x2aa>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	2b46      	cmp	r3, #70	@ 0x46
 8005d50:	d903      	bls.n	8005d5a <HAL_DMA_Init+0x29a>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	2b48      	cmp	r3, #72	@ 0x48
 8005d58:	d907      	bls.n	8005d6a <HAL_DMA_Init+0x2aa>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	2b4e      	cmp	r3, #78	@ 0x4e
 8005d60:	d905      	bls.n	8005d6e <HAL_DMA_Init+0x2ae>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	2b52      	cmp	r3, #82	@ 0x52
 8005d68:	d801      	bhi.n	8005d6e <HAL_DMA_Init+0x2ae>
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	e000      	b.n	8005d70 <HAL_DMA_Init+0x2b0>
 8005d6e:	2300      	movs	r3, #0
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d003      	beq.n	8005d7c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005d7a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	697a      	ldr	r2, [r7, #20]
 8005d82:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	695b      	ldr	r3, [r3, #20]
 8005d8a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005d8c:	697b      	ldr	r3, [r7, #20]
 8005d8e:	f023 0307 	bic.w	r3, r3, #7
 8005d92:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d98:	697a      	ldr	r2, [r7, #20]
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da2:	2b04      	cmp	r3, #4
 8005da4:	d117      	bne.n	8005dd6 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005daa:	697a      	ldr	r2, [r7, #20]
 8005dac:	4313      	orrs	r3, r2
 8005dae:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d00e      	beq.n	8005dd6 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005db8:	6878      	ldr	r0, [r7, #4]
 8005dba:	f002 fb33 	bl	8008424 <DMA_CheckFifoParam>
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d008      	beq.n	8005dd6 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2240      	movs	r2, #64	@ 0x40
 8005dc8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	e197      	b.n	8006106 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	697a      	ldr	r2, [r7, #20]
 8005ddc:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	f002 fa6e 	bl	80082c0 <DMA_CalcBaseAndBitshift>
 8005de4:	4603      	mov	r3, r0
 8005de6:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dec:	f003 031f 	and.w	r3, r3, #31
 8005df0:	223f      	movs	r2, #63	@ 0x3f
 8005df2:	409a      	lsls	r2, r3
 8005df4:	68bb      	ldr	r3, [r7, #8]
 8005df6:	609a      	str	r2, [r3, #8]
 8005df8:	e0cd      	b.n	8005f96 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a3b      	ldr	r2, [pc, #236]	@ (8005eec <HAL_DMA_Init+0x42c>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d022      	beq.n	8005e4a <HAL_DMA_Init+0x38a>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a39      	ldr	r2, [pc, #228]	@ (8005ef0 <HAL_DMA_Init+0x430>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d01d      	beq.n	8005e4a <HAL_DMA_Init+0x38a>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a38      	ldr	r2, [pc, #224]	@ (8005ef4 <HAL_DMA_Init+0x434>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d018      	beq.n	8005e4a <HAL_DMA_Init+0x38a>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a36      	ldr	r2, [pc, #216]	@ (8005ef8 <HAL_DMA_Init+0x438>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d013      	beq.n	8005e4a <HAL_DMA_Init+0x38a>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a35      	ldr	r2, [pc, #212]	@ (8005efc <HAL_DMA_Init+0x43c>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d00e      	beq.n	8005e4a <HAL_DMA_Init+0x38a>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a33      	ldr	r2, [pc, #204]	@ (8005f00 <HAL_DMA_Init+0x440>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d009      	beq.n	8005e4a <HAL_DMA_Init+0x38a>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a32      	ldr	r2, [pc, #200]	@ (8005f04 <HAL_DMA_Init+0x444>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d004      	beq.n	8005e4a <HAL_DMA_Init+0x38a>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a30      	ldr	r2, [pc, #192]	@ (8005f08 <HAL_DMA_Init+0x448>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d101      	bne.n	8005e4e <HAL_DMA_Init+0x38e>
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	e000      	b.n	8005e50 <HAL_DMA_Init+0x390>
 8005e4e:	2300      	movs	r3, #0
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	f000 8097 	beq.w	8005f84 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a24      	ldr	r2, [pc, #144]	@ (8005eec <HAL_DMA_Init+0x42c>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d021      	beq.n	8005ea4 <HAL_DMA_Init+0x3e4>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a22      	ldr	r2, [pc, #136]	@ (8005ef0 <HAL_DMA_Init+0x430>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d01c      	beq.n	8005ea4 <HAL_DMA_Init+0x3e4>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a21      	ldr	r2, [pc, #132]	@ (8005ef4 <HAL_DMA_Init+0x434>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d017      	beq.n	8005ea4 <HAL_DMA_Init+0x3e4>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4a1f      	ldr	r2, [pc, #124]	@ (8005ef8 <HAL_DMA_Init+0x438>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d012      	beq.n	8005ea4 <HAL_DMA_Init+0x3e4>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4a1e      	ldr	r2, [pc, #120]	@ (8005efc <HAL_DMA_Init+0x43c>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d00d      	beq.n	8005ea4 <HAL_DMA_Init+0x3e4>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4a1c      	ldr	r2, [pc, #112]	@ (8005f00 <HAL_DMA_Init+0x440>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d008      	beq.n	8005ea4 <HAL_DMA_Init+0x3e4>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	4a1b      	ldr	r2, [pc, #108]	@ (8005f04 <HAL_DMA_Init+0x444>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d003      	beq.n	8005ea4 <HAL_DMA_Init+0x3e4>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a19      	ldr	r2, [pc, #100]	@ (8005f08 <HAL_DMA_Init+0x448>)
 8005ea2:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2202      	movs	r2, #2
 8005ea8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8005ebc:	697a      	ldr	r2, [r7, #20]
 8005ebe:	4b13      	ldr	r3, [pc, #76]	@ (8005f0c <HAL_DMA_Init+0x44c>)
 8005ec0:	4013      	ands	r3, r2
 8005ec2:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	689b      	ldr	r3, [r3, #8]
 8005ec8:	2b40      	cmp	r3, #64	@ 0x40
 8005eca:	d021      	beq.n	8005f10 <HAL_DMA_Init+0x450>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	2b80      	cmp	r3, #128	@ 0x80
 8005ed2:	d102      	bne.n	8005eda <HAL_DMA_Init+0x41a>
 8005ed4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005ed8:	e01b      	b.n	8005f12 <HAL_DMA_Init+0x452>
 8005eda:	2300      	movs	r3, #0
 8005edc:	e019      	b.n	8005f12 <HAL_DMA_Init+0x452>
 8005ede:	bf00      	nop
 8005ee0:	fe10803f 	.word	0xfe10803f
 8005ee4:	5c001000 	.word	0x5c001000
 8005ee8:	ffff0000 	.word	0xffff0000
 8005eec:	58025408 	.word	0x58025408
 8005ef0:	5802541c 	.word	0x5802541c
 8005ef4:	58025430 	.word	0x58025430
 8005ef8:	58025444 	.word	0x58025444
 8005efc:	58025458 	.word	0x58025458
 8005f00:	5802546c 	.word	0x5802546c
 8005f04:	58025480 	.word	0x58025480
 8005f08:	58025494 	.word	0x58025494
 8005f0c:	fffe000f 	.word	0xfffe000f
 8005f10:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005f12:	687a      	ldr	r2, [r7, #4]
 8005f14:	68d2      	ldr	r2, [r2, #12]
 8005f16:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005f18:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	691b      	ldr	r3, [r3, #16]
 8005f1e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005f20:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	695b      	ldr	r3, [r3, #20]
 8005f26:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005f28:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	699b      	ldr	r3, [r3, #24]
 8005f2e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005f30:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	69db      	ldr	r3, [r3, #28]
 8005f36:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005f38:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6a1b      	ldr	r3, [r3, #32]
 8005f3e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005f40:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005f42:	697a      	ldr	r2, [r7, #20]
 8005f44:	4313      	orrs	r3, r2
 8005f46:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	697a      	ldr	r2, [r7, #20]
 8005f4e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	461a      	mov	r2, r3
 8005f56:	4b6e      	ldr	r3, [pc, #440]	@ (8006110 <HAL_DMA_Init+0x650>)
 8005f58:	4413      	add	r3, r2
 8005f5a:	4a6e      	ldr	r2, [pc, #440]	@ (8006114 <HAL_DMA_Init+0x654>)
 8005f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8005f60:	091b      	lsrs	r3, r3, #4
 8005f62:	009a      	lsls	r2, r3, #2
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005f68:	6878      	ldr	r0, [r7, #4]
 8005f6a:	f002 f9a9 	bl	80082c0 <DMA_CalcBaseAndBitshift>
 8005f6e:	4603      	mov	r3, r0
 8005f70:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f76:	f003 031f 	and.w	r3, r3, #31
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	409a      	lsls	r2, r3
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	605a      	str	r2, [r3, #4]
 8005f82:	e008      	b.n	8005f96 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2240      	movs	r2, #64	@ 0x40
 8005f88:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2203      	movs	r2, #3
 8005f8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8005f92:	2301      	movs	r3, #1
 8005f94:	e0b7      	b.n	8006106 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a5f      	ldr	r2, [pc, #380]	@ (8006118 <HAL_DMA_Init+0x658>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d072      	beq.n	8006086 <HAL_DMA_Init+0x5c6>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a5d      	ldr	r2, [pc, #372]	@ (800611c <HAL_DMA_Init+0x65c>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d06d      	beq.n	8006086 <HAL_DMA_Init+0x5c6>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4a5c      	ldr	r2, [pc, #368]	@ (8006120 <HAL_DMA_Init+0x660>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d068      	beq.n	8006086 <HAL_DMA_Init+0x5c6>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a5a      	ldr	r2, [pc, #360]	@ (8006124 <HAL_DMA_Init+0x664>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d063      	beq.n	8006086 <HAL_DMA_Init+0x5c6>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4a59      	ldr	r2, [pc, #356]	@ (8006128 <HAL_DMA_Init+0x668>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d05e      	beq.n	8006086 <HAL_DMA_Init+0x5c6>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a57      	ldr	r2, [pc, #348]	@ (800612c <HAL_DMA_Init+0x66c>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d059      	beq.n	8006086 <HAL_DMA_Init+0x5c6>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4a56      	ldr	r2, [pc, #344]	@ (8006130 <HAL_DMA_Init+0x670>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d054      	beq.n	8006086 <HAL_DMA_Init+0x5c6>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a54      	ldr	r2, [pc, #336]	@ (8006134 <HAL_DMA_Init+0x674>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d04f      	beq.n	8006086 <HAL_DMA_Init+0x5c6>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4a53      	ldr	r2, [pc, #332]	@ (8006138 <HAL_DMA_Init+0x678>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d04a      	beq.n	8006086 <HAL_DMA_Init+0x5c6>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a51      	ldr	r2, [pc, #324]	@ (800613c <HAL_DMA_Init+0x67c>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d045      	beq.n	8006086 <HAL_DMA_Init+0x5c6>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a50      	ldr	r2, [pc, #320]	@ (8006140 <HAL_DMA_Init+0x680>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d040      	beq.n	8006086 <HAL_DMA_Init+0x5c6>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a4e      	ldr	r2, [pc, #312]	@ (8006144 <HAL_DMA_Init+0x684>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d03b      	beq.n	8006086 <HAL_DMA_Init+0x5c6>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a4d      	ldr	r2, [pc, #308]	@ (8006148 <HAL_DMA_Init+0x688>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d036      	beq.n	8006086 <HAL_DMA_Init+0x5c6>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a4b      	ldr	r2, [pc, #300]	@ (800614c <HAL_DMA_Init+0x68c>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d031      	beq.n	8006086 <HAL_DMA_Init+0x5c6>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a4a      	ldr	r2, [pc, #296]	@ (8006150 <HAL_DMA_Init+0x690>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d02c      	beq.n	8006086 <HAL_DMA_Init+0x5c6>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4a48      	ldr	r2, [pc, #288]	@ (8006154 <HAL_DMA_Init+0x694>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d027      	beq.n	8006086 <HAL_DMA_Init+0x5c6>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a47      	ldr	r2, [pc, #284]	@ (8006158 <HAL_DMA_Init+0x698>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d022      	beq.n	8006086 <HAL_DMA_Init+0x5c6>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a45      	ldr	r2, [pc, #276]	@ (800615c <HAL_DMA_Init+0x69c>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d01d      	beq.n	8006086 <HAL_DMA_Init+0x5c6>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4a44      	ldr	r2, [pc, #272]	@ (8006160 <HAL_DMA_Init+0x6a0>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d018      	beq.n	8006086 <HAL_DMA_Init+0x5c6>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	4a42      	ldr	r2, [pc, #264]	@ (8006164 <HAL_DMA_Init+0x6a4>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d013      	beq.n	8006086 <HAL_DMA_Init+0x5c6>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a41      	ldr	r2, [pc, #260]	@ (8006168 <HAL_DMA_Init+0x6a8>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d00e      	beq.n	8006086 <HAL_DMA_Init+0x5c6>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a3f      	ldr	r2, [pc, #252]	@ (800616c <HAL_DMA_Init+0x6ac>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d009      	beq.n	8006086 <HAL_DMA_Init+0x5c6>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	4a3e      	ldr	r2, [pc, #248]	@ (8006170 <HAL_DMA_Init+0x6b0>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d004      	beq.n	8006086 <HAL_DMA_Init+0x5c6>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a3c      	ldr	r2, [pc, #240]	@ (8006174 <HAL_DMA_Init+0x6b4>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d101      	bne.n	800608a <HAL_DMA_Init+0x5ca>
 8006086:	2301      	movs	r3, #1
 8006088:	e000      	b.n	800608c <HAL_DMA_Init+0x5cc>
 800608a:	2300      	movs	r3, #0
 800608c:	2b00      	cmp	r3, #0
 800608e:	d032      	beq.n	80060f6 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006090:	6878      	ldr	r0, [r7, #4]
 8006092:	f002 fa43 	bl	800851c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	2b80      	cmp	r3, #128	@ 0x80
 800609c:	d102      	bne.n	80060a4 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2200      	movs	r2, #0
 80060a2:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	685a      	ldr	r2, [r3, #4]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060ac:	b2d2      	uxtb	r2, r2
 80060ae:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80060b4:	687a      	ldr	r2, [r7, #4]
 80060b6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80060b8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d010      	beq.n	80060e4 <HAL_DMA_Init+0x624>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	2b08      	cmp	r3, #8
 80060c8:	d80c      	bhi.n	80060e4 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	f002 fac0 	bl	8008650 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80060d4:	2200      	movs	r2, #0
 80060d6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060dc:	687a      	ldr	r2, [r7, #4]
 80060de:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80060e0:	605a      	str	r2, [r3, #4]
 80060e2:	e008      	b.n	80060f6 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2200      	movs	r2, #0
 80060e8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2200      	movs	r2, #0
 80060f4:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2200      	movs	r2, #0
 80060fa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2201      	movs	r2, #1
 8006100:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006104:	2300      	movs	r3, #0
}
 8006106:	4618      	mov	r0, r3
 8006108:	3718      	adds	r7, #24
 800610a:	46bd      	mov	sp, r7
 800610c:	bd80      	pop	{r7, pc}
 800610e:	bf00      	nop
 8006110:	a7fdabf8 	.word	0xa7fdabf8
 8006114:	cccccccd 	.word	0xcccccccd
 8006118:	40020010 	.word	0x40020010
 800611c:	40020028 	.word	0x40020028
 8006120:	40020040 	.word	0x40020040
 8006124:	40020058 	.word	0x40020058
 8006128:	40020070 	.word	0x40020070
 800612c:	40020088 	.word	0x40020088
 8006130:	400200a0 	.word	0x400200a0
 8006134:	400200b8 	.word	0x400200b8
 8006138:	40020410 	.word	0x40020410
 800613c:	40020428 	.word	0x40020428
 8006140:	40020440 	.word	0x40020440
 8006144:	40020458 	.word	0x40020458
 8006148:	40020470 	.word	0x40020470
 800614c:	40020488 	.word	0x40020488
 8006150:	400204a0 	.word	0x400204a0
 8006154:	400204b8 	.word	0x400204b8
 8006158:	58025408 	.word	0x58025408
 800615c:	5802541c 	.word	0x5802541c
 8006160:	58025430 	.word	0x58025430
 8006164:	58025444 	.word	0x58025444
 8006168:	58025458 	.word	0x58025458
 800616c:	5802546c 	.word	0x5802546c
 8006170:	58025480 	.word	0x58025480
 8006174:	58025494 	.word	0x58025494

08006178 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b086      	sub	sp, #24
 800617c:	af00      	add	r7, sp, #0
 800617e:	60f8      	str	r0, [r7, #12]
 8006180:	60b9      	str	r1, [r7, #8]
 8006182:	607a      	str	r2, [r7, #4]
 8006184:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006186:	2300      	movs	r3, #0
 8006188:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d101      	bne.n	8006194 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8006190:	2301      	movs	r3, #1
 8006192:	e226      	b.n	80065e2 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800619a:	2b01      	cmp	r3, #1
 800619c:	d101      	bne.n	80061a2 <HAL_DMA_Start_IT+0x2a>
 800619e:	2302      	movs	r3, #2
 80061a0:	e21f      	b.n	80065e2 <HAL_DMA_Start_IT+0x46a>
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2201      	movs	r2, #1
 80061a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	2b01      	cmp	r3, #1
 80061b4:	f040 820a 	bne.w	80065cc <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2202      	movs	r2, #2
 80061bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	2200      	movs	r2, #0
 80061c4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a68      	ldr	r2, [pc, #416]	@ (800636c <HAL_DMA_Start_IT+0x1f4>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d04a      	beq.n	8006266 <HAL_DMA_Start_IT+0xee>
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a66      	ldr	r2, [pc, #408]	@ (8006370 <HAL_DMA_Start_IT+0x1f8>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d045      	beq.n	8006266 <HAL_DMA_Start_IT+0xee>
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a65      	ldr	r2, [pc, #404]	@ (8006374 <HAL_DMA_Start_IT+0x1fc>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d040      	beq.n	8006266 <HAL_DMA_Start_IT+0xee>
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a63      	ldr	r2, [pc, #396]	@ (8006378 <HAL_DMA_Start_IT+0x200>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d03b      	beq.n	8006266 <HAL_DMA_Start_IT+0xee>
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a62      	ldr	r2, [pc, #392]	@ (800637c <HAL_DMA_Start_IT+0x204>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d036      	beq.n	8006266 <HAL_DMA_Start_IT+0xee>
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a60      	ldr	r2, [pc, #384]	@ (8006380 <HAL_DMA_Start_IT+0x208>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d031      	beq.n	8006266 <HAL_DMA_Start_IT+0xee>
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a5f      	ldr	r2, [pc, #380]	@ (8006384 <HAL_DMA_Start_IT+0x20c>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d02c      	beq.n	8006266 <HAL_DMA_Start_IT+0xee>
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a5d      	ldr	r2, [pc, #372]	@ (8006388 <HAL_DMA_Start_IT+0x210>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d027      	beq.n	8006266 <HAL_DMA_Start_IT+0xee>
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4a5c      	ldr	r2, [pc, #368]	@ (800638c <HAL_DMA_Start_IT+0x214>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d022      	beq.n	8006266 <HAL_DMA_Start_IT+0xee>
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a5a      	ldr	r2, [pc, #360]	@ (8006390 <HAL_DMA_Start_IT+0x218>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d01d      	beq.n	8006266 <HAL_DMA_Start_IT+0xee>
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4a59      	ldr	r2, [pc, #356]	@ (8006394 <HAL_DMA_Start_IT+0x21c>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d018      	beq.n	8006266 <HAL_DMA_Start_IT+0xee>
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a57      	ldr	r2, [pc, #348]	@ (8006398 <HAL_DMA_Start_IT+0x220>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d013      	beq.n	8006266 <HAL_DMA_Start_IT+0xee>
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a56      	ldr	r2, [pc, #344]	@ (800639c <HAL_DMA_Start_IT+0x224>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d00e      	beq.n	8006266 <HAL_DMA_Start_IT+0xee>
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a54      	ldr	r2, [pc, #336]	@ (80063a0 <HAL_DMA_Start_IT+0x228>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d009      	beq.n	8006266 <HAL_DMA_Start_IT+0xee>
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a53      	ldr	r2, [pc, #332]	@ (80063a4 <HAL_DMA_Start_IT+0x22c>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d004      	beq.n	8006266 <HAL_DMA_Start_IT+0xee>
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a51      	ldr	r2, [pc, #324]	@ (80063a8 <HAL_DMA_Start_IT+0x230>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d108      	bne.n	8006278 <HAL_DMA_Start_IT+0x100>
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f022 0201 	bic.w	r2, r2, #1
 8006274:	601a      	str	r2, [r3, #0]
 8006276:	e007      	b.n	8006288 <HAL_DMA_Start_IT+0x110>
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	681a      	ldr	r2, [r3, #0]
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f022 0201 	bic.w	r2, r2, #1
 8006286:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	687a      	ldr	r2, [r7, #4]
 800628c:	68b9      	ldr	r1, [r7, #8]
 800628e:	68f8      	ldr	r0, [r7, #12]
 8006290:	f001 fe6a 	bl	8007f68 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	4a34      	ldr	r2, [pc, #208]	@ (800636c <HAL_DMA_Start_IT+0x1f4>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d04a      	beq.n	8006334 <HAL_DMA_Start_IT+0x1bc>
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4a33      	ldr	r2, [pc, #204]	@ (8006370 <HAL_DMA_Start_IT+0x1f8>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d045      	beq.n	8006334 <HAL_DMA_Start_IT+0x1bc>
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4a31      	ldr	r2, [pc, #196]	@ (8006374 <HAL_DMA_Start_IT+0x1fc>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d040      	beq.n	8006334 <HAL_DMA_Start_IT+0x1bc>
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4a30      	ldr	r2, [pc, #192]	@ (8006378 <HAL_DMA_Start_IT+0x200>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d03b      	beq.n	8006334 <HAL_DMA_Start_IT+0x1bc>
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a2e      	ldr	r2, [pc, #184]	@ (800637c <HAL_DMA_Start_IT+0x204>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d036      	beq.n	8006334 <HAL_DMA_Start_IT+0x1bc>
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a2d      	ldr	r2, [pc, #180]	@ (8006380 <HAL_DMA_Start_IT+0x208>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d031      	beq.n	8006334 <HAL_DMA_Start_IT+0x1bc>
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a2b      	ldr	r2, [pc, #172]	@ (8006384 <HAL_DMA_Start_IT+0x20c>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d02c      	beq.n	8006334 <HAL_DMA_Start_IT+0x1bc>
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a2a      	ldr	r2, [pc, #168]	@ (8006388 <HAL_DMA_Start_IT+0x210>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d027      	beq.n	8006334 <HAL_DMA_Start_IT+0x1bc>
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a28      	ldr	r2, [pc, #160]	@ (800638c <HAL_DMA_Start_IT+0x214>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d022      	beq.n	8006334 <HAL_DMA_Start_IT+0x1bc>
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4a27      	ldr	r2, [pc, #156]	@ (8006390 <HAL_DMA_Start_IT+0x218>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d01d      	beq.n	8006334 <HAL_DMA_Start_IT+0x1bc>
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4a25      	ldr	r2, [pc, #148]	@ (8006394 <HAL_DMA_Start_IT+0x21c>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d018      	beq.n	8006334 <HAL_DMA_Start_IT+0x1bc>
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4a24      	ldr	r2, [pc, #144]	@ (8006398 <HAL_DMA_Start_IT+0x220>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d013      	beq.n	8006334 <HAL_DMA_Start_IT+0x1bc>
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a22      	ldr	r2, [pc, #136]	@ (800639c <HAL_DMA_Start_IT+0x224>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d00e      	beq.n	8006334 <HAL_DMA_Start_IT+0x1bc>
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a21      	ldr	r2, [pc, #132]	@ (80063a0 <HAL_DMA_Start_IT+0x228>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d009      	beq.n	8006334 <HAL_DMA_Start_IT+0x1bc>
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a1f      	ldr	r2, [pc, #124]	@ (80063a4 <HAL_DMA_Start_IT+0x22c>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d004      	beq.n	8006334 <HAL_DMA_Start_IT+0x1bc>
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a1e      	ldr	r2, [pc, #120]	@ (80063a8 <HAL_DMA_Start_IT+0x230>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d101      	bne.n	8006338 <HAL_DMA_Start_IT+0x1c0>
 8006334:	2301      	movs	r3, #1
 8006336:	e000      	b.n	800633a <HAL_DMA_Start_IT+0x1c2>
 8006338:	2300      	movs	r3, #0
 800633a:	2b00      	cmp	r3, #0
 800633c:	d036      	beq.n	80063ac <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f023 021e 	bic.w	r2, r3, #30
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f042 0216 	orr.w	r2, r2, #22
 8006350:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006356:	2b00      	cmp	r3, #0
 8006358:	d03e      	beq.n	80063d8 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	681a      	ldr	r2, [r3, #0]
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f042 0208 	orr.w	r2, r2, #8
 8006368:	601a      	str	r2, [r3, #0]
 800636a:	e035      	b.n	80063d8 <HAL_DMA_Start_IT+0x260>
 800636c:	40020010 	.word	0x40020010
 8006370:	40020028 	.word	0x40020028
 8006374:	40020040 	.word	0x40020040
 8006378:	40020058 	.word	0x40020058
 800637c:	40020070 	.word	0x40020070
 8006380:	40020088 	.word	0x40020088
 8006384:	400200a0 	.word	0x400200a0
 8006388:	400200b8 	.word	0x400200b8
 800638c:	40020410 	.word	0x40020410
 8006390:	40020428 	.word	0x40020428
 8006394:	40020440 	.word	0x40020440
 8006398:	40020458 	.word	0x40020458
 800639c:	40020470 	.word	0x40020470
 80063a0:	40020488 	.word	0x40020488
 80063a4:	400204a0 	.word	0x400204a0
 80063a8:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f023 020e 	bic.w	r2, r3, #14
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f042 020a 	orr.w	r2, r2, #10
 80063be:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d007      	beq.n	80063d8 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	681a      	ldr	r2, [r3, #0]
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f042 0204 	orr.w	r2, r2, #4
 80063d6:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a83      	ldr	r2, [pc, #524]	@ (80065ec <HAL_DMA_Start_IT+0x474>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d072      	beq.n	80064c8 <HAL_DMA_Start_IT+0x350>
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a82      	ldr	r2, [pc, #520]	@ (80065f0 <HAL_DMA_Start_IT+0x478>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d06d      	beq.n	80064c8 <HAL_DMA_Start_IT+0x350>
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a80      	ldr	r2, [pc, #512]	@ (80065f4 <HAL_DMA_Start_IT+0x47c>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d068      	beq.n	80064c8 <HAL_DMA_Start_IT+0x350>
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a7f      	ldr	r2, [pc, #508]	@ (80065f8 <HAL_DMA_Start_IT+0x480>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d063      	beq.n	80064c8 <HAL_DMA_Start_IT+0x350>
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4a7d      	ldr	r2, [pc, #500]	@ (80065fc <HAL_DMA_Start_IT+0x484>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d05e      	beq.n	80064c8 <HAL_DMA_Start_IT+0x350>
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a7c      	ldr	r2, [pc, #496]	@ (8006600 <HAL_DMA_Start_IT+0x488>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d059      	beq.n	80064c8 <HAL_DMA_Start_IT+0x350>
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a7a      	ldr	r2, [pc, #488]	@ (8006604 <HAL_DMA_Start_IT+0x48c>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d054      	beq.n	80064c8 <HAL_DMA_Start_IT+0x350>
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a79      	ldr	r2, [pc, #484]	@ (8006608 <HAL_DMA_Start_IT+0x490>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d04f      	beq.n	80064c8 <HAL_DMA_Start_IT+0x350>
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a77      	ldr	r2, [pc, #476]	@ (800660c <HAL_DMA_Start_IT+0x494>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d04a      	beq.n	80064c8 <HAL_DMA_Start_IT+0x350>
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4a76      	ldr	r2, [pc, #472]	@ (8006610 <HAL_DMA_Start_IT+0x498>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d045      	beq.n	80064c8 <HAL_DMA_Start_IT+0x350>
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a74      	ldr	r2, [pc, #464]	@ (8006614 <HAL_DMA_Start_IT+0x49c>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d040      	beq.n	80064c8 <HAL_DMA_Start_IT+0x350>
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4a73      	ldr	r2, [pc, #460]	@ (8006618 <HAL_DMA_Start_IT+0x4a0>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d03b      	beq.n	80064c8 <HAL_DMA_Start_IT+0x350>
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4a71      	ldr	r2, [pc, #452]	@ (800661c <HAL_DMA_Start_IT+0x4a4>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d036      	beq.n	80064c8 <HAL_DMA_Start_IT+0x350>
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4a70      	ldr	r2, [pc, #448]	@ (8006620 <HAL_DMA_Start_IT+0x4a8>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d031      	beq.n	80064c8 <HAL_DMA_Start_IT+0x350>
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a6e      	ldr	r2, [pc, #440]	@ (8006624 <HAL_DMA_Start_IT+0x4ac>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d02c      	beq.n	80064c8 <HAL_DMA_Start_IT+0x350>
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a6d      	ldr	r2, [pc, #436]	@ (8006628 <HAL_DMA_Start_IT+0x4b0>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d027      	beq.n	80064c8 <HAL_DMA_Start_IT+0x350>
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a6b      	ldr	r2, [pc, #428]	@ (800662c <HAL_DMA_Start_IT+0x4b4>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d022      	beq.n	80064c8 <HAL_DMA_Start_IT+0x350>
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4a6a      	ldr	r2, [pc, #424]	@ (8006630 <HAL_DMA_Start_IT+0x4b8>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d01d      	beq.n	80064c8 <HAL_DMA_Start_IT+0x350>
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a68      	ldr	r2, [pc, #416]	@ (8006634 <HAL_DMA_Start_IT+0x4bc>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d018      	beq.n	80064c8 <HAL_DMA_Start_IT+0x350>
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a67      	ldr	r2, [pc, #412]	@ (8006638 <HAL_DMA_Start_IT+0x4c0>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d013      	beq.n	80064c8 <HAL_DMA_Start_IT+0x350>
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a65      	ldr	r2, [pc, #404]	@ (800663c <HAL_DMA_Start_IT+0x4c4>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d00e      	beq.n	80064c8 <HAL_DMA_Start_IT+0x350>
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a64      	ldr	r2, [pc, #400]	@ (8006640 <HAL_DMA_Start_IT+0x4c8>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d009      	beq.n	80064c8 <HAL_DMA_Start_IT+0x350>
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a62      	ldr	r2, [pc, #392]	@ (8006644 <HAL_DMA_Start_IT+0x4cc>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d004      	beq.n	80064c8 <HAL_DMA_Start_IT+0x350>
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a61      	ldr	r2, [pc, #388]	@ (8006648 <HAL_DMA_Start_IT+0x4d0>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d101      	bne.n	80064cc <HAL_DMA_Start_IT+0x354>
 80064c8:	2301      	movs	r3, #1
 80064ca:	e000      	b.n	80064ce <HAL_DMA_Start_IT+0x356>
 80064cc:	2300      	movs	r3, #0
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d01a      	beq.n	8006508 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d007      	beq.n	80064f0 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064ea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80064ee:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d007      	beq.n	8006508 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80064fc:	681a      	ldr	r2, [r3, #0]
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006502:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006506:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a37      	ldr	r2, [pc, #220]	@ (80065ec <HAL_DMA_Start_IT+0x474>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d04a      	beq.n	80065a8 <HAL_DMA_Start_IT+0x430>
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a36      	ldr	r2, [pc, #216]	@ (80065f0 <HAL_DMA_Start_IT+0x478>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d045      	beq.n	80065a8 <HAL_DMA_Start_IT+0x430>
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a34      	ldr	r2, [pc, #208]	@ (80065f4 <HAL_DMA_Start_IT+0x47c>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d040      	beq.n	80065a8 <HAL_DMA_Start_IT+0x430>
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4a33      	ldr	r2, [pc, #204]	@ (80065f8 <HAL_DMA_Start_IT+0x480>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d03b      	beq.n	80065a8 <HAL_DMA_Start_IT+0x430>
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a31      	ldr	r2, [pc, #196]	@ (80065fc <HAL_DMA_Start_IT+0x484>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d036      	beq.n	80065a8 <HAL_DMA_Start_IT+0x430>
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a30      	ldr	r2, [pc, #192]	@ (8006600 <HAL_DMA_Start_IT+0x488>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d031      	beq.n	80065a8 <HAL_DMA_Start_IT+0x430>
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a2e      	ldr	r2, [pc, #184]	@ (8006604 <HAL_DMA_Start_IT+0x48c>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d02c      	beq.n	80065a8 <HAL_DMA_Start_IT+0x430>
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a2d      	ldr	r2, [pc, #180]	@ (8006608 <HAL_DMA_Start_IT+0x490>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d027      	beq.n	80065a8 <HAL_DMA_Start_IT+0x430>
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a2b      	ldr	r2, [pc, #172]	@ (800660c <HAL_DMA_Start_IT+0x494>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d022      	beq.n	80065a8 <HAL_DMA_Start_IT+0x430>
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a2a      	ldr	r2, [pc, #168]	@ (8006610 <HAL_DMA_Start_IT+0x498>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d01d      	beq.n	80065a8 <HAL_DMA_Start_IT+0x430>
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a28      	ldr	r2, [pc, #160]	@ (8006614 <HAL_DMA_Start_IT+0x49c>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d018      	beq.n	80065a8 <HAL_DMA_Start_IT+0x430>
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a27      	ldr	r2, [pc, #156]	@ (8006618 <HAL_DMA_Start_IT+0x4a0>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d013      	beq.n	80065a8 <HAL_DMA_Start_IT+0x430>
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a25      	ldr	r2, [pc, #148]	@ (800661c <HAL_DMA_Start_IT+0x4a4>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d00e      	beq.n	80065a8 <HAL_DMA_Start_IT+0x430>
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a24      	ldr	r2, [pc, #144]	@ (8006620 <HAL_DMA_Start_IT+0x4a8>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d009      	beq.n	80065a8 <HAL_DMA_Start_IT+0x430>
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a22      	ldr	r2, [pc, #136]	@ (8006624 <HAL_DMA_Start_IT+0x4ac>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d004      	beq.n	80065a8 <HAL_DMA_Start_IT+0x430>
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a21      	ldr	r2, [pc, #132]	@ (8006628 <HAL_DMA_Start_IT+0x4b0>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d108      	bne.n	80065ba <HAL_DMA_Start_IT+0x442>
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	681a      	ldr	r2, [r3, #0]
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f042 0201 	orr.w	r2, r2, #1
 80065b6:	601a      	str	r2, [r3, #0]
 80065b8:	e012      	b.n	80065e0 <HAL_DMA_Start_IT+0x468>
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	681a      	ldr	r2, [r3, #0]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f042 0201 	orr.w	r2, r2, #1
 80065c8:	601a      	str	r2, [r3, #0]
 80065ca:	e009      	b.n	80065e0 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80065d2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2200      	movs	r2, #0
 80065d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 80065dc:	2301      	movs	r3, #1
 80065de:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80065e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3718      	adds	r7, #24
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}
 80065ea:	bf00      	nop
 80065ec:	40020010 	.word	0x40020010
 80065f0:	40020028 	.word	0x40020028
 80065f4:	40020040 	.word	0x40020040
 80065f8:	40020058 	.word	0x40020058
 80065fc:	40020070 	.word	0x40020070
 8006600:	40020088 	.word	0x40020088
 8006604:	400200a0 	.word	0x400200a0
 8006608:	400200b8 	.word	0x400200b8
 800660c:	40020410 	.word	0x40020410
 8006610:	40020428 	.word	0x40020428
 8006614:	40020440 	.word	0x40020440
 8006618:	40020458 	.word	0x40020458
 800661c:	40020470 	.word	0x40020470
 8006620:	40020488 	.word	0x40020488
 8006624:	400204a0 	.word	0x400204a0
 8006628:	400204b8 	.word	0x400204b8
 800662c:	58025408 	.word	0x58025408
 8006630:	5802541c 	.word	0x5802541c
 8006634:	58025430 	.word	0x58025430
 8006638:	58025444 	.word	0x58025444
 800663c:	58025458 	.word	0x58025458
 8006640:	5802546c 	.word	0x5802546c
 8006644:	58025480 	.word	0x58025480
 8006648:	58025494 	.word	0x58025494

0800664c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b086      	sub	sp, #24
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8006654:	f7ff f870 	bl	8005738 <HAL_GetTick>
 8006658:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d101      	bne.n	8006664 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8006660:	2301      	movs	r3, #1
 8006662:	e2dc      	b.n	8006c1e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800666a:	b2db      	uxtb	r3, r3
 800666c:	2b02      	cmp	r3, #2
 800666e:	d008      	beq.n	8006682 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2280      	movs	r2, #128	@ 0x80
 8006674:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2200      	movs	r2, #0
 800667a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800667e:	2301      	movs	r3, #1
 8006680:	e2cd      	b.n	8006c1e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a76      	ldr	r2, [pc, #472]	@ (8006860 <HAL_DMA_Abort+0x214>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d04a      	beq.n	8006722 <HAL_DMA_Abort+0xd6>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a74      	ldr	r2, [pc, #464]	@ (8006864 <HAL_DMA_Abort+0x218>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d045      	beq.n	8006722 <HAL_DMA_Abort+0xd6>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a73      	ldr	r2, [pc, #460]	@ (8006868 <HAL_DMA_Abort+0x21c>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d040      	beq.n	8006722 <HAL_DMA_Abort+0xd6>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a71      	ldr	r2, [pc, #452]	@ (800686c <HAL_DMA_Abort+0x220>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d03b      	beq.n	8006722 <HAL_DMA_Abort+0xd6>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a70      	ldr	r2, [pc, #448]	@ (8006870 <HAL_DMA_Abort+0x224>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d036      	beq.n	8006722 <HAL_DMA_Abort+0xd6>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a6e      	ldr	r2, [pc, #440]	@ (8006874 <HAL_DMA_Abort+0x228>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d031      	beq.n	8006722 <HAL_DMA_Abort+0xd6>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4a6d      	ldr	r2, [pc, #436]	@ (8006878 <HAL_DMA_Abort+0x22c>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d02c      	beq.n	8006722 <HAL_DMA_Abort+0xd6>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a6b      	ldr	r2, [pc, #428]	@ (800687c <HAL_DMA_Abort+0x230>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d027      	beq.n	8006722 <HAL_DMA_Abort+0xd6>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4a6a      	ldr	r2, [pc, #424]	@ (8006880 <HAL_DMA_Abort+0x234>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d022      	beq.n	8006722 <HAL_DMA_Abort+0xd6>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a68      	ldr	r2, [pc, #416]	@ (8006884 <HAL_DMA_Abort+0x238>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d01d      	beq.n	8006722 <HAL_DMA_Abort+0xd6>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a67      	ldr	r2, [pc, #412]	@ (8006888 <HAL_DMA_Abort+0x23c>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d018      	beq.n	8006722 <HAL_DMA_Abort+0xd6>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a65      	ldr	r2, [pc, #404]	@ (800688c <HAL_DMA_Abort+0x240>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d013      	beq.n	8006722 <HAL_DMA_Abort+0xd6>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4a64      	ldr	r2, [pc, #400]	@ (8006890 <HAL_DMA_Abort+0x244>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d00e      	beq.n	8006722 <HAL_DMA_Abort+0xd6>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4a62      	ldr	r2, [pc, #392]	@ (8006894 <HAL_DMA_Abort+0x248>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d009      	beq.n	8006722 <HAL_DMA_Abort+0xd6>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4a61      	ldr	r2, [pc, #388]	@ (8006898 <HAL_DMA_Abort+0x24c>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d004      	beq.n	8006722 <HAL_DMA_Abort+0xd6>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a5f      	ldr	r2, [pc, #380]	@ (800689c <HAL_DMA_Abort+0x250>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d101      	bne.n	8006726 <HAL_DMA_Abort+0xda>
 8006722:	2301      	movs	r3, #1
 8006724:	e000      	b.n	8006728 <HAL_DMA_Abort+0xdc>
 8006726:	2300      	movs	r3, #0
 8006728:	2b00      	cmp	r3, #0
 800672a:	d013      	beq.n	8006754 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	681a      	ldr	r2, [r3, #0]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f022 021e 	bic.w	r2, r2, #30
 800673a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	695a      	ldr	r2, [r3, #20]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800674a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	617b      	str	r3, [r7, #20]
 8006752:	e00a      	b.n	800676a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f022 020e 	bic.w	r2, r2, #14
 8006762:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4a3c      	ldr	r2, [pc, #240]	@ (8006860 <HAL_DMA_Abort+0x214>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d072      	beq.n	800685a <HAL_DMA_Abort+0x20e>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a3a      	ldr	r2, [pc, #232]	@ (8006864 <HAL_DMA_Abort+0x218>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d06d      	beq.n	800685a <HAL_DMA_Abort+0x20e>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a39      	ldr	r2, [pc, #228]	@ (8006868 <HAL_DMA_Abort+0x21c>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d068      	beq.n	800685a <HAL_DMA_Abort+0x20e>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a37      	ldr	r2, [pc, #220]	@ (800686c <HAL_DMA_Abort+0x220>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d063      	beq.n	800685a <HAL_DMA_Abort+0x20e>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a36      	ldr	r2, [pc, #216]	@ (8006870 <HAL_DMA_Abort+0x224>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d05e      	beq.n	800685a <HAL_DMA_Abort+0x20e>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	4a34      	ldr	r2, [pc, #208]	@ (8006874 <HAL_DMA_Abort+0x228>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d059      	beq.n	800685a <HAL_DMA_Abort+0x20e>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a33      	ldr	r2, [pc, #204]	@ (8006878 <HAL_DMA_Abort+0x22c>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d054      	beq.n	800685a <HAL_DMA_Abort+0x20e>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a31      	ldr	r2, [pc, #196]	@ (800687c <HAL_DMA_Abort+0x230>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d04f      	beq.n	800685a <HAL_DMA_Abort+0x20e>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4a30      	ldr	r2, [pc, #192]	@ (8006880 <HAL_DMA_Abort+0x234>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d04a      	beq.n	800685a <HAL_DMA_Abort+0x20e>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a2e      	ldr	r2, [pc, #184]	@ (8006884 <HAL_DMA_Abort+0x238>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d045      	beq.n	800685a <HAL_DMA_Abort+0x20e>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a2d      	ldr	r2, [pc, #180]	@ (8006888 <HAL_DMA_Abort+0x23c>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d040      	beq.n	800685a <HAL_DMA_Abort+0x20e>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a2b      	ldr	r2, [pc, #172]	@ (800688c <HAL_DMA_Abort+0x240>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d03b      	beq.n	800685a <HAL_DMA_Abort+0x20e>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a2a      	ldr	r2, [pc, #168]	@ (8006890 <HAL_DMA_Abort+0x244>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d036      	beq.n	800685a <HAL_DMA_Abort+0x20e>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a28      	ldr	r2, [pc, #160]	@ (8006894 <HAL_DMA_Abort+0x248>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d031      	beq.n	800685a <HAL_DMA_Abort+0x20e>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a27      	ldr	r2, [pc, #156]	@ (8006898 <HAL_DMA_Abort+0x24c>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d02c      	beq.n	800685a <HAL_DMA_Abort+0x20e>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a25      	ldr	r2, [pc, #148]	@ (800689c <HAL_DMA_Abort+0x250>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d027      	beq.n	800685a <HAL_DMA_Abort+0x20e>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4a24      	ldr	r2, [pc, #144]	@ (80068a0 <HAL_DMA_Abort+0x254>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d022      	beq.n	800685a <HAL_DMA_Abort+0x20e>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a22      	ldr	r2, [pc, #136]	@ (80068a4 <HAL_DMA_Abort+0x258>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d01d      	beq.n	800685a <HAL_DMA_Abort+0x20e>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a21      	ldr	r2, [pc, #132]	@ (80068a8 <HAL_DMA_Abort+0x25c>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d018      	beq.n	800685a <HAL_DMA_Abort+0x20e>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4a1f      	ldr	r2, [pc, #124]	@ (80068ac <HAL_DMA_Abort+0x260>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d013      	beq.n	800685a <HAL_DMA_Abort+0x20e>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4a1e      	ldr	r2, [pc, #120]	@ (80068b0 <HAL_DMA_Abort+0x264>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d00e      	beq.n	800685a <HAL_DMA_Abort+0x20e>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a1c      	ldr	r2, [pc, #112]	@ (80068b4 <HAL_DMA_Abort+0x268>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d009      	beq.n	800685a <HAL_DMA_Abort+0x20e>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a1b      	ldr	r2, [pc, #108]	@ (80068b8 <HAL_DMA_Abort+0x26c>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d004      	beq.n	800685a <HAL_DMA_Abort+0x20e>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	4a19      	ldr	r2, [pc, #100]	@ (80068bc <HAL_DMA_Abort+0x270>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d132      	bne.n	80068c0 <HAL_DMA_Abort+0x274>
 800685a:	2301      	movs	r3, #1
 800685c:	e031      	b.n	80068c2 <HAL_DMA_Abort+0x276>
 800685e:	bf00      	nop
 8006860:	40020010 	.word	0x40020010
 8006864:	40020028 	.word	0x40020028
 8006868:	40020040 	.word	0x40020040
 800686c:	40020058 	.word	0x40020058
 8006870:	40020070 	.word	0x40020070
 8006874:	40020088 	.word	0x40020088
 8006878:	400200a0 	.word	0x400200a0
 800687c:	400200b8 	.word	0x400200b8
 8006880:	40020410 	.word	0x40020410
 8006884:	40020428 	.word	0x40020428
 8006888:	40020440 	.word	0x40020440
 800688c:	40020458 	.word	0x40020458
 8006890:	40020470 	.word	0x40020470
 8006894:	40020488 	.word	0x40020488
 8006898:	400204a0 	.word	0x400204a0
 800689c:	400204b8 	.word	0x400204b8
 80068a0:	58025408 	.word	0x58025408
 80068a4:	5802541c 	.word	0x5802541c
 80068a8:	58025430 	.word	0x58025430
 80068ac:	58025444 	.word	0x58025444
 80068b0:	58025458 	.word	0x58025458
 80068b4:	5802546c 	.word	0x5802546c
 80068b8:	58025480 	.word	0x58025480
 80068bc:	58025494 	.word	0x58025494
 80068c0:	2300      	movs	r3, #0
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d007      	beq.n	80068d6 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068ca:	681a      	ldr	r2, [r3, #0]
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80068d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a6d      	ldr	r2, [pc, #436]	@ (8006a90 <HAL_DMA_Abort+0x444>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d04a      	beq.n	8006976 <HAL_DMA_Abort+0x32a>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a6b      	ldr	r2, [pc, #428]	@ (8006a94 <HAL_DMA_Abort+0x448>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d045      	beq.n	8006976 <HAL_DMA_Abort+0x32a>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a6a      	ldr	r2, [pc, #424]	@ (8006a98 <HAL_DMA_Abort+0x44c>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d040      	beq.n	8006976 <HAL_DMA_Abort+0x32a>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a68      	ldr	r2, [pc, #416]	@ (8006a9c <HAL_DMA_Abort+0x450>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d03b      	beq.n	8006976 <HAL_DMA_Abort+0x32a>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a67      	ldr	r2, [pc, #412]	@ (8006aa0 <HAL_DMA_Abort+0x454>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d036      	beq.n	8006976 <HAL_DMA_Abort+0x32a>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a65      	ldr	r2, [pc, #404]	@ (8006aa4 <HAL_DMA_Abort+0x458>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d031      	beq.n	8006976 <HAL_DMA_Abort+0x32a>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a64      	ldr	r2, [pc, #400]	@ (8006aa8 <HAL_DMA_Abort+0x45c>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d02c      	beq.n	8006976 <HAL_DMA_Abort+0x32a>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a62      	ldr	r2, [pc, #392]	@ (8006aac <HAL_DMA_Abort+0x460>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d027      	beq.n	8006976 <HAL_DMA_Abort+0x32a>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a61      	ldr	r2, [pc, #388]	@ (8006ab0 <HAL_DMA_Abort+0x464>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d022      	beq.n	8006976 <HAL_DMA_Abort+0x32a>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a5f      	ldr	r2, [pc, #380]	@ (8006ab4 <HAL_DMA_Abort+0x468>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d01d      	beq.n	8006976 <HAL_DMA_Abort+0x32a>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4a5e      	ldr	r2, [pc, #376]	@ (8006ab8 <HAL_DMA_Abort+0x46c>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d018      	beq.n	8006976 <HAL_DMA_Abort+0x32a>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4a5c      	ldr	r2, [pc, #368]	@ (8006abc <HAL_DMA_Abort+0x470>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d013      	beq.n	8006976 <HAL_DMA_Abort+0x32a>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	4a5b      	ldr	r2, [pc, #364]	@ (8006ac0 <HAL_DMA_Abort+0x474>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d00e      	beq.n	8006976 <HAL_DMA_Abort+0x32a>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a59      	ldr	r2, [pc, #356]	@ (8006ac4 <HAL_DMA_Abort+0x478>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d009      	beq.n	8006976 <HAL_DMA_Abort+0x32a>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	4a58      	ldr	r2, [pc, #352]	@ (8006ac8 <HAL_DMA_Abort+0x47c>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d004      	beq.n	8006976 <HAL_DMA_Abort+0x32a>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4a56      	ldr	r2, [pc, #344]	@ (8006acc <HAL_DMA_Abort+0x480>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d108      	bne.n	8006988 <HAL_DMA_Abort+0x33c>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f022 0201 	bic.w	r2, r2, #1
 8006984:	601a      	str	r2, [r3, #0]
 8006986:	e007      	b.n	8006998 <HAL_DMA_Abort+0x34c>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	681a      	ldr	r2, [r3, #0]
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f022 0201 	bic.w	r2, r2, #1
 8006996:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006998:	e013      	b.n	80069c2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800699a:	f7fe fecd 	bl	8005738 <HAL_GetTick>
 800699e:	4602      	mov	r2, r0
 80069a0:	693b      	ldr	r3, [r7, #16]
 80069a2:	1ad3      	subs	r3, r2, r3
 80069a4:	2b05      	cmp	r3, #5
 80069a6:	d90c      	bls.n	80069c2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2220      	movs	r2, #32
 80069ac:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2203      	movs	r2, #3
 80069b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2200      	movs	r2, #0
 80069ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80069be:	2301      	movs	r3, #1
 80069c0:	e12d      	b.n	8006c1e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f003 0301 	and.w	r3, r3, #1
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d1e5      	bne.n	800699a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a2f      	ldr	r2, [pc, #188]	@ (8006a90 <HAL_DMA_Abort+0x444>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d04a      	beq.n	8006a6e <HAL_DMA_Abort+0x422>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a2d      	ldr	r2, [pc, #180]	@ (8006a94 <HAL_DMA_Abort+0x448>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d045      	beq.n	8006a6e <HAL_DMA_Abort+0x422>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a2c      	ldr	r2, [pc, #176]	@ (8006a98 <HAL_DMA_Abort+0x44c>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d040      	beq.n	8006a6e <HAL_DMA_Abort+0x422>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a2a      	ldr	r2, [pc, #168]	@ (8006a9c <HAL_DMA_Abort+0x450>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d03b      	beq.n	8006a6e <HAL_DMA_Abort+0x422>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a29      	ldr	r2, [pc, #164]	@ (8006aa0 <HAL_DMA_Abort+0x454>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d036      	beq.n	8006a6e <HAL_DMA_Abort+0x422>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a27      	ldr	r2, [pc, #156]	@ (8006aa4 <HAL_DMA_Abort+0x458>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d031      	beq.n	8006a6e <HAL_DMA_Abort+0x422>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4a26      	ldr	r2, [pc, #152]	@ (8006aa8 <HAL_DMA_Abort+0x45c>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d02c      	beq.n	8006a6e <HAL_DMA_Abort+0x422>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4a24      	ldr	r2, [pc, #144]	@ (8006aac <HAL_DMA_Abort+0x460>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d027      	beq.n	8006a6e <HAL_DMA_Abort+0x422>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4a23      	ldr	r2, [pc, #140]	@ (8006ab0 <HAL_DMA_Abort+0x464>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d022      	beq.n	8006a6e <HAL_DMA_Abort+0x422>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a21      	ldr	r2, [pc, #132]	@ (8006ab4 <HAL_DMA_Abort+0x468>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d01d      	beq.n	8006a6e <HAL_DMA_Abort+0x422>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4a20      	ldr	r2, [pc, #128]	@ (8006ab8 <HAL_DMA_Abort+0x46c>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d018      	beq.n	8006a6e <HAL_DMA_Abort+0x422>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a1e      	ldr	r2, [pc, #120]	@ (8006abc <HAL_DMA_Abort+0x470>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d013      	beq.n	8006a6e <HAL_DMA_Abort+0x422>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a1d      	ldr	r2, [pc, #116]	@ (8006ac0 <HAL_DMA_Abort+0x474>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d00e      	beq.n	8006a6e <HAL_DMA_Abort+0x422>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4a1b      	ldr	r2, [pc, #108]	@ (8006ac4 <HAL_DMA_Abort+0x478>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d009      	beq.n	8006a6e <HAL_DMA_Abort+0x422>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	4a1a      	ldr	r2, [pc, #104]	@ (8006ac8 <HAL_DMA_Abort+0x47c>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d004      	beq.n	8006a6e <HAL_DMA_Abort+0x422>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4a18      	ldr	r2, [pc, #96]	@ (8006acc <HAL_DMA_Abort+0x480>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d101      	bne.n	8006a72 <HAL_DMA_Abort+0x426>
 8006a6e:	2301      	movs	r3, #1
 8006a70:	e000      	b.n	8006a74 <HAL_DMA_Abort+0x428>
 8006a72:	2300      	movs	r3, #0
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d02b      	beq.n	8006ad0 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a7c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a82:	f003 031f 	and.w	r3, r3, #31
 8006a86:	223f      	movs	r2, #63	@ 0x3f
 8006a88:	409a      	lsls	r2, r3
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	609a      	str	r2, [r3, #8]
 8006a8e:	e02a      	b.n	8006ae6 <HAL_DMA_Abort+0x49a>
 8006a90:	40020010 	.word	0x40020010
 8006a94:	40020028 	.word	0x40020028
 8006a98:	40020040 	.word	0x40020040
 8006a9c:	40020058 	.word	0x40020058
 8006aa0:	40020070 	.word	0x40020070
 8006aa4:	40020088 	.word	0x40020088
 8006aa8:	400200a0 	.word	0x400200a0
 8006aac:	400200b8 	.word	0x400200b8
 8006ab0:	40020410 	.word	0x40020410
 8006ab4:	40020428 	.word	0x40020428
 8006ab8:	40020440 	.word	0x40020440
 8006abc:	40020458 	.word	0x40020458
 8006ac0:	40020470 	.word	0x40020470
 8006ac4:	40020488 	.word	0x40020488
 8006ac8:	400204a0 	.word	0x400204a0
 8006acc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ad4:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ada:	f003 031f 	and.w	r3, r3, #31
 8006ade:	2201      	movs	r2, #1
 8006ae0:	409a      	lsls	r2, r3
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4a4f      	ldr	r2, [pc, #316]	@ (8006c28 <HAL_DMA_Abort+0x5dc>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d072      	beq.n	8006bd6 <HAL_DMA_Abort+0x58a>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	4a4d      	ldr	r2, [pc, #308]	@ (8006c2c <HAL_DMA_Abort+0x5e0>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d06d      	beq.n	8006bd6 <HAL_DMA_Abort+0x58a>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	4a4c      	ldr	r2, [pc, #304]	@ (8006c30 <HAL_DMA_Abort+0x5e4>)
 8006b00:	4293      	cmp	r3, r2
 8006b02:	d068      	beq.n	8006bd6 <HAL_DMA_Abort+0x58a>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4a4a      	ldr	r2, [pc, #296]	@ (8006c34 <HAL_DMA_Abort+0x5e8>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d063      	beq.n	8006bd6 <HAL_DMA_Abort+0x58a>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	4a49      	ldr	r2, [pc, #292]	@ (8006c38 <HAL_DMA_Abort+0x5ec>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d05e      	beq.n	8006bd6 <HAL_DMA_Abort+0x58a>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	4a47      	ldr	r2, [pc, #284]	@ (8006c3c <HAL_DMA_Abort+0x5f0>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d059      	beq.n	8006bd6 <HAL_DMA_Abort+0x58a>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	4a46      	ldr	r2, [pc, #280]	@ (8006c40 <HAL_DMA_Abort+0x5f4>)
 8006b28:	4293      	cmp	r3, r2
 8006b2a:	d054      	beq.n	8006bd6 <HAL_DMA_Abort+0x58a>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	4a44      	ldr	r2, [pc, #272]	@ (8006c44 <HAL_DMA_Abort+0x5f8>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d04f      	beq.n	8006bd6 <HAL_DMA_Abort+0x58a>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	4a43      	ldr	r2, [pc, #268]	@ (8006c48 <HAL_DMA_Abort+0x5fc>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d04a      	beq.n	8006bd6 <HAL_DMA_Abort+0x58a>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	4a41      	ldr	r2, [pc, #260]	@ (8006c4c <HAL_DMA_Abort+0x600>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d045      	beq.n	8006bd6 <HAL_DMA_Abort+0x58a>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	4a40      	ldr	r2, [pc, #256]	@ (8006c50 <HAL_DMA_Abort+0x604>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d040      	beq.n	8006bd6 <HAL_DMA_Abort+0x58a>
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	4a3e      	ldr	r2, [pc, #248]	@ (8006c54 <HAL_DMA_Abort+0x608>)
 8006b5a:	4293      	cmp	r3, r2
 8006b5c:	d03b      	beq.n	8006bd6 <HAL_DMA_Abort+0x58a>
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	4a3d      	ldr	r2, [pc, #244]	@ (8006c58 <HAL_DMA_Abort+0x60c>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d036      	beq.n	8006bd6 <HAL_DMA_Abort+0x58a>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	4a3b      	ldr	r2, [pc, #236]	@ (8006c5c <HAL_DMA_Abort+0x610>)
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d031      	beq.n	8006bd6 <HAL_DMA_Abort+0x58a>
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4a3a      	ldr	r2, [pc, #232]	@ (8006c60 <HAL_DMA_Abort+0x614>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d02c      	beq.n	8006bd6 <HAL_DMA_Abort+0x58a>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	4a38      	ldr	r2, [pc, #224]	@ (8006c64 <HAL_DMA_Abort+0x618>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d027      	beq.n	8006bd6 <HAL_DMA_Abort+0x58a>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	4a37      	ldr	r2, [pc, #220]	@ (8006c68 <HAL_DMA_Abort+0x61c>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d022      	beq.n	8006bd6 <HAL_DMA_Abort+0x58a>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	4a35      	ldr	r2, [pc, #212]	@ (8006c6c <HAL_DMA_Abort+0x620>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d01d      	beq.n	8006bd6 <HAL_DMA_Abort+0x58a>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	4a34      	ldr	r2, [pc, #208]	@ (8006c70 <HAL_DMA_Abort+0x624>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d018      	beq.n	8006bd6 <HAL_DMA_Abort+0x58a>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	4a32      	ldr	r2, [pc, #200]	@ (8006c74 <HAL_DMA_Abort+0x628>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d013      	beq.n	8006bd6 <HAL_DMA_Abort+0x58a>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	4a31      	ldr	r2, [pc, #196]	@ (8006c78 <HAL_DMA_Abort+0x62c>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d00e      	beq.n	8006bd6 <HAL_DMA_Abort+0x58a>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	4a2f      	ldr	r2, [pc, #188]	@ (8006c7c <HAL_DMA_Abort+0x630>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d009      	beq.n	8006bd6 <HAL_DMA_Abort+0x58a>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	4a2e      	ldr	r2, [pc, #184]	@ (8006c80 <HAL_DMA_Abort+0x634>)
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d004      	beq.n	8006bd6 <HAL_DMA_Abort+0x58a>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4a2c      	ldr	r2, [pc, #176]	@ (8006c84 <HAL_DMA_Abort+0x638>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d101      	bne.n	8006bda <HAL_DMA_Abort+0x58e>
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	e000      	b.n	8006bdc <HAL_DMA_Abort+0x590>
 8006bda:	2300      	movs	r3, #0
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d015      	beq.n	8006c0c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006be4:	687a      	ldr	r2, [r7, #4]
 8006be6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006be8:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d00c      	beq.n	8006c0c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006bf6:	681a      	ldr	r2, [r3, #0]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006bfc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006c00:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c06:	687a      	ldr	r2, [r7, #4]
 8006c08:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006c0a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2201      	movs	r2, #1
 8006c10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2200      	movs	r2, #0
 8006c18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8006c1c:	2300      	movs	r3, #0
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	3718      	adds	r7, #24
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bd80      	pop	{r7, pc}
 8006c26:	bf00      	nop
 8006c28:	40020010 	.word	0x40020010
 8006c2c:	40020028 	.word	0x40020028
 8006c30:	40020040 	.word	0x40020040
 8006c34:	40020058 	.word	0x40020058
 8006c38:	40020070 	.word	0x40020070
 8006c3c:	40020088 	.word	0x40020088
 8006c40:	400200a0 	.word	0x400200a0
 8006c44:	400200b8 	.word	0x400200b8
 8006c48:	40020410 	.word	0x40020410
 8006c4c:	40020428 	.word	0x40020428
 8006c50:	40020440 	.word	0x40020440
 8006c54:	40020458 	.word	0x40020458
 8006c58:	40020470 	.word	0x40020470
 8006c5c:	40020488 	.word	0x40020488
 8006c60:	400204a0 	.word	0x400204a0
 8006c64:	400204b8 	.word	0x400204b8
 8006c68:	58025408 	.word	0x58025408
 8006c6c:	5802541c 	.word	0x5802541c
 8006c70:	58025430 	.word	0x58025430
 8006c74:	58025444 	.word	0x58025444
 8006c78:	58025458 	.word	0x58025458
 8006c7c:	5802546c 	.word	0x5802546c
 8006c80:	58025480 	.word	0x58025480
 8006c84:	58025494 	.word	0x58025494

08006c88 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b084      	sub	sp, #16
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d101      	bne.n	8006c9a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8006c96:	2301      	movs	r3, #1
 8006c98:	e237      	b.n	800710a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006ca0:	b2db      	uxtb	r3, r3
 8006ca2:	2b02      	cmp	r3, #2
 8006ca4:	d004      	beq.n	8006cb0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2280      	movs	r2, #128	@ 0x80
 8006caa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006cac:	2301      	movs	r3, #1
 8006cae:	e22c      	b.n	800710a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a5c      	ldr	r2, [pc, #368]	@ (8006e28 <HAL_DMA_Abort_IT+0x1a0>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d04a      	beq.n	8006d50 <HAL_DMA_Abort_IT+0xc8>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a5b      	ldr	r2, [pc, #364]	@ (8006e2c <HAL_DMA_Abort_IT+0x1a4>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d045      	beq.n	8006d50 <HAL_DMA_Abort_IT+0xc8>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	4a59      	ldr	r2, [pc, #356]	@ (8006e30 <HAL_DMA_Abort_IT+0x1a8>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d040      	beq.n	8006d50 <HAL_DMA_Abort_IT+0xc8>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a58      	ldr	r2, [pc, #352]	@ (8006e34 <HAL_DMA_Abort_IT+0x1ac>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d03b      	beq.n	8006d50 <HAL_DMA_Abort_IT+0xc8>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4a56      	ldr	r2, [pc, #344]	@ (8006e38 <HAL_DMA_Abort_IT+0x1b0>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d036      	beq.n	8006d50 <HAL_DMA_Abort_IT+0xc8>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	4a55      	ldr	r2, [pc, #340]	@ (8006e3c <HAL_DMA_Abort_IT+0x1b4>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d031      	beq.n	8006d50 <HAL_DMA_Abort_IT+0xc8>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a53      	ldr	r2, [pc, #332]	@ (8006e40 <HAL_DMA_Abort_IT+0x1b8>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d02c      	beq.n	8006d50 <HAL_DMA_Abort_IT+0xc8>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a52      	ldr	r2, [pc, #328]	@ (8006e44 <HAL_DMA_Abort_IT+0x1bc>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d027      	beq.n	8006d50 <HAL_DMA_Abort_IT+0xc8>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a50      	ldr	r2, [pc, #320]	@ (8006e48 <HAL_DMA_Abort_IT+0x1c0>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d022      	beq.n	8006d50 <HAL_DMA_Abort_IT+0xc8>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4a4f      	ldr	r2, [pc, #316]	@ (8006e4c <HAL_DMA_Abort_IT+0x1c4>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d01d      	beq.n	8006d50 <HAL_DMA_Abort_IT+0xc8>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a4d      	ldr	r2, [pc, #308]	@ (8006e50 <HAL_DMA_Abort_IT+0x1c8>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d018      	beq.n	8006d50 <HAL_DMA_Abort_IT+0xc8>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a4c      	ldr	r2, [pc, #304]	@ (8006e54 <HAL_DMA_Abort_IT+0x1cc>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d013      	beq.n	8006d50 <HAL_DMA_Abort_IT+0xc8>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a4a      	ldr	r2, [pc, #296]	@ (8006e58 <HAL_DMA_Abort_IT+0x1d0>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d00e      	beq.n	8006d50 <HAL_DMA_Abort_IT+0xc8>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a49      	ldr	r2, [pc, #292]	@ (8006e5c <HAL_DMA_Abort_IT+0x1d4>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d009      	beq.n	8006d50 <HAL_DMA_Abort_IT+0xc8>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a47      	ldr	r2, [pc, #284]	@ (8006e60 <HAL_DMA_Abort_IT+0x1d8>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d004      	beq.n	8006d50 <HAL_DMA_Abort_IT+0xc8>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a46      	ldr	r2, [pc, #280]	@ (8006e64 <HAL_DMA_Abort_IT+0x1dc>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d101      	bne.n	8006d54 <HAL_DMA_Abort_IT+0xcc>
 8006d50:	2301      	movs	r3, #1
 8006d52:	e000      	b.n	8006d56 <HAL_DMA_Abort_IT+0xce>
 8006d54:	2300      	movs	r3, #0
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	f000 8086 	beq.w	8006e68 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2204      	movs	r2, #4
 8006d60:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a2f      	ldr	r2, [pc, #188]	@ (8006e28 <HAL_DMA_Abort_IT+0x1a0>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d04a      	beq.n	8006e04 <HAL_DMA_Abort_IT+0x17c>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4a2e      	ldr	r2, [pc, #184]	@ (8006e2c <HAL_DMA_Abort_IT+0x1a4>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d045      	beq.n	8006e04 <HAL_DMA_Abort_IT+0x17c>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	4a2c      	ldr	r2, [pc, #176]	@ (8006e30 <HAL_DMA_Abort_IT+0x1a8>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d040      	beq.n	8006e04 <HAL_DMA_Abort_IT+0x17c>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4a2b      	ldr	r2, [pc, #172]	@ (8006e34 <HAL_DMA_Abort_IT+0x1ac>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d03b      	beq.n	8006e04 <HAL_DMA_Abort_IT+0x17c>
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4a29      	ldr	r2, [pc, #164]	@ (8006e38 <HAL_DMA_Abort_IT+0x1b0>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d036      	beq.n	8006e04 <HAL_DMA_Abort_IT+0x17c>
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4a28      	ldr	r2, [pc, #160]	@ (8006e3c <HAL_DMA_Abort_IT+0x1b4>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d031      	beq.n	8006e04 <HAL_DMA_Abort_IT+0x17c>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4a26      	ldr	r2, [pc, #152]	@ (8006e40 <HAL_DMA_Abort_IT+0x1b8>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d02c      	beq.n	8006e04 <HAL_DMA_Abort_IT+0x17c>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a25      	ldr	r2, [pc, #148]	@ (8006e44 <HAL_DMA_Abort_IT+0x1bc>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d027      	beq.n	8006e04 <HAL_DMA_Abort_IT+0x17c>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4a23      	ldr	r2, [pc, #140]	@ (8006e48 <HAL_DMA_Abort_IT+0x1c0>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d022      	beq.n	8006e04 <HAL_DMA_Abort_IT+0x17c>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4a22      	ldr	r2, [pc, #136]	@ (8006e4c <HAL_DMA_Abort_IT+0x1c4>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d01d      	beq.n	8006e04 <HAL_DMA_Abort_IT+0x17c>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a20      	ldr	r2, [pc, #128]	@ (8006e50 <HAL_DMA_Abort_IT+0x1c8>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d018      	beq.n	8006e04 <HAL_DMA_Abort_IT+0x17c>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4a1f      	ldr	r2, [pc, #124]	@ (8006e54 <HAL_DMA_Abort_IT+0x1cc>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d013      	beq.n	8006e04 <HAL_DMA_Abort_IT+0x17c>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a1d      	ldr	r2, [pc, #116]	@ (8006e58 <HAL_DMA_Abort_IT+0x1d0>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d00e      	beq.n	8006e04 <HAL_DMA_Abort_IT+0x17c>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a1c      	ldr	r2, [pc, #112]	@ (8006e5c <HAL_DMA_Abort_IT+0x1d4>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d009      	beq.n	8006e04 <HAL_DMA_Abort_IT+0x17c>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a1a      	ldr	r2, [pc, #104]	@ (8006e60 <HAL_DMA_Abort_IT+0x1d8>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d004      	beq.n	8006e04 <HAL_DMA_Abort_IT+0x17c>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4a19      	ldr	r2, [pc, #100]	@ (8006e64 <HAL_DMA_Abort_IT+0x1dc>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d108      	bne.n	8006e16 <HAL_DMA_Abort_IT+0x18e>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	681a      	ldr	r2, [r3, #0]
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f022 0201 	bic.w	r2, r2, #1
 8006e12:	601a      	str	r2, [r3, #0]
 8006e14:	e178      	b.n	8007108 <HAL_DMA_Abort_IT+0x480>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f022 0201 	bic.w	r2, r2, #1
 8006e24:	601a      	str	r2, [r3, #0]
 8006e26:	e16f      	b.n	8007108 <HAL_DMA_Abort_IT+0x480>
 8006e28:	40020010 	.word	0x40020010
 8006e2c:	40020028 	.word	0x40020028
 8006e30:	40020040 	.word	0x40020040
 8006e34:	40020058 	.word	0x40020058
 8006e38:	40020070 	.word	0x40020070
 8006e3c:	40020088 	.word	0x40020088
 8006e40:	400200a0 	.word	0x400200a0
 8006e44:	400200b8 	.word	0x400200b8
 8006e48:	40020410 	.word	0x40020410
 8006e4c:	40020428 	.word	0x40020428
 8006e50:	40020440 	.word	0x40020440
 8006e54:	40020458 	.word	0x40020458
 8006e58:	40020470 	.word	0x40020470
 8006e5c:	40020488 	.word	0x40020488
 8006e60:	400204a0 	.word	0x400204a0
 8006e64:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	681a      	ldr	r2, [r3, #0]
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f022 020e 	bic.w	r2, r2, #14
 8006e76:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4a6c      	ldr	r2, [pc, #432]	@ (8007030 <HAL_DMA_Abort_IT+0x3a8>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d04a      	beq.n	8006f18 <HAL_DMA_Abort_IT+0x290>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	4a6b      	ldr	r2, [pc, #428]	@ (8007034 <HAL_DMA_Abort_IT+0x3ac>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d045      	beq.n	8006f18 <HAL_DMA_Abort_IT+0x290>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	4a69      	ldr	r2, [pc, #420]	@ (8007038 <HAL_DMA_Abort_IT+0x3b0>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d040      	beq.n	8006f18 <HAL_DMA_Abort_IT+0x290>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4a68      	ldr	r2, [pc, #416]	@ (800703c <HAL_DMA_Abort_IT+0x3b4>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d03b      	beq.n	8006f18 <HAL_DMA_Abort_IT+0x290>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4a66      	ldr	r2, [pc, #408]	@ (8007040 <HAL_DMA_Abort_IT+0x3b8>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d036      	beq.n	8006f18 <HAL_DMA_Abort_IT+0x290>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4a65      	ldr	r2, [pc, #404]	@ (8007044 <HAL_DMA_Abort_IT+0x3bc>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d031      	beq.n	8006f18 <HAL_DMA_Abort_IT+0x290>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a63      	ldr	r2, [pc, #396]	@ (8007048 <HAL_DMA_Abort_IT+0x3c0>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d02c      	beq.n	8006f18 <HAL_DMA_Abort_IT+0x290>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a62      	ldr	r2, [pc, #392]	@ (800704c <HAL_DMA_Abort_IT+0x3c4>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d027      	beq.n	8006f18 <HAL_DMA_Abort_IT+0x290>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a60      	ldr	r2, [pc, #384]	@ (8007050 <HAL_DMA_Abort_IT+0x3c8>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d022      	beq.n	8006f18 <HAL_DMA_Abort_IT+0x290>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4a5f      	ldr	r2, [pc, #380]	@ (8007054 <HAL_DMA_Abort_IT+0x3cc>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d01d      	beq.n	8006f18 <HAL_DMA_Abort_IT+0x290>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a5d      	ldr	r2, [pc, #372]	@ (8007058 <HAL_DMA_Abort_IT+0x3d0>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d018      	beq.n	8006f18 <HAL_DMA_Abort_IT+0x290>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a5c      	ldr	r2, [pc, #368]	@ (800705c <HAL_DMA_Abort_IT+0x3d4>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d013      	beq.n	8006f18 <HAL_DMA_Abort_IT+0x290>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a5a      	ldr	r2, [pc, #360]	@ (8007060 <HAL_DMA_Abort_IT+0x3d8>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d00e      	beq.n	8006f18 <HAL_DMA_Abort_IT+0x290>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4a59      	ldr	r2, [pc, #356]	@ (8007064 <HAL_DMA_Abort_IT+0x3dc>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d009      	beq.n	8006f18 <HAL_DMA_Abort_IT+0x290>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a57      	ldr	r2, [pc, #348]	@ (8007068 <HAL_DMA_Abort_IT+0x3e0>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d004      	beq.n	8006f18 <HAL_DMA_Abort_IT+0x290>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a56      	ldr	r2, [pc, #344]	@ (800706c <HAL_DMA_Abort_IT+0x3e4>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d108      	bne.n	8006f2a <HAL_DMA_Abort_IT+0x2a2>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	681a      	ldr	r2, [r3, #0]
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f022 0201 	bic.w	r2, r2, #1
 8006f26:	601a      	str	r2, [r3, #0]
 8006f28:	e007      	b.n	8006f3a <HAL_DMA_Abort_IT+0x2b2>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	681a      	ldr	r2, [r3, #0]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f022 0201 	bic.w	r2, r2, #1
 8006f38:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	4a3c      	ldr	r2, [pc, #240]	@ (8007030 <HAL_DMA_Abort_IT+0x3a8>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d072      	beq.n	800702a <HAL_DMA_Abort_IT+0x3a2>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	4a3a      	ldr	r2, [pc, #232]	@ (8007034 <HAL_DMA_Abort_IT+0x3ac>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d06d      	beq.n	800702a <HAL_DMA_Abort_IT+0x3a2>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4a39      	ldr	r2, [pc, #228]	@ (8007038 <HAL_DMA_Abort_IT+0x3b0>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d068      	beq.n	800702a <HAL_DMA_Abort_IT+0x3a2>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4a37      	ldr	r2, [pc, #220]	@ (800703c <HAL_DMA_Abort_IT+0x3b4>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d063      	beq.n	800702a <HAL_DMA_Abort_IT+0x3a2>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4a36      	ldr	r2, [pc, #216]	@ (8007040 <HAL_DMA_Abort_IT+0x3b8>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d05e      	beq.n	800702a <HAL_DMA_Abort_IT+0x3a2>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a34      	ldr	r2, [pc, #208]	@ (8007044 <HAL_DMA_Abort_IT+0x3bc>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d059      	beq.n	800702a <HAL_DMA_Abort_IT+0x3a2>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4a33      	ldr	r2, [pc, #204]	@ (8007048 <HAL_DMA_Abort_IT+0x3c0>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d054      	beq.n	800702a <HAL_DMA_Abort_IT+0x3a2>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a31      	ldr	r2, [pc, #196]	@ (800704c <HAL_DMA_Abort_IT+0x3c4>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d04f      	beq.n	800702a <HAL_DMA_Abort_IT+0x3a2>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	4a30      	ldr	r2, [pc, #192]	@ (8007050 <HAL_DMA_Abort_IT+0x3c8>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d04a      	beq.n	800702a <HAL_DMA_Abort_IT+0x3a2>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a2e      	ldr	r2, [pc, #184]	@ (8007054 <HAL_DMA_Abort_IT+0x3cc>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d045      	beq.n	800702a <HAL_DMA_Abort_IT+0x3a2>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a2d      	ldr	r2, [pc, #180]	@ (8007058 <HAL_DMA_Abort_IT+0x3d0>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d040      	beq.n	800702a <HAL_DMA_Abort_IT+0x3a2>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a2b      	ldr	r2, [pc, #172]	@ (800705c <HAL_DMA_Abort_IT+0x3d4>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d03b      	beq.n	800702a <HAL_DMA_Abort_IT+0x3a2>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a2a      	ldr	r2, [pc, #168]	@ (8007060 <HAL_DMA_Abort_IT+0x3d8>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d036      	beq.n	800702a <HAL_DMA_Abort_IT+0x3a2>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a28      	ldr	r2, [pc, #160]	@ (8007064 <HAL_DMA_Abort_IT+0x3dc>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d031      	beq.n	800702a <HAL_DMA_Abort_IT+0x3a2>
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4a27      	ldr	r2, [pc, #156]	@ (8007068 <HAL_DMA_Abort_IT+0x3e0>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d02c      	beq.n	800702a <HAL_DMA_Abort_IT+0x3a2>
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	4a25      	ldr	r2, [pc, #148]	@ (800706c <HAL_DMA_Abort_IT+0x3e4>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d027      	beq.n	800702a <HAL_DMA_Abort_IT+0x3a2>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	4a24      	ldr	r2, [pc, #144]	@ (8007070 <HAL_DMA_Abort_IT+0x3e8>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d022      	beq.n	800702a <HAL_DMA_Abort_IT+0x3a2>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	4a22      	ldr	r2, [pc, #136]	@ (8007074 <HAL_DMA_Abort_IT+0x3ec>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d01d      	beq.n	800702a <HAL_DMA_Abort_IT+0x3a2>
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4a21      	ldr	r2, [pc, #132]	@ (8007078 <HAL_DMA_Abort_IT+0x3f0>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d018      	beq.n	800702a <HAL_DMA_Abort_IT+0x3a2>
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a1f      	ldr	r2, [pc, #124]	@ (800707c <HAL_DMA_Abort_IT+0x3f4>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d013      	beq.n	800702a <HAL_DMA_Abort_IT+0x3a2>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	4a1e      	ldr	r2, [pc, #120]	@ (8007080 <HAL_DMA_Abort_IT+0x3f8>)
 8007008:	4293      	cmp	r3, r2
 800700a:	d00e      	beq.n	800702a <HAL_DMA_Abort_IT+0x3a2>
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4a1c      	ldr	r2, [pc, #112]	@ (8007084 <HAL_DMA_Abort_IT+0x3fc>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d009      	beq.n	800702a <HAL_DMA_Abort_IT+0x3a2>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4a1b      	ldr	r2, [pc, #108]	@ (8007088 <HAL_DMA_Abort_IT+0x400>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d004      	beq.n	800702a <HAL_DMA_Abort_IT+0x3a2>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4a19      	ldr	r2, [pc, #100]	@ (800708c <HAL_DMA_Abort_IT+0x404>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d132      	bne.n	8007090 <HAL_DMA_Abort_IT+0x408>
 800702a:	2301      	movs	r3, #1
 800702c:	e031      	b.n	8007092 <HAL_DMA_Abort_IT+0x40a>
 800702e:	bf00      	nop
 8007030:	40020010 	.word	0x40020010
 8007034:	40020028 	.word	0x40020028
 8007038:	40020040 	.word	0x40020040
 800703c:	40020058 	.word	0x40020058
 8007040:	40020070 	.word	0x40020070
 8007044:	40020088 	.word	0x40020088
 8007048:	400200a0 	.word	0x400200a0
 800704c:	400200b8 	.word	0x400200b8
 8007050:	40020410 	.word	0x40020410
 8007054:	40020428 	.word	0x40020428
 8007058:	40020440 	.word	0x40020440
 800705c:	40020458 	.word	0x40020458
 8007060:	40020470 	.word	0x40020470
 8007064:	40020488 	.word	0x40020488
 8007068:	400204a0 	.word	0x400204a0
 800706c:	400204b8 	.word	0x400204b8
 8007070:	58025408 	.word	0x58025408
 8007074:	5802541c 	.word	0x5802541c
 8007078:	58025430 	.word	0x58025430
 800707c:	58025444 	.word	0x58025444
 8007080:	58025458 	.word	0x58025458
 8007084:	5802546c 	.word	0x5802546c
 8007088:	58025480 	.word	0x58025480
 800708c:	58025494 	.word	0x58025494
 8007090:	2300      	movs	r3, #0
 8007092:	2b00      	cmp	r3, #0
 8007094:	d028      	beq.n	80070e8 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800709a:	681a      	ldr	r2, [r3, #0]
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80070a4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070aa:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070b0:	f003 031f 	and.w	r3, r3, #31
 80070b4:	2201      	movs	r2, #1
 80070b6:	409a      	lsls	r2, r3
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80070c0:	687a      	ldr	r2, [r7, #4]
 80070c2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80070c4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d00c      	beq.n	80070e8 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070d2:	681a      	ldr	r2, [r3, #0]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80070dc:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070e2:	687a      	ldr	r2, [r7, #4]
 80070e4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80070e6:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2201      	movs	r2, #1
 80070ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2200      	movs	r2, #0
 80070f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d003      	beq.n	8007108 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007104:	6878      	ldr	r0, [r7, #4]
 8007106:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8007108:	2300      	movs	r3, #0
}
 800710a:	4618      	mov	r0, r3
 800710c:	3710      	adds	r7, #16
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}
 8007112:	bf00      	nop

08007114 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007114:	b580      	push	{r7, lr}
 8007116:	b08a      	sub	sp, #40	@ 0x28
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800711c:	2300      	movs	r3, #0
 800711e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007120:	4b67      	ldr	r3, [pc, #412]	@ (80072c0 <HAL_DMA_IRQHandler+0x1ac>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a67      	ldr	r2, [pc, #412]	@ (80072c4 <HAL_DMA_IRQHandler+0x1b0>)
 8007126:	fba2 2303 	umull	r2, r3, r2, r3
 800712a:	0a9b      	lsrs	r3, r3, #10
 800712c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007132:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007138:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800713a:	6a3b      	ldr	r3, [r7, #32]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8007140:	69fb      	ldr	r3, [r7, #28]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	4a5f      	ldr	r2, [pc, #380]	@ (80072c8 <HAL_DMA_IRQHandler+0x1b4>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d04a      	beq.n	80071e6 <HAL_DMA_IRQHandler+0xd2>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	4a5d      	ldr	r2, [pc, #372]	@ (80072cc <HAL_DMA_IRQHandler+0x1b8>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d045      	beq.n	80071e6 <HAL_DMA_IRQHandler+0xd2>
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a5c      	ldr	r2, [pc, #368]	@ (80072d0 <HAL_DMA_IRQHandler+0x1bc>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d040      	beq.n	80071e6 <HAL_DMA_IRQHandler+0xd2>
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	4a5a      	ldr	r2, [pc, #360]	@ (80072d4 <HAL_DMA_IRQHandler+0x1c0>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d03b      	beq.n	80071e6 <HAL_DMA_IRQHandler+0xd2>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	4a59      	ldr	r2, [pc, #356]	@ (80072d8 <HAL_DMA_IRQHandler+0x1c4>)
 8007174:	4293      	cmp	r3, r2
 8007176:	d036      	beq.n	80071e6 <HAL_DMA_IRQHandler+0xd2>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4a57      	ldr	r2, [pc, #348]	@ (80072dc <HAL_DMA_IRQHandler+0x1c8>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d031      	beq.n	80071e6 <HAL_DMA_IRQHandler+0xd2>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	4a56      	ldr	r2, [pc, #344]	@ (80072e0 <HAL_DMA_IRQHandler+0x1cc>)
 8007188:	4293      	cmp	r3, r2
 800718a:	d02c      	beq.n	80071e6 <HAL_DMA_IRQHandler+0xd2>
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a54      	ldr	r2, [pc, #336]	@ (80072e4 <HAL_DMA_IRQHandler+0x1d0>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d027      	beq.n	80071e6 <HAL_DMA_IRQHandler+0xd2>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4a53      	ldr	r2, [pc, #332]	@ (80072e8 <HAL_DMA_IRQHandler+0x1d4>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d022      	beq.n	80071e6 <HAL_DMA_IRQHandler+0xd2>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	4a51      	ldr	r2, [pc, #324]	@ (80072ec <HAL_DMA_IRQHandler+0x1d8>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d01d      	beq.n	80071e6 <HAL_DMA_IRQHandler+0xd2>
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	4a50      	ldr	r2, [pc, #320]	@ (80072f0 <HAL_DMA_IRQHandler+0x1dc>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d018      	beq.n	80071e6 <HAL_DMA_IRQHandler+0xd2>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	4a4e      	ldr	r2, [pc, #312]	@ (80072f4 <HAL_DMA_IRQHandler+0x1e0>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d013      	beq.n	80071e6 <HAL_DMA_IRQHandler+0xd2>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	4a4d      	ldr	r2, [pc, #308]	@ (80072f8 <HAL_DMA_IRQHandler+0x1e4>)
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d00e      	beq.n	80071e6 <HAL_DMA_IRQHandler+0xd2>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4a4b      	ldr	r2, [pc, #300]	@ (80072fc <HAL_DMA_IRQHandler+0x1e8>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d009      	beq.n	80071e6 <HAL_DMA_IRQHandler+0xd2>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4a4a      	ldr	r2, [pc, #296]	@ (8007300 <HAL_DMA_IRQHandler+0x1ec>)
 80071d8:	4293      	cmp	r3, r2
 80071da:	d004      	beq.n	80071e6 <HAL_DMA_IRQHandler+0xd2>
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	4a48      	ldr	r2, [pc, #288]	@ (8007304 <HAL_DMA_IRQHandler+0x1f0>)
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d101      	bne.n	80071ea <HAL_DMA_IRQHandler+0xd6>
 80071e6:	2301      	movs	r3, #1
 80071e8:	e000      	b.n	80071ec <HAL_DMA_IRQHandler+0xd8>
 80071ea:	2300      	movs	r3, #0
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	f000 842b 	beq.w	8007a48 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071f6:	f003 031f 	and.w	r3, r3, #31
 80071fa:	2208      	movs	r2, #8
 80071fc:	409a      	lsls	r2, r3
 80071fe:	69bb      	ldr	r3, [r7, #24]
 8007200:	4013      	ands	r3, r2
 8007202:	2b00      	cmp	r3, #0
 8007204:	f000 80a2 	beq.w	800734c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	4a2e      	ldr	r2, [pc, #184]	@ (80072c8 <HAL_DMA_IRQHandler+0x1b4>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d04a      	beq.n	80072a8 <HAL_DMA_IRQHandler+0x194>
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	4a2d      	ldr	r2, [pc, #180]	@ (80072cc <HAL_DMA_IRQHandler+0x1b8>)
 8007218:	4293      	cmp	r3, r2
 800721a:	d045      	beq.n	80072a8 <HAL_DMA_IRQHandler+0x194>
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	4a2b      	ldr	r2, [pc, #172]	@ (80072d0 <HAL_DMA_IRQHandler+0x1bc>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d040      	beq.n	80072a8 <HAL_DMA_IRQHandler+0x194>
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4a2a      	ldr	r2, [pc, #168]	@ (80072d4 <HAL_DMA_IRQHandler+0x1c0>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d03b      	beq.n	80072a8 <HAL_DMA_IRQHandler+0x194>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	4a28      	ldr	r2, [pc, #160]	@ (80072d8 <HAL_DMA_IRQHandler+0x1c4>)
 8007236:	4293      	cmp	r3, r2
 8007238:	d036      	beq.n	80072a8 <HAL_DMA_IRQHandler+0x194>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	4a27      	ldr	r2, [pc, #156]	@ (80072dc <HAL_DMA_IRQHandler+0x1c8>)
 8007240:	4293      	cmp	r3, r2
 8007242:	d031      	beq.n	80072a8 <HAL_DMA_IRQHandler+0x194>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	4a25      	ldr	r2, [pc, #148]	@ (80072e0 <HAL_DMA_IRQHandler+0x1cc>)
 800724a:	4293      	cmp	r3, r2
 800724c:	d02c      	beq.n	80072a8 <HAL_DMA_IRQHandler+0x194>
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	4a24      	ldr	r2, [pc, #144]	@ (80072e4 <HAL_DMA_IRQHandler+0x1d0>)
 8007254:	4293      	cmp	r3, r2
 8007256:	d027      	beq.n	80072a8 <HAL_DMA_IRQHandler+0x194>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	4a22      	ldr	r2, [pc, #136]	@ (80072e8 <HAL_DMA_IRQHandler+0x1d4>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d022      	beq.n	80072a8 <HAL_DMA_IRQHandler+0x194>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4a21      	ldr	r2, [pc, #132]	@ (80072ec <HAL_DMA_IRQHandler+0x1d8>)
 8007268:	4293      	cmp	r3, r2
 800726a:	d01d      	beq.n	80072a8 <HAL_DMA_IRQHandler+0x194>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4a1f      	ldr	r2, [pc, #124]	@ (80072f0 <HAL_DMA_IRQHandler+0x1dc>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d018      	beq.n	80072a8 <HAL_DMA_IRQHandler+0x194>
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	4a1e      	ldr	r2, [pc, #120]	@ (80072f4 <HAL_DMA_IRQHandler+0x1e0>)
 800727c:	4293      	cmp	r3, r2
 800727e:	d013      	beq.n	80072a8 <HAL_DMA_IRQHandler+0x194>
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	4a1c      	ldr	r2, [pc, #112]	@ (80072f8 <HAL_DMA_IRQHandler+0x1e4>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d00e      	beq.n	80072a8 <HAL_DMA_IRQHandler+0x194>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4a1b      	ldr	r2, [pc, #108]	@ (80072fc <HAL_DMA_IRQHandler+0x1e8>)
 8007290:	4293      	cmp	r3, r2
 8007292:	d009      	beq.n	80072a8 <HAL_DMA_IRQHandler+0x194>
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a19      	ldr	r2, [pc, #100]	@ (8007300 <HAL_DMA_IRQHandler+0x1ec>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d004      	beq.n	80072a8 <HAL_DMA_IRQHandler+0x194>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a18      	ldr	r2, [pc, #96]	@ (8007304 <HAL_DMA_IRQHandler+0x1f0>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d12f      	bne.n	8007308 <HAL_DMA_IRQHandler+0x1f4>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f003 0304 	and.w	r3, r3, #4
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	bf14      	ite	ne
 80072b6:	2301      	movne	r3, #1
 80072b8:	2300      	moveq	r3, #0
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	e02e      	b.n	800731c <HAL_DMA_IRQHandler+0x208>
 80072be:	bf00      	nop
 80072c0:	24000018 	.word	0x24000018
 80072c4:	1b4e81b5 	.word	0x1b4e81b5
 80072c8:	40020010 	.word	0x40020010
 80072cc:	40020028 	.word	0x40020028
 80072d0:	40020040 	.word	0x40020040
 80072d4:	40020058 	.word	0x40020058
 80072d8:	40020070 	.word	0x40020070
 80072dc:	40020088 	.word	0x40020088
 80072e0:	400200a0 	.word	0x400200a0
 80072e4:	400200b8 	.word	0x400200b8
 80072e8:	40020410 	.word	0x40020410
 80072ec:	40020428 	.word	0x40020428
 80072f0:	40020440 	.word	0x40020440
 80072f4:	40020458 	.word	0x40020458
 80072f8:	40020470 	.word	0x40020470
 80072fc:	40020488 	.word	0x40020488
 8007300:	400204a0 	.word	0x400204a0
 8007304:	400204b8 	.word	0x400204b8
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f003 0308 	and.w	r3, r3, #8
 8007312:	2b00      	cmp	r3, #0
 8007314:	bf14      	ite	ne
 8007316:	2301      	movne	r3, #1
 8007318:	2300      	moveq	r3, #0
 800731a:	b2db      	uxtb	r3, r3
 800731c:	2b00      	cmp	r3, #0
 800731e:	d015      	beq.n	800734c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	681a      	ldr	r2, [r3, #0]
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f022 0204 	bic.w	r2, r2, #4
 800732e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007334:	f003 031f 	and.w	r3, r3, #31
 8007338:	2208      	movs	r2, #8
 800733a:	409a      	lsls	r2, r3
 800733c:	6a3b      	ldr	r3, [r7, #32]
 800733e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007344:	f043 0201 	orr.w	r2, r3, #1
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007350:	f003 031f 	and.w	r3, r3, #31
 8007354:	69ba      	ldr	r2, [r7, #24]
 8007356:	fa22 f303 	lsr.w	r3, r2, r3
 800735a:	f003 0301 	and.w	r3, r3, #1
 800735e:	2b00      	cmp	r3, #0
 8007360:	d06e      	beq.n	8007440 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a69      	ldr	r2, [pc, #420]	@ (800750c <HAL_DMA_IRQHandler+0x3f8>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d04a      	beq.n	8007402 <HAL_DMA_IRQHandler+0x2ee>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a67      	ldr	r2, [pc, #412]	@ (8007510 <HAL_DMA_IRQHandler+0x3fc>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d045      	beq.n	8007402 <HAL_DMA_IRQHandler+0x2ee>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	4a66      	ldr	r2, [pc, #408]	@ (8007514 <HAL_DMA_IRQHandler+0x400>)
 800737c:	4293      	cmp	r3, r2
 800737e:	d040      	beq.n	8007402 <HAL_DMA_IRQHandler+0x2ee>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	4a64      	ldr	r2, [pc, #400]	@ (8007518 <HAL_DMA_IRQHandler+0x404>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d03b      	beq.n	8007402 <HAL_DMA_IRQHandler+0x2ee>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	4a63      	ldr	r2, [pc, #396]	@ (800751c <HAL_DMA_IRQHandler+0x408>)
 8007390:	4293      	cmp	r3, r2
 8007392:	d036      	beq.n	8007402 <HAL_DMA_IRQHandler+0x2ee>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4a61      	ldr	r2, [pc, #388]	@ (8007520 <HAL_DMA_IRQHandler+0x40c>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d031      	beq.n	8007402 <HAL_DMA_IRQHandler+0x2ee>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	4a60      	ldr	r2, [pc, #384]	@ (8007524 <HAL_DMA_IRQHandler+0x410>)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d02c      	beq.n	8007402 <HAL_DMA_IRQHandler+0x2ee>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4a5e      	ldr	r2, [pc, #376]	@ (8007528 <HAL_DMA_IRQHandler+0x414>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d027      	beq.n	8007402 <HAL_DMA_IRQHandler+0x2ee>
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	4a5d      	ldr	r2, [pc, #372]	@ (800752c <HAL_DMA_IRQHandler+0x418>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d022      	beq.n	8007402 <HAL_DMA_IRQHandler+0x2ee>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	4a5b      	ldr	r2, [pc, #364]	@ (8007530 <HAL_DMA_IRQHandler+0x41c>)
 80073c2:	4293      	cmp	r3, r2
 80073c4:	d01d      	beq.n	8007402 <HAL_DMA_IRQHandler+0x2ee>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	4a5a      	ldr	r2, [pc, #360]	@ (8007534 <HAL_DMA_IRQHandler+0x420>)
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d018      	beq.n	8007402 <HAL_DMA_IRQHandler+0x2ee>
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	4a58      	ldr	r2, [pc, #352]	@ (8007538 <HAL_DMA_IRQHandler+0x424>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d013      	beq.n	8007402 <HAL_DMA_IRQHandler+0x2ee>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4a57      	ldr	r2, [pc, #348]	@ (800753c <HAL_DMA_IRQHandler+0x428>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d00e      	beq.n	8007402 <HAL_DMA_IRQHandler+0x2ee>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	4a55      	ldr	r2, [pc, #340]	@ (8007540 <HAL_DMA_IRQHandler+0x42c>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d009      	beq.n	8007402 <HAL_DMA_IRQHandler+0x2ee>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	4a54      	ldr	r2, [pc, #336]	@ (8007544 <HAL_DMA_IRQHandler+0x430>)
 80073f4:	4293      	cmp	r3, r2
 80073f6:	d004      	beq.n	8007402 <HAL_DMA_IRQHandler+0x2ee>
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	4a52      	ldr	r2, [pc, #328]	@ (8007548 <HAL_DMA_IRQHandler+0x434>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d10a      	bne.n	8007418 <HAL_DMA_IRQHandler+0x304>
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	695b      	ldr	r3, [r3, #20]
 8007408:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800740c:	2b00      	cmp	r3, #0
 800740e:	bf14      	ite	ne
 8007410:	2301      	movne	r3, #1
 8007412:	2300      	moveq	r3, #0
 8007414:	b2db      	uxtb	r3, r3
 8007416:	e003      	b.n	8007420 <HAL_DMA_IRQHandler+0x30c>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	2300      	movs	r3, #0
 8007420:	2b00      	cmp	r3, #0
 8007422:	d00d      	beq.n	8007440 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007428:	f003 031f 	and.w	r3, r3, #31
 800742c:	2201      	movs	r2, #1
 800742e:	409a      	lsls	r2, r3
 8007430:	6a3b      	ldr	r3, [r7, #32]
 8007432:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007438:	f043 0202 	orr.w	r2, r3, #2
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007444:	f003 031f 	and.w	r3, r3, #31
 8007448:	2204      	movs	r2, #4
 800744a:	409a      	lsls	r2, r3
 800744c:	69bb      	ldr	r3, [r7, #24]
 800744e:	4013      	ands	r3, r2
 8007450:	2b00      	cmp	r3, #0
 8007452:	f000 808f 	beq.w	8007574 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4a2c      	ldr	r2, [pc, #176]	@ (800750c <HAL_DMA_IRQHandler+0x3f8>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d04a      	beq.n	80074f6 <HAL_DMA_IRQHandler+0x3e2>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	4a2a      	ldr	r2, [pc, #168]	@ (8007510 <HAL_DMA_IRQHandler+0x3fc>)
 8007466:	4293      	cmp	r3, r2
 8007468:	d045      	beq.n	80074f6 <HAL_DMA_IRQHandler+0x3e2>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4a29      	ldr	r2, [pc, #164]	@ (8007514 <HAL_DMA_IRQHandler+0x400>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d040      	beq.n	80074f6 <HAL_DMA_IRQHandler+0x3e2>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	4a27      	ldr	r2, [pc, #156]	@ (8007518 <HAL_DMA_IRQHandler+0x404>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d03b      	beq.n	80074f6 <HAL_DMA_IRQHandler+0x3e2>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	4a26      	ldr	r2, [pc, #152]	@ (800751c <HAL_DMA_IRQHandler+0x408>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d036      	beq.n	80074f6 <HAL_DMA_IRQHandler+0x3e2>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	4a24      	ldr	r2, [pc, #144]	@ (8007520 <HAL_DMA_IRQHandler+0x40c>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d031      	beq.n	80074f6 <HAL_DMA_IRQHandler+0x3e2>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4a23      	ldr	r2, [pc, #140]	@ (8007524 <HAL_DMA_IRQHandler+0x410>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d02c      	beq.n	80074f6 <HAL_DMA_IRQHandler+0x3e2>
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	4a21      	ldr	r2, [pc, #132]	@ (8007528 <HAL_DMA_IRQHandler+0x414>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d027      	beq.n	80074f6 <HAL_DMA_IRQHandler+0x3e2>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	4a20      	ldr	r2, [pc, #128]	@ (800752c <HAL_DMA_IRQHandler+0x418>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d022      	beq.n	80074f6 <HAL_DMA_IRQHandler+0x3e2>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4a1e      	ldr	r2, [pc, #120]	@ (8007530 <HAL_DMA_IRQHandler+0x41c>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d01d      	beq.n	80074f6 <HAL_DMA_IRQHandler+0x3e2>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	4a1d      	ldr	r2, [pc, #116]	@ (8007534 <HAL_DMA_IRQHandler+0x420>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d018      	beq.n	80074f6 <HAL_DMA_IRQHandler+0x3e2>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	4a1b      	ldr	r2, [pc, #108]	@ (8007538 <HAL_DMA_IRQHandler+0x424>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d013      	beq.n	80074f6 <HAL_DMA_IRQHandler+0x3e2>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	4a1a      	ldr	r2, [pc, #104]	@ (800753c <HAL_DMA_IRQHandler+0x428>)
 80074d4:	4293      	cmp	r3, r2
 80074d6:	d00e      	beq.n	80074f6 <HAL_DMA_IRQHandler+0x3e2>
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	4a18      	ldr	r2, [pc, #96]	@ (8007540 <HAL_DMA_IRQHandler+0x42c>)
 80074de:	4293      	cmp	r3, r2
 80074e0:	d009      	beq.n	80074f6 <HAL_DMA_IRQHandler+0x3e2>
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	4a17      	ldr	r2, [pc, #92]	@ (8007544 <HAL_DMA_IRQHandler+0x430>)
 80074e8:	4293      	cmp	r3, r2
 80074ea:	d004      	beq.n	80074f6 <HAL_DMA_IRQHandler+0x3e2>
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a15      	ldr	r2, [pc, #84]	@ (8007548 <HAL_DMA_IRQHandler+0x434>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d12a      	bne.n	800754c <HAL_DMA_IRQHandler+0x438>
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f003 0302 	and.w	r3, r3, #2
 8007500:	2b00      	cmp	r3, #0
 8007502:	bf14      	ite	ne
 8007504:	2301      	movne	r3, #1
 8007506:	2300      	moveq	r3, #0
 8007508:	b2db      	uxtb	r3, r3
 800750a:	e023      	b.n	8007554 <HAL_DMA_IRQHandler+0x440>
 800750c:	40020010 	.word	0x40020010
 8007510:	40020028 	.word	0x40020028
 8007514:	40020040 	.word	0x40020040
 8007518:	40020058 	.word	0x40020058
 800751c:	40020070 	.word	0x40020070
 8007520:	40020088 	.word	0x40020088
 8007524:	400200a0 	.word	0x400200a0
 8007528:	400200b8 	.word	0x400200b8
 800752c:	40020410 	.word	0x40020410
 8007530:	40020428 	.word	0x40020428
 8007534:	40020440 	.word	0x40020440
 8007538:	40020458 	.word	0x40020458
 800753c:	40020470 	.word	0x40020470
 8007540:	40020488 	.word	0x40020488
 8007544:	400204a0 	.word	0x400204a0
 8007548:	400204b8 	.word	0x400204b8
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	2300      	movs	r3, #0
 8007554:	2b00      	cmp	r3, #0
 8007556:	d00d      	beq.n	8007574 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800755c:	f003 031f 	and.w	r3, r3, #31
 8007560:	2204      	movs	r2, #4
 8007562:	409a      	lsls	r2, r3
 8007564:	6a3b      	ldr	r3, [r7, #32]
 8007566:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800756c:	f043 0204 	orr.w	r2, r3, #4
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007578:	f003 031f 	and.w	r3, r3, #31
 800757c:	2210      	movs	r2, #16
 800757e:	409a      	lsls	r2, r3
 8007580:	69bb      	ldr	r3, [r7, #24]
 8007582:	4013      	ands	r3, r2
 8007584:	2b00      	cmp	r3, #0
 8007586:	f000 80a6 	beq.w	80076d6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	4a85      	ldr	r2, [pc, #532]	@ (80077a4 <HAL_DMA_IRQHandler+0x690>)
 8007590:	4293      	cmp	r3, r2
 8007592:	d04a      	beq.n	800762a <HAL_DMA_IRQHandler+0x516>
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	4a83      	ldr	r2, [pc, #524]	@ (80077a8 <HAL_DMA_IRQHandler+0x694>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d045      	beq.n	800762a <HAL_DMA_IRQHandler+0x516>
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	4a82      	ldr	r2, [pc, #520]	@ (80077ac <HAL_DMA_IRQHandler+0x698>)
 80075a4:	4293      	cmp	r3, r2
 80075a6:	d040      	beq.n	800762a <HAL_DMA_IRQHandler+0x516>
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	4a80      	ldr	r2, [pc, #512]	@ (80077b0 <HAL_DMA_IRQHandler+0x69c>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d03b      	beq.n	800762a <HAL_DMA_IRQHandler+0x516>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4a7f      	ldr	r2, [pc, #508]	@ (80077b4 <HAL_DMA_IRQHandler+0x6a0>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d036      	beq.n	800762a <HAL_DMA_IRQHandler+0x516>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4a7d      	ldr	r2, [pc, #500]	@ (80077b8 <HAL_DMA_IRQHandler+0x6a4>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d031      	beq.n	800762a <HAL_DMA_IRQHandler+0x516>
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4a7c      	ldr	r2, [pc, #496]	@ (80077bc <HAL_DMA_IRQHandler+0x6a8>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d02c      	beq.n	800762a <HAL_DMA_IRQHandler+0x516>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	4a7a      	ldr	r2, [pc, #488]	@ (80077c0 <HAL_DMA_IRQHandler+0x6ac>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d027      	beq.n	800762a <HAL_DMA_IRQHandler+0x516>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a79      	ldr	r2, [pc, #484]	@ (80077c4 <HAL_DMA_IRQHandler+0x6b0>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d022      	beq.n	800762a <HAL_DMA_IRQHandler+0x516>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a77      	ldr	r2, [pc, #476]	@ (80077c8 <HAL_DMA_IRQHandler+0x6b4>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d01d      	beq.n	800762a <HAL_DMA_IRQHandler+0x516>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a76      	ldr	r2, [pc, #472]	@ (80077cc <HAL_DMA_IRQHandler+0x6b8>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d018      	beq.n	800762a <HAL_DMA_IRQHandler+0x516>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a74      	ldr	r2, [pc, #464]	@ (80077d0 <HAL_DMA_IRQHandler+0x6bc>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d013      	beq.n	800762a <HAL_DMA_IRQHandler+0x516>
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4a73      	ldr	r2, [pc, #460]	@ (80077d4 <HAL_DMA_IRQHandler+0x6c0>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d00e      	beq.n	800762a <HAL_DMA_IRQHandler+0x516>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4a71      	ldr	r2, [pc, #452]	@ (80077d8 <HAL_DMA_IRQHandler+0x6c4>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d009      	beq.n	800762a <HAL_DMA_IRQHandler+0x516>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4a70      	ldr	r2, [pc, #448]	@ (80077dc <HAL_DMA_IRQHandler+0x6c8>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d004      	beq.n	800762a <HAL_DMA_IRQHandler+0x516>
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4a6e      	ldr	r2, [pc, #440]	@ (80077e0 <HAL_DMA_IRQHandler+0x6cc>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d10a      	bne.n	8007640 <HAL_DMA_IRQHandler+0x52c>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f003 0308 	and.w	r3, r3, #8
 8007634:	2b00      	cmp	r3, #0
 8007636:	bf14      	ite	ne
 8007638:	2301      	movne	r3, #1
 800763a:	2300      	moveq	r3, #0
 800763c:	b2db      	uxtb	r3, r3
 800763e:	e009      	b.n	8007654 <HAL_DMA_IRQHandler+0x540>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f003 0304 	and.w	r3, r3, #4
 800764a:	2b00      	cmp	r3, #0
 800764c:	bf14      	ite	ne
 800764e:	2301      	movne	r3, #1
 8007650:	2300      	moveq	r3, #0
 8007652:	b2db      	uxtb	r3, r3
 8007654:	2b00      	cmp	r3, #0
 8007656:	d03e      	beq.n	80076d6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800765c:	f003 031f 	and.w	r3, r3, #31
 8007660:	2210      	movs	r2, #16
 8007662:	409a      	lsls	r2, r3
 8007664:	6a3b      	ldr	r3, [r7, #32]
 8007666:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007672:	2b00      	cmp	r3, #0
 8007674:	d018      	beq.n	80076a8 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007680:	2b00      	cmp	r3, #0
 8007682:	d108      	bne.n	8007696 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007688:	2b00      	cmp	r3, #0
 800768a:	d024      	beq.n	80076d6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	4798      	blx	r3
 8007694:	e01f      	b.n	80076d6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800769a:	2b00      	cmp	r3, #0
 800769c:	d01b      	beq.n	80076d6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076a2:	6878      	ldr	r0, [r7, #4]
 80076a4:	4798      	blx	r3
 80076a6:	e016      	b.n	80076d6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d107      	bne.n	80076c6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	681a      	ldr	r2, [r3, #0]
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f022 0208 	bic.w	r2, r2, #8
 80076c4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d003      	beq.n	80076d6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80076da:	f003 031f 	and.w	r3, r3, #31
 80076de:	2220      	movs	r2, #32
 80076e0:	409a      	lsls	r2, r3
 80076e2:	69bb      	ldr	r3, [r7, #24]
 80076e4:	4013      	ands	r3, r2
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	f000 8110 	beq.w	800790c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	4a2c      	ldr	r2, [pc, #176]	@ (80077a4 <HAL_DMA_IRQHandler+0x690>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d04a      	beq.n	800778c <HAL_DMA_IRQHandler+0x678>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	4a2b      	ldr	r2, [pc, #172]	@ (80077a8 <HAL_DMA_IRQHandler+0x694>)
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d045      	beq.n	800778c <HAL_DMA_IRQHandler+0x678>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	4a29      	ldr	r2, [pc, #164]	@ (80077ac <HAL_DMA_IRQHandler+0x698>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d040      	beq.n	800778c <HAL_DMA_IRQHandler+0x678>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	4a28      	ldr	r2, [pc, #160]	@ (80077b0 <HAL_DMA_IRQHandler+0x69c>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d03b      	beq.n	800778c <HAL_DMA_IRQHandler+0x678>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	4a26      	ldr	r2, [pc, #152]	@ (80077b4 <HAL_DMA_IRQHandler+0x6a0>)
 800771a:	4293      	cmp	r3, r2
 800771c:	d036      	beq.n	800778c <HAL_DMA_IRQHandler+0x678>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	4a25      	ldr	r2, [pc, #148]	@ (80077b8 <HAL_DMA_IRQHandler+0x6a4>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d031      	beq.n	800778c <HAL_DMA_IRQHandler+0x678>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	4a23      	ldr	r2, [pc, #140]	@ (80077bc <HAL_DMA_IRQHandler+0x6a8>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d02c      	beq.n	800778c <HAL_DMA_IRQHandler+0x678>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	4a22      	ldr	r2, [pc, #136]	@ (80077c0 <HAL_DMA_IRQHandler+0x6ac>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d027      	beq.n	800778c <HAL_DMA_IRQHandler+0x678>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	4a20      	ldr	r2, [pc, #128]	@ (80077c4 <HAL_DMA_IRQHandler+0x6b0>)
 8007742:	4293      	cmp	r3, r2
 8007744:	d022      	beq.n	800778c <HAL_DMA_IRQHandler+0x678>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	4a1f      	ldr	r2, [pc, #124]	@ (80077c8 <HAL_DMA_IRQHandler+0x6b4>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d01d      	beq.n	800778c <HAL_DMA_IRQHandler+0x678>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	4a1d      	ldr	r2, [pc, #116]	@ (80077cc <HAL_DMA_IRQHandler+0x6b8>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d018      	beq.n	800778c <HAL_DMA_IRQHandler+0x678>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	4a1c      	ldr	r2, [pc, #112]	@ (80077d0 <HAL_DMA_IRQHandler+0x6bc>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d013      	beq.n	800778c <HAL_DMA_IRQHandler+0x678>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4a1a      	ldr	r2, [pc, #104]	@ (80077d4 <HAL_DMA_IRQHandler+0x6c0>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d00e      	beq.n	800778c <HAL_DMA_IRQHandler+0x678>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	4a19      	ldr	r2, [pc, #100]	@ (80077d8 <HAL_DMA_IRQHandler+0x6c4>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d009      	beq.n	800778c <HAL_DMA_IRQHandler+0x678>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a17      	ldr	r2, [pc, #92]	@ (80077dc <HAL_DMA_IRQHandler+0x6c8>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d004      	beq.n	800778c <HAL_DMA_IRQHandler+0x678>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4a16      	ldr	r2, [pc, #88]	@ (80077e0 <HAL_DMA_IRQHandler+0x6cc>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d12b      	bne.n	80077e4 <HAL_DMA_IRQHandler+0x6d0>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f003 0310 	and.w	r3, r3, #16
 8007796:	2b00      	cmp	r3, #0
 8007798:	bf14      	ite	ne
 800779a:	2301      	movne	r3, #1
 800779c:	2300      	moveq	r3, #0
 800779e:	b2db      	uxtb	r3, r3
 80077a0:	e02a      	b.n	80077f8 <HAL_DMA_IRQHandler+0x6e4>
 80077a2:	bf00      	nop
 80077a4:	40020010 	.word	0x40020010
 80077a8:	40020028 	.word	0x40020028
 80077ac:	40020040 	.word	0x40020040
 80077b0:	40020058 	.word	0x40020058
 80077b4:	40020070 	.word	0x40020070
 80077b8:	40020088 	.word	0x40020088
 80077bc:	400200a0 	.word	0x400200a0
 80077c0:	400200b8 	.word	0x400200b8
 80077c4:	40020410 	.word	0x40020410
 80077c8:	40020428 	.word	0x40020428
 80077cc:	40020440 	.word	0x40020440
 80077d0:	40020458 	.word	0x40020458
 80077d4:	40020470 	.word	0x40020470
 80077d8:	40020488 	.word	0x40020488
 80077dc:	400204a0 	.word	0x400204a0
 80077e0:	400204b8 	.word	0x400204b8
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f003 0302 	and.w	r3, r3, #2
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	bf14      	ite	ne
 80077f2:	2301      	movne	r3, #1
 80077f4:	2300      	moveq	r3, #0
 80077f6:	b2db      	uxtb	r3, r3
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	f000 8087 	beq.w	800790c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007802:	f003 031f 	and.w	r3, r3, #31
 8007806:	2220      	movs	r2, #32
 8007808:	409a      	lsls	r2, r3
 800780a:	6a3b      	ldr	r3, [r7, #32]
 800780c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007814:	b2db      	uxtb	r3, r3
 8007816:	2b04      	cmp	r3, #4
 8007818:	d139      	bne.n	800788e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	681a      	ldr	r2, [r3, #0]
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f022 0216 	bic.w	r2, r2, #22
 8007828:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	695a      	ldr	r2, [r3, #20]
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007838:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800783e:	2b00      	cmp	r3, #0
 8007840:	d103      	bne.n	800784a <HAL_DMA_IRQHandler+0x736>
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007846:	2b00      	cmp	r3, #0
 8007848:	d007      	beq.n	800785a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	681a      	ldr	r2, [r3, #0]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f022 0208 	bic.w	r2, r2, #8
 8007858:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800785e:	f003 031f 	and.w	r3, r3, #31
 8007862:	223f      	movs	r2, #63	@ 0x3f
 8007864:	409a      	lsls	r2, r3
 8007866:	6a3b      	ldr	r3, [r7, #32]
 8007868:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2201      	movs	r2, #1
 800786e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2200      	movs	r2, #0
 8007876:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800787e:	2b00      	cmp	r3, #0
 8007880:	f000 834a 	beq.w	8007f18 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007888:	6878      	ldr	r0, [r7, #4]
 800788a:	4798      	blx	r3
          }
          return;
 800788c:	e344      	b.n	8007f18 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007898:	2b00      	cmp	r3, #0
 800789a:	d018      	beq.n	80078ce <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d108      	bne.n	80078bc <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d02c      	beq.n	800790c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078b6:	6878      	ldr	r0, [r7, #4]
 80078b8:	4798      	blx	r3
 80078ba:	e027      	b.n	800790c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d023      	beq.n	800790c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078c8:	6878      	ldr	r0, [r7, #4]
 80078ca:	4798      	blx	r3
 80078cc:	e01e      	b.n	800790c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d10f      	bne.n	80078fc <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	681a      	ldr	r2, [r3, #0]
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f022 0210 	bic.w	r2, r2, #16
 80078ea:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2201      	movs	r2, #1
 80078f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2200      	movs	r2, #0
 80078f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007900:	2b00      	cmp	r3, #0
 8007902:	d003      	beq.n	800790c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007908:	6878      	ldr	r0, [r7, #4]
 800790a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007910:	2b00      	cmp	r3, #0
 8007912:	f000 8306 	beq.w	8007f22 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800791a:	f003 0301 	and.w	r3, r3, #1
 800791e:	2b00      	cmp	r3, #0
 8007920:	f000 8088 	beq.w	8007a34 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2204      	movs	r2, #4
 8007928:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	4a7a      	ldr	r2, [pc, #488]	@ (8007b1c <HAL_DMA_IRQHandler+0xa08>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d04a      	beq.n	80079cc <HAL_DMA_IRQHandler+0x8b8>
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	4a79      	ldr	r2, [pc, #484]	@ (8007b20 <HAL_DMA_IRQHandler+0xa0c>)
 800793c:	4293      	cmp	r3, r2
 800793e:	d045      	beq.n	80079cc <HAL_DMA_IRQHandler+0x8b8>
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	4a77      	ldr	r2, [pc, #476]	@ (8007b24 <HAL_DMA_IRQHandler+0xa10>)
 8007946:	4293      	cmp	r3, r2
 8007948:	d040      	beq.n	80079cc <HAL_DMA_IRQHandler+0x8b8>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	4a76      	ldr	r2, [pc, #472]	@ (8007b28 <HAL_DMA_IRQHandler+0xa14>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d03b      	beq.n	80079cc <HAL_DMA_IRQHandler+0x8b8>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4a74      	ldr	r2, [pc, #464]	@ (8007b2c <HAL_DMA_IRQHandler+0xa18>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d036      	beq.n	80079cc <HAL_DMA_IRQHandler+0x8b8>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	4a73      	ldr	r2, [pc, #460]	@ (8007b30 <HAL_DMA_IRQHandler+0xa1c>)
 8007964:	4293      	cmp	r3, r2
 8007966:	d031      	beq.n	80079cc <HAL_DMA_IRQHandler+0x8b8>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	4a71      	ldr	r2, [pc, #452]	@ (8007b34 <HAL_DMA_IRQHandler+0xa20>)
 800796e:	4293      	cmp	r3, r2
 8007970:	d02c      	beq.n	80079cc <HAL_DMA_IRQHandler+0x8b8>
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	4a70      	ldr	r2, [pc, #448]	@ (8007b38 <HAL_DMA_IRQHandler+0xa24>)
 8007978:	4293      	cmp	r3, r2
 800797a:	d027      	beq.n	80079cc <HAL_DMA_IRQHandler+0x8b8>
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4a6e      	ldr	r2, [pc, #440]	@ (8007b3c <HAL_DMA_IRQHandler+0xa28>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d022      	beq.n	80079cc <HAL_DMA_IRQHandler+0x8b8>
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	4a6d      	ldr	r2, [pc, #436]	@ (8007b40 <HAL_DMA_IRQHandler+0xa2c>)
 800798c:	4293      	cmp	r3, r2
 800798e:	d01d      	beq.n	80079cc <HAL_DMA_IRQHandler+0x8b8>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	4a6b      	ldr	r2, [pc, #428]	@ (8007b44 <HAL_DMA_IRQHandler+0xa30>)
 8007996:	4293      	cmp	r3, r2
 8007998:	d018      	beq.n	80079cc <HAL_DMA_IRQHandler+0x8b8>
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	4a6a      	ldr	r2, [pc, #424]	@ (8007b48 <HAL_DMA_IRQHandler+0xa34>)
 80079a0:	4293      	cmp	r3, r2
 80079a2:	d013      	beq.n	80079cc <HAL_DMA_IRQHandler+0x8b8>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	4a68      	ldr	r2, [pc, #416]	@ (8007b4c <HAL_DMA_IRQHandler+0xa38>)
 80079aa:	4293      	cmp	r3, r2
 80079ac:	d00e      	beq.n	80079cc <HAL_DMA_IRQHandler+0x8b8>
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	4a67      	ldr	r2, [pc, #412]	@ (8007b50 <HAL_DMA_IRQHandler+0xa3c>)
 80079b4:	4293      	cmp	r3, r2
 80079b6:	d009      	beq.n	80079cc <HAL_DMA_IRQHandler+0x8b8>
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	4a65      	ldr	r2, [pc, #404]	@ (8007b54 <HAL_DMA_IRQHandler+0xa40>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d004      	beq.n	80079cc <HAL_DMA_IRQHandler+0x8b8>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	4a64      	ldr	r2, [pc, #400]	@ (8007b58 <HAL_DMA_IRQHandler+0xa44>)
 80079c8:	4293      	cmp	r3, r2
 80079ca:	d108      	bne.n	80079de <HAL_DMA_IRQHandler+0x8ca>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	681a      	ldr	r2, [r3, #0]
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f022 0201 	bic.w	r2, r2, #1
 80079da:	601a      	str	r2, [r3, #0]
 80079dc:	e007      	b.n	80079ee <HAL_DMA_IRQHandler+0x8da>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	681a      	ldr	r2, [r3, #0]
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f022 0201 	bic.w	r2, r2, #1
 80079ec:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	3301      	adds	r3, #1
 80079f2:	60fb      	str	r3, [r7, #12]
 80079f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079f6:	429a      	cmp	r2, r3
 80079f8:	d307      	bcc.n	8007a0a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f003 0301 	and.w	r3, r3, #1
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d1f2      	bne.n	80079ee <HAL_DMA_IRQHandler+0x8da>
 8007a08:	e000      	b.n	8007a0c <HAL_DMA_IRQHandler+0x8f8>
            break;
 8007a0a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f003 0301 	and.w	r3, r3, #1
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d004      	beq.n	8007a24 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2203      	movs	r2, #3
 8007a1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8007a22:	e003      	b.n	8007a2c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2201      	movs	r2, #1
 8007a28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	f000 8272 	beq.w	8007f22 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	4798      	blx	r3
 8007a46:	e26c      	b.n	8007f22 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	4a43      	ldr	r2, [pc, #268]	@ (8007b5c <HAL_DMA_IRQHandler+0xa48>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d022      	beq.n	8007a98 <HAL_DMA_IRQHandler+0x984>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	4a42      	ldr	r2, [pc, #264]	@ (8007b60 <HAL_DMA_IRQHandler+0xa4c>)
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	d01d      	beq.n	8007a98 <HAL_DMA_IRQHandler+0x984>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	4a40      	ldr	r2, [pc, #256]	@ (8007b64 <HAL_DMA_IRQHandler+0xa50>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d018      	beq.n	8007a98 <HAL_DMA_IRQHandler+0x984>
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	4a3f      	ldr	r2, [pc, #252]	@ (8007b68 <HAL_DMA_IRQHandler+0xa54>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d013      	beq.n	8007a98 <HAL_DMA_IRQHandler+0x984>
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	4a3d      	ldr	r2, [pc, #244]	@ (8007b6c <HAL_DMA_IRQHandler+0xa58>)
 8007a76:	4293      	cmp	r3, r2
 8007a78:	d00e      	beq.n	8007a98 <HAL_DMA_IRQHandler+0x984>
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	4a3c      	ldr	r2, [pc, #240]	@ (8007b70 <HAL_DMA_IRQHandler+0xa5c>)
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d009      	beq.n	8007a98 <HAL_DMA_IRQHandler+0x984>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	4a3a      	ldr	r2, [pc, #232]	@ (8007b74 <HAL_DMA_IRQHandler+0xa60>)
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d004      	beq.n	8007a98 <HAL_DMA_IRQHandler+0x984>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	4a39      	ldr	r2, [pc, #228]	@ (8007b78 <HAL_DMA_IRQHandler+0xa64>)
 8007a94:	4293      	cmp	r3, r2
 8007a96:	d101      	bne.n	8007a9c <HAL_DMA_IRQHandler+0x988>
 8007a98:	2301      	movs	r3, #1
 8007a9a:	e000      	b.n	8007a9e <HAL_DMA_IRQHandler+0x98a>
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	f000 823f 	beq.w	8007f22 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ab0:	f003 031f 	and.w	r3, r3, #31
 8007ab4:	2204      	movs	r2, #4
 8007ab6:	409a      	lsls	r2, r3
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	4013      	ands	r3, r2
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	f000 80cd 	beq.w	8007c5c <HAL_DMA_IRQHandler+0xb48>
 8007ac2:	693b      	ldr	r3, [r7, #16]
 8007ac4:	f003 0304 	and.w	r3, r3, #4
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	f000 80c7 	beq.w	8007c5c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ad2:	f003 031f 	and.w	r3, r3, #31
 8007ad6:	2204      	movs	r2, #4
 8007ad8:	409a      	lsls	r2, r3
 8007ada:	69fb      	ldr	r3, [r7, #28]
 8007adc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d049      	beq.n	8007b7c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007ae8:	693b      	ldr	r3, [r7, #16]
 8007aea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d109      	bne.n	8007b06 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	f000 8210 	beq.w	8007f1c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b00:	6878      	ldr	r0, [r7, #4]
 8007b02:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007b04:	e20a      	b.n	8007f1c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	f000 8206 	beq.w	8007f1c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b14:	6878      	ldr	r0, [r7, #4]
 8007b16:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007b18:	e200      	b.n	8007f1c <HAL_DMA_IRQHandler+0xe08>
 8007b1a:	bf00      	nop
 8007b1c:	40020010 	.word	0x40020010
 8007b20:	40020028 	.word	0x40020028
 8007b24:	40020040 	.word	0x40020040
 8007b28:	40020058 	.word	0x40020058
 8007b2c:	40020070 	.word	0x40020070
 8007b30:	40020088 	.word	0x40020088
 8007b34:	400200a0 	.word	0x400200a0
 8007b38:	400200b8 	.word	0x400200b8
 8007b3c:	40020410 	.word	0x40020410
 8007b40:	40020428 	.word	0x40020428
 8007b44:	40020440 	.word	0x40020440
 8007b48:	40020458 	.word	0x40020458
 8007b4c:	40020470 	.word	0x40020470
 8007b50:	40020488 	.word	0x40020488
 8007b54:	400204a0 	.word	0x400204a0
 8007b58:	400204b8 	.word	0x400204b8
 8007b5c:	58025408 	.word	0x58025408
 8007b60:	5802541c 	.word	0x5802541c
 8007b64:	58025430 	.word	0x58025430
 8007b68:	58025444 	.word	0x58025444
 8007b6c:	58025458 	.word	0x58025458
 8007b70:	5802546c 	.word	0x5802546c
 8007b74:	58025480 	.word	0x58025480
 8007b78:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007b7c:	693b      	ldr	r3, [r7, #16]
 8007b7e:	f003 0320 	and.w	r3, r3, #32
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d160      	bne.n	8007c48 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	4a7f      	ldr	r2, [pc, #508]	@ (8007d88 <HAL_DMA_IRQHandler+0xc74>)
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d04a      	beq.n	8007c26 <HAL_DMA_IRQHandler+0xb12>
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4a7d      	ldr	r2, [pc, #500]	@ (8007d8c <HAL_DMA_IRQHandler+0xc78>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d045      	beq.n	8007c26 <HAL_DMA_IRQHandler+0xb12>
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	4a7c      	ldr	r2, [pc, #496]	@ (8007d90 <HAL_DMA_IRQHandler+0xc7c>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d040      	beq.n	8007c26 <HAL_DMA_IRQHandler+0xb12>
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	4a7a      	ldr	r2, [pc, #488]	@ (8007d94 <HAL_DMA_IRQHandler+0xc80>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d03b      	beq.n	8007c26 <HAL_DMA_IRQHandler+0xb12>
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	4a79      	ldr	r2, [pc, #484]	@ (8007d98 <HAL_DMA_IRQHandler+0xc84>)
 8007bb4:	4293      	cmp	r3, r2
 8007bb6:	d036      	beq.n	8007c26 <HAL_DMA_IRQHandler+0xb12>
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	4a77      	ldr	r2, [pc, #476]	@ (8007d9c <HAL_DMA_IRQHandler+0xc88>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d031      	beq.n	8007c26 <HAL_DMA_IRQHandler+0xb12>
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	4a76      	ldr	r2, [pc, #472]	@ (8007da0 <HAL_DMA_IRQHandler+0xc8c>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d02c      	beq.n	8007c26 <HAL_DMA_IRQHandler+0xb12>
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	4a74      	ldr	r2, [pc, #464]	@ (8007da4 <HAL_DMA_IRQHandler+0xc90>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d027      	beq.n	8007c26 <HAL_DMA_IRQHandler+0xb12>
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	4a73      	ldr	r2, [pc, #460]	@ (8007da8 <HAL_DMA_IRQHandler+0xc94>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d022      	beq.n	8007c26 <HAL_DMA_IRQHandler+0xb12>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	4a71      	ldr	r2, [pc, #452]	@ (8007dac <HAL_DMA_IRQHandler+0xc98>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d01d      	beq.n	8007c26 <HAL_DMA_IRQHandler+0xb12>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	4a70      	ldr	r2, [pc, #448]	@ (8007db0 <HAL_DMA_IRQHandler+0xc9c>)
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d018      	beq.n	8007c26 <HAL_DMA_IRQHandler+0xb12>
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	4a6e      	ldr	r2, [pc, #440]	@ (8007db4 <HAL_DMA_IRQHandler+0xca0>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d013      	beq.n	8007c26 <HAL_DMA_IRQHandler+0xb12>
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	4a6d      	ldr	r2, [pc, #436]	@ (8007db8 <HAL_DMA_IRQHandler+0xca4>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d00e      	beq.n	8007c26 <HAL_DMA_IRQHandler+0xb12>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	4a6b      	ldr	r2, [pc, #428]	@ (8007dbc <HAL_DMA_IRQHandler+0xca8>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d009      	beq.n	8007c26 <HAL_DMA_IRQHandler+0xb12>
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	4a6a      	ldr	r2, [pc, #424]	@ (8007dc0 <HAL_DMA_IRQHandler+0xcac>)
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d004      	beq.n	8007c26 <HAL_DMA_IRQHandler+0xb12>
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	4a68      	ldr	r2, [pc, #416]	@ (8007dc4 <HAL_DMA_IRQHandler+0xcb0>)
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d108      	bne.n	8007c38 <HAL_DMA_IRQHandler+0xb24>
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	681a      	ldr	r2, [r3, #0]
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f022 0208 	bic.w	r2, r2, #8
 8007c34:	601a      	str	r2, [r3, #0]
 8007c36:	e007      	b.n	8007c48 <HAL_DMA_IRQHandler+0xb34>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	681a      	ldr	r2, [r3, #0]
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f022 0204 	bic.w	r2, r2, #4
 8007c46:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	f000 8165 	beq.w	8007f1c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c56:	6878      	ldr	r0, [r7, #4]
 8007c58:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007c5a:	e15f      	b.n	8007f1c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c60:	f003 031f 	and.w	r3, r3, #31
 8007c64:	2202      	movs	r2, #2
 8007c66:	409a      	lsls	r2, r3
 8007c68:	697b      	ldr	r3, [r7, #20]
 8007c6a:	4013      	ands	r3, r2
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	f000 80c5 	beq.w	8007dfc <HAL_DMA_IRQHandler+0xce8>
 8007c72:	693b      	ldr	r3, [r7, #16]
 8007c74:	f003 0302 	and.w	r3, r3, #2
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	f000 80bf 	beq.w	8007dfc <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c82:	f003 031f 	and.w	r3, r3, #31
 8007c86:	2202      	movs	r2, #2
 8007c88:	409a      	lsls	r2, r3
 8007c8a:	69fb      	ldr	r3, [r7, #28]
 8007c8c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007c8e:	693b      	ldr	r3, [r7, #16]
 8007c90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d018      	beq.n	8007cca <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007c98:	693b      	ldr	r3, [r7, #16]
 8007c9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d109      	bne.n	8007cb6 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	f000 813a 	beq.w	8007f20 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007cb4:	e134      	b.n	8007f20 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	f000 8130 	beq.w	8007f20 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cc4:	6878      	ldr	r0, [r7, #4]
 8007cc6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007cc8:	e12a      	b.n	8007f20 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007cca:	693b      	ldr	r3, [r7, #16]
 8007ccc:	f003 0320 	and.w	r3, r3, #32
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	f040 8089 	bne.w	8007de8 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	4a2b      	ldr	r2, [pc, #172]	@ (8007d88 <HAL_DMA_IRQHandler+0xc74>)
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d04a      	beq.n	8007d76 <HAL_DMA_IRQHandler+0xc62>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	4a29      	ldr	r2, [pc, #164]	@ (8007d8c <HAL_DMA_IRQHandler+0xc78>)
 8007ce6:	4293      	cmp	r3, r2
 8007ce8:	d045      	beq.n	8007d76 <HAL_DMA_IRQHandler+0xc62>
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	4a28      	ldr	r2, [pc, #160]	@ (8007d90 <HAL_DMA_IRQHandler+0xc7c>)
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d040      	beq.n	8007d76 <HAL_DMA_IRQHandler+0xc62>
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	4a26      	ldr	r2, [pc, #152]	@ (8007d94 <HAL_DMA_IRQHandler+0xc80>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d03b      	beq.n	8007d76 <HAL_DMA_IRQHandler+0xc62>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4a25      	ldr	r2, [pc, #148]	@ (8007d98 <HAL_DMA_IRQHandler+0xc84>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d036      	beq.n	8007d76 <HAL_DMA_IRQHandler+0xc62>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4a23      	ldr	r2, [pc, #140]	@ (8007d9c <HAL_DMA_IRQHandler+0xc88>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d031      	beq.n	8007d76 <HAL_DMA_IRQHandler+0xc62>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	4a22      	ldr	r2, [pc, #136]	@ (8007da0 <HAL_DMA_IRQHandler+0xc8c>)
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d02c      	beq.n	8007d76 <HAL_DMA_IRQHandler+0xc62>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4a20      	ldr	r2, [pc, #128]	@ (8007da4 <HAL_DMA_IRQHandler+0xc90>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d027      	beq.n	8007d76 <HAL_DMA_IRQHandler+0xc62>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a1f      	ldr	r2, [pc, #124]	@ (8007da8 <HAL_DMA_IRQHandler+0xc94>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d022      	beq.n	8007d76 <HAL_DMA_IRQHandler+0xc62>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	4a1d      	ldr	r2, [pc, #116]	@ (8007dac <HAL_DMA_IRQHandler+0xc98>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d01d      	beq.n	8007d76 <HAL_DMA_IRQHandler+0xc62>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	4a1c      	ldr	r2, [pc, #112]	@ (8007db0 <HAL_DMA_IRQHandler+0xc9c>)
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d018      	beq.n	8007d76 <HAL_DMA_IRQHandler+0xc62>
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	4a1a      	ldr	r2, [pc, #104]	@ (8007db4 <HAL_DMA_IRQHandler+0xca0>)
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d013      	beq.n	8007d76 <HAL_DMA_IRQHandler+0xc62>
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	4a19      	ldr	r2, [pc, #100]	@ (8007db8 <HAL_DMA_IRQHandler+0xca4>)
 8007d54:	4293      	cmp	r3, r2
 8007d56:	d00e      	beq.n	8007d76 <HAL_DMA_IRQHandler+0xc62>
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	4a17      	ldr	r2, [pc, #92]	@ (8007dbc <HAL_DMA_IRQHandler+0xca8>)
 8007d5e:	4293      	cmp	r3, r2
 8007d60:	d009      	beq.n	8007d76 <HAL_DMA_IRQHandler+0xc62>
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	4a16      	ldr	r2, [pc, #88]	@ (8007dc0 <HAL_DMA_IRQHandler+0xcac>)
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d004      	beq.n	8007d76 <HAL_DMA_IRQHandler+0xc62>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	4a14      	ldr	r2, [pc, #80]	@ (8007dc4 <HAL_DMA_IRQHandler+0xcb0>)
 8007d72:	4293      	cmp	r3, r2
 8007d74:	d128      	bne.n	8007dc8 <HAL_DMA_IRQHandler+0xcb4>
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	681a      	ldr	r2, [r3, #0]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f022 0214 	bic.w	r2, r2, #20
 8007d84:	601a      	str	r2, [r3, #0]
 8007d86:	e027      	b.n	8007dd8 <HAL_DMA_IRQHandler+0xcc4>
 8007d88:	40020010 	.word	0x40020010
 8007d8c:	40020028 	.word	0x40020028
 8007d90:	40020040 	.word	0x40020040
 8007d94:	40020058 	.word	0x40020058
 8007d98:	40020070 	.word	0x40020070
 8007d9c:	40020088 	.word	0x40020088
 8007da0:	400200a0 	.word	0x400200a0
 8007da4:	400200b8 	.word	0x400200b8
 8007da8:	40020410 	.word	0x40020410
 8007dac:	40020428 	.word	0x40020428
 8007db0:	40020440 	.word	0x40020440
 8007db4:	40020458 	.word	0x40020458
 8007db8:	40020470 	.word	0x40020470
 8007dbc:	40020488 	.word	0x40020488
 8007dc0:	400204a0 	.word	0x400204a0
 8007dc4:	400204b8 	.word	0x400204b8
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	681a      	ldr	r2, [r3, #0]
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f022 020a 	bic.w	r2, r2, #10
 8007dd6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2201      	movs	r2, #1
 8007ddc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2200      	movs	r2, #0
 8007de4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	f000 8097 	beq.w	8007f20 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007df6:	6878      	ldr	r0, [r7, #4]
 8007df8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007dfa:	e091      	b.n	8007f20 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e00:	f003 031f 	and.w	r3, r3, #31
 8007e04:	2208      	movs	r2, #8
 8007e06:	409a      	lsls	r2, r3
 8007e08:	697b      	ldr	r3, [r7, #20]
 8007e0a:	4013      	ands	r3, r2
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	f000 8088 	beq.w	8007f22 <HAL_DMA_IRQHandler+0xe0e>
 8007e12:	693b      	ldr	r3, [r7, #16]
 8007e14:	f003 0308 	and.w	r3, r3, #8
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	f000 8082 	beq.w	8007f22 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	4a41      	ldr	r2, [pc, #260]	@ (8007f28 <HAL_DMA_IRQHandler+0xe14>)
 8007e24:	4293      	cmp	r3, r2
 8007e26:	d04a      	beq.n	8007ebe <HAL_DMA_IRQHandler+0xdaa>
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	4a3f      	ldr	r2, [pc, #252]	@ (8007f2c <HAL_DMA_IRQHandler+0xe18>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d045      	beq.n	8007ebe <HAL_DMA_IRQHandler+0xdaa>
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4a3e      	ldr	r2, [pc, #248]	@ (8007f30 <HAL_DMA_IRQHandler+0xe1c>)
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d040      	beq.n	8007ebe <HAL_DMA_IRQHandler+0xdaa>
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	4a3c      	ldr	r2, [pc, #240]	@ (8007f34 <HAL_DMA_IRQHandler+0xe20>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d03b      	beq.n	8007ebe <HAL_DMA_IRQHandler+0xdaa>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4a3b      	ldr	r2, [pc, #236]	@ (8007f38 <HAL_DMA_IRQHandler+0xe24>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d036      	beq.n	8007ebe <HAL_DMA_IRQHandler+0xdaa>
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4a39      	ldr	r2, [pc, #228]	@ (8007f3c <HAL_DMA_IRQHandler+0xe28>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d031      	beq.n	8007ebe <HAL_DMA_IRQHandler+0xdaa>
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	4a38      	ldr	r2, [pc, #224]	@ (8007f40 <HAL_DMA_IRQHandler+0xe2c>)
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d02c      	beq.n	8007ebe <HAL_DMA_IRQHandler+0xdaa>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	4a36      	ldr	r2, [pc, #216]	@ (8007f44 <HAL_DMA_IRQHandler+0xe30>)
 8007e6a:	4293      	cmp	r3, r2
 8007e6c:	d027      	beq.n	8007ebe <HAL_DMA_IRQHandler+0xdaa>
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	4a35      	ldr	r2, [pc, #212]	@ (8007f48 <HAL_DMA_IRQHandler+0xe34>)
 8007e74:	4293      	cmp	r3, r2
 8007e76:	d022      	beq.n	8007ebe <HAL_DMA_IRQHandler+0xdaa>
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	4a33      	ldr	r2, [pc, #204]	@ (8007f4c <HAL_DMA_IRQHandler+0xe38>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d01d      	beq.n	8007ebe <HAL_DMA_IRQHandler+0xdaa>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	4a32      	ldr	r2, [pc, #200]	@ (8007f50 <HAL_DMA_IRQHandler+0xe3c>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d018      	beq.n	8007ebe <HAL_DMA_IRQHandler+0xdaa>
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	4a30      	ldr	r2, [pc, #192]	@ (8007f54 <HAL_DMA_IRQHandler+0xe40>)
 8007e92:	4293      	cmp	r3, r2
 8007e94:	d013      	beq.n	8007ebe <HAL_DMA_IRQHandler+0xdaa>
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	4a2f      	ldr	r2, [pc, #188]	@ (8007f58 <HAL_DMA_IRQHandler+0xe44>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d00e      	beq.n	8007ebe <HAL_DMA_IRQHandler+0xdaa>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	4a2d      	ldr	r2, [pc, #180]	@ (8007f5c <HAL_DMA_IRQHandler+0xe48>)
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d009      	beq.n	8007ebe <HAL_DMA_IRQHandler+0xdaa>
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	4a2c      	ldr	r2, [pc, #176]	@ (8007f60 <HAL_DMA_IRQHandler+0xe4c>)
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	d004      	beq.n	8007ebe <HAL_DMA_IRQHandler+0xdaa>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	4a2a      	ldr	r2, [pc, #168]	@ (8007f64 <HAL_DMA_IRQHandler+0xe50>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d108      	bne.n	8007ed0 <HAL_DMA_IRQHandler+0xdbc>
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	681a      	ldr	r2, [r3, #0]
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f022 021c 	bic.w	r2, r2, #28
 8007ecc:	601a      	str	r2, [r3, #0]
 8007ece:	e007      	b.n	8007ee0 <HAL_DMA_IRQHandler+0xdcc>
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	681a      	ldr	r2, [r3, #0]
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f022 020e 	bic.w	r2, r2, #14
 8007ede:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ee4:	f003 031f 	and.w	r3, r3, #31
 8007ee8:	2201      	movs	r2, #1
 8007eea:	409a      	lsls	r2, r3
 8007eec:	69fb      	ldr	r3, [r7, #28]
 8007eee:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2201      	movs	r2, #1
 8007ef4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2201      	movs	r2, #1
 8007efa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	2200      	movs	r2, #0
 8007f02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d009      	beq.n	8007f22 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	4798      	blx	r3
 8007f16:	e004      	b.n	8007f22 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8007f18:	bf00      	nop
 8007f1a:	e002      	b.n	8007f22 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007f1c:	bf00      	nop
 8007f1e:	e000      	b.n	8007f22 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007f20:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007f22:	3728      	adds	r7, #40	@ 0x28
 8007f24:	46bd      	mov	sp, r7
 8007f26:	bd80      	pop	{r7, pc}
 8007f28:	40020010 	.word	0x40020010
 8007f2c:	40020028 	.word	0x40020028
 8007f30:	40020040 	.word	0x40020040
 8007f34:	40020058 	.word	0x40020058
 8007f38:	40020070 	.word	0x40020070
 8007f3c:	40020088 	.word	0x40020088
 8007f40:	400200a0 	.word	0x400200a0
 8007f44:	400200b8 	.word	0x400200b8
 8007f48:	40020410 	.word	0x40020410
 8007f4c:	40020428 	.word	0x40020428
 8007f50:	40020440 	.word	0x40020440
 8007f54:	40020458 	.word	0x40020458
 8007f58:	40020470 	.word	0x40020470
 8007f5c:	40020488 	.word	0x40020488
 8007f60:	400204a0 	.word	0x400204a0
 8007f64:	400204b8 	.word	0x400204b8

08007f68 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b087      	sub	sp, #28
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	60f8      	str	r0, [r7, #12]
 8007f70:	60b9      	str	r1, [r7, #8]
 8007f72:	607a      	str	r2, [r7, #4]
 8007f74:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f7a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f80:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	4a7f      	ldr	r2, [pc, #508]	@ (8008184 <DMA_SetConfig+0x21c>)
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d072      	beq.n	8008072 <DMA_SetConfig+0x10a>
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	4a7d      	ldr	r2, [pc, #500]	@ (8008188 <DMA_SetConfig+0x220>)
 8007f92:	4293      	cmp	r3, r2
 8007f94:	d06d      	beq.n	8008072 <DMA_SetConfig+0x10a>
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	4a7c      	ldr	r2, [pc, #496]	@ (800818c <DMA_SetConfig+0x224>)
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	d068      	beq.n	8008072 <DMA_SetConfig+0x10a>
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	4a7a      	ldr	r2, [pc, #488]	@ (8008190 <DMA_SetConfig+0x228>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d063      	beq.n	8008072 <DMA_SetConfig+0x10a>
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	4a79      	ldr	r2, [pc, #484]	@ (8008194 <DMA_SetConfig+0x22c>)
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d05e      	beq.n	8008072 <DMA_SetConfig+0x10a>
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4a77      	ldr	r2, [pc, #476]	@ (8008198 <DMA_SetConfig+0x230>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d059      	beq.n	8008072 <DMA_SetConfig+0x10a>
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	4a76      	ldr	r2, [pc, #472]	@ (800819c <DMA_SetConfig+0x234>)
 8007fc4:	4293      	cmp	r3, r2
 8007fc6:	d054      	beq.n	8008072 <DMA_SetConfig+0x10a>
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4a74      	ldr	r2, [pc, #464]	@ (80081a0 <DMA_SetConfig+0x238>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d04f      	beq.n	8008072 <DMA_SetConfig+0x10a>
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	4a73      	ldr	r2, [pc, #460]	@ (80081a4 <DMA_SetConfig+0x23c>)
 8007fd8:	4293      	cmp	r3, r2
 8007fda:	d04a      	beq.n	8008072 <DMA_SetConfig+0x10a>
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	4a71      	ldr	r2, [pc, #452]	@ (80081a8 <DMA_SetConfig+0x240>)
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d045      	beq.n	8008072 <DMA_SetConfig+0x10a>
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	4a70      	ldr	r2, [pc, #448]	@ (80081ac <DMA_SetConfig+0x244>)
 8007fec:	4293      	cmp	r3, r2
 8007fee:	d040      	beq.n	8008072 <DMA_SetConfig+0x10a>
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4a6e      	ldr	r2, [pc, #440]	@ (80081b0 <DMA_SetConfig+0x248>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d03b      	beq.n	8008072 <DMA_SetConfig+0x10a>
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	4a6d      	ldr	r2, [pc, #436]	@ (80081b4 <DMA_SetConfig+0x24c>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d036      	beq.n	8008072 <DMA_SetConfig+0x10a>
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	4a6b      	ldr	r2, [pc, #428]	@ (80081b8 <DMA_SetConfig+0x250>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d031      	beq.n	8008072 <DMA_SetConfig+0x10a>
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	4a6a      	ldr	r2, [pc, #424]	@ (80081bc <DMA_SetConfig+0x254>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d02c      	beq.n	8008072 <DMA_SetConfig+0x10a>
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	4a68      	ldr	r2, [pc, #416]	@ (80081c0 <DMA_SetConfig+0x258>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d027      	beq.n	8008072 <DMA_SetConfig+0x10a>
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	4a67      	ldr	r2, [pc, #412]	@ (80081c4 <DMA_SetConfig+0x25c>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d022      	beq.n	8008072 <DMA_SetConfig+0x10a>
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a65      	ldr	r2, [pc, #404]	@ (80081c8 <DMA_SetConfig+0x260>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d01d      	beq.n	8008072 <DMA_SetConfig+0x10a>
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	4a64      	ldr	r2, [pc, #400]	@ (80081cc <DMA_SetConfig+0x264>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d018      	beq.n	8008072 <DMA_SetConfig+0x10a>
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	4a62      	ldr	r2, [pc, #392]	@ (80081d0 <DMA_SetConfig+0x268>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d013      	beq.n	8008072 <DMA_SetConfig+0x10a>
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	4a61      	ldr	r2, [pc, #388]	@ (80081d4 <DMA_SetConfig+0x26c>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d00e      	beq.n	8008072 <DMA_SetConfig+0x10a>
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4a5f      	ldr	r2, [pc, #380]	@ (80081d8 <DMA_SetConfig+0x270>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d009      	beq.n	8008072 <DMA_SetConfig+0x10a>
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4a5e      	ldr	r2, [pc, #376]	@ (80081dc <DMA_SetConfig+0x274>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d004      	beq.n	8008072 <DMA_SetConfig+0x10a>
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	4a5c      	ldr	r2, [pc, #368]	@ (80081e0 <DMA_SetConfig+0x278>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d101      	bne.n	8008076 <DMA_SetConfig+0x10e>
 8008072:	2301      	movs	r3, #1
 8008074:	e000      	b.n	8008078 <DMA_SetConfig+0x110>
 8008076:	2300      	movs	r3, #0
 8008078:	2b00      	cmp	r3, #0
 800807a:	d00d      	beq.n	8008098 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008080:	68fa      	ldr	r2, [r7, #12]
 8008082:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008084:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800808a:	2b00      	cmp	r3, #0
 800808c:	d004      	beq.n	8008098 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008092:	68fa      	ldr	r2, [r7, #12]
 8008094:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008096:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	4a39      	ldr	r2, [pc, #228]	@ (8008184 <DMA_SetConfig+0x21c>)
 800809e:	4293      	cmp	r3, r2
 80080a0:	d04a      	beq.n	8008138 <DMA_SetConfig+0x1d0>
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	4a38      	ldr	r2, [pc, #224]	@ (8008188 <DMA_SetConfig+0x220>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d045      	beq.n	8008138 <DMA_SetConfig+0x1d0>
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	4a36      	ldr	r2, [pc, #216]	@ (800818c <DMA_SetConfig+0x224>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d040      	beq.n	8008138 <DMA_SetConfig+0x1d0>
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	4a35      	ldr	r2, [pc, #212]	@ (8008190 <DMA_SetConfig+0x228>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d03b      	beq.n	8008138 <DMA_SetConfig+0x1d0>
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	4a33      	ldr	r2, [pc, #204]	@ (8008194 <DMA_SetConfig+0x22c>)
 80080c6:	4293      	cmp	r3, r2
 80080c8:	d036      	beq.n	8008138 <DMA_SetConfig+0x1d0>
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	4a32      	ldr	r2, [pc, #200]	@ (8008198 <DMA_SetConfig+0x230>)
 80080d0:	4293      	cmp	r3, r2
 80080d2:	d031      	beq.n	8008138 <DMA_SetConfig+0x1d0>
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	4a30      	ldr	r2, [pc, #192]	@ (800819c <DMA_SetConfig+0x234>)
 80080da:	4293      	cmp	r3, r2
 80080dc:	d02c      	beq.n	8008138 <DMA_SetConfig+0x1d0>
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	4a2f      	ldr	r2, [pc, #188]	@ (80081a0 <DMA_SetConfig+0x238>)
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d027      	beq.n	8008138 <DMA_SetConfig+0x1d0>
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	4a2d      	ldr	r2, [pc, #180]	@ (80081a4 <DMA_SetConfig+0x23c>)
 80080ee:	4293      	cmp	r3, r2
 80080f0:	d022      	beq.n	8008138 <DMA_SetConfig+0x1d0>
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4a2c      	ldr	r2, [pc, #176]	@ (80081a8 <DMA_SetConfig+0x240>)
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d01d      	beq.n	8008138 <DMA_SetConfig+0x1d0>
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	4a2a      	ldr	r2, [pc, #168]	@ (80081ac <DMA_SetConfig+0x244>)
 8008102:	4293      	cmp	r3, r2
 8008104:	d018      	beq.n	8008138 <DMA_SetConfig+0x1d0>
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4a29      	ldr	r2, [pc, #164]	@ (80081b0 <DMA_SetConfig+0x248>)
 800810c:	4293      	cmp	r3, r2
 800810e:	d013      	beq.n	8008138 <DMA_SetConfig+0x1d0>
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	4a27      	ldr	r2, [pc, #156]	@ (80081b4 <DMA_SetConfig+0x24c>)
 8008116:	4293      	cmp	r3, r2
 8008118:	d00e      	beq.n	8008138 <DMA_SetConfig+0x1d0>
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	4a26      	ldr	r2, [pc, #152]	@ (80081b8 <DMA_SetConfig+0x250>)
 8008120:	4293      	cmp	r3, r2
 8008122:	d009      	beq.n	8008138 <DMA_SetConfig+0x1d0>
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4a24      	ldr	r2, [pc, #144]	@ (80081bc <DMA_SetConfig+0x254>)
 800812a:	4293      	cmp	r3, r2
 800812c:	d004      	beq.n	8008138 <DMA_SetConfig+0x1d0>
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	4a23      	ldr	r2, [pc, #140]	@ (80081c0 <DMA_SetConfig+0x258>)
 8008134:	4293      	cmp	r3, r2
 8008136:	d101      	bne.n	800813c <DMA_SetConfig+0x1d4>
 8008138:	2301      	movs	r3, #1
 800813a:	e000      	b.n	800813e <DMA_SetConfig+0x1d6>
 800813c:	2300      	movs	r3, #0
 800813e:	2b00      	cmp	r3, #0
 8008140:	d059      	beq.n	80081f6 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008146:	f003 031f 	and.w	r3, r3, #31
 800814a:	223f      	movs	r2, #63	@ 0x3f
 800814c:	409a      	lsls	r2, r3
 800814e:	697b      	ldr	r3, [r7, #20]
 8008150:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	681a      	ldr	r2, [r3, #0]
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008160:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	683a      	ldr	r2, [r7, #0]
 8008168:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	689b      	ldr	r3, [r3, #8]
 800816e:	2b40      	cmp	r3, #64	@ 0x40
 8008170:	d138      	bne.n	80081e4 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	687a      	ldr	r2, [r7, #4]
 8008178:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	68ba      	ldr	r2, [r7, #8]
 8008180:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8008182:	e086      	b.n	8008292 <DMA_SetConfig+0x32a>
 8008184:	40020010 	.word	0x40020010
 8008188:	40020028 	.word	0x40020028
 800818c:	40020040 	.word	0x40020040
 8008190:	40020058 	.word	0x40020058
 8008194:	40020070 	.word	0x40020070
 8008198:	40020088 	.word	0x40020088
 800819c:	400200a0 	.word	0x400200a0
 80081a0:	400200b8 	.word	0x400200b8
 80081a4:	40020410 	.word	0x40020410
 80081a8:	40020428 	.word	0x40020428
 80081ac:	40020440 	.word	0x40020440
 80081b0:	40020458 	.word	0x40020458
 80081b4:	40020470 	.word	0x40020470
 80081b8:	40020488 	.word	0x40020488
 80081bc:	400204a0 	.word	0x400204a0
 80081c0:	400204b8 	.word	0x400204b8
 80081c4:	58025408 	.word	0x58025408
 80081c8:	5802541c 	.word	0x5802541c
 80081cc:	58025430 	.word	0x58025430
 80081d0:	58025444 	.word	0x58025444
 80081d4:	58025458 	.word	0x58025458
 80081d8:	5802546c 	.word	0x5802546c
 80081dc:	58025480 	.word	0x58025480
 80081e0:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	68ba      	ldr	r2, [r7, #8]
 80081ea:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	687a      	ldr	r2, [r7, #4]
 80081f2:	60da      	str	r2, [r3, #12]
}
 80081f4:	e04d      	b.n	8008292 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	4a29      	ldr	r2, [pc, #164]	@ (80082a0 <DMA_SetConfig+0x338>)
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d022      	beq.n	8008246 <DMA_SetConfig+0x2de>
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	4a27      	ldr	r2, [pc, #156]	@ (80082a4 <DMA_SetConfig+0x33c>)
 8008206:	4293      	cmp	r3, r2
 8008208:	d01d      	beq.n	8008246 <DMA_SetConfig+0x2de>
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	4a26      	ldr	r2, [pc, #152]	@ (80082a8 <DMA_SetConfig+0x340>)
 8008210:	4293      	cmp	r3, r2
 8008212:	d018      	beq.n	8008246 <DMA_SetConfig+0x2de>
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	4a24      	ldr	r2, [pc, #144]	@ (80082ac <DMA_SetConfig+0x344>)
 800821a:	4293      	cmp	r3, r2
 800821c:	d013      	beq.n	8008246 <DMA_SetConfig+0x2de>
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	4a23      	ldr	r2, [pc, #140]	@ (80082b0 <DMA_SetConfig+0x348>)
 8008224:	4293      	cmp	r3, r2
 8008226:	d00e      	beq.n	8008246 <DMA_SetConfig+0x2de>
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	4a21      	ldr	r2, [pc, #132]	@ (80082b4 <DMA_SetConfig+0x34c>)
 800822e:	4293      	cmp	r3, r2
 8008230:	d009      	beq.n	8008246 <DMA_SetConfig+0x2de>
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	4a20      	ldr	r2, [pc, #128]	@ (80082b8 <DMA_SetConfig+0x350>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d004      	beq.n	8008246 <DMA_SetConfig+0x2de>
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4a1e      	ldr	r2, [pc, #120]	@ (80082bc <DMA_SetConfig+0x354>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d101      	bne.n	800824a <DMA_SetConfig+0x2e2>
 8008246:	2301      	movs	r3, #1
 8008248:	e000      	b.n	800824c <DMA_SetConfig+0x2e4>
 800824a:	2300      	movs	r3, #0
 800824c:	2b00      	cmp	r3, #0
 800824e:	d020      	beq.n	8008292 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008254:	f003 031f 	and.w	r3, r3, #31
 8008258:	2201      	movs	r2, #1
 800825a:	409a      	lsls	r2, r3
 800825c:	693b      	ldr	r3, [r7, #16]
 800825e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	683a      	ldr	r2, [r7, #0]
 8008266:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	689b      	ldr	r3, [r3, #8]
 800826c:	2b40      	cmp	r3, #64	@ 0x40
 800826e:	d108      	bne.n	8008282 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	687a      	ldr	r2, [r7, #4]
 8008276:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	68ba      	ldr	r2, [r7, #8]
 800827e:	60da      	str	r2, [r3, #12]
}
 8008280:	e007      	b.n	8008292 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	68ba      	ldr	r2, [r7, #8]
 8008288:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	687a      	ldr	r2, [r7, #4]
 8008290:	60da      	str	r2, [r3, #12]
}
 8008292:	bf00      	nop
 8008294:	371c      	adds	r7, #28
 8008296:	46bd      	mov	sp, r7
 8008298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829c:	4770      	bx	lr
 800829e:	bf00      	nop
 80082a0:	58025408 	.word	0x58025408
 80082a4:	5802541c 	.word	0x5802541c
 80082a8:	58025430 	.word	0x58025430
 80082ac:	58025444 	.word	0x58025444
 80082b0:	58025458 	.word	0x58025458
 80082b4:	5802546c 	.word	0x5802546c
 80082b8:	58025480 	.word	0x58025480
 80082bc:	58025494 	.word	0x58025494

080082c0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80082c0:	b480      	push	{r7}
 80082c2:	b085      	sub	sp, #20
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	4a42      	ldr	r2, [pc, #264]	@ (80083d8 <DMA_CalcBaseAndBitshift+0x118>)
 80082ce:	4293      	cmp	r3, r2
 80082d0:	d04a      	beq.n	8008368 <DMA_CalcBaseAndBitshift+0xa8>
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	4a41      	ldr	r2, [pc, #260]	@ (80083dc <DMA_CalcBaseAndBitshift+0x11c>)
 80082d8:	4293      	cmp	r3, r2
 80082da:	d045      	beq.n	8008368 <DMA_CalcBaseAndBitshift+0xa8>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	4a3f      	ldr	r2, [pc, #252]	@ (80083e0 <DMA_CalcBaseAndBitshift+0x120>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d040      	beq.n	8008368 <DMA_CalcBaseAndBitshift+0xa8>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	4a3e      	ldr	r2, [pc, #248]	@ (80083e4 <DMA_CalcBaseAndBitshift+0x124>)
 80082ec:	4293      	cmp	r3, r2
 80082ee:	d03b      	beq.n	8008368 <DMA_CalcBaseAndBitshift+0xa8>
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	4a3c      	ldr	r2, [pc, #240]	@ (80083e8 <DMA_CalcBaseAndBitshift+0x128>)
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d036      	beq.n	8008368 <DMA_CalcBaseAndBitshift+0xa8>
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	4a3b      	ldr	r2, [pc, #236]	@ (80083ec <DMA_CalcBaseAndBitshift+0x12c>)
 8008300:	4293      	cmp	r3, r2
 8008302:	d031      	beq.n	8008368 <DMA_CalcBaseAndBitshift+0xa8>
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	4a39      	ldr	r2, [pc, #228]	@ (80083f0 <DMA_CalcBaseAndBitshift+0x130>)
 800830a:	4293      	cmp	r3, r2
 800830c:	d02c      	beq.n	8008368 <DMA_CalcBaseAndBitshift+0xa8>
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	4a38      	ldr	r2, [pc, #224]	@ (80083f4 <DMA_CalcBaseAndBitshift+0x134>)
 8008314:	4293      	cmp	r3, r2
 8008316:	d027      	beq.n	8008368 <DMA_CalcBaseAndBitshift+0xa8>
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	4a36      	ldr	r2, [pc, #216]	@ (80083f8 <DMA_CalcBaseAndBitshift+0x138>)
 800831e:	4293      	cmp	r3, r2
 8008320:	d022      	beq.n	8008368 <DMA_CalcBaseAndBitshift+0xa8>
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	4a35      	ldr	r2, [pc, #212]	@ (80083fc <DMA_CalcBaseAndBitshift+0x13c>)
 8008328:	4293      	cmp	r3, r2
 800832a:	d01d      	beq.n	8008368 <DMA_CalcBaseAndBitshift+0xa8>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	4a33      	ldr	r2, [pc, #204]	@ (8008400 <DMA_CalcBaseAndBitshift+0x140>)
 8008332:	4293      	cmp	r3, r2
 8008334:	d018      	beq.n	8008368 <DMA_CalcBaseAndBitshift+0xa8>
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	4a32      	ldr	r2, [pc, #200]	@ (8008404 <DMA_CalcBaseAndBitshift+0x144>)
 800833c:	4293      	cmp	r3, r2
 800833e:	d013      	beq.n	8008368 <DMA_CalcBaseAndBitshift+0xa8>
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	4a30      	ldr	r2, [pc, #192]	@ (8008408 <DMA_CalcBaseAndBitshift+0x148>)
 8008346:	4293      	cmp	r3, r2
 8008348:	d00e      	beq.n	8008368 <DMA_CalcBaseAndBitshift+0xa8>
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	4a2f      	ldr	r2, [pc, #188]	@ (800840c <DMA_CalcBaseAndBitshift+0x14c>)
 8008350:	4293      	cmp	r3, r2
 8008352:	d009      	beq.n	8008368 <DMA_CalcBaseAndBitshift+0xa8>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	4a2d      	ldr	r2, [pc, #180]	@ (8008410 <DMA_CalcBaseAndBitshift+0x150>)
 800835a:	4293      	cmp	r3, r2
 800835c:	d004      	beq.n	8008368 <DMA_CalcBaseAndBitshift+0xa8>
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	4a2c      	ldr	r2, [pc, #176]	@ (8008414 <DMA_CalcBaseAndBitshift+0x154>)
 8008364:	4293      	cmp	r3, r2
 8008366:	d101      	bne.n	800836c <DMA_CalcBaseAndBitshift+0xac>
 8008368:	2301      	movs	r3, #1
 800836a:	e000      	b.n	800836e <DMA_CalcBaseAndBitshift+0xae>
 800836c:	2300      	movs	r3, #0
 800836e:	2b00      	cmp	r3, #0
 8008370:	d024      	beq.n	80083bc <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	b2db      	uxtb	r3, r3
 8008378:	3b10      	subs	r3, #16
 800837a:	4a27      	ldr	r2, [pc, #156]	@ (8008418 <DMA_CalcBaseAndBitshift+0x158>)
 800837c:	fba2 2303 	umull	r2, r3, r2, r3
 8008380:	091b      	lsrs	r3, r3, #4
 8008382:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	f003 0307 	and.w	r3, r3, #7
 800838a:	4a24      	ldr	r2, [pc, #144]	@ (800841c <DMA_CalcBaseAndBitshift+0x15c>)
 800838c:	5cd3      	ldrb	r3, [r2, r3]
 800838e:	461a      	mov	r2, r3
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	2b03      	cmp	r3, #3
 8008398:	d908      	bls.n	80083ac <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	461a      	mov	r2, r3
 80083a0:	4b1f      	ldr	r3, [pc, #124]	@ (8008420 <DMA_CalcBaseAndBitshift+0x160>)
 80083a2:	4013      	ands	r3, r2
 80083a4:	1d1a      	adds	r2, r3, #4
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	659a      	str	r2, [r3, #88]	@ 0x58
 80083aa:	e00d      	b.n	80083c8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	461a      	mov	r2, r3
 80083b2:	4b1b      	ldr	r3, [pc, #108]	@ (8008420 <DMA_CalcBaseAndBitshift+0x160>)
 80083b4:	4013      	ands	r3, r2
 80083b6:	687a      	ldr	r2, [r7, #4]
 80083b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80083ba:	e005      	b.n	80083c8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80083cc:	4618      	mov	r0, r3
 80083ce:	3714      	adds	r7, #20
 80083d0:	46bd      	mov	sp, r7
 80083d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d6:	4770      	bx	lr
 80083d8:	40020010 	.word	0x40020010
 80083dc:	40020028 	.word	0x40020028
 80083e0:	40020040 	.word	0x40020040
 80083e4:	40020058 	.word	0x40020058
 80083e8:	40020070 	.word	0x40020070
 80083ec:	40020088 	.word	0x40020088
 80083f0:	400200a0 	.word	0x400200a0
 80083f4:	400200b8 	.word	0x400200b8
 80083f8:	40020410 	.word	0x40020410
 80083fc:	40020428 	.word	0x40020428
 8008400:	40020440 	.word	0x40020440
 8008404:	40020458 	.word	0x40020458
 8008408:	40020470 	.word	0x40020470
 800840c:	40020488 	.word	0x40020488
 8008410:	400204a0 	.word	0x400204a0
 8008414:	400204b8 	.word	0x400204b8
 8008418:	aaaaaaab 	.word	0xaaaaaaab
 800841c:	08014680 	.word	0x08014680
 8008420:	fffffc00 	.word	0xfffffc00

08008424 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8008424:	b480      	push	{r7}
 8008426:	b085      	sub	sp, #20
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800842c:	2300      	movs	r3, #0
 800842e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	699b      	ldr	r3, [r3, #24]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d120      	bne.n	800847a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800843c:	2b03      	cmp	r3, #3
 800843e:	d858      	bhi.n	80084f2 <DMA_CheckFifoParam+0xce>
 8008440:	a201      	add	r2, pc, #4	@ (adr r2, 8008448 <DMA_CheckFifoParam+0x24>)
 8008442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008446:	bf00      	nop
 8008448:	08008459 	.word	0x08008459
 800844c:	0800846b 	.word	0x0800846b
 8008450:	08008459 	.word	0x08008459
 8008454:	080084f3 	.word	0x080084f3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800845c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008460:	2b00      	cmp	r3, #0
 8008462:	d048      	beq.n	80084f6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8008464:	2301      	movs	r3, #1
 8008466:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008468:	e045      	b.n	80084f6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800846e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008472:	d142      	bne.n	80084fa <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8008474:	2301      	movs	r3, #1
 8008476:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008478:	e03f      	b.n	80084fa <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	699b      	ldr	r3, [r3, #24]
 800847e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008482:	d123      	bne.n	80084cc <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008488:	2b03      	cmp	r3, #3
 800848a:	d838      	bhi.n	80084fe <DMA_CheckFifoParam+0xda>
 800848c:	a201      	add	r2, pc, #4	@ (adr r2, 8008494 <DMA_CheckFifoParam+0x70>)
 800848e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008492:	bf00      	nop
 8008494:	080084a5 	.word	0x080084a5
 8008498:	080084ab 	.word	0x080084ab
 800849c:	080084a5 	.word	0x080084a5
 80084a0:	080084bd 	.word	0x080084bd
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80084a4:	2301      	movs	r3, #1
 80084a6:	73fb      	strb	r3, [r7, #15]
        break;
 80084a8:	e030      	b.n	800850c <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084ae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d025      	beq.n	8008502 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80084b6:	2301      	movs	r3, #1
 80084b8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80084ba:	e022      	b.n	8008502 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084c0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80084c4:	d11f      	bne.n	8008506 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80084c6:	2301      	movs	r3, #1
 80084c8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80084ca:	e01c      	b.n	8008506 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084d0:	2b02      	cmp	r3, #2
 80084d2:	d902      	bls.n	80084da <DMA_CheckFifoParam+0xb6>
 80084d4:	2b03      	cmp	r3, #3
 80084d6:	d003      	beq.n	80084e0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80084d8:	e018      	b.n	800850c <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80084da:	2301      	movs	r3, #1
 80084dc:	73fb      	strb	r3, [r7, #15]
        break;
 80084de:	e015      	b.n	800850c <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d00e      	beq.n	800850a <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80084ec:	2301      	movs	r3, #1
 80084ee:	73fb      	strb	r3, [r7, #15]
    break;
 80084f0:	e00b      	b.n	800850a <DMA_CheckFifoParam+0xe6>
        break;
 80084f2:	bf00      	nop
 80084f4:	e00a      	b.n	800850c <DMA_CheckFifoParam+0xe8>
        break;
 80084f6:	bf00      	nop
 80084f8:	e008      	b.n	800850c <DMA_CheckFifoParam+0xe8>
        break;
 80084fa:	bf00      	nop
 80084fc:	e006      	b.n	800850c <DMA_CheckFifoParam+0xe8>
        break;
 80084fe:	bf00      	nop
 8008500:	e004      	b.n	800850c <DMA_CheckFifoParam+0xe8>
        break;
 8008502:	bf00      	nop
 8008504:	e002      	b.n	800850c <DMA_CheckFifoParam+0xe8>
        break;
 8008506:	bf00      	nop
 8008508:	e000      	b.n	800850c <DMA_CheckFifoParam+0xe8>
    break;
 800850a:	bf00      	nop
    }
  }

  return status;
 800850c:	7bfb      	ldrb	r3, [r7, #15]
}
 800850e:	4618      	mov	r0, r3
 8008510:	3714      	adds	r7, #20
 8008512:	46bd      	mov	sp, r7
 8008514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008518:	4770      	bx	lr
 800851a:	bf00      	nop

0800851c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800851c:	b480      	push	{r7}
 800851e:	b085      	sub	sp, #20
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	4a38      	ldr	r2, [pc, #224]	@ (8008610 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8008530:	4293      	cmp	r3, r2
 8008532:	d022      	beq.n	800857a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	4a36      	ldr	r2, [pc, #216]	@ (8008614 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800853a:	4293      	cmp	r3, r2
 800853c:	d01d      	beq.n	800857a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	4a35      	ldr	r2, [pc, #212]	@ (8008618 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8008544:	4293      	cmp	r3, r2
 8008546:	d018      	beq.n	800857a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	4a33      	ldr	r2, [pc, #204]	@ (800861c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800854e:	4293      	cmp	r3, r2
 8008550:	d013      	beq.n	800857a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	4a32      	ldr	r2, [pc, #200]	@ (8008620 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8008558:	4293      	cmp	r3, r2
 800855a:	d00e      	beq.n	800857a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	4a30      	ldr	r2, [pc, #192]	@ (8008624 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8008562:	4293      	cmp	r3, r2
 8008564:	d009      	beq.n	800857a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	4a2f      	ldr	r2, [pc, #188]	@ (8008628 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800856c:	4293      	cmp	r3, r2
 800856e:	d004      	beq.n	800857a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	4a2d      	ldr	r2, [pc, #180]	@ (800862c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8008576:	4293      	cmp	r3, r2
 8008578:	d101      	bne.n	800857e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800857a:	2301      	movs	r3, #1
 800857c:	e000      	b.n	8008580 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800857e:	2300      	movs	r3, #0
 8008580:	2b00      	cmp	r3, #0
 8008582:	d01a      	beq.n	80085ba <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	b2db      	uxtb	r3, r3
 800858a:	3b08      	subs	r3, #8
 800858c:	4a28      	ldr	r2, [pc, #160]	@ (8008630 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800858e:	fba2 2303 	umull	r2, r3, r2, r3
 8008592:	091b      	lsrs	r3, r3, #4
 8008594:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008596:	68fa      	ldr	r2, [r7, #12]
 8008598:	4b26      	ldr	r3, [pc, #152]	@ (8008634 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800859a:	4413      	add	r3, r2
 800859c:	009b      	lsls	r3, r3, #2
 800859e:	461a      	mov	r2, r3
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	4a24      	ldr	r2, [pc, #144]	@ (8008638 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80085a8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	f003 031f 	and.w	r3, r3, #31
 80085b0:	2201      	movs	r2, #1
 80085b2:	409a      	lsls	r2, r3
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80085b8:	e024      	b.n	8008604 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	b2db      	uxtb	r3, r3
 80085c0:	3b10      	subs	r3, #16
 80085c2:	4a1e      	ldr	r2, [pc, #120]	@ (800863c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80085c4:	fba2 2303 	umull	r2, r3, r2, r3
 80085c8:	091b      	lsrs	r3, r3, #4
 80085ca:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	4a1c      	ldr	r2, [pc, #112]	@ (8008640 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80085d0:	4293      	cmp	r3, r2
 80085d2:	d806      	bhi.n	80085e2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	4a1b      	ldr	r2, [pc, #108]	@ (8008644 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80085d8:	4293      	cmp	r3, r2
 80085da:	d902      	bls.n	80085e2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	3308      	adds	r3, #8
 80085e0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80085e2:	68fa      	ldr	r2, [r7, #12]
 80085e4:	4b18      	ldr	r3, [pc, #96]	@ (8008648 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80085e6:	4413      	add	r3, r2
 80085e8:	009b      	lsls	r3, r3, #2
 80085ea:	461a      	mov	r2, r3
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	4a16      	ldr	r2, [pc, #88]	@ (800864c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80085f4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	f003 031f 	and.w	r3, r3, #31
 80085fc:	2201      	movs	r2, #1
 80085fe:	409a      	lsls	r2, r3
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008604:	bf00      	nop
 8008606:	3714      	adds	r7, #20
 8008608:	46bd      	mov	sp, r7
 800860a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860e:	4770      	bx	lr
 8008610:	58025408 	.word	0x58025408
 8008614:	5802541c 	.word	0x5802541c
 8008618:	58025430 	.word	0x58025430
 800861c:	58025444 	.word	0x58025444
 8008620:	58025458 	.word	0x58025458
 8008624:	5802546c 	.word	0x5802546c
 8008628:	58025480 	.word	0x58025480
 800862c:	58025494 	.word	0x58025494
 8008630:	cccccccd 	.word	0xcccccccd
 8008634:	16009600 	.word	0x16009600
 8008638:	58025880 	.word	0x58025880
 800863c:	aaaaaaab 	.word	0xaaaaaaab
 8008640:	400204b8 	.word	0x400204b8
 8008644:	4002040f 	.word	0x4002040f
 8008648:	10008200 	.word	0x10008200
 800864c:	40020880 	.word	0x40020880

08008650 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008650:	b480      	push	{r7}
 8008652:	b085      	sub	sp, #20
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	685b      	ldr	r3, [r3, #4]
 800865c:	b2db      	uxtb	r3, r3
 800865e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d04a      	beq.n	80086fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	2b08      	cmp	r3, #8
 800866a:	d847      	bhi.n	80086fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	4a25      	ldr	r2, [pc, #148]	@ (8008708 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8008672:	4293      	cmp	r3, r2
 8008674:	d022      	beq.n	80086bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4a24      	ldr	r2, [pc, #144]	@ (800870c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800867c:	4293      	cmp	r3, r2
 800867e:	d01d      	beq.n	80086bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	4a22      	ldr	r2, [pc, #136]	@ (8008710 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d018      	beq.n	80086bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	4a21      	ldr	r2, [pc, #132]	@ (8008714 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8008690:	4293      	cmp	r3, r2
 8008692:	d013      	beq.n	80086bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	4a1f      	ldr	r2, [pc, #124]	@ (8008718 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800869a:	4293      	cmp	r3, r2
 800869c:	d00e      	beq.n	80086bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	4a1e      	ldr	r2, [pc, #120]	@ (800871c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80086a4:	4293      	cmp	r3, r2
 80086a6:	d009      	beq.n	80086bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	4a1c      	ldr	r2, [pc, #112]	@ (8008720 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d004      	beq.n	80086bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	4a1b      	ldr	r2, [pc, #108]	@ (8008724 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80086b8:	4293      	cmp	r3, r2
 80086ba:	d101      	bne.n	80086c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80086bc:	2301      	movs	r3, #1
 80086be:	e000      	b.n	80086c2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80086c0:	2300      	movs	r3, #0
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d00a      	beq.n	80086dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80086c6:	68fa      	ldr	r2, [r7, #12]
 80086c8:	4b17      	ldr	r3, [pc, #92]	@ (8008728 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80086ca:	4413      	add	r3, r2
 80086cc:	009b      	lsls	r3, r3, #2
 80086ce:	461a      	mov	r2, r3
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	4a15      	ldr	r2, [pc, #84]	@ (800872c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80086d8:	671a      	str	r2, [r3, #112]	@ 0x70
 80086da:	e009      	b.n	80086f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80086dc:	68fa      	ldr	r2, [r7, #12]
 80086de:	4b14      	ldr	r3, [pc, #80]	@ (8008730 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80086e0:	4413      	add	r3, r2
 80086e2:	009b      	lsls	r3, r3, #2
 80086e4:	461a      	mov	r2, r3
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	4a11      	ldr	r2, [pc, #68]	@ (8008734 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80086ee:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	3b01      	subs	r3, #1
 80086f4:	2201      	movs	r2, #1
 80086f6:	409a      	lsls	r2, r3
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80086fc:	bf00      	nop
 80086fe:	3714      	adds	r7, #20
 8008700:	46bd      	mov	sp, r7
 8008702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008706:	4770      	bx	lr
 8008708:	58025408 	.word	0x58025408
 800870c:	5802541c 	.word	0x5802541c
 8008710:	58025430 	.word	0x58025430
 8008714:	58025444 	.word	0x58025444
 8008718:	58025458 	.word	0x58025458
 800871c:	5802546c 	.word	0x5802546c
 8008720:	58025480 	.word	0x58025480
 8008724:	58025494 	.word	0x58025494
 8008728:	1600963f 	.word	0x1600963f
 800872c:	58025940 	.word	0x58025940
 8008730:	1000823f 	.word	0x1000823f
 8008734:	40020940 	.word	0x40020940

08008738 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8008738:	b480      	push	{r7}
 800873a:	b089      	sub	sp, #36	@ 0x24
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
 8008740:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008742:	2300      	movs	r3, #0
 8008744:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008746:	4b89      	ldr	r3, [pc, #548]	@ (800896c <HAL_GPIO_Init+0x234>)
 8008748:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800874a:	e194      	b.n	8008a76 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	681a      	ldr	r2, [r3, #0]
 8008750:	2101      	movs	r1, #1
 8008752:	69fb      	ldr	r3, [r7, #28]
 8008754:	fa01 f303 	lsl.w	r3, r1, r3
 8008758:	4013      	ands	r3, r2
 800875a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800875c:	693b      	ldr	r3, [r7, #16]
 800875e:	2b00      	cmp	r3, #0
 8008760:	f000 8186 	beq.w	8008a70 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	685b      	ldr	r3, [r3, #4]
 8008768:	f003 0303 	and.w	r3, r3, #3
 800876c:	2b01      	cmp	r3, #1
 800876e:	d005      	beq.n	800877c <HAL_GPIO_Init+0x44>
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	f003 0303 	and.w	r3, r3, #3
 8008778:	2b02      	cmp	r3, #2
 800877a:	d130      	bne.n	80087de <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	689b      	ldr	r3, [r3, #8]
 8008780:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008782:	69fb      	ldr	r3, [r7, #28]
 8008784:	005b      	lsls	r3, r3, #1
 8008786:	2203      	movs	r2, #3
 8008788:	fa02 f303 	lsl.w	r3, r2, r3
 800878c:	43db      	mvns	r3, r3
 800878e:	69ba      	ldr	r2, [r7, #24]
 8008790:	4013      	ands	r3, r2
 8008792:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	68da      	ldr	r2, [r3, #12]
 8008798:	69fb      	ldr	r3, [r7, #28]
 800879a:	005b      	lsls	r3, r3, #1
 800879c:	fa02 f303 	lsl.w	r3, r2, r3
 80087a0:	69ba      	ldr	r2, [r7, #24]
 80087a2:	4313      	orrs	r3, r2
 80087a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	69ba      	ldr	r2, [r7, #24]
 80087aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	685b      	ldr	r3, [r3, #4]
 80087b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80087b2:	2201      	movs	r2, #1
 80087b4:	69fb      	ldr	r3, [r7, #28]
 80087b6:	fa02 f303 	lsl.w	r3, r2, r3
 80087ba:	43db      	mvns	r3, r3
 80087bc:	69ba      	ldr	r2, [r7, #24]
 80087be:	4013      	ands	r3, r2
 80087c0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	091b      	lsrs	r3, r3, #4
 80087c8:	f003 0201 	and.w	r2, r3, #1
 80087cc:	69fb      	ldr	r3, [r7, #28]
 80087ce:	fa02 f303 	lsl.w	r3, r2, r3
 80087d2:	69ba      	ldr	r2, [r7, #24]
 80087d4:	4313      	orrs	r3, r2
 80087d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	69ba      	ldr	r2, [r7, #24]
 80087dc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80087de:	683b      	ldr	r3, [r7, #0]
 80087e0:	685b      	ldr	r3, [r3, #4]
 80087e2:	f003 0303 	and.w	r3, r3, #3
 80087e6:	2b03      	cmp	r3, #3
 80087e8:	d017      	beq.n	800881a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	68db      	ldr	r3, [r3, #12]
 80087ee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80087f0:	69fb      	ldr	r3, [r7, #28]
 80087f2:	005b      	lsls	r3, r3, #1
 80087f4:	2203      	movs	r2, #3
 80087f6:	fa02 f303 	lsl.w	r3, r2, r3
 80087fa:	43db      	mvns	r3, r3
 80087fc:	69ba      	ldr	r2, [r7, #24]
 80087fe:	4013      	ands	r3, r2
 8008800:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	689a      	ldr	r2, [r3, #8]
 8008806:	69fb      	ldr	r3, [r7, #28]
 8008808:	005b      	lsls	r3, r3, #1
 800880a:	fa02 f303 	lsl.w	r3, r2, r3
 800880e:	69ba      	ldr	r2, [r7, #24]
 8008810:	4313      	orrs	r3, r2
 8008812:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	69ba      	ldr	r2, [r7, #24]
 8008818:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	685b      	ldr	r3, [r3, #4]
 800881e:	f003 0303 	and.w	r3, r3, #3
 8008822:	2b02      	cmp	r3, #2
 8008824:	d123      	bne.n	800886e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008826:	69fb      	ldr	r3, [r7, #28]
 8008828:	08da      	lsrs	r2, r3, #3
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	3208      	adds	r2, #8
 800882e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008832:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008834:	69fb      	ldr	r3, [r7, #28]
 8008836:	f003 0307 	and.w	r3, r3, #7
 800883a:	009b      	lsls	r3, r3, #2
 800883c:	220f      	movs	r2, #15
 800883e:	fa02 f303 	lsl.w	r3, r2, r3
 8008842:	43db      	mvns	r3, r3
 8008844:	69ba      	ldr	r2, [r7, #24]
 8008846:	4013      	ands	r3, r2
 8008848:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	691a      	ldr	r2, [r3, #16]
 800884e:	69fb      	ldr	r3, [r7, #28]
 8008850:	f003 0307 	and.w	r3, r3, #7
 8008854:	009b      	lsls	r3, r3, #2
 8008856:	fa02 f303 	lsl.w	r3, r2, r3
 800885a:	69ba      	ldr	r2, [r7, #24]
 800885c:	4313      	orrs	r3, r2
 800885e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008860:	69fb      	ldr	r3, [r7, #28]
 8008862:	08da      	lsrs	r2, r3, #3
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	3208      	adds	r2, #8
 8008868:	69b9      	ldr	r1, [r7, #24]
 800886a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008874:	69fb      	ldr	r3, [r7, #28]
 8008876:	005b      	lsls	r3, r3, #1
 8008878:	2203      	movs	r2, #3
 800887a:	fa02 f303 	lsl.w	r3, r2, r3
 800887e:	43db      	mvns	r3, r3
 8008880:	69ba      	ldr	r2, [r7, #24]
 8008882:	4013      	ands	r3, r2
 8008884:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	685b      	ldr	r3, [r3, #4]
 800888a:	f003 0203 	and.w	r2, r3, #3
 800888e:	69fb      	ldr	r3, [r7, #28]
 8008890:	005b      	lsls	r3, r3, #1
 8008892:	fa02 f303 	lsl.w	r3, r2, r3
 8008896:	69ba      	ldr	r2, [r7, #24]
 8008898:	4313      	orrs	r3, r2
 800889a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	69ba      	ldr	r2, [r7, #24]
 80088a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80088a2:	683b      	ldr	r3, [r7, #0]
 80088a4:	685b      	ldr	r3, [r3, #4]
 80088a6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	f000 80e0 	beq.w	8008a70 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80088b0:	4b2f      	ldr	r3, [pc, #188]	@ (8008970 <HAL_GPIO_Init+0x238>)
 80088b2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80088b6:	4a2e      	ldr	r2, [pc, #184]	@ (8008970 <HAL_GPIO_Init+0x238>)
 80088b8:	f043 0302 	orr.w	r3, r3, #2
 80088bc:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80088c0:	4b2b      	ldr	r3, [pc, #172]	@ (8008970 <HAL_GPIO_Init+0x238>)
 80088c2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80088c6:	f003 0302 	and.w	r3, r3, #2
 80088ca:	60fb      	str	r3, [r7, #12]
 80088cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80088ce:	4a29      	ldr	r2, [pc, #164]	@ (8008974 <HAL_GPIO_Init+0x23c>)
 80088d0:	69fb      	ldr	r3, [r7, #28]
 80088d2:	089b      	lsrs	r3, r3, #2
 80088d4:	3302      	adds	r3, #2
 80088d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80088dc:	69fb      	ldr	r3, [r7, #28]
 80088de:	f003 0303 	and.w	r3, r3, #3
 80088e2:	009b      	lsls	r3, r3, #2
 80088e4:	220f      	movs	r2, #15
 80088e6:	fa02 f303 	lsl.w	r3, r2, r3
 80088ea:	43db      	mvns	r3, r3
 80088ec:	69ba      	ldr	r2, [r7, #24]
 80088ee:	4013      	ands	r3, r2
 80088f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	4a20      	ldr	r2, [pc, #128]	@ (8008978 <HAL_GPIO_Init+0x240>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	d052      	beq.n	80089a0 <HAL_GPIO_Init+0x268>
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	4a1f      	ldr	r2, [pc, #124]	@ (800897c <HAL_GPIO_Init+0x244>)
 80088fe:	4293      	cmp	r3, r2
 8008900:	d031      	beq.n	8008966 <HAL_GPIO_Init+0x22e>
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	4a1e      	ldr	r2, [pc, #120]	@ (8008980 <HAL_GPIO_Init+0x248>)
 8008906:	4293      	cmp	r3, r2
 8008908:	d02b      	beq.n	8008962 <HAL_GPIO_Init+0x22a>
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	4a1d      	ldr	r2, [pc, #116]	@ (8008984 <HAL_GPIO_Init+0x24c>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d025      	beq.n	800895e <HAL_GPIO_Init+0x226>
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	4a1c      	ldr	r2, [pc, #112]	@ (8008988 <HAL_GPIO_Init+0x250>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d01f      	beq.n	800895a <HAL_GPIO_Init+0x222>
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	4a1b      	ldr	r2, [pc, #108]	@ (800898c <HAL_GPIO_Init+0x254>)
 800891e:	4293      	cmp	r3, r2
 8008920:	d019      	beq.n	8008956 <HAL_GPIO_Init+0x21e>
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	4a1a      	ldr	r2, [pc, #104]	@ (8008990 <HAL_GPIO_Init+0x258>)
 8008926:	4293      	cmp	r3, r2
 8008928:	d013      	beq.n	8008952 <HAL_GPIO_Init+0x21a>
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	4a19      	ldr	r2, [pc, #100]	@ (8008994 <HAL_GPIO_Init+0x25c>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d00d      	beq.n	800894e <HAL_GPIO_Init+0x216>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	4a18      	ldr	r2, [pc, #96]	@ (8008998 <HAL_GPIO_Init+0x260>)
 8008936:	4293      	cmp	r3, r2
 8008938:	d007      	beq.n	800894a <HAL_GPIO_Init+0x212>
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	4a17      	ldr	r2, [pc, #92]	@ (800899c <HAL_GPIO_Init+0x264>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d101      	bne.n	8008946 <HAL_GPIO_Init+0x20e>
 8008942:	2309      	movs	r3, #9
 8008944:	e02d      	b.n	80089a2 <HAL_GPIO_Init+0x26a>
 8008946:	230a      	movs	r3, #10
 8008948:	e02b      	b.n	80089a2 <HAL_GPIO_Init+0x26a>
 800894a:	2308      	movs	r3, #8
 800894c:	e029      	b.n	80089a2 <HAL_GPIO_Init+0x26a>
 800894e:	2307      	movs	r3, #7
 8008950:	e027      	b.n	80089a2 <HAL_GPIO_Init+0x26a>
 8008952:	2306      	movs	r3, #6
 8008954:	e025      	b.n	80089a2 <HAL_GPIO_Init+0x26a>
 8008956:	2305      	movs	r3, #5
 8008958:	e023      	b.n	80089a2 <HAL_GPIO_Init+0x26a>
 800895a:	2304      	movs	r3, #4
 800895c:	e021      	b.n	80089a2 <HAL_GPIO_Init+0x26a>
 800895e:	2303      	movs	r3, #3
 8008960:	e01f      	b.n	80089a2 <HAL_GPIO_Init+0x26a>
 8008962:	2302      	movs	r3, #2
 8008964:	e01d      	b.n	80089a2 <HAL_GPIO_Init+0x26a>
 8008966:	2301      	movs	r3, #1
 8008968:	e01b      	b.n	80089a2 <HAL_GPIO_Init+0x26a>
 800896a:	bf00      	nop
 800896c:	58000080 	.word	0x58000080
 8008970:	58024400 	.word	0x58024400
 8008974:	58000400 	.word	0x58000400
 8008978:	58020000 	.word	0x58020000
 800897c:	58020400 	.word	0x58020400
 8008980:	58020800 	.word	0x58020800
 8008984:	58020c00 	.word	0x58020c00
 8008988:	58021000 	.word	0x58021000
 800898c:	58021400 	.word	0x58021400
 8008990:	58021800 	.word	0x58021800
 8008994:	58021c00 	.word	0x58021c00
 8008998:	58022000 	.word	0x58022000
 800899c:	58022400 	.word	0x58022400
 80089a0:	2300      	movs	r3, #0
 80089a2:	69fa      	ldr	r2, [r7, #28]
 80089a4:	f002 0203 	and.w	r2, r2, #3
 80089a8:	0092      	lsls	r2, r2, #2
 80089aa:	4093      	lsls	r3, r2
 80089ac:	69ba      	ldr	r2, [r7, #24]
 80089ae:	4313      	orrs	r3, r2
 80089b0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80089b2:	4938      	ldr	r1, [pc, #224]	@ (8008a94 <HAL_GPIO_Init+0x35c>)
 80089b4:	69fb      	ldr	r3, [r7, #28]
 80089b6:	089b      	lsrs	r3, r3, #2
 80089b8:	3302      	adds	r3, #2
 80089ba:	69ba      	ldr	r2, [r7, #24]
 80089bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80089c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80089c8:	693b      	ldr	r3, [r7, #16]
 80089ca:	43db      	mvns	r3, r3
 80089cc:	69ba      	ldr	r2, [r7, #24]
 80089ce:	4013      	ands	r3, r2
 80089d0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	685b      	ldr	r3, [r3, #4]
 80089d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d003      	beq.n	80089e6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80089de:	69ba      	ldr	r2, [r7, #24]
 80089e0:	693b      	ldr	r3, [r7, #16]
 80089e2:	4313      	orrs	r3, r2
 80089e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80089e6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80089ea:	69bb      	ldr	r3, [r7, #24]
 80089ec:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80089ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80089f2:	685b      	ldr	r3, [r3, #4]
 80089f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80089f6:	693b      	ldr	r3, [r7, #16]
 80089f8:	43db      	mvns	r3, r3
 80089fa:	69ba      	ldr	r2, [r7, #24]
 80089fc:	4013      	ands	r3, r2
 80089fe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	685b      	ldr	r3, [r3, #4]
 8008a04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d003      	beq.n	8008a14 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008a0c:	69ba      	ldr	r2, [r7, #24]
 8008a0e:	693b      	ldr	r3, [r7, #16]
 8008a10:	4313      	orrs	r3, r2
 8008a12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008a14:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008a18:	69bb      	ldr	r3, [r7, #24]
 8008a1a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008a1c:	697b      	ldr	r3, [r7, #20]
 8008a1e:	685b      	ldr	r3, [r3, #4]
 8008a20:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008a22:	693b      	ldr	r3, [r7, #16]
 8008a24:	43db      	mvns	r3, r3
 8008a26:	69ba      	ldr	r2, [r7, #24]
 8008a28:	4013      	ands	r3, r2
 8008a2a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	685b      	ldr	r3, [r3, #4]
 8008a30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d003      	beq.n	8008a40 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8008a38:	69ba      	ldr	r2, [r7, #24]
 8008a3a:	693b      	ldr	r3, [r7, #16]
 8008a3c:	4313      	orrs	r3, r2
 8008a3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008a40:	697b      	ldr	r3, [r7, #20]
 8008a42:	69ba      	ldr	r2, [r7, #24]
 8008a44:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008a46:	697b      	ldr	r3, [r7, #20]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008a4c:	693b      	ldr	r3, [r7, #16]
 8008a4e:	43db      	mvns	r3, r3
 8008a50:	69ba      	ldr	r2, [r7, #24]
 8008a52:	4013      	ands	r3, r2
 8008a54:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	685b      	ldr	r3, [r3, #4]
 8008a5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d003      	beq.n	8008a6a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8008a62:	69ba      	ldr	r2, [r7, #24]
 8008a64:	693b      	ldr	r3, [r7, #16]
 8008a66:	4313      	orrs	r3, r2
 8008a68:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008a6a:	697b      	ldr	r3, [r7, #20]
 8008a6c:	69ba      	ldr	r2, [r7, #24]
 8008a6e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8008a70:	69fb      	ldr	r3, [r7, #28]
 8008a72:	3301      	adds	r3, #1
 8008a74:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	681a      	ldr	r2, [r3, #0]
 8008a7a:	69fb      	ldr	r3, [r7, #28]
 8008a7c:	fa22 f303 	lsr.w	r3, r2, r3
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	f47f ae63 	bne.w	800874c <HAL_GPIO_Init+0x14>
  }
}
 8008a86:	bf00      	nop
 8008a88:	bf00      	nop
 8008a8a:	3724      	adds	r7, #36	@ 0x24
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a92:	4770      	bx	lr
 8008a94:	58000400 	.word	0x58000400

08008a98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008a98:	b480      	push	{r7}
 8008a9a:	b083      	sub	sp, #12
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
 8008aa0:	460b      	mov	r3, r1
 8008aa2:	807b      	strh	r3, [r7, #2]
 8008aa4:	4613      	mov	r3, r2
 8008aa6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008aa8:	787b      	ldrb	r3, [r7, #1]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d003      	beq.n	8008ab6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008aae:	887a      	ldrh	r2, [r7, #2]
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8008ab4:	e003      	b.n	8008abe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8008ab6:	887b      	ldrh	r3, [r7, #2]
 8008ab8:	041a      	lsls	r2, r3, #16
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	619a      	str	r2, [r3, #24]
}
 8008abe:	bf00      	nop
 8008ac0:	370c      	adds	r7, #12
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac8:	4770      	bx	lr
	...

08008acc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b084      	sub	sp, #16
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8008ad4:	4b19      	ldr	r3, [pc, #100]	@ (8008b3c <HAL_PWREx_ConfigSupply+0x70>)
 8008ad6:	68db      	ldr	r3, [r3, #12]
 8008ad8:	f003 0304 	and.w	r3, r3, #4
 8008adc:	2b04      	cmp	r3, #4
 8008ade:	d00a      	beq.n	8008af6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8008ae0:	4b16      	ldr	r3, [pc, #88]	@ (8008b3c <HAL_PWREx_ConfigSupply+0x70>)
 8008ae2:	68db      	ldr	r3, [r3, #12]
 8008ae4:	f003 0307 	and.w	r3, r3, #7
 8008ae8:	687a      	ldr	r2, [r7, #4]
 8008aea:	429a      	cmp	r2, r3
 8008aec:	d001      	beq.n	8008af2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8008aee:	2301      	movs	r3, #1
 8008af0:	e01f      	b.n	8008b32 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8008af2:	2300      	movs	r3, #0
 8008af4:	e01d      	b.n	8008b32 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8008af6:	4b11      	ldr	r3, [pc, #68]	@ (8008b3c <HAL_PWREx_ConfigSupply+0x70>)
 8008af8:	68db      	ldr	r3, [r3, #12]
 8008afa:	f023 0207 	bic.w	r2, r3, #7
 8008afe:	490f      	ldr	r1, [pc, #60]	@ (8008b3c <HAL_PWREx_ConfigSupply+0x70>)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	4313      	orrs	r3, r2
 8008b04:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8008b06:	f7fc fe17 	bl	8005738 <HAL_GetTick>
 8008b0a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008b0c:	e009      	b.n	8008b22 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8008b0e:	f7fc fe13 	bl	8005738 <HAL_GetTick>
 8008b12:	4602      	mov	r2, r0
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	1ad3      	subs	r3, r2, r3
 8008b18:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008b1c:	d901      	bls.n	8008b22 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8008b1e:	2301      	movs	r3, #1
 8008b20:	e007      	b.n	8008b32 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008b22:	4b06      	ldr	r3, [pc, #24]	@ (8008b3c <HAL_PWREx_ConfigSupply+0x70>)
 8008b24:	685b      	ldr	r3, [r3, #4]
 8008b26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008b2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008b2e:	d1ee      	bne.n	8008b0e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8008b30:	2300      	movs	r3, #0
}
 8008b32:	4618      	mov	r0, r3
 8008b34:	3710      	adds	r7, #16
 8008b36:	46bd      	mov	sp, r7
 8008b38:	bd80      	pop	{r7, pc}
 8008b3a:	bf00      	nop
 8008b3c:	58024800 	.word	0x58024800

08008b40 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b08c      	sub	sp, #48	@ 0x30
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d102      	bne.n	8008b54 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8008b4e:	2301      	movs	r3, #1
 8008b50:	f000 bc48 	b.w	80093e4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f003 0301 	and.w	r3, r3, #1
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	f000 8088 	beq.w	8008c72 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008b62:	4b99      	ldr	r3, [pc, #612]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008b64:	691b      	ldr	r3, [r3, #16]
 8008b66:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008b6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008b6c:	4b96      	ldr	r3, [pc, #600]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b70:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8008b72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b74:	2b10      	cmp	r3, #16
 8008b76:	d007      	beq.n	8008b88 <HAL_RCC_OscConfig+0x48>
 8008b78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b7a:	2b18      	cmp	r3, #24
 8008b7c:	d111      	bne.n	8008ba2 <HAL_RCC_OscConfig+0x62>
 8008b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b80:	f003 0303 	and.w	r3, r3, #3
 8008b84:	2b02      	cmp	r3, #2
 8008b86:	d10c      	bne.n	8008ba2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008b88:	4b8f      	ldr	r3, [pc, #572]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d06d      	beq.n	8008c70 <HAL_RCC_OscConfig+0x130>
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	685b      	ldr	r3, [r3, #4]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d169      	bne.n	8008c70 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	f000 bc21 	b.w	80093e4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	685b      	ldr	r3, [r3, #4]
 8008ba6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008baa:	d106      	bne.n	8008bba <HAL_RCC_OscConfig+0x7a>
 8008bac:	4b86      	ldr	r3, [pc, #536]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	4a85      	ldr	r2, [pc, #532]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008bb2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008bb6:	6013      	str	r3, [r2, #0]
 8008bb8:	e02e      	b.n	8008c18 <HAL_RCC_OscConfig+0xd8>
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	685b      	ldr	r3, [r3, #4]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d10c      	bne.n	8008bdc <HAL_RCC_OscConfig+0x9c>
 8008bc2:	4b81      	ldr	r3, [pc, #516]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	4a80      	ldr	r2, [pc, #512]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008bc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008bcc:	6013      	str	r3, [r2, #0]
 8008bce:	4b7e      	ldr	r3, [pc, #504]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	4a7d      	ldr	r2, [pc, #500]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008bd4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008bd8:	6013      	str	r3, [r2, #0]
 8008bda:	e01d      	b.n	8008c18 <HAL_RCC_OscConfig+0xd8>
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	685b      	ldr	r3, [r3, #4]
 8008be0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008be4:	d10c      	bne.n	8008c00 <HAL_RCC_OscConfig+0xc0>
 8008be6:	4b78      	ldr	r3, [pc, #480]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	4a77      	ldr	r2, [pc, #476]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008bec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008bf0:	6013      	str	r3, [r2, #0]
 8008bf2:	4b75      	ldr	r3, [pc, #468]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	4a74      	ldr	r2, [pc, #464]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008bf8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008bfc:	6013      	str	r3, [r2, #0]
 8008bfe:	e00b      	b.n	8008c18 <HAL_RCC_OscConfig+0xd8>
 8008c00:	4b71      	ldr	r3, [pc, #452]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	4a70      	ldr	r2, [pc, #448]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008c06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008c0a:	6013      	str	r3, [r2, #0]
 8008c0c:	4b6e      	ldr	r3, [pc, #440]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	4a6d      	ldr	r2, [pc, #436]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008c12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008c16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	685b      	ldr	r3, [r3, #4]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d013      	beq.n	8008c48 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c20:	f7fc fd8a 	bl	8005738 <HAL_GetTick>
 8008c24:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008c26:	e008      	b.n	8008c3a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008c28:	f7fc fd86 	bl	8005738 <HAL_GetTick>
 8008c2c:	4602      	mov	r2, r0
 8008c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c30:	1ad3      	subs	r3, r2, r3
 8008c32:	2b64      	cmp	r3, #100	@ 0x64
 8008c34:	d901      	bls.n	8008c3a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008c36:	2303      	movs	r3, #3
 8008c38:	e3d4      	b.n	80093e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008c3a:	4b63      	ldr	r3, [pc, #396]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d0f0      	beq.n	8008c28 <HAL_RCC_OscConfig+0xe8>
 8008c46:	e014      	b.n	8008c72 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c48:	f7fc fd76 	bl	8005738 <HAL_GetTick>
 8008c4c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008c4e:	e008      	b.n	8008c62 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008c50:	f7fc fd72 	bl	8005738 <HAL_GetTick>
 8008c54:	4602      	mov	r2, r0
 8008c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c58:	1ad3      	subs	r3, r2, r3
 8008c5a:	2b64      	cmp	r3, #100	@ 0x64
 8008c5c:	d901      	bls.n	8008c62 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8008c5e:	2303      	movs	r3, #3
 8008c60:	e3c0      	b.n	80093e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008c62:	4b59      	ldr	r3, [pc, #356]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d1f0      	bne.n	8008c50 <HAL_RCC_OscConfig+0x110>
 8008c6e:	e000      	b.n	8008c72 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008c70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f003 0302 	and.w	r3, r3, #2
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	f000 80ca 	beq.w	8008e14 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008c80:	4b51      	ldr	r3, [pc, #324]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008c82:	691b      	ldr	r3, [r3, #16]
 8008c84:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008c88:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008c8a:	4b4f      	ldr	r3, [pc, #316]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c8e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008c90:	6a3b      	ldr	r3, [r7, #32]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d007      	beq.n	8008ca6 <HAL_RCC_OscConfig+0x166>
 8008c96:	6a3b      	ldr	r3, [r7, #32]
 8008c98:	2b18      	cmp	r3, #24
 8008c9a:	d156      	bne.n	8008d4a <HAL_RCC_OscConfig+0x20a>
 8008c9c:	69fb      	ldr	r3, [r7, #28]
 8008c9e:	f003 0303 	and.w	r3, r3, #3
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d151      	bne.n	8008d4a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008ca6:	4b48      	ldr	r3, [pc, #288]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	f003 0304 	and.w	r3, r3, #4
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d005      	beq.n	8008cbe <HAL_RCC_OscConfig+0x17e>
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	68db      	ldr	r3, [r3, #12]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d101      	bne.n	8008cbe <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8008cba:	2301      	movs	r3, #1
 8008cbc:	e392      	b.n	80093e4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008cbe:	4b42      	ldr	r3, [pc, #264]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	f023 0219 	bic.w	r2, r3, #25
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	68db      	ldr	r3, [r3, #12]
 8008cca:	493f      	ldr	r1, [pc, #252]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008ccc:	4313      	orrs	r3, r2
 8008cce:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008cd0:	f7fc fd32 	bl	8005738 <HAL_GetTick>
 8008cd4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008cd6:	e008      	b.n	8008cea <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008cd8:	f7fc fd2e 	bl	8005738 <HAL_GetTick>
 8008cdc:	4602      	mov	r2, r0
 8008cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ce0:	1ad3      	subs	r3, r2, r3
 8008ce2:	2b02      	cmp	r3, #2
 8008ce4:	d901      	bls.n	8008cea <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008ce6:	2303      	movs	r3, #3
 8008ce8:	e37c      	b.n	80093e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008cea:	4b37      	ldr	r3, [pc, #220]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f003 0304 	and.w	r3, r3, #4
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d0f0      	beq.n	8008cd8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008cf6:	f7fc fd4f 	bl	8005798 <HAL_GetREVID>
 8008cfa:	4603      	mov	r3, r0
 8008cfc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d817      	bhi.n	8008d34 <HAL_RCC_OscConfig+0x1f4>
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	691b      	ldr	r3, [r3, #16]
 8008d08:	2b40      	cmp	r3, #64	@ 0x40
 8008d0a:	d108      	bne.n	8008d1e <HAL_RCC_OscConfig+0x1de>
 8008d0c:	4b2e      	ldr	r3, [pc, #184]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008d0e:	685b      	ldr	r3, [r3, #4]
 8008d10:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8008d14:	4a2c      	ldr	r2, [pc, #176]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008d16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008d1a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008d1c:	e07a      	b.n	8008e14 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008d1e:	4b2a      	ldr	r3, [pc, #168]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008d20:	685b      	ldr	r3, [r3, #4]
 8008d22:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	691b      	ldr	r3, [r3, #16]
 8008d2a:	031b      	lsls	r3, r3, #12
 8008d2c:	4926      	ldr	r1, [pc, #152]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008d2e:	4313      	orrs	r3, r2
 8008d30:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008d32:	e06f      	b.n	8008e14 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008d34:	4b24      	ldr	r3, [pc, #144]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008d36:	685b      	ldr	r3, [r3, #4]
 8008d38:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	691b      	ldr	r3, [r3, #16]
 8008d40:	061b      	lsls	r3, r3, #24
 8008d42:	4921      	ldr	r1, [pc, #132]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008d44:	4313      	orrs	r3, r2
 8008d46:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008d48:	e064      	b.n	8008e14 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	68db      	ldr	r3, [r3, #12]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d047      	beq.n	8008de2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008d52:	4b1d      	ldr	r3, [pc, #116]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f023 0219 	bic.w	r2, r3, #25
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	68db      	ldr	r3, [r3, #12]
 8008d5e:	491a      	ldr	r1, [pc, #104]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008d60:	4313      	orrs	r3, r2
 8008d62:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d64:	f7fc fce8 	bl	8005738 <HAL_GetTick>
 8008d68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008d6a:	e008      	b.n	8008d7e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008d6c:	f7fc fce4 	bl	8005738 <HAL_GetTick>
 8008d70:	4602      	mov	r2, r0
 8008d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d74:	1ad3      	subs	r3, r2, r3
 8008d76:	2b02      	cmp	r3, #2
 8008d78:	d901      	bls.n	8008d7e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8008d7a:	2303      	movs	r3, #3
 8008d7c:	e332      	b.n	80093e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008d7e:	4b12      	ldr	r3, [pc, #72]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	f003 0304 	and.w	r3, r3, #4
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d0f0      	beq.n	8008d6c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008d8a:	f7fc fd05 	bl	8005798 <HAL_GetREVID>
 8008d8e:	4603      	mov	r3, r0
 8008d90:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008d94:	4293      	cmp	r3, r2
 8008d96:	d819      	bhi.n	8008dcc <HAL_RCC_OscConfig+0x28c>
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	691b      	ldr	r3, [r3, #16]
 8008d9c:	2b40      	cmp	r3, #64	@ 0x40
 8008d9e:	d108      	bne.n	8008db2 <HAL_RCC_OscConfig+0x272>
 8008da0:	4b09      	ldr	r3, [pc, #36]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008da2:	685b      	ldr	r3, [r3, #4]
 8008da4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8008da8:	4a07      	ldr	r2, [pc, #28]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008daa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008dae:	6053      	str	r3, [r2, #4]
 8008db0:	e030      	b.n	8008e14 <HAL_RCC_OscConfig+0x2d4>
 8008db2:	4b05      	ldr	r3, [pc, #20]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008db4:	685b      	ldr	r3, [r3, #4]
 8008db6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	691b      	ldr	r3, [r3, #16]
 8008dbe:	031b      	lsls	r3, r3, #12
 8008dc0:	4901      	ldr	r1, [pc, #4]	@ (8008dc8 <HAL_RCC_OscConfig+0x288>)
 8008dc2:	4313      	orrs	r3, r2
 8008dc4:	604b      	str	r3, [r1, #4]
 8008dc6:	e025      	b.n	8008e14 <HAL_RCC_OscConfig+0x2d4>
 8008dc8:	58024400 	.word	0x58024400
 8008dcc:	4b9a      	ldr	r3, [pc, #616]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008dce:	685b      	ldr	r3, [r3, #4]
 8008dd0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	691b      	ldr	r3, [r3, #16]
 8008dd8:	061b      	lsls	r3, r3, #24
 8008dda:	4997      	ldr	r1, [pc, #604]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008ddc:	4313      	orrs	r3, r2
 8008dde:	604b      	str	r3, [r1, #4]
 8008de0:	e018      	b.n	8008e14 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008de2:	4b95      	ldr	r3, [pc, #596]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	4a94      	ldr	r2, [pc, #592]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008de8:	f023 0301 	bic.w	r3, r3, #1
 8008dec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008dee:	f7fc fca3 	bl	8005738 <HAL_GetTick>
 8008df2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008df4:	e008      	b.n	8008e08 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008df6:	f7fc fc9f 	bl	8005738 <HAL_GetTick>
 8008dfa:	4602      	mov	r2, r0
 8008dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dfe:	1ad3      	subs	r3, r2, r3
 8008e00:	2b02      	cmp	r3, #2
 8008e02:	d901      	bls.n	8008e08 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8008e04:	2303      	movs	r3, #3
 8008e06:	e2ed      	b.n	80093e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008e08:	4b8b      	ldr	r3, [pc, #556]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f003 0304 	and.w	r3, r3, #4
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d1f0      	bne.n	8008df6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f003 0310 	and.w	r3, r3, #16
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	f000 80a9 	beq.w	8008f74 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008e22:	4b85      	ldr	r3, [pc, #532]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008e24:	691b      	ldr	r3, [r3, #16]
 8008e26:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008e2a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008e2c:	4b82      	ldr	r3, [pc, #520]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e30:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008e32:	69bb      	ldr	r3, [r7, #24]
 8008e34:	2b08      	cmp	r3, #8
 8008e36:	d007      	beq.n	8008e48 <HAL_RCC_OscConfig+0x308>
 8008e38:	69bb      	ldr	r3, [r7, #24]
 8008e3a:	2b18      	cmp	r3, #24
 8008e3c:	d13a      	bne.n	8008eb4 <HAL_RCC_OscConfig+0x374>
 8008e3e:	697b      	ldr	r3, [r7, #20]
 8008e40:	f003 0303 	and.w	r3, r3, #3
 8008e44:	2b01      	cmp	r3, #1
 8008e46:	d135      	bne.n	8008eb4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008e48:	4b7b      	ldr	r3, [pc, #492]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d005      	beq.n	8008e60 <HAL_RCC_OscConfig+0x320>
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	69db      	ldr	r3, [r3, #28]
 8008e58:	2b80      	cmp	r3, #128	@ 0x80
 8008e5a:	d001      	beq.n	8008e60 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8008e5c:	2301      	movs	r3, #1
 8008e5e:	e2c1      	b.n	80093e4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008e60:	f7fc fc9a 	bl	8005798 <HAL_GetREVID>
 8008e64:	4603      	mov	r3, r0
 8008e66:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d817      	bhi.n	8008e9e <HAL_RCC_OscConfig+0x35e>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6a1b      	ldr	r3, [r3, #32]
 8008e72:	2b20      	cmp	r3, #32
 8008e74:	d108      	bne.n	8008e88 <HAL_RCC_OscConfig+0x348>
 8008e76:	4b70      	ldr	r3, [pc, #448]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008e78:	685b      	ldr	r3, [r3, #4]
 8008e7a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008e7e:	4a6e      	ldr	r2, [pc, #440]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008e80:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008e84:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008e86:	e075      	b.n	8008f74 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008e88:	4b6b      	ldr	r3, [pc, #428]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008e8a:	685b      	ldr	r3, [r3, #4]
 8008e8c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	6a1b      	ldr	r3, [r3, #32]
 8008e94:	069b      	lsls	r3, r3, #26
 8008e96:	4968      	ldr	r1, [pc, #416]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008e98:	4313      	orrs	r3, r2
 8008e9a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008e9c:	e06a      	b.n	8008f74 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008e9e:	4b66      	ldr	r3, [pc, #408]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008ea0:	68db      	ldr	r3, [r3, #12]
 8008ea2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	6a1b      	ldr	r3, [r3, #32]
 8008eaa:	061b      	lsls	r3, r3, #24
 8008eac:	4962      	ldr	r1, [pc, #392]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008eae:	4313      	orrs	r3, r2
 8008eb0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008eb2:	e05f      	b.n	8008f74 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	69db      	ldr	r3, [r3, #28]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d042      	beq.n	8008f42 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8008ebc:	4b5e      	ldr	r3, [pc, #376]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	4a5d      	ldr	r2, [pc, #372]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008ec2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ec6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ec8:	f7fc fc36 	bl	8005738 <HAL_GetTick>
 8008ecc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008ece:	e008      	b.n	8008ee2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008ed0:	f7fc fc32 	bl	8005738 <HAL_GetTick>
 8008ed4:	4602      	mov	r2, r0
 8008ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ed8:	1ad3      	subs	r3, r2, r3
 8008eda:	2b02      	cmp	r3, #2
 8008edc:	d901      	bls.n	8008ee2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8008ede:	2303      	movs	r3, #3
 8008ee0:	e280      	b.n	80093e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008ee2:	4b55      	ldr	r3, [pc, #340]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d0f0      	beq.n	8008ed0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008eee:	f7fc fc53 	bl	8005798 <HAL_GetREVID>
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008ef8:	4293      	cmp	r3, r2
 8008efa:	d817      	bhi.n	8008f2c <HAL_RCC_OscConfig+0x3ec>
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	6a1b      	ldr	r3, [r3, #32]
 8008f00:	2b20      	cmp	r3, #32
 8008f02:	d108      	bne.n	8008f16 <HAL_RCC_OscConfig+0x3d6>
 8008f04:	4b4c      	ldr	r3, [pc, #304]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008f06:	685b      	ldr	r3, [r3, #4]
 8008f08:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008f0c:	4a4a      	ldr	r2, [pc, #296]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008f0e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008f12:	6053      	str	r3, [r2, #4]
 8008f14:	e02e      	b.n	8008f74 <HAL_RCC_OscConfig+0x434>
 8008f16:	4b48      	ldr	r3, [pc, #288]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008f18:	685b      	ldr	r3, [r3, #4]
 8008f1a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	6a1b      	ldr	r3, [r3, #32]
 8008f22:	069b      	lsls	r3, r3, #26
 8008f24:	4944      	ldr	r1, [pc, #272]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008f26:	4313      	orrs	r3, r2
 8008f28:	604b      	str	r3, [r1, #4]
 8008f2a:	e023      	b.n	8008f74 <HAL_RCC_OscConfig+0x434>
 8008f2c:	4b42      	ldr	r3, [pc, #264]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008f2e:	68db      	ldr	r3, [r3, #12]
 8008f30:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	6a1b      	ldr	r3, [r3, #32]
 8008f38:	061b      	lsls	r3, r3, #24
 8008f3a:	493f      	ldr	r1, [pc, #252]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008f3c:	4313      	orrs	r3, r2
 8008f3e:	60cb      	str	r3, [r1, #12]
 8008f40:	e018      	b.n	8008f74 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8008f42:	4b3d      	ldr	r3, [pc, #244]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	4a3c      	ldr	r2, [pc, #240]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008f48:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008f4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f4e:	f7fc fbf3 	bl	8005738 <HAL_GetTick>
 8008f52:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008f54:	e008      	b.n	8008f68 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008f56:	f7fc fbef 	bl	8005738 <HAL_GetTick>
 8008f5a:	4602      	mov	r2, r0
 8008f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f5e:	1ad3      	subs	r3, r2, r3
 8008f60:	2b02      	cmp	r3, #2
 8008f62:	d901      	bls.n	8008f68 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008f64:	2303      	movs	r3, #3
 8008f66:	e23d      	b.n	80093e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008f68:	4b33      	ldr	r3, [pc, #204]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d1f0      	bne.n	8008f56 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f003 0308 	and.w	r3, r3, #8
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d036      	beq.n	8008fee <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	695b      	ldr	r3, [r3, #20]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d019      	beq.n	8008fbc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008f88:	4b2b      	ldr	r3, [pc, #172]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008f8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008f8c:	4a2a      	ldr	r2, [pc, #168]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008f8e:	f043 0301 	orr.w	r3, r3, #1
 8008f92:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f94:	f7fc fbd0 	bl	8005738 <HAL_GetTick>
 8008f98:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008f9a:	e008      	b.n	8008fae <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008f9c:	f7fc fbcc 	bl	8005738 <HAL_GetTick>
 8008fa0:	4602      	mov	r2, r0
 8008fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fa4:	1ad3      	subs	r3, r2, r3
 8008fa6:	2b02      	cmp	r3, #2
 8008fa8:	d901      	bls.n	8008fae <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8008faa:	2303      	movs	r3, #3
 8008fac:	e21a      	b.n	80093e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008fae:	4b22      	ldr	r3, [pc, #136]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008fb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008fb2:	f003 0302 	and.w	r3, r3, #2
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d0f0      	beq.n	8008f9c <HAL_RCC_OscConfig+0x45c>
 8008fba:	e018      	b.n	8008fee <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008fbc:	4b1e      	ldr	r3, [pc, #120]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008fbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008fc0:	4a1d      	ldr	r2, [pc, #116]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008fc2:	f023 0301 	bic.w	r3, r3, #1
 8008fc6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008fc8:	f7fc fbb6 	bl	8005738 <HAL_GetTick>
 8008fcc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008fce:	e008      	b.n	8008fe2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008fd0:	f7fc fbb2 	bl	8005738 <HAL_GetTick>
 8008fd4:	4602      	mov	r2, r0
 8008fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fd8:	1ad3      	subs	r3, r2, r3
 8008fda:	2b02      	cmp	r3, #2
 8008fdc:	d901      	bls.n	8008fe2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8008fde:	2303      	movs	r3, #3
 8008fe0:	e200      	b.n	80093e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008fe2:	4b15      	ldr	r3, [pc, #84]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8008fe4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008fe6:	f003 0302 	and.w	r3, r3, #2
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d1f0      	bne.n	8008fd0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	f003 0320 	and.w	r3, r3, #32
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d039      	beq.n	800906e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	699b      	ldr	r3, [r3, #24]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d01c      	beq.n	800903c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009002:	4b0d      	ldr	r3, [pc, #52]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	4a0c      	ldr	r2, [pc, #48]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 8009008:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800900c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800900e:	f7fc fb93 	bl	8005738 <HAL_GetTick>
 8009012:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009014:	e008      	b.n	8009028 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009016:	f7fc fb8f 	bl	8005738 <HAL_GetTick>
 800901a:	4602      	mov	r2, r0
 800901c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800901e:	1ad3      	subs	r3, r2, r3
 8009020:	2b02      	cmp	r3, #2
 8009022:	d901      	bls.n	8009028 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8009024:	2303      	movs	r3, #3
 8009026:	e1dd      	b.n	80093e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009028:	4b03      	ldr	r3, [pc, #12]	@ (8009038 <HAL_RCC_OscConfig+0x4f8>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009030:	2b00      	cmp	r3, #0
 8009032:	d0f0      	beq.n	8009016 <HAL_RCC_OscConfig+0x4d6>
 8009034:	e01b      	b.n	800906e <HAL_RCC_OscConfig+0x52e>
 8009036:	bf00      	nop
 8009038:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800903c:	4b9b      	ldr	r3, [pc, #620]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	4a9a      	ldr	r2, [pc, #616]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 8009042:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009046:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009048:	f7fc fb76 	bl	8005738 <HAL_GetTick>
 800904c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800904e:	e008      	b.n	8009062 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009050:	f7fc fb72 	bl	8005738 <HAL_GetTick>
 8009054:	4602      	mov	r2, r0
 8009056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009058:	1ad3      	subs	r3, r2, r3
 800905a:	2b02      	cmp	r3, #2
 800905c:	d901      	bls.n	8009062 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800905e:	2303      	movs	r3, #3
 8009060:	e1c0      	b.n	80093e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009062:	4b92      	ldr	r3, [pc, #584]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800906a:	2b00      	cmp	r3, #0
 800906c:	d1f0      	bne.n	8009050 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	f003 0304 	and.w	r3, r3, #4
 8009076:	2b00      	cmp	r3, #0
 8009078:	f000 8081 	beq.w	800917e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800907c:	4b8c      	ldr	r3, [pc, #560]	@ (80092b0 <HAL_RCC_OscConfig+0x770>)
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	4a8b      	ldr	r2, [pc, #556]	@ (80092b0 <HAL_RCC_OscConfig+0x770>)
 8009082:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009086:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009088:	f7fc fb56 	bl	8005738 <HAL_GetTick>
 800908c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800908e:	e008      	b.n	80090a2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009090:	f7fc fb52 	bl	8005738 <HAL_GetTick>
 8009094:	4602      	mov	r2, r0
 8009096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009098:	1ad3      	subs	r3, r2, r3
 800909a:	2b64      	cmp	r3, #100	@ 0x64
 800909c:	d901      	bls.n	80090a2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800909e:	2303      	movs	r3, #3
 80090a0:	e1a0      	b.n	80093e4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80090a2:	4b83      	ldr	r3, [pc, #524]	@ (80092b0 <HAL_RCC_OscConfig+0x770>)
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d0f0      	beq.n	8009090 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	689b      	ldr	r3, [r3, #8]
 80090b2:	2b01      	cmp	r3, #1
 80090b4:	d106      	bne.n	80090c4 <HAL_RCC_OscConfig+0x584>
 80090b6:	4b7d      	ldr	r3, [pc, #500]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 80090b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80090ba:	4a7c      	ldr	r2, [pc, #496]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 80090bc:	f043 0301 	orr.w	r3, r3, #1
 80090c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80090c2:	e02d      	b.n	8009120 <HAL_RCC_OscConfig+0x5e0>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	689b      	ldr	r3, [r3, #8]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d10c      	bne.n	80090e6 <HAL_RCC_OscConfig+0x5a6>
 80090cc:	4b77      	ldr	r3, [pc, #476]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 80090ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80090d0:	4a76      	ldr	r2, [pc, #472]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 80090d2:	f023 0301 	bic.w	r3, r3, #1
 80090d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80090d8:	4b74      	ldr	r3, [pc, #464]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 80090da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80090dc:	4a73      	ldr	r2, [pc, #460]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 80090de:	f023 0304 	bic.w	r3, r3, #4
 80090e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80090e4:	e01c      	b.n	8009120 <HAL_RCC_OscConfig+0x5e0>
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	689b      	ldr	r3, [r3, #8]
 80090ea:	2b05      	cmp	r3, #5
 80090ec:	d10c      	bne.n	8009108 <HAL_RCC_OscConfig+0x5c8>
 80090ee:	4b6f      	ldr	r3, [pc, #444]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 80090f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80090f2:	4a6e      	ldr	r2, [pc, #440]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 80090f4:	f043 0304 	orr.w	r3, r3, #4
 80090f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80090fa:	4b6c      	ldr	r3, [pc, #432]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 80090fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80090fe:	4a6b      	ldr	r2, [pc, #428]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 8009100:	f043 0301 	orr.w	r3, r3, #1
 8009104:	6713      	str	r3, [r2, #112]	@ 0x70
 8009106:	e00b      	b.n	8009120 <HAL_RCC_OscConfig+0x5e0>
 8009108:	4b68      	ldr	r3, [pc, #416]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 800910a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800910c:	4a67      	ldr	r2, [pc, #412]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 800910e:	f023 0301 	bic.w	r3, r3, #1
 8009112:	6713      	str	r3, [r2, #112]	@ 0x70
 8009114:	4b65      	ldr	r3, [pc, #404]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 8009116:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009118:	4a64      	ldr	r2, [pc, #400]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 800911a:	f023 0304 	bic.w	r3, r3, #4
 800911e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	689b      	ldr	r3, [r3, #8]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d015      	beq.n	8009154 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009128:	f7fc fb06 	bl	8005738 <HAL_GetTick>
 800912c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800912e:	e00a      	b.n	8009146 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009130:	f7fc fb02 	bl	8005738 <HAL_GetTick>
 8009134:	4602      	mov	r2, r0
 8009136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009138:	1ad3      	subs	r3, r2, r3
 800913a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800913e:	4293      	cmp	r3, r2
 8009140:	d901      	bls.n	8009146 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8009142:	2303      	movs	r3, #3
 8009144:	e14e      	b.n	80093e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009146:	4b59      	ldr	r3, [pc, #356]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 8009148:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800914a:	f003 0302 	and.w	r3, r3, #2
 800914e:	2b00      	cmp	r3, #0
 8009150:	d0ee      	beq.n	8009130 <HAL_RCC_OscConfig+0x5f0>
 8009152:	e014      	b.n	800917e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009154:	f7fc faf0 	bl	8005738 <HAL_GetTick>
 8009158:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800915a:	e00a      	b.n	8009172 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800915c:	f7fc faec 	bl	8005738 <HAL_GetTick>
 8009160:	4602      	mov	r2, r0
 8009162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009164:	1ad3      	subs	r3, r2, r3
 8009166:	f241 3288 	movw	r2, #5000	@ 0x1388
 800916a:	4293      	cmp	r3, r2
 800916c:	d901      	bls.n	8009172 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800916e:	2303      	movs	r3, #3
 8009170:	e138      	b.n	80093e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009172:	4b4e      	ldr	r3, [pc, #312]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 8009174:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009176:	f003 0302 	and.w	r3, r3, #2
 800917a:	2b00      	cmp	r3, #0
 800917c:	d1ee      	bne.n	800915c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009182:	2b00      	cmp	r3, #0
 8009184:	f000 812d 	beq.w	80093e2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8009188:	4b48      	ldr	r3, [pc, #288]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 800918a:	691b      	ldr	r3, [r3, #16]
 800918c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009190:	2b18      	cmp	r3, #24
 8009192:	f000 80bd 	beq.w	8009310 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800919a:	2b02      	cmp	r3, #2
 800919c:	f040 809e 	bne.w	80092dc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80091a0:	4b42      	ldr	r3, [pc, #264]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	4a41      	ldr	r2, [pc, #260]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 80091a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80091aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091ac:	f7fc fac4 	bl	8005738 <HAL_GetTick>
 80091b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80091b2:	e008      	b.n	80091c6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80091b4:	f7fc fac0 	bl	8005738 <HAL_GetTick>
 80091b8:	4602      	mov	r2, r0
 80091ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091bc:	1ad3      	subs	r3, r2, r3
 80091be:	2b02      	cmp	r3, #2
 80091c0:	d901      	bls.n	80091c6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80091c2:	2303      	movs	r3, #3
 80091c4:	e10e      	b.n	80093e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80091c6:	4b39      	ldr	r3, [pc, #228]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d1f0      	bne.n	80091b4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80091d2:	4b36      	ldr	r3, [pc, #216]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 80091d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80091d6:	4b37      	ldr	r3, [pc, #220]	@ (80092b4 <HAL_RCC_OscConfig+0x774>)
 80091d8:	4013      	ands	r3, r2
 80091da:	687a      	ldr	r2, [r7, #4]
 80091dc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80091de:	687a      	ldr	r2, [r7, #4]
 80091e0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80091e2:	0112      	lsls	r2, r2, #4
 80091e4:	430a      	orrs	r2, r1
 80091e6:	4931      	ldr	r1, [pc, #196]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 80091e8:	4313      	orrs	r3, r2
 80091ea:	628b      	str	r3, [r1, #40]	@ 0x28
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091f0:	3b01      	subs	r3, #1
 80091f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80091fa:	3b01      	subs	r3, #1
 80091fc:	025b      	lsls	r3, r3, #9
 80091fe:	b29b      	uxth	r3, r3
 8009200:	431a      	orrs	r2, r3
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009206:	3b01      	subs	r3, #1
 8009208:	041b      	lsls	r3, r3, #16
 800920a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800920e:	431a      	orrs	r2, r3
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009214:	3b01      	subs	r3, #1
 8009216:	061b      	lsls	r3, r3, #24
 8009218:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800921c:	4923      	ldr	r1, [pc, #140]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 800921e:	4313      	orrs	r3, r2
 8009220:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8009222:	4b22      	ldr	r3, [pc, #136]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 8009224:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009226:	4a21      	ldr	r2, [pc, #132]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 8009228:	f023 0301 	bic.w	r3, r3, #1
 800922c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800922e:	4b1f      	ldr	r3, [pc, #124]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 8009230:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009232:	4b21      	ldr	r3, [pc, #132]	@ (80092b8 <HAL_RCC_OscConfig+0x778>)
 8009234:	4013      	ands	r3, r2
 8009236:	687a      	ldr	r2, [r7, #4]
 8009238:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800923a:	00d2      	lsls	r2, r2, #3
 800923c:	491b      	ldr	r1, [pc, #108]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 800923e:	4313      	orrs	r3, r2
 8009240:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8009242:	4b1a      	ldr	r3, [pc, #104]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 8009244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009246:	f023 020c 	bic.w	r2, r3, #12
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800924e:	4917      	ldr	r1, [pc, #92]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 8009250:	4313      	orrs	r3, r2
 8009252:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8009254:	4b15      	ldr	r3, [pc, #84]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 8009256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009258:	f023 0202 	bic.w	r2, r3, #2
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009260:	4912      	ldr	r1, [pc, #72]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 8009262:	4313      	orrs	r3, r2
 8009264:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009266:	4b11      	ldr	r3, [pc, #68]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 8009268:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800926a:	4a10      	ldr	r2, [pc, #64]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 800926c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009270:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009272:	4b0e      	ldr	r3, [pc, #56]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 8009274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009276:	4a0d      	ldr	r2, [pc, #52]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 8009278:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800927c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800927e:	4b0b      	ldr	r3, [pc, #44]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 8009280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009282:	4a0a      	ldr	r2, [pc, #40]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 8009284:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009288:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800928a:	4b08      	ldr	r3, [pc, #32]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 800928c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800928e:	4a07      	ldr	r2, [pc, #28]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 8009290:	f043 0301 	orr.w	r3, r3, #1
 8009294:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009296:	4b05      	ldr	r3, [pc, #20]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	4a04      	ldr	r2, [pc, #16]	@ (80092ac <HAL_RCC_OscConfig+0x76c>)
 800929c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80092a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80092a2:	f7fc fa49 	bl	8005738 <HAL_GetTick>
 80092a6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80092a8:	e011      	b.n	80092ce <HAL_RCC_OscConfig+0x78e>
 80092aa:	bf00      	nop
 80092ac:	58024400 	.word	0x58024400
 80092b0:	58024800 	.word	0x58024800
 80092b4:	fffffc0c 	.word	0xfffffc0c
 80092b8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80092bc:	f7fc fa3c 	bl	8005738 <HAL_GetTick>
 80092c0:	4602      	mov	r2, r0
 80092c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092c4:	1ad3      	subs	r3, r2, r3
 80092c6:	2b02      	cmp	r3, #2
 80092c8:	d901      	bls.n	80092ce <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80092ca:	2303      	movs	r3, #3
 80092cc:	e08a      	b.n	80093e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80092ce:	4b47      	ldr	r3, [pc, #284]	@ (80093ec <HAL_RCC_OscConfig+0x8ac>)
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d0f0      	beq.n	80092bc <HAL_RCC_OscConfig+0x77c>
 80092da:	e082      	b.n	80093e2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80092dc:	4b43      	ldr	r3, [pc, #268]	@ (80093ec <HAL_RCC_OscConfig+0x8ac>)
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	4a42      	ldr	r2, [pc, #264]	@ (80093ec <HAL_RCC_OscConfig+0x8ac>)
 80092e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80092e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80092e8:	f7fc fa26 	bl	8005738 <HAL_GetTick>
 80092ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80092ee:	e008      	b.n	8009302 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80092f0:	f7fc fa22 	bl	8005738 <HAL_GetTick>
 80092f4:	4602      	mov	r2, r0
 80092f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092f8:	1ad3      	subs	r3, r2, r3
 80092fa:	2b02      	cmp	r3, #2
 80092fc:	d901      	bls.n	8009302 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80092fe:	2303      	movs	r3, #3
 8009300:	e070      	b.n	80093e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009302:	4b3a      	ldr	r3, [pc, #232]	@ (80093ec <HAL_RCC_OscConfig+0x8ac>)
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800930a:	2b00      	cmp	r3, #0
 800930c:	d1f0      	bne.n	80092f0 <HAL_RCC_OscConfig+0x7b0>
 800930e:	e068      	b.n	80093e2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8009310:	4b36      	ldr	r3, [pc, #216]	@ (80093ec <HAL_RCC_OscConfig+0x8ac>)
 8009312:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009314:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8009316:	4b35      	ldr	r3, [pc, #212]	@ (80093ec <HAL_RCC_OscConfig+0x8ac>)
 8009318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800931a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009320:	2b01      	cmp	r3, #1
 8009322:	d031      	beq.n	8009388 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009324:	693b      	ldr	r3, [r7, #16]
 8009326:	f003 0203 	and.w	r2, r3, #3
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800932e:	429a      	cmp	r2, r3
 8009330:	d12a      	bne.n	8009388 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009332:	693b      	ldr	r3, [r7, #16]
 8009334:	091b      	lsrs	r3, r3, #4
 8009336:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800933e:	429a      	cmp	r2, r3
 8009340:	d122      	bne.n	8009388 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800934c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800934e:	429a      	cmp	r2, r3
 8009350:	d11a      	bne.n	8009388 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	0a5b      	lsrs	r3, r3, #9
 8009356:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800935e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009360:	429a      	cmp	r2, r3
 8009362:	d111      	bne.n	8009388 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	0c1b      	lsrs	r3, r3, #16
 8009368:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009370:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009372:	429a      	cmp	r2, r3
 8009374:	d108      	bne.n	8009388 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	0e1b      	lsrs	r3, r3, #24
 800937a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009382:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009384:	429a      	cmp	r2, r3
 8009386:	d001      	beq.n	800938c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8009388:	2301      	movs	r3, #1
 800938a:	e02b      	b.n	80093e4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800938c:	4b17      	ldr	r3, [pc, #92]	@ (80093ec <HAL_RCC_OscConfig+0x8ac>)
 800938e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009390:	08db      	lsrs	r3, r3, #3
 8009392:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009396:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800939c:	693a      	ldr	r2, [r7, #16]
 800939e:	429a      	cmp	r2, r3
 80093a0:	d01f      	beq.n	80093e2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80093a2:	4b12      	ldr	r3, [pc, #72]	@ (80093ec <HAL_RCC_OscConfig+0x8ac>)
 80093a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093a6:	4a11      	ldr	r2, [pc, #68]	@ (80093ec <HAL_RCC_OscConfig+0x8ac>)
 80093a8:	f023 0301 	bic.w	r3, r3, #1
 80093ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80093ae:	f7fc f9c3 	bl	8005738 <HAL_GetTick>
 80093b2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80093b4:	bf00      	nop
 80093b6:	f7fc f9bf 	bl	8005738 <HAL_GetTick>
 80093ba:	4602      	mov	r2, r0
 80093bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093be:	4293      	cmp	r3, r2
 80093c0:	d0f9      	beq.n	80093b6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80093c2:	4b0a      	ldr	r3, [pc, #40]	@ (80093ec <HAL_RCC_OscConfig+0x8ac>)
 80093c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80093c6:	4b0a      	ldr	r3, [pc, #40]	@ (80093f0 <HAL_RCC_OscConfig+0x8b0>)
 80093c8:	4013      	ands	r3, r2
 80093ca:	687a      	ldr	r2, [r7, #4]
 80093cc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80093ce:	00d2      	lsls	r2, r2, #3
 80093d0:	4906      	ldr	r1, [pc, #24]	@ (80093ec <HAL_RCC_OscConfig+0x8ac>)
 80093d2:	4313      	orrs	r3, r2
 80093d4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80093d6:	4b05      	ldr	r3, [pc, #20]	@ (80093ec <HAL_RCC_OscConfig+0x8ac>)
 80093d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093da:	4a04      	ldr	r2, [pc, #16]	@ (80093ec <HAL_RCC_OscConfig+0x8ac>)
 80093dc:	f043 0301 	orr.w	r3, r3, #1
 80093e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80093e2:	2300      	movs	r3, #0
}
 80093e4:	4618      	mov	r0, r3
 80093e6:	3730      	adds	r7, #48	@ 0x30
 80093e8:	46bd      	mov	sp, r7
 80093ea:	bd80      	pop	{r7, pc}
 80093ec:	58024400 	.word	0x58024400
 80093f0:	ffff0007 	.word	0xffff0007

080093f4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b086      	sub	sp, #24
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
 80093fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	2b00      	cmp	r3, #0
 8009402:	d101      	bne.n	8009408 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009404:	2301      	movs	r3, #1
 8009406:	e19c      	b.n	8009742 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009408:	4b8a      	ldr	r3, [pc, #552]	@ (8009634 <HAL_RCC_ClockConfig+0x240>)
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	f003 030f 	and.w	r3, r3, #15
 8009410:	683a      	ldr	r2, [r7, #0]
 8009412:	429a      	cmp	r2, r3
 8009414:	d910      	bls.n	8009438 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009416:	4b87      	ldr	r3, [pc, #540]	@ (8009634 <HAL_RCC_ClockConfig+0x240>)
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	f023 020f 	bic.w	r2, r3, #15
 800941e:	4985      	ldr	r1, [pc, #532]	@ (8009634 <HAL_RCC_ClockConfig+0x240>)
 8009420:	683b      	ldr	r3, [r7, #0]
 8009422:	4313      	orrs	r3, r2
 8009424:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009426:	4b83      	ldr	r3, [pc, #524]	@ (8009634 <HAL_RCC_ClockConfig+0x240>)
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	f003 030f 	and.w	r3, r3, #15
 800942e:	683a      	ldr	r2, [r7, #0]
 8009430:	429a      	cmp	r2, r3
 8009432:	d001      	beq.n	8009438 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8009434:	2301      	movs	r3, #1
 8009436:	e184      	b.n	8009742 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	f003 0304 	and.w	r3, r3, #4
 8009440:	2b00      	cmp	r3, #0
 8009442:	d010      	beq.n	8009466 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	691a      	ldr	r2, [r3, #16]
 8009448:	4b7b      	ldr	r3, [pc, #492]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 800944a:	699b      	ldr	r3, [r3, #24]
 800944c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009450:	429a      	cmp	r2, r3
 8009452:	d908      	bls.n	8009466 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009454:	4b78      	ldr	r3, [pc, #480]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 8009456:	699b      	ldr	r3, [r3, #24]
 8009458:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	691b      	ldr	r3, [r3, #16]
 8009460:	4975      	ldr	r1, [pc, #468]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 8009462:	4313      	orrs	r3, r2
 8009464:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	f003 0308 	and.w	r3, r3, #8
 800946e:	2b00      	cmp	r3, #0
 8009470:	d010      	beq.n	8009494 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	695a      	ldr	r2, [r3, #20]
 8009476:	4b70      	ldr	r3, [pc, #448]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 8009478:	69db      	ldr	r3, [r3, #28]
 800947a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800947e:	429a      	cmp	r2, r3
 8009480:	d908      	bls.n	8009494 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009482:	4b6d      	ldr	r3, [pc, #436]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 8009484:	69db      	ldr	r3, [r3, #28]
 8009486:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	695b      	ldr	r3, [r3, #20]
 800948e:	496a      	ldr	r1, [pc, #424]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 8009490:	4313      	orrs	r3, r2
 8009492:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f003 0310 	and.w	r3, r3, #16
 800949c:	2b00      	cmp	r3, #0
 800949e:	d010      	beq.n	80094c2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	699a      	ldr	r2, [r3, #24]
 80094a4:	4b64      	ldr	r3, [pc, #400]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 80094a6:	69db      	ldr	r3, [r3, #28]
 80094a8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80094ac:	429a      	cmp	r2, r3
 80094ae:	d908      	bls.n	80094c2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80094b0:	4b61      	ldr	r3, [pc, #388]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 80094b2:	69db      	ldr	r3, [r3, #28]
 80094b4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	699b      	ldr	r3, [r3, #24]
 80094bc:	495e      	ldr	r1, [pc, #376]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 80094be:	4313      	orrs	r3, r2
 80094c0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	f003 0320 	and.w	r3, r3, #32
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d010      	beq.n	80094f0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	69da      	ldr	r2, [r3, #28]
 80094d2:	4b59      	ldr	r3, [pc, #356]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 80094d4:	6a1b      	ldr	r3, [r3, #32]
 80094d6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80094da:	429a      	cmp	r2, r3
 80094dc:	d908      	bls.n	80094f0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80094de:	4b56      	ldr	r3, [pc, #344]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 80094e0:	6a1b      	ldr	r3, [r3, #32]
 80094e2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	69db      	ldr	r3, [r3, #28]
 80094ea:	4953      	ldr	r1, [pc, #332]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 80094ec:	4313      	orrs	r3, r2
 80094ee:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	f003 0302 	and.w	r3, r3, #2
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d010      	beq.n	800951e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	68da      	ldr	r2, [r3, #12]
 8009500:	4b4d      	ldr	r3, [pc, #308]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 8009502:	699b      	ldr	r3, [r3, #24]
 8009504:	f003 030f 	and.w	r3, r3, #15
 8009508:	429a      	cmp	r2, r3
 800950a:	d908      	bls.n	800951e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800950c:	4b4a      	ldr	r3, [pc, #296]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 800950e:	699b      	ldr	r3, [r3, #24]
 8009510:	f023 020f 	bic.w	r2, r3, #15
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	68db      	ldr	r3, [r3, #12]
 8009518:	4947      	ldr	r1, [pc, #284]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 800951a:	4313      	orrs	r3, r2
 800951c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	f003 0301 	and.w	r3, r3, #1
 8009526:	2b00      	cmp	r3, #0
 8009528:	d055      	beq.n	80095d6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800952a:	4b43      	ldr	r3, [pc, #268]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 800952c:	699b      	ldr	r3, [r3, #24]
 800952e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	689b      	ldr	r3, [r3, #8]
 8009536:	4940      	ldr	r1, [pc, #256]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 8009538:	4313      	orrs	r3, r2
 800953a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	685b      	ldr	r3, [r3, #4]
 8009540:	2b02      	cmp	r3, #2
 8009542:	d107      	bne.n	8009554 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009544:	4b3c      	ldr	r3, [pc, #240]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800954c:	2b00      	cmp	r3, #0
 800954e:	d121      	bne.n	8009594 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009550:	2301      	movs	r3, #1
 8009552:	e0f6      	b.n	8009742 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	685b      	ldr	r3, [r3, #4]
 8009558:	2b03      	cmp	r3, #3
 800955a:	d107      	bne.n	800956c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800955c:	4b36      	ldr	r3, [pc, #216]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009564:	2b00      	cmp	r3, #0
 8009566:	d115      	bne.n	8009594 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009568:	2301      	movs	r3, #1
 800956a:	e0ea      	b.n	8009742 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	685b      	ldr	r3, [r3, #4]
 8009570:	2b01      	cmp	r3, #1
 8009572:	d107      	bne.n	8009584 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009574:	4b30      	ldr	r3, [pc, #192]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800957c:	2b00      	cmp	r3, #0
 800957e:	d109      	bne.n	8009594 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009580:	2301      	movs	r3, #1
 8009582:	e0de      	b.n	8009742 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009584:	4b2c      	ldr	r3, [pc, #176]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	f003 0304 	and.w	r3, r3, #4
 800958c:	2b00      	cmp	r3, #0
 800958e:	d101      	bne.n	8009594 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009590:	2301      	movs	r3, #1
 8009592:	e0d6      	b.n	8009742 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009594:	4b28      	ldr	r3, [pc, #160]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 8009596:	691b      	ldr	r3, [r3, #16]
 8009598:	f023 0207 	bic.w	r2, r3, #7
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	685b      	ldr	r3, [r3, #4]
 80095a0:	4925      	ldr	r1, [pc, #148]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 80095a2:	4313      	orrs	r3, r2
 80095a4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80095a6:	f7fc f8c7 	bl	8005738 <HAL_GetTick>
 80095aa:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80095ac:	e00a      	b.n	80095c4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80095ae:	f7fc f8c3 	bl	8005738 <HAL_GetTick>
 80095b2:	4602      	mov	r2, r0
 80095b4:	697b      	ldr	r3, [r7, #20]
 80095b6:	1ad3      	subs	r3, r2, r3
 80095b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80095bc:	4293      	cmp	r3, r2
 80095be:	d901      	bls.n	80095c4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80095c0:	2303      	movs	r3, #3
 80095c2:	e0be      	b.n	8009742 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80095c4:	4b1c      	ldr	r3, [pc, #112]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 80095c6:	691b      	ldr	r3, [r3, #16]
 80095c8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	685b      	ldr	r3, [r3, #4]
 80095d0:	00db      	lsls	r3, r3, #3
 80095d2:	429a      	cmp	r2, r3
 80095d4:	d1eb      	bne.n	80095ae <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	f003 0302 	and.w	r3, r3, #2
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d010      	beq.n	8009604 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	68da      	ldr	r2, [r3, #12]
 80095e6:	4b14      	ldr	r3, [pc, #80]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 80095e8:	699b      	ldr	r3, [r3, #24]
 80095ea:	f003 030f 	and.w	r3, r3, #15
 80095ee:	429a      	cmp	r2, r3
 80095f0:	d208      	bcs.n	8009604 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80095f2:	4b11      	ldr	r3, [pc, #68]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 80095f4:	699b      	ldr	r3, [r3, #24]
 80095f6:	f023 020f 	bic.w	r2, r3, #15
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	68db      	ldr	r3, [r3, #12]
 80095fe:	490e      	ldr	r1, [pc, #56]	@ (8009638 <HAL_RCC_ClockConfig+0x244>)
 8009600:	4313      	orrs	r3, r2
 8009602:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009604:	4b0b      	ldr	r3, [pc, #44]	@ (8009634 <HAL_RCC_ClockConfig+0x240>)
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	f003 030f 	and.w	r3, r3, #15
 800960c:	683a      	ldr	r2, [r7, #0]
 800960e:	429a      	cmp	r2, r3
 8009610:	d214      	bcs.n	800963c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009612:	4b08      	ldr	r3, [pc, #32]	@ (8009634 <HAL_RCC_ClockConfig+0x240>)
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	f023 020f 	bic.w	r2, r3, #15
 800961a:	4906      	ldr	r1, [pc, #24]	@ (8009634 <HAL_RCC_ClockConfig+0x240>)
 800961c:	683b      	ldr	r3, [r7, #0]
 800961e:	4313      	orrs	r3, r2
 8009620:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009622:	4b04      	ldr	r3, [pc, #16]	@ (8009634 <HAL_RCC_ClockConfig+0x240>)
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	f003 030f 	and.w	r3, r3, #15
 800962a:	683a      	ldr	r2, [r7, #0]
 800962c:	429a      	cmp	r2, r3
 800962e:	d005      	beq.n	800963c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8009630:	2301      	movs	r3, #1
 8009632:	e086      	b.n	8009742 <HAL_RCC_ClockConfig+0x34e>
 8009634:	52002000 	.word	0x52002000
 8009638:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f003 0304 	and.w	r3, r3, #4
 8009644:	2b00      	cmp	r3, #0
 8009646:	d010      	beq.n	800966a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	691a      	ldr	r2, [r3, #16]
 800964c:	4b3f      	ldr	r3, [pc, #252]	@ (800974c <HAL_RCC_ClockConfig+0x358>)
 800964e:	699b      	ldr	r3, [r3, #24]
 8009650:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009654:	429a      	cmp	r2, r3
 8009656:	d208      	bcs.n	800966a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009658:	4b3c      	ldr	r3, [pc, #240]	@ (800974c <HAL_RCC_ClockConfig+0x358>)
 800965a:	699b      	ldr	r3, [r3, #24]
 800965c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	691b      	ldr	r3, [r3, #16]
 8009664:	4939      	ldr	r1, [pc, #228]	@ (800974c <HAL_RCC_ClockConfig+0x358>)
 8009666:	4313      	orrs	r3, r2
 8009668:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	f003 0308 	and.w	r3, r3, #8
 8009672:	2b00      	cmp	r3, #0
 8009674:	d010      	beq.n	8009698 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	695a      	ldr	r2, [r3, #20]
 800967a:	4b34      	ldr	r3, [pc, #208]	@ (800974c <HAL_RCC_ClockConfig+0x358>)
 800967c:	69db      	ldr	r3, [r3, #28]
 800967e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009682:	429a      	cmp	r2, r3
 8009684:	d208      	bcs.n	8009698 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009686:	4b31      	ldr	r3, [pc, #196]	@ (800974c <HAL_RCC_ClockConfig+0x358>)
 8009688:	69db      	ldr	r3, [r3, #28]
 800968a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	695b      	ldr	r3, [r3, #20]
 8009692:	492e      	ldr	r1, [pc, #184]	@ (800974c <HAL_RCC_ClockConfig+0x358>)
 8009694:	4313      	orrs	r3, r2
 8009696:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	f003 0310 	and.w	r3, r3, #16
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d010      	beq.n	80096c6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	699a      	ldr	r2, [r3, #24]
 80096a8:	4b28      	ldr	r3, [pc, #160]	@ (800974c <HAL_RCC_ClockConfig+0x358>)
 80096aa:	69db      	ldr	r3, [r3, #28]
 80096ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80096b0:	429a      	cmp	r2, r3
 80096b2:	d208      	bcs.n	80096c6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80096b4:	4b25      	ldr	r3, [pc, #148]	@ (800974c <HAL_RCC_ClockConfig+0x358>)
 80096b6:	69db      	ldr	r3, [r3, #28]
 80096b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	699b      	ldr	r3, [r3, #24]
 80096c0:	4922      	ldr	r1, [pc, #136]	@ (800974c <HAL_RCC_ClockConfig+0x358>)
 80096c2:	4313      	orrs	r3, r2
 80096c4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	f003 0320 	and.w	r3, r3, #32
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d010      	beq.n	80096f4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	69da      	ldr	r2, [r3, #28]
 80096d6:	4b1d      	ldr	r3, [pc, #116]	@ (800974c <HAL_RCC_ClockConfig+0x358>)
 80096d8:	6a1b      	ldr	r3, [r3, #32]
 80096da:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80096de:	429a      	cmp	r2, r3
 80096e0:	d208      	bcs.n	80096f4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80096e2:	4b1a      	ldr	r3, [pc, #104]	@ (800974c <HAL_RCC_ClockConfig+0x358>)
 80096e4:	6a1b      	ldr	r3, [r3, #32]
 80096e6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	69db      	ldr	r3, [r3, #28]
 80096ee:	4917      	ldr	r1, [pc, #92]	@ (800974c <HAL_RCC_ClockConfig+0x358>)
 80096f0:	4313      	orrs	r3, r2
 80096f2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80096f4:	f000 f834 	bl	8009760 <HAL_RCC_GetSysClockFreq>
 80096f8:	4602      	mov	r2, r0
 80096fa:	4b14      	ldr	r3, [pc, #80]	@ (800974c <HAL_RCC_ClockConfig+0x358>)
 80096fc:	699b      	ldr	r3, [r3, #24]
 80096fe:	0a1b      	lsrs	r3, r3, #8
 8009700:	f003 030f 	and.w	r3, r3, #15
 8009704:	4912      	ldr	r1, [pc, #72]	@ (8009750 <HAL_RCC_ClockConfig+0x35c>)
 8009706:	5ccb      	ldrb	r3, [r1, r3]
 8009708:	f003 031f 	and.w	r3, r3, #31
 800970c:	fa22 f303 	lsr.w	r3, r2, r3
 8009710:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009712:	4b0e      	ldr	r3, [pc, #56]	@ (800974c <HAL_RCC_ClockConfig+0x358>)
 8009714:	699b      	ldr	r3, [r3, #24]
 8009716:	f003 030f 	and.w	r3, r3, #15
 800971a:	4a0d      	ldr	r2, [pc, #52]	@ (8009750 <HAL_RCC_ClockConfig+0x35c>)
 800971c:	5cd3      	ldrb	r3, [r2, r3]
 800971e:	f003 031f 	and.w	r3, r3, #31
 8009722:	693a      	ldr	r2, [r7, #16]
 8009724:	fa22 f303 	lsr.w	r3, r2, r3
 8009728:	4a0a      	ldr	r2, [pc, #40]	@ (8009754 <HAL_RCC_ClockConfig+0x360>)
 800972a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800972c:	4a0a      	ldr	r2, [pc, #40]	@ (8009758 <HAL_RCC_ClockConfig+0x364>)
 800972e:	693b      	ldr	r3, [r7, #16]
 8009730:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8009732:	4b0a      	ldr	r3, [pc, #40]	@ (800975c <HAL_RCC_ClockConfig+0x368>)
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	4618      	mov	r0, r3
 8009738:	f7fb ffb4 	bl	80056a4 <HAL_InitTick>
 800973c:	4603      	mov	r3, r0
 800973e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8009740:	7bfb      	ldrb	r3, [r7, #15]
}
 8009742:	4618      	mov	r0, r3
 8009744:	3718      	adds	r7, #24
 8009746:	46bd      	mov	sp, r7
 8009748:	bd80      	pop	{r7, pc}
 800974a:	bf00      	nop
 800974c:	58024400 	.word	0x58024400
 8009750:	08014670 	.word	0x08014670
 8009754:	2400001c 	.word	0x2400001c
 8009758:	24000018 	.word	0x24000018
 800975c:	24000020 	.word	0x24000020

08009760 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009760:	b480      	push	{r7}
 8009762:	b089      	sub	sp, #36	@ 0x24
 8009764:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009766:	4bb3      	ldr	r3, [pc, #716]	@ (8009a34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009768:	691b      	ldr	r3, [r3, #16]
 800976a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800976e:	2b18      	cmp	r3, #24
 8009770:	f200 8155 	bhi.w	8009a1e <HAL_RCC_GetSysClockFreq+0x2be>
 8009774:	a201      	add	r2, pc, #4	@ (adr r2, 800977c <HAL_RCC_GetSysClockFreq+0x1c>)
 8009776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800977a:	bf00      	nop
 800977c:	080097e1 	.word	0x080097e1
 8009780:	08009a1f 	.word	0x08009a1f
 8009784:	08009a1f 	.word	0x08009a1f
 8009788:	08009a1f 	.word	0x08009a1f
 800978c:	08009a1f 	.word	0x08009a1f
 8009790:	08009a1f 	.word	0x08009a1f
 8009794:	08009a1f 	.word	0x08009a1f
 8009798:	08009a1f 	.word	0x08009a1f
 800979c:	08009807 	.word	0x08009807
 80097a0:	08009a1f 	.word	0x08009a1f
 80097a4:	08009a1f 	.word	0x08009a1f
 80097a8:	08009a1f 	.word	0x08009a1f
 80097ac:	08009a1f 	.word	0x08009a1f
 80097b0:	08009a1f 	.word	0x08009a1f
 80097b4:	08009a1f 	.word	0x08009a1f
 80097b8:	08009a1f 	.word	0x08009a1f
 80097bc:	0800980d 	.word	0x0800980d
 80097c0:	08009a1f 	.word	0x08009a1f
 80097c4:	08009a1f 	.word	0x08009a1f
 80097c8:	08009a1f 	.word	0x08009a1f
 80097cc:	08009a1f 	.word	0x08009a1f
 80097d0:	08009a1f 	.word	0x08009a1f
 80097d4:	08009a1f 	.word	0x08009a1f
 80097d8:	08009a1f 	.word	0x08009a1f
 80097dc:	08009813 	.word	0x08009813
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80097e0:	4b94      	ldr	r3, [pc, #592]	@ (8009a34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	f003 0320 	and.w	r3, r3, #32
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d009      	beq.n	8009800 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80097ec:	4b91      	ldr	r3, [pc, #580]	@ (8009a34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	08db      	lsrs	r3, r3, #3
 80097f2:	f003 0303 	and.w	r3, r3, #3
 80097f6:	4a90      	ldr	r2, [pc, #576]	@ (8009a38 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80097f8:	fa22 f303 	lsr.w	r3, r2, r3
 80097fc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80097fe:	e111      	b.n	8009a24 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8009800:	4b8d      	ldr	r3, [pc, #564]	@ (8009a38 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009802:	61bb      	str	r3, [r7, #24]
      break;
 8009804:	e10e      	b.n	8009a24 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8009806:	4b8d      	ldr	r3, [pc, #564]	@ (8009a3c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009808:	61bb      	str	r3, [r7, #24]
      break;
 800980a:	e10b      	b.n	8009a24 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800980c:	4b8c      	ldr	r3, [pc, #560]	@ (8009a40 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800980e:	61bb      	str	r3, [r7, #24]
      break;
 8009810:	e108      	b.n	8009a24 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009812:	4b88      	ldr	r3, [pc, #544]	@ (8009a34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009816:	f003 0303 	and.w	r3, r3, #3
 800981a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800981c:	4b85      	ldr	r3, [pc, #532]	@ (8009a34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800981e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009820:	091b      	lsrs	r3, r3, #4
 8009822:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009826:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8009828:	4b82      	ldr	r3, [pc, #520]	@ (8009a34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800982a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800982c:	f003 0301 	and.w	r3, r3, #1
 8009830:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009832:	4b80      	ldr	r3, [pc, #512]	@ (8009a34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009834:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009836:	08db      	lsrs	r3, r3, #3
 8009838:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800983c:	68fa      	ldr	r2, [r7, #12]
 800983e:	fb02 f303 	mul.w	r3, r2, r3
 8009842:	ee07 3a90 	vmov	s15, r3
 8009846:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800984a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800984e:	693b      	ldr	r3, [r7, #16]
 8009850:	2b00      	cmp	r3, #0
 8009852:	f000 80e1 	beq.w	8009a18 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8009856:	697b      	ldr	r3, [r7, #20]
 8009858:	2b02      	cmp	r3, #2
 800985a:	f000 8083 	beq.w	8009964 <HAL_RCC_GetSysClockFreq+0x204>
 800985e:	697b      	ldr	r3, [r7, #20]
 8009860:	2b02      	cmp	r3, #2
 8009862:	f200 80a1 	bhi.w	80099a8 <HAL_RCC_GetSysClockFreq+0x248>
 8009866:	697b      	ldr	r3, [r7, #20]
 8009868:	2b00      	cmp	r3, #0
 800986a:	d003      	beq.n	8009874 <HAL_RCC_GetSysClockFreq+0x114>
 800986c:	697b      	ldr	r3, [r7, #20]
 800986e:	2b01      	cmp	r3, #1
 8009870:	d056      	beq.n	8009920 <HAL_RCC_GetSysClockFreq+0x1c0>
 8009872:	e099      	b.n	80099a8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009874:	4b6f      	ldr	r3, [pc, #444]	@ (8009a34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	f003 0320 	and.w	r3, r3, #32
 800987c:	2b00      	cmp	r3, #0
 800987e:	d02d      	beq.n	80098dc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009880:	4b6c      	ldr	r3, [pc, #432]	@ (8009a34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	08db      	lsrs	r3, r3, #3
 8009886:	f003 0303 	and.w	r3, r3, #3
 800988a:	4a6b      	ldr	r2, [pc, #428]	@ (8009a38 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800988c:	fa22 f303 	lsr.w	r3, r2, r3
 8009890:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	ee07 3a90 	vmov	s15, r3
 8009898:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800989c:	693b      	ldr	r3, [r7, #16]
 800989e:	ee07 3a90 	vmov	s15, r3
 80098a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80098a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80098aa:	4b62      	ldr	r3, [pc, #392]	@ (8009a34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80098ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098b2:	ee07 3a90 	vmov	s15, r3
 80098b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80098ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80098be:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8009a44 <HAL_RCC_GetSysClockFreq+0x2e4>
 80098c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80098c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80098ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80098ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80098d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80098d6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80098da:	e087      	b.n	80099ec <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80098dc:	693b      	ldr	r3, [r7, #16]
 80098de:	ee07 3a90 	vmov	s15, r3
 80098e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80098e6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8009a48 <HAL_RCC_GetSysClockFreq+0x2e8>
 80098ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80098ee:	4b51      	ldr	r3, [pc, #324]	@ (8009a34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80098f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098f6:	ee07 3a90 	vmov	s15, r3
 80098fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80098fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8009902:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8009a44 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009906:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800990a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800990e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009912:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009916:	ee67 7a27 	vmul.f32	s15, s14, s15
 800991a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800991e:	e065      	b.n	80099ec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009920:	693b      	ldr	r3, [r7, #16]
 8009922:	ee07 3a90 	vmov	s15, r3
 8009926:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800992a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8009a4c <HAL_RCC_GetSysClockFreq+0x2ec>
 800992e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009932:	4b40      	ldr	r3, [pc, #256]	@ (8009a34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009936:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800993a:	ee07 3a90 	vmov	s15, r3
 800993e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009942:	ed97 6a02 	vldr	s12, [r7, #8]
 8009946:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8009a44 <HAL_RCC_GetSysClockFreq+0x2e4>
 800994a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800994e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009952:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009956:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800995a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800995e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009962:	e043      	b.n	80099ec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009964:	693b      	ldr	r3, [r7, #16]
 8009966:	ee07 3a90 	vmov	s15, r3
 800996a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800996e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8009a50 <HAL_RCC_GetSysClockFreq+0x2f0>
 8009972:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009976:	4b2f      	ldr	r3, [pc, #188]	@ (8009a34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800997a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800997e:	ee07 3a90 	vmov	s15, r3
 8009982:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009986:	ed97 6a02 	vldr	s12, [r7, #8]
 800998a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8009a44 <HAL_RCC_GetSysClockFreq+0x2e4>
 800998e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009992:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009996:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800999a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800999e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80099a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80099a6:	e021      	b.n	80099ec <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80099a8:	693b      	ldr	r3, [r7, #16]
 80099aa:	ee07 3a90 	vmov	s15, r3
 80099ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80099b2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8009a4c <HAL_RCC_GetSysClockFreq+0x2ec>
 80099b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80099ba:	4b1e      	ldr	r3, [pc, #120]	@ (8009a34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80099bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099c2:	ee07 3a90 	vmov	s15, r3
 80099c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80099ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80099ce:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8009a44 <HAL_RCC_GetSysClockFreq+0x2e4>
 80099d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80099d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80099da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80099de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80099e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80099e6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80099ea:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80099ec:	4b11      	ldr	r3, [pc, #68]	@ (8009a34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80099ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099f0:	0a5b      	lsrs	r3, r3, #9
 80099f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80099f6:	3301      	adds	r3, #1
 80099f8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80099fa:	683b      	ldr	r3, [r7, #0]
 80099fc:	ee07 3a90 	vmov	s15, r3
 8009a00:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009a04:	edd7 6a07 	vldr	s13, [r7, #28]
 8009a08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009a0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009a10:	ee17 3a90 	vmov	r3, s15
 8009a14:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8009a16:	e005      	b.n	8009a24 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8009a18:	2300      	movs	r3, #0
 8009a1a:	61bb      	str	r3, [r7, #24]
      break;
 8009a1c:	e002      	b.n	8009a24 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8009a1e:	4b07      	ldr	r3, [pc, #28]	@ (8009a3c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009a20:	61bb      	str	r3, [r7, #24]
      break;
 8009a22:	bf00      	nop
  }

  return sysclockfreq;
 8009a24:	69bb      	ldr	r3, [r7, #24]
}
 8009a26:	4618      	mov	r0, r3
 8009a28:	3724      	adds	r7, #36	@ 0x24
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a30:	4770      	bx	lr
 8009a32:	bf00      	nop
 8009a34:	58024400 	.word	0x58024400
 8009a38:	03d09000 	.word	0x03d09000
 8009a3c:	003d0900 	.word	0x003d0900
 8009a40:	017d7840 	.word	0x017d7840
 8009a44:	46000000 	.word	0x46000000
 8009a48:	4c742400 	.word	0x4c742400
 8009a4c:	4a742400 	.word	0x4a742400
 8009a50:	4bbebc20 	.word	0x4bbebc20

08009a54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b082      	sub	sp, #8
 8009a58:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8009a5a:	f7ff fe81 	bl	8009760 <HAL_RCC_GetSysClockFreq>
 8009a5e:	4602      	mov	r2, r0
 8009a60:	4b10      	ldr	r3, [pc, #64]	@ (8009aa4 <HAL_RCC_GetHCLKFreq+0x50>)
 8009a62:	699b      	ldr	r3, [r3, #24]
 8009a64:	0a1b      	lsrs	r3, r3, #8
 8009a66:	f003 030f 	and.w	r3, r3, #15
 8009a6a:	490f      	ldr	r1, [pc, #60]	@ (8009aa8 <HAL_RCC_GetHCLKFreq+0x54>)
 8009a6c:	5ccb      	ldrb	r3, [r1, r3]
 8009a6e:	f003 031f 	and.w	r3, r3, #31
 8009a72:	fa22 f303 	lsr.w	r3, r2, r3
 8009a76:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009a78:	4b0a      	ldr	r3, [pc, #40]	@ (8009aa4 <HAL_RCC_GetHCLKFreq+0x50>)
 8009a7a:	699b      	ldr	r3, [r3, #24]
 8009a7c:	f003 030f 	and.w	r3, r3, #15
 8009a80:	4a09      	ldr	r2, [pc, #36]	@ (8009aa8 <HAL_RCC_GetHCLKFreq+0x54>)
 8009a82:	5cd3      	ldrb	r3, [r2, r3]
 8009a84:	f003 031f 	and.w	r3, r3, #31
 8009a88:	687a      	ldr	r2, [r7, #4]
 8009a8a:	fa22 f303 	lsr.w	r3, r2, r3
 8009a8e:	4a07      	ldr	r2, [pc, #28]	@ (8009aac <HAL_RCC_GetHCLKFreq+0x58>)
 8009a90:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009a92:	4a07      	ldr	r2, [pc, #28]	@ (8009ab0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8009a98:	4b04      	ldr	r3, [pc, #16]	@ (8009aac <HAL_RCC_GetHCLKFreq+0x58>)
 8009a9a:	681b      	ldr	r3, [r3, #0]
}
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	3708      	adds	r7, #8
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	bd80      	pop	{r7, pc}
 8009aa4:	58024400 	.word	0x58024400
 8009aa8:	08014670 	.word	0x08014670
 8009aac:	2400001c 	.word	0x2400001c
 8009ab0:	24000018 	.word	0x24000018

08009ab4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8009ab8:	f7ff ffcc 	bl	8009a54 <HAL_RCC_GetHCLKFreq>
 8009abc:	4602      	mov	r2, r0
 8009abe:	4b06      	ldr	r3, [pc, #24]	@ (8009ad8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009ac0:	69db      	ldr	r3, [r3, #28]
 8009ac2:	091b      	lsrs	r3, r3, #4
 8009ac4:	f003 0307 	and.w	r3, r3, #7
 8009ac8:	4904      	ldr	r1, [pc, #16]	@ (8009adc <HAL_RCC_GetPCLK1Freq+0x28>)
 8009aca:	5ccb      	ldrb	r3, [r1, r3]
 8009acc:	f003 031f 	and.w	r3, r3, #31
 8009ad0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	bd80      	pop	{r7, pc}
 8009ad8:	58024400 	.word	0x58024400
 8009adc:	08014670 	.word	0x08014670

08009ae0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8009ae4:	f7ff ffb6 	bl	8009a54 <HAL_RCC_GetHCLKFreq>
 8009ae8:	4602      	mov	r2, r0
 8009aea:	4b06      	ldr	r3, [pc, #24]	@ (8009b04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009aec:	69db      	ldr	r3, [r3, #28]
 8009aee:	0a1b      	lsrs	r3, r3, #8
 8009af0:	f003 0307 	and.w	r3, r3, #7
 8009af4:	4904      	ldr	r1, [pc, #16]	@ (8009b08 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009af6:	5ccb      	ldrb	r3, [r1, r3]
 8009af8:	f003 031f 	and.w	r3, r3, #31
 8009afc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8009b00:	4618      	mov	r0, r3
 8009b02:	bd80      	pop	{r7, pc}
 8009b04:	58024400 	.word	0x58024400
 8009b08:	08014670 	.word	0x08014670

08009b0c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009b0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009b10:	b0ca      	sub	sp, #296	@ 0x128
 8009b12:	af00      	add	r7, sp, #0
 8009b14:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009b18:	2300      	movs	r3, #0
 8009b1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009b1e:	2300      	movs	r3, #0
 8009b20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009b24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b2c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8009b30:	2500      	movs	r5, #0
 8009b32:	ea54 0305 	orrs.w	r3, r4, r5
 8009b36:	d049      	beq.n	8009bcc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8009b38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b3c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009b3e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009b42:	d02f      	beq.n	8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8009b44:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009b48:	d828      	bhi.n	8009b9c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8009b4a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009b4e:	d01a      	beq.n	8009b86 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8009b50:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009b54:	d822      	bhi.n	8009b9c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d003      	beq.n	8009b62 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8009b5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009b5e:	d007      	beq.n	8009b70 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8009b60:	e01c      	b.n	8009b9c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009b62:	4bb8      	ldr	r3, [pc, #736]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b66:	4ab7      	ldr	r2, [pc, #732]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009b68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009b6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009b6e:	e01a      	b.n	8009ba6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009b70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b74:	3308      	adds	r3, #8
 8009b76:	2102      	movs	r1, #2
 8009b78:	4618      	mov	r0, r3
 8009b7a:	f001 fc8f 	bl	800b49c <RCCEx_PLL2_Config>
 8009b7e:	4603      	mov	r3, r0
 8009b80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009b84:	e00f      	b.n	8009ba6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009b86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b8a:	3328      	adds	r3, #40	@ 0x28
 8009b8c:	2102      	movs	r1, #2
 8009b8e:	4618      	mov	r0, r3
 8009b90:	f001 fd36 	bl	800b600 <RCCEx_PLL3_Config>
 8009b94:	4603      	mov	r3, r0
 8009b96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009b9a:	e004      	b.n	8009ba6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009b9c:	2301      	movs	r3, #1
 8009b9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009ba2:	e000      	b.n	8009ba6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8009ba4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009ba6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d10a      	bne.n	8009bc4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8009bae:	4ba5      	ldr	r3, [pc, #660]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009bb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009bb2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009bb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009bbc:	4aa1      	ldr	r2, [pc, #644]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009bbe:	430b      	orrs	r3, r1
 8009bc0:	6513      	str	r3, [r2, #80]	@ 0x50
 8009bc2:	e003      	b.n	8009bcc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009bc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009bc8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009bcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bd4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8009bd8:	f04f 0900 	mov.w	r9, #0
 8009bdc:	ea58 0309 	orrs.w	r3, r8, r9
 8009be0:	d047      	beq.n	8009c72 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8009be2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009be6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009be8:	2b04      	cmp	r3, #4
 8009bea:	d82a      	bhi.n	8009c42 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8009bec:	a201      	add	r2, pc, #4	@ (adr r2, 8009bf4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8009bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bf2:	bf00      	nop
 8009bf4:	08009c09 	.word	0x08009c09
 8009bf8:	08009c17 	.word	0x08009c17
 8009bfc:	08009c2d 	.word	0x08009c2d
 8009c00:	08009c4b 	.word	0x08009c4b
 8009c04:	08009c4b 	.word	0x08009c4b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009c08:	4b8e      	ldr	r3, [pc, #568]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c0c:	4a8d      	ldr	r2, [pc, #564]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009c0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009c12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009c14:	e01a      	b.n	8009c4c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009c16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c1a:	3308      	adds	r3, #8
 8009c1c:	2100      	movs	r1, #0
 8009c1e:	4618      	mov	r0, r3
 8009c20:	f001 fc3c 	bl	800b49c <RCCEx_PLL2_Config>
 8009c24:	4603      	mov	r3, r0
 8009c26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009c2a:	e00f      	b.n	8009c4c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009c2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c30:	3328      	adds	r3, #40	@ 0x28
 8009c32:	2100      	movs	r1, #0
 8009c34:	4618      	mov	r0, r3
 8009c36:	f001 fce3 	bl	800b600 <RCCEx_PLL3_Config>
 8009c3a:	4603      	mov	r3, r0
 8009c3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009c40:	e004      	b.n	8009c4c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009c42:	2301      	movs	r3, #1
 8009c44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009c48:	e000      	b.n	8009c4c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8009c4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d10a      	bne.n	8009c6a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009c54:	4b7b      	ldr	r3, [pc, #492]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009c56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c58:	f023 0107 	bic.w	r1, r3, #7
 8009c5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c62:	4a78      	ldr	r2, [pc, #480]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009c64:	430b      	orrs	r3, r1
 8009c66:	6513      	str	r3, [r2, #80]	@ 0x50
 8009c68:	e003      	b.n	8009c72 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8009c72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c7a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8009c7e:	f04f 0b00 	mov.w	fp, #0
 8009c82:	ea5a 030b 	orrs.w	r3, sl, fp
 8009c86:	d04c      	beq.n	8009d22 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8009c88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c92:	d030      	beq.n	8009cf6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8009c94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c98:	d829      	bhi.n	8009cee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8009c9a:	2bc0      	cmp	r3, #192	@ 0xc0
 8009c9c:	d02d      	beq.n	8009cfa <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8009c9e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009ca0:	d825      	bhi.n	8009cee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8009ca2:	2b80      	cmp	r3, #128	@ 0x80
 8009ca4:	d018      	beq.n	8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8009ca6:	2b80      	cmp	r3, #128	@ 0x80
 8009ca8:	d821      	bhi.n	8009cee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d002      	beq.n	8009cb4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8009cae:	2b40      	cmp	r3, #64	@ 0x40
 8009cb0:	d007      	beq.n	8009cc2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8009cb2:	e01c      	b.n	8009cee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009cb4:	4b63      	ldr	r3, [pc, #396]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cb8:	4a62      	ldr	r2, [pc, #392]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009cba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009cbe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009cc0:	e01c      	b.n	8009cfc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009cc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cc6:	3308      	adds	r3, #8
 8009cc8:	2100      	movs	r1, #0
 8009cca:	4618      	mov	r0, r3
 8009ccc:	f001 fbe6 	bl	800b49c <RCCEx_PLL2_Config>
 8009cd0:	4603      	mov	r3, r0
 8009cd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009cd6:	e011      	b.n	8009cfc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009cd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cdc:	3328      	adds	r3, #40	@ 0x28
 8009cde:	2100      	movs	r1, #0
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	f001 fc8d 	bl	800b600 <RCCEx_PLL3_Config>
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009cec:	e006      	b.n	8009cfc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009cee:	2301      	movs	r3, #1
 8009cf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009cf4:	e002      	b.n	8009cfc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8009cf6:	bf00      	nop
 8009cf8:	e000      	b.n	8009cfc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8009cfa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009cfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d10a      	bne.n	8009d1a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8009d04:	4b4f      	ldr	r3, [pc, #316]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009d06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d08:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8009d0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d12:	4a4c      	ldr	r2, [pc, #304]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009d14:	430b      	orrs	r3, r1
 8009d16:	6513      	str	r3, [r2, #80]	@ 0x50
 8009d18:	e003      	b.n	8009d22 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8009d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d2a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8009d2e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8009d32:	2300      	movs	r3, #0
 8009d34:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8009d38:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8009d3c:	460b      	mov	r3, r1
 8009d3e:	4313      	orrs	r3, r2
 8009d40:	d053      	beq.n	8009dea <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8009d42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d46:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009d4a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009d4e:	d035      	beq.n	8009dbc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8009d50:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009d54:	d82e      	bhi.n	8009db4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009d56:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009d5a:	d031      	beq.n	8009dc0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8009d5c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009d60:	d828      	bhi.n	8009db4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009d62:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009d66:	d01a      	beq.n	8009d9e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8009d68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009d6c:	d822      	bhi.n	8009db4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d003      	beq.n	8009d7a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8009d72:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009d76:	d007      	beq.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8009d78:	e01c      	b.n	8009db4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009d7a:	4b32      	ldr	r3, [pc, #200]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d7e:	4a31      	ldr	r2, [pc, #196]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009d80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009d84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009d86:	e01c      	b.n	8009dc2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009d88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d8c:	3308      	adds	r3, #8
 8009d8e:	2100      	movs	r1, #0
 8009d90:	4618      	mov	r0, r3
 8009d92:	f001 fb83 	bl	800b49c <RCCEx_PLL2_Config>
 8009d96:	4603      	mov	r3, r0
 8009d98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009d9c:	e011      	b.n	8009dc2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009d9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009da2:	3328      	adds	r3, #40	@ 0x28
 8009da4:	2100      	movs	r1, #0
 8009da6:	4618      	mov	r0, r3
 8009da8:	f001 fc2a 	bl	800b600 <RCCEx_PLL3_Config>
 8009dac:	4603      	mov	r3, r0
 8009dae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009db2:	e006      	b.n	8009dc2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009db4:	2301      	movs	r3, #1
 8009db6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009dba:	e002      	b.n	8009dc2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8009dbc:	bf00      	nop
 8009dbe:	e000      	b.n	8009dc2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8009dc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009dc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d10b      	bne.n	8009de2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8009dca:	4b1e      	ldr	r3, [pc, #120]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009dcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009dce:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8009dd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dd6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009dda:	4a1a      	ldr	r2, [pc, #104]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009ddc:	430b      	orrs	r3, r1
 8009dde:	6593      	str	r3, [r2, #88]	@ 0x58
 8009de0:	e003      	b.n	8009dea <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009de2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009de6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8009dea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009df2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8009df6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8009e00:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8009e04:	460b      	mov	r3, r1
 8009e06:	4313      	orrs	r3, r2
 8009e08:	d056      	beq.n	8009eb8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8009e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e0e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009e12:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009e16:	d038      	beq.n	8009e8a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8009e18:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009e1c:	d831      	bhi.n	8009e82 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009e1e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009e22:	d034      	beq.n	8009e8e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8009e24:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009e28:	d82b      	bhi.n	8009e82 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009e2a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009e2e:	d01d      	beq.n	8009e6c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8009e30:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009e34:	d825      	bhi.n	8009e82 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d006      	beq.n	8009e48 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8009e3a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009e3e:	d00a      	beq.n	8009e56 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8009e40:	e01f      	b.n	8009e82 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009e42:	bf00      	nop
 8009e44:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009e48:	4ba2      	ldr	r3, [pc, #648]	@ (800a0d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e4c:	4aa1      	ldr	r2, [pc, #644]	@ (800a0d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009e4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009e52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009e54:	e01c      	b.n	8009e90 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e5a:	3308      	adds	r3, #8
 8009e5c:	2100      	movs	r1, #0
 8009e5e:	4618      	mov	r0, r3
 8009e60:	f001 fb1c 	bl	800b49c <RCCEx_PLL2_Config>
 8009e64:	4603      	mov	r3, r0
 8009e66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009e6a:	e011      	b.n	8009e90 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009e6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e70:	3328      	adds	r3, #40	@ 0x28
 8009e72:	2100      	movs	r1, #0
 8009e74:	4618      	mov	r0, r3
 8009e76:	f001 fbc3 	bl	800b600 <RCCEx_PLL3_Config>
 8009e7a:	4603      	mov	r3, r0
 8009e7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009e80:	e006      	b.n	8009e90 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009e82:	2301      	movs	r3, #1
 8009e84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009e88:	e002      	b.n	8009e90 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8009e8a:	bf00      	nop
 8009e8c:	e000      	b.n	8009e90 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8009e8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009e90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d10b      	bne.n	8009eb0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8009e98:	4b8e      	ldr	r3, [pc, #568]	@ (800a0d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009e9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e9c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8009ea0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ea4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009ea8:	4a8a      	ldr	r2, [pc, #552]	@ (800a0d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009eaa:	430b      	orrs	r3, r1
 8009eac:	6593      	str	r3, [r2, #88]	@ 0x58
 8009eae:	e003      	b.n	8009eb8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009eb0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009eb4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009eb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ec0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8009ec4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8009ec8:	2300      	movs	r3, #0
 8009eca:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8009ece:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8009ed2:	460b      	mov	r3, r1
 8009ed4:	4313      	orrs	r3, r2
 8009ed6:	d03a      	beq.n	8009f4e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8009ed8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009edc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ede:	2b30      	cmp	r3, #48	@ 0x30
 8009ee0:	d01f      	beq.n	8009f22 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8009ee2:	2b30      	cmp	r3, #48	@ 0x30
 8009ee4:	d819      	bhi.n	8009f1a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8009ee6:	2b20      	cmp	r3, #32
 8009ee8:	d00c      	beq.n	8009f04 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8009eea:	2b20      	cmp	r3, #32
 8009eec:	d815      	bhi.n	8009f1a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d019      	beq.n	8009f26 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8009ef2:	2b10      	cmp	r3, #16
 8009ef4:	d111      	bne.n	8009f1a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009ef6:	4b77      	ldr	r3, [pc, #476]	@ (800a0d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009ef8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009efa:	4a76      	ldr	r2, [pc, #472]	@ (800a0d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009efc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009f00:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009f02:	e011      	b.n	8009f28 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009f04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f08:	3308      	adds	r3, #8
 8009f0a:	2102      	movs	r1, #2
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	f001 fac5 	bl	800b49c <RCCEx_PLL2_Config>
 8009f12:	4603      	mov	r3, r0
 8009f14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009f18:	e006      	b.n	8009f28 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009f1a:	2301      	movs	r3, #1
 8009f1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009f20:	e002      	b.n	8009f28 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8009f22:	bf00      	nop
 8009f24:	e000      	b.n	8009f28 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8009f26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009f28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d10a      	bne.n	8009f46 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009f30:	4b68      	ldr	r3, [pc, #416]	@ (800a0d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009f32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f34:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8009f38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f3e:	4a65      	ldr	r2, [pc, #404]	@ (800a0d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009f40:	430b      	orrs	r3, r1
 8009f42:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009f44:	e003      	b.n	8009f4e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009f4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f56:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8009f5a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8009f5e:	2300      	movs	r3, #0
 8009f60:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8009f64:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8009f68:	460b      	mov	r3, r1
 8009f6a:	4313      	orrs	r3, r2
 8009f6c:	d051      	beq.n	800a012 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8009f6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009f74:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009f78:	d035      	beq.n	8009fe6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8009f7a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009f7e:	d82e      	bhi.n	8009fde <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009f80:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009f84:	d031      	beq.n	8009fea <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8009f86:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009f8a:	d828      	bhi.n	8009fde <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009f8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009f90:	d01a      	beq.n	8009fc8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8009f92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009f96:	d822      	bhi.n	8009fde <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d003      	beq.n	8009fa4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8009f9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009fa0:	d007      	beq.n	8009fb2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8009fa2:	e01c      	b.n	8009fde <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009fa4:	4b4b      	ldr	r3, [pc, #300]	@ (800a0d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fa8:	4a4a      	ldr	r2, [pc, #296]	@ (800a0d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009faa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009fae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009fb0:	e01c      	b.n	8009fec <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009fb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fb6:	3308      	adds	r3, #8
 8009fb8:	2100      	movs	r1, #0
 8009fba:	4618      	mov	r0, r3
 8009fbc:	f001 fa6e 	bl	800b49c <RCCEx_PLL2_Config>
 8009fc0:	4603      	mov	r3, r0
 8009fc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009fc6:	e011      	b.n	8009fec <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009fc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fcc:	3328      	adds	r3, #40	@ 0x28
 8009fce:	2100      	movs	r1, #0
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	f001 fb15 	bl	800b600 <RCCEx_PLL3_Config>
 8009fd6:	4603      	mov	r3, r0
 8009fd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009fdc:	e006      	b.n	8009fec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009fde:	2301      	movs	r3, #1
 8009fe0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009fe4:	e002      	b.n	8009fec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009fe6:	bf00      	nop
 8009fe8:	e000      	b.n	8009fec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009fea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009fec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d10a      	bne.n	800a00a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8009ff4:	4b37      	ldr	r3, [pc, #220]	@ (800a0d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009ff6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ff8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8009ffc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a000:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a002:	4a34      	ldr	r2, [pc, #208]	@ (800a0d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a004:	430b      	orrs	r3, r1
 800a006:	6513      	str	r3, [r2, #80]	@ 0x50
 800a008:	e003      	b.n	800a012 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a00a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a00e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800a012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a01a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800a01e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a022:	2300      	movs	r3, #0
 800a024:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800a028:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800a02c:	460b      	mov	r3, r1
 800a02e:	4313      	orrs	r3, r2
 800a030:	d056      	beq.n	800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800a032:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a036:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a038:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a03c:	d033      	beq.n	800a0a6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800a03e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a042:	d82c      	bhi.n	800a09e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800a044:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a048:	d02f      	beq.n	800a0aa <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800a04a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a04e:	d826      	bhi.n	800a09e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800a050:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a054:	d02b      	beq.n	800a0ae <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800a056:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a05a:	d820      	bhi.n	800a09e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800a05c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a060:	d012      	beq.n	800a088 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800a062:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a066:	d81a      	bhi.n	800a09e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d022      	beq.n	800a0b2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800a06c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a070:	d115      	bne.n	800a09e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a076:	3308      	adds	r3, #8
 800a078:	2101      	movs	r1, #1
 800a07a:	4618      	mov	r0, r3
 800a07c:	f001 fa0e 	bl	800b49c <RCCEx_PLL2_Config>
 800a080:	4603      	mov	r3, r0
 800a082:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800a086:	e015      	b.n	800a0b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a088:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a08c:	3328      	adds	r3, #40	@ 0x28
 800a08e:	2101      	movs	r1, #1
 800a090:	4618      	mov	r0, r3
 800a092:	f001 fab5 	bl	800b600 <RCCEx_PLL3_Config>
 800a096:	4603      	mov	r3, r0
 800a098:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800a09c:	e00a      	b.n	800a0b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a09e:	2301      	movs	r3, #1
 800a0a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a0a4:	e006      	b.n	800a0b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800a0a6:	bf00      	nop
 800a0a8:	e004      	b.n	800a0b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800a0aa:	bf00      	nop
 800a0ac:	e002      	b.n	800a0b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800a0ae:	bf00      	nop
 800a0b0:	e000      	b.n	800a0b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800a0b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a0b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d10d      	bne.n	800a0d8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800a0bc:	4b05      	ldr	r3, [pc, #20]	@ (800a0d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a0be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0c0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800a0c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a0ca:	4a02      	ldr	r2, [pc, #8]	@ (800a0d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a0cc:	430b      	orrs	r3, r1
 800a0ce:	6513      	str	r3, [r2, #80]	@ 0x50
 800a0d0:	e006      	b.n	800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800a0d2:	bf00      	nop
 800a0d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a0dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800a0e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0e8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800a0ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a0f6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800a0fa:	460b      	mov	r3, r1
 800a0fc:	4313      	orrs	r3, r2
 800a0fe:	d055      	beq.n	800a1ac <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800a100:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a104:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800a108:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a10c:	d033      	beq.n	800a176 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800a10e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a112:	d82c      	bhi.n	800a16e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a114:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a118:	d02f      	beq.n	800a17a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800a11a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a11e:	d826      	bhi.n	800a16e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a120:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a124:	d02b      	beq.n	800a17e <HAL_RCCEx_PeriphCLKConfig+0x672>
 800a126:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a12a:	d820      	bhi.n	800a16e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a12c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a130:	d012      	beq.n	800a158 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800a132:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a136:	d81a      	bhi.n	800a16e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d022      	beq.n	800a182 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800a13c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a140:	d115      	bne.n	800a16e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a142:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a146:	3308      	adds	r3, #8
 800a148:	2101      	movs	r1, #1
 800a14a:	4618      	mov	r0, r3
 800a14c:	f001 f9a6 	bl	800b49c <RCCEx_PLL2_Config>
 800a150:	4603      	mov	r3, r0
 800a152:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800a156:	e015      	b.n	800a184 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a15c:	3328      	adds	r3, #40	@ 0x28
 800a15e:	2101      	movs	r1, #1
 800a160:	4618      	mov	r0, r3
 800a162:	f001 fa4d 	bl	800b600 <RCCEx_PLL3_Config>
 800a166:	4603      	mov	r3, r0
 800a168:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800a16c:	e00a      	b.n	800a184 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800a16e:	2301      	movs	r3, #1
 800a170:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a174:	e006      	b.n	800a184 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800a176:	bf00      	nop
 800a178:	e004      	b.n	800a184 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800a17a:	bf00      	nop
 800a17c:	e002      	b.n	800a184 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800a17e:	bf00      	nop
 800a180:	e000      	b.n	800a184 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800a182:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a184:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d10b      	bne.n	800a1a4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800a18c:	4ba3      	ldr	r3, [pc, #652]	@ (800a41c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a18e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a190:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800a194:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a198:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800a19c:	4a9f      	ldr	r2, [pc, #636]	@ (800a41c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a19e:	430b      	orrs	r3, r1
 800a1a0:	6593      	str	r3, [r2, #88]	@ 0x58
 800a1a2:	e003      	b.n	800a1ac <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a1a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a1ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1b4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800a1b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a1bc:	2300      	movs	r3, #0
 800a1be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800a1c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a1c6:	460b      	mov	r3, r1
 800a1c8:	4313      	orrs	r3, r2
 800a1ca:	d037      	beq.n	800a23c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800a1cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a1d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a1d6:	d00e      	beq.n	800a1f6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800a1d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a1dc:	d816      	bhi.n	800a20c <HAL_RCCEx_PeriphCLKConfig+0x700>
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d018      	beq.n	800a214 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800a1e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a1e6:	d111      	bne.n	800a20c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a1e8:	4b8c      	ldr	r3, [pc, #560]	@ (800a41c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a1ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1ec:	4a8b      	ldr	r2, [pc, #556]	@ (800a41c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a1ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a1f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800a1f4:	e00f      	b.n	800a216 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a1f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1fa:	3308      	adds	r3, #8
 800a1fc:	2101      	movs	r1, #1
 800a1fe:	4618      	mov	r0, r3
 800a200:	f001 f94c 	bl	800b49c <RCCEx_PLL2_Config>
 800a204:	4603      	mov	r3, r0
 800a206:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800a20a:	e004      	b.n	800a216 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a20c:	2301      	movs	r3, #1
 800a20e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a212:	e000      	b.n	800a216 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800a214:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a216:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d10a      	bne.n	800a234 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a21e:	4b7f      	ldr	r3, [pc, #508]	@ (800a41c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a220:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a222:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a226:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a22a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a22c:	4a7b      	ldr	r2, [pc, #492]	@ (800a41c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a22e:	430b      	orrs	r3, r1
 800a230:	6513      	str	r3, [r2, #80]	@ 0x50
 800a232:	e003      	b.n	800a23c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a234:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a238:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800a23c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a240:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a244:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800a248:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a24c:	2300      	movs	r3, #0
 800a24e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800a252:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800a256:	460b      	mov	r3, r1
 800a258:	4313      	orrs	r3, r2
 800a25a:	d039      	beq.n	800a2d0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800a25c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a260:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a262:	2b03      	cmp	r3, #3
 800a264:	d81c      	bhi.n	800a2a0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800a266:	a201      	add	r2, pc, #4	@ (adr r2, 800a26c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800a268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a26c:	0800a2a9 	.word	0x0800a2a9
 800a270:	0800a27d 	.word	0x0800a27d
 800a274:	0800a28b 	.word	0x0800a28b
 800a278:	0800a2a9 	.word	0x0800a2a9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a27c:	4b67      	ldr	r3, [pc, #412]	@ (800a41c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a27e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a280:	4a66      	ldr	r2, [pc, #408]	@ (800a41c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a282:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a286:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800a288:	e00f      	b.n	800a2aa <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a28a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a28e:	3308      	adds	r3, #8
 800a290:	2102      	movs	r1, #2
 800a292:	4618      	mov	r0, r3
 800a294:	f001 f902 	bl	800b49c <RCCEx_PLL2_Config>
 800a298:	4603      	mov	r3, r0
 800a29a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800a29e:	e004      	b.n	800a2aa <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800a2a0:	2301      	movs	r3, #1
 800a2a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a2a6:	e000      	b.n	800a2aa <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800a2a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a2aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d10a      	bne.n	800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800a2b2:	4b5a      	ldr	r3, [pc, #360]	@ (800a41c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a2b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2b6:	f023 0103 	bic.w	r1, r3, #3
 800a2ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a2c0:	4a56      	ldr	r2, [pc, #344]	@ (800a41c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a2c2:	430b      	orrs	r3, r1
 800a2c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a2c6:	e003      	b.n	800a2d0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a2d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2d8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800a2dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a2e6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800a2ea:	460b      	mov	r3, r1
 800a2ec:	4313      	orrs	r3, r2
 800a2ee:	f000 809f 	beq.w	800a430 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a2f2:	4b4b      	ldr	r3, [pc, #300]	@ (800a420 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	4a4a      	ldr	r2, [pc, #296]	@ (800a420 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800a2f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a2fc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a2fe:	f7fb fa1b 	bl	8005738 <HAL_GetTick>
 800a302:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a306:	e00b      	b.n	800a320 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a308:	f7fb fa16 	bl	8005738 <HAL_GetTick>
 800a30c:	4602      	mov	r2, r0
 800a30e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800a312:	1ad3      	subs	r3, r2, r3
 800a314:	2b64      	cmp	r3, #100	@ 0x64
 800a316:	d903      	bls.n	800a320 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800a318:	2303      	movs	r3, #3
 800a31a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a31e:	e005      	b.n	800a32c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a320:	4b3f      	ldr	r3, [pc, #252]	@ (800a420 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d0ed      	beq.n	800a308 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800a32c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a330:	2b00      	cmp	r3, #0
 800a332:	d179      	bne.n	800a428 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800a334:	4b39      	ldr	r3, [pc, #228]	@ (800a41c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a336:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800a338:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a33c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a340:	4053      	eors	r3, r2
 800a342:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a346:	2b00      	cmp	r3, #0
 800a348:	d015      	beq.n	800a376 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a34a:	4b34      	ldr	r3, [pc, #208]	@ (800a41c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a34c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a34e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a352:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a356:	4b31      	ldr	r3, [pc, #196]	@ (800a41c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a358:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a35a:	4a30      	ldr	r2, [pc, #192]	@ (800a41c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a35c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a360:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a362:	4b2e      	ldr	r3, [pc, #184]	@ (800a41c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a364:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a366:	4a2d      	ldr	r2, [pc, #180]	@ (800a41c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a368:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a36c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800a36e:	4a2b      	ldr	r2, [pc, #172]	@ (800a41c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a370:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800a374:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800a376:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a37a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a37e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a382:	d118      	bne.n	800a3b6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a384:	f7fb f9d8 	bl	8005738 <HAL_GetTick>
 800a388:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a38c:	e00d      	b.n	800a3aa <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a38e:	f7fb f9d3 	bl	8005738 <HAL_GetTick>
 800a392:	4602      	mov	r2, r0
 800a394:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800a398:	1ad2      	subs	r2, r2, r3
 800a39a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800a39e:	429a      	cmp	r2, r3
 800a3a0:	d903      	bls.n	800a3aa <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800a3a2:	2303      	movs	r3, #3
 800a3a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800a3a8:	e005      	b.n	800a3b6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a3aa:	4b1c      	ldr	r3, [pc, #112]	@ (800a41c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a3ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a3ae:	f003 0302 	and.w	r3, r3, #2
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d0eb      	beq.n	800a38e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800a3b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d129      	bne.n	800a412 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a3be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3c2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a3c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a3ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a3ce:	d10e      	bne.n	800a3ee <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800a3d0:	4b12      	ldr	r3, [pc, #72]	@ (800a41c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a3d2:	691b      	ldr	r3, [r3, #16]
 800a3d4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800a3d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3dc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a3e0:	091a      	lsrs	r2, r3, #4
 800a3e2:	4b10      	ldr	r3, [pc, #64]	@ (800a424 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800a3e4:	4013      	ands	r3, r2
 800a3e6:	4a0d      	ldr	r2, [pc, #52]	@ (800a41c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a3e8:	430b      	orrs	r3, r1
 800a3ea:	6113      	str	r3, [r2, #16]
 800a3ec:	e005      	b.n	800a3fa <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800a3ee:	4b0b      	ldr	r3, [pc, #44]	@ (800a41c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a3f0:	691b      	ldr	r3, [r3, #16]
 800a3f2:	4a0a      	ldr	r2, [pc, #40]	@ (800a41c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a3f4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a3f8:	6113      	str	r3, [r2, #16]
 800a3fa:	4b08      	ldr	r3, [pc, #32]	@ (800a41c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a3fc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800a3fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a402:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a406:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a40a:	4a04      	ldr	r2, [pc, #16]	@ (800a41c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a40c:	430b      	orrs	r3, r1
 800a40e:	6713      	str	r3, [r2, #112]	@ 0x70
 800a410:	e00e      	b.n	800a430 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a412:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a416:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800a41a:	e009      	b.n	800a430 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800a41c:	58024400 	.word	0x58024400
 800a420:	58024800 	.word	0x58024800
 800a424:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a428:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a42c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800a430:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a434:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a438:	f002 0301 	and.w	r3, r2, #1
 800a43c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a440:	2300      	movs	r3, #0
 800a442:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a446:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a44a:	460b      	mov	r3, r1
 800a44c:	4313      	orrs	r3, r2
 800a44e:	f000 8089 	beq.w	800a564 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800a452:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a456:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a458:	2b28      	cmp	r3, #40	@ 0x28
 800a45a:	d86b      	bhi.n	800a534 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800a45c:	a201      	add	r2, pc, #4	@ (adr r2, 800a464 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800a45e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a462:	bf00      	nop
 800a464:	0800a53d 	.word	0x0800a53d
 800a468:	0800a535 	.word	0x0800a535
 800a46c:	0800a535 	.word	0x0800a535
 800a470:	0800a535 	.word	0x0800a535
 800a474:	0800a535 	.word	0x0800a535
 800a478:	0800a535 	.word	0x0800a535
 800a47c:	0800a535 	.word	0x0800a535
 800a480:	0800a535 	.word	0x0800a535
 800a484:	0800a509 	.word	0x0800a509
 800a488:	0800a535 	.word	0x0800a535
 800a48c:	0800a535 	.word	0x0800a535
 800a490:	0800a535 	.word	0x0800a535
 800a494:	0800a535 	.word	0x0800a535
 800a498:	0800a535 	.word	0x0800a535
 800a49c:	0800a535 	.word	0x0800a535
 800a4a0:	0800a535 	.word	0x0800a535
 800a4a4:	0800a51f 	.word	0x0800a51f
 800a4a8:	0800a535 	.word	0x0800a535
 800a4ac:	0800a535 	.word	0x0800a535
 800a4b0:	0800a535 	.word	0x0800a535
 800a4b4:	0800a535 	.word	0x0800a535
 800a4b8:	0800a535 	.word	0x0800a535
 800a4bc:	0800a535 	.word	0x0800a535
 800a4c0:	0800a535 	.word	0x0800a535
 800a4c4:	0800a53d 	.word	0x0800a53d
 800a4c8:	0800a535 	.word	0x0800a535
 800a4cc:	0800a535 	.word	0x0800a535
 800a4d0:	0800a535 	.word	0x0800a535
 800a4d4:	0800a535 	.word	0x0800a535
 800a4d8:	0800a535 	.word	0x0800a535
 800a4dc:	0800a535 	.word	0x0800a535
 800a4e0:	0800a535 	.word	0x0800a535
 800a4e4:	0800a53d 	.word	0x0800a53d
 800a4e8:	0800a535 	.word	0x0800a535
 800a4ec:	0800a535 	.word	0x0800a535
 800a4f0:	0800a535 	.word	0x0800a535
 800a4f4:	0800a535 	.word	0x0800a535
 800a4f8:	0800a535 	.word	0x0800a535
 800a4fc:	0800a535 	.word	0x0800a535
 800a500:	0800a535 	.word	0x0800a535
 800a504:	0800a53d 	.word	0x0800a53d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a508:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a50c:	3308      	adds	r3, #8
 800a50e:	2101      	movs	r1, #1
 800a510:	4618      	mov	r0, r3
 800a512:	f000 ffc3 	bl	800b49c <RCCEx_PLL2_Config>
 800a516:	4603      	mov	r3, r0
 800a518:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800a51c:	e00f      	b.n	800a53e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a51e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a522:	3328      	adds	r3, #40	@ 0x28
 800a524:	2101      	movs	r1, #1
 800a526:	4618      	mov	r0, r3
 800a528:	f001 f86a 	bl	800b600 <RCCEx_PLL3_Config>
 800a52c:	4603      	mov	r3, r0
 800a52e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800a532:	e004      	b.n	800a53e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a534:	2301      	movs	r3, #1
 800a536:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a53a:	e000      	b.n	800a53e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800a53c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a53e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a542:	2b00      	cmp	r3, #0
 800a544:	d10a      	bne.n	800a55c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800a546:	4bbf      	ldr	r3, [pc, #764]	@ (800a844 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a548:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a54a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800a54e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a552:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a554:	4abb      	ldr	r2, [pc, #748]	@ (800a844 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a556:	430b      	orrs	r3, r1
 800a558:	6553      	str	r3, [r2, #84]	@ 0x54
 800a55a:	e003      	b.n	800a564 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a55c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a560:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800a564:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a56c:	f002 0302 	and.w	r3, r2, #2
 800a570:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a574:	2300      	movs	r3, #0
 800a576:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800a57a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800a57e:	460b      	mov	r3, r1
 800a580:	4313      	orrs	r3, r2
 800a582:	d041      	beq.n	800a608 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800a584:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a588:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a58a:	2b05      	cmp	r3, #5
 800a58c:	d824      	bhi.n	800a5d8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800a58e:	a201      	add	r2, pc, #4	@ (adr r2, 800a594 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800a590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a594:	0800a5e1 	.word	0x0800a5e1
 800a598:	0800a5ad 	.word	0x0800a5ad
 800a59c:	0800a5c3 	.word	0x0800a5c3
 800a5a0:	0800a5e1 	.word	0x0800a5e1
 800a5a4:	0800a5e1 	.word	0x0800a5e1
 800a5a8:	0800a5e1 	.word	0x0800a5e1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a5ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5b0:	3308      	adds	r3, #8
 800a5b2:	2101      	movs	r1, #1
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	f000 ff71 	bl	800b49c <RCCEx_PLL2_Config>
 800a5ba:	4603      	mov	r3, r0
 800a5bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800a5c0:	e00f      	b.n	800a5e2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a5c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5c6:	3328      	adds	r3, #40	@ 0x28
 800a5c8:	2101      	movs	r1, #1
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	f001 f818 	bl	800b600 <RCCEx_PLL3_Config>
 800a5d0:	4603      	mov	r3, r0
 800a5d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800a5d6:	e004      	b.n	800a5e2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a5d8:	2301      	movs	r3, #1
 800a5da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a5de:	e000      	b.n	800a5e2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800a5e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a5e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d10a      	bne.n	800a600 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800a5ea:	4b96      	ldr	r3, [pc, #600]	@ (800a844 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a5ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5ee:	f023 0107 	bic.w	r1, r3, #7
 800a5f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a5f8:	4a92      	ldr	r2, [pc, #584]	@ (800a844 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a5fa:	430b      	orrs	r3, r1
 800a5fc:	6553      	str	r3, [r2, #84]	@ 0x54
 800a5fe:	e003      	b.n	800a608 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a600:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a604:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a608:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a60c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a610:	f002 0304 	and.w	r3, r2, #4
 800a614:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a618:	2300      	movs	r3, #0
 800a61a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a61e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800a622:	460b      	mov	r3, r1
 800a624:	4313      	orrs	r3, r2
 800a626:	d044      	beq.n	800a6b2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800a628:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a62c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a630:	2b05      	cmp	r3, #5
 800a632:	d825      	bhi.n	800a680 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800a634:	a201      	add	r2, pc, #4	@ (adr r2, 800a63c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800a636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a63a:	bf00      	nop
 800a63c:	0800a689 	.word	0x0800a689
 800a640:	0800a655 	.word	0x0800a655
 800a644:	0800a66b 	.word	0x0800a66b
 800a648:	0800a689 	.word	0x0800a689
 800a64c:	0800a689 	.word	0x0800a689
 800a650:	0800a689 	.word	0x0800a689
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a654:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a658:	3308      	adds	r3, #8
 800a65a:	2101      	movs	r1, #1
 800a65c:	4618      	mov	r0, r3
 800a65e:	f000 ff1d 	bl	800b49c <RCCEx_PLL2_Config>
 800a662:	4603      	mov	r3, r0
 800a664:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a668:	e00f      	b.n	800a68a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a66a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a66e:	3328      	adds	r3, #40	@ 0x28
 800a670:	2101      	movs	r1, #1
 800a672:	4618      	mov	r0, r3
 800a674:	f000 ffc4 	bl	800b600 <RCCEx_PLL3_Config>
 800a678:	4603      	mov	r3, r0
 800a67a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a67e:	e004      	b.n	800a68a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a680:	2301      	movs	r3, #1
 800a682:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a686:	e000      	b.n	800a68a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800a688:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a68a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d10b      	bne.n	800a6aa <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a692:	4b6c      	ldr	r3, [pc, #432]	@ (800a844 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a694:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a696:	f023 0107 	bic.w	r1, r3, #7
 800a69a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a69e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a6a2:	4a68      	ldr	r2, [pc, #416]	@ (800a844 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a6a4:	430b      	orrs	r3, r1
 800a6a6:	6593      	str	r3, [r2, #88]	@ 0x58
 800a6a8:	e003      	b.n	800a6b2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a6aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a6ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a6b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a6b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6ba:	f002 0320 	and.w	r3, r2, #32
 800a6be:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a6c8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a6cc:	460b      	mov	r3, r1
 800a6ce:	4313      	orrs	r3, r2
 800a6d0:	d055      	beq.n	800a77e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800a6d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a6d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a6da:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a6de:	d033      	beq.n	800a748 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800a6e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a6e4:	d82c      	bhi.n	800a740 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a6e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a6ea:	d02f      	beq.n	800a74c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800a6ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a6f0:	d826      	bhi.n	800a740 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a6f2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a6f6:	d02b      	beq.n	800a750 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800a6f8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a6fc:	d820      	bhi.n	800a740 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a6fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a702:	d012      	beq.n	800a72a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800a704:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a708:	d81a      	bhi.n	800a740 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d022      	beq.n	800a754 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800a70e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a712:	d115      	bne.n	800a740 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a714:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a718:	3308      	adds	r3, #8
 800a71a:	2100      	movs	r1, #0
 800a71c:	4618      	mov	r0, r3
 800a71e:	f000 febd 	bl	800b49c <RCCEx_PLL2_Config>
 800a722:	4603      	mov	r3, r0
 800a724:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a728:	e015      	b.n	800a756 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a72a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a72e:	3328      	adds	r3, #40	@ 0x28
 800a730:	2102      	movs	r1, #2
 800a732:	4618      	mov	r0, r3
 800a734:	f000 ff64 	bl	800b600 <RCCEx_PLL3_Config>
 800a738:	4603      	mov	r3, r0
 800a73a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a73e:	e00a      	b.n	800a756 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a740:	2301      	movs	r3, #1
 800a742:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a746:	e006      	b.n	800a756 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a748:	bf00      	nop
 800a74a:	e004      	b.n	800a756 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a74c:	bf00      	nop
 800a74e:	e002      	b.n	800a756 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a750:	bf00      	nop
 800a752:	e000      	b.n	800a756 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a754:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a756:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d10b      	bne.n	800a776 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a75e:	4b39      	ldr	r3, [pc, #228]	@ (800a844 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a760:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a762:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800a766:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a76a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a76e:	4a35      	ldr	r2, [pc, #212]	@ (800a844 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a770:	430b      	orrs	r3, r1
 800a772:	6553      	str	r3, [r2, #84]	@ 0x54
 800a774:	e003      	b.n	800a77e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a776:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a77a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800a77e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a782:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a786:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800a78a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a78e:	2300      	movs	r3, #0
 800a790:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a794:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800a798:	460b      	mov	r3, r1
 800a79a:	4313      	orrs	r3, r2
 800a79c:	d058      	beq.n	800a850 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800a79e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a7a6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a7aa:	d033      	beq.n	800a814 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800a7ac:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a7b0:	d82c      	bhi.n	800a80c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a7b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a7b6:	d02f      	beq.n	800a818 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800a7b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a7bc:	d826      	bhi.n	800a80c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a7be:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a7c2:	d02b      	beq.n	800a81c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800a7c4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a7c8:	d820      	bhi.n	800a80c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a7ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a7ce:	d012      	beq.n	800a7f6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800a7d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a7d4:	d81a      	bhi.n	800a80c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d022      	beq.n	800a820 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800a7da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a7de:	d115      	bne.n	800a80c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a7e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7e4:	3308      	adds	r3, #8
 800a7e6:	2100      	movs	r1, #0
 800a7e8:	4618      	mov	r0, r3
 800a7ea:	f000 fe57 	bl	800b49c <RCCEx_PLL2_Config>
 800a7ee:	4603      	mov	r3, r0
 800a7f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a7f4:	e015      	b.n	800a822 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a7f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7fa:	3328      	adds	r3, #40	@ 0x28
 800a7fc:	2102      	movs	r1, #2
 800a7fe:	4618      	mov	r0, r3
 800a800:	f000 fefe 	bl	800b600 <RCCEx_PLL3_Config>
 800a804:	4603      	mov	r3, r0
 800a806:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a80a:	e00a      	b.n	800a822 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a80c:	2301      	movs	r3, #1
 800a80e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a812:	e006      	b.n	800a822 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a814:	bf00      	nop
 800a816:	e004      	b.n	800a822 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a818:	bf00      	nop
 800a81a:	e002      	b.n	800a822 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a81c:	bf00      	nop
 800a81e:	e000      	b.n	800a822 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a820:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a822:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a826:	2b00      	cmp	r3, #0
 800a828:	d10e      	bne.n	800a848 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a82a:	4b06      	ldr	r3, [pc, #24]	@ (800a844 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a82c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a82e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800a832:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a836:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a83a:	4a02      	ldr	r2, [pc, #8]	@ (800a844 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a83c:	430b      	orrs	r3, r1
 800a83e:	6593      	str	r3, [r2, #88]	@ 0x58
 800a840:	e006      	b.n	800a850 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800a842:	bf00      	nop
 800a844:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a848:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a84c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800a850:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a854:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a858:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800a85c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a860:	2300      	movs	r3, #0
 800a862:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a866:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800a86a:	460b      	mov	r3, r1
 800a86c:	4313      	orrs	r3, r2
 800a86e:	d055      	beq.n	800a91c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800a870:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a874:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a878:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800a87c:	d033      	beq.n	800a8e6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800a87e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800a882:	d82c      	bhi.n	800a8de <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a884:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a888:	d02f      	beq.n	800a8ea <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800a88a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a88e:	d826      	bhi.n	800a8de <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a890:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a894:	d02b      	beq.n	800a8ee <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800a896:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a89a:	d820      	bhi.n	800a8de <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a89c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a8a0:	d012      	beq.n	800a8c8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800a8a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a8a6:	d81a      	bhi.n	800a8de <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d022      	beq.n	800a8f2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800a8ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a8b0:	d115      	bne.n	800a8de <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a8b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8b6:	3308      	adds	r3, #8
 800a8b8:	2100      	movs	r1, #0
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	f000 fdee 	bl	800b49c <RCCEx_PLL2_Config>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a8c6:	e015      	b.n	800a8f4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a8c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8cc:	3328      	adds	r3, #40	@ 0x28
 800a8ce:	2102      	movs	r1, #2
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	f000 fe95 	bl	800b600 <RCCEx_PLL3_Config>
 800a8d6:	4603      	mov	r3, r0
 800a8d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a8dc:	e00a      	b.n	800a8f4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a8de:	2301      	movs	r3, #1
 800a8e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a8e4:	e006      	b.n	800a8f4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a8e6:	bf00      	nop
 800a8e8:	e004      	b.n	800a8f4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a8ea:	bf00      	nop
 800a8ec:	e002      	b.n	800a8f4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a8ee:	bf00      	nop
 800a8f0:	e000      	b.n	800a8f4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a8f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a8f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d10b      	bne.n	800a914 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800a8fc:	4ba1      	ldr	r3, [pc, #644]	@ (800ab84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a8fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a900:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800a904:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a908:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a90c:	4a9d      	ldr	r2, [pc, #628]	@ (800ab84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a90e:	430b      	orrs	r3, r1
 800a910:	6593      	str	r3, [r2, #88]	@ 0x58
 800a912:	e003      	b.n	800a91c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a914:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a918:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800a91c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a920:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a924:	f002 0308 	and.w	r3, r2, #8
 800a928:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a92c:	2300      	movs	r3, #0
 800a92e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a932:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800a936:	460b      	mov	r3, r1
 800a938:	4313      	orrs	r3, r2
 800a93a:	d01e      	beq.n	800a97a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800a93c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a940:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a944:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a948:	d10c      	bne.n	800a964 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a94a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a94e:	3328      	adds	r3, #40	@ 0x28
 800a950:	2102      	movs	r1, #2
 800a952:	4618      	mov	r0, r3
 800a954:	f000 fe54 	bl	800b600 <RCCEx_PLL3_Config>
 800a958:	4603      	mov	r3, r0
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d002      	beq.n	800a964 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800a95e:	2301      	movs	r3, #1
 800a960:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800a964:	4b87      	ldr	r3, [pc, #540]	@ (800ab84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a966:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a968:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a96c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a970:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a974:	4a83      	ldr	r2, [pc, #524]	@ (800ab84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a976:	430b      	orrs	r3, r1
 800a978:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a97a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a97e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a982:	f002 0310 	and.w	r3, r2, #16
 800a986:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a98a:	2300      	movs	r3, #0
 800a98c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a990:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800a994:	460b      	mov	r3, r1
 800a996:	4313      	orrs	r3, r2
 800a998:	d01e      	beq.n	800a9d8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800a99a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a99e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a9a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a9a6:	d10c      	bne.n	800a9c2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a9a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9ac:	3328      	adds	r3, #40	@ 0x28
 800a9ae:	2102      	movs	r1, #2
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	f000 fe25 	bl	800b600 <RCCEx_PLL3_Config>
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d002      	beq.n	800a9c2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800a9bc:	2301      	movs	r3, #1
 800a9be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a9c2:	4b70      	ldr	r3, [pc, #448]	@ (800ab84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a9c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9c6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a9ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a9d2:	4a6c      	ldr	r2, [pc, #432]	@ (800ab84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a9d4:	430b      	orrs	r3, r1
 800a9d6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a9d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9e0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800a9e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a9ee:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800a9f2:	460b      	mov	r3, r1
 800a9f4:	4313      	orrs	r3, r2
 800a9f6:	d03e      	beq.n	800aa76 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800a9f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9fc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800aa00:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa04:	d022      	beq.n	800aa4c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800aa06:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa0a:	d81b      	bhi.n	800aa44 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d003      	beq.n	800aa18 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800aa10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa14:	d00b      	beq.n	800aa2e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800aa16:	e015      	b.n	800aa44 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800aa18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa1c:	3308      	adds	r3, #8
 800aa1e:	2100      	movs	r1, #0
 800aa20:	4618      	mov	r0, r3
 800aa22:	f000 fd3b 	bl	800b49c <RCCEx_PLL2_Config>
 800aa26:	4603      	mov	r3, r0
 800aa28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800aa2c:	e00f      	b.n	800aa4e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800aa2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa32:	3328      	adds	r3, #40	@ 0x28
 800aa34:	2102      	movs	r1, #2
 800aa36:	4618      	mov	r0, r3
 800aa38:	f000 fde2 	bl	800b600 <RCCEx_PLL3_Config>
 800aa3c:	4603      	mov	r3, r0
 800aa3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800aa42:	e004      	b.n	800aa4e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aa44:	2301      	movs	r3, #1
 800aa46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800aa4a:	e000      	b.n	800aa4e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800aa4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aa4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d10b      	bne.n	800aa6e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800aa56:	4b4b      	ldr	r3, [pc, #300]	@ (800ab84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800aa58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa5a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800aa5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa62:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800aa66:	4a47      	ldr	r2, [pc, #284]	@ (800ab84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800aa68:	430b      	orrs	r3, r1
 800aa6a:	6593      	str	r3, [r2, #88]	@ 0x58
 800aa6c:	e003      	b.n	800aa76 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aa72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800aa76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa7e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800aa82:	67bb      	str	r3, [r7, #120]	@ 0x78
 800aa84:	2300      	movs	r3, #0
 800aa86:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800aa88:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800aa8c:	460b      	mov	r3, r1
 800aa8e:	4313      	orrs	r3, r2
 800aa90:	d03b      	beq.n	800ab0a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800aa92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa9a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800aa9e:	d01f      	beq.n	800aae0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800aaa0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800aaa4:	d818      	bhi.n	800aad8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800aaa6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800aaaa:	d003      	beq.n	800aab4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800aaac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800aab0:	d007      	beq.n	800aac2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800aab2:	e011      	b.n	800aad8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aab4:	4b33      	ldr	r3, [pc, #204]	@ (800ab84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800aab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aab8:	4a32      	ldr	r2, [pc, #200]	@ (800ab84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800aaba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800aabe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800aac0:	e00f      	b.n	800aae2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800aac2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aac6:	3328      	adds	r3, #40	@ 0x28
 800aac8:	2101      	movs	r1, #1
 800aaca:	4618      	mov	r0, r3
 800aacc:	f000 fd98 	bl	800b600 <RCCEx_PLL3_Config>
 800aad0:	4603      	mov	r3, r0
 800aad2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800aad6:	e004      	b.n	800aae2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aad8:	2301      	movs	r3, #1
 800aada:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800aade:	e000      	b.n	800aae2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800aae0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aae2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d10b      	bne.n	800ab02 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800aaea:	4b26      	ldr	r3, [pc, #152]	@ (800ab84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800aaec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aaee:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800aaf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aaf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aafa:	4a22      	ldr	r2, [pc, #136]	@ (800ab84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800aafc:	430b      	orrs	r3, r1
 800aafe:	6553      	str	r3, [r2, #84]	@ 0x54
 800ab00:	e003      	b.n	800ab0a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ab06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800ab0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab12:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800ab16:	673b      	str	r3, [r7, #112]	@ 0x70
 800ab18:	2300      	movs	r3, #0
 800ab1a:	677b      	str	r3, [r7, #116]	@ 0x74
 800ab1c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800ab20:	460b      	mov	r3, r1
 800ab22:	4313      	orrs	r3, r2
 800ab24:	d034      	beq.n	800ab90 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800ab26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d003      	beq.n	800ab38 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800ab30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab34:	d007      	beq.n	800ab46 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800ab36:	e011      	b.n	800ab5c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ab38:	4b12      	ldr	r3, [pc, #72]	@ (800ab84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ab3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab3c:	4a11      	ldr	r2, [pc, #68]	@ (800ab84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ab3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ab42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800ab44:	e00e      	b.n	800ab64 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ab46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab4a:	3308      	adds	r3, #8
 800ab4c:	2102      	movs	r1, #2
 800ab4e:	4618      	mov	r0, r3
 800ab50:	f000 fca4 	bl	800b49c <RCCEx_PLL2_Config>
 800ab54:	4603      	mov	r3, r0
 800ab56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800ab5a:	e003      	b.n	800ab64 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800ab5c:	2301      	movs	r3, #1
 800ab5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ab62:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ab64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d10d      	bne.n	800ab88 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800ab6c:	4b05      	ldr	r3, [pc, #20]	@ (800ab84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ab6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab70:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ab74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab7a:	4a02      	ldr	r2, [pc, #8]	@ (800ab84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ab7c:	430b      	orrs	r3, r1
 800ab7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ab80:	e006      	b.n	800ab90 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800ab82:	bf00      	nop
 800ab84:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ab8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800ab90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab98:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800ab9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ab9e:	2300      	movs	r3, #0
 800aba0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800aba2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800aba6:	460b      	mov	r3, r1
 800aba8:	4313      	orrs	r3, r2
 800abaa:	d00c      	beq.n	800abc6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800abac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800abb0:	3328      	adds	r3, #40	@ 0x28
 800abb2:	2102      	movs	r1, #2
 800abb4:	4618      	mov	r0, r3
 800abb6:	f000 fd23 	bl	800b600 <RCCEx_PLL3_Config>
 800abba:	4603      	mov	r3, r0
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d002      	beq.n	800abc6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800abc0:	2301      	movs	r3, #1
 800abc2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800abc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800abca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abce:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800abd2:	663b      	str	r3, [r7, #96]	@ 0x60
 800abd4:	2300      	movs	r3, #0
 800abd6:	667b      	str	r3, [r7, #100]	@ 0x64
 800abd8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800abdc:	460b      	mov	r3, r1
 800abde:	4313      	orrs	r3, r2
 800abe0:	d038      	beq.n	800ac54 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800abe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800abe6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800abea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800abee:	d018      	beq.n	800ac22 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800abf0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800abf4:	d811      	bhi.n	800ac1a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800abf6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800abfa:	d014      	beq.n	800ac26 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800abfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac00:	d80b      	bhi.n	800ac1a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d011      	beq.n	800ac2a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800ac06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac0a:	d106      	bne.n	800ac1a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ac0c:	4bc3      	ldr	r3, [pc, #780]	@ (800af1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ac0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac10:	4ac2      	ldr	r2, [pc, #776]	@ (800af1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ac12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ac16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800ac18:	e008      	b.n	800ac2c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ac1a:	2301      	movs	r3, #1
 800ac1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ac20:	e004      	b.n	800ac2c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ac22:	bf00      	nop
 800ac24:	e002      	b.n	800ac2c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ac26:	bf00      	nop
 800ac28:	e000      	b.n	800ac2c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ac2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ac2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d10b      	bne.n	800ac4c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ac34:	4bb9      	ldr	r3, [pc, #740]	@ (800af1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ac36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac38:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800ac3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac44:	4ab5      	ldr	r2, [pc, #724]	@ (800af1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ac46:	430b      	orrs	r3, r1
 800ac48:	6553      	str	r3, [r2, #84]	@ 0x54
 800ac4a:	e003      	b.n	800ac54 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ac4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ac50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800ac54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac5c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800ac60:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ac62:	2300      	movs	r3, #0
 800ac64:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ac66:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800ac6a:	460b      	mov	r3, r1
 800ac6c:	4313      	orrs	r3, r2
 800ac6e:	d009      	beq.n	800ac84 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800ac70:	4baa      	ldr	r3, [pc, #680]	@ (800af1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ac72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac74:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800ac78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ac7e:	4aa7      	ldr	r2, [pc, #668]	@ (800af1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ac80:	430b      	orrs	r3, r1
 800ac82:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800ac84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac8c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800ac90:	653b      	str	r3, [r7, #80]	@ 0x50
 800ac92:	2300      	movs	r3, #0
 800ac94:	657b      	str	r3, [r7, #84]	@ 0x54
 800ac96:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800ac9a:	460b      	mov	r3, r1
 800ac9c:	4313      	orrs	r3, r2
 800ac9e:	d00a      	beq.n	800acb6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800aca0:	4b9e      	ldr	r3, [pc, #632]	@ (800af1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800aca2:	691b      	ldr	r3, [r3, #16]
 800aca4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800aca8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800acac:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800acb0:	4a9a      	ldr	r2, [pc, #616]	@ (800af1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800acb2:	430b      	orrs	r3, r1
 800acb4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800acb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800acba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acbe:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800acc2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800acc4:	2300      	movs	r3, #0
 800acc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800acc8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800accc:	460b      	mov	r3, r1
 800acce:	4313      	orrs	r3, r2
 800acd0:	d009      	beq.n	800ace6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800acd2:	4b92      	ldr	r3, [pc, #584]	@ (800af1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800acd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800acd6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800acda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800acde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ace0:	4a8e      	ldr	r2, [pc, #568]	@ (800af1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ace2:	430b      	orrs	r3, r1
 800ace4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800ace6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800acea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acee:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800acf2:	643b      	str	r3, [r7, #64]	@ 0x40
 800acf4:	2300      	movs	r3, #0
 800acf6:	647b      	str	r3, [r7, #68]	@ 0x44
 800acf8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800acfc:	460b      	mov	r3, r1
 800acfe:	4313      	orrs	r3, r2
 800ad00:	d00e      	beq.n	800ad20 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800ad02:	4b86      	ldr	r3, [pc, #536]	@ (800af1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ad04:	691b      	ldr	r3, [r3, #16]
 800ad06:	4a85      	ldr	r2, [pc, #532]	@ (800af1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ad08:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ad0c:	6113      	str	r3, [r2, #16]
 800ad0e:	4b83      	ldr	r3, [pc, #524]	@ (800af1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ad10:	6919      	ldr	r1, [r3, #16]
 800ad12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad16:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800ad1a:	4a80      	ldr	r2, [pc, #512]	@ (800af1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ad1c:	430b      	orrs	r3, r1
 800ad1e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800ad20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad28:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800ad2c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ad2e:	2300      	movs	r3, #0
 800ad30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ad32:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800ad36:	460b      	mov	r3, r1
 800ad38:	4313      	orrs	r3, r2
 800ad3a:	d009      	beq.n	800ad50 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800ad3c:	4b77      	ldr	r3, [pc, #476]	@ (800af1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ad3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ad40:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800ad44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad4a:	4a74      	ldr	r2, [pc, #464]	@ (800af1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ad4c:	430b      	orrs	r3, r1
 800ad4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800ad50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad58:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800ad5c:	633b      	str	r3, [r7, #48]	@ 0x30
 800ad5e:	2300      	movs	r3, #0
 800ad60:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad62:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800ad66:	460b      	mov	r3, r1
 800ad68:	4313      	orrs	r3, r2
 800ad6a:	d00a      	beq.n	800ad82 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800ad6c:	4b6b      	ldr	r3, [pc, #428]	@ (800af1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ad6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad70:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800ad74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ad7c:	4a67      	ldr	r2, [pc, #412]	@ (800af1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ad7e:	430b      	orrs	r3, r1
 800ad80:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800ad82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad8a:	2100      	movs	r1, #0
 800ad8c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800ad8e:	f003 0301 	and.w	r3, r3, #1
 800ad92:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ad94:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800ad98:	460b      	mov	r3, r1
 800ad9a:	4313      	orrs	r3, r2
 800ad9c:	d011      	beq.n	800adc2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ad9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ada2:	3308      	adds	r3, #8
 800ada4:	2100      	movs	r1, #0
 800ada6:	4618      	mov	r0, r3
 800ada8:	f000 fb78 	bl	800b49c <RCCEx_PLL2_Config>
 800adac:	4603      	mov	r3, r0
 800adae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800adb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d003      	beq.n	800adc2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800adba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800adbe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800adc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800adc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adca:	2100      	movs	r1, #0
 800adcc:	6239      	str	r1, [r7, #32]
 800adce:	f003 0302 	and.w	r3, r3, #2
 800add2:	627b      	str	r3, [r7, #36]	@ 0x24
 800add4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800add8:	460b      	mov	r3, r1
 800adda:	4313      	orrs	r3, r2
 800addc:	d011      	beq.n	800ae02 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800adde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ade2:	3308      	adds	r3, #8
 800ade4:	2101      	movs	r1, #1
 800ade6:	4618      	mov	r0, r3
 800ade8:	f000 fb58 	bl	800b49c <RCCEx_PLL2_Config>
 800adec:	4603      	mov	r3, r0
 800adee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800adf2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d003      	beq.n	800ae02 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800adfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800adfe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800ae02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae0a:	2100      	movs	r1, #0
 800ae0c:	61b9      	str	r1, [r7, #24]
 800ae0e:	f003 0304 	and.w	r3, r3, #4
 800ae12:	61fb      	str	r3, [r7, #28]
 800ae14:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800ae18:	460b      	mov	r3, r1
 800ae1a:	4313      	orrs	r3, r2
 800ae1c:	d011      	beq.n	800ae42 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ae1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae22:	3308      	adds	r3, #8
 800ae24:	2102      	movs	r1, #2
 800ae26:	4618      	mov	r0, r3
 800ae28:	f000 fb38 	bl	800b49c <RCCEx_PLL2_Config>
 800ae2c:	4603      	mov	r3, r0
 800ae2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800ae32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d003      	beq.n	800ae42 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ae3e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800ae42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae4a:	2100      	movs	r1, #0
 800ae4c:	6139      	str	r1, [r7, #16]
 800ae4e:	f003 0308 	and.w	r3, r3, #8
 800ae52:	617b      	str	r3, [r7, #20]
 800ae54:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800ae58:	460b      	mov	r3, r1
 800ae5a:	4313      	orrs	r3, r2
 800ae5c:	d011      	beq.n	800ae82 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ae5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae62:	3328      	adds	r3, #40	@ 0x28
 800ae64:	2100      	movs	r1, #0
 800ae66:	4618      	mov	r0, r3
 800ae68:	f000 fbca 	bl	800b600 <RCCEx_PLL3_Config>
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800ae72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d003      	beq.n	800ae82 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ae7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800ae82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae8a:	2100      	movs	r1, #0
 800ae8c:	60b9      	str	r1, [r7, #8]
 800ae8e:	f003 0310 	and.w	r3, r3, #16
 800ae92:	60fb      	str	r3, [r7, #12]
 800ae94:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800ae98:	460b      	mov	r3, r1
 800ae9a:	4313      	orrs	r3, r2
 800ae9c:	d011      	beq.n	800aec2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ae9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aea2:	3328      	adds	r3, #40	@ 0x28
 800aea4:	2101      	movs	r1, #1
 800aea6:	4618      	mov	r0, r3
 800aea8:	f000 fbaa 	bl	800b600 <RCCEx_PLL3_Config>
 800aeac:	4603      	mov	r3, r0
 800aeae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800aeb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d003      	beq.n	800aec2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aeba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aebe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800aec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeca:	2100      	movs	r1, #0
 800aecc:	6039      	str	r1, [r7, #0]
 800aece:	f003 0320 	and.w	r3, r3, #32
 800aed2:	607b      	str	r3, [r7, #4]
 800aed4:	e9d7 1200 	ldrd	r1, r2, [r7]
 800aed8:	460b      	mov	r3, r1
 800aeda:	4313      	orrs	r3, r2
 800aedc:	d011      	beq.n	800af02 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800aede:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aee2:	3328      	adds	r3, #40	@ 0x28
 800aee4:	2102      	movs	r1, #2
 800aee6:	4618      	mov	r0, r3
 800aee8:	f000 fb8a 	bl	800b600 <RCCEx_PLL3_Config>
 800aeec:	4603      	mov	r3, r0
 800aeee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800aef2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d003      	beq.n	800af02 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aefa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aefe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800af02:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800af06:	2b00      	cmp	r3, #0
 800af08:	d101      	bne.n	800af0e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800af0a:	2300      	movs	r3, #0
 800af0c:	e000      	b.n	800af10 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800af0e:	2301      	movs	r3, #1
}
 800af10:	4618      	mov	r0, r3
 800af12:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800af16:	46bd      	mov	sp, r7
 800af18:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800af1c:	58024400 	.word	0x58024400

0800af20 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800af20:	b580      	push	{r7, lr}
 800af22:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800af24:	f7fe fd96 	bl	8009a54 <HAL_RCC_GetHCLKFreq>
 800af28:	4602      	mov	r2, r0
 800af2a:	4b06      	ldr	r3, [pc, #24]	@ (800af44 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800af2c:	6a1b      	ldr	r3, [r3, #32]
 800af2e:	091b      	lsrs	r3, r3, #4
 800af30:	f003 0307 	and.w	r3, r3, #7
 800af34:	4904      	ldr	r1, [pc, #16]	@ (800af48 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800af36:	5ccb      	ldrb	r3, [r1, r3]
 800af38:	f003 031f 	and.w	r3, r3, #31
 800af3c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800af40:	4618      	mov	r0, r3
 800af42:	bd80      	pop	{r7, pc}
 800af44:	58024400 	.word	0x58024400
 800af48:	08014670 	.word	0x08014670

0800af4c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800af4c:	b480      	push	{r7}
 800af4e:	b089      	sub	sp, #36	@ 0x24
 800af50:	af00      	add	r7, sp, #0
 800af52:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800af54:	4ba1      	ldr	r3, [pc, #644]	@ (800b1dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af58:	f003 0303 	and.w	r3, r3, #3
 800af5c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800af5e:	4b9f      	ldr	r3, [pc, #636]	@ (800b1dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af62:	0b1b      	lsrs	r3, r3, #12
 800af64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800af68:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800af6a:	4b9c      	ldr	r3, [pc, #624]	@ (800b1dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af6e:	091b      	lsrs	r3, r3, #4
 800af70:	f003 0301 	and.w	r3, r3, #1
 800af74:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800af76:	4b99      	ldr	r3, [pc, #612]	@ (800b1dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af7a:	08db      	lsrs	r3, r3, #3
 800af7c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800af80:	693a      	ldr	r2, [r7, #16]
 800af82:	fb02 f303 	mul.w	r3, r2, r3
 800af86:	ee07 3a90 	vmov	s15, r3
 800af8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af8e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800af92:	697b      	ldr	r3, [r7, #20]
 800af94:	2b00      	cmp	r3, #0
 800af96:	f000 8111 	beq.w	800b1bc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800af9a:	69bb      	ldr	r3, [r7, #24]
 800af9c:	2b02      	cmp	r3, #2
 800af9e:	f000 8083 	beq.w	800b0a8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800afa2:	69bb      	ldr	r3, [r7, #24]
 800afa4:	2b02      	cmp	r3, #2
 800afa6:	f200 80a1 	bhi.w	800b0ec <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800afaa:	69bb      	ldr	r3, [r7, #24]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d003      	beq.n	800afb8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800afb0:	69bb      	ldr	r3, [r7, #24]
 800afb2:	2b01      	cmp	r3, #1
 800afb4:	d056      	beq.n	800b064 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800afb6:	e099      	b.n	800b0ec <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800afb8:	4b88      	ldr	r3, [pc, #544]	@ (800b1dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	f003 0320 	and.w	r3, r3, #32
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d02d      	beq.n	800b020 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800afc4:	4b85      	ldr	r3, [pc, #532]	@ (800b1dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	08db      	lsrs	r3, r3, #3
 800afca:	f003 0303 	and.w	r3, r3, #3
 800afce:	4a84      	ldr	r2, [pc, #528]	@ (800b1e0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800afd0:	fa22 f303 	lsr.w	r3, r2, r3
 800afd4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800afd6:	68bb      	ldr	r3, [r7, #8]
 800afd8:	ee07 3a90 	vmov	s15, r3
 800afdc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800afe0:	697b      	ldr	r3, [r7, #20]
 800afe2:	ee07 3a90 	vmov	s15, r3
 800afe6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800afea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800afee:	4b7b      	ldr	r3, [pc, #492]	@ (800b1dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aff0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aff2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aff6:	ee07 3a90 	vmov	s15, r3
 800affa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800affe:	ed97 6a03 	vldr	s12, [r7, #12]
 800b002:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b1e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b006:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b00a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b00e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b012:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b016:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b01a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b01e:	e087      	b.n	800b130 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b020:	697b      	ldr	r3, [r7, #20]
 800b022:	ee07 3a90 	vmov	s15, r3
 800b026:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b02a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b1e8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800b02e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b032:	4b6a      	ldr	r3, [pc, #424]	@ (800b1dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b034:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b036:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b03a:	ee07 3a90 	vmov	s15, r3
 800b03e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b042:	ed97 6a03 	vldr	s12, [r7, #12]
 800b046:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b1e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b04a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b04e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b052:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b056:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b05a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b05e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b062:	e065      	b.n	800b130 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b064:	697b      	ldr	r3, [r7, #20]
 800b066:	ee07 3a90 	vmov	s15, r3
 800b06a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b06e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b1ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b072:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b076:	4b59      	ldr	r3, [pc, #356]	@ (800b1dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b078:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b07a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b07e:	ee07 3a90 	vmov	s15, r3
 800b082:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b086:	ed97 6a03 	vldr	s12, [r7, #12]
 800b08a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b1e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b08e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b092:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b096:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b09a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b09e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b0a6:	e043      	b.n	800b130 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b0a8:	697b      	ldr	r3, [r7, #20]
 800b0aa:	ee07 3a90 	vmov	s15, r3
 800b0ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0b2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b1f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800b0b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b0ba:	4b48      	ldr	r3, [pc, #288]	@ (800b1dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b0bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0c2:	ee07 3a90 	vmov	s15, r3
 800b0c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b0ca:	ed97 6a03 	vldr	s12, [r7, #12]
 800b0ce:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b1e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b0d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b0d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b0da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b0de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b0e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b0ea:	e021      	b.n	800b130 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b0ec:	697b      	ldr	r3, [r7, #20]
 800b0ee:	ee07 3a90 	vmov	s15, r3
 800b0f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0f6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b1ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b0fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b0fe:	4b37      	ldr	r3, [pc, #220]	@ (800b1dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b100:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b102:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b106:	ee07 3a90 	vmov	s15, r3
 800b10a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b10e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b112:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b1e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b116:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b11a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b11e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b122:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b126:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b12a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b12e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800b130:	4b2a      	ldr	r3, [pc, #168]	@ (800b1dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b134:	0a5b      	lsrs	r3, r3, #9
 800b136:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b13a:	ee07 3a90 	vmov	s15, r3
 800b13e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b142:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b146:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b14a:	edd7 6a07 	vldr	s13, [r7, #28]
 800b14e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b152:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b156:	ee17 2a90 	vmov	r2, s15
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800b15e:	4b1f      	ldr	r3, [pc, #124]	@ (800b1dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b160:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b162:	0c1b      	lsrs	r3, r3, #16
 800b164:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b168:	ee07 3a90 	vmov	s15, r3
 800b16c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b170:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b174:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b178:	edd7 6a07 	vldr	s13, [r7, #28]
 800b17c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b180:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b184:	ee17 2a90 	vmov	r2, s15
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800b18c:	4b13      	ldr	r3, [pc, #76]	@ (800b1dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b18e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b190:	0e1b      	lsrs	r3, r3, #24
 800b192:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b196:	ee07 3a90 	vmov	s15, r3
 800b19a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b19e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b1a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b1a6:	edd7 6a07 	vldr	s13, [r7, #28]
 800b1aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b1ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b1b2:	ee17 2a90 	vmov	r2, s15
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800b1ba:	e008      	b.n	800b1ce <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	2200      	movs	r2, #0
 800b1c0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	2200      	movs	r2, #0
 800b1c6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	2200      	movs	r2, #0
 800b1cc:	609a      	str	r2, [r3, #8]
}
 800b1ce:	bf00      	nop
 800b1d0:	3724      	adds	r7, #36	@ 0x24
 800b1d2:	46bd      	mov	sp, r7
 800b1d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d8:	4770      	bx	lr
 800b1da:	bf00      	nop
 800b1dc:	58024400 	.word	0x58024400
 800b1e0:	03d09000 	.word	0x03d09000
 800b1e4:	46000000 	.word	0x46000000
 800b1e8:	4c742400 	.word	0x4c742400
 800b1ec:	4a742400 	.word	0x4a742400
 800b1f0:	4bbebc20 	.word	0x4bbebc20

0800b1f4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800b1f4:	b480      	push	{r7}
 800b1f6:	b089      	sub	sp, #36	@ 0x24
 800b1f8:	af00      	add	r7, sp, #0
 800b1fa:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b1fc:	4ba1      	ldr	r3, [pc, #644]	@ (800b484 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b1fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b200:	f003 0303 	and.w	r3, r3, #3
 800b204:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800b206:	4b9f      	ldr	r3, [pc, #636]	@ (800b484 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b20a:	0d1b      	lsrs	r3, r3, #20
 800b20c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b210:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b212:	4b9c      	ldr	r3, [pc, #624]	@ (800b484 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b216:	0a1b      	lsrs	r3, r3, #8
 800b218:	f003 0301 	and.w	r3, r3, #1
 800b21c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b21e:	4b99      	ldr	r3, [pc, #612]	@ (800b484 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b222:	08db      	lsrs	r3, r3, #3
 800b224:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b228:	693a      	ldr	r2, [r7, #16]
 800b22a:	fb02 f303 	mul.w	r3, r2, r3
 800b22e:	ee07 3a90 	vmov	s15, r3
 800b232:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b236:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b23a:	697b      	ldr	r3, [r7, #20]
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	f000 8111 	beq.w	800b464 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b242:	69bb      	ldr	r3, [r7, #24]
 800b244:	2b02      	cmp	r3, #2
 800b246:	f000 8083 	beq.w	800b350 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b24a:	69bb      	ldr	r3, [r7, #24]
 800b24c:	2b02      	cmp	r3, #2
 800b24e:	f200 80a1 	bhi.w	800b394 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b252:	69bb      	ldr	r3, [r7, #24]
 800b254:	2b00      	cmp	r3, #0
 800b256:	d003      	beq.n	800b260 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b258:	69bb      	ldr	r3, [r7, #24]
 800b25a:	2b01      	cmp	r3, #1
 800b25c:	d056      	beq.n	800b30c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b25e:	e099      	b.n	800b394 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b260:	4b88      	ldr	r3, [pc, #544]	@ (800b484 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	f003 0320 	and.w	r3, r3, #32
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d02d      	beq.n	800b2c8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b26c:	4b85      	ldr	r3, [pc, #532]	@ (800b484 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	08db      	lsrs	r3, r3, #3
 800b272:	f003 0303 	and.w	r3, r3, #3
 800b276:	4a84      	ldr	r2, [pc, #528]	@ (800b488 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b278:	fa22 f303 	lsr.w	r3, r2, r3
 800b27c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b27e:	68bb      	ldr	r3, [r7, #8]
 800b280:	ee07 3a90 	vmov	s15, r3
 800b284:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b288:	697b      	ldr	r3, [r7, #20]
 800b28a:	ee07 3a90 	vmov	s15, r3
 800b28e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b292:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b296:	4b7b      	ldr	r3, [pc, #492]	@ (800b484 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b29a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b29e:	ee07 3a90 	vmov	s15, r3
 800b2a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2a6:	ed97 6a03 	vldr	s12, [r7, #12]
 800b2aa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b48c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b2ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b2b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b2b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b2ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b2be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b2c2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b2c6:	e087      	b.n	800b3d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b2c8:	697b      	ldr	r3, [r7, #20]
 800b2ca:	ee07 3a90 	vmov	s15, r3
 800b2ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2d2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b490 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b2d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b2da:	4b6a      	ldr	r3, [pc, #424]	@ (800b484 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b2dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2e2:	ee07 3a90 	vmov	s15, r3
 800b2e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2ea:	ed97 6a03 	vldr	s12, [r7, #12]
 800b2ee:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b48c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b2f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b2f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b2fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b2fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b302:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b306:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b30a:	e065      	b.n	800b3d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b30c:	697b      	ldr	r3, [r7, #20]
 800b30e:	ee07 3a90 	vmov	s15, r3
 800b312:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b316:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b494 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b31a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b31e:	4b59      	ldr	r3, [pc, #356]	@ (800b484 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b322:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b326:	ee07 3a90 	vmov	s15, r3
 800b32a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b32e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b332:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b48c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b336:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b33a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b33e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b342:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b346:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b34a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b34e:	e043      	b.n	800b3d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b350:	697b      	ldr	r3, [r7, #20]
 800b352:	ee07 3a90 	vmov	s15, r3
 800b356:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b35a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b498 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b35e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b362:	4b48      	ldr	r3, [pc, #288]	@ (800b484 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b366:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b36a:	ee07 3a90 	vmov	s15, r3
 800b36e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b372:	ed97 6a03 	vldr	s12, [r7, #12]
 800b376:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b48c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b37a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b37e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b382:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b386:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b38a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b38e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b392:	e021      	b.n	800b3d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b394:	697b      	ldr	r3, [r7, #20]
 800b396:	ee07 3a90 	vmov	s15, r3
 800b39a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b39e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b494 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b3a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b3a6:	4b37      	ldr	r3, [pc, #220]	@ (800b484 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b3a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3ae:	ee07 3a90 	vmov	s15, r3
 800b3b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b3b6:	ed97 6a03 	vldr	s12, [r7, #12]
 800b3ba:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b48c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b3be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b3c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b3c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b3ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b3ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b3d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b3d6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b3d8:	4b2a      	ldr	r3, [pc, #168]	@ (800b484 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b3da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3dc:	0a5b      	lsrs	r3, r3, #9
 800b3de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b3e2:	ee07 3a90 	vmov	s15, r3
 800b3e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b3ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b3f2:	edd7 6a07 	vldr	s13, [r7, #28]
 800b3f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b3fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b3fe:	ee17 2a90 	vmov	r2, s15
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b406:	4b1f      	ldr	r3, [pc, #124]	@ (800b484 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b40a:	0c1b      	lsrs	r3, r3, #16
 800b40c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b410:	ee07 3a90 	vmov	s15, r3
 800b414:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b418:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b41c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b420:	edd7 6a07 	vldr	s13, [r7, #28]
 800b424:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b428:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b42c:	ee17 2a90 	vmov	r2, s15
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b434:	4b13      	ldr	r3, [pc, #76]	@ (800b484 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b438:	0e1b      	lsrs	r3, r3, #24
 800b43a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b43e:	ee07 3a90 	vmov	s15, r3
 800b442:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b446:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b44a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b44e:	edd7 6a07 	vldr	s13, [r7, #28]
 800b452:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b456:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b45a:	ee17 2a90 	vmov	r2, s15
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b462:	e008      	b.n	800b476 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	2200      	movs	r2, #0
 800b468:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	2200      	movs	r2, #0
 800b46e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	2200      	movs	r2, #0
 800b474:	609a      	str	r2, [r3, #8]
}
 800b476:	bf00      	nop
 800b478:	3724      	adds	r7, #36	@ 0x24
 800b47a:	46bd      	mov	sp, r7
 800b47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b480:	4770      	bx	lr
 800b482:	bf00      	nop
 800b484:	58024400 	.word	0x58024400
 800b488:	03d09000 	.word	0x03d09000
 800b48c:	46000000 	.word	0x46000000
 800b490:	4c742400 	.word	0x4c742400
 800b494:	4a742400 	.word	0x4a742400
 800b498:	4bbebc20 	.word	0x4bbebc20

0800b49c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b49c:	b580      	push	{r7, lr}
 800b49e:	b084      	sub	sp, #16
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	6078      	str	r0, [r7, #4]
 800b4a4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b4a6:	2300      	movs	r3, #0
 800b4a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b4aa:	4b53      	ldr	r3, [pc, #332]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b4ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4ae:	f003 0303 	and.w	r3, r3, #3
 800b4b2:	2b03      	cmp	r3, #3
 800b4b4:	d101      	bne.n	800b4ba <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800b4b6:	2301      	movs	r3, #1
 800b4b8:	e099      	b.n	800b5ee <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b4ba:	4b4f      	ldr	r3, [pc, #316]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	4a4e      	ldr	r2, [pc, #312]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b4c0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b4c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b4c6:	f7fa f937 	bl	8005738 <HAL_GetTick>
 800b4ca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b4cc:	e008      	b.n	800b4e0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b4ce:	f7fa f933 	bl	8005738 <HAL_GetTick>
 800b4d2:	4602      	mov	r2, r0
 800b4d4:	68bb      	ldr	r3, [r7, #8]
 800b4d6:	1ad3      	subs	r3, r2, r3
 800b4d8:	2b02      	cmp	r3, #2
 800b4da:	d901      	bls.n	800b4e0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b4dc:	2303      	movs	r3, #3
 800b4de:	e086      	b.n	800b5ee <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b4e0:	4b45      	ldr	r3, [pc, #276]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d1f0      	bne.n	800b4ce <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b4ec:	4b42      	ldr	r3, [pc, #264]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b4ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4f0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	031b      	lsls	r3, r3, #12
 800b4fa:	493f      	ldr	r1, [pc, #252]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b4fc:	4313      	orrs	r3, r2
 800b4fe:	628b      	str	r3, [r1, #40]	@ 0x28
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	685b      	ldr	r3, [r3, #4]
 800b504:	3b01      	subs	r3, #1
 800b506:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	689b      	ldr	r3, [r3, #8]
 800b50e:	3b01      	subs	r3, #1
 800b510:	025b      	lsls	r3, r3, #9
 800b512:	b29b      	uxth	r3, r3
 800b514:	431a      	orrs	r2, r3
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	68db      	ldr	r3, [r3, #12]
 800b51a:	3b01      	subs	r3, #1
 800b51c:	041b      	lsls	r3, r3, #16
 800b51e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b522:	431a      	orrs	r2, r3
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	691b      	ldr	r3, [r3, #16]
 800b528:	3b01      	subs	r3, #1
 800b52a:	061b      	lsls	r3, r3, #24
 800b52c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b530:	4931      	ldr	r1, [pc, #196]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b532:	4313      	orrs	r3, r2
 800b534:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b536:	4b30      	ldr	r3, [pc, #192]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b53a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	695b      	ldr	r3, [r3, #20]
 800b542:	492d      	ldr	r1, [pc, #180]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b544:	4313      	orrs	r3, r2
 800b546:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b548:	4b2b      	ldr	r3, [pc, #172]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b54a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b54c:	f023 0220 	bic.w	r2, r3, #32
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	699b      	ldr	r3, [r3, #24]
 800b554:	4928      	ldr	r1, [pc, #160]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b556:	4313      	orrs	r3, r2
 800b558:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b55a:	4b27      	ldr	r3, [pc, #156]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b55c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b55e:	4a26      	ldr	r2, [pc, #152]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b560:	f023 0310 	bic.w	r3, r3, #16
 800b564:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b566:	4b24      	ldr	r3, [pc, #144]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b568:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b56a:	4b24      	ldr	r3, [pc, #144]	@ (800b5fc <RCCEx_PLL2_Config+0x160>)
 800b56c:	4013      	ands	r3, r2
 800b56e:	687a      	ldr	r2, [r7, #4]
 800b570:	69d2      	ldr	r2, [r2, #28]
 800b572:	00d2      	lsls	r2, r2, #3
 800b574:	4920      	ldr	r1, [pc, #128]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b576:	4313      	orrs	r3, r2
 800b578:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b57a:	4b1f      	ldr	r3, [pc, #124]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b57c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b57e:	4a1e      	ldr	r2, [pc, #120]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b580:	f043 0310 	orr.w	r3, r3, #16
 800b584:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b586:	683b      	ldr	r3, [r7, #0]
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d106      	bne.n	800b59a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b58c:	4b1a      	ldr	r3, [pc, #104]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b58e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b590:	4a19      	ldr	r2, [pc, #100]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b592:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b596:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b598:	e00f      	b.n	800b5ba <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b59a:	683b      	ldr	r3, [r7, #0]
 800b59c:	2b01      	cmp	r3, #1
 800b59e:	d106      	bne.n	800b5ae <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b5a0:	4b15      	ldr	r3, [pc, #84]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b5a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5a4:	4a14      	ldr	r2, [pc, #80]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b5a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b5aa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b5ac:	e005      	b.n	800b5ba <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b5ae:	4b12      	ldr	r3, [pc, #72]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b5b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5b2:	4a11      	ldr	r2, [pc, #68]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b5b4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b5b8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b5ba:	4b0f      	ldr	r3, [pc, #60]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	4a0e      	ldr	r2, [pc, #56]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b5c0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b5c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b5c6:	f7fa f8b7 	bl	8005738 <HAL_GetTick>
 800b5ca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b5cc:	e008      	b.n	800b5e0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b5ce:	f7fa f8b3 	bl	8005738 <HAL_GetTick>
 800b5d2:	4602      	mov	r2, r0
 800b5d4:	68bb      	ldr	r3, [r7, #8]
 800b5d6:	1ad3      	subs	r3, r2, r3
 800b5d8:	2b02      	cmp	r3, #2
 800b5da:	d901      	bls.n	800b5e0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b5dc:	2303      	movs	r3, #3
 800b5de:	e006      	b.n	800b5ee <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b5e0:	4b05      	ldr	r3, [pc, #20]	@ (800b5f8 <RCCEx_PLL2_Config+0x15c>)
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d0f0      	beq.n	800b5ce <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800b5ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5ee:	4618      	mov	r0, r3
 800b5f0:	3710      	adds	r7, #16
 800b5f2:	46bd      	mov	sp, r7
 800b5f4:	bd80      	pop	{r7, pc}
 800b5f6:	bf00      	nop
 800b5f8:	58024400 	.word	0x58024400
 800b5fc:	ffff0007 	.word	0xffff0007

0800b600 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b600:	b580      	push	{r7, lr}
 800b602:	b084      	sub	sp, #16
 800b604:	af00      	add	r7, sp, #0
 800b606:	6078      	str	r0, [r7, #4]
 800b608:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b60a:	2300      	movs	r3, #0
 800b60c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b60e:	4b53      	ldr	r3, [pc, #332]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b612:	f003 0303 	and.w	r3, r3, #3
 800b616:	2b03      	cmp	r3, #3
 800b618:	d101      	bne.n	800b61e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800b61a:	2301      	movs	r3, #1
 800b61c:	e099      	b.n	800b752 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b61e:	4b4f      	ldr	r3, [pc, #316]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	4a4e      	ldr	r2, [pc, #312]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b624:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b628:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b62a:	f7fa f885 	bl	8005738 <HAL_GetTick>
 800b62e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b630:	e008      	b.n	800b644 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b632:	f7fa f881 	bl	8005738 <HAL_GetTick>
 800b636:	4602      	mov	r2, r0
 800b638:	68bb      	ldr	r3, [r7, #8]
 800b63a:	1ad3      	subs	r3, r2, r3
 800b63c:	2b02      	cmp	r3, #2
 800b63e:	d901      	bls.n	800b644 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b640:	2303      	movs	r3, #3
 800b642:	e086      	b.n	800b752 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b644:	4b45      	ldr	r3, [pc, #276]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d1f0      	bne.n	800b632 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b650:	4b42      	ldr	r3, [pc, #264]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b654:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	051b      	lsls	r3, r3, #20
 800b65e:	493f      	ldr	r1, [pc, #252]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b660:	4313      	orrs	r3, r2
 800b662:	628b      	str	r3, [r1, #40]	@ 0x28
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	685b      	ldr	r3, [r3, #4]
 800b668:	3b01      	subs	r3, #1
 800b66a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	689b      	ldr	r3, [r3, #8]
 800b672:	3b01      	subs	r3, #1
 800b674:	025b      	lsls	r3, r3, #9
 800b676:	b29b      	uxth	r3, r3
 800b678:	431a      	orrs	r2, r3
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	68db      	ldr	r3, [r3, #12]
 800b67e:	3b01      	subs	r3, #1
 800b680:	041b      	lsls	r3, r3, #16
 800b682:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b686:	431a      	orrs	r2, r3
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	691b      	ldr	r3, [r3, #16]
 800b68c:	3b01      	subs	r3, #1
 800b68e:	061b      	lsls	r3, r3, #24
 800b690:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b694:	4931      	ldr	r1, [pc, #196]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b696:	4313      	orrs	r3, r2
 800b698:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b69a:	4b30      	ldr	r3, [pc, #192]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b69c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b69e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	695b      	ldr	r3, [r3, #20]
 800b6a6:	492d      	ldr	r1, [pc, #180]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b6a8:	4313      	orrs	r3, r2
 800b6aa:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b6ac:	4b2b      	ldr	r3, [pc, #172]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b6ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6b0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	699b      	ldr	r3, [r3, #24]
 800b6b8:	4928      	ldr	r1, [pc, #160]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b6ba:	4313      	orrs	r3, r2
 800b6bc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b6be:	4b27      	ldr	r3, [pc, #156]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b6c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6c2:	4a26      	ldr	r2, [pc, #152]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b6c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b6c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b6ca:	4b24      	ldr	r3, [pc, #144]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b6cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b6ce:	4b24      	ldr	r3, [pc, #144]	@ (800b760 <RCCEx_PLL3_Config+0x160>)
 800b6d0:	4013      	ands	r3, r2
 800b6d2:	687a      	ldr	r2, [r7, #4]
 800b6d4:	69d2      	ldr	r2, [r2, #28]
 800b6d6:	00d2      	lsls	r2, r2, #3
 800b6d8:	4920      	ldr	r1, [pc, #128]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b6da:	4313      	orrs	r3, r2
 800b6dc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b6de:	4b1f      	ldr	r3, [pc, #124]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b6e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6e2:	4a1e      	ldr	r2, [pc, #120]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b6e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b6e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b6ea:	683b      	ldr	r3, [r7, #0]
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d106      	bne.n	800b6fe <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b6f0:	4b1a      	ldr	r3, [pc, #104]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b6f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6f4:	4a19      	ldr	r2, [pc, #100]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b6f6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800b6fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b6fc:	e00f      	b.n	800b71e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b6fe:	683b      	ldr	r3, [r7, #0]
 800b700:	2b01      	cmp	r3, #1
 800b702:	d106      	bne.n	800b712 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b704:	4b15      	ldr	r3, [pc, #84]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b708:	4a14      	ldr	r2, [pc, #80]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b70a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b70e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b710:	e005      	b.n	800b71e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b712:	4b12      	ldr	r3, [pc, #72]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b716:	4a11      	ldr	r2, [pc, #68]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b718:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b71c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b71e:	4b0f      	ldr	r3, [pc, #60]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	4a0e      	ldr	r2, [pc, #56]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b724:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b728:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b72a:	f7fa f805 	bl	8005738 <HAL_GetTick>
 800b72e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b730:	e008      	b.n	800b744 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b732:	f7fa f801 	bl	8005738 <HAL_GetTick>
 800b736:	4602      	mov	r2, r0
 800b738:	68bb      	ldr	r3, [r7, #8]
 800b73a:	1ad3      	subs	r3, r2, r3
 800b73c:	2b02      	cmp	r3, #2
 800b73e:	d901      	bls.n	800b744 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b740:	2303      	movs	r3, #3
 800b742:	e006      	b.n	800b752 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b744:	4b05      	ldr	r3, [pc, #20]	@ (800b75c <RCCEx_PLL3_Config+0x15c>)
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d0f0      	beq.n	800b732 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800b750:	7bfb      	ldrb	r3, [r7, #15]
}
 800b752:	4618      	mov	r0, r3
 800b754:	3710      	adds	r7, #16
 800b756:	46bd      	mov	sp, r7
 800b758:	bd80      	pop	{r7, pc}
 800b75a:	bf00      	nop
 800b75c:	58024400 	.word	0x58024400
 800b760:	ffff0007 	.word	0xffff0007

0800b764 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b764:	b580      	push	{r7, lr}
 800b766:	b084      	sub	sp, #16
 800b768:	af00      	add	r7, sp, #0
 800b76a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d101      	bne.n	800b776 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b772:	2301      	movs	r3, #1
 800b774:	e10f      	b.n	800b996 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	2200      	movs	r2, #0
 800b77a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	4a87      	ldr	r2, [pc, #540]	@ (800b9a0 <HAL_SPI_Init+0x23c>)
 800b782:	4293      	cmp	r3, r2
 800b784:	d00f      	beq.n	800b7a6 <HAL_SPI_Init+0x42>
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	4a86      	ldr	r2, [pc, #536]	@ (800b9a4 <HAL_SPI_Init+0x240>)
 800b78c:	4293      	cmp	r3, r2
 800b78e:	d00a      	beq.n	800b7a6 <HAL_SPI_Init+0x42>
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	4a84      	ldr	r2, [pc, #528]	@ (800b9a8 <HAL_SPI_Init+0x244>)
 800b796:	4293      	cmp	r3, r2
 800b798:	d005      	beq.n	800b7a6 <HAL_SPI_Init+0x42>
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	68db      	ldr	r3, [r3, #12]
 800b79e:	2b0f      	cmp	r3, #15
 800b7a0:	d901      	bls.n	800b7a6 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800b7a2:	2301      	movs	r3, #1
 800b7a4:	e0f7      	b.n	800b996 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800b7a6:	6878      	ldr	r0, [r7, #4]
 800b7a8:	f000 fef6 	bl	800c598 <SPI_GetPacketSize>
 800b7ac:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	4a7b      	ldr	r2, [pc, #492]	@ (800b9a0 <HAL_SPI_Init+0x23c>)
 800b7b4:	4293      	cmp	r3, r2
 800b7b6:	d00c      	beq.n	800b7d2 <HAL_SPI_Init+0x6e>
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	4a79      	ldr	r2, [pc, #484]	@ (800b9a4 <HAL_SPI_Init+0x240>)
 800b7be:	4293      	cmp	r3, r2
 800b7c0:	d007      	beq.n	800b7d2 <HAL_SPI_Init+0x6e>
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	4a78      	ldr	r2, [pc, #480]	@ (800b9a8 <HAL_SPI_Init+0x244>)
 800b7c8:	4293      	cmp	r3, r2
 800b7ca:	d002      	beq.n	800b7d2 <HAL_SPI_Init+0x6e>
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	2b08      	cmp	r3, #8
 800b7d0:	d811      	bhi.n	800b7f6 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800b7d6:	4a72      	ldr	r2, [pc, #456]	@ (800b9a0 <HAL_SPI_Init+0x23c>)
 800b7d8:	4293      	cmp	r3, r2
 800b7da:	d009      	beq.n	800b7f0 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	4a70      	ldr	r2, [pc, #448]	@ (800b9a4 <HAL_SPI_Init+0x240>)
 800b7e2:	4293      	cmp	r3, r2
 800b7e4:	d004      	beq.n	800b7f0 <HAL_SPI_Init+0x8c>
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	4a6f      	ldr	r2, [pc, #444]	@ (800b9a8 <HAL_SPI_Init+0x244>)
 800b7ec:	4293      	cmp	r3, r2
 800b7ee:	d104      	bne.n	800b7fa <HAL_SPI_Init+0x96>
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	2b10      	cmp	r3, #16
 800b7f4:	d901      	bls.n	800b7fa <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800b7f6:	2301      	movs	r3, #1
 800b7f8:	e0cd      	b.n	800b996 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800b800:	b2db      	uxtb	r3, r3
 800b802:	2b00      	cmp	r3, #0
 800b804:	d106      	bne.n	800b814 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	2200      	movs	r2, #0
 800b80a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b80e:	6878      	ldr	r0, [r7, #4]
 800b810:	f7f8 f888 	bl	8003924 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	2202      	movs	r2, #2
 800b818:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	681a      	ldr	r2, [r3, #0]
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	f022 0201 	bic.w	r2, r2, #1
 800b82a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	689b      	ldr	r3, [r3, #8]
 800b832:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800b836:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	699b      	ldr	r3, [r3, #24]
 800b83c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b840:	d119      	bne.n	800b876 <HAL_SPI_Init+0x112>
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	685b      	ldr	r3, [r3, #4]
 800b846:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b84a:	d103      	bne.n	800b854 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800b850:	2b00      	cmp	r3, #0
 800b852:	d008      	beq.n	800b866 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d10c      	bne.n	800b876 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800b860:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b864:	d107      	bne.n	800b876 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	681a      	ldr	r2, [r3, #0]
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b874:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	685b      	ldr	r3, [r3, #4]
 800b87a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d00f      	beq.n	800b8a2 <HAL_SPI_Init+0x13e>
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	68db      	ldr	r3, [r3, #12]
 800b886:	2b06      	cmp	r3, #6
 800b888:	d90b      	bls.n	800b8a2 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	430a      	orrs	r2, r1
 800b89e:	601a      	str	r2, [r3, #0]
 800b8a0:	e007      	b.n	800b8b2 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	681a      	ldr	r2, [r3, #0]
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b8b0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	69da      	ldr	r2, [r3, #28]
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b8ba:	431a      	orrs	r2, r3
 800b8bc:	68bb      	ldr	r3, [r7, #8]
 800b8be:	431a      	orrs	r2, r3
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b8c4:	ea42 0103 	orr.w	r1, r2, r3
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	68da      	ldr	r2, [r3, #12]
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	430a      	orrs	r2, r1
 800b8d2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8dc:	431a      	orrs	r2, r3
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b8e2:	431a      	orrs	r2, r3
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	699b      	ldr	r3, [r3, #24]
 800b8e8:	431a      	orrs	r2, r3
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	691b      	ldr	r3, [r3, #16]
 800b8ee:	431a      	orrs	r2, r3
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	695b      	ldr	r3, [r3, #20]
 800b8f4:	431a      	orrs	r2, r3
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	6a1b      	ldr	r3, [r3, #32]
 800b8fa:	431a      	orrs	r2, r3
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	685b      	ldr	r3, [r3, #4]
 800b900:	431a      	orrs	r2, r3
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b906:	431a      	orrs	r2, r3
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	689b      	ldr	r3, [r3, #8]
 800b90c:	431a      	orrs	r2, r3
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b912:	ea42 0103 	orr.w	r1, r2, r3
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	430a      	orrs	r2, r1
 800b920:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	685b      	ldr	r3, [r3, #4]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d113      	bne.n	800b952 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	689b      	ldr	r3, [r3, #8]
 800b930:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b93c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	689b      	ldr	r3, [r3, #8]
 800b944:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b950:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	f022 0201 	bic.w	r2, r2, #1
 800b960:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	685b      	ldr	r3, [r3, #4]
 800b966:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d00a      	beq.n	800b984 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	68db      	ldr	r3, [r3, #12]
 800b974:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	430a      	orrs	r2, r1
 800b982:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	2200      	movs	r2, #0
 800b988:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	2201      	movs	r2, #1
 800b990:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800b994:	2300      	movs	r3, #0
}
 800b996:	4618      	mov	r0, r3
 800b998:	3710      	adds	r7, #16
 800b99a:	46bd      	mov	sp, r7
 800b99c:	bd80      	pop	{r7, pc}
 800b99e:	bf00      	nop
 800b9a0:	40013000 	.word	0x40013000
 800b9a4:	40003800 	.word	0x40003800
 800b9a8:	40003c00 	.word	0x40003c00

0800b9ac <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b9ac:	b580      	push	{r7, lr}
 800b9ae:	b088      	sub	sp, #32
 800b9b0:	af02      	add	r7, sp, #8
 800b9b2:	60f8      	str	r0, [r7, #12]
 800b9b4:	60b9      	str	r1, [r7, #8]
 800b9b6:	603b      	str	r3, [r7, #0]
 800b9b8:	4613      	mov	r3, r2
 800b9ba:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	3320      	adds	r3, #32
 800b9c2:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b9c4:	f7f9 feb8 	bl	8005738 <HAL_GetTick>
 800b9c8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800b9d0:	b2db      	uxtb	r3, r3
 800b9d2:	2b01      	cmp	r3, #1
 800b9d4:	d001      	beq.n	800b9da <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800b9d6:	2302      	movs	r3, #2
 800b9d8:	e1d1      	b.n	800bd7e <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800b9da:	68bb      	ldr	r3, [r7, #8]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d002      	beq.n	800b9e6 <HAL_SPI_Transmit+0x3a>
 800b9e0:	88fb      	ldrh	r3, [r7, #6]
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d101      	bne.n	800b9ea <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800b9e6:	2301      	movs	r3, #1
 800b9e8:	e1c9      	b.n	800bd7e <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800b9f0:	2b01      	cmp	r3, #1
 800b9f2:	d101      	bne.n	800b9f8 <HAL_SPI_Transmit+0x4c>
 800b9f4:	2302      	movs	r3, #2
 800b9f6:	e1c2      	b.n	800bd7e <HAL_SPI_Transmit+0x3d2>
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	2201      	movs	r2, #1
 800b9fc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	2203      	movs	r2, #3
 800ba04:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	2200      	movs	r2, #0
 800ba0c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	68ba      	ldr	r2, [r7, #8]
 800ba14:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	88fa      	ldrh	r2, [r7, #6]
 800ba1a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	88fa      	ldrh	r2, [r7, #6]
 800ba22:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	2200      	movs	r2, #0
 800ba2a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	2200      	movs	r2, #0
 800ba30:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	2200      	movs	r2, #0
 800ba38:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	2200      	movs	r2, #0
 800ba40:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	2200      	movs	r2, #0
 800ba46:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	689b      	ldr	r3, [r3, #8]
 800ba4c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800ba50:	d108      	bne.n	800ba64 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	681a      	ldr	r2, [r3, #0]
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ba60:	601a      	str	r2, [r3, #0]
 800ba62:	e009      	b.n	800ba78 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	68db      	ldr	r3, [r3, #12]
 800ba6a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800ba76:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	685a      	ldr	r2, [r3, #4]
 800ba7e:	4b96      	ldr	r3, [pc, #600]	@ (800bcd8 <HAL_SPI_Transmit+0x32c>)
 800ba80:	4013      	ands	r3, r2
 800ba82:	88f9      	ldrh	r1, [r7, #6]
 800ba84:	68fa      	ldr	r2, [r7, #12]
 800ba86:	6812      	ldr	r2, [r2, #0]
 800ba88:	430b      	orrs	r3, r1
 800ba8a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	681a      	ldr	r2, [r3, #0]
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	f042 0201 	orr.w	r2, r2, #1
 800ba9a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	685b      	ldr	r3, [r3, #4]
 800baa0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800baa4:	d107      	bne.n	800bab6 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	681a      	ldr	r2, [r3, #0]
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800bab4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	68db      	ldr	r3, [r3, #12]
 800baba:	2b0f      	cmp	r3, #15
 800babc:	d947      	bls.n	800bb4e <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800babe:	e03f      	b.n	800bb40 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	695b      	ldr	r3, [r3, #20]
 800bac6:	f003 0302 	and.w	r3, r3, #2
 800baca:	2b02      	cmp	r3, #2
 800bacc:	d114      	bne.n	800baf8 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	6812      	ldr	r2, [r2, #0]
 800bad8:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bade:	1d1a      	adds	r2, r3, #4
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800baea:	b29b      	uxth	r3, r3
 800baec:	3b01      	subs	r3, #1
 800baee:	b29a      	uxth	r2, r3
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800baf6:	e023      	b.n	800bb40 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800baf8:	f7f9 fe1e 	bl	8005738 <HAL_GetTick>
 800bafc:	4602      	mov	r2, r0
 800bafe:	693b      	ldr	r3, [r7, #16]
 800bb00:	1ad3      	subs	r3, r2, r3
 800bb02:	683a      	ldr	r2, [r7, #0]
 800bb04:	429a      	cmp	r2, r3
 800bb06:	d803      	bhi.n	800bb10 <HAL_SPI_Transmit+0x164>
 800bb08:	683b      	ldr	r3, [r7, #0]
 800bb0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb0e:	d102      	bne.n	800bb16 <HAL_SPI_Transmit+0x16a>
 800bb10:	683b      	ldr	r3, [r7, #0]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d114      	bne.n	800bb40 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800bb16:	68f8      	ldr	r0, [r7, #12]
 800bb18:	f000 fc70 	bl	800c3fc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bb22:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	2201      	movs	r2, #1
 800bb30:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	2200      	movs	r2, #0
 800bb38:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800bb3c:	2303      	movs	r3, #3
 800bb3e:	e11e      	b.n	800bd7e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bb46:	b29b      	uxth	r3, r3
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d1b9      	bne.n	800bac0 <HAL_SPI_Transmit+0x114>
 800bb4c:	e0f1      	b.n	800bd32 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	68db      	ldr	r3, [r3, #12]
 800bb52:	2b07      	cmp	r3, #7
 800bb54:	f240 80e6 	bls.w	800bd24 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800bb58:	e05d      	b.n	800bc16 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	695b      	ldr	r3, [r3, #20]
 800bb60:	f003 0302 	and.w	r3, r3, #2
 800bb64:	2b02      	cmp	r3, #2
 800bb66:	d132      	bne.n	800bbce <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bb6e:	b29b      	uxth	r3, r3
 800bb70:	2b01      	cmp	r3, #1
 800bb72:	d918      	bls.n	800bba6 <HAL_SPI_Transmit+0x1fa>
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d014      	beq.n	800bba6 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	6812      	ldr	r2, [r2, #0]
 800bb86:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bb8c:	1d1a      	adds	r2, r3, #4
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bb98:	b29b      	uxth	r3, r3
 800bb9a:	3b02      	subs	r3, #2
 800bb9c:	b29a      	uxth	r2, r3
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800bba4:	e037      	b.n	800bc16 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bbaa:	881a      	ldrh	r2, [r3, #0]
 800bbac:	697b      	ldr	r3, [r7, #20]
 800bbae:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bbb4:	1c9a      	adds	r2, r3, #2
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bbc0:	b29b      	uxth	r3, r3
 800bbc2:	3b01      	subs	r3, #1
 800bbc4:	b29a      	uxth	r2, r3
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800bbcc:	e023      	b.n	800bc16 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bbce:	f7f9 fdb3 	bl	8005738 <HAL_GetTick>
 800bbd2:	4602      	mov	r2, r0
 800bbd4:	693b      	ldr	r3, [r7, #16]
 800bbd6:	1ad3      	subs	r3, r2, r3
 800bbd8:	683a      	ldr	r2, [r7, #0]
 800bbda:	429a      	cmp	r2, r3
 800bbdc:	d803      	bhi.n	800bbe6 <HAL_SPI_Transmit+0x23a>
 800bbde:	683b      	ldr	r3, [r7, #0]
 800bbe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbe4:	d102      	bne.n	800bbec <HAL_SPI_Transmit+0x240>
 800bbe6:	683b      	ldr	r3, [r7, #0]
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d114      	bne.n	800bc16 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800bbec:	68f8      	ldr	r0, [r7, #12]
 800bbee:	f000 fc05 	bl	800c3fc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bbf8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	2201      	movs	r2, #1
 800bc06:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	2200      	movs	r2, #0
 800bc0e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800bc12:	2303      	movs	r3, #3
 800bc14:	e0b3      	b.n	800bd7e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bc1c:	b29b      	uxth	r3, r3
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d19b      	bne.n	800bb5a <HAL_SPI_Transmit+0x1ae>
 800bc22:	e086      	b.n	800bd32 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	695b      	ldr	r3, [r3, #20]
 800bc2a:	f003 0302 	and.w	r3, r3, #2
 800bc2e:	2b02      	cmp	r3, #2
 800bc30:	d154      	bne.n	800bcdc <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bc38:	b29b      	uxth	r3, r3
 800bc3a:	2b03      	cmp	r3, #3
 800bc3c:	d918      	bls.n	800bc70 <HAL_SPI_Transmit+0x2c4>
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc42:	2b40      	cmp	r3, #64	@ 0x40
 800bc44:	d914      	bls.n	800bc70 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	6812      	ldr	r2, [r2, #0]
 800bc50:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bc56:	1d1a      	adds	r2, r3, #4
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bc62:	b29b      	uxth	r3, r3
 800bc64:	3b04      	subs	r3, #4
 800bc66:	b29a      	uxth	r2, r3
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800bc6e:	e059      	b.n	800bd24 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bc76:	b29b      	uxth	r3, r3
 800bc78:	2b01      	cmp	r3, #1
 800bc7a:	d917      	bls.n	800bcac <HAL_SPI_Transmit+0x300>
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d013      	beq.n	800bcac <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bc88:	881a      	ldrh	r2, [r3, #0]
 800bc8a:	697b      	ldr	r3, [r7, #20]
 800bc8c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bc92:	1c9a      	adds	r2, r3, #2
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bc9e:	b29b      	uxth	r3, r3
 800bca0:	3b02      	subs	r3, #2
 800bca2:	b29a      	uxth	r2, r3
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800bcaa:	e03b      	b.n	800bd24 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	3320      	adds	r3, #32
 800bcb6:	7812      	ldrb	r2, [r2, #0]
 800bcb8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bcbe:	1c5a      	adds	r2, r3, #1
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bcca:	b29b      	uxth	r3, r3
 800bccc:	3b01      	subs	r3, #1
 800bcce:	b29a      	uxth	r2, r3
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800bcd6:	e025      	b.n	800bd24 <HAL_SPI_Transmit+0x378>
 800bcd8:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bcdc:	f7f9 fd2c 	bl	8005738 <HAL_GetTick>
 800bce0:	4602      	mov	r2, r0
 800bce2:	693b      	ldr	r3, [r7, #16]
 800bce4:	1ad3      	subs	r3, r2, r3
 800bce6:	683a      	ldr	r2, [r7, #0]
 800bce8:	429a      	cmp	r2, r3
 800bcea:	d803      	bhi.n	800bcf4 <HAL_SPI_Transmit+0x348>
 800bcec:	683b      	ldr	r3, [r7, #0]
 800bcee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcf2:	d102      	bne.n	800bcfa <HAL_SPI_Transmit+0x34e>
 800bcf4:	683b      	ldr	r3, [r7, #0]
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d114      	bne.n	800bd24 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800bcfa:	68f8      	ldr	r0, [r7, #12]
 800bcfc:	f000 fb7e 	bl	800c3fc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bd06:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	2201      	movs	r2, #1
 800bd14:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	2200      	movs	r2, #0
 800bd1c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800bd20:	2303      	movs	r3, #3
 800bd22:	e02c      	b.n	800bd7e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bd2a:	b29b      	uxth	r3, r3
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	f47f af79 	bne.w	800bc24 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800bd32:	693b      	ldr	r3, [r7, #16]
 800bd34:	9300      	str	r3, [sp, #0]
 800bd36:	683b      	ldr	r3, [r7, #0]
 800bd38:	2200      	movs	r2, #0
 800bd3a:	2108      	movs	r1, #8
 800bd3c:	68f8      	ldr	r0, [r7, #12]
 800bd3e:	f000 fbfd 	bl	800c53c <SPI_WaitOnFlagUntilTimeout>
 800bd42:	4603      	mov	r3, r0
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d007      	beq.n	800bd58 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bd4e:	f043 0220 	orr.w	r2, r3, #32
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800bd58:	68f8      	ldr	r0, [r7, #12]
 800bd5a:	f000 fb4f 	bl	800c3fc <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	2201      	movs	r2, #1
 800bd62:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	2200      	movs	r2, #0
 800bd6a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d001      	beq.n	800bd7c <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 800bd78:	2301      	movs	r3, #1
 800bd7a:	e000      	b.n	800bd7e <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 800bd7c:	2300      	movs	r3, #0
  }
}
 800bd7e:	4618      	mov	r0, r3
 800bd80:	3718      	adds	r7, #24
 800bd82:	46bd      	mov	sp, r7
 800bd84:	bd80      	pop	{r7, pc}
 800bd86:	bf00      	nop

0800bd88 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b08e      	sub	sp, #56	@ 0x38
 800bd8c:	af02      	add	r7, sp, #8
 800bd8e:	60f8      	str	r0, [r7, #12]
 800bd90:	60b9      	str	r1, [r7, #8]
 800bd92:	607a      	str	r2, [r7, #4]
 800bd94:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	3320      	adds	r3, #32
 800bd9c:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	3330      	adds	r3, #48	@ 0x30
 800bda4:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bdaa:	095b      	lsrs	r3, r3, #5
 800bdac:	b29b      	uxth	r3, r3
 800bdae:	3301      	adds	r3, #1
 800bdb0:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bdb2:	f7f9 fcc1 	bl	8005738 <HAL_GetTick>
 800bdb6:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 800bdb8:	887b      	ldrh	r3, [r7, #2]
 800bdba:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 800bdbc:	887b      	ldrh	r3, [r7, #2]
 800bdbe:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800bdc6:	b2db      	uxtb	r3, r3
 800bdc8:	2b01      	cmp	r3, #1
 800bdca:	d001      	beq.n	800bdd0 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 800bdcc:	2302      	movs	r3, #2
 800bdce:	e310      	b.n	800c3f2 <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800bdd0:	68bb      	ldr	r3, [r7, #8]
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d005      	beq.n	800bde2 <HAL_SPI_TransmitReceive+0x5a>
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d002      	beq.n	800bde2 <HAL_SPI_TransmitReceive+0x5a>
 800bddc:	887b      	ldrh	r3, [r7, #2]
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d101      	bne.n	800bde6 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800bde2:	2301      	movs	r3, #1
 800bde4:	e305      	b.n	800c3f2 <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800bdec:	2b01      	cmp	r3, #1
 800bdee:	d101      	bne.n	800bdf4 <HAL_SPI_TransmitReceive+0x6c>
 800bdf0:	2302      	movs	r3, #2
 800bdf2:	e2fe      	b.n	800c3f2 <HAL_SPI_TransmitReceive+0x66a>
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	2201      	movs	r2, #1
 800bdf8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	2205      	movs	r2, #5
 800be00:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	2200      	movs	r2, #0
 800be08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	687a      	ldr	r2, [r7, #4]
 800be10:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	887a      	ldrh	r2, [r7, #2]
 800be16:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	887a      	ldrh	r2, [r7, #2]
 800be1e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	68ba      	ldr	r2, [r7, #8]
 800be26:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	887a      	ldrh	r2, [r7, #2]
 800be2c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	887a      	ldrh	r2, [r7, #2]
 800be34:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	2200      	movs	r2, #0
 800be3c:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	2200      	movs	r2, #0
 800be42:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	68da      	ldr	r2, [r3, #12]
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800be52:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	4a70      	ldr	r2, [pc, #448]	@ (800c01c <HAL_SPI_TransmitReceive+0x294>)
 800be5a:	4293      	cmp	r3, r2
 800be5c:	d009      	beq.n	800be72 <HAL_SPI_TransmitReceive+0xea>
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	4a6f      	ldr	r2, [pc, #444]	@ (800c020 <HAL_SPI_TransmitReceive+0x298>)
 800be64:	4293      	cmp	r3, r2
 800be66:	d004      	beq.n	800be72 <HAL_SPI_TransmitReceive+0xea>
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	4a6d      	ldr	r2, [pc, #436]	@ (800c024 <HAL_SPI_TransmitReceive+0x29c>)
 800be6e:	4293      	cmp	r3, r2
 800be70:	d102      	bne.n	800be78 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800be72:	2310      	movs	r3, #16
 800be74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800be76:	e001      	b.n	800be7c <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800be78:	2308      	movs	r3, #8
 800be7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	685a      	ldr	r2, [r3, #4]
 800be82:	4b69      	ldr	r3, [pc, #420]	@ (800c028 <HAL_SPI_TransmitReceive+0x2a0>)
 800be84:	4013      	ands	r3, r2
 800be86:	8879      	ldrh	r1, [r7, #2]
 800be88:	68fa      	ldr	r2, [r7, #12]
 800be8a:	6812      	ldr	r2, [r2, #0]
 800be8c:	430b      	orrs	r3, r1
 800be8e:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	681a      	ldr	r2, [r3, #0]
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	f042 0201 	orr.w	r2, r2, #1
 800be9e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	685b      	ldr	r3, [r3, #4]
 800bea4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bea8:	d107      	bne.n	800beba <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	681a      	ldr	r2, [r3, #0]
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800beb8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	68db      	ldr	r3, [r3, #12]
 800bebe:	2b0f      	cmp	r3, #15
 800bec0:	f240 80a2 	bls.w	800c008 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800bec4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bec6:	089b      	lsrs	r3, r3, #2
 800bec8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800beca:	e094      	b.n	800bff6 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	695b      	ldr	r3, [r3, #20]
 800bed2:	f003 0302 	and.w	r3, r3, #2
 800bed6:	2b02      	cmp	r3, #2
 800bed8:	d120      	bne.n	800bf1c <HAL_SPI_TransmitReceive+0x194>
 800beda:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d01d      	beq.n	800bf1c <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800bee0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800bee2:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800bee4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bee6:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800bee8:	429a      	cmp	r2, r3
 800beea:	d217      	bcs.n	800bf1c <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	6812      	ldr	r2, [r2, #0]
 800bef6:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800befc:	1d1a      	adds	r2, r3, #4
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bf08:	b29b      	uxth	r3, r3
 800bf0a:	3b01      	subs	r3, #1
 800bf0c:	b29a      	uxth	r2, r3
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bf1a:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	695b      	ldr	r3, [r3, #20]
 800bf22:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800bf24:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d065      	beq.n	800bff6 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	695b      	ldr	r3, [r3, #20]
 800bf30:	f003 0301 	and.w	r3, r3, #1
 800bf34:	2b01      	cmp	r3, #1
 800bf36:	d118      	bne.n	800bf6a <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	681a      	ldr	r2, [r3, #0]
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bf40:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800bf42:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bf48:	1d1a      	adds	r2, r3, #4
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bf54:	b29b      	uxth	r3, r3
 800bf56:	3b01      	subs	r3, #1
 800bf58:	b29a      	uxth	r2, r3
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bf66:	853b      	strh	r3, [r7, #40]	@ 0x28
 800bf68:	e045      	b.n	800bff6 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800bf6a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800bf6c:	8bfb      	ldrh	r3, [r7, #30]
 800bf6e:	429a      	cmp	r2, r3
 800bf70:	d21d      	bcs.n	800bfae <HAL_SPI_TransmitReceive+0x226>
 800bf72:	697b      	ldr	r3, [r7, #20]
 800bf74:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d018      	beq.n	800bfae <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	681a      	ldr	r2, [r3, #0]
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bf84:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800bf86:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bf8c:	1d1a      	adds	r2, r3, #4
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bf98:	b29b      	uxth	r3, r3
 800bf9a:	3b01      	subs	r3, #1
 800bf9c:	b29a      	uxth	r2, r3
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bfaa:	853b      	strh	r3, [r7, #40]	@ 0x28
 800bfac:	e023      	b.n	800bff6 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bfae:	f7f9 fbc3 	bl	8005738 <HAL_GetTick>
 800bfb2:	4602      	mov	r2, r0
 800bfb4:	69bb      	ldr	r3, [r7, #24]
 800bfb6:	1ad3      	subs	r3, r2, r3
 800bfb8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bfba:	429a      	cmp	r2, r3
 800bfbc:	d803      	bhi.n	800bfc6 <HAL_SPI_TransmitReceive+0x23e>
 800bfbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfc4:	d102      	bne.n	800bfcc <HAL_SPI_TransmitReceive+0x244>
 800bfc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d114      	bne.n	800bff6 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800bfcc:	68f8      	ldr	r0, [r7, #12]
 800bfce:	f000 fa15 	bl	800c3fc <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bfd8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	2201      	movs	r2, #1
 800bfe6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	2200      	movs	r2, #0
 800bfee:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800bff2:	2303      	movs	r3, #3
 800bff4:	e1fd      	b.n	800c3f2 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800bff6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	f47f af67 	bne.w	800becc <HAL_SPI_TransmitReceive+0x144>
 800bffe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c000:	2b00      	cmp	r3, #0
 800c002:	f47f af63 	bne.w	800becc <HAL_SPI_TransmitReceive+0x144>
 800c006:	e1ce      	b.n	800c3a6 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	68db      	ldr	r3, [r3, #12]
 800c00c:	2b07      	cmp	r3, #7
 800c00e:	f240 81c2 	bls.w	800c396 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800c012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c014:	085b      	lsrs	r3, r3, #1
 800c016:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800c018:	e0c9      	b.n	800c1ae <HAL_SPI_TransmitReceive+0x426>
 800c01a:	bf00      	nop
 800c01c:	40013000 	.word	0x40013000
 800c020:	40003800 	.word	0x40003800
 800c024:	40003c00 	.word	0x40003c00
 800c028:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	695b      	ldr	r3, [r3, #20]
 800c032:	f003 0302 	and.w	r3, r3, #2
 800c036:	2b02      	cmp	r3, #2
 800c038:	d11f      	bne.n	800c07a <HAL_SPI_TransmitReceive+0x2f2>
 800c03a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d01c      	beq.n	800c07a <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800c040:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800c042:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800c044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c046:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800c048:	429a      	cmp	r2, r3
 800c04a:	d216      	bcs.n	800c07a <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c050:	881a      	ldrh	r2, [r3, #0]
 800c052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c054:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c05a:	1c9a      	adds	r2, r3, #2
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800c066:	b29b      	uxth	r3, r3
 800c068:	3b01      	subs	r3, #1
 800c06a:	b29a      	uxth	r2, r3
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800c078:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	695b      	ldr	r3, [r3, #20]
 800c080:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800c082:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c084:	2b00      	cmp	r3, #0
 800c086:	f000 8092 	beq.w	800c1ae <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	695b      	ldr	r3, [r3, #20]
 800c090:	f003 0301 	and.w	r3, r3, #1
 800c094:	2b01      	cmp	r3, #1
 800c096:	d118      	bne.n	800c0ca <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c09c:	6a3a      	ldr	r2, [r7, #32]
 800c09e:	8812      	ldrh	r2, [r2, #0]
 800c0a0:	b292      	uxth	r2, r2
 800c0a2:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c0a8:	1c9a      	adds	r2, r3, #2
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c0b4:	b29b      	uxth	r3, r3
 800c0b6:	3b01      	subs	r3, #1
 800c0b8:	b29a      	uxth	r2, r3
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c0c6:	853b      	strh	r3, [r7, #40]	@ 0x28
 800c0c8:	e071      	b.n	800c1ae <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800c0ca:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800c0cc:	8bfb      	ldrh	r3, [r7, #30]
 800c0ce:	429a      	cmp	r2, r3
 800c0d0:	d228      	bcs.n	800c124 <HAL_SPI_TransmitReceive+0x39c>
 800c0d2:	697b      	ldr	r3, [r7, #20]
 800c0d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d023      	beq.n	800c124 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c0e0:	6a3a      	ldr	r2, [r7, #32]
 800c0e2:	8812      	ldrh	r2, [r2, #0]
 800c0e4:	b292      	uxth	r2, r2
 800c0e6:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c0ec:	1c9a      	adds	r2, r3, #2
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c0f6:	6a3a      	ldr	r2, [r7, #32]
 800c0f8:	8812      	ldrh	r2, [r2, #0]
 800c0fa:	b292      	uxth	r2, r2
 800c0fc:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c102:	1c9a      	adds	r2, r3, #2
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c10e:	b29b      	uxth	r3, r3
 800c110:	3b02      	subs	r3, #2
 800c112:	b29a      	uxth	r2, r3
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c120:	853b      	strh	r3, [r7, #40]	@ 0x28
 800c122:	e044      	b.n	800c1ae <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800c124:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c126:	2b01      	cmp	r3, #1
 800c128:	d11d      	bne.n	800c166 <HAL_SPI_TransmitReceive+0x3de>
 800c12a:	697b      	ldr	r3, [r7, #20]
 800c12c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c130:	2b00      	cmp	r3, #0
 800c132:	d018      	beq.n	800c166 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c138:	6a3a      	ldr	r2, [r7, #32]
 800c13a:	8812      	ldrh	r2, [r2, #0]
 800c13c:	b292      	uxth	r2, r2
 800c13e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c144:	1c9a      	adds	r2, r3, #2
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c150:	b29b      	uxth	r3, r3
 800c152:	3b01      	subs	r3, #1
 800c154:	b29a      	uxth	r2, r3
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c162:	853b      	strh	r3, [r7, #40]	@ 0x28
 800c164:	e023      	b.n	800c1ae <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c166:	f7f9 fae7 	bl	8005738 <HAL_GetTick>
 800c16a:	4602      	mov	r2, r0
 800c16c:	69bb      	ldr	r3, [r7, #24]
 800c16e:	1ad3      	subs	r3, r2, r3
 800c170:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c172:	429a      	cmp	r2, r3
 800c174:	d803      	bhi.n	800c17e <HAL_SPI_TransmitReceive+0x3f6>
 800c176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c17c:	d102      	bne.n	800c184 <HAL_SPI_TransmitReceive+0x3fc>
 800c17e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c180:	2b00      	cmp	r3, #0
 800c182:	d114      	bne.n	800c1ae <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800c184:	68f8      	ldr	r0, [r7, #12]
 800c186:	f000 f939 	bl	800c3fc <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c190:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	2201      	movs	r2, #1
 800c19e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	2200      	movs	r2, #0
 800c1a6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800c1aa:	2303      	movs	r3, #3
 800c1ac:	e121      	b.n	800c3f2 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800c1ae:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	f47f af3b 	bne.w	800c02c <HAL_SPI_TransmitReceive+0x2a4>
 800c1b6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	f47f af37 	bne.w	800c02c <HAL_SPI_TransmitReceive+0x2a4>
 800c1be:	e0f2      	b.n	800c3a6 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	695b      	ldr	r3, [r3, #20]
 800c1c6:	f003 0302 	and.w	r3, r3, #2
 800c1ca:	2b02      	cmp	r3, #2
 800c1cc:	d121      	bne.n	800c212 <HAL_SPI_TransmitReceive+0x48a>
 800c1ce:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d01e      	beq.n	800c212 <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800c1d4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800c1d6:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800c1d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1da:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800c1dc:	429a      	cmp	r2, r3
 800c1de:	d218      	bcs.n	800c212 <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	3320      	adds	r3, #32
 800c1ea:	7812      	ldrb	r2, [r2, #0]
 800c1ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c1f2:	1c5a      	adds	r2, r3, #1
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800c1fe:	b29b      	uxth	r3, r3
 800c200:	3b01      	subs	r3, #1
 800c202:	b29a      	uxth	r2, r3
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800c210:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	695b      	ldr	r3, [r3, #20]
 800c218:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800c21a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	f000 80ba 	beq.w	800c396 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	695b      	ldr	r3, [r3, #20]
 800c228:	f003 0301 	and.w	r3, r3, #1
 800c22c:	2b01      	cmp	r3, #1
 800c22e:	d11b      	bne.n	800c268 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c23c:	7812      	ldrb	r2, [r2, #0]
 800c23e:	b2d2      	uxtb	r2, r2
 800c240:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c246:	1c5a      	adds	r2, r3, #1
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c252:	b29b      	uxth	r3, r3
 800c254:	3b01      	subs	r3, #1
 800c256:	b29a      	uxth	r2, r3
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c264:	853b      	strh	r3, [r7, #40]	@ 0x28
 800c266:	e096      	b.n	800c396 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800c268:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800c26a:	8bfb      	ldrh	r3, [r7, #30]
 800c26c:	429a      	cmp	r2, r3
 800c26e:	d24a      	bcs.n	800c306 <HAL_SPI_TransmitReceive+0x57e>
 800c270:	697b      	ldr	r3, [r7, #20]
 800c272:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c276:	2b00      	cmp	r3, #0
 800c278:	d045      	beq.n	800c306 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c286:	7812      	ldrb	r2, [r2, #0]
 800c288:	b2d2      	uxtb	r2, r2
 800c28a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c290:	1c5a      	adds	r2, r3, #1
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c2a2:	7812      	ldrb	r2, [r2, #0]
 800c2a4:	b2d2      	uxtb	r2, r2
 800c2a6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c2ac:	1c5a      	adds	r2, r3, #1
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c2be:	7812      	ldrb	r2, [r2, #0]
 800c2c0:	b2d2      	uxtb	r2, r2
 800c2c2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c2c8:	1c5a      	adds	r2, r3, #1
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c2da:	7812      	ldrb	r2, [r2, #0]
 800c2dc:	b2d2      	uxtb	r2, r2
 800c2de:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c2e4:	1c5a      	adds	r2, r3, #1
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c2f0:	b29b      	uxth	r3, r3
 800c2f2:	3b04      	subs	r3, #4
 800c2f4:	b29a      	uxth	r2, r3
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c302:	853b      	strh	r3, [r7, #40]	@ 0x28
 800c304:	e047      	b.n	800c396 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800c306:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c308:	2b03      	cmp	r3, #3
 800c30a:	d820      	bhi.n	800c34e <HAL_SPI_TransmitReceive+0x5c6>
 800c30c:	697b      	ldr	r3, [r7, #20]
 800c30e:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800c312:	2b00      	cmp	r3, #0
 800c314:	d01b      	beq.n	800c34e <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c322:	7812      	ldrb	r2, [r2, #0]
 800c324:	b2d2      	uxtb	r2, r2
 800c326:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c32c:	1c5a      	adds	r2, r3, #1
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c338:	b29b      	uxth	r3, r3
 800c33a:	3b01      	subs	r3, #1
 800c33c:	b29a      	uxth	r2, r3
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c34a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800c34c:	e023      	b.n	800c396 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c34e:	f7f9 f9f3 	bl	8005738 <HAL_GetTick>
 800c352:	4602      	mov	r2, r0
 800c354:	69bb      	ldr	r3, [r7, #24]
 800c356:	1ad3      	subs	r3, r2, r3
 800c358:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c35a:	429a      	cmp	r2, r3
 800c35c:	d803      	bhi.n	800c366 <HAL_SPI_TransmitReceive+0x5de>
 800c35e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c360:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c364:	d102      	bne.n	800c36c <HAL_SPI_TransmitReceive+0x5e4>
 800c366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d114      	bne.n	800c396 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800c36c:	68f8      	ldr	r0, [r7, #12]
 800c36e:	f000 f845 	bl	800c3fc <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c378:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	2201      	movs	r2, #1
 800c386:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	2200      	movs	r2, #0
 800c38e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800c392:	2303      	movs	r3, #3
 800c394:	e02d      	b.n	800c3f2 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800c396:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800c398:	2b00      	cmp	r3, #0
 800c39a:	f47f af11 	bne.w	800c1c0 <HAL_SPI_TransmitReceive+0x438>
 800c39e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	f47f af0d 	bne.w	800c1c0 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800c3a6:	69bb      	ldr	r3, [r7, #24]
 800c3a8:	9300      	str	r3, [sp, #0]
 800c3aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3ac:	2200      	movs	r2, #0
 800c3ae:	2108      	movs	r1, #8
 800c3b0:	68f8      	ldr	r0, [r7, #12]
 800c3b2:	f000 f8c3 	bl	800c53c <SPI_WaitOnFlagUntilTimeout>
 800c3b6:	4603      	mov	r3, r0
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d007      	beq.n	800c3cc <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c3c2:	f043 0220 	orr.w	r2, r3, #32
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800c3cc:	68f8      	ldr	r0, [r7, #12]
 800c3ce:	f000 f815 	bl	800c3fc <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	2201      	movs	r2, #1
 800c3d6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	2200      	movs	r2, #0
 800c3de:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d001      	beq.n	800c3f0 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 800c3ec:	2301      	movs	r3, #1
 800c3ee:	e000      	b.n	800c3f2 <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 800c3f0:	2300      	movs	r3, #0
  }
}
 800c3f2:	4618      	mov	r0, r3
 800c3f4:	3730      	adds	r7, #48	@ 0x30
 800c3f6:	46bd      	mov	sp, r7
 800c3f8:	bd80      	pop	{r7, pc}
 800c3fa:	bf00      	nop

0800c3fc <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800c3fc:	b480      	push	{r7}
 800c3fe:	b085      	sub	sp, #20
 800c400:	af00      	add	r7, sp, #0
 800c402:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	695b      	ldr	r3, [r3, #20]
 800c40a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	699a      	ldr	r2, [r3, #24]
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	f042 0208 	orr.w	r2, r2, #8
 800c41a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	699a      	ldr	r2, [r3, #24]
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	f042 0210 	orr.w	r2, r2, #16
 800c42a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	681a      	ldr	r2, [r3, #0]
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	f022 0201 	bic.w	r2, r2, #1
 800c43a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	6919      	ldr	r1, [r3, #16]
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	681a      	ldr	r2, [r3, #0]
 800c446:	4b3c      	ldr	r3, [pc, #240]	@ (800c538 <SPI_CloseTransfer+0x13c>)
 800c448:	400b      	ands	r3, r1
 800c44a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	689a      	ldr	r2, [r3, #8]
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800c45a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800c462:	b2db      	uxtb	r3, r3
 800c464:	2b04      	cmp	r3, #4
 800c466:	d014      	beq.n	800c492 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	f003 0320 	and.w	r3, r3, #32
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d00f      	beq.n	800c492 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c478:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	699a      	ldr	r2, [r3, #24]
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	f042 0220 	orr.w	r2, r2, #32
 800c490:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800c498:	b2db      	uxtb	r3, r3
 800c49a:	2b03      	cmp	r3, #3
 800c49c:	d014      	beq.n	800c4c8 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d00f      	beq.n	800c4c8 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c4ae:	f043 0204 	orr.w	r2, r3, #4
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	699a      	ldr	r2, [r3, #24]
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c4c6:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d00f      	beq.n	800c4f2 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c4d8:	f043 0201 	orr.w	r2, r3, #1
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	699a      	ldr	r2, [r3, #24]
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c4f0:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d00f      	beq.n	800c51c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c502:	f043 0208 	orr.w	r2, r3, #8
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	699a      	ldr	r2, [r3, #24]
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c51a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	2200      	movs	r2, #0
 800c520:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	2200      	movs	r2, #0
 800c528:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800c52c:	bf00      	nop
 800c52e:	3714      	adds	r7, #20
 800c530:	46bd      	mov	sp, r7
 800c532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c536:	4770      	bx	lr
 800c538:	fffffc90 	.word	0xfffffc90

0800c53c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800c53c:	b580      	push	{r7, lr}
 800c53e:	b084      	sub	sp, #16
 800c540:	af00      	add	r7, sp, #0
 800c542:	60f8      	str	r0, [r7, #12]
 800c544:	60b9      	str	r1, [r7, #8]
 800c546:	603b      	str	r3, [r7, #0]
 800c548:	4613      	mov	r3, r2
 800c54a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800c54c:	e010      	b.n	800c570 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c54e:	f7f9 f8f3 	bl	8005738 <HAL_GetTick>
 800c552:	4602      	mov	r2, r0
 800c554:	69bb      	ldr	r3, [r7, #24]
 800c556:	1ad3      	subs	r3, r2, r3
 800c558:	683a      	ldr	r2, [r7, #0]
 800c55a:	429a      	cmp	r2, r3
 800c55c:	d803      	bhi.n	800c566 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800c55e:	683b      	ldr	r3, [r7, #0]
 800c560:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c564:	d102      	bne.n	800c56c <SPI_WaitOnFlagUntilTimeout+0x30>
 800c566:	683b      	ldr	r3, [r7, #0]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d101      	bne.n	800c570 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800c56c:	2303      	movs	r3, #3
 800c56e:	e00f      	b.n	800c590 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	695a      	ldr	r2, [r3, #20]
 800c576:	68bb      	ldr	r3, [r7, #8]
 800c578:	4013      	ands	r3, r2
 800c57a:	68ba      	ldr	r2, [r7, #8]
 800c57c:	429a      	cmp	r2, r3
 800c57e:	bf0c      	ite	eq
 800c580:	2301      	moveq	r3, #1
 800c582:	2300      	movne	r3, #0
 800c584:	b2db      	uxtb	r3, r3
 800c586:	461a      	mov	r2, r3
 800c588:	79fb      	ldrb	r3, [r7, #7]
 800c58a:	429a      	cmp	r2, r3
 800c58c:	d0df      	beq.n	800c54e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800c58e:	2300      	movs	r3, #0
}
 800c590:	4618      	mov	r0, r3
 800c592:	3710      	adds	r7, #16
 800c594:	46bd      	mov	sp, r7
 800c596:	bd80      	pop	{r7, pc}

0800c598 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800c598:	b480      	push	{r7}
 800c59a:	b085      	sub	sp, #20
 800c59c:	af00      	add	r7, sp, #0
 800c59e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c5a4:	095b      	lsrs	r3, r3, #5
 800c5a6:	3301      	adds	r3, #1
 800c5a8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	68db      	ldr	r3, [r3, #12]
 800c5ae:	3301      	adds	r3, #1
 800c5b0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800c5b2:	68bb      	ldr	r3, [r7, #8]
 800c5b4:	3307      	adds	r3, #7
 800c5b6:	08db      	lsrs	r3, r3, #3
 800c5b8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800c5ba:	68bb      	ldr	r3, [r7, #8]
 800c5bc:	68fa      	ldr	r2, [r7, #12]
 800c5be:	fb02 f303 	mul.w	r3, r2, r3
}
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	3714      	adds	r7, #20
 800c5c6:	46bd      	mov	sp, r7
 800c5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5cc:	4770      	bx	lr

0800c5ce <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c5ce:	b580      	push	{r7, lr}
 800c5d0:	b082      	sub	sp, #8
 800c5d2:	af00      	add	r7, sp, #0
 800c5d4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d101      	bne.n	800c5e0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c5dc:	2301      	movs	r3, #1
 800c5de:	e049      	b.n	800c674 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c5e6:	b2db      	uxtb	r3, r3
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d106      	bne.n	800c5fa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	2200      	movs	r2, #0
 800c5f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c5f4:	6878      	ldr	r0, [r7, #4]
 800c5f6:	f7f7 ffdb 	bl	80045b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	2202      	movs	r2, #2
 800c5fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	681a      	ldr	r2, [r3, #0]
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	3304      	adds	r3, #4
 800c60a:	4619      	mov	r1, r3
 800c60c:	4610      	mov	r0, r2
 800c60e:	f000 fc4b 	bl	800cea8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	2201      	movs	r2, #1
 800c616:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	2201      	movs	r2, #1
 800c61e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	2201      	movs	r2, #1
 800c626:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	2201      	movs	r2, #1
 800c62e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	2201      	movs	r2, #1
 800c636:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	2201      	movs	r2, #1
 800c63e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	2201      	movs	r2, #1
 800c646:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	2201      	movs	r2, #1
 800c64e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	2201      	movs	r2, #1
 800c656:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	2201      	movs	r2, #1
 800c65e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	2201      	movs	r2, #1
 800c666:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	2201      	movs	r2, #1
 800c66e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c672:	2300      	movs	r3, #0
}
 800c674:	4618      	mov	r0, r3
 800c676:	3708      	adds	r7, #8
 800c678:	46bd      	mov	sp, r7
 800c67a:	bd80      	pop	{r7, pc}

0800c67c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800c67c:	b480      	push	{r7}
 800c67e:	b085      	sub	sp, #20
 800c680:	af00      	add	r7, sp, #0
 800c682:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c68a:	b2db      	uxtb	r3, r3
 800c68c:	2b01      	cmp	r3, #1
 800c68e:	d001      	beq.n	800c694 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800c690:	2301      	movs	r3, #1
 800c692:	e04c      	b.n	800c72e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	2202      	movs	r2, #2
 800c698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	4a26      	ldr	r2, [pc, #152]	@ (800c73c <HAL_TIM_Base_Start+0xc0>)
 800c6a2:	4293      	cmp	r3, r2
 800c6a4:	d022      	beq.n	800c6ec <HAL_TIM_Base_Start+0x70>
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c6ae:	d01d      	beq.n	800c6ec <HAL_TIM_Base_Start+0x70>
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	4a22      	ldr	r2, [pc, #136]	@ (800c740 <HAL_TIM_Base_Start+0xc4>)
 800c6b6:	4293      	cmp	r3, r2
 800c6b8:	d018      	beq.n	800c6ec <HAL_TIM_Base_Start+0x70>
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	4a21      	ldr	r2, [pc, #132]	@ (800c744 <HAL_TIM_Base_Start+0xc8>)
 800c6c0:	4293      	cmp	r3, r2
 800c6c2:	d013      	beq.n	800c6ec <HAL_TIM_Base_Start+0x70>
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	4a1f      	ldr	r2, [pc, #124]	@ (800c748 <HAL_TIM_Base_Start+0xcc>)
 800c6ca:	4293      	cmp	r3, r2
 800c6cc:	d00e      	beq.n	800c6ec <HAL_TIM_Base_Start+0x70>
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	4a1e      	ldr	r2, [pc, #120]	@ (800c74c <HAL_TIM_Base_Start+0xd0>)
 800c6d4:	4293      	cmp	r3, r2
 800c6d6:	d009      	beq.n	800c6ec <HAL_TIM_Base_Start+0x70>
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	4a1c      	ldr	r2, [pc, #112]	@ (800c750 <HAL_TIM_Base_Start+0xd4>)
 800c6de:	4293      	cmp	r3, r2
 800c6e0:	d004      	beq.n	800c6ec <HAL_TIM_Base_Start+0x70>
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	4a1b      	ldr	r2, [pc, #108]	@ (800c754 <HAL_TIM_Base_Start+0xd8>)
 800c6e8:	4293      	cmp	r3, r2
 800c6ea:	d115      	bne.n	800c718 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	689a      	ldr	r2, [r3, #8]
 800c6f2:	4b19      	ldr	r3, [pc, #100]	@ (800c758 <HAL_TIM_Base_Start+0xdc>)
 800c6f4:	4013      	ands	r3, r2
 800c6f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	2b06      	cmp	r3, #6
 800c6fc:	d015      	beq.n	800c72a <HAL_TIM_Base_Start+0xae>
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c704:	d011      	beq.n	800c72a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	681a      	ldr	r2, [r3, #0]
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	f042 0201 	orr.w	r2, r2, #1
 800c714:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c716:	e008      	b.n	800c72a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	681a      	ldr	r2, [r3, #0]
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	f042 0201 	orr.w	r2, r2, #1
 800c726:	601a      	str	r2, [r3, #0]
 800c728:	e000      	b.n	800c72c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c72a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c72c:	2300      	movs	r3, #0
}
 800c72e:	4618      	mov	r0, r3
 800c730:	3714      	adds	r7, #20
 800c732:	46bd      	mov	sp, r7
 800c734:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c738:	4770      	bx	lr
 800c73a:	bf00      	nop
 800c73c:	40010000 	.word	0x40010000
 800c740:	40000400 	.word	0x40000400
 800c744:	40000800 	.word	0x40000800
 800c748:	40000c00 	.word	0x40000c00
 800c74c:	40010400 	.word	0x40010400
 800c750:	40001800 	.word	0x40001800
 800c754:	40014000 	.word	0x40014000
 800c758:	00010007 	.word	0x00010007

0800c75c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c75c:	b580      	push	{r7, lr}
 800c75e:	b082      	sub	sp, #8
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	2b00      	cmp	r3, #0
 800c768:	d101      	bne.n	800c76e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c76a:	2301      	movs	r3, #1
 800c76c:	e049      	b.n	800c802 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c774:	b2db      	uxtb	r3, r3
 800c776:	2b00      	cmp	r3, #0
 800c778:	d106      	bne.n	800c788 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	2200      	movs	r2, #0
 800c77e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c782:	6878      	ldr	r0, [r7, #4]
 800c784:	f000 f841 	bl	800c80a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	2202      	movs	r2, #2
 800c78c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	681a      	ldr	r2, [r3, #0]
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	3304      	adds	r3, #4
 800c798:	4619      	mov	r1, r3
 800c79a:	4610      	mov	r0, r2
 800c79c:	f000 fb84 	bl	800cea8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	2201      	movs	r2, #1
 800c7a4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	2201      	movs	r2, #1
 800c7ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	2201      	movs	r2, #1
 800c7b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	2201      	movs	r2, #1
 800c7bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	2201      	movs	r2, #1
 800c7c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	2201      	movs	r2, #1
 800c7cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	2201      	movs	r2, #1
 800c7d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	2201      	movs	r2, #1
 800c7dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	2201      	movs	r2, #1
 800c7e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	2201      	movs	r2, #1
 800c7ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	2201      	movs	r2, #1
 800c7f4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	2201      	movs	r2, #1
 800c7fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c800:	2300      	movs	r3, #0
}
 800c802:	4618      	mov	r0, r3
 800c804:	3708      	adds	r7, #8
 800c806:	46bd      	mov	sp, r7
 800c808:	bd80      	pop	{r7, pc}

0800c80a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c80a:	b480      	push	{r7}
 800c80c:	b083      	sub	sp, #12
 800c80e:	af00      	add	r7, sp, #0
 800c810:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c812:	bf00      	nop
 800c814:	370c      	adds	r7, #12
 800c816:	46bd      	mov	sp, r7
 800c818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c81c:	4770      	bx	lr

0800c81e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c81e:	b580      	push	{r7, lr}
 800c820:	b084      	sub	sp, #16
 800c822:	af00      	add	r7, sp, #0
 800c824:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	68db      	ldr	r3, [r3, #12]
 800c82c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	691b      	ldr	r3, [r3, #16]
 800c834:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c836:	68bb      	ldr	r3, [r7, #8]
 800c838:	f003 0302 	and.w	r3, r3, #2
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d020      	beq.n	800c882 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c840:	68fb      	ldr	r3, [r7, #12]
 800c842:	f003 0302 	and.w	r3, r3, #2
 800c846:	2b00      	cmp	r3, #0
 800c848:	d01b      	beq.n	800c882 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	f06f 0202 	mvn.w	r2, #2
 800c852:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	2201      	movs	r2, #1
 800c858:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	699b      	ldr	r3, [r3, #24]
 800c860:	f003 0303 	and.w	r3, r3, #3
 800c864:	2b00      	cmp	r3, #0
 800c866:	d003      	beq.n	800c870 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c868:	6878      	ldr	r0, [r7, #4]
 800c86a:	f000 faff 	bl	800ce6c <HAL_TIM_IC_CaptureCallback>
 800c86e:	e005      	b.n	800c87c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c870:	6878      	ldr	r0, [r7, #4]
 800c872:	f000 faf1 	bl	800ce58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c876:	6878      	ldr	r0, [r7, #4]
 800c878:	f000 fb02 	bl	800ce80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	2200      	movs	r2, #0
 800c880:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c882:	68bb      	ldr	r3, [r7, #8]
 800c884:	f003 0304 	and.w	r3, r3, #4
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d020      	beq.n	800c8ce <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	f003 0304 	and.w	r3, r3, #4
 800c892:	2b00      	cmp	r3, #0
 800c894:	d01b      	beq.n	800c8ce <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	f06f 0204 	mvn.w	r2, #4
 800c89e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	2202      	movs	r2, #2
 800c8a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	699b      	ldr	r3, [r3, #24]
 800c8ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d003      	beq.n	800c8bc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c8b4:	6878      	ldr	r0, [r7, #4]
 800c8b6:	f000 fad9 	bl	800ce6c <HAL_TIM_IC_CaptureCallback>
 800c8ba:	e005      	b.n	800c8c8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c8bc:	6878      	ldr	r0, [r7, #4]
 800c8be:	f000 facb 	bl	800ce58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c8c2:	6878      	ldr	r0, [r7, #4]
 800c8c4:	f000 fadc 	bl	800ce80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	2200      	movs	r2, #0
 800c8cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c8ce:	68bb      	ldr	r3, [r7, #8]
 800c8d0:	f003 0308 	and.w	r3, r3, #8
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d020      	beq.n	800c91a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	f003 0308 	and.w	r3, r3, #8
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d01b      	beq.n	800c91a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	f06f 0208 	mvn.w	r2, #8
 800c8ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	2204      	movs	r2, #4
 800c8f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	69db      	ldr	r3, [r3, #28]
 800c8f8:	f003 0303 	and.w	r3, r3, #3
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d003      	beq.n	800c908 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c900:	6878      	ldr	r0, [r7, #4]
 800c902:	f000 fab3 	bl	800ce6c <HAL_TIM_IC_CaptureCallback>
 800c906:	e005      	b.n	800c914 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c908:	6878      	ldr	r0, [r7, #4]
 800c90a:	f000 faa5 	bl	800ce58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c90e:	6878      	ldr	r0, [r7, #4]
 800c910:	f000 fab6 	bl	800ce80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	2200      	movs	r2, #0
 800c918:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c91a:	68bb      	ldr	r3, [r7, #8]
 800c91c:	f003 0310 	and.w	r3, r3, #16
 800c920:	2b00      	cmp	r3, #0
 800c922:	d020      	beq.n	800c966 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	f003 0310 	and.w	r3, r3, #16
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d01b      	beq.n	800c966 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	f06f 0210 	mvn.w	r2, #16
 800c936:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	2208      	movs	r2, #8
 800c93c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	69db      	ldr	r3, [r3, #28]
 800c944:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d003      	beq.n	800c954 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c94c:	6878      	ldr	r0, [r7, #4]
 800c94e:	f000 fa8d 	bl	800ce6c <HAL_TIM_IC_CaptureCallback>
 800c952:	e005      	b.n	800c960 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c954:	6878      	ldr	r0, [r7, #4]
 800c956:	f000 fa7f 	bl	800ce58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c95a:	6878      	ldr	r0, [r7, #4]
 800c95c:	f000 fa90 	bl	800ce80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	2200      	movs	r2, #0
 800c964:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c966:	68bb      	ldr	r3, [r7, #8]
 800c968:	f003 0301 	and.w	r3, r3, #1
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d00c      	beq.n	800c98a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	f003 0301 	and.w	r3, r3, #1
 800c976:	2b00      	cmp	r3, #0
 800c978:	d007      	beq.n	800c98a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	f06f 0201 	mvn.w	r2, #1
 800c982:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c984:	6878      	ldr	r0, [r7, #4]
 800c986:	f000 fa5d 	bl	800ce44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c98a:	68bb      	ldr	r3, [r7, #8]
 800c98c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c990:	2b00      	cmp	r3, #0
 800c992:	d104      	bne.n	800c99e <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800c994:	68bb      	ldr	r3, [r7, #8]
 800c996:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d00c      	beq.n	800c9b8 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d007      	beq.n	800c9b8 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800c9b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c9b2:	6878      	ldr	r0, [r7, #4]
 800c9b4:	f000 ffa2 	bl	800d8fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c9b8:	68bb      	ldr	r3, [r7, #8]
 800c9ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d00c      	beq.n	800c9dc <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d007      	beq.n	800c9dc <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c9d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c9d6:	6878      	ldr	r0, [r7, #4]
 800c9d8:	f000 ff9a 	bl	800d910 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c9dc:	68bb      	ldr	r3, [r7, #8]
 800c9de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d00c      	beq.n	800ca00 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d007      	beq.n	800ca00 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c9f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c9fa:	6878      	ldr	r0, [r7, #4]
 800c9fc:	f000 fa4a 	bl	800ce94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ca00:	68bb      	ldr	r3, [r7, #8]
 800ca02:	f003 0320 	and.w	r3, r3, #32
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d00c      	beq.n	800ca24 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	f003 0320 	and.w	r3, r3, #32
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d007      	beq.n	800ca24 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	f06f 0220 	mvn.w	r2, #32
 800ca1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ca1e:	6878      	ldr	r0, [r7, #4]
 800ca20:	f000 ff62 	bl	800d8e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ca24:	bf00      	nop
 800ca26:	3710      	adds	r7, #16
 800ca28:	46bd      	mov	sp, r7
 800ca2a:	bd80      	pop	{r7, pc}

0800ca2c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ca2c:	b580      	push	{r7, lr}
 800ca2e:	b086      	sub	sp, #24
 800ca30:	af00      	add	r7, sp, #0
 800ca32:	60f8      	str	r0, [r7, #12]
 800ca34:	60b9      	str	r1, [r7, #8]
 800ca36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ca38:	2300      	movs	r3, #0
 800ca3a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ca42:	2b01      	cmp	r3, #1
 800ca44:	d101      	bne.n	800ca4a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800ca46:	2302      	movs	r3, #2
 800ca48:	e0ff      	b.n	800cc4a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	2201      	movs	r2, #1
 800ca4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	2b14      	cmp	r3, #20
 800ca56:	f200 80f0 	bhi.w	800cc3a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800ca5a:	a201      	add	r2, pc, #4	@ (adr r2, 800ca60 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ca5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca60:	0800cab5 	.word	0x0800cab5
 800ca64:	0800cc3b 	.word	0x0800cc3b
 800ca68:	0800cc3b 	.word	0x0800cc3b
 800ca6c:	0800cc3b 	.word	0x0800cc3b
 800ca70:	0800caf5 	.word	0x0800caf5
 800ca74:	0800cc3b 	.word	0x0800cc3b
 800ca78:	0800cc3b 	.word	0x0800cc3b
 800ca7c:	0800cc3b 	.word	0x0800cc3b
 800ca80:	0800cb37 	.word	0x0800cb37
 800ca84:	0800cc3b 	.word	0x0800cc3b
 800ca88:	0800cc3b 	.word	0x0800cc3b
 800ca8c:	0800cc3b 	.word	0x0800cc3b
 800ca90:	0800cb77 	.word	0x0800cb77
 800ca94:	0800cc3b 	.word	0x0800cc3b
 800ca98:	0800cc3b 	.word	0x0800cc3b
 800ca9c:	0800cc3b 	.word	0x0800cc3b
 800caa0:	0800cbb9 	.word	0x0800cbb9
 800caa4:	0800cc3b 	.word	0x0800cc3b
 800caa8:	0800cc3b 	.word	0x0800cc3b
 800caac:	0800cc3b 	.word	0x0800cc3b
 800cab0:	0800cbf9 	.word	0x0800cbf9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	68b9      	ldr	r1, [r7, #8]
 800caba:	4618      	mov	r0, r3
 800cabc:	f000 fa94 	bl	800cfe8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	699a      	ldr	r2, [r3, #24]
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	f042 0208 	orr.w	r2, r2, #8
 800cace:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	699a      	ldr	r2, [r3, #24]
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	f022 0204 	bic.w	r2, r2, #4
 800cade:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	6999      	ldr	r1, [r3, #24]
 800cae6:	68bb      	ldr	r3, [r7, #8]
 800cae8:	691a      	ldr	r2, [r3, #16]
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	430a      	orrs	r2, r1
 800caf0:	619a      	str	r2, [r3, #24]
      break;
 800caf2:	e0a5      	b.n	800cc40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	68b9      	ldr	r1, [r7, #8]
 800cafa:	4618      	mov	r0, r3
 800cafc:	f000 fb04 	bl	800d108 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	699a      	ldr	r2, [r3, #24]
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cb0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	699a      	ldr	r2, [r3, #24]
 800cb16:	68fb      	ldr	r3, [r7, #12]
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800cb1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	6999      	ldr	r1, [r3, #24]
 800cb26:	68bb      	ldr	r3, [r7, #8]
 800cb28:	691b      	ldr	r3, [r3, #16]
 800cb2a:	021a      	lsls	r2, r3, #8
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	430a      	orrs	r2, r1
 800cb32:	619a      	str	r2, [r3, #24]
      break;
 800cb34:	e084      	b.n	800cc40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	68b9      	ldr	r1, [r7, #8]
 800cb3c:	4618      	mov	r0, r3
 800cb3e:	f000 fb6d 	bl	800d21c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	69da      	ldr	r2, [r3, #28]
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	f042 0208 	orr.w	r2, r2, #8
 800cb50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	69da      	ldr	r2, [r3, #28]
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	f022 0204 	bic.w	r2, r2, #4
 800cb60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	69d9      	ldr	r1, [r3, #28]
 800cb68:	68bb      	ldr	r3, [r7, #8]
 800cb6a:	691a      	ldr	r2, [r3, #16]
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	430a      	orrs	r2, r1
 800cb72:	61da      	str	r2, [r3, #28]
      break;
 800cb74:	e064      	b.n	800cc40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	68b9      	ldr	r1, [r7, #8]
 800cb7c:	4618      	mov	r0, r3
 800cb7e:	f000 fbd5 	bl	800d32c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	69da      	ldr	r2, [r3, #28]
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cb90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	69da      	ldr	r2, [r3, #28]
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800cba0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	69d9      	ldr	r1, [r3, #28]
 800cba8:	68bb      	ldr	r3, [r7, #8]
 800cbaa:	691b      	ldr	r3, [r3, #16]
 800cbac:	021a      	lsls	r2, r3, #8
 800cbae:	68fb      	ldr	r3, [r7, #12]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	430a      	orrs	r2, r1
 800cbb4:	61da      	str	r2, [r3, #28]
      break;
 800cbb6:	e043      	b.n	800cc40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	68b9      	ldr	r1, [r7, #8]
 800cbbe:	4618      	mov	r0, r3
 800cbc0:	f000 fc1e 	bl	800d400 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	f042 0208 	orr.w	r2, r2, #8
 800cbd2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	f022 0204 	bic.w	r2, r2, #4
 800cbe2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800cbea:	68bb      	ldr	r3, [r7, #8]
 800cbec:	691a      	ldr	r2, [r3, #16]
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	430a      	orrs	r2, r1
 800cbf4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800cbf6:	e023      	b.n	800cc40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	68b9      	ldr	r1, [r7, #8]
 800cbfe:	4618      	mov	r0, r3
 800cc00:	f000 fc62 	bl	800d4c8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cc12:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800cc22:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800cc2a:	68bb      	ldr	r3, [r7, #8]
 800cc2c:	691b      	ldr	r3, [r3, #16]
 800cc2e:	021a      	lsls	r2, r3, #8
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	430a      	orrs	r2, r1
 800cc36:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800cc38:	e002      	b.n	800cc40 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800cc3a:	2301      	movs	r3, #1
 800cc3c:	75fb      	strb	r3, [r7, #23]
      break;
 800cc3e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	2200      	movs	r2, #0
 800cc44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800cc48:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc4a:	4618      	mov	r0, r3
 800cc4c:	3718      	adds	r7, #24
 800cc4e:	46bd      	mov	sp, r7
 800cc50:	bd80      	pop	{r7, pc}
 800cc52:	bf00      	nop

0800cc54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800cc54:	b580      	push	{r7, lr}
 800cc56:	b084      	sub	sp, #16
 800cc58:	af00      	add	r7, sp, #0
 800cc5a:	6078      	str	r0, [r7, #4]
 800cc5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cc5e:	2300      	movs	r3, #0
 800cc60:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cc68:	2b01      	cmp	r3, #1
 800cc6a:	d101      	bne.n	800cc70 <HAL_TIM_ConfigClockSource+0x1c>
 800cc6c:	2302      	movs	r3, #2
 800cc6e:	e0dc      	b.n	800ce2a <HAL_TIM_ConfigClockSource+0x1d6>
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	2201      	movs	r2, #1
 800cc74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	2202      	movs	r2, #2
 800cc7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	689b      	ldr	r3, [r3, #8]
 800cc86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800cc88:	68ba      	ldr	r2, [r7, #8]
 800cc8a:	4b6a      	ldr	r3, [pc, #424]	@ (800ce34 <HAL_TIM_ConfigClockSource+0x1e0>)
 800cc8c:	4013      	ands	r3, r2
 800cc8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cc90:	68bb      	ldr	r3, [r7, #8]
 800cc92:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800cc96:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	68ba      	ldr	r2, [r7, #8]
 800cc9e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800cca0:	683b      	ldr	r3, [r7, #0]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	4a64      	ldr	r2, [pc, #400]	@ (800ce38 <HAL_TIM_ConfigClockSource+0x1e4>)
 800cca6:	4293      	cmp	r3, r2
 800cca8:	f000 80a9 	beq.w	800cdfe <HAL_TIM_ConfigClockSource+0x1aa>
 800ccac:	4a62      	ldr	r2, [pc, #392]	@ (800ce38 <HAL_TIM_ConfigClockSource+0x1e4>)
 800ccae:	4293      	cmp	r3, r2
 800ccb0:	f200 80ae 	bhi.w	800ce10 <HAL_TIM_ConfigClockSource+0x1bc>
 800ccb4:	4a61      	ldr	r2, [pc, #388]	@ (800ce3c <HAL_TIM_ConfigClockSource+0x1e8>)
 800ccb6:	4293      	cmp	r3, r2
 800ccb8:	f000 80a1 	beq.w	800cdfe <HAL_TIM_ConfigClockSource+0x1aa>
 800ccbc:	4a5f      	ldr	r2, [pc, #380]	@ (800ce3c <HAL_TIM_ConfigClockSource+0x1e8>)
 800ccbe:	4293      	cmp	r3, r2
 800ccc0:	f200 80a6 	bhi.w	800ce10 <HAL_TIM_ConfigClockSource+0x1bc>
 800ccc4:	4a5e      	ldr	r2, [pc, #376]	@ (800ce40 <HAL_TIM_ConfigClockSource+0x1ec>)
 800ccc6:	4293      	cmp	r3, r2
 800ccc8:	f000 8099 	beq.w	800cdfe <HAL_TIM_ConfigClockSource+0x1aa>
 800cccc:	4a5c      	ldr	r2, [pc, #368]	@ (800ce40 <HAL_TIM_ConfigClockSource+0x1ec>)
 800ccce:	4293      	cmp	r3, r2
 800ccd0:	f200 809e 	bhi.w	800ce10 <HAL_TIM_ConfigClockSource+0x1bc>
 800ccd4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ccd8:	f000 8091 	beq.w	800cdfe <HAL_TIM_ConfigClockSource+0x1aa>
 800ccdc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800cce0:	f200 8096 	bhi.w	800ce10 <HAL_TIM_ConfigClockSource+0x1bc>
 800cce4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cce8:	f000 8089 	beq.w	800cdfe <HAL_TIM_ConfigClockSource+0x1aa>
 800ccec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ccf0:	f200 808e 	bhi.w	800ce10 <HAL_TIM_ConfigClockSource+0x1bc>
 800ccf4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ccf8:	d03e      	beq.n	800cd78 <HAL_TIM_ConfigClockSource+0x124>
 800ccfa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ccfe:	f200 8087 	bhi.w	800ce10 <HAL_TIM_ConfigClockSource+0x1bc>
 800cd02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cd06:	f000 8086 	beq.w	800ce16 <HAL_TIM_ConfigClockSource+0x1c2>
 800cd0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cd0e:	d87f      	bhi.n	800ce10 <HAL_TIM_ConfigClockSource+0x1bc>
 800cd10:	2b70      	cmp	r3, #112	@ 0x70
 800cd12:	d01a      	beq.n	800cd4a <HAL_TIM_ConfigClockSource+0xf6>
 800cd14:	2b70      	cmp	r3, #112	@ 0x70
 800cd16:	d87b      	bhi.n	800ce10 <HAL_TIM_ConfigClockSource+0x1bc>
 800cd18:	2b60      	cmp	r3, #96	@ 0x60
 800cd1a:	d050      	beq.n	800cdbe <HAL_TIM_ConfigClockSource+0x16a>
 800cd1c:	2b60      	cmp	r3, #96	@ 0x60
 800cd1e:	d877      	bhi.n	800ce10 <HAL_TIM_ConfigClockSource+0x1bc>
 800cd20:	2b50      	cmp	r3, #80	@ 0x50
 800cd22:	d03c      	beq.n	800cd9e <HAL_TIM_ConfigClockSource+0x14a>
 800cd24:	2b50      	cmp	r3, #80	@ 0x50
 800cd26:	d873      	bhi.n	800ce10 <HAL_TIM_ConfigClockSource+0x1bc>
 800cd28:	2b40      	cmp	r3, #64	@ 0x40
 800cd2a:	d058      	beq.n	800cdde <HAL_TIM_ConfigClockSource+0x18a>
 800cd2c:	2b40      	cmp	r3, #64	@ 0x40
 800cd2e:	d86f      	bhi.n	800ce10 <HAL_TIM_ConfigClockSource+0x1bc>
 800cd30:	2b30      	cmp	r3, #48	@ 0x30
 800cd32:	d064      	beq.n	800cdfe <HAL_TIM_ConfigClockSource+0x1aa>
 800cd34:	2b30      	cmp	r3, #48	@ 0x30
 800cd36:	d86b      	bhi.n	800ce10 <HAL_TIM_ConfigClockSource+0x1bc>
 800cd38:	2b20      	cmp	r3, #32
 800cd3a:	d060      	beq.n	800cdfe <HAL_TIM_ConfigClockSource+0x1aa>
 800cd3c:	2b20      	cmp	r3, #32
 800cd3e:	d867      	bhi.n	800ce10 <HAL_TIM_ConfigClockSource+0x1bc>
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d05c      	beq.n	800cdfe <HAL_TIM_ConfigClockSource+0x1aa>
 800cd44:	2b10      	cmp	r3, #16
 800cd46:	d05a      	beq.n	800cdfe <HAL_TIM_ConfigClockSource+0x1aa>
 800cd48:	e062      	b.n	800ce10 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800cd4e:	683b      	ldr	r3, [r7, #0]
 800cd50:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800cd52:	683b      	ldr	r3, [r7, #0]
 800cd54:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800cd56:	683b      	ldr	r3, [r7, #0]
 800cd58:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800cd5a:	f000 fc99 	bl	800d690 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	689b      	ldr	r3, [r3, #8]
 800cd64:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800cd66:	68bb      	ldr	r3, [r7, #8]
 800cd68:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800cd6c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	68ba      	ldr	r2, [r7, #8]
 800cd74:	609a      	str	r2, [r3, #8]
      break;
 800cd76:	e04f      	b.n	800ce18 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800cd7c:	683b      	ldr	r3, [r7, #0]
 800cd7e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800cd80:	683b      	ldr	r3, [r7, #0]
 800cd82:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800cd84:	683b      	ldr	r3, [r7, #0]
 800cd86:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800cd88:	f000 fc82 	bl	800d690 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	689a      	ldr	r2, [r3, #8]
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800cd9a:	609a      	str	r2, [r3, #8]
      break;
 800cd9c:	e03c      	b.n	800ce18 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cda2:	683b      	ldr	r3, [r7, #0]
 800cda4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cda6:	683b      	ldr	r3, [r7, #0]
 800cda8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cdaa:	461a      	mov	r2, r3
 800cdac:	f000 fbf2 	bl	800d594 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	2150      	movs	r1, #80	@ 0x50
 800cdb6:	4618      	mov	r0, r3
 800cdb8:	f000 fc4c 	bl	800d654 <TIM_ITRx_SetConfig>
      break;
 800cdbc:	e02c      	b.n	800ce18 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cdc2:	683b      	ldr	r3, [r7, #0]
 800cdc4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cdc6:	683b      	ldr	r3, [r7, #0]
 800cdc8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800cdca:	461a      	mov	r2, r3
 800cdcc:	f000 fc11 	bl	800d5f2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	2160      	movs	r1, #96	@ 0x60
 800cdd6:	4618      	mov	r0, r3
 800cdd8:	f000 fc3c 	bl	800d654 <TIM_ITRx_SetConfig>
      break;
 800cddc:	e01c      	b.n	800ce18 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cde2:	683b      	ldr	r3, [r7, #0]
 800cde4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cde6:	683b      	ldr	r3, [r7, #0]
 800cde8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cdea:	461a      	mov	r2, r3
 800cdec:	f000 fbd2 	bl	800d594 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	2140      	movs	r1, #64	@ 0x40
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	f000 fc2c 	bl	800d654 <TIM_ITRx_SetConfig>
      break;
 800cdfc:	e00c      	b.n	800ce18 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	681a      	ldr	r2, [r3, #0]
 800ce02:	683b      	ldr	r3, [r7, #0]
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	4619      	mov	r1, r3
 800ce08:	4610      	mov	r0, r2
 800ce0a:	f000 fc23 	bl	800d654 <TIM_ITRx_SetConfig>
      break;
 800ce0e:	e003      	b.n	800ce18 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800ce10:	2301      	movs	r3, #1
 800ce12:	73fb      	strb	r3, [r7, #15]
      break;
 800ce14:	e000      	b.n	800ce18 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800ce16:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	2201      	movs	r2, #1
 800ce1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	2200      	movs	r2, #0
 800ce24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ce28:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce2a:	4618      	mov	r0, r3
 800ce2c:	3710      	adds	r7, #16
 800ce2e:	46bd      	mov	sp, r7
 800ce30:	bd80      	pop	{r7, pc}
 800ce32:	bf00      	nop
 800ce34:	ffceff88 	.word	0xffceff88
 800ce38:	00100040 	.word	0x00100040
 800ce3c:	00100030 	.word	0x00100030
 800ce40:	00100020 	.word	0x00100020

0800ce44 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ce44:	b480      	push	{r7}
 800ce46:	b083      	sub	sp, #12
 800ce48:	af00      	add	r7, sp, #0
 800ce4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800ce4c:	bf00      	nop
 800ce4e:	370c      	adds	r7, #12
 800ce50:	46bd      	mov	sp, r7
 800ce52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce56:	4770      	bx	lr

0800ce58 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ce58:	b480      	push	{r7}
 800ce5a:	b083      	sub	sp, #12
 800ce5c:	af00      	add	r7, sp, #0
 800ce5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ce60:	bf00      	nop
 800ce62:	370c      	adds	r7, #12
 800ce64:	46bd      	mov	sp, r7
 800ce66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce6a:	4770      	bx	lr

0800ce6c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ce6c:	b480      	push	{r7}
 800ce6e:	b083      	sub	sp, #12
 800ce70:	af00      	add	r7, sp, #0
 800ce72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ce74:	bf00      	nop
 800ce76:	370c      	adds	r7, #12
 800ce78:	46bd      	mov	sp, r7
 800ce7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce7e:	4770      	bx	lr

0800ce80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ce80:	b480      	push	{r7}
 800ce82:	b083      	sub	sp, #12
 800ce84:	af00      	add	r7, sp, #0
 800ce86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ce88:	bf00      	nop
 800ce8a:	370c      	adds	r7, #12
 800ce8c:	46bd      	mov	sp, r7
 800ce8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce92:	4770      	bx	lr

0800ce94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ce94:	b480      	push	{r7}
 800ce96:	b083      	sub	sp, #12
 800ce98:	af00      	add	r7, sp, #0
 800ce9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ce9c:	bf00      	nop
 800ce9e:	370c      	adds	r7, #12
 800cea0:	46bd      	mov	sp, r7
 800cea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea6:	4770      	bx	lr

0800cea8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800cea8:	b480      	push	{r7}
 800ceaa:	b085      	sub	sp, #20
 800ceac:	af00      	add	r7, sp, #0
 800ceae:	6078      	str	r0, [r7, #4]
 800ceb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	4a43      	ldr	r2, [pc, #268]	@ (800cfc8 <TIM_Base_SetConfig+0x120>)
 800cebc:	4293      	cmp	r3, r2
 800cebe:	d013      	beq.n	800cee8 <TIM_Base_SetConfig+0x40>
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cec6:	d00f      	beq.n	800cee8 <TIM_Base_SetConfig+0x40>
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	4a40      	ldr	r2, [pc, #256]	@ (800cfcc <TIM_Base_SetConfig+0x124>)
 800cecc:	4293      	cmp	r3, r2
 800cece:	d00b      	beq.n	800cee8 <TIM_Base_SetConfig+0x40>
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	4a3f      	ldr	r2, [pc, #252]	@ (800cfd0 <TIM_Base_SetConfig+0x128>)
 800ced4:	4293      	cmp	r3, r2
 800ced6:	d007      	beq.n	800cee8 <TIM_Base_SetConfig+0x40>
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	4a3e      	ldr	r2, [pc, #248]	@ (800cfd4 <TIM_Base_SetConfig+0x12c>)
 800cedc:	4293      	cmp	r3, r2
 800cede:	d003      	beq.n	800cee8 <TIM_Base_SetConfig+0x40>
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	4a3d      	ldr	r2, [pc, #244]	@ (800cfd8 <TIM_Base_SetConfig+0x130>)
 800cee4:	4293      	cmp	r3, r2
 800cee6:	d108      	bne.n	800cefa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ceee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800cef0:	683b      	ldr	r3, [r7, #0]
 800cef2:	685b      	ldr	r3, [r3, #4]
 800cef4:	68fa      	ldr	r2, [r7, #12]
 800cef6:	4313      	orrs	r3, r2
 800cef8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	4a32      	ldr	r2, [pc, #200]	@ (800cfc8 <TIM_Base_SetConfig+0x120>)
 800cefe:	4293      	cmp	r3, r2
 800cf00:	d01f      	beq.n	800cf42 <TIM_Base_SetConfig+0x9a>
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cf08:	d01b      	beq.n	800cf42 <TIM_Base_SetConfig+0x9a>
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	4a2f      	ldr	r2, [pc, #188]	@ (800cfcc <TIM_Base_SetConfig+0x124>)
 800cf0e:	4293      	cmp	r3, r2
 800cf10:	d017      	beq.n	800cf42 <TIM_Base_SetConfig+0x9a>
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	4a2e      	ldr	r2, [pc, #184]	@ (800cfd0 <TIM_Base_SetConfig+0x128>)
 800cf16:	4293      	cmp	r3, r2
 800cf18:	d013      	beq.n	800cf42 <TIM_Base_SetConfig+0x9a>
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	4a2d      	ldr	r2, [pc, #180]	@ (800cfd4 <TIM_Base_SetConfig+0x12c>)
 800cf1e:	4293      	cmp	r3, r2
 800cf20:	d00f      	beq.n	800cf42 <TIM_Base_SetConfig+0x9a>
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	4a2c      	ldr	r2, [pc, #176]	@ (800cfd8 <TIM_Base_SetConfig+0x130>)
 800cf26:	4293      	cmp	r3, r2
 800cf28:	d00b      	beq.n	800cf42 <TIM_Base_SetConfig+0x9a>
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	4a2b      	ldr	r2, [pc, #172]	@ (800cfdc <TIM_Base_SetConfig+0x134>)
 800cf2e:	4293      	cmp	r3, r2
 800cf30:	d007      	beq.n	800cf42 <TIM_Base_SetConfig+0x9a>
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	4a2a      	ldr	r2, [pc, #168]	@ (800cfe0 <TIM_Base_SetConfig+0x138>)
 800cf36:	4293      	cmp	r3, r2
 800cf38:	d003      	beq.n	800cf42 <TIM_Base_SetConfig+0x9a>
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	4a29      	ldr	r2, [pc, #164]	@ (800cfe4 <TIM_Base_SetConfig+0x13c>)
 800cf3e:	4293      	cmp	r3, r2
 800cf40:	d108      	bne.n	800cf54 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cf48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cf4a:	683b      	ldr	r3, [r7, #0]
 800cf4c:	68db      	ldr	r3, [r3, #12]
 800cf4e:	68fa      	ldr	r2, [r7, #12]
 800cf50:	4313      	orrs	r3, r2
 800cf52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800cf5a:	683b      	ldr	r3, [r7, #0]
 800cf5c:	695b      	ldr	r3, [r3, #20]
 800cf5e:	4313      	orrs	r3, r2
 800cf60:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cf62:	683b      	ldr	r3, [r7, #0]
 800cf64:	689a      	ldr	r2, [r3, #8]
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cf6a:	683b      	ldr	r3, [r7, #0]
 800cf6c:	681a      	ldr	r2, [r3, #0]
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	4a14      	ldr	r2, [pc, #80]	@ (800cfc8 <TIM_Base_SetConfig+0x120>)
 800cf76:	4293      	cmp	r3, r2
 800cf78:	d00f      	beq.n	800cf9a <TIM_Base_SetConfig+0xf2>
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	4a16      	ldr	r2, [pc, #88]	@ (800cfd8 <TIM_Base_SetConfig+0x130>)
 800cf7e:	4293      	cmp	r3, r2
 800cf80:	d00b      	beq.n	800cf9a <TIM_Base_SetConfig+0xf2>
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	4a15      	ldr	r2, [pc, #84]	@ (800cfdc <TIM_Base_SetConfig+0x134>)
 800cf86:	4293      	cmp	r3, r2
 800cf88:	d007      	beq.n	800cf9a <TIM_Base_SetConfig+0xf2>
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	4a14      	ldr	r2, [pc, #80]	@ (800cfe0 <TIM_Base_SetConfig+0x138>)
 800cf8e:	4293      	cmp	r3, r2
 800cf90:	d003      	beq.n	800cf9a <TIM_Base_SetConfig+0xf2>
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	4a13      	ldr	r2, [pc, #76]	@ (800cfe4 <TIM_Base_SetConfig+0x13c>)
 800cf96:	4293      	cmp	r3, r2
 800cf98:	d103      	bne.n	800cfa2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cf9a:	683b      	ldr	r3, [r7, #0]
 800cf9c:	691a      	ldr	r2, [r3, #16]
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	f043 0204 	orr.w	r2, r3, #4
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	2201      	movs	r2, #1
 800cfb2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	68fa      	ldr	r2, [r7, #12]
 800cfb8:	601a      	str	r2, [r3, #0]
}
 800cfba:	bf00      	nop
 800cfbc:	3714      	adds	r7, #20
 800cfbe:	46bd      	mov	sp, r7
 800cfc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc4:	4770      	bx	lr
 800cfc6:	bf00      	nop
 800cfc8:	40010000 	.word	0x40010000
 800cfcc:	40000400 	.word	0x40000400
 800cfd0:	40000800 	.word	0x40000800
 800cfd4:	40000c00 	.word	0x40000c00
 800cfd8:	40010400 	.word	0x40010400
 800cfdc:	40014000 	.word	0x40014000
 800cfe0:	40014400 	.word	0x40014400
 800cfe4:	40014800 	.word	0x40014800

0800cfe8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cfe8:	b480      	push	{r7}
 800cfea:	b087      	sub	sp, #28
 800cfec:	af00      	add	r7, sp, #0
 800cfee:	6078      	str	r0, [r7, #4]
 800cff0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	6a1b      	ldr	r3, [r3, #32]
 800cff6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	6a1b      	ldr	r3, [r3, #32]
 800cffc:	f023 0201 	bic.w	r2, r3, #1
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	685b      	ldr	r3, [r3, #4]
 800d008:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	699b      	ldr	r3, [r3, #24]
 800d00e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d010:	68fa      	ldr	r2, [r7, #12]
 800d012:	4b37      	ldr	r3, [pc, #220]	@ (800d0f0 <TIM_OC1_SetConfig+0x108>)
 800d014:	4013      	ands	r3, r2
 800d016:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	f023 0303 	bic.w	r3, r3, #3
 800d01e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d020:	683b      	ldr	r3, [r7, #0]
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	68fa      	ldr	r2, [r7, #12]
 800d026:	4313      	orrs	r3, r2
 800d028:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d02a:	697b      	ldr	r3, [r7, #20]
 800d02c:	f023 0302 	bic.w	r3, r3, #2
 800d030:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d032:	683b      	ldr	r3, [r7, #0]
 800d034:	689b      	ldr	r3, [r3, #8]
 800d036:	697a      	ldr	r2, [r7, #20]
 800d038:	4313      	orrs	r3, r2
 800d03a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	4a2d      	ldr	r2, [pc, #180]	@ (800d0f4 <TIM_OC1_SetConfig+0x10c>)
 800d040:	4293      	cmp	r3, r2
 800d042:	d00f      	beq.n	800d064 <TIM_OC1_SetConfig+0x7c>
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	4a2c      	ldr	r2, [pc, #176]	@ (800d0f8 <TIM_OC1_SetConfig+0x110>)
 800d048:	4293      	cmp	r3, r2
 800d04a:	d00b      	beq.n	800d064 <TIM_OC1_SetConfig+0x7c>
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	4a2b      	ldr	r2, [pc, #172]	@ (800d0fc <TIM_OC1_SetConfig+0x114>)
 800d050:	4293      	cmp	r3, r2
 800d052:	d007      	beq.n	800d064 <TIM_OC1_SetConfig+0x7c>
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	4a2a      	ldr	r2, [pc, #168]	@ (800d100 <TIM_OC1_SetConfig+0x118>)
 800d058:	4293      	cmp	r3, r2
 800d05a:	d003      	beq.n	800d064 <TIM_OC1_SetConfig+0x7c>
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	4a29      	ldr	r2, [pc, #164]	@ (800d104 <TIM_OC1_SetConfig+0x11c>)
 800d060:	4293      	cmp	r3, r2
 800d062:	d10c      	bne.n	800d07e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d064:	697b      	ldr	r3, [r7, #20]
 800d066:	f023 0308 	bic.w	r3, r3, #8
 800d06a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d06c:	683b      	ldr	r3, [r7, #0]
 800d06e:	68db      	ldr	r3, [r3, #12]
 800d070:	697a      	ldr	r2, [r7, #20]
 800d072:	4313      	orrs	r3, r2
 800d074:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d076:	697b      	ldr	r3, [r7, #20]
 800d078:	f023 0304 	bic.w	r3, r3, #4
 800d07c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	4a1c      	ldr	r2, [pc, #112]	@ (800d0f4 <TIM_OC1_SetConfig+0x10c>)
 800d082:	4293      	cmp	r3, r2
 800d084:	d00f      	beq.n	800d0a6 <TIM_OC1_SetConfig+0xbe>
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	4a1b      	ldr	r2, [pc, #108]	@ (800d0f8 <TIM_OC1_SetConfig+0x110>)
 800d08a:	4293      	cmp	r3, r2
 800d08c:	d00b      	beq.n	800d0a6 <TIM_OC1_SetConfig+0xbe>
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	4a1a      	ldr	r2, [pc, #104]	@ (800d0fc <TIM_OC1_SetConfig+0x114>)
 800d092:	4293      	cmp	r3, r2
 800d094:	d007      	beq.n	800d0a6 <TIM_OC1_SetConfig+0xbe>
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	4a19      	ldr	r2, [pc, #100]	@ (800d100 <TIM_OC1_SetConfig+0x118>)
 800d09a:	4293      	cmp	r3, r2
 800d09c:	d003      	beq.n	800d0a6 <TIM_OC1_SetConfig+0xbe>
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	4a18      	ldr	r2, [pc, #96]	@ (800d104 <TIM_OC1_SetConfig+0x11c>)
 800d0a2:	4293      	cmp	r3, r2
 800d0a4:	d111      	bne.n	800d0ca <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d0a6:	693b      	ldr	r3, [r7, #16]
 800d0a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d0ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d0ae:	693b      	ldr	r3, [r7, #16]
 800d0b0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800d0b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d0b6:	683b      	ldr	r3, [r7, #0]
 800d0b8:	695b      	ldr	r3, [r3, #20]
 800d0ba:	693a      	ldr	r2, [r7, #16]
 800d0bc:	4313      	orrs	r3, r2
 800d0be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d0c0:	683b      	ldr	r3, [r7, #0]
 800d0c2:	699b      	ldr	r3, [r3, #24]
 800d0c4:	693a      	ldr	r2, [r7, #16]
 800d0c6:	4313      	orrs	r3, r2
 800d0c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	693a      	ldr	r2, [r7, #16]
 800d0ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	68fa      	ldr	r2, [r7, #12]
 800d0d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d0d6:	683b      	ldr	r3, [r7, #0]
 800d0d8:	685a      	ldr	r2, [r3, #4]
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	697a      	ldr	r2, [r7, #20]
 800d0e2:	621a      	str	r2, [r3, #32]
}
 800d0e4:	bf00      	nop
 800d0e6:	371c      	adds	r7, #28
 800d0e8:	46bd      	mov	sp, r7
 800d0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ee:	4770      	bx	lr
 800d0f0:	fffeff8f 	.word	0xfffeff8f
 800d0f4:	40010000 	.word	0x40010000
 800d0f8:	40010400 	.word	0x40010400
 800d0fc:	40014000 	.word	0x40014000
 800d100:	40014400 	.word	0x40014400
 800d104:	40014800 	.word	0x40014800

0800d108 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d108:	b480      	push	{r7}
 800d10a:	b087      	sub	sp, #28
 800d10c:	af00      	add	r7, sp, #0
 800d10e:	6078      	str	r0, [r7, #4]
 800d110:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	6a1b      	ldr	r3, [r3, #32]
 800d116:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	6a1b      	ldr	r3, [r3, #32]
 800d11c:	f023 0210 	bic.w	r2, r3, #16
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	685b      	ldr	r3, [r3, #4]
 800d128:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	699b      	ldr	r3, [r3, #24]
 800d12e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d130:	68fa      	ldr	r2, [r7, #12]
 800d132:	4b34      	ldr	r3, [pc, #208]	@ (800d204 <TIM_OC2_SetConfig+0xfc>)
 800d134:	4013      	ands	r3, r2
 800d136:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d13e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	021b      	lsls	r3, r3, #8
 800d146:	68fa      	ldr	r2, [r7, #12]
 800d148:	4313      	orrs	r3, r2
 800d14a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d14c:	697b      	ldr	r3, [r7, #20]
 800d14e:	f023 0320 	bic.w	r3, r3, #32
 800d152:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d154:	683b      	ldr	r3, [r7, #0]
 800d156:	689b      	ldr	r3, [r3, #8]
 800d158:	011b      	lsls	r3, r3, #4
 800d15a:	697a      	ldr	r2, [r7, #20]
 800d15c:	4313      	orrs	r3, r2
 800d15e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	4a29      	ldr	r2, [pc, #164]	@ (800d208 <TIM_OC2_SetConfig+0x100>)
 800d164:	4293      	cmp	r3, r2
 800d166:	d003      	beq.n	800d170 <TIM_OC2_SetConfig+0x68>
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	4a28      	ldr	r2, [pc, #160]	@ (800d20c <TIM_OC2_SetConfig+0x104>)
 800d16c:	4293      	cmp	r3, r2
 800d16e:	d10d      	bne.n	800d18c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d170:	697b      	ldr	r3, [r7, #20]
 800d172:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d176:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d178:	683b      	ldr	r3, [r7, #0]
 800d17a:	68db      	ldr	r3, [r3, #12]
 800d17c:	011b      	lsls	r3, r3, #4
 800d17e:	697a      	ldr	r2, [r7, #20]
 800d180:	4313      	orrs	r3, r2
 800d182:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d184:	697b      	ldr	r3, [r7, #20]
 800d186:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d18a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	4a1e      	ldr	r2, [pc, #120]	@ (800d208 <TIM_OC2_SetConfig+0x100>)
 800d190:	4293      	cmp	r3, r2
 800d192:	d00f      	beq.n	800d1b4 <TIM_OC2_SetConfig+0xac>
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	4a1d      	ldr	r2, [pc, #116]	@ (800d20c <TIM_OC2_SetConfig+0x104>)
 800d198:	4293      	cmp	r3, r2
 800d19a:	d00b      	beq.n	800d1b4 <TIM_OC2_SetConfig+0xac>
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	4a1c      	ldr	r2, [pc, #112]	@ (800d210 <TIM_OC2_SetConfig+0x108>)
 800d1a0:	4293      	cmp	r3, r2
 800d1a2:	d007      	beq.n	800d1b4 <TIM_OC2_SetConfig+0xac>
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	4a1b      	ldr	r2, [pc, #108]	@ (800d214 <TIM_OC2_SetConfig+0x10c>)
 800d1a8:	4293      	cmp	r3, r2
 800d1aa:	d003      	beq.n	800d1b4 <TIM_OC2_SetConfig+0xac>
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	4a1a      	ldr	r2, [pc, #104]	@ (800d218 <TIM_OC2_SetConfig+0x110>)
 800d1b0:	4293      	cmp	r3, r2
 800d1b2:	d113      	bne.n	800d1dc <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d1b4:	693b      	ldr	r3, [r7, #16]
 800d1b6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800d1ba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d1bc:	693b      	ldr	r3, [r7, #16]
 800d1be:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d1c2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d1c4:	683b      	ldr	r3, [r7, #0]
 800d1c6:	695b      	ldr	r3, [r3, #20]
 800d1c8:	009b      	lsls	r3, r3, #2
 800d1ca:	693a      	ldr	r2, [r7, #16]
 800d1cc:	4313      	orrs	r3, r2
 800d1ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d1d0:	683b      	ldr	r3, [r7, #0]
 800d1d2:	699b      	ldr	r3, [r3, #24]
 800d1d4:	009b      	lsls	r3, r3, #2
 800d1d6:	693a      	ldr	r2, [r7, #16]
 800d1d8:	4313      	orrs	r3, r2
 800d1da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	693a      	ldr	r2, [r7, #16]
 800d1e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	68fa      	ldr	r2, [r7, #12]
 800d1e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d1e8:	683b      	ldr	r3, [r7, #0]
 800d1ea:	685a      	ldr	r2, [r3, #4]
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	697a      	ldr	r2, [r7, #20]
 800d1f4:	621a      	str	r2, [r3, #32]
}
 800d1f6:	bf00      	nop
 800d1f8:	371c      	adds	r7, #28
 800d1fa:	46bd      	mov	sp, r7
 800d1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d200:	4770      	bx	lr
 800d202:	bf00      	nop
 800d204:	feff8fff 	.word	0xfeff8fff
 800d208:	40010000 	.word	0x40010000
 800d20c:	40010400 	.word	0x40010400
 800d210:	40014000 	.word	0x40014000
 800d214:	40014400 	.word	0x40014400
 800d218:	40014800 	.word	0x40014800

0800d21c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d21c:	b480      	push	{r7}
 800d21e:	b087      	sub	sp, #28
 800d220:	af00      	add	r7, sp, #0
 800d222:	6078      	str	r0, [r7, #4]
 800d224:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	6a1b      	ldr	r3, [r3, #32]
 800d22a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	6a1b      	ldr	r3, [r3, #32]
 800d230:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	685b      	ldr	r3, [r3, #4]
 800d23c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	69db      	ldr	r3, [r3, #28]
 800d242:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d244:	68fa      	ldr	r2, [r7, #12]
 800d246:	4b33      	ldr	r3, [pc, #204]	@ (800d314 <TIM_OC3_SetConfig+0xf8>)
 800d248:	4013      	ands	r3, r2
 800d24a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	f023 0303 	bic.w	r3, r3, #3
 800d252:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d254:	683b      	ldr	r3, [r7, #0]
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	68fa      	ldr	r2, [r7, #12]
 800d25a:	4313      	orrs	r3, r2
 800d25c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d25e:	697b      	ldr	r3, [r7, #20]
 800d260:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800d264:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d266:	683b      	ldr	r3, [r7, #0]
 800d268:	689b      	ldr	r3, [r3, #8]
 800d26a:	021b      	lsls	r3, r3, #8
 800d26c:	697a      	ldr	r2, [r7, #20]
 800d26e:	4313      	orrs	r3, r2
 800d270:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	4a28      	ldr	r2, [pc, #160]	@ (800d318 <TIM_OC3_SetConfig+0xfc>)
 800d276:	4293      	cmp	r3, r2
 800d278:	d003      	beq.n	800d282 <TIM_OC3_SetConfig+0x66>
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	4a27      	ldr	r2, [pc, #156]	@ (800d31c <TIM_OC3_SetConfig+0x100>)
 800d27e:	4293      	cmp	r3, r2
 800d280:	d10d      	bne.n	800d29e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d282:	697b      	ldr	r3, [r7, #20]
 800d284:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d288:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d28a:	683b      	ldr	r3, [r7, #0]
 800d28c:	68db      	ldr	r3, [r3, #12]
 800d28e:	021b      	lsls	r3, r3, #8
 800d290:	697a      	ldr	r2, [r7, #20]
 800d292:	4313      	orrs	r3, r2
 800d294:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d296:	697b      	ldr	r3, [r7, #20]
 800d298:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800d29c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	4a1d      	ldr	r2, [pc, #116]	@ (800d318 <TIM_OC3_SetConfig+0xfc>)
 800d2a2:	4293      	cmp	r3, r2
 800d2a4:	d00f      	beq.n	800d2c6 <TIM_OC3_SetConfig+0xaa>
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	4a1c      	ldr	r2, [pc, #112]	@ (800d31c <TIM_OC3_SetConfig+0x100>)
 800d2aa:	4293      	cmp	r3, r2
 800d2ac:	d00b      	beq.n	800d2c6 <TIM_OC3_SetConfig+0xaa>
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	4a1b      	ldr	r2, [pc, #108]	@ (800d320 <TIM_OC3_SetConfig+0x104>)
 800d2b2:	4293      	cmp	r3, r2
 800d2b4:	d007      	beq.n	800d2c6 <TIM_OC3_SetConfig+0xaa>
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	4a1a      	ldr	r2, [pc, #104]	@ (800d324 <TIM_OC3_SetConfig+0x108>)
 800d2ba:	4293      	cmp	r3, r2
 800d2bc:	d003      	beq.n	800d2c6 <TIM_OC3_SetConfig+0xaa>
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	4a19      	ldr	r2, [pc, #100]	@ (800d328 <TIM_OC3_SetConfig+0x10c>)
 800d2c2:	4293      	cmp	r3, r2
 800d2c4:	d113      	bne.n	800d2ee <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d2c6:	693b      	ldr	r3, [r7, #16]
 800d2c8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d2cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d2ce:	693b      	ldr	r3, [r7, #16]
 800d2d0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d2d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d2d6:	683b      	ldr	r3, [r7, #0]
 800d2d8:	695b      	ldr	r3, [r3, #20]
 800d2da:	011b      	lsls	r3, r3, #4
 800d2dc:	693a      	ldr	r2, [r7, #16]
 800d2de:	4313      	orrs	r3, r2
 800d2e0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d2e2:	683b      	ldr	r3, [r7, #0]
 800d2e4:	699b      	ldr	r3, [r3, #24]
 800d2e6:	011b      	lsls	r3, r3, #4
 800d2e8:	693a      	ldr	r2, [r7, #16]
 800d2ea:	4313      	orrs	r3, r2
 800d2ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	693a      	ldr	r2, [r7, #16]
 800d2f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	68fa      	ldr	r2, [r7, #12]
 800d2f8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d2fa:	683b      	ldr	r3, [r7, #0]
 800d2fc:	685a      	ldr	r2, [r3, #4]
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	697a      	ldr	r2, [r7, #20]
 800d306:	621a      	str	r2, [r3, #32]
}
 800d308:	bf00      	nop
 800d30a:	371c      	adds	r7, #28
 800d30c:	46bd      	mov	sp, r7
 800d30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d312:	4770      	bx	lr
 800d314:	fffeff8f 	.word	0xfffeff8f
 800d318:	40010000 	.word	0x40010000
 800d31c:	40010400 	.word	0x40010400
 800d320:	40014000 	.word	0x40014000
 800d324:	40014400 	.word	0x40014400
 800d328:	40014800 	.word	0x40014800

0800d32c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d32c:	b480      	push	{r7}
 800d32e:	b087      	sub	sp, #28
 800d330:	af00      	add	r7, sp, #0
 800d332:	6078      	str	r0, [r7, #4]
 800d334:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	6a1b      	ldr	r3, [r3, #32]
 800d33a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	6a1b      	ldr	r3, [r3, #32]
 800d340:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	685b      	ldr	r3, [r3, #4]
 800d34c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	69db      	ldr	r3, [r3, #28]
 800d352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d354:	68fa      	ldr	r2, [r7, #12]
 800d356:	4b24      	ldr	r3, [pc, #144]	@ (800d3e8 <TIM_OC4_SetConfig+0xbc>)
 800d358:	4013      	ands	r3, r2
 800d35a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d362:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d364:	683b      	ldr	r3, [r7, #0]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	021b      	lsls	r3, r3, #8
 800d36a:	68fa      	ldr	r2, [r7, #12]
 800d36c:	4313      	orrs	r3, r2
 800d36e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d370:	693b      	ldr	r3, [r7, #16]
 800d372:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d376:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d378:	683b      	ldr	r3, [r7, #0]
 800d37a:	689b      	ldr	r3, [r3, #8]
 800d37c:	031b      	lsls	r3, r3, #12
 800d37e:	693a      	ldr	r2, [r7, #16]
 800d380:	4313      	orrs	r3, r2
 800d382:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	4a19      	ldr	r2, [pc, #100]	@ (800d3ec <TIM_OC4_SetConfig+0xc0>)
 800d388:	4293      	cmp	r3, r2
 800d38a:	d00f      	beq.n	800d3ac <TIM_OC4_SetConfig+0x80>
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	4a18      	ldr	r2, [pc, #96]	@ (800d3f0 <TIM_OC4_SetConfig+0xc4>)
 800d390:	4293      	cmp	r3, r2
 800d392:	d00b      	beq.n	800d3ac <TIM_OC4_SetConfig+0x80>
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	4a17      	ldr	r2, [pc, #92]	@ (800d3f4 <TIM_OC4_SetConfig+0xc8>)
 800d398:	4293      	cmp	r3, r2
 800d39a:	d007      	beq.n	800d3ac <TIM_OC4_SetConfig+0x80>
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	4a16      	ldr	r2, [pc, #88]	@ (800d3f8 <TIM_OC4_SetConfig+0xcc>)
 800d3a0:	4293      	cmp	r3, r2
 800d3a2:	d003      	beq.n	800d3ac <TIM_OC4_SetConfig+0x80>
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	4a15      	ldr	r2, [pc, #84]	@ (800d3fc <TIM_OC4_SetConfig+0xd0>)
 800d3a8:	4293      	cmp	r3, r2
 800d3aa:	d109      	bne.n	800d3c0 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d3ac:	697b      	ldr	r3, [r7, #20]
 800d3ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d3b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d3b4:	683b      	ldr	r3, [r7, #0]
 800d3b6:	695b      	ldr	r3, [r3, #20]
 800d3b8:	019b      	lsls	r3, r3, #6
 800d3ba:	697a      	ldr	r2, [r7, #20]
 800d3bc:	4313      	orrs	r3, r2
 800d3be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	697a      	ldr	r2, [r7, #20]
 800d3c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	68fa      	ldr	r2, [r7, #12]
 800d3ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d3cc:	683b      	ldr	r3, [r7, #0]
 800d3ce:	685a      	ldr	r2, [r3, #4]
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	693a      	ldr	r2, [r7, #16]
 800d3d8:	621a      	str	r2, [r3, #32]
}
 800d3da:	bf00      	nop
 800d3dc:	371c      	adds	r7, #28
 800d3de:	46bd      	mov	sp, r7
 800d3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3e4:	4770      	bx	lr
 800d3e6:	bf00      	nop
 800d3e8:	feff8fff 	.word	0xfeff8fff
 800d3ec:	40010000 	.word	0x40010000
 800d3f0:	40010400 	.word	0x40010400
 800d3f4:	40014000 	.word	0x40014000
 800d3f8:	40014400 	.word	0x40014400
 800d3fc:	40014800 	.word	0x40014800

0800d400 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d400:	b480      	push	{r7}
 800d402:	b087      	sub	sp, #28
 800d404:	af00      	add	r7, sp, #0
 800d406:	6078      	str	r0, [r7, #4]
 800d408:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	6a1b      	ldr	r3, [r3, #32]
 800d40e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	6a1b      	ldr	r3, [r3, #32]
 800d414:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	685b      	ldr	r3, [r3, #4]
 800d420:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d428:	68fa      	ldr	r2, [r7, #12]
 800d42a:	4b21      	ldr	r3, [pc, #132]	@ (800d4b0 <TIM_OC5_SetConfig+0xb0>)
 800d42c:	4013      	ands	r3, r2
 800d42e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d430:	683b      	ldr	r3, [r7, #0]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	68fa      	ldr	r2, [r7, #12]
 800d436:	4313      	orrs	r3, r2
 800d438:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800d43a:	693b      	ldr	r3, [r7, #16]
 800d43c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800d440:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d442:	683b      	ldr	r3, [r7, #0]
 800d444:	689b      	ldr	r3, [r3, #8]
 800d446:	041b      	lsls	r3, r3, #16
 800d448:	693a      	ldr	r2, [r7, #16]
 800d44a:	4313      	orrs	r3, r2
 800d44c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	4a18      	ldr	r2, [pc, #96]	@ (800d4b4 <TIM_OC5_SetConfig+0xb4>)
 800d452:	4293      	cmp	r3, r2
 800d454:	d00f      	beq.n	800d476 <TIM_OC5_SetConfig+0x76>
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	4a17      	ldr	r2, [pc, #92]	@ (800d4b8 <TIM_OC5_SetConfig+0xb8>)
 800d45a:	4293      	cmp	r3, r2
 800d45c:	d00b      	beq.n	800d476 <TIM_OC5_SetConfig+0x76>
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	4a16      	ldr	r2, [pc, #88]	@ (800d4bc <TIM_OC5_SetConfig+0xbc>)
 800d462:	4293      	cmp	r3, r2
 800d464:	d007      	beq.n	800d476 <TIM_OC5_SetConfig+0x76>
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	4a15      	ldr	r2, [pc, #84]	@ (800d4c0 <TIM_OC5_SetConfig+0xc0>)
 800d46a:	4293      	cmp	r3, r2
 800d46c:	d003      	beq.n	800d476 <TIM_OC5_SetConfig+0x76>
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	4a14      	ldr	r2, [pc, #80]	@ (800d4c4 <TIM_OC5_SetConfig+0xc4>)
 800d472:	4293      	cmp	r3, r2
 800d474:	d109      	bne.n	800d48a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d476:	697b      	ldr	r3, [r7, #20]
 800d478:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d47c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	695b      	ldr	r3, [r3, #20]
 800d482:	021b      	lsls	r3, r3, #8
 800d484:	697a      	ldr	r2, [r7, #20]
 800d486:	4313      	orrs	r3, r2
 800d488:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	697a      	ldr	r2, [r7, #20]
 800d48e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	68fa      	ldr	r2, [r7, #12]
 800d494:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d496:	683b      	ldr	r3, [r7, #0]
 800d498:	685a      	ldr	r2, [r3, #4]
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	693a      	ldr	r2, [r7, #16]
 800d4a2:	621a      	str	r2, [r3, #32]
}
 800d4a4:	bf00      	nop
 800d4a6:	371c      	adds	r7, #28
 800d4a8:	46bd      	mov	sp, r7
 800d4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ae:	4770      	bx	lr
 800d4b0:	fffeff8f 	.word	0xfffeff8f
 800d4b4:	40010000 	.word	0x40010000
 800d4b8:	40010400 	.word	0x40010400
 800d4bc:	40014000 	.word	0x40014000
 800d4c0:	40014400 	.word	0x40014400
 800d4c4:	40014800 	.word	0x40014800

0800d4c8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d4c8:	b480      	push	{r7}
 800d4ca:	b087      	sub	sp, #28
 800d4cc:	af00      	add	r7, sp, #0
 800d4ce:	6078      	str	r0, [r7, #4]
 800d4d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	6a1b      	ldr	r3, [r3, #32]
 800d4d6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	6a1b      	ldr	r3, [r3, #32]
 800d4dc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	685b      	ldr	r3, [r3, #4]
 800d4e8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d4ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d4f0:	68fa      	ldr	r2, [r7, #12]
 800d4f2:	4b22      	ldr	r3, [pc, #136]	@ (800d57c <TIM_OC6_SetConfig+0xb4>)
 800d4f4:	4013      	ands	r3, r2
 800d4f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d4f8:	683b      	ldr	r3, [r7, #0]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	021b      	lsls	r3, r3, #8
 800d4fe:	68fa      	ldr	r2, [r7, #12]
 800d500:	4313      	orrs	r3, r2
 800d502:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d504:	693b      	ldr	r3, [r7, #16]
 800d506:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800d50a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d50c:	683b      	ldr	r3, [r7, #0]
 800d50e:	689b      	ldr	r3, [r3, #8]
 800d510:	051b      	lsls	r3, r3, #20
 800d512:	693a      	ldr	r2, [r7, #16]
 800d514:	4313      	orrs	r3, r2
 800d516:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	4a19      	ldr	r2, [pc, #100]	@ (800d580 <TIM_OC6_SetConfig+0xb8>)
 800d51c:	4293      	cmp	r3, r2
 800d51e:	d00f      	beq.n	800d540 <TIM_OC6_SetConfig+0x78>
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	4a18      	ldr	r2, [pc, #96]	@ (800d584 <TIM_OC6_SetConfig+0xbc>)
 800d524:	4293      	cmp	r3, r2
 800d526:	d00b      	beq.n	800d540 <TIM_OC6_SetConfig+0x78>
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	4a17      	ldr	r2, [pc, #92]	@ (800d588 <TIM_OC6_SetConfig+0xc0>)
 800d52c:	4293      	cmp	r3, r2
 800d52e:	d007      	beq.n	800d540 <TIM_OC6_SetConfig+0x78>
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	4a16      	ldr	r2, [pc, #88]	@ (800d58c <TIM_OC6_SetConfig+0xc4>)
 800d534:	4293      	cmp	r3, r2
 800d536:	d003      	beq.n	800d540 <TIM_OC6_SetConfig+0x78>
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	4a15      	ldr	r2, [pc, #84]	@ (800d590 <TIM_OC6_SetConfig+0xc8>)
 800d53c:	4293      	cmp	r3, r2
 800d53e:	d109      	bne.n	800d554 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d540:	697b      	ldr	r3, [r7, #20]
 800d542:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d546:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d548:	683b      	ldr	r3, [r7, #0]
 800d54a:	695b      	ldr	r3, [r3, #20]
 800d54c:	029b      	lsls	r3, r3, #10
 800d54e:	697a      	ldr	r2, [r7, #20]
 800d550:	4313      	orrs	r3, r2
 800d552:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	697a      	ldr	r2, [r7, #20]
 800d558:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	68fa      	ldr	r2, [r7, #12]
 800d55e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d560:	683b      	ldr	r3, [r7, #0]
 800d562:	685a      	ldr	r2, [r3, #4]
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	693a      	ldr	r2, [r7, #16]
 800d56c:	621a      	str	r2, [r3, #32]
}
 800d56e:	bf00      	nop
 800d570:	371c      	adds	r7, #28
 800d572:	46bd      	mov	sp, r7
 800d574:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d578:	4770      	bx	lr
 800d57a:	bf00      	nop
 800d57c:	feff8fff 	.word	0xfeff8fff
 800d580:	40010000 	.word	0x40010000
 800d584:	40010400 	.word	0x40010400
 800d588:	40014000 	.word	0x40014000
 800d58c:	40014400 	.word	0x40014400
 800d590:	40014800 	.word	0x40014800

0800d594 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d594:	b480      	push	{r7}
 800d596:	b087      	sub	sp, #28
 800d598:	af00      	add	r7, sp, #0
 800d59a:	60f8      	str	r0, [r7, #12]
 800d59c:	60b9      	str	r1, [r7, #8]
 800d59e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	6a1b      	ldr	r3, [r3, #32]
 800d5a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	6a1b      	ldr	r3, [r3, #32]
 800d5aa:	f023 0201 	bic.w	r2, r3, #1
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d5b2:	68fb      	ldr	r3, [r7, #12]
 800d5b4:	699b      	ldr	r3, [r3, #24]
 800d5b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d5b8:	693b      	ldr	r3, [r7, #16]
 800d5ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d5be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	011b      	lsls	r3, r3, #4
 800d5c4:	693a      	ldr	r2, [r7, #16]
 800d5c6:	4313      	orrs	r3, r2
 800d5c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d5ca:	697b      	ldr	r3, [r7, #20]
 800d5cc:	f023 030a 	bic.w	r3, r3, #10
 800d5d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d5d2:	697a      	ldr	r2, [r7, #20]
 800d5d4:	68bb      	ldr	r3, [r7, #8]
 800d5d6:	4313      	orrs	r3, r2
 800d5d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	693a      	ldr	r2, [r7, #16]
 800d5de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	697a      	ldr	r2, [r7, #20]
 800d5e4:	621a      	str	r2, [r3, #32]
}
 800d5e6:	bf00      	nop
 800d5e8:	371c      	adds	r7, #28
 800d5ea:	46bd      	mov	sp, r7
 800d5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f0:	4770      	bx	lr

0800d5f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d5f2:	b480      	push	{r7}
 800d5f4:	b087      	sub	sp, #28
 800d5f6:	af00      	add	r7, sp, #0
 800d5f8:	60f8      	str	r0, [r7, #12]
 800d5fa:	60b9      	str	r1, [r7, #8]
 800d5fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d5fe:	68fb      	ldr	r3, [r7, #12]
 800d600:	6a1b      	ldr	r3, [r3, #32]
 800d602:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	6a1b      	ldr	r3, [r3, #32]
 800d608:	f023 0210 	bic.w	r2, r3, #16
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d610:	68fb      	ldr	r3, [r7, #12]
 800d612:	699b      	ldr	r3, [r3, #24]
 800d614:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d616:	693b      	ldr	r3, [r7, #16]
 800d618:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d61c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	031b      	lsls	r3, r3, #12
 800d622:	693a      	ldr	r2, [r7, #16]
 800d624:	4313      	orrs	r3, r2
 800d626:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d628:	697b      	ldr	r3, [r7, #20]
 800d62a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d62e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d630:	68bb      	ldr	r3, [r7, #8]
 800d632:	011b      	lsls	r3, r3, #4
 800d634:	697a      	ldr	r2, [r7, #20]
 800d636:	4313      	orrs	r3, r2
 800d638:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	693a      	ldr	r2, [r7, #16]
 800d63e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	697a      	ldr	r2, [r7, #20]
 800d644:	621a      	str	r2, [r3, #32]
}
 800d646:	bf00      	nop
 800d648:	371c      	adds	r7, #28
 800d64a:	46bd      	mov	sp, r7
 800d64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d650:	4770      	bx	lr
	...

0800d654 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d654:	b480      	push	{r7}
 800d656:	b085      	sub	sp, #20
 800d658:	af00      	add	r7, sp, #0
 800d65a:	6078      	str	r0, [r7, #4]
 800d65c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	689b      	ldr	r3, [r3, #8]
 800d662:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d664:	68fa      	ldr	r2, [r7, #12]
 800d666:	4b09      	ldr	r3, [pc, #36]	@ (800d68c <TIM_ITRx_SetConfig+0x38>)
 800d668:	4013      	ands	r3, r2
 800d66a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d66c:	683a      	ldr	r2, [r7, #0]
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	4313      	orrs	r3, r2
 800d672:	f043 0307 	orr.w	r3, r3, #7
 800d676:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	68fa      	ldr	r2, [r7, #12]
 800d67c:	609a      	str	r2, [r3, #8]
}
 800d67e:	bf00      	nop
 800d680:	3714      	adds	r7, #20
 800d682:	46bd      	mov	sp, r7
 800d684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d688:	4770      	bx	lr
 800d68a:	bf00      	nop
 800d68c:	ffcfff8f 	.word	0xffcfff8f

0800d690 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d690:	b480      	push	{r7}
 800d692:	b087      	sub	sp, #28
 800d694:	af00      	add	r7, sp, #0
 800d696:	60f8      	str	r0, [r7, #12]
 800d698:	60b9      	str	r1, [r7, #8]
 800d69a:	607a      	str	r2, [r7, #4]
 800d69c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	689b      	ldr	r3, [r3, #8]
 800d6a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d6a4:	697b      	ldr	r3, [r7, #20]
 800d6a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d6aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d6ac:	683b      	ldr	r3, [r7, #0]
 800d6ae:	021a      	lsls	r2, r3, #8
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	431a      	orrs	r2, r3
 800d6b4:	68bb      	ldr	r3, [r7, #8]
 800d6b6:	4313      	orrs	r3, r2
 800d6b8:	697a      	ldr	r2, [r7, #20]
 800d6ba:	4313      	orrs	r3, r2
 800d6bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	697a      	ldr	r2, [r7, #20]
 800d6c2:	609a      	str	r2, [r3, #8]
}
 800d6c4:	bf00      	nop
 800d6c6:	371c      	adds	r7, #28
 800d6c8:	46bd      	mov	sp, r7
 800d6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ce:	4770      	bx	lr

0800d6d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d6d0:	b480      	push	{r7}
 800d6d2:	b085      	sub	sp, #20
 800d6d4:	af00      	add	r7, sp, #0
 800d6d6:	6078      	str	r0, [r7, #4]
 800d6d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d6e0:	2b01      	cmp	r3, #1
 800d6e2:	d101      	bne.n	800d6e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d6e4:	2302      	movs	r3, #2
 800d6e6:	e06d      	b.n	800d7c4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	2201      	movs	r2, #1
 800d6ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	2202      	movs	r2, #2
 800d6f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	685b      	ldr	r3, [r3, #4]
 800d6fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	689b      	ldr	r3, [r3, #8]
 800d706:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	4a30      	ldr	r2, [pc, #192]	@ (800d7d0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d70e:	4293      	cmp	r3, r2
 800d710:	d004      	beq.n	800d71c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	4a2f      	ldr	r2, [pc, #188]	@ (800d7d4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d718:	4293      	cmp	r3, r2
 800d71a:	d108      	bne.n	800d72e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800d722:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d724:	683b      	ldr	r3, [r7, #0]
 800d726:	685b      	ldr	r3, [r3, #4]
 800d728:	68fa      	ldr	r2, [r7, #12]
 800d72a:	4313      	orrs	r3, r2
 800d72c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d734:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d736:	683b      	ldr	r3, [r7, #0]
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	68fa      	ldr	r2, [r7, #12]
 800d73c:	4313      	orrs	r3, r2
 800d73e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	68fa      	ldr	r2, [r7, #12]
 800d746:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	4a20      	ldr	r2, [pc, #128]	@ (800d7d0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d74e:	4293      	cmp	r3, r2
 800d750:	d022      	beq.n	800d798 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d75a:	d01d      	beq.n	800d798 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	4a1d      	ldr	r2, [pc, #116]	@ (800d7d8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800d762:	4293      	cmp	r3, r2
 800d764:	d018      	beq.n	800d798 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	4a1c      	ldr	r2, [pc, #112]	@ (800d7dc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800d76c:	4293      	cmp	r3, r2
 800d76e:	d013      	beq.n	800d798 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	4a1a      	ldr	r2, [pc, #104]	@ (800d7e0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d776:	4293      	cmp	r3, r2
 800d778:	d00e      	beq.n	800d798 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	4a15      	ldr	r2, [pc, #84]	@ (800d7d4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d780:	4293      	cmp	r3, r2
 800d782:	d009      	beq.n	800d798 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	4a16      	ldr	r2, [pc, #88]	@ (800d7e4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d78a:	4293      	cmp	r3, r2
 800d78c:	d004      	beq.n	800d798 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	4a15      	ldr	r2, [pc, #84]	@ (800d7e8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d794:	4293      	cmp	r3, r2
 800d796:	d10c      	bne.n	800d7b2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d798:	68bb      	ldr	r3, [r7, #8]
 800d79a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d79e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d7a0:	683b      	ldr	r3, [r7, #0]
 800d7a2:	689b      	ldr	r3, [r3, #8]
 800d7a4:	68ba      	ldr	r2, [r7, #8]
 800d7a6:	4313      	orrs	r3, r2
 800d7a8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	68ba      	ldr	r2, [r7, #8]
 800d7b0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	2201      	movs	r2, #1
 800d7b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	2200      	movs	r2, #0
 800d7be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d7c2:	2300      	movs	r3, #0
}
 800d7c4:	4618      	mov	r0, r3
 800d7c6:	3714      	adds	r7, #20
 800d7c8:	46bd      	mov	sp, r7
 800d7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ce:	4770      	bx	lr
 800d7d0:	40010000 	.word	0x40010000
 800d7d4:	40010400 	.word	0x40010400
 800d7d8:	40000400 	.word	0x40000400
 800d7dc:	40000800 	.word	0x40000800
 800d7e0:	40000c00 	.word	0x40000c00
 800d7e4:	40001800 	.word	0x40001800
 800d7e8:	40014000 	.word	0x40014000

0800d7ec <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d7ec:	b480      	push	{r7}
 800d7ee:	b085      	sub	sp, #20
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	6078      	str	r0, [r7, #4]
 800d7f4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d7f6:	2300      	movs	r3, #0
 800d7f8:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d800:	2b01      	cmp	r3, #1
 800d802:	d101      	bne.n	800d808 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d804:	2302      	movs	r3, #2
 800d806:	e065      	b.n	800d8d4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	2201      	movs	r2, #1
 800d80c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800d816:	683b      	ldr	r3, [r7, #0]
 800d818:	68db      	ldr	r3, [r3, #12]
 800d81a:	4313      	orrs	r3, r2
 800d81c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d824:	683b      	ldr	r3, [r7, #0]
 800d826:	689b      	ldr	r3, [r3, #8]
 800d828:	4313      	orrs	r3, r2
 800d82a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800d832:	683b      	ldr	r3, [r7, #0]
 800d834:	685b      	ldr	r3, [r3, #4]
 800d836:	4313      	orrs	r3, r2
 800d838:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800d840:	683b      	ldr	r3, [r7, #0]
 800d842:	681b      	ldr	r3, [r3, #0]
 800d844:	4313      	orrs	r3, r2
 800d846:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d84e:	683b      	ldr	r3, [r7, #0]
 800d850:	691b      	ldr	r3, [r3, #16]
 800d852:	4313      	orrs	r3, r2
 800d854:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800d85c:	683b      	ldr	r3, [r7, #0]
 800d85e:	695b      	ldr	r3, [r3, #20]
 800d860:	4313      	orrs	r3, r2
 800d862:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800d86a:	683b      	ldr	r3, [r7, #0]
 800d86c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d86e:	4313      	orrs	r3, r2
 800d870:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800d878:	683b      	ldr	r3, [r7, #0]
 800d87a:	699b      	ldr	r3, [r3, #24]
 800d87c:	041b      	lsls	r3, r3, #16
 800d87e:	4313      	orrs	r3, r2
 800d880:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	4a16      	ldr	r2, [pc, #88]	@ (800d8e0 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800d888:	4293      	cmp	r3, r2
 800d88a:	d004      	beq.n	800d896 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	4a14      	ldr	r2, [pc, #80]	@ (800d8e4 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800d892:	4293      	cmp	r3, r2
 800d894:	d115      	bne.n	800d8c2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d896:	68fb      	ldr	r3, [r7, #12]
 800d898:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800d89c:	683b      	ldr	r3, [r7, #0]
 800d89e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d8a0:	051b      	lsls	r3, r3, #20
 800d8a2:	4313      	orrs	r3, r2
 800d8a4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800d8ac:	683b      	ldr	r3, [r7, #0]
 800d8ae:	69db      	ldr	r3, [r3, #28]
 800d8b0:	4313      	orrs	r3, r2
 800d8b2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800d8ba:	683b      	ldr	r3, [r7, #0]
 800d8bc:	6a1b      	ldr	r3, [r3, #32]
 800d8be:	4313      	orrs	r3, r2
 800d8c0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	68fa      	ldr	r2, [r7, #12]
 800d8c8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	2200      	movs	r2, #0
 800d8ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d8d2:	2300      	movs	r3, #0
}
 800d8d4:	4618      	mov	r0, r3
 800d8d6:	3714      	adds	r7, #20
 800d8d8:	46bd      	mov	sp, r7
 800d8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8de:	4770      	bx	lr
 800d8e0:	40010000 	.word	0x40010000
 800d8e4:	40010400 	.word	0x40010400

0800d8e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d8e8:	b480      	push	{r7}
 800d8ea:	b083      	sub	sp, #12
 800d8ec:	af00      	add	r7, sp, #0
 800d8ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d8f0:	bf00      	nop
 800d8f2:	370c      	adds	r7, #12
 800d8f4:	46bd      	mov	sp, r7
 800d8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8fa:	4770      	bx	lr

0800d8fc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d8fc:	b480      	push	{r7}
 800d8fe:	b083      	sub	sp, #12
 800d900:	af00      	add	r7, sp, #0
 800d902:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d904:	bf00      	nop
 800d906:	370c      	adds	r7, #12
 800d908:	46bd      	mov	sp, r7
 800d90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d90e:	4770      	bx	lr

0800d910 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d910:	b480      	push	{r7}
 800d912:	b083      	sub	sp, #12
 800d914:	af00      	add	r7, sp, #0
 800d916:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d918:	bf00      	nop
 800d91a:	370c      	adds	r7, #12
 800d91c:	46bd      	mov	sp, r7
 800d91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d922:	4770      	bx	lr

0800d924 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d924:	b580      	push	{r7, lr}
 800d926:	b082      	sub	sp, #8
 800d928:	af00      	add	r7, sp, #0
 800d92a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d101      	bne.n	800d936 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d932:	2301      	movs	r3, #1
 800d934:	e042      	b.n	800d9bc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d106      	bne.n	800d94e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	2200      	movs	r2, #0
 800d944:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d948:	6878      	ldr	r0, [r7, #4]
 800d94a:	f7f7 f91b 	bl	8004b84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	2224      	movs	r2, #36	@ 0x24
 800d952:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	681a      	ldr	r2, [r3, #0]
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	f022 0201 	bic.w	r2, r2, #1
 800d964:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	d002      	beq.n	800d974 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800d96e:	6878      	ldr	r0, [r7, #4]
 800d970:	f001 fa0e 	bl	800ed90 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d974:	6878      	ldr	r0, [r7, #4]
 800d976:	f000 fca3 	bl	800e2c0 <UART_SetConfig>
 800d97a:	4603      	mov	r3, r0
 800d97c:	2b01      	cmp	r3, #1
 800d97e:	d101      	bne.n	800d984 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800d980:	2301      	movs	r3, #1
 800d982:	e01b      	b.n	800d9bc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	685a      	ldr	r2, [r3, #4]
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d992:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	689a      	ldr	r2, [r3, #8]
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d9a2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	681a      	ldr	r2, [r3, #0]
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	f042 0201 	orr.w	r2, r2, #1
 800d9b2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d9b4:	6878      	ldr	r0, [r7, #4]
 800d9b6:	f001 fa8d 	bl	800eed4 <UART_CheckIdleState>
 800d9ba:	4603      	mov	r3, r0
}
 800d9bc:	4618      	mov	r0, r3
 800d9be:	3708      	adds	r7, #8
 800d9c0:	46bd      	mov	sp, r7
 800d9c2:	bd80      	pop	{r7, pc}

0800d9c4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800d9c4:	b580      	push	{r7, lr}
 800d9c6:	b08a      	sub	sp, #40	@ 0x28
 800d9c8:	af00      	add	r7, sp, #0
 800d9ca:	60f8      	str	r0, [r7, #12]
 800d9cc:	60b9      	str	r1, [r7, #8]
 800d9ce:	4613      	mov	r3, r2
 800d9d0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d9d8:	2b20      	cmp	r3, #32
 800d9da:	d167      	bne.n	800daac <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800d9dc:	68bb      	ldr	r3, [r7, #8]
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d002      	beq.n	800d9e8 <HAL_UART_Transmit_DMA+0x24>
 800d9e2:	88fb      	ldrh	r3, [r7, #6]
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	d101      	bne.n	800d9ec <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800d9e8:	2301      	movs	r3, #1
 800d9ea:	e060      	b.n	800daae <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800d9ec:	68fb      	ldr	r3, [r7, #12]
 800d9ee:	68ba      	ldr	r2, [r7, #8]
 800d9f0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	88fa      	ldrh	r2, [r7, #6]
 800d9f6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800d9fa:	68fb      	ldr	r3, [r7, #12]
 800d9fc:	88fa      	ldrh	r2, [r7, #6]
 800d9fe:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	2200      	movs	r2, #0
 800da06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	2221      	movs	r2, #33	@ 0x21
 800da0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800da16:	2b00      	cmp	r3, #0
 800da18:	d028      	beq.n	800da6c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800da1e:	4a26      	ldr	r2, [pc, #152]	@ (800dab8 <HAL_UART_Transmit_DMA+0xf4>)
 800da20:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800da26:	4a25      	ldr	r2, [pc, #148]	@ (800dabc <HAL_UART_Transmit_DMA+0xf8>)
 800da28:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800da2e:	4a24      	ldr	r2, [pc, #144]	@ (800dac0 <HAL_UART_Transmit_DMA+0xfc>)
 800da30:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800da32:	68fb      	ldr	r3, [r7, #12]
 800da34:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800da36:	2200      	movs	r2, #0
 800da38:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800da42:	4619      	mov	r1, r3
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	3328      	adds	r3, #40	@ 0x28
 800da4a:	461a      	mov	r2, r3
 800da4c:	88fb      	ldrh	r3, [r7, #6]
 800da4e:	f7f8 fb93 	bl	8006178 <HAL_DMA_Start_IT>
 800da52:	4603      	mov	r3, r0
 800da54:	2b00      	cmp	r3, #0
 800da56:	d009      	beq.n	800da6c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	2210      	movs	r2, #16
 800da5c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	2220      	movs	r2, #32
 800da64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800da68:	2301      	movs	r3, #1
 800da6a:	e020      	b.n	800daae <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800da6c:	68fb      	ldr	r3, [r7, #12]
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	2240      	movs	r2, #64	@ 0x40
 800da72:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	3308      	adds	r3, #8
 800da7a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da7c:	697b      	ldr	r3, [r7, #20]
 800da7e:	e853 3f00 	ldrex	r3, [r3]
 800da82:	613b      	str	r3, [r7, #16]
   return(result);
 800da84:	693b      	ldr	r3, [r7, #16]
 800da86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800da8a:	627b      	str	r3, [r7, #36]	@ 0x24
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	3308      	adds	r3, #8
 800da92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800da94:	623a      	str	r2, [r7, #32]
 800da96:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da98:	69f9      	ldr	r1, [r7, #28]
 800da9a:	6a3a      	ldr	r2, [r7, #32]
 800da9c:	e841 2300 	strex	r3, r2, [r1]
 800daa0:	61bb      	str	r3, [r7, #24]
   return(result);
 800daa2:	69bb      	ldr	r3, [r7, #24]
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d1e5      	bne.n	800da74 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800daa8:	2300      	movs	r3, #0
 800daaa:	e000      	b.n	800daae <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800daac:	2302      	movs	r3, #2
  }
}
 800daae:	4618      	mov	r0, r3
 800dab0:	3728      	adds	r7, #40	@ 0x28
 800dab2:	46bd      	mov	sp, r7
 800dab4:	bd80      	pop	{r7, pc}
 800dab6:	bf00      	nop
 800dab8:	0800f3a1 	.word	0x0800f3a1
 800dabc:	0800f437 	.word	0x0800f437
 800dac0:	0800f5b9 	.word	0x0800f5b9

0800dac4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800dac4:	b580      	push	{r7, lr}
 800dac6:	b0ba      	sub	sp, #232	@ 0xe8
 800dac8:	af00      	add	r7, sp, #0
 800daca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	69db      	ldr	r3, [r3, #28]
 800dad2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	681b      	ldr	r3, [r3, #0]
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	681b      	ldr	r3, [r3, #0]
 800dae4:	689b      	ldr	r3, [r3, #8]
 800dae6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800daea:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800daee:	f640 030f 	movw	r3, #2063	@ 0x80f
 800daf2:	4013      	ands	r3, r2
 800daf4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800daf8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d11b      	bne.n	800db38 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800db00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800db04:	f003 0320 	and.w	r3, r3, #32
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d015      	beq.n	800db38 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800db0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800db10:	f003 0320 	and.w	r3, r3, #32
 800db14:	2b00      	cmp	r3, #0
 800db16:	d105      	bne.n	800db24 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800db18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800db1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800db20:	2b00      	cmp	r3, #0
 800db22:	d009      	beq.n	800db38 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800db28:	2b00      	cmp	r3, #0
 800db2a:	f000 8393 	beq.w	800e254 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800db32:	6878      	ldr	r0, [r7, #4]
 800db34:	4798      	blx	r3
      }
      return;
 800db36:	e38d      	b.n	800e254 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800db38:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	f000 8123 	beq.w	800dd88 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800db42:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800db46:	4b8d      	ldr	r3, [pc, #564]	@ (800dd7c <HAL_UART_IRQHandler+0x2b8>)
 800db48:	4013      	ands	r3, r2
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d106      	bne.n	800db5c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800db4e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800db52:	4b8b      	ldr	r3, [pc, #556]	@ (800dd80 <HAL_UART_IRQHandler+0x2bc>)
 800db54:	4013      	ands	r3, r2
 800db56:	2b00      	cmp	r3, #0
 800db58:	f000 8116 	beq.w	800dd88 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800db5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800db60:	f003 0301 	and.w	r3, r3, #1
 800db64:	2b00      	cmp	r3, #0
 800db66:	d011      	beq.n	800db8c <HAL_UART_IRQHandler+0xc8>
 800db68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800db6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800db70:	2b00      	cmp	r3, #0
 800db72:	d00b      	beq.n	800db8c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	2201      	movs	r2, #1
 800db7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db82:	f043 0201 	orr.w	r2, r3, #1
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800db8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800db90:	f003 0302 	and.w	r3, r3, #2
 800db94:	2b00      	cmp	r3, #0
 800db96:	d011      	beq.n	800dbbc <HAL_UART_IRQHandler+0xf8>
 800db98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800db9c:	f003 0301 	and.w	r3, r3, #1
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d00b      	beq.n	800dbbc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	2202      	movs	r2, #2
 800dbaa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dbb2:	f043 0204 	orr.w	r2, r3, #4
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dbbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dbc0:	f003 0304 	and.w	r3, r3, #4
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d011      	beq.n	800dbec <HAL_UART_IRQHandler+0x128>
 800dbc8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dbcc:	f003 0301 	and.w	r3, r3, #1
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d00b      	beq.n	800dbec <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	2204      	movs	r2, #4
 800dbda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dbe2:	f043 0202 	orr.w	r2, r3, #2
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800dbec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dbf0:	f003 0308 	and.w	r3, r3, #8
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d017      	beq.n	800dc28 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800dbf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dbfc:	f003 0320 	and.w	r3, r3, #32
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d105      	bne.n	800dc10 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800dc04:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800dc08:	4b5c      	ldr	r3, [pc, #368]	@ (800dd7c <HAL_UART_IRQHandler+0x2b8>)
 800dc0a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d00b      	beq.n	800dc28 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	2208      	movs	r2, #8
 800dc16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc1e:	f043 0208 	orr.w	r2, r3, #8
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800dc28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dc2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d012      	beq.n	800dc5a <HAL_UART_IRQHandler+0x196>
 800dc34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dc38:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d00c      	beq.n	800dc5a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800dc48:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc50:	f043 0220 	orr.w	r2, r3, #32
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	f000 82f9 	beq.w	800e258 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800dc66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dc6a:	f003 0320 	and.w	r3, r3, #32
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d013      	beq.n	800dc9a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800dc72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dc76:	f003 0320 	and.w	r3, r3, #32
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d105      	bne.n	800dc8a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800dc7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dc82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d007      	beq.n	800dc9a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d003      	beq.n	800dc9a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dc96:	6878      	ldr	r0, [r7, #4]
 800dc98:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dca0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	689b      	ldr	r3, [r3, #8]
 800dcaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dcae:	2b40      	cmp	r3, #64	@ 0x40
 800dcb0:	d005      	beq.n	800dcbe <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800dcb2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800dcb6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d054      	beq.n	800dd68 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800dcbe:	6878      	ldr	r0, [r7, #4]
 800dcc0:	f001 fb08 	bl	800f2d4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	689b      	ldr	r3, [r3, #8]
 800dcca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dcce:	2b40      	cmp	r3, #64	@ 0x40
 800dcd0:	d146      	bne.n	800dd60 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	3308      	adds	r3, #8
 800dcd8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcdc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800dce0:	e853 3f00 	ldrex	r3, [r3]
 800dce4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800dce8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dcec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dcf0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	3308      	adds	r3, #8
 800dcfa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800dcfe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800dd02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd06:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800dd0a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800dd0e:	e841 2300 	strex	r3, r2, [r1]
 800dd12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800dd16:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d1d9      	bne.n	800dcd2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d017      	beq.n	800dd58 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dd2e:	4a15      	ldr	r2, [pc, #84]	@ (800dd84 <HAL_UART_IRQHandler+0x2c0>)
 800dd30:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dd38:	4618      	mov	r0, r3
 800dd3a:	f7f8 ffa5 	bl	8006c88 <HAL_DMA_Abort_IT>
 800dd3e:	4603      	mov	r3, r0
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	d019      	beq.n	800dd78 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dd4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dd4c:	687a      	ldr	r2, [r7, #4]
 800dd4e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800dd52:	4610      	mov	r0, r2
 800dd54:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd56:	e00f      	b.n	800dd78 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800dd58:	6878      	ldr	r0, [r7, #4]
 800dd5a:	f000 faa7 	bl	800e2ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd5e:	e00b      	b.n	800dd78 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800dd60:	6878      	ldr	r0, [r7, #4]
 800dd62:	f000 faa3 	bl	800e2ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd66:	e007      	b.n	800dd78 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800dd68:	6878      	ldr	r0, [r7, #4]
 800dd6a:	f000 fa9f 	bl	800e2ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	2200      	movs	r2, #0
 800dd72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800dd76:	e26f      	b.n	800e258 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd78:	bf00      	nop
    return;
 800dd7a:	e26d      	b.n	800e258 <HAL_UART_IRQHandler+0x794>
 800dd7c:	10000001 	.word	0x10000001
 800dd80:	04000120 	.word	0x04000120
 800dd84:	0800f639 	.word	0x0800f639

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dd8c:	2b01      	cmp	r3, #1
 800dd8e:	f040 8203 	bne.w	800e198 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800dd92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dd96:	f003 0310 	and.w	r3, r3, #16
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	f000 81fc 	beq.w	800e198 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800dda0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dda4:	f003 0310 	and.w	r3, r3, #16
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	f000 81f5 	beq.w	800e198 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	681b      	ldr	r3, [r3, #0]
 800ddb2:	2210      	movs	r2, #16
 800ddb4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	681b      	ldr	r3, [r3, #0]
 800ddba:	689b      	ldr	r3, [r3, #8]
 800ddbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ddc0:	2b40      	cmp	r3, #64	@ 0x40
 800ddc2:	f040 816d 	bne.w	800e0a0 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ddcc:	681b      	ldr	r3, [r3, #0]
 800ddce:	4aa4      	ldr	r2, [pc, #656]	@ (800e060 <HAL_UART_IRQHandler+0x59c>)
 800ddd0:	4293      	cmp	r3, r2
 800ddd2:	d068      	beq.n	800dea6 <HAL_UART_IRQHandler+0x3e2>
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	4aa1      	ldr	r2, [pc, #644]	@ (800e064 <HAL_UART_IRQHandler+0x5a0>)
 800ddde:	4293      	cmp	r3, r2
 800dde0:	d061      	beq.n	800dea6 <HAL_UART_IRQHandler+0x3e2>
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dde8:	681b      	ldr	r3, [r3, #0]
 800ddea:	4a9f      	ldr	r2, [pc, #636]	@ (800e068 <HAL_UART_IRQHandler+0x5a4>)
 800ddec:	4293      	cmp	r3, r2
 800ddee:	d05a      	beq.n	800dea6 <HAL_UART_IRQHandler+0x3e2>
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ddf6:	681b      	ldr	r3, [r3, #0]
 800ddf8:	4a9c      	ldr	r2, [pc, #624]	@ (800e06c <HAL_UART_IRQHandler+0x5a8>)
 800ddfa:	4293      	cmp	r3, r2
 800ddfc:	d053      	beq.n	800dea6 <HAL_UART_IRQHandler+0x3e2>
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	4a9a      	ldr	r2, [pc, #616]	@ (800e070 <HAL_UART_IRQHandler+0x5ac>)
 800de08:	4293      	cmp	r3, r2
 800de0a:	d04c      	beq.n	800dea6 <HAL_UART_IRQHandler+0x3e2>
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	4a97      	ldr	r2, [pc, #604]	@ (800e074 <HAL_UART_IRQHandler+0x5b0>)
 800de16:	4293      	cmp	r3, r2
 800de18:	d045      	beq.n	800dea6 <HAL_UART_IRQHandler+0x3e2>
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	4a95      	ldr	r2, [pc, #596]	@ (800e078 <HAL_UART_IRQHandler+0x5b4>)
 800de24:	4293      	cmp	r3, r2
 800de26:	d03e      	beq.n	800dea6 <HAL_UART_IRQHandler+0x3e2>
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de2e:	681b      	ldr	r3, [r3, #0]
 800de30:	4a92      	ldr	r2, [pc, #584]	@ (800e07c <HAL_UART_IRQHandler+0x5b8>)
 800de32:	4293      	cmp	r3, r2
 800de34:	d037      	beq.n	800dea6 <HAL_UART_IRQHandler+0x3e2>
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de3c:	681b      	ldr	r3, [r3, #0]
 800de3e:	4a90      	ldr	r2, [pc, #576]	@ (800e080 <HAL_UART_IRQHandler+0x5bc>)
 800de40:	4293      	cmp	r3, r2
 800de42:	d030      	beq.n	800dea6 <HAL_UART_IRQHandler+0x3e2>
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	4a8d      	ldr	r2, [pc, #564]	@ (800e084 <HAL_UART_IRQHandler+0x5c0>)
 800de4e:	4293      	cmp	r3, r2
 800de50:	d029      	beq.n	800dea6 <HAL_UART_IRQHandler+0x3e2>
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de58:	681b      	ldr	r3, [r3, #0]
 800de5a:	4a8b      	ldr	r2, [pc, #556]	@ (800e088 <HAL_UART_IRQHandler+0x5c4>)
 800de5c:	4293      	cmp	r3, r2
 800de5e:	d022      	beq.n	800dea6 <HAL_UART_IRQHandler+0x3e2>
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	4a88      	ldr	r2, [pc, #544]	@ (800e08c <HAL_UART_IRQHandler+0x5c8>)
 800de6a:	4293      	cmp	r3, r2
 800de6c:	d01b      	beq.n	800dea6 <HAL_UART_IRQHandler+0x3e2>
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	4a86      	ldr	r2, [pc, #536]	@ (800e090 <HAL_UART_IRQHandler+0x5cc>)
 800de78:	4293      	cmp	r3, r2
 800de7a:	d014      	beq.n	800dea6 <HAL_UART_IRQHandler+0x3e2>
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	4a83      	ldr	r2, [pc, #524]	@ (800e094 <HAL_UART_IRQHandler+0x5d0>)
 800de86:	4293      	cmp	r3, r2
 800de88:	d00d      	beq.n	800dea6 <HAL_UART_IRQHandler+0x3e2>
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	4a81      	ldr	r2, [pc, #516]	@ (800e098 <HAL_UART_IRQHandler+0x5d4>)
 800de94:	4293      	cmp	r3, r2
 800de96:	d006      	beq.n	800dea6 <HAL_UART_IRQHandler+0x3e2>
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	4a7e      	ldr	r2, [pc, #504]	@ (800e09c <HAL_UART_IRQHandler+0x5d8>)
 800dea2:	4293      	cmp	r3, r2
 800dea4:	d106      	bne.n	800deb4 <HAL_UART_IRQHandler+0x3f0>
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	685b      	ldr	r3, [r3, #4]
 800deb0:	b29b      	uxth	r3, r3
 800deb2:	e005      	b.n	800dec0 <HAL_UART_IRQHandler+0x3fc>
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	685b      	ldr	r3, [r3, #4]
 800debe:	b29b      	uxth	r3, r3
 800dec0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800dec4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800dec8:	2b00      	cmp	r3, #0
 800deca:	f000 80ad 	beq.w	800e028 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ded4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ded8:	429a      	cmp	r2, r3
 800deda:	f080 80a5 	bcs.w	800e028 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800dee4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800deee:	69db      	ldr	r3, [r3, #28]
 800def0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800def4:	f000 8087 	beq.w	800e006 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	681b      	ldr	r3, [r3, #0]
 800defc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df00:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800df04:	e853 3f00 	ldrex	r3, [r3]
 800df08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800df0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800df10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800df14:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	461a      	mov	r2, r3
 800df1e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800df22:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800df26:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df2a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800df2e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800df32:	e841 2300 	strex	r3, r2, [r1]
 800df36:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800df3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d1da      	bne.n	800def8 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	681b      	ldr	r3, [r3, #0]
 800df46:	3308      	adds	r3, #8
 800df48:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800df4c:	e853 3f00 	ldrex	r3, [r3]
 800df50:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800df52:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800df54:	f023 0301 	bic.w	r3, r3, #1
 800df58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	3308      	adds	r3, #8
 800df62:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800df66:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800df6a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df6c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800df6e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800df72:	e841 2300 	strex	r3, r2, [r1]
 800df76:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800df78:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	d1e1      	bne.n	800df42 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	3308      	adds	r3, #8
 800df84:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800df88:	e853 3f00 	ldrex	r3, [r3]
 800df8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800df8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800df90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800df94:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	681b      	ldr	r3, [r3, #0]
 800df9c:	3308      	adds	r3, #8
 800df9e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800dfa2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800dfa4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfa6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800dfa8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800dfaa:	e841 2300 	strex	r3, r2, [r1]
 800dfae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800dfb0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d1e3      	bne.n	800df7e <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	2220      	movs	r2, #32
 800dfba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	2200      	movs	r2, #0
 800dfc2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dfcc:	e853 3f00 	ldrex	r3, [r3]
 800dfd0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800dfd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dfd4:	f023 0310 	bic.w	r3, r3, #16
 800dfd8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	461a      	mov	r2, r3
 800dfe2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dfe6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dfe8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800dfec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800dfee:	e841 2300 	strex	r3, r2, [r1]
 800dff2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800dff4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	d1e4      	bne.n	800dfc4 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e000:	4618      	mov	r0, r3
 800e002:	f7f8 fb23 	bl	800664c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	2202      	movs	r2, #2
 800e00a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e018:	b29b      	uxth	r3, r3
 800e01a:	1ad3      	subs	r3, r2, r3
 800e01c:	b29b      	uxth	r3, r3
 800e01e:	4619      	mov	r1, r3
 800e020:	6878      	ldr	r0, [r7, #4]
 800e022:	f7f6 fb41 	bl	80046a8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800e026:	e119      	b.n	800e25c <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e02e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e032:	429a      	cmp	r2, r3
 800e034:	f040 8112 	bne.w	800e25c <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e03e:	69db      	ldr	r3, [r3, #28]
 800e040:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e044:	f040 810a 	bne.w	800e25c <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	2202      	movs	r2, #2
 800e04c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e054:	4619      	mov	r1, r3
 800e056:	6878      	ldr	r0, [r7, #4]
 800e058:	f7f6 fb26 	bl	80046a8 <HAL_UARTEx_RxEventCallback>
      return;
 800e05c:	e0fe      	b.n	800e25c <HAL_UART_IRQHandler+0x798>
 800e05e:	bf00      	nop
 800e060:	40020010 	.word	0x40020010
 800e064:	40020028 	.word	0x40020028
 800e068:	40020040 	.word	0x40020040
 800e06c:	40020058 	.word	0x40020058
 800e070:	40020070 	.word	0x40020070
 800e074:	40020088 	.word	0x40020088
 800e078:	400200a0 	.word	0x400200a0
 800e07c:	400200b8 	.word	0x400200b8
 800e080:	40020410 	.word	0x40020410
 800e084:	40020428 	.word	0x40020428
 800e088:	40020440 	.word	0x40020440
 800e08c:	40020458 	.word	0x40020458
 800e090:	40020470 	.word	0x40020470
 800e094:	40020488 	.word	0x40020488
 800e098:	400204a0 	.word	0x400204a0
 800e09c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e0ac:	b29b      	uxth	r3, r3
 800e0ae:	1ad3      	subs	r3, r2, r3
 800e0b0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e0ba:	b29b      	uxth	r3, r3
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	f000 80cf 	beq.w	800e260 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800e0c2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	f000 80ca 	beq.w	800e260 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0d4:	e853 3f00 	ldrex	r3, [r3]
 800e0d8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e0da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e0dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e0e0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	461a      	mov	r2, r3
 800e0ea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e0ee:	647b      	str	r3, [r7, #68]	@ 0x44
 800e0f0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0f2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e0f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e0f6:	e841 2300 	strex	r3, r2, [r1]
 800e0fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e0fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d1e4      	bne.n	800e0cc <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	3308      	adds	r3, #8
 800e108:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e10a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e10c:	e853 3f00 	ldrex	r3, [r3]
 800e110:	623b      	str	r3, [r7, #32]
   return(result);
 800e112:	6a3a      	ldr	r2, [r7, #32]
 800e114:	4b55      	ldr	r3, [pc, #340]	@ (800e26c <HAL_UART_IRQHandler+0x7a8>)
 800e116:	4013      	ands	r3, r2
 800e118:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	3308      	adds	r3, #8
 800e122:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800e126:	633a      	str	r2, [r7, #48]	@ 0x30
 800e128:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e12a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e12c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e12e:	e841 2300 	strex	r3, r2, [r1]
 800e132:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e134:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e136:	2b00      	cmp	r3, #0
 800e138:	d1e3      	bne.n	800e102 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	2220      	movs	r2, #32
 800e13e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	2200      	movs	r2, #0
 800e146:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	2200      	movs	r2, #0
 800e14c:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e154:	693b      	ldr	r3, [r7, #16]
 800e156:	e853 3f00 	ldrex	r3, [r3]
 800e15a:	60fb      	str	r3, [r7, #12]
   return(result);
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	f023 0310 	bic.w	r3, r3, #16
 800e162:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	461a      	mov	r2, r3
 800e16c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800e170:	61fb      	str	r3, [r7, #28]
 800e172:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e174:	69b9      	ldr	r1, [r7, #24]
 800e176:	69fa      	ldr	r2, [r7, #28]
 800e178:	e841 2300 	strex	r3, r2, [r1]
 800e17c:	617b      	str	r3, [r7, #20]
   return(result);
 800e17e:	697b      	ldr	r3, [r7, #20]
 800e180:	2b00      	cmp	r3, #0
 800e182:	d1e4      	bne.n	800e14e <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	2202      	movs	r2, #2
 800e188:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e18a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e18e:	4619      	mov	r1, r3
 800e190:	6878      	ldr	r0, [r7, #4]
 800e192:	f7f6 fa89 	bl	80046a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e196:	e063      	b.n	800e260 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e198:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e19c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d00e      	beq.n	800e1c2 <HAL_UART_IRQHandler+0x6fe>
 800e1a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e1a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d008      	beq.n	800e1c2 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800e1b8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e1ba:	6878      	ldr	r0, [r7, #4]
 800e1bc:	f001 fa79 	bl	800f6b2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e1c0:	e051      	b.n	800e266 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e1c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e1c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d014      	beq.n	800e1f8 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e1ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e1d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d105      	bne.n	800e1e6 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e1da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e1de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d008      	beq.n	800e1f8 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d03a      	beq.n	800e264 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e1f2:	6878      	ldr	r0, [r7, #4]
 800e1f4:	4798      	blx	r3
    }
    return;
 800e1f6:	e035      	b.n	800e264 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e1f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e1fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e200:	2b00      	cmp	r3, #0
 800e202:	d009      	beq.n	800e218 <HAL_UART_IRQHandler+0x754>
 800e204:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e208:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d003      	beq.n	800e218 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800e210:	6878      	ldr	r0, [r7, #4]
 800e212:	f001 fa23 	bl	800f65c <UART_EndTransmit_IT>
    return;
 800e216:	e026      	b.n	800e266 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e218:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e21c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e220:	2b00      	cmp	r3, #0
 800e222:	d009      	beq.n	800e238 <HAL_UART_IRQHandler+0x774>
 800e224:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e228:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d003      	beq.n	800e238 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e230:	6878      	ldr	r0, [r7, #4]
 800e232:	f001 fa52 	bl	800f6da <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e236:	e016      	b.n	800e266 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e238:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e23c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e240:	2b00      	cmp	r3, #0
 800e242:	d010      	beq.n	800e266 <HAL_UART_IRQHandler+0x7a2>
 800e244:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e248:	2b00      	cmp	r3, #0
 800e24a:	da0c      	bge.n	800e266 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e24c:	6878      	ldr	r0, [r7, #4]
 800e24e:	f001 fa3a 	bl	800f6c6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e252:	e008      	b.n	800e266 <HAL_UART_IRQHandler+0x7a2>
      return;
 800e254:	bf00      	nop
 800e256:	e006      	b.n	800e266 <HAL_UART_IRQHandler+0x7a2>
    return;
 800e258:	bf00      	nop
 800e25a:	e004      	b.n	800e266 <HAL_UART_IRQHandler+0x7a2>
      return;
 800e25c:	bf00      	nop
 800e25e:	e002      	b.n	800e266 <HAL_UART_IRQHandler+0x7a2>
      return;
 800e260:	bf00      	nop
 800e262:	e000      	b.n	800e266 <HAL_UART_IRQHandler+0x7a2>
    return;
 800e264:	bf00      	nop
  }
}
 800e266:	37e8      	adds	r7, #232	@ 0xe8
 800e268:	46bd      	mov	sp, r7
 800e26a:	bd80      	pop	{r7, pc}
 800e26c:	effffffe 	.word	0xeffffffe

0800e270 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800e270:	b480      	push	{r7}
 800e272:	b083      	sub	sp, #12
 800e274:	af00      	add	r7, sp, #0
 800e276:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800e278:	bf00      	nop
 800e27a:	370c      	adds	r7, #12
 800e27c:	46bd      	mov	sp, r7
 800e27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e282:	4770      	bx	lr

0800e284 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800e284:	b480      	push	{r7}
 800e286:	b083      	sub	sp, #12
 800e288:	af00      	add	r7, sp, #0
 800e28a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800e28c:	bf00      	nop
 800e28e:	370c      	adds	r7, #12
 800e290:	46bd      	mov	sp, r7
 800e292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e296:	4770      	bx	lr

0800e298 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800e298:	b480      	push	{r7}
 800e29a:	b083      	sub	sp, #12
 800e29c:	af00      	add	r7, sp, #0
 800e29e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800e2a0:	bf00      	nop
 800e2a2:	370c      	adds	r7, #12
 800e2a4:	46bd      	mov	sp, r7
 800e2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2aa:	4770      	bx	lr

0800e2ac <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e2ac:	b480      	push	{r7}
 800e2ae:	b083      	sub	sp, #12
 800e2b0:	af00      	add	r7, sp, #0
 800e2b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800e2b4:	bf00      	nop
 800e2b6:	370c      	adds	r7, #12
 800e2b8:	46bd      	mov	sp, r7
 800e2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2be:	4770      	bx	lr

0800e2c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e2c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e2c4:	b092      	sub	sp, #72	@ 0x48
 800e2c6:	af00      	add	r7, sp, #0
 800e2c8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e2ca:	2300      	movs	r3, #0
 800e2cc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e2d0:	697b      	ldr	r3, [r7, #20]
 800e2d2:	689a      	ldr	r2, [r3, #8]
 800e2d4:	697b      	ldr	r3, [r7, #20]
 800e2d6:	691b      	ldr	r3, [r3, #16]
 800e2d8:	431a      	orrs	r2, r3
 800e2da:	697b      	ldr	r3, [r7, #20]
 800e2dc:	695b      	ldr	r3, [r3, #20]
 800e2de:	431a      	orrs	r2, r3
 800e2e0:	697b      	ldr	r3, [r7, #20]
 800e2e2:	69db      	ldr	r3, [r3, #28]
 800e2e4:	4313      	orrs	r3, r2
 800e2e6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e2e8:	697b      	ldr	r3, [r7, #20]
 800e2ea:	681b      	ldr	r3, [r3, #0]
 800e2ec:	681a      	ldr	r2, [r3, #0]
 800e2ee:	4bbe      	ldr	r3, [pc, #760]	@ (800e5e8 <UART_SetConfig+0x328>)
 800e2f0:	4013      	ands	r3, r2
 800e2f2:	697a      	ldr	r2, [r7, #20]
 800e2f4:	6812      	ldr	r2, [r2, #0]
 800e2f6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e2f8:	430b      	orrs	r3, r1
 800e2fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e2fc:	697b      	ldr	r3, [r7, #20]
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	685b      	ldr	r3, [r3, #4]
 800e302:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800e306:	697b      	ldr	r3, [r7, #20]
 800e308:	68da      	ldr	r2, [r3, #12]
 800e30a:	697b      	ldr	r3, [r7, #20]
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	430a      	orrs	r2, r1
 800e310:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e312:	697b      	ldr	r3, [r7, #20]
 800e314:	699b      	ldr	r3, [r3, #24]
 800e316:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e318:	697b      	ldr	r3, [r7, #20]
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	4ab3      	ldr	r2, [pc, #716]	@ (800e5ec <UART_SetConfig+0x32c>)
 800e31e:	4293      	cmp	r3, r2
 800e320:	d004      	beq.n	800e32c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e322:	697b      	ldr	r3, [r7, #20]
 800e324:	6a1b      	ldr	r3, [r3, #32]
 800e326:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e328:	4313      	orrs	r3, r2
 800e32a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e32c:	697b      	ldr	r3, [r7, #20]
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	689a      	ldr	r2, [r3, #8]
 800e332:	4baf      	ldr	r3, [pc, #700]	@ (800e5f0 <UART_SetConfig+0x330>)
 800e334:	4013      	ands	r3, r2
 800e336:	697a      	ldr	r2, [r7, #20]
 800e338:	6812      	ldr	r2, [r2, #0]
 800e33a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e33c:	430b      	orrs	r3, r1
 800e33e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e340:	697b      	ldr	r3, [r7, #20]
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e346:	f023 010f 	bic.w	r1, r3, #15
 800e34a:	697b      	ldr	r3, [r7, #20]
 800e34c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e34e:	697b      	ldr	r3, [r7, #20]
 800e350:	681b      	ldr	r3, [r3, #0]
 800e352:	430a      	orrs	r2, r1
 800e354:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e356:	697b      	ldr	r3, [r7, #20]
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	4aa6      	ldr	r2, [pc, #664]	@ (800e5f4 <UART_SetConfig+0x334>)
 800e35c:	4293      	cmp	r3, r2
 800e35e:	d177      	bne.n	800e450 <UART_SetConfig+0x190>
 800e360:	4ba5      	ldr	r3, [pc, #660]	@ (800e5f8 <UART_SetConfig+0x338>)
 800e362:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e364:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e368:	2b28      	cmp	r3, #40	@ 0x28
 800e36a:	d86d      	bhi.n	800e448 <UART_SetConfig+0x188>
 800e36c:	a201      	add	r2, pc, #4	@ (adr r2, 800e374 <UART_SetConfig+0xb4>)
 800e36e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e372:	bf00      	nop
 800e374:	0800e419 	.word	0x0800e419
 800e378:	0800e449 	.word	0x0800e449
 800e37c:	0800e449 	.word	0x0800e449
 800e380:	0800e449 	.word	0x0800e449
 800e384:	0800e449 	.word	0x0800e449
 800e388:	0800e449 	.word	0x0800e449
 800e38c:	0800e449 	.word	0x0800e449
 800e390:	0800e449 	.word	0x0800e449
 800e394:	0800e421 	.word	0x0800e421
 800e398:	0800e449 	.word	0x0800e449
 800e39c:	0800e449 	.word	0x0800e449
 800e3a0:	0800e449 	.word	0x0800e449
 800e3a4:	0800e449 	.word	0x0800e449
 800e3a8:	0800e449 	.word	0x0800e449
 800e3ac:	0800e449 	.word	0x0800e449
 800e3b0:	0800e449 	.word	0x0800e449
 800e3b4:	0800e429 	.word	0x0800e429
 800e3b8:	0800e449 	.word	0x0800e449
 800e3bc:	0800e449 	.word	0x0800e449
 800e3c0:	0800e449 	.word	0x0800e449
 800e3c4:	0800e449 	.word	0x0800e449
 800e3c8:	0800e449 	.word	0x0800e449
 800e3cc:	0800e449 	.word	0x0800e449
 800e3d0:	0800e449 	.word	0x0800e449
 800e3d4:	0800e431 	.word	0x0800e431
 800e3d8:	0800e449 	.word	0x0800e449
 800e3dc:	0800e449 	.word	0x0800e449
 800e3e0:	0800e449 	.word	0x0800e449
 800e3e4:	0800e449 	.word	0x0800e449
 800e3e8:	0800e449 	.word	0x0800e449
 800e3ec:	0800e449 	.word	0x0800e449
 800e3f0:	0800e449 	.word	0x0800e449
 800e3f4:	0800e439 	.word	0x0800e439
 800e3f8:	0800e449 	.word	0x0800e449
 800e3fc:	0800e449 	.word	0x0800e449
 800e400:	0800e449 	.word	0x0800e449
 800e404:	0800e449 	.word	0x0800e449
 800e408:	0800e449 	.word	0x0800e449
 800e40c:	0800e449 	.word	0x0800e449
 800e410:	0800e449 	.word	0x0800e449
 800e414:	0800e441 	.word	0x0800e441
 800e418:	2301      	movs	r3, #1
 800e41a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e41e:	e222      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e420:	2304      	movs	r3, #4
 800e422:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e426:	e21e      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e428:	2308      	movs	r3, #8
 800e42a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e42e:	e21a      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e430:	2310      	movs	r3, #16
 800e432:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e436:	e216      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e438:	2320      	movs	r3, #32
 800e43a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e43e:	e212      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e440:	2340      	movs	r3, #64	@ 0x40
 800e442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e446:	e20e      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e448:	2380      	movs	r3, #128	@ 0x80
 800e44a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e44e:	e20a      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e450:	697b      	ldr	r3, [r7, #20]
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	4a69      	ldr	r2, [pc, #420]	@ (800e5fc <UART_SetConfig+0x33c>)
 800e456:	4293      	cmp	r3, r2
 800e458:	d130      	bne.n	800e4bc <UART_SetConfig+0x1fc>
 800e45a:	4b67      	ldr	r3, [pc, #412]	@ (800e5f8 <UART_SetConfig+0x338>)
 800e45c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e45e:	f003 0307 	and.w	r3, r3, #7
 800e462:	2b05      	cmp	r3, #5
 800e464:	d826      	bhi.n	800e4b4 <UART_SetConfig+0x1f4>
 800e466:	a201      	add	r2, pc, #4	@ (adr r2, 800e46c <UART_SetConfig+0x1ac>)
 800e468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e46c:	0800e485 	.word	0x0800e485
 800e470:	0800e48d 	.word	0x0800e48d
 800e474:	0800e495 	.word	0x0800e495
 800e478:	0800e49d 	.word	0x0800e49d
 800e47c:	0800e4a5 	.word	0x0800e4a5
 800e480:	0800e4ad 	.word	0x0800e4ad
 800e484:	2300      	movs	r3, #0
 800e486:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e48a:	e1ec      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e48c:	2304      	movs	r3, #4
 800e48e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e492:	e1e8      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e494:	2308      	movs	r3, #8
 800e496:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e49a:	e1e4      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e49c:	2310      	movs	r3, #16
 800e49e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e4a2:	e1e0      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e4a4:	2320      	movs	r3, #32
 800e4a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e4aa:	e1dc      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e4ac:	2340      	movs	r3, #64	@ 0x40
 800e4ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e4b2:	e1d8      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e4b4:	2380      	movs	r3, #128	@ 0x80
 800e4b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e4ba:	e1d4      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e4bc:	697b      	ldr	r3, [r7, #20]
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	4a4f      	ldr	r2, [pc, #316]	@ (800e600 <UART_SetConfig+0x340>)
 800e4c2:	4293      	cmp	r3, r2
 800e4c4:	d130      	bne.n	800e528 <UART_SetConfig+0x268>
 800e4c6:	4b4c      	ldr	r3, [pc, #304]	@ (800e5f8 <UART_SetConfig+0x338>)
 800e4c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e4ca:	f003 0307 	and.w	r3, r3, #7
 800e4ce:	2b05      	cmp	r3, #5
 800e4d0:	d826      	bhi.n	800e520 <UART_SetConfig+0x260>
 800e4d2:	a201      	add	r2, pc, #4	@ (adr r2, 800e4d8 <UART_SetConfig+0x218>)
 800e4d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4d8:	0800e4f1 	.word	0x0800e4f1
 800e4dc:	0800e4f9 	.word	0x0800e4f9
 800e4e0:	0800e501 	.word	0x0800e501
 800e4e4:	0800e509 	.word	0x0800e509
 800e4e8:	0800e511 	.word	0x0800e511
 800e4ec:	0800e519 	.word	0x0800e519
 800e4f0:	2300      	movs	r3, #0
 800e4f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e4f6:	e1b6      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e4f8:	2304      	movs	r3, #4
 800e4fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e4fe:	e1b2      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e500:	2308      	movs	r3, #8
 800e502:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e506:	e1ae      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e508:	2310      	movs	r3, #16
 800e50a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e50e:	e1aa      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e510:	2320      	movs	r3, #32
 800e512:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e516:	e1a6      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e518:	2340      	movs	r3, #64	@ 0x40
 800e51a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e51e:	e1a2      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e520:	2380      	movs	r3, #128	@ 0x80
 800e522:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e526:	e19e      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e528:	697b      	ldr	r3, [r7, #20]
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	4a35      	ldr	r2, [pc, #212]	@ (800e604 <UART_SetConfig+0x344>)
 800e52e:	4293      	cmp	r3, r2
 800e530:	d130      	bne.n	800e594 <UART_SetConfig+0x2d4>
 800e532:	4b31      	ldr	r3, [pc, #196]	@ (800e5f8 <UART_SetConfig+0x338>)
 800e534:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e536:	f003 0307 	and.w	r3, r3, #7
 800e53a:	2b05      	cmp	r3, #5
 800e53c:	d826      	bhi.n	800e58c <UART_SetConfig+0x2cc>
 800e53e:	a201      	add	r2, pc, #4	@ (adr r2, 800e544 <UART_SetConfig+0x284>)
 800e540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e544:	0800e55d 	.word	0x0800e55d
 800e548:	0800e565 	.word	0x0800e565
 800e54c:	0800e56d 	.word	0x0800e56d
 800e550:	0800e575 	.word	0x0800e575
 800e554:	0800e57d 	.word	0x0800e57d
 800e558:	0800e585 	.word	0x0800e585
 800e55c:	2300      	movs	r3, #0
 800e55e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e562:	e180      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e564:	2304      	movs	r3, #4
 800e566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e56a:	e17c      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e56c:	2308      	movs	r3, #8
 800e56e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e572:	e178      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e574:	2310      	movs	r3, #16
 800e576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e57a:	e174      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e57c:	2320      	movs	r3, #32
 800e57e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e582:	e170      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e584:	2340      	movs	r3, #64	@ 0x40
 800e586:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e58a:	e16c      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e58c:	2380      	movs	r3, #128	@ 0x80
 800e58e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e592:	e168      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e594:	697b      	ldr	r3, [r7, #20]
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	4a1b      	ldr	r2, [pc, #108]	@ (800e608 <UART_SetConfig+0x348>)
 800e59a:	4293      	cmp	r3, r2
 800e59c:	d142      	bne.n	800e624 <UART_SetConfig+0x364>
 800e59e:	4b16      	ldr	r3, [pc, #88]	@ (800e5f8 <UART_SetConfig+0x338>)
 800e5a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e5a2:	f003 0307 	and.w	r3, r3, #7
 800e5a6:	2b05      	cmp	r3, #5
 800e5a8:	d838      	bhi.n	800e61c <UART_SetConfig+0x35c>
 800e5aa:	a201      	add	r2, pc, #4	@ (adr r2, 800e5b0 <UART_SetConfig+0x2f0>)
 800e5ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5b0:	0800e5c9 	.word	0x0800e5c9
 800e5b4:	0800e5d1 	.word	0x0800e5d1
 800e5b8:	0800e5d9 	.word	0x0800e5d9
 800e5bc:	0800e5e1 	.word	0x0800e5e1
 800e5c0:	0800e60d 	.word	0x0800e60d
 800e5c4:	0800e615 	.word	0x0800e615
 800e5c8:	2300      	movs	r3, #0
 800e5ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5ce:	e14a      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e5d0:	2304      	movs	r3, #4
 800e5d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5d6:	e146      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e5d8:	2308      	movs	r3, #8
 800e5da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5de:	e142      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e5e0:	2310      	movs	r3, #16
 800e5e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5e6:	e13e      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e5e8:	cfff69f3 	.word	0xcfff69f3
 800e5ec:	58000c00 	.word	0x58000c00
 800e5f0:	11fff4ff 	.word	0x11fff4ff
 800e5f4:	40011000 	.word	0x40011000
 800e5f8:	58024400 	.word	0x58024400
 800e5fc:	40004400 	.word	0x40004400
 800e600:	40004800 	.word	0x40004800
 800e604:	40004c00 	.word	0x40004c00
 800e608:	40005000 	.word	0x40005000
 800e60c:	2320      	movs	r3, #32
 800e60e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e612:	e128      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e614:	2340      	movs	r3, #64	@ 0x40
 800e616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e61a:	e124      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e61c:	2380      	movs	r3, #128	@ 0x80
 800e61e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e622:	e120      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e624:	697b      	ldr	r3, [r7, #20]
 800e626:	681b      	ldr	r3, [r3, #0]
 800e628:	4acb      	ldr	r2, [pc, #812]	@ (800e958 <UART_SetConfig+0x698>)
 800e62a:	4293      	cmp	r3, r2
 800e62c:	d176      	bne.n	800e71c <UART_SetConfig+0x45c>
 800e62e:	4bcb      	ldr	r3, [pc, #812]	@ (800e95c <UART_SetConfig+0x69c>)
 800e630:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e632:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e636:	2b28      	cmp	r3, #40	@ 0x28
 800e638:	d86c      	bhi.n	800e714 <UART_SetConfig+0x454>
 800e63a:	a201      	add	r2, pc, #4	@ (adr r2, 800e640 <UART_SetConfig+0x380>)
 800e63c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e640:	0800e6e5 	.word	0x0800e6e5
 800e644:	0800e715 	.word	0x0800e715
 800e648:	0800e715 	.word	0x0800e715
 800e64c:	0800e715 	.word	0x0800e715
 800e650:	0800e715 	.word	0x0800e715
 800e654:	0800e715 	.word	0x0800e715
 800e658:	0800e715 	.word	0x0800e715
 800e65c:	0800e715 	.word	0x0800e715
 800e660:	0800e6ed 	.word	0x0800e6ed
 800e664:	0800e715 	.word	0x0800e715
 800e668:	0800e715 	.word	0x0800e715
 800e66c:	0800e715 	.word	0x0800e715
 800e670:	0800e715 	.word	0x0800e715
 800e674:	0800e715 	.word	0x0800e715
 800e678:	0800e715 	.word	0x0800e715
 800e67c:	0800e715 	.word	0x0800e715
 800e680:	0800e6f5 	.word	0x0800e6f5
 800e684:	0800e715 	.word	0x0800e715
 800e688:	0800e715 	.word	0x0800e715
 800e68c:	0800e715 	.word	0x0800e715
 800e690:	0800e715 	.word	0x0800e715
 800e694:	0800e715 	.word	0x0800e715
 800e698:	0800e715 	.word	0x0800e715
 800e69c:	0800e715 	.word	0x0800e715
 800e6a0:	0800e6fd 	.word	0x0800e6fd
 800e6a4:	0800e715 	.word	0x0800e715
 800e6a8:	0800e715 	.word	0x0800e715
 800e6ac:	0800e715 	.word	0x0800e715
 800e6b0:	0800e715 	.word	0x0800e715
 800e6b4:	0800e715 	.word	0x0800e715
 800e6b8:	0800e715 	.word	0x0800e715
 800e6bc:	0800e715 	.word	0x0800e715
 800e6c0:	0800e705 	.word	0x0800e705
 800e6c4:	0800e715 	.word	0x0800e715
 800e6c8:	0800e715 	.word	0x0800e715
 800e6cc:	0800e715 	.word	0x0800e715
 800e6d0:	0800e715 	.word	0x0800e715
 800e6d4:	0800e715 	.word	0x0800e715
 800e6d8:	0800e715 	.word	0x0800e715
 800e6dc:	0800e715 	.word	0x0800e715
 800e6e0:	0800e70d 	.word	0x0800e70d
 800e6e4:	2301      	movs	r3, #1
 800e6e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6ea:	e0bc      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e6ec:	2304      	movs	r3, #4
 800e6ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6f2:	e0b8      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e6f4:	2308      	movs	r3, #8
 800e6f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6fa:	e0b4      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e6fc:	2310      	movs	r3, #16
 800e6fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e702:	e0b0      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e704:	2320      	movs	r3, #32
 800e706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e70a:	e0ac      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e70c:	2340      	movs	r3, #64	@ 0x40
 800e70e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e712:	e0a8      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e714:	2380      	movs	r3, #128	@ 0x80
 800e716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e71a:	e0a4      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e71c:	697b      	ldr	r3, [r7, #20]
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	4a8f      	ldr	r2, [pc, #572]	@ (800e960 <UART_SetConfig+0x6a0>)
 800e722:	4293      	cmp	r3, r2
 800e724:	d130      	bne.n	800e788 <UART_SetConfig+0x4c8>
 800e726:	4b8d      	ldr	r3, [pc, #564]	@ (800e95c <UART_SetConfig+0x69c>)
 800e728:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e72a:	f003 0307 	and.w	r3, r3, #7
 800e72e:	2b05      	cmp	r3, #5
 800e730:	d826      	bhi.n	800e780 <UART_SetConfig+0x4c0>
 800e732:	a201      	add	r2, pc, #4	@ (adr r2, 800e738 <UART_SetConfig+0x478>)
 800e734:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e738:	0800e751 	.word	0x0800e751
 800e73c:	0800e759 	.word	0x0800e759
 800e740:	0800e761 	.word	0x0800e761
 800e744:	0800e769 	.word	0x0800e769
 800e748:	0800e771 	.word	0x0800e771
 800e74c:	0800e779 	.word	0x0800e779
 800e750:	2300      	movs	r3, #0
 800e752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e756:	e086      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e758:	2304      	movs	r3, #4
 800e75a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e75e:	e082      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e760:	2308      	movs	r3, #8
 800e762:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e766:	e07e      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e768:	2310      	movs	r3, #16
 800e76a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e76e:	e07a      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e770:	2320      	movs	r3, #32
 800e772:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e776:	e076      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e778:	2340      	movs	r3, #64	@ 0x40
 800e77a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e77e:	e072      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e780:	2380      	movs	r3, #128	@ 0x80
 800e782:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e786:	e06e      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e788:	697b      	ldr	r3, [r7, #20]
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	4a75      	ldr	r2, [pc, #468]	@ (800e964 <UART_SetConfig+0x6a4>)
 800e78e:	4293      	cmp	r3, r2
 800e790:	d130      	bne.n	800e7f4 <UART_SetConfig+0x534>
 800e792:	4b72      	ldr	r3, [pc, #456]	@ (800e95c <UART_SetConfig+0x69c>)
 800e794:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e796:	f003 0307 	and.w	r3, r3, #7
 800e79a:	2b05      	cmp	r3, #5
 800e79c:	d826      	bhi.n	800e7ec <UART_SetConfig+0x52c>
 800e79e:	a201      	add	r2, pc, #4	@ (adr r2, 800e7a4 <UART_SetConfig+0x4e4>)
 800e7a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7a4:	0800e7bd 	.word	0x0800e7bd
 800e7a8:	0800e7c5 	.word	0x0800e7c5
 800e7ac:	0800e7cd 	.word	0x0800e7cd
 800e7b0:	0800e7d5 	.word	0x0800e7d5
 800e7b4:	0800e7dd 	.word	0x0800e7dd
 800e7b8:	0800e7e5 	.word	0x0800e7e5
 800e7bc:	2300      	movs	r3, #0
 800e7be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7c2:	e050      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e7c4:	2304      	movs	r3, #4
 800e7c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7ca:	e04c      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e7cc:	2308      	movs	r3, #8
 800e7ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7d2:	e048      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e7d4:	2310      	movs	r3, #16
 800e7d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7da:	e044      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e7dc:	2320      	movs	r3, #32
 800e7de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7e2:	e040      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e7e4:	2340      	movs	r3, #64	@ 0x40
 800e7e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7ea:	e03c      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e7ec:	2380      	movs	r3, #128	@ 0x80
 800e7ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7f2:	e038      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e7f4:	697b      	ldr	r3, [r7, #20]
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	4a5b      	ldr	r2, [pc, #364]	@ (800e968 <UART_SetConfig+0x6a8>)
 800e7fa:	4293      	cmp	r3, r2
 800e7fc:	d130      	bne.n	800e860 <UART_SetConfig+0x5a0>
 800e7fe:	4b57      	ldr	r3, [pc, #348]	@ (800e95c <UART_SetConfig+0x69c>)
 800e800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e802:	f003 0307 	and.w	r3, r3, #7
 800e806:	2b05      	cmp	r3, #5
 800e808:	d826      	bhi.n	800e858 <UART_SetConfig+0x598>
 800e80a:	a201      	add	r2, pc, #4	@ (adr r2, 800e810 <UART_SetConfig+0x550>)
 800e80c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e810:	0800e829 	.word	0x0800e829
 800e814:	0800e831 	.word	0x0800e831
 800e818:	0800e839 	.word	0x0800e839
 800e81c:	0800e841 	.word	0x0800e841
 800e820:	0800e849 	.word	0x0800e849
 800e824:	0800e851 	.word	0x0800e851
 800e828:	2302      	movs	r3, #2
 800e82a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e82e:	e01a      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e830:	2304      	movs	r3, #4
 800e832:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e836:	e016      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e838:	2308      	movs	r3, #8
 800e83a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e83e:	e012      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e840:	2310      	movs	r3, #16
 800e842:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e846:	e00e      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e848:	2320      	movs	r3, #32
 800e84a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e84e:	e00a      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e850:	2340      	movs	r3, #64	@ 0x40
 800e852:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e856:	e006      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e858:	2380      	movs	r3, #128	@ 0x80
 800e85a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e85e:	e002      	b.n	800e866 <UART_SetConfig+0x5a6>
 800e860:	2380      	movs	r3, #128	@ 0x80
 800e862:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e866:	697b      	ldr	r3, [r7, #20]
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	4a3f      	ldr	r2, [pc, #252]	@ (800e968 <UART_SetConfig+0x6a8>)
 800e86c:	4293      	cmp	r3, r2
 800e86e:	f040 80f8 	bne.w	800ea62 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e872:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e876:	2b20      	cmp	r3, #32
 800e878:	dc46      	bgt.n	800e908 <UART_SetConfig+0x648>
 800e87a:	2b02      	cmp	r3, #2
 800e87c:	f2c0 8082 	blt.w	800e984 <UART_SetConfig+0x6c4>
 800e880:	3b02      	subs	r3, #2
 800e882:	2b1e      	cmp	r3, #30
 800e884:	d87e      	bhi.n	800e984 <UART_SetConfig+0x6c4>
 800e886:	a201      	add	r2, pc, #4	@ (adr r2, 800e88c <UART_SetConfig+0x5cc>)
 800e888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e88c:	0800e90f 	.word	0x0800e90f
 800e890:	0800e985 	.word	0x0800e985
 800e894:	0800e917 	.word	0x0800e917
 800e898:	0800e985 	.word	0x0800e985
 800e89c:	0800e985 	.word	0x0800e985
 800e8a0:	0800e985 	.word	0x0800e985
 800e8a4:	0800e927 	.word	0x0800e927
 800e8a8:	0800e985 	.word	0x0800e985
 800e8ac:	0800e985 	.word	0x0800e985
 800e8b0:	0800e985 	.word	0x0800e985
 800e8b4:	0800e985 	.word	0x0800e985
 800e8b8:	0800e985 	.word	0x0800e985
 800e8bc:	0800e985 	.word	0x0800e985
 800e8c0:	0800e985 	.word	0x0800e985
 800e8c4:	0800e937 	.word	0x0800e937
 800e8c8:	0800e985 	.word	0x0800e985
 800e8cc:	0800e985 	.word	0x0800e985
 800e8d0:	0800e985 	.word	0x0800e985
 800e8d4:	0800e985 	.word	0x0800e985
 800e8d8:	0800e985 	.word	0x0800e985
 800e8dc:	0800e985 	.word	0x0800e985
 800e8e0:	0800e985 	.word	0x0800e985
 800e8e4:	0800e985 	.word	0x0800e985
 800e8e8:	0800e985 	.word	0x0800e985
 800e8ec:	0800e985 	.word	0x0800e985
 800e8f0:	0800e985 	.word	0x0800e985
 800e8f4:	0800e985 	.word	0x0800e985
 800e8f8:	0800e985 	.word	0x0800e985
 800e8fc:	0800e985 	.word	0x0800e985
 800e900:	0800e985 	.word	0x0800e985
 800e904:	0800e977 	.word	0x0800e977
 800e908:	2b40      	cmp	r3, #64	@ 0x40
 800e90a:	d037      	beq.n	800e97c <UART_SetConfig+0x6bc>
 800e90c:	e03a      	b.n	800e984 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800e90e:	f7fc fb07 	bl	800af20 <HAL_RCCEx_GetD3PCLK1Freq>
 800e912:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800e914:	e03c      	b.n	800e990 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e916:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e91a:	4618      	mov	r0, r3
 800e91c:	f7fc fb16 	bl	800af4c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e922:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e924:	e034      	b.n	800e990 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e926:	f107 0318 	add.w	r3, r7, #24
 800e92a:	4618      	mov	r0, r3
 800e92c:	f7fc fc62 	bl	800b1f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e930:	69fb      	ldr	r3, [r7, #28]
 800e932:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e934:	e02c      	b.n	800e990 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e936:	4b09      	ldr	r3, [pc, #36]	@ (800e95c <UART_SetConfig+0x69c>)
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	f003 0320 	and.w	r3, r3, #32
 800e93e:	2b00      	cmp	r3, #0
 800e940:	d016      	beq.n	800e970 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e942:	4b06      	ldr	r3, [pc, #24]	@ (800e95c <UART_SetConfig+0x69c>)
 800e944:	681b      	ldr	r3, [r3, #0]
 800e946:	08db      	lsrs	r3, r3, #3
 800e948:	f003 0303 	and.w	r3, r3, #3
 800e94c:	4a07      	ldr	r2, [pc, #28]	@ (800e96c <UART_SetConfig+0x6ac>)
 800e94e:	fa22 f303 	lsr.w	r3, r2, r3
 800e952:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e954:	e01c      	b.n	800e990 <UART_SetConfig+0x6d0>
 800e956:	bf00      	nop
 800e958:	40011400 	.word	0x40011400
 800e95c:	58024400 	.word	0x58024400
 800e960:	40007800 	.word	0x40007800
 800e964:	40007c00 	.word	0x40007c00
 800e968:	58000c00 	.word	0x58000c00
 800e96c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800e970:	4b9d      	ldr	r3, [pc, #628]	@ (800ebe8 <UART_SetConfig+0x928>)
 800e972:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e974:	e00c      	b.n	800e990 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e976:	4b9d      	ldr	r3, [pc, #628]	@ (800ebec <UART_SetConfig+0x92c>)
 800e978:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e97a:	e009      	b.n	800e990 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e97c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e980:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e982:	e005      	b.n	800e990 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800e984:	2300      	movs	r3, #0
 800e986:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800e988:	2301      	movs	r3, #1
 800e98a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800e98e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e990:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e992:	2b00      	cmp	r3, #0
 800e994:	f000 81de 	beq.w	800ed54 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e998:	697b      	ldr	r3, [r7, #20]
 800e99a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e99c:	4a94      	ldr	r2, [pc, #592]	@ (800ebf0 <UART_SetConfig+0x930>)
 800e99e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e9a2:	461a      	mov	r2, r3
 800e9a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e9a6:	fbb3 f3f2 	udiv	r3, r3, r2
 800e9aa:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e9ac:	697b      	ldr	r3, [r7, #20]
 800e9ae:	685a      	ldr	r2, [r3, #4]
 800e9b0:	4613      	mov	r3, r2
 800e9b2:	005b      	lsls	r3, r3, #1
 800e9b4:	4413      	add	r3, r2
 800e9b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e9b8:	429a      	cmp	r2, r3
 800e9ba:	d305      	bcc.n	800e9c8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e9bc:	697b      	ldr	r3, [r7, #20]
 800e9be:	685b      	ldr	r3, [r3, #4]
 800e9c0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e9c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e9c4:	429a      	cmp	r2, r3
 800e9c6:	d903      	bls.n	800e9d0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800e9c8:	2301      	movs	r3, #1
 800e9ca:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800e9ce:	e1c1      	b.n	800ed54 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e9d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e9d2:	2200      	movs	r2, #0
 800e9d4:	60bb      	str	r3, [r7, #8]
 800e9d6:	60fa      	str	r2, [r7, #12]
 800e9d8:	697b      	ldr	r3, [r7, #20]
 800e9da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e9dc:	4a84      	ldr	r2, [pc, #528]	@ (800ebf0 <UART_SetConfig+0x930>)
 800e9de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e9e2:	b29b      	uxth	r3, r3
 800e9e4:	2200      	movs	r2, #0
 800e9e6:	603b      	str	r3, [r7, #0]
 800e9e8:	607a      	str	r2, [r7, #4]
 800e9ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e9ee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e9f2:	f7f1 fe89 	bl	8000708 <__aeabi_uldivmod>
 800e9f6:	4602      	mov	r2, r0
 800e9f8:	460b      	mov	r3, r1
 800e9fa:	4610      	mov	r0, r2
 800e9fc:	4619      	mov	r1, r3
 800e9fe:	f04f 0200 	mov.w	r2, #0
 800ea02:	f04f 0300 	mov.w	r3, #0
 800ea06:	020b      	lsls	r3, r1, #8
 800ea08:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ea0c:	0202      	lsls	r2, r0, #8
 800ea0e:	6979      	ldr	r1, [r7, #20]
 800ea10:	6849      	ldr	r1, [r1, #4]
 800ea12:	0849      	lsrs	r1, r1, #1
 800ea14:	2000      	movs	r0, #0
 800ea16:	460c      	mov	r4, r1
 800ea18:	4605      	mov	r5, r0
 800ea1a:	eb12 0804 	adds.w	r8, r2, r4
 800ea1e:	eb43 0905 	adc.w	r9, r3, r5
 800ea22:	697b      	ldr	r3, [r7, #20]
 800ea24:	685b      	ldr	r3, [r3, #4]
 800ea26:	2200      	movs	r2, #0
 800ea28:	469a      	mov	sl, r3
 800ea2a:	4693      	mov	fp, r2
 800ea2c:	4652      	mov	r2, sl
 800ea2e:	465b      	mov	r3, fp
 800ea30:	4640      	mov	r0, r8
 800ea32:	4649      	mov	r1, r9
 800ea34:	f7f1 fe68 	bl	8000708 <__aeabi_uldivmod>
 800ea38:	4602      	mov	r2, r0
 800ea3a:	460b      	mov	r3, r1
 800ea3c:	4613      	mov	r3, r2
 800ea3e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ea40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea42:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ea46:	d308      	bcc.n	800ea5a <UART_SetConfig+0x79a>
 800ea48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ea4e:	d204      	bcs.n	800ea5a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800ea50:	697b      	ldr	r3, [r7, #20]
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ea56:	60da      	str	r2, [r3, #12]
 800ea58:	e17c      	b.n	800ed54 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800ea5a:	2301      	movs	r3, #1
 800ea5c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ea60:	e178      	b.n	800ed54 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ea62:	697b      	ldr	r3, [r7, #20]
 800ea64:	69db      	ldr	r3, [r3, #28]
 800ea66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ea6a:	f040 80c5 	bne.w	800ebf8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800ea6e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ea72:	2b20      	cmp	r3, #32
 800ea74:	dc48      	bgt.n	800eb08 <UART_SetConfig+0x848>
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	db7b      	blt.n	800eb72 <UART_SetConfig+0x8b2>
 800ea7a:	2b20      	cmp	r3, #32
 800ea7c:	d879      	bhi.n	800eb72 <UART_SetConfig+0x8b2>
 800ea7e:	a201      	add	r2, pc, #4	@ (adr r2, 800ea84 <UART_SetConfig+0x7c4>)
 800ea80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea84:	0800eb0f 	.word	0x0800eb0f
 800ea88:	0800eb17 	.word	0x0800eb17
 800ea8c:	0800eb73 	.word	0x0800eb73
 800ea90:	0800eb73 	.word	0x0800eb73
 800ea94:	0800eb1f 	.word	0x0800eb1f
 800ea98:	0800eb73 	.word	0x0800eb73
 800ea9c:	0800eb73 	.word	0x0800eb73
 800eaa0:	0800eb73 	.word	0x0800eb73
 800eaa4:	0800eb2f 	.word	0x0800eb2f
 800eaa8:	0800eb73 	.word	0x0800eb73
 800eaac:	0800eb73 	.word	0x0800eb73
 800eab0:	0800eb73 	.word	0x0800eb73
 800eab4:	0800eb73 	.word	0x0800eb73
 800eab8:	0800eb73 	.word	0x0800eb73
 800eabc:	0800eb73 	.word	0x0800eb73
 800eac0:	0800eb73 	.word	0x0800eb73
 800eac4:	0800eb3f 	.word	0x0800eb3f
 800eac8:	0800eb73 	.word	0x0800eb73
 800eacc:	0800eb73 	.word	0x0800eb73
 800ead0:	0800eb73 	.word	0x0800eb73
 800ead4:	0800eb73 	.word	0x0800eb73
 800ead8:	0800eb73 	.word	0x0800eb73
 800eadc:	0800eb73 	.word	0x0800eb73
 800eae0:	0800eb73 	.word	0x0800eb73
 800eae4:	0800eb73 	.word	0x0800eb73
 800eae8:	0800eb73 	.word	0x0800eb73
 800eaec:	0800eb73 	.word	0x0800eb73
 800eaf0:	0800eb73 	.word	0x0800eb73
 800eaf4:	0800eb73 	.word	0x0800eb73
 800eaf8:	0800eb73 	.word	0x0800eb73
 800eafc:	0800eb73 	.word	0x0800eb73
 800eb00:	0800eb73 	.word	0x0800eb73
 800eb04:	0800eb65 	.word	0x0800eb65
 800eb08:	2b40      	cmp	r3, #64	@ 0x40
 800eb0a:	d02e      	beq.n	800eb6a <UART_SetConfig+0x8aa>
 800eb0c:	e031      	b.n	800eb72 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800eb0e:	f7fa ffd1 	bl	8009ab4 <HAL_RCC_GetPCLK1Freq>
 800eb12:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800eb14:	e033      	b.n	800eb7e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800eb16:	f7fa ffe3 	bl	8009ae0 <HAL_RCC_GetPCLK2Freq>
 800eb1a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800eb1c:	e02f      	b.n	800eb7e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800eb1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800eb22:	4618      	mov	r0, r3
 800eb24:	f7fc fa12 	bl	800af4c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800eb28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eb2c:	e027      	b.n	800eb7e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800eb2e:	f107 0318 	add.w	r3, r7, #24
 800eb32:	4618      	mov	r0, r3
 800eb34:	f7fc fb5e 	bl	800b1f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800eb38:	69fb      	ldr	r3, [r7, #28]
 800eb3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eb3c:	e01f      	b.n	800eb7e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800eb3e:	4b2d      	ldr	r3, [pc, #180]	@ (800ebf4 <UART_SetConfig+0x934>)
 800eb40:	681b      	ldr	r3, [r3, #0]
 800eb42:	f003 0320 	and.w	r3, r3, #32
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d009      	beq.n	800eb5e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800eb4a:	4b2a      	ldr	r3, [pc, #168]	@ (800ebf4 <UART_SetConfig+0x934>)
 800eb4c:	681b      	ldr	r3, [r3, #0]
 800eb4e:	08db      	lsrs	r3, r3, #3
 800eb50:	f003 0303 	and.w	r3, r3, #3
 800eb54:	4a24      	ldr	r2, [pc, #144]	@ (800ebe8 <UART_SetConfig+0x928>)
 800eb56:	fa22 f303 	lsr.w	r3, r2, r3
 800eb5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800eb5c:	e00f      	b.n	800eb7e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800eb5e:	4b22      	ldr	r3, [pc, #136]	@ (800ebe8 <UART_SetConfig+0x928>)
 800eb60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eb62:	e00c      	b.n	800eb7e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800eb64:	4b21      	ldr	r3, [pc, #132]	@ (800ebec <UART_SetConfig+0x92c>)
 800eb66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eb68:	e009      	b.n	800eb7e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eb6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800eb6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eb70:	e005      	b.n	800eb7e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800eb72:	2300      	movs	r3, #0
 800eb74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800eb76:	2301      	movs	r3, #1
 800eb78:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800eb7c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800eb7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	f000 80e7 	beq.w	800ed54 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800eb86:	697b      	ldr	r3, [r7, #20]
 800eb88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb8a:	4a19      	ldr	r2, [pc, #100]	@ (800ebf0 <UART_SetConfig+0x930>)
 800eb8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eb90:	461a      	mov	r2, r3
 800eb92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb94:	fbb3 f3f2 	udiv	r3, r3, r2
 800eb98:	005a      	lsls	r2, r3, #1
 800eb9a:	697b      	ldr	r3, [r7, #20]
 800eb9c:	685b      	ldr	r3, [r3, #4]
 800eb9e:	085b      	lsrs	r3, r3, #1
 800eba0:	441a      	add	r2, r3
 800eba2:	697b      	ldr	r3, [r7, #20]
 800eba4:	685b      	ldr	r3, [r3, #4]
 800eba6:	fbb2 f3f3 	udiv	r3, r2, r3
 800ebaa:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ebac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebae:	2b0f      	cmp	r3, #15
 800ebb0:	d916      	bls.n	800ebe0 <UART_SetConfig+0x920>
 800ebb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ebb8:	d212      	bcs.n	800ebe0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ebba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebbc:	b29b      	uxth	r3, r3
 800ebbe:	f023 030f 	bic.w	r3, r3, #15
 800ebc2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ebc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebc6:	085b      	lsrs	r3, r3, #1
 800ebc8:	b29b      	uxth	r3, r3
 800ebca:	f003 0307 	and.w	r3, r3, #7
 800ebce:	b29a      	uxth	r2, r3
 800ebd0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ebd2:	4313      	orrs	r3, r2
 800ebd4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800ebd6:	697b      	ldr	r3, [r7, #20]
 800ebd8:	681b      	ldr	r3, [r3, #0]
 800ebda:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800ebdc:	60da      	str	r2, [r3, #12]
 800ebde:	e0b9      	b.n	800ed54 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ebe0:	2301      	movs	r3, #1
 800ebe2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ebe6:	e0b5      	b.n	800ed54 <UART_SetConfig+0xa94>
 800ebe8:	03d09000 	.word	0x03d09000
 800ebec:	003d0900 	.word	0x003d0900
 800ebf0:	08014688 	.word	0x08014688
 800ebf4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800ebf8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ebfc:	2b20      	cmp	r3, #32
 800ebfe:	dc49      	bgt.n	800ec94 <UART_SetConfig+0x9d4>
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	db7c      	blt.n	800ecfe <UART_SetConfig+0xa3e>
 800ec04:	2b20      	cmp	r3, #32
 800ec06:	d87a      	bhi.n	800ecfe <UART_SetConfig+0xa3e>
 800ec08:	a201      	add	r2, pc, #4	@ (adr r2, 800ec10 <UART_SetConfig+0x950>)
 800ec0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec0e:	bf00      	nop
 800ec10:	0800ec9b 	.word	0x0800ec9b
 800ec14:	0800eca3 	.word	0x0800eca3
 800ec18:	0800ecff 	.word	0x0800ecff
 800ec1c:	0800ecff 	.word	0x0800ecff
 800ec20:	0800ecab 	.word	0x0800ecab
 800ec24:	0800ecff 	.word	0x0800ecff
 800ec28:	0800ecff 	.word	0x0800ecff
 800ec2c:	0800ecff 	.word	0x0800ecff
 800ec30:	0800ecbb 	.word	0x0800ecbb
 800ec34:	0800ecff 	.word	0x0800ecff
 800ec38:	0800ecff 	.word	0x0800ecff
 800ec3c:	0800ecff 	.word	0x0800ecff
 800ec40:	0800ecff 	.word	0x0800ecff
 800ec44:	0800ecff 	.word	0x0800ecff
 800ec48:	0800ecff 	.word	0x0800ecff
 800ec4c:	0800ecff 	.word	0x0800ecff
 800ec50:	0800eccb 	.word	0x0800eccb
 800ec54:	0800ecff 	.word	0x0800ecff
 800ec58:	0800ecff 	.word	0x0800ecff
 800ec5c:	0800ecff 	.word	0x0800ecff
 800ec60:	0800ecff 	.word	0x0800ecff
 800ec64:	0800ecff 	.word	0x0800ecff
 800ec68:	0800ecff 	.word	0x0800ecff
 800ec6c:	0800ecff 	.word	0x0800ecff
 800ec70:	0800ecff 	.word	0x0800ecff
 800ec74:	0800ecff 	.word	0x0800ecff
 800ec78:	0800ecff 	.word	0x0800ecff
 800ec7c:	0800ecff 	.word	0x0800ecff
 800ec80:	0800ecff 	.word	0x0800ecff
 800ec84:	0800ecff 	.word	0x0800ecff
 800ec88:	0800ecff 	.word	0x0800ecff
 800ec8c:	0800ecff 	.word	0x0800ecff
 800ec90:	0800ecf1 	.word	0x0800ecf1
 800ec94:	2b40      	cmp	r3, #64	@ 0x40
 800ec96:	d02e      	beq.n	800ecf6 <UART_SetConfig+0xa36>
 800ec98:	e031      	b.n	800ecfe <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ec9a:	f7fa ff0b 	bl	8009ab4 <HAL_RCC_GetPCLK1Freq>
 800ec9e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800eca0:	e033      	b.n	800ed0a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800eca2:	f7fa ff1d 	bl	8009ae0 <HAL_RCC_GetPCLK2Freq>
 800eca6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800eca8:	e02f      	b.n	800ed0a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ecaa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ecae:	4618      	mov	r0, r3
 800ecb0:	f7fc f94c 	bl	800af4c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ecb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ecb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ecb8:	e027      	b.n	800ed0a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ecba:	f107 0318 	add.w	r3, r7, #24
 800ecbe:	4618      	mov	r0, r3
 800ecc0:	f7fc fa98 	bl	800b1f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ecc4:	69fb      	ldr	r3, [r7, #28]
 800ecc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ecc8:	e01f      	b.n	800ed0a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ecca:	4b2d      	ldr	r3, [pc, #180]	@ (800ed80 <UART_SetConfig+0xac0>)
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	f003 0320 	and.w	r3, r3, #32
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d009      	beq.n	800ecea <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ecd6:	4b2a      	ldr	r3, [pc, #168]	@ (800ed80 <UART_SetConfig+0xac0>)
 800ecd8:	681b      	ldr	r3, [r3, #0]
 800ecda:	08db      	lsrs	r3, r3, #3
 800ecdc:	f003 0303 	and.w	r3, r3, #3
 800ece0:	4a28      	ldr	r2, [pc, #160]	@ (800ed84 <UART_SetConfig+0xac4>)
 800ece2:	fa22 f303 	lsr.w	r3, r2, r3
 800ece6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ece8:	e00f      	b.n	800ed0a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800ecea:	4b26      	ldr	r3, [pc, #152]	@ (800ed84 <UART_SetConfig+0xac4>)
 800ecec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ecee:	e00c      	b.n	800ed0a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ecf0:	4b25      	ldr	r3, [pc, #148]	@ (800ed88 <UART_SetConfig+0xac8>)
 800ecf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ecf4:	e009      	b.n	800ed0a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ecf6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ecfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ecfc:	e005      	b.n	800ed0a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800ecfe:	2300      	movs	r3, #0
 800ed00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ed02:	2301      	movs	r3, #1
 800ed04:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ed08:	bf00      	nop
    }

    if (pclk != 0U)
 800ed0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ed0c:	2b00      	cmp	r3, #0
 800ed0e:	d021      	beq.n	800ed54 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ed10:	697b      	ldr	r3, [r7, #20]
 800ed12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed14:	4a1d      	ldr	r2, [pc, #116]	@ (800ed8c <UART_SetConfig+0xacc>)
 800ed16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ed1a:	461a      	mov	r2, r3
 800ed1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ed1e:	fbb3 f2f2 	udiv	r2, r3, r2
 800ed22:	697b      	ldr	r3, [r7, #20]
 800ed24:	685b      	ldr	r3, [r3, #4]
 800ed26:	085b      	lsrs	r3, r3, #1
 800ed28:	441a      	add	r2, r3
 800ed2a:	697b      	ldr	r3, [r7, #20]
 800ed2c:	685b      	ldr	r3, [r3, #4]
 800ed2e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ed32:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ed34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed36:	2b0f      	cmp	r3, #15
 800ed38:	d909      	bls.n	800ed4e <UART_SetConfig+0xa8e>
 800ed3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ed40:	d205      	bcs.n	800ed4e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ed42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed44:	b29a      	uxth	r2, r3
 800ed46:	697b      	ldr	r3, [r7, #20]
 800ed48:	681b      	ldr	r3, [r3, #0]
 800ed4a:	60da      	str	r2, [r3, #12]
 800ed4c:	e002      	b.n	800ed54 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ed4e:	2301      	movs	r3, #1
 800ed50:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ed54:	697b      	ldr	r3, [r7, #20]
 800ed56:	2201      	movs	r2, #1
 800ed58:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800ed5c:	697b      	ldr	r3, [r7, #20]
 800ed5e:	2201      	movs	r2, #1
 800ed60:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ed64:	697b      	ldr	r3, [r7, #20]
 800ed66:	2200      	movs	r2, #0
 800ed68:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800ed6a:	697b      	ldr	r3, [r7, #20]
 800ed6c:	2200      	movs	r2, #0
 800ed6e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800ed70:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800ed74:	4618      	mov	r0, r3
 800ed76:	3748      	adds	r7, #72	@ 0x48
 800ed78:	46bd      	mov	sp, r7
 800ed7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ed7e:	bf00      	nop
 800ed80:	58024400 	.word	0x58024400
 800ed84:	03d09000 	.word	0x03d09000
 800ed88:	003d0900 	.word	0x003d0900
 800ed8c:	08014688 	.word	0x08014688

0800ed90 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ed90:	b480      	push	{r7}
 800ed92:	b083      	sub	sp, #12
 800ed94:	af00      	add	r7, sp, #0
 800ed96:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed9c:	f003 0308 	and.w	r3, r3, #8
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	d00a      	beq.n	800edba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	685b      	ldr	r3, [r3, #4]
 800edaa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	681b      	ldr	r3, [r3, #0]
 800edb6:	430a      	orrs	r2, r1
 800edb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800edbe:	f003 0301 	and.w	r3, r3, #1
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	d00a      	beq.n	800eddc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	685b      	ldr	r3, [r3, #4]
 800edcc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	681b      	ldr	r3, [r3, #0]
 800edd8:	430a      	orrs	r2, r1
 800edda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ede0:	f003 0302 	and.w	r3, r3, #2
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d00a      	beq.n	800edfe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	681b      	ldr	r3, [r3, #0]
 800edec:	685b      	ldr	r3, [r3, #4]
 800edee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	430a      	orrs	r2, r1
 800edfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee02:	f003 0304 	and.w	r3, r3, #4
 800ee06:	2b00      	cmp	r3, #0
 800ee08:	d00a      	beq.n	800ee20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	685b      	ldr	r3, [r3, #4]
 800ee10:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	430a      	orrs	r2, r1
 800ee1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee24:	f003 0310 	and.w	r3, r3, #16
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d00a      	beq.n	800ee42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	689b      	ldr	r3, [r3, #8]
 800ee32:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	681b      	ldr	r3, [r3, #0]
 800ee3e:	430a      	orrs	r2, r1
 800ee40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee46:	f003 0320 	and.w	r3, r3, #32
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	d00a      	beq.n	800ee64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	689b      	ldr	r3, [r3, #8]
 800ee54:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	681b      	ldr	r3, [r3, #0]
 800ee60:	430a      	orrs	r2, r1
 800ee62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	d01a      	beq.n	800eea6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	681b      	ldr	r3, [r3, #0]
 800ee74:	685b      	ldr	r3, [r3, #4]
 800ee76:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	681b      	ldr	r3, [r3, #0]
 800ee82:	430a      	orrs	r2, r1
 800ee84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ee8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ee8e:	d10a      	bne.n	800eea6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	685b      	ldr	r3, [r3, #4]
 800ee96:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	681b      	ldr	r3, [r3, #0]
 800eea2:	430a      	orrs	r2, r1
 800eea4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eeaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	d00a      	beq.n	800eec8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	681b      	ldr	r3, [r3, #0]
 800eeb6:	685b      	ldr	r3, [r3, #4]
 800eeb8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	681b      	ldr	r3, [r3, #0]
 800eec4:	430a      	orrs	r2, r1
 800eec6:	605a      	str	r2, [r3, #4]
  }
}
 800eec8:	bf00      	nop
 800eeca:	370c      	adds	r7, #12
 800eecc:	46bd      	mov	sp, r7
 800eece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eed2:	4770      	bx	lr

0800eed4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800eed4:	b580      	push	{r7, lr}
 800eed6:	b098      	sub	sp, #96	@ 0x60
 800eed8:	af02      	add	r7, sp, #8
 800eeda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	2200      	movs	r2, #0
 800eee0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800eee4:	f7f6 fc28 	bl	8005738 <HAL_GetTick>
 800eee8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	681b      	ldr	r3, [r3, #0]
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	f003 0308 	and.w	r3, r3, #8
 800eef4:	2b08      	cmp	r3, #8
 800eef6:	d12f      	bne.n	800ef58 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800eef8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800eefc:	9300      	str	r3, [sp, #0]
 800eefe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef00:	2200      	movs	r2, #0
 800ef02:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ef06:	6878      	ldr	r0, [r7, #4]
 800ef08:	f000 f88e 	bl	800f028 <UART_WaitOnFlagUntilTimeout>
 800ef0c:	4603      	mov	r3, r0
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	d022      	beq.n	800ef58 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef1a:	e853 3f00 	ldrex	r3, [r3]
 800ef1e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ef20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ef22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ef26:	653b      	str	r3, [r7, #80]	@ 0x50
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	681b      	ldr	r3, [r3, #0]
 800ef2c:	461a      	mov	r2, r3
 800ef2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ef30:	647b      	str	r3, [r7, #68]	@ 0x44
 800ef32:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef34:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ef36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ef38:	e841 2300 	strex	r3, r2, [r1]
 800ef3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ef3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	d1e6      	bne.n	800ef12 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	2220      	movs	r2, #32
 800ef48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	2200      	movs	r2, #0
 800ef50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ef54:	2303      	movs	r3, #3
 800ef56:	e063      	b.n	800f020 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	681b      	ldr	r3, [r3, #0]
 800ef5c:	681b      	ldr	r3, [r3, #0]
 800ef5e:	f003 0304 	and.w	r3, r3, #4
 800ef62:	2b04      	cmp	r3, #4
 800ef64:	d149      	bne.n	800effa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ef66:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ef6a:	9300      	str	r3, [sp, #0]
 800ef6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef6e:	2200      	movs	r2, #0
 800ef70:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800ef74:	6878      	ldr	r0, [r7, #4]
 800ef76:	f000 f857 	bl	800f028 <UART_WaitOnFlagUntilTimeout>
 800ef7a:	4603      	mov	r3, r0
 800ef7c:	2b00      	cmp	r3, #0
 800ef7e:	d03c      	beq.n	800effa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef88:	e853 3f00 	ldrex	r3, [r3]
 800ef8c:	623b      	str	r3, [r7, #32]
   return(result);
 800ef8e:	6a3b      	ldr	r3, [r7, #32]
 800ef90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ef94:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	681b      	ldr	r3, [r3, #0]
 800ef9a:	461a      	mov	r2, r3
 800ef9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ef9e:	633b      	str	r3, [r7, #48]	@ 0x30
 800efa0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efa2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800efa4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800efa6:	e841 2300 	strex	r3, r2, [r1]
 800efaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800efac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d1e6      	bne.n	800ef80 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	681b      	ldr	r3, [r3, #0]
 800efb6:	3308      	adds	r3, #8
 800efb8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efba:	693b      	ldr	r3, [r7, #16]
 800efbc:	e853 3f00 	ldrex	r3, [r3]
 800efc0:	60fb      	str	r3, [r7, #12]
   return(result);
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	f023 0301 	bic.w	r3, r3, #1
 800efc8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	681b      	ldr	r3, [r3, #0]
 800efce:	3308      	adds	r3, #8
 800efd0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800efd2:	61fa      	str	r2, [r7, #28]
 800efd4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efd6:	69b9      	ldr	r1, [r7, #24]
 800efd8:	69fa      	ldr	r2, [r7, #28]
 800efda:	e841 2300 	strex	r3, r2, [r1]
 800efde:	617b      	str	r3, [r7, #20]
   return(result);
 800efe0:	697b      	ldr	r3, [r7, #20]
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	d1e5      	bne.n	800efb2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	2220      	movs	r2, #32
 800efea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	2200      	movs	r2, #0
 800eff2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800eff6:	2303      	movs	r3, #3
 800eff8:	e012      	b.n	800f020 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	2220      	movs	r2, #32
 800effe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	2220      	movs	r2, #32
 800f006:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	2200      	movs	r2, #0
 800f00e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	2200      	movs	r2, #0
 800f014:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	2200      	movs	r2, #0
 800f01a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f01e:	2300      	movs	r3, #0
}
 800f020:	4618      	mov	r0, r3
 800f022:	3758      	adds	r7, #88	@ 0x58
 800f024:	46bd      	mov	sp, r7
 800f026:	bd80      	pop	{r7, pc}

0800f028 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f028:	b580      	push	{r7, lr}
 800f02a:	b084      	sub	sp, #16
 800f02c:	af00      	add	r7, sp, #0
 800f02e:	60f8      	str	r0, [r7, #12]
 800f030:	60b9      	str	r1, [r7, #8]
 800f032:	603b      	str	r3, [r7, #0]
 800f034:	4613      	mov	r3, r2
 800f036:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f038:	e04f      	b.n	800f0da <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f03a:	69bb      	ldr	r3, [r7, #24]
 800f03c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f040:	d04b      	beq.n	800f0da <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f042:	f7f6 fb79 	bl	8005738 <HAL_GetTick>
 800f046:	4602      	mov	r2, r0
 800f048:	683b      	ldr	r3, [r7, #0]
 800f04a:	1ad3      	subs	r3, r2, r3
 800f04c:	69ba      	ldr	r2, [r7, #24]
 800f04e:	429a      	cmp	r2, r3
 800f050:	d302      	bcc.n	800f058 <UART_WaitOnFlagUntilTimeout+0x30>
 800f052:	69bb      	ldr	r3, [r7, #24]
 800f054:	2b00      	cmp	r3, #0
 800f056:	d101      	bne.n	800f05c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f058:	2303      	movs	r3, #3
 800f05a:	e04e      	b.n	800f0fa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800f05c:	68fb      	ldr	r3, [r7, #12]
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	681b      	ldr	r3, [r3, #0]
 800f062:	f003 0304 	and.w	r3, r3, #4
 800f066:	2b00      	cmp	r3, #0
 800f068:	d037      	beq.n	800f0da <UART_WaitOnFlagUntilTimeout+0xb2>
 800f06a:	68bb      	ldr	r3, [r7, #8]
 800f06c:	2b80      	cmp	r3, #128	@ 0x80
 800f06e:	d034      	beq.n	800f0da <UART_WaitOnFlagUntilTimeout+0xb2>
 800f070:	68bb      	ldr	r3, [r7, #8]
 800f072:	2b40      	cmp	r3, #64	@ 0x40
 800f074:	d031      	beq.n	800f0da <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	69db      	ldr	r3, [r3, #28]
 800f07c:	f003 0308 	and.w	r3, r3, #8
 800f080:	2b08      	cmp	r3, #8
 800f082:	d110      	bne.n	800f0a6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	2208      	movs	r2, #8
 800f08a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f08c:	68f8      	ldr	r0, [r7, #12]
 800f08e:	f000 f921 	bl	800f2d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f092:	68fb      	ldr	r3, [r7, #12]
 800f094:	2208      	movs	r2, #8
 800f096:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f09a:	68fb      	ldr	r3, [r7, #12]
 800f09c:	2200      	movs	r2, #0
 800f09e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800f0a2:	2301      	movs	r3, #1
 800f0a4:	e029      	b.n	800f0fa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f0a6:	68fb      	ldr	r3, [r7, #12]
 800f0a8:	681b      	ldr	r3, [r3, #0]
 800f0aa:	69db      	ldr	r3, [r3, #28]
 800f0ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f0b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f0b4:	d111      	bne.n	800f0da <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f0b6:	68fb      	ldr	r3, [r7, #12]
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f0be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f0c0:	68f8      	ldr	r0, [r7, #12]
 800f0c2:	f000 f907 	bl	800f2d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	2220      	movs	r2, #32
 800f0ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f0ce:	68fb      	ldr	r3, [r7, #12]
 800f0d0:	2200      	movs	r2, #0
 800f0d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f0d6:	2303      	movs	r3, #3
 800f0d8:	e00f      	b.n	800f0fa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f0da:	68fb      	ldr	r3, [r7, #12]
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	69da      	ldr	r2, [r3, #28]
 800f0e0:	68bb      	ldr	r3, [r7, #8]
 800f0e2:	4013      	ands	r3, r2
 800f0e4:	68ba      	ldr	r2, [r7, #8]
 800f0e6:	429a      	cmp	r2, r3
 800f0e8:	bf0c      	ite	eq
 800f0ea:	2301      	moveq	r3, #1
 800f0ec:	2300      	movne	r3, #0
 800f0ee:	b2db      	uxtb	r3, r3
 800f0f0:	461a      	mov	r2, r3
 800f0f2:	79fb      	ldrb	r3, [r7, #7]
 800f0f4:	429a      	cmp	r2, r3
 800f0f6:	d0a0      	beq.n	800f03a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f0f8:	2300      	movs	r3, #0
}
 800f0fa:	4618      	mov	r0, r3
 800f0fc:	3710      	adds	r7, #16
 800f0fe:	46bd      	mov	sp, r7
 800f100:	bd80      	pop	{r7, pc}
	...

0800f104 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f104:	b580      	push	{r7, lr}
 800f106:	b096      	sub	sp, #88	@ 0x58
 800f108:	af00      	add	r7, sp, #0
 800f10a:	60f8      	str	r0, [r7, #12]
 800f10c:	60b9      	str	r1, [r7, #8]
 800f10e:	4613      	mov	r3, r2
 800f110:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800f112:	68fb      	ldr	r3, [r7, #12]
 800f114:	68ba      	ldr	r2, [r7, #8]
 800f116:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	88fa      	ldrh	r2, [r7, #6]
 800f11c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f120:	68fb      	ldr	r3, [r7, #12]
 800f122:	2200      	movs	r2, #0
 800f124:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f128:	68fb      	ldr	r3, [r7, #12]
 800f12a:	2222      	movs	r2, #34	@ 0x22
 800f12c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800f130:	68fb      	ldr	r3, [r7, #12]
 800f132:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f136:	2b00      	cmp	r3, #0
 800f138:	d02d      	beq.n	800f196 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800f13a:	68fb      	ldr	r3, [r7, #12]
 800f13c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f140:	4a40      	ldr	r2, [pc, #256]	@ (800f244 <UART_Start_Receive_DMA+0x140>)
 800f142:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800f144:	68fb      	ldr	r3, [r7, #12]
 800f146:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f14a:	4a3f      	ldr	r2, [pc, #252]	@ (800f248 <UART_Start_Receive_DMA+0x144>)
 800f14c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f154:	4a3d      	ldr	r2, [pc, #244]	@ (800f24c <UART_Start_Receive_DMA+0x148>)
 800f156:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800f158:	68fb      	ldr	r3, [r7, #12]
 800f15a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f15e:	2200      	movs	r2, #0
 800f160:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800f162:	68fb      	ldr	r3, [r7, #12]
 800f164:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	3324      	adds	r3, #36	@ 0x24
 800f16e:	4619      	mov	r1, r3
 800f170:	68fb      	ldr	r3, [r7, #12]
 800f172:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f174:	461a      	mov	r2, r3
 800f176:	88fb      	ldrh	r3, [r7, #6]
 800f178:	f7f6 fffe 	bl	8006178 <HAL_DMA_Start_IT>
 800f17c:	4603      	mov	r3, r0
 800f17e:	2b00      	cmp	r3, #0
 800f180:	d009      	beq.n	800f196 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	2210      	movs	r2, #16
 800f186:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f18a:	68fb      	ldr	r3, [r7, #12]
 800f18c:	2220      	movs	r2, #32
 800f18e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800f192:	2301      	movs	r3, #1
 800f194:	e051      	b.n	800f23a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800f196:	68fb      	ldr	r3, [r7, #12]
 800f198:	691b      	ldr	r3, [r3, #16]
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d018      	beq.n	800f1d0 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f19e:	68fb      	ldr	r3, [r7, #12]
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f1a6:	e853 3f00 	ldrex	r3, [r3]
 800f1aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f1ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f1b2:	657b      	str	r3, [r7, #84]	@ 0x54
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	681b      	ldr	r3, [r3, #0]
 800f1b8:	461a      	mov	r2, r3
 800f1ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f1bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f1be:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1c0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800f1c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f1c4:	e841 2300 	strex	r3, r2, [r1]
 800f1c8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800f1ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d1e6      	bne.n	800f19e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f1d0:	68fb      	ldr	r3, [r7, #12]
 800f1d2:	681b      	ldr	r3, [r3, #0]
 800f1d4:	3308      	adds	r3, #8
 800f1d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1da:	e853 3f00 	ldrex	r3, [r3]
 800f1de:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f1e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1e2:	f043 0301 	orr.w	r3, r3, #1
 800f1e6:	653b      	str	r3, [r7, #80]	@ 0x50
 800f1e8:	68fb      	ldr	r3, [r7, #12]
 800f1ea:	681b      	ldr	r3, [r3, #0]
 800f1ec:	3308      	adds	r3, #8
 800f1ee:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f1f0:	637a      	str	r2, [r7, #52]	@ 0x34
 800f1f2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1f4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f1f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f1f8:	e841 2300 	strex	r3, r2, [r1]
 800f1fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800f1fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f200:	2b00      	cmp	r3, #0
 800f202:	d1e5      	bne.n	800f1d0 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	681b      	ldr	r3, [r3, #0]
 800f208:	3308      	adds	r3, #8
 800f20a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f20c:	697b      	ldr	r3, [r7, #20]
 800f20e:	e853 3f00 	ldrex	r3, [r3]
 800f212:	613b      	str	r3, [r7, #16]
   return(result);
 800f214:	693b      	ldr	r3, [r7, #16]
 800f216:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f21a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	3308      	adds	r3, #8
 800f222:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800f224:	623a      	str	r2, [r7, #32]
 800f226:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f228:	69f9      	ldr	r1, [r7, #28]
 800f22a:	6a3a      	ldr	r2, [r7, #32]
 800f22c:	e841 2300 	strex	r3, r2, [r1]
 800f230:	61bb      	str	r3, [r7, #24]
   return(result);
 800f232:	69bb      	ldr	r3, [r7, #24]
 800f234:	2b00      	cmp	r3, #0
 800f236:	d1e5      	bne.n	800f204 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800f238:	2300      	movs	r3, #0
}
 800f23a:	4618      	mov	r0, r3
 800f23c:	3758      	adds	r7, #88	@ 0x58
 800f23e:	46bd      	mov	sp, r7
 800f240:	bd80      	pop	{r7, pc}
 800f242:	bf00      	nop
 800f244:	0800f453 	.word	0x0800f453
 800f248:	0800f57b 	.word	0x0800f57b
 800f24c:	0800f5b9 	.word	0x0800f5b9

0800f250 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800f250:	b480      	push	{r7}
 800f252:	b08f      	sub	sp, #60	@ 0x3c
 800f254:	af00      	add	r7, sp, #0
 800f256:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	681b      	ldr	r3, [r3, #0]
 800f25c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f25e:	6a3b      	ldr	r3, [r7, #32]
 800f260:	e853 3f00 	ldrex	r3, [r3]
 800f264:	61fb      	str	r3, [r7, #28]
   return(result);
 800f266:	69fb      	ldr	r3, [r7, #28]
 800f268:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800f26c:	637b      	str	r3, [r7, #52]	@ 0x34
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	681b      	ldr	r3, [r3, #0]
 800f272:	461a      	mov	r2, r3
 800f274:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f276:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f278:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f27a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f27c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f27e:	e841 2300 	strex	r3, r2, [r1]
 800f282:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f286:	2b00      	cmp	r3, #0
 800f288:	d1e6      	bne.n	800f258 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	681b      	ldr	r3, [r3, #0]
 800f28e:	3308      	adds	r3, #8
 800f290:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f292:	68fb      	ldr	r3, [r7, #12]
 800f294:	e853 3f00 	ldrex	r3, [r3]
 800f298:	60bb      	str	r3, [r7, #8]
   return(result);
 800f29a:	68bb      	ldr	r3, [r7, #8]
 800f29c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800f2a0:	633b      	str	r3, [r7, #48]	@ 0x30
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	681b      	ldr	r3, [r3, #0]
 800f2a6:	3308      	adds	r3, #8
 800f2a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f2aa:	61ba      	str	r2, [r7, #24]
 800f2ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f2ae:	6979      	ldr	r1, [r7, #20]
 800f2b0:	69ba      	ldr	r2, [r7, #24]
 800f2b2:	e841 2300 	strex	r3, r2, [r1]
 800f2b6:	613b      	str	r3, [r7, #16]
   return(result);
 800f2b8:	693b      	ldr	r3, [r7, #16]
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d1e5      	bne.n	800f28a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	2220      	movs	r2, #32
 800f2c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800f2c6:	bf00      	nop
 800f2c8:	373c      	adds	r7, #60	@ 0x3c
 800f2ca:	46bd      	mov	sp, r7
 800f2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2d0:	4770      	bx	lr
	...

0800f2d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f2d4:	b480      	push	{r7}
 800f2d6:	b095      	sub	sp, #84	@ 0x54
 800f2d8:	af00      	add	r7, sp, #0
 800f2da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	681b      	ldr	r3, [r3, #0]
 800f2e0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f2e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f2e4:	e853 3f00 	ldrex	r3, [r3]
 800f2e8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f2ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f2f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	681b      	ldr	r3, [r3, #0]
 800f2f6:	461a      	mov	r2, r3
 800f2f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f2fa:	643b      	str	r3, [r7, #64]	@ 0x40
 800f2fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f2fe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f300:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f302:	e841 2300 	strex	r3, r2, [r1]
 800f306:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	d1e6      	bne.n	800f2dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	681b      	ldr	r3, [r3, #0]
 800f312:	3308      	adds	r3, #8
 800f314:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f316:	6a3b      	ldr	r3, [r7, #32]
 800f318:	e853 3f00 	ldrex	r3, [r3]
 800f31c:	61fb      	str	r3, [r7, #28]
   return(result);
 800f31e:	69fa      	ldr	r2, [r7, #28]
 800f320:	4b1e      	ldr	r3, [pc, #120]	@ (800f39c <UART_EndRxTransfer+0xc8>)
 800f322:	4013      	ands	r3, r2
 800f324:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	3308      	adds	r3, #8
 800f32c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f32e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f330:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f332:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f334:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f336:	e841 2300 	strex	r3, r2, [r1]
 800f33a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f33c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f33e:	2b00      	cmp	r3, #0
 800f340:	d1e5      	bne.n	800f30e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f346:	2b01      	cmp	r3, #1
 800f348:	d118      	bne.n	800f37c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	681b      	ldr	r3, [r3, #0]
 800f34e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f350:	68fb      	ldr	r3, [r7, #12]
 800f352:	e853 3f00 	ldrex	r3, [r3]
 800f356:	60bb      	str	r3, [r7, #8]
   return(result);
 800f358:	68bb      	ldr	r3, [r7, #8]
 800f35a:	f023 0310 	bic.w	r3, r3, #16
 800f35e:	647b      	str	r3, [r7, #68]	@ 0x44
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	461a      	mov	r2, r3
 800f366:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f368:	61bb      	str	r3, [r7, #24]
 800f36a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f36c:	6979      	ldr	r1, [r7, #20]
 800f36e:	69ba      	ldr	r2, [r7, #24]
 800f370:	e841 2300 	strex	r3, r2, [r1]
 800f374:	613b      	str	r3, [r7, #16]
   return(result);
 800f376:	693b      	ldr	r3, [r7, #16]
 800f378:	2b00      	cmp	r3, #0
 800f37a:	d1e6      	bne.n	800f34a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	2220      	movs	r2, #32
 800f380:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	2200      	movs	r2, #0
 800f388:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	2200      	movs	r2, #0
 800f38e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800f390:	bf00      	nop
 800f392:	3754      	adds	r7, #84	@ 0x54
 800f394:	46bd      	mov	sp, r7
 800f396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f39a:	4770      	bx	lr
 800f39c:	effffffe 	.word	0xeffffffe

0800f3a0 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800f3a0:	b580      	push	{r7, lr}
 800f3a2:	b090      	sub	sp, #64	@ 0x40
 800f3a4:	af00      	add	r7, sp, #0
 800f3a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f3ac:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	69db      	ldr	r3, [r3, #28]
 800f3b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f3b6:	d037      	beq.n	800f428 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 800f3b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f3ba:	2200      	movs	r2, #0
 800f3bc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f3c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f3c2:	681b      	ldr	r3, [r3, #0]
 800f3c4:	3308      	adds	r3, #8
 800f3c6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3ca:	e853 3f00 	ldrex	r3, [r3]
 800f3ce:	623b      	str	r3, [r7, #32]
   return(result);
 800f3d0:	6a3b      	ldr	r3, [r7, #32]
 800f3d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f3d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f3d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	3308      	adds	r3, #8
 800f3de:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f3e0:	633a      	str	r2, [r7, #48]	@ 0x30
 800f3e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f3e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f3e8:	e841 2300 	strex	r3, r2, [r1]
 800f3ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f3ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3f0:	2b00      	cmp	r3, #0
 800f3f2:	d1e5      	bne.n	800f3c0 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f3f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f3f6:	681b      	ldr	r3, [r3, #0]
 800f3f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3fa:	693b      	ldr	r3, [r7, #16]
 800f3fc:	e853 3f00 	ldrex	r3, [r3]
 800f400:	60fb      	str	r3, [r7, #12]
   return(result);
 800f402:	68fb      	ldr	r3, [r7, #12]
 800f404:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f408:	637b      	str	r3, [r7, #52]	@ 0x34
 800f40a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f40c:	681b      	ldr	r3, [r3, #0]
 800f40e:	461a      	mov	r2, r3
 800f410:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f412:	61fb      	str	r3, [r7, #28]
 800f414:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f416:	69b9      	ldr	r1, [r7, #24]
 800f418:	69fa      	ldr	r2, [r7, #28]
 800f41a:	e841 2300 	strex	r3, r2, [r1]
 800f41e:	617b      	str	r3, [r7, #20]
   return(result);
 800f420:	697b      	ldr	r3, [r7, #20]
 800f422:	2b00      	cmp	r3, #0
 800f424:	d1e6      	bne.n	800f3f4 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800f426:	e002      	b.n	800f42e <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 800f428:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800f42a:	f7f5 f989 	bl	8004740 <HAL_UART_TxCpltCallback>
}
 800f42e:	bf00      	nop
 800f430:	3740      	adds	r7, #64	@ 0x40
 800f432:	46bd      	mov	sp, r7
 800f434:	bd80      	pop	{r7, pc}

0800f436 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800f436:	b580      	push	{r7, lr}
 800f438:	b084      	sub	sp, #16
 800f43a:	af00      	add	r7, sp, #0
 800f43c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f442:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800f444:	68f8      	ldr	r0, [r7, #12]
 800f446:	f7fe ff13 	bl	800e270 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f44a:	bf00      	nop
 800f44c:	3710      	adds	r7, #16
 800f44e:	46bd      	mov	sp, r7
 800f450:	bd80      	pop	{r7, pc}

0800f452 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800f452:	b580      	push	{r7, lr}
 800f454:	b09c      	sub	sp, #112	@ 0x70
 800f456:	af00      	add	r7, sp, #0
 800f458:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f45e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	69db      	ldr	r3, [r3, #28]
 800f464:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f468:	d071      	beq.n	800f54e <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800f46a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f46c:	2200      	movs	r2, #0
 800f46e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f472:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f474:	681b      	ldr	r3, [r3, #0]
 800f476:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f478:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f47a:	e853 3f00 	ldrex	r3, [r3]
 800f47e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f480:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f482:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f486:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f488:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f48a:	681b      	ldr	r3, [r3, #0]
 800f48c:	461a      	mov	r2, r3
 800f48e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f490:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f492:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f494:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f496:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f498:	e841 2300 	strex	r3, r2, [r1]
 800f49c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f49e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d1e6      	bne.n	800f472 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f4a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f4a6:	681b      	ldr	r3, [r3, #0]
 800f4a8:	3308      	adds	r3, #8
 800f4aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f4ae:	e853 3f00 	ldrex	r3, [r3]
 800f4b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f4b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f4b6:	f023 0301 	bic.w	r3, r3, #1
 800f4ba:	667b      	str	r3, [r7, #100]	@ 0x64
 800f4bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f4be:	681b      	ldr	r3, [r3, #0]
 800f4c0:	3308      	adds	r3, #8
 800f4c2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800f4c4:	647a      	str	r2, [r7, #68]	@ 0x44
 800f4c6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f4ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f4cc:	e841 2300 	strex	r3, r2, [r1]
 800f4d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f4d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	d1e5      	bne.n	800f4a4 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f4d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f4da:	681b      	ldr	r3, [r3, #0]
 800f4dc:	3308      	adds	r3, #8
 800f4de:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4e2:	e853 3f00 	ldrex	r3, [r3]
 800f4e6:	623b      	str	r3, [r7, #32]
   return(result);
 800f4e8:	6a3b      	ldr	r3, [r7, #32]
 800f4ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f4ee:	663b      	str	r3, [r7, #96]	@ 0x60
 800f4f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f4f2:	681b      	ldr	r3, [r3, #0]
 800f4f4:	3308      	adds	r3, #8
 800f4f6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800f4f8:	633a      	str	r2, [r7, #48]	@ 0x30
 800f4fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f4fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f500:	e841 2300 	strex	r3, r2, [r1]
 800f504:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d1e5      	bne.n	800f4d8 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800f50c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f50e:	2220      	movs	r2, #32
 800f510:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f514:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f516:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f518:	2b01      	cmp	r3, #1
 800f51a:	d118      	bne.n	800f54e <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f51c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f51e:	681b      	ldr	r3, [r3, #0]
 800f520:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f522:	693b      	ldr	r3, [r7, #16]
 800f524:	e853 3f00 	ldrex	r3, [r3]
 800f528:	60fb      	str	r3, [r7, #12]
   return(result);
 800f52a:	68fb      	ldr	r3, [r7, #12]
 800f52c:	f023 0310 	bic.w	r3, r3, #16
 800f530:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f532:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f534:	681b      	ldr	r3, [r3, #0]
 800f536:	461a      	mov	r2, r3
 800f538:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f53a:	61fb      	str	r3, [r7, #28]
 800f53c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f53e:	69b9      	ldr	r1, [r7, #24]
 800f540:	69fa      	ldr	r2, [r7, #28]
 800f542:	e841 2300 	strex	r3, r2, [r1]
 800f546:	617b      	str	r3, [r7, #20]
   return(result);
 800f548:	697b      	ldr	r3, [r7, #20]
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	d1e6      	bne.n	800f51c <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f54e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f550:	2200      	movs	r2, #0
 800f552:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f554:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f556:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f558:	2b01      	cmp	r3, #1
 800f55a:	d107      	bne.n	800f56c <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f55c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f55e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f562:	4619      	mov	r1, r3
 800f564:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800f566:	f7f5 f89f 	bl	80046a8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800f56a:	e002      	b.n	800f572 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 800f56c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800f56e:	f7fe fe89 	bl	800e284 <HAL_UART_RxCpltCallback>
}
 800f572:	bf00      	nop
 800f574:	3770      	adds	r7, #112	@ 0x70
 800f576:	46bd      	mov	sp, r7
 800f578:	bd80      	pop	{r7, pc}

0800f57a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800f57a:	b580      	push	{r7, lr}
 800f57c:	b084      	sub	sp, #16
 800f57e:	af00      	add	r7, sp, #0
 800f580:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f586:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800f588:	68fb      	ldr	r3, [r7, #12]
 800f58a:	2201      	movs	r2, #1
 800f58c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f58e:	68fb      	ldr	r3, [r7, #12]
 800f590:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f592:	2b01      	cmp	r3, #1
 800f594:	d109      	bne.n	800f5aa <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800f596:	68fb      	ldr	r3, [r7, #12]
 800f598:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f59c:	085b      	lsrs	r3, r3, #1
 800f59e:	b29b      	uxth	r3, r3
 800f5a0:	4619      	mov	r1, r3
 800f5a2:	68f8      	ldr	r0, [r7, #12]
 800f5a4:	f7f5 f880 	bl	80046a8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800f5a8:	e002      	b.n	800f5b0 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800f5aa:	68f8      	ldr	r0, [r7, #12]
 800f5ac:	f7fe fe74 	bl	800e298 <HAL_UART_RxHalfCpltCallback>
}
 800f5b0:	bf00      	nop
 800f5b2:	3710      	adds	r7, #16
 800f5b4:	46bd      	mov	sp, r7
 800f5b6:	bd80      	pop	{r7, pc}

0800f5b8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800f5b8:	b580      	push	{r7, lr}
 800f5ba:	b086      	sub	sp, #24
 800f5bc:	af00      	add	r7, sp, #0
 800f5be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f5c4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800f5c6:	697b      	ldr	r3, [r7, #20]
 800f5c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f5cc:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800f5ce:	697b      	ldr	r3, [r7, #20]
 800f5d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f5d4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800f5d6:	697b      	ldr	r3, [r7, #20]
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	689b      	ldr	r3, [r3, #8]
 800f5dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f5e0:	2b80      	cmp	r3, #128	@ 0x80
 800f5e2:	d109      	bne.n	800f5f8 <UART_DMAError+0x40>
 800f5e4:	693b      	ldr	r3, [r7, #16]
 800f5e6:	2b21      	cmp	r3, #33	@ 0x21
 800f5e8:	d106      	bne.n	800f5f8 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800f5ea:	697b      	ldr	r3, [r7, #20]
 800f5ec:	2200      	movs	r2, #0
 800f5ee:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800f5f2:	6978      	ldr	r0, [r7, #20]
 800f5f4:	f7ff fe2c 	bl	800f250 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800f5f8:	697b      	ldr	r3, [r7, #20]
 800f5fa:	681b      	ldr	r3, [r3, #0]
 800f5fc:	689b      	ldr	r3, [r3, #8]
 800f5fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f602:	2b40      	cmp	r3, #64	@ 0x40
 800f604:	d109      	bne.n	800f61a <UART_DMAError+0x62>
 800f606:	68fb      	ldr	r3, [r7, #12]
 800f608:	2b22      	cmp	r3, #34	@ 0x22
 800f60a:	d106      	bne.n	800f61a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800f60c:	697b      	ldr	r3, [r7, #20]
 800f60e:	2200      	movs	r2, #0
 800f610:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800f614:	6978      	ldr	r0, [r7, #20]
 800f616:	f7ff fe5d 	bl	800f2d4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800f61a:	697b      	ldr	r3, [r7, #20]
 800f61c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f620:	f043 0210 	orr.w	r2, r3, #16
 800f624:	697b      	ldr	r3, [r7, #20]
 800f626:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f62a:	6978      	ldr	r0, [r7, #20]
 800f62c:	f7fe fe3e 	bl	800e2ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f630:	bf00      	nop
 800f632:	3718      	adds	r7, #24
 800f634:	46bd      	mov	sp, r7
 800f636:	bd80      	pop	{r7, pc}

0800f638 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f638:	b580      	push	{r7, lr}
 800f63a:	b084      	sub	sp, #16
 800f63c:	af00      	add	r7, sp, #0
 800f63e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f644:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f646:	68fb      	ldr	r3, [r7, #12]
 800f648:	2200      	movs	r2, #0
 800f64a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f64e:	68f8      	ldr	r0, [r7, #12]
 800f650:	f7fe fe2c 	bl	800e2ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f654:	bf00      	nop
 800f656:	3710      	adds	r7, #16
 800f658:	46bd      	mov	sp, r7
 800f65a:	bd80      	pop	{r7, pc}

0800f65c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f65c:	b580      	push	{r7, lr}
 800f65e:	b088      	sub	sp, #32
 800f660:	af00      	add	r7, sp, #0
 800f662:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	681b      	ldr	r3, [r3, #0]
 800f668:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f66a:	68fb      	ldr	r3, [r7, #12]
 800f66c:	e853 3f00 	ldrex	r3, [r3]
 800f670:	60bb      	str	r3, [r7, #8]
   return(result);
 800f672:	68bb      	ldr	r3, [r7, #8]
 800f674:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f678:	61fb      	str	r3, [r7, #28]
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	681b      	ldr	r3, [r3, #0]
 800f67e:	461a      	mov	r2, r3
 800f680:	69fb      	ldr	r3, [r7, #28]
 800f682:	61bb      	str	r3, [r7, #24]
 800f684:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f686:	6979      	ldr	r1, [r7, #20]
 800f688:	69ba      	ldr	r2, [r7, #24]
 800f68a:	e841 2300 	strex	r3, r2, [r1]
 800f68e:	613b      	str	r3, [r7, #16]
   return(result);
 800f690:	693b      	ldr	r3, [r7, #16]
 800f692:	2b00      	cmp	r3, #0
 800f694:	d1e6      	bne.n	800f664 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	2220      	movs	r2, #32
 800f69a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	2200      	movs	r2, #0
 800f6a2:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f6a4:	6878      	ldr	r0, [r7, #4]
 800f6a6:	f7f5 f84b 	bl	8004740 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f6aa:	bf00      	nop
 800f6ac:	3720      	adds	r7, #32
 800f6ae:	46bd      	mov	sp, r7
 800f6b0:	bd80      	pop	{r7, pc}

0800f6b2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f6b2:	b480      	push	{r7}
 800f6b4:	b083      	sub	sp, #12
 800f6b6:	af00      	add	r7, sp, #0
 800f6b8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f6ba:	bf00      	nop
 800f6bc:	370c      	adds	r7, #12
 800f6be:	46bd      	mov	sp, r7
 800f6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6c4:	4770      	bx	lr

0800f6c6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800f6c6:	b480      	push	{r7}
 800f6c8:	b083      	sub	sp, #12
 800f6ca:	af00      	add	r7, sp, #0
 800f6cc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800f6ce:	bf00      	nop
 800f6d0:	370c      	adds	r7, #12
 800f6d2:	46bd      	mov	sp, r7
 800f6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6d8:	4770      	bx	lr

0800f6da <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800f6da:	b480      	push	{r7}
 800f6dc:	b083      	sub	sp, #12
 800f6de:	af00      	add	r7, sp, #0
 800f6e0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800f6e2:	bf00      	nop
 800f6e4:	370c      	adds	r7, #12
 800f6e6:	46bd      	mov	sp, r7
 800f6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ec:	4770      	bx	lr

0800f6ee <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f6ee:	b480      	push	{r7}
 800f6f0:	b085      	sub	sp, #20
 800f6f2:	af00      	add	r7, sp, #0
 800f6f4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f6fc:	2b01      	cmp	r3, #1
 800f6fe:	d101      	bne.n	800f704 <HAL_UARTEx_DisableFifoMode+0x16>
 800f700:	2302      	movs	r3, #2
 800f702:	e027      	b.n	800f754 <HAL_UARTEx_DisableFifoMode+0x66>
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	2201      	movs	r2, #1
 800f708:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	2224      	movs	r2, #36	@ 0x24
 800f710:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	681b      	ldr	r3, [r3, #0]
 800f718:	681b      	ldr	r3, [r3, #0]
 800f71a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	681b      	ldr	r3, [r3, #0]
 800f720:	681a      	ldr	r2, [r3, #0]
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	681b      	ldr	r3, [r3, #0]
 800f726:	f022 0201 	bic.w	r2, r2, #1
 800f72a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f72c:	68fb      	ldr	r3, [r7, #12]
 800f72e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f732:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	2200      	movs	r2, #0
 800f738:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	681b      	ldr	r3, [r3, #0]
 800f73e:	68fa      	ldr	r2, [r7, #12]
 800f740:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	2220      	movs	r2, #32
 800f746:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	2200      	movs	r2, #0
 800f74e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f752:	2300      	movs	r3, #0
}
 800f754:	4618      	mov	r0, r3
 800f756:	3714      	adds	r7, #20
 800f758:	46bd      	mov	sp, r7
 800f75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f75e:	4770      	bx	lr

0800f760 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f760:	b580      	push	{r7, lr}
 800f762:	b084      	sub	sp, #16
 800f764:	af00      	add	r7, sp, #0
 800f766:	6078      	str	r0, [r7, #4]
 800f768:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f770:	2b01      	cmp	r3, #1
 800f772:	d101      	bne.n	800f778 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f774:	2302      	movs	r3, #2
 800f776:	e02d      	b.n	800f7d4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	2201      	movs	r2, #1
 800f77c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	2224      	movs	r2, #36	@ 0x24
 800f784:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	681b      	ldr	r3, [r3, #0]
 800f78e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	681b      	ldr	r3, [r3, #0]
 800f794:	681a      	ldr	r2, [r3, #0]
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	681b      	ldr	r3, [r3, #0]
 800f79a:	f022 0201 	bic.w	r2, r2, #1
 800f79e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	681b      	ldr	r3, [r3, #0]
 800f7a4:	689b      	ldr	r3, [r3, #8]
 800f7a6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	681b      	ldr	r3, [r3, #0]
 800f7ae:	683a      	ldr	r2, [r7, #0]
 800f7b0:	430a      	orrs	r2, r1
 800f7b2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f7b4:	6878      	ldr	r0, [r7, #4]
 800f7b6:	f000 f8a3 	bl	800f900 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	681b      	ldr	r3, [r3, #0]
 800f7be:	68fa      	ldr	r2, [r7, #12]
 800f7c0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	2220      	movs	r2, #32
 800f7c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	2200      	movs	r2, #0
 800f7ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f7d2:	2300      	movs	r3, #0
}
 800f7d4:	4618      	mov	r0, r3
 800f7d6:	3710      	adds	r7, #16
 800f7d8:	46bd      	mov	sp, r7
 800f7da:	bd80      	pop	{r7, pc}

0800f7dc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f7dc:	b580      	push	{r7, lr}
 800f7de:	b084      	sub	sp, #16
 800f7e0:	af00      	add	r7, sp, #0
 800f7e2:	6078      	str	r0, [r7, #4]
 800f7e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f7ec:	2b01      	cmp	r3, #1
 800f7ee:	d101      	bne.n	800f7f4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f7f0:	2302      	movs	r3, #2
 800f7f2:	e02d      	b.n	800f850 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	2201      	movs	r2, #1
 800f7f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	2224      	movs	r2, #36	@ 0x24
 800f800:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	681b      	ldr	r3, [r3, #0]
 800f808:	681b      	ldr	r3, [r3, #0]
 800f80a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	681a      	ldr	r2, [r3, #0]
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	681b      	ldr	r3, [r3, #0]
 800f816:	f022 0201 	bic.w	r2, r2, #1
 800f81a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	681b      	ldr	r3, [r3, #0]
 800f820:	689b      	ldr	r3, [r3, #8]
 800f822:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	681b      	ldr	r3, [r3, #0]
 800f82a:	683a      	ldr	r2, [r7, #0]
 800f82c:	430a      	orrs	r2, r1
 800f82e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f830:	6878      	ldr	r0, [r7, #4]
 800f832:	f000 f865 	bl	800f900 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	681b      	ldr	r3, [r3, #0]
 800f83a:	68fa      	ldr	r2, [r7, #12]
 800f83c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	2220      	movs	r2, #32
 800f842:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	2200      	movs	r2, #0
 800f84a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f84e:	2300      	movs	r3, #0
}
 800f850:	4618      	mov	r0, r3
 800f852:	3710      	adds	r7, #16
 800f854:	46bd      	mov	sp, r7
 800f856:	bd80      	pop	{r7, pc}

0800f858 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f858:	b580      	push	{r7, lr}
 800f85a:	b08c      	sub	sp, #48	@ 0x30
 800f85c:	af00      	add	r7, sp, #0
 800f85e:	60f8      	str	r0, [r7, #12]
 800f860:	60b9      	str	r1, [r7, #8]
 800f862:	4613      	mov	r3, r2
 800f864:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f866:	68fb      	ldr	r3, [r7, #12]
 800f868:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f86c:	2b20      	cmp	r3, #32
 800f86e:	d142      	bne.n	800f8f6 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800f870:	68bb      	ldr	r3, [r7, #8]
 800f872:	2b00      	cmp	r3, #0
 800f874:	d002      	beq.n	800f87c <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800f876:	88fb      	ldrh	r3, [r7, #6]
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d101      	bne.n	800f880 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800f87c:	2301      	movs	r3, #1
 800f87e:	e03b      	b.n	800f8f8 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800f880:	68fb      	ldr	r3, [r7, #12]
 800f882:	2201      	movs	r2, #1
 800f884:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f886:	68fb      	ldr	r3, [r7, #12]
 800f888:	2200      	movs	r2, #0
 800f88a:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800f88c:	88fb      	ldrh	r3, [r7, #6]
 800f88e:	461a      	mov	r2, r3
 800f890:	68b9      	ldr	r1, [r7, #8]
 800f892:	68f8      	ldr	r0, [r7, #12]
 800f894:	f7ff fc36 	bl	800f104 <UART_Start_Receive_DMA>
 800f898:	4603      	mov	r3, r0
 800f89a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800f89e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d124      	bne.n	800f8f0 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f8a6:	68fb      	ldr	r3, [r7, #12]
 800f8a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f8aa:	2b01      	cmp	r3, #1
 800f8ac:	d11d      	bne.n	800f8ea <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f8ae:	68fb      	ldr	r3, [r7, #12]
 800f8b0:	681b      	ldr	r3, [r3, #0]
 800f8b2:	2210      	movs	r2, #16
 800f8b4:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f8b6:	68fb      	ldr	r3, [r7, #12]
 800f8b8:	681b      	ldr	r3, [r3, #0]
 800f8ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8bc:	69bb      	ldr	r3, [r7, #24]
 800f8be:	e853 3f00 	ldrex	r3, [r3]
 800f8c2:	617b      	str	r3, [r7, #20]
   return(result);
 800f8c4:	697b      	ldr	r3, [r7, #20]
 800f8c6:	f043 0310 	orr.w	r3, r3, #16
 800f8ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f8cc:	68fb      	ldr	r3, [r7, #12]
 800f8ce:	681b      	ldr	r3, [r3, #0]
 800f8d0:	461a      	mov	r2, r3
 800f8d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f8d4:	627b      	str	r3, [r7, #36]	@ 0x24
 800f8d6:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8d8:	6a39      	ldr	r1, [r7, #32]
 800f8da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f8dc:	e841 2300 	strex	r3, r2, [r1]
 800f8e0:	61fb      	str	r3, [r7, #28]
   return(result);
 800f8e2:	69fb      	ldr	r3, [r7, #28]
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	d1e6      	bne.n	800f8b6 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800f8e8:	e002      	b.n	800f8f0 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800f8ea:	2301      	movs	r3, #1
 800f8ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800f8f0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f8f4:	e000      	b.n	800f8f8 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800f8f6:	2302      	movs	r3, #2
  }
}
 800f8f8:	4618      	mov	r0, r3
 800f8fa:	3730      	adds	r7, #48	@ 0x30
 800f8fc:	46bd      	mov	sp, r7
 800f8fe:	bd80      	pop	{r7, pc}

0800f900 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f900:	b480      	push	{r7}
 800f902:	b085      	sub	sp, #20
 800f904:	af00      	add	r7, sp, #0
 800f906:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	d108      	bne.n	800f922 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	2201      	movs	r2, #1
 800f914:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	2201      	movs	r2, #1
 800f91c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f920:	e031      	b.n	800f986 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f922:	2310      	movs	r3, #16
 800f924:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f926:	2310      	movs	r3, #16
 800f928:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	681b      	ldr	r3, [r3, #0]
 800f92e:	689b      	ldr	r3, [r3, #8]
 800f930:	0e5b      	lsrs	r3, r3, #25
 800f932:	b2db      	uxtb	r3, r3
 800f934:	f003 0307 	and.w	r3, r3, #7
 800f938:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	681b      	ldr	r3, [r3, #0]
 800f93e:	689b      	ldr	r3, [r3, #8]
 800f940:	0f5b      	lsrs	r3, r3, #29
 800f942:	b2db      	uxtb	r3, r3
 800f944:	f003 0307 	and.w	r3, r3, #7
 800f948:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f94a:	7bbb      	ldrb	r3, [r7, #14]
 800f94c:	7b3a      	ldrb	r2, [r7, #12]
 800f94e:	4911      	ldr	r1, [pc, #68]	@ (800f994 <UARTEx_SetNbDataToProcess+0x94>)
 800f950:	5c8a      	ldrb	r2, [r1, r2]
 800f952:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f956:	7b3a      	ldrb	r2, [r7, #12]
 800f958:	490f      	ldr	r1, [pc, #60]	@ (800f998 <UARTEx_SetNbDataToProcess+0x98>)
 800f95a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f95c:	fb93 f3f2 	sdiv	r3, r3, r2
 800f960:	b29a      	uxth	r2, r3
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f968:	7bfb      	ldrb	r3, [r7, #15]
 800f96a:	7b7a      	ldrb	r2, [r7, #13]
 800f96c:	4909      	ldr	r1, [pc, #36]	@ (800f994 <UARTEx_SetNbDataToProcess+0x94>)
 800f96e:	5c8a      	ldrb	r2, [r1, r2]
 800f970:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f974:	7b7a      	ldrb	r2, [r7, #13]
 800f976:	4908      	ldr	r1, [pc, #32]	@ (800f998 <UARTEx_SetNbDataToProcess+0x98>)
 800f978:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f97a:	fb93 f3f2 	sdiv	r3, r3, r2
 800f97e:	b29a      	uxth	r2, r3
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800f986:	bf00      	nop
 800f988:	3714      	adds	r7, #20
 800f98a:	46bd      	mov	sp, r7
 800f98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f990:	4770      	bx	lr
 800f992:	bf00      	nop
 800f994:	080146a0 	.word	0x080146a0
 800f998:	080146a8 	.word	0x080146a8

0800f99c <__cvt>:
 800f99c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f99e:	ed2d 8b02 	vpush	{d8}
 800f9a2:	eeb0 8b40 	vmov.f64	d8, d0
 800f9a6:	b085      	sub	sp, #20
 800f9a8:	4617      	mov	r7, r2
 800f9aa:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800f9ac:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f9ae:	ee18 2a90 	vmov	r2, s17
 800f9b2:	f025 0520 	bic.w	r5, r5, #32
 800f9b6:	2a00      	cmp	r2, #0
 800f9b8:	bfb6      	itet	lt
 800f9ba:	222d      	movlt	r2, #45	@ 0x2d
 800f9bc:	2200      	movge	r2, #0
 800f9be:	eeb1 8b40 	vneglt.f64	d8, d0
 800f9c2:	2d46      	cmp	r5, #70	@ 0x46
 800f9c4:	460c      	mov	r4, r1
 800f9c6:	701a      	strb	r2, [r3, #0]
 800f9c8:	d004      	beq.n	800f9d4 <__cvt+0x38>
 800f9ca:	2d45      	cmp	r5, #69	@ 0x45
 800f9cc:	d100      	bne.n	800f9d0 <__cvt+0x34>
 800f9ce:	3401      	adds	r4, #1
 800f9d0:	2102      	movs	r1, #2
 800f9d2:	e000      	b.n	800f9d6 <__cvt+0x3a>
 800f9d4:	2103      	movs	r1, #3
 800f9d6:	ab03      	add	r3, sp, #12
 800f9d8:	9301      	str	r3, [sp, #4]
 800f9da:	ab02      	add	r3, sp, #8
 800f9dc:	9300      	str	r3, [sp, #0]
 800f9de:	4622      	mov	r2, r4
 800f9e0:	4633      	mov	r3, r6
 800f9e2:	eeb0 0b48 	vmov.f64	d0, d8
 800f9e6:	f001 f963 	bl	8010cb0 <_dtoa_r>
 800f9ea:	2d47      	cmp	r5, #71	@ 0x47
 800f9ec:	d114      	bne.n	800fa18 <__cvt+0x7c>
 800f9ee:	07fb      	lsls	r3, r7, #31
 800f9f0:	d50a      	bpl.n	800fa08 <__cvt+0x6c>
 800f9f2:	1902      	adds	r2, r0, r4
 800f9f4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800f9f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9fc:	bf08      	it	eq
 800f9fe:	9203      	streq	r2, [sp, #12]
 800fa00:	2130      	movs	r1, #48	@ 0x30
 800fa02:	9b03      	ldr	r3, [sp, #12]
 800fa04:	4293      	cmp	r3, r2
 800fa06:	d319      	bcc.n	800fa3c <__cvt+0xa0>
 800fa08:	9b03      	ldr	r3, [sp, #12]
 800fa0a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fa0c:	1a1b      	subs	r3, r3, r0
 800fa0e:	6013      	str	r3, [r2, #0]
 800fa10:	b005      	add	sp, #20
 800fa12:	ecbd 8b02 	vpop	{d8}
 800fa16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa18:	2d46      	cmp	r5, #70	@ 0x46
 800fa1a:	eb00 0204 	add.w	r2, r0, r4
 800fa1e:	d1e9      	bne.n	800f9f4 <__cvt+0x58>
 800fa20:	7803      	ldrb	r3, [r0, #0]
 800fa22:	2b30      	cmp	r3, #48	@ 0x30
 800fa24:	d107      	bne.n	800fa36 <__cvt+0x9a>
 800fa26:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800fa2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa2e:	bf1c      	itt	ne
 800fa30:	f1c4 0401 	rsbne	r4, r4, #1
 800fa34:	6034      	strne	r4, [r6, #0]
 800fa36:	6833      	ldr	r3, [r6, #0]
 800fa38:	441a      	add	r2, r3
 800fa3a:	e7db      	b.n	800f9f4 <__cvt+0x58>
 800fa3c:	1c5c      	adds	r4, r3, #1
 800fa3e:	9403      	str	r4, [sp, #12]
 800fa40:	7019      	strb	r1, [r3, #0]
 800fa42:	e7de      	b.n	800fa02 <__cvt+0x66>

0800fa44 <__exponent>:
 800fa44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fa46:	2900      	cmp	r1, #0
 800fa48:	bfba      	itte	lt
 800fa4a:	4249      	neglt	r1, r1
 800fa4c:	232d      	movlt	r3, #45	@ 0x2d
 800fa4e:	232b      	movge	r3, #43	@ 0x2b
 800fa50:	2909      	cmp	r1, #9
 800fa52:	7002      	strb	r2, [r0, #0]
 800fa54:	7043      	strb	r3, [r0, #1]
 800fa56:	dd29      	ble.n	800faac <__exponent+0x68>
 800fa58:	f10d 0307 	add.w	r3, sp, #7
 800fa5c:	461d      	mov	r5, r3
 800fa5e:	270a      	movs	r7, #10
 800fa60:	461a      	mov	r2, r3
 800fa62:	fbb1 f6f7 	udiv	r6, r1, r7
 800fa66:	fb07 1416 	mls	r4, r7, r6, r1
 800fa6a:	3430      	adds	r4, #48	@ 0x30
 800fa6c:	f802 4c01 	strb.w	r4, [r2, #-1]
 800fa70:	460c      	mov	r4, r1
 800fa72:	2c63      	cmp	r4, #99	@ 0x63
 800fa74:	f103 33ff 	add.w	r3, r3, #4294967295
 800fa78:	4631      	mov	r1, r6
 800fa7a:	dcf1      	bgt.n	800fa60 <__exponent+0x1c>
 800fa7c:	3130      	adds	r1, #48	@ 0x30
 800fa7e:	1e94      	subs	r4, r2, #2
 800fa80:	f803 1c01 	strb.w	r1, [r3, #-1]
 800fa84:	1c41      	adds	r1, r0, #1
 800fa86:	4623      	mov	r3, r4
 800fa88:	42ab      	cmp	r3, r5
 800fa8a:	d30a      	bcc.n	800faa2 <__exponent+0x5e>
 800fa8c:	f10d 0309 	add.w	r3, sp, #9
 800fa90:	1a9b      	subs	r3, r3, r2
 800fa92:	42ac      	cmp	r4, r5
 800fa94:	bf88      	it	hi
 800fa96:	2300      	movhi	r3, #0
 800fa98:	3302      	adds	r3, #2
 800fa9a:	4403      	add	r3, r0
 800fa9c:	1a18      	subs	r0, r3, r0
 800fa9e:	b003      	add	sp, #12
 800faa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800faa2:	f813 6b01 	ldrb.w	r6, [r3], #1
 800faa6:	f801 6f01 	strb.w	r6, [r1, #1]!
 800faaa:	e7ed      	b.n	800fa88 <__exponent+0x44>
 800faac:	2330      	movs	r3, #48	@ 0x30
 800faae:	3130      	adds	r1, #48	@ 0x30
 800fab0:	7083      	strb	r3, [r0, #2]
 800fab2:	70c1      	strb	r1, [r0, #3]
 800fab4:	1d03      	adds	r3, r0, #4
 800fab6:	e7f1      	b.n	800fa9c <__exponent+0x58>

0800fab8 <_printf_float>:
 800fab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fabc:	b08d      	sub	sp, #52	@ 0x34
 800fabe:	460c      	mov	r4, r1
 800fac0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800fac4:	4616      	mov	r6, r2
 800fac6:	461f      	mov	r7, r3
 800fac8:	4605      	mov	r5, r0
 800faca:	f000 ffdd 	bl	8010a88 <_localeconv_r>
 800face:	f8d0 b000 	ldr.w	fp, [r0]
 800fad2:	4658      	mov	r0, fp
 800fad4:	f7f0 fc54 	bl	8000380 <strlen>
 800fad8:	2300      	movs	r3, #0
 800fada:	930a      	str	r3, [sp, #40]	@ 0x28
 800fadc:	f8d8 3000 	ldr.w	r3, [r8]
 800fae0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800fae4:	6822      	ldr	r2, [r4, #0]
 800fae6:	9005      	str	r0, [sp, #20]
 800fae8:	3307      	adds	r3, #7
 800faea:	f023 0307 	bic.w	r3, r3, #7
 800faee:	f103 0108 	add.w	r1, r3, #8
 800faf2:	f8c8 1000 	str.w	r1, [r8]
 800faf6:	ed93 0b00 	vldr	d0, [r3]
 800fafa:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800fd58 <_printf_float+0x2a0>
 800fafe:	eeb0 7bc0 	vabs.f64	d7, d0
 800fb02:	eeb4 7b46 	vcmp.f64	d7, d6
 800fb06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb0a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800fb0e:	dd24      	ble.n	800fb5a <_printf_float+0xa2>
 800fb10:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800fb14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb18:	d502      	bpl.n	800fb20 <_printf_float+0x68>
 800fb1a:	232d      	movs	r3, #45	@ 0x2d
 800fb1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fb20:	498f      	ldr	r1, [pc, #572]	@ (800fd60 <_printf_float+0x2a8>)
 800fb22:	4b90      	ldr	r3, [pc, #576]	@ (800fd64 <_printf_float+0x2ac>)
 800fb24:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800fb28:	bf8c      	ite	hi
 800fb2a:	4688      	movhi	r8, r1
 800fb2c:	4698      	movls	r8, r3
 800fb2e:	f022 0204 	bic.w	r2, r2, #4
 800fb32:	2303      	movs	r3, #3
 800fb34:	6123      	str	r3, [r4, #16]
 800fb36:	6022      	str	r2, [r4, #0]
 800fb38:	f04f 0a00 	mov.w	sl, #0
 800fb3c:	9700      	str	r7, [sp, #0]
 800fb3e:	4633      	mov	r3, r6
 800fb40:	aa0b      	add	r2, sp, #44	@ 0x2c
 800fb42:	4621      	mov	r1, r4
 800fb44:	4628      	mov	r0, r5
 800fb46:	f000 f9d1 	bl	800feec <_printf_common>
 800fb4a:	3001      	adds	r0, #1
 800fb4c:	f040 8089 	bne.w	800fc62 <_printf_float+0x1aa>
 800fb50:	f04f 30ff 	mov.w	r0, #4294967295
 800fb54:	b00d      	add	sp, #52	@ 0x34
 800fb56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb5a:	eeb4 0b40 	vcmp.f64	d0, d0
 800fb5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb62:	d709      	bvc.n	800fb78 <_printf_float+0xc0>
 800fb64:	ee10 3a90 	vmov	r3, s1
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	bfbc      	itt	lt
 800fb6c:	232d      	movlt	r3, #45	@ 0x2d
 800fb6e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800fb72:	497d      	ldr	r1, [pc, #500]	@ (800fd68 <_printf_float+0x2b0>)
 800fb74:	4b7d      	ldr	r3, [pc, #500]	@ (800fd6c <_printf_float+0x2b4>)
 800fb76:	e7d5      	b.n	800fb24 <_printf_float+0x6c>
 800fb78:	6863      	ldr	r3, [r4, #4]
 800fb7a:	1c59      	adds	r1, r3, #1
 800fb7c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800fb80:	d139      	bne.n	800fbf6 <_printf_float+0x13e>
 800fb82:	2306      	movs	r3, #6
 800fb84:	6063      	str	r3, [r4, #4]
 800fb86:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800fb8a:	2300      	movs	r3, #0
 800fb8c:	6022      	str	r2, [r4, #0]
 800fb8e:	9303      	str	r3, [sp, #12]
 800fb90:	ab0a      	add	r3, sp, #40	@ 0x28
 800fb92:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800fb96:	ab09      	add	r3, sp, #36	@ 0x24
 800fb98:	9300      	str	r3, [sp, #0]
 800fb9a:	6861      	ldr	r1, [r4, #4]
 800fb9c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800fba0:	4628      	mov	r0, r5
 800fba2:	f7ff fefb 	bl	800f99c <__cvt>
 800fba6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800fbaa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fbac:	4680      	mov	r8, r0
 800fbae:	d129      	bne.n	800fc04 <_printf_float+0x14c>
 800fbb0:	1cc8      	adds	r0, r1, #3
 800fbb2:	db02      	blt.n	800fbba <_printf_float+0x102>
 800fbb4:	6863      	ldr	r3, [r4, #4]
 800fbb6:	4299      	cmp	r1, r3
 800fbb8:	dd41      	ble.n	800fc3e <_printf_float+0x186>
 800fbba:	f1a9 0902 	sub.w	r9, r9, #2
 800fbbe:	fa5f f989 	uxtb.w	r9, r9
 800fbc2:	3901      	subs	r1, #1
 800fbc4:	464a      	mov	r2, r9
 800fbc6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800fbca:	9109      	str	r1, [sp, #36]	@ 0x24
 800fbcc:	f7ff ff3a 	bl	800fa44 <__exponent>
 800fbd0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fbd2:	1813      	adds	r3, r2, r0
 800fbd4:	2a01      	cmp	r2, #1
 800fbd6:	4682      	mov	sl, r0
 800fbd8:	6123      	str	r3, [r4, #16]
 800fbda:	dc02      	bgt.n	800fbe2 <_printf_float+0x12a>
 800fbdc:	6822      	ldr	r2, [r4, #0]
 800fbde:	07d2      	lsls	r2, r2, #31
 800fbe0:	d501      	bpl.n	800fbe6 <_printf_float+0x12e>
 800fbe2:	3301      	adds	r3, #1
 800fbe4:	6123      	str	r3, [r4, #16]
 800fbe6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	d0a6      	beq.n	800fb3c <_printf_float+0x84>
 800fbee:	232d      	movs	r3, #45	@ 0x2d
 800fbf0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fbf4:	e7a2      	b.n	800fb3c <_printf_float+0x84>
 800fbf6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800fbfa:	d1c4      	bne.n	800fb86 <_printf_float+0xce>
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d1c2      	bne.n	800fb86 <_printf_float+0xce>
 800fc00:	2301      	movs	r3, #1
 800fc02:	e7bf      	b.n	800fb84 <_printf_float+0xcc>
 800fc04:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800fc08:	d9db      	bls.n	800fbc2 <_printf_float+0x10a>
 800fc0a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800fc0e:	d118      	bne.n	800fc42 <_printf_float+0x18a>
 800fc10:	2900      	cmp	r1, #0
 800fc12:	6863      	ldr	r3, [r4, #4]
 800fc14:	dd0b      	ble.n	800fc2e <_printf_float+0x176>
 800fc16:	6121      	str	r1, [r4, #16]
 800fc18:	b913      	cbnz	r3, 800fc20 <_printf_float+0x168>
 800fc1a:	6822      	ldr	r2, [r4, #0]
 800fc1c:	07d0      	lsls	r0, r2, #31
 800fc1e:	d502      	bpl.n	800fc26 <_printf_float+0x16e>
 800fc20:	3301      	adds	r3, #1
 800fc22:	440b      	add	r3, r1
 800fc24:	6123      	str	r3, [r4, #16]
 800fc26:	65a1      	str	r1, [r4, #88]	@ 0x58
 800fc28:	f04f 0a00 	mov.w	sl, #0
 800fc2c:	e7db      	b.n	800fbe6 <_printf_float+0x12e>
 800fc2e:	b913      	cbnz	r3, 800fc36 <_printf_float+0x17e>
 800fc30:	6822      	ldr	r2, [r4, #0]
 800fc32:	07d2      	lsls	r2, r2, #31
 800fc34:	d501      	bpl.n	800fc3a <_printf_float+0x182>
 800fc36:	3302      	adds	r3, #2
 800fc38:	e7f4      	b.n	800fc24 <_printf_float+0x16c>
 800fc3a:	2301      	movs	r3, #1
 800fc3c:	e7f2      	b.n	800fc24 <_printf_float+0x16c>
 800fc3e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800fc42:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fc44:	4299      	cmp	r1, r3
 800fc46:	db05      	blt.n	800fc54 <_printf_float+0x19c>
 800fc48:	6823      	ldr	r3, [r4, #0]
 800fc4a:	6121      	str	r1, [r4, #16]
 800fc4c:	07d8      	lsls	r0, r3, #31
 800fc4e:	d5ea      	bpl.n	800fc26 <_printf_float+0x16e>
 800fc50:	1c4b      	adds	r3, r1, #1
 800fc52:	e7e7      	b.n	800fc24 <_printf_float+0x16c>
 800fc54:	2900      	cmp	r1, #0
 800fc56:	bfd4      	ite	le
 800fc58:	f1c1 0202 	rsble	r2, r1, #2
 800fc5c:	2201      	movgt	r2, #1
 800fc5e:	4413      	add	r3, r2
 800fc60:	e7e0      	b.n	800fc24 <_printf_float+0x16c>
 800fc62:	6823      	ldr	r3, [r4, #0]
 800fc64:	055a      	lsls	r2, r3, #21
 800fc66:	d407      	bmi.n	800fc78 <_printf_float+0x1c0>
 800fc68:	6923      	ldr	r3, [r4, #16]
 800fc6a:	4642      	mov	r2, r8
 800fc6c:	4631      	mov	r1, r6
 800fc6e:	4628      	mov	r0, r5
 800fc70:	47b8      	blx	r7
 800fc72:	3001      	adds	r0, #1
 800fc74:	d12a      	bne.n	800fccc <_printf_float+0x214>
 800fc76:	e76b      	b.n	800fb50 <_printf_float+0x98>
 800fc78:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800fc7c:	f240 80e0 	bls.w	800fe40 <_printf_float+0x388>
 800fc80:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800fc84:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800fc88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc8c:	d133      	bne.n	800fcf6 <_printf_float+0x23e>
 800fc8e:	4a38      	ldr	r2, [pc, #224]	@ (800fd70 <_printf_float+0x2b8>)
 800fc90:	2301      	movs	r3, #1
 800fc92:	4631      	mov	r1, r6
 800fc94:	4628      	mov	r0, r5
 800fc96:	47b8      	blx	r7
 800fc98:	3001      	adds	r0, #1
 800fc9a:	f43f af59 	beq.w	800fb50 <_printf_float+0x98>
 800fc9e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800fca2:	4543      	cmp	r3, r8
 800fca4:	db02      	blt.n	800fcac <_printf_float+0x1f4>
 800fca6:	6823      	ldr	r3, [r4, #0]
 800fca8:	07d8      	lsls	r0, r3, #31
 800fcaa:	d50f      	bpl.n	800fccc <_printf_float+0x214>
 800fcac:	9b05      	ldr	r3, [sp, #20]
 800fcae:	465a      	mov	r2, fp
 800fcb0:	4631      	mov	r1, r6
 800fcb2:	4628      	mov	r0, r5
 800fcb4:	47b8      	blx	r7
 800fcb6:	3001      	adds	r0, #1
 800fcb8:	f43f af4a 	beq.w	800fb50 <_printf_float+0x98>
 800fcbc:	f04f 0900 	mov.w	r9, #0
 800fcc0:	f108 38ff 	add.w	r8, r8, #4294967295
 800fcc4:	f104 0a1a 	add.w	sl, r4, #26
 800fcc8:	45c8      	cmp	r8, r9
 800fcca:	dc09      	bgt.n	800fce0 <_printf_float+0x228>
 800fccc:	6823      	ldr	r3, [r4, #0]
 800fcce:	079b      	lsls	r3, r3, #30
 800fcd0:	f100 8107 	bmi.w	800fee2 <_printf_float+0x42a>
 800fcd4:	68e0      	ldr	r0, [r4, #12]
 800fcd6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fcd8:	4298      	cmp	r0, r3
 800fcda:	bfb8      	it	lt
 800fcdc:	4618      	movlt	r0, r3
 800fcde:	e739      	b.n	800fb54 <_printf_float+0x9c>
 800fce0:	2301      	movs	r3, #1
 800fce2:	4652      	mov	r2, sl
 800fce4:	4631      	mov	r1, r6
 800fce6:	4628      	mov	r0, r5
 800fce8:	47b8      	blx	r7
 800fcea:	3001      	adds	r0, #1
 800fcec:	f43f af30 	beq.w	800fb50 <_printf_float+0x98>
 800fcf0:	f109 0901 	add.w	r9, r9, #1
 800fcf4:	e7e8      	b.n	800fcc8 <_printf_float+0x210>
 800fcf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	dc3b      	bgt.n	800fd74 <_printf_float+0x2bc>
 800fcfc:	4a1c      	ldr	r2, [pc, #112]	@ (800fd70 <_printf_float+0x2b8>)
 800fcfe:	2301      	movs	r3, #1
 800fd00:	4631      	mov	r1, r6
 800fd02:	4628      	mov	r0, r5
 800fd04:	47b8      	blx	r7
 800fd06:	3001      	adds	r0, #1
 800fd08:	f43f af22 	beq.w	800fb50 <_printf_float+0x98>
 800fd0c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800fd10:	ea59 0303 	orrs.w	r3, r9, r3
 800fd14:	d102      	bne.n	800fd1c <_printf_float+0x264>
 800fd16:	6823      	ldr	r3, [r4, #0]
 800fd18:	07d9      	lsls	r1, r3, #31
 800fd1a:	d5d7      	bpl.n	800fccc <_printf_float+0x214>
 800fd1c:	9b05      	ldr	r3, [sp, #20]
 800fd1e:	465a      	mov	r2, fp
 800fd20:	4631      	mov	r1, r6
 800fd22:	4628      	mov	r0, r5
 800fd24:	47b8      	blx	r7
 800fd26:	3001      	adds	r0, #1
 800fd28:	f43f af12 	beq.w	800fb50 <_printf_float+0x98>
 800fd2c:	f04f 0a00 	mov.w	sl, #0
 800fd30:	f104 0b1a 	add.w	fp, r4, #26
 800fd34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fd36:	425b      	negs	r3, r3
 800fd38:	4553      	cmp	r3, sl
 800fd3a:	dc01      	bgt.n	800fd40 <_printf_float+0x288>
 800fd3c:	464b      	mov	r3, r9
 800fd3e:	e794      	b.n	800fc6a <_printf_float+0x1b2>
 800fd40:	2301      	movs	r3, #1
 800fd42:	465a      	mov	r2, fp
 800fd44:	4631      	mov	r1, r6
 800fd46:	4628      	mov	r0, r5
 800fd48:	47b8      	blx	r7
 800fd4a:	3001      	adds	r0, #1
 800fd4c:	f43f af00 	beq.w	800fb50 <_printf_float+0x98>
 800fd50:	f10a 0a01 	add.w	sl, sl, #1
 800fd54:	e7ee      	b.n	800fd34 <_printf_float+0x27c>
 800fd56:	bf00      	nop
 800fd58:	ffffffff 	.word	0xffffffff
 800fd5c:	7fefffff 	.word	0x7fefffff
 800fd60:	080146b4 	.word	0x080146b4
 800fd64:	080146b0 	.word	0x080146b0
 800fd68:	080146bc 	.word	0x080146bc
 800fd6c:	080146b8 	.word	0x080146b8
 800fd70:	080146c0 	.word	0x080146c0
 800fd74:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fd76:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800fd7a:	4553      	cmp	r3, sl
 800fd7c:	bfa8      	it	ge
 800fd7e:	4653      	movge	r3, sl
 800fd80:	2b00      	cmp	r3, #0
 800fd82:	4699      	mov	r9, r3
 800fd84:	dc37      	bgt.n	800fdf6 <_printf_float+0x33e>
 800fd86:	2300      	movs	r3, #0
 800fd88:	9307      	str	r3, [sp, #28]
 800fd8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fd8e:	f104 021a 	add.w	r2, r4, #26
 800fd92:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fd94:	9907      	ldr	r1, [sp, #28]
 800fd96:	9306      	str	r3, [sp, #24]
 800fd98:	eba3 0309 	sub.w	r3, r3, r9
 800fd9c:	428b      	cmp	r3, r1
 800fd9e:	dc31      	bgt.n	800fe04 <_printf_float+0x34c>
 800fda0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fda2:	459a      	cmp	sl, r3
 800fda4:	dc3b      	bgt.n	800fe1e <_printf_float+0x366>
 800fda6:	6823      	ldr	r3, [r4, #0]
 800fda8:	07da      	lsls	r2, r3, #31
 800fdaa:	d438      	bmi.n	800fe1e <_printf_float+0x366>
 800fdac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fdae:	ebaa 0903 	sub.w	r9, sl, r3
 800fdb2:	9b06      	ldr	r3, [sp, #24]
 800fdb4:	ebaa 0303 	sub.w	r3, sl, r3
 800fdb8:	4599      	cmp	r9, r3
 800fdba:	bfa8      	it	ge
 800fdbc:	4699      	movge	r9, r3
 800fdbe:	f1b9 0f00 	cmp.w	r9, #0
 800fdc2:	dc34      	bgt.n	800fe2e <_printf_float+0x376>
 800fdc4:	f04f 0800 	mov.w	r8, #0
 800fdc8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fdcc:	f104 0b1a 	add.w	fp, r4, #26
 800fdd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fdd2:	ebaa 0303 	sub.w	r3, sl, r3
 800fdd6:	eba3 0309 	sub.w	r3, r3, r9
 800fdda:	4543      	cmp	r3, r8
 800fddc:	f77f af76 	ble.w	800fccc <_printf_float+0x214>
 800fde0:	2301      	movs	r3, #1
 800fde2:	465a      	mov	r2, fp
 800fde4:	4631      	mov	r1, r6
 800fde6:	4628      	mov	r0, r5
 800fde8:	47b8      	blx	r7
 800fdea:	3001      	adds	r0, #1
 800fdec:	f43f aeb0 	beq.w	800fb50 <_printf_float+0x98>
 800fdf0:	f108 0801 	add.w	r8, r8, #1
 800fdf4:	e7ec      	b.n	800fdd0 <_printf_float+0x318>
 800fdf6:	4642      	mov	r2, r8
 800fdf8:	4631      	mov	r1, r6
 800fdfa:	4628      	mov	r0, r5
 800fdfc:	47b8      	blx	r7
 800fdfe:	3001      	adds	r0, #1
 800fe00:	d1c1      	bne.n	800fd86 <_printf_float+0x2ce>
 800fe02:	e6a5      	b.n	800fb50 <_printf_float+0x98>
 800fe04:	2301      	movs	r3, #1
 800fe06:	4631      	mov	r1, r6
 800fe08:	4628      	mov	r0, r5
 800fe0a:	9206      	str	r2, [sp, #24]
 800fe0c:	47b8      	blx	r7
 800fe0e:	3001      	adds	r0, #1
 800fe10:	f43f ae9e 	beq.w	800fb50 <_printf_float+0x98>
 800fe14:	9b07      	ldr	r3, [sp, #28]
 800fe16:	9a06      	ldr	r2, [sp, #24]
 800fe18:	3301      	adds	r3, #1
 800fe1a:	9307      	str	r3, [sp, #28]
 800fe1c:	e7b9      	b.n	800fd92 <_printf_float+0x2da>
 800fe1e:	9b05      	ldr	r3, [sp, #20]
 800fe20:	465a      	mov	r2, fp
 800fe22:	4631      	mov	r1, r6
 800fe24:	4628      	mov	r0, r5
 800fe26:	47b8      	blx	r7
 800fe28:	3001      	adds	r0, #1
 800fe2a:	d1bf      	bne.n	800fdac <_printf_float+0x2f4>
 800fe2c:	e690      	b.n	800fb50 <_printf_float+0x98>
 800fe2e:	9a06      	ldr	r2, [sp, #24]
 800fe30:	464b      	mov	r3, r9
 800fe32:	4442      	add	r2, r8
 800fe34:	4631      	mov	r1, r6
 800fe36:	4628      	mov	r0, r5
 800fe38:	47b8      	blx	r7
 800fe3a:	3001      	adds	r0, #1
 800fe3c:	d1c2      	bne.n	800fdc4 <_printf_float+0x30c>
 800fe3e:	e687      	b.n	800fb50 <_printf_float+0x98>
 800fe40:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800fe44:	f1b9 0f01 	cmp.w	r9, #1
 800fe48:	dc01      	bgt.n	800fe4e <_printf_float+0x396>
 800fe4a:	07db      	lsls	r3, r3, #31
 800fe4c:	d536      	bpl.n	800febc <_printf_float+0x404>
 800fe4e:	2301      	movs	r3, #1
 800fe50:	4642      	mov	r2, r8
 800fe52:	4631      	mov	r1, r6
 800fe54:	4628      	mov	r0, r5
 800fe56:	47b8      	blx	r7
 800fe58:	3001      	adds	r0, #1
 800fe5a:	f43f ae79 	beq.w	800fb50 <_printf_float+0x98>
 800fe5e:	9b05      	ldr	r3, [sp, #20]
 800fe60:	465a      	mov	r2, fp
 800fe62:	4631      	mov	r1, r6
 800fe64:	4628      	mov	r0, r5
 800fe66:	47b8      	blx	r7
 800fe68:	3001      	adds	r0, #1
 800fe6a:	f43f ae71 	beq.w	800fb50 <_printf_float+0x98>
 800fe6e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800fe72:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800fe76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe7a:	f109 39ff 	add.w	r9, r9, #4294967295
 800fe7e:	d018      	beq.n	800feb2 <_printf_float+0x3fa>
 800fe80:	464b      	mov	r3, r9
 800fe82:	f108 0201 	add.w	r2, r8, #1
 800fe86:	4631      	mov	r1, r6
 800fe88:	4628      	mov	r0, r5
 800fe8a:	47b8      	blx	r7
 800fe8c:	3001      	adds	r0, #1
 800fe8e:	d10c      	bne.n	800feaa <_printf_float+0x3f2>
 800fe90:	e65e      	b.n	800fb50 <_printf_float+0x98>
 800fe92:	2301      	movs	r3, #1
 800fe94:	465a      	mov	r2, fp
 800fe96:	4631      	mov	r1, r6
 800fe98:	4628      	mov	r0, r5
 800fe9a:	47b8      	blx	r7
 800fe9c:	3001      	adds	r0, #1
 800fe9e:	f43f ae57 	beq.w	800fb50 <_printf_float+0x98>
 800fea2:	f108 0801 	add.w	r8, r8, #1
 800fea6:	45c8      	cmp	r8, r9
 800fea8:	dbf3      	blt.n	800fe92 <_printf_float+0x3da>
 800feaa:	4653      	mov	r3, sl
 800feac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800feb0:	e6dc      	b.n	800fc6c <_printf_float+0x1b4>
 800feb2:	f04f 0800 	mov.w	r8, #0
 800feb6:	f104 0b1a 	add.w	fp, r4, #26
 800feba:	e7f4      	b.n	800fea6 <_printf_float+0x3ee>
 800febc:	2301      	movs	r3, #1
 800febe:	4642      	mov	r2, r8
 800fec0:	e7e1      	b.n	800fe86 <_printf_float+0x3ce>
 800fec2:	2301      	movs	r3, #1
 800fec4:	464a      	mov	r2, r9
 800fec6:	4631      	mov	r1, r6
 800fec8:	4628      	mov	r0, r5
 800feca:	47b8      	blx	r7
 800fecc:	3001      	adds	r0, #1
 800fece:	f43f ae3f 	beq.w	800fb50 <_printf_float+0x98>
 800fed2:	f108 0801 	add.w	r8, r8, #1
 800fed6:	68e3      	ldr	r3, [r4, #12]
 800fed8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800feda:	1a5b      	subs	r3, r3, r1
 800fedc:	4543      	cmp	r3, r8
 800fede:	dcf0      	bgt.n	800fec2 <_printf_float+0x40a>
 800fee0:	e6f8      	b.n	800fcd4 <_printf_float+0x21c>
 800fee2:	f04f 0800 	mov.w	r8, #0
 800fee6:	f104 0919 	add.w	r9, r4, #25
 800feea:	e7f4      	b.n	800fed6 <_printf_float+0x41e>

0800feec <_printf_common>:
 800feec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fef0:	4616      	mov	r6, r2
 800fef2:	4698      	mov	r8, r3
 800fef4:	688a      	ldr	r2, [r1, #8]
 800fef6:	690b      	ldr	r3, [r1, #16]
 800fef8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fefc:	4293      	cmp	r3, r2
 800fefe:	bfb8      	it	lt
 800ff00:	4613      	movlt	r3, r2
 800ff02:	6033      	str	r3, [r6, #0]
 800ff04:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ff08:	4607      	mov	r7, r0
 800ff0a:	460c      	mov	r4, r1
 800ff0c:	b10a      	cbz	r2, 800ff12 <_printf_common+0x26>
 800ff0e:	3301      	adds	r3, #1
 800ff10:	6033      	str	r3, [r6, #0]
 800ff12:	6823      	ldr	r3, [r4, #0]
 800ff14:	0699      	lsls	r1, r3, #26
 800ff16:	bf42      	ittt	mi
 800ff18:	6833      	ldrmi	r3, [r6, #0]
 800ff1a:	3302      	addmi	r3, #2
 800ff1c:	6033      	strmi	r3, [r6, #0]
 800ff1e:	6825      	ldr	r5, [r4, #0]
 800ff20:	f015 0506 	ands.w	r5, r5, #6
 800ff24:	d106      	bne.n	800ff34 <_printf_common+0x48>
 800ff26:	f104 0a19 	add.w	sl, r4, #25
 800ff2a:	68e3      	ldr	r3, [r4, #12]
 800ff2c:	6832      	ldr	r2, [r6, #0]
 800ff2e:	1a9b      	subs	r3, r3, r2
 800ff30:	42ab      	cmp	r3, r5
 800ff32:	dc26      	bgt.n	800ff82 <_printf_common+0x96>
 800ff34:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ff38:	6822      	ldr	r2, [r4, #0]
 800ff3a:	3b00      	subs	r3, #0
 800ff3c:	bf18      	it	ne
 800ff3e:	2301      	movne	r3, #1
 800ff40:	0692      	lsls	r2, r2, #26
 800ff42:	d42b      	bmi.n	800ff9c <_printf_common+0xb0>
 800ff44:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ff48:	4641      	mov	r1, r8
 800ff4a:	4638      	mov	r0, r7
 800ff4c:	47c8      	blx	r9
 800ff4e:	3001      	adds	r0, #1
 800ff50:	d01e      	beq.n	800ff90 <_printf_common+0xa4>
 800ff52:	6823      	ldr	r3, [r4, #0]
 800ff54:	6922      	ldr	r2, [r4, #16]
 800ff56:	f003 0306 	and.w	r3, r3, #6
 800ff5a:	2b04      	cmp	r3, #4
 800ff5c:	bf02      	ittt	eq
 800ff5e:	68e5      	ldreq	r5, [r4, #12]
 800ff60:	6833      	ldreq	r3, [r6, #0]
 800ff62:	1aed      	subeq	r5, r5, r3
 800ff64:	68a3      	ldr	r3, [r4, #8]
 800ff66:	bf0c      	ite	eq
 800ff68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ff6c:	2500      	movne	r5, #0
 800ff6e:	4293      	cmp	r3, r2
 800ff70:	bfc4      	itt	gt
 800ff72:	1a9b      	subgt	r3, r3, r2
 800ff74:	18ed      	addgt	r5, r5, r3
 800ff76:	2600      	movs	r6, #0
 800ff78:	341a      	adds	r4, #26
 800ff7a:	42b5      	cmp	r5, r6
 800ff7c:	d11a      	bne.n	800ffb4 <_printf_common+0xc8>
 800ff7e:	2000      	movs	r0, #0
 800ff80:	e008      	b.n	800ff94 <_printf_common+0xa8>
 800ff82:	2301      	movs	r3, #1
 800ff84:	4652      	mov	r2, sl
 800ff86:	4641      	mov	r1, r8
 800ff88:	4638      	mov	r0, r7
 800ff8a:	47c8      	blx	r9
 800ff8c:	3001      	adds	r0, #1
 800ff8e:	d103      	bne.n	800ff98 <_printf_common+0xac>
 800ff90:	f04f 30ff 	mov.w	r0, #4294967295
 800ff94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff98:	3501      	adds	r5, #1
 800ff9a:	e7c6      	b.n	800ff2a <_printf_common+0x3e>
 800ff9c:	18e1      	adds	r1, r4, r3
 800ff9e:	1c5a      	adds	r2, r3, #1
 800ffa0:	2030      	movs	r0, #48	@ 0x30
 800ffa2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ffa6:	4422      	add	r2, r4
 800ffa8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ffac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ffb0:	3302      	adds	r3, #2
 800ffb2:	e7c7      	b.n	800ff44 <_printf_common+0x58>
 800ffb4:	2301      	movs	r3, #1
 800ffb6:	4622      	mov	r2, r4
 800ffb8:	4641      	mov	r1, r8
 800ffba:	4638      	mov	r0, r7
 800ffbc:	47c8      	blx	r9
 800ffbe:	3001      	adds	r0, #1
 800ffc0:	d0e6      	beq.n	800ff90 <_printf_common+0xa4>
 800ffc2:	3601      	adds	r6, #1
 800ffc4:	e7d9      	b.n	800ff7a <_printf_common+0x8e>
	...

0800ffc8 <_printf_i>:
 800ffc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ffcc:	7e0f      	ldrb	r7, [r1, #24]
 800ffce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ffd0:	2f78      	cmp	r7, #120	@ 0x78
 800ffd2:	4691      	mov	r9, r2
 800ffd4:	4680      	mov	r8, r0
 800ffd6:	460c      	mov	r4, r1
 800ffd8:	469a      	mov	sl, r3
 800ffda:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ffde:	d807      	bhi.n	800fff0 <_printf_i+0x28>
 800ffe0:	2f62      	cmp	r7, #98	@ 0x62
 800ffe2:	d80a      	bhi.n	800fffa <_printf_i+0x32>
 800ffe4:	2f00      	cmp	r7, #0
 800ffe6:	f000 80d1 	beq.w	801018c <_printf_i+0x1c4>
 800ffea:	2f58      	cmp	r7, #88	@ 0x58
 800ffec:	f000 80b8 	beq.w	8010160 <_printf_i+0x198>
 800fff0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fff4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800fff8:	e03a      	b.n	8010070 <_printf_i+0xa8>
 800fffa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800fffe:	2b15      	cmp	r3, #21
 8010000:	d8f6      	bhi.n	800fff0 <_printf_i+0x28>
 8010002:	a101      	add	r1, pc, #4	@ (adr r1, 8010008 <_printf_i+0x40>)
 8010004:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010008:	08010061 	.word	0x08010061
 801000c:	08010075 	.word	0x08010075
 8010010:	0800fff1 	.word	0x0800fff1
 8010014:	0800fff1 	.word	0x0800fff1
 8010018:	0800fff1 	.word	0x0800fff1
 801001c:	0800fff1 	.word	0x0800fff1
 8010020:	08010075 	.word	0x08010075
 8010024:	0800fff1 	.word	0x0800fff1
 8010028:	0800fff1 	.word	0x0800fff1
 801002c:	0800fff1 	.word	0x0800fff1
 8010030:	0800fff1 	.word	0x0800fff1
 8010034:	08010173 	.word	0x08010173
 8010038:	0801009f 	.word	0x0801009f
 801003c:	0801012d 	.word	0x0801012d
 8010040:	0800fff1 	.word	0x0800fff1
 8010044:	0800fff1 	.word	0x0800fff1
 8010048:	08010195 	.word	0x08010195
 801004c:	0800fff1 	.word	0x0800fff1
 8010050:	0801009f 	.word	0x0801009f
 8010054:	0800fff1 	.word	0x0800fff1
 8010058:	0800fff1 	.word	0x0800fff1
 801005c:	08010135 	.word	0x08010135
 8010060:	6833      	ldr	r3, [r6, #0]
 8010062:	1d1a      	adds	r2, r3, #4
 8010064:	681b      	ldr	r3, [r3, #0]
 8010066:	6032      	str	r2, [r6, #0]
 8010068:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801006c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010070:	2301      	movs	r3, #1
 8010072:	e09c      	b.n	80101ae <_printf_i+0x1e6>
 8010074:	6833      	ldr	r3, [r6, #0]
 8010076:	6820      	ldr	r0, [r4, #0]
 8010078:	1d19      	adds	r1, r3, #4
 801007a:	6031      	str	r1, [r6, #0]
 801007c:	0606      	lsls	r6, r0, #24
 801007e:	d501      	bpl.n	8010084 <_printf_i+0xbc>
 8010080:	681d      	ldr	r5, [r3, #0]
 8010082:	e003      	b.n	801008c <_printf_i+0xc4>
 8010084:	0645      	lsls	r5, r0, #25
 8010086:	d5fb      	bpl.n	8010080 <_printf_i+0xb8>
 8010088:	f9b3 5000 	ldrsh.w	r5, [r3]
 801008c:	2d00      	cmp	r5, #0
 801008e:	da03      	bge.n	8010098 <_printf_i+0xd0>
 8010090:	232d      	movs	r3, #45	@ 0x2d
 8010092:	426d      	negs	r5, r5
 8010094:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010098:	4858      	ldr	r0, [pc, #352]	@ (80101fc <_printf_i+0x234>)
 801009a:	230a      	movs	r3, #10
 801009c:	e011      	b.n	80100c2 <_printf_i+0xfa>
 801009e:	6821      	ldr	r1, [r4, #0]
 80100a0:	6833      	ldr	r3, [r6, #0]
 80100a2:	0608      	lsls	r0, r1, #24
 80100a4:	f853 5b04 	ldr.w	r5, [r3], #4
 80100a8:	d402      	bmi.n	80100b0 <_printf_i+0xe8>
 80100aa:	0649      	lsls	r1, r1, #25
 80100ac:	bf48      	it	mi
 80100ae:	b2ad      	uxthmi	r5, r5
 80100b0:	2f6f      	cmp	r7, #111	@ 0x6f
 80100b2:	4852      	ldr	r0, [pc, #328]	@ (80101fc <_printf_i+0x234>)
 80100b4:	6033      	str	r3, [r6, #0]
 80100b6:	bf14      	ite	ne
 80100b8:	230a      	movne	r3, #10
 80100ba:	2308      	moveq	r3, #8
 80100bc:	2100      	movs	r1, #0
 80100be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80100c2:	6866      	ldr	r6, [r4, #4]
 80100c4:	60a6      	str	r6, [r4, #8]
 80100c6:	2e00      	cmp	r6, #0
 80100c8:	db05      	blt.n	80100d6 <_printf_i+0x10e>
 80100ca:	6821      	ldr	r1, [r4, #0]
 80100cc:	432e      	orrs	r6, r5
 80100ce:	f021 0104 	bic.w	r1, r1, #4
 80100d2:	6021      	str	r1, [r4, #0]
 80100d4:	d04b      	beq.n	801016e <_printf_i+0x1a6>
 80100d6:	4616      	mov	r6, r2
 80100d8:	fbb5 f1f3 	udiv	r1, r5, r3
 80100dc:	fb03 5711 	mls	r7, r3, r1, r5
 80100e0:	5dc7      	ldrb	r7, [r0, r7]
 80100e2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80100e6:	462f      	mov	r7, r5
 80100e8:	42bb      	cmp	r3, r7
 80100ea:	460d      	mov	r5, r1
 80100ec:	d9f4      	bls.n	80100d8 <_printf_i+0x110>
 80100ee:	2b08      	cmp	r3, #8
 80100f0:	d10b      	bne.n	801010a <_printf_i+0x142>
 80100f2:	6823      	ldr	r3, [r4, #0]
 80100f4:	07df      	lsls	r7, r3, #31
 80100f6:	d508      	bpl.n	801010a <_printf_i+0x142>
 80100f8:	6923      	ldr	r3, [r4, #16]
 80100fa:	6861      	ldr	r1, [r4, #4]
 80100fc:	4299      	cmp	r1, r3
 80100fe:	bfde      	ittt	le
 8010100:	2330      	movle	r3, #48	@ 0x30
 8010102:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010106:	f106 36ff 	addle.w	r6, r6, #4294967295
 801010a:	1b92      	subs	r2, r2, r6
 801010c:	6122      	str	r2, [r4, #16]
 801010e:	f8cd a000 	str.w	sl, [sp]
 8010112:	464b      	mov	r3, r9
 8010114:	aa03      	add	r2, sp, #12
 8010116:	4621      	mov	r1, r4
 8010118:	4640      	mov	r0, r8
 801011a:	f7ff fee7 	bl	800feec <_printf_common>
 801011e:	3001      	adds	r0, #1
 8010120:	d14a      	bne.n	80101b8 <_printf_i+0x1f0>
 8010122:	f04f 30ff 	mov.w	r0, #4294967295
 8010126:	b004      	add	sp, #16
 8010128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801012c:	6823      	ldr	r3, [r4, #0]
 801012e:	f043 0320 	orr.w	r3, r3, #32
 8010132:	6023      	str	r3, [r4, #0]
 8010134:	4832      	ldr	r0, [pc, #200]	@ (8010200 <_printf_i+0x238>)
 8010136:	2778      	movs	r7, #120	@ 0x78
 8010138:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801013c:	6823      	ldr	r3, [r4, #0]
 801013e:	6831      	ldr	r1, [r6, #0]
 8010140:	061f      	lsls	r7, r3, #24
 8010142:	f851 5b04 	ldr.w	r5, [r1], #4
 8010146:	d402      	bmi.n	801014e <_printf_i+0x186>
 8010148:	065f      	lsls	r7, r3, #25
 801014a:	bf48      	it	mi
 801014c:	b2ad      	uxthmi	r5, r5
 801014e:	6031      	str	r1, [r6, #0]
 8010150:	07d9      	lsls	r1, r3, #31
 8010152:	bf44      	itt	mi
 8010154:	f043 0320 	orrmi.w	r3, r3, #32
 8010158:	6023      	strmi	r3, [r4, #0]
 801015a:	b11d      	cbz	r5, 8010164 <_printf_i+0x19c>
 801015c:	2310      	movs	r3, #16
 801015e:	e7ad      	b.n	80100bc <_printf_i+0xf4>
 8010160:	4826      	ldr	r0, [pc, #152]	@ (80101fc <_printf_i+0x234>)
 8010162:	e7e9      	b.n	8010138 <_printf_i+0x170>
 8010164:	6823      	ldr	r3, [r4, #0]
 8010166:	f023 0320 	bic.w	r3, r3, #32
 801016a:	6023      	str	r3, [r4, #0]
 801016c:	e7f6      	b.n	801015c <_printf_i+0x194>
 801016e:	4616      	mov	r6, r2
 8010170:	e7bd      	b.n	80100ee <_printf_i+0x126>
 8010172:	6833      	ldr	r3, [r6, #0]
 8010174:	6825      	ldr	r5, [r4, #0]
 8010176:	6961      	ldr	r1, [r4, #20]
 8010178:	1d18      	adds	r0, r3, #4
 801017a:	6030      	str	r0, [r6, #0]
 801017c:	062e      	lsls	r6, r5, #24
 801017e:	681b      	ldr	r3, [r3, #0]
 8010180:	d501      	bpl.n	8010186 <_printf_i+0x1be>
 8010182:	6019      	str	r1, [r3, #0]
 8010184:	e002      	b.n	801018c <_printf_i+0x1c4>
 8010186:	0668      	lsls	r0, r5, #25
 8010188:	d5fb      	bpl.n	8010182 <_printf_i+0x1ba>
 801018a:	8019      	strh	r1, [r3, #0]
 801018c:	2300      	movs	r3, #0
 801018e:	6123      	str	r3, [r4, #16]
 8010190:	4616      	mov	r6, r2
 8010192:	e7bc      	b.n	801010e <_printf_i+0x146>
 8010194:	6833      	ldr	r3, [r6, #0]
 8010196:	1d1a      	adds	r2, r3, #4
 8010198:	6032      	str	r2, [r6, #0]
 801019a:	681e      	ldr	r6, [r3, #0]
 801019c:	6862      	ldr	r2, [r4, #4]
 801019e:	2100      	movs	r1, #0
 80101a0:	4630      	mov	r0, r6
 80101a2:	f7f0 f89d 	bl	80002e0 <memchr>
 80101a6:	b108      	cbz	r0, 80101ac <_printf_i+0x1e4>
 80101a8:	1b80      	subs	r0, r0, r6
 80101aa:	6060      	str	r0, [r4, #4]
 80101ac:	6863      	ldr	r3, [r4, #4]
 80101ae:	6123      	str	r3, [r4, #16]
 80101b0:	2300      	movs	r3, #0
 80101b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80101b6:	e7aa      	b.n	801010e <_printf_i+0x146>
 80101b8:	6923      	ldr	r3, [r4, #16]
 80101ba:	4632      	mov	r2, r6
 80101bc:	4649      	mov	r1, r9
 80101be:	4640      	mov	r0, r8
 80101c0:	47d0      	blx	sl
 80101c2:	3001      	adds	r0, #1
 80101c4:	d0ad      	beq.n	8010122 <_printf_i+0x15a>
 80101c6:	6823      	ldr	r3, [r4, #0]
 80101c8:	079b      	lsls	r3, r3, #30
 80101ca:	d413      	bmi.n	80101f4 <_printf_i+0x22c>
 80101cc:	68e0      	ldr	r0, [r4, #12]
 80101ce:	9b03      	ldr	r3, [sp, #12]
 80101d0:	4298      	cmp	r0, r3
 80101d2:	bfb8      	it	lt
 80101d4:	4618      	movlt	r0, r3
 80101d6:	e7a6      	b.n	8010126 <_printf_i+0x15e>
 80101d8:	2301      	movs	r3, #1
 80101da:	4632      	mov	r2, r6
 80101dc:	4649      	mov	r1, r9
 80101de:	4640      	mov	r0, r8
 80101e0:	47d0      	blx	sl
 80101e2:	3001      	adds	r0, #1
 80101e4:	d09d      	beq.n	8010122 <_printf_i+0x15a>
 80101e6:	3501      	adds	r5, #1
 80101e8:	68e3      	ldr	r3, [r4, #12]
 80101ea:	9903      	ldr	r1, [sp, #12]
 80101ec:	1a5b      	subs	r3, r3, r1
 80101ee:	42ab      	cmp	r3, r5
 80101f0:	dcf2      	bgt.n	80101d8 <_printf_i+0x210>
 80101f2:	e7eb      	b.n	80101cc <_printf_i+0x204>
 80101f4:	2500      	movs	r5, #0
 80101f6:	f104 0619 	add.w	r6, r4, #25
 80101fa:	e7f5      	b.n	80101e8 <_printf_i+0x220>
 80101fc:	080146c2 	.word	0x080146c2
 8010200:	080146d3 	.word	0x080146d3

08010204 <_scanf_float>:
 8010204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010208:	b087      	sub	sp, #28
 801020a:	4691      	mov	r9, r2
 801020c:	9303      	str	r3, [sp, #12]
 801020e:	688b      	ldr	r3, [r1, #8]
 8010210:	1e5a      	subs	r2, r3, #1
 8010212:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8010216:	bf81      	itttt	hi
 8010218:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801021c:	eb03 0b05 	addhi.w	fp, r3, r5
 8010220:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8010224:	608b      	strhi	r3, [r1, #8]
 8010226:	680b      	ldr	r3, [r1, #0]
 8010228:	460a      	mov	r2, r1
 801022a:	f04f 0500 	mov.w	r5, #0
 801022e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8010232:	f842 3b1c 	str.w	r3, [r2], #28
 8010236:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801023a:	4680      	mov	r8, r0
 801023c:	460c      	mov	r4, r1
 801023e:	bf98      	it	ls
 8010240:	f04f 0b00 	movls.w	fp, #0
 8010244:	9201      	str	r2, [sp, #4]
 8010246:	4616      	mov	r6, r2
 8010248:	46aa      	mov	sl, r5
 801024a:	462f      	mov	r7, r5
 801024c:	9502      	str	r5, [sp, #8]
 801024e:	68a2      	ldr	r2, [r4, #8]
 8010250:	b15a      	cbz	r2, 801026a <_scanf_float+0x66>
 8010252:	f8d9 3000 	ldr.w	r3, [r9]
 8010256:	781b      	ldrb	r3, [r3, #0]
 8010258:	2b4e      	cmp	r3, #78	@ 0x4e
 801025a:	d863      	bhi.n	8010324 <_scanf_float+0x120>
 801025c:	2b40      	cmp	r3, #64	@ 0x40
 801025e:	d83b      	bhi.n	80102d8 <_scanf_float+0xd4>
 8010260:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8010264:	b2c8      	uxtb	r0, r1
 8010266:	280e      	cmp	r0, #14
 8010268:	d939      	bls.n	80102de <_scanf_float+0xda>
 801026a:	b11f      	cbz	r7, 8010274 <_scanf_float+0x70>
 801026c:	6823      	ldr	r3, [r4, #0]
 801026e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010272:	6023      	str	r3, [r4, #0]
 8010274:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010278:	f1ba 0f01 	cmp.w	sl, #1
 801027c:	f200 8114 	bhi.w	80104a8 <_scanf_float+0x2a4>
 8010280:	9b01      	ldr	r3, [sp, #4]
 8010282:	429e      	cmp	r6, r3
 8010284:	f200 8105 	bhi.w	8010492 <_scanf_float+0x28e>
 8010288:	2001      	movs	r0, #1
 801028a:	b007      	add	sp, #28
 801028c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010290:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8010294:	2a0d      	cmp	r2, #13
 8010296:	d8e8      	bhi.n	801026a <_scanf_float+0x66>
 8010298:	a101      	add	r1, pc, #4	@ (adr r1, 80102a0 <_scanf_float+0x9c>)
 801029a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801029e:	bf00      	nop
 80102a0:	080103e9 	.word	0x080103e9
 80102a4:	0801026b 	.word	0x0801026b
 80102a8:	0801026b 	.word	0x0801026b
 80102ac:	0801026b 	.word	0x0801026b
 80102b0:	08010445 	.word	0x08010445
 80102b4:	0801041f 	.word	0x0801041f
 80102b8:	0801026b 	.word	0x0801026b
 80102bc:	0801026b 	.word	0x0801026b
 80102c0:	080103f7 	.word	0x080103f7
 80102c4:	0801026b 	.word	0x0801026b
 80102c8:	0801026b 	.word	0x0801026b
 80102cc:	0801026b 	.word	0x0801026b
 80102d0:	0801026b 	.word	0x0801026b
 80102d4:	080103b3 	.word	0x080103b3
 80102d8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80102dc:	e7da      	b.n	8010294 <_scanf_float+0x90>
 80102de:	290e      	cmp	r1, #14
 80102e0:	d8c3      	bhi.n	801026a <_scanf_float+0x66>
 80102e2:	a001      	add	r0, pc, #4	@ (adr r0, 80102e8 <_scanf_float+0xe4>)
 80102e4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80102e8:	080103a3 	.word	0x080103a3
 80102ec:	0801026b 	.word	0x0801026b
 80102f0:	080103a3 	.word	0x080103a3
 80102f4:	08010433 	.word	0x08010433
 80102f8:	0801026b 	.word	0x0801026b
 80102fc:	08010345 	.word	0x08010345
 8010300:	08010389 	.word	0x08010389
 8010304:	08010389 	.word	0x08010389
 8010308:	08010389 	.word	0x08010389
 801030c:	08010389 	.word	0x08010389
 8010310:	08010389 	.word	0x08010389
 8010314:	08010389 	.word	0x08010389
 8010318:	08010389 	.word	0x08010389
 801031c:	08010389 	.word	0x08010389
 8010320:	08010389 	.word	0x08010389
 8010324:	2b6e      	cmp	r3, #110	@ 0x6e
 8010326:	d809      	bhi.n	801033c <_scanf_float+0x138>
 8010328:	2b60      	cmp	r3, #96	@ 0x60
 801032a:	d8b1      	bhi.n	8010290 <_scanf_float+0x8c>
 801032c:	2b54      	cmp	r3, #84	@ 0x54
 801032e:	d07b      	beq.n	8010428 <_scanf_float+0x224>
 8010330:	2b59      	cmp	r3, #89	@ 0x59
 8010332:	d19a      	bne.n	801026a <_scanf_float+0x66>
 8010334:	2d07      	cmp	r5, #7
 8010336:	d198      	bne.n	801026a <_scanf_float+0x66>
 8010338:	2508      	movs	r5, #8
 801033a:	e02f      	b.n	801039c <_scanf_float+0x198>
 801033c:	2b74      	cmp	r3, #116	@ 0x74
 801033e:	d073      	beq.n	8010428 <_scanf_float+0x224>
 8010340:	2b79      	cmp	r3, #121	@ 0x79
 8010342:	e7f6      	b.n	8010332 <_scanf_float+0x12e>
 8010344:	6821      	ldr	r1, [r4, #0]
 8010346:	05c8      	lsls	r0, r1, #23
 8010348:	d51e      	bpl.n	8010388 <_scanf_float+0x184>
 801034a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801034e:	6021      	str	r1, [r4, #0]
 8010350:	3701      	adds	r7, #1
 8010352:	f1bb 0f00 	cmp.w	fp, #0
 8010356:	d003      	beq.n	8010360 <_scanf_float+0x15c>
 8010358:	3201      	adds	r2, #1
 801035a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801035e:	60a2      	str	r2, [r4, #8]
 8010360:	68a3      	ldr	r3, [r4, #8]
 8010362:	3b01      	subs	r3, #1
 8010364:	60a3      	str	r3, [r4, #8]
 8010366:	6923      	ldr	r3, [r4, #16]
 8010368:	3301      	adds	r3, #1
 801036a:	6123      	str	r3, [r4, #16]
 801036c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8010370:	3b01      	subs	r3, #1
 8010372:	2b00      	cmp	r3, #0
 8010374:	f8c9 3004 	str.w	r3, [r9, #4]
 8010378:	f340 8082 	ble.w	8010480 <_scanf_float+0x27c>
 801037c:	f8d9 3000 	ldr.w	r3, [r9]
 8010380:	3301      	adds	r3, #1
 8010382:	f8c9 3000 	str.w	r3, [r9]
 8010386:	e762      	b.n	801024e <_scanf_float+0x4a>
 8010388:	eb1a 0105 	adds.w	r1, sl, r5
 801038c:	f47f af6d 	bne.w	801026a <_scanf_float+0x66>
 8010390:	6822      	ldr	r2, [r4, #0]
 8010392:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8010396:	6022      	str	r2, [r4, #0]
 8010398:	460d      	mov	r5, r1
 801039a:	468a      	mov	sl, r1
 801039c:	f806 3b01 	strb.w	r3, [r6], #1
 80103a0:	e7de      	b.n	8010360 <_scanf_float+0x15c>
 80103a2:	6822      	ldr	r2, [r4, #0]
 80103a4:	0610      	lsls	r0, r2, #24
 80103a6:	f57f af60 	bpl.w	801026a <_scanf_float+0x66>
 80103aa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80103ae:	6022      	str	r2, [r4, #0]
 80103b0:	e7f4      	b.n	801039c <_scanf_float+0x198>
 80103b2:	f1ba 0f00 	cmp.w	sl, #0
 80103b6:	d10c      	bne.n	80103d2 <_scanf_float+0x1ce>
 80103b8:	b977      	cbnz	r7, 80103d8 <_scanf_float+0x1d4>
 80103ba:	6822      	ldr	r2, [r4, #0]
 80103bc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80103c0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80103c4:	d108      	bne.n	80103d8 <_scanf_float+0x1d4>
 80103c6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80103ca:	6022      	str	r2, [r4, #0]
 80103cc:	f04f 0a01 	mov.w	sl, #1
 80103d0:	e7e4      	b.n	801039c <_scanf_float+0x198>
 80103d2:	f1ba 0f02 	cmp.w	sl, #2
 80103d6:	d050      	beq.n	801047a <_scanf_float+0x276>
 80103d8:	2d01      	cmp	r5, #1
 80103da:	d002      	beq.n	80103e2 <_scanf_float+0x1de>
 80103dc:	2d04      	cmp	r5, #4
 80103de:	f47f af44 	bne.w	801026a <_scanf_float+0x66>
 80103e2:	3501      	adds	r5, #1
 80103e4:	b2ed      	uxtb	r5, r5
 80103e6:	e7d9      	b.n	801039c <_scanf_float+0x198>
 80103e8:	f1ba 0f01 	cmp.w	sl, #1
 80103ec:	f47f af3d 	bne.w	801026a <_scanf_float+0x66>
 80103f0:	f04f 0a02 	mov.w	sl, #2
 80103f4:	e7d2      	b.n	801039c <_scanf_float+0x198>
 80103f6:	b975      	cbnz	r5, 8010416 <_scanf_float+0x212>
 80103f8:	2f00      	cmp	r7, #0
 80103fa:	f47f af37 	bne.w	801026c <_scanf_float+0x68>
 80103fe:	6822      	ldr	r2, [r4, #0]
 8010400:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8010404:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8010408:	f040 80fc 	bne.w	8010604 <_scanf_float+0x400>
 801040c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8010410:	6022      	str	r2, [r4, #0]
 8010412:	2501      	movs	r5, #1
 8010414:	e7c2      	b.n	801039c <_scanf_float+0x198>
 8010416:	2d03      	cmp	r5, #3
 8010418:	d0e3      	beq.n	80103e2 <_scanf_float+0x1de>
 801041a:	2d05      	cmp	r5, #5
 801041c:	e7df      	b.n	80103de <_scanf_float+0x1da>
 801041e:	2d02      	cmp	r5, #2
 8010420:	f47f af23 	bne.w	801026a <_scanf_float+0x66>
 8010424:	2503      	movs	r5, #3
 8010426:	e7b9      	b.n	801039c <_scanf_float+0x198>
 8010428:	2d06      	cmp	r5, #6
 801042a:	f47f af1e 	bne.w	801026a <_scanf_float+0x66>
 801042e:	2507      	movs	r5, #7
 8010430:	e7b4      	b.n	801039c <_scanf_float+0x198>
 8010432:	6822      	ldr	r2, [r4, #0]
 8010434:	0591      	lsls	r1, r2, #22
 8010436:	f57f af18 	bpl.w	801026a <_scanf_float+0x66>
 801043a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801043e:	6022      	str	r2, [r4, #0]
 8010440:	9702      	str	r7, [sp, #8]
 8010442:	e7ab      	b.n	801039c <_scanf_float+0x198>
 8010444:	6822      	ldr	r2, [r4, #0]
 8010446:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 801044a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801044e:	d005      	beq.n	801045c <_scanf_float+0x258>
 8010450:	0550      	lsls	r0, r2, #21
 8010452:	f57f af0a 	bpl.w	801026a <_scanf_float+0x66>
 8010456:	2f00      	cmp	r7, #0
 8010458:	f000 80d4 	beq.w	8010604 <_scanf_float+0x400>
 801045c:	0591      	lsls	r1, r2, #22
 801045e:	bf58      	it	pl
 8010460:	9902      	ldrpl	r1, [sp, #8]
 8010462:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8010466:	bf58      	it	pl
 8010468:	1a79      	subpl	r1, r7, r1
 801046a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801046e:	bf58      	it	pl
 8010470:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8010474:	6022      	str	r2, [r4, #0]
 8010476:	2700      	movs	r7, #0
 8010478:	e790      	b.n	801039c <_scanf_float+0x198>
 801047a:	f04f 0a03 	mov.w	sl, #3
 801047e:	e78d      	b.n	801039c <_scanf_float+0x198>
 8010480:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8010484:	4649      	mov	r1, r9
 8010486:	4640      	mov	r0, r8
 8010488:	4798      	blx	r3
 801048a:	2800      	cmp	r0, #0
 801048c:	f43f aedf 	beq.w	801024e <_scanf_float+0x4a>
 8010490:	e6eb      	b.n	801026a <_scanf_float+0x66>
 8010492:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010496:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801049a:	464a      	mov	r2, r9
 801049c:	4640      	mov	r0, r8
 801049e:	4798      	blx	r3
 80104a0:	6923      	ldr	r3, [r4, #16]
 80104a2:	3b01      	subs	r3, #1
 80104a4:	6123      	str	r3, [r4, #16]
 80104a6:	e6eb      	b.n	8010280 <_scanf_float+0x7c>
 80104a8:	1e6b      	subs	r3, r5, #1
 80104aa:	2b06      	cmp	r3, #6
 80104ac:	d824      	bhi.n	80104f8 <_scanf_float+0x2f4>
 80104ae:	2d02      	cmp	r5, #2
 80104b0:	d836      	bhi.n	8010520 <_scanf_float+0x31c>
 80104b2:	9b01      	ldr	r3, [sp, #4]
 80104b4:	429e      	cmp	r6, r3
 80104b6:	f67f aee7 	bls.w	8010288 <_scanf_float+0x84>
 80104ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80104be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80104c2:	464a      	mov	r2, r9
 80104c4:	4640      	mov	r0, r8
 80104c6:	4798      	blx	r3
 80104c8:	6923      	ldr	r3, [r4, #16]
 80104ca:	3b01      	subs	r3, #1
 80104cc:	6123      	str	r3, [r4, #16]
 80104ce:	e7f0      	b.n	80104b2 <_scanf_float+0x2ae>
 80104d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80104d4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80104d8:	464a      	mov	r2, r9
 80104da:	4640      	mov	r0, r8
 80104dc:	4798      	blx	r3
 80104de:	6923      	ldr	r3, [r4, #16]
 80104e0:	3b01      	subs	r3, #1
 80104e2:	6123      	str	r3, [r4, #16]
 80104e4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80104e8:	fa5f fa8a 	uxtb.w	sl, sl
 80104ec:	f1ba 0f02 	cmp.w	sl, #2
 80104f0:	d1ee      	bne.n	80104d0 <_scanf_float+0x2cc>
 80104f2:	3d03      	subs	r5, #3
 80104f4:	b2ed      	uxtb	r5, r5
 80104f6:	1b76      	subs	r6, r6, r5
 80104f8:	6823      	ldr	r3, [r4, #0]
 80104fa:	05da      	lsls	r2, r3, #23
 80104fc:	d530      	bpl.n	8010560 <_scanf_float+0x35c>
 80104fe:	055b      	lsls	r3, r3, #21
 8010500:	d511      	bpl.n	8010526 <_scanf_float+0x322>
 8010502:	9b01      	ldr	r3, [sp, #4]
 8010504:	429e      	cmp	r6, r3
 8010506:	f67f aebf 	bls.w	8010288 <_scanf_float+0x84>
 801050a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801050e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8010512:	464a      	mov	r2, r9
 8010514:	4640      	mov	r0, r8
 8010516:	4798      	blx	r3
 8010518:	6923      	ldr	r3, [r4, #16]
 801051a:	3b01      	subs	r3, #1
 801051c:	6123      	str	r3, [r4, #16]
 801051e:	e7f0      	b.n	8010502 <_scanf_float+0x2fe>
 8010520:	46aa      	mov	sl, r5
 8010522:	46b3      	mov	fp, r6
 8010524:	e7de      	b.n	80104e4 <_scanf_float+0x2e0>
 8010526:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801052a:	6923      	ldr	r3, [r4, #16]
 801052c:	2965      	cmp	r1, #101	@ 0x65
 801052e:	f103 33ff 	add.w	r3, r3, #4294967295
 8010532:	f106 35ff 	add.w	r5, r6, #4294967295
 8010536:	6123      	str	r3, [r4, #16]
 8010538:	d00c      	beq.n	8010554 <_scanf_float+0x350>
 801053a:	2945      	cmp	r1, #69	@ 0x45
 801053c:	d00a      	beq.n	8010554 <_scanf_float+0x350>
 801053e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010542:	464a      	mov	r2, r9
 8010544:	4640      	mov	r0, r8
 8010546:	4798      	blx	r3
 8010548:	6923      	ldr	r3, [r4, #16]
 801054a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801054e:	3b01      	subs	r3, #1
 8010550:	1eb5      	subs	r5, r6, #2
 8010552:	6123      	str	r3, [r4, #16]
 8010554:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010558:	464a      	mov	r2, r9
 801055a:	4640      	mov	r0, r8
 801055c:	4798      	blx	r3
 801055e:	462e      	mov	r6, r5
 8010560:	6822      	ldr	r2, [r4, #0]
 8010562:	f012 0210 	ands.w	r2, r2, #16
 8010566:	d001      	beq.n	801056c <_scanf_float+0x368>
 8010568:	2000      	movs	r0, #0
 801056a:	e68e      	b.n	801028a <_scanf_float+0x86>
 801056c:	7032      	strb	r2, [r6, #0]
 801056e:	6823      	ldr	r3, [r4, #0]
 8010570:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8010574:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010578:	d123      	bne.n	80105c2 <_scanf_float+0x3be>
 801057a:	9b02      	ldr	r3, [sp, #8]
 801057c:	429f      	cmp	r7, r3
 801057e:	d00a      	beq.n	8010596 <_scanf_float+0x392>
 8010580:	1bda      	subs	r2, r3, r7
 8010582:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8010586:	429e      	cmp	r6, r3
 8010588:	bf28      	it	cs
 801058a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801058e:	491e      	ldr	r1, [pc, #120]	@ (8010608 <_scanf_float+0x404>)
 8010590:	4630      	mov	r0, r6
 8010592:	f000 f977 	bl	8010884 <siprintf>
 8010596:	9901      	ldr	r1, [sp, #4]
 8010598:	2200      	movs	r2, #0
 801059a:	4640      	mov	r0, r8
 801059c:	f002 fc42 	bl	8012e24 <_strtod_r>
 80105a0:	9b03      	ldr	r3, [sp, #12]
 80105a2:	6821      	ldr	r1, [r4, #0]
 80105a4:	681b      	ldr	r3, [r3, #0]
 80105a6:	f011 0f02 	tst.w	r1, #2
 80105aa:	f103 0204 	add.w	r2, r3, #4
 80105ae:	d015      	beq.n	80105dc <_scanf_float+0x3d8>
 80105b0:	9903      	ldr	r1, [sp, #12]
 80105b2:	600a      	str	r2, [r1, #0]
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	ed83 0b00 	vstr	d0, [r3]
 80105ba:	68e3      	ldr	r3, [r4, #12]
 80105bc:	3301      	adds	r3, #1
 80105be:	60e3      	str	r3, [r4, #12]
 80105c0:	e7d2      	b.n	8010568 <_scanf_float+0x364>
 80105c2:	9b04      	ldr	r3, [sp, #16]
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	d0e6      	beq.n	8010596 <_scanf_float+0x392>
 80105c8:	9905      	ldr	r1, [sp, #20]
 80105ca:	230a      	movs	r3, #10
 80105cc:	3101      	adds	r1, #1
 80105ce:	4640      	mov	r0, r8
 80105d0:	f002 fca8 	bl	8012f24 <_strtol_r>
 80105d4:	9b04      	ldr	r3, [sp, #16]
 80105d6:	9e05      	ldr	r6, [sp, #20]
 80105d8:	1ac2      	subs	r2, r0, r3
 80105da:	e7d2      	b.n	8010582 <_scanf_float+0x37e>
 80105dc:	f011 0f04 	tst.w	r1, #4
 80105e0:	9903      	ldr	r1, [sp, #12]
 80105e2:	600a      	str	r2, [r1, #0]
 80105e4:	d1e6      	bne.n	80105b4 <_scanf_float+0x3b0>
 80105e6:	eeb4 0b40 	vcmp.f64	d0, d0
 80105ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105ee:	681d      	ldr	r5, [r3, #0]
 80105f0:	d705      	bvc.n	80105fe <_scanf_float+0x3fa>
 80105f2:	4806      	ldr	r0, [pc, #24]	@ (801060c <_scanf_float+0x408>)
 80105f4:	f000 face 	bl	8010b94 <nanf>
 80105f8:	ed85 0a00 	vstr	s0, [r5]
 80105fc:	e7dd      	b.n	80105ba <_scanf_float+0x3b6>
 80105fe:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8010602:	e7f9      	b.n	80105f8 <_scanf_float+0x3f4>
 8010604:	2700      	movs	r7, #0
 8010606:	e635      	b.n	8010274 <_scanf_float+0x70>
 8010608:	080146e4 	.word	0x080146e4
 801060c:	08014825 	.word	0x08014825

08010610 <std>:
 8010610:	2300      	movs	r3, #0
 8010612:	b510      	push	{r4, lr}
 8010614:	4604      	mov	r4, r0
 8010616:	e9c0 3300 	strd	r3, r3, [r0]
 801061a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801061e:	6083      	str	r3, [r0, #8]
 8010620:	8181      	strh	r1, [r0, #12]
 8010622:	6643      	str	r3, [r0, #100]	@ 0x64
 8010624:	81c2      	strh	r2, [r0, #14]
 8010626:	6183      	str	r3, [r0, #24]
 8010628:	4619      	mov	r1, r3
 801062a:	2208      	movs	r2, #8
 801062c:	305c      	adds	r0, #92	@ 0x5c
 801062e:	f000 fa23 	bl	8010a78 <memset>
 8010632:	4b0d      	ldr	r3, [pc, #52]	@ (8010668 <std+0x58>)
 8010634:	6263      	str	r3, [r4, #36]	@ 0x24
 8010636:	4b0d      	ldr	r3, [pc, #52]	@ (801066c <std+0x5c>)
 8010638:	62a3      	str	r3, [r4, #40]	@ 0x28
 801063a:	4b0d      	ldr	r3, [pc, #52]	@ (8010670 <std+0x60>)
 801063c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801063e:	4b0d      	ldr	r3, [pc, #52]	@ (8010674 <std+0x64>)
 8010640:	6323      	str	r3, [r4, #48]	@ 0x30
 8010642:	4b0d      	ldr	r3, [pc, #52]	@ (8010678 <std+0x68>)
 8010644:	6224      	str	r4, [r4, #32]
 8010646:	429c      	cmp	r4, r3
 8010648:	d006      	beq.n	8010658 <std+0x48>
 801064a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801064e:	4294      	cmp	r4, r2
 8010650:	d002      	beq.n	8010658 <std+0x48>
 8010652:	33d0      	adds	r3, #208	@ 0xd0
 8010654:	429c      	cmp	r4, r3
 8010656:	d105      	bne.n	8010664 <std+0x54>
 8010658:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801065c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010660:	f000 ba86 	b.w	8010b70 <__retarget_lock_init_recursive>
 8010664:	bd10      	pop	{r4, pc}
 8010666:	bf00      	nop
 8010668:	080108c9 	.word	0x080108c9
 801066c:	080108eb 	.word	0x080108eb
 8010670:	08010923 	.word	0x08010923
 8010674:	08010947 	.word	0x08010947
 8010678:	24001834 	.word	0x24001834

0801067c <stdio_exit_handler>:
 801067c:	4a02      	ldr	r2, [pc, #8]	@ (8010688 <stdio_exit_handler+0xc>)
 801067e:	4903      	ldr	r1, [pc, #12]	@ (801068c <stdio_exit_handler+0x10>)
 8010680:	4803      	ldr	r0, [pc, #12]	@ (8010690 <stdio_exit_handler+0x14>)
 8010682:	f000 b869 	b.w	8010758 <_fwalk_sglue>
 8010686:	bf00      	nop
 8010688:	24000028 	.word	0x24000028
 801068c:	08013565 	.word	0x08013565
 8010690:	24000038 	.word	0x24000038

08010694 <cleanup_stdio>:
 8010694:	6841      	ldr	r1, [r0, #4]
 8010696:	4b0c      	ldr	r3, [pc, #48]	@ (80106c8 <cleanup_stdio+0x34>)
 8010698:	4299      	cmp	r1, r3
 801069a:	b510      	push	{r4, lr}
 801069c:	4604      	mov	r4, r0
 801069e:	d001      	beq.n	80106a4 <cleanup_stdio+0x10>
 80106a0:	f002 ff60 	bl	8013564 <_fflush_r>
 80106a4:	68a1      	ldr	r1, [r4, #8]
 80106a6:	4b09      	ldr	r3, [pc, #36]	@ (80106cc <cleanup_stdio+0x38>)
 80106a8:	4299      	cmp	r1, r3
 80106aa:	d002      	beq.n	80106b2 <cleanup_stdio+0x1e>
 80106ac:	4620      	mov	r0, r4
 80106ae:	f002 ff59 	bl	8013564 <_fflush_r>
 80106b2:	68e1      	ldr	r1, [r4, #12]
 80106b4:	4b06      	ldr	r3, [pc, #24]	@ (80106d0 <cleanup_stdio+0x3c>)
 80106b6:	4299      	cmp	r1, r3
 80106b8:	d004      	beq.n	80106c4 <cleanup_stdio+0x30>
 80106ba:	4620      	mov	r0, r4
 80106bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80106c0:	f002 bf50 	b.w	8013564 <_fflush_r>
 80106c4:	bd10      	pop	{r4, pc}
 80106c6:	bf00      	nop
 80106c8:	24001834 	.word	0x24001834
 80106cc:	2400189c 	.word	0x2400189c
 80106d0:	24001904 	.word	0x24001904

080106d4 <global_stdio_init.part.0>:
 80106d4:	b510      	push	{r4, lr}
 80106d6:	4b0b      	ldr	r3, [pc, #44]	@ (8010704 <global_stdio_init.part.0+0x30>)
 80106d8:	4c0b      	ldr	r4, [pc, #44]	@ (8010708 <global_stdio_init.part.0+0x34>)
 80106da:	4a0c      	ldr	r2, [pc, #48]	@ (801070c <global_stdio_init.part.0+0x38>)
 80106dc:	601a      	str	r2, [r3, #0]
 80106de:	4620      	mov	r0, r4
 80106e0:	2200      	movs	r2, #0
 80106e2:	2104      	movs	r1, #4
 80106e4:	f7ff ff94 	bl	8010610 <std>
 80106e8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80106ec:	2201      	movs	r2, #1
 80106ee:	2109      	movs	r1, #9
 80106f0:	f7ff ff8e 	bl	8010610 <std>
 80106f4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80106f8:	2202      	movs	r2, #2
 80106fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80106fe:	2112      	movs	r1, #18
 8010700:	f7ff bf86 	b.w	8010610 <std>
 8010704:	2400196c 	.word	0x2400196c
 8010708:	24001834 	.word	0x24001834
 801070c:	0801067d 	.word	0x0801067d

08010710 <__sfp_lock_acquire>:
 8010710:	4801      	ldr	r0, [pc, #4]	@ (8010718 <__sfp_lock_acquire+0x8>)
 8010712:	f000 ba2e 	b.w	8010b72 <__retarget_lock_acquire_recursive>
 8010716:	bf00      	nop
 8010718:	24001975 	.word	0x24001975

0801071c <__sfp_lock_release>:
 801071c:	4801      	ldr	r0, [pc, #4]	@ (8010724 <__sfp_lock_release+0x8>)
 801071e:	f000 ba29 	b.w	8010b74 <__retarget_lock_release_recursive>
 8010722:	bf00      	nop
 8010724:	24001975 	.word	0x24001975

08010728 <__sinit>:
 8010728:	b510      	push	{r4, lr}
 801072a:	4604      	mov	r4, r0
 801072c:	f7ff fff0 	bl	8010710 <__sfp_lock_acquire>
 8010730:	6a23      	ldr	r3, [r4, #32]
 8010732:	b11b      	cbz	r3, 801073c <__sinit+0x14>
 8010734:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010738:	f7ff bff0 	b.w	801071c <__sfp_lock_release>
 801073c:	4b04      	ldr	r3, [pc, #16]	@ (8010750 <__sinit+0x28>)
 801073e:	6223      	str	r3, [r4, #32]
 8010740:	4b04      	ldr	r3, [pc, #16]	@ (8010754 <__sinit+0x2c>)
 8010742:	681b      	ldr	r3, [r3, #0]
 8010744:	2b00      	cmp	r3, #0
 8010746:	d1f5      	bne.n	8010734 <__sinit+0xc>
 8010748:	f7ff ffc4 	bl	80106d4 <global_stdio_init.part.0>
 801074c:	e7f2      	b.n	8010734 <__sinit+0xc>
 801074e:	bf00      	nop
 8010750:	08010695 	.word	0x08010695
 8010754:	2400196c 	.word	0x2400196c

08010758 <_fwalk_sglue>:
 8010758:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801075c:	4607      	mov	r7, r0
 801075e:	4688      	mov	r8, r1
 8010760:	4614      	mov	r4, r2
 8010762:	2600      	movs	r6, #0
 8010764:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010768:	f1b9 0901 	subs.w	r9, r9, #1
 801076c:	d505      	bpl.n	801077a <_fwalk_sglue+0x22>
 801076e:	6824      	ldr	r4, [r4, #0]
 8010770:	2c00      	cmp	r4, #0
 8010772:	d1f7      	bne.n	8010764 <_fwalk_sglue+0xc>
 8010774:	4630      	mov	r0, r6
 8010776:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801077a:	89ab      	ldrh	r3, [r5, #12]
 801077c:	2b01      	cmp	r3, #1
 801077e:	d907      	bls.n	8010790 <_fwalk_sglue+0x38>
 8010780:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010784:	3301      	adds	r3, #1
 8010786:	d003      	beq.n	8010790 <_fwalk_sglue+0x38>
 8010788:	4629      	mov	r1, r5
 801078a:	4638      	mov	r0, r7
 801078c:	47c0      	blx	r8
 801078e:	4306      	orrs	r6, r0
 8010790:	3568      	adds	r5, #104	@ 0x68
 8010792:	e7e9      	b.n	8010768 <_fwalk_sglue+0x10>

08010794 <iprintf>:
 8010794:	b40f      	push	{r0, r1, r2, r3}
 8010796:	b507      	push	{r0, r1, r2, lr}
 8010798:	4906      	ldr	r1, [pc, #24]	@ (80107b4 <iprintf+0x20>)
 801079a:	ab04      	add	r3, sp, #16
 801079c:	6808      	ldr	r0, [r1, #0]
 801079e:	f853 2b04 	ldr.w	r2, [r3], #4
 80107a2:	6881      	ldr	r1, [r0, #8]
 80107a4:	9301      	str	r3, [sp, #4]
 80107a6:	f002 fd41 	bl	801322c <_vfiprintf_r>
 80107aa:	b003      	add	sp, #12
 80107ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80107b0:	b004      	add	sp, #16
 80107b2:	4770      	bx	lr
 80107b4:	24000034 	.word	0x24000034

080107b8 <putchar>:
 80107b8:	4b02      	ldr	r3, [pc, #8]	@ (80107c4 <putchar+0xc>)
 80107ba:	4601      	mov	r1, r0
 80107bc:	6818      	ldr	r0, [r3, #0]
 80107be:	6882      	ldr	r2, [r0, #8]
 80107c0:	f002 bf5a 	b.w	8013678 <_putc_r>
 80107c4:	24000034 	.word	0x24000034

080107c8 <_puts_r>:
 80107c8:	6a03      	ldr	r3, [r0, #32]
 80107ca:	b570      	push	{r4, r5, r6, lr}
 80107cc:	6884      	ldr	r4, [r0, #8]
 80107ce:	4605      	mov	r5, r0
 80107d0:	460e      	mov	r6, r1
 80107d2:	b90b      	cbnz	r3, 80107d8 <_puts_r+0x10>
 80107d4:	f7ff ffa8 	bl	8010728 <__sinit>
 80107d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80107da:	07db      	lsls	r3, r3, #31
 80107dc:	d405      	bmi.n	80107ea <_puts_r+0x22>
 80107de:	89a3      	ldrh	r3, [r4, #12]
 80107e0:	0598      	lsls	r0, r3, #22
 80107e2:	d402      	bmi.n	80107ea <_puts_r+0x22>
 80107e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80107e6:	f000 f9c4 	bl	8010b72 <__retarget_lock_acquire_recursive>
 80107ea:	89a3      	ldrh	r3, [r4, #12]
 80107ec:	0719      	lsls	r1, r3, #28
 80107ee:	d502      	bpl.n	80107f6 <_puts_r+0x2e>
 80107f0:	6923      	ldr	r3, [r4, #16]
 80107f2:	2b00      	cmp	r3, #0
 80107f4:	d135      	bne.n	8010862 <_puts_r+0x9a>
 80107f6:	4621      	mov	r1, r4
 80107f8:	4628      	mov	r0, r5
 80107fa:	f000 f8e7 	bl	80109cc <__swsetup_r>
 80107fe:	b380      	cbz	r0, 8010862 <_puts_r+0x9a>
 8010800:	f04f 35ff 	mov.w	r5, #4294967295
 8010804:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010806:	07da      	lsls	r2, r3, #31
 8010808:	d405      	bmi.n	8010816 <_puts_r+0x4e>
 801080a:	89a3      	ldrh	r3, [r4, #12]
 801080c:	059b      	lsls	r3, r3, #22
 801080e:	d402      	bmi.n	8010816 <_puts_r+0x4e>
 8010810:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010812:	f000 f9af 	bl	8010b74 <__retarget_lock_release_recursive>
 8010816:	4628      	mov	r0, r5
 8010818:	bd70      	pop	{r4, r5, r6, pc}
 801081a:	2b00      	cmp	r3, #0
 801081c:	da04      	bge.n	8010828 <_puts_r+0x60>
 801081e:	69a2      	ldr	r2, [r4, #24]
 8010820:	429a      	cmp	r2, r3
 8010822:	dc17      	bgt.n	8010854 <_puts_r+0x8c>
 8010824:	290a      	cmp	r1, #10
 8010826:	d015      	beq.n	8010854 <_puts_r+0x8c>
 8010828:	6823      	ldr	r3, [r4, #0]
 801082a:	1c5a      	adds	r2, r3, #1
 801082c:	6022      	str	r2, [r4, #0]
 801082e:	7019      	strb	r1, [r3, #0]
 8010830:	68a3      	ldr	r3, [r4, #8]
 8010832:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010836:	3b01      	subs	r3, #1
 8010838:	60a3      	str	r3, [r4, #8]
 801083a:	2900      	cmp	r1, #0
 801083c:	d1ed      	bne.n	801081a <_puts_r+0x52>
 801083e:	2b00      	cmp	r3, #0
 8010840:	da11      	bge.n	8010866 <_puts_r+0x9e>
 8010842:	4622      	mov	r2, r4
 8010844:	210a      	movs	r1, #10
 8010846:	4628      	mov	r0, r5
 8010848:	f000 f881 	bl	801094e <__swbuf_r>
 801084c:	3001      	adds	r0, #1
 801084e:	d0d7      	beq.n	8010800 <_puts_r+0x38>
 8010850:	250a      	movs	r5, #10
 8010852:	e7d7      	b.n	8010804 <_puts_r+0x3c>
 8010854:	4622      	mov	r2, r4
 8010856:	4628      	mov	r0, r5
 8010858:	f000 f879 	bl	801094e <__swbuf_r>
 801085c:	3001      	adds	r0, #1
 801085e:	d1e7      	bne.n	8010830 <_puts_r+0x68>
 8010860:	e7ce      	b.n	8010800 <_puts_r+0x38>
 8010862:	3e01      	subs	r6, #1
 8010864:	e7e4      	b.n	8010830 <_puts_r+0x68>
 8010866:	6823      	ldr	r3, [r4, #0]
 8010868:	1c5a      	adds	r2, r3, #1
 801086a:	6022      	str	r2, [r4, #0]
 801086c:	220a      	movs	r2, #10
 801086e:	701a      	strb	r2, [r3, #0]
 8010870:	e7ee      	b.n	8010850 <_puts_r+0x88>
	...

08010874 <puts>:
 8010874:	4b02      	ldr	r3, [pc, #8]	@ (8010880 <puts+0xc>)
 8010876:	4601      	mov	r1, r0
 8010878:	6818      	ldr	r0, [r3, #0]
 801087a:	f7ff bfa5 	b.w	80107c8 <_puts_r>
 801087e:	bf00      	nop
 8010880:	24000034 	.word	0x24000034

08010884 <siprintf>:
 8010884:	b40e      	push	{r1, r2, r3}
 8010886:	b510      	push	{r4, lr}
 8010888:	b09d      	sub	sp, #116	@ 0x74
 801088a:	ab1f      	add	r3, sp, #124	@ 0x7c
 801088c:	9002      	str	r0, [sp, #8]
 801088e:	9006      	str	r0, [sp, #24]
 8010890:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8010894:	480a      	ldr	r0, [pc, #40]	@ (80108c0 <siprintf+0x3c>)
 8010896:	9107      	str	r1, [sp, #28]
 8010898:	9104      	str	r1, [sp, #16]
 801089a:	490a      	ldr	r1, [pc, #40]	@ (80108c4 <siprintf+0x40>)
 801089c:	f853 2b04 	ldr.w	r2, [r3], #4
 80108a0:	9105      	str	r1, [sp, #20]
 80108a2:	2400      	movs	r4, #0
 80108a4:	a902      	add	r1, sp, #8
 80108a6:	6800      	ldr	r0, [r0, #0]
 80108a8:	9301      	str	r3, [sp, #4]
 80108aa:	941b      	str	r4, [sp, #108]	@ 0x6c
 80108ac:	f002 fb98 	bl	8012fe0 <_svfiprintf_r>
 80108b0:	9b02      	ldr	r3, [sp, #8]
 80108b2:	701c      	strb	r4, [r3, #0]
 80108b4:	b01d      	add	sp, #116	@ 0x74
 80108b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80108ba:	b003      	add	sp, #12
 80108bc:	4770      	bx	lr
 80108be:	bf00      	nop
 80108c0:	24000034 	.word	0x24000034
 80108c4:	ffff0208 	.word	0xffff0208

080108c8 <__sread>:
 80108c8:	b510      	push	{r4, lr}
 80108ca:	460c      	mov	r4, r1
 80108cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80108d0:	f000 f900 	bl	8010ad4 <_read_r>
 80108d4:	2800      	cmp	r0, #0
 80108d6:	bfab      	itete	ge
 80108d8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80108da:	89a3      	ldrhlt	r3, [r4, #12]
 80108dc:	181b      	addge	r3, r3, r0
 80108de:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80108e2:	bfac      	ite	ge
 80108e4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80108e6:	81a3      	strhlt	r3, [r4, #12]
 80108e8:	bd10      	pop	{r4, pc}

080108ea <__swrite>:
 80108ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80108ee:	461f      	mov	r7, r3
 80108f0:	898b      	ldrh	r3, [r1, #12]
 80108f2:	05db      	lsls	r3, r3, #23
 80108f4:	4605      	mov	r5, r0
 80108f6:	460c      	mov	r4, r1
 80108f8:	4616      	mov	r6, r2
 80108fa:	d505      	bpl.n	8010908 <__swrite+0x1e>
 80108fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010900:	2302      	movs	r3, #2
 8010902:	2200      	movs	r2, #0
 8010904:	f000 f8d4 	bl	8010ab0 <_lseek_r>
 8010908:	89a3      	ldrh	r3, [r4, #12]
 801090a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801090e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010912:	81a3      	strh	r3, [r4, #12]
 8010914:	4632      	mov	r2, r6
 8010916:	463b      	mov	r3, r7
 8010918:	4628      	mov	r0, r5
 801091a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801091e:	f000 b8eb 	b.w	8010af8 <_write_r>

08010922 <__sseek>:
 8010922:	b510      	push	{r4, lr}
 8010924:	460c      	mov	r4, r1
 8010926:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801092a:	f000 f8c1 	bl	8010ab0 <_lseek_r>
 801092e:	1c43      	adds	r3, r0, #1
 8010930:	89a3      	ldrh	r3, [r4, #12]
 8010932:	bf15      	itete	ne
 8010934:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010936:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801093a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801093e:	81a3      	strheq	r3, [r4, #12]
 8010940:	bf18      	it	ne
 8010942:	81a3      	strhne	r3, [r4, #12]
 8010944:	bd10      	pop	{r4, pc}

08010946 <__sclose>:
 8010946:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801094a:	f000 b8a1 	b.w	8010a90 <_close_r>

0801094e <__swbuf_r>:
 801094e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010950:	460e      	mov	r6, r1
 8010952:	4614      	mov	r4, r2
 8010954:	4605      	mov	r5, r0
 8010956:	b118      	cbz	r0, 8010960 <__swbuf_r+0x12>
 8010958:	6a03      	ldr	r3, [r0, #32]
 801095a:	b90b      	cbnz	r3, 8010960 <__swbuf_r+0x12>
 801095c:	f7ff fee4 	bl	8010728 <__sinit>
 8010960:	69a3      	ldr	r3, [r4, #24]
 8010962:	60a3      	str	r3, [r4, #8]
 8010964:	89a3      	ldrh	r3, [r4, #12]
 8010966:	071a      	lsls	r2, r3, #28
 8010968:	d501      	bpl.n	801096e <__swbuf_r+0x20>
 801096a:	6923      	ldr	r3, [r4, #16]
 801096c:	b943      	cbnz	r3, 8010980 <__swbuf_r+0x32>
 801096e:	4621      	mov	r1, r4
 8010970:	4628      	mov	r0, r5
 8010972:	f000 f82b 	bl	80109cc <__swsetup_r>
 8010976:	b118      	cbz	r0, 8010980 <__swbuf_r+0x32>
 8010978:	f04f 37ff 	mov.w	r7, #4294967295
 801097c:	4638      	mov	r0, r7
 801097e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010980:	6823      	ldr	r3, [r4, #0]
 8010982:	6922      	ldr	r2, [r4, #16]
 8010984:	1a98      	subs	r0, r3, r2
 8010986:	6963      	ldr	r3, [r4, #20]
 8010988:	b2f6      	uxtb	r6, r6
 801098a:	4283      	cmp	r3, r0
 801098c:	4637      	mov	r7, r6
 801098e:	dc05      	bgt.n	801099c <__swbuf_r+0x4e>
 8010990:	4621      	mov	r1, r4
 8010992:	4628      	mov	r0, r5
 8010994:	f002 fde6 	bl	8013564 <_fflush_r>
 8010998:	2800      	cmp	r0, #0
 801099a:	d1ed      	bne.n	8010978 <__swbuf_r+0x2a>
 801099c:	68a3      	ldr	r3, [r4, #8]
 801099e:	3b01      	subs	r3, #1
 80109a0:	60a3      	str	r3, [r4, #8]
 80109a2:	6823      	ldr	r3, [r4, #0]
 80109a4:	1c5a      	adds	r2, r3, #1
 80109a6:	6022      	str	r2, [r4, #0]
 80109a8:	701e      	strb	r6, [r3, #0]
 80109aa:	6962      	ldr	r2, [r4, #20]
 80109ac:	1c43      	adds	r3, r0, #1
 80109ae:	429a      	cmp	r2, r3
 80109b0:	d004      	beq.n	80109bc <__swbuf_r+0x6e>
 80109b2:	89a3      	ldrh	r3, [r4, #12]
 80109b4:	07db      	lsls	r3, r3, #31
 80109b6:	d5e1      	bpl.n	801097c <__swbuf_r+0x2e>
 80109b8:	2e0a      	cmp	r6, #10
 80109ba:	d1df      	bne.n	801097c <__swbuf_r+0x2e>
 80109bc:	4621      	mov	r1, r4
 80109be:	4628      	mov	r0, r5
 80109c0:	f002 fdd0 	bl	8013564 <_fflush_r>
 80109c4:	2800      	cmp	r0, #0
 80109c6:	d0d9      	beq.n	801097c <__swbuf_r+0x2e>
 80109c8:	e7d6      	b.n	8010978 <__swbuf_r+0x2a>
	...

080109cc <__swsetup_r>:
 80109cc:	b538      	push	{r3, r4, r5, lr}
 80109ce:	4b29      	ldr	r3, [pc, #164]	@ (8010a74 <__swsetup_r+0xa8>)
 80109d0:	4605      	mov	r5, r0
 80109d2:	6818      	ldr	r0, [r3, #0]
 80109d4:	460c      	mov	r4, r1
 80109d6:	b118      	cbz	r0, 80109e0 <__swsetup_r+0x14>
 80109d8:	6a03      	ldr	r3, [r0, #32]
 80109da:	b90b      	cbnz	r3, 80109e0 <__swsetup_r+0x14>
 80109dc:	f7ff fea4 	bl	8010728 <__sinit>
 80109e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80109e4:	0719      	lsls	r1, r3, #28
 80109e6:	d422      	bmi.n	8010a2e <__swsetup_r+0x62>
 80109e8:	06da      	lsls	r2, r3, #27
 80109ea:	d407      	bmi.n	80109fc <__swsetup_r+0x30>
 80109ec:	2209      	movs	r2, #9
 80109ee:	602a      	str	r2, [r5, #0]
 80109f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80109f4:	81a3      	strh	r3, [r4, #12]
 80109f6:	f04f 30ff 	mov.w	r0, #4294967295
 80109fa:	e033      	b.n	8010a64 <__swsetup_r+0x98>
 80109fc:	0758      	lsls	r0, r3, #29
 80109fe:	d512      	bpl.n	8010a26 <__swsetup_r+0x5a>
 8010a00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010a02:	b141      	cbz	r1, 8010a16 <__swsetup_r+0x4a>
 8010a04:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010a08:	4299      	cmp	r1, r3
 8010a0a:	d002      	beq.n	8010a12 <__swsetup_r+0x46>
 8010a0c:	4628      	mov	r0, r5
 8010a0e:	f000 fead 	bl	801176c <_free_r>
 8010a12:	2300      	movs	r3, #0
 8010a14:	6363      	str	r3, [r4, #52]	@ 0x34
 8010a16:	89a3      	ldrh	r3, [r4, #12]
 8010a18:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010a1c:	81a3      	strh	r3, [r4, #12]
 8010a1e:	2300      	movs	r3, #0
 8010a20:	6063      	str	r3, [r4, #4]
 8010a22:	6923      	ldr	r3, [r4, #16]
 8010a24:	6023      	str	r3, [r4, #0]
 8010a26:	89a3      	ldrh	r3, [r4, #12]
 8010a28:	f043 0308 	orr.w	r3, r3, #8
 8010a2c:	81a3      	strh	r3, [r4, #12]
 8010a2e:	6923      	ldr	r3, [r4, #16]
 8010a30:	b94b      	cbnz	r3, 8010a46 <__swsetup_r+0x7a>
 8010a32:	89a3      	ldrh	r3, [r4, #12]
 8010a34:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010a38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010a3c:	d003      	beq.n	8010a46 <__swsetup_r+0x7a>
 8010a3e:	4621      	mov	r1, r4
 8010a40:	4628      	mov	r0, r5
 8010a42:	f002 fddd 	bl	8013600 <__smakebuf_r>
 8010a46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a4a:	f013 0201 	ands.w	r2, r3, #1
 8010a4e:	d00a      	beq.n	8010a66 <__swsetup_r+0x9a>
 8010a50:	2200      	movs	r2, #0
 8010a52:	60a2      	str	r2, [r4, #8]
 8010a54:	6962      	ldr	r2, [r4, #20]
 8010a56:	4252      	negs	r2, r2
 8010a58:	61a2      	str	r2, [r4, #24]
 8010a5a:	6922      	ldr	r2, [r4, #16]
 8010a5c:	b942      	cbnz	r2, 8010a70 <__swsetup_r+0xa4>
 8010a5e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010a62:	d1c5      	bne.n	80109f0 <__swsetup_r+0x24>
 8010a64:	bd38      	pop	{r3, r4, r5, pc}
 8010a66:	0799      	lsls	r1, r3, #30
 8010a68:	bf58      	it	pl
 8010a6a:	6962      	ldrpl	r2, [r4, #20]
 8010a6c:	60a2      	str	r2, [r4, #8]
 8010a6e:	e7f4      	b.n	8010a5a <__swsetup_r+0x8e>
 8010a70:	2000      	movs	r0, #0
 8010a72:	e7f7      	b.n	8010a64 <__swsetup_r+0x98>
 8010a74:	24000034 	.word	0x24000034

08010a78 <memset>:
 8010a78:	4402      	add	r2, r0
 8010a7a:	4603      	mov	r3, r0
 8010a7c:	4293      	cmp	r3, r2
 8010a7e:	d100      	bne.n	8010a82 <memset+0xa>
 8010a80:	4770      	bx	lr
 8010a82:	f803 1b01 	strb.w	r1, [r3], #1
 8010a86:	e7f9      	b.n	8010a7c <memset+0x4>

08010a88 <_localeconv_r>:
 8010a88:	4800      	ldr	r0, [pc, #0]	@ (8010a8c <_localeconv_r+0x4>)
 8010a8a:	4770      	bx	lr
 8010a8c:	24000174 	.word	0x24000174

08010a90 <_close_r>:
 8010a90:	b538      	push	{r3, r4, r5, lr}
 8010a92:	4d06      	ldr	r5, [pc, #24]	@ (8010aac <_close_r+0x1c>)
 8010a94:	2300      	movs	r3, #0
 8010a96:	4604      	mov	r4, r0
 8010a98:	4608      	mov	r0, r1
 8010a9a:	602b      	str	r3, [r5, #0]
 8010a9c:	f7f3 fb6e 	bl	800417c <_close>
 8010aa0:	1c43      	adds	r3, r0, #1
 8010aa2:	d102      	bne.n	8010aaa <_close_r+0x1a>
 8010aa4:	682b      	ldr	r3, [r5, #0]
 8010aa6:	b103      	cbz	r3, 8010aaa <_close_r+0x1a>
 8010aa8:	6023      	str	r3, [r4, #0]
 8010aaa:	bd38      	pop	{r3, r4, r5, pc}
 8010aac:	24001970 	.word	0x24001970

08010ab0 <_lseek_r>:
 8010ab0:	b538      	push	{r3, r4, r5, lr}
 8010ab2:	4d07      	ldr	r5, [pc, #28]	@ (8010ad0 <_lseek_r+0x20>)
 8010ab4:	4604      	mov	r4, r0
 8010ab6:	4608      	mov	r0, r1
 8010ab8:	4611      	mov	r1, r2
 8010aba:	2200      	movs	r2, #0
 8010abc:	602a      	str	r2, [r5, #0]
 8010abe:	461a      	mov	r2, r3
 8010ac0:	f7f3 fb83 	bl	80041ca <_lseek>
 8010ac4:	1c43      	adds	r3, r0, #1
 8010ac6:	d102      	bne.n	8010ace <_lseek_r+0x1e>
 8010ac8:	682b      	ldr	r3, [r5, #0]
 8010aca:	b103      	cbz	r3, 8010ace <_lseek_r+0x1e>
 8010acc:	6023      	str	r3, [r4, #0]
 8010ace:	bd38      	pop	{r3, r4, r5, pc}
 8010ad0:	24001970 	.word	0x24001970

08010ad4 <_read_r>:
 8010ad4:	b538      	push	{r3, r4, r5, lr}
 8010ad6:	4d07      	ldr	r5, [pc, #28]	@ (8010af4 <_read_r+0x20>)
 8010ad8:	4604      	mov	r4, r0
 8010ada:	4608      	mov	r0, r1
 8010adc:	4611      	mov	r1, r2
 8010ade:	2200      	movs	r2, #0
 8010ae0:	602a      	str	r2, [r5, #0]
 8010ae2:	461a      	mov	r2, r3
 8010ae4:	f7f3 fb2d 	bl	8004142 <_read>
 8010ae8:	1c43      	adds	r3, r0, #1
 8010aea:	d102      	bne.n	8010af2 <_read_r+0x1e>
 8010aec:	682b      	ldr	r3, [r5, #0]
 8010aee:	b103      	cbz	r3, 8010af2 <_read_r+0x1e>
 8010af0:	6023      	str	r3, [r4, #0]
 8010af2:	bd38      	pop	{r3, r4, r5, pc}
 8010af4:	24001970 	.word	0x24001970

08010af8 <_write_r>:
 8010af8:	b538      	push	{r3, r4, r5, lr}
 8010afa:	4d07      	ldr	r5, [pc, #28]	@ (8010b18 <_write_r+0x20>)
 8010afc:	4604      	mov	r4, r0
 8010afe:	4608      	mov	r0, r1
 8010b00:	4611      	mov	r1, r2
 8010b02:	2200      	movs	r2, #0
 8010b04:	602a      	str	r2, [r5, #0]
 8010b06:	461a      	mov	r2, r3
 8010b08:	f7f0 fc16 	bl	8001338 <_write>
 8010b0c:	1c43      	adds	r3, r0, #1
 8010b0e:	d102      	bne.n	8010b16 <_write_r+0x1e>
 8010b10:	682b      	ldr	r3, [r5, #0]
 8010b12:	b103      	cbz	r3, 8010b16 <_write_r+0x1e>
 8010b14:	6023      	str	r3, [r4, #0]
 8010b16:	bd38      	pop	{r3, r4, r5, pc}
 8010b18:	24001970 	.word	0x24001970

08010b1c <__errno>:
 8010b1c:	4b01      	ldr	r3, [pc, #4]	@ (8010b24 <__errno+0x8>)
 8010b1e:	6818      	ldr	r0, [r3, #0]
 8010b20:	4770      	bx	lr
 8010b22:	bf00      	nop
 8010b24:	24000034 	.word	0x24000034

08010b28 <__libc_init_array>:
 8010b28:	b570      	push	{r4, r5, r6, lr}
 8010b2a:	4d0d      	ldr	r5, [pc, #52]	@ (8010b60 <__libc_init_array+0x38>)
 8010b2c:	4c0d      	ldr	r4, [pc, #52]	@ (8010b64 <__libc_init_array+0x3c>)
 8010b2e:	1b64      	subs	r4, r4, r5
 8010b30:	10a4      	asrs	r4, r4, #2
 8010b32:	2600      	movs	r6, #0
 8010b34:	42a6      	cmp	r6, r4
 8010b36:	d109      	bne.n	8010b4c <__libc_init_array+0x24>
 8010b38:	4d0b      	ldr	r5, [pc, #44]	@ (8010b68 <__libc_init_array+0x40>)
 8010b3a:	4c0c      	ldr	r4, [pc, #48]	@ (8010b6c <__libc_init_array+0x44>)
 8010b3c:	f003 fa56 	bl	8013fec <_init>
 8010b40:	1b64      	subs	r4, r4, r5
 8010b42:	10a4      	asrs	r4, r4, #2
 8010b44:	2600      	movs	r6, #0
 8010b46:	42a6      	cmp	r6, r4
 8010b48:	d105      	bne.n	8010b56 <__libc_init_array+0x2e>
 8010b4a:	bd70      	pop	{r4, r5, r6, pc}
 8010b4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8010b50:	4798      	blx	r3
 8010b52:	3601      	adds	r6, #1
 8010b54:	e7ee      	b.n	8010b34 <__libc_init_array+0xc>
 8010b56:	f855 3b04 	ldr.w	r3, [r5], #4
 8010b5a:	4798      	blx	r3
 8010b5c:	3601      	adds	r6, #1
 8010b5e:	e7f2      	b.n	8010b46 <__libc_init_array+0x1e>
 8010b60:	08014ae4 	.word	0x08014ae4
 8010b64:	08014ae4 	.word	0x08014ae4
 8010b68:	08014ae4 	.word	0x08014ae4
 8010b6c:	08014ae8 	.word	0x08014ae8

08010b70 <__retarget_lock_init_recursive>:
 8010b70:	4770      	bx	lr

08010b72 <__retarget_lock_acquire_recursive>:
 8010b72:	4770      	bx	lr

08010b74 <__retarget_lock_release_recursive>:
 8010b74:	4770      	bx	lr

08010b76 <memcpy>:
 8010b76:	440a      	add	r2, r1
 8010b78:	4291      	cmp	r1, r2
 8010b7a:	f100 33ff 	add.w	r3, r0, #4294967295
 8010b7e:	d100      	bne.n	8010b82 <memcpy+0xc>
 8010b80:	4770      	bx	lr
 8010b82:	b510      	push	{r4, lr}
 8010b84:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010b88:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010b8c:	4291      	cmp	r1, r2
 8010b8e:	d1f9      	bne.n	8010b84 <memcpy+0xe>
 8010b90:	bd10      	pop	{r4, pc}
	...

08010b94 <nanf>:
 8010b94:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010b9c <nanf+0x8>
 8010b98:	4770      	bx	lr
 8010b9a:	bf00      	nop
 8010b9c:	7fc00000 	.word	0x7fc00000

08010ba0 <quorem>:
 8010ba0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ba4:	6903      	ldr	r3, [r0, #16]
 8010ba6:	690c      	ldr	r4, [r1, #16]
 8010ba8:	42a3      	cmp	r3, r4
 8010baa:	4607      	mov	r7, r0
 8010bac:	db7e      	blt.n	8010cac <quorem+0x10c>
 8010bae:	3c01      	subs	r4, #1
 8010bb0:	f101 0814 	add.w	r8, r1, #20
 8010bb4:	00a3      	lsls	r3, r4, #2
 8010bb6:	f100 0514 	add.w	r5, r0, #20
 8010bba:	9300      	str	r3, [sp, #0]
 8010bbc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010bc0:	9301      	str	r3, [sp, #4]
 8010bc2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010bc6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010bca:	3301      	adds	r3, #1
 8010bcc:	429a      	cmp	r2, r3
 8010bce:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010bd2:	fbb2 f6f3 	udiv	r6, r2, r3
 8010bd6:	d32e      	bcc.n	8010c36 <quorem+0x96>
 8010bd8:	f04f 0a00 	mov.w	sl, #0
 8010bdc:	46c4      	mov	ip, r8
 8010bde:	46ae      	mov	lr, r5
 8010be0:	46d3      	mov	fp, sl
 8010be2:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010be6:	b298      	uxth	r0, r3
 8010be8:	fb06 a000 	mla	r0, r6, r0, sl
 8010bec:	0c02      	lsrs	r2, r0, #16
 8010bee:	0c1b      	lsrs	r3, r3, #16
 8010bf0:	fb06 2303 	mla	r3, r6, r3, r2
 8010bf4:	f8de 2000 	ldr.w	r2, [lr]
 8010bf8:	b280      	uxth	r0, r0
 8010bfa:	b292      	uxth	r2, r2
 8010bfc:	1a12      	subs	r2, r2, r0
 8010bfe:	445a      	add	r2, fp
 8010c00:	f8de 0000 	ldr.w	r0, [lr]
 8010c04:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010c08:	b29b      	uxth	r3, r3
 8010c0a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010c0e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8010c12:	b292      	uxth	r2, r2
 8010c14:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8010c18:	45e1      	cmp	r9, ip
 8010c1a:	f84e 2b04 	str.w	r2, [lr], #4
 8010c1e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010c22:	d2de      	bcs.n	8010be2 <quorem+0x42>
 8010c24:	9b00      	ldr	r3, [sp, #0]
 8010c26:	58eb      	ldr	r3, [r5, r3]
 8010c28:	b92b      	cbnz	r3, 8010c36 <quorem+0x96>
 8010c2a:	9b01      	ldr	r3, [sp, #4]
 8010c2c:	3b04      	subs	r3, #4
 8010c2e:	429d      	cmp	r5, r3
 8010c30:	461a      	mov	r2, r3
 8010c32:	d32f      	bcc.n	8010c94 <quorem+0xf4>
 8010c34:	613c      	str	r4, [r7, #16]
 8010c36:	4638      	mov	r0, r7
 8010c38:	f001 f954 	bl	8011ee4 <__mcmp>
 8010c3c:	2800      	cmp	r0, #0
 8010c3e:	db25      	blt.n	8010c8c <quorem+0xec>
 8010c40:	4629      	mov	r1, r5
 8010c42:	2000      	movs	r0, #0
 8010c44:	f858 2b04 	ldr.w	r2, [r8], #4
 8010c48:	f8d1 c000 	ldr.w	ip, [r1]
 8010c4c:	fa1f fe82 	uxth.w	lr, r2
 8010c50:	fa1f f38c 	uxth.w	r3, ip
 8010c54:	eba3 030e 	sub.w	r3, r3, lr
 8010c58:	4403      	add	r3, r0
 8010c5a:	0c12      	lsrs	r2, r2, #16
 8010c5c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010c60:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8010c64:	b29b      	uxth	r3, r3
 8010c66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010c6a:	45c1      	cmp	r9, r8
 8010c6c:	f841 3b04 	str.w	r3, [r1], #4
 8010c70:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010c74:	d2e6      	bcs.n	8010c44 <quorem+0xa4>
 8010c76:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010c7a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010c7e:	b922      	cbnz	r2, 8010c8a <quorem+0xea>
 8010c80:	3b04      	subs	r3, #4
 8010c82:	429d      	cmp	r5, r3
 8010c84:	461a      	mov	r2, r3
 8010c86:	d30b      	bcc.n	8010ca0 <quorem+0x100>
 8010c88:	613c      	str	r4, [r7, #16]
 8010c8a:	3601      	adds	r6, #1
 8010c8c:	4630      	mov	r0, r6
 8010c8e:	b003      	add	sp, #12
 8010c90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c94:	6812      	ldr	r2, [r2, #0]
 8010c96:	3b04      	subs	r3, #4
 8010c98:	2a00      	cmp	r2, #0
 8010c9a:	d1cb      	bne.n	8010c34 <quorem+0x94>
 8010c9c:	3c01      	subs	r4, #1
 8010c9e:	e7c6      	b.n	8010c2e <quorem+0x8e>
 8010ca0:	6812      	ldr	r2, [r2, #0]
 8010ca2:	3b04      	subs	r3, #4
 8010ca4:	2a00      	cmp	r2, #0
 8010ca6:	d1ef      	bne.n	8010c88 <quorem+0xe8>
 8010ca8:	3c01      	subs	r4, #1
 8010caa:	e7ea      	b.n	8010c82 <quorem+0xe2>
 8010cac:	2000      	movs	r0, #0
 8010cae:	e7ee      	b.n	8010c8e <quorem+0xee>

08010cb0 <_dtoa_r>:
 8010cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010cb4:	ed2d 8b02 	vpush	{d8}
 8010cb8:	69c7      	ldr	r7, [r0, #28]
 8010cba:	b091      	sub	sp, #68	@ 0x44
 8010cbc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8010cc0:	ec55 4b10 	vmov	r4, r5, d0
 8010cc4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8010cc6:	9107      	str	r1, [sp, #28]
 8010cc8:	4681      	mov	r9, r0
 8010cca:	9209      	str	r2, [sp, #36]	@ 0x24
 8010ccc:	930d      	str	r3, [sp, #52]	@ 0x34
 8010cce:	b97f      	cbnz	r7, 8010cf0 <_dtoa_r+0x40>
 8010cd0:	2010      	movs	r0, #16
 8010cd2:	f000 fd95 	bl	8011800 <malloc>
 8010cd6:	4602      	mov	r2, r0
 8010cd8:	f8c9 001c 	str.w	r0, [r9, #28]
 8010cdc:	b920      	cbnz	r0, 8010ce8 <_dtoa_r+0x38>
 8010cde:	4ba0      	ldr	r3, [pc, #640]	@ (8010f60 <_dtoa_r+0x2b0>)
 8010ce0:	21ef      	movs	r1, #239	@ 0xef
 8010ce2:	48a0      	ldr	r0, [pc, #640]	@ (8010f64 <_dtoa_r+0x2b4>)
 8010ce4:	f002 fd64 	bl	80137b0 <__assert_func>
 8010ce8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8010cec:	6007      	str	r7, [r0, #0]
 8010cee:	60c7      	str	r7, [r0, #12]
 8010cf0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010cf4:	6819      	ldr	r1, [r3, #0]
 8010cf6:	b159      	cbz	r1, 8010d10 <_dtoa_r+0x60>
 8010cf8:	685a      	ldr	r2, [r3, #4]
 8010cfa:	604a      	str	r2, [r1, #4]
 8010cfc:	2301      	movs	r3, #1
 8010cfe:	4093      	lsls	r3, r2
 8010d00:	608b      	str	r3, [r1, #8]
 8010d02:	4648      	mov	r0, r9
 8010d04:	f000 fe72 	bl	80119ec <_Bfree>
 8010d08:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010d0c:	2200      	movs	r2, #0
 8010d0e:	601a      	str	r2, [r3, #0]
 8010d10:	1e2b      	subs	r3, r5, #0
 8010d12:	bfbb      	ittet	lt
 8010d14:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8010d18:	9303      	strlt	r3, [sp, #12]
 8010d1a:	2300      	movge	r3, #0
 8010d1c:	2201      	movlt	r2, #1
 8010d1e:	bfac      	ite	ge
 8010d20:	6033      	strge	r3, [r6, #0]
 8010d22:	6032      	strlt	r2, [r6, #0]
 8010d24:	4b90      	ldr	r3, [pc, #576]	@ (8010f68 <_dtoa_r+0x2b8>)
 8010d26:	9e03      	ldr	r6, [sp, #12]
 8010d28:	43b3      	bics	r3, r6
 8010d2a:	d110      	bne.n	8010d4e <_dtoa_r+0x9e>
 8010d2c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010d2e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8010d32:	6013      	str	r3, [r2, #0]
 8010d34:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8010d38:	4323      	orrs	r3, r4
 8010d3a:	f000 84e6 	beq.w	801170a <_dtoa_r+0xa5a>
 8010d3e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010d40:	4f8a      	ldr	r7, [pc, #552]	@ (8010f6c <_dtoa_r+0x2bc>)
 8010d42:	2b00      	cmp	r3, #0
 8010d44:	f000 84e8 	beq.w	8011718 <_dtoa_r+0xa68>
 8010d48:	1cfb      	adds	r3, r7, #3
 8010d4a:	f000 bce3 	b.w	8011714 <_dtoa_r+0xa64>
 8010d4e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8010d52:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010d56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d5a:	d10a      	bne.n	8010d72 <_dtoa_r+0xc2>
 8010d5c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010d5e:	2301      	movs	r3, #1
 8010d60:	6013      	str	r3, [r2, #0]
 8010d62:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010d64:	b113      	cbz	r3, 8010d6c <_dtoa_r+0xbc>
 8010d66:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8010d68:	4b81      	ldr	r3, [pc, #516]	@ (8010f70 <_dtoa_r+0x2c0>)
 8010d6a:	6013      	str	r3, [r2, #0]
 8010d6c:	4f81      	ldr	r7, [pc, #516]	@ (8010f74 <_dtoa_r+0x2c4>)
 8010d6e:	f000 bcd3 	b.w	8011718 <_dtoa_r+0xa68>
 8010d72:	aa0e      	add	r2, sp, #56	@ 0x38
 8010d74:	a90f      	add	r1, sp, #60	@ 0x3c
 8010d76:	4648      	mov	r0, r9
 8010d78:	eeb0 0b48 	vmov.f64	d0, d8
 8010d7c:	f001 f9d2 	bl	8012124 <__d2b>
 8010d80:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8010d84:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010d86:	9001      	str	r0, [sp, #4]
 8010d88:	2b00      	cmp	r3, #0
 8010d8a:	d045      	beq.n	8010e18 <_dtoa_r+0x168>
 8010d8c:	eeb0 7b48 	vmov.f64	d7, d8
 8010d90:	ee18 1a90 	vmov	r1, s17
 8010d94:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8010d98:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8010d9c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8010da0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8010da4:	2500      	movs	r5, #0
 8010da6:	ee07 1a90 	vmov	s15, r1
 8010daa:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8010dae:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8010f48 <_dtoa_r+0x298>
 8010db2:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010db6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8010f50 <_dtoa_r+0x2a0>
 8010dba:	eea7 6b05 	vfma.f64	d6, d7, d5
 8010dbe:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8010f58 <_dtoa_r+0x2a8>
 8010dc2:	ee07 3a90 	vmov	s15, r3
 8010dc6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8010dca:	eeb0 7b46 	vmov.f64	d7, d6
 8010dce:	eea4 7b05 	vfma.f64	d7, d4, d5
 8010dd2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8010dd6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8010dda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010dde:	ee16 8a90 	vmov	r8, s13
 8010de2:	d508      	bpl.n	8010df6 <_dtoa_r+0x146>
 8010de4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8010de8:	eeb4 6b47 	vcmp.f64	d6, d7
 8010dec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010df0:	bf18      	it	ne
 8010df2:	f108 38ff 	addne.w	r8, r8, #4294967295
 8010df6:	f1b8 0f16 	cmp.w	r8, #22
 8010dfa:	d82b      	bhi.n	8010e54 <_dtoa_r+0x1a4>
 8010dfc:	495e      	ldr	r1, [pc, #376]	@ (8010f78 <_dtoa_r+0x2c8>)
 8010dfe:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8010e02:	ed91 7b00 	vldr	d7, [r1]
 8010e06:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010e0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e0e:	d501      	bpl.n	8010e14 <_dtoa_r+0x164>
 8010e10:	f108 38ff 	add.w	r8, r8, #4294967295
 8010e14:	2100      	movs	r1, #0
 8010e16:	e01e      	b.n	8010e56 <_dtoa_r+0x1a6>
 8010e18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010e1a:	4413      	add	r3, r2
 8010e1c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8010e20:	2920      	cmp	r1, #32
 8010e22:	bfc1      	itttt	gt
 8010e24:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8010e28:	408e      	lslgt	r6, r1
 8010e2a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8010e2e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8010e32:	bfd6      	itet	le
 8010e34:	f1c1 0120 	rsble	r1, r1, #32
 8010e38:	4331      	orrgt	r1, r6
 8010e3a:	fa04 f101 	lslle.w	r1, r4, r1
 8010e3e:	ee07 1a90 	vmov	s15, r1
 8010e42:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8010e46:	3b01      	subs	r3, #1
 8010e48:	ee17 1a90 	vmov	r1, s15
 8010e4c:	2501      	movs	r5, #1
 8010e4e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8010e52:	e7a8      	b.n	8010da6 <_dtoa_r+0xf6>
 8010e54:	2101      	movs	r1, #1
 8010e56:	1ad2      	subs	r2, r2, r3
 8010e58:	1e53      	subs	r3, r2, #1
 8010e5a:	9306      	str	r3, [sp, #24]
 8010e5c:	bf45      	ittet	mi
 8010e5e:	f1c2 0301 	rsbmi	r3, r2, #1
 8010e62:	9304      	strmi	r3, [sp, #16]
 8010e64:	2300      	movpl	r3, #0
 8010e66:	2300      	movmi	r3, #0
 8010e68:	bf4c      	ite	mi
 8010e6a:	9306      	strmi	r3, [sp, #24]
 8010e6c:	9304      	strpl	r3, [sp, #16]
 8010e6e:	f1b8 0f00 	cmp.w	r8, #0
 8010e72:	910c      	str	r1, [sp, #48]	@ 0x30
 8010e74:	db18      	blt.n	8010ea8 <_dtoa_r+0x1f8>
 8010e76:	9b06      	ldr	r3, [sp, #24]
 8010e78:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8010e7c:	4443      	add	r3, r8
 8010e7e:	9306      	str	r3, [sp, #24]
 8010e80:	2300      	movs	r3, #0
 8010e82:	9a07      	ldr	r2, [sp, #28]
 8010e84:	2a09      	cmp	r2, #9
 8010e86:	d845      	bhi.n	8010f14 <_dtoa_r+0x264>
 8010e88:	2a05      	cmp	r2, #5
 8010e8a:	bfc4      	itt	gt
 8010e8c:	3a04      	subgt	r2, #4
 8010e8e:	9207      	strgt	r2, [sp, #28]
 8010e90:	9a07      	ldr	r2, [sp, #28]
 8010e92:	f1a2 0202 	sub.w	r2, r2, #2
 8010e96:	bfcc      	ite	gt
 8010e98:	2400      	movgt	r4, #0
 8010e9a:	2401      	movle	r4, #1
 8010e9c:	2a03      	cmp	r2, #3
 8010e9e:	d844      	bhi.n	8010f2a <_dtoa_r+0x27a>
 8010ea0:	e8df f002 	tbb	[pc, r2]
 8010ea4:	0b173634 	.word	0x0b173634
 8010ea8:	9b04      	ldr	r3, [sp, #16]
 8010eaa:	2200      	movs	r2, #0
 8010eac:	eba3 0308 	sub.w	r3, r3, r8
 8010eb0:	9304      	str	r3, [sp, #16]
 8010eb2:	920a      	str	r2, [sp, #40]	@ 0x28
 8010eb4:	f1c8 0300 	rsb	r3, r8, #0
 8010eb8:	e7e3      	b.n	8010e82 <_dtoa_r+0x1d2>
 8010eba:	2201      	movs	r2, #1
 8010ebc:	9208      	str	r2, [sp, #32]
 8010ebe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010ec0:	eb08 0b02 	add.w	fp, r8, r2
 8010ec4:	f10b 0a01 	add.w	sl, fp, #1
 8010ec8:	4652      	mov	r2, sl
 8010eca:	2a01      	cmp	r2, #1
 8010ecc:	bfb8      	it	lt
 8010ece:	2201      	movlt	r2, #1
 8010ed0:	e006      	b.n	8010ee0 <_dtoa_r+0x230>
 8010ed2:	2201      	movs	r2, #1
 8010ed4:	9208      	str	r2, [sp, #32]
 8010ed6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010ed8:	2a00      	cmp	r2, #0
 8010eda:	dd29      	ble.n	8010f30 <_dtoa_r+0x280>
 8010edc:	4693      	mov	fp, r2
 8010ede:	4692      	mov	sl, r2
 8010ee0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8010ee4:	2100      	movs	r1, #0
 8010ee6:	2004      	movs	r0, #4
 8010ee8:	f100 0614 	add.w	r6, r0, #20
 8010eec:	4296      	cmp	r6, r2
 8010eee:	d926      	bls.n	8010f3e <_dtoa_r+0x28e>
 8010ef0:	6079      	str	r1, [r7, #4]
 8010ef2:	4648      	mov	r0, r9
 8010ef4:	9305      	str	r3, [sp, #20]
 8010ef6:	f000 fd39 	bl	801196c <_Balloc>
 8010efa:	9b05      	ldr	r3, [sp, #20]
 8010efc:	4607      	mov	r7, r0
 8010efe:	2800      	cmp	r0, #0
 8010f00:	d13e      	bne.n	8010f80 <_dtoa_r+0x2d0>
 8010f02:	4b1e      	ldr	r3, [pc, #120]	@ (8010f7c <_dtoa_r+0x2cc>)
 8010f04:	4602      	mov	r2, r0
 8010f06:	f240 11af 	movw	r1, #431	@ 0x1af
 8010f0a:	e6ea      	b.n	8010ce2 <_dtoa_r+0x32>
 8010f0c:	2200      	movs	r2, #0
 8010f0e:	e7e1      	b.n	8010ed4 <_dtoa_r+0x224>
 8010f10:	2200      	movs	r2, #0
 8010f12:	e7d3      	b.n	8010ebc <_dtoa_r+0x20c>
 8010f14:	2401      	movs	r4, #1
 8010f16:	2200      	movs	r2, #0
 8010f18:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8010f1c:	f04f 3bff 	mov.w	fp, #4294967295
 8010f20:	2100      	movs	r1, #0
 8010f22:	46da      	mov	sl, fp
 8010f24:	2212      	movs	r2, #18
 8010f26:	9109      	str	r1, [sp, #36]	@ 0x24
 8010f28:	e7da      	b.n	8010ee0 <_dtoa_r+0x230>
 8010f2a:	2201      	movs	r2, #1
 8010f2c:	9208      	str	r2, [sp, #32]
 8010f2e:	e7f5      	b.n	8010f1c <_dtoa_r+0x26c>
 8010f30:	f04f 0b01 	mov.w	fp, #1
 8010f34:	46da      	mov	sl, fp
 8010f36:	465a      	mov	r2, fp
 8010f38:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8010f3c:	e7d0      	b.n	8010ee0 <_dtoa_r+0x230>
 8010f3e:	3101      	adds	r1, #1
 8010f40:	0040      	lsls	r0, r0, #1
 8010f42:	e7d1      	b.n	8010ee8 <_dtoa_r+0x238>
 8010f44:	f3af 8000 	nop.w
 8010f48:	636f4361 	.word	0x636f4361
 8010f4c:	3fd287a7 	.word	0x3fd287a7
 8010f50:	8b60c8b3 	.word	0x8b60c8b3
 8010f54:	3fc68a28 	.word	0x3fc68a28
 8010f58:	509f79fb 	.word	0x509f79fb
 8010f5c:	3fd34413 	.word	0x3fd34413
 8010f60:	080146f6 	.word	0x080146f6
 8010f64:	0801470d 	.word	0x0801470d
 8010f68:	7ff00000 	.word	0x7ff00000
 8010f6c:	080146f2 	.word	0x080146f2
 8010f70:	080146c1 	.word	0x080146c1
 8010f74:	080146c0 	.word	0x080146c0
 8010f78:	080148c0 	.word	0x080148c0
 8010f7c:	08014765 	.word	0x08014765
 8010f80:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8010f84:	f1ba 0f0e 	cmp.w	sl, #14
 8010f88:	6010      	str	r0, [r2, #0]
 8010f8a:	d86e      	bhi.n	801106a <_dtoa_r+0x3ba>
 8010f8c:	2c00      	cmp	r4, #0
 8010f8e:	d06c      	beq.n	801106a <_dtoa_r+0x3ba>
 8010f90:	f1b8 0f00 	cmp.w	r8, #0
 8010f94:	f340 80b4 	ble.w	8011100 <_dtoa_r+0x450>
 8010f98:	4ac8      	ldr	r2, [pc, #800]	@ (80112bc <_dtoa_r+0x60c>)
 8010f9a:	f008 010f 	and.w	r1, r8, #15
 8010f9e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8010fa2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8010fa6:	ed92 7b00 	vldr	d7, [r2]
 8010faa:	ea4f 1128 	mov.w	r1, r8, asr #4
 8010fae:	f000 809b 	beq.w	80110e8 <_dtoa_r+0x438>
 8010fb2:	4ac3      	ldr	r2, [pc, #780]	@ (80112c0 <_dtoa_r+0x610>)
 8010fb4:	ed92 6b08 	vldr	d6, [r2, #32]
 8010fb8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8010fbc:	ed8d 6b02 	vstr	d6, [sp, #8]
 8010fc0:	f001 010f 	and.w	r1, r1, #15
 8010fc4:	2203      	movs	r2, #3
 8010fc6:	48be      	ldr	r0, [pc, #760]	@ (80112c0 <_dtoa_r+0x610>)
 8010fc8:	2900      	cmp	r1, #0
 8010fca:	f040 808f 	bne.w	80110ec <_dtoa_r+0x43c>
 8010fce:	ed9d 6b02 	vldr	d6, [sp, #8]
 8010fd2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8010fd6:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010fda:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8010fdc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010fe0:	2900      	cmp	r1, #0
 8010fe2:	f000 80b3 	beq.w	801114c <_dtoa_r+0x49c>
 8010fe6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8010fea:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8010fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ff2:	f140 80ab 	bpl.w	801114c <_dtoa_r+0x49c>
 8010ff6:	f1ba 0f00 	cmp.w	sl, #0
 8010ffa:	f000 80a7 	beq.w	801114c <_dtoa_r+0x49c>
 8010ffe:	f1bb 0f00 	cmp.w	fp, #0
 8011002:	dd30      	ble.n	8011066 <_dtoa_r+0x3b6>
 8011004:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8011008:	ee27 7b06 	vmul.f64	d7, d7, d6
 801100c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011010:	f108 31ff 	add.w	r1, r8, #4294967295
 8011014:	9105      	str	r1, [sp, #20]
 8011016:	3201      	adds	r2, #1
 8011018:	465c      	mov	r4, fp
 801101a:	ed9d 6b02 	vldr	d6, [sp, #8]
 801101e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8011022:	ee07 2a90 	vmov	s15, r2
 8011026:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801102a:	eea7 5b06 	vfma.f64	d5, d7, d6
 801102e:	ee15 2a90 	vmov	r2, s11
 8011032:	ec51 0b15 	vmov	r0, r1, d5
 8011036:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801103a:	2c00      	cmp	r4, #0
 801103c:	f040 808a 	bne.w	8011154 <_dtoa_r+0x4a4>
 8011040:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8011044:	ee36 6b47 	vsub.f64	d6, d6, d7
 8011048:	ec41 0b17 	vmov	d7, r0, r1
 801104c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011050:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011054:	f300 826a 	bgt.w	801152c <_dtoa_r+0x87c>
 8011058:	eeb1 7b47 	vneg.f64	d7, d7
 801105c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011064:	d423      	bmi.n	80110ae <_dtoa_r+0x3fe>
 8011066:	ed8d 8b02 	vstr	d8, [sp, #8]
 801106a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801106c:	2a00      	cmp	r2, #0
 801106e:	f2c0 8129 	blt.w	80112c4 <_dtoa_r+0x614>
 8011072:	f1b8 0f0e 	cmp.w	r8, #14
 8011076:	f300 8125 	bgt.w	80112c4 <_dtoa_r+0x614>
 801107a:	4b90      	ldr	r3, [pc, #576]	@ (80112bc <_dtoa_r+0x60c>)
 801107c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8011080:	ed93 6b00 	vldr	d6, [r3]
 8011084:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011086:	2b00      	cmp	r3, #0
 8011088:	f280 80c8 	bge.w	801121c <_dtoa_r+0x56c>
 801108c:	f1ba 0f00 	cmp.w	sl, #0
 8011090:	f300 80c4 	bgt.w	801121c <_dtoa_r+0x56c>
 8011094:	d10b      	bne.n	80110ae <_dtoa_r+0x3fe>
 8011096:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801109a:	ee26 6b07 	vmul.f64	d6, d6, d7
 801109e:	ed9d 7b02 	vldr	d7, [sp, #8]
 80110a2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80110a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110aa:	f2c0 823c 	blt.w	8011526 <_dtoa_r+0x876>
 80110ae:	2400      	movs	r4, #0
 80110b0:	4625      	mov	r5, r4
 80110b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80110b4:	43db      	mvns	r3, r3
 80110b6:	9305      	str	r3, [sp, #20]
 80110b8:	463e      	mov	r6, r7
 80110ba:	f04f 0800 	mov.w	r8, #0
 80110be:	4621      	mov	r1, r4
 80110c0:	4648      	mov	r0, r9
 80110c2:	f000 fc93 	bl	80119ec <_Bfree>
 80110c6:	2d00      	cmp	r5, #0
 80110c8:	f000 80a2 	beq.w	8011210 <_dtoa_r+0x560>
 80110cc:	f1b8 0f00 	cmp.w	r8, #0
 80110d0:	d005      	beq.n	80110de <_dtoa_r+0x42e>
 80110d2:	45a8      	cmp	r8, r5
 80110d4:	d003      	beq.n	80110de <_dtoa_r+0x42e>
 80110d6:	4641      	mov	r1, r8
 80110d8:	4648      	mov	r0, r9
 80110da:	f000 fc87 	bl	80119ec <_Bfree>
 80110de:	4629      	mov	r1, r5
 80110e0:	4648      	mov	r0, r9
 80110e2:	f000 fc83 	bl	80119ec <_Bfree>
 80110e6:	e093      	b.n	8011210 <_dtoa_r+0x560>
 80110e8:	2202      	movs	r2, #2
 80110ea:	e76c      	b.n	8010fc6 <_dtoa_r+0x316>
 80110ec:	07cc      	lsls	r4, r1, #31
 80110ee:	d504      	bpl.n	80110fa <_dtoa_r+0x44a>
 80110f0:	ed90 6b00 	vldr	d6, [r0]
 80110f4:	3201      	adds	r2, #1
 80110f6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80110fa:	1049      	asrs	r1, r1, #1
 80110fc:	3008      	adds	r0, #8
 80110fe:	e763      	b.n	8010fc8 <_dtoa_r+0x318>
 8011100:	d022      	beq.n	8011148 <_dtoa_r+0x498>
 8011102:	f1c8 0100 	rsb	r1, r8, #0
 8011106:	4a6d      	ldr	r2, [pc, #436]	@ (80112bc <_dtoa_r+0x60c>)
 8011108:	f001 000f 	and.w	r0, r1, #15
 801110c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8011110:	ed92 7b00 	vldr	d7, [r2]
 8011114:	ee28 7b07 	vmul.f64	d7, d8, d7
 8011118:	ed8d 7b02 	vstr	d7, [sp, #8]
 801111c:	4868      	ldr	r0, [pc, #416]	@ (80112c0 <_dtoa_r+0x610>)
 801111e:	1109      	asrs	r1, r1, #4
 8011120:	2400      	movs	r4, #0
 8011122:	2202      	movs	r2, #2
 8011124:	b929      	cbnz	r1, 8011132 <_dtoa_r+0x482>
 8011126:	2c00      	cmp	r4, #0
 8011128:	f43f af57 	beq.w	8010fda <_dtoa_r+0x32a>
 801112c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011130:	e753      	b.n	8010fda <_dtoa_r+0x32a>
 8011132:	07ce      	lsls	r6, r1, #31
 8011134:	d505      	bpl.n	8011142 <_dtoa_r+0x492>
 8011136:	ed90 6b00 	vldr	d6, [r0]
 801113a:	3201      	adds	r2, #1
 801113c:	2401      	movs	r4, #1
 801113e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011142:	1049      	asrs	r1, r1, #1
 8011144:	3008      	adds	r0, #8
 8011146:	e7ed      	b.n	8011124 <_dtoa_r+0x474>
 8011148:	2202      	movs	r2, #2
 801114a:	e746      	b.n	8010fda <_dtoa_r+0x32a>
 801114c:	f8cd 8014 	str.w	r8, [sp, #20]
 8011150:	4654      	mov	r4, sl
 8011152:	e762      	b.n	801101a <_dtoa_r+0x36a>
 8011154:	4a59      	ldr	r2, [pc, #356]	@ (80112bc <_dtoa_r+0x60c>)
 8011156:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801115a:	ed12 4b02 	vldr	d4, [r2, #-8]
 801115e:	9a08      	ldr	r2, [sp, #32]
 8011160:	ec41 0b17 	vmov	d7, r0, r1
 8011164:	443c      	add	r4, r7
 8011166:	b34a      	cbz	r2, 80111bc <_dtoa_r+0x50c>
 8011168:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801116c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8011170:	463e      	mov	r6, r7
 8011172:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8011176:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801117a:	ee35 7b47 	vsub.f64	d7, d5, d7
 801117e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8011182:	ee14 2a90 	vmov	r2, s9
 8011186:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801118a:	3230      	adds	r2, #48	@ 0x30
 801118c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8011190:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011198:	f806 2b01 	strb.w	r2, [r6], #1
 801119c:	d438      	bmi.n	8011210 <_dtoa_r+0x560>
 801119e:	ee32 5b46 	vsub.f64	d5, d2, d6
 80111a2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80111a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111aa:	d46e      	bmi.n	801128a <_dtoa_r+0x5da>
 80111ac:	42a6      	cmp	r6, r4
 80111ae:	f43f af5a 	beq.w	8011066 <_dtoa_r+0x3b6>
 80111b2:	ee27 7b03 	vmul.f64	d7, d7, d3
 80111b6:	ee26 6b03 	vmul.f64	d6, d6, d3
 80111ba:	e7e0      	b.n	801117e <_dtoa_r+0x4ce>
 80111bc:	4621      	mov	r1, r4
 80111be:	463e      	mov	r6, r7
 80111c0:	ee27 7b04 	vmul.f64	d7, d7, d4
 80111c4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80111c8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80111cc:	ee14 2a90 	vmov	r2, s9
 80111d0:	3230      	adds	r2, #48	@ 0x30
 80111d2:	f806 2b01 	strb.w	r2, [r6], #1
 80111d6:	42a6      	cmp	r6, r4
 80111d8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80111dc:	ee36 6b45 	vsub.f64	d6, d6, d5
 80111e0:	d119      	bne.n	8011216 <_dtoa_r+0x566>
 80111e2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80111e6:	ee37 4b05 	vadd.f64	d4, d7, d5
 80111ea:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80111ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111f2:	dc4a      	bgt.n	801128a <_dtoa_r+0x5da>
 80111f4:	ee35 5b47 	vsub.f64	d5, d5, d7
 80111f8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80111fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011200:	f57f af31 	bpl.w	8011066 <_dtoa_r+0x3b6>
 8011204:	460e      	mov	r6, r1
 8011206:	3901      	subs	r1, #1
 8011208:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801120c:	2b30      	cmp	r3, #48	@ 0x30
 801120e:	d0f9      	beq.n	8011204 <_dtoa_r+0x554>
 8011210:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8011214:	e027      	b.n	8011266 <_dtoa_r+0x5b6>
 8011216:	ee26 6b03 	vmul.f64	d6, d6, d3
 801121a:	e7d5      	b.n	80111c8 <_dtoa_r+0x518>
 801121c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011220:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8011224:	463e      	mov	r6, r7
 8011226:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801122a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801122e:	ee15 3a10 	vmov	r3, s10
 8011232:	3330      	adds	r3, #48	@ 0x30
 8011234:	f806 3b01 	strb.w	r3, [r6], #1
 8011238:	1bf3      	subs	r3, r6, r7
 801123a:	459a      	cmp	sl, r3
 801123c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8011240:	eea3 7b46 	vfms.f64	d7, d3, d6
 8011244:	d132      	bne.n	80112ac <_dtoa_r+0x5fc>
 8011246:	ee37 7b07 	vadd.f64	d7, d7, d7
 801124a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801124e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011252:	dc18      	bgt.n	8011286 <_dtoa_r+0x5d6>
 8011254:	eeb4 7b46 	vcmp.f64	d7, d6
 8011258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801125c:	d103      	bne.n	8011266 <_dtoa_r+0x5b6>
 801125e:	ee15 3a10 	vmov	r3, s10
 8011262:	07db      	lsls	r3, r3, #31
 8011264:	d40f      	bmi.n	8011286 <_dtoa_r+0x5d6>
 8011266:	9901      	ldr	r1, [sp, #4]
 8011268:	4648      	mov	r0, r9
 801126a:	f000 fbbf 	bl	80119ec <_Bfree>
 801126e:	2300      	movs	r3, #0
 8011270:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011272:	7033      	strb	r3, [r6, #0]
 8011274:	f108 0301 	add.w	r3, r8, #1
 8011278:	6013      	str	r3, [r2, #0]
 801127a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801127c:	2b00      	cmp	r3, #0
 801127e:	f000 824b 	beq.w	8011718 <_dtoa_r+0xa68>
 8011282:	601e      	str	r6, [r3, #0]
 8011284:	e248      	b.n	8011718 <_dtoa_r+0xa68>
 8011286:	f8cd 8014 	str.w	r8, [sp, #20]
 801128a:	4633      	mov	r3, r6
 801128c:	461e      	mov	r6, r3
 801128e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011292:	2a39      	cmp	r2, #57	@ 0x39
 8011294:	d106      	bne.n	80112a4 <_dtoa_r+0x5f4>
 8011296:	429f      	cmp	r7, r3
 8011298:	d1f8      	bne.n	801128c <_dtoa_r+0x5dc>
 801129a:	9a05      	ldr	r2, [sp, #20]
 801129c:	3201      	adds	r2, #1
 801129e:	9205      	str	r2, [sp, #20]
 80112a0:	2230      	movs	r2, #48	@ 0x30
 80112a2:	703a      	strb	r2, [r7, #0]
 80112a4:	781a      	ldrb	r2, [r3, #0]
 80112a6:	3201      	adds	r2, #1
 80112a8:	701a      	strb	r2, [r3, #0]
 80112aa:	e7b1      	b.n	8011210 <_dtoa_r+0x560>
 80112ac:	ee27 7b04 	vmul.f64	d7, d7, d4
 80112b0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80112b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80112b8:	d1b5      	bne.n	8011226 <_dtoa_r+0x576>
 80112ba:	e7d4      	b.n	8011266 <_dtoa_r+0x5b6>
 80112bc:	080148c0 	.word	0x080148c0
 80112c0:	08014898 	.word	0x08014898
 80112c4:	9908      	ldr	r1, [sp, #32]
 80112c6:	2900      	cmp	r1, #0
 80112c8:	f000 80e9 	beq.w	801149e <_dtoa_r+0x7ee>
 80112cc:	9907      	ldr	r1, [sp, #28]
 80112ce:	2901      	cmp	r1, #1
 80112d0:	f300 80cb 	bgt.w	801146a <_dtoa_r+0x7ba>
 80112d4:	2d00      	cmp	r5, #0
 80112d6:	f000 80c4 	beq.w	8011462 <_dtoa_r+0x7b2>
 80112da:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80112de:	9e04      	ldr	r6, [sp, #16]
 80112e0:	461c      	mov	r4, r3
 80112e2:	9305      	str	r3, [sp, #20]
 80112e4:	9b04      	ldr	r3, [sp, #16]
 80112e6:	4413      	add	r3, r2
 80112e8:	9304      	str	r3, [sp, #16]
 80112ea:	9b06      	ldr	r3, [sp, #24]
 80112ec:	2101      	movs	r1, #1
 80112ee:	4413      	add	r3, r2
 80112f0:	4648      	mov	r0, r9
 80112f2:	9306      	str	r3, [sp, #24]
 80112f4:	f000 fc78 	bl	8011be8 <__i2b>
 80112f8:	9b05      	ldr	r3, [sp, #20]
 80112fa:	4605      	mov	r5, r0
 80112fc:	b166      	cbz	r6, 8011318 <_dtoa_r+0x668>
 80112fe:	9a06      	ldr	r2, [sp, #24]
 8011300:	2a00      	cmp	r2, #0
 8011302:	dd09      	ble.n	8011318 <_dtoa_r+0x668>
 8011304:	42b2      	cmp	r2, r6
 8011306:	9904      	ldr	r1, [sp, #16]
 8011308:	bfa8      	it	ge
 801130a:	4632      	movge	r2, r6
 801130c:	1a89      	subs	r1, r1, r2
 801130e:	9104      	str	r1, [sp, #16]
 8011310:	9906      	ldr	r1, [sp, #24]
 8011312:	1ab6      	subs	r6, r6, r2
 8011314:	1a8a      	subs	r2, r1, r2
 8011316:	9206      	str	r2, [sp, #24]
 8011318:	b30b      	cbz	r3, 801135e <_dtoa_r+0x6ae>
 801131a:	9a08      	ldr	r2, [sp, #32]
 801131c:	2a00      	cmp	r2, #0
 801131e:	f000 80c5 	beq.w	80114ac <_dtoa_r+0x7fc>
 8011322:	2c00      	cmp	r4, #0
 8011324:	f000 80bf 	beq.w	80114a6 <_dtoa_r+0x7f6>
 8011328:	4629      	mov	r1, r5
 801132a:	4622      	mov	r2, r4
 801132c:	4648      	mov	r0, r9
 801132e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011330:	f000 fd12 	bl	8011d58 <__pow5mult>
 8011334:	9a01      	ldr	r2, [sp, #4]
 8011336:	4601      	mov	r1, r0
 8011338:	4605      	mov	r5, r0
 801133a:	4648      	mov	r0, r9
 801133c:	f000 fc6a 	bl	8011c14 <__multiply>
 8011340:	9901      	ldr	r1, [sp, #4]
 8011342:	9005      	str	r0, [sp, #20]
 8011344:	4648      	mov	r0, r9
 8011346:	f000 fb51 	bl	80119ec <_Bfree>
 801134a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801134c:	1b1b      	subs	r3, r3, r4
 801134e:	f000 80b0 	beq.w	80114b2 <_dtoa_r+0x802>
 8011352:	9905      	ldr	r1, [sp, #20]
 8011354:	461a      	mov	r2, r3
 8011356:	4648      	mov	r0, r9
 8011358:	f000 fcfe 	bl	8011d58 <__pow5mult>
 801135c:	9001      	str	r0, [sp, #4]
 801135e:	2101      	movs	r1, #1
 8011360:	4648      	mov	r0, r9
 8011362:	f000 fc41 	bl	8011be8 <__i2b>
 8011366:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011368:	4604      	mov	r4, r0
 801136a:	2b00      	cmp	r3, #0
 801136c:	f000 81da 	beq.w	8011724 <_dtoa_r+0xa74>
 8011370:	461a      	mov	r2, r3
 8011372:	4601      	mov	r1, r0
 8011374:	4648      	mov	r0, r9
 8011376:	f000 fcef 	bl	8011d58 <__pow5mult>
 801137a:	9b07      	ldr	r3, [sp, #28]
 801137c:	2b01      	cmp	r3, #1
 801137e:	4604      	mov	r4, r0
 8011380:	f300 80a0 	bgt.w	80114c4 <_dtoa_r+0x814>
 8011384:	9b02      	ldr	r3, [sp, #8]
 8011386:	2b00      	cmp	r3, #0
 8011388:	f040 8096 	bne.w	80114b8 <_dtoa_r+0x808>
 801138c:	9b03      	ldr	r3, [sp, #12]
 801138e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8011392:	2a00      	cmp	r2, #0
 8011394:	f040 8092 	bne.w	80114bc <_dtoa_r+0x80c>
 8011398:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801139c:	0d12      	lsrs	r2, r2, #20
 801139e:	0512      	lsls	r2, r2, #20
 80113a0:	2a00      	cmp	r2, #0
 80113a2:	f000 808d 	beq.w	80114c0 <_dtoa_r+0x810>
 80113a6:	9b04      	ldr	r3, [sp, #16]
 80113a8:	3301      	adds	r3, #1
 80113aa:	9304      	str	r3, [sp, #16]
 80113ac:	9b06      	ldr	r3, [sp, #24]
 80113ae:	3301      	adds	r3, #1
 80113b0:	9306      	str	r3, [sp, #24]
 80113b2:	2301      	movs	r3, #1
 80113b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80113b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	f000 81b9 	beq.w	8011730 <_dtoa_r+0xa80>
 80113be:	6922      	ldr	r2, [r4, #16]
 80113c0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80113c4:	6910      	ldr	r0, [r2, #16]
 80113c6:	f000 fbc3 	bl	8011b50 <__hi0bits>
 80113ca:	f1c0 0020 	rsb	r0, r0, #32
 80113ce:	9b06      	ldr	r3, [sp, #24]
 80113d0:	4418      	add	r0, r3
 80113d2:	f010 001f 	ands.w	r0, r0, #31
 80113d6:	f000 8081 	beq.w	80114dc <_dtoa_r+0x82c>
 80113da:	f1c0 0220 	rsb	r2, r0, #32
 80113de:	2a04      	cmp	r2, #4
 80113e0:	dd73      	ble.n	80114ca <_dtoa_r+0x81a>
 80113e2:	9b04      	ldr	r3, [sp, #16]
 80113e4:	f1c0 001c 	rsb	r0, r0, #28
 80113e8:	4403      	add	r3, r0
 80113ea:	9304      	str	r3, [sp, #16]
 80113ec:	9b06      	ldr	r3, [sp, #24]
 80113ee:	4406      	add	r6, r0
 80113f0:	4403      	add	r3, r0
 80113f2:	9306      	str	r3, [sp, #24]
 80113f4:	9b04      	ldr	r3, [sp, #16]
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	dd05      	ble.n	8011406 <_dtoa_r+0x756>
 80113fa:	9901      	ldr	r1, [sp, #4]
 80113fc:	461a      	mov	r2, r3
 80113fe:	4648      	mov	r0, r9
 8011400:	f000 fd04 	bl	8011e0c <__lshift>
 8011404:	9001      	str	r0, [sp, #4]
 8011406:	9b06      	ldr	r3, [sp, #24]
 8011408:	2b00      	cmp	r3, #0
 801140a:	dd05      	ble.n	8011418 <_dtoa_r+0x768>
 801140c:	4621      	mov	r1, r4
 801140e:	461a      	mov	r2, r3
 8011410:	4648      	mov	r0, r9
 8011412:	f000 fcfb 	bl	8011e0c <__lshift>
 8011416:	4604      	mov	r4, r0
 8011418:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801141a:	2b00      	cmp	r3, #0
 801141c:	d060      	beq.n	80114e0 <_dtoa_r+0x830>
 801141e:	9801      	ldr	r0, [sp, #4]
 8011420:	4621      	mov	r1, r4
 8011422:	f000 fd5f 	bl	8011ee4 <__mcmp>
 8011426:	2800      	cmp	r0, #0
 8011428:	da5a      	bge.n	80114e0 <_dtoa_r+0x830>
 801142a:	f108 33ff 	add.w	r3, r8, #4294967295
 801142e:	9305      	str	r3, [sp, #20]
 8011430:	9901      	ldr	r1, [sp, #4]
 8011432:	2300      	movs	r3, #0
 8011434:	220a      	movs	r2, #10
 8011436:	4648      	mov	r0, r9
 8011438:	f000 fafa 	bl	8011a30 <__multadd>
 801143c:	9b08      	ldr	r3, [sp, #32]
 801143e:	9001      	str	r0, [sp, #4]
 8011440:	2b00      	cmp	r3, #0
 8011442:	f000 8177 	beq.w	8011734 <_dtoa_r+0xa84>
 8011446:	4629      	mov	r1, r5
 8011448:	2300      	movs	r3, #0
 801144a:	220a      	movs	r2, #10
 801144c:	4648      	mov	r0, r9
 801144e:	f000 faef 	bl	8011a30 <__multadd>
 8011452:	f1bb 0f00 	cmp.w	fp, #0
 8011456:	4605      	mov	r5, r0
 8011458:	dc6e      	bgt.n	8011538 <_dtoa_r+0x888>
 801145a:	9b07      	ldr	r3, [sp, #28]
 801145c:	2b02      	cmp	r3, #2
 801145e:	dc48      	bgt.n	80114f2 <_dtoa_r+0x842>
 8011460:	e06a      	b.n	8011538 <_dtoa_r+0x888>
 8011462:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011464:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8011468:	e739      	b.n	80112de <_dtoa_r+0x62e>
 801146a:	f10a 34ff 	add.w	r4, sl, #4294967295
 801146e:	42a3      	cmp	r3, r4
 8011470:	db07      	blt.n	8011482 <_dtoa_r+0x7d2>
 8011472:	f1ba 0f00 	cmp.w	sl, #0
 8011476:	eba3 0404 	sub.w	r4, r3, r4
 801147a:	db0b      	blt.n	8011494 <_dtoa_r+0x7e4>
 801147c:	9e04      	ldr	r6, [sp, #16]
 801147e:	4652      	mov	r2, sl
 8011480:	e72f      	b.n	80112e2 <_dtoa_r+0x632>
 8011482:	1ae2      	subs	r2, r4, r3
 8011484:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011486:	9e04      	ldr	r6, [sp, #16]
 8011488:	4413      	add	r3, r2
 801148a:	930a      	str	r3, [sp, #40]	@ 0x28
 801148c:	4652      	mov	r2, sl
 801148e:	4623      	mov	r3, r4
 8011490:	2400      	movs	r4, #0
 8011492:	e726      	b.n	80112e2 <_dtoa_r+0x632>
 8011494:	9a04      	ldr	r2, [sp, #16]
 8011496:	eba2 060a 	sub.w	r6, r2, sl
 801149a:	2200      	movs	r2, #0
 801149c:	e721      	b.n	80112e2 <_dtoa_r+0x632>
 801149e:	9e04      	ldr	r6, [sp, #16]
 80114a0:	9d08      	ldr	r5, [sp, #32]
 80114a2:	461c      	mov	r4, r3
 80114a4:	e72a      	b.n	80112fc <_dtoa_r+0x64c>
 80114a6:	9a01      	ldr	r2, [sp, #4]
 80114a8:	9205      	str	r2, [sp, #20]
 80114aa:	e752      	b.n	8011352 <_dtoa_r+0x6a2>
 80114ac:	9901      	ldr	r1, [sp, #4]
 80114ae:	461a      	mov	r2, r3
 80114b0:	e751      	b.n	8011356 <_dtoa_r+0x6a6>
 80114b2:	9b05      	ldr	r3, [sp, #20]
 80114b4:	9301      	str	r3, [sp, #4]
 80114b6:	e752      	b.n	801135e <_dtoa_r+0x6ae>
 80114b8:	2300      	movs	r3, #0
 80114ba:	e77b      	b.n	80113b4 <_dtoa_r+0x704>
 80114bc:	9b02      	ldr	r3, [sp, #8]
 80114be:	e779      	b.n	80113b4 <_dtoa_r+0x704>
 80114c0:	920b      	str	r2, [sp, #44]	@ 0x2c
 80114c2:	e778      	b.n	80113b6 <_dtoa_r+0x706>
 80114c4:	2300      	movs	r3, #0
 80114c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80114c8:	e779      	b.n	80113be <_dtoa_r+0x70e>
 80114ca:	d093      	beq.n	80113f4 <_dtoa_r+0x744>
 80114cc:	9b04      	ldr	r3, [sp, #16]
 80114ce:	321c      	adds	r2, #28
 80114d0:	4413      	add	r3, r2
 80114d2:	9304      	str	r3, [sp, #16]
 80114d4:	9b06      	ldr	r3, [sp, #24]
 80114d6:	4416      	add	r6, r2
 80114d8:	4413      	add	r3, r2
 80114da:	e78a      	b.n	80113f2 <_dtoa_r+0x742>
 80114dc:	4602      	mov	r2, r0
 80114de:	e7f5      	b.n	80114cc <_dtoa_r+0x81c>
 80114e0:	f1ba 0f00 	cmp.w	sl, #0
 80114e4:	f8cd 8014 	str.w	r8, [sp, #20]
 80114e8:	46d3      	mov	fp, sl
 80114ea:	dc21      	bgt.n	8011530 <_dtoa_r+0x880>
 80114ec:	9b07      	ldr	r3, [sp, #28]
 80114ee:	2b02      	cmp	r3, #2
 80114f0:	dd1e      	ble.n	8011530 <_dtoa_r+0x880>
 80114f2:	f1bb 0f00 	cmp.w	fp, #0
 80114f6:	f47f addc 	bne.w	80110b2 <_dtoa_r+0x402>
 80114fa:	4621      	mov	r1, r4
 80114fc:	465b      	mov	r3, fp
 80114fe:	2205      	movs	r2, #5
 8011500:	4648      	mov	r0, r9
 8011502:	f000 fa95 	bl	8011a30 <__multadd>
 8011506:	4601      	mov	r1, r0
 8011508:	4604      	mov	r4, r0
 801150a:	9801      	ldr	r0, [sp, #4]
 801150c:	f000 fcea 	bl	8011ee4 <__mcmp>
 8011510:	2800      	cmp	r0, #0
 8011512:	f77f adce 	ble.w	80110b2 <_dtoa_r+0x402>
 8011516:	463e      	mov	r6, r7
 8011518:	2331      	movs	r3, #49	@ 0x31
 801151a:	f806 3b01 	strb.w	r3, [r6], #1
 801151e:	9b05      	ldr	r3, [sp, #20]
 8011520:	3301      	adds	r3, #1
 8011522:	9305      	str	r3, [sp, #20]
 8011524:	e5c9      	b.n	80110ba <_dtoa_r+0x40a>
 8011526:	f8cd 8014 	str.w	r8, [sp, #20]
 801152a:	4654      	mov	r4, sl
 801152c:	4625      	mov	r5, r4
 801152e:	e7f2      	b.n	8011516 <_dtoa_r+0x866>
 8011530:	9b08      	ldr	r3, [sp, #32]
 8011532:	2b00      	cmp	r3, #0
 8011534:	f000 8102 	beq.w	801173c <_dtoa_r+0xa8c>
 8011538:	2e00      	cmp	r6, #0
 801153a:	dd05      	ble.n	8011548 <_dtoa_r+0x898>
 801153c:	4629      	mov	r1, r5
 801153e:	4632      	mov	r2, r6
 8011540:	4648      	mov	r0, r9
 8011542:	f000 fc63 	bl	8011e0c <__lshift>
 8011546:	4605      	mov	r5, r0
 8011548:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801154a:	2b00      	cmp	r3, #0
 801154c:	d058      	beq.n	8011600 <_dtoa_r+0x950>
 801154e:	6869      	ldr	r1, [r5, #4]
 8011550:	4648      	mov	r0, r9
 8011552:	f000 fa0b 	bl	801196c <_Balloc>
 8011556:	4606      	mov	r6, r0
 8011558:	b928      	cbnz	r0, 8011566 <_dtoa_r+0x8b6>
 801155a:	4b82      	ldr	r3, [pc, #520]	@ (8011764 <_dtoa_r+0xab4>)
 801155c:	4602      	mov	r2, r0
 801155e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8011562:	f7ff bbbe 	b.w	8010ce2 <_dtoa_r+0x32>
 8011566:	692a      	ldr	r2, [r5, #16]
 8011568:	3202      	adds	r2, #2
 801156a:	0092      	lsls	r2, r2, #2
 801156c:	f105 010c 	add.w	r1, r5, #12
 8011570:	300c      	adds	r0, #12
 8011572:	f7ff fb00 	bl	8010b76 <memcpy>
 8011576:	2201      	movs	r2, #1
 8011578:	4631      	mov	r1, r6
 801157a:	4648      	mov	r0, r9
 801157c:	f000 fc46 	bl	8011e0c <__lshift>
 8011580:	1c7b      	adds	r3, r7, #1
 8011582:	9304      	str	r3, [sp, #16]
 8011584:	eb07 030b 	add.w	r3, r7, fp
 8011588:	9309      	str	r3, [sp, #36]	@ 0x24
 801158a:	9b02      	ldr	r3, [sp, #8]
 801158c:	f003 0301 	and.w	r3, r3, #1
 8011590:	46a8      	mov	r8, r5
 8011592:	9308      	str	r3, [sp, #32]
 8011594:	4605      	mov	r5, r0
 8011596:	9b04      	ldr	r3, [sp, #16]
 8011598:	9801      	ldr	r0, [sp, #4]
 801159a:	4621      	mov	r1, r4
 801159c:	f103 3bff 	add.w	fp, r3, #4294967295
 80115a0:	f7ff fafe 	bl	8010ba0 <quorem>
 80115a4:	4641      	mov	r1, r8
 80115a6:	9002      	str	r0, [sp, #8]
 80115a8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80115ac:	9801      	ldr	r0, [sp, #4]
 80115ae:	f000 fc99 	bl	8011ee4 <__mcmp>
 80115b2:	462a      	mov	r2, r5
 80115b4:	9006      	str	r0, [sp, #24]
 80115b6:	4621      	mov	r1, r4
 80115b8:	4648      	mov	r0, r9
 80115ba:	f000 fcaf 	bl	8011f1c <__mdiff>
 80115be:	68c2      	ldr	r2, [r0, #12]
 80115c0:	4606      	mov	r6, r0
 80115c2:	b9fa      	cbnz	r2, 8011604 <_dtoa_r+0x954>
 80115c4:	4601      	mov	r1, r0
 80115c6:	9801      	ldr	r0, [sp, #4]
 80115c8:	f000 fc8c 	bl	8011ee4 <__mcmp>
 80115cc:	4602      	mov	r2, r0
 80115ce:	4631      	mov	r1, r6
 80115d0:	4648      	mov	r0, r9
 80115d2:	920a      	str	r2, [sp, #40]	@ 0x28
 80115d4:	f000 fa0a 	bl	80119ec <_Bfree>
 80115d8:	9b07      	ldr	r3, [sp, #28]
 80115da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80115dc:	9e04      	ldr	r6, [sp, #16]
 80115de:	ea42 0103 	orr.w	r1, r2, r3
 80115e2:	9b08      	ldr	r3, [sp, #32]
 80115e4:	4319      	orrs	r1, r3
 80115e6:	d10f      	bne.n	8011608 <_dtoa_r+0x958>
 80115e8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80115ec:	d028      	beq.n	8011640 <_dtoa_r+0x990>
 80115ee:	9b06      	ldr	r3, [sp, #24]
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	dd02      	ble.n	80115fa <_dtoa_r+0x94a>
 80115f4:	9b02      	ldr	r3, [sp, #8]
 80115f6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80115fa:	f88b a000 	strb.w	sl, [fp]
 80115fe:	e55e      	b.n	80110be <_dtoa_r+0x40e>
 8011600:	4628      	mov	r0, r5
 8011602:	e7bd      	b.n	8011580 <_dtoa_r+0x8d0>
 8011604:	2201      	movs	r2, #1
 8011606:	e7e2      	b.n	80115ce <_dtoa_r+0x91e>
 8011608:	9b06      	ldr	r3, [sp, #24]
 801160a:	2b00      	cmp	r3, #0
 801160c:	db04      	blt.n	8011618 <_dtoa_r+0x968>
 801160e:	9907      	ldr	r1, [sp, #28]
 8011610:	430b      	orrs	r3, r1
 8011612:	9908      	ldr	r1, [sp, #32]
 8011614:	430b      	orrs	r3, r1
 8011616:	d120      	bne.n	801165a <_dtoa_r+0x9aa>
 8011618:	2a00      	cmp	r2, #0
 801161a:	ddee      	ble.n	80115fa <_dtoa_r+0x94a>
 801161c:	9901      	ldr	r1, [sp, #4]
 801161e:	2201      	movs	r2, #1
 8011620:	4648      	mov	r0, r9
 8011622:	f000 fbf3 	bl	8011e0c <__lshift>
 8011626:	4621      	mov	r1, r4
 8011628:	9001      	str	r0, [sp, #4]
 801162a:	f000 fc5b 	bl	8011ee4 <__mcmp>
 801162e:	2800      	cmp	r0, #0
 8011630:	dc03      	bgt.n	801163a <_dtoa_r+0x98a>
 8011632:	d1e2      	bne.n	80115fa <_dtoa_r+0x94a>
 8011634:	f01a 0f01 	tst.w	sl, #1
 8011638:	d0df      	beq.n	80115fa <_dtoa_r+0x94a>
 801163a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801163e:	d1d9      	bne.n	80115f4 <_dtoa_r+0x944>
 8011640:	2339      	movs	r3, #57	@ 0x39
 8011642:	f88b 3000 	strb.w	r3, [fp]
 8011646:	4633      	mov	r3, r6
 8011648:	461e      	mov	r6, r3
 801164a:	3b01      	subs	r3, #1
 801164c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011650:	2a39      	cmp	r2, #57	@ 0x39
 8011652:	d052      	beq.n	80116fa <_dtoa_r+0xa4a>
 8011654:	3201      	adds	r2, #1
 8011656:	701a      	strb	r2, [r3, #0]
 8011658:	e531      	b.n	80110be <_dtoa_r+0x40e>
 801165a:	2a00      	cmp	r2, #0
 801165c:	dd07      	ble.n	801166e <_dtoa_r+0x9be>
 801165e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8011662:	d0ed      	beq.n	8011640 <_dtoa_r+0x990>
 8011664:	f10a 0301 	add.w	r3, sl, #1
 8011668:	f88b 3000 	strb.w	r3, [fp]
 801166c:	e527      	b.n	80110be <_dtoa_r+0x40e>
 801166e:	9b04      	ldr	r3, [sp, #16]
 8011670:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011672:	f803 ac01 	strb.w	sl, [r3, #-1]
 8011676:	4293      	cmp	r3, r2
 8011678:	d029      	beq.n	80116ce <_dtoa_r+0xa1e>
 801167a:	9901      	ldr	r1, [sp, #4]
 801167c:	2300      	movs	r3, #0
 801167e:	220a      	movs	r2, #10
 8011680:	4648      	mov	r0, r9
 8011682:	f000 f9d5 	bl	8011a30 <__multadd>
 8011686:	45a8      	cmp	r8, r5
 8011688:	9001      	str	r0, [sp, #4]
 801168a:	f04f 0300 	mov.w	r3, #0
 801168e:	f04f 020a 	mov.w	r2, #10
 8011692:	4641      	mov	r1, r8
 8011694:	4648      	mov	r0, r9
 8011696:	d107      	bne.n	80116a8 <_dtoa_r+0x9f8>
 8011698:	f000 f9ca 	bl	8011a30 <__multadd>
 801169c:	4680      	mov	r8, r0
 801169e:	4605      	mov	r5, r0
 80116a0:	9b04      	ldr	r3, [sp, #16]
 80116a2:	3301      	adds	r3, #1
 80116a4:	9304      	str	r3, [sp, #16]
 80116a6:	e776      	b.n	8011596 <_dtoa_r+0x8e6>
 80116a8:	f000 f9c2 	bl	8011a30 <__multadd>
 80116ac:	4629      	mov	r1, r5
 80116ae:	4680      	mov	r8, r0
 80116b0:	2300      	movs	r3, #0
 80116b2:	220a      	movs	r2, #10
 80116b4:	4648      	mov	r0, r9
 80116b6:	f000 f9bb 	bl	8011a30 <__multadd>
 80116ba:	4605      	mov	r5, r0
 80116bc:	e7f0      	b.n	80116a0 <_dtoa_r+0x9f0>
 80116be:	f1bb 0f00 	cmp.w	fp, #0
 80116c2:	bfcc      	ite	gt
 80116c4:	465e      	movgt	r6, fp
 80116c6:	2601      	movle	r6, #1
 80116c8:	443e      	add	r6, r7
 80116ca:	f04f 0800 	mov.w	r8, #0
 80116ce:	9901      	ldr	r1, [sp, #4]
 80116d0:	2201      	movs	r2, #1
 80116d2:	4648      	mov	r0, r9
 80116d4:	f000 fb9a 	bl	8011e0c <__lshift>
 80116d8:	4621      	mov	r1, r4
 80116da:	9001      	str	r0, [sp, #4]
 80116dc:	f000 fc02 	bl	8011ee4 <__mcmp>
 80116e0:	2800      	cmp	r0, #0
 80116e2:	dcb0      	bgt.n	8011646 <_dtoa_r+0x996>
 80116e4:	d102      	bne.n	80116ec <_dtoa_r+0xa3c>
 80116e6:	f01a 0f01 	tst.w	sl, #1
 80116ea:	d1ac      	bne.n	8011646 <_dtoa_r+0x996>
 80116ec:	4633      	mov	r3, r6
 80116ee:	461e      	mov	r6, r3
 80116f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80116f4:	2a30      	cmp	r2, #48	@ 0x30
 80116f6:	d0fa      	beq.n	80116ee <_dtoa_r+0xa3e>
 80116f8:	e4e1      	b.n	80110be <_dtoa_r+0x40e>
 80116fa:	429f      	cmp	r7, r3
 80116fc:	d1a4      	bne.n	8011648 <_dtoa_r+0x998>
 80116fe:	9b05      	ldr	r3, [sp, #20]
 8011700:	3301      	adds	r3, #1
 8011702:	9305      	str	r3, [sp, #20]
 8011704:	2331      	movs	r3, #49	@ 0x31
 8011706:	703b      	strb	r3, [r7, #0]
 8011708:	e4d9      	b.n	80110be <_dtoa_r+0x40e>
 801170a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801170c:	4f16      	ldr	r7, [pc, #88]	@ (8011768 <_dtoa_r+0xab8>)
 801170e:	b11b      	cbz	r3, 8011718 <_dtoa_r+0xa68>
 8011710:	f107 0308 	add.w	r3, r7, #8
 8011714:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8011716:	6013      	str	r3, [r2, #0]
 8011718:	4638      	mov	r0, r7
 801171a:	b011      	add	sp, #68	@ 0x44
 801171c:	ecbd 8b02 	vpop	{d8}
 8011720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011724:	9b07      	ldr	r3, [sp, #28]
 8011726:	2b01      	cmp	r3, #1
 8011728:	f77f ae2c 	ble.w	8011384 <_dtoa_r+0x6d4>
 801172c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801172e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011730:	2001      	movs	r0, #1
 8011732:	e64c      	b.n	80113ce <_dtoa_r+0x71e>
 8011734:	f1bb 0f00 	cmp.w	fp, #0
 8011738:	f77f aed8 	ble.w	80114ec <_dtoa_r+0x83c>
 801173c:	463e      	mov	r6, r7
 801173e:	9801      	ldr	r0, [sp, #4]
 8011740:	4621      	mov	r1, r4
 8011742:	f7ff fa2d 	bl	8010ba0 <quorem>
 8011746:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801174a:	f806 ab01 	strb.w	sl, [r6], #1
 801174e:	1bf2      	subs	r2, r6, r7
 8011750:	4593      	cmp	fp, r2
 8011752:	ddb4      	ble.n	80116be <_dtoa_r+0xa0e>
 8011754:	9901      	ldr	r1, [sp, #4]
 8011756:	2300      	movs	r3, #0
 8011758:	220a      	movs	r2, #10
 801175a:	4648      	mov	r0, r9
 801175c:	f000 f968 	bl	8011a30 <__multadd>
 8011760:	9001      	str	r0, [sp, #4]
 8011762:	e7ec      	b.n	801173e <_dtoa_r+0xa8e>
 8011764:	08014765 	.word	0x08014765
 8011768:	080146e9 	.word	0x080146e9

0801176c <_free_r>:
 801176c:	b538      	push	{r3, r4, r5, lr}
 801176e:	4605      	mov	r5, r0
 8011770:	2900      	cmp	r1, #0
 8011772:	d041      	beq.n	80117f8 <_free_r+0x8c>
 8011774:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011778:	1f0c      	subs	r4, r1, #4
 801177a:	2b00      	cmp	r3, #0
 801177c:	bfb8      	it	lt
 801177e:	18e4      	addlt	r4, r4, r3
 8011780:	f000 f8e8 	bl	8011954 <__malloc_lock>
 8011784:	4a1d      	ldr	r2, [pc, #116]	@ (80117fc <_free_r+0x90>)
 8011786:	6813      	ldr	r3, [r2, #0]
 8011788:	b933      	cbnz	r3, 8011798 <_free_r+0x2c>
 801178a:	6063      	str	r3, [r4, #4]
 801178c:	6014      	str	r4, [r2, #0]
 801178e:	4628      	mov	r0, r5
 8011790:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011794:	f000 b8e4 	b.w	8011960 <__malloc_unlock>
 8011798:	42a3      	cmp	r3, r4
 801179a:	d908      	bls.n	80117ae <_free_r+0x42>
 801179c:	6820      	ldr	r0, [r4, #0]
 801179e:	1821      	adds	r1, r4, r0
 80117a0:	428b      	cmp	r3, r1
 80117a2:	bf01      	itttt	eq
 80117a4:	6819      	ldreq	r1, [r3, #0]
 80117a6:	685b      	ldreq	r3, [r3, #4]
 80117a8:	1809      	addeq	r1, r1, r0
 80117aa:	6021      	streq	r1, [r4, #0]
 80117ac:	e7ed      	b.n	801178a <_free_r+0x1e>
 80117ae:	461a      	mov	r2, r3
 80117b0:	685b      	ldr	r3, [r3, #4]
 80117b2:	b10b      	cbz	r3, 80117b8 <_free_r+0x4c>
 80117b4:	42a3      	cmp	r3, r4
 80117b6:	d9fa      	bls.n	80117ae <_free_r+0x42>
 80117b8:	6811      	ldr	r1, [r2, #0]
 80117ba:	1850      	adds	r0, r2, r1
 80117bc:	42a0      	cmp	r0, r4
 80117be:	d10b      	bne.n	80117d8 <_free_r+0x6c>
 80117c0:	6820      	ldr	r0, [r4, #0]
 80117c2:	4401      	add	r1, r0
 80117c4:	1850      	adds	r0, r2, r1
 80117c6:	4283      	cmp	r3, r0
 80117c8:	6011      	str	r1, [r2, #0]
 80117ca:	d1e0      	bne.n	801178e <_free_r+0x22>
 80117cc:	6818      	ldr	r0, [r3, #0]
 80117ce:	685b      	ldr	r3, [r3, #4]
 80117d0:	6053      	str	r3, [r2, #4]
 80117d2:	4408      	add	r0, r1
 80117d4:	6010      	str	r0, [r2, #0]
 80117d6:	e7da      	b.n	801178e <_free_r+0x22>
 80117d8:	d902      	bls.n	80117e0 <_free_r+0x74>
 80117da:	230c      	movs	r3, #12
 80117dc:	602b      	str	r3, [r5, #0]
 80117de:	e7d6      	b.n	801178e <_free_r+0x22>
 80117e0:	6820      	ldr	r0, [r4, #0]
 80117e2:	1821      	adds	r1, r4, r0
 80117e4:	428b      	cmp	r3, r1
 80117e6:	bf04      	itt	eq
 80117e8:	6819      	ldreq	r1, [r3, #0]
 80117ea:	685b      	ldreq	r3, [r3, #4]
 80117ec:	6063      	str	r3, [r4, #4]
 80117ee:	bf04      	itt	eq
 80117f0:	1809      	addeq	r1, r1, r0
 80117f2:	6021      	streq	r1, [r4, #0]
 80117f4:	6054      	str	r4, [r2, #4]
 80117f6:	e7ca      	b.n	801178e <_free_r+0x22>
 80117f8:	bd38      	pop	{r3, r4, r5, pc}
 80117fa:	bf00      	nop
 80117fc:	2400197c 	.word	0x2400197c

08011800 <malloc>:
 8011800:	4b02      	ldr	r3, [pc, #8]	@ (801180c <malloc+0xc>)
 8011802:	4601      	mov	r1, r0
 8011804:	6818      	ldr	r0, [r3, #0]
 8011806:	f000 b825 	b.w	8011854 <_malloc_r>
 801180a:	bf00      	nop
 801180c:	24000034 	.word	0x24000034

08011810 <sbrk_aligned>:
 8011810:	b570      	push	{r4, r5, r6, lr}
 8011812:	4e0f      	ldr	r6, [pc, #60]	@ (8011850 <sbrk_aligned+0x40>)
 8011814:	460c      	mov	r4, r1
 8011816:	6831      	ldr	r1, [r6, #0]
 8011818:	4605      	mov	r5, r0
 801181a:	b911      	cbnz	r1, 8011822 <sbrk_aligned+0x12>
 801181c:	f001 ffae 	bl	801377c <_sbrk_r>
 8011820:	6030      	str	r0, [r6, #0]
 8011822:	4621      	mov	r1, r4
 8011824:	4628      	mov	r0, r5
 8011826:	f001 ffa9 	bl	801377c <_sbrk_r>
 801182a:	1c43      	adds	r3, r0, #1
 801182c:	d103      	bne.n	8011836 <sbrk_aligned+0x26>
 801182e:	f04f 34ff 	mov.w	r4, #4294967295
 8011832:	4620      	mov	r0, r4
 8011834:	bd70      	pop	{r4, r5, r6, pc}
 8011836:	1cc4      	adds	r4, r0, #3
 8011838:	f024 0403 	bic.w	r4, r4, #3
 801183c:	42a0      	cmp	r0, r4
 801183e:	d0f8      	beq.n	8011832 <sbrk_aligned+0x22>
 8011840:	1a21      	subs	r1, r4, r0
 8011842:	4628      	mov	r0, r5
 8011844:	f001 ff9a 	bl	801377c <_sbrk_r>
 8011848:	3001      	adds	r0, #1
 801184a:	d1f2      	bne.n	8011832 <sbrk_aligned+0x22>
 801184c:	e7ef      	b.n	801182e <sbrk_aligned+0x1e>
 801184e:	bf00      	nop
 8011850:	24001978 	.word	0x24001978

08011854 <_malloc_r>:
 8011854:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011858:	1ccd      	adds	r5, r1, #3
 801185a:	f025 0503 	bic.w	r5, r5, #3
 801185e:	3508      	adds	r5, #8
 8011860:	2d0c      	cmp	r5, #12
 8011862:	bf38      	it	cc
 8011864:	250c      	movcc	r5, #12
 8011866:	2d00      	cmp	r5, #0
 8011868:	4606      	mov	r6, r0
 801186a:	db01      	blt.n	8011870 <_malloc_r+0x1c>
 801186c:	42a9      	cmp	r1, r5
 801186e:	d904      	bls.n	801187a <_malloc_r+0x26>
 8011870:	230c      	movs	r3, #12
 8011872:	6033      	str	r3, [r6, #0]
 8011874:	2000      	movs	r0, #0
 8011876:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801187a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011950 <_malloc_r+0xfc>
 801187e:	f000 f869 	bl	8011954 <__malloc_lock>
 8011882:	f8d8 3000 	ldr.w	r3, [r8]
 8011886:	461c      	mov	r4, r3
 8011888:	bb44      	cbnz	r4, 80118dc <_malloc_r+0x88>
 801188a:	4629      	mov	r1, r5
 801188c:	4630      	mov	r0, r6
 801188e:	f7ff ffbf 	bl	8011810 <sbrk_aligned>
 8011892:	1c43      	adds	r3, r0, #1
 8011894:	4604      	mov	r4, r0
 8011896:	d158      	bne.n	801194a <_malloc_r+0xf6>
 8011898:	f8d8 4000 	ldr.w	r4, [r8]
 801189c:	4627      	mov	r7, r4
 801189e:	2f00      	cmp	r7, #0
 80118a0:	d143      	bne.n	801192a <_malloc_r+0xd6>
 80118a2:	2c00      	cmp	r4, #0
 80118a4:	d04b      	beq.n	801193e <_malloc_r+0xea>
 80118a6:	6823      	ldr	r3, [r4, #0]
 80118a8:	4639      	mov	r1, r7
 80118aa:	4630      	mov	r0, r6
 80118ac:	eb04 0903 	add.w	r9, r4, r3
 80118b0:	f001 ff64 	bl	801377c <_sbrk_r>
 80118b4:	4581      	cmp	r9, r0
 80118b6:	d142      	bne.n	801193e <_malloc_r+0xea>
 80118b8:	6821      	ldr	r1, [r4, #0]
 80118ba:	1a6d      	subs	r5, r5, r1
 80118bc:	4629      	mov	r1, r5
 80118be:	4630      	mov	r0, r6
 80118c0:	f7ff ffa6 	bl	8011810 <sbrk_aligned>
 80118c4:	3001      	adds	r0, #1
 80118c6:	d03a      	beq.n	801193e <_malloc_r+0xea>
 80118c8:	6823      	ldr	r3, [r4, #0]
 80118ca:	442b      	add	r3, r5
 80118cc:	6023      	str	r3, [r4, #0]
 80118ce:	f8d8 3000 	ldr.w	r3, [r8]
 80118d2:	685a      	ldr	r2, [r3, #4]
 80118d4:	bb62      	cbnz	r2, 8011930 <_malloc_r+0xdc>
 80118d6:	f8c8 7000 	str.w	r7, [r8]
 80118da:	e00f      	b.n	80118fc <_malloc_r+0xa8>
 80118dc:	6822      	ldr	r2, [r4, #0]
 80118de:	1b52      	subs	r2, r2, r5
 80118e0:	d420      	bmi.n	8011924 <_malloc_r+0xd0>
 80118e2:	2a0b      	cmp	r2, #11
 80118e4:	d917      	bls.n	8011916 <_malloc_r+0xc2>
 80118e6:	1961      	adds	r1, r4, r5
 80118e8:	42a3      	cmp	r3, r4
 80118ea:	6025      	str	r5, [r4, #0]
 80118ec:	bf18      	it	ne
 80118ee:	6059      	strne	r1, [r3, #4]
 80118f0:	6863      	ldr	r3, [r4, #4]
 80118f2:	bf08      	it	eq
 80118f4:	f8c8 1000 	streq.w	r1, [r8]
 80118f8:	5162      	str	r2, [r4, r5]
 80118fa:	604b      	str	r3, [r1, #4]
 80118fc:	4630      	mov	r0, r6
 80118fe:	f000 f82f 	bl	8011960 <__malloc_unlock>
 8011902:	f104 000b 	add.w	r0, r4, #11
 8011906:	1d23      	adds	r3, r4, #4
 8011908:	f020 0007 	bic.w	r0, r0, #7
 801190c:	1ac2      	subs	r2, r0, r3
 801190e:	bf1c      	itt	ne
 8011910:	1a1b      	subne	r3, r3, r0
 8011912:	50a3      	strne	r3, [r4, r2]
 8011914:	e7af      	b.n	8011876 <_malloc_r+0x22>
 8011916:	6862      	ldr	r2, [r4, #4]
 8011918:	42a3      	cmp	r3, r4
 801191a:	bf0c      	ite	eq
 801191c:	f8c8 2000 	streq.w	r2, [r8]
 8011920:	605a      	strne	r2, [r3, #4]
 8011922:	e7eb      	b.n	80118fc <_malloc_r+0xa8>
 8011924:	4623      	mov	r3, r4
 8011926:	6864      	ldr	r4, [r4, #4]
 8011928:	e7ae      	b.n	8011888 <_malloc_r+0x34>
 801192a:	463c      	mov	r4, r7
 801192c:	687f      	ldr	r7, [r7, #4]
 801192e:	e7b6      	b.n	801189e <_malloc_r+0x4a>
 8011930:	461a      	mov	r2, r3
 8011932:	685b      	ldr	r3, [r3, #4]
 8011934:	42a3      	cmp	r3, r4
 8011936:	d1fb      	bne.n	8011930 <_malloc_r+0xdc>
 8011938:	2300      	movs	r3, #0
 801193a:	6053      	str	r3, [r2, #4]
 801193c:	e7de      	b.n	80118fc <_malloc_r+0xa8>
 801193e:	230c      	movs	r3, #12
 8011940:	6033      	str	r3, [r6, #0]
 8011942:	4630      	mov	r0, r6
 8011944:	f000 f80c 	bl	8011960 <__malloc_unlock>
 8011948:	e794      	b.n	8011874 <_malloc_r+0x20>
 801194a:	6005      	str	r5, [r0, #0]
 801194c:	e7d6      	b.n	80118fc <_malloc_r+0xa8>
 801194e:	bf00      	nop
 8011950:	2400197c 	.word	0x2400197c

08011954 <__malloc_lock>:
 8011954:	4801      	ldr	r0, [pc, #4]	@ (801195c <__malloc_lock+0x8>)
 8011956:	f7ff b90c 	b.w	8010b72 <__retarget_lock_acquire_recursive>
 801195a:	bf00      	nop
 801195c:	24001974 	.word	0x24001974

08011960 <__malloc_unlock>:
 8011960:	4801      	ldr	r0, [pc, #4]	@ (8011968 <__malloc_unlock+0x8>)
 8011962:	f7ff b907 	b.w	8010b74 <__retarget_lock_release_recursive>
 8011966:	bf00      	nop
 8011968:	24001974 	.word	0x24001974

0801196c <_Balloc>:
 801196c:	b570      	push	{r4, r5, r6, lr}
 801196e:	69c6      	ldr	r6, [r0, #28]
 8011970:	4604      	mov	r4, r0
 8011972:	460d      	mov	r5, r1
 8011974:	b976      	cbnz	r6, 8011994 <_Balloc+0x28>
 8011976:	2010      	movs	r0, #16
 8011978:	f7ff ff42 	bl	8011800 <malloc>
 801197c:	4602      	mov	r2, r0
 801197e:	61e0      	str	r0, [r4, #28]
 8011980:	b920      	cbnz	r0, 801198c <_Balloc+0x20>
 8011982:	4b18      	ldr	r3, [pc, #96]	@ (80119e4 <_Balloc+0x78>)
 8011984:	4818      	ldr	r0, [pc, #96]	@ (80119e8 <_Balloc+0x7c>)
 8011986:	216b      	movs	r1, #107	@ 0x6b
 8011988:	f001 ff12 	bl	80137b0 <__assert_func>
 801198c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011990:	6006      	str	r6, [r0, #0]
 8011992:	60c6      	str	r6, [r0, #12]
 8011994:	69e6      	ldr	r6, [r4, #28]
 8011996:	68f3      	ldr	r3, [r6, #12]
 8011998:	b183      	cbz	r3, 80119bc <_Balloc+0x50>
 801199a:	69e3      	ldr	r3, [r4, #28]
 801199c:	68db      	ldr	r3, [r3, #12]
 801199e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80119a2:	b9b8      	cbnz	r0, 80119d4 <_Balloc+0x68>
 80119a4:	2101      	movs	r1, #1
 80119a6:	fa01 f605 	lsl.w	r6, r1, r5
 80119aa:	1d72      	adds	r2, r6, #5
 80119ac:	0092      	lsls	r2, r2, #2
 80119ae:	4620      	mov	r0, r4
 80119b0:	f001 ff1c 	bl	80137ec <_calloc_r>
 80119b4:	b160      	cbz	r0, 80119d0 <_Balloc+0x64>
 80119b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80119ba:	e00e      	b.n	80119da <_Balloc+0x6e>
 80119bc:	2221      	movs	r2, #33	@ 0x21
 80119be:	2104      	movs	r1, #4
 80119c0:	4620      	mov	r0, r4
 80119c2:	f001 ff13 	bl	80137ec <_calloc_r>
 80119c6:	69e3      	ldr	r3, [r4, #28]
 80119c8:	60f0      	str	r0, [r6, #12]
 80119ca:	68db      	ldr	r3, [r3, #12]
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	d1e4      	bne.n	801199a <_Balloc+0x2e>
 80119d0:	2000      	movs	r0, #0
 80119d2:	bd70      	pop	{r4, r5, r6, pc}
 80119d4:	6802      	ldr	r2, [r0, #0]
 80119d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80119da:	2300      	movs	r3, #0
 80119dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80119e0:	e7f7      	b.n	80119d2 <_Balloc+0x66>
 80119e2:	bf00      	nop
 80119e4:	080146f6 	.word	0x080146f6
 80119e8:	08014776 	.word	0x08014776

080119ec <_Bfree>:
 80119ec:	b570      	push	{r4, r5, r6, lr}
 80119ee:	69c6      	ldr	r6, [r0, #28]
 80119f0:	4605      	mov	r5, r0
 80119f2:	460c      	mov	r4, r1
 80119f4:	b976      	cbnz	r6, 8011a14 <_Bfree+0x28>
 80119f6:	2010      	movs	r0, #16
 80119f8:	f7ff ff02 	bl	8011800 <malloc>
 80119fc:	4602      	mov	r2, r0
 80119fe:	61e8      	str	r0, [r5, #28]
 8011a00:	b920      	cbnz	r0, 8011a0c <_Bfree+0x20>
 8011a02:	4b09      	ldr	r3, [pc, #36]	@ (8011a28 <_Bfree+0x3c>)
 8011a04:	4809      	ldr	r0, [pc, #36]	@ (8011a2c <_Bfree+0x40>)
 8011a06:	218f      	movs	r1, #143	@ 0x8f
 8011a08:	f001 fed2 	bl	80137b0 <__assert_func>
 8011a0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011a10:	6006      	str	r6, [r0, #0]
 8011a12:	60c6      	str	r6, [r0, #12]
 8011a14:	b13c      	cbz	r4, 8011a26 <_Bfree+0x3a>
 8011a16:	69eb      	ldr	r3, [r5, #28]
 8011a18:	6862      	ldr	r2, [r4, #4]
 8011a1a:	68db      	ldr	r3, [r3, #12]
 8011a1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011a20:	6021      	str	r1, [r4, #0]
 8011a22:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011a26:	bd70      	pop	{r4, r5, r6, pc}
 8011a28:	080146f6 	.word	0x080146f6
 8011a2c:	08014776 	.word	0x08014776

08011a30 <__multadd>:
 8011a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011a34:	690d      	ldr	r5, [r1, #16]
 8011a36:	4607      	mov	r7, r0
 8011a38:	460c      	mov	r4, r1
 8011a3a:	461e      	mov	r6, r3
 8011a3c:	f101 0c14 	add.w	ip, r1, #20
 8011a40:	2000      	movs	r0, #0
 8011a42:	f8dc 3000 	ldr.w	r3, [ip]
 8011a46:	b299      	uxth	r1, r3
 8011a48:	fb02 6101 	mla	r1, r2, r1, r6
 8011a4c:	0c1e      	lsrs	r6, r3, #16
 8011a4e:	0c0b      	lsrs	r3, r1, #16
 8011a50:	fb02 3306 	mla	r3, r2, r6, r3
 8011a54:	b289      	uxth	r1, r1
 8011a56:	3001      	adds	r0, #1
 8011a58:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011a5c:	4285      	cmp	r5, r0
 8011a5e:	f84c 1b04 	str.w	r1, [ip], #4
 8011a62:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011a66:	dcec      	bgt.n	8011a42 <__multadd+0x12>
 8011a68:	b30e      	cbz	r6, 8011aae <__multadd+0x7e>
 8011a6a:	68a3      	ldr	r3, [r4, #8]
 8011a6c:	42ab      	cmp	r3, r5
 8011a6e:	dc19      	bgt.n	8011aa4 <__multadd+0x74>
 8011a70:	6861      	ldr	r1, [r4, #4]
 8011a72:	4638      	mov	r0, r7
 8011a74:	3101      	adds	r1, #1
 8011a76:	f7ff ff79 	bl	801196c <_Balloc>
 8011a7a:	4680      	mov	r8, r0
 8011a7c:	b928      	cbnz	r0, 8011a8a <__multadd+0x5a>
 8011a7e:	4602      	mov	r2, r0
 8011a80:	4b0c      	ldr	r3, [pc, #48]	@ (8011ab4 <__multadd+0x84>)
 8011a82:	480d      	ldr	r0, [pc, #52]	@ (8011ab8 <__multadd+0x88>)
 8011a84:	21ba      	movs	r1, #186	@ 0xba
 8011a86:	f001 fe93 	bl	80137b0 <__assert_func>
 8011a8a:	6922      	ldr	r2, [r4, #16]
 8011a8c:	3202      	adds	r2, #2
 8011a8e:	f104 010c 	add.w	r1, r4, #12
 8011a92:	0092      	lsls	r2, r2, #2
 8011a94:	300c      	adds	r0, #12
 8011a96:	f7ff f86e 	bl	8010b76 <memcpy>
 8011a9a:	4621      	mov	r1, r4
 8011a9c:	4638      	mov	r0, r7
 8011a9e:	f7ff ffa5 	bl	80119ec <_Bfree>
 8011aa2:	4644      	mov	r4, r8
 8011aa4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011aa8:	3501      	adds	r5, #1
 8011aaa:	615e      	str	r6, [r3, #20]
 8011aac:	6125      	str	r5, [r4, #16]
 8011aae:	4620      	mov	r0, r4
 8011ab0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ab4:	08014765 	.word	0x08014765
 8011ab8:	08014776 	.word	0x08014776

08011abc <__s2b>:
 8011abc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011ac0:	460c      	mov	r4, r1
 8011ac2:	4615      	mov	r5, r2
 8011ac4:	461f      	mov	r7, r3
 8011ac6:	2209      	movs	r2, #9
 8011ac8:	3308      	adds	r3, #8
 8011aca:	4606      	mov	r6, r0
 8011acc:	fb93 f3f2 	sdiv	r3, r3, r2
 8011ad0:	2100      	movs	r1, #0
 8011ad2:	2201      	movs	r2, #1
 8011ad4:	429a      	cmp	r2, r3
 8011ad6:	db09      	blt.n	8011aec <__s2b+0x30>
 8011ad8:	4630      	mov	r0, r6
 8011ada:	f7ff ff47 	bl	801196c <_Balloc>
 8011ade:	b940      	cbnz	r0, 8011af2 <__s2b+0x36>
 8011ae0:	4602      	mov	r2, r0
 8011ae2:	4b19      	ldr	r3, [pc, #100]	@ (8011b48 <__s2b+0x8c>)
 8011ae4:	4819      	ldr	r0, [pc, #100]	@ (8011b4c <__s2b+0x90>)
 8011ae6:	21d3      	movs	r1, #211	@ 0xd3
 8011ae8:	f001 fe62 	bl	80137b0 <__assert_func>
 8011aec:	0052      	lsls	r2, r2, #1
 8011aee:	3101      	adds	r1, #1
 8011af0:	e7f0      	b.n	8011ad4 <__s2b+0x18>
 8011af2:	9b08      	ldr	r3, [sp, #32]
 8011af4:	6143      	str	r3, [r0, #20]
 8011af6:	2d09      	cmp	r5, #9
 8011af8:	f04f 0301 	mov.w	r3, #1
 8011afc:	6103      	str	r3, [r0, #16]
 8011afe:	dd16      	ble.n	8011b2e <__s2b+0x72>
 8011b00:	f104 0909 	add.w	r9, r4, #9
 8011b04:	46c8      	mov	r8, r9
 8011b06:	442c      	add	r4, r5
 8011b08:	f818 3b01 	ldrb.w	r3, [r8], #1
 8011b0c:	4601      	mov	r1, r0
 8011b0e:	3b30      	subs	r3, #48	@ 0x30
 8011b10:	220a      	movs	r2, #10
 8011b12:	4630      	mov	r0, r6
 8011b14:	f7ff ff8c 	bl	8011a30 <__multadd>
 8011b18:	45a0      	cmp	r8, r4
 8011b1a:	d1f5      	bne.n	8011b08 <__s2b+0x4c>
 8011b1c:	f1a5 0408 	sub.w	r4, r5, #8
 8011b20:	444c      	add	r4, r9
 8011b22:	1b2d      	subs	r5, r5, r4
 8011b24:	1963      	adds	r3, r4, r5
 8011b26:	42bb      	cmp	r3, r7
 8011b28:	db04      	blt.n	8011b34 <__s2b+0x78>
 8011b2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011b2e:	340a      	adds	r4, #10
 8011b30:	2509      	movs	r5, #9
 8011b32:	e7f6      	b.n	8011b22 <__s2b+0x66>
 8011b34:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011b38:	4601      	mov	r1, r0
 8011b3a:	3b30      	subs	r3, #48	@ 0x30
 8011b3c:	220a      	movs	r2, #10
 8011b3e:	4630      	mov	r0, r6
 8011b40:	f7ff ff76 	bl	8011a30 <__multadd>
 8011b44:	e7ee      	b.n	8011b24 <__s2b+0x68>
 8011b46:	bf00      	nop
 8011b48:	08014765 	.word	0x08014765
 8011b4c:	08014776 	.word	0x08014776

08011b50 <__hi0bits>:
 8011b50:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011b54:	4603      	mov	r3, r0
 8011b56:	bf36      	itet	cc
 8011b58:	0403      	lslcc	r3, r0, #16
 8011b5a:	2000      	movcs	r0, #0
 8011b5c:	2010      	movcc	r0, #16
 8011b5e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011b62:	bf3c      	itt	cc
 8011b64:	021b      	lslcc	r3, r3, #8
 8011b66:	3008      	addcc	r0, #8
 8011b68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011b6c:	bf3c      	itt	cc
 8011b6e:	011b      	lslcc	r3, r3, #4
 8011b70:	3004      	addcc	r0, #4
 8011b72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011b76:	bf3c      	itt	cc
 8011b78:	009b      	lslcc	r3, r3, #2
 8011b7a:	3002      	addcc	r0, #2
 8011b7c:	2b00      	cmp	r3, #0
 8011b7e:	db05      	blt.n	8011b8c <__hi0bits+0x3c>
 8011b80:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011b84:	f100 0001 	add.w	r0, r0, #1
 8011b88:	bf08      	it	eq
 8011b8a:	2020      	moveq	r0, #32
 8011b8c:	4770      	bx	lr

08011b8e <__lo0bits>:
 8011b8e:	6803      	ldr	r3, [r0, #0]
 8011b90:	4602      	mov	r2, r0
 8011b92:	f013 0007 	ands.w	r0, r3, #7
 8011b96:	d00b      	beq.n	8011bb0 <__lo0bits+0x22>
 8011b98:	07d9      	lsls	r1, r3, #31
 8011b9a:	d421      	bmi.n	8011be0 <__lo0bits+0x52>
 8011b9c:	0798      	lsls	r0, r3, #30
 8011b9e:	bf49      	itett	mi
 8011ba0:	085b      	lsrmi	r3, r3, #1
 8011ba2:	089b      	lsrpl	r3, r3, #2
 8011ba4:	2001      	movmi	r0, #1
 8011ba6:	6013      	strmi	r3, [r2, #0]
 8011ba8:	bf5c      	itt	pl
 8011baa:	6013      	strpl	r3, [r2, #0]
 8011bac:	2002      	movpl	r0, #2
 8011bae:	4770      	bx	lr
 8011bb0:	b299      	uxth	r1, r3
 8011bb2:	b909      	cbnz	r1, 8011bb8 <__lo0bits+0x2a>
 8011bb4:	0c1b      	lsrs	r3, r3, #16
 8011bb6:	2010      	movs	r0, #16
 8011bb8:	b2d9      	uxtb	r1, r3
 8011bba:	b909      	cbnz	r1, 8011bc0 <__lo0bits+0x32>
 8011bbc:	3008      	adds	r0, #8
 8011bbe:	0a1b      	lsrs	r3, r3, #8
 8011bc0:	0719      	lsls	r1, r3, #28
 8011bc2:	bf04      	itt	eq
 8011bc4:	091b      	lsreq	r3, r3, #4
 8011bc6:	3004      	addeq	r0, #4
 8011bc8:	0799      	lsls	r1, r3, #30
 8011bca:	bf04      	itt	eq
 8011bcc:	089b      	lsreq	r3, r3, #2
 8011bce:	3002      	addeq	r0, #2
 8011bd0:	07d9      	lsls	r1, r3, #31
 8011bd2:	d403      	bmi.n	8011bdc <__lo0bits+0x4e>
 8011bd4:	085b      	lsrs	r3, r3, #1
 8011bd6:	f100 0001 	add.w	r0, r0, #1
 8011bda:	d003      	beq.n	8011be4 <__lo0bits+0x56>
 8011bdc:	6013      	str	r3, [r2, #0]
 8011bde:	4770      	bx	lr
 8011be0:	2000      	movs	r0, #0
 8011be2:	4770      	bx	lr
 8011be4:	2020      	movs	r0, #32
 8011be6:	4770      	bx	lr

08011be8 <__i2b>:
 8011be8:	b510      	push	{r4, lr}
 8011bea:	460c      	mov	r4, r1
 8011bec:	2101      	movs	r1, #1
 8011bee:	f7ff febd 	bl	801196c <_Balloc>
 8011bf2:	4602      	mov	r2, r0
 8011bf4:	b928      	cbnz	r0, 8011c02 <__i2b+0x1a>
 8011bf6:	4b05      	ldr	r3, [pc, #20]	@ (8011c0c <__i2b+0x24>)
 8011bf8:	4805      	ldr	r0, [pc, #20]	@ (8011c10 <__i2b+0x28>)
 8011bfa:	f240 1145 	movw	r1, #325	@ 0x145
 8011bfe:	f001 fdd7 	bl	80137b0 <__assert_func>
 8011c02:	2301      	movs	r3, #1
 8011c04:	6144      	str	r4, [r0, #20]
 8011c06:	6103      	str	r3, [r0, #16]
 8011c08:	bd10      	pop	{r4, pc}
 8011c0a:	bf00      	nop
 8011c0c:	08014765 	.word	0x08014765
 8011c10:	08014776 	.word	0x08014776

08011c14 <__multiply>:
 8011c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c18:	4617      	mov	r7, r2
 8011c1a:	690a      	ldr	r2, [r1, #16]
 8011c1c:	693b      	ldr	r3, [r7, #16]
 8011c1e:	429a      	cmp	r2, r3
 8011c20:	bfa8      	it	ge
 8011c22:	463b      	movge	r3, r7
 8011c24:	4689      	mov	r9, r1
 8011c26:	bfa4      	itt	ge
 8011c28:	460f      	movge	r7, r1
 8011c2a:	4699      	movge	r9, r3
 8011c2c:	693d      	ldr	r5, [r7, #16]
 8011c2e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011c32:	68bb      	ldr	r3, [r7, #8]
 8011c34:	6879      	ldr	r1, [r7, #4]
 8011c36:	eb05 060a 	add.w	r6, r5, sl
 8011c3a:	42b3      	cmp	r3, r6
 8011c3c:	b085      	sub	sp, #20
 8011c3e:	bfb8      	it	lt
 8011c40:	3101      	addlt	r1, #1
 8011c42:	f7ff fe93 	bl	801196c <_Balloc>
 8011c46:	b930      	cbnz	r0, 8011c56 <__multiply+0x42>
 8011c48:	4602      	mov	r2, r0
 8011c4a:	4b41      	ldr	r3, [pc, #260]	@ (8011d50 <__multiply+0x13c>)
 8011c4c:	4841      	ldr	r0, [pc, #260]	@ (8011d54 <__multiply+0x140>)
 8011c4e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011c52:	f001 fdad 	bl	80137b0 <__assert_func>
 8011c56:	f100 0414 	add.w	r4, r0, #20
 8011c5a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8011c5e:	4623      	mov	r3, r4
 8011c60:	2200      	movs	r2, #0
 8011c62:	4573      	cmp	r3, lr
 8011c64:	d320      	bcc.n	8011ca8 <__multiply+0x94>
 8011c66:	f107 0814 	add.w	r8, r7, #20
 8011c6a:	f109 0114 	add.w	r1, r9, #20
 8011c6e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8011c72:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8011c76:	9302      	str	r3, [sp, #8]
 8011c78:	1beb      	subs	r3, r5, r7
 8011c7a:	3b15      	subs	r3, #21
 8011c7c:	f023 0303 	bic.w	r3, r3, #3
 8011c80:	3304      	adds	r3, #4
 8011c82:	3715      	adds	r7, #21
 8011c84:	42bd      	cmp	r5, r7
 8011c86:	bf38      	it	cc
 8011c88:	2304      	movcc	r3, #4
 8011c8a:	9301      	str	r3, [sp, #4]
 8011c8c:	9b02      	ldr	r3, [sp, #8]
 8011c8e:	9103      	str	r1, [sp, #12]
 8011c90:	428b      	cmp	r3, r1
 8011c92:	d80c      	bhi.n	8011cae <__multiply+0x9a>
 8011c94:	2e00      	cmp	r6, #0
 8011c96:	dd03      	ble.n	8011ca0 <__multiply+0x8c>
 8011c98:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8011c9c:	2b00      	cmp	r3, #0
 8011c9e:	d055      	beq.n	8011d4c <__multiply+0x138>
 8011ca0:	6106      	str	r6, [r0, #16]
 8011ca2:	b005      	add	sp, #20
 8011ca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ca8:	f843 2b04 	str.w	r2, [r3], #4
 8011cac:	e7d9      	b.n	8011c62 <__multiply+0x4e>
 8011cae:	f8b1 a000 	ldrh.w	sl, [r1]
 8011cb2:	f1ba 0f00 	cmp.w	sl, #0
 8011cb6:	d01f      	beq.n	8011cf8 <__multiply+0xe4>
 8011cb8:	46c4      	mov	ip, r8
 8011cba:	46a1      	mov	r9, r4
 8011cbc:	2700      	movs	r7, #0
 8011cbe:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011cc2:	f8d9 3000 	ldr.w	r3, [r9]
 8011cc6:	fa1f fb82 	uxth.w	fp, r2
 8011cca:	b29b      	uxth	r3, r3
 8011ccc:	fb0a 330b 	mla	r3, sl, fp, r3
 8011cd0:	443b      	add	r3, r7
 8011cd2:	f8d9 7000 	ldr.w	r7, [r9]
 8011cd6:	0c12      	lsrs	r2, r2, #16
 8011cd8:	0c3f      	lsrs	r7, r7, #16
 8011cda:	fb0a 7202 	mla	r2, sl, r2, r7
 8011cde:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8011ce2:	b29b      	uxth	r3, r3
 8011ce4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011ce8:	4565      	cmp	r5, ip
 8011cea:	f849 3b04 	str.w	r3, [r9], #4
 8011cee:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8011cf2:	d8e4      	bhi.n	8011cbe <__multiply+0xaa>
 8011cf4:	9b01      	ldr	r3, [sp, #4]
 8011cf6:	50e7      	str	r7, [r4, r3]
 8011cf8:	9b03      	ldr	r3, [sp, #12]
 8011cfa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011cfe:	3104      	adds	r1, #4
 8011d00:	f1b9 0f00 	cmp.w	r9, #0
 8011d04:	d020      	beq.n	8011d48 <__multiply+0x134>
 8011d06:	6823      	ldr	r3, [r4, #0]
 8011d08:	4647      	mov	r7, r8
 8011d0a:	46a4      	mov	ip, r4
 8011d0c:	f04f 0a00 	mov.w	sl, #0
 8011d10:	f8b7 b000 	ldrh.w	fp, [r7]
 8011d14:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8011d18:	fb09 220b 	mla	r2, r9, fp, r2
 8011d1c:	4452      	add	r2, sl
 8011d1e:	b29b      	uxth	r3, r3
 8011d20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011d24:	f84c 3b04 	str.w	r3, [ip], #4
 8011d28:	f857 3b04 	ldr.w	r3, [r7], #4
 8011d2c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011d30:	f8bc 3000 	ldrh.w	r3, [ip]
 8011d34:	fb09 330a 	mla	r3, r9, sl, r3
 8011d38:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8011d3c:	42bd      	cmp	r5, r7
 8011d3e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011d42:	d8e5      	bhi.n	8011d10 <__multiply+0xfc>
 8011d44:	9a01      	ldr	r2, [sp, #4]
 8011d46:	50a3      	str	r3, [r4, r2]
 8011d48:	3404      	adds	r4, #4
 8011d4a:	e79f      	b.n	8011c8c <__multiply+0x78>
 8011d4c:	3e01      	subs	r6, #1
 8011d4e:	e7a1      	b.n	8011c94 <__multiply+0x80>
 8011d50:	08014765 	.word	0x08014765
 8011d54:	08014776 	.word	0x08014776

08011d58 <__pow5mult>:
 8011d58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011d5c:	4615      	mov	r5, r2
 8011d5e:	f012 0203 	ands.w	r2, r2, #3
 8011d62:	4607      	mov	r7, r0
 8011d64:	460e      	mov	r6, r1
 8011d66:	d007      	beq.n	8011d78 <__pow5mult+0x20>
 8011d68:	4c25      	ldr	r4, [pc, #148]	@ (8011e00 <__pow5mult+0xa8>)
 8011d6a:	3a01      	subs	r2, #1
 8011d6c:	2300      	movs	r3, #0
 8011d6e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011d72:	f7ff fe5d 	bl	8011a30 <__multadd>
 8011d76:	4606      	mov	r6, r0
 8011d78:	10ad      	asrs	r5, r5, #2
 8011d7a:	d03d      	beq.n	8011df8 <__pow5mult+0xa0>
 8011d7c:	69fc      	ldr	r4, [r7, #28]
 8011d7e:	b97c      	cbnz	r4, 8011da0 <__pow5mult+0x48>
 8011d80:	2010      	movs	r0, #16
 8011d82:	f7ff fd3d 	bl	8011800 <malloc>
 8011d86:	4602      	mov	r2, r0
 8011d88:	61f8      	str	r0, [r7, #28]
 8011d8a:	b928      	cbnz	r0, 8011d98 <__pow5mult+0x40>
 8011d8c:	4b1d      	ldr	r3, [pc, #116]	@ (8011e04 <__pow5mult+0xac>)
 8011d8e:	481e      	ldr	r0, [pc, #120]	@ (8011e08 <__pow5mult+0xb0>)
 8011d90:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011d94:	f001 fd0c 	bl	80137b0 <__assert_func>
 8011d98:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011d9c:	6004      	str	r4, [r0, #0]
 8011d9e:	60c4      	str	r4, [r0, #12]
 8011da0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011da4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011da8:	b94c      	cbnz	r4, 8011dbe <__pow5mult+0x66>
 8011daa:	f240 2171 	movw	r1, #625	@ 0x271
 8011dae:	4638      	mov	r0, r7
 8011db0:	f7ff ff1a 	bl	8011be8 <__i2b>
 8011db4:	2300      	movs	r3, #0
 8011db6:	f8c8 0008 	str.w	r0, [r8, #8]
 8011dba:	4604      	mov	r4, r0
 8011dbc:	6003      	str	r3, [r0, #0]
 8011dbe:	f04f 0900 	mov.w	r9, #0
 8011dc2:	07eb      	lsls	r3, r5, #31
 8011dc4:	d50a      	bpl.n	8011ddc <__pow5mult+0x84>
 8011dc6:	4631      	mov	r1, r6
 8011dc8:	4622      	mov	r2, r4
 8011dca:	4638      	mov	r0, r7
 8011dcc:	f7ff ff22 	bl	8011c14 <__multiply>
 8011dd0:	4631      	mov	r1, r6
 8011dd2:	4680      	mov	r8, r0
 8011dd4:	4638      	mov	r0, r7
 8011dd6:	f7ff fe09 	bl	80119ec <_Bfree>
 8011dda:	4646      	mov	r6, r8
 8011ddc:	106d      	asrs	r5, r5, #1
 8011dde:	d00b      	beq.n	8011df8 <__pow5mult+0xa0>
 8011de0:	6820      	ldr	r0, [r4, #0]
 8011de2:	b938      	cbnz	r0, 8011df4 <__pow5mult+0x9c>
 8011de4:	4622      	mov	r2, r4
 8011de6:	4621      	mov	r1, r4
 8011de8:	4638      	mov	r0, r7
 8011dea:	f7ff ff13 	bl	8011c14 <__multiply>
 8011dee:	6020      	str	r0, [r4, #0]
 8011df0:	f8c0 9000 	str.w	r9, [r0]
 8011df4:	4604      	mov	r4, r0
 8011df6:	e7e4      	b.n	8011dc2 <__pow5mult+0x6a>
 8011df8:	4630      	mov	r0, r6
 8011dfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011dfe:	bf00      	nop
 8011e00:	08014888 	.word	0x08014888
 8011e04:	080146f6 	.word	0x080146f6
 8011e08:	08014776 	.word	0x08014776

08011e0c <__lshift>:
 8011e0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011e10:	460c      	mov	r4, r1
 8011e12:	6849      	ldr	r1, [r1, #4]
 8011e14:	6923      	ldr	r3, [r4, #16]
 8011e16:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011e1a:	68a3      	ldr	r3, [r4, #8]
 8011e1c:	4607      	mov	r7, r0
 8011e1e:	4691      	mov	r9, r2
 8011e20:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011e24:	f108 0601 	add.w	r6, r8, #1
 8011e28:	42b3      	cmp	r3, r6
 8011e2a:	db0b      	blt.n	8011e44 <__lshift+0x38>
 8011e2c:	4638      	mov	r0, r7
 8011e2e:	f7ff fd9d 	bl	801196c <_Balloc>
 8011e32:	4605      	mov	r5, r0
 8011e34:	b948      	cbnz	r0, 8011e4a <__lshift+0x3e>
 8011e36:	4602      	mov	r2, r0
 8011e38:	4b28      	ldr	r3, [pc, #160]	@ (8011edc <__lshift+0xd0>)
 8011e3a:	4829      	ldr	r0, [pc, #164]	@ (8011ee0 <__lshift+0xd4>)
 8011e3c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011e40:	f001 fcb6 	bl	80137b0 <__assert_func>
 8011e44:	3101      	adds	r1, #1
 8011e46:	005b      	lsls	r3, r3, #1
 8011e48:	e7ee      	b.n	8011e28 <__lshift+0x1c>
 8011e4a:	2300      	movs	r3, #0
 8011e4c:	f100 0114 	add.w	r1, r0, #20
 8011e50:	f100 0210 	add.w	r2, r0, #16
 8011e54:	4618      	mov	r0, r3
 8011e56:	4553      	cmp	r3, sl
 8011e58:	db33      	blt.n	8011ec2 <__lshift+0xb6>
 8011e5a:	6920      	ldr	r0, [r4, #16]
 8011e5c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011e60:	f104 0314 	add.w	r3, r4, #20
 8011e64:	f019 091f 	ands.w	r9, r9, #31
 8011e68:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011e6c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011e70:	d02b      	beq.n	8011eca <__lshift+0xbe>
 8011e72:	f1c9 0e20 	rsb	lr, r9, #32
 8011e76:	468a      	mov	sl, r1
 8011e78:	2200      	movs	r2, #0
 8011e7a:	6818      	ldr	r0, [r3, #0]
 8011e7c:	fa00 f009 	lsl.w	r0, r0, r9
 8011e80:	4310      	orrs	r0, r2
 8011e82:	f84a 0b04 	str.w	r0, [sl], #4
 8011e86:	f853 2b04 	ldr.w	r2, [r3], #4
 8011e8a:	459c      	cmp	ip, r3
 8011e8c:	fa22 f20e 	lsr.w	r2, r2, lr
 8011e90:	d8f3      	bhi.n	8011e7a <__lshift+0x6e>
 8011e92:	ebac 0304 	sub.w	r3, ip, r4
 8011e96:	3b15      	subs	r3, #21
 8011e98:	f023 0303 	bic.w	r3, r3, #3
 8011e9c:	3304      	adds	r3, #4
 8011e9e:	f104 0015 	add.w	r0, r4, #21
 8011ea2:	4560      	cmp	r0, ip
 8011ea4:	bf88      	it	hi
 8011ea6:	2304      	movhi	r3, #4
 8011ea8:	50ca      	str	r2, [r1, r3]
 8011eaa:	b10a      	cbz	r2, 8011eb0 <__lshift+0xa4>
 8011eac:	f108 0602 	add.w	r6, r8, #2
 8011eb0:	3e01      	subs	r6, #1
 8011eb2:	4638      	mov	r0, r7
 8011eb4:	612e      	str	r6, [r5, #16]
 8011eb6:	4621      	mov	r1, r4
 8011eb8:	f7ff fd98 	bl	80119ec <_Bfree>
 8011ebc:	4628      	mov	r0, r5
 8011ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011ec2:	f842 0f04 	str.w	r0, [r2, #4]!
 8011ec6:	3301      	adds	r3, #1
 8011ec8:	e7c5      	b.n	8011e56 <__lshift+0x4a>
 8011eca:	3904      	subs	r1, #4
 8011ecc:	f853 2b04 	ldr.w	r2, [r3], #4
 8011ed0:	f841 2f04 	str.w	r2, [r1, #4]!
 8011ed4:	459c      	cmp	ip, r3
 8011ed6:	d8f9      	bhi.n	8011ecc <__lshift+0xc0>
 8011ed8:	e7ea      	b.n	8011eb0 <__lshift+0xa4>
 8011eda:	bf00      	nop
 8011edc:	08014765 	.word	0x08014765
 8011ee0:	08014776 	.word	0x08014776

08011ee4 <__mcmp>:
 8011ee4:	690a      	ldr	r2, [r1, #16]
 8011ee6:	4603      	mov	r3, r0
 8011ee8:	6900      	ldr	r0, [r0, #16]
 8011eea:	1a80      	subs	r0, r0, r2
 8011eec:	b530      	push	{r4, r5, lr}
 8011eee:	d10e      	bne.n	8011f0e <__mcmp+0x2a>
 8011ef0:	3314      	adds	r3, #20
 8011ef2:	3114      	adds	r1, #20
 8011ef4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8011ef8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011efc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011f00:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011f04:	4295      	cmp	r5, r2
 8011f06:	d003      	beq.n	8011f10 <__mcmp+0x2c>
 8011f08:	d205      	bcs.n	8011f16 <__mcmp+0x32>
 8011f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8011f0e:	bd30      	pop	{r4, r5, pc}
 8011f10:	42a3      	cmp	r3, r4
 8011f12:	d3f3      	bcc.n	8011efc <__mcmp+0x18>
 8011f14:	e7fb      	b.n	8011f0e <__mcmp+0x2a>
 8011f16:	2001      	movs	r0, #1
 8011f18:	e7f9      	b.n	8011f0e <__mcmp+0x2a>
	...

08011f1c <__mdiff>:
 8011f1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f20:	4689      	mov	r9, r1
 8011f22:	4606      	mov	r6, r0
 8011f24:	4611      	mov	r1, r2
 8011f26:	4648      	mov	r0, r9
 8011f28:	4614      	mov	r4, r2
 8011f2a:	f7ff ffdb 	bl	8011ee4 <__mcmp>
 8011f2e:	1e05      	subs	r5, r0, #0
 8011f30:	d112      	bne.n	8011f58 <__mdiff+0x3c>
 8011f32:	4629      	mov	r1, r5
 8011f34:	4630      	mov	r0, r6
 8011f36:	f7ff fd19 	bl	801196c <_Balloc>
 8011f3a:	4602      	mov	r2, r0
 8011f3c:	b928      	cbnz	r0, 8011f4a <__mdiff+0x2e>
 8011f3e:	4b3f      	ldr	r3, [pc, #252]	@ (801203c <__mdiff+0x120>)
 8011f40:	f240 2137 	movw	r1, #567	@ 0x237
 8011f44:	483e      	ldr	r0, [pc, #248]	@ (8012040 <__mdiff+0x124>)
 8011f46:	f001 fc33 	bl	80137b0 <__assert_func>
 8011f4a:	2301      	movs	r3, #1
 8011f4c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011f50:	4610      	mov	r0, r2
 8011f52:	b003      	add	sp, #12
 8011f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f58:	bfbc      	itt	lt
 8011f5a:	464b      	movlt	r3, r9
 8011f5c:	46a1      	movlt	r9, r4
 8011f5e:	4630      	mov	r0, r6
 8011f60:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011f64:	bfba      	itte	lt
 8011f66:	461c      	movlt	r4, r3
 8011f68:	2501      	movlt	r5, #1
 8011f6a:	2500      	movge	r5, #0
 8011f6c:	f7ff fcfe 	bl	801196c <_Balloc>
 8011f70:	4602      	mov	r2, r0
 8011f72:	b918      	cbnz	r0, 8011f7c <__mdiff+0x60>
 8011f74:	4b31      	ldr	r3, [pc, #196]	@ (801203c <__mdiff+0x120>)
 8011f76:	f240 2145 	movw	r1, #581	@ 0x245
 8011f7a:	e7e3      	b.n	8011f44 <__mdiff+0x28>
 8011f7c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8011f80:	6926      	ldr	r6, [r4, #16]
 8011f82:	60c5      	str	r5, [r0, #12]
 8011f84:	f109 0310 	add.w	r3, r9, #16
 8011f88:	f109 0514 	add.w	r5, r9, #20
 8011f8c:	f104 0e14 	add.w	lr, r4, #20
 8011f90:	f100 0b14 	add.w	fp, r0, #20
 8011f94:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8011f98:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011f9c:	9301      	str	r3, [sp, #4]
 8011f9e:	46d9      	mov	r9, fp
 8011fa0:	f04f 0c00 	mov.w	ip, #0
 8011fa4:	9b01      	ldr	r3, [sp, #4]
 8011fa6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8011faa:	f853 af04 	ldr.w	sl, [r3, #4]!
 8011fae:	9301      	str	r3, [sp, #4]
 8011fb0:	fa1f f38a 	uxth.w	r3, sl
 8011fb4:	4619      	mov	r1, r3
 8011fb6:	b283      	uxth	r3, r0
 8011fb8:	1acb      	subs	r3, r1, r3
 8011fba:	0c00      	lsrs	r0, r0, #16
 8011fbc:	4463      	add	r3, ip
 8011fbe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8011fc2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8011fc6:	b29b      	uxth	r3, r3
 8011fc8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011fcc:	4576      	cmp	r6, lr
 8011fce:	f849 3b04 	str.w	r3, [r9], #4
 8011fd2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011fd6:	d8e5      	bhi.n	8011fa4 <__mdiff+0x88>
 8011fd8:	1b33      	subs	r3, r6, r4
 8011fda:	3b15      	subs	r3, #21
 8011fdc:	f023 0303 	bic.w	r3, r3, #3
 8011fe0:	3415      	adds	r4, #21
 8011fe2:	3304      	adds	r3, #4
 8011fe4:	42a6      	cmp	r6, r4
 8011fe6:	bf38      	it	cc
 8011fe8:	2304      	movcc	r3, #4
 8011fea:	441d      	add	r5, r3
 8011fec:	445b      	add	r3, fp
 8011fee:	461e      	mov	r6, r3
 8011ff0:	462c      	mov	r4, r5
 8011ff2:	4544      	cmp	r4, r8
 8011ff4:	d30e      	bcc.n	8012014 <__mdiff+0xf8>
 8011ff6:	f108 0103 	add.w	r1, r8, #3
 8011ffa:	1b49      	subs	r1, r1, r5
 8011ffc:	f021 0103 	bic.w	r1, r1, #3
 8012000:	3d03      	subs	r5, #3
 8012002:	45a8      	cmp	r8, r5
 8012004:	bf38      	it	cc
 8012006:	2100      	movcc	r1, #0
 8012008:	440b      	add	r3, r1
 801200a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801200e:	b191      	cbz	r1, 8012036 <__mdiff+0x11a>
 8012010:	6117      	str	r7, [r2, #16]
 8012012:	e79d      	b.n	8011f50 <__mdiff+0x34>
 8012014:	f854 1b04 	ldr.w	r1, [r4], #4
 8012018:	46e6      	mov	lr, ip
 801201a:	0c08      	lsrs	r0, r1, #16
 801201c:	fa1c fc81 	uxtah	ip, ip, r1
 8012020:	4471      	add	r1, lr
 8012022:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012026:	b289      	uxth	r1, r1
 8012028:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801202c:	f846 1b04 	str.w	r1, [r6], #4
 8012030:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012034:	e7dd      	b.n	8011ff2 <__mdiff+0xd6>
 8012036:	3f01      	subs	r7, #1
 8012038:	e7e7      	b.n	801200a <__mdiff+0xee>
 801203a:	bf00      	nop
 801203c:	08014765 	.word	0x08014765
 8012040:	08014776 	.word	0x08014776

08012044 <__ulp>:
 8012044:	b082      	sub	sp, #8
 8012046:	ed8d 0b00 	vstr	d0, [sp]
 801204a:	9a01      	ldr	r2, [sp, #4]
 801204c:	4b0f      	ldr	r3, [pc, #60]	@ (801208c <__ulp+0x48>)
 801204e:	4013      	ands	r3, r2
 8012050:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8012054:	2b00      	cmp	r3, #0
 8012056:	dc08      	bgt.n	801206a <__ulp+0x26>
 8012058:	425b      	negs	r3, r3
 801205a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801205e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8012062:	da04      	bge.n	801206e <__ulp+0x2a>
 8012064:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8012068:	4113      	asrs	r3, r2
 801206a:	2200      	movs	r2, #0
 801206c:	e008      	b.n	8012080 <__ulp+0x3c>
 801206e:	f1a2 0314 	sub.w	r3, r2, #20
 8012072:	2b1e      	cmp	r3, #30
 8012074:	bfda      	itte	le
 8012076:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801207a:	40da      	lsrle	r2, r3
 801207c:	2201      	movgt	r2, #1
 801207e:	2300      	movs	r3, #0
 8012080:	4619      	mov	r1, r3
 8012082:	4610      	mov	r0, r2
 8012084:	ec41 0b10 	vmov	d0, r0, r1
 8012088:	b002      	add	sp, #8
 801208a:	4770      	bx	lr
 801208c:	7ff00000 	.word	0x7ff00000

08012090 <__b2d>:
 8012090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012094:	6906      	ldr	r6, [r0, #16]
 8012096:	f100 0814 	add.w	r8, r0, #20
 801209a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801209e:	1f37      	subs	r7, r6, #4
 80120a0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80120a4:	4610      	mov	r0, r2
 80120a6:	f7ff fd53 	bl	8011b50 <__hi0bits>
 80120aa:	f1c0 0320 	rsb	r3, r0, #32
 80120ae:	280a      	cmp	r0, #10
 80120b0:	600b      	str	r3, [r1, #0]
 80120b2:	491b      	ldr	r1, [pc, #108]	@ (8012120 <__b2d+0x90>)
 80120b4:	dc15      	bgt.n	80120e2 <__b2d+0x52>
 80120b6:	f1c0 0c0b 	rsb	ip, r0, #11
 80120ba:	fa22 f30c 	lsr.w	r3, r2, ip
 80120be:	45b8      	cmp	r8, r7
 80120c0:	ea43 0501 	orr.w	r5, r3, r1
 80120c4:	bf34      	ite	cc
 80120c6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80120ca:	2300      	movcs	r3, #0
 80120cc:	3015      	adds	r0, #21
 80120ce:	fa02 f000 	lsl.w	r0, r2, r0
 80120d2:	fa23 f30c 	lsr.w	r3, r3, ip
 80120d6:	4303      	orrs	r3, r0
 80120d8:	461c      	mov	r4, r3
 80120da:	ec45 4b10 	vmov	d0, r4, r5
 80120de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80120e2:	45b8      	cmp	r8, r7
 80120e4:	bf3a      	itte	cc
 80120e6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80120ea:	f1a6 0708 	subcc.w	r7, r6, #8
 80120ee:	2300      	movcs	r3, #0
 80120f0:	380b      	subs	r0, #11
 80120f2:	d012      	beq.n	801211a <__b2d+0x8a>
 80120f4:	f1c0 0120 	rsb	r1, r0, #32
 80120f8:	fa23 f401 	lsr.w	r4, r3, r1
 80120fc:	4082      	lsls	r2, r0
 80120fe:	4322      	orrs	r2, r4
 8012100:	4547      	cmp	r7, r8
 8012102:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8012106:	bf8c      	ite	hi
 8012108:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801210c:	2200      	movls	r2, #0
 801210e:	4083      	lsls	r3, r0
 8012110:	40ca      	lsrs	r2, r1
 8012112:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8012116:	4313      	orrs	r3, r2
 8012118:	e7de      	b.n	80120d8 <__b2d+0x48>
 801211a:	ea42 0501 	orr.w	r5, r2, r1
 801211e:	e7db      	b.n	80120d8 <__b2d+0x48>
 8012120:	3ff00000 	.word	0x3ff00000

08012124 <__d2b>:
 8012124:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012128:	460f      	mov	r7, r1
 801212a:	2101      	movs	r1, #1
 801212c:	ec59 8b10 	vmov	r8, r9, d0
 8012130:	4616      	mov	r6, r2
 8012132:	f7ff fc1b 	bl	801196c <_Balloc>
 8012136:	4604      	mov	r4, r0
 8012138:	b930      	cbnz	r0, 8012148 <__d2b+0x24>
 801213a:	4602      	mov	r2, r0
 801213c:	4b23      	ldr	r3, [pc, #140]	@ (80121cc <__d2b+0xa8>)
 801213e:	4824      	ldr	r0, [pc, #144]	@ (80121d0 <__d2b+0xac>)
 8012140:	f240 310f 	movw	r1, #783	@ 0x30f
 8012144:	f001 fb34 	bl	80137b0 <__assert_func>
 8012148:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801214c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012150:	b10d      	cbz	r5, 8012156 <__d2b+0x32>
 8012152:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012156:	9301      	str	r3, [sp, #4]
 8012158:	f1b8 0300 	subs.w	r3, r8, #0
 801215c:	d023      	beq.n	80121a6 <__d2b+0x82>
 801215e:	4668      	mov	r0, sp
 8012160:	9300      	str	r3, [sp, #0]
 8012162:	f7ff fd14 	bl	8011b8e <__lo0bits>
 8012166:	e9dd 1200 	ldrd	r1, r2, [sp]
 801216a:	b1d0      	cbz	r0, 80121a2 <__d2b+0x7e>
 801216c:	f1c0 0320 	rsb	r3, r0, #32
 8012170:	fa02 f303 	lsl.w	r3, r2, r3
 8012174:	430b      	orrs	r3, r1
 8012176:	40c2      	lsrs	r2, r0
 8012178:	6163      	str	r3, [r4, #20]
 801217a:	9201      	str	r2, [sp, #4]
 801217c:	9b01      	ldr	r3, [sp, #4]
 801217e:	61a3      	str	r3, [r4, #24]
 8012180:	2b00      	cmp	r3, #0
 8012182:	bf0c      	ite	eq
 8012184:	2201      	moveq	r2, #1
 8012186:	2202      	movne	r2, #2
 8012188:	6122      	str	r2, [r4, #16]
 801218a:	b1a5      	cbz	r5, 80121b6 <__d2b+0x92>
 801218c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8012190:	4405      	add	r5, r0
 8012192:	603d      	str	r5, [r7, #0]
 8012194:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8012198:	6030      	str	r0, [r6, #0]
 801219a:	4620      	mov	r0, r4
 801219c:	b003      	add	sp, #12
 801219e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80121a2:	6161      	str	r1, [r4, #20]
 80121a4:	e7ea      	b.n	801217c <__d2b+0x58>
 80121a6:	a801      	add	r0, sp, #4
 80121a8:	f7ff fcf1 	bl	8011b8e <__lo0bits>
 80121ac:	9b01      	ldr	r3, [sp, #4]
 80121ae:	6163      	str	r3, [r4, #20]
 80121b0:	3020      	adds	r0, #32
 80121b2:	2201      	movs	r2, #1
 80121b4:	e7e8      	b.n	8012188 <__d2b+0x64>
 80121b6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80121ba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80121be:	6038      	str	r0, [r7, #0]
 80121c0:	6918      	ldr	r0, [r3, #16]
 80121c2:	f7ff fcc5 	bl	8011b50 <__hi0bits>
 80121c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80121ca:	e7e5      	b.n	8012198 <__d2b+0x74>
 80121cc:	08014765 	.word	0x08014765
 80121d0:	08014776 	.word	0x08014776

080121d4 <__ratio>:
 80121d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80121d8:	4688      	mov	r8, r1
 80121da:	4669      	mov	r1, sp
 80121dc:	4681      	mov	r9, r0
 80121de:	f7ff ff57 	bl	8012090 <__b2d>
 80121e2:	a901      	add	r1, sp, #4
 80121e4:	4640      	mov	r0, r8
 80121e6:	ec55 4b10 	vmov	r4, r5, d0
 80121ea:	f7ff ff51 	bl	8012090 <__b2d>
 80121ee:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80121f2:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80121f6:	1ad2      	subs	r2, r2, r3
 80121f8:	e9dd 3100 	ldrd	r3, r1, [sp]
 80121fc:	1a5b      	subs	r3, r3, r1
 80121fe:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8012202:	ec57 6b10 	vmov	r6, r7, d0
 8012206:	2b00      	cmp	r3, #0
 8012208:	bfd6      	itet	le
 801220a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801220e:	462a      	movgt	r2, r5
 8012210:	463a      	movle	r2, r7
 8012212:	46ab      	mov	fp, r5
 8012214:	46a2      	mov	sl, r4
 8012216:	bfce      	itee	gt
 8012218:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801221c:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8012220:	ee00 3a90 	vmovle	s1, r3
 8012224:	ec4b ab17 	vmov	d7, sl, fp
 8012228:	ee87 0b00 	vdiv.f64	d0, d7, d0
 801222c:	b003      	add	sp, #12
 801222e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012232 <__copybits>:
 8012232:	3901      	subs	r1, #1
 8012234:	b570      	push	{r4, r5, r6, lr}
 8012236:	1149      	asrs	r1, r1, #5
 8012238:	6914      	ldr	r4, [r2, #16]
 801223a:	3101      	adds	r1, #1
 801223c:	f102 0314 	add.w	r3, r2, #20
 8012240:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012244:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012248:	1f05      	subs	r5, r0, #4
 801224a:	42a3      	cmp	r3, r4
 801224c:	d30c      	bcc.n	8012268 <__copybits+0x36>
 801224e:	1aa3      	subs	r3, r4, r2
 8012250:	3b11      	subs	r3, #17
 8012252:	f023 0303 	bic.w	r3, r3, #3
 8012256:	3211      	adds	r2, #17
 8012258:	42a2      	cmp	r2, r4
 801225a:	bf88      	it	hi
 801225c:	2300      	movhi	r3, #0
 801225e:	4418      	add	r0, r3
 8012260:	2300      	movs	r3, #0
 8012262:	4288      	cmp	r0, r1
 8012264:	d305      	bcc.n	8012272 <__copybits+0x40>
 8012266:	bd70      	pop	{r4, r5, r6, pc}
 8012268:	f853 6b04 	ldr.w	r6, [r3], #4
 801226c:	f845 6f04 	str.w	r6, [r5, #4]!
 8012270:	e7eb      	b.n	801224a <__copybits+0x18>
 8012272:	f840 3b04 	str.w	r3, [r0], #4
 8012276:	e7f4      	b.n	8012262 <__copybits+0x30>

08012278 <__any_on>:
 8012278:	f100 0214 	add.w	r2, r0, #20
 801227c:	6900      	ldr	r0, [r0, #16]
 801227e:	114b      	asrs	r3, r1, #5
 8012280:	4298      	cmp	r0, r3
 8012282:	b510      	push	{r4, lr}
 8012284:	db11      	blt.n	80122aa <__any_on+0x32>
 8012286:	dd0a      	ble.n	801229e <__any_on+0x26>
 8012288:	f011 011f 	ands.w	r1, r1, #31
 801228c:	d007      	beq.n	801229e <__any_on+0x26>
 801228e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012292:	fa24 f001 	lsr.w	r0, r4, r1
 8012296:	fa00 f101 	lsl.w	r1, r0, r1
 801229a:	428c      	cmp	r4, r1
 801229c:	d10b      	bne.n	80122b6 <__any_on+0x3e>
 801229e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80122a2:	4293      	cmp	r3, r2
 80122a4:	d803      	bhi.n	80122ae <__any_on+0x36>
 80122a6:	2000      	movs	r0, #0
 80122a8:	bd10      	pop	{r4, pc}
 80122aa:	4603      	mov	r3, r0
 80122ac:	e7f7      	b.n	801229e <__any_on+0x26>
 80122ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80122b2:	2900      	cmp	r1, #0
 80122b4:	d0f5      	beq.n	80122a2 <__any_on+0x2a>
 80122b6:	2001      	movs	r0, #1
 80122b8:	e7f6      	b.n	80122a8 <__any_on+0x30>

080122ba <sulp>:
 80122ba:	b570      	push	{r4, r5, r6, lr}
 80122bc:	4604      	mov	r4, r0
 80122be:	460d      	mov	r5, r1
 80122c0:	4616      	mov	r6, r2
 80122c2:	ec45 4b10 	vmov	d0, r4, r5
 80122c6:	f7ff febd 	bl	8012044 <__ulp>
 80122ca:	b17e      	cbz	r6, 80122ec <sulp+0x32>
 80122cc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80122d0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80122d4:	2b00      	cmp	r3, #0
 80122d6:	dd09      	ble.n	80122ec <sulp+0x32>
 80122d8:	051b      	lsls	r3, r3, #20
 80122da:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 80122de:	2000      	movs	r0, #0
 80122e0:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 80122e4:	ec41 0b17 	vmov	d7, r0, r1
 80122e8:	ee20 0b07 	vmul.f64	d0, d0, d7
 80122ec:	bd70      	pop	{r4, r5, r6, pc}
	...

080122f0 <_strtod_l>:
 80122f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122f4:	ed2d 8b0a 	vpush	{d8-d12}
 80122f8:	b097      	sub	sp, #92	@ 0x5c
 80122fa:	4688      	mov	r8, r1
 80122fc:	920e      	str	r2, [sp, #56]	@ 0x38
 80122fe:	2200      	movs	r2, #0
 8012300:	9212      	str	r2, [sp, #72]	@ 0x48
 8012302:	9005      	str	r0, [sp, #20]
 8012304:	f04f 0a00 	mov.w	sl, #0
 8012308:	f04f 0b00 	mov.w	fp, #0
 801230c:	460a      	mov	r2, r1
 801230e:	9211      	str	r2, [sp, #68]	@ 0x44
 8012310:	7811      	ldrb	r1, [r2, #0]
 8012312:	292b      	cmp	r1, #43	@ 0x2b
 8012314:	d04c      	beq.n	80123b0 <_strtod_l+0xc0>
 8012316:	d839      	bhi.n	801238c <_strtod_l+0x9c>
 8012318:	290d      	cmp	r1, #13
 801231a:	d833      	bhi.n	8012384 <_strtod_l+0x94>
 801231c:	2908      	cmp	r1, #8
 801231e:	d833      	bhi.n	8012388 <_strtod_l+0x98>
 8012320:	2900      	cmp	r1, #0
 8012322:	d03c      	beq.n	801239e <_strtod_l+0xae>
 8012324:	2200      	movs	r2, #0
 8012326:	9208      	str	r2, [sp, #32]
 8012328:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 801232a:	782a      	ldrb	r2, [r5, #0]
 801232c:	2a30      	cmp	r2, #48	@ 0x30
 801232e:	f040 80b7 	bne.w	80124a0 <_strtod_l+0x1b0>
 8012332:	786a      	ldrb	r2, [r5, #1]
 8012334:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8012338:	2a58      	cmp	r2, #88	@ 0x58
 801233a:	d170      	bne.n	801241e <_strtod_l+0x12e>
 801233c:	9302      	str	r3, [sp, #8]
 801233e:	9b08      	ldr	r3, [sp, #32]
 8012340:	9301      	str	r3, [sp, #4]
 8012342:	ab12      	add	r3, sp, #72	@ 0x48
 8012344:	9300      	str	r3, [sp, #0]
 8012346:	4a90      	ldr	r2, [pc, #576]	@ (8012588 <_strtod_l+0x298>)
 8012348:	9805      	ldr	r0, [sp, #20]
 801234a:	ab13      	add	r3, sp, #76	@ 0x4c
 801234c:	a911      	add	r1, sp, #68	@ 0x44
 801234e:	f001 fac9 	bl	80138e4 <__gethex>
 8012352:	f010 060f 	ands.w	r6, r0, #15
 8012356:	4604      	mov	r4, r0
 8012358:	d005      	beq.n	8012366 <_strtod_l+0x76>
 801235a:	2e06      	cmp	r6, #6
 801235c:	d12a      	bne.n	80123b4 <_strtod_l+0xc4>
 801235e:	3501      	adds	r5, #1
 8012360:	2300      	movs	r3, #0
 8012362:	9511      	str	r5, [sp, #68]	@ 0x44
 8012364:	9308      	str	r3, [sp, #32]
 8012366:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012368:	2b00      	cmp	r3, #0
 801236a:	f040 8537 	bne.w	8012ddc <_strtod_l+0xaec>
 801236e:	9b08      	ldr	r3, [sp, #32]
 8012370:	ec4b ab10 	vmov	d0, sl, fp
 8012374:	b1cb      	cbz	r3, 80123aa <_strtod_l+0xba>
 8012376:	eeb1 0b40 	vneg.f64	d0, d0
 801237a:	b017      	add	sp, #92	@ 0x5c
 801237c:	ecbd 8b0a 	vpop	{d8-d12}
 8012380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012384:	2920      	cmp	r1, #32
 8012386:	d1cd      	bne.n	8012324 <_strtod_l+0x34>
 8012388:	3201      	adds	r2, #1
 801238a:	e7c0      	b.n	801230e <_strtod_l+0x1e>
 801238c:	292d      	cmp	r1, #45	@ 0x2d
 801238e:	d1c9      	bne.n	8012324 <_strtod_l+0x34>
 8012390:	2101      	movs	r1, #1
 8012392:	9108      	str	r1, [sp, #32]
 8012394:	1c51      	adds	r1, r2, #1
 8012396:	9111      	str	r1, [sp, #68]	@ 0x44
 8012398:	7852      	ldrb	r2, [r2, #1]
 801239a:	2a00      	cmp	r2, #0
 801239c:	d1c4      	bne.n	8012328 <_strtod_l+0x38>
 801239e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80123a0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 80123a4:	2b00      	cmp	r3, #0
 80123a6:	f040 8517 	bne.w	8012dd8 <_strtod_l+0xae8>
 80123aa:	ec4b ab10 	vmov	d0, sl, fp
 80123ae:	e7e4      	b.n	801237a <_strtod_l+0x8a>
 80123b0:	2100      	movs	r1, #0
 80123b2:	e7ee      	b.n	8012392 <_strtod_l+0xa2>
 80123b4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80123b6:	b13a      	cbz	r2, 80123c8 <_strtod_l+0xd8>
 80123b8:	2135      	movs	r1, #53	@ 0x35
 80123ba:	a814      	add	r0, sp, #80	@ 0x50
 80123bc:	f7ff ff39 	bl	8012232 <__copybits>
 80123c0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80123c2:	9805      	ldr	r0, [sp, #20]
 80123c4:	f7ff fb12 	bl	80119ec <_Bfree>
 80123c8:	1e73      	subs	r3, r6, #1
 80123ca:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80123cc:	2b04      	cmp	r3, #4
 80123ce:	d806      	bhi.n	80123de <_strtod_l+0xee>
 80123d0:	e8df f003 	tbb	[pc, r3]
 80123d4:	201d0314 	.word	0x201d0314
 80123d8:	14          	.byte	0x14
 80123d9:	00          	.byte	0x00
 80123da:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 80123de:	05e3      	lsls	r3, r4, #23
 80123e0:	bf48      	it	mi
 80123e2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80123e6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80123ea:	0d1b      	lsrs	r3, r3, #20
 80123ec:	051b      	lsls	r3, r3, #20
 80123ee:	2b00      	cmp	r3, #0
 80123f0:	d1b9      	bne.n	8012366 <_strtod_l+0x76>
 80123f2:	f7fe fb93 	bl	8010b1c <__errno>
 80123f6:	2322      	movs	r3, #34	@ 0x22
 80123f8:	6003      	str	r3, [r0, #0]
 80123fa:	e7b4      	b.n	8012366 <_strtod_l+0x76>
 80123fc:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8012400:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8012404:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8012408:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801240c:	e7e7      	b.n	80123de <_strtod_l+0xee>
 801240e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8012590 <_strtod_l+0x2a0>
 8012412:	e7e4      	b.n	80123de <_strtod_l+0xee>
 8012414:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8012418:	f04f 3aff 	mov.w	sl, #4294967295
 801241c:	e7df      	b.n	80123de <_strtod_l+0xee>
 801241e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012420:	1c5a      	adds	r2, r3, #1
 8012422:	9211      	str	r2, [sp, #68]	@ 0x44
 8012424:	785b      	ldrb	r3, [r3, #1]
 8012426:	2b30      	cmp	r3, #48	@ 0x30
 8012428:	d0f9      	beq.n	801241e <_strtod_l+0x12e>
 801242a:	2b00      	cmp	r3, #0
 801242c:	d09b      	beq.n	8012366 <_strtod_l+0x76>
 801242e:	2301      	movs	r3, #1
 8012430:	9307      	str	r3, [sp, #28]
 8012432:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012434:	930a      	str	r3, [sp, #40]	@ 0x28
 8012436:	2300      	movs	r3, #0
 8012438:	9306      	str	r3, [sp, #24]
 801243a:	4699      	mov	r9, r3
 801243c:	461d      	mov	r5, r3
 801243e:	220a      	movs	r2, #10
 8012440:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8012442:	7804      	ldrb	r4, [r0, #0]
 8012444:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8012448:	b2d9      	uxtb	r1, r3
 801244a:	2909      	cmp	r1, #9
 801244c:	d92a      	bls.n	80124a4 <_strtod_l+0x1b4>
 801244e:	494f      	ldr	r1, [pc, #316]	@ (801258c <_strtod_l+0x29c>)
 8012450:	2201      	movs	r2, #1
 8012452:	f001 f95f 	bl	8013714 <strncmp>
 8012456:	b398      	cbz	r0, 80124c0 <_strtod_l+0x1d0>
 8012458:	2000      	movs	r0, #0
 801245a:	4622      	mov	r2, r4
 801245c:	462b      	mov	r3, r5
 801245e:	4607      	mov	r7, r0
 8012460:	4601      	mov	r1, r0
 8012462:	2a65      	cmp	r2, #101	@ 0x65
 8012464:	d001      	beq.n	801246a <_strtod_l+0x17a>
 8012466:	2a45      	cmp	r2, #69	@ 0x45
 8012468:	d118      	bne.n	801249c <_strtod_l+0x1ac>
 801246a:	b91b      	cbnz	r3, 8012474 <_strtod_l+0x184>
 801246c:	9b07      	ldr	r3, [sp, #28]
 801246e:	4303      	orrs	r3, r0
 8012470:	d095      	beq.n	801239e <_strtod_l+0xae>
 8012472:	2300      	movs	r3, #0
 8012474:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8012478:	f108 0201 	add.w	r2, r8, #1
 801247c:	9211      	str	r2, [sp, #68]	@ 0x44
 801247e:	f898 2001 	ldrb.w	r2, [r8, #1]
 8012482:	2a2b      	cmp	r2, #43	@ 0x2b
 8012484:	d074      	beq.n	8012570 <_strtod_l+0x280>
 8012486:	2a2d      	cmp	r2, #45	@ 0x2d
 8012488:	d07a      	beq.n	8012580 <_strtod_l+0x290>
 801248a:	f04f 0e00 	mov.w	lr, #0
 801248e:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8012492:	2c09      	cmp	r4, #9
 8012494:	f240 8082 	bls.w	801259c <_strtod_l+0x2ac>
 8012498:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801249c:	2400      	movs	r4, #0
 801249e:	e09d      	b.n	80125dc <_strtod_l+0x2ec>
 80124a0:	2300      	movs	r3, #0
 80124a2:	e7c5      	b.n	8012430 <_strtod_l+0x140>
 80124a4:	2d08      	cmp	r5, #8
 80124a6:	bfc8      	it	gt
 80124a8:	9906      	ldrgt	r1, [sp, #24]
 80124aa:	f100 0001 	add.w	r0, r0, #1
 80124ae:	bfca      	itet	gt
 80124b0:	fb02 3301 	mlagt	r3, r2, r1, r3
 80124b4:	fb02 3909 	mlale	r9, r2, r9, r3
 80124b8:	9306      	strgt	r3, [sp, #24]
 80124ba:	3501      	adds	r5, #1
 80124bc:	9011      	str	r0, [sp, #68]	@ 0x44
 80124be:	e7bf      	b.n	8012440 <_strtod_l+0x150>
 80124c0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80124c2:	1c5a      	adds	r2, r3, #1
 80124c4:	9211      	str	r2, [sp, #68]	@ 0x44
 80124c6:	785a      	ldrb	r2, [r3, #1]
 80124c8:	b3bd      	cbz	r5, 801253a <_strtod_l+0x24a>
 80124ca:	4607      	mov	r7, r0
 80124cc:	462b      	mov	r3, r5
 80124ce:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80124d2:	2909      	cmp	r1, #9
 80124d4:	d912      	bls.n	80124fc <_strtod_l+0x20c>
 80124d6:	2101      	movs	r1, #1
 80124d8:	e7c3      	b.n	8012462 <_strtod_l+0x172>
 80124da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80124dc:	1c5a      	adds	r2, r3, #1
 80124de:	9211      	str	r2, [sp, #68]	@ 0x44
 80124e0:	785a      	ldrb	r2, [r3, #1]
 80124e2:	3001      	adds	r0, #1
 80124e4:	2a30      	cmp	r2, #48	@ 0x30
 80124e6:	d0f8      	beq.n	80124da <_strtod_l+0x1ea>
 80124e8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80124ec:	2b08      	cmp	r3, #8
 80124ee:	f200 847a 	bhi.w	8012de6 <_strtod_l+0xaf6>
 80124f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80124f4:	930a      	str	r3, [sp, #40]	@ 0x28
 80124f6:	4607      	mov	r7, r0
 80124f8:	2000      	movs	r0, #0
 80124fa:	4603      	mov	r3, r0
 80124fc:	3a30      	subs	r2, #48	@ 0x30
 80124fe:	f100 0101 	add.w	r1, r0, #1
 8012502:	d014      	beq.n	801252e <_strtod_l+0x23e>
 8012504:	440f      	add	r7, r1
 8012506:	469c      	mov	ip, r3
 8012508:	f04f 0e0a 	mov.w	lr, #10
 801250c:	f10c 0401 	add.w	r4, ip, #1
 8012510:	1ae6      	subs	r6, r4, r3
 8012512:	42b1      	cmp	r1, r6
 8012514:	dc13      	bgt.n	801253e <_strtod_l+0x24e>
 8012516:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801251a:	1819      	adds	r1, r3, r0
 801251c:	2908      	cmp	r1, #8
 801251e:	f103 0301 	add.w	r3, r3, #1
 8012522:	4403      	add	r3, r0
 8012524:	dc19      	bgt.n	801255a <_strtod_l+0x26a>
 8012526:	210a      	movs	r1, #10
 8012528:	fb01 2909 	mla	r9, r1, r9, r2
 801252c:	2100      	movs	r1, #0
 801252e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012530:	1c50      	adds	r0, r2, #1
 8012532:	9011      	str	r0, [sp, #68]	@ 0x44
 8012534:	7852      	ldrb	r2, [r2, #1]
 8012536:	4608      	mov	r0, r1
 8012538:	e7c9      	b.n	80124ce <_strtod_l+0x1de>
 801253a:	4628      	mov	r0, r5
 801253c:	e7d2      	b.n	80124e4 <_strtod_l+0x1f4>
 801253e:	f1bc 0f08 	cmp.w	ip, #8
 8012542:	dc03      	bgt.n	801254c <_strtod_l+0x25c>
 8012544:	fb0e f909 	mul.w	r9, lr, r9
 8012548:	46a4      	mov	ip, r4
 801254a:	e7df      	b.n	801250c <_strtod_l+0x21c>
 801254c:	2c10      	cmp	r4, #16
 801254e:	bfde      	ittt	le
 8012550:	9e06      	ldrle	r6, [sp, #24]
 8012552:	fb0e f606 	mulle.w	r6, lr, r6
 8012556:	9606      	strle	r6, [sp, #24]
 8012558:	e7f6      	b.n	8012548 <_strtod_l+0x258>
 801255a:	290f      	cmp	r1, #15
 801255c:	bfdf      	itttt	le
 801255e:	9806      	ldrle	r0, [sp, #24]
 8012560:	210a      	movle	r1, #10
 8012562:	fb01 2200 	mlale	r2, r1, r0, r2
 8012566:	9206      	strle	r2, [sp, #24]
 8012568:	e7e0      	b.n	801252c <_strtod_l+0x23c>
 801256a:	2700      	movs	r7, #0
 801256c:	2101      	movs	r1, #1
 801256e:	e77d      	b.n	801246c <_strtod_l+0x17c>
 8012570:	f04f 0e00 	mov.w	lr, #0
 8012574:	f108 0202 	add.w	r2, r8, #2
 8012578:	9211      	str	r2, [sp, #68]	@ 0x44
 801257a:	f898 2002 	ldrb.w	r2, [r8, #2]
 801257e:	e786      	b.n	801248e <_strtod_l+0x19e>
 8012580:	f04f 0e01 	mov.w	lr, #1
 8012584:	e7f6      	b.n	8012574 <_strtod_l+0x284>
 8012586:	bf00      	nop
 8012588:	0801499c 	.word	0x0801499c
 801258c:	080147cf 	.word	0x080147cf
 8012590:	7ff00000 	.word	0x7ff00000
 8012594:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012596:	1c54      	adds	r4, r2, #1
 8012598:	9411      	str	r4, [sp, #68]	@ 0x44
 801259a:	7852      	ldrb	r2, [r2, #1]
 801259c:	2a30      	cmp	r2, #48	@ 0x30
 801259e:	d0f9      	beq.n	8012594 <_strtod_l+0x2a4>
 80125a0:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 80125a4:	2c08      	cmp	r4, #8
 80125a6:	f63f af79 	bhi.w	801249c <_strtod_l+0x1ac>
 80125aa:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 80125ae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80125b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80125b2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80125b4:	1c54      	adds	r4, r2, #1
 80125b6:	9411      	str	r4, [sp, #68]	@ 0x44
 80125b8:	7852      	ldrb	r2, [r2, #1]
 80125ba:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 80125be:	2e09      	cmp	r6, #9
 80125c0:	d937      	bls.n	8012632 <_strtod_l+0x342>
 80125c2:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 80125c4:	1ba4      	subs	r4, r4, r6
 80125c6:	2c08      	cmp	r4, #8
 80125c8:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 80125cc:	dc02      	bgt.n	80125d4 <_strtod_l+0x2e4>
 80125ce:	4564      	cmp	r4, ip
 80125d0:	bfa8      	it	ge
 80125d2:	4664      	movge	r4, ip
 80125d4:	f1be 0f00 	cmp.w	lr, #0
 80125d8:	d000      	beq.n	80125dc <_strtod_l+0x2ec>
 80125da:	4264      	negs	r4, r4
 80125dc:	2b00      	cmp	r3, #0
 80125de:	d14d      	bne.n	801267c <_strtod_l+0x38c>
 80125e0:	9b07      	ldr	r3, [sp, #28]
 80125e2:	4318      	orrs	r0, r3
 80125e4:	f47f aebf 	bne.w	8012366 <_strtod_l+0x76>
 80125e8:	2900      	cmp	r1, #0
 80125ea:	f47f aed8 	bne.w	801239e <_strtod_l+0xae>
 80125ee:	2a69      	cmp	r2, #105	@ 0x69
 80125f0:	d027      	beq.n	8012642 <_strtod_l+0x352>
 80125f2:	dc24      	bgt.n	801263e <_strtod_l+0x34e>
 80125f4:	2a49      	cmp	r2, #73	@ 0x49
 80125f6:	d024      	beq.n	8012642 <_strtod_l+0x352>
 80125f8:	2a4e      	cmp	r2, #78	@ 0x4e
 80125fa:	f47f aed0 	bne.w	801239e <_strtod_l+0xae>
 80125fe:	4997      	ldr	r1, [pc, #604]	@ (801285c <_strtod_l+0x56c>)
 8012600:	a811      	add	r0, sp, #68	@ 0x44
 8012602:	f001 fb91 	bl	8013d28 <__match>
 8012606:	2800      	cmp	r0, #0
 8012608:	f43f aec9 	beq.w	801239e <_strtod_l+0xae>
 801260c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801260e:	781b      	ldrb	r3, [r3, #0]
 8012610:	2b28      	cmp	r3, #40	@ 0x28
 8012612:	d12d      	bne.n	8012670 <_strtod_l+0x380>
 8012614:	4992      	ldr	r1, [pc, #584]	@ (8012860 <_strtod_l+0x570>)
 8012616:	aa14      	add	r2, sp, #80	@ 0x50
 8012618:	a811      	add	r0, sp, #68	@ 0x44
 801261a:	f001 fb99 	bl	8013d50 <__hexnan>
 801261e:	2805      	cmp	r0, #5
 8012620:	d126      	bne.n	8012670 <_strtod_l+0x380>
 8012622:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8012624:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8012628:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801262c:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8012630:	e699      	b.n	8012366 <_strtod_l+0x76>
 8012632:	240a      	movs	r4, #10
 8012634:	fb04 2c0c 	mla	ip, r4, ip, r2
 8012638:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 801263c:	e7b9      	b.n	80125b2 <_strtod_l+0x2c2>
 801263e:	2a6e      	cmp	r2, #110	@ 0x6e
 8012640:	e7db      	b.n	80125fa <_strtod_l+0x30a>
 8012642:	4988      	ldr	r1, [pc, #544]	@ (8012864 <_strtod_l+0x574>)
 8012644:	a811      	add	r0, sp, #68	@ 0x44
 8012646:	f001 fb6f 	bl	8013d28 <__match>
 801264a:	2800      	cmp	r0, #0
 801264c:	f43f aea7 	beq.w	801239e <_strtod_l+0xae>
 8012650:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012652:	4985      	ldr	r1, [pc, #532]	@ (8012868 <_strtod_l+0x578>)
 8012654:	3b01      	subs	r3, #1
 8012656:	a811      	add	r0, sp, #68	@ 0x44
 8012658:	9311      	str	r3, [sp, #68]	@ 0x44
 801265a:	f001 fb65 	bl	8013d28 <__match>
 801265e:	b910      	cbnz	r0, 8012666 <_strtod_l+0x376>
 8012660:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012662:	3301      	adds	r3, #1
 8012664:	9311      	str	r3, [sp, #68]	@ 0x44
 8012666:	f8df b214 	ldr.w	fp, [pc, #532]	@ 801287c <_strtod_l+0x58c>
 801266a:	f04f 0a00 	mov.w	sl, #0
 801266e:	e67a      	b.n	8012366 <_strtod_l+0x76>
 8012670:	487e      	ldr	r0, [pc, #504]	@ (801286c <_strtod_l+0x57c>)
 8012672:	f001 f895 	bl	80137a0 <nan>
 8012676:	ec5b ab10 	vmov	sl, fp, d0
 801267a:	e674      	b.n	8012366 <_strtod_l+0x76>
 801267c:	ee07 9a90 	vmov	s15, r9
 8012680:	1be2      	subs	r2, r4, r7
 8012682:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8012686:	2d00      	cmp	r5, #0
 8012688:	bf08      	it	eq
 801268a:	461d      	moveq	r5, r3
 801268c:	2b10      	cmp	r3, #16
 801268e:	9209      	str	r2, [sp, #36]	@ 0x24
 8012690:	461a      	mov	r2, r3
 8012692:	bfa8      	it	ge
 8012694:	2210      	movge	r2, #16
 8012696:	2b09      	cmp	r3, #9
 8012698:	ec5b ab17 	vmov	sl, fp, d7
 801269c:	dc15      	bgt.n	80126ca <_strtod_l+0x3da>
 801269e:	1be1      	subs	r1, r4, r7
 80126a0:	2900      	cmp	r1, #0
 80126a2:	f43f ae60 	beq.w	8012366 <_strtod_l+0x76>
 80126a6:	eba4 0107 	sub.w	r1, r4, r7
 80126aa:	dd72      	ble.n	8012792 <_strtod_l+0x4a2>
 80126ac:	2916      	cmp	r1, #22
 80126ae:	dc59      	bgt.n	8012764 <_strtod_l+0x474>
 80126b0:	4b6f      	ldr	r3, [pc, #444]	@ (8012870 <_strtod_l+0x580>)
 80126b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80126b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80126b8:	ed93 7b00 	vldr	d7, [r3]
 80126bc:	ec4b ab16 	vmov	d6, sl, fp
 80126c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80126c4:	ec5b ab17 	vmov	sl, fp, d7
 80126c8:	e64d      	b.n	8012366 <_strtod_l+0x76>
 80126ca:	4969      	ldr	r1, [pc, #420]	@ (8012870 <_strtod_l+0x580>)
 80126cc:	eddd 6a06 	vldr	s13, [sp, #24]
 80126d0:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80126d4:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 80126d8:	2b0f      	cmp	r3, #15
 80126da:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 80126de:	eea7 6b05 	vfma.f64	d6, d7, d5
 80126e2:	ec5b ab16 	vmov	sl, fp, d6
 80126e6:	ddda      	ble.n	801269e <_strtod_l+0x3ae>
 80126e8:	1a9a      	subs	r2, r3, r2
 80126ea:	1be1      	subs	r1, r4, r7
 80126ec:	440a      	add	r2, r1
 80126ee:	2a00      	cmp	r2, #0
 80126f0:	f340 8094 	ble.w	801281c <_strtod_l+0x52c>
 80126f4:	f012 000f 	ands.w	r0, r2, #15
 80126f8:	d00a      	beq.n	8012710 <_strtod_l+0x420>
 80126fa:	495d      	ldr	r1, [pc, #372]	@ (8012870 <_strtod_l+0x580>)
 80126fc:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8012700:	ed91 7b00 	vldr	d7, [r1]
 8012704:	ec4b ab16 	vmov	d6, sl, fp
 8012708:	ee27 7b06 	vmul.f64	d7, d7, d6
 801270c:	ec5b ab17 	vmov	sl, fp, d7
 8012710:	f032 020f 	bics.w	r2, r2, #15
 8012714:	d073      	beq.n	80127fe <_strtod_l+0x50e>
 8012716:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 801271a:	dd47      	ble.n	80127ac <_strtod_l+0x4bc>
 801271c:	2400      	movs	r4, #0
 801271e:	4625      	mov	r5, r4
 8012720:	9407      	str	r4, [sp, #28]
 8012722:	4626      	mov	r6, r4
 8012724:	9a05      	ldr	r2, [sp, #20]
 8012726:	f8df b154 	ldr.w	fp, [pc, #340]	@ 801287c <_strtod_l+0x58c>
 801272a:	2322      	movs	r3, #34	@ 0x22
 801272c:	6013      	str	r3, [r2, #0]
 801272e:	f04f 0a00 	mov.w	sl, #0
 8012732:	9b07      	ldr	r3, [sp, #28]
 8012734:	2b00      	cmp	r3, #0
 8012736:	f43f ae16 	beq.w	8012366 <_strtod_l+0x76>
 801273a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801273c:	9805      	ldr	r0, [sp, #20]
 801273e:	f7ff f955 	bl	80119ec <_Bfree>
 8012742:	9805      	ldr	r0, [sp, #20]
 8012744:	4631      	mov	r1, r6
 8012746:	f7ff f951 	bl	80119ec <_Bfree>
 801274a:	9805      	ldr	r0, [sp, #20]
 801274c:	4629      	mov	r1, r5
 801274e:	f7ff f94d 	bl	80119ec <_Bfree>
 8012752:	9907      	ldr	r1, [sp, #28]
 8012754:	9805      	ldr	r0, [sp, #20]
 8012756:	f7ff f949 	bl	80119ec <_Bfree>
 801275a:	9805      	ldr	r0, [sp, #20]
 801275c:	4621      	mov	r1, r4
 801275e:	f7ff f945 	bl	80119ec <_Bfree>
 8012762:	e600      	b.n	8012366 <_strtod_l+0x76>
 8012764:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8012768:	1be0      	subs	r0, r4, r7
 801276a:	4281      	cmp	r1, r0
 801276c:	dbbc      	blt.n	80126e8 <_strtod_l+0x3f8>
 801276e:	4a40      	ldr	r2, [pc, #256]	@ (8012870 <_strtod_l+0x580>)
 8012770:	f1c3 030f 	rsb	r3, r3, #15
 8012774:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8012778:	ed91 7b00 	vldr	d7, [r1]
 801277c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801277e:	ec4b ab16 	vmov	d6, sl, fp
 8012782:	1acb      	subs	r3, r1, r3
 8012784:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8012788:	ee27 7b06 	vmul.f64	d7, d7, d6
 801278c:	ed92 6b00 	vldr	d6, [r2]
 8012790:	e796      	b.n	80126c0 <_strtod_l+0x3d0>
 8012792:	3116      	adds	r1, #22
 8012794:	dba8      	blt.n	80126e8 <_strtod_l+0x3f8>
 8012796:	4b36      	ldr	r3, [pc, #216]	@ (8012870 <_strtod_l+0x580>)
 8012798:	1b3c      	subs	r4, r7, r4
 801279a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801279e:	ed94 7b00 	vldr	d7, [r4]
 80127a2:	ec4b ab16 	vmov	d6, sl, fp
 80127a6:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80127aa:	e78b      	b.n	80126c4 <_strtod_l+0x3d4>
 80127ac:	2000      	movs	r0, #0
 80127ae:	ec4b ab17 	vmov	d7, sl, fp
 80127b2:	4e30      	ldr	r6, [pc, #192]	@ (8012874 <_strtod_l+0x584>)
 80127b4:	1112      	asrs	r2, r2, #4
 80127b6:	4601      	mov	r1, r0
 80127b8:	2a01      	cmp	r2, #1
 80127ba:	dc23      	bgt.n	8012804 <_strtod_l+0x514>
 80127bc:	b108      	cbz	r0, 80127c2 <_strtod_l+0x4d2>
 80127be:	ec5b ab17 	vmov	sl, fp, d7
 80127c2:	4a2c      	ldr	r2, [pc, #176]	@ (8012874 <_strtod_l+0x584>)
 80127c4:	482c      	ldr	r0, [pc, #176]	@ (8012878 <_strtod_l+0x588>)
 80127c6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80127ca:	ed92 7b00 	vldr	d7, [r2]
 80127ce:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80127d2:	ec4b ab16 	vmov	d6, sl, fp
 80127d6:	4a29      	ldr	r2, [pc, #164]	@ (801287c <_strtod_l+0x58c>)
 80127d8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80127dc:	ee17 1a90 	vmov	r1, s15
 80127e0:	400a      	ands	r2, r1
 80127e2:	4282      	cmp	r2, r0
 80127e4:	ec5b ab17 	vmov	sl, fp, d7
 80127e8:	d898      	bhi.n	801271c <_strtod_l+0x42c>
 80127ea:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 80127ee:	4282      	cmp	r2, r0
 80127f0:	bf86      	itte	hi
 80127f2:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8012880 <_strtod_l+0x590>
 80127f6:	f04f 3aff 	movhi.w	sl, #4294967295
 80127fa:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 80127fe:	2200      	movs	r2, #0
 8012800:	9206      	str	r2, [sp, #24]
 8012802:	e076      	b.n	80128f2 <_strtod_l+0x602>
 8012804:	f012 0f01 	tst.w	r2, #1
 8012808:	d004      	beq.n	8012814 <_strtod_l+0x524>
 801280a:	ed96 6b00 	vldr	d6, [r6]
 801280e:	2001      	movs	r0, #1
 8012810:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012814:	3101      	adds	r1, #1
 8012816:	1052      	asrs	r2, r2, #1
 8012818:	3608      	adds	r6, #8
 801281a:	e7cd      	b.n	80127b8 <_strtod_l+0x4c8>
 801281c:	d0ef      	beq.n	80127fe <_strtod_l+0x50e>
 801281e:	4252      	negs	r2, r2
 8012820:	f012 000f 	ands.w	r0, r2, #15
 8012824:	d00a      	beq.n	801283c <_strtod_l+0x54c>
 8012826:	4912      	ldr	r1, [pc, #72]	@ (8012870 <_strtod_l+0x580>)
 8012828:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801282c:	ed91 7b00 	vldr	d7, [r1]
 8012830:	ec4b ab16 	vmov	d6, sl, fp
 8012834:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8012838:	ec5b ab17 	vmov	sl, fp, d7
 801283c:	1112      	asrs	r2, r2, #4
 801283e:	d0de      	beq.n	80127fe <_strtod_l+0x50e>
 8012840:	2a1f      	cmp	r2, #31
 8012842:	dd1f      	ble.n	8012884 <_strtod_l+0x594>
 8012844:	2400      	movs	r4, #0
 8012846:	4625      	mov	r5, r4
 8012848:	9407      	str	r4, [sp, #28]
 801284a:	4626      	mov	r6, r4
 801284c:	9a05      	ldr	r2, [sp, #20]
 801284e:	2322      	movs	r3, #34	@ 0x22
 8012850:	f04f 0a00 	mov.w	sl, #0
 8012854:	f04f 0b00 	mov.w	fp, #0
 8012858:	6013      	str	r3, [r2, #0]
 801285a:	e76a      	b.n	8012732 <_strtod_l+0x442>
 801285c:	080146bd 	.word	0x080146bd
 8012860:	08014988 	.word	0x08014988
 8012864:	080146b5 	.word	0x080146b5
 8012868:	080146ec 	.word	0x080146ec
 801286c:	08014825 	.word	0x08014825
 8012870:	080148c0 	.word	0x080148c0
 8012874:	08014898 	.word	0x08014898
 8012878:	7ca00000 	.word	0x7ca00000
 801287c:	7ff00000 	.word	0x7ff00000
 8012880:	7fefffff 	.word	0x7fefffff
 8012884:	f012 0110 	ands.w	r1, r2, #16
 8012888:	bf18      	it	ne
 801288a:	216a      	movne	r1, #106	@ 0x6a
 801288c:	9106      	str	r1, [sp, #24]
 801288e:	ec4b ab17 	vmov	d7, sl, fp
 8012892:	49af      	ldr	r1, [pc, #700]	@ (8012b50 <_strtod_l+0x860>)
 8012894:	2000      	movs	r0, #0
 8012896:	07d6      	lsls	r6, r2, #31
 8012898:	d504      	bpl.n	80128a4 <_strtod_l+0x5b4>
 801289a:	ed91 6b00 	vldr	d6, [r1]
 801289e:	2001      	movs	r0, #1
 80128a0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80128a4:	1052      	asrs	r2, r2, #1
 80128a6:	f101 0108 	add.w	r1, r1, #8
 80128aa:	d1f4      	bne.n	8012896 <_strtod_l+0x5a6>
 80128ac:	b108      	cbz	r0, 80128b2 <_strtod_l+0x5c2>
 80128ae:	ec5b ab17 	vmov	sl, fp, d7
 80128b2:	9a06      	ldr	r2, [sp, #24]
 80128b4:	b1b2      	cbz	r2, 80128e4 <_strtod_l+0x5f4>
 80128b6:	f3cb 510a 	ubfx	r1, fp, #20, #11
 80128ba:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 80128be:	2a00      	cmp	r2, #0
 80128c0:	4658      	mov	r0, fp
 80128c2:	dd0f      	ble.n	80128e4 <_strtod_l+0x5f4>
 80128c4:	2a1f      	cmp	r2, #31
 80128c6:	dd55      	ble.n	8012974 <_strtod_l+0x684>
 80128c8:	2a34      	cmp	r2, #52	@ 0x34
 80128ca:	bfde      	ittt	le
 80128cc:	f04f 32ff 	movle.w	r2, #4294967295
 80128d0:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 80128d4:	408a      	lslle	r2, r1
 80128d6:	f04f 0a00 	mov.w	sl, #0
 80128da:	bfcc      	ite	gt
 80128dc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80128e0:	ea02 0b00 	andle.w	fp, r2, r0
 80128e4:	ec4b ab17 	vmov	d7, sl, fp
 80128e8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80128ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128f0:	d0a8      	beq.n	8012844 <_strtod_l+0x554>
 80128f2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80128f4:	9805      	ldr	r0, [sp, #20]
 80128f6:	f8cd 9000 	str.w	r9, [sp]
 80128fa:	462a      	mov	r2, r5
 80128fc:	f7ff f8de 	bl	8011abc <__s2b>
 8012900:	9007      	str	r0, [sp, #28]
 8012902:	2800      	cmp	r0, #0
 8012904:	f43f af0a 	beq.w	801271c <_strtod_l+0x42c>
 8012908:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801290a:	1b3f      	subs	r7, r7, r4
 801290c:	2b00      	cmp	r3, #0
 801290e:	bfb4      	ite	lt
 8012910:	463b      	movlt	r3, r7
 8012912:	2300      	movge	r3, #0
 8012914:	930a      	str	r3, [sp, #40]	@ 0x28
 8012916:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012918:	ed9f bb89 	vldr	d11, [pc, #548]	@ 8012b40 <_strtod_l+0x850>
 801291c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8012920:	2400      	movs	r4, #0
 8012922:	930d      	str	r3, [sp, #52]	@ 0x34
 8012924:	4625      	mov	r5, r4
 8012926:	9b07      	ldr	r3, [sp, #28]
 8012928:	9805      	ldr	r0, [sp, #20]
 801292a:	6859      	ldr	r1, [r3, #4]
 801292c:	f7ff f81e 	bl	801196c <_Balloc>
 8012930:	4606      	mov	r6, r0
 8012932:	2800      	cmp	r0, #0
 8012934:	f43f aef6 	beq.w	8012724 <_strtod_l+0x434>
 8012938:	9b07      	ldr	r3, [sp, #28]
 801293a:	691a      	ldr	r2, [r3, #16]
 801293c:	ec4b ab19 	vmov	d9, sl, fp
 8012940:	3202      	adds	r2, #2
 8012942:	f103 010c 	add.w	r1, r3, #12
 8012946:	0092      	lsls	r2, r2, #2
 8012948:	300c      	adds	r0, #12
 801294a:	f7fe f914 	bl	8010b76 <memcpy>
 801294e:	eeb0 0b49 	vmov.f64	d0, d9
 8012952:	9805      	ldr	r0, [sp, #20]
 8012954:	aa14      	add	r2, sp, #80	@ 0x50
 8012956:	a913      	add	r1, sp, #76	@ 0x4c
 8012958:	f7ff fbe4 	bl	8012124 <__d2b>
 801295c:	9012      	str	r0, [sp, #72]	@ 0x48
 801295e:	2800      	cmp	r0, #0
 8012960:	f43f aee0 	beq.w	8012724 <_strtod_l+0x434>
 8012964:	9805      	ldr	r0, [sp, #20]
 8012966:	2101      	movs	r1, #1
 8012968:	f7ff f93e 	bl	8011be8 <__i2b>
 801296c:	4605      	mov	r5, r0
 801296e:	b940      	cbnz	r0, 8012982 <_strtod_l+0x692>
 8012970:	2500      	movs	r5, #0
 8012972:	e6d7      	b.n	8012724 <_strtod_l+0x434>
 8012974:	f04f 31ff 	mov.w	r1, #4294967295
 8012978:	fa01 f202 	lsl.w	r2, r1, r2
 801297c:	ea02 0a0a 	and.w	sl, r2, sl
 8012980:	e7b0      	b.n	80128e4 <_strtod_l+0x5f4>
 8012982:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8012984:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8012986:	2f00      	cmp	r7, #0
 8012988:	bfab      	itete	ge
 801298a:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 801298c:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 801298e:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 8012992:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8012996:	bfac      	ite	ge
 8012998:	eb07 0903 	addge.w	r9, r7, r3
 801299c:	eba3 0807 	sublt.w	r8, r3, r7
 80129a0:	9b06      	ldr	r3, [sp, #24]
 80129a2:	1aff      	subs	r7, r7, r3
 80129a4:	4417      	add	r7, r2
 80129a6:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 80129aa:	4a6a      	ldr	r2, [pc, #424]	@ (8012b54 <_strtod_l+0x864>)
 80129ac:	3f01      	subs	r7, #1
 80129ae:	4297      	cmp	r7, r2
 80129b0:	da51      	bge.n	8012a56 <_strtod_l+0x766>
 80129b2:	1bd1      	subs	r1, r2, r7
 80129b4:	291f      	cmp	r1, #31
 80129b6:	eba3 0301 	sub.w	r3, r3, r1
 80129ba:	f04f 0201 	mov.w	r2, #1
 80129be:	dc3e      	bgt.n	8012a3e <_strtod_l+0x74e>
 80129c0:	408a      	lsls	r2, r1
 80129c2:	920c      	str	r2, [sp, #48]	@ 0x30
 80129c4:	2200      	movs	r2, #0
 80129c6:	920b      	str	r2, [sp, #44]	@ 0x2c
 80129c8:	eb09 0703 	add.w	r7, r9, r3
 80129cc:	4498      	add	r8, r3
 80129ce:	9b06      	ldr	r3, [sp, #24]
 80129d0:	45b9      	cmp	r9, r7
 80129d2:	4498      	add	r8, r3
 80129d4:	464b      	mov	r3, r9
 80129d6:	bfa8      	it	ge
 80129d8:	463b      	movge	r3, r7
 80129da:	4543      	cmp	r3, r8
 80129dc:	bfa8      	it	ge
 80129de:	4643      	movge	r3, r8
 80129e0:	2b00      	cmp	r3, #0
 80129e2:	bfc2      	ittt	gt
 80129e4:	1aff      	subgt	r7, r7, r3
 80129e6:	eba8 0803 	subgt.w	r8, r8, r3
 80129ea:	eba9 0903 	subgt.w	r9, r9, r3
 80129ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80129f0:	2b00      	cmp	r3, #0
 80129f2:	dd16      	ble.n	8012a22 <_strtod_l+0x732>
 80129f4:	4629      	mov	r1, r5
 80129f6:	9805      	ldr	r0, [sp, #20]
 80129f8:	461a      	mov	r2, r3
 80129fa:	f7ff f9ad 	bl	8011d58 <__pow5mult>
 80129fe:	4605      	mov	r5, r0
 8012a00:	2800      	cmp	r0, #0
 8012a02:	d0b5      	beq.n	8012970 <_strtod_l+0x680>
 8012a04:	4601      	mov	r1, r0
 8012a06:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8012a08:	9805      	ldr	r0, [sp, #20]
 8012a0a:	f7ff f903 	bl	8011c14 <__multiply>
 8012a0e:	900f      	str	r0, [sp, #60]	@ 0x3c
 8012a10:	2800      	cmp	r0, #0
 8012a12:	f43f ae87 	beq.w	8012724 <_strtod_l+0x434>
 8012a16:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012a18:	9805      	ldr	r0, [sp, #20]
 8012a1a:	f7fe ffe7 	bl	80119ec <_Bfree>
 8012a1e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012a20:	9312      	str	r3, [sp, #72]	@ 0x48
 8012a22:	2f00      	cmp	r7, #0
 8012a24:	dc1b      	bgt.n	8012a5e <_strtod_l+0x76e>
 8012a26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012a28:	2b00      	cmp	r3, #0
 8012a2a:	dd21      	ble.n	8012a70 <_strtod_l+0x780>
 8012a2c:	4631      	mov	r1, r6
 8012a2e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012a30:	9805      	ldr	r0, [sp, #20]
 8012a32:	f7ff f991 	bl	8011d58 <__pow5mult>
 8012a36:	4606      	mov	r6, r0
 8012a38:	b9d0      	cbnz	r0, 8012a70 <_strtod_l+0x780>
 8012a3a:	2600      	movs	r6, #0
 8012a3c:	e672      	b.n	8012724 <_strtod_l+0x434>
 8012a3e:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 8012a42:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 8012a46:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 8012a4a:	37e2      	adds	r7, #226	@ 0xe2
 8012a4c:	fa02 f107 	lsl.w	r1, r2, r7
 8012a50:	910b      	str	r1, [sp, #44]	@ 0x2c
 8012a52:	920c      	str	r2, [sp, #48]	@ 0x30
 8012a54:	e7b8      	b.n	80129c8 <_strtod_l+0x6d8>
 8012a56:	2200      	movs	r2, #0
 8012a58:	920b      	str	r2, [sp, #44]	@ 0x2c
 8012a5a:	2201      	movs	r2, #1
 8012a5c:	e7f9      	b.n	8012a52 <_strtod_l+0x762>
 8012a5e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012a60:	9805      	ldr	r0, [sp, #20]
 8012a62:	463a      	mov	r2, r7
 8012a64:	f7ff f9d2 	bl	8011e0c <__lshift>
 8012a68:	9012      	str	r0, [sp, #72]	@ 0x48
 8012a6a:	2800      	cmp	r0, #0
 8012a6c:	d1db      	bne.n	8012a26 <_strtod_l+0x736>
 8012a6e:	e659      	b.n	8012724 <_strtod_l+0x434>
 8012a70:	f1b8 0f00 	cmp.w	r8, #0
 8012a74:	dd07      	ble.n	8012a86 <_strtod_l+0x796>
 8012a76:	4631      	mov	r1, r6
 8012a78:	9805      	ldr	r0, [sp, #20]
 8012a7a:	4642      	mov	r2, r8
 8012a7c:	f7ff f9c6 	bl	8011e0c <__lshift>
 8012a80:	4606      	mov	r6, r0
 8012a82:	2800      	cmp	r0, #0
 8012a84:	d0d9      	beq.n	8012a3a <_strtod_l+0x74a>
 8012a86:	f1b9 0f00 	cmp.w	r9, #0
 8012a8a:	dd08      	ble.n	8012a9e <_strtod_l+0x7ae>
 8012a8c:	4629      	mov	r1, r5
 8012a8e:	9805      	ldr	r0, [sp, #20]
 8012a90:	464a      	mov	r2, r9
 8012a92:	f7ff f9bb 	bl	8011e0c <__lshift>
 8012a96:	4605      	mov	r5, r0
 8012a98:	2800      	cmp	r0, #0
 8012a9a:	f43f ae43 	beq.w	8012724 <_strtod_l+0x434>
 8012a9e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012aa0:	9805      	ldr	r0, [sp, #20]
 8012aa2:	4632      	mov	r2, r6
 8012aa4:	f7ff fa3a 	bl	8011f1c <__mdiff>
 8012aa8:	4604      	mov	r4, r0
 8012aaa:	2800      	cmp	r0, #0
 8012aac:	f43f ae3a 	beq.w	8012724 <_strtod_l+0x434>
 8012ab0:	2300      	movs	r3, #0
 8012ab2:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8012ab6:	60c3      	str	r3, [r0, #12]
 8012ab8:	4629      	mov	r1, r5
 8012aba:	f7ff fa13 	bl	8011ee4 <__mcmp>
 8012abe:	2800      	cmp	r0, #0
 8012ac0:	da4c      	bge.n	8012b5c <_strtod_l+0x86c>
 8012ac2:	ea58 080a 	orrs.w	r8, r8, sl
 8012ac6:	d172      	bne.n	8012bae <_strtod_l+0x8be>
 8012ac8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012acc:	2b00      	cmp	r3, #0
 8012ace:	d16e      	bne.n	8012bae <_strtod_l+0x8be>
 8012ad0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012ad4:	0d1b      	lsrs	r3, r3, #20
 8012ad6:	051b      	lsls	r3, r3, #20
 8012ad8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8012adc:	d967      	bls.n	8012bae <_strtod_l+0x8be>
 8012ade:	6963      	ldr	r3, [r4, #20]
 8012ae0:	b913      	cbnz	r3, 8012ae8 <_strtod_l+0x7f8>
 8012ae2:	6923      	ldr	r3, [r4, #16]
 8012ae4:	2b01      	cmp	r3, #1
 8012ae6:	dd62      	ble.n	8012bae <_strtod_l+0x8be>
 8012ae8:	4621      	mov	r1, r4
 8012aea:	2201      	movs	r2, #1
 8012aec:	9805      	ldr	r0, [sp, #20]
 8012aee:	f7ff f98d 	bl	8011e0c <__lshift>
 8012af2:	4629      	mov	r1, r5
 8012af4:	4604      	mov	r4, r0
 8012af6:	f7ff f9f5 	bl	8011ee4 <__mcmp>
 8012afa:	2800      	cmp	r0, #0
 8012afc:	dd57      	ble.n	8012bae <_strtod_l+0x8be>
 8012afe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012b02:	9a06      	ldr	r2, [sp, #24]
 8012b04:	0d1b      	lsrs	r3, r3, #20
 8012b06:	051b      	lsls	r3, r3, #20
 8012b08:	2a00      	cmp	r2, #0
 8012b0a:	d06e      	beq.n	8012bea <_strtod_l+0x8fa>
 8012b0c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8012b10:	d86b      	bhi.n	8012bea <_strtod_l+0x8fa>
 8012b12:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8012b16:	f67f ae99 	bls.w	801284c <_strtod_l+0x55c>
 8012b1a:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 8012b48 <_strtod_l+0x858>
 8012b1e:	ec4b ab16 	vmov	d6, sl, fp
 8012b22:	4b0d      	ldr	r3, [pc, #52]	@ (8012b58 <_strtod_l+0x868>)
 8012b24:	ee26 7b07 	vmul.f64	d7, d6, d7
 8012b28:	ee17 2a90 	vmov	r2, s15
 8012b2c:	4013      	ands	r3, r2
 8012b2e:	ec5b ab17 	vmov	sl, fp, d7
 8012b32:	2b00      	cmp	r3, #0
 8012b34:	f47f ae01 	bne.w	801273a <_strtod_l+0x44a>
 8012b38:	9a05      	ldr	r2, [sp, #20]
 8012b3a:	2322      	movs	r3, #34	@ 0x22
 8012b3c:	6013      	str	r3, [r2, #0]
 8012b3e:	e5fc      	b.n	801273a <_strtod_l+0x44a>
 8012b40:	ffc00000 	.word	0xffc00000
 8012b44:	41dfffff 	.word	0x41dfffff
 8012b48:	00000000 	.word	0x00000000
 8012b4c:	39500000 	.word	0x39500000
 8012b50:	080149b0 	.word	0x080149b0
 8012b54:	fffffc02 	.word	0xfffffc02
 8012b58:	7ff00000 	.word	0x7ff00000
 8012b5c:	46d9      	mov	r9, fp
 8012b5e:	d15d      	bne.n	8012c1c <_strtod_l+0x92c>
 8012b60:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012b64:	f1b8 0f00 	cmp.w	r8, #0
 8012b68:	d02a      	beq.n	8012bc0 <_strtod_l+0x8d0>
 8012b6a:	4aa9      	ldr	r2, [pc, #676]	@ (8012e10 <_strtod_l+0xb20>)
 8012b6c:	4293      	cmp	r3, r2
 8012b6e:	d12a      	bne.n	8012bc6 <_strtod_l+0x8d6>
 8012b70:	9b06      	ldr	r3, [sp, #24]
 8012b72:	4652      	mov	r2, sl
 8012b74:	b1fb      	cbz	r3, 8012bb6 <_strtod_l+0x8c6>
 8012b76:	4ba7      	ldr	r3, [pc, #668]	@ (8012e14 <_strtod_l+0xb24>)
 8012b78:	ea0b 0303 	and.w	r3, fp, r3
 8012b7c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8012b80:	f04f 31ff 	mov.w	r1, #4294967295
 8012b84:	d81a      	bhi.n	8012bbc <_strtod_l+0x8cc>
 8012b86:	0d1b      	lsrs	r3, r3, #20
 8012b88:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8012b8c:	fa01 f303 	lsl.w	r3, r1, r3
 8012b90:	429a      	cmp	r2, r3
 8012b92:	d118      	bne.n	8012bc6 <_strtod_l+0x8d6>
 8012b94:	4ba0      	ldr	r3, [pc, #640]	@ (8012e18 <_strtod_l+0xb28>)
 8012b96:	4599      	cmp	r9, r3
 8012b98:	d102      	bne.n	8012ba0 <_strtod_l+0x8b0>
 8012b9a:	3201      	adds	r2, #1
 8012b9c:	f43f adc2 	beq.w	8012724 <_strtod_l+0x434>
 8012ba0:	4b9c      	ldr	r3, [pc, #624]	@ (8012e14 <_strtod_l+0xb24>)
 8012ba2:	ea09 0303 	and.w	r3, r9, r3
 8012ba6:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 8012baa:	f04f 0a00 	mov.w	sl, #0
 8012bae:	9b06      	ldr	r3, [sp, #24]
 8012bb0:	2b00      	cmp	r3, #0
 8012bb2:	d1b2      	bne.n	8012b1a <_strtod_l+0x82a>
 8012bb4:	e5c1      	b.n	801273a <_strtod_l+0x44a>
 8012bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8012bba:	e7e9      	b.n	8012b90 <_strtod_l+0x8a0>
 8012bbc:	460b      	mov	r3, r1
 8012bbe:	e7e7      	b.n	8012b90 <_strtod_l+0x8a0>
 8012bc0:	ea53 030a 	orrs.w	r3, r3, sl
 8012bc4:	d09b      	beq.n	8012afe <_strtod_l+0x80e>
 8012bc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012bc8:	b1c3      	cbz	r3, 8012bfc <_strtod_l+0x90c>
 8012bca:	ea13 0f09 	tst.w	r3, r9
 8012bce:	d0ee      	beq.n	8012bae <_strtod_l+0x8be>
 8012bd0:	9a06      	ldr	r2, [sp, #24]
 8012bd2:	4650      	mov	r0, sl
 8012bd4:	4659      	mov	r1, fp
 8012bd6:	f1b8 0f00 	cmp.w	r8, #0
 8012bda:	d013      	beq.n	8012c04 <_strtod_l+0x914>
 8012bdc:	f7ff fb6d 	bl	80122ba <sulp>
 8012be0:	ee39 7b00 	vadd.f64	d7, d9, d0
 8012be4:	ec5b ab17 	vmov	sl, fp, d7
 8012be8:	e7e1      	b.n	8012bae <_strtod_l+0x8be>
 8012bea:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8012bee:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8012bf2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8012bf6:	f04f 3aff 	mov.w	sl, #4294967295
 8012bfa:	e7d8      	b.n	8012bae <_strtod_l+0x8be>
 8012bfc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012bfe:	ea13 0f0a 	tst.w	r3, sl
 8012c02:	e7e4      	b.n	8012bce <_strtod_l+0x8de>
 8012c04:	f7ff fb59 	bl	80122ba <sulp>
 8012c08:	ee39 0b40 	vsub.f64	d0, d9, d0
 8012c0c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8012c10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c14:	ec5b ab10 	vmov	sl, fp, d0
 8012c18:	d1c9      	bne.n	8012bae <_strtod_l+0x8be>
 8012c1a:	e617      	b.n	801284c <_strtod_l+0x55c>
 8012c1c:	4629      	mov	r1, r5
 8012c1e:	4620      	mov	r0, r4
 8012c20:	f7ff fad8 	bl	80121d4 <__ratio>
 8012c24:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8012c28:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8012c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c30:	d85d      	bhi.n	8012cee <_strtod_l+0x9fe>
 8012c32:	f1b8 0f00 	cmp.w	r8, #0
 8012c36:	d164      	bne.n	8012d02 <_strtod_l+0xa12>
 8012c38:	f1ba 0f00 	cmp.w	sl, #0
 8012c3c:	d14b      	bne.n	8012cd6 <_strtod_l+0x9e6>
 8012c3e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012c42:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8012c46:	2b00      	cmp	r3, #0
 8012c48:	d160      	bne.n	8012d0c <_strtod_l+0xa1c>
 8012c4a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 8012c4e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8012c52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c56:	d401      	bmi.n	8012c5c <_strtod_l+0x96c>
 8012c58:	ee20 8b08 	vmul.f64	d8, d0, d8
 8012c5c:	eeb1 ab48 	vneg.f64	d10, d8
 8012c60:	486c      	ldr	r0, [pc, #432]	@ (8012e14 <_strtod_l+0xb24>)
 8012c62:	496e      	ldr	r1, [pc, #440]	@ (8012e1c <_strtod_l+0xb2c>)
 8012c64:	ea09 0700 	and.w	r7, r9, r0
 8012c68:	428f      	cmp	r7, r1
 8012c6a:	ec53 2b1a 	vmov	r2, r3, d10
 8012c6e:	d17d      	bne.n	8012d6c <_strtod_l+0xa7c>
 8012c70:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8012c74:	ec4b ab1c 	vmov	d12, sl, fp
 8012c78:	eeb0 0b4c 	vmov.f64	d0, d12
 8012c7c:	f7ff f9e2 	bl	8012044 <__ulp>
 8012c80:	4864      	ldr	r0, [pc, #400]	@ (8012e14 <_strtod_l+0xb24>)
 8012c82:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8012c86:	ee1c 3a90 	vmov	r3, s25
 8012c8a:	4a65      	ldr	r2, [pc, #404]	@ (8012e20 <_strtod_l+0xb30>)
 8012c8c:	ea03 0100 	and.w	r1, r3, r0
 8012c90:	4291      	cmp	r1, r2
 8012c92:	ec5b ab1c 	vmov	sl, fp, d12
 8012c96:	d93c      	bls.n	8012d12 <_strtod_l+0xa22>
 8012c98:	ee19 2a90 	vmov	r2, s19
 8012c9c:	4b5e      	ldr	r3, [pc, #376]	@ (8012e18 <_strtod_l+0xb28>)
 8012c9e:	429a      	cmp	r2, r3
 8012ca0:	d104      	bne.n	8012cac <_strtod_l+0x9bc>
 8012ca2:	ee19 3a10 	vmov	r3, s18
 8012ca6:	3301      	adds	r3, #1
 8012ca8:	f43f ad3c 	beq.w	8012724 <_strtod_l+0x434>
 8012cac:	f8df b168 	ldr.w	fp, [pc, #360]	@ 8012e18 <_strtod_l+0xb28>
 8012cb0:	f04f 3aff 	mov.w	sl, #4294967295
 8012cb4:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012cb6:	9805      	ldr	r0, [sp, #20]
 8012cb8:	f7fe fe98 	bl	80119ec <_Bfree>
 8012cbc:	9805      	ldr	r0, [sp, #20]
 8012cbe:	4631      	mov	r1, r6
 8012cc0:	f7fe fe94 	bl	80119ec <_Bfree>
 8012cc4:	9805      	ldr	r0, [sp, #20]
 8012cc6:	4629      	mov	r1, r5
 8012cc8:	f7fe fe90 	bl	80119ec <_Bfree>
 8012ccc:	9805      	ldr	r0, [sp, #20]
 8012cce:	4621      	mov	r1, r4
 8012cd0:	f7fe fe8c 	bl	80119ec <_Bfree>
 8012cd4:	e627      	b.n	8012926 <_strtod_l+0x636>
 8012cd6:	f1ba 0f01 	cmp.w	sl, #1
 8012cda:	d103      	bne.n	8012ce4 <_strtod_l+0x9f4>
 8012cdc:	f1bb 0f00 	cmp.w	fp, #0
 8012ce0:	f43f adb4 	beq.w	801284c <_strtod_l+0x55c>
 8012ce4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8012ce8:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8012cec:	e7b8      	b.n	8012c60 <_strtod_l+0x970>
 8012cee:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8012cf2:	ee20 8b08 	vmul.f64	d8, d0, d8
 8012cf6:	f1b8 0f00 	cmp.w	r8, #0
 8012cfa:	d0af      	beq.n	8012c5c <_strtod_l+0x96c>
 8012cfc:	eeb0 ab48 	vmov.f64	d10, d8
 8012d00:	e7ae      	b.n	8012c60 <_strtod_l+0x970>
 8012d02:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8012d06:	eeb0 8b4a 	vmov.f64	d8, d10
 8012d0a:	e7a9      	b.n	8012c60 <_strtod_l+0x970>
 8012d0c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8012d10:	e7a6      	b.n	8012c60 <_strtod_l+0x970>
 8012d12:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8012d16:	9b06      	ldr	r3, [sp, #24]
 8012d18:	46d9      	mov	r9, fp
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	d1ca      	bne.n	8012cb4 <_strtod_l+0x9c4>
 8012d1e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012d22:	0d1b      	lsrs	r3, r3, #20
 8012d24:	051b      	lsls	r3, r3, #20
 8012d26:	429f      	cmp	r7, r3
 8012d28:	d1c4      	bne.n	8012cb4 <_strtod_l+0x9c4>
 8012d2a:	ec51 0b18 	vmov	r0, r1, d8
 8012d2e:	f7ed fd03 	bl	8000738 <__aeabi_d2lz>
 8012d32:	f7ed fcbb 	bl	80006ac <__aeabi_l2d>
 8012d36:	f3cb 0913 	ubfx	r9, fp, #0, #20
 8012d3a:	ec41 0b17 	vmov	d7, r0, r1
 8012d3e:	ea49 090a 	orr.w	r9, r9, sl
 8012d42:	ea59 0908 	orrs.w	r9, r9, r8
 8012d46:	ee38 8b47 	vsub.f64	d8, d8, d7
 8012d4a:	d03c      	beq.n	8012dc6 <_strtod_l+0xad6>
 8012d4c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8012df8 <_strtod_l+0xb08>
 8012d50:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8012d54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d58:	f53f acef 	bmi.w	801273a <_strtod_l+0x44a>
 8012d5c:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8012e00 <_strtod_l+0xb10>
 8012d60:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8012d64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d68:	dda4      	ble.n	8012cb4 <_strtod_l+0x9c4>
 8012d6a:	e4e6      	b.n	801273a <_strtod_l+0x44a>
 8012d6c:	9906      	ldr	r1, [sp, #24]
 8012d6e:	b1e1      	cbz	r1, 8012daa <_strtod_l+0xaba>
 8012d70:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8012d74:	d819      	bhi.n	8012daa <_strtod_l+0xaba>
 8012d76:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8012d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d7e:	d811      	bhi.n	8012da4 <_strtod_l+0xab4>
 8012d80:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8012d84:	ee18 3a10 	vmov	r3, s16
 8012d88:	2b01      	cmp	r3, #1
 8012d8a:	bf38      	it	cc
 8012d8c:	2301      	movcc	r3, #1
 8012d8e:	ee08 3a10 	vmov	s16, r3
 8012d92:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8012d96:	f1b8 0f00 	cmp.w	r8, #0
 8012d9a:	d111      	bne.n	8012dc0 <_strtod_l+0xad0>
 8012d9c:	eeb1 7b48 	vneg.f64	d7, d8
 8012da0:	ec53 2b17 	vmov	r2, r3, d7
 8012da4:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8012da8:	1bcb      	subs	r3, r1, r7
 8012daa:	eeb0 0b49 	vmov.f64	d0, d9
 8012dae:	ec43 2b1a 	vmov	d10, r2, r3
 8012db2:	f7ff f947 	bl	8012044 <__ulp>
 8012db6:	eeaa 9b00 	vfma.f64	d9, d10, d0
 8012dba:	ec5b ab19 	vmov	sl, fp, d9
 8012dbe:	e7aa      	b.n	8012d16 <_strtod_l+0xa26>
 8012dc0:	eeb0 7b48 	vmov.f64	d7, d8
 8012dc4:	e7ec      	b.n	8012da0 <_strtod_l+0xab0>
 8012dc6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8012e08 <_strtod_l+0xb18>
 8012dca:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8012dce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012dd2:	f57f af6f 	bpl.w	8012cb4 <_strtod_l+0x9c4>
 8012dd6:	e4b0      	b.n	801273a <_strtod_l+0x44a>
 8012dd8:	2300      	movs	r3, #0
 8012dda:	9308      	str	r3, [sp, #32]
 8012ddc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012dde:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012de0:	6013      	str	r3, [r2, #0]
 8012de2:	f7ff bac4 	b.w	801236e <_strtod_l+0x7e>
 8012de6:	2a65      	cmp	r2, #101	@ 0x65
 8012de8:	f43f abbf 	beq.w	801256a <_strtod_l+0x27a>
 8012dec:	2a45      	cmp	r2, #69	@ 0x45
 8012dee:	f43f abbc 	beq.w	801256a <_strtod_l+0x27a>
 8012df2:	2101      	movs	r1, #1
 8012df4:	f7ff bbf4 	b.w	80125e0 <_strtod_l+0x2f0>
 8012df8:	94a03595 	.word	0x94a03595
 8012dfc:	3fdfffff 	.word	0x3fdfffff
 8012e00:	35afe535 	.word	0x35afe535
 8012e04:	3fe00000 	.word	0x3fe00000
 8012e08:	94a03595 	.word	0x94a03595
 8012e0c:	3fcfffff 	.word	0x3fcfffff
 8012e10:	000fffff 	.word	0x000fffff
 8012e14:	7ff00000 	.word	0x7ff00000
 8012e18:	7fefffff 	.word	0x7fefffff
 8012e1c:	7fe00000 	.word	0x7fe00000
 8012e20:	7c9fffff 	.word	0x7c9fffff

08012e24 <_strtod_r>:
 8012e24:	4b01      	ldr	r3, [pc, #4]	@ (8012e2c <_strtod_r+0x8>)
 8012e26:	f7ff ba63 	b.w	80122f0 <_strtod_l>
 8012e2a:	bf00      	nop
 8012e2c:	24000084 	.word	0x24000084

08012e30 <_strtol_l.isra.0>:
 8012e30:	2b24      	cmp	r3, #36	@ 0x24
 8012e32:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012e36:	4686      	mov	lr, r0
 8012e38:	4690      	mov	r8, r2
 8012e3a:	d801      	bhi.n	8012e40 <_strtol_l.isra.0+0x10>
 8012e3c:	2b01      	cmp	r3, #1
 8012e3e:	d106      	bne.n	8012e4e <_strtol_l.isra.0+0x1e>
 8012e40:	f7fd fe6c 	bl	8010b1c <__errno>
 8012e44:	2316      	movs	r3, #22
 8012e46:	6003      	str	r3, [r0, #0]
 8012e48:	2000      	movs	r0, #0
 8012e4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012e4e:	4834      	ldr	r0, [pc, #208]	@ (8012f20 <_strtol_l.isra.0+0xf0>)
 8012e50:	460d      	mov	r5, r1
 8012e52:	462a      	mov	r2, r5
 8012e54:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012e58:	5d06      	ldrb	r6, [r0, r4]
 8012e5a:	f016 0608 	ands.w	r6, r6, #8
 8012e5e:	d1f8      	bne.n	8012e52 <_strtol_l.isra.0+0x22>
 8012e60:	2c2d      	cmp	r4, #45	@ 0x2d
 8012e62:	d110      	bne.n	8012e86 <_strtol_l.isra.0+0x56>
 8012e64:	782c      	ldrb	r4, [r5, #0]
 8012e66:	2601      	movs	r6, #1
 8012e68:	1c95      	adds	r5, r2, #2
 8012e6a:	f033 0210 	bics.w	r2, r3, #16
 8012e6e:	d115      	bne.n	8012e9c <_strtol_l.isra.0+0x6c>
 8012e70:	2c30      	cmp	r4, #48	@ 0x30
 8012e72:	d10d      	bne.n	8012e90 <_strtol_l.isra.0+0x60>
 8012e74:	782a      	ldrb	r2, [r5, #0]
 8012e76:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8012e7a:	2a58      	cmp	r2, #88	@ 0x58
 8012e7c:	d108      	bne.n	8012e90 <_strtol_l.isra.0+0x60>
 8012e7e:	786c      	ldrb	r4, [r5, #1]
 8012e80:	3502      	adds	r5, #2
 8012e82:	2310      	movs	r3, #16
 8012e84:	e00a      	b.n	8012e9c <_strtol_l.isra.0+0x6c>
 8012e86:	2c2b      	cmp	r4, #43	@ 0x2b
 8012e88:	bf04      	itt	eq
 8012e8a:	782c      	ldrbeq	r4, [r5, #0]
 8012e8c:	1c95      	addeq	r5, r2, #2
 8012e8e:	e7ec      	b.n	8012e6a <_strtol_l.isra.0+0x3a>
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d1f6      	bne.n	8012e82 <_strtol_l.isra.0+0x52>
 8012e94:	2c30      	cmp	r4, #48	@ 0x30
 8012e96:	bf14      	ite	ne
 8012e98:	230a      	movne	r3, #10
 8012e9a:	2308      	moveq	r3, #8
 8012e9c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8012ea0:	f10c 3cff 	add.w	ip, ip, #4294967295
 8012ea4:	2200      	movs	r2, #0
 8012ea6:	fbbc f9f3 	udiv	r9, ip, r3
 8012eaa:	4610      	mov	r0, r2
 8012eac:	fb03 ca19 	mls	sl, r3, r9, ip
 8012eb0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8012eb4:	2f09      	cmp	r7, #9
 8012eb6:	d80f      	bhi.n	8012ed8 <_strtol_l.isra.0+0xa8>
 8012eb8:	463c      	mov	r4, r7
 8012eba:	42a3      	cmp	r3, r4
 8012ebc:	dd1b      	ble.n	8012ef6 <_strtol_l.isra.0+0xc6>
 8012ebe:	1c57      	adds	r7, r2, #1
 8012ec0:	d007      	beq.n	8012ed2 <_strtol_l.isra.0+0xa2>
 8012ec2:	4581      	cmp	r9, r0
 8012ec4:	d314      	bcc.n	8012ef0 <_strtol_l.isra.0+0xc0>
 8012ec6:	d101      	bne.n	8012ecc <_strtol_l.isra.0+0x9c>
 8012ec8:	45a2      	cmp	sl, r4
 8012eca:	db11      	blt.n	8012ef0 <_strtol_l.isra.0+0xc0>
 8012ecc:	fb00 4003 	mla	r0, r0, r3, r4
 8012ed0:	2201      	movs	r2, #1
 8012ed2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012ed6:	e7eb      	b.n	8012eb0 <_strtol_l.isra.0+0x80>
 8012ed8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8012edc:	2f19      	cmp	r7, #25
 8012ede:	d801      	bhi.n	8012ee4 <_strtol_l.isra.0+0xb4>
 8012ee0:	3c37      	subs	r4, #55	@ 0x37
 8012ee2:	e7ea      	b.n	8012eba <_strtol_l.isra.0+0x8a>
 8012ee4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8012ee8:	2f19      	cmp	r7, #25
 8012eea:	d804      	bhi.n	8012ef6 <_strtol_l.isra.0+0xc6>
 8012eec:	3c57      	subs	r4, #87	@ 0x57
 8012eee:	e7e4      	b.n	8012eba <_strtol_l.isra.0+0x8a>
 8012ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8012ef4:	e7ed      	b.n	8012ed2 <_strtol_l.isra.0+0xa2>
 8012ef6:	1c53      	adds	r3, r2, #1
 8012ef8:	d108      	bne.n	8012f0c <_strtol_l.isra.0+0xdc>
 8012efa:	2322      	movs	r3, #34	@ 0x22
 8012efc:	f8ce 3000 	str.w	r3, [lr]
 8012f00:	4660      	mov	r0, ip
 8012f02:	f1b8 0f00 	cmp.w	r8, #0
 8012f06:	d0a0      	beq.n	8012e4a <_strtol_l.isra.0+0x1a>
 8012f08:	1e69      	subs	r1, r5, #1
 8012f0a:	e006      	b.n	8012f1a <_strtol_l.isra.0+0xea>
 8012f0c:	b106      	cbz	r6, 8012f10 <_strtol_l.isra.0+0xe0>
 8012f0e:	4240      	negs	r0, r0
 8012f10:	f1b8 0f00 	cmp.w	r8, #0
 8012f14:	d099      	beq.n	8012e4a <_strtol_l.isra.0+0x1a>
 8012f16:	2a00      	cmp	r2, #0
 8012f18:	d1f6      	bne.n	8012f08 <_strtol_l.isra.0+0xd8>
 8012f1a:	f8c8 1000 	str.w	r1, [r8]
 8012f1e:	e794      	b.n	8012e4a <_strtol_l.isra.0+0x1a>
 8012f20:	080149d9 	.word	0x080149d9

08012f24 <_strtol_r>:
 8012f24:	f7ff bf84 	b.w	8012e30 <_strtol_l.isra.0>

08012f28 <__ssputs_r>:
 8012f28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012f2c:	688e      	ldr	r6, [r1, #8]
 8012f2e:	461f      	mov	r7, r3
 8012f30:	42be      	cmp	r6, r7
 8012f32:	680b      	ldr	r3, [r1, #0]
 8012f34:	4682      	mov	sl, r0
 8012f36:	460c      	mov	r4, r1
 8012f38:	4690      	mov	r8, r2
 8012f3a:	d82d      	bhi.n	8012f98 <__ssputs_r+0x70>
 8012f3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012f40:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012f44:	d026      	beq.n	8012f94 <__ssputs_r+0x6c>
 8012f46:	6965      	ldr	r5, [r4, #20]
 8012f48:	6909      	ldr	r1, [r1, #16]
 8012f4a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012f4e:	eba3 0901 	sub.w	r9, r3, r1
 8012f52:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012f56:	1c7b      	adds	r3, r7, #1
 8012f58:	444b      	add	r3, r9
 8012f5a:	106d      	asrs	r5, r5, #1
 8012f5c:	429d      	cmp	r5, r3
 8012f5e:	bf38      	it	cc
 8012f60:	461d      	movcc	r5, r3
 8012f62:	0553      	lsls	r3, r2, #21
 8012f64:	d527      	bpl.n	8012fb6 <__ssputs_r+0x8e>
 8012f66:	4629      	mov	r1, r5
 8012f68:	f7fe fc74 	bl	8011854 <_malloc_r>
 8012f6c:	4606      	mov	r6, r0
 8012f6e:	b360      	cbz	r0, 8012fca <__ssputs_r+0xa2>
 8012f70:	6921      	ldr	r1, [r4, #16]
 8012f72:	464a      	mov	r2, r9
 8012f74:	f7fd fdff 	bl	8010b76 <memcpy>
 8012f78:	89a3      	ldrh	r3, [r4, #12]
 8012f7a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012f7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012f82:	81a3      	strh	r3, [r4, #12]
 8012f84:	6126      	str	r6, [r4, #16]
 8012f86:	6165      	str	r5, [r4, #20]
 8012f88:	444e      	add	r6, r9
 8012f8a:	eba5 0509 	sub.w	r5, r5, r9
 8012f8e:	6026      	str	r6, [r4, #0]
 8012f90:	60a5      	str	r5, [r4, #8]
 8012f92:	463e      	mov	r6, r7
 8012f94:	42be      	cmp	r6, r7
 8012f96:	d900      	bls.n	8012f9a <__ssputs_r+0x72>
 8012f98:	463e      	mov	r6, r7
 8012f9a:	6820      	ldr	r0, [r4, #0]
 8012f9c:	4632      	mov	r2, r6
 8012f9e:	4641      	mov	r1, r8
 8012fa0:	f000 fb9e 	bl	80136e0 <memmove>
 8012fa4:	68a3      	ldr	r3, [r4, #8]
 8012fa6:	1b9b      	subs	r3, r3, r6
 8012fa8:	60a3      	str	r3, [r4, #8]
 8012faa:	6823      	ldr	r3, [r4, #0]
 8012fac:	4433      	add	r3, r6
 8012fae:	6023      	str	r3, [r4, #0]
 8012fb0:	2000      	movs	r0, #0
 8012fb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012fb6:	462a      	mov	r2, r5
 8012fb8:	f000 ff77 	bl	8013eaa <_realloc_r>
 8012fbc:	4606      	mov	r6, r0
 8012fbe:	2800      	cmp	r0, #0
 8012fc0:	d1e0      	bne.n	8012f84 <__ssputs_r+0x5c>
 8012fc2:	6921      	ldr	r1, [r4, #16]
 8012fc4:	4650      	mov	r0, sl
 8012fc6:	f7fe fbd1 	bl	801176c <_free_r>
 8012fca:	230c      	movs	r3, #12
 8012fcc:	f8ca 3000 	str.w	r3, [sl]
 8012fd0:	89a3      	ldrh	r3, [r4, #12]
 8012fd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012fd6:	81a3      	strh	r3, [r4, #12]
 8012fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8012fdc:	e7e9      	b.n	8012fb2 <__ssputs_r+0x8a>
	...

08012fe0 <_svfiprintf_r>:
 8012fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012fe4:	4698      	mov	r8, r3
 8012fe6:	898b      	ldrh	r3, [r1, #12]
 8012fe8:	061b      	lsls	r3, r3, #24
 8012fea:	b09d      	sub	sp, #116	@ 0x74
 8012fec:	4607      	mov	r7, r0
 8012fee:	460d      	mov	r5, r1
 8012ff0:	4614      	mov	r4, r2
 8012ff2:	d510      	bpl.n	8013016 <_svfiprintf_r+0x36>
 8012ff4:	690b      	ldr	r3, [r1, #16]
 8012ff6:	b973      	cbnz	r3, 8013016 <_svfiprintf_r+0x36>
 8012ff8:	2140      	movs	r1, #64	@ 0x40
 8012ffa:	f7fe fc2b 	bl	8011854 <_malloc_r>
 8012ffe:	6028      	str	r0, [r5, #0]
 8013000:	6128      	str	r0, [r5, #16]
 8013002:	b930      	cbnz	r0, 8013012 <_svfiprintf_r+0x32>
 8013004:	230c      	movs	r3, #12
 8013006:	603b      	str	r3, [r7, #0]
 8013008:	f04f 30ff 	mov.w	r0, #4294967295
 801300c:	b01d      	add	sp, #116	@ 0x74
 801300e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013012:	2340      	movs	r3, #64	@ 0x40
 8013014:	616b      	str	r3, [r5, #20]
 8013016:	2300      	movs	r3, #0
 8013018:	9309      	str	r3, [sp, #36]	@ 0x24
 801301a:	2320      	movs	r3, #32
 801301c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013020:	f8cd 800c 	str.w	r8, [sp, #12]
 8013024:	2330      	movs	r3, #48	@ 0x30
 8013026:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80131c4 <_svfiprintf_r+0x1e4>
 801302a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801302e:	f04f 0901 	mov.w	r9, #1
 8013032:	4623      	mov	r3, r4
 8013034:	469a      	mov	sl, r3
 8013036:	f813 2b01 	ldrb.w	r2, [r3], #1
 801303a:	b10a      	cbz	r2, 8013040 <_svfiprintf_r+0x60>
 801303c:	2a25      	cmp	r2, #37	@ 0x25
 801303e:	d1f9      	bne.n	8013034 <_svfiprintf_r+0x54>
 8013040:	ebba 0b04 	subs.w	fp, sl, r4
 8013044:	d00b      	beq.n	801305e <_svfiprintf_r+0x7e>
 8013046:	465b      	mov	r3, fp
 8013048:	4622      	mov	r2, r4
 801304a:	4629      	mov	r1, r5
 801304c:	4638      	mov	r0, r7
 801304e:	f7ff ff6b 	bl	8012f28 <__ssputs_r>
 8013052:	3001      	adds	r0, #1
 8013054:	f000 80a7 	beq.w	80131a6 <_svfiprintf_r+0x1c6>
 8013058:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801305a:	445a      	add	r2, fp
 801305c:	9209      	str	r2, [sp, #36]	@ 0x24
 801305e:	f89a 3000 	ldrb.w	r3, [sl]
 8013062:	2b00      	cmp	r3, #0
 8013064:	f000 809f 	beq.w	80131a6 <_svfiprintf_r+0x1c6>
 8013068:	2300      	movs	r3, #0
 801306a:	f04f 32ff 	mov.w	r2, #4294967295
 801306e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013072:	f10a 0a01 	add.w	sl, sl, #1
 8013076:	9304      	str	r3, [sp, #16]
 8013078:	9307      	str	r3, [sp, #28]
 801307a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801307e:	931a      	str	r3, [sp, #104]	@ 0x68
 8013080:	4654      	mov	r4, sl
 8013082:	2205      	movs	r2, #5
 8013084:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013088:	484e      	ldr	r0, [pc, #312]	@ (80131c4 <_svfiprintf_r+0x1e4>)
 801308a:	f7ed f929 	bl	80002e0 <memchr>
 801308e:	9a04      	ldr	r2, [sp, #16]
 8013090:	b9d8      	cbnz	r0, 80130ca <_svfiprintf_r+0xea>
 8013092:	06d0      	lsls	r0, r2, #27
 8013094:	bf44      	itt	mi
 8013096:	2320      	movmi	r3, #32
 8013098:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801309c:	0711      	lsls	r1, r2, #28
 801309e:	bf44      	itt	mi
 80130a0:	232b      	movmi	r3, #43	@ 0x2b
 80130a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80130a6:	f89a 3000 	ldrb.w	r3, [sl]
 80130aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80130ac:	d015      	beq.n	80130da <_svfiprintf_r+0xfa>
 80130ae:	9a07      	ldr	r2, [sp, #28]
 80130b0:	4654      	mov	r4, sl
 80130b2:	2000      	movs	r0, #0
 80130b4:	f04f 0c0a 	mov.w	ip, #10
 80130b8:	4621      	mov	r1, r4
 80130ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80130be:	3b30      	subs	r3, #48	@ 0x30
 80130c0:	2b09      	cmp	r3, #9
 80130c2:	d94b      	bls.n	801315c <_svfiprintf_r+0x17c>
 80130c4:	b1b0      	cbz	r0, 80130f4 <_svfiprintf_r+0x114>
 80130c6:	9207      	str	r2, [sp, #28]
 80130c8:	e014      	b.n	80130f4 <_svfiprintf_r+0x114>
 80130ca:	eba0 0308 	sub.w	r3, r0, r8
 80130ce:	fa09 f303 	lsl.w	r3, r9, r3
 80130d2:	4313      	orrs	r3, r2
 80130d4:	9304      	str	r3, [sp, #16]
 80130d6:	46a2      	mov	sl, r4
 80130d8:	e7d2      	b.n	8013080 <_svfiprintf_r+0xa0>
 80130da:	9b03      	ldr	r3, [sp, #12]
 80130dc:	1d19      	adds	r1, r3, #4
 80130de:	681b      	ldr	r3, [r3, #0]
 80130e0:	9103      	str	r1, [sp, #12]
 80130e2:	2b00      	cmp	r3, #0
 80130e4:	bfbb      	ittet	lt
 80130e6:	425b      	neglt	r3, r3
 80130e8:	f042 0202 	orrlt.w	r2, r2, #2
 80130ec:	9307      	strge	r3, [sp, #28]
 80130ee:	9307      	strlt	r3, [sp, #28]
 80130f0:	bfb8      	it	lt
 80130f2:	9204      	strlt	r2, [sp, #16]
 80130f4:	7823      	ldrb	r3, [r4, #0]
 80130f6:	2b2e      	cmp	r3, #46	@ 0x2e
 80130f8:	d10a      	bne.n	8013110 <_svfiprintf_r+0x130>
 80130fa:	7863      	ldrb	r3, [r4, #1]
 80130fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80130fe:	d132      	bne.n	8013166 <_svfiprintf_r+0x186>
 8013100:	9b03      	ldr	r3, [sp, #12]
 8013102:	1d1a      	adds	r2, r3, #4
 8013104:	681b      	ldr	r3, [r3, #0]
 8013106:	9203      	str	r2, [sp, #12]
 8013108:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801310c:	3402      	adds	r4, #2
 801310e:	9305      	str	r3, [sp, #20]
 8013110:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80131d4 <_svfiprintf_r+0x1f4>
 8013114:	7821      	ldrb	r1, [r4, #0]
 8013116:	2203      	movs	r2, #3
 8013118:	4650      	mov	r0, sl
 801311a:	f7ed f8e1 	bl	80002e0 <memchr>
 801311e:	b138      	cbz	r0, 8013130 <_svfiprintf_r+0x150>
 8013120:	9b04      	ldr	r3, [sp, #16]
 8013122:	eba0 000a 	sub.w	r0, r0, sl
 8013126:	2240      	movs	r2, #64	@ 0x40
 8013128:	4082      	lsls	r2, r0
 801312a:	4313      	orrs	r3, r2
 801312c:	3401      	adds	r4, #1
 801312e:	9304      	str	r3, [sp, #16]
 8013130:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013134:	4824      	ldr	r0, [pc, #144]	@ (80131c8 <_svfiprintf_r+0x1e8>)
 8013136:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801313a:	2206      	movs	r2, #6
 801313c:	f7ed f8d0 	bl	80002e0 <memchr>
 8013140:	2800      	cmp	r0, #0
 8013142:	d036      	beq.n	80131b2 <_svfiprintf_r+0x1d2>
 8013144:	4b21      	ldr	r3, [pc, #132]	@ (80131cc <_svfiprintf_r+0x1ec>)
 8013146:	bb1b      	cbnz	r3, 8013190 <_svfiprintf_r+0x1b0>
 8013148:	9b03      	ldr	r3, [sp, #12]
 801314a:	3307      	adds	r3, #7
 801314c:	f023 0307 	bic.w	r3, r3, #7
 8013150:	3308      	adds	r3, #8
 8013152:	9303      	str	r3, [sp, #12]
 8013154:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013156:	4433      	add	r3, r6
 8013158:	9309      	str	r3, [sp, #36]	@ 0x24
 801315a:	e76a      	b.n	8013032 <_svfiprintf_r+0x52>
 801315c:	fb0c 3202 	mla	r2, ip, r2, r3
 8013160:	460c      	mov	r4, r1
 8013162:	2001      	movs	r0, #1
 8013164:	e7a8      	b.n	80130b8 <_svfiprintf_r+0xd8>
 8013166:	2300      	movs	r3, #0
 8013168:	3401      	adds	r4, #1
 801316a:	9305      	str	r3, [sp, #20]
 801316c:	4619      	mov	r1, r3
 801316e:	f04f 0c0a 	mov.w	ip, #10
 8013172:	4620      	mov	r0, r4
 8013174:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013178:	3a30      	subs	r2, #48	@ 0x30
 801317a:	2a09      	cmp	r2, #9
 801317c:	d903      	bls.n	8013186 <_svfiprintf_r+0x1a6>
 801317e:	2b00      	cmp	r3, #0
 8013180:	d0c6      	beq.n	8013110 <_svfiprintf_r+0x130>
 8013182:	9105      	str	r1, [sp, #20]
 8013184:	e7c4      	b.n	8013110 <_svfiprintf_r+0x130>
 8013186:	fb0c 2101 	mla	r1, ip, r1, r2
 801318a:	4604      	mov	r4, r0
 801318c:	2301      	movs	r3, #1
 801318e:	e7f0      	b.n	8013172 <_svfiprintf_r+0x192>
 8013190:	ab03      	add	r3, sp, #12
 8013192:	9300      	str	r3, [sp, #0]
 8013194:	462a      	mov	r2, r5
 8013196:	4b0e      	ldr	r3, [pc, #56]	@ (80131d0 <_svfiprintf_r+0x1f0>)
 8013198:	a904      	add	r1, sp, #16
 801319a:	4638      	mov	r0, r7
 801319c:	f7fc fc8c 	bl	800fab8 <_printf_float>
 80131a0:	1c42      	adds	r2, r0, #1
 80131a2:	4606      	mov	r6, r0
 80131a4:	d1d6      	bne.n	8013154 <_svfiprintf_r+0x174>
 80131a6:	89ab      	ldrh	r3, [r5, #12]
 80131a8:	065b      	lsls	r3, r3, #25
 80131aa:	f53f af2d 	bmi.w	8013008 <_svfiprintf_r+0x28>
 80131ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80131b0:	e72c      	b.n	801300c <_svfiprintf_r+0x2c>
 80131b2:	ab03      	add	r3, sp, #12
 80131b4:	9300      	str	r3, [sp, #0]
 80131b6:	462a      	mov	r2, r5
 80131b8:	4b05      	ldr	r3, [pc, #20]	@ (80131d0 <_svfiprintf_r+0x1f0>)
 80131ba:	a904      	add	r1, sp, #16
 80131bc:	4638      	mov	r0, r7
 80131be:	f7fc ff03 	bl	800ffc8 <_printf_i>
 80131c2:	e7ed      	b.n	80131a0 <_svfiprintf_r+0x1c0>
 80131c4:	080147d1 	.word	0x080147d1
 80131c8:	080147db 	.word	0x080147db
 80131cc:	0800fab9 	.word	0x0800fab9
 80131d0:	08012f29 	.word	0x08012f29
 80131d4:	080147d7 	.word	0x080147d7

080131d8 <__sfputc_r>:
 80131d8:	6893      	ldr	r3, [r2, #8]
 80131da:	3b01      	subs	r3, #1
 80131dc:	2b00      	cmp	r3, #0
 80131de:	b410      	push	{r4}
 80131e0:	6093      	str	r3, [r2, #8]
 80131e2:	da08      	bge.n	80131f6 <__sfputc_r+0x1e>
 80131e4:	6994      	ldr	r4, [r2, #24]
 80131e6:	42a3      	cmp	r3, r4
 80131e8:	db01      	blt.n	80131ee <__sfputc_r+0x16>
 80131ea:	290a      	cmp	r1, #10
 80131ec:	d103      	bne.n	80131f6 <__sfputc_r+0x1e>
 80131ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80131f2:	f7fd bbac 	b.w	801094e <__swbuf_r>
 80131f6:	6813      	ldr	r3, [r2, #0]
 80131f8:	1c58      	adds	r0, r3, #1
 80131fa:	6010      	str	r0, [r2, #0]
 80131fc:	7019      	strb	r1, [r3, #0]
 80131fe:	4608      	mov	r0, r1
 8013200:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013204:	4770      	bx	lr

08013206 <__sfputs_r>:
 8013206:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013208:	4606      	mov	r6, r0
 801320a:	460f      	mov	r7, r1
 801320c:	4614      	mov	r4, r2
 801320e:	18d5      	adds	r5, r2, r3
 8013210:	42ac      	cmp	r4, r5
 8013212:	d101      	bne.n	8013218 <__sfputs_r+0x12>
 8013214:	2000      	movs	r0, #0
 8013216:	e007      	b.n	8013228 <__sfputs_r+0x22>
 8013218:	f814 1b01 	ldrb.w	r1, [r4], #1
 801321c:	463a      	mov	r2, r7
 801321e:	4630      	mov	r0, r6
 8013220:	f7ff ffda 	bl	80131d8 <__sfputc_r>
 8013224:	1c43      	adds	r3, r0, #1
 8013226:	d1f3      	bne.n	8013210 <__sfputs_r+0xa>
 8013228:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801322c <_vfiprintf_r>:
 801322c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013230:	460d      	mov	r5, r1
 8013232:	b09d      	sub	sp, #116	@ 0x74
 8013234:	4614      	mov	r4, r2
 8013236:	4698      	mov	r8, r3
 8013238:	4606      	mov	r6, r0
 801323a:	b118      	cbz	r0, 8013244 <_vfiprintf_r+0x18>
 801323c:	6a03      	ldr	r3, [r0, #32]
 801323e:	b90b      	cbnz	r3, 8013244 <_vfiprintf_r+0x18>
 8013240:	f7fd fa72 	bl	8010728 <__sinit>
 8013244:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013246:	07d9      	lsls	r1, r3, #31
 8013248:	d405      	bmi.n	8013256 <_vfiprintf_r+0x2a>
 801324a:	89ab      	ldrh	r3, [r5, #12]
 801324c:	059a      	lsls	r2, r3, #22
 801324e:	d402      	bmi.n	8013256 <_vfiprintf_r+0x2a>
 8013250:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013252:	f7fd fc8e 	bl	8010b72 <__retarget_lock_acquire_recursive>
 8013256:	89ab      	ldrh	r3, [r5, #12]
 8013258:	071b      	lsls	r3, r3, #28
 801325a:	d501      	bpl.n	8013260 <_vfiprintf_r+0x34>
 801325c:	692b      	ldr	r3, [r5, #16]
 801325e:	b99b      	cbnz	r3, 8013288 <_vfiprintf_r+0x5c>
 8013260:	4629      	mov	r1, r5
 8013262:	4630      	mov	r0, r6
 8013264:	f7fd fbb2 	bl	80109cc <__swsetup_r>
 8013268:	b170      	cbz	r0, 8013288 <_vfiprintf_r+0x5c>
 801326a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801326c:	07dc      	lsls	r4, r3, #31
 801326e:	d504      	bpl.n	801327a <_vfiprintf_r+0x4e>
 8013270:	f04f 30ff 	mov.w	r0, #4294967295
 8013274:	b01d      	add	sp, #116	@ 0x74
 8013276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801327a:	89ab      	ldrh	r3, [r5, #12]
 801327c:	0598      	lsls	r0, r3, #22
 801327e:	d4f7      	bmi.n	8013270 <_vfiprintf_r+0x44>
 8013280:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013282:	f7fd fc77 	bl	8010b74 <__retarget_lock_release_recursive>
 8013286:	e7f3      	b.n	8013270 <_vfiprintf_r+0x44>
 8013288:	2300      	movs	r3, #0
 801328a:	9309      	str	r3, [sp, #36]	@ 0x24
 801328c:	2320      	movs	r3, #32
 801328e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013292:	f8cd 800c 	str.w	r8, [sp, #12]
 8013296:	2330      	movs	r3, #48	@ 0x30
 8013298:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013448 <_vfiprintf_r+0x21c>
 801329c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80132a0:	f04f 0901 	mov.w	r9, #1
 80132a4:	4623      	mov	r3, r4
 80132a6:	469a      	mov	sl, r3
 80132a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80132ac:	b10a      	cbz	r2, 80132b2 <_vfiprintf_r+0x86>
 80132ae:	2a25      	cmp	r2, #37	@ 0x25
 80132b0:	d1f9      	bne.n	80132a6 <_vfiprintf_r+0x7a>
 80132b2:	ebba 0b04 	subs.w	fp, sl, r4
 80132b6:	d00b      	beq.n	80132d0 <_vfiprintf_r+0xa4>
 80132b8:	465b      	mov	r3, fp
 80132ba:	4622      	mov	r2, r4
 80132bc:	4629      	mov	r1, r5
 80132be:	4630      	mov	r0, r6
 80132c0:	f7ff ffa1 	bl	8013206 <__sfputs_r>
 80132c4:	3001      	adds	r0, #1
 80132c6:	f000 80a7 	beq.w	8013418 <_vfiprintf_r+0x1ec>
 80132ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80132cc:	445a      	add	r2, fp
 80132ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80132d0:	f89a 3000 	ldrb.w	r3, [sl]
 80132d4:	2b00      	cmp	r3, #0
 80132d6:	f000 809f 	beq.w	8013418 <_vfiprintf_r+0x1ec>
 80132da:	2300      	movs	r3, #0
 80132dc:	f04f 32ff 	mov.w	r2, #4294967295
 80132e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80132e4:	f10a 0a01 	add.w	sl, sl, #1
 80132e8:	9304      	str	r3, [sp, #16]
 80132ea:	9307      	str	r3, [sp, #28]
 80132ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80132f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80132f2:	4654      	mov	r4, sl
 80132f4:	2205      	movs	r2, #5
 80132f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80132fa:	4853      	ldr	r0, [pc, #332]	@ (8013448 <_vfiprintf_r+0x21c>)
 80132fc:	f7ec fff0 	bl	80002e0 <memchr>
 8013300:	9a04      	ldr	r2, [sp, #16]
 8013302:	b9d8      	cbnz	r0, 801333c <_vfiprintf_r+0x110>
 8013304:	06d1      	lsls	r1, r2, #27
 8013306:	bf44      	itt	mi
 8013308:	2320      	movmi	r3, #32
 801330a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801330e:	0713      	lsls	r3, r2, #28
 8013310:	bf44      	itt	mi
 8013312:	232b      	movmi	r3, #43	@ 0x2b
 8013314:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013318:	f89a 3000 	ldrb.w	r3, [sl]
 801331c:	2b2a      	cmp	r3, #42	@ 0x2a
 801331e:	d015      	beq.n	801334c <_vfiprintf_r+0x120>
 8013320:	9a07      	ldr	r2, [sp, #28]
 8013322:	4654      	mov	r4, sl
 8013324:	2000      	movs	r0, #0
 8013326:	f04f 0c0a 	mov.w	ip, #10
 801332a:	4621      	mov	r1, r4
 801332c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013330:	3b30      	subs	r3, #48	@ 0x30
 8013332:	2b09      	cmp	r3, #9
 8013334:	d94b      	bls.n	80133ce <_vfiprintf_r+0x1a2>
 8013336:	b1b0      	cbz	r0, 8013366 <_vfiprintf_r+0x13a>
 8013338:	9207      	str	r2, [sp, #28]
 801333a:	e014      	b.n	8013366 <_vfiprintf_r+0x13a>
 801333c:	eba0 0308 	sub.w	r3, r0, r8
 8013340:	fa09 f303 	lsl.w	r3, r9, r3
 8013344:	4313      	orrs	r3, r2
 8013346:	9304      	str	r3, [sp, #16]
 8013348:	46a2      	mov	sl, r4
 801334a:	e7d2      	b.n	80132f2 <_vfiprintf_r+0xc6>
 801334c:	9b03      	ldr	r3, [sp, #12]
 801334e:	1d19      	adds	r1, r3, #4
 8013350:	681b      	ldr	r3, [r3, #0]
 8013352:	9103      	str	r1, [sp, #12]
 8013354:	2b00      	cmp	r3, #0
 8013356:	bfbb      	ittet	lt
 8013358:	425b      	neglt	r3, r3
 801335a:	f042 0202 	orrlt.w	r2, r2, #2
 801335e:	9307      	strge	r3, [sp, #28]
 8013360:	9307      	strlt	r3, [sp, #28]
 8013362:	bfb8      	it	lt
 8013364:	9204      	strlt	r2, [sp, #16]
 8013366:	7823      	ldrb	r3, [r4, #0]
 8013368:	2b2e      	cmp	r3, #46	@ 0x2e
 801336a:	d10a      	bne.n	8013382 <_vfiprintf_r+0x156>
 801336c:	7863      	ldrb	r3, [r4, #1]
 801336e:	2b2a      	cmp	r3, #42	@ 0x2a
 8013370:	d132      	bne.n	80133d8 <_vfiprintf_r+0x1ac>
 8013372:	9b03      	ldr	r3, [sp, #12]
 8013374:	1d1a      	adds	r2, r3, #4
 8013376:	681b      	ldr	r3, [r3, #0]
 8013378:	9203      	str	r2, [sp, #12]
 801337a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801337e:	3402      	adds	r4, #2
 8013380:	9305      	str	r3, [sp, #20]
 8013382:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013458 <_vfiprintf_r+0x22c>
 8013386:	7821      	ldrb	r1, [r4, #0]
 8013388:	2203      	movs	r2, #3
 801338a:	4650      	mov	r0, sl
 801338c:	f7ec ffa8 	bl	80002e0 <memchr>
 8013390:	b138      	cbz	r0, 80133a2 <_vfiprintf_r+0x176>
 8013392:	9b04      	ldr	r3, [sp, #16]
 8013394:	eba0 000a 	sub.w	r0, r0, sl
 8013398:	2240      	movs	r2, #64	@ 0x40
 801339a:	4082      	lsls	r2, r0
 801339c:	4313      	orrs	r3, r2
 801339e:	3401      	adds	r4, #1
 80133a0:	9304      	str	r3, [sp, #16]
 80133a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80133a6:	4829      	ldr	r0, [pc, #164]	@ (801344c <_vfiprintf_r+0x220>)
 80133a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80133ac:	2206      	movs	r2, #6
 80133ae:	f7ec ff97 	bl	80002e0 <memchr>
 80133b2:	2800      	cmp	r0, #0
 80133b4:	d03f      	beq.n	8013436 <_vfiprintf_r+0x20a>
 80133b6:	4b26      	ldr	r3, [pc, #152]	@ (8013450 <_vfiprintf_r+0x224>)
 80133b8:	bb1b      	cbnz	r3, 8013402 <_vfiprintf_r+0x1d6>
 80133ba:	9b03      	ldr	r3, [sp, #12]
 80133bc:	3307      	adds	r3, #7
 80133be:	f023 0307 	bic.w	r3, r3, #7
 80133c2:	3308      	adds	r3, #8
 80133c4:	9303      	str	r3, [sp, #12]
 80133c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80133c8:	443b      	add	r3, r7
 80133ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80133cc:	e76a      	b.n	80132a4 <_vfiprintf_r+0x78>
 80133ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80133d2:	460c      	mov	r4, r1
 80133d4:	2001      	movs	r0, #1
 80133d6:	e7a8      	b.n	801332a <_vfiprintf_r+0xfe>
 80133d8:	2300      	movs	r3, #0
 80133da:	3401      	adds	r4, #1
 80133dc:	9305      	str	r3, [sp, #20]
 80133de:	4619      	mov	r1, r3
 80133e0:	f04f 0c0a 	mov.w	ip, #10
 80133e4:	4620      	mov	r0, r4
 80133e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80133ea:	3a30      	subs	r2, #48	@ 0x30
 80133ec:	2a09      	cmp	r2, #9
 80133ee:	d903      	bls.n	80133f8 <_vfiprintf_r+0x1cc>
 80133f0:	2b00      	cmp	r3, #0
 80133f2:	d0c6      	beq.n	8013382 <_vfiprintf_r+0x156>
 80133f4:	9105      	str	r1, [sp, #20]
 80133f6:	e7c4      	b.n	8013382 <_vfiprintf_r+0x156>
 80133f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80133fc:	4604      	mov	r4, r0
 80133fe:	2301      	movs	r3, #1
 8013400:	e7f0      	b.n	80133e4 <_vfiprintf_r+0x1b8>
 8013402:	ab03      	add	r3, sp, #12
 8013404:	9300      	str	r3, [sp, #0]
 8013406:	462a      	mov	r2, r5
 8013408:	4b12      	ldr	r3, [pc, #72]	@ (8013454 <_vfiprintf_r+0x228>)
 801340a:	a904      	add	r1, sp, #16
 801340c:	4630      	mov	r0, r6
 801340e:	f7fc fb53 	bl	800fab8 <_printf_float>
 8013412:	4607      	mov	r7, r0
 8013414:	1c78      	adds	r0, r7, #1
 8013416:	d1d6      	bne.n	80133c6 <_vfiprintf_r+0x19a>
 8013418:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801341a:	07d9      	lsls	r1, r3, #31
 801341c:	d405      	bmi.n	801342a <_vfiprintf_r+0x1fe>
 801341e:	89ab      	ldrh	r3, [r5, #12]
 8013420:	059a      	lsls	r2, r3, #22
 8013422:	d402      	bmi.n	801342a <_vfiprintf_r+0x1fe>
 8013424:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013426:	f7fd fba5 	bl	8010b74 <__retarget_lock_release_recursive>
 801342a:	89ab      	ldrh	r3, [r5, #12]
 801342c:	065b      	lsls	r3, r3, #25
 801342e:	f53f af1f 	bmi.w	8013270 <_vfiprintf_r+0x44>
 8013432:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013434:	e71e      	b.n	8013274 <_vfiprintf_r+0x48>
 8013436:	ab03      	add	r3, sp, #12
 8013438:	9300      	str	r3, [sp, #0]
 801343a:	462a      	mov	r2, r5
 801343c:	4b05      	ldr	r3, [pc, #20]	@ (8013454 <_vfiprintf_r+0x228>)
 801343e:	a904      	add	r1, sp, #16
 8013440:	4630      	mov	r0, r6
 8013442:	f7fc fdc1 	bl	800ffc8 <_printf_i>
 8013446:	e7e4      	b.n	8013412 <_vfiprintf_r+0x1e6>
 8013448:	080147d1 	.word	0x080147d1
 801344c:	080147db 	.word	0x080147db
 8013450:	0800fab9 	.word	0x0800fab9
 8013454:	08013207 	.word	0x08013207
 8013458:	080147d7 	.word	0x080147d7

0801345c <__sflush_r>:
 801345c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013460:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013464:	0716      	lsls	r6, r2, #28
 8013466:	4605      	mov	r5, r0
 8013468:	460c      	mov	r4, r1
 801346a:	d454      	bmi.n	8013516 <__sflush_r+0xba>
 801346c:	684b      	ldr	r3, [r1, #4]
 801346e:	2b00      	cmp	r3, #0
 8013470:	dc02      	bgt.n	8013478 <__sflush_r+0x1c>
 8013472:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8013474:	2b00      	cmp	r3, #0
 8013476:	dd48      	ble.n	801350a <__sflush_r+0xae>
 8013478:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801347a:	2e00      	cmp	r6, #0
 801347c:	d045      	beq.n	801350a <__sflush_r+0xae>
 801347e:	2300      	movs	r3, #0
 8013480:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8013484:	682f      	ldr	r7, [r5, #0]
 8013486:	6a21      	ldr	r1, [r4, #32]
 8013488:	602b      	str	r3, [r5, #0]
 801348a:	d030      	beq.n	80134ee <__sflush_r+0x92>
 801348c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801348e:	89a3      	ldrh	r3, [r4, #12]
 8013490:	0759      	lsls	r1, r3, #29
 8013492:	d505      	bpl.n	80134a0 <__sflush_r+0x44>
 8013494:	6863      	ldr	r3, [r4, #4]
 8013496:	1ad2      	subs	r2, r2, r3
 8013498:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801349a:	b10b      	cbz	r3, 80134a0 <__sflush_r+0x44>
 801349c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801349e:	1ad2      	subs	r2, r2, r3
 80134a0:	2300      	movs	r3, #0
 80134a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80134a4:	6a21      	ldr	r1, [r4, #32]
 80134a6:	4628      	mov	r0, r5
 80134a8:	47b0      	blx	r6
 80134aa:	1c43      	adds	r3, r0, #1
 80134ac:	89a3      	ldrh	r3, [r4, #12]
 80134ae:	d106      	bne.n	80134be <__sflush_r+0x62>
 80134b0:	6829      	ldr	r1, [r5, #0]
 80134b2:	291d      	cmp	r1, #29
 80134b4:	d82b      	bhi.n	801350e <__sflush_r+0xb2>
 80134b6:	4a2a      	ldr	r2, [pc, #168]	@ (8013560 <__sflush_r+0x104>)
 80134b8:	40ca      	lsrs	r2, r1
 80134ba:	07d6      	lsls	r6, r2, #31
 80134bc:	d527      	bpl.n	801350e <__sflush_r+0xb2>
 80134be:	2200      	movs	r2, #0
 80134c0:	6062      	str	r2, [r4, #4]
 80134c2:	04d9      	lsls	r1, r3, #19
 80134c4:	6922      	ldr	r2, [r4, #16]
 80134c6:	6022      	str	r2, [r4, #0]
 80134c8:	d504      	bpl.n	80134d4 <__sflush_r+0x78>
 80134ca:	1c42      	adds	r2, r0, #1
 80134cc:	d101      	bne.n	80134d2 <__sflush_r+0x76>
 80134ce:	682b      	ldr	r3, [r5, #0]
 80134d0:	b903      	cbnz	r3, 80134d4 <__sflush_r+0x78>
 80134d2:	6560      	str	r0, [r4, #84]	@ 0x54
 80134d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80134d6:	602f      	str	r7, [r5, #0]
 80134d8:	b1b9      	cbz	r1, 801350a <__sflush_r+0xae>
 80134da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80134de:	4299      	cmp	r1, r3
 80134e0:	d002      	beq.n	80134e8 <__sflush_r+0x8c>
 80134e2:	4628      	mov	r0, r5
 80134e4:	f7fe f942 	bl	801176c <_free_r>
 80134e8:	2300      	movs	r3, #0
 80134ea:	6363      	str	r3, [r4, #52]	@ 0x34
 80134ec:	e00d      	b.n	801350a <__sflush_r+0xae>
 80134ee:	2301      	movs	r3, #1
 80134f0:	4628      	mov	r0, r5
 80134f2:	47b0      	blx	r6
 80134f4:	4602      	mov	r2, r0
 80134f6:	1c50      	adds	r0, r2, #1
 80134f8:	d1c9      	bne.n	801348e <__sflush_r+0x32>
 80134fa:	682b      	ldr	r3, [r5, #0]
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	d0c6      	beq.n	801348e <__sflush_r+0x32>
 8013500:	2b1d      	cmp	r3, #29
 8013502:	d001      	beq.n	8013508 <__sflush_r+0xac>
 8013504:	2b16      	cmp	r3, #22
 8013506:	d11e      	bne.n	8013546 <__sflush_r+0xea>
 8013508:	602f      	str	r7, [r5, #0]
 801350a:	2000      	movs	r0, #0
 801350c:	e022      	b.n	8013554 <__sflush_r+0xf8>
 801350e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013512:	b21b      	sxth	r3, r3
 8013514:	e01b      	b.n	801354e <__sflush_r+0xf2>
 8013516:	690f      	ldr	r7, [r1, #16]
 8013518:	2f00      	cmp	r7, #0
 801351a:	d0f6      	beq.n	801350a <__sflush_r+0xae>
 801351c:	0793      	lsls	r3, r2, #30
 801351e:	680e      	ldr	r6, [r1, #0]
 8013520:	bf08      	it	eq
 8013522:	694b      	ldreq	r3, [r1, #20]
 8013524:	600f      	str	r7, [r1, #0]
 8013526:	bf18      	it	ne
 8013528:	2300      	movne	r3, #0
 801352a:	eba6 0807 	sub.w	r8, r6, r7
 801352e:	608b      	str	r3, [r1, #8]
 8013530:	f1b8 0f00 	cmp.w	r8, #0
 8013534:	dde9      	ble.n	801350a <__sflush_r+0xae>
 8013536:	6a21      	ldr	r1, [r4, #32]
 8013538:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801353a:	4643      	mov	r3, r8
 801353c:	463a      	mov	r2, r7
 801353e:	4628      	mov	r0, r5
 8013540:	47b0      	blx	r6
 8013542:	2800      	cmp	r0, #0
 8013544:	dc08      	bgt.n	8013558 <__sflush_r+0xfc>
 8013546:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801354a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801354e:	81a3      	strh	r3, [r4, #12]
 8013550:	f04f 30ff 	mov.w	r0, #4294967295
 8013554:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013558:	4407      	add	r7, r0
 801355a:	eba8 0800 	sub.w	r8, r8, r0
 801355e:	e7e7      	b.n	8013530 <__sflush_r+0xd4>
 8013560:	20400001 	.word	0x20400001

08013564 <_fflush_r>:
 8013564:	b538      	push	{r3, r4, r5, lr}
 8013566:	690b      	ldr	r3, [r1, #16]
 8013568:	4605      	mov	r5, r0
 801356a:	460c      	mov	r4, r1
 801356c:	b913      	cbnz	r3, 8013574 <_fflush_r+0x10>
 801356e:	2500      	movs	r5, #0
 8013570:	4628      	mov	r0, r5
 8013572:	bd38      	pop	{r3, r4, r5, pc}
 8013574:	b118      	cbz	r0, 801357e <_fflush_r+0x1a>
 8013576:	6a03      	ldr	r3, [r0, #32]
 8013578:	b90b      	cbnz	r3, 801357e <_fflush_r+0x1a>
 801357a:	f7fd f8d5 	bl	8010728 <__sinit>
 801357e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013582:	2b00      	cmp	r3, #0
 8013584:	d0f3      	beq.n	801356e <_fflush_r+0xa>
 8013586:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013588:	07d0      	lsls	r0, r2, #31
 801358a:	d404      	bmi.n	8013596 <_fflush_r+0x32>
 801358c:	0599      	lsls	r1, r3, #22
 801358e:	d402      	bmi.n	8013596 <_fflush_r+0x32>
 8013590:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013592:	f7fd faee 	bl	8010b72 <__retarget_lock_acquire_recursive>
 8013596:	4628      	mov	r0, r5
 8013598:	4621      	mov	r1, r4
 801359a:	f7ff ff5f 	bl	801345c <__sflush_r>
 801359e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80135a0:	07da      	lsls	r2, r3, #31
 80135a2:	4605      	mov	r5, r0
 80135a4:	d4e4      	bmi.n	8013570 <_fflush_r+0xc>
 80135a6:	89a3      	ldrh	r3, [r4, #12]
 80135a8:	059b      	lsls	r3, r3, #22
 80135aa:	d4e1      	bmi.n	8013570 <_fflush_r+0xc>
 80135ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80135ae:	f7fd fae1 	bl	8010b74 <__retarget_lock_release_recursive>
 80135b2:	e7dd      	b.n	8013570 <_fflush_r+0xc>

080135b4 <__swhatbuf_r>:
 80135b4:	b570      	push	{r4, r5, r6, lr}
 80135b6:	460c      	mov	r4, r1
 80135b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80135bc:	2900      	cmp	r1, #0
 80135be:	b096      	sub	sp, #88	@ 0x58
 80135c0:	4615      	mov	r5, r2
 80135c2:	461e      	mov	r6, r3
 80135c4:	da0d      	bge.n	80135e2 <__swhatbuf_r+0x2e>
 80135c6:	89a3      	ldrh	r3, [r4, #12]
 80135c8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80135cc:	f04f 0100 	mov.w	r1, #0
 80135d0:	bf14      	ite	ne
 80135d2:	2340      	movne	r3, #64	@ 0x40
 80135d4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80135d8:	2000      	movs	r0, #0
 80135da:	6031      	str	r1, [r6, #0]
 80135dc:	602b      	str	r3, [r5, #0]
 80135de:	b016      	add	sp, #88	@ 0x58
 80135e0:	bd70      	pop	{r4, r5, r6, pc}
 80135e2:	466a      	mov	r2, sp
 80135e4:	f000 f8a8 	bl	8013738 <_fstat_r>
 80135e8:	2800      	cmp	r0, #0
 80135ea:	dbec      	blt.n	80135c6 <__swhatbuf_r+0x12>
 80135ec:	9901      	ldr	r1, [sp, #4]
 80135ee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80135f2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80135f6:	4259      	negs	r1, r3
 80135f8:	4159      	adcs	r1, r3
 80135fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80135fe:	e7eb      	b.n	80135d8 <__swhatbuf_r+0x24>

08013600 <__smakebuf_r>:
 8013600:	898b      	ldrh	r3, [r1, #12]
 8013602:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013604:	079d      	lsls	r5, r3, #30
 8013606:	4606      	mov	r6, r0
 8013608:	460c      	mov	r4, r1
 801360a:	d507      	bpl.n	801361c <__smakebuf_r+0x1c>
 801360c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013610:	6023      	str	r3, [r4, #0]
 8013612:	6123      	str	r3, [r4, #16]
 8013614:	2301      	movs	r3, #1
 8013616:	6163      	str	r3, [r4, #20]
 8013618:	b003      	add	sp, #12
 801361a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801361c:	ab01      	add	r3, sp, #4
 801361e:	466a      	mov	r2, sp
 8013620:	f7ff ffc8 	bl	80135b4 <__swhatbuf_r>
 8013624:	9f00      	ldr	r7, [sp, #0]
 8013626:	4605      	mov	r5, r0
 8013628:	4639      	mov	r1, r7
 801362a:	4630      	mov	r0, r6
 801362c:	f7fe f912 	bl	8011854 <_malloc_r>
 8013630:	b948      	cbnz	r0, 8013646 <__smakebuf_r+0x46>
 8013632:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013636:	059a      	lsls	r2, r3, #22
 8013638:	d4ee      	bmi.n	8013618 <__smakebuf_r+0x18>
 801363a:	f023 0303 	bic.w	r3, r3, #3
 801363e:	f043 0302 	orr.w	r3, r3, #2
 8013642:	81a3      	strh	r3, [r4, #12]
 8013644:	e7e2      	b.n	801360c <__smakebuf_r+0xc>
 8013646:	89a3      	ldrh	r3, [r4, #12]
 8013648:	6020      	str	r0, [r4, #0]
 801364a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801364e:	81a3      	strh	r3, [r4, #12]
 8013650:	9b01      	ldr	r3, [sp, #4]
 8013652:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013656:	b15b      	cbz	r3, 8013670 <__smakebuf_r+0x70>
 8013658:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801365c:	4630      	mov	r0, r6
 801365e:	f000 f87d 	bl	801375c <_isatty_r>
 8013662:	b128      	cbz	r0, 8013670 <__smakebuf_r+0x70>
 8013664:	89a3      	ldrh	r3, [r4, #12]
 8013666:	f023 0303 	bic.w	r3, r3, #3
 801366a:	f043 0301 	orr.w	r3, r3, #1
 801366e:	81a3      	strh	r3, [r4, #12]
 8013670:	89a3      	ldrh	r3, [r4, #12]
 8013672:	431d      	orrs	r5, r3
 8013674:	81a5      	strh	r5, [r4, #12]
 8013676:	e7cf      	b.n	8013618 <__smakebuf_r+0x18>

08013678 <_putc_r>:
 8013678:	b570      	push	{r4, r5, r6, lr}
 801367a:	460d      	mov	r5, r1
 801367c:	4614      	mov	r4, r2
 801367e:	4606      	mov	r6, r0
 8013680:	b118      	cbz	r0, 801368a <_putc_r+0x12>
 8013682:	6a03      	ldr	r3, [r0, #32]
 8013684:	b90b      	cbnz	r3, 801368a <_putc_r+0x12>
 8013686:	f7fd f84f 	bl	8010728 <__sinit>
 801368a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801368c:	07d8      	lsls	r0, r3, #31
 801368e:	d405      	bmi.n	801369c <_putc_r+0x24>
 8013690:	89a3      	ldrh	r3, [r4, #12]
 8013692:	0599      	lsls	r1, r3, #22
 8013694:	d402      	bmi.n	801369c <_putc_r+0x24>
 8013696:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013698:	f7fd fa6b 	bl	8010b72 <__retarget_lock_acquire_recursive>
 801369c:	68a3      	ldr	r3, [r4, #8]
 801369e:	3b01      	subs	r3, #1
 80136a0:	2b00      	cmp	r3, #0
 80136a2:	60a3      	str	r3, [r4, #8]
 80136a4:	da05      	bge.n	80136b2 <_putc_r+0x3a>
 80136a6:	69a2      	ldr	r2, [r4, #24]
 80136a8:	4293      	cmp	r3, r2
 80136aa:	db12      	blt.n	80136d2 <_putc_r+0x5a>
 80136ac:	b2eb      	uxtb	r3, r5
 80136ae:	2b0a      	cmp	r3, #10
 80136b0:	d00f      	beq.n	80136d2 <_putc_r+0x5a>
 80136b2:	6823      	ldr	r3, [r4, #0]
 80136b4:	1c5a      	adds	r2, r3, #1
 80136b6:	6022      	str	r2, [r4, #0]
 80136b8:	701d      	strb	r5, [r3, #0]
 80136ba:	b2ed      	uxtb	r5, r5
 80136bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80136be:	07da      	lsls	r2, r3, #31
 80136c0:	d405      	bmi.n	80136ce <_putc_r+0x56>
 80136c2:	89a3      	ldrh	r3, [r4, #12]
 80136c4:	059b      	lsls	r3, r3, #22
 80136c6:	d402      	bmi.n	80136ce <_putc_r+0x56>
 80136c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80136ca:	f7fd fa53 	bl	8010b74 <__retarget_lock_release_recursive>
 80136ce:	4628      	mov	r0, r5
 80136d0:	bd70      	pop	{r4, r5, r6, pc}
 80136d2:	4629      	mov	r1, r5
 80136d4:	4622      	mov	r2, r4
 80136d6:	4630      	mov	r0, r6
 80136d8:	f7fd f939 	bl	801094e <__swbuf_r>
 80136dc:	4605      	mov	r5, r0
 80136de:	e7ed      	b.n	80136bc <_putc_r+0x44>

080136e0 <memmove>:
 80136e0:	4288      	cmp	r0, r1
 80136e2:	b510      	push	{r4, lr}
 80136e4:	eb01 0402 	add.w	r4, r1, r2
 80136e8:	d902      	bls.n	80136f0 <memmove+0x10>
 80136ea:	4284      	cmp	r4, r0
 80136ec:	4623      	mov	r3, r4
 80136ee:	d807      	bhi.n	8013700 <memmove+0x20>
 80136f0:	1e43      	subs	r3, r0, #1
 80136f2:	42a1      	cmp	r1, r4
 80136f4:	d008      	beq.n	8013708 <memmove+0x28>
 80136f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80136fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80136fe:	e7f8      	b.n	80136f2 <memmove+0x12>
 8013700:	4402      	add	r2, r0
 8013702:	4601      	mov	r1, r0
 8013704:	428a      	cmp	r2, r1
 8013706:	d100      	bne.n	801370a <memmove+0x2a>
 8013708:	bd10      	pop	{r4, pc}
 801370a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801370e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013712:	e7f7      	b.n	8013704 <memmove+0x24>

08013714 <strncmp>:
 8013714:	b510      	push	{r4, lr}
 8013716:	b16a      	cbz	r2, 8013734 <strncmp+0x20>
 8013718:	3901      	subs	r1, #1
 801371a:	1884      	adds	r4, r0, r2
 801371c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013720:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8013724:	429a      	cmp	r2, r3
 8013726:	d103      	bne.n	8013730 <strncmp+0x1c>
 8013728:	42a0      	cmp	r0, r4
 801372a:	d001      	beq.n	8013730 <strncmp+0x1c>
 801372c:	2a00      	cmp	r2, #0
 801372e:	d1f5      	bne.n	801371c <strncmp+0x8>
 8013730:	1ad0      	subs	r0, r2, r3
 8013732:	bd10      	pop	{r4, pc}
 8013734:	4610      	mov	r0, r2
 8013736:	e7fc      	b.n	8013732 <strncmp+0x1e>

08013738 <_fstat_r>:
 8013738:	b538      	push	{r3, r4, r5, lr}
 801373a:	4d07      	ldr	r5, [pc, #28]	@ (8013758 <_fstat_r+0x20>)
 801373c:	2300      	movs	r3, #0
 801373e:	4604      	mov	r4, r0
 8013740:	4608      	mov	r0, r1
 8013742:	4611      	mov	r1, r2
 8013744:	602b      	str	r3, [r5, #0]
 8013746:	f7f0 fd25 	bl	8004194 <_fstat>
 801374a:	1c43      	adds	r3, r0, #1
 801374c:	d102      	bne.n	8013754 <_fstat_r+0x1c>
 801374e:	682b      	ldr	r3, [r5, #0]
 8013750:	b103      	cbz	r3, 8013754 <_fstat_r+0x1c>
 8013752:	6023      	str	r3, [r4, #0]
 8013754:	bd38      	pop	{r3, r4, r5, pc}
 8013756:	bf00      	nop
 8013758:	24001970 	.word	0x24001970

0801375c <_isatty_r>:
 801375c:	b538      	push	{r3, r4, r5, lr}
 801375e:	4d06      	ldr	r5, [pc, #24]	@ (8013778 <_isatty_r+0x1c>)
 8013760:	2300      	movs	r3, #0
 8013762:	4604      	mov	r4, r0
 8013764:	4608      	mov	r0, r1
 8013766:	602b      	str	r3, [r5, #0]
 8013768:	f7f0 fd24 	bl	80041b4 <_isatty>
 801376c:	1c43      	adds	r3, r0, #1
 801376e:	d102      	bne.n	8013776 <_isatty_r+0x1a>
 8013770:	682b      	ldr	r3, [r5, #0]
 8013772:	b103      	cbz	r3, 8013776 <_isatty_r+0x1a>
 8013774:	6023      	str	r3, [r4, #0]
 8013776:	bd38      	pop	{r3, r4, r5, pc}
 8013778:	24001970 	.word	0x24001970

0801377c <_sbrk_r>:
 801377c:	b538      	push	{r3, r4, r5, lr}
 801377e:	4d06      	ldr	r5, [pc, #24]	@ (8013798 <_sbrk_r+0x1c>)
 8013780:	2300      	movs	r3, #0
 8013782:	4604      	mov	r4, r0
 8013784:	4608      	mov	r0, r1
 8013786:	602b      	str	r3, [r5, #0]
 8013788:	f7f0 fd2c 	bl	80041e4 <_sbrk>
 801378c:	1c43      	adds	r3, r0, #1
 801378e:	d102      	bne.n	8013796 <_sbrk_r+0x1a>
 8013790:	682b      	ldr	r3, [r5, #0]
 8013792:	b103      	cbz	r3, 8013796 <_sbrk_r+0x1a>
 8013794:	6023      	str	r3, [r4, #0]
 8013796:	bd38      	pop	{r3, r4, r5, pc}
 8013798:	24001970 	.word	0x24001970
 801379c:	00000000 	.word	0x00000000

080137a0 <nan>:
 80137a0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80137a8 <nan+0x8>
 80137a4:	4770      	bx	lr
 80137a6:	bf00      	nop
 80137a8:	00000000 	.word	0x00000000
 80137ac:	7ff80000 	.word	0x7ff80000

080137b0 <__assert_func>:
 80137b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80137b2:	4614      	mov	r4, r2
 80137b4:	461a      	mov	r2, r3
 80137b6:	4b09      	ldr	r3, [pc, #36]	@ (80137dc <__assert_func+0x2c>)
 80137b8:	681b      	ldr	r3, [r3, #0]
 80137ba:	4605      	mov	r5, r0
 80137bc:	68d8      	ldr	r0, [r3, #12]
 80137be:	b14c      	cbz	r4, 80137d4 <__assert_func+0x24>
 80137c0:	4b07      	ldr	r3, [pc, #28]	@ (80137e0 <__assert_func+0x30>)
 80137c2:	9100      	str	r1, [sp, #0]
 80137c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80137c8:	4906      	ldr	r1, [pc, #24]	@ (80137e4 <__assert_func+0x34>)
 80137ca:	462b      	mov	r3, r5
 80137cc:	f000 fba8 	bl	8013f20 <fiprintf>
 80137d0:	f000 fbb8 	bl	8013f44 <abort>
 80137d4:	4b04      	ldr	r3, [pc, #16]	@ (80137e8 <__assert_func+0x38>)
 80137d6:	461c      	mov	r4, r3
 80137d8:	e7f3      	b.n	80137c2 <__assert_func+0x12>
 80137da:	bf00      	nop
 80137dc:	24000034 	.word	0x24000034
 80137e0:	080147ea 	.word	0x080147ea
 80137e4:	080147f7 	.word	0x080147f7
 80137e8:	08014825 	.word	0x08014825

080137ec <_calloc_r>:
 80137ec:	b570      	push	{r4, r5, r6, lr}
 80137ee:	fba1 5402 	umull	r5, r4, r1, r2
 80137f2:	b934      	cbnz	r4, 8013802 <_calloc_r+0x16>
 80137f4:	4629      	mov	r1, r5
 80137f6:	f7fe f82d 	bl	8011854 <_malloc_r>
 80137fa:	4606      	mov	r6, r0
 80137fc:	b928      	cbnz	r0, 801380a <_calloc_r+0x1e>
 80137fe:	4630      	mov	r0, r6
 8013800:	bd70      	pop	{r4, r5, r6, pc}
 8013802:	220c      	movs	r2, #12
 8013804:	6002      	str	r2, [r0, #0]
 8013806:	2600      	movs	r6, #0
 8013808:	e7f9      	b.n	80137fe <_calloc_r+0x12>
 801380a:	462a      	mov	r2, r5
 801380c:	4621      	mov	r1, r4
 801380e:	f7fd f933 	bl	8010a78 <memset>
 8013812:	e7f4      	b.n	80137fe <_calloc_r+0x12>

08013814 <rshift>:
 8013814:	6903      	ldr	r3, [r0, #16]
 8013816:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801381a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801381e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8013822:	f100 0414 	add.w	r4, r0, #20
 8013826:	dd45      	ble.n	80138b4 <rshift+0xa0>
 8013828:	f011 011f 	ands.w	r1, r1, #31
 801382c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8013830:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8013834:	d10c      	bne.n	8013850 <rshift+0x3c>
 8013836:	f100 0710 	add.w	r7, r0, #16
 801383a:	4629      	mov	r1, r5
 801383c:	42b1      	cmp	r1, r6
 801383e:	d334      	bcc.n	80138aa <rshift+0x96>
 8013840:	1a9b      	subs	r3, r3, r2
 8013842:	009b      	lsls	r3, r3, #2
 8013844:	1eea      	subs	r2, r5, #3
 8013846:	4296      	cmp	r6, r2
 8013848:	bf38      	it	cc
 801384a:	2300      	movcc	r3, #0
 801384c:	4423      	add	r3, r4
 801384e:	e015      	b.n	801387c <rshift+0x68>
 8013850:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8013854:	f1c1 0820 	rsb	r8, r1, #32
 8013858:	40cf      	lsrs	r7, r1
 801385a:	f105 0e04 	add.w	lr, r5, #4
 801385e:	46a1      	mov	r9, r4
 8013860:	4576      	cmp	r6, lr
 8013862:	46f4      	mov	ip, lr
 8013864:	d815      	bhi.n	8013892 <rshift+0x7e>
 8013866:	1a9a      	subs	r2, r3, r2
 8013868:	0092      	lsls	r2, r2, #2
 801386a:	3a04      	subs	r2, #4
 801386c:	3501      	adds	r5, #1
 801386e:	42ae      	cmp	r6, r5
 8013870:	bf38      	it	cc
 8013872:	2200      	movcc	r2, #0
 8013874:	18a3      	adds	r3, r4, r2
 8013876:	50a7      	str	r7, [r4, r2]
 8013878:	b107      	cbz	r7, 801387c <rshift+0x68>
 801387a:	3304      	adds	r3, #4
 801387c:	1b1a      	subs	r2, r3, r4
 801387e:	42a3      	cmp	r3, r4
 8013880:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8013884:	bf08      	it	eq
 8013886:	2300      	moveq	r3, #0
 8013888:	6102      	str	r2, [r0, #16]
 801388a:	bf08      	it	eq
 801388c:	6143      	streq	r3, [r0, #20]
 801388e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013892:	f8dc c000 	ldr.w	ip, [ip]
 8013896:	fa0c fc08 	lsl.w	ip, ip, r8
 801389a:	ea4c 0707 	orr.w	r7, ip, r7
 801389e:	f849 7b04 	str.w	r7, [r9], #4
 80138a2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80138a6:	40cf      	lsrs	r7, r1
 80138a8:	e7da      	b.n	8013860 <rshift+0x4c>
 80138aa:	f851 cb04 	ldr.w	ip, [r1], #4
 80138ae:	f847 cf04 	str.w	ip, [r7, #4]!
 80138b2:	e7c3      	b.n	801383c <rshift+0x28>
 80138b4:	4623      	mov	r3, r4
 80138b6:	e7e1      	b.n	801387c <rshift+0x68>

080138b8 <__hexdig_fun>:
 80138b8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80138bc:	2b09      	cmp	r3, #9
 80138be:	d802      	bhi.n	80138c6 <__hexdig_fun+0xe>
 80138c0:	3820      	subs	r0, #32
 80138c2:	b2c0      	uxtb	r0, r0
 80138c4:	4770      	bx	lr
 80138c6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80138ca:	2b05      	cmp	r3, #5
 80138cc:	d801      	bhi.n	80138d2 <__hexdig_fun+0x1a>
 80138ce:	3847      	subs	r0, #71	@ 0x47
 80138d0:	e7f7      	b.n	80138c2 <__hexdig_fun+0xa>
 80138d2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80138d6:	2b05      	cmp	r3, #5
 80138d8:	d801      	bhi.n	80138de <__hexdig_fun+0x26>
 80138da:	3827      	subs	r0, #39	@ 0x27
 80138dc:	e7f1      	b.n	80138c2 <__hexdig_fun+0xa>
 80138de:	2000      	movs	r0, #0
 80138e0:	4770      	bx	lr
	...

080138e4 <__gethex>:
 80138e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80138e8:	b085      	sub	sp, #20
 80138ea:	468a      	mov	sl, r1
 80138ec:	9302      	str	r3, [sp, #8]
 80138ee:	680b      	ldr	r3, [r1, #0]
 80138f0:	9001      	str	r0, [sp, #4]
 80138f2:	4690      	mov	r8, r2
 80138f4:	1c9c      	adds	r4, r3, #2
 80138f6:	46a1      	mov	r9, r4
 80138f8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80138fc:	2830      	cmp	r0, #48	@ 0x30
 80138fe:	d0fa      	beq.n	80138f6 <__gethex+0x12>
 8013900:	eba9 0303 	sub.w	r3, r9, r3
 8013904:	f1a3 0b02 	sub.w	fp, r3, #2
 8013908:	f7ff ffd6 	bl	80138b8 <__hexdig_fun>
 801390c:	4605      	mov	r5, r0
 801390e:	2800      	cmp	r0, #0
 8013910:	d168      	bne.n	80139e4 <__gethex+0x100>
 8013912:	49a0      	ldr	r1, [pc, #640]	@ (8013b94 <__gethex+0x2b0>)
 8013914:	2201      	movs	r2, #1
 8013916:	4648      	mov	r0, r9
 8013918:	f7ff fefc 	bl	8013714 <strncmp>
 801391c:	4607      	mov	r7, r0
 801391e:	2800      	cmp	r0, #0
 8013920:	d167      	bne.n	80139f2 <__gethex+0x10e>
 8013922:	f899 0001 	ldrb.w	r0, [r9, #1]
 8013926:	4626      	mov	r6, r4
 8013928:	f7ff ffc6 	bl	80138b8 <__hexdig_fun>
 801392c:	2800      	cmp	r0, #0
 801392e:	d062      	beq.n	80139f6 <__gethex+0x112>
 8013930:	4623      	mov	r3, r4
 8013932:	7818      	ldrb	r0, [r3, #0]
 8013934:	2830      	cmp	r0, #48	@ 0x30
 8013936:	4699      	mov	r9, r3
 8013938:	f103 0301 	add.w	r3, r3, #1
 801393c:	d0f9      	beq.n	8013932 <__gethex+0x4e>
 801393e:	f7ff ffbb 	bl	80138b8 <__hexdig_fun>
 8013942:	fab0 f580 	clz	r5, r0
 8013946:	096d      	lsrs	r5, r5, #5
 8013948:	f04f 0b01 	mov.w	fp, #1
 801394c:	464a      	mov	r2, r9
 801394e:	4616      	mov	r6, r2
 8013950:	3201      	adds	r2, #1
 8013952:	7830      	ldrb	r0, [r6, #0]
 8013954:	f7ff ffb0 	bl	80138b8 <__hexdig_fun>
 8013958:	2800      	cmp	r0, #0
 801395a:	d1f8      	bne.n	801394e <__gethex+0x6a>
 801395c:	498d      	ldr	r1, [pc, #564]	@ (8013b94 <__gethex+0x2b0>)
 801395e:	2201      	movs	r2, #1
 8013960:	4630      	mov	r0, r6
 8013962:	f7ff fed7 	bl	8013714 <strncmp>
 8013966:	2800      	cmp	r0, #0
 8013968:	d13f      	bne.n	80139ea <__gethex+0x106>
 801396a:	b944      	cbnz	r4, 801397e <__gethex+0x9a>
 801396c:	1c74      	adds	r4, r6, #1
 801396e:	4622      	mov	r2, r4
 8013970:	4616      	mov	r6, r2
 8013972:	3201      	adds	r2, #1
 8013974:	7830      	ldrb	r0, [r6, #0]
 8013976:	f7ff ff9f 	bl	80138b8 <__hexdig_fun>
 801397a:	2800      	cmp	r0, #0
 801397c:	d1f8      	bne.n	8013970 <__gethex+0x8c>
 801397e:	1ba4      	subs	r4, r4, r6
 8013980:	00a7      	lsls	r7, r4, #2
 8013982:	7833      	ldrb	r3, [r6, #0]
 8013984:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8013988:	2b50      	cmp	r3, #80	@ 0x50
 801398a:	d13e      	bne.n	8013a0a <__gethex+0x126>
 801398c:	7873      	ldrb	r3, [r6, #1]
 801398e:	2b2b      	cmp	r3, #43	@ 0x2b
 8013990:	d033      	beq.n	80139fa <__gethex+0x116>
 8013992:	2b2d      	cmp	r3, #45	@ 0x2d
 8013994:	d034      	beq.n	8013a00 <__gethex+0x11c>
 8013996:	1c71      	adds	r1, r6, #1
 8013998:	2400      	movs	r4, #0
 801399a:	7808      	ldrb	r0, [r1, #0]
 801399c:	f7ff ff8c 	bl	80138b8 <__hexdig_fun>
 80139a0:	1e43      	subs	r3, r0, #1
 80139a2:	b2db      	uxtb	r3, r3
 80139a4:	2b18      	cmp	r3, #24
 80139a6:	d830      	bhi.n	8013a0a <__gethex+0x126>
 80139a8:	f1a0 0210 	sub.w	r2, r0, #16
 80139ac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80139b0:	f7ff ff82 	bl	80138b8 <__hexdig_fun>
 80139b4:	f100 3cff 	add.w	ip, r0, #4294967295
 80139b8:	fa5f fc8c 	uxtb.w	ip, ip
 80139bc:	f1bc 0f18 	cmp.w	ip, #24
 80139c0:	f04f 030a 	mov.w	r3, #10
 80139c4:	d91e      	bls.n	8013a04 <__gethex+0x120>
 80139c6:	b104      	cbz	r4, 80139ca <__gethex+0xe6>
 80139c8:	4252      	negs	r2, r2
 80139ca:	4417      	add	r7, r2
 80139cc:	f8ca 1000 	str.w	r1, [sl]
 80139d0:	b1ed      	cbz	r5, 8013a0e <__gethex+0x12a>
 80139d2:	f1bb 0f00 	cmp.w	fp, #0
 80139d6:	bf0c      	ite	eq
 80139d8:	2506      	moveq	r5, #6
 80139da:	2500      	movne	r5, #0
 80139dc:	4628      	mov	r0, r5
 80139de:	b005      	add	sp, #20
 80139e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139e4:	2500      	movs	r5, #0
 80139e6:	462c      	mov	r4, r5
 80139e8:	e7b0      	b.n	801394c <__gethex+0x68>
 80139ea:	2c00      	cmp	r4, #0
 80139ec:	d1c7      	bne.n	801397e <__gethex+0x9a>
 80139ee:	4627      	mov	r7, r4
 80139f0:	e7c7      	b.n	8013982 <__gethex+0x9e>
 80139f2:	464e      	mov	r6, r9
 80139f4:	462f      	mov	r7, r5
 80139f6:	2501      	movs	r5, #1
 80139f8:	e7c3      	b.n	8013982 <__gethex+0x9e>
 80139fa:	2400      	movs	r4, #0
 80139fc:	1cb1      	adds	r1, r6, #2
 80139fe:	e7cc      	b.n	801399a <__gethex+0xb6>
 8013a00:	2401      	movs	r4, #1
 8013a02:	e7fb      	b.n	80139fc <__gethex+0x118>
 8013a04:	fb03 0002 	mla	r0, r3, r2, r0
 8013a08:	e7ce      	b.n	80139a8 <__gethex+0xc4>
 8013a0a:	4631      	mov	r1, r6
 8013a0c:	e7de      	b.n	80139cc <__gethex+0xe8>
 8013a0e:	eba6 0309 	sub.w	r3, r6, r9
 8013a12:	3b01      	subs	r3, #1
 8013a14:	4629      	mov	r1, r5
 8013a16:	2b07      	cmp	r3, #7
 8013a18:	dc0a      	bgt.n	8013a30 <__gethex+0x14c>
 8013a1a:	9801      	ldr	r0, [sp, #4]
 8013a1c:	f7fd ffa6 	bl	801196c <_Balloc>
 8013a20:	4604      	mov	r4, r0
 8013a22:	b940      	cbnz	r0, 8013a36 <__gethex+0x152>
 8013a24:	4b5c      	ldr	r3, [pc, #368]	@ (8013b98 <__gethex+0x2b4>)
 8013a26:	4602      	mov	r2, r0
 8013a28:	21e4      	movs	r1, #228	@ 0xe4
 8013a2a:	485c      	ldr	r0, [pc, #368]	@ (8013b9c <__gethex+0x2b8>)
 8013a2c:	f7ff fec0 	bl	80137b0 <__assert_func>
 8013a30:	3101      	adds	r1, #1
 8013a32:	105b      	asrs	r3, r3, #1
 8013a34:	e7ef      	b.n	8013a16 <__gethex+0x132>
 8013a36:	f100 0a14 	add.w	sl, r0, #20
 8013a3a:	2300      	movs	r3, #0
 8013a3c:	4655      	mov	r5, sl
 8013a3e:	469b      	mov	fp, r3
 8013a40:	45b1      	cmp	r9, r6
 8013a42:	d337      	bcc.n	8013ab4 <__gethex+0x1d0>
 8013a44:	f845 bb04 	str.w	fp, [r5], #4
 8013a48:	eba5 050a 	sub.w	r5, r5, sl
 8013a4c:	10ad      	asrs	r5, r5, #2
 8013a4e:	6125      	str	r5, [r4, #16]
 8013a50:	4658      	mov	r0, fp
 8013a52:	f7fe f87d 	bl	8011b50 <__hi0bits>
 8013a56:	016d      	lsls	r5, r5, #5
 8013a58:	f8d8 6000 	ldr.w	r6, [r8]
 8013a5c:	1a2d      	subs	r5, r5, r0
 8013a5e:	42b5      	cmp	r5, r6
 8013a60:	dd54      	ble.n	8013b0c <__gethex+0x228>
 8013a62:	1bad      	subs	r5, r5, r6
 8013a64:	4629      	mov	r1, r5
 8013a66:	4620      	mov	r0, r4
 8013a68:	f7fe fc06 	bl	8012278 <__any_on>
 8013a6c:	4681      	mov	r9, r0
 8013a6e:	b178      	cbz	r0, 8013a90 <__gethex+0x1ac>
 8013a70:	1e6b      	subs	r3, r5, #1
 8013a72:	1159      	asrs	r1, r3, #5
 8013a74:	f003 021f 	and.w	r2, r3, #31
 8013a78:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8013a7c:	f04f 0901 	mov.w	r9, #1
 8013a80:	fa09 f202 	lsl.w	r2, r9, r2
 8013a84:	420a      	tst	r2, r1
 8013a86:	d003      	beq.n	8013a90 <__gethex+0x1ac>
 8013a88:	454b      	cmp	r3, r9
 8013a8a:	dc36      	bgt.n	8013afa <__gethex+0x216>
 8013a8c:	f04f 0902 	mov.w	r9, #2
 8013a90:	4629      	mov	r1, r5
 8013a92:	4620      	mov	r0, r4
 8013a94:	f7ff febe 	bl	8013814 <rshift>
 8013a98:	442f      	add	r7, r5
 8013a9a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013a9e:	42bb      	cmp	r3, r7
 8013aa0:	da42      	bge.n	8013b28 <__gethex+0x244>
 8013aa2:	9801      	ldr	r0, [sp, #4]
 8013aa4:	4621      	mov	r1, r4
 8013aa6:	f7fd ffa1 	bl	80119ec <_Bfree>
 8013aaa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013aac:	2300      	movs	r3, #0
 8013aae:	6013      	str	r3, [r2, #0]
 8013ab0:	25a3      	movs	r5, #163	@ 0xa3
 8013ab2:	e793      	b.n	80139dc <__gethex+0xf8>
 8013ab4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8013ab8:	2a2e      	cmp	r2, #46	@ 0x2e
 8013aba:	d012      	beq.n	8013ae2 <__gethex+0x1fe>
 8013abc:	2b20      	cmp	r3, #32
 8013abe:	d104      	bne.n	8013aca <__gethex+0x1e6>
 8013ac0:	f845 bb04 	str.w	fp, [r5], #4
 8013ac4:	f04f 0b00 	mov.w	fp, #0
 8013ac8:	465b      	mov	r3, fp
 8013aca:	7830      	ldrb	r0, [r6, #0]
 8013acc:	9303      	str	r3, [sp, #12]
 8013ace:	f7ff fef3 	bl	80138b8 <__hexdig_fun>
 8013ad2:	9b03      	ldr	r3, [sp, #12]
 8013ad4:	f000 000f 	and.w	r0, r0, #15
 8013ad8:	4098      	lsls	r0, r3
 8013ada:	ea4b 0b00 	orr.w	fp, fp, r0
 8013ade:	3304      	adds	r3, #4
 8013ae0:	e7ae      	b.n	8013a40 <__gethex+0x15c>
 8013ae2:	45b1      	cmp	r9, r6
 8013ae4:	d8ea      	bhi.n	8013abc <__gethex+0x1d8>
 8013ae6:	492b      	ldr	r1, [pc, #172]	@ (8013b94 <__gethex+0x2b0>)
 8013ae8:	9303      	str	r3, [sp, #12]
 8013aea:	2201      	movs	r2, #1
 8013aec:	4630      	mov	r0, r6
 8013aee:	f7ff fe11 	bl	8013714 <strncmp>
 8013af2:	9b03      	ldr	r3, [sp, #12]
 8013af4:	2800      	cmp	r0, #0
 8013af6:	d1e1      	bne.n	8013abc <__gethex+0x1d8>
 8013af8:	e7a2      	b.n	8013a40 <__gethex+0x15c>
 8013afa:	1ea9      	subs	r1, r5, #2
 8013afc:	4620      	mov	r0, r4
 8013afe:	f7fe fbbb 	bl	8012278 <__any_on>
 8013b02:	2800      	cmp	r0, #0
 8013b04:	d0c2      	beq.n	8013a8c <__gethex+0x1a8>
 8013b06:	f04f 0903 	mov.w	r9, #3
 8013b0a:	e7c1      	b.n	8013a90 <__gethex+0x1ac>
 8013b0c:	da09      	bge.n	8013b22 <__gethex+0x23e>
 8013b0e:	1b75      	subs	r5, r6, r5
 8013b10:	4621      	mov	r1, r4
 8013b12:	9801      	ldr	r0, [sp, #4]
 8013b14:	462a      	mov	r2, r5
 8013b16:	f7fe f979 	bl	8011e0c <__lshift>
 8013b1a:	1b7f      	subs	r7, r7, r5
 8013b1c:	4604      	mov	r4, r0
 8013b1e:	f100 0a14 	add.w	sl, r0, #20
 8013b22:	f04f 0900 	mov.w	r9, #0
 8013b26:	e7b8      	b.n	8013a9a <__gethex+0x1b6>
 8013b28:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8013b2c:	42bd      	cmp	r5, r7
 8013b2e:	dd6f      	ble.n	8013c10 <__gethex+0x32c>
 8013b30:	1bed      	subs	r5, r5, r7
 8013b32:	42ae      	cmp	r6, r5
 8013b34:	dc34      	bgt.n	8013ba0 <__gethex+0x2bc>
 8013b36:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013b3a:	2b02      	cmp	r3, #2
 8013b3c:	d022      	beq.n	8013b84 <__gethex+0x2a0>
 8013b3e:	2b03      	cmp	r3, #3
 8013b40:	d024      	beq.n	8013b8c <__gethex+0x2a8>
 8013b42:	2b01      	cmp	r3, #1
 8013b44:	d115      	bne.n	8013b72 <__gethex+0x28e>
 8013b46:	42ae      	cmp	r6, r5
 8013b48:	d113      	bne.n	8013b72 <__gethex+0x28e>
 8013b4a:	2e01      	cmp	r6, #1
 8013b4c:	d10b      	bne.n	8013b66 <__gethex+0x282>
 8013b4e:	9a02      	ldr	r2, [sp, #8]
 8013b50:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013b54:	6013      	str	r3, [r2, #0]
 8013b56:	2301      	movs	r3, #1
 8013b58:	6123      	str	r3, [r4, #16]
 8013b5a:	f8ca 3000 	str.w	r3, [sl]
 8013b5e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013b60:	2562      	movs	r5, #98	@ 0x62
 8013b62:	601c      	str	r4, [r3, #0]
 8013b64:	e73a      	b.n	80139dc <__gethex+0xf8>
 8013b66:	1e71      	subs	r1, r6, #1
 8013b68:	4620      	mov	r0, r4
 8013b6a:	f7fe fb85 	bl	8012278 <__any_on>
 8013b6e:	2800      	cmp	r0, #0
 8013b70:	d1ed      	bne.n	8013b4e <__gethex+0x26a>
 8013b72:	9801      	ldr	r0, [sp, #4]
 8013b74:	4621      	mov	r1, r4
 8013b76:	f7fd ff39 	bl	80119ec <_Bfree>
 8013b7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013b7c:	2300      	movs	r3, #0
 8013b7e:	6013      	str	r3, [r2, #0]
 8013b80:	2550      	movs	r5, #80	@ 0x50
 8013b82:	e72b      	b.n	80139dc <__gethex+0xf8>
 8013b84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013b86:	2b00      	cmp	r3, #0
 8013b88:	d1f3      	bne.n	8013b72 <__gethex+0x28e>
 8013b8a:	e7e0      	b.n	8013b4e <__gethex+0x26a>
 8013b8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013b8e:	2b00      	cmp	r3, #0
 8013b90:	d1dd      	bne.n	8013b4e <__gethex+0x26a>
 8013b92:	e7ee      	b.n	8013b72 <__gethex+0x28e>
 8013b94:	080147cf 	.word	0x080147cf
 8013b98:	08014765 	.word	0x08014765
 8013b9c:	08014826 	.word	0x08014826
 8013ba0:	1e6f      	subs	r7, r5, #1
 8013ba2:	f1b9 0f00 	cmp.w	r9, #0
 8013ba6:	d130      	bne.n	8013c0a <__gethex+0x326>
 8013ba8:	b127      	cbz	r7, 8013bb4 <__gethex+0x2d0>
 8013baa:	4639      	mov	r1, r7
 8013bac:	4620      	mov	r0, r4
 8013bae:	f7fe fb63 	bl	8012278 <__any_on>
 8013bb2:	4681      	mov	r9, r0
 8013bb4:	117a      	asrs	r2, r7, #5
 8013bb6:	2301      	movs	r3, #1
 8013bb8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8013bbc:	f007 071f 	and.w	r7, r7, #31
 8013bc0:	40bb      	lsls	r3, r7
 8013bc2:	4213      	tst	r3, r2
 8013bc4:	4629      	mov	r1, r5
 8013bc6:	4620      	mov	r0, r4
 8013bc8:	bf18      	it	ne
 8013bca:	f049 0902 	orrne.w	r9, r9, #2
 8013bce:	f7ff fe21 	bl	8013814 <rshift>
 8013bd2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8013bd6:	1b76      	subs	r6, r6, r5
 8013bd8:	2502      	movs	r5, #2
 8013bda:	f1b9 0f00 	cmp.w	r9, #0
 8013bde:	d047      	beq.n	8013c70 <__gethex+0x38c>
 8013be0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013be4:	2b02      	cmp	r3, #2
 8013be6:	d015      	beq.n	8013c14 <__gethex+0x330>
 8013be8:	2b03      	cmp	r3, #3
 8013bea:	d017      	beq.n	8013c1c <__gethex+0x338>
 8013bec:	2b01      	cmp	r3, #1
 8013bee:	d109      	bne.n	8013c04 <__gethex+0x320>
 8013bf0:	f019 0f02 	tst.w	r9, #2
 8013bf4:	d006      	beq.n	8013c04 <__gethex+0x320>
 8013bf6:	f8da 3000 	ldr.w	r3, [sl]
 8013bfa:	ea49 0903 	orr.w	r9, r9, r3
 8013bfe:	f019 0f01 	tst.w	r9, #1
 8013c02:	d10e      	bne.n	8013c22 <__gethex+0x33e>
 8013c04:	f045 0510 	orr.w	r5, r5, #16
 8013c08:	e032      	b.n	8013c70 <__gethex+0x38c>
 8013c0a:	f04f 0901 	mov.w	r9, #1
 8013c0e:	e7d1      	b.n	8013bb4 <__gethex+0x2d0>
 8013c10:	2501      	movs	r5, #1
 8013c12:	e7e2      	b.n	8013bda <__gethex+0x2f6>
 8013c14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013c16:	f1c3 0301 	rsb	r3, r3, #1
 8013c1a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013c1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013c1e:	2b00      	cmp	r3, #0
 8013c20:	d0f0      	beq.n	8013c04 <__gethex+0x320>
 8013c22:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8013c26:	f104 0314 	add.w	r3, r4, #20
 8013c2a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8013c2e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8013c32:	f04f 0c00 	mov.w	ip, #0
 8013c36:	4618      	mov	r0, r3
 8013c38:	f853 2b04 	ldr.w	r2, [r3], #4
 8013c3c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8013c40:	d01b      	beq.n	8013c7a <__gethex+0x396>
 8013c42:	3201      	adds	r2, #1
 8013c44:	6002      	str	r2, [r0, #0]
 8013c46:	2d02      	cmp	r5, #2
 8013c48:	f104 0314 	add.w	r3, r4, #20
 8013c4c:	d13c      	bne.n	8013cc8 <__gethex+0x3e4>
 8013c4e:	f8d8 2000 	ldr.w	r2, [r8]
 8013c52:	3a01      	subs	r2, #1
 8013c54:	42b2      	cmp	r2, r6
 8013c56:	d109      	bne.n	8013c6c <__gethex+0x388>
 8013c58:	1171      	asrs	r1, r6, #5
 8013c5a:	2201      	movs	r2, #1
 8013c5c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8013c60:	f006 061f 	and.w	r6, r6, #31
 8013c64:	fa02 f606 	lsl.w	r6, r2, r6
 8013c68:	421e      	tst	r6, r3
 8013c6a:	d13a      	bne.n	8013ce2 <__gethex+0x3fe>
 8013c6c:	f045 0520 	orr.w	r5, r5, #32
 8013c70:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013c72:	601c      	str	r4, [r3, #0]
 8013c74:	9b02      	ldr	r3, [sp, #8]
 8013c76:	601f      	str	r7, [r3, #0]
 8013c78:	e6b0      	b.n	80139dc <__gethex+0xf8>
 8013c7a:	4299      	cmp	r1, r3
 8013c7c:	f843 cc04 	str.w	ip, [r3, #-4]
 8013c80:	d8d9      	bhi.n	8013c36 <__gethex+0x352>
 8013c82:	68a3      	ldr	r3, [r4, #8]
 8013c84:	459b      	cmp	fp, r3
 8013c86:	db17      	blt.n	8013cb8 <__gethex+0x3d4>
 8013c88:	6861      	ldr	r1, [r4, #4]
 8013c8a:	9801      	ldr	r0, [sp, #4]
 8013c8c:	3101      	adds	r1, #1
 8013c8e:	f7fd fe6d 	bl	801196c <_Balloc>
 8013c92:	4681      	mov	r9, r0
 8013c94:	b918      	cbnz	r0, 8013c9e <__gethex+0x3ba>
 8013c96:	4b1a      	ldr	r3, [pc, #104]	@ (8013d00 <__gethex+0x41c>)
 8013c98:	4602      	mov	r2, r0
 8013c9a:	2184      	movs	r1, #132	@ 0x84
 8013c9c:	e6c5      	b.n	8013a2a <__gethex+0x146>
 8013c9e:	6922      	ldr	r2, [r4, #16]
 8013ca0:	3202      	adds	r2, #2
 8013ca2:	f104 010c 	add.w	r1, r4, #12
 8013ca6:	0092      	lsls	r2, r2, #2
 8013ca8:	300c      	adds	r0, #12
 8013caa:	f7fc ff64 	bl	8010b76 <memcpy>
 8013cae:	4621      	mov	r1, r4
 8013cb0:	9801      	ldr	r0, [sp, #4]
 8013cb2:	f7fd fe9b 	bl	80119ec <_Bfree>
 8013cb6:	464c      	mov	r4, r9
 8013cb8:	6923      	ldr	r3, [r4, #16]
 8013cba:	1c5a      	adds	r2, r3, #1
 8013cbc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013cc0:	6122      	str	r2, [r4, #16]
 8013cc2:	2201      	movs	r2, #1
 8013cc4:	615a      	str	r2, [r3, #20]
 8013cc6:	e7be      	b.n	8013c46 <__gethex+0x362>
 8013cc8:	6922      	ldr	r2, [r4, #16]
 8013cca:	455a      	cmp	r2, fp
 8013ccc:	dd0b      	ble.n	8013ce6 <__gethex+0x402>
 8013cce:	2101      	movs	r1, #1
 8013cd0:	4620      	mov	r0, r4
 8013cd2:	f7ff fd9f 	bl	8013814 <rshift>
 8013cd6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013cda:	3701      	adds	r7, #1
 8013cdc:	42bb      	cmp	r3, r7
 8013cde:	f6ff aee0 	blt.w	8013aa2 <__gethex+0x1be>
 8013ce2:	2501      	movs	r5, #1
 8013ce4:	e7c2      	b.n	8013c6c <__gethex+0x388>
 8013ce6:	f016 061f 	ands.w	r6, r6, #31
 8013cea:	d0fa      	beq.n	8013ce2 <__gethex+0x3fe>
 8013cec:	4453      	add	r3, sl
 8013cee:	f1c6 0620 	rsb	r6, r6, #32
 8013cf2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8013cf6:	f7fd ff2b 	bl	8011b50 <__hi0bits>
 8013cfa:	42b0      	cmp	r0, r6
 8013cfc:	dbe7      	blt.n	8013cce <__gethex+0x3ea>
 8013cfe:	e7f0      	b.n	8013ce2 <__gethex+0x3fe>
 8013d00:	08014765 	.word	0x08014765

08013d04 <L_shift>:
 8013d04:	f1c2 0208 	rsb	r2, r2, #8
 8013d08:	0092      	lsls	r2, r2, #2
 8013d0a:	b570      	push	{r4, r5, r6, lr}
 8013d0c:	f1c2 0620 	rsb	r6, r2, #32
 8013d10:	6843      	ldr	r3, [r0, #4]
 8013d12:	6804      	ldr	r4, [r0, #0]
 8013d14:	fa03 f506 	lsl.w	r5, r3, r6
 8013d18:	432c      	orrs	r4, r5
 8013d1a:	40d3      	lsrs	r3, r2
 8013d1c:	6004      	str	r4, [r0, #0]
 8013d1e:	f840 3f04 	str.w	r3, [r0, #4]!
 8013d22:	4288      	cmp	r0, r1
 8013d24:	d3f4      	bcc.n	8013d10 <L_shift+0xc>
 8013d26:	bd70      	pop	{r4, r5, r6, pc}

08013d28 <__match>:
 8013d28:	b530      	push	{r4, r5, lr}
 8013d2a:	6803      	ldr	r3, [r0, #0]
 8013d2c:	3301      	adds	r3, #1
 8013d2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013d32:	b914      	cbnz	r4, 8013d3a <__match+0x12>
 8013d34:	6003      	str	r3, [r0, #0]
 8013d36:	2001      	movs	r0, #1
 8013d38:	bd30      	pop	{r4, r5, pc}
 8013d3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013d3e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8013d42:	2d19      	cmp	r5, #25
 8013d44:	bf98      	it	ls
 8013d46:	3220      	addls	r2, #32
 8013d48:	42a2      	cmp	r2, r4
 8013d4a:	d0f0      	beq.n	8013d2e <__match+0x6>
 8013d4c:	2000      	movs	r0, #0
 8013d4e:	e7f3      	b.n	8013d38 <__match+0x10>

08013d50 <__hexnan>:
 8013d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d54:	680b      	ldr	r3, [r1, #0]
 8013d56:	6801      	ldr	r1, [r0, #0]
 8013d58:	115e      	asrs	r6, r3, #5
 8013d5a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8013d5e:	f013 031f 	ands.w	r3, r3, #31
 8013d62:	b087      	sub	sp, #28
 8013d64:	bf18      	it	ne
 8013d66:	3604      	addne	r6, #4
 8013d68:	2500      	movs	r5, #0
 8013d6a:	1f37      	subs	r7, r6, #4
 8013d6c:	4682      	mov	sl, r0
 8013d6e:	4690      	mov	r8, r2
 8013d70:	9301      	str	r3, [sp, #4]
 8013d72:	f846 5c04 	str.w	r5, [r6, #-4]
 8013d76:	46b9      	mov	r9, r7
 8013d78:	463c      	mov	r4, r7
 8013d7a:	9502      	str	r5, [sp, #8]
 8013d7c:	46ab      	mov	fp, r5
 8013d7e:	784a      	ldrb	r2, [r1, #1]
 8013d80:	1c4b      	adds	r3, r1, #1
 8013d82:	9303      	str	r3, [sp, #12]
 8013d84:	b342      	cbz	r2, 8013dd8 <__hexnan+0x88>
 8013d86:	4610      	mov	r0, r2
 8013d88:	9105      	str	r1, [sp, #20]
 8013d8a:	9204      	str	r2, [sp, #16]
 8013d8c:	f7ff fd94 	bl	80138b8 <__hexdig_fun>
 8013d90:	2800      	cmp	r0, #0
 8013d92:	d151      	bne.n	8013e38 <__hexnan+0xe8>
 8013d94:	9a04      	ldr	r2, [sp, #16]
 8013d96:	9905      	ldr	r1, [sp, #20]
 8013d98:	2a20      	cmp	r2, #32
 8013d9a:	d818      	bhi.n	8013dce <__hexnan+0x7e>
 8013d9c:	9b02      	ldr	r3, [sp, #8]
 8013d9e:	459b      	cmp	fp, r3
 8013da0:	dd13      	ble.n	8013dca <__hexnan+0x7a>
 8013da2:	454c      	cmp	r4, r9
 8013da4:	d206      	bcs.n	8013db4 <__hexnan+0x64>
 8013da6:	2d07      	cmp	r5, #7
 8013da8:	dc04      	bgt.n	8013db4 <__hexnan+0x64>
 8013daa:	462a      	mov	r2, r5
 8013dac:	4649      	mov	r1, r9
 8013dae:	4620      	mov	r0, r4
 8013db0:	f7ff ffa8 	bl	8013d04 <L_shift>
 8013db4:	4544      	cmp	r4, r8
 8013db6:	d952      	bls.n	8013e5e <__hexnan+0x10e>
 8013db8:	2300      	movs	r3, #0
 8013dba:	f1a4 0904 	sub.w	r9, r4, #4
 8013dbe:	f844 3c04 	str.w	r3, [r4, #-4]
 8013dc2:	f8cd b008 	str.w	fp, [sp, #8]
 8013dc6:	464c      	mov	r4, r9
 8013dc8:	461d      	mov	r5, r3
 8013dca:	9903      	ldr	r1, [sp, #12]
 8013dcc:	e7d7      	b.n	8013d7e <__hexnan+0x2e>
 8013dce:	2a29      	cmp	r2, #41	@ 0x29
 8013dd0:	d157      	bne.n	8013e82 <__hexnan+0x132>
 8013dd2:	3102      	adds	r1, #2
 8013dd4:	f8ca 1000 	str.w	r1, [sl]
 8013dd8:	f1bb 0f00 	cmp.w	fp, #0
 8013ddc:	d051      	beq.n	8013e82 <__hexnan+0x132>
 8013dde:	454c      	cmp	r4, r9
 8013de0:	d206      	bcs.n	8013df0 <__hexnan+0xa0>
 8013de2:	2d07      	cmp	r5, #7
 8013de4:	dc04      	bgt.n	8013df0 <__hexnan+0xa0>
 8013de6:	462a      	mov	r2, r5
 8013de8:	4649      	mov	r1, r9
 8013dea:	4620      	mov	r0, r4
 8013dec:	f7ff ff8a 	bl	8013d04 <L_shift>
 8013df0:	4544      	cmp	r4, r8
 8013df2:	d936      	bls.n	8013e62 <__hexnan+0x112>
 8013df4:	f1a8 0204 	sub.w	r2, r8, #4
 8013df8:	4623      	mov	r3, r4
 8013dfa:	f853 1b04 	ldr.w	r1, [r3], #4
 8013dfe:	f842 1f04 	str.w	r1, [r2, #4]!
 8013e02:	429f      	cmp	r7, r3
 8013e04:	d2f9      	bcs.n	8013dfa <__hexnan+0xaa>
 8013e06:	1b3b      	subs	r3, r7, r4
 8013e08:	f023 0303 	bic.w	r3, r3, #3
 8013e0c:	3304      	adds	r3, #4
 8013e0e:	3401      	adds	r4, #1
 8013e10:	3e03      	subs	r6, #3
 8013e12:	42b4      	cmp	r4, r6
 8013e14:	bf88      	it	hi
 8013e16:	2304      	movhi	r3, #4
 8013e18:	4443      	add	r3, r8
 8013e1a:	2200      	movs	r2, #0
 8013e1c:	f843 2b04 	str.w	r2, [r3], #4
 8013e20:	429f      	cmp	r7, r3
 8013e22:	d2fb      	bcs.n	8013e1c <__hexnan+0xcc>
 8013e24:	683b      	ldr	r3, [r7, #0]
 8013e26:	b91b      	cbnz	r3, 8013e30 <__hexnan+0xe0>
 8013e28:	4547      	cmp	r7, r8
 8013e2a:	d128      	bne.n	8013e7e <__hexnan+0x12e>
 8013e2c:	2301      	movs	r3, #1
 8013e2e:	603b      	str	r3, [r7, #0]
 8013e30:	2005      	movs	r0, #5
 8013e32:	b007      	add	sp, #28
 8013e34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e38:	3501      	adds	r5, #1
 8013e3a:	2d08      	cmp	r5, #8
 8013e3c:	f10b 0b01 	add.w	fp, fp, #1
 8013e40:	dd06      	ble.n	8013e50 <__hexnan+0x100>
 8013e42:	4544      	cmp	r4, r8
 8013e44:	d9c1      	bls.n	8013dca <__hexnan+0x7a>
 8013e46:	2300      	movs	r3, #0
 8013e48:	f844 3c04 	str.w	r3, [r4, #-4]
 8013e4c:	2501      	movs	r5, #1
 8013e4e:	3c04      	subs	r4, #4
 8013e50:	6822      	ldr	r2, [r4, #0]
 8013e52:	f000 000f 	and.w	r0, r0, #15
 8013e56:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8013e5a:	6020      	str	r0, [r4, #0]
 8013e5c:	e7b5      	b.n	8013dca <__hexnan+0x7a>
 8013e5e:	2508      	movs	r5, #8
 8013e60:	e7b3      	b.n	8013dca <__hexnan+0x7a>
 8013e62:	9b01      	ldr	r3, [sp, #4]
 8013e64:	2b00      	cmp	r3, #0
 8013e66:	d0dd      	beq.n	8013e24 <__hexnan+0xd4>
 8013e68:	f1c3 0320 	rsb	r3, r3, #32
 8013e6c:	f04f 32ff 	mov.w	r2, #4294967295
 8013e70:	40da      	lsrs	r2, r3
 8013e72:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8013e76:	4013      	ands	r3, r2
 8013e78:	f846 3c04 	str.w	r3, [r6, #-4]
 8013e7c:	e7d2      	b.n	8013e24 <__hexnan+0xd4>
 8013e7e:	3f04      	subs	r7, #4
 8013e80:	e7d0      	b.n	8013e24 <__hexnan+0xd4>
 8013e82:	2004      	movs	r0, #4
 8013e84:	e7d5      	b.n	8013e32 <__hexnan+0xe2>

08013e86 <__ascii_mbtowc>:
 8013e86:	b082      	sub	sp, #8
 8013e88:	b901      	cbnz	r1, 8013e8c <__ascii_mbtowc+0x6>
 8013e8a:	a901      	add	r1, sp, #4
 8013e8c:	b142      	cbz	r2, 8013ea0 <__ascii_mbtowc+0x1a>
 8013e8e:	b14b      	cbz	r3, 8013ea4 <__ascii_mbtowc+0x1e>
 8013e90:	7813      	ldrb	r3, [r2, #0]
 8013e92:	600b      	str	r3, [r1, #0]
 8013e94:	7812      	ldrb	r2, [r2, #0]
 8013e96:	1e10      	subs	r0, r2, #0
 8013e98:	bf18      	it	ne
 8013e9a:	2001      	movne	r0, #1
 8013e9c:	b002      	add	sp, #8
 8013e9e:	4770      	bx	lr
 8013ea0:	4610      	mov	r0, r2
 8013ea2:	e7fb      	b.n	8013e9c <__ascii_mbtowc+0x16>
 8013ea4:	f06f 0001 	mvn.w	r0, #1
 8013ea8:	e7f8      	b.n	8013e9c <__ascii_mbtowc+0x16>

08013eaa <_realloc_r>:
 8013eaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013eae:	4607      	mov	r7, r0
 8013eb0:	4614      	mov	r4, r2
 8013eb2:	460d      	mov	r5, r1
 8013eb4:	b921      	cbnz	r1, 8013ec0 <_realloc_r+0x16>
 8013eb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013eba:	4611      	mov	r1, r2
 8013ebc:	f7fd bcca 	b.w	8011854 <_malloc_r>
 8013ec0:	b92a      	cbnz	r2, 8013ece <_realloc_r+0x24>
 8013ec2:	f7fd fc53 	bl	801176c <_free_r>
 8013ec6:	4625      	mov	r5, r4
 8013ec8:	4628      	mov	r0, r5
 8013eca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ece:	f000 f840 	bl	8013f52 <_malloc_usable_size_r>
 8013ed2:	4284      	cmp	r4, r0
 8013ed4:	4606      	mov	r6, r0
 8013ed6:	d802      	bhi.n	8013ede <_realloc_r+0x34>
 8013ed8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013edc:	d8f4      	bhi.n	8013ec8 <_realloc_r+0x1e>
 8013ede:	4621      	mov	r1, r4
 8013ee0:	4638      	mov	r0, r7
 8013ee2:	f7fd fcb7 	bl	8011854 <_malloc_r>
 8013ee6:	4680      	mov	r8, r0
 8013ee8:	b908      	cbnz	r0, 8013eee <_realloc_r+0x44>
 8013eea:	4645      	mov	r5, r8
 8013eec:	e7ec      	b.n	8013ec8 <_realloc_r+0x1e>
 8013eee:	42b4      	cmp	r4, r6
 8013ef0:	4622      	mov	r2, r4
 8013ef2:	4629      	mov	r1, r5
 8013ef4:	bf28      	it	cs
 8013ef6:	4632      	movcs	r2, r6
 8013ef8:	f7fc fe3d 	bl	8010b76 <memcpy>
 8013efc:	4629      	mov	r1, r5
 8013efe:	4638      	mov	r0, r7
 8013f00:	f7fd fc34 	bl	801176c <_free_r>
 8013f04:	e7f1      	b.n	8013eea <_realloc_r+0x40>

08013f06 <__ascii_wctomb>:
 8013f06:	4603      	mov	r3, r0
 8013f08:	4608      	mov	r0, r1
 8013f0a:	b141      	cbz	r1, 8013f1e <__ascii_wctomb+0x18>
 8013f0c:	2aff      	cmp	r2, #255	@ 0xff
 8013f0e:	d904      	bls.n	8013f1a <__ascii_wctomb+0x14>
 8013f10:	228a      	movs	r2, #138	@ 0x8a
 8013f12:	601a      	str	r2, [r3, #0]
 8013f14:	f04f 30ff 	mov.w	r0, #4294967295
 8013f18:	4770      	bx	lr
 8013f1a:	700a      	strb	r2, [r1, #0]
 8013f1c:	2001      	movs	r0, #1
 8013f1e:	4770      	bx	lr

08013f20 <fiprintf>:
 8013f20:	b40e      	push	{r1, r2, r3}
 8013f22:	b503      	push	{r0, r1, lr}
 8013f24:	4601      	mov	r1, r0
 8013f26:	ab03      	add	r3, sp, #12
 8013f28:	4805      	ldr	r0, [pc, #20]	@ (8013f40 <fiprintf+0x20>)
 8013f2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8013f2e:	6800      	ldr	r0, [r0, #0]
 8013f30:	9301      	str	r3, [sp, #4]
 8013f32:	f7ff f97b 	bl	801322c <_vfiprintf_r>
 8013f36:	b002      	add	sp, #8
 8013f38:	f85d eb04 	ldr.w	lr, [sp], #4
 8013f3c:	b003      	add	sp, #12
 8013f3e:	4770      	bx	lr
 8013f40:	24000034 	.word	0x24000034

08013f44 <abort>:
 8013f44:	b508      	push	{r3, lr}
 8013f46:	2006      	movs	r0, #6
 8013f48:	f000 f834 	bl	8013fb4 <raise>
 8013f4c:	2001      	movs	r0, #1
 8013f4e:	f7f0 f8ed 	bl	800412c <_exit>

08013f52 <_malloc_usable_size_r>:
 8013f52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013f56:	1f18      	subs	r0, r3, #4
 8013f58:	2b00      	cmp	r3, #0
 8013f5a:	bfbc      	itt	lt
 8013f5c:	580b      	ldrlt	r3, [r1, r0]
 8013f5e:	18c0      	addlt	r0, r0, r3
 8013f60:	4770      	bx	lr

08013f62 <_raise_r>:
 8013f62:	291f      	cmp	r1, #31
 8013f64:	b538      	push	{r3, r4, r5, lr}
 8013f66:	4605      	mov	r5, r0
 8013f68:	460c      	mov	r4, r1
 8013f6a:	d904      	bls.n	8013f76 <_raise_r+0x14>
 8013f6c:	2316      	movs	r3, #22
 8013f6e:	6003      	str	r3, [r0, #0]
 8013f70:	f04f 30ff 	mov.w	r0, #4294967295
 8013f74:	bd38      	pop	{r3, r4, r5, pc}
 8013f76:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8013f78:	b112      	cbz	r2, 8013f80 <_raise_r+0x1e>
 8013f7a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013f7e:	b94b      	cbnz	r3, 8013f94 <_raise_r+0x32>
 8013f80:	4628      	mov	r0, r5
 8013f82:	f000 f831 	bl	8013fe8 <_getpid_r>
 8013f86:	4622      	mov	r2, r4
 8013f88:	4601      	mov	r1, r0
 8013f8a:	4628      	mov	r0, r5
 8013f8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013f90:	f000 b818 	b.w	8013fc4 <_kill_r>
 8013f94:	2b01      	cmp	r3, #1
 8013f96:	d00a      	beq.n	8013fae <_raise_r+0x4c>
 8013f98:	1c59      	adds	r1, r3, #1
 8013f9a:	d103      	bne.n	8013fa4 <_raise_r+0x42>
 8013f9c:	2316      	movs	r3, #22
 8013f9e:	6003      	str	r3, [r0, #0]
 8013fa0:	2001      	movs	r0, #1
 8013fa2:	e7e7      	b.n	8013f74 <_raise_r+0x12>
 8013fa4:	2100      	movs	r1, #0
 8013fa6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013faa:	4620      	mov	r0, r4
 8013fac:	4798      	blx	r3
 8013fae:	2000      	movs	r0, #0
 8013fb0:	e7e0      	b.n	8013f74 <_raise_r+0x12>
	...

08013fb4 <raise>:
 8013fb4:	4b02      	ldr	r3, [pc, #8]	@ (8013fc0 <raise+0xc>)
 8013fb6:	4601      	mov	r1, r0
 8013fb8:	6818      	ldr	r0, [r3, #0]
 8013fba:	f7ff bfd2 	b.w	8013f62 <_raise_r>
 8013fbe:	bf00      	nop
 8013fc0:	24000034 	.word	0x24000034

08013fc4 <_kill_r>:
 8013fc4:	b538      	push	{r3, r4, r5, lr}
 8013fc6:	4d07      	ldr	r5, [pc, #28]	@ (8013fe4 <_kill_r+0x20>)
 8013fc8:	2300      	movs	r3, #0
 8013fca:	4604      	mov	r4, r0
 8013fcc:	4608      	mov	r0, r1
 8013fce:	4611      	mov	r1, r2
 8013fd0:	602b      	str	r3, [r5, #0]
 8013fd2:	f7f0 f89b 	bl	800410c <_kill>
 8013fd6:	1c43      	adds	r3, r0, #1
 8013fd8:	d102      	bne.n	8013fe0 <_kill_r+0x1c>
 8013fda:	682b      	ldr	r3, [r5, #0]
 8013fdc:	b103      	cbz	r3, 8013fe0 <_kill_r+0x1c>
 8013fde:	6023      	str	r3, [r4, #0]
 8013fe0:	bd38      	pop	{r3, r4, r5, pc}
 8013fe2:	bf00      	nop
 8013fe4:	24001970 	.word	0x24001970

08013fe8 <_getpid_r>:
 8013fe8:	f7f0 b888 	b.w	80040fc <_getpid>

08013fec <_init>:
 8013fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013fee:	bf00      	nop
 8013ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013ff2:	bc08      	pop	{r3}
 8013ff4:	469e      	mov	lr, r3
 8013ff6:	4770      	bx	lr

08013ff8 <_fini>:
 8013ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ffa:	bf00      	nop
 8013ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013ffe:	bc08      	pop	{r3}
 8014000:	469e      	mov	lr, r3
 8014002:	4770      	bx	lr
