

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream_Pipeline_loop_width'
================================================================
* Date:           Wed May 15 18:45:58 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.132 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        3|     3842|  30.000 ns|  38.420 us|    3|  3842|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_width  |        1|     3840|         2|          1|          1|  1 ~ 3840|       yes|
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.13>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%axi_data = alloca i32 1"   --->   Operation 6 'alloca' 'axi_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%axi_last = alloca i32 1"   --->   Operation 7 'alloca' 'axi_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_8"   --->   Operation 8 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_dest_V, void @empty_6, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_id_V, void @empty_6, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_last_V, void @empty_6, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_user_V, void @empty_6, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %s_axis_video_V_strb_V, void @empty_6, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %s_axis_video_V_keep_V, void @empty_6, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %s_axis_video_V_data_V, void @empty_6, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img, void @empty_9, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cond_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cond"   --->   Operation 17 'read' 'cond_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cols_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %cols"   --->   Operation 18 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%axi_data_2_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %axi_data_2"   --->   Operation 19 'read' 'axi_data_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%axi_last_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axi_last_2"   --->   Operation 20 'read' 'axi_last_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sof_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof_2"   --->   Operation 21 'read' 'sof_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 %axi_last_2_read, i1 %axi_last"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 %axi_data_2_read, i24 %axi_data"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %j"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.body12"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%eol = phi i1 %axi_last_4, void %if.end, i1 0, void %newFuncRoot"   --->   Operation 26 'phi' 'eol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sof = phi i1 0, void %if.end, i1 %sof_2_read, void %newFuncRoot"   --->   Operation 27 'phi' 'sof' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_1 = load i12 %j" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:207]   --->   Operation 28 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.54ns)   --->   "%icmp_ln207 = icmp_eq  i12 %j_1, i12 %cols_read" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:207]   --->   Operation 29 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 3840, i64 0"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.54ns)   --->   "%j_2 = add i12 %j_1, i12 1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:207]   --->   Operation 31 'add' 'j_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %icmp_ln207, void %for.body12.split, void %loop_wait_for_eol.loopexit.exitStub" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:207]   --->   Operation 32 'br' 'br_ln207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln209 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_26" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:209]   --->   Operation 33 'specpipeline' 'specpipeline_ln209' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln207 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:207]   --->   Operation 34 'specloopname' 'specloopname_ln207' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.97ns)   --->   "%or_ln210 = or i1 %sof, i1 %eol" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:210]   --->   Operation 35 'or' 'or_ln210' <Predicate = (!icmp_ln207)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %or_ln210, void %if.else, void %if.end" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:210]   --->   Operation 36 'br' 'br_ln210' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty = read i34 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:214]   --->   Operation 37 'read' 'empty' <Predicate = (!icmp_ln207 & !or_ln210)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%axi_data_1 = extractvalue i34 %empty" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:214]   --->   Operation 38 'extractvalue' 'axi_data_1' <Predicate = (!icmp_ln207 & !or_ln210)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%axi_last_5 = extractvalue i34 %empty" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:214]   --->   Operation 39 'extractvalue' 'axi_last_5' <Predicate = (!icmp_ln207 & !or_ln210)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln214 = store i1 %axi_last_5, i1 %axi_last" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:214]   --->   Operation 40 'store' 'store_ln214' <Predicate = (!icmp_ln207 & !or_ln210)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln214 = store i24 %axi_data_1, i24 %axi_data" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:214]   --->   Operation 41 'store' 'store_ln214' <Predicate = (!icmp_ln207 & !or_ln210)> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!icmp_ln207 & !or_ln210)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln207 = store i12 %j_2, i12 %j" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:207]   --->   Operation 43 'store' 'store_ln207' <Predicate = (!icmp_ln207)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln207 = br void %for.body12" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:207]   --->   Operation 44 'br' 'br_ln207' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%axi_data_load = load i24 %axi_data"   --->   Operation 55 'load' 'axi_data_load' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %eol_out, i1 %eol"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %axi_data_3_out, i24 %axi_data_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln207)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.88>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%axi_data_4 = load i24 %axi_data" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:49->/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:71->/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:231]   --->   Operation 45 'load' 'axi_data_4' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%axi_last_4 = load i1 %axi_last"   --->   Operation 46 'load' 'axi_last_4' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %axi_data_4, i32 16, i32 23" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:49->/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:71->/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:229]   --->   Operation 47 'partselect' 'tmp_s' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i24 %axi_data_4" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:49->/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:71->/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:231]   --->   Operation 48 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.24ns)   --->   "%select_ln235 = select i1 %cond_read, i8 %tmp_s, i8 %trunc_ln49" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:235]   --->   Operation 49 'select' 'select_ln235' <Predicate = (!icmp_ln207)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %axi_data_4, i32 8, i32 15" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:49->/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:71->/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:231]   --->   Operation 50 'partselect' 'tmp_1' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.24ns)   --->   "%select_ln235_1 = select i1 %cond_read, i8 %trunc_ln49, i8 %tmp_1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:235]   --->   Operation 51 'select' 'select_ln235_1' <Predicate = (!icmp_ln207)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.24ns)   --->   "%select_ln235_2 = select i1 %cond_read, i8 %tmp_1, i8 %tmp_s" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:235]   --->   Operation 52 'select' 'select_ln235_2' <Predicate = (!icmp_ln207)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %select_ln235_2, i8 %select_ln235_1, i8 %select_ln235" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:247]   --->   Operation 53 'bitconcatenate' 'p_0' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (3.63ns)   --->   "%write_ln247 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %img, i24 %p_0" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:247]   --->   Operation 54 'write' 'write_ln247' <Predicate = (!icmp_ln207)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.132ns
The critical path consists of the following:
	'alloca' operation ('j') [16]  (0.000 ns)
	'load' operation ('j', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:207) on local variable 'j' [40]  (0.000 ns)
	'add' operation ('j', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:207) [43]  (1.547 ns)
	'store' operation ('store_ln207', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:207) of variable 'j', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:207 on local variable 'j' [68]  (1.588 ns)
	blocking operation 1.997 ns on control path)

 <State 2>: 4.882ns
The critical path consists of the following:
	'load' operation ('axi.data', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:49->/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:71->/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:231) on local variable 'axi.data' [58]  (0.000 ns)
	'select' operation ('select_ln235', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:235) [62]  (1.248 ns)
	fifo write operation ('write_ln247', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:247) on port 'img' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:247) [67]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
