core :0 line number 0: cycle 1: $s0 = 1000
core :1 line number 0: cycle 1: $s0 = 1000
core :2 line number 0: cycle 1: $t1 = 5024
core :3 line number 0: cycle 1: $t0 = 450
core :0 line number 1: cycle 2: $s1 = 2500
core :1 line number 1: cycle 2: $s1 = 2500
core :2 line number 1: cycle 2: $t2 = 6024
core :3 line number 1: cycle 2: $t1 = 36
core :0 line number 2: cycle 3: $s2 = 5000
core :1 line number 2: cycle 3: $s1 = 0
core :2 line number 2: cycle 3:  instruction saved in wait buffer
core :2 line number 2: cycle 4 - 15: $t1 = 0
core :3 line number 2: cycle 3: $t2 = 486
core :0 line number 3: cycle 4: $s3 = 6500
core :1 line number 3: cycle 4: instruction saved in wait buffer
core :2 line number 3: cycle 4: instruction saved in wait buffer
core :3 line number 3: cycle 4: $t3 = 16200
core :0 line number 4: cycle 5: $t0 = 1
core :1 line number 4: cycle 5: $s0 = 1004
core :2 line number 4: cycle 5: instruction saved in wait buffer
core :3 line number 4: cycle 5: $s0 = 1000
core :0 line number 5: cycle 6: $t1 = 2
core :3 line number 5: cycle 6: $s1 = 1024
core :0 line number 6: cycle 7: $t2 = 3
core :3 line number 6: cycle 7: $t0 = 100
core :0 line number 7: cycle 8: $t3 = 4
core :3 line number 7: cycle 8: $t1 = 2
core :0 line number 8: cycle 9: instruction saved in wait buffer
core :3 line number 8: cycle 9: instruction saved in wait buffer
core :0 line number 9: cycle 10: instruction saved in wait buffer
core :3 line number 9: cycle 10: $t0 = 200
core :0 line number 10: cycle 11: instruction saved in wait buffer
core :3 line number 10: cycle 11: instruction saved in wait buffer
core :0 line number 11: cycle 12: instruction saved in wait buffer
core :3 line number 11: cycle 12: $t4 = -198
core :0 line number 12: cycle 13: instruction saved in wait buffer
core :3 line number 12: cycle 13: instruction saved in wait buffer
core :0 line number 13: cycle 14: instruction saved in wait buffer
core :3 line number 13: cycle 14: instruction saved in wait buffer
core :0 line number 14: cycle 15: $t9 = 400
core :1 line number 3: cycle 16 - 27: $t1 = 0
core :0 line number 15: cycle 16: $t3 = 43
core :2 line number 5: cycle 16: instruction saved in wait buffer
core :0 line number 16: cycle 17: instruction saved in wait buffer
core :0 line number 17: cycle 18: instruction saved in wait buffer
core :1 line number 5: cycle 27: write port of this core busy WAITING....
core :2 line number 3: cycle 28 - 39: memory address 538312-538315 = 0
core :1 line number 5: cycle 28: $t2 = -10
core :1 line number 6: cycle 29: $t0 = 1
core :1 line number 7: cycle 30: $t1 = 2
core :1 line number 8: cycle 31: instruction saved in wait buffer
core :1 line number 9: cycle 32: $s0 = 1008
core :1 line number 10: cycle 33: instruction saved in wait buffer
core :2 line number 6: cycle 39: write port of this core busy WAITING....
core :2 line number 4: cycle 40 - 61: $t3 = 0
core :2 line number 6: cycle 61: write port of this core busy WAITING....
core :0 line number 8: cycle 62 - 73: memory address 1000-1003 = 1
core :2 line number 6: cycle 62: $t2 = 6024
core :2 line number 7: cycle 63: $t1 = 6024
core :2 line number 8: cycle 64: $t3 = 6124
Forwarding ...core :0 line number 12: cycle 74 - 74: $t5 = 100
core :2 line number 5: cycle 75 - 96: $t4 = 0
core :2 line number 9: cycle 96: write port of this core busy WAITING....
core :3 line number 8: cycle 97 - 108: memory address 787432-787435 = 100
core :2 line number 9: cycle 97: $t4 = 66
core :3 line number 14: cycle 108: write port of this core busy WAITING....
Forwarding ...core :3 line number 12: cycle 109 - 109: $t2 = 100
core :3 line number 14: cycle 109: write port of this core busy WAITING....
core :1 line number 8: cycle 110 - 131: $t0 = 0
core :1 line number 11: cycle 131: write port of this core busy WAITING....
core :3 line number 13: cycle 132 - 143: $t3 = 2
core :3 line number 14: cycle 143: write port of this core busy WAITING....
core :3 line number 10: cycle 144 - 145: memory address 787456-787459 = 2
core :3 line number 14: cycle 144: $t3 = 102
core :3 line number 15: cycle 145: write port of this core busy WAITING....
core :1 line number 10: cycle 146 - 167: $t1 = 0
core :3 line number 15: cycle 146: $s2 = 1028
core :3 line number 16: cycle 147: instruction saved in wait buffer
core :3 line number 17: cycle 148: instruction saved in wait buffer
core :3 line number 18: cycle 149: instruction saved in wait buffer
core :3 line number 19: cycle 150: $t6 = 1
core :3 line number 20: cycle 151: $t3 = 200
core :3 line number 21: cycle 152: jumped to line number 22
core :3 line number 22: cycle 153: jumped to line number 24
core :3 line number 24: cycle 154: $t2 = 202
core :3 line number 25: cycle 155: $t3 = 400
core :3 line number 26: cycle 156: $t4 = -198
core :3 line number 27: cycle 157: instruction saved in wait buffer
core :3 line number 18: Deleted from wait buffer
core :3 line number 28: cycle 158: instruction saved in wait buffer
core :1 line number 11: cycle 167: write port of this core busy WAITING....
core :0 line number 9: cycle 168 - 179: memory address 2500-2503 = 2
core :1 line number 11: cycle 168: $t2 = 0
core :1 line number 12: cycle 169: $s1 = 0
core :1 line number 13: cycle 170: $s3 = 0
core :1 line number 14: cycle 171: $t1 = 2
core :1 line number 15: cycle 172: $t2 = 3
core :1 line number 16: cycle 173: $t3 = 4
core :1 line number 17: cycle 174: instruction saved in wait buffer
core :1 line number 18: cycle 175: instruction saved in wait buffer
core :1 line number 19: cycle 176: $t4 = 5024
core :1 line number 20: cycle 177: $t5 = 6024
core :1 line number 21: cycle 178: instruction saved in wait buffer
core :1 line number 21: Deleted from wait buffer
core :1 line number 22: cycle 179: instruction saved in wait buffer
Forwarding ...core :0 line number 13: cycle 180 - 180: $t6 = 2
core :1 line number 23: cycle 180: $s1 = 4
core :0 line number 10: cycle 181 - 202: memory address 5000-5003 = 3
core :1 line number 24: cycle 181: instruction saved in wait buffer
core :1 line number 25: cycle 182: $s0 = 1008
core :1 line number 26: cycle 183: instruction saved in wait buffer
core :1 line number 27: cycle 184: instruction saved in wait buffer
core :1 line number 28: cycle 185: instruction saved in wait buffer
core :1 line number 28: Deleted from wait buffer
core :1 line number 29: cycle 186: $t0 = 12
core :1 line number 30: cycle 187: $t1 = 24
Forwarding ...core :0 line number 16: cycle 203 - 203: $t7 = 0
core :1 line number 26: cycle 204 - 225: $t3 = 0
core :0 line number 11: cycle 226 - 237: memory address 6500-6503 = 4
core :1 line number 31: cycle 226: instruction saved in wait buffer
core :1 line number 32: cycle 227: $t1 = 124
core :1 line number 33: cycle 228: instruction saved in wait buffer
core :1 line number 34: cycle 229: instruction saved in wait buffer
Forwarding ...core :0 line number 17 : cycle 238 - 238: $t8 = 0
core :3 line number 16 : cycle 239 - 260: memory address 787460-787463 = 102
core :3 line number 17 : cycle 261 - 282: memory address 786640-786643 = 2
core :3 line number 27 : cycle 283 - 284: memory address 786640-786643 = 2
Forwarding ...core :3 line number 28 : cycle 285 - 285: $t5 = 2
core :1 line number 17 : cycle 286 - 307: memory address 275152-275155 = 0
core :1 line number 18 : cycle 308 - 329: memory address 274144-274147 = 2
core :1 line number 24 : cycle 330 - 331: memory address 274148-274151 = 4
core :1 line number 22 : cycle 332 - 353: memory address 266147-266150 = 0
core :1 line number 31 : cycle 354 - 355: memory address 266144-266147 = 12
Forwarding ...core :1 line number 27 : cycle 356 - 356: $t5 = 0
core :1 line number 33 : cycle 357 - 378: memory address 266244-266247 = 12
core :1 line number 34 : cycle 379 - 400: memory address 270344-270347 = 12

The instructions remaining in dram which have not been executed are 
NONE

Core : 0 completed successfully
Core : 1 completed successfully
Core : 2 completed successfully
Core : 3 completed successfully

Total number of cycles : 401
Total number of row buffer updates : 30
