
stm32_mainMCU_Code_v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e284  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000538  0800e3c8  0800e3c8  0001e3c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800e900  0800e900  0001e900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800e908  0800e908  0001e908  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800e90c  0800e90c  0001e90c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000d4  20000004  0800e910  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 TIMERSERVER_CONTEXT 00000099  200000d8  0800e9e4  000200d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  20000174  0800ea7d  00020174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004fe8  20000188  0800ea8e  00020188  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20005170  0800ea8e  00025170  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020185  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000024  20030000  20030000  00030000  2**2
                  ALLOC
 13 MB_MEM1       000000a0  20030024  20030024  00030000  2**2
                  ALLOC
 14 MB_MEM2       00000a96  200300c4  200300c4  00030000  2**2
                  ALLOC
 15 .debug_info   0005fc70  00000000  00000000  000201b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_abbrev 00009b25  00000000  00000000  0007fe25  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    00021a80  00000000  00000000  0008994a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_aranges 00002e60  00000000  00000000  000ab3d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_ranges 00003100  00000000  00000000  000ae230  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_macro  00032156  00000000  00000000  000b1330  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_line   00037da2  00000000  00000000  000e3486  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_str    00115ea7  00000000  00000000  0011b228  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .comment      0000007b  00000000  00000000  002310cf  2**0
                  CONTENTS, READONLY
 24 .debug_frame  000082e0  00000000  00000000  0023114c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000188 	.word	0x20000188
 800015c:	00000000 	.word	0x00000000
 8000160:	0800e3ac 	.word	0x0800e3ac

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000018c 	.word	0x2000018c
 800017c:	0800e3ac 	.word	0x0800e3ac

08000180 <strcmp>:
 8000180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000188:	2a01      	cmp	r2, #1
 800018a:	bf28      	it	cs
 800018c:	429a      	cmpcs	r2, r3
 800018e:	d0f7      	beq.n	8000180 <strcmp>
 8000190:	1ad0      	subs	r0, r2, r3
 8000192:	4770      	bx	lr

08000194 <__aeabi_drsub>:
 8000194:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000198:	e002      	b.n	80001a0 <__adddf3>
 800019a:	bf00      	nop

0800019c <__aeabi_dsub>:
 800019c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001a0 <__adddf3>:
 80001a0:	b530      	push	{r4, r5, lr}
 80001a2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001aa:	ea94 0f05 	teq	r4, r5
 80001ae:	bf08      	it	eq
 80001b0:	ea90 0f02 	teqeq	r0, r2
 80001b4:	bf1f      	itttt	ne
 80001b6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ba:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001be:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001c2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c6:	f000 80e2 	beq.w	800038e <__adddf3+0x1ee>
 80001ca:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ce:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001d2:	bfb8      	it	lt
 80001d4:	426d      	neglt	r5, r5
 80001d6:	dd0c      	ble.n	80001f2 <__adddf3+0x52>
 80001d8:	442c      	add	r4, r5
 80001da:	ea80 0202 	eor.w	r2, r0, r2
 80001de:	ea81 0303 	eor.w	r3, r1, r3
 80001e2:	ea82 0000 	eor.w	r0, r2, r0
 80001e6:	ea83 0101 	eor.w	r1, r3, r1
 80001ea:	ea80 0202 	eor.w	r2, r0, r2
 80001ee:	ea81 0303 	eor.w	r3, r1, r3
 80001f2:	2d36      	cmp	r5, #54	; 0x36
 80001f4:	bf88      	it	hi
 80001f6:	bd30      	pophi	{r4, r5, pc}
 80001f8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000200:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000204:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000208:	d002      	beq.n	8000210 <__adddf3+0x70>
 800020a:	4240      	negs	r0, r0
 800020c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000210:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000214:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000218:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800021c:	d002      	beq.n	8000224 <__adddf3+0x84>
 800021e:	4252      	negs	r2, r2
 8000220:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000224:	ea94 0f05 	teq	r4, r5
 8000228:	f000 80a7 	beq.w	800037a <__adddf3+0x1da>
 800022c:	f1a4 0401 	sub.w	r4, r4, #1
 8000230:	f1d5 0e20 	rsbs	lr, r5, #32
 8000234:	db0d      	blt.n	8000252 <__adddf3+0xb2>
 8000236:	fa02 fc0e 	lsl.w	ip, r2, lr
 800023a:	fa22 f205 	lsr.w	r2, r2, r5
 800023e:	1880      	adds	r0, r0, r2
 8000240:	f141 0100 	adc.w	r1, r1, #0
 8000244:	fa03 f20e 	lsl.w	r2, r3, lr
 8000248:	1880      	adds	r0, r0, r2
 800024a:	fa43 f305 	asr.w	r3, r3, r5
 800024e:	4159      	adcs	r1, r3
 8000250:	e00e      	b.n	8000270 <__adddf3+0xd0>
 8000252:	f1a5 0520 	sub.w	r5, r5, #32
 8000256:	f10e 0e20 	add.w	lr, lr, #32
 800025a:	2a01      	cmp	r2, #1
 800025c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000260:	bf28      	it	cs
 8000262:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000266:	fa43 f305 	asr.w	r3, r3, r5
 800026a:	18c0      	adds	r0, r0, r3
 800026c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000270:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000274:	d507      	bpl.n	8000286 <__adddf3+0xe6>
 8000276:	f04f 0e00 	mov.w	lr, #0
 800027a:	f1dc 0c00 	rsbs	ip, ip, #0
 800027e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000282:	eb6e 0101 	sbc.w	r1, lr, r1
 8000286:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800028a:	d31b      	bcc.n	80002c4 <__adddf3+0x124>
 800028c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000290:	d30c      	bcc.n	80002ac <__adddf3+0x10c>
 8000292:	0849      	lsrs	r1, r1, #1
 8000294:	ea5f 0030 	movs.w	r0, r0, rrx
 8000298:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800029c:	f104 0401 	add.w	r4, r4, #1
 80002a0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002a8:	f080 809a 	bcs.w	80003e0 <__adddf3+0x240>
 80002ac:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002b0:	bf08      	it	eq
 80002b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b6:	f150 0000 	adcs.w	r0, r0, #0
 80002ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002be:	ea41 0105 	orr.w	r1, r1, r5
 80002c2:	bd30      	pop	{r4, r5, pc}
 80002c4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c8:	4140      	adcs	r0, r0
 80002ca:	eb41 0101 	adc.w	r1, r1, r1
 80002ce:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002d2:	f1a4 0401 	sub.w	r4, r4, #1
 80002d6:	d1e9      	bne.n	80002ac <__adddf3+0x10c>
 80002d8:	f091 0f00 	teq	r1, #0
 80002dc:	bf04      	itt	eq
 80002de:	4601      	moveq	r1, r0
 80002e0:	2000      	moveq	r0, #0
 80002e2:	fab1 f381 	clz	r3, r1
 80002e6:	bf08      	it	eq
 80002e8:	3320      	addeq	r3, #32
 80002ea:	f1a3 030b 	sub.w	r3, r3, #11
 80002ee:	f1b3 0220 	subs.w	r2, r3, #32
 80002f2:	da0c      	bge.n	800030e <__adddf3+0x16e>
 80002f4:	320c      	adds	r2, #12
 80002f6:	dd08      	ble.n	800030a <__adddf3+0x16a>
 80002f8:	f102 0c14 	add.w	ip, r2, #20
 80002fc:	f1c2 020c 	rsb	r2, r2, #12
 8000300:	fa01 f00c 	lsl.w	r0, r1, ip
 8000304:	fa21 f102 	lsr.w	r1, r1, r2
 8000308:	e00c      	b.n	8000324 <__adddf3+0x184>
 800030a:	f102 0214 	add.w	r2, r2, #20
 800030e:	bfd8      	it	le
 8000310:	f1c2 0c20 	rsble	ip, r2, #32
 8000314:	fa01 f102 	lsl.w	r1, r1, r2
 8000318:	fa20 fc0c 	lsr.w	ip, r0, ip
 800031c:	bfdc      	itt	le
 800031e:	ea41 010c 	orrle.w	r1, r1, ip
 8000322:	4090      	lslle	r0, r2
 8000324:	1ae4      	subs	r4, r4, r3
 8000326:	bfa2      	ittt	ge
 8000328:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800032c:	4329      	orrge	r1, r5
 800032e:	bd30      	popge	{r4, r5, pc}
 8000330:	ea6f 0404 	mvn.w	r4, r4
 8000334:	3c1f      	subs	r4, #31
 8000336:	da1c      	bge.n	8000372 <__adddf3+0x1d2>
 8000338:	340c      	adds	r4, #12
 800033a:	dc0e      	bgt.n	800035a <__adddf3+0x1ba>
 800033c:	f104 0414 	add.w	r4, r4, #20
 8000340:	f1c4 0220 	rsb	r2, r4, #32
 8000344:	fa20 f004 	lsr.w	r0, r0, r4
 8000348:	fa01 f302 	lsl.w	r3, r1, r2
 800034c:	ea40 0003 	orr.w	r0, r0, r3
 8000350:	fa21 f304 	lsr.w	r3, r1, r4
 8000354:	ea45 0103 	orr.w	r1, r5, r3
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f1c4 040c 	rsb	r4, r4, #12
 800035e:	f1c4 0220 	rsb	r2, r4, #32
 8000362:	fa20 f002 	lsr.w	r0, r0, r2
 8000366:	fa01 f304 	lsl.w	r3, r1, r4
 800036a:	ea40 0003 	orr.w	r0, r0, r3
 800036e:	4629      	mov	r1, r5
 8000370:	bd30      	pop	{r4, r5, pc}
 8000372:	fa21 f004 	lsr.w	r0, r1, r4
 8000376:	4629      	mov	r1, r5
 8000378:	bd30      	pop	{r4, r5, pc}
 800037a:	f094 0f00 	teq	r4, #0
 800037e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000382:	bf06      	itte	eq
 8000384:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000388:	3401      	addeq	r4, #1
 800038a:	3d01      	subne	r5, #1
 800038c:	e74e      	b.n	800022c <__adddf3+0x8c>
 800038e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000392:	bf18      	it	ne
 8000394:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000398:	d029      	beq.n	80003ee <__adddf3+0x24e>
 800039a:	ea94 0f05 	teq	r4, r5
 800039e:	bf08      	it	eq
 80003a0:	ea90 0f02 	teqeq	r0, r2
 80003a4:	d005      	beq.n	80003b2 <__adddf3+0x212>
 80003a6:	ea54 0c00 	orrs.w	ip, r4, r0
 80003aa:	bf04      	itt	eq
 80003ac:	4619      	moveq	r1, r3
 80003ae:	4610      	moveq	r0, r2
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	ea91 0f03 	teq	r1, r3
 80003b6:	bf1e      	ittt	ne
 80003b8:	2100      	movne	r1, #0
 80003ba:	2000      	movne	r0, #0
 80003bc:	bd30      	popne	{r4, r5, pc}
 80003be:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003c2:	d105      	bne.n	80003d0 <__adddf3+0x230>
 80003c4:	0040      	lsls	r0, r0, #1
 80003c6:	4149      	adcs	r1, r1
 80003c8:	bf28      	it	cs
 80003ca:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003d4:	bf3c      	itt	cc
 80003d6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003da:	bd30      	popcc	{r4, r5, pc}
 80003dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003e0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003e4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003e8:	f04f 0000 	mov.w	r0, #0
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003f2:	bf1a      	itte	ne
 80003f4:	4619      	movne	r1, r3
 80003f6:	4610      	movne	r0, r2
 80003f8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003fc:	bf1c      	itt	ne
 80003fe:	460b      	movne	r3, r1
 8000400:	4602      	movne	r2, r0
 8000402:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000406:	bf06      	itte	eq
 8000408:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800040c:	ea91 0f03 	teqeq	r1, r3
 8000410:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	bf00      	nop

08000418 <__aeabi_ui2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f04f 0500 	mov.w	r5, #0
 8000430:	f04f 0100 	mov.w	r1, #0
 8000434:	e750      	b.n	80002d8 <__adddf3+0x138>
 8000436:	bf00      	nop

08000438 <__aeabi_i2d>:
 8000438:	f090 0f00 	teq	r0, #0
 800043c:	bf04      	itt	eq
 800043e:	2100      	moveq	r1, #0
 8000440:	4770      	bxeq	lr
 8000442:	b530      	push	{r4, r5, lr}
 8000444:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000448:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800044c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000450:	bf48      	it	mi
 8000452:	4240      	negmi	r0, r0
 8000454:	f04f 0100 	mov.w	r1, #0
 8000458:	e73e      	b.n	80002d8 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_f2d>:
 800045c:	0042      	lsls	r2, r0, #1
 800045e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000462:	ea4f 0131 	mov.w	r1, r1, rrx
 8000466:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800046a:	bf1f      	itttt	ne
 800046c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000470:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000474:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000478:	4770      	bxne	lr
 800047a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800047e:	bf08      	it	eq
 8000480:	4770      	bxeq	lr
 8000482:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000486:	bf04      	itt	eq
 8000488:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000494:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000498:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800049c:	e71c      	b.n	80002d8 <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_ul2d>:
 80004a0:	ea50 0201 	orrs.w	r2, r0, r1
 80004a4:	bf08      	it	eq
 80004a6:	4770      	bxeq	lr
 80004a8:	b530      	push	{r4, r5, lr}
 80004aa:	f04f 0500 	mov.w	r5, #0
 80004ae:	e00a      	b.n	80004c6 <__aeabi_l2d+0x16>

080004b0 <__aeabi_l2d>:
 80004b0:	ea50 0201 	orrs.w	r2, r0, r1
 80004b4:	bf08      	it	eq
 80004b6:	4770      	bxeq	lr
 80004b8:	b530      	push	{r4, r5, lr}
 80004ba:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004be:	d502      	bpl.n	80004c6 <__aeabi_l2d+0x16>
 80004c0:	4240      	negs	r0, r0
 80004c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ca:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ce:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004d2:	f43f aed8 	beq.w	8000286 <__adddf3+0xe6>
 80004d6:	f04f 0203 	mov.w	r2, #3
 80004da:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004de:	bf18      	it	ne
 80004e0:	3203      	addne	r2, #3
 80004e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e6:	bf18      	it	ne
 80004e8:	3203      	addne	r2, #3
 80004ea:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ee:	f1c2 0320 	rsb	r3, r2, #32
 80004f2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f6:	fa20 f002 	lsr.w	r0, r0, r2
 80004fa:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fe:	ea40 000e 	orr.w	r0, r0, lr
 8000502:	fa21 f102 	lsr.w	r1, r1, r2
 8000506:	4414      	add	r4, r2
 8000508:	e6bd      	b.n	8000286 <__adddf3+0xe6>
 800050a:	bf00      	nop

0800050c <__aeabi_dmul>:
 800050c:	b570      	push	{r4, r5, r6, lr}
 800050e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000512:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000516:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800051a:	bf1d      	ittte	ne
 800051c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000520:	ea94 0f0c 	teqne	r4, ip
 8000524:	ea95 0f0c 	teqne	r5, ip
 8000528:	f000 f8de 	bleq	80006e8 <__aeabi_dmul+0x1dc>
 800052c:	442c      	add	r4, r5
 800052e:	ea81 0603 	eor.w	r6, r1, r3
 8000532:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000536:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800053a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800053e:	bf18      	it	ne
 8000540:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000544:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000548:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800054c:	d038      	beq.n	80005c0 <__aeabi_dmul+0xb4>
 800054e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000552:	f04f 0500 	mov.w	r5, #0
 8000556:	fbe1 e502 	umlal	lr, r5, r1, r2
 800055a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800055e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000562:	f04f 0600 	mov.w	r6, #0
 8000566:	fbe1 5603 	umlal	r5, r6, r1, r3
 800056a:	f09c 0f00 	teq	ip, #0
 800056e:	bf18      	it	ne
 8000570:	f04e 0e01 	orrne.w	lr, lr, #1
 8000574:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000578:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800057c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000580:	d204      	bcs.n	800058c <__aeabi_dmul+0x80>
 8000582:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000586:	416d      	adcs	r5, r5
 8000588:	eb46 0606 	adc.w	r6, r6, r6
 800058c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000590:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000594:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000598:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800059c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005a0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005a4:	bf88      	it	hi
 80005a6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005aa:	d81e      	bhi.n	80005ea <__aeabi_dmul+0xde>
 80005ac:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005b0:	bf08      	it	eq
 80005b2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005b6:	f150 0000 	adcs.w	r0, r0, #0
 80005ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005be:	bd70      	pop	{r4, r5, r6, pc}
 80005c0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005c4:	ea46 0101 	orr.w	r1, r6, r1
 80005c8:	ea40 0002 	orr.w	r0, r0, r2
 80005cc:	ea81 0103 	eor.w	r1, r1, r3
 80005d0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005d4:	bfc2      	ittt	gt
 80005d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005de:	bd70      	popgt	{r4, r5, r6, pc}
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f04f 0e00 	mov.w	lr, #0
 80005e8:	3c01      	subs	r4, #1
 80005ea:	f300 80ab 	bgt.w	8000744 <__aeabi_dmul+0x238>
 80005ee:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005f2:	bfde      	ittt	le
 80005f4:	2000      	movle	r0, #0
 80005f6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005fa:	bd70      	pople	{r4, r5, r6, pc}
 80005fc:	f1c4 0400 	rsb	r4, r4, #0
 8000600:	3c20      	subs	r4, #32
 8000602:	da35      	bge.n	8000670 <__aeabi_dmul+0x164>
 8000604:	340c      	adds	r4, #12
 8000606:	dc1b      	bgt.n	8000640 <__aeabi_dmul+0x134>
 8000608:	f104 0414 	add.w	r4, r4, #20
 800060c:	f1c4 0520 	rsb	r5, r4, #32
 8000610:	fa00 f305 	lsl.w	r3, r0, r5
 8000614:	fa20 f004 	lsr.w	r0, r0, r4
 8000618:	fa01 f205 	lsl.w	r2, r1, r5
 800061c:	ea40 0002 	orr.w	r0, r0, r2
 8000620:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000624:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	fa21 f604 	lsr.w	r6, r1, r4
 8000630:	eb42 0106 	adc.w	r1, r2, r6
 8000634:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000638:	bf08      	it	eq
 800063a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063e:	bd70      	pop	{r4, r5, r6, pc}
 8000640:	f1c4 040c 	rsb	r4, r4, #12
 8000644:	f1c4 0520 	rsb	r5, r4, #32
 8000648:	fa00 f304 	lsl.w	r3, r0, r4
 800064c:	fa20 f005 	lsr.w	r0, r0, r5
 8000650:	fa01 f204 	lsl.w	r2, r1, r4
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	f141 0100 	adc.w	r1, r1, #0
 8000664:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000668:	bf08      	it	eq
 800066a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066e:	bd70      	pop	{r4, r5, r6, pc}
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f205 	lsl.w	r2, r0, r5
 8000678:	ea4e 0e02 	orr.w	lr, lr, r2
 800067c:	fa20 f304 	lsr.w	r3, r0, r4
 8000680:	fa01 f205 	lsl.w	r2, r1, r5
 8000684:	ea43 0302 	orr.w	r3, r3, r2
 8000688:	fa21 f004 	lsr.w	r0, r1, r4
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	fa21 f204 	lsr.w	r2, r1, r4
 8000694:	ea20 0002 	bic.w	r0, r0, r2
 8000698:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800069c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a0:	bf08      	it	eq
 80006a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a6:	bd70      	pop	{r4, r5, r6, pc}
 80006a8:	f094 0f00 	teq	r4, #0
 80006ac:	d10f      	bne.n	80006ce <__aeabi_dmul+0x1c2>
 80006ae:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006b2:	0040      	lsls	r0, r0, #1
 80006b4:	eb41 0101 	adc.w	r1, r1, r1
 80006b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3c01      	subeq	r4, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1a6>
 80006c2:	ea41 0106 	orr.w	r1, r1, r6
 80006c6:	f095 0f00 	teq	r5, #0
 80006ca:	bf18      	it	ne
 80006cc:	4770      	bxne	lr
 80006ce:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006d2:	0052      	lsls	r2, r2, #1
 80006d4:	eb43 0303 	adc.w	r3, r3, r3
 80006d8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006dc:	bf08      	it	eq
 80006de:	3d01      	subeq	r5, #1
 80006e0:	d0f7      	beq.n	80006d2 <__aeabi_dmul+0x1c6>
 80006e2:	ea43 0306 	orr.w	r3, r3, r6
 80006e6:	4770      	bx	lr
 80006e8:	ea94 0f0c 	teq	r4, ip
 80006ec:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006f0:	bf18      	it	ne
 80006f2:	ea95 0f0c 	teqne	r5, ip
 80006f6:	d00c      	beq.n	8000712 <__aeabi_dmul+0x206>
 80006f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006fc:	bf18      	it	ne
 80006fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000702:	d1d1      	bne.n	80006a8 <__aeabi_dmul+0x19c>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000716:	bf06      	itte	eq
 8000718:	4610      	moveq	r0, r2
 800071a:	4619      	moveq	r1, r3
 800071c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000720:	d019      	beq.n	8000756 <__aeabi_dmul+0x24a>
 8000722:	ea94 0f0c 	teq	r4, ip
 8000726:	d102      	bne.n	800072e <__aeabi_dmul+0x222>
 8000728:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800072c:	d113      	bne.n	8000756 <__aeabi_dmul+0x24a>
 800072e:	ea95 0f0c 	teq	r5, ip
 8000732:	d105      	bne.n	8000740 <__aeabi_dmul+0x234>
 8000734:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000738:	bf1c      	itt	ne
 800073a:	4610      	movne	r0, r2
 800073c:	4619      	movne	r1, r3
 800073e:	d10a      	bne.n	8000756 <__aeabi_dmul+0x24a>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800074c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800075a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800075e:	bd70      	pop	{r4, r5, r6, pc}

08000760 <__aeabi_ddiv>:
 8000760:	b570      	push	{r4, r5, r6, lr}
 8000762:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000766:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800076a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800076e:	bf1d      	ittte	ne
 8000770:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000774:	ea94 0f0c 	teqne	r4, ip
 8000778:	ea95 0f0c 	teqne	r5, ip
 800077c:	f000 f8a7 	bleq	80008ce <__aeabi_ddiv+0x16e>
 8000780:	eba4 0405 	sub.w	r4, r4, r5
 8000784:	ea81 0e03 	eor.w	lr, r1, r3
 8000788:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800078c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000790:	f000 8088 	beq.w	80008a4 <__aeabi_ddiv+0x144>
 8000794:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000798:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800079c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007a0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007a4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007a8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007ac:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007b0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007b4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007b8:	429d      	cmp	r5, r3
 80007ba:	bf08      	it	eq
 80007bc:	4296      	cmpeq	r6, r2
 80007be:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007c2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007c6:	d202      	bcs.n	80007ce <__aeabi_ddiv+0x6e>
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	1ab6      	subs	r6, r6, r2
 80007d0:	eb65 0503 	sbc.w	r5, r5, r3
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007de:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ea:	bf22      	ittt	cs
 80007ec:	1ab6      	subcs	r6, r6, r2
 80007ee:	4675      	movcs	r5, lr
 80007f0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fe:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000802:	bf22      	ittt	cs
 8000804:	1ab6      	subcs	r6, r6, r2
 8000806:	4675      	movcs	r5, lr
 8000808:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	ebb6 0e02 	subs.w	lr, r6, r2
 8000816:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081a:	bf22      	ittt	cs
 800081c:	1ab6      	subcs	r6, r6, r2
 800081e:	4675      	movcs	r5, lr
 8000820:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	ebb6 0e02 	subs.w	lr, r6, r2
 800082e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000832:	bf22      	ittt	cs
 8000834:	1ab6      	subcs	r6, r6, r2
 8000836:	4675      	movcs	r5, lr
 8000838:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800083c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000840:	d018      	beq.n	8000874 <__aeabi_ddiv+0x114>
 8000842:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000846:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800084a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800084e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000852:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000856:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800085a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800085e:	d1c0      	bne.n	80007e2 <__aeabi_ddiv+0x82>
 8000860:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000864:	d10b      	bne.n	800087e <__aeabi_ddiv+0x11e>
 8000866:	ea41 0100 	orr.w	r1, r1, r0
 800086a:	f04f 0000 	mov.w	r0, #0
 800086e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000872:	e7b6      	b.n	80007e2 <__aeabi_ddiv+0x82>
 8000874:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000878:	bf04      	itt	eq
 800087a:	4301      	orreq	r1, r0
 800087c:	2000      	moveq	r0, #0
 800087e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000882:	bf88      	it	hi
 8000884:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000888:	f63f aeaf 	bhi.w	80005ea <__aeabi_dmul+0xde>
 800088c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000890:	bf04      	itt	eq
 8000892:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000896:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800089a:	f150 0000 	adcs.w	r0, r0, #0
 800089e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008a2:	bd70      	pop	{r4, r5, r6, pc}
 80008a4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008a8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008ac:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008b0:	bfc2      	ittt	gt
 80008b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ba:	bd70      	popgt	{r4, r5, r6, pc}
 80008bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008c0:	f04f 0e00 	mov.w	lr, #0
 80008c4:	3c01      	subs	r4, #1
 80008c6:	e690      	b.n	80005ea <__aeabi_dmul+0xde>
 80008c8:	ea45 0e06 	orr.w	lr, r5, r6
 80008cc:	e68d      	b.n	80005ea <__aeabi_dmul+0xde>
 80008ce:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008d2:	ea94 0f0c 	teq	r4, ip
 80008d6:	bf08      	it	eq
 80008d8:	ea95 0f0c 	teqeq	r5, ip
 80008dc:	f43f af3b 	beq.w	8000756 <__aeabi_dmul+0x24a>
 80008e0:	ea94 0f0c 	teq	r4, ip
 80008e4:	d10a      	bne.n	80008fc <__aeabi_ddiv+0x19c>
 80008e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ea:	f47f af34 	bne.w	8000756 <__aeabi_dmul+0x24a>
 80008ee:	ea95 0f0c 	teq	r5, ip
 80008f2:	f47f af25 	bne.w	8000740 <__aeabi_dmul+0x234>
 80008f6:	4610      	mov	r0, r2
 80008f8:	4619      	mov	r1, r3
 80008fa:	e72c      	b.n	8000756 <__aeabi_dmul+0x24a>
 80008fc:	ea95 0f0c 	teq	r5, ip
 8000900:	d106      	bne.n	8000910 <__aeabi_ddiv+0x1b0>
 8000902:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000906:	f43f aefd 	beq.w	8000704 <__aeabi_dmul+0x1f8>
 800090a:	4610      	mov	r0, r2
 800090c:	4619      	mov	r1, r3
 800090e:	e722      	b.n	8000756 <__aeabi_dmul+0x24a>
 8000910:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000914:	bf18      	it	ne
 8000916:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800091a:	f47f aec5 	bne.w	80006a8 <__aeabi_dmul+0x19c>
 800091e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000922:	f47f af0d 	bne.w	8000740 <__aeabi_dmul+0x234>
 8000926:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800092a:	f47f aeeb 	bne.w	8000704 <__aeabi_dmul+0x1f8>
 800092e:	e712      	b.n	8000756 <__aeabi_dmul+0x24a>

08000930 <__gedf2>:
 8000930:	f04f 3cff 	mov.w	ip, #4294967295
 8000934:	e006      	b.n	8000944 <__cmpdf2+0x4>
 8000936:	bf00      	nop

08000938 <__ledf2>:
 8000938:	f04f 0c01 	mov.w	ip, #1
 800093c:	e002      	b.n	8000944 <__cmpdf2+0x4>
 800093e:	bf00      	nop

08000940 <__cmpdf2>:
 8000940:	f04f 0c01 	mov.w	ip, #1
 8000944:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000948:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800094c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000950:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000954:	bf18      	it	ne
 8000956:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800095a:	d01b      	beq.n	8000994 <__cmpdf2+0x54>
 800095c:	b001      	add	sp, #4
 800095e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000962:	bf0c      	ite	eq
 8000964:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000968:	ea91 0f03 	teqne	r1, r3
 800096c:	bf02      	ittt	eq
 800096e:	ea90 0f02 	teqeq	r0, r2
 8000972:	2000      	moveq	r0, #0
 8000974:	4770      	bxeq	lr
 8000976:	f110 0f00 	cmn.w	r0, #0
 800097a:	ea91 0f03 	teq	r1, r3
 800097e:	bf58      	it	pl
 8000980:	4299      	cmppl	r1, r3
 8000982:	bf08      	it	eq
 8000984:	4290      	cmpeq	r0, r2
 8000986:	bf2c      	ite	cs
 8000988:	17d8      	asrcs	r0, r3, #31
 800098a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800098e:	f040 0001 	orr.w	r0, r0, #1
 8000992:	4770      	bx	lr
 8000994:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000998:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800099c:	d102      	bne.n	80009a4 <__cmpdf2+0x64>
 800099e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009a2:	d107      	bne.n	80009b4 <__cmpdf2+0x74>
 80009a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	d1d6      	bne.n	800095c <__cmpdf2+0x1c>
 80009ae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009b2:	d0d3      	beq.n	800095c <__cmpdf2+0x1c>
 80009b4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop

080009bc <__aeabi_cdrcmple>:
 80009bc:	4684      	mov	ip, r0
 80009be:	4610      	mov	r0, r2
 80009c0:	4662      	mov	r2, ip
 80009c2:	468c      	mov	ip, r1
 80009c4:	4619      	mov	r1, r3
 80009c6:	4663      	mov	r3, ip
 80009c8:	e000      	b.n	80009cc <__aeabi_cdcmpeq>
 80009ca:	bf00      	nop

080009cc <__aeabi_cdcmpeq>:
 80009cc:	b501      	push	{r0, lr}
 80009ce:	f7ff ffb7 	bl	8000940 <__cmpdf2>
 80009d2:	2800      	cmp	r0, #0
 80009d4:	bf48      	it	mi
 80009d6:	f110 0f00 	cmnmi.w	r0, #0
 80009da:	bd01      	pop	{r0, pc}

080009dc <__aeabi_dcmpeq>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff fff4 	bl	80009cc <__aeabi_cdcmpeq>
 80009e4:	bf0c      	ite	eq
 80009e6:	2001      	moveq	r0, #1
 80009e8:	2000      	movne	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmplt>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffea 	bl	80009cc <__aeabi_cdcmpeq>
 80009f8:	bf34      	ite	cc
 80009fa:	2001      	movcc	r0, #1
 80009fc:	2000      	movcs	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmple>:
 8000a04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a08:	f7ff ffe0 	bl	80009cc <__aeabi_cdcmpeq>
 8000a0c:	bf94      	ite	ls
 8000a0e:	2001      	movls	r0, #1
 8000a10:	2000      	movhi	r0, #0
 8000a12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a16:	bf00      	nop

08000a18 <__aeabi_dcmpge>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff ffce 	bl	80009bc <__aeabi_cdrcmple>
 8000a20:	bf94      	ite	ls
 8000a22:	2001      	movls	r0, #1
 8000a24:	2000      	movhi	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmpgt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffc4 	bl	80009bc <__aeabi_cdrcmple>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmpun>:
 8000a40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__aeabi_dcmpun+0x10>
 8000a4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4e:	d10a      	bne.n	8000a66 <__aeabi_dcmpun+0x26>
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d102      	bne.n	8000a60 <__aeabi_dcmpun+0x20>
 8000a5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5e:	d102      	bne.n	8000a66 <__aeabi_dcmpun+0x26>
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	f04f 0001 	mov.w	r0, #1
 8000a6a:	4770      	bx	lr

08000a6c <__aeabi_d2f>:
 8000a6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a74:	bf24      	itt	cs
 8000a76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a7e:	d90d      	bls.n	8000a9c <__aeabi_d2f+0x30>
 8000a80:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a8c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a94:	bf08      	it	eq
 8000a96:	f020 0001 	biceq.w	r0, r0, #1
 8000a9a:	4770      	bx	lr
 8000a9c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aa0:	d121      	bne.n	8000ae6 <__aeabi_d2f+0x7a>
 8000aa2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aa6:	bfbc      	itt	lt
 8000aa8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000aac:	4770      	bxlt	lr
 8000aae:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ab2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ab6:	f1c2 0218 	rsb	r2, r2, #24
 8000aba:	f1c2 0c20 	rsb	ip, r2, #32
 8000abe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ac2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ac6:	bf18      	it	ne
 8000ac8:	f040 0001 	orrne.w	r0, r0, #1
 8000acc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ad4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ad8:	ea40 000c 	orr.w	r0, r0, ip
 8000adc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ae0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ae4:	e7cc      	b.n	8000a80 <__aeabi_d2f+0x14>
 8000ae6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aea:	d107      	bne.n	8000afc <__aeabi_d2f+0x90>
 8000aec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000af0:	bf1e      	ittt	ne
 8000af2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000af6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000afa:	4770      	bxne	lr
 8000afc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b00:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b04:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop

08000b0c <__aeabi_uldivmod>:
 8000b0c:	b953      	cbnz	r3, 8000b24 <__aeabi_uldivmod+0x18>
 8000b0e:	b94a      	cbnz	r2, 8000b24 <__aeabi_uldivmod+0x18>
 8000b10:	2900      	cmp	r1, #0
 8000b12:	bf08      	it	eq
 8000b14:	2800      	cmpeq	r0, #0
 8000b16:	bf1c      	itt	ne
 8000b18:	f04f 31ff 	movne.w	r1, #4294967295
 8000b1c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b20:	f000 b972 	b.w	8000e08 <__aeabi_idiv0>
 8000b24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b2c:	f000 f806 	bl	8000b3c <__udivmoddi4>
 8000b30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b38:	b004      	add	sp, #16
 8000b3a:	4770      	bx	lr

08000b3c <__udivmoddi4>:
 8000b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b40:	9e08      	ldr	r6, [sp, #32]
 8000b42:	4604      	mov	r4, r0
 8000b44:	4688      	mov	r8, r1
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d14b      	bne.n	8000be2 <__udivmoddi4+0xa6>
 8000b4a:	428a      	cmp	r2, r1
 8000b4c:	4615      	mov	r5, r2
 8000b4e:	d967      	bls.n	8000c20 <__udivmoddi4+0xe4>
 8000b50:	fab2 f282 	clz	r2, r2
 8000b54:	b14a      	cbz	r2, 8000b6a <__udivmoddi4+0x2e>
 8000b56:	f1c2 0720 	rsb	r7, r2, #32
 8000b5a:	fa01 f302 	lsl.w	r3, r1, r2
 8000b5e:	fa20 f707 	lsr.w	r7, r0, r7
 8000b62:	4095      	lsls	r5, r2
 8000b64:	ea47 0803 	orr.w	r8, r7, r3
 8000b68:	4094      	lsls	r4, r2
 8000b6a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b6e:	0c23      	lsrs	r3, r4, #16
 8000b70:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b74:	fa1f fc85 	uxth.w	ip, r5
 8000b78:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b7c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b80:	fb07 f10c 	mul.w	r1, r7, ip
 8000b84:	4299      	cmp	r1, r3
 8000b86:	d909      	bls.n	8000b9c <__udivmoddi4+0x60>
 8000b88:	18eb      	adds	r3, r5, r3
 8000b8a:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b8e:	f080 811b 	bcs.w	8000dc8 <__udivmoddi4+0x28c>
 8000b92:	4299      	cmp	r1, r3
 8000b94:	f240 8118 	bls.w	8000dc8 <__udivmoddi4+0x28c>
 8000b98:	3f02      	subs	r7, #2
 8000b9a:	442b      	add	r3, r5
 8000b9c:	1a5b      	subs	r3, r3, r1
 8000b9e:	b2a4      	uxth	r4, r4
 8000ba0:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ba4:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ba8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bac:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bb0:	45a4      	cmp	ip, r4
 8000bb2:	d909      	bls.n	8000bc8 <__udivmoddi4+0x8c>
 8000bb4:	192c      	adds	r4, r5, r4
 8000bb6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bba:	f080 8107 	bcs.w	8000dcc <__udivmoddi4+0x290>
 8000bbe:	45a4      	cmp	ip, r4
 8000bc0:	f240 8104 	bls.w	8000dcc <__udivmoddi4+0x290>
 8000bc4:	3802      	subs	r0, #2
 8000bc6:	442c      	add	r4, r5
 8000bc8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bcc:	eba4 040c 	sub.w	r4, r4, ip
 8000bd0:	2700      	movs	r7, #0
 8000bd2:	b11e      	cbz	r6, 8000bdc <__udivmoddi4+0xa0>
 8000bd4:	40d4      	lsrs	r4, r2
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	e9c6 4300 	strd	r4, r3, [r6]
 8000bdc:	4639      	mov	r1, r7
 8000bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be2:	428b      	cmp	r3, r1
 8000be4:	d909      	bls.n	8000bfa <__udivmoddi4+0xbe>
 8000be6:	2e00      	cmp	r6, #0
 8000be8:	f000 80eb 	beq.w	8000dc2 <__udivmoddi4+0x286>
 8000bec:	2700      	movs	r7, #0
 8000bee:	e9c6 0100 	strd	r0, r1, [r6]
 8000bf2:	4638      	mov	r0, r7
 8000bf4:	4639      	mov	r1, r7
 8000bf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bfa:	fab3 f783 	clz	r7, r3
 8000bfe:	2f00      	cmp	r7, #0
 8000c00:	d147      	bne.n	8000c92 <__udivmoddi4+0x156>
 8000c02:	428b      	cmp	r3, r1
 8000c04:	d302      	bcc.n	8000c0c <__udivmoddi4+0xd0>
 8000c06:	4282      	cmp	r2, r0
 8000c08:	f200 80fa 	bhi.w	8000e00 <__udivmoddi4+0x2c4>
 8000c0c:	1a84      	subs	r4, r0, r2
 8000c0e:	eb61 0303 	sbc.w	r3, r1, r3
 8000c12:	2001      	movs	r0, #1
 8000c14:	4698      	mov	r8, r3
 8000c16:	2e00      	cmp	r6, #0
 8000c18:	d0e0      	beq.n	8000bdc <__udivmoddi4+0xa0>
 8000c1a:	e9c6 4800 	strd	r4, r8, [r6]
 8000c1e:	e7dd      	b.n	8000bdc <__udivmoddi4+0xa0>
 8000c20:	b902      	cbnz	r2, 8000c24 <__udivmoddi4+0xe8>
 8000c22:	deff      	udf	#255	; 0xff
 8000c24:	fab2 f282 	clz	r2, r2
 8000c28:	2a00      	cmp	r2, #0
 8000c2a:	f040 808f 	bne.w	8000d4c <__udivmoddi4+0x210>
 8000c2e:	1b49      	subs	r1, r1, r5
 8000c30:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c34:	fa1f f885 	uxth.w	r8, r5
 8000c38:	2701      	movs	r7, #1
 8000c3a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c3e:	0c23      	lsrs	r3, r4, #16
 8000c40:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c44:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c48:	fb08 f10c 	mul.w	r1, r8, ip
 8000c4c:	4299      	cmp	r1, r3
 8000c4e:	d907      	bls.n	8000c60 <__udivmoddi4+0x124>
 8000c50:	18eb      	adds	r3, r5, r3
 8000c52:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c56:	d202      	bcs.n	8000c5e <__udivmoddi4+0x122>
 8000c58:	4299      	cmp	r1, r3
 8000c5a:	f200 80cd 	bhi.w	8000df8 <__udivmoddi4+0x2bc>
 8000c5e:	4684      	mov	ip, r0
 8000c60:	1a59      	subs	r1, r3, r1
 8000c62:	b2a3      	uxth	r3, r4
 8000c64:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c68:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c6c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c70:	fb08 f800 	mul.w	r8, r8, r0
 8000c74:	45a0      	cmp	r8, r4
 8000c76:	d907      	bls.n	8000c88 <__udivmoddi4+0x14c>
 8000c78:	192c      	adds	r4, r5, r4
 8000c7a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c7e:	d202      	bcs.n	8000c86 <__udivmoddi4+0x14a>
 8000c80:	45a0      	cmp	r8, r4
 8000c82:	f200 80b6 	bhi.w	8000df2 <__udivmoddi4+0x2b6>
 8000c86:	4618      	mov	r0, r3
 8000c88:	eba4 0408 	sub.w	r4, r4, r8
 8000c8c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c90:	e79f      	b.n	8000bd2 <__udivmoddi4+0x96>
 8000c92:	f1c7 0c20 	rsb	ip, r7, #32
 8000c96:	40bb      	lsls	r3, r7
 8000c98:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c9c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ca0:	fa01 f407 	lsl.w	r4, r1, r7
 8000ca4:	fa20 f50c 	lsr.w	r5, r0, ip
 8000ca8:	fa21 f30c 	lsr.w	r3, r1, ip
 8000cac:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000cb0:	4325      	orrs	r5, r4
 8000cb2:	fbb3 f9f8 	udiv	r9, r3, r8
 8000cb6:	0c2c      	lsrs	r4, r5, #16
 8000cb8:	fb08 3319 	mls	r3, r8, r9, r3
 8000cbc:	fa1f fa8e 	uxth.w	sl, lr
 8000cc0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000cc4:	fb09 f40a 	mul.w	r4, r9, sl
 8000cc8:	429c      	cmp	r4, r3
 8000cca:	fa02 f207 	lsl.w	r2, r2, r7
 8000cce:	fa00 f107 	lsl.w	r1, r0, r7
 8000cd2:	d90b      	bls.n	8000cec <__udivmoddi4+0x1b0>
 8000cd4:	eb1e 0303 	adds.w	r3, lr, r3
 8000cd8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cdc:	f080 8087 	bcs.w	8000dee <__udivmoddi4+0x2b2>
 8000ce0:	429c      	cmp	r4, r3
 8000ce2:	f240 8084 	bls.w	8000dee <__udivmoddi4+0x2b2>
 8000ce6:	f1a9 0902 	sub.w	r9, r9, #2
 8000cea:	4473      	add	r3, lr
 8000cec:	1b1b      	subs	r3, r3, r4
 8000cee:	b2ad      	uxth	r5, r5
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cfc:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d00:	45a2      	cmp	sl, r4
 8000d02:	d908      	bls.n	8000d16 <__udivmoddi4+0x1da>
 8000d04:	eb1e 0404 	adds.w	r4, lr, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0c:	d26b      	bcs.n	8000de6 <__udivmoddi4+0x2aa>
 8000d0e:	45a2      	cmp	sl, r4
 8000d10:	d969      	bls.n	8000de6 <__udivmoddi4+0x2aa>
 8000d12:	3802      	subs	r0, #2
 8000d14:	4474      	add	r4, lr
 8000d16:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d1a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d1e:	eba4 040a 	sub.w	r4, r4, sl
 8000d22:	454c      	cmp	r4, r9
 8000d24:	46c2      	mov	sl, r8
 8000d26:	464b      	mov	r3, r9
 8000d28:	d354      	bcc.n	8000dd4 <__udivmoddi4+0x298>
 8000d2a:	d051      	beq.n	8000dd0 <__udivmoddi4+0x294>
 8000d2c:	2e00      	cmp	r6, #0
 8000d2e:	d069      	beq.n	8000e04 <__udivmoddi4+0x2c8>
 8000d30:	ebb1 050a 	subs.w	r5, r1, sl
 8000d34:	eb64 0403 	sbc.w	r4, r4, r3
 8000d38:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d3c:	40fd      	lsrs	r5, r7
 8000d3e:	40fc      	lsrs	r4, r7
 8000d40:	ea4c 0505 	orr.w	r5, ip, r5
 8000d44:	e9c6 5400 	strd	r5, r4, [r6]
 8000d48:	2700      	movs	r7, #0
 8000d4a:	e747      	b.n	8000bdc <__udivmoddi4+0xa0>
 8000d4c:	f1c2 0320 	rsb	r3, r2, #32
 8000d50:	fa20 f703 	lsr.w	r7, r0, r3
 8000d54:	4095      	lsls	r5, r2
 8000d56:	fa01 f002 	lsl.w	r0, r1, r2
 8000d5a:	fa21 f303 	lsr.w	r3, r1, r3
 8000d5e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d62:	4338      	orrs	r0, r7
 8000d64:	0c01      	lsrs	r1, r0, #16
 8000d66:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d6a:	fa1f f885 	uxth.w	r8, r5
 8000d6e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d72:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d76:	fb07 f308 	mul.w	r3, r7, r8
 8000d7a:	428b      	cmp	r3, r1
 8000d7c:	fa04 f402 	lsl.w	r4, r4, r2
 8000d80:	d907      	bls.n	8000d92 <__udivmoddi4+0x256>
 8000d82:	1869      	adds	r1, r5, r1
 8000d84:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d88:	d22f      	bcs.n	8000dea <__udivmoddi4+0x2ae>
 8000d8a:	428b      	cmp	r3, r1
 8000d8c:	d92d      	bls.n	8000dea <__udivmoddi4+0x2ae>
 8000d8e:	3f02      	subs	r7, #2
 8000d90:	4429      	add	r1, r5
 8000d92:	1acb      	subs	r3, r1, r3
 8000d94:	b281      	uxth	r1, r0
 8000d96:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d9a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d9e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000da2:	fb00 f308 	mul.w	r3, r0, r8
 8000da6:	428b      	cmp	r3, r1
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x27e>
 8000daa:	1869      	adds	r1, r5, r1
 8000dac:	f100 3cff 	add.w	ip, r0, #4294967295
 8000db0:	d217      	bcs.n	8000de2 <__udivmoddi4+0x2a6>
 8000db2:	428b      	cmp	r3, r1
 8000db4:	d915      	bls.n	8000de2 <__udivmoddi4+0x2a6>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4429      	add	r1, r5
 8000dba:	1ac9      	subs	r1, r1, r3
 8000dbc:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000dc0:	e73b      	b.n	8000c3a <__udivmoddi4+0xfe>
 8000dc2:	4637      	mov	r7, r6
 8000dc4:	4630      	mov	r0, r6
 8000dc6:	e709      	b.n	8000bdc <__udivmoddi4+0xa0>
 8000dc8:	4607      	mov	r7, r0
 8000dca:	e6e7      	b.n	8000b9c <__udivmoddi4+0x60>
 8000dcc:	4618      	mov	r0, r3
 8000dce:	e6fb      	b.n	8000bc8 <__udivmoddi4+0x8c>
 8000dd0:	4541      	cmp	r1, r8
 8000dd2:	d2ab      	bcs.n	8000d2c <__udivmoddi4+0x1f0>
 8000dd4:	ebb8 0a02 	subs.w	sl, r8, r2
 8000dd8:	eb69 020e 	sbc.w	r2, r9, lr
 8000ddc:	3801      	subs	r0, #1
 8000dde:	4613      	mov	r3, r2
 8000de0:	e7a4      	b.n	8000d2c <__udivmoddi4+0x1f0>
 8000de2:	4660      	mov	r0, ip
 8000de4:	e7e9      	b.n	8000dba <__udivmoddi4+0x27e>
 8000de6:	4618      	mov	r0, r3
 8000de8:	e795      	b.n	8000d16 <__udivmoddi4+0x1da>
 8000dea:	4667      	mov	r7, ip
 8000dec:	e7d1      	b.n	8000d92 <__udivmoddi4+0x256>
 8000dee:	4681      	mov	r9, r0
 8000df0:	e77c      	b.n	8000cec <__udivmoddi4+0x1b0>
 8000df2:	3802      	subs	r0, #2
 8000df4:	442c      	add	r4, r5
 8000df6:	e747      	b.n	8000c88 <__udivmoddi4+0x14c>
 8000df8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dfc:	442b      	add	r3, r5
 8000dfe:	e72f      	b.n	8000c60 <__udivmoddi4+0x124>
 8000e00:	4638      	mov	r0, r7
 8000e02:	e708      	b.n	8000c16 <__udivmoddi4+0xda>
 8000e04:	4637      	mov	r7, r6
 8000e06:	e6e9      	b.n	8000bdc <__udivmoddi4+0xa0>

08000e08 <__aeabi_idiv0>:
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop

08000e0c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e0c:	b500      	push	{lr}
 8000e0e:	b087      	sub	sp, #28
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e10:	2300      	movs	r3, #0
 8000e12:	9300      	str	r3, [sp, #0]
 8000e14:	9301      	str	r3, [sp, #4]
 8000e16:	9302      	str	r3, [sp, #8]
 8000e18:	9303      	str	r3, [sp, #12]
 8000e1a:	9304      	str	r3, [sp, #16]
 8000e1c:	9305      	str	r3, [sp, #20]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8000e1e:	481b      	ldr	r0, [pc, #108]	; (8000e8c <MX_ADC1_Init+0x80>)
 8000e20:	4a1b      	ldr	r2, [pc, #108]	; (8000e90 <MX_ADC1_Init+0x84>)
 8000e22:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 8000e24:	f44f 1230 	mov.w	r2, #2883584	; 0x2c0000
 8000e28:	6042      	str	r2, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8000e2a:	2210      	movs	r2, #16
 8000e2c:	6082      	str	r2, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e2e:	60c3      	str	r3, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e30:	6103      	str	r3, [r0, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e32:	2204      	movs	r2, #4
 8000e34:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000e36:	7603      	strb	r3, [r0, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000e38:	2201      	movs	r2, #1
 8000e3a:	7642      	strb	r2, [r0, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000e3c:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e3e:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 8000e42:	6242      	str	r2, [r0, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e44:	6283      	str	r3, [r0, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e46:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000e48:	f880 2030 	strb.w	r2, [r0, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000e4c:	6343      	str	r3, [r0, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000e4e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e52:	f002 fa91 	bl	8003378 <HAL_ADC_Init>
 8000e56:	b990      	cbnz	r0, 8000e7e <MX_ADC1_Init+0x72>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000e58:	4b0e      	ldr	r3, [pc, #56]	; (8000e94 <MX_ADC1_Init+0x88>)
 8000e5a:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e5c:	2306      	movs	r3, #6
 8000e5e:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000e60:	9302      	str	r3, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e62:	237f      	movs	r3, #127	; 0x7f
 8000e64:	9303      	str	r3, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e66:	2304      	movs	r3, #4
 8000e68:	9304      	str	r3, [sp, #16]
  sConfig.Offset = 0;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e6e:	4669      	mov	r1, sp
 8000e70:	4806      	ldr	r0, [pc, #24]	; (8000e8c <MX_ADC1_Init+0x80>)
 8000e72:	f002 fbc9 	bl	8003608 <HAL_ADC_ConfigChannel>
 8000e76:	b928      	cbnz	r0, 8000e84 <MX_ADC1_Init+0x78>
  {
    Error_Handler();
  }

}
 8000e78:	b007      	add	sp, #28
 8000e7a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000e7e:	f001 fe9f 	bl	8002bc0 <Error_Handler>
 8000e82:	e7e9      	b.n	8000e58 <MX_ADC1_Init+0x4c>
    Error_Handler();
 8000e84:	f001 fe9c 	bl	8002bc0 <Error_Handler>
}
 8000e88:	e7f6      	b.n	8000e78 <MX_ADC1_Init+0x6c>
 8000e8a:	bf00      	nop
 8000e8c:	200049dc 	.word	0x200049dc
 8000e90:	50040000 	.word	0x50040000
 8000e94:	14f00020 	.word	0x14f00020

08000e98 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000e98:	b510      	push	{r4, lr}
 8000e9a:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	9303      	str	r3, [sp, #12]
 8000ea0:	9304      	str	r3, [sp, #16]
 8000ea2:	9305      	str	r3, [sp, #20]
 8000ea4:	9306      	str	r3, [sp, #24]
 8000ea6:	9307      	str	r3, [sp, #28]
  if(adcHandle->Instance==ADC1)
 8000ea8:	6802      	ldr	r2, [r0, #0]
 8000eaa:	4b1e      	ldr	r3, [pc, #120]	; (8000f24 <HAL_ADC_MspInit+0x8c>)
 8000eac:	429a      	cmp	r2, r3
 8000eae:	d001      	beq.n	8000eb4 <HAL_ADC_MspInit+0x1c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000eb0:	b008      	add	sp, #32
 8000eb2:	bd10      	pop	{r4, pc}
 8000eb4:	4604      	mov	r4, r0
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000eb6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000eba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000ebc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000ec0:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000ec2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000ec4:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8000ec8:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8000eca:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000ecc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000ece:	f042 0201 	orr.w	r2, r2, #1
 8000ed2:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000ed4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ed6:	f003 0301 	and.w	r3, r3, #1
 8000eda:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000edc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ee2:	2303      	movs	r3, #3
 8000ee4:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee6:	a903      	add	r1, sp, #12
 8000ee8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eec:	f003 f9d2 	bl	8004294 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8000ef0:	480d      	ldr	r0, [pc, #52]	; (8000f28 <HAL_ADC_MspInit+0x90>)
 8000ef2:	4b0e      	ldr	r3, [pc, #56]	; (8000f2c <HAL_ADC_MspInit+0x94>)
 8000ef4:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000ef6:	2305      	movs	r3, #5
 8000ef8:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000efa:	2300      	movs	r3, #0
 8000efc:	6083      	str	r3, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000efe:	60c3      	str	r3, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000f00:	2280      	movs	r2, #128	; 0x80
 8000f02:	6102      	str	r2, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f04:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f06:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000f08:	2220      	movs	r2, #32
 8000f0a:	61c2      	str	r2, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000f0c:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000f0e:	f003 f833 	bl	8003f78 <HAL_DMA_Init>
 8000f12:	b918      	cbnz	r0, 8000f1c <HAL_ADC_MspInit+0x84>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000f14:	4b04      	ldr	r3, [pc, #16]	; (8000f28 <HAL_ADC_MspInit+0x90>)
 8000f16:	64e3      	str	r3, [r4, #76]	; 0x4c
 8000f18:	629c      	str	r4, [r3, #40]	; 0x28
}
 8000f1a:	e7c9      	b.n	8000eb0 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 8000f1c:	f001 fe50 	bl	8002bc0 <Error_Handler>
 8000f20:	e7f8      	b.n	8000f14 <HAL_ADC_MspInit+0x7c>
 8000f22:	bf00      	nop
 8000f24:	50040000 	.word	0x50040000
 8000f28:	20004a40 	.word	0x20004a40
 8000f2c:	40020008 	.word	0x40020008

08000f30 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config( void )
{
 8000f30:	b508      	push	{r3, lr}
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000f32:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000f36:	6893      	ldr	r3, [r2, #8]
 8000f38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f3c:	6093      	str	r3, [r2, #8]
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);

  /* Initialize low power manager */
  UTIL_LPM_Init( );
 8000f3e:	f00c f97f 	bl	800d240 <UTIL_LPM_Init>
   */
  HAL_PWREx_EnableVddUSB();
#endif

  return;
}
 8000f42:	bd08      	pop	{r3, pc}

08000f44 <appe_Tl_Init>:

static void appe_Tl_Init( void )
{
 8000f44:	b510      	push	{r4, lr}
 8000f46:	b088      	sub	sp, #32
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 8000f48:	f00b fa52 	bl	800c3f0 <TL_Init>

  MtxShciId = osMutexNew( NULL );
 8000f4c:	2000      	movs	r0, #0
 8000f4e:	f007 fe63 	bl	8008c18 <osMutexNew>
 8000f52:	4b15      	ldr	r3, [pc, #84]	; (8000fa8 <appe_Tl_Init+0x64>)
 8000f54:	6018      	str	r0, [r3, #0]
  SemShciId = osSemaphoreNew( 1, 0, NULL ); /*< Create the semaphore and make it busy at initialization */
 8000f56:	2200      	movs	r2, #0
 8000f58:	4611      	mov	r1, r2
 8000f5a:	2001      	movs	r0, #1
 8000f5c:	f007 ff34 	bl	8008dc8 <osSemaphoreNew>
 8000f60:	4b12      	ldr	r3, [pc, #72]	; (8000fac <appe_Tl_Init+0x68>)
 8000f62:	6018      	str	r0, [r3, #0]

  /** FreeRTOS system task creation */
  ShciUserEvtProcessId = osThreadNew(ShciUserEvtProcess, NULL, &ShciUserEvtProcess_attr);
 8000f64:	4a12      	ldr	r2, [pc, #72]	; (8000fb0 <appe_Tl_Init+0x6c>)
 8000f66:	2100      	movs	r1, #0
 8000f68:	4812      	ldr	r0, [pc, #72]	; (8000fb4 <appe_Tl_Init+0x70>)
 8000f6a:	f007 fcd3 	bl	8008914 <osThreadNew>
 8000f6e:	4b12      	ldr	r3, [pc, #72]	; (8000fb8 <appe_Tl_Init+0x74>)
 8000f70:	6018      	str	r0, [r3, #0]

  /**< System channel initialization */
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8000f72:	4c12      	ldr	r4, [pc, #72]	; (8000fbc <appe_Tl_Init+0x78>)
 8000f74:	9400      	str	r4, [sp, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8000f76:	4b12      	ldr	r3, [pc, #72]	; (8000fc0 <appe_Tl_Init+0x7c>)
 8000f78:	9301      	str	r3, [sp, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8000f7a:	4669      	mov	r1, sp
 8000f7c:	4811      	ldr	r0, [pc, #68]	; (8000fc4 <appe_Tl_Init+0x80>)
 8000f7e:	f00b f8ad 	bl	800c0dc <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = 0;
 8000f82:	2300      	movs	r3, #0
 8000f84:	9302      	str	r3, [sp, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8000f86:	f504 7386 	add.w	r3, r4, #268	; 0x10c
 8000f8a:	9303      	str	r3, [sp, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8000f8c:	f504 7406 	add.w	r4, r4, #536	; 0x218
 8000f90:	9404      	str	r4, [sp, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8000f92:	f240 533c 	movw	r3, #1340	; 0x53c
 8000f96:	9305      	str	r3, [sp, #20]
  TL_MM_Init( &tl_mm_config );
 8000f98:	a802      	add	r0, sp, #8
 8000f9a:	f00b fb15 	bl	800c5c8 <TL_MM_Init>

  TL_Enable();
 8000f9e:	f00b fa23 	bl	800c3e8 <TL_Enable>

  return;
}
 8000fa2:	b008      	add	sp, #32
 8000fa4:	bd10      	pop	{r4, pc}
 8000fa6:	bf00      	nop
 8000fa8:	20004aa0 	.word	0x20004aa0
 8000fac:	20004ac0 	.word	0x20004ac0
 8000fb0:	0800e468 	.word	0x0800e468
 8000fb4:	08001069 	.word	0x08001069
 8000fb8:	20004aa8 	.word	0x20004aa8
 8000fbc:	200300c4 	.word	0x200300c4
 8000fc0:	08001041 	.word	0x08001041
 8000fc4:	08001019 	.word	0x08001019

08000fc8 <APPE_SysEvtReadyProcessing>:
  }
  return;
}

static void APPE_SysEvtReadyProcessing( void )
{
 8000fc8:	b508      	push	{r3, lr}
  /* Traces channel initialization */
  TL_TRACES_Init( );
 8000fca:	f00b fb2b 	bl	800c624 <TL_TRACES_Init>

  APP_THREAD_Init();
 8000fce:	f00b ff47 	bl	800ce60 <APP_THREAD_Init>
  UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	2001      	movs	r0, #1
 8000fd6:	f00c f93d 	bl	800d254 <UTIL_LPM_SetOffMode>
  return;
}
 8000fda:	bd08      	pop	{r3, pc}

08000fdc <APPE_SysEvtError>:
{
 8000fdc:	b508      	push	{r3, lr}
  switch(ErrorCode)
 8000fde:	287d      	cmp	r0, #125	; 0x7d
 8000fe0:	d008      	beq.n	8000ff4 <APPE_SysEvtError+0x18>
 8000fe2:	287e      	cmp	r0, #126	; 0x7e
 8000fe4:	d00c      	beq.n	8001000 <APPE_SysEvtError+0x24>
       APP_DBG("** ERR_THREAD : ErroCode=%d \n",ErrorCode);
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	4a08      	ldr	r2, [pc, #32]	; (800100c <APPE_SysEvtError+0x30>)
 8000fea:	2101      	movs	r1, #1
 8000fec:	2000      	movs	r0, #0
 8000fee:	f001 ffb3 	bl	8002f58 <logApplication>
  return;
 8000ff2:	e004      	b.n	8000ffe <APPE_SysEvtError+0x22>
       APP_DBG("** ERR_THREAD : LLD_FATAL_ERROR \n");
 8000ff4:	4a06      	ldr	r2, [pc, #24]	; (8001010 <APPE_SysEvtError+0x34>)
 8000ff6:	2101      	movs	r1, #1
 8000ff8:	2000      	movs	r0, #0
 8000ffa:	f001 ffad 	bl	8002f58 <logApplication>
}
 8000ffe:	bd08      	pop	{r3, pc}
       APP_DBG("** ERR_THREAD : UNKNOWN_CMD \n");
 8001000:	4a04      	ldr	r2, [pc, #16]	; (8001014 <APPE_SysEvtError+0x38>)
 8001002:	2101      	movs	r1, #1
 8001004:	2000      	movs	r0, #0
 8001006:	f001 ffa7 	bl	8002f58 <logApplication>
       break;
 800100a:	e7f8      	b.n	8000ffe <APPE_SysEvtError+0x22>
 800100c:	0800e448 	.word	0x0800e448
 8001010:	0800e404 	.word	0x0800e404
 8001014:	0800e428 	.word	0x0800e428

08001018 <APPE_SysUserEvtRx>:
{
 8001018:	b508      	push	{r3, lr}
  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 800101a:	6842      	ldr	r2, [r0, #4]
  switch(p_sys_event->subevtcode)
 800101c:	f8b2 300b 	ldrh.w	r3, [r2, #11]
 8001020:	f5b3 4f12 	cmp.w	r3, #37376	; 0x9200
 8001024:	d004      	beq.n	8001030 <APPE_SysUserEvtRx+0x18>
 8001026:	f249 2101 	movw	r1, #37377	; 0x9201
 800102a:	428b      	cmp	r3, r1
 800102c:	d003      	beq.n	8001036 <APPE_SysUserEvtRx+0x1e>
}
 800102e:	bd08      	pop	{r3, pc}
         APPE_SysEvtReadyProcessing();
 8001030:	f7ff ffca 	bl	8000fc8 <APPE_SysEvtReadyProcessing>
         break;
 8001034:	e7fb      	b.n	800102e <APPE_SysUserEvtRx+0x16>
         APPE_SysEvtError((SCHI_SystemErrCode_t) (p_sys_event->payload[0]));
 8001036:	7b50      	ldrb	r0, [r2, #13]
 8001038:	f7ff ffd0 	bl	8000fdc <APPE_SysEvtError>
  return;
 800103c:	e7f7      	b.n	800102e <APPE_SysUserEvtRx+0x16>
	...

08001040 <APPE_SysStatusNot>:
{
 8001040:	b508      	push	{r3, lr}
  switch (status)
 8001042:	b110      	cbz	r0, 800104a <APPE_SysStatusNot+0xa>
 8001044:	2801      	cmp	r0, #1
 8001046:	d007      	beq.n	8001058 <APPE_SysStatusNot+0x18>
}
 8001048:	bd08      	pop	{r3, pc}
      osMutexAcquire( MtxShciId, osWaitForever );
 800104a:	f04f 31ff 	mov.w	r1, #4294967295
 800104e:	4b05      	ldr	r3, [pc, #20]	; (8001064 <APPE_SysStatusNot+0x24>)
 8001050:	6818      	ldr	r0, [r3, #0]
 8001052:	f007 fe3f 	bl	8008cd4 <osMutexAcquire>
      break;
 8001056:	e7f7      	b.n	8001048 <APPE_SysStatusNot+0x8>
      osMutexRelease( MtxShciId );
 8001058:	4b02      	ldr	r3, [pc, #8]	; (8001064 <APPE_SysStatusNot+0x24>)
 800105a:	6818      	ldr	r0, [r3, #0]
 800105c:	f007 fe7a 	bl	8008d54 <osMutexRelease>
  return;
 8001060:	e7f2      	b.n	8001048 <APPE_SysStatusNot+0x8>
 8001062:	bf00      	nop
 8001064:	20004aa0 	.word	0x20004aa0

08001068 <ShciUserEvtProcess>:
 *
 * FREERTOS WRAPPER FUNCTIONS
 *
*************************************************************/
static void ShciUserEvtProcess(void *argument)
{
 8001068:	b508      	push	{r3, lr}
  for(;;)
  {
    /* USER CODE BEGIN SHCI_USER_EVT_PROCESS_1 */

    /* USER CODE END SHCI_USER_EVT_PROCESS_1 */
     osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
 800106a:	f04f 32ff 	mov.w	r2, #4294967295
 800106e:	2100      	movs	r1, #0
 8001070:	2001      	movs	r0, #1
 8001072:	f007 fd49 	bl	8008b08 <osThreadFlagsWait>
     shci_user_evt_proc();
 8001076:	f00b f843 	bl	800c100 <shci_user_evt_proc>
 800107a:	e7f6      	b.n	800106a <ShciUserEvtProcess+0x2>

0800107c <APPE_Init>:
{
 800107c:	b508      	push	{r3, lr}
  SystemPower_Config(); /**< Configure the system Power Mode */
 800107e:	f7ff ff57 	bl	8000f30 <SystemPower_Config>
  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8001082:	4903      	ldr	r1, [pc, #12]	; (8001090 <APPE_Init+0x14>)
 8001084:	2000      	movs	r0, #0
 8001086:	f001 f851 	bl	800212c <HW_TS_Init>
  appe_Tl_Init();	/* Initialize all transport layers */
 800108a:	f7ff ff5b 	bl	8000f44 <appe_Tl_Init>
}
 800108e:	bd08      	pop	{r3, pc}
 8001090:	20004f34 	.word	0x20004f34

08001094 <shci_notify_asynch_evt>:
 * WRAP FUNCTIONS
 *
 *************************************************************/

void shci_notify_asynch_evt(void* pdata)
{
 8001094:	b508      	push	{r3, lr}
  UNUSED(pdata);
  osThreadFlagsSet(ShciUserEvtProcessId,1);
 8001096:	2101      	movs	r1, #1
 8001098:	4b02      	ldr	r3, [pc, #8]	; (80010a4 <shci_notify_asynch_evt+0x10>)
 800109a:	6818      	ldr	r0, [r3, #0]
 800109c:	f007 fcae 	bl	80089fc <osThreadFlagsSet>
  return;
}
 80010a0:	bd08      	pop	{r3, pc}
 80010a2:	bf00      	nop
 80010a4:	20004aa8 	.word	0x20004aa8

080010a8 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 80010a8:	b508      	push	{r3, lr}
  UNUSED(flag);
  osSemaphoreRelease( SemShciId );
 80010aa:	4b02      	ldr	r3, [pc, #8]	; (80010b4 <shci_cmd_resp_release+0xc>)
 80010ac:	6818      	ldr	r0, [r3, #0]
 80010ae:	f007 ff3f 	bl	8008f30 <osSemaphoreRelease>
  return;
}
 80010b2:	bd08      	pop	{r3, pc}
 80010b4:	20004ac0 	.word	0x20004ac0

080010b8 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 80010b8:	b508      	push	{r3, lr}
  UNUSED(timeout);
  osSemaphoreAcquire( SemShciId, osWaitForever );
 80010ba:	f04f 31ff 	mov.w	r1, #4294967295
 80010be:	4b02      	ldr	r3, [pc, #8]	; (80010c8 <shci_cmd_resp_wait+0x10>)
 80010c0:	6818      	ldr	r0, [r3, #0]
 80010c2:	f007 fef1 	bl	8008ea8 <osSemaphoreAcquire>
  return;
}
 80010c6:	bd08      	pop	{r3, pc}
 80010c8:	20004ac0 	.word	0x20004ac0

080010cc <TL_TRACES_EvtReceived>:

/* Received trace buffer from M0 */
void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 80010cc:	b508      	push	{r3, lr}
  /* - Cast to TL_AsynchEvt_t* to get "real" payload (without Sub Evt code 2bytes),
     - (-2) to size to remove Sub Evt Code */
  DbgTraceWrite(1U, (const unsigned char *) ((TL_AsynchEvt_t *)(hcievt->evtserial.evt.payload))->payload, hcievt->evtserial.evt.plen - 2U);
#endif /* CFG_DEBUG_TRACE */
  /* Release buffer */
  TL_MM_EvtDone( hcievt );
 80010ce:	f00b fa9b 	bl	800c608 <TL_MM_EvtDone>
}
 80010d2:	bd08      	pop	{r3, pc}

080010d4 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80010d4:	b508      	push	{r3, lr}
//  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
//  HAL_ADC_Start_DMA(&hadc1, (uint32_t *) temp, sizeof(temp));
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80010d6:	2001      	movs	r0, #1
 80010d8:	f007 fd7c 	bl	8008bd4 <osDelay>
 80010dc:	e7fb      	b.n	80010d6 <StartDefaultTask+0x2>
	...

080010e0 <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 80010e0:	b570      	push	{r4, r5, r6, lr}
 80010e2:	b0ae      	sub	sp, #184	; 0xb8
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80010e4:	4a4c      	ldr	r2, [pc, #304]	; (8001218 <MX_FREERTOS_Init+0x138>)
 80010e6:	2100      	movs	r1, #0
 80010e8:	484c      	ldr	r0, [pc, #304]	; (800121c <MX_FREERTOS_Init+0x13c>)
 80010ea:	f007 fc13 	bl	8008914 <osThreadNew>
 80010ee:	4b4c      	ldr	r3, [pc, #304]	; (8001220 <MX_FREERTOS_Init+0x140>)
 80010f0:	6018      	str	r0, [r3, #0]
  const osThreadAttr_t threadFrontLightsTask_attributes = {
 80010f2:	2520      	movs	r5, #32
 80010f4:	462a      	mov	r2, r5
 80010f6:	2100      	movs	r1, #0
 80010f8:	a826      	add	r0, sp, #152	; 0x98
 80010fa:	f00c f8f6 	bl	800d2ea <memset>
 80010fe:	4b49      	ldr	r3, [pc, #292]	; (8001224 <MX_FREERTOS_Init+0x144>)
 8001100:	9325      	str	r3, [sp, #148]	; 0x94
 8001102:	f44f 7680 	mov.w	r6, #256	; 0x100
 8001106:	962a      	str	r6, [sp, #168]	; 0xa8
 8001108:	2418      	movs	r4, #24
 800110a:	942b      	str	r4, [sp, #172]	; 0xac
   threadFrontLightsTaskHandle = osThreadNew(ThreadFrontLightsTask, NULL, &threadFrontLightsTask_attributes);
 800110c:	aa25      	add	r2, sp, #148	; 0x94
 800110e:	2100      	movs	r1, #0
 8001110:	4845      	ldr	r0, [pc, #276]	; (8001228 <MX_FREERTOS_Init+0x148>)
 8001112:	f007 fbff 	bl	8008914 <osThreadNew>
 8001116:	4b45      	ldr	r3, [pc, #276]	; (800122c <MX_FREERTOS_Init+0x14c>)
 8001118:	6018      	str	r0, [r3, #0]
   const osThreadAttr_t blinkTask_attributes = {
 800111a:	462a      	mov	r2, r5
 800111c:	2100      	movs	r1, #0
 800111e:	a81d      	add	r0, sp, #116	; 0x74
 8001120:	f00c f8e3 	bl	800d2ea <memset>
 8001124:	4b42      	ldr	r3, [pc, #264]	; (8001230 <MX_FREERTOS_Init+0x150>)
 8001126:	931c      	str	r3, [sp, #112]	; 0x70
 8001128:	9621      	str	r6, [sp, #132]	; 0x84
 800112a:	9422      	str	r4, [sp, #136]	; 0x88
   blinkTaskHandle = osThreadNew(BlinkTask, NULL, &blinkTask_attributes);
 800112c:	aa1c      	add	r2, sp, #112	; 0x70
 800112e:	2100      	movs	r1, #0
 8001130:	4840      	ldr	r0, [pc, #256]	; (8001234 <MX_FREERTOS_Init+0x154>)
 8001132:	f007 fbef 	bl	8008914 <osThreadNew>
 8001136:	4b40      	ldr	r3, [pc, #256]	; (8001238 <MX_FREERTOS_Init+0x158>)
 8001138:	6018      	str	r0, [r3, #0]
   lightsSimpleQueueHandle = osMessageQueueNew (MAX_LIGHT_SIMPLE_QUEUE_SIZE, sizeof(lightsSimpleMessage), NULL);
 800113a:	2200      	movs	r2, #0
 800113c:	2104      	movs	r1, #4
 800113e:	2005      	movs	r0, #5
 8001140:	f007 ff34 	bl	8008fac <osMessageQueueNew>
 8001144:	4b3d      	ldr	r3, [pc, #244]	; (800123c <MX_FREERTOS_Init+0x15c>)
 8001146:	6018      	str	r0, [r3, #0]
   blinkMsgQueueHandle = osMessageQueueNew (10, sizeof(struct blinkData), NULL);
 8001148:	2200      	movs	r2, #0
 800114a:	216c      	movs	r1, #108	; 0x6c
 800114c:	200a      	movs	r0, #10
 800114e:	f007 ff2d 	bl	8008fac <osMessageQueueNew>
 8001152:	4b3b      	ldr	r3, [pc, #236]	; (8001240 <MX_FREERTOS_Init+0x160>)
 8001154:	6018      	str	r0, [r3, #0]
   togLoggingQueueHandle = osMessageQueueNew (4, sizeof(struct LogMessage), NULL);
 8001156:	2200      	movs	r2, #0
 8001158:	2106      	movs	r1, #6
 800115a:	2004      	movs	r0, #4
 800115c:	f007 ff26 	bl	8008fac <osMessageQueueNew>
 8001160:	4b38      	ldr	r3, [pc, #224]	; (8001244 <MX_FREERTOS_Init+0x164>)
 8001162:	6018      	str	r0, [r3, #0]
   const osThreadAttr_t masterThreadTask_attributes = {
 8001164:	462a      	mov	r2, r5
 8001166:	2100      	movs	r1, #0
 8001168:	a814      	add	r0, sp, #80	; 0x50
 800116a:	f00c f8be 	bl	800d2ea <memset>
 800116e:	4b36      	ldr	r3, [pc, #216]	; (8001248 <MX_FREERTOS_Init+0x168>)
 8001170:	9313      	str	r3, [sp, #76]	; 0x4c
 8001172:	9618      	str	r6, [sp, #96]	; 0x60
 8001174:	9419      	str	r4, [sp, #100]	; 0x64
    masterThreadTaskHandle = osThreadNew(MasterThreadTask, NULL, &masterThreadTask_attributes);
 8001176:	aa13      	add	r2, sp, #76	; 0x4c
 8001178:	2100      	movs	r1, #0
 800117a:	4834      	ldr	r0, [pc, #208]	; (800124c <MX_FREERTOS_Init+0x16c>)
 800117c:	f007 fbca 	bl	8008914 <osThreadNew>
 8001180:	4b33      	ldr	r3, [pc, #204]	; (8001250 <MX_FREERTOS_Init+0x170>)
 8001182:	6018      	str	r0, [r3, #0]
	const osThreadAttr_t inertialSensingTask_attributes = {
 8001184:	462a      	mov	r2, r5
 8001186:	2100      	movs	r1, #0
 8001188:	a80b      	add	r0, sp, #44	; 0x2c
 800118a:	f00c f8ae 	bl	800d2ea <memset>
 800118e:	4b31      	ldr	r3, [pc, #196]	; (8001254 <MX_FREERTOS_Init+0x174>)
 8001190:	930a      	str	r3, [sp, #40]	; 0x28
 8001192:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001196:	930f      	str	r3, [sp, #60]	; 0x3c
 8001198:	9410      	str	r4, [sp, #64]	; 0x40
	inertialSensingTaskHandle = osThreadNew(InertialSensingTask, NULL, &inertialSensingTask_attributes);
 800119a:	aa0a      	add	r2, sp, #40	; 0x28
 800119c:	2100      	movs	r1, #0
 800119e:	482e      	ldr	r0, [pc, #184]	; (8001258 <MX_FREERTOS_Init+0x178>)
 80011a0:	f007 fbb8 	bl	8008914 <osThreadNew>
 80011a4:	4b2d      	ldr	r3, [pc, #180]	; (800125c <MX_FREERTOS_Init+0x17c>)
 80011a6:	6018      	str	r0, [r3, #0]
    const osThreadAttr_t interProcessorTask_attributes = {
 80011a8:	462a      	mov	r2, r5
 80011aa:	2100      	movs	r1, #0
 80011ac:	a802      	add	r0, sp, #8
 80011ae:	f00c f89c 	bl	800d2ea <memset>
 80011b2:	4b2b      	ldr	r3, [pc, #172]	; (8001260 <MX_FREERTOS_Init+0x180>)
 80011b4:	9301      	str	r3, [sp, #4]
 80011b6:	2380      	movs	r3, #128	; 0x80
 80011b8:	9306      	str	r3, [sp, #24]
 80011ba:	9407      	str	r4, [sp, #28]
    interProcessorTaskHandle = osThreadNew(InterProcessorTask, NULL, &interProcessorTask_attributes);
 80011bc:	aa01      	add	r2, sp, #4
 80011be:	2100      	movs	r1, #0
 80011c0:	4828      	ldr	r0, [pc, #160]	; (8001264 <MX_FREERTOS_Init+0x184>)
 80011c2:	f007 fba7 	bl	8008914 <osThreadNew>
 80011c6:	4b28      	ldr	r3, [pc, #160]	; (8001268 <MX_FREERTOS_Init+0x188>)
 80011c8:	6018      	str	r0, [r3, #0]
    interProcessorMsgQueueHandle = osMessageQueueNew (10, sizeof(struct parsedSecondaryProcessorPacket), NULL);
 80011ca:	2200      	movs	r2, #0
 80011cc:	4621      	mov	r1, r4
 80011ce:	200a      	movs	r0, #10
 80011d0:	f007 feec 	bl	8008fac <osMessageQueueNew>
 80011d4:	4b25      	ldr	r3, [pc, #148]	; (800126c <MX_FREERTOS_Init+0x18c>)
 80011d6:	6018      	str	r0, [r3, #0]
    inertialSensingQueueHandle = osMessageQueueNew (10, sizeof(struct inertialData), NULL);
 80011d8:	2200      	movs	r2, #0
 80011da:	2138      	movs	r1, #56	; 0x38
 80011dc:	200a      	movs	r0, #10
 80011de:	f007 fee5 	bl	8008fac <osMessageQueueNew>
 80011e2:	4b23      	ldr	r3, [pc, #140]	; (8001270 <MX_FREERTOS_Init+0x190>)
 80011e4:	6018      	str	r0, [r3, #0]
    activitySampleQueueHandle = osMessageQueueNew (10, sizeof(struct activityData), NULL);
 80011e6:	2200      	movs	r2, #0
 80011e8:	2110      	movs	r1, #16
 80011ea:	200a      	movs	r0, #10
 80011ec:	f007 fede 	bl	8008fac <osMessageQueueNew>
 80011f0:	4b20      	ldr	r3, [pc, #128]	; (8001274 <MX_FREERTOS_Init+0x194>)
 80011f2:	6018      	str	r0, [r3, #0]
    rotationSampleQueueHandle = osMessageQueueNew (3, sizeof(struct rotationData), NULL);
 80011f4:	2200      	movs	r2, #0
 80011f6:	4621      	mov	r1, r4
 80011f8:	2003      	movs	r0, #3
 80011fa:	f007 fed7 	bl	8008fac <osMessageQueueNew>
 80011fe:	4b1e      	ldr	r3, [pc, #120]	; (8001278 <MX_FREERTOS_Init+0x198>)
 8001200:	6018      	str	r0, [r3, #0]
    messageI2C_LockSem = osSemaphoreNew (1, 1, NULL);
 8001202:	2200      	movs	r2, #0
 8001204:	2101      	movs	r1, #1
 8001206:	4608      	mov	r0, r1
 8001208:	f007 fdde 	bl	8008dc8 <osSemaphoreNew>
 800120c:	4b1b      	ldr	r3, [pc, #108]	; (800127c <MX_FREERTOS_Init+0x19c>)
 800120e:	6018      	str	r0, [r3, #0]
   APPE_Init();
 8001210:	f7ff ff34 	bl	800107c <APPE_Init>
}
 8001214:	b02e      	add	sp, #184	; 0xb8
 8001216:	bd70      	pop	{r4, r5, r6, pc}
 8001218:	0800e504 	.word	0x0800e504
 800121c:	080010d5 	.word	0x080010d5
 8001220:	20004bb8 	.word	0x20004bb8
 8001224:	0800e4a4 	.word	0x0800e4a4
 8001228:	080029d9 	.word	0x080029d9
 800122c:	20004bc0 	.word	0x20004bc0
 8001230:	0800e4bc 	.word	0x0800e4bc
 8001234:	08001281 	.word	0x08001281
 8001238:	20004aa4 	.word	0x20004aa4
 800123c:	20004bbc 	.word	0x20004bbc
 8001240:	20004bb4 	.word	0x20004bb4
 8001244:	20004b9c 	.word	0x20004b9c
 8001248:	0800e4c8 	.word	0x0800e4c8
 800124c:	08002c75 	.word	0x08002c75
 8001250:	20004ba0 	.word	0x20004ba0
 8001254:	0800e4dc 	.word	0x0800e4dc
 8001258:	080025a9 	.word	0x080025a9
 800125c:	20004ab8 	.word	0x20004ab8
 8001260:	0800e4f0 	.word	0x0800e4f0
 8001264:	080026a9 	.word	0x080026a9
 8001268:	20004acc 	.word	0x20004acc
 800126c:	20004ac8 	.word	0x20004ac8
 8001270:	20004ac4 	.word	0x20004ac4
 8001274:	20004ab4 	.word	0x20004ab4
 8001278:	20004b98 	.word	0x20004b98
 800127c:	20004bac 	.word	0x20004bac

08001280 <BlinkTask>:

#define BLINK_HALF_BUFFER_SIZE	1000
#define BLINK_PACKET_SIZE		100
#define BLINK_ITERATOR_COUNT 	BLINK_HALF_BUFFER_SIZE / BLINK_PACKET_SIZE

void BlinkTask(void){
 8001280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001282:	ed2d 8b02 	vpush	{d8}
	uint32_t evt;

	uint32_t payload_ID = 0;
 8001286:	2600      	movs	r6, #0
 8001288:	e052      	b.n	8001330 <BlinkTask+0xb0>

				if( (evt & 0x00000004U) == 0x00000004U){

					// interpolate timestamps for blink packets
					if(previousTick_ms == 0){
						previousTick_ms = HAL_GetTick();
 800128a:	f002 f855 	bl	8003338 <HAL_GetTick>
 800128e:	ee07 0a90 	vmov	s15, r0
 8001292:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001296:	e02e      	b.n	80012f6 <BlinkTask+0x76>
					tick_ms_diff = (HAL_GetTick() - previousTick_ms) / ((float) BLINK_ITERATOR_COUNT);

					// because of COAP packet size restrictions, separate blink packet into chunks of size BLINK_PACKET_SIZE
					for(iterator=0; iterator < BLINK_ITERATOR_COUNT; iterator++){

						memcpy(blinkMsgBuffer_1.data, &(blink_buffer[iterator*BLINK_PACKET_SIZE]), BLINK_PACKET_SIZE);
 8001298:	2364      	movs	r3, #100	; 0x64
 800129a:	4c32      	ldr	r4, [pc, #200]	; (8001364 <BlinkTask+0xe4>)
 800129c:	461a      	mov	r2, r3
 800129e:	4932      	ldr	r1, [pc, #200]	; (8001368 <BlinkTask+0xe8>)
 80012a0:	fb03 1105 	mla	r1, r3, r5, r1
 80012a4:	4620      	mov	r0, r4
 80012a6:	f00c f815 	bl	800d2d4 <memcpy>
						blinkMsgBuffer_1.tick_ms = previousTick_ms + tick_ms_diff;
 80012aa:	ee78 7a28 	vadd.f32	s15, s16, s17
 80012ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012b2:	edc4 7a19 	vstr	s15, [r4, #100]	; 0x64
						blinkMsgBuffer_1.payload_ID = payload_ID;
 80012b6:	66a6      	str	r6, [r4, #104]	; 0x68

						previousTick_ms = blinkMsgBuffer_1.tick_ms;
 80012b8:	eeb8 8a67 	vcvt.f32.u32	s16, s15
						payload_ID++;
 80012bc:	3601      	adds	r6, #1

						osMessageQueuePut(blinkMsgQueueHandle, (void *) &blinkMsgBuffer_1, 0U, 0);
 80012be:	2300      	movs	r3, #0
 80012c0:	461a      	mov	r2, r3
 80012c2:	4621      	mov	r1, r4
 80012c4:	4829      	ldr	r0, [pc, #164]	; (800136c <BlinkTask+0xec>)
 80012c6:	6800      	ldr	r0, [r0, #0]
 80012c8:	f007 fed0 	bl	800906c <osMessageQueuePut>
					for(iterator=0; iterator < BLINK_ITERATOR_COUNT; iterator++){
 80012cc:	3501      	adds	r5, #1
 80012ce:	2d09      	cmp	r5, #9
 80012d0:	d9e2      	bls.n	8001298 <BlinkTask+0x18>
					}
				}

				// stop timer and put thread in idle if signal was reset
				if( (evt & 0x00000002U) == 0x00000002U){
 80012d2:	f017 0f02 	tst.w	r7, #2
 80012d6:	d11c      	bne.n	8001312 <BlinkTask+0x92>
				evt = osThreadFlagsWait (0x00000006U, osFlagsWaitAny, osWaitForever);
 80012d8:	f04f 32ff 	mov.w	r2, #4294967295
 80012dc:	2100      	movs	r1, #0
 80012de:	2006      	movs	r0, #6
 80012e0:	f007 fc12 	bl	8008b08 <osThreadFlagsWait>
 80012e4:	4607      	mov	r7, r0
				if( (evt & 0x00000004U) == 0x00000004U){
 80012e6:	f010 0f04 	tst.w	r0, #4
 80012ea:	d0f2      	beq.n	80012d2 <BlinkTask+0x52>
					if(previousTick_ms == 0){
 80012ec:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80012f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f4:	d0c9      	beq.n	800128a <BlinkTask+0xa>
					tick_ms_diff = (HAL_GetTick() - previousTick_ms) / ((float) BLINK_ITERATOR_COUNT);
 80012f6:	f002 f81f 	bl	8003338 <HAL_GetTick>
 80012fa:	ee07 0a90 	vmov	s15, r0
 80012fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001302:	ee77 7ac8 	vsub.f32	s15, s15, s16
 8001306:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800130a:	eec7 8a87 	vdiv.f32	s17, s15, s14
					for(iterator=0; iterator < BLINK_ITERATOR_COUNT; iterator++){
 800130e:	2500      	movs	r5, #0
 8001310:	e7dd      	b.n	80012ce <BlinkTask+0x4e>

					HAL_ADC_Stop_DMA(&hadc1);
 8001312:	4817      	ldr	r0, [pc, #92]	; (8001370 <BlinkTask+0xf0>)
 8001314:	f002 fcfd 	bl	8003d12 <HAL_ADC_Stop_DMA>
//					while(HAL_ADC_Stop(&hadc1) != HAL_OK)
					HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8001318:	4c16      	ldr	r4, [pc, #88]	; (8001374 <BlinkTask+0xf4>)
 800131a:	2104      	movs	r1, #4
 800131c:	4620      	mov	r0, r4
 800131e:	f006 f833 	bl	8007388 <HAL_TIM_PWM_Stop>
					HAL_TIM_Base_Stop(&htim2);
 8001322:	4620      	mov	r0, r4
 8001324:	f005 fd3a 	bl	8006d9c <HAL_TIM_Base_Stop>
					previousTick_ms = 0;

					// empty queue
					osMessageQueueReset(blinkMsgQueueHandle);
 8001328:	4b10      	ldr	r3, [pc, #64]	; (800136c <BlinkTask+0xec>)
 800132a:	6818      	ldr	r0, [r3, #0]
 800132c:	f007 ff42 	bl	80091b4 <osMessageQueueReset>
		evt = osThreadFlagsWait (0x00000001U, osFlagsWaitAny, osWaitForever);
 8001330:	f04f 32ff 	mov.w	r2, #4294967295
 8001334:	2100      	movs	r1, #0
 8001336:	2001      	movs	r0, #1
 8001338:	f007 fbe6 	bl	8008b08 <osThreadFlagsWait>
		if (evt == 0x00000001U)  {
 800133c:	2801      	cmp	r0, #1
 800133e:	d1f7      	bne.n	8001330 <BlinkTask+0xb0>
			HAL_TIM_Base_Start(&htim2);
 8001340:	4c0c      	ldr	r4, [pc, #48]	; (8001374 <BlinkTask+0xf4>)
 8001342:	4620      	mov	r0, r4
 8001344:	f005 fd12 	bl	8006d6c <HAL_TIM_Base_Start>
			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001348:	2104      	movs	r1, #4
 800134a:	4620      	mov	r0, r4
 800134c:	f005 fff2 	bl	8007334 <HAL_TIM_PWM_Start>
			HAL_ADC_Start_DMA(&hadc1, (uint32_t*) blink_buffer, sizeof(blink_buffer));
 8001350:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001354:	4904      	ldr	r1, [pc, #16]	; (8001368 <BlinkTask+0xe8>)
 8001356:	4806      	ldr	r0, [pc, #24]	; (8001370 <BlinkTask+0xf0>)
 8001358:	f002 fc32 	bl	8003bc0 <HAL_ADC_Start_DMA>
 800135c:	ed9f 8a06 	vldr	s16, [pc, #24]	; 8001378 <BlinkTask+0xf8>
 8001360:	e7ba      	b.n	80012d8 <BlinkTask+0x58>
 8001362:	bf00      	nop
 8001364:	200001a4 	.word	0x200001a4
 8001368:	20000210 	.word	0x20000210
 800136c:	20004bb4 	.word	0x20004bb4
 8001370:	200049dc 	.word	0x200049dc
 8001374:	20004f98 	.word	0x20004f98
 8001378:	00000000 	.word	0x00000000

0800137c <HAL_ADC_ErrorCallback>:
//}

volatile uint8_t i = 0;
void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
  i++;
 800137c:	4a02      	ldr	r2, [pc, #8]	; (8001388 <HAL_ADC_ErrorCallback+0xc>)
 800137e:	7813      	ldrb	r3, [r2, #0]
 8001380:	3301      	adds	r3, #1
 8001382:	b2db      	uxtb	r3, r3
 8001384:	7013      	strb	r3, [r2, #0]
}
 8001386:	4770      	bx	lr
 8001388:	200009e0 	.word	0x200009e0

0800138c <HAL_ADC_ConvCpltCallback>:

//volatile uint8_t complete = 0;
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800138c:	b508      	push	{r3, lr}
//	memcpy(blinkMsgBuffer_1.data, &(blink_buffer[100]), 100);
//	blinkMsgBuffer_1.tick_ms = HAL_GetTick();
	blink_ptr = &blink_buffer[BLINK_HALF_BUFFER_SIZE];
 800138e:	4b04      	ldr	r3, [pc, #16]	; (80013a0 <HAL_ADC_ConvCpltCallback+0x14>)
 8001390:	4a04      	ldr	r2, [pc, #16]	; (80013a4 <HAL_ADC_ConvCpltCallback+0x18>)
 8001392:	601a      	str	r2, [r3, #0]
	osThreadFlagsSet(blinkTaskHandle, 0x00000004U);
 8001394:	2104      	movs	r1, #4
 8001396:	4b04      	ldr	r3, [pc, #16]	; (80013a8 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001398:	6818      	ldr	r0, [r3, #0]
 800139a:	f007 fb2f 	bl	80089fc <osThreadFlagsSet>

}
 800139e:	bd08      	pop	{r3, pc}
 80013a0:	20004bc8 	.word	0x20004bc8
 80013a4:	200005f8 	.word	0x200005f8
 80013a8:	20004aa4 	.word	0x20004aa4

080013ac <HAL_ADC_ConvHalfCpltCallback>:

//volatile uint8_t half = 0;
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80013ac:	b508      	push	{r3, lr}
//	memcpy(blinkMsgBuffer_1.data, &(blink_buffer), 100);
//	blinkMsgBuffer_1.tick_ms = HAL_GetTick();
	blink_ptr = &blink_buffer;
 80013ae:	4b04      	ldr	r3, [pc, #16]	; (80013c0 <HAL_ADC_ConvHalfCpltCallback+0x14>)
 80013b0:	4a04      	ldr	r2, [pc, #16]	; (80013c4 <HAL_ADC_ConvHalfCpltCallback+0x18>)
 80013b2:	601a      	str	r2, [r3, #0]
	osThreadFlagsSet(blinkTaskHandle, 0x00000004U);
 80013b4:	2104      	movs	r1, #4
 80013b6:	4b04      	ldr	r3, [pc, #16]	; (80013c8 <HAL_ADC_ConvHalfCpltCallback+0x1c>)
 80013b8:	6818      	ldr	r0, [r3, #0]
 80013ba:	f007 fb1f 	bl	80089fc <osThreadFlagsSet>

}
 80013be:	bd08      	pop	{r3, pc}
 80013c0:	20004bc8 	.word	0x20004bc8
 80013c4:	20000210 	.word	0x20000210
 80013c8:	20004aa4 	.word	0x20004aa4

080013cc <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80013cc:	b500      	push	{lr}
 80013ce:	b083      	sub	sp, #12
  SET_BIT(RCC->AHB1ENR, Periphs);
 80013d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013d4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80013d6:	f042 0204 	orr.w	r2, r2, #4
 80013da:	649a      	str	r2, [r3, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80013dc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80013de:	f002 0204 	and.w	r2, r2, #4
 80013e2:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 80013e4:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80013e6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80013e8:	f042 0201 	orr.w	r2, r2, #1
 80013ec:	649a      	str	r2, [r3, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80013ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013f0:	f003 0301 	and.w	r3, r3, #1
 80013f4:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80013f6:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
  __HAL_RCC_DMA1_CLK_ENABLE();

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80013f8:	2200      	movs	r2, #0
 80013fa:	2105      	movs	r1, #5
 80013fc:	200b      	movs	r0, #11
 80013fe:	f002 fcdb 	bl	8003db8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001402:	200b      	movs	r0, #11
 8001404:	f002 fd0c 	bl	8003e20 <HAL_NVIC_EnableIRQ>

}
 8001408:	b003      	add	sp, #12
 800140a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08001410 <IMU_parseCommandReport>:
//shtpData[5 + 6]: R6
//shtpData[5 + 7]: R7
//shtpData[5 + 8]: R8
void IMU_parseCommandReport(void)
{
	if (shtpData[0] == SHTP_REPORT_COMMAND_RESPONSE)
 8001410:	4b06      	ldr	r3, [pc, #24]	; (800142c <IMU_parseCommandReport+0x1c>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	2bf1      	cmp	r3, #241	; 0xf1
 8001416:	d000      	beq.n	800141a <IMU_parseCommandReport+0xa>
		//This sensor report ID is unhandled.
		//See reference manual to add additional feature reports as needed
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 8001418:	4770      	bx	lr
		uint8_t command = shtpData[2]; //This is the Command byte of the response
 800141a:	4b04      	ldr	r3, [pc, #16]	; (800142c <IMU_parseCommandReport+0x1c>)
 800141c:	789b      	ldrb	r3, [r3, #2]
		if (command == COMMAND_ME_CALIBRATE)
 800141e:	2b07      	cmp	r3, #7
 8001420:	d1fa      	bne.n	8001418 <IMU_parseCommandReport+0x8>
			calibrationStatus = shtpData[5 + 0]; //R0 - Status (0 = success, non-zero = fail)
 8001422:	4b02      	ldr	r3, [pc, #8]	; (800142c <IMU_parseCommandReport+0x1c>)
 8001424:	795a      	ldrb	r2, [r3, #5]
 8001426:	4b02      	ldr	r3, [pc, #8]	; (8001430 <IMU_parseCommandReport+0x20>)
 8001428:	701a      	strb	r2, [r3, #0]
}
 800142a:	e7f5      	b.n	8001418 <IMU_parseCommandReport+0x8>
 800142c:	20004c64 	.word	0x20004c64
 8001430:	20004d17 	.word	0x20004d17
 8001434:	00000000 	.word	0x00000000

08001438 <IMU_qToFloat>:
}

//Given a register value and a Q point, convert to float
//See https://en.wikipedia.org/wiki/Q_(number_format)
float IMU_qToFloat(int16_t fixedPointValue, uint8_t qPoint)
{
 8001438:	b538      	push	{r3, r4, r5, lr}
 800143a:	ed2d 8b02 	vpush	{d8}
	float qFloat = fixedPointValue;
 800143e:	ee07 0a90 	vmov	s15, r0
 8001442:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
	qFloat *= pow(2, qPoint * -1);
 8001446:	4248      	negs	r0, r1
 8001448:	f7fe fff6 	bl	8000438 <__aeabi_i2d>
 800144c:	ec41 0b11 	vmov	d1, r0, r1
 8001450:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 8001480 <IMU_qToFloat+0x48>
 8001454:	f00b ff52 	bl	800d2fc <pow>
 8001458:	ec55 4b10 	vmov	r4, r5, d0
 800145c:	ee18 0a10 	vmov	r0, s16
 8001460:	f7fe fffc 	bl	800045c <__aeabi_f2d>
 8001464:	4622      	mov	r2, r4
 8001466:	462b      	mov	r3, r5
 8001468:	f7ff f850 	bl	800050c <__aeabi_dmul>
 800146c:	f7ff fafe 	bl	8000a6c <__aeabi_d2f>
	return (qFloat);
}
 8001470:	ee00 0a10 	vmov	s0, r0
 8001474:	ecbd 8b02 	vpop	{d8}
 8001478:	bd38      	pop	{r3, r4, r5, pc}
 800147a:	bf00      	nop
 800147c:	f3af 8000 	nop.w
 8001480:	00000000 	.word	0x00000000
 8001484:	40000000 	.word	0x40000000

08001488 <IMU_parseInputReport>:
{
 8001488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800148c:	b083      	sub	sp, #12
	int16_t dataLength = ((uint16_t)shtpHeader[1] << 8 | shtpHeader[0]);
 800148e:	4a95      	ldr	r2, [pc, #596]	; (80016e4 <IMU_parseInputReport+0x25c>)
 8001490:	7853      	ldrb	r3, [r2, #1]
 8001492:	021b      	lsls	r3, r3, #8
 8001494:	b21b      	sxth	r3, r3
 8001496:	7812      	ldrb	r2, [r2, #0]
 8001498:	4313      	orrs	r3, r2
	dataLength &= ~(1 << 15); //Clear the MSbit. This bit indicates if this package is a continuation of the last.
 800149a:	f3c3 030e 	ubfx	r3, r3, #0, #15
	dataLength -= 4; //Remove the header bytes from the data count
 800149e:	3b04      	subs	r3, #4
 80014a0:	b219      	sxth	r1, r3
	timeStamp = ((uint32_t)shtpData[4] << (8 * 3)) | ((uint32_t)shtpData[3] << (8 * 2)) | ((uint32_t)shtpData[2] << (8 * 1)) | ((uint32_t)shtpData[1] << (8 * 0));
 80014a2:	4b91      	ldr	r3, [pc, #580]	; (80016e8 <IMU_parseInputReport+0x260>)
 80014a4:	7918      	ldrb	r0, [r3, #4]
 80014a6:	78da      	ldrb	r2, [r3, #3]
 80014a8:	0412      	lsls	r2, r2, #16
 80014aa:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 80014ae:	7898      	ldrb	r0, [r3, #2]
 80014b0:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80014b4:	7858      	ldrb	r0, [r3, #1]
 80014b6:	4302      	orrs	r2, r0
 80014b8:	488c      	ldr	r0, [pc, #560]	; (80016ec <IMU_parseInputReport+0x264>)
 80014ba:	6002      	str	r2, [r0, #0]
	uint8_t status = shtpData[5 + 2] & 0x03; //Get status bits
 80014bc:	79da      	ldrb	r2, [r3, #7]
 80014be:	f002 0903 	and.w	r9, r2, #3
	uint16_t data1 = (uint16_t)shtpData[5 + 5] << 8 | shtpData[5 + 4];
 80014c2:	7a98      	ldrb	r0, [r3, #10]
 80014c4:	7a5d      	ldrb	r5, [r3, #9]
 80014c6:	ea45 2500 	orr.w	r5, r5, r0, lsl #8
 80014ca:	b22d      	sxth	r5, r5
 80014cc:	fa1f f885 	uxth.w	r8, r5
	uint16_t data2 = (uint16_t)shtpData[5 + 7] << 8 | shtpData[5 + 6];
 80014d0:	7b1e      	ldrb	r6, [r3, #12]
 80014d2:	7adc      	ldrb	r4, [r3, #11]
 80014d4:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
 80014d8:	b224      	sxth	r4, r4
 80014da:	b2a7      	uxth	r7, r4
	uint16_t data3 = (uint16_t)shtpData[5 + 9] << 8 | shtpData[5 + 8];
 80014dc:	7b9e      	ldrb	r6, [r3, #14]
 80014de:	7b5b      	ldrb	r3, [r3, #13]
 80014e0:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 80014e4:	fa0f fa83 	sxth.w	sl, r3
 80014e8:	fa1f f68a 	uxth.w	r6, sl
	if (dataLength - 5 > 9)
 80014ec:	1f4b      	subs	r3, r1, #5
 80014ee:	2b09      	cmp	r3, #9
 80014f0:	dd34      	ble.n	800155c <IMU_parseInputReport+0xd4>
		data4 = (uint16_t)shtpData[5 + 11] << 8 | shtpData[5 + 10];
 80014f2:	497d      	ldr	r1, [pc, #500]	; (80016e8 <IMU_parseInputReport+0x260>)
 80014f4:	f891 c010 	ldrb.w	ip, [r1, #16]
 80014f8:	7bc9      	ldrb	r1, [r1, #15]
 80014fa:	ea41 210c 	orr.w	r1, r1, ip, lsl #8
 80014fe:	9101      	str	r1, [sp, #4]
	if (dataLength - 5 > 11)
 8001500:	2b0b      	cmp	r3, #11
 8001502:	dd2e      	ble.n	8001562 <IMU_parseInputReport+0xda>
		data5 = (uint16_t)shtpData[5 + 13] << 8 | shtpData[5 + 12];
 8001504:	4b78      	ldr	r3, [pc, #480]	; (80016e8 <IMU_parseInputReport+0x260>)
 8001506:	7c99      	ldrb	r1, [r3, #18]
 8001508:	7c5b      	ldrb	r3, [r3, #17]
 800150a:	ea43 2b01 	orr.w	fp, r3, r1, lsl #8
	if (shtpData[5] == SENSOR_REPORTID_ACCELEROMETER)
 800150e:	4b76      	ldr	r3, [pc, #472]	; (80016e8 <IMU_parseInputReport+0x260>)
 8001510:	795b      	ldrb	r3, [r3, #5]
 8001512:	2b01      	cmp	r3, #1
 8001514:	d028      	beq.n	8001568 <IMU_parseInputReport+0xe0>
	else if (shtpData[5] == SENSOR_REPORTID_LINEAR_ACCELERATION)
 8001516:	2b04      	cmp	r3, #4
 8001518:	d033      	beq.n	8001582 <IMU_parseInputReport+0xfa>
	else if (shtpData[5] == SENSOR_REPORTID_GYROSCOPE)
 800151a:	2b02      	cmp	r3, #2
 800151c:	d03c      	beq.n	8001598 <IMU_parseInputReport+0x110>
	else if (shtpData[5] == SENSOR_REPORTID_MAGNETIC_FIELD)
 800151e:	2b03      	cmp	r3, #3
 8001520:	d045      	beq.n	80015ae <IMU_parseInputReport+0x126>
	else if (shtpData[5] == SENSOR_REPORTID_ROTATION_VECTOR || shtpData[5] == SENSOR_REPORTID_GAME_ROTATION_VECTOR)
 8001522:	2b05      	cmp	r3, #5
 8001524:	d04e      	beq.n	80015c4 <IMU_parseInputReport+0x13c>
 8001526:	2b08      	cmp	r3, #8
 8001528:	d04c      	beq.n	80015c4 <IMU_parseInputReport+0x13c>
	else if (shtpData[5] == SENSOR_REPORTID_STEP_COUNTER)
 800152a:	2b11      	cmp	r3, #17
 800152c:	f000 808a 	beq.w	8001644 <IMU_parseInputReport+0x1bc>
	else if (shtpData[5] == SENSOR_REPORTID_STABILITY_CLASSIFIER)
 8001530:	2b13      	cmp	r3, #19
 8001532:	f000 808f 	beq.w	8001654 <IMU_parseInputReport+0x1cc>
	else if (shtpData[5] == SENSOR_REPORTID_PERSONAL_ACTIVITY_CLASSIFIER)
 8001536:	2b1e      	cmp	r3, #30
 8001538:	f000 8096 	beq.w	8001668 <IMU_parseInputReport+0x1e0>
	else if (shtpData[5] == SENSOR_REPORTID_RAW_ACCELEROMETER)
 800153c:	2b14      	cmp	r3, #20
 800153e:	f000 80b9 	beq.w	80016b4 <IMU_parseInputReport+0x22c>
	else if (shtpData[5] == SENSOR_REPORTID_RAW_GYROSCOPE)
 8001542:	2b15      	cmp	r3, #21
 8001544:	f000 80be 	beq.w	80016c4 <IMU_parseInputReport+0x23c>
	else if (shtpData[5] == SENSOR_REPORTID_RAW_MAGNETOMETER)
 8001548:	2b16      	cmp	r3, #22
 800154a:	f000 80c3 	beq.w	80016d4 <IMU_parseInputReport+0x24c>
	else if (shtpData[5] == SHTP_REPORT_COMMAND_RESPONSE)
 800154e:	2bf1      	cmp	r3, #241	; 0xf1
 8001550:	d114      	bne.n	800157c <IMU_parseInputReport+0xf4>
		if (command == COMMAND_ME_CALIBRATE)
 8001552:	2a07      	cmp	r2, #7
 8001554:	d112      	bne.n	800157c <IMU_parseInputReport+0xf4>
			calibrationStatus = shtpData[5 + 5]; //R0 - Status (0 = success, non-zero = fail)
 8001556:	4b66      	ldr	r3, [pc, #408]	; (80016f0 <IMU_parseInputReport+0x268>)
 8001558:	7018      	strb	r0, [r3, #0]
}
 800155a:	e00f      	b.n	800157c <IMU_parseInputReport+0xf4>
	uint16_t data4 = 0;
 800155c:	2100      	movs	r1, #0
 800155e:	9101      	str	r1, [sp, #4]
 8001560:	e7ce      	b.n	8001500 <IMU_parseInputReport+0x78>
	uint16_t data5 = 0; //We would need to change this to uin32_t to capture time stamp value on Raw Accel/Gyro/Mag reports
 8001562:	f04f 0b00 	mov.w	fp, #0
 8001566:	e7d2      	b.n	800150e <IMU_parseInputReport+0x86>
		accelAccuracy = status;
 8001568:	4b62      	ldr	r3, [pc, #392]	; (80016f4 <IMU_parseInputReport+0x26c>)
 800156a:	f8a3 9000 	strh.w	r9, [r3]
		rawAccelX = data1;
 800156e:	4b62      	ldr	r3, [pc, #392]	; (80016f8 <IMU_parseInputReport+0x270>)
 8001570:	f8a3 8000 	strh.w	r8, [r3]
		rawAccelY = data2;
 8001574:	4b61      	ldr	r3, [pc, #388]	; (80016fc <IMU_parseInputReport+0x274>)
 8001576:	801f      	strh	r7, [r3, #0]
		rawAccelZ = data3;
 8001578:	4b61      	ldr	r3, [pc, #388]	; (8001700 <IMU_parseInputReport+0x278>)
 800157a:	801e      	strh	r6, [r3, #0]
}
 800157c:	b003      	add	sp, #12
 800157e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		accelLinAccuracy = status;
 8001582:	4b60      	ldr	r3, [pc, #384]	; (8001704 <IMU_parseInputReport+0x27c>)
 8001584:	f8a3 9000 	strh.w	r9, [r3]
		rawLinAccelX = data1;
 8001588:	4b5f      	ldr	r3, [pc, #380]	; (8001708 <IMU_parseInputReport+0x280>)
 800158a:	f8a3 8000 	strh.w	r8, [r3]
		rawLinAccelY = data2;
 800158e:	4b5f      	ldr	r3, [pc, #380]	; (800170c <IMU_parseInputReport+0x284>)
 8001590:	801f      	strh	r7, [r3, #0]
		rawLinAccelZ = data3;
 8001592:	4b5f      	ldr	r3, [pc, #380]	; (8001710 <IMU_parseInputReport+0x288>)
 8001594:	801e      	strh	r6, [r3, #0]
 8001596:	e7f1      	b.n	800157c <IMU_parseInputReport+0xf4>
		gyroAccuracy = status;
 8001598:	4b5e      	ldr	r3, [pc, #376]	; (8001714 <IMU_parseInputReport+0x28c>)
 800159a:	f8a3 9000 	strh.w	r9, [r3]
		rawGyroX = data1;
 800159e:	4b5e      	ldr	r3, [pc, #376]	; (8001718 <IMU_parseInputReport+0x290>)
 80015a0:	f8a3 8000 	strh.w	r8, [r3]
		rawGyroY = data2;
 80015a4:	4b5d      	ldr	r3, [pc, #372]	; (800171c <IMU_parseInputReport+0x294>)
 80015a6:	801f      	strh	r7, [r3, #0]
		rawGyroZ = data3;
 80015a8:	4b5d      	ldr	r3, [pc, #372]	; (8001720 <IMU_parseInputReport+0x298>)
 80015aa:	801e      	strh	r6, [r3, #0]
 80015ac:	e7e6      	b.n	800157c <IMU_parseInputReport+0xf4>
		magAccuracy = status;
 80015ae:	4b5d      	ldr	r3, [pc, #372]	; (8001724 <IMU_parseInputReport+0x29c>)
 80015b0:	f8a3 9000 	strh.w	r9, [r3]
		rawMagX = data1;
 80015b4:	4b5c      	ldr	r3, [pc, #368]	; (8001728 <IMU_parseInputReport+0x2a0>)
 80015b6:	f8a3 8000 	strh.w	r8, [r3]
		rawMagY = data2;
 80015ba:	4b5c      	ldr	r3, [pc, #368]	; (800172c <IMU_parseInputReport+0x2a4>)
 80015bc:	801f      	strh	r7, [r3, #0]
		rawMagZ = data3;
 80015be:	4b5c      	ldr	r3, [pc, #368]	; (8001730 <IMU_parseInputReport+0x2a8>)
 80015c0:	801e      	strh	r6, [r3, #0]
 80015c2:	e7db      	b.n	800157c <IMU_parseInputReport+0xf4>
		rotSample.tick_ms = HAL_GetTick();
 80015c4:	f001 feb8 	bl	8003338 <HAL_GetTick>
 80015c8:	4b5a      	ldr	r3, [pc, #360]	; (8001734 <IMU_parseInputReport+0x2ac>)
 80015ca:	6158      	str	r0, [r3, #20]
		rotSample.quatI =  IMU_qToFloat(data1, rotationVector_Q1);;
 80015cc:	4a5a      	ldr	r2, [pc, #360]	; (8001738 <IMU_parseInputReport+0x2b0>)
 80015ce:	7811      	ldrb	r1, [r2, #0]
 80015d0:	4628      	mov	r0, r5
 80015d2:	f7ff ff31 	bl	8001438 <IMU_qToFloat>
 80015d6:	4d57      	ldr	r5, [pc, #348]	; (8001734 <IMU_parseInputReport+0x2ac>)
 80015d8:	ed85 0a00 	vstr	s0, [r5]
		rotSample.quatJ =  IMU_qToFloat(data2, rotationVector_Q1);;
 80015dc:	4a56      	ldr	r2, [pc, #344]	; (8001738 <IMU_parseInputReport+0x2b0>)
 80015de:	7811      	ldrb	r1, [r2, #0]
 80015e0:	4620      	mov	r0, r4
 80015e2:	f7ff ff29 	bl	8001438 <IMU_qToFloat>
 80015e6:	462c      	mov	r4, r5
 80015e8:	ed85 0a01 	vstr	s0, [r5, #4]
		rotSample.quatK =  IMU_qToFloat(data3, rotationVector_Q1);;
 80015ec:	4d52      	ldr	r5, [pc, #328]	; (8001738 <IMU_parseInputReport+0x2b0>)
 80015ee:	7829      	ldrb	r1, [r5, #0]
 80015f0:	4650      	mov	r0, sl
 80015f2:	f7ff ff21 	bl	8001438 <IMU_qToFloat>
 80015f6:	ed84 0a02 	vstr	s0, [r4, #8]
		rotSample.quatReal = IMU_qToFloat(data4, rotationVector_Q1);
 80015fa:	7829      	ldrb	r1, [r5, #0]
 80015fc:	9d01      	ldr	r5, [sp, #4]
 80015fe:	b228      	sxth	r0, r5
 8001600:	f7ff ff1a 	bl	8001438 <IMU_qToFloat>
 8001604:	ed84 0a03 	vstr	s0, [r4, #12]
		rotSample.quatRadianAccuracy = IMU_qToFloat(data5, 12);
 8001608:	210c      	movs	r1, #12
 800160a:	fa0f f08b 	sxth.w	r0, fp
 800160e:	f7ff ff13 	bl	8001438 <IMU_qToFloat>
 8001612:	ed84 0a04 	vstr	s0, [r4, #16]
		osMessageQueuePut(rotationSampleQueueHandle, &rotSample, 0U, 0);
 8001616:	2300      	movs	r3, #0
 8001618:	461a      	mov	r2, r3
 800161a:	4621      	mov	r1, r4
 800161c:	4847      	ldr	r0, [pc, #284]	; (800173c <IMU_parseInputReport+0x2b4>)
 800161e:	6800      	ldr	r0, [r0, #0]
 8001620:	f007 fd24 	bl	800906c <osMessageQueuePut>
		quatAccuracy = status;
 8001624:	4b46      	ldr	r3, [pc, #280]	; (8001740 <IMU_parseInputReport+0x2b8>)
 8001626:	f8a3 9000 	strh.w	r9, [r3]
		rawQuatI = data1;
 800162a:	4b46      	ldr	r3, [pc, #280]	; (8001744 <IMU_parseInputReport+0x2bc>)
 800162c:	f8a3 8000 	strh.w	r8, [r3]
		rawQuatJ = data2;
 8001630:	4b45      	ldr	r3, [pc, #276]	; (8001748 <IMU_parseInputReport+0x2c0>)
 8001632:	801f      	strh	r7, [r3, #0]
		rawQuatK = data3;
 8001634:	4b45      	ldr	r3, [pc, #276]	; (800174c <IMU_parseInputReport+0x2c4>)
 8001636:	801e      	strh	r6, [r3, #0]
		rawQuatReal = data4;
 8001638:	4b45      	ldr	r3, [pc, #276]	; (8001750 <IMU_parseInputReport+0x2c8>)
 800163a:	801d      	strh	r5, [r3, #0]
		rawQuatRadianAccuracy = data5; //Only available on rotation vector, not game rot vector
 800163c:	4b45      	ldr	r3, [pc, #276]	; (8001754 <IMU_parseInputReport+0x2cc>)
 800163e:	f8a3 b000 	strh.w	fp, [r3]
 8001642:	e79b      	b.n	800157c <IMU_parseInputReport+0xf4>
		stepSample.tick_ms = HAL_GetTick();
 8001644:	f001 fe78 	bl	8003338 <HAL_GetTick>
 8001648:	4b43      	ldr	r3, [pc, #268]	; (8001758 <IMU_parseInputReport+0x2d0>)
 800164a:	6058      	str	r0, [r3, #4]
		stepSample.stepCount = data3;
 800164c:	801e      	strh	r6, [r3, #0]
		stepCount = data3; //Bytes 8/9
 800164e:	4b43      	ldr	r3, [pc, #268]	; (800175c <IMU_parseInputReport+0x2d4>)
 8001650:	801e      	strh	r6, [r3, #0]
 8001652:	e793      	b.n	800157c <IMU_parseInputReport+0xf4>
		stabilitySample.tick_ms = HAL_GetTick();
 8001654:	f001 fe70 	bl	8003338 <HAL_GetTick>
 8001658:	4a41      	ldr	r2, [pc, #260]	; (8001760 <IMU_parseInputReport+0x2d8>)
 800165a:	6050      	str	r0, [r2, #4]
		stabilitySample.stabilityClass = shtpData[5 + 4];
 800165c:	4b22      	ldr	r3, [pc, #136]	; (80016e8 <IMU_parseInputReport+0x260>)
 800165e:	7a5b      	ldrb	r3, [r3, #9]
 8001660:	7013      	strb	r3, [r2, #0]
		stabilityClassifier = shtpData[5 + 4]; //Byte 4 only
 8001662:	4a40      	ldr	r2, [pc, #256]	; (8001764 <IMU_parseInputReport+0x2dc>)
 8001664:	7013      	strb	r3, [r2, #0]
 8001666:	e789      	b.n	800157c <IMU_parseInputReport+0xf4>
		activitySample.tick_ms = HAL_GetTick();
 8001668:	f001 fe66 	bl	8003338 <HAL_GetTick>
 800166c:	4b3e      	ldr	r3, [pc, #248]	; (8001768 <IMU_parseInputReport+0x2e0>)
 800166e:	60d8      	str	r0, [r3, #12]
		for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 8001670:	2300      	movs	r3, #0
 8001672:	2b08      	cmp	r3, #8
 8001674:	d809      	bhi.n	800168a <IMU_parseInputReport+0x202>
			_activityConfidences[x] = shtpData[5 + 6 + x]; //5 bytes of timestamp, byte 6 is first confidence byte
 8001676:	f103 010b 	add.w	r1, r3, #11
 800167a:	4a3c      	ldr	r2, [pc, #240]	; (800176c <IMU_parseInputReport+0x2e4>)
 800167c:	6812      	ldr	r2, [r2, #0]
 800167e:	481a      	ldr	r0, [pc, #104]	; (80016e8 <IMU_parseInputReport+0x260>)
 8001680:	5c41      	ldrb	r1, [r0, r1]
 8001682:	54d1      	strb	r1, [r2, r3]
		for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 8001684:	3301      	adds	r3, #1
 8001686:	b2db      	uxtb	r3, r3
 8001688:	e7f3      	b.n	8001672 <IMU_parseInputReport+0x1ea>
		activityClassifier = shtpData[5 + 5]; //Most likely state
 800168a:	4b17      	ldr	r3, [pc, #92]	; (80016e8 <IMU_parseInputReport+0x260>)
 800168c:	7a9a      	ldrb	r2, [r3, #10]
 800168e:	4b38      	ldr	r3, [pc, #224]	; (8001770 <IMU_parseInputReport+0x2e8>)
 8001690:	701a      	strb	r2, [r3, #0]
		memcpy(activitySample.activityConfidence, _activityConfidences, 9);
 8001692:	4c35      	ldr	r4, [pc, #212]	; (8001768 <IMU_parseInputReport+0x2e0>)
 8001694:	4b35      	ldr	r3, [pc, #212]	; (800176c <IMU_parseInputReport+0x2e4>)
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	4623      	mov	r3, r4
 800169a:	6810      	ldr	r0, [r2, #0]
 800169c:	6851      	ldr	r1, [r2, #4]
 800169e:	c303      	stmia	r3!, {r0, r1}
 80016a0:	7a12      	ldrb	r2, [r2, #8]
 80016a2:	701a      	strb	r2, [r3, #0]
		osMessageQueuePut(activitySampleQueueHandle, &activitySample, 0U, 0);
 80016a4:	2300      	movs	r3, #0
 80016a6:	461a      	mov	r2, r3
 80016a8:	4621      	mov	r1, r4
 80016aa:	4832      	ldr	r0, [pc, #200]	; (8001774 <IMU_parseInputReport+0x2ec>)
 80016ac:	6800      	ldr	r0, [r0, #0]
 80016ae:	f007 fcdd 	bl	800906c <osMessageQueuePut>
 80016b2:	e763      	b.n	800157c <IMU_parseInputReport+0xf4>
		memsRawAccelX = data1;
 80016b4:	4b30      	ldr	r3, [pc, #192]	; (8001778 <IMU_parseInputReport+0x2f0>)
 80016b6:	f8a3 8000 	strh.w	r8, [r3]
		memsRawAccelY = data2;
 80016ba:	4b30      	ldr	r3, [pc, #192]	; (800177c <IMU_parseInputReport+0x2f4>)
 80016bc:	801f      	strh	r7, [r3, #0]
		memsRawAccelZ = data3;
 80016be:	4b30      	ldr	r3, [pc, #192]	; (8001780 <IMU_parseInputReport+0x2f8>)
 80016c0:	801e      	strh	r6, [r3, #0]
 80016c2:	e75b      	b.n	800157c <IMU_parseInputReport+0xf4>
		memsRawGyroX = data1;
 80016c4:	4b2f      	ldr	r3, [pc, #188]	; (8001784 <IMU_parseInputReport+0x2fc>)
 80016c6:	f8a3 8000 	strh.w	r8, [r3]
		memsRawGyroY = data2;
 80016ca:	4b2f      	ldr	r3, [pc, #188]	; (8001788 <IMU_parseInputReport+0x300>)
 80016cc:	801f      	strh	r7, [r3, #0]
		memsRawGyroZ = data3;
 80016ce:	4b2f      	ldr	r3, [pc, #188]	; (800178c <IMU_parseInputReport+0x304>)
 80016d0:	801e      	strh	r6, [r3, #0]
 80016d2:	e753      	b.n	800157c <IMU_parseInputReport+0xf4>
		memsRawMagX = data1;
 80016d4:	4b2e      	ldr	r3, [pc, #184]	; (8001790 <IMU_parseInputReport+0x308>)
 80016d6:	f8a3 8000 	strh.w	r8, [r3]
		memsRawMagY = data2;
 80016da:	4b2e      	ldr	r3, [pc, #184]	; (8001794 <IMU_parseInputReport+0x30c>)
 80016dc:	801f      	strh	r7, [r3, #0]
		memsRawMagZ = data3;
 80016de:	4b2e      	ldr	r3, [pc, #184]	; (8001798 <IMU_parseInputReport+0x310>)
 80016e0:	801e      	strh	r6, [r3, #0]
 80016e2:	e74b      	b.n	800157c <IMU_parseInputReport+0xf4>
 80016e4:	20004bd0 	.word	0x20004bd0
 80016e8:	20004c64 	.word	0x20004c64
 80016ec:	20004bec 	.word	0x20004bec
 80016f0:	20004d17 	.word	0x20004d17
 80016f4:	20004d2c 	.word	0x20004d2c
 80016f8:	20004d14 	.word	0x20004d14
 80016fc:	20004d30 	.word	0x20004d30
 8001700:	20004c2a 	.word	0x20004c2a
 8001704:	20004c26 	.word	0x20004c26
 8001708:	20004c1c 	.word	0x20004c1c
 800170c:	20004d18 	.word	0x20004d18
 8001710:	20004c56 	.word	0x20004c56
 8001714:	20004c58 	.word	0x20004c58
 8001718:	20004c5a 	.word	0x20004c5a
 800171c:	20004c20 	.word	0x20004c20
 8001720:	20004c1e 	.word	0x20004c1e
 8001724:	20004bd4 	.word	0x20004bd4
 8001728:	20004c22 	.word	0x20004c22
 800172c:	20004d1a 	.word	0x20004d1a
 8001730:	20004c28 	.word	0x20004c28
 8001734:	20004c3c 	.word	0x20004c3c
 8001738:	20000006 	.word	0x20000006
 800173c:	20004b98 	.word	0x20004b98
 8001740:	20004bf2 	.word	0x20004bf2
 8001744:	20004d2e 	.word	0x20004d2e
 8001748:	20004c54 	.word	0x20004c54
 800174c:	20004bcc 	.word	0x20004bcc
 8001750:	20004be8 	.word	0x20004be8
 8001754:	20004c2c 	.word	0x20004c2c
 8001758:	20004bd8 	.word	0x20004bd8
 800175c:	20004d32 	.word	0x20004d32
 8001760:	20004be0 	.word	0x20004be0
 8001764:	20004c5e 	.word	0x20004c5e
 8001768:	20004d1c 	.word	0x20004d1c
 800176c:	20004c38 	.word	0x20004c38
 8001770:	20004d16 	.word	0x20004d16
 8001774:	20004ab4 	.word	0x20004ab4
 8001778:	20004c5c 	.word	0x20004c5c
 800177c:	20004c34 	.word	0x20004c34
 8001780:	20004ce6 	.word	0x20004ce6
 8001784:	20004bd6 	.word	0x20004bd6
 8001788:	20004c60 	.word	0x20004c60
 800178c:	20004c2e 	.word	0x20004c2e
 8001790:	20004c32 	.word	0x20004c32
 8001794:	20004c30 	.word	0x20004c30
 8001798:	20004bf4 	.word	0x20004bf4

0800179c <IMU_getData>:

//Sends multiple requests to sensor until all data bytes are received from sensor
//The shtpData buffer has max capacity of MAX_PACKET_SIZE. Any bytes over this amount will be lost.
//Arduino I2C read limit is 32 bytes. Header is 4 bytes, so max data we can read per interation is 28 bytes
bool IMU_getData(uint16_t bytesRemaining)
{
 800179c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800179e:	b083      	sub	sp, #12
 80017a0:	4607      	mov	r7, r0
	uint16_t dataSpot = 0; //Start at the beginning of shtpData array
 80017a2:	2600      	movs	r6, #0
//	uint8_t receiveBuffer[28] = {0};
//	uint8_t receivePacket[I2C_BUFFER_LENGTH - 4] = {0};


	//Setup a series of chunked 32 byte reads
	while (bytesRemaining > 0)
 80017a4:	e024      	b.n	80017f0 <IMU_getData+0x54>
	{
		uint16_t numberOfBytesToRead = bytesRemaining;
		if (numberOfBytesToRead > (I2C_BUFFER_LENGTH - 4))
			numberOfBytesToRead = (I2C_BUFFER_LENGTH - 4);
 80017a6:	251c      	movs	r5, #28
 80017a8:	e026      	b.n	80017f8 <IMU_getData+0x5c>

		osSemaphoreAcquire(messageI2C_LockSem, osWaitForever);
//		taskENTER_CRITICAL();
		while( HAL_I2C_Master_Receive(&hi2c1, _deviceAddress, receiveBuffer, (uint8_t)(numberOfBytesToRead + 4), 100) != HAL_OK){
			osSemaphoreRelease(messageI2C_LockSem);
 80017aa:	4c1c      	ldr	r4, [pc, #112]	; (800181c <IMU_getData+0x80>)
 80017ac:	6820      	ldr	r0, [r4, #0]
 80017ae:	f007 fbbf 	bl	8008f30 <osSemaphoreRelease>
			osDelay(100);
 80017b2:	2064      	movs	r0, #100	; 0x64
 80017b4:	f007 fa0e 	bl	8008bd4 <osDelay>
			osSemaphoreAcquire(messageI2C_LockSem, osWaitForever);
 80017b8:	f04f 31ff 	mov.w	r1, #4294967295
 80017bc:	6820      	ldr	r0, [r4, #0]
 80017be:	f007 fb73 	bl	8008ea8 <osSemaphoreAcquire>
		while( HAL_I2C_Master_Receive(&hi2c1, _deviceAddress, receiveBuffer, (uint8_t)(numberOfBytesToRead + 4), 100) != HAL_OK){
 80017c2:	1d2b      	adds	r3, r5, #4
 80017c4:	4a16      	ldr	r2, [pc, #88]	; (8001820 <IMU_getData+0x84>)
 80017c6:	7811      	ldrb	r1, [r2, #0]
 80017c8:	2264      	movs	r2, #100	; 0x64
 80017ca:	9200      	str	r2, [sp, #0]
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	4a15      	ldr	r2, [pc, #84]	; (8001824 <IMU_getData+0x88>)
 80017d0:	4815      	ldr	r0, [pc, #84]	; (8001828 <IMU_getData+0x8c>)
 80017d2:	f003 f961 	bl	8004a98 <HAL_I2C_Master_Receive>
 80017d6:	2800      	cmp	r0, #0
 80017d8:	d1e7      	bne.n	80017aa <IMU_getData+0xe>
		}
//		taskEXIT_CRITICAL();
		osSemaphoreRelease(messageI2C_LockSem);
 80017da:	4b10      	ldr	r3, [pc, #64]	; (800181c <IMU_getData+0x80>)
 80017dc:	6818      	ldr	r0, [r3, #0]
 80017de:	f007 fba7 	bl	8008f30 <osSemaphoreRelease>
//		_i2cPort->requestFrom((uint8_t)_deviceAddress, (uint8_t)(numberOfBytesToRead + 4));
//		if (waitForI2C() == false)
//			return (0); //Error

		// first four bytes are header bytes and can be thrown away
		if ( (dataSpot + numberOfBytesToRead) < MAX_PACKET_SIZE){
 80017e2:	19ab      	adds	r3, r5, r6
 80017e4:	2b7f      	cmp	r3, #127	; 0x7f
 80017e6:	dd0e      	ble.n	8001806 <IMU_getData+0x6a>
			// Do nothing with the data
		}

		// increment data index
		// TODO: this can be changed to receive a larger buffer since this constraint is for the Arduino
		dataSpot += numberOfBytesToRead;
 80017e8:	442e      	add	r6, r5
 80017ea:	b2b6      	uxth	r6, r6

		bytesRemaining -= numberOfBytesToRead;
 80017ec:	1b7f      	subs	r7, r7, r5
 80017ee:	b2bf      	uxth	r7, r7
	while (bytesRemaining > 0)
 80017f0:	b187      	cbz	r7, 8001814 <IMU_getData+0x78>
		if (numberOfBytesToRead > (I2C_BUFFER_LENGTH - 4))
 80017f2:	2f1c      	cmp	r7, #28
 80017f4:	d8d7      	bhi.n	80017a6 <IMU_getData+0xa>
		uint16_t numberOfBytesToRead = bytesRemaining;
 80017f6:	463d      	mov	r5, r7
		osSemaphoreAcquire(messageI2C_LockSem, osWaitForever);
 80017f8:	f04f 31ff 	mov.w	r1, #4294967295
 80017fc:	4b07      	ldr	r3, [pc, #28]	; (800181c <IMU_getData+0x80>)
 80017fe:	6818      	ldr	r0, [r3, #0]
 8001800:	f007 fb52 	bl	8008ea8 <osSemaphoreAcquire>
		while( HAL_I2C_Master_Receive(&hi2c1, _deviceAddress, receiveBuffer, (uint8_t)(numberOfBytesToRead + 4), 100) != HAL_OK){
 8001804:	e7dd      	b.n	80017c2 <IMU_getData+0x26>
			memcpy(&(shtpData[dataSpot]), &(receiveBuffer[4]), numberOfBytesToRead);
 8001806:	462a      	mov	r2, r5
 8001808:	4908      	ldr	r1, [pc, #32]	; (800182c <IMU_getData+0x90>)
 800180a:	4809      	ldr	r0, [pc, #36]	; (8001830 <IMU_getData+0x94>)
 800180c:	4430      	add	r0, r6
 800180e:	f00b fd61 	bl	800d2d4 <memcpy>
 8001812:	e7e9      	b.n	80017e8 <IMU_getData+0x4c>
	}
	return (true); //Done!
}
 8001814:	2001      	movs	r0, #1
 8001816:	b003      	add	sp, #12
 8001818:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800181a:	bf00      	nop
 800181c:	20004bac 	.word	0x20004bac
 8001820:	20000004 	.word	0x20000004
 8001824:	200009e4 	.word	0x200009e4
 8001828:	20004d3c 	.word	0x20004d3c
 800182c:	200009e8 	.word	0x200009e8
 8001830:	20004c64 	.word	0x20004c64

08001834 <IMU_receivePacket>:
{
 8001834:	b510      	push	{r4, lr}
 8001836:	b082      	sub	sp, #8
	if( HAL_GPIO_ReadPin(_intPort, _int) == GPIO_PIN_SET)
 8001838:	4b1e      	ldr	r3, [pc, #120]	; (80018b4 <IMU_receivePacket+0x80>)
 800183a:	7819      	ldrb	r1, [r3, #0]
 800183c:	4b1e      	ldr	r3, [pc, #120]	; (80018b8 <IMU_receivePacket+0x84>)
 800183e:	6818      	ldr	r0, [r3, #0]
 8001840:	f002 fde8 	bl	8004414 <HAL_GPIO_ReadPin>
 8001844:	2801      	cmp	r0, #1
 8001846:	d032      	beq.n	80018ae <IMU_receivePacket+0x7a>
	osSemaphoreAcquire(messageI2C_LockSem, osWaitForever);
 8001848:	f04f 31ff 	mov.w	r1, #4294967295
 800184c:	4b1b      	ldr	r3, [pc, #108]	; (80018bc <IMU_receivePacket+0x88>)
 800184e:	6818      	ldr	r0, [r3, #0]
 8001850:	f007 fb2a 	bl	8008ea8 <osSemaphoreAcquire>
	while( HAL_I2C_Master_Receive(&hi2c1, _deviceAddress, shtpHeader, (uint8_t) 4, 100) != HAL_OK){
 8001854:	e00b      	b.n	800186e <IMU_receivePacket+0x3a>
		osSemaphoreRelease(messageI2C_LockSem);
 8001856:	4c19      	ldr	r4, [pc, #100]	; (80018bc <IMU_receivePacket+0x88>)
 8001858:	6820      	ldr	r0, [r4, #0]
 800185a:	f007 fb69 	bl	8008f30 <osSemaphoreRelease>
		osDelay(100);
 800185e:	2064      	movs	r0, #100	; 0x64
 8001860:	f007 f9b8 	bl	8008bd4 <osDelay>
		osSemaphoreAcquire(messageI2C_LockSem, osWaitForever);
 8001864:	f04f 31ff 	mov.w	r1, #4294967295
 8001868:	6820      	ldr	r0, [r4, #0]
 800186a:	f007 fb1d 	bl	8008ea8 <osSemaphoreAcquire>
	while( HAL_I2C_Master_Receive(&hi2c1, _deviceAddress, shtpHeader, (uint8_t) 4, 100) != HAL_OK){
 800186e:	4b14      	ldr	r3, [pc, #80]	; (80018c0 <IMU_receivePacket+0x8c>)
 8001870:	7819      	ldrb	r1, [r3, #0]
 8001872:	2364      	movs	r3, #100	; 0x64
 8001874:	9300      	str	r3, [sp, #0]
 8001876:	2304      	movs	r3, #4
 8001878:	4a12      	ldr	r2, [pc, #72]	; (80018c4 <IMU_receivePacket+0x90>)
 800187a:	4813      	ldr	r0, [pc, #76]	; (80018c8 <IMU_receivePacket+0x94>)
 800187c:	f003 f90c 	bl	8004a98 <HAL_I2C_Master_Receive>
 8001880:	2800      	cmp	r0, #0
 8001882:	d1e8      	bne.n	8001856 <IMU_receivePacket+0x22>
	osSemaphoreRelease(messageI2C_LockSem);
 8001884:	4b0d      	ldr	r3, [pc, #52]	; (80018bc <IMU_receivePacket+0x88>)
 8001886:	6818      	ldr	r0, [r3, #0]
 8001888:	f007 fb52 	bl	8008f30 <osSemaphoreRelease>
	int16_t dataLength = ( ((uint16_t)shtpHeader[PACKET_MSB] << 8) | shtpHeader[PACKET_LSB]);
 800188c:	4b0d      	ldr	r3, [pc, #52]	; (80018c4 <IMU_receivePacket+0x90>)
 800188e:	7858      	ldrb	r0, [r3, #1]
 8001890:	0200      	lsls	r0, r0, #8
 8001892:	b200      	sxth	r0, r0
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	4318      	orrs	r0, r3
	dataLength &= ~(1 << 15); //Clear the MSbit.
 8001898:	f3c0 000e 	ubfx	r0, r0, #0, #15
	if (dataLength == 0)
 800189c:	b908      	cbnz	r0, 80018a2 <IMU_receivePacket+0x6e>
		return (false); //All done
 800189e:	2000      	movs	r0, #0
 80018a0:	e006      	b.n	80018b0 <IMU_receivePacket+0x7c>
	dataLength -= 4; //Remove the header bytes from the data count
 80018a2:	3804      	subs	r0, #4
	IMU_getData(dataLength);
 80018a4:	b280      	uxth	r0, r0
 80018a6:	f7ff ff79 	bl	800179c <IMU_getData>
	return (true); //We're done!
 80018aa:	2001      	movs	r0, #1
 80018ac:	e000      	b.n	80018b0 <IMU_receivePacket+0x7c>
		return (false);
 80018ae:	2000      	movs	r0, #0
}
 80018b0:	b002      	add	sp, #8
 80018b2:	bd10      	pop	{r4, pc}
 80018b4:	20004c24 	.word	0x20004c24
 80018b8:	20004cec 	.word	0x20004cec
 80018bc:	20004bac 	.word	0x20004bac
 80018c0:	20000004 	.word	0x20000004
 80018c4:	20004bd0 	.word	0x20004bd0
 80018c8:	20004d3c 	.word	0x20004d3c

080018cc <IMU_dataAvailable>:
{
 80018cc:	b510      	push	{r4, lr}
	if (_int != 255)
 80018ce:	4b11      	ldr	r3, [pc, #68]	; (8001914 <IMU_dataAvailable+0x48>)
 80018d0:	7819      	ldrb	r1, [r3, #0]
 80018d2:	29ff      	cmp	r1, #255	; 0xff
 80018d4:	d005      	beq.n	80018e2 <IMU_dataAvailable+0x16>
		if( HAL_GPIO_ReadPin(_intPort, _int) == GPIO_PIN_SET)
 80018d6:	4b10      	ldr	r3, [pc, #64]	; (8001918 <IMU_dataAvailable+0x4c>)
 80018d8:	6818      	ldr	r0, [r3, #0]
 80018da:	f002 fd9b 	bl	8004414 <HAL_GPIO_ReadPin>
 80018de:	2801      	cmp	r0, #1
 80018e0:	d016      	beq.n	8001910 <IMU_dataAvailable+0x44>
	if (IMU_receivePacket() == true)
 80018e2:	f7ff ffa7 	bl	8001834 <IMU_receivePacket>
 80018e6:	4604      	mov	r4, r0
 80018e8:	b130      	cbz	r0, 80018f8 <IMU_dataAvailable+0x2c>
		if (shtpHeader[2] == CHANNEL_REPORTS && shtpData[0] == SHTP_REPORT_BASE_TIMESTAMP)
 80018ea:	4b0c      	ldr	r3, [pc, #48]	; (800191c <IMU_dataAvailable+0x50>)
 80018ec:	789b      	ldrb	r3, [r3, #2]
 80018ee:	2b03      	cmp	r3, #3
 80018f0:	d004      	beq.n	80018fc <IMU_dataAvailable+0x30>
		else if (shtpHeader[2] == CHANNEL_CONTROL)
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d009      	beq.n	800190a <IMU_dataAvailable+0x3e>
	return (false);
 80018f6:	2400      	movs	r4, #0
}
 80018f8:	4620      	mov	r0, r4
 80018fa:	bd10      	pop	{r4, pc}
		if (shtpHeader[2] == CHANNEL_REPORTS && shtpData[0] == SHTP_REPORT_BASE_TIMESTAMP)
 80018fc:	4a08      	ldr	r2, [pc, #32]	; (8001920 <IMU_dataAvailable+0x54>)
 80018fe:	7812      	ldrb	r2, [r2, #0]
 8001900:	2afb      	cmp	r2, #251	; 0xfb
 8001902:	d1f6      	bne.n	80018f2 <IMU_dataAvailable+0x26>
			IMU_parseInputReport(); //This will update the rawAccelX, etc variables depending on which feature report is found
 8001904:	f7ff fdc0 	bl	8001488 <IMU_parseInputReport>
			return (true);
 8001908:	e7f6      	b.n	80018f8 <IMU_dataAvailable+0x2c>
			IMU_parseCommandReport(); //This will update responses to commands, calibrationStatus, etc.
 800190a:	f7ff fd81 	bl	8001410 <IMU_parseCommandReport>
			return (true);
 800190e:	e7f3      	b.n	80018f8 <IMU_dataAvailable+0x2c>
			return (false);
 8001910:	2400      	movs	r4, #0
 8001912:	e7f1      	b.n	80018f8 <IMU_dataAvailable+0x2c>
 8001914:	20004c24 	.word	0x20004c24
 8001918:	20004cec 	.word	0x20004cec
 800191c:	20004bd0 	.word	0x20004bd0
 8001920:	20004c64 	.word	0x20004c64

08001924 <IMU_sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
//TODO - Arduino has a max 32 byte send. Break sending into multi packets if needed.
bool IMU_sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 8001924:	b570      	push	{r4, r5, r6, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	460a      	mov	r2, r1
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 800192a:	1d0d      	adds	r5, r1, #4
 800192c:	b2ed      	uxtb	r5, r5

	/*  *********** POPULATE HEADER ****************************** */
	outPacket[0] = packetLength & 0xFF; 				//Packet length LSB
 800192e:	4b19      	ldr	r3, [pc, #100]	; (8001994 <IMU_sendPacket+0x70>)
 8001930:	701d      	strb	r5, [r3, #0]
	outPacket[1] = packetLength >> 8; 					//Packet length MSB
 8001932:	1229      	asrs	r1, r5, #8
 8001934:	7059      	strb	r1, [r3, #1]
	outPacket[2] = channelNumber; 						//Channel number
 8001936:	7098      	strb	r0, [r3, #2]
	outPacket[3] = sequenceNumber[channelNumber]++;	//Send the sequence number, increments with each packet sent, different counter for each channel
 8001938:	4c17      	ldr	r4, [pc, #92]	; (8001998 <IMU_sendPacket+0x74>)
 800193a:	5c21      	ldrb	r1, [r4, r0]
 800193c:	1c4e      	adds	r6, r1, #1
 800193e:	5426      	strb	r6, [r4, r0]
 8001940:	70d9      	strb	r1, [r3, #3]

	/*  *********** FILL PAYLOAD ********************************* */
	memcpy(&(outPacket[4]), shtpData, dataLength);
 8001942:	4916      	ldr	r1, [pc, #88]	; (800199c <IMU_sendPacket+0x78>)
 8001944:	1d18      	adds	r0, r3, #4
 8001946:	f00b fcc5 	bl	800d2d4 <memcpy>

	/*  *********** SEND TO IMU ********************************** */
	osSemaphoreAcquire(messageI2C_LockSem, osWaitForever);
 800194a:	f04f 31ff 	mov.w	r1, #4294967295
 800194e:	4b14      	ldr	r3, [pc, #80]	; (80019a0 <IMU_sendPacket+0x7c>)
 8001950:	6818      	ldr	r0, [r3, #0]
 8001952:	f007 faa9 	bl	8008ea8 <osSemaphoreAcquire>
//	taskENTER_CRITICAL();
	while( HAL_I2C_Master_Transmit(&hi2c1, _deviceAddress, outPacket, packetLength, 100) != HAL_OK){
 8001956:	e00b      	b.n	8001970 <IMU_sendPacket+0x4c>
		osSemaphoreRelease(messageI2C_LockSem);
 8001958:	4c11      	ldr	r4, [pc, #68]	; (80019a0 <IMU_sendPacket+0x7c>)
 800195a:	6820      	ldr	r0, [r4, #0]
 800195c:	f007 fae8 	bl	8008f30 <osSemaphoreRelease>
		osDelay(100);
 8001960:	2064      	movs	r0, #100	; 0x64
 8001962:	f007 f937 	bl	8008bd4 <osDelay>
		osSemaphoreAcquire(messageI2C_LockSem, osWaitForever);
 8001966:	f04f 31ff 	mov.w	r1, #4294967295
 800196a:	6820      	ldr	r0, [r4, #0]
 800196c:	f007 fa9c 	bl	8008ea8 <osSemaphoreAcquire>
	while( HAL_I2C_Master_Transmit(&hi2c1, _deviceAddress, outPacket, packetLength, 100) != HAL_OK){
 8001970:	4b0c      	ldr	r3, [pc, #48]	; (80019a4 <IMU_sendPacket+0x80>)
 8001972:	7819      	ldrb	r1, [r3, #0]
 8001974:	2364      	movs	r3, #100	; 0x64
 8001976:	9300      	str	r3, [sp, #0]
 8001978:	462b      	mov	r3, r5
 800197a:	4a06      	ldr	r2, [pc, #24]	; (8001994 <IMU_sendPacket+0x70>)
 800197c:	480a      	ldr	r0, [pc, #40]	; (80019a8 <IMU_sendPacket+0x84>)
 800197e:	f002 ffcd 	bl	800491c <HAL_I2C_Master_Transmit>
 8001982:	2800      	cmp	r0, #0
 8001984:	d1e8      	bne.n	8001958 <IMU_sendPacket+0x34>
	}
//	taskEXIT_CRITICAL();
	osSemaphoreRelease(messageI2C_LockSem);
 8001986:	4b06      	ldr	r3, [pc, #24]	; (80019a0 <IMU_sendPacket+0x7c>)
 8001988:	6818      	ldr	r0, [r3, #0]
 800198a:	f007 fad1 	bl	8008f30 <osSemaphoreRelease>

	return (true);
}
 800198e:	2001      	movs	r0, #1
 8001990:	b002      	add	sp, #8
 8001992:	bd70      	pop	{r4, r5, r6, pc}
 8001994:	20004cf0 	.word	0x20004cf0
 8001998:	20000a04 	.word	0x20000a04
 800199c:	20004c64 	.word	0x20004c64
 80019a0:	20004bac 	.word	0x20004bac
 80019a4:	20000004 	.word	0x20000004
 80019a8:	20004d3c 	.word	0x20004d3c

080019ac <IMU_softReset>:
{
 80019ac:	b508      	push	{r3, lr}
	shtpData[0] = 1; //Reset
 80019ae:	2001      	movs	r0, #1
 80019b0:	4b09      	ldr	r3, [pc, #36]	; (80019d8 <IMU_softReset+0x2c>)
 80019b2:	7018      	strb	r0, [r3, #0]
	IMU_sendPacket(CHANNEL_EXECUTABLE, 1); //Transmit packet on channel 1, 1 byte
 80019b4:	4601      	mov	r1, r0
 80019b6:	f7ff ffb5 	bl	8001924 <IMU_sendPacket>
	HAL_Delay(200);
 80019ba:	20c8      	movs	r0, #200	; 0xc8
 80019bc:	f001 fcc8 	bl	8003350 <HAL_Delay>
	while (IMU_receivePacket() == true)
 80019c0:	f7ff ff38 	bl	8001834 <IMU_receivePacket>
 80019c4:	2800      	cmp	r0, #0
 80019c6:	d1fb      	bne.n	80019c0 <IMU_softReset+0x14>
	HAL_Delay(200);
 80019c8:	20c8      	movs	r0, #200	; 0xc8
 80019ca:	f001 fcc1 	bl	8003350 <HAL_Delay>
	while (IMU_receivePacket() == true)
 80019ce:	f7ff ff31 	bl	8001834 <IMU_receivePacket>
 80019d2:	2800      	cmp	r0, #0
 80019d4:	d1fb      	bne.n	80019ce <IMU_softReset+0x22>
}
 80019d6:	bd08      	pop	{r3, pc}
 80019d8:	20004c64 	.word	0x20004c64

080019dc <IMU_begin>:
{
 80019dc:	b508      	push	{r3, lr}
	_deviceAddress = deviceAddress << 1; //If provided, store the I2C address from user
 80019de:	0040      	lsls	r0, r0, #1
 80019e0:	4b0e      	ldr	r3, [pc, #56]	; (8001a1c <IMU_begin+0x40>)
 80019e2:	7018      	strb	r0, [r3, #0]
	_int = intPin;					//Get the pin that the user wants to use for interrupts. By default, it's NULL and we'll not use it in dataAvailable() function.
 80019e4:	4b0e      	ldr	r3, [pc, #56]	; (8001a20 <IMU_begin+0x44>)
 80019e6:	7019      	strb	r1, [r3, #0]
	_intPort = intPort;
 80019e8:	4b0e      	ldr	r3, [pc, #56]	; (8001a24 <IMU_begin+0x48>)
 80019ea:	601a      	str	r2, [r3, #0]
	IMU_softReset();
 80019ec:	f7ff ffde 	bl	80019ac <IMU_softReset>
	shtpData[0] = SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 80019f0:	4b0d      	ldr	r3, [pc, #52]	; (8001a28 <IMU_begin+0x4c>)
 80019f2:	22f9      	movs	r2, #249	; 0xf9
 80019f4:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;							  //Reserved
 80019f6:	2200      	movs	r2, #0
 80019f8:	705a      	strb	r2, [r3, #1]
	IMU_sendPacket(CHANNEL_CONTROL, 2);
 80019fa:	2102      	movs	r1, #2
 80019fc:	4608      	mov	r0, r1
 80019fe:	f7ff ff91 	bl	8001924 <IMU_sendPacket>
	if (IMU_receivePacket() == true)
 8001a02:	f7ff ff17 	bl	8001834 <IMU_receivePacket>
 8001a06:	b130      	cbz	r0, 8001a16 <IMU_begin+0x3a>
 8001a08:	4603      	mov	r3, r0
		if (shtpData[0] == SHTP_REPORT_PRODUCT_ID_RESPONSE)
 8001a0a:	4a07      	ldr	r2, [pc, #28]	; (8001a28 <IMU_begin+0x4c>)
 8001a0c:	7812      	ldrb	r2, [r2, #0]
 8001a0e:	2af8      	cmp	r2, #248	; 0xf8
 8001a10:	d002      	beq.n	8001a18 <IMU_begin+0x3c>
	return (false); //Something went wrong
 8001a12:	2300      	movs	r3, #0
 8001a14:	e000      	b.n	8001a18 <IMU_begin+0x3c>
 8001a16:	2300      	movs	r3, #0
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	bd08      	pop	{r3, pc}
 8001a1c:	20000004 	.word	0x20000004
 8001a20:	20004c24 	.word	0x20004c24
 8001a24:	20004cec 	.word	0x20004cec
 8001a28:	20004c64 	.word	0x20004c64

08001a2c <IMU_setFeatureCommand_3>:
{
 8001a2c:	b510      	push	{r4, lr}
	long microsBetweenReports = (long)timeBetweenReports * 1000L;
 8001a2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a32:	fb03 f101 	mul.w	r1, r3, r1
	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 8001a36:	4b0f      	ldr	r3, [pc, #60]	; (8001a74 <IMU_setFeatureCommand_3+0x48>)
 8001a38:	24fd      	movs	r4, #253	; 0xfd
 8001a3a:	701c      	strb	r4, [r3, #0]
	shtpData[1] = reportID;							   //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 8001a3c:	7058      	strb	r0, [r3, #1]
	shtpData[2] = 0;								   //Feature flags
 8001a3e:	2000      	movs	r0, #0
 8001a40:	7098      	strb	r0, [r3, #2]
	shtpData[3] = 0;								   //Change sensitivity (LSB)
 8001a42:	70d8      	strb	r0, [r3, #3]
	shtpData[4] = 0;								   //Change sensitivity (MSB)
 8001a44:	7118      	strb	r0, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 8001a46:	7159      	strb	r1, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 8001a48:	120c      	asrs	r4, r1, #8
 8001a4a:	719c      	strb	r4, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 8001a4c:	140c      	asrs	r4, r1, #16
 8001a4e:	71dc      	strb	r4, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 8001a50:	0e09      	lsrs	r1, r1, #24
 8001a52:	7219      	strb	r1, [r3, #8]
	shtpData[9] = 0;								   //Batch Interval (LSB)
 8001a54:	7258      	strb	r0, [r3, #9]
	shtpData[10] = 0;								   //Batch Interval
 8001a56:	7298      	strb	r0, [r3, #10]
	shtpData[11] = 0;								   //Batch Interval
 8001a58:	72d8      	strb	r0, [r3, #11]
	shtpData[12] = 0;								   //Batch Interval (MSB)
 8001a5a:	7318      	strb	r0, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   //Sensor-specific config (LSB)
 8001a5c:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   //Sensor-specific config
 8001a5e:	0a11      	lsrs	r1, r2, #8
 8001a60:	7399      	strb	r1, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	  //Sensor-specific config
 8001a62:	0c11      	lsrs	r1, r2, #16
 8001a64:	73d9      	strb	r1, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	  //Sensor-specific config (MSB)
 8001a66:	0e12      	lsrs	r2, r2, #24
 8001a68:	741a      	strb	r2, [r3, #16]
	IMU_sendPacket(CHANNEL_CONTROL, 17);
 8001a6a:	2111      	movs	r1, #17
 8001a6c:	2002      	movs	r0, #2
 8001a6e:	f7ff ff59 	bl	8001924 <IMU_sendPacket>
}
 8001a72:	bd10      	pop	{r4, pc}
 8001a74:	20004c64 	.word	0x20004c64

08001a78 <IMU_enableActivityClassifier>:
{
 8001a78:	b508      	push	{r3, lr}
	_activityConfidences = activityConfidences; //Store pointer to array
 8001a7a:	4b04      	ldr	r3, [pc, #16]	; (8001a8c <IMU_enableActivityClassifier+0x14>)
 8001a7c:	601a      	str	r2, [r3, #0]
	IMU_setFeatureCommand_3(SENSOR_REPORTID_PERSONAL_ACTIVITY_CLASSIFIER, timeBetweenReports, activitiesToEnable);
 8001a7e:	460a      	mov	r2, r1
 8001a80:	4601      	mov	r1, r0
 8001a82:	201e      	movs	r0, #30
 8001a84:	f7ff ffd2 	bl	8001a2c <IMU_setFeatureCommand_3>
}
 8001a88:	bd08      	pop	{r3, pc}
 8001a8a:	bf00      	nop
 8001a8c:	20004c38 	.word	0x20004c38

08001a90 <IMU_setFeatureCommand_2>:
{
 8001a90:	b508      	push	{r3, lr}
	IMU_setFeatureCommand_3(reportID, timeBetweenReports, 0); //No specific config
 8001a92:	2200      	movs	r2, #0
 8001a94:	f7ff ffca 	bl	8001a2c <IMU_setFeatureCommand_3>
}
 8001a98:	bd08      	pop	{r3, pc}

08001a9a <IMU_enableRotationVector>:
{
 8001a9a:	b508      	push	{r3, lr}
	IMU_setFeatureCommand_2(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports);
 8001a9c:	4601      	mov	r1, r0
 8001a9e:	2005      	movs	r0, #5
 8001aa0:	f7ff fff6 	bl	8001a90 <IMU_setFeatureCommand_2>
}
 8001aa4:	bd08      	pop	{r3, pc}

08001aa6 <LpTimerCb>:
  /**
   * Nothing to be done
   */

  return;
}
 8001aa6:	4770      	bx	lr

08001aa8 <LpTimerStart>:
 *
 * @param  time_to_sleep : Number of FreeRTOS ticks
 * @retval None
 */
static void LpTimerStart( uint32_t time_to_sleep )
{
 8001aa8:	b510      	push	{r4, lr}
  /* Converts the number of FreeRTOS ticks into hw timer tick */
  if(time_to_sleep <=  0x10C6)
 8001aaa:	f241 03c6 	movw	r3, #4294	; 0x10c6
 8001aae:	4298      	cmp	r0, r3
 8001ab0:	d90f      	bls.n	8001ad2 <LpTimerStart+0x2a>
     * ( time_to_sleep * 1000 * 1000 ) fit a 32bits word
     */
    time_to_sleep = (time_to_sleep * 1000 * 1000 );
    time_to_sleep = time_to_sleep / ( CFG_TS_TICK_VAL * configTICK_RATE_HZ );
  }
  else if(time_to_sleep <= 0x418937)
 8001ab2:	4b17      	ldr	r3, [pc, #92]	; (8001b10 <LpTimerStart+0x68>)
 8001ab4:	4298      	cmp	r0, r3
 8001ab6:	d91c      	bls.n	8001af2 <LpTimerStart+0x4a>
      time_to_sleep = (~0); /* Max value */
    }
  }
  else
  {
    time_to_sleep = time_to_sleep / ( CFG_TS_TICK_VAL * configTICK_RATE_HZ );
 8001ab8:	0981      	lsrs	r1, r0, #6
 8001aba:	4816      	ldr	r0, [pc, #88]	; (8001b14 <LpTimerStart+0x6c>)
 8001abc:	fba0 3101 	umull	r3, r1, r0, r1
 8001ac0:	0949      	lsrs	r1, r1, #5
    if(time_to_sleep <= 0x10C6)
 8001ac2:	f241 03c6 	movw	r3, #4294	; 0x10c6
 8001ac6:	4299      	cmp	r1, r3
 8001ac8:	d81f      	bhi.n	8001b0a <LpTimerStart+0x62>
    {
      /**
       * ( time_to_sleep * 1000 * 1000 ) fit a 32bits word
       */
      time_to_sleep = (time_to_sleep * 1000 * 1000 );
 8001aca:	4b13      	ldr	r3, [pc, #76]	; (8001b18 <LpTimerStart+0x70>)
 8001acc:	fb03 f101 	mul.w	r1, r3, r1
 8001ad0:	e007      	b.n	8001ae2 <LpTimerStart+0x3a>
    time_to_sleep = (time_to_sleep * 1000 * 1000 );
 8001ad2:	4911      	ldr	r1, [pc, #68]	; (8001b18 <LpTimerStart+0x70>)
 8001ad4:	fb01 f100 	mul.w	r1, r1, r0
    time_to_sleep = time_to_sleep / ( CFG_TS_TICK_VAL * configTICK_RATE_HZ );
 8001ad8:	0989      	lsrs	r1, r1, #6
 8001ada:	480e      	ldr	r0, [pc, #56]	; (8001b14 <LpTimerStart+0x6c>)
 8001adc:	fba0 3101 	umull	r3, r1, r0, r1
 8001ae0:	0949      	lsrs	r1, r1, #5
    {
      time_to_sleep = (~0); /* Max value */
    }
  }

  HW_TS_Start(LpTimerContext.LpTimerFreeRTOS_Id, time_to_sleep);
 8001ae2:	4c0e      	ldr	r4, [pc, #56]	; (8001b1c <LpTimerStart+0x74>)
 8001ae4:	7920      	ldrb	r0, [r4, #4]
 8001ae6:	f000 fc5d 	bl	80023a4 <HW_TS_Start>
   * There might be other timers already running in the timer server that may elapse
   * before this one.
   * Store how long before the next event so that on wakeup, it will be possible to calculate
   * how long the tick has been suppressed
   */
  LpTimerContext.LpTimeLeftOnEntry = HW_TS_RTC_ReadLeftTicksToCount( );
 8001aea:	f000 fca9 	bl	8002440 <HW_TS_RTC_ReadLeftTicksToCount>
 8001aee:	6020      	str	r0, [r4, #0]

  return;
}
 8001af0:	bd10      	pop	{r4, pc}
    time_to_sleep = (time_to_sleep * 1000);
 8001af2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001af6:	fb03 f100 	mul.w	r1, r3, r0
    time_to_sleep = time_to_sleep / ( CFG_TS_TICK_VAL * configTICK_RATE_HZ );
 8001afa:	0989      	lsrs	r1, r1, #6
 8001afc:	4805      	ldr	r0, [pc, #20]	; (8001b14 <LpTimerStart+0x6c>)
 8001afe:	fba0 2101 	umull	r2, r1, r0, r1
 8001b02:	0949      	lsrs	r1, r1, #5
      time_to_sleep = (time_to_sleep * 1000);
 8001b04:	fb03 f101 	mul.w	r1, r3, r1
 8001b08:	e7eb      	b.n	8001ae2 <LpTimerStart+0x3a>
      time_to_sleep = (~0); /* Max value */
 8001b0a:	f04f 31ff 	mov.w	r1, #4294967295
 8001b0e:	e7e8      	b.n	8001ae2 <LpTimerStart+0x3a>
 8001b10:	00418937 	.word	0x00418937
 8001b14:	0113094d 	.word	0x0113094d
 8001b18:	000f4240 	.word	0x000f4240
 8001b1c:	20000a0c 	.word	0x20000a0c

08001b20 <LpGetElapsedTime>:
 *
 * @param  None
 * @retval The number of tick rate (FreeRTOS tick)
 */
static uint32_t LpGetElapsedTime( void )
{
 8001b20:	b538      	push	{r3, r4, r5, lr}
  uint64_t return_value;

  return_value = (configTICK_RATE_HZ) * (CFG_TS_TICK_VAL) * (uint64_t)(LpTimerContext.LpTimeLeftOnEntry - HW_TS_RTC_ReadLeftTicksToCount( ));
 8001b22:	4d09      	ldr	r5, [pc, #36]	; (8001b48 <LpGetElapsedTime+0x28>)
 8001b24:	682c      	ldr	r4, [r5, #0]
 8001b26:	f000 fc8b 	bl	8002440 <HW_TS_RTC_ReadLeftTicksToCount>
 8001b2a:	1a20      	subs	r0, r4, r0
  return_value = return_value / (1000 * 1000);
 8001b2c:	4a07      	ldr	r2, [pc, #28]	; (8001b4c <LpGetElapsedTime+0x2c>)
 8001b2e:	2300      	movs	r3, #0
 8001b30:	4907      	ldr	r1, [pc, #28]	; (8001b50 <LpGetElapsedTime+0x30>)
 8001b32:	fba0 0101 	umull	r0, r1, r0, r1
 8001b36:	f7fe ffe9 	bl	8000b0c <__aeabi_uldivmod>
 8001b3a:	4604      	mov	r4, r0
   * The system may have been out from another reason than the timer
   * Stop the timer after the elapsed time is calculated other wise, HW_TS_RTC_ReadLeftTicksToCount()
   * may return 0xFFFF ( TIMER LIST EMPTY )
   * It does not hurt stopping a timer that exists but is not running.
   */
  HW_TS_Stop(LpTimerContext.LpTimerFreeRTOS_Id);
 8001b3c:	7928      	ldrb	r0, [r5, #4]
 8001b3e:	f000 fbcd 	bl	80022dc <HW_TS_Stop>

  return (uint32_t)return_value;
}
 8001b42:	4620      	mov	r0, r4
 8001b44:	bd38      	pop	{r3, r4, r5, pc}
 8001b46:	bf00      	nop
 8001b48:	20000a0c 	.word	0x20000a0c
 8001b4c:	000f4240 	.word	0x000f4240
 8001b50:	00077240 	.word	0x00077240

08001b54 <LpTimerInit>:
{
 8001b54:	b508      	push	{r3, lr}
  ( void ) HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(LpTimerContext.LpTimerFreeRTOS_Id), hw_ts_SingleShot, LpTimerCb);
 8001b56:	4b03      	ldr	r3, [pc, #12]	; (8001b64 <LpTimerInit+0x10>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	4903      	ldr	r1, [pc, #12]	; (8001b68 <LpTimerInit+0x14>)
 8001b5c:	4610      	mov	r0, r2
 8001b5e:	f000 fb8b 	bl	8002278 <HW_TS_Create>
}
 8001b62:	bd08      	pop	{r3, pc}
 8001b64:	08001aa7 	.word	0x08001aa7
 8001b68:	20000a10 	.word	0x20000a10

08001b6c <vPortSuppressTicksAndSleep>:
{
 8001b6c:	b510      	push	{r4, lr}
 8001b6e:	4604      	mov	r4, r0
  portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 8001b70:	4a18      	ldr	r2, [pc, #96]	; (8001bd4 <vPortSuppressTicksAndSleep+0x68>)
 8001b72:	6813      	ldr	r3, [r2, #0]
 8001b74:	f023 0301 	bic.w	r3, r3, #1
 8001b78:	6013      	str	r3, [r2, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b7a:	b672      	cpsid	i
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001b7c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001b80:	f3bf 8f6f 	isb	sy
  if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 8001b84:	f009 f916 	bl	800adb4 <eTaskConfirmSleepModeStatus>
 8001b88:	b1a0      	cbz	r0, 8001bb4 <vPortSuppressTicksAndSleep+0x48>
    if (xExpectedIdleTime != (~0))
 8001b8a:	f1b4 3fff 	cmp.w	r4, #4294967295
 8001b8e:	d118      	bne.n	8001bc2 <vPortSuppressTicksAndSleep+0x56>
    if (xExpectedIdleTime != (~0))
 8001b90:	f1b4 3fff 	cmp.w	r4, #4294967295
 8001b94:	d119      	bne.n	8001bca <vPortSuppressTicksAndSleep+0x5e>
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001b96:	4b10      	ldr	r3, [pc, #64]	; (8001bd8 <vPortSuppressTicksAndSleep+0x6c>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8001b9c:	4a0d      	ldr	r2, [pc, #52]	; (8001bd4 <vPortSuppressTicksAndSleep+0x68>)
 8001b9e:	6813      	ldr	r3, [r2, #0]
 8001ba0:	f043 0301 	orr.w	r3, r3, #1
 8001ba4:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 8001ba6:	4b0d      	ldr	r3, [pc, #52]	; (8001bdc <vPortSuppressTicksAndSleep+0x70>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	3b01      	subs	r3, #1
 8001bac:	3204      	adds	r2, #4
 8001bae:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001bb0:	b662      	cpsie	i
}
 8001bb2:	bd10      	pop	{r4, pc}
    portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8001bb4:	4a07      	ldr	r2, [pc, #28]	; (8001bd4 <vPortSuppressTicksAndSleep+0x68>)
 8001bb6:	6813      	ldr	r3, [r2, #0]
 8001bb8:	f043 0301 	orr.w	r3, r3, #1
 8001bbc:	6013      	str	r3, [r2, #0]
 8001bbe:	b662      	cpsie	i
 8001bc0:	e7f7      	b.n	8001bb2 <vPortSuppressTicksAndSleep+0x46>
      LpTimerStart( xExpectedIdleTime );
 8001bc2:	4620      	mov	r0, r4
 8001bc4:	f7ff ff70 	bl	8001aa8 <LpTimerStart>
 8001bc8:	e7e2      	b.n	8001b90 <vPortSuppressTicksAndSleep+0x24>
      ulCompleteTickPeriods = LpGetElapsedTime( );
 8001bca:	f7ff ffa9 	bl	8001b20 <LpGetElapsedTime>
      vTaskStepTick( ulCompleteTickPeriods );
 8001bce:	f008 fe59 	bl	800a884 <vTaskStepTick>
 8001bd2:	e7e0      	b.n	8001b96 <vPortSuppressTicksAndSleep+0x2a>
 8001bd4:	e000e010 	.word	0xe000e010
 8001bd8:	e000e018 	.word	0xe000e018
 8001bdc:	20000a14 	.word	0x20000a14

08001be0 <vPortSetupTimerInterrupt>:
{
 8001be0:	b510      	push	{r4, lr}
  LpTimerInit( );
 8001be2:	f7ff ffb7 	bl	8001b54 <LpTimerInit>
  ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 8001be6:	4b0b      	ldr	r3, [pc, #44]	; (8001c14 <vPortSetupTimerInterrupt+0x34>)
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	490b      	ldr	r1, [pc, #44]	; (8001c18 <vPortSetupTimerInterrupt+0x38>)
 8001bec:	fba1 0202 	umull	r0, r2, r1, r2
 8001bf0:	0992      	lsrs	r2, r2, #6
 8001bf2:	480a      	ldr	r0, [pc, #40]	; (8001c1c <vPortSetupTimerInterrupt+0x3c>)
 8001bf4:	6002      	str	r2, [r0, #0]
  portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001bf6:	4a0a      	ldr	r2, [pc, #40]	; (8001c20 <vPortSetupTimerInterrupt+0x40>)
 8001bf8:	2000      	movs	r0, #0
 8001bfa:	6010      	str	r0, [r2, #0]
  portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001bfc:	4c09      	ldr	r4, [pc, #36]	; (8001c24 <vPortSetupTimerInterrupt+0x44>)
 8001bfe:	6020      	str	r0, [r4, #0]
  portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	fba1 1303 	umull	r1, r3, r1, r3
 8001c06:	099b      	lsrs	r3, r3, #6
 8001c08:	3b01      	subs	r3, #1
 8001c0a:	4907      	ldr	r1, [pc, #28]	; (8001c28 <vPortSetupTimerInterrupt+0x48>)
 8001c0c:	600b      	str	r3, [r1, #0]
  portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001c0e:	2307      	movs	r3, #7
 8001c10:	6013      	str	r3, [r2, #0]
}
 8001c12:	bd10      	pop	{r4, pc}
 8001c14:	20000018 	.word	0x20000018
 8001c18:	10624dd3 	.word	0x10624dd3
 8001c1c:	20000a14 	.word	0x20000a14
 8001c20:	e000e010 	.word	0xe000e010
 8001c24:	e000e018 	.word	0xe000e018
 8001c28:	e000e014 	.word	0xe000e014

08001c2c <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001c2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c2e:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c30:	2400      	movs	r4, #0
 8001c32:	9407      	str	r4, [sp, #28]
 8001c34:	9408      	str	r4, [sp, #32]
 8001c36:	9409      	str	r4, [sp, #36]	; 0x24
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001c38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c3c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c3e:	f042 0204 	orr.w	r2, r2, #4
 8001c42:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001c44:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c46:	f002 0204 	and.w	r2, r2, #4
 8001c4a:	9204      	str	r2, [sp, #16]
  (void)tmpreg;
 8001c4c:	9a04      	ldr	r2, [sp, #16]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001c4e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c50:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001c54:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001c56:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c58:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001c5c:	9203      	str	r2, [sp, #12]
  (void)tmpreg;
 8001c5e:	9a03      	ldr	r2, [sp, #12]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001c60:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c62:	f042 0202 	orr.w	r2, r2, #2
 8001c66:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001c68:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c6a:	f002 0202 	and.w	r2, r2, #2
 8001c6e:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8001c70:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001c72:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c74:	f042 0201 	orr.w	r2, r2, #1
 8001c78:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001c7a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c7c:	f002 0201 	and.w	r2, r2, #1
 8001c80:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8001c82:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001c84:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c86:	f042 0210 	orr.w	r2, r2, #16
 8001c8a:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001c8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c8e:	f003 0310 	and.w	r3, r3, #16
 8001c92:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8001c94:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();

  /*Configure GPIO pin : PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c96:	2608      	movs	r6, #8
 8001c98:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c9a:	2503      	movs	r5, #3
 8001c9c:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001c9e:	a905      	add	r1, sp, #20
 8001ca0:	4822      	ldr	r0, [pc, #136]	; (8001d2c <MX_GPIO_Init+0x100>)
 8001ca2:	f002 faf7 	bl	8004294 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 PB0 PB1 
                           PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_0|GPIO_PIN_1 
 8001ca6:	f240 3333 	movw	r3, #819	; 0x333
 8001caa:	9305      	str	r3, [sp, #20]
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cac:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cae:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cb0:	4f1f      	ldr	r7, [pc, #124]	; (8001d30 <MX_GPIO_Init+0x104>)
 8001cb2:	a905      	add	r1, sp, #20
 8001cb4:	4638      	mov	r0, r7
 8001cb6:	f002 faed 	bl	8004294 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 PA4 
                           PA6 PA7 PA8 PA11 
                           PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
 8001cba:	f649 13de 	movw	r3, #39390	; 0x99de
 8001cbe:	9305      	str	r3, [sp, #20]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11 
                          |GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cc0:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc2:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cc4:	a905      	add	r1, sp, #20
 8001cc6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cca:	f002 fae3 	bl	8004294 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IMU_INT_Pin;
 8001cce:	2320      	movs	r3, #32
 8001cd0:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001cd2:	4b18      	ldr	r3, [pc, #96]	; (8001d34 <MX_GPIO_Init+0x108>)
 8001cd4:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(IMU_INT_GPIO_Port, &GPIO_InitStruct);
 8001cda:	a905      	add	r1, sp, #20
 8001cdc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ce0:	f002 fad8 	bl	8004294 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EXPANSION_INT_Pin;
 8001ce4:	2304      	movs	r3, #4
 8001ce6:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ce8:	4b13      	ldr	r3, [pc, #76]	; (8001d38 <MX_GPIO_Init+0x10c>)
 8001cea:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cec:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(EXPANSION_INT_GPIO_Port, &GPIO_InitStruct);
 8001cee:	a905      	add	r1, sp, #20
 8001cf0:	4638      	mov	r0, r7
 8001cf2:	f002 facf 	bl	8004294 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001cf6:	2310      	movs	r3, #16
 8001cf8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cfa:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfc:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cfe:	a905      	add	r1, sp, #20
 8001d00:	480e      	ldr	r0, [pc, #56]	; (8001d3c <MX_GPIO_Init+0x110>)
 8001d02:	f002 fac7 	bl	8004294 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8001d06:	4622      	mov	r2, r4
 8001d08:	2105      	movs	r1, #5
 8001d0a:	4630      	mov	r0, r6
 8001d0c:	f002 f854 	bl	8003db8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001d10:	4630      	mov	r0, r6
 8001d12:	f002 f885 	bl	8003e20 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001d16:	4622      	mov	r2, r4
 8001d18:	2105      	movs	r1, #5
 8001d1a:	2017      	movs	r0, #23
 8001d1c:	f002 f84c 	bl	8003db8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001d20:	2017      	movs	r0, #23
 8001d22:	f002 f87d 	bl	8003e20 <HAL_NVIC_EnableIRQ>

}
 8001d26:	b00b      	add	sp, #44	; 0x2c
 8001d28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	48001c00 	.word	0x48001c00
 8001d30:	48000400 	.word	0x48000400
 8001d34:	10210000 	.word	0x10210000
 8001d38:	10110000 	.word	0x10110000
 8001d3c:	48001000 	.word	0x48001000

08001d40 <ReadRtcSsrValue>:
static uint32_t ReadRtcSsrValue(void)
{
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001d40:	4a06      	ldr	r2, [pc, #24]	; (8001d5c <ReadRtcSsrValue+0x1c>)
 8001d42:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8001d44:	b29b      	uxth	r3, r3

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001d46:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8001d48:	b280      	uxth	r0, r0

  while(first_read != second_read)
 8001d4a:	e003      	b.n	8001d54 <ReadRtcSsrValue+0x14>
  {
    first_read = second_read;

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001d4c:	4b03      	ldr	r3, [pc, #12]	; (8001d5c <ReadRtcSsrValue+0x1c>)
 8001d4e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    first_read = second_read;
 8001d50:	4603      	mov	r3, r0
    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001d52:	b290      	uxth	r0, r2
  while(first_read != second_read)
 8001d54:	4283      	cmp	r3, r0
 8001d56:	d1f9      	bne.n	8001d4c <ReadRtcSsrValue+0xc>
  }

  return second_read;
}
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	40002800 	.word	0x40002800

08001d60 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8001d60:	b470      	push	{r4, r5, r6}
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8001d62:	eb01 0341 	add.w	r3, r1, r1, lsl #1
 8001d66:	00da      	lsls	r2, r3, #3
 8001d68:	4b0c      	ldr	r3, [pc, #48]	; (8001d9c <LinkTimerAfter+0x3c>)
 8001d6a:	4413      	add	r3, r2
 8001d6c:	7d5b      	ldrb	r3, [r3, #21]
 8001d6e:	b2db      	uxtb	r3, r3

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001d70:	2b06      	cmp	r3, #6
 8001d72:	d005      	beq.n	8001d80 <LinkTimerAfter+0x20>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 8001d74:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8001d78:	00d4      	lsls	r4, r2, #3
 8001d7a:	4a08      	ldr	r2, [pc, #32]	; (8001d9c <LinkTimerAfter+0x3c>)
 8001d7c:	4422      	add	r2, r4
 8001d7e:	7510      	strb	r0, [r2, #20]
  }
  aTimerContext[TimerID].NextID = next_id;
 8001d80:	4a06      	ldr	r2, [pc, #24]	; (8001d9c <LinkTimerAfter+0x3c>)
 8001d82:	0044      	lsls	r4, r0, #1
 8001d84:	1826      	adds	r6, r4, r0
 8001d86:	00f5      	lsls	r5, r6, #3
 8001d88:	4415      	add	r5, r2
 8001d8a:	756b      	strb	r3, [r5, #21]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8001d8c:	7529      	strb	r1, [r5, #20]
  aTimerContext[RefTimerID].NextID = TimerID;
 8001d8e:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8001d92:	00cb      	lsls	r3, r1, #3
 8001d94:	441a      	add	r2, r3
 8001d96:	7550      	strb	r0, [r2, #21]

  return;
}
 8001d98:	bc70      	pop	{r4, r5, r6}
 8001d9a:	4770      	bx	lr
 8001d9c:	200000d8 	.word	0x200000d8

08001da0 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8001da0:	b4f0      	push	{r4, r5, r6, r7}
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8001da2:	4b16      	ldr	r3, [pc, #88]	; (8001dfc <LinkTimerBefore+0x5c>)
 8001da4:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8001da8:	b2db      	uxtb	r3, r3
 8001daa:	428b      	cmp	r3, r1
 8001dac:	d01a      	beq.n	8001de4 <LinkTimerBefore+0x44>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8001dae:	4b13      	ldr	r3, [pc, #76]	; (8001dfc <LinkTimerBefore+0x5c>)
 8001db0:	004a      	lsls	r2, r1, #1
 8001db2:	1855      	adds	r5, r2, r1
 8001db4:	00ec      	lsls	r4, r5, #3
 8001db6:	441c      	add	r4, r3
 8001db8:	7d24      	ldrb	r4, [r4, #20]
 8001dba:	b2e4      	uxtb	r4, r4

    aTimerContext[previous_id].NextID = TimerID;
 8001dbc:	eb04 0644 	add.w	r6, r4, r4, lsl #1
 8001dc0:	00f5      	lsls	r5, r6, #3
 8001dc2:	441d      	add	r5, r3
 8001dc4:	7568      	strb	r0, [r5, #21]
    aTimerContext[TimerID].NextID = RefTimerID;
 8001dc6:	0045      	lsls	r5, r0, #1
 8001dc8:	182f      	adds	r7, r5, r0
 8001dca:	00fe      	lsls	r6, r7, #3
 8001dcc:	4637      	mov	r7, r6
 8001dce:	441e      	add	r6, r3
 8001dd0:	7571      	strb	r1, [r6, #21]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8001dd2:	463e      	mov	r6, r7
 8001dd4:	441e      	add	r6, r3
 8001dd6:	7534      	strb	r4, [r6, #20]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001dd8:	4411      	add	r1, r2
 8001dda:	00ca      	lsls	r2, r1, #3
 8001ddc:	4413      	add	r3, r2
 8001dde:	7518      	strb	r0, [r3, #20]
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
}
 8001de0:	bcf0      	pop	{r4, r5, r6, r7}
 8001de2:	4770      	bx	lr
    aTimerContext[TimerID].NextID = RefTimerID;
 8001de4:	4b05      	ldr	r3, [pc, #20]	; (8001dfc <LinkTimerBefore+0x5c>)
 8001de6:	eb00 0440 	add.w	r4, r0, r0, lsl #1
 8001dea:	00e2      	lsls	r2, r4, #3
 8001dec:	441a      	add	r2, r3
 8001dee:	7551      	strb	r1, [r2, #21]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001df0:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8001df4:	00ca      	lsls	r2, r1, #3
 8001df6:	4413      	add	r3, r2
 8001df8:	7518      	strb	r0, [r3, #20]
  return;
 8001dfa:	e7f1      	b.n	8001de0 <LinkTimerBefore+0x40>
 8001dfc:	200000d8 	.word	0x200000d8

08001e00 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8001e00:	b470      	push	{r4, r5, r6}
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8001e02:	4b24      	ldr	r3, [pc, #144]	; (8001e94 <UnlinkTimer+0x94>)
 8001e04:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	4283      	cmp	r3, r0
 8001e0c:	d02a      	beq.n	8001e64 <UnlinkTimer+0x64>
    PreviousRunningTimerID = CurrentRunningTimerID;
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8001e0e:	4d21      	ldr	r5, [pc, #132]	; (8001e94 <UnlinkTimer+0x94>)
 8001e10:	0043      	lsls	r3, r0, #1
 8001e12:	4403      	add	r3, r0
 8001e14:	00da      	lsls	r2, r3, #3
 8001e16:	442a      	add	r2, r5
 8001e18:	7d14      	ldrb	r4, [r2, #20]
    next_id = aTimerContext[TimerID].NextID;
 8001e1a:	7d53      	ldrb	r3, [r2, #21]
 8001e1c:	b2db      	uxtb	r3, r3

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8001e1e:	7d56      	ldrb	r6, [r2, #21]
 8001e20:	b2f6      	uxtb	r6, r6
 8001e22:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8001e26:	00d4      	lsls	r4, r2, #3
 8001e28:	4425      	add	r5, r4
 8001e2a:	756e      	strb	r6, [r5, #21]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001e2c:	2b06      	cmp	r3, #6
 8001e2e:	d00b      	beq.n	8001e48 <UnlinkTimer+0x48>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8001e30:	4a18      	ldr	r2, [pc, #96]	; (8001e94 <UnlinkTimer+0x94>)
 8001e32:	eb00 0540 	add.w	r5, r0, r0, lsl #1
 8001e36:	00ec      	lsls	r4, r5, #3
 8001e38:	4414      	add	r4, r2
 8001e3a:	7d24      	ldrb	r4, [r4, #20]
 8001e3c:	b2e4      	uxtb	r4, r4
 8001e3e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001e42:	00dd      	lsls	r5, r3, #3
 8001e44:	442a      	add	r2, r5
 8001e46:	7514      	strb	r4, [r2, #20]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8001e48:	4a12      	ldr	r2, [pc, #72]	; (8001e94 <UnlinkTimer+0x94>)
 8001e4a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001e4e:	00c3      	lsls	r3, r0, #3
 8001e50:	4413      	add	r3, r2
 8001e52:	2001      	movs	r0, #1
 8001e54:	7318      	strb	r0, [r3, #12]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8001e56:	f892 3090 	ldrb.w	r3, [r2, #144]	; 0x90
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	2b06      	cmp	r3, #6
 8001e5e:	d010      	beq.n	8001e82 <UnlinkTimer+0x82>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
  }

  return;
}
 8001e60:	bc70      	pop	{r4, r5, r6}
 8001e62:	4770      	bx	lr
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001e64:	4b0b      	ldr	r3, [pc, #44]	; (8001e94 <UnlinkTimer+0x94>)
 8001e66:	f893 2090 	ldrb.w	r2, [r3, #144]	; 0x90
 8001e6a:	b2d2      	uxtb	r2, r2
 8001e6c:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8001e70:	eb00 0440 	add.w	r4, r0, r0, lsl #1
 8001e74:	00e2      	lsls	r2, r4, #3
 8001e76:	441a      	add	r2, r3
 8001e78:	7d52      	ldrb	r2, [r2, #21]
 8001e7a:	b2d2      	uxtb	r2, r2
 8001e7c:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
 8001e80:	e7e2      	b.n	8001e48 <UnlinkTimer+0x48>
  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8001e82:	2900      	cmp	r1, #0
 8001e84:	d1ec      	bne.n	8001e60 <UnlinkTimer+0x60>
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001e86:	4613      	mov	r3, r2
 8001e88:	f04f 32ff 	mov.w	r2, #4294967295
 8001e8c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  return;
 8001e90:	e7e6      	b.n	8001e60 <UnlinkTimer+0x60>
 8001e92:	bf00      	nop
 8001e94:	200000d8 	.word	0x200000d8

08001e98 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8001e98:	b508      	push	{r3, lr}
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8001e9a:	4b12      	ldr	r3, [pc, #72]	; (8001ee4 <ReturnTimeElapsed+0x4c>)
 8001e9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ea4:	d01b      	beq.n	8001ede <ReturnTimeElapsed+0x46>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001ea6:	f7ff ff4b 	bl	8001d40 <ReadRtcSsrValue>

    if (SSRValueOnLastSetup >= return_value)
 8001eaa:	4b0e      	ldr	r3, [pc, #56]	; (8001ee4 <ReturnTimeElapsed+0x4c>)
 8001eac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001eb0:	4283      	cmp	r3, r0
 8001eb2:	d30c      	bcc.n	8001ece <ReturnTimeElapsed+0x36>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8001eb4:	4b0b      	ldr	r3, [pc, #44]	; (8001ee4 <ReturnTimeElapsed+0x4c>)
 8001eb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001eba:	1a18      	subs	r0, r3, r0

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8001ebc:	4b0a      	ldr	r3, [pc, #40]	; (8001ee8 <ReturnTimeElapsed+0x50>)
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	fb00 f003 	mul.w	r0, r0, r3
    return_value = return_value >> WakeupTimerDivider;
 8001ec4:	4b09      	ldr	r3, [pc, #36]	; (8001eec <ReturnTimeElapsed+0x54>)
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	40d8      	lsrs	r0, r3
  {
    return_value = 0;
  }

  return (uint16_t)return_value;
}
 8001eca:	b280      	uxth	r0, r0
 8001ecc:	bd08      	pop	{r3, pc}
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8001ece:	4b08      	ldr	r3, [pc, #32]	; (8001ef0 <ReturnTimeElapsed+0x58>)
 8001ed0:	881b      	ldrh	r3, [r3, #0]
 8001ed2:	1a1b      	subs	r3, r3, r0
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001ed4:	4a03      	ldr	r2, [pc, #12]	; (8001ee4 <ReturnTimeElapsed+0x4c>)
 8001ed6:	f8d2 0094 	ldr.w	r0, [r2, #148]	; 0x94
 8001eda:	4418      	add	r0, r3
 8001edc:	e7ee      	b.n	8001ebc <ReturnTimeElapsed+0x24>
    return_value = 0;
 8001ede:	2000      	movs	r0, #0
 8001ee0:	e7f3      	b.n	8001eca <ReturnTimeElapsed+0x32>
 8001ee2:	bf00      	nop
 8001ee4:	200000d8 	.word	0x200000d8
 8001ee8:	20000a18 	.word	0x20000a18
 8001eec:	20000a1e 	.word	0x20000a1e
 8001ef0:	20000a1c 	.word	0x20000a1c

08001ef4 <linkTimer>:
{
 8001ef4:	b570      	push	{r4, r5, r6, lr}
  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001ef6:	4b34      	ldr	r3, [pc, #208]	; (8001fc8 <linkTimer+0xd4>)
 8001ef8:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	2b06      	cmp	r3, #6
 8001f00:	d023      	beq.n	8001f4a <linkTimer+0x56>
 8001f02:	4604      	mov	r4, r0
    time_elapsed = ReturnTimeElapsed();
 8001f04:	f7ff ffc8 	bl	8001e98 <ReturnTimeElapsed>
 8001f08:	4605      	mov	r5, r0
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8001f0a:	4b2f      	ldr	r3, [pc, #188]	; (8001fc8 <linkTimer+0xd4>)
 8001f0c:	0062      	lsls	r2, r4, #1
 8001f0e:	1910      	adds	r0, r2, r4
 8001f10:	00c1      	lsls	r1, r0, #3
 8001f12:	4419      	add	r1, r3
 8001f14:	6888      	ldr	r0, [r1, #8]
 8001f16:	4428      	add	r0, r5
 8001f18:	6088      	str	r0, [r1, #8]
    time_left = aTimerContext[TimerID].CountLeft;
 8001f1a:	4422      	add	r2, r4
 8001f1c:	00d1      	lsls	r1, r2, #3
 8001f1e:	4419      	add	r1, r3
 8001f20:	6888      	ldr	r0, [r1, #8]
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8001f22:	f893 2090 	ldrb.w	r2, [r3, #144]	; 0x90
 8001f26:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001f2a:	00d1      	lsls	r1, r2, #3
 8001f2c:	440b      	add	r3, r1
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	4283      	cmp	r3, r0
 8001f32:	d83a      	bhi.n	8001faa <linkTimer+0xb6>
      timer_id_lookup = CurrentRunningTimerID;
 8001f34:	4b24      	ldr	r3, [pc, #144]	; (8001fc8 <linkTimer+0xd4>)
 8001f36:	f893 1090 	ldrb.w	r1, [r3, #144]	; 0x90
 8001f3a:	b2c9      	uxtb	r1, r1
      next_id = aTimerContext[timer_id_lookup].NextID;
 8001f3c:	eb01 0641 	add.w	r6, r1, r1, lsl #1
 8001f40:	00f2      	lsls	r2, r6, #3
 8001f42:	4413      	add	r3, r2
 8001f44:	7d5b      	ldrb	r3, [r3, #21]
 8001f46:	b2db      	uxtb	r3, r3
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001f48:	e021      	b.n	8001f8e <linkTimer+0x9a>
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001f4a:	4b1f      	ldr	r3, [pc, #124]	; (8001fc8 <linkTimer+0xd4>)
 8001f4c:	f893 2090 	ldrb.w	r2, [r3, #144]	; 0x90
 8001f50:	b2d2      	uxtb	r2, r2
 8001f52:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
    CurrentRunningTimerID = TimerID;
 8001f56:	f883 0090 	strb.w	r0, [r3, #144]	; 0x90
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001f5a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001f5e:	00c2      	lsls	r2, r0, #3
 8001f60:	441a      	add	r2, r3
 8001f62:	2106      	movs	r1, #6
 8001f64:	7551      	strb	r1, [r2, #21]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001f66:	f04f 32ff 	mov.w	r2, #4294967295
 8001f6a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    time_elapsed = 0;
 8001f6e:	2500      	movs	r5, #0
}
 8001f70:	4628      	mov	r0, r5
 8001f72:	bd70      	pop	{r4, r5, r6, pc}
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001f74:	4b14      	ldr	r3, [pc, #80]	; (8001fc8 <linkTimer+0xd4>)
 8001f76:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8001f7a:	00ca      	lsls	r2, r1, #3
 8001f7c:	441a      	add	r2, r3
 8001f7e:	7d51      	ldrb	r1, [r2, #21]
 8001f80:	b2c9      	uxtb	r1, r1
        next_id = aTimerContext[timer_id_lookup].NextID;
 8001f82:	eb01 0641 	add.w	r6, r1, r1, lsl #1
 8001f86:	00f2      	lsls	r2, r6, #3
 8001f88:	4413      	add	r3, r2
 8001f8a:	7d5b      	ldrb	r3, [r3, #21]
 8001f8c:	b2db      	uxtb	r3, r3
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001f8e:	2b06      	cmp	r3, #6
 8001f90:	d007      	beq.n	8001fa2 <linkTimer+0xae>
 8001f92:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001f96:	00da      	lsls	r2, r3, #3
 8001f98:	4b0b      	ldr	r3, [pc, #44]	; (8001fc8 <linkTimer+0xd4>)
 8001f9a:	4413      	add	r3, r2
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	4283      	cmp	r3, r0
 8001fa0:	d9e8      	bls.n	8001f74 <linkTimer+0x80>
      LinkTimerAfter(TimerID, timer_id_lookup);
 8001fa2:	4620      	mov	r0, r4
 8001fa4:	f7ff fedc 	bl	8001d60 <LinkTimerAfter>
 8001fa8:	e7e2      	b.n	8001f70 <linkTimer+0x7c>
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8001faa:	4e07      	ldr	r6, [pc, #28]	; (8001fc8 <linkTimer+0xd4>)
 8001fac:	f896 1090 	ldrb.w	r1, [r6, #144]	; 0x90
 8001fb0:	4620      	mov	r0, r4
 8001fb2:	f7ff fef5 	bl	8001da0 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8001fb6:	f896 3090 	ldrb.w	r3, [r6, #144]	; 0x90
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	f886 3091 	strb.w	r3, [r6, #145]	; 0x91
      CurrentRunningTimerID = TimerID;
 8001fc0:	f886 4090 	strb.w	r4, [r6, #144]	; 0x90
 8001fc4:	e7d4      	b.n	8001f70 <linkTimer+0x7c>
 8001fc6:	bf00      	nop
 8001fc8:	200000d8 	.word	0x200000d8

08001fcc <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8001fcc:	b510      	push	{r4, lr}
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
   */

  if(Value == 0)
 8001fce:	b360      	cbz	r0, 800202a <RestartWakeupCounter+0x5e>
 8001fd0:	4604      	mov	r4, r0
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
  }
  else
  {
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8001fd2:	2801      	cmp	r0, #1
 8001fd4:	d932      	bls.n	800203c <RestartWakeupCounter+0x70>
    {
      Value -= 1;
 8001fd6:	3c01      	subs	r4, #1
 8001fd8:	b2a4      	uxth	r4, r4
    }

    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8001fda:	4b1b      	ldr	r3, [pc, #108]	; (8002048 <RestartWakeupCounter+0x7c>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	68da      	ldr	r2, [r3, #12]
 8001fe2:	f012 0f04 	tst.w	r2, #4
 8001fe6:	d0f8      	beq.n	8001fda <RestartWakeupCounter+0xe>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001fe8:	68da      	ldr	r2, [r3, #12]
 8001fea:	b2d2      	uxtb	r2, r2
 8001fec:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8001ff0:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001ff2:	4b16      	ldr	r3, [pc, #88]	; (800204c <RestartWakeupCounter+0x80>)
 8001ff4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001ff8:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001ffa:	2003      	movs	r0, #3
 8001ffc:	f001 ff50 	bl	8003ea0 <HAL_NVIC_ClearPendingIRQ>

    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8002000:	4a13      	ldr	r2, [pc, #76]	; (8002050 <RestartWakeupCounter+0x84>)
 8002002:	6953      	ldr	r3, [r2, #20]
 8002004:	0c1b      	lsrs	r3, r3, #16
 8002006:	041b      	lsls	r3, r3, #16
 8002008:	431c      	orrs	r4, r3
 800200a:	6154      	str	r4, [r2, #20]

    /**
     * Update the value here after the WUTWF polling that may take some time
     */
    SSRValueOnLastSetup = ReadRtcSsrValue();
 800200c:	f7ff fe98 	bl	8001d40 <ReadRtcSsrValue>
 8002010:	4b10      	ldr	r3, [pc, #64]	; (8002054 <RestartWakeupCounter+0x88>)
 8002012:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94

    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */
 8002016:	4b0c      	ldr	r3, [pc, #48]	; (8002048 <RestartWakeupCounter+0x7c>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	6893      	ldr	r3, [r2, #8]
 800201e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002022:	6093      	str	r3, [r2, #8]

    HW_TS_RTC_CountUpdated_AppNot();
 8002024:	f3af 8000 	nop.w
  }

  return ;
}
 8002028:	bd10      	pop	{r4, pc}
    SSRValueOnLastSetup = ReadRtcSsrValue();
 800202a:	f7ff fe89 	bl	8001d40 <ReadRtcSsrValue>
 800202e:	4b09      	ldr	r3, [pc, #36]	; (8002054 <RestartWakeupCounter+0x88>)
 8002030:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8002034:	2003      	movs	r0, #3
 8002036:	f001 ff25 	bl	8003e84 <HAL_NVIC_SetPendingIRQ>
 800203a:	e7f5      	b.n	8002028 <RestartWakeupCounter+0x5c>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 800203c:	4b06      	ldr	r3, [pc, #24]	; (8002058 <RestartWakeupCounter+0x8c>)
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	2b01      	cmp	r3, #1
 8002042:	d1c8      	bne.n	8001fd6 <RestartWakeupCounter+0xa>
 8002044:	e7c9      	b.n	8001fda <RestartWakeupCounter+0xe>
 8002046:	bf00      	nop
 8002048:	20000a20 	.word	0x20000a20
 800204c:	58000800 	.word	0x58000800
 8002050:	40002800 	.word	0x40002800
 8002054:	200000d8 	.word	0x200000d8
 8002058:	20000a1e 	.word	0x20000a1e

0800205c <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 800205c:	b570      	push	{r4, r5, r6, lr}

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 800205e:	4b2f      	ldr	r3, [pc, #188]	; (800211c <RescheduleTimerList+0xc0>)
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002066:	d006      	beq.n	8002076 <RescheduleTimerList+0x1a>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 8002068:	4b2d      	ldr	r3, [pc, #180]	; (8002120 <RescheduleTimerList+0xc4>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	f013 0f04 	tst.w	r3, #4
 8002074:	d1f8      	bne.n	8002068 <RescheduleTimerList+0xc>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 8002076:	4b2a      	ldr	r3, [pc, #168]	; (8002120 <RescheduleTimerList+0xc4>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	6893      	ldr	r3, [r2, #8]
 800207e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002082:	6093      	str	r3, [r2, #8]

  localTimerID = CurrentRunningTimerID;
 8002084:	4b27      	ldr	r3, [pc, #156]	; (8002124 <RescheduleTimerList+0xc8>)
 8002086:	f893 4090 	ldrb.w	r4, [r3, #144]	; 0x90
 800208a:	b2e4      	uxtb	r4, r4

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 800208c:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 8002090:	00ca      	lsls	r2, r1, #3
 8002092:	4413      	add	r3, r2
 8002094:	689e      	ldr	r6, [r3, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8002096:	f7ff feff 	bl	8001e98 <ReturnTimeElapsed>

  if(timecountleft < time_elapsed )
 800209a:	4605      	mov	r5, r0
 800209c:	42b0      	cmp	r0, r6
 800209e:	d905      	bls.n	80020ac <RescheduleTimerList+0x50>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 80020a0:	4b20      	ldr	r3, [pc, #128]	; (8002124 <RescheduleTimerList+0xc8>)
 80020a2:	2201      	movs	r2, #1
 80020a4:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
    wakeup_timer_value = 0;
 80020a8:	2000      	movs	r0, #0
 80020aa:	e023      	b.n	80020f4 <RescheduleTimerList+0x98>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 80020ac:	4b1e      	ldr	r3, [pc, #120]	; (8002128 <RescheduleTimerList+0xcc>)
 80020ae:	881b      	ldrh	r3, [r3, #0]
 80020b0:	4403      	add	r3, r0
 80020b2:	42b3      	cmp	r3, r6
 80020b4:	d207      	bcs.n	80020c6 <RescheduleTimerList+0x6a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 80020b6:	4b1c      	ldr	r3, [pc, #112]	; (8002128 <RescheduleTimerList+0xcc>)
 80020b8:	8818      	ldrh	r0, [r3, #0]
 80020ba:	b280      	uxth	r0, r0

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 80020bc:	4b19      	ldr	r3, [pc, #100]	; (8002124 <RescheduleTimerList+0xc8>)
 80020be:	2200      	movs	r2, #0
 80020c0:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
 80020c4:	e016      	b.n	80020f4 <RescheduleTimerList+0x98>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 80020c6:	b2b6      	uxth	r6, r6
 80020c8:	1a30      	subs	r0, r6, r0
 80020ca:	b280      	uxth	r0, r0
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 80020cc:	4b15      	ldr	r3, [pc, #84]	; (8002124 <RescheduleTimerList+0xc8>)
 80020ce:	2201      	movs	r2, #1
 80020d0:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
 80020d4:	e00e      	b.n	80020f4 <RescheduleTimerList+0x98>
    {
      aTimerContext[localTimerID].CountLeft = 0;
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 80020d6:	0062      	lsls	r2, r4, #1
 80020d8:	4414      	add	r4, r2
 80020da:	00e1      	lsls	r1, r4, #3
 80020dc:	4a11      	ldr	r2, [pc, #68]	; (8002124 <RescheduleTimerList+0xc8>)
 80020de:	440a      	add	r2, r1
 80020e0:	6891      	ldr	r1, [r2, #8]
 80020e2:	1b49      	subs	r1, r1, r5
 80020e4:	6091      	str	r1, [r2, #8]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 80020e6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80020ea:	00da      	lsls	r2, r3, #3
 80020ec:	4b0d      	ldr	r3, [pc, #52]	; (8002124 <RescheduleTimerList+0xc8>)
 80020ee:	4413      	add	r3, r2
 80020f0:	7d5c      	ldrb	r4, [r3, #21]
 80020f2:	b2e4      	uxtb	r4, r4
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80020f4:	2c06      	cmp	r4, #6
 80020f6:	d00d      	beq.n	8002114 <RescheduleTimerList+0xb8>
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 80020f8:	4623      	mov	r3, r4
 80020fa:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80020fe:	00d1      	lsls	r1, r2, #3
 8002100:	4a08      	ldr	r2, [pc, #32]	; (8002124 <RescheduleTimerList+0xc8>)
 8002102:	440a      	add	r2, r1
 8002104:	6892      	ldr	r2, [r2, #8]
 8002106:	4295      	cmp	r5, r2
 8002108:	d9e5      	bls.n	80020d6 <RescheduleTimerList+0x7a>
      aTimerContext[localTimerID].CountLeft = 0;
 800210a:	4a06      	ldr	r2, [pc, #24]	; (8002124 <RescheduleTimerList+0xc8>)
 800210c:	440a      	add	r2, r1
 800210e:	2100      	movs	r1, #0
 8002110:	6091      	str	r1, [r2, #8]
 8002112:	e7e8      	b.n	80020e6 <RescheduleTimerList+0x8a>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8002114:	f7ff ff5a 	bl	8001fcc <RestartWakeupCounter>

  return ;
}
 8002118:	bd70      	pop	{r4, r5, r6, pc}
 800211a:	bf00      	nop
 800211c:	40002800 	.word	0x40002800
 8002120:	20000a20 	.word	0x20000a20
 8002124:	200000d8 	.word	0x200000d8
 8002128:	20000a1a 	.word	0x20000a1a

0800212c <HW_TS_Init>:

  return;
}

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *hrtc)
{
 800212c:	b510      	push	{r4, lr}
  uint32_t localmaxwakeuptimersetup;

  /**
   * Get RTC handler
   */
  phrtc = hrtc;
 800212e:	4b4a      	ldr	r3, [pc, #296]	; (8002258 <HW_TS_Init+0x12c>)
 8002130:	6019      	str	r1, [r3, #0]

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8002132:	680b      	ldr	r3, [r1, #0]
 8002134:	22ca      	movs	r2, #202	; 0xca
 8002136:	625a      	str	r2, [r3, #36]	; 0x24
 8002138:	680b      	ldr	r3, [r1, #0]
 800213a:	2253      	movs	r2, #83	; 0x53
 800213c:	625a      	str	r2, [r3, #36]	; 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800213e:	4c47      	ldr	r4, [pc, #284]	; (800225c <HW_TS_Init+0x130>)
 8002140:	68a3      	ldr	r3, [r4, #8]
 8002142:	f043 0320 	orr.w	r3, r3, #32
 8002146:	60a3      	str	r3, [r4, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8002148:	68a3      	ldr	r3, [r4, #8]
 800214a:	f003 0307 	and.w	r3, r3, #7
 800214e:	f1c3 0304 	rsb	r3, r3, #4
 8002152:	b2d9      	uxtb	r1, r3
 8002154:	4b42      	ldr	r3, [pc, #264]	; (8002260 <HW_TS_Init+0x134>)
 8002156:	7019      	strb	r1, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8002158:	6923      	ldr	r3, [r4, #16]
 800215a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800215e:	f44f 02fe 	mov.w	r2, #8323072	; 0x7f0000
 8002162:	fa92 f2a2 	rbit	r2, r2
 8002166:	fab2 f282 	clz	r2, r2
 800216a:	40d3      	lsrs	r3, r2
 800216c:	b2db      	uxtb	r3, r3
 800216e:	3301      	adds	r3, #1
 8002170:	b2da      	uxtb	r2, r3
 8002172:	4b3c      	ldr	r3, [pc, #240]	; (8002264 <HW_TS_Init+0x138>)
 8002174:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8002176:	6923      	ldr	r3, [r4, #16]
 8002178:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800217c:	3301      	adds	r3, #1
 800217e:	4c3a      	ldr	r4, [pc, #232]	; (8002268 <HW_TS_Init+0x13c>)
 8002180:	8023      	strh	r3, [r4, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8002182:	3b01      	subs	r3, #1
 8002184:	fb03 f302 	mul.w	r3, r3, r2
 8002188:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800218c:	40cb      	lsrs	r3, r1

  if(localmaxwakeuptimersetup >= 0xFFFF)
 800218e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002192:	4293      	cmp	r3, r2
 8002194:	d91a      	bls.n	80021cc <HW_TS_Init+0xa0>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8002196:	4b35      	ldr	r3, [pc, #212]	; (800226c <HW_TS_Init+0x140>)
 8002198:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800219c:	801a      	strh	r2, [r3, #0]
  *         @arg @ref LL_EXTI_LINE_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800219e:	4b34      	ldr	r3, [pc, #208]	; (8002270 <HW_TS_Init+0x144>)
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80021a6:	601a      	str	r2, [r3, #0]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80021a8:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80021ac:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80021b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);

  if(TimerInitMode == hw_ts_InitMode_Full)
 80021b4:	2800      	cmp	r0, #0
 80021b6:	d144      	bne.n	8002242 <HW_TS_Init+0x116>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 80021b8:	4b2e      	ldr	r3, [pc, #184]	; (8002274 <HW_TS_Init+0x148>)
 80021ba:	2201      	movs	r2, #1
 80021bc:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80021c0:	f04f 32ff 	mov.w	r2, #4294967295
 80021c4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 80021c8:	2300      	movs	r3, #0
 80021ca:	e00c      	b.n	80021e6 <HW_TS_Init+0xba>
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	4a27      	ldr	r2, [pc, #156]	; (800226c <HW_TS_Init+0x140>)
 80021d0:	8013      	strh	r3, [r2, #0]
 80021d2:	e7e4      	b.n	800219e <HW_TS_Init+0x72>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 80021d4:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80021d8:	00d1      	lsls	r1, r2, #3
 80021da:	4a26      	ldr	r2, [pc, #152]	; (8002274 <HW_TS_Init+0x148>)
 80021dc:	440a      	add	r2, r1
 80021de:	2100      	movs	r1, #0
 80021e0:	7311      	strb	r1, [r2, #12]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 80021e2:	3301      	adds	r3, #1
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	2b05      	cmp	r3, #5
 80021e8:	d9f4      	bls.n	80021d4 <HW_TS_Init+0xa8>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 80021ea:	4b22      	ldr	r3, [pc, #136]	; (8002274 <HW_TS_Init+0x148>)
 80021ec:	2206      	movs	r2, #6
 80021ee:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);                       /**<  Disable the Wakeup Timer */
 80021f2:	4c19      	ldr	r4, [pc, #100]	; (8002258 <HW_TS_Init+0x12c>)
 80021f4:	6822      	ldr	r2, [r4, #0]
 80021f6:	6811      	ldr	r1, [r2, #0]
 80021f8:	688b      	ldr	r3, [r1, #8]
 80021fa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80021fe:	608b      	str	r3, [r1, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8002200:	6812      	ldr	r2, [r2, #0]
 8002202:	68d3      	ldr	r3, [r2, #12]
 8002204:	b2db      	uxtb	r3, r3
 8002206:	f463 6390 	orn	r3, r3, #1152	; 0x480
 800220a:	60d3      	str	r3, [r2, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 800220c:	4b18      	ldr	r3, [pc, #96]	; (8002270 <HW_TS_Init+0x144>)
 800220e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002212:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8002214:	2003      	movs	r0, #3
 8002216:	f001 fe43 	bl	8003ea0 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(phrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 800221a:	6823      	ldr	r3, [r4, #0]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	6893      	ldr	r3, [r2, #8]
 8002220:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002224:	6093      	str	r3, [r2, #8]
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8002226:	4b0c      	ldr	r3, [pc, #48]	; (8002258 <HW_TS_Init+0x12c>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	22ff      	movs	r2, #255	; 0xff
 800222e:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8002230:	2200      	movs	r2, #0
 8002232:	2106      	movs	r1, #6
 8002234:	2003      	movs	r0, #3
 8002236:	f001 fdbf 	bl	8003db8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 800223a:	2003      	movs	r0, #3
 800223c:	f001 fdf0 	bl	8003e20 <HAL_NVIC_EnableIRQ>

  return;
}
 8002240:	bd10      	pop	{r4, pc}
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTF) != RESET)
 8002242:	4b05      	ldr	r3, [pc, #20]	; (8002258 <HW_TS_Init+0x12c>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	68db      	ldr	r3, [r3, #12]
 800224a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800224e:	d0ea      	beq.n	8002226 <HW_TS_Init+0xfa>
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8002250:	2003      	movs	r0, #3
 8002252:	f001 fe17 	bl	8003e84 <HAL_NVIC_SetPendingIRQ>
 8002256:	e7e6      	b.n	8002226 <HW_TS_Init+0xfa>
 8002258:	20000a20 	.word	0x20000a20
 800225c:	40002800 	.word	0x40002800
 8002260:	20000a1e 	.word	0x20000a1e
 8002264:	20000a18 	.word	0x20000a18
 8002268:	20000a1c 	.word	0x20000a1c
 800226c:	20000a1a 	.word	0x20000a1a
 8002270:	58000800 	.word	0x58000800
 8002274:	200000d8 	.word	0x200000d8

08002278 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8002278:	b5f0      	push	{r4, r5, r6, r7, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800227a:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800227e:	b672      	cpsid	i
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8002280:	2400      	movs	r4, #0
 8002282:	e001      	b.n	8002288 <HW_TS_Create+0x10>
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
  {
    loop++;
 8002284:	3401      	adds	r4, #1
 8002286:	b2e4      	uxtb	r4, r4
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002288:	2c05      	cmp	r4, #5
 800228a:	d807      	bhi.n	800229c <HW_TS_Create+0x24>
 800228c:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8002290:	00ee      	lsls	r6, r5, #3
 8002292:	4d11      	ldr	r5, [pc, #68]	; (80022d8 <HW_TS_Create+0x60>)
 8002294:	4435      	add	r5, r6
 8002296:	7b2d      	ldrb	r5, [r5, #12]
 8002298:	2d00      	cmp	r5, #0
 800229a:	d1f3      	bne.n	8002284 <HW_TS_Create+0xc>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800229c:	2c06      	cmp	r4, #6
 800229e:	d016      	beq.n	80022ce <HW_TS_Create+0x56>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 80022a0:	f8df c034 	ldr.w	ip, [pc, #52]	; 80022d8 <HW_TS_Create+0x60>
 80022a4:	0066      	lsls	r6, r4, #1
 80022a6:	eb06 0e04 	add.w	lr, r6, r4
 80022aa:	ea4f 05ce 	mov.w	r5, lr, lsl #3
 80022ae:	4465      	add	r5, ip
 80022b0:	f04f 0e01 	mov.w	lr, #1
 80022b4:	f885 e00c 	strb.w	lr, [r5, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022b8:	f387 8810 	msr	PRIMASK, r7

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 80022bc:	6128      	str	r0, [r5, #16]
    aTimerContext[loop].TimerMode = TimerMode;
 80022be:	736a      	strb	r2, [r5, #13]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 80022c0:	1932      	adds	r2, r6, r4
 80022c2:	00d0      	lsls	r0, r2, #3
 80022c4:	f84c 3000 	str.w	r3, [ip, r0]
    *pTimerId = loop;
 80022c8:	700c      	strb	r4, [r1, #0]

    localreturnstatus = hw_ts_Successful;
 80022ca:	2000      	movs	r0, #0

    localreturnstatus = hw_ts_Failed;
  }

  return(localreturnstatus);
}
 80022cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022ce:	f387 8810 	msr	PRIMASK, r7
    localreturnstatus = hw_ts_Failed;
 80022d2:	2001      	movs	r0, #1
 80022d4:	e7fa      	b.n	80022cc <HW_TS_Create+0x54>
 80022d6:	bf00      	nop
 80022d8:	200000d8 	.word	0x200000d8

080022dc <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 80022dc:	b538      	push	{r3, r4, r5, lr}
 80022de:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022e0:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80022e4:	b672      	cpsid	i
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 80022e6:	2003      	movs	r0, #3
 80022e8:	f001 fda8 	bl	8003e3c <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 80022ec:	4b29      	ldr	r3, [pc, #164]	; (8002394 <HW_TS_Stop+0xb8>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	21ca      	movs	r1, #202	; 0xca
 80022f4:	6251      	str	r1, [r2, #36]	; 0x24
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2253      	movs	r2, #83	; 0x53
 80022fa:	625a      	str	r2, [r3, #36]	; 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80022fc:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8002300:	00da      	lsls	r2, r3, #3
 8002302:	4b25      	ldr	r3, [pc, #148]	; (8002398 <HW_TS_Stop+0xbc>)
 8002304:	4413      	add	r3, r2
 8002306:	7b1b      	ldrb	r3, [r3, #12]
 8002308:	b2db      	uxtb	r3, r3
 800230a:	2b02      	cmp	r3, #2
 800230c:	d00a      	beq.n	8002324 <HW_TS_Stop+0x48>
      RescheduleTimerList();
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 800230e:	4b21      	ldr	r3, [pc, #132]	; (8002394 <HW_TS_Stop+0xb8>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	22ff      	movs	r2, #255	; 0xff
 8002316:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002318:	2003      	movs	r0, #3
 800231a:	f001 fd81 	bl	8003e20 <HAL_NVIC_EnableIRQ>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800231e:	f385 8810 	msr	PRIMASK, r5
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
}
 8002322:	bd38      	pop	{r3, r4, r5, pc}
    UnlinkTimer(timer_id, SSR_Read_Requested);
 8002324:	2100      	movs	r1, #0
 8002326:	4620      	mov	r0, r4
 8002328:	f7ff fd6a 	bl	8001e00 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 800232c:	4b1a      	ldr	r3, [pc, #104]	; (8002398 <HW_TS_Stop+0xbc>)
 800232e:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8002332:	b2db      	uxtb	r3, r3
    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002334:	2b06      	cmp	r3, #6
 8002336:	d008      	beq.n	800234a <HW_TS_Stop+0x6e>
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8002338:	4a17      	ldr	r2, [pc, #92]	; (8002398 <HW_TS_Stop+0xbc>)
 800233a:	f892 2091 	ldrb.w	r2, [r2, #145]	; 0x91
 800233e:	b2d2      	uxtb	r2, r2
 8002340:	429a      	cmp	r2, r3
 8002342:	d0e4      	beq.n	800230e <HW_TS_Stop+0x32>
      RescheduleTimerList();
 8002344:	f7ff fe8a 	bl	800205c <RescheduleTimerList>
 8002348:	e7e1      	b.n	800230e <HW_TS_Stop+0x32>
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 800234a:	4b14      	ldr	r3, [pc, #80]	; (800239c <HW_TS_Stop+0xc0>)
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002352:	d006      	beq.n	8002362 <HW_TS_Stop+0x86>
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 8002354:	4b0f      	ldr	r3, [pc, #60]	; (8002394 <HW_TS_Stop+0xb8>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	f013 0f04 	tst.w	r3, #4
 8002360:	d1f8      	bne.n	8002354 <HW_TS_Stop+0x78>
      __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 8002362:	4b0c      	ldr	r3, [pc, #48]	; (8002394 <HW_TS_Stop+0xb8>)
 8002364:	6819      	ldr	r1, [r3, #0]
 8002366:	680a      	ldr	r2, [r1, #0]
 8002368:	6893      	ldr	r3, [r2, #8]
 800236a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800236e:	6093      	str	r3, [r2, #8]
      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8002370:	680b      	ldr	r3, [r1, #0]
 8002372:	68da      	ldr	r2, [r3, #12]
 8002374:	f012 0f04 	tst.w	r2, #4
 8002378:	d0fa      	beq.n	8002370 <HW_TS_Stop+0x94>
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 800237a:	68da      	ldr	r2, [r3, #12]
 800237c:	b2d2      	uxtb	r2, r2
 800237e:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002382:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002384:	4b06      	ldr	r3, [pc, #24]	; (80023a0 <HW_TS_Stop+0xc4>)
 8002386:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800238a:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 800238c:	2003      	movs	r0, #3
 800238e:	f001 fd87 	bl	8003ea0 <HAL_NVIC_ClearPendingIRQ>
 8002392:	e7bc      	b.n	800230e <HW_TS_Stop+0x32>
 8002394:	20000a20 	.word	0x20000a20
 8002398:	200000d8 	.word	0x200000d8
 800239c:	40002800 	.word	0x40002800
 80023a0:	58000800 	.word	0x58000800

080023a4 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 80023a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023a6:	4604      	mov	r4, r0
 80023a8:	460f      	mov	r7, r1

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80023aa:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 80023ae:	00da      	lsls	r2, r3, #3
 80023b0:	4b21      	ldr	r3, [pc, #132]	; (8002438 <HW_TS_Start+0x94>)
 80023b2:	4413      	add	r3, r2
 80023b4:	7b1b      	ldrb	r3, [r3, #12]
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	2b02      	cmp	r3, #2
 80023ba:	d036      	beq.n	800242a <HW_TS_Start+0x86>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80023bc:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80023c0:	b672      	cpsid	i
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 80023c2:	2003      	movs	r0, #3
 80023c4:	f001 fd3a 	bl	8003e3c <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 80023c8:	4b1c      	ldr	r3, [pc, #112]	; (800243c <HW_TS_Start+0x98>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	21ca      	movs	r1, #202	; 0xca
 80023d0:	6251      	str	r1, [r2, #36]	; 0x24
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2253      	movs	r2, #83	; 0x53
 80023d6:	625a      	str	r2, [r3, #36]	; 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 80023d8:	4d17      	ldr	r5, [pc, #92]	; (8002438 <HW_TS_Start+0x94>)
 80023da:	0062      	lsls	r2, r4, #1
 80023dc:	4422      	add	r2, r4
 80023de:	00d3      	lsls	r3, r2, #3
 80023e0:	442b      	add	r3, r5
 80023e2:	2202      	movs	r2, #2
 80023e4:	731a      	strb	r2, [r3, #12]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 80023e6:	609f      	str	r7, [r3, #8]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 80023e8:	605f      	str	r7, [r3, #4]

  time_elapsed =  linkTimer(timer_id);
 80023ea:	4620      	mov	r0, r4
 80023ec:	f7ff fd82 	bl	8001ef4 <linkTimer>

  localcurrentrunningtimerid = CurrentRunningTimerID;
 80023f0:	f895 3090 	ldrb.w	r3, [r5, #144]	; 0x90
 80023f4:	b2db      	uxtb	r3, r3

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80023f6:	f895 2091 	ldrb.w	r2, [r5, #145]	; 0x91
 80023fa:	b2d2      	uxtb	r2, r2
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d117      	bne.n	8002430 <HW_TS_Start+0x8c>
  {
    RescheduleTimerList();
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8002400:	4a0d      	ldr	r2, [pc, #52]	; (8002438 <HW_TS_Start+0x94>)
 8002402:	0063      	lsls	r3, r4, #1
 8002404:	191d      	adds	r5, r3, r4
 8002406:	00e9      	lsls	r1, r5, #3
 8002408:	460d      	mov	r5, r1
 800240a:	4411      	add	r1, r2
 800240c:	6889      	ldr	r1, [r1, #8]
 800240e:	1a08      	subs	r0, r1, r0
 8002410:	442a      	add	r2, r5
 8002412:	6090      	str	r0, [r2, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8002414:	4b09      	ldr	r3, [pc, #36]	; (800243c <HW_TS_Start+0x98>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	22ff      	movs	r2, #255	; 0xff
 800241c:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 800241e:	2003      	movs	r0, #3
 8002420:	f001 fcfe 	bl	8003e20 <HAL_NVIC_EnableIRQ>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002424:	f386 8810 	msr	PRIMASK, r6
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
}
 8002428:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    HW_TS_Stop( timer_id );
 800242a:	f7ff ff57 	bl	80022dc <HW_TS_Stop>
 800242e:	e7c5      	b.n	80023bc <HW_TS_Start+0x18>
    RescheduleTimerList();
 8002430:	f7ff fe14 	bl	800205c <RescheduleTimerList>
 8002434:	e7ee      	b.n	8002414 <HW_TS_Start+0x70>
 8002436:	bf00      	nop
 8002438:	200000d8 	.word	0x200000d8
 800243c:	20000a20 	.word	0x20000a20

08002440 <HW_TS_RTC_ReadLeftTicksToCount>:

uint16_t HW_TS_RTC_ReadLeftTicksToCount(void)
{
 8002440:	b538      	push	{r3, r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002442:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002446:	b672      	cpsid	i
  uint16_t return_value, auro_reload_value, elapsed_time_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8002448:	4b0a      	ldr	r3, [pc, #40]	; (8002474 <HW_TS_RTC_ReadLeftTicksToCount+0x34>)
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002450:	d009      	beq.n	8002466 <HW_TS_RTC_ReadLeftTicksToCount+0x26>
  {
    auro_reload_value = (uint32_t)(READ_BIT(RTC->WUTR, RTC_WUTR_WUT));
 8002452:	4b08      	ldr	r3, [pc, #32]	; (8002474 <HW_TS_RTC_ReadLeftTicksToCount+0x34>)
 8002454:	695c      	ldr	r4, [r3, #20]
 8002456:	b2a4      	uxth	r4, r4

    elapsed_time_value = ReturnTimeElapsed();
 8002458:	f7ff fd1e 	bl	8001e98 <ReturnTimeElapsed>

    if(auro_reload_value > elapsed_time_value)
 800245c:	4284      	cmp	r4, r0
 800245e:	d907      	bls.n	8002470 <HW_TS_RTC_ReadLeftTicksToCount+0x30>
    {
      return_value = auro_reload_value - elapsed_time_value;
 8002460:	1a20      	subs	r0, r4, r0
 8002462:	b280      	uxth	r0, r0
 8002464:	e001      	b.n	800246a <HW_TS_RTC_ReadLeftTicksToCount+0x2a>
      return_value = 0;
    }
  }
  else
  {
    return_value = TIMER_LIST_EMPTY;
 8002466:	f64f 70ff 	movw	r0, #65535	; 0xffff
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800246a:	f385 8810 	msr	PRIMASK, r5
  }

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return (return_value);
}
 800246e:	bd38      	pop	{r3, r4, r5, pc}
      return_value = 0;
 8002470:	2000      	movs	r0, #0
 8002472:	e7fa      	b.n	800246a <HW_TS_RTC_ReadLeftTicksToCount+0x2a>
 8002474:	40002800 	.word	0x40002800

08002478 <HW_UART_Receive_IT>:
    void (*HW_hlpuart1TxCb)(void);
#endif

void HW_UART_Receive_IT(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
    switch (hw_uart_id)
 8002478:	b100      	cbz	r0, 800247c <HW_UART_Receive_IT+0x4>
 800247a:	4770      	bx	lr
{
 800247c:	b508      	push	{r3, lr}
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case hw_uart1:
            HW_UART_RX_IT(huart1, USART1);
 800247e:	4804      	ldr	r0, [pc, #16]	; (8002490 <HW_UART_Receive_IT+0x18>)
 8002480:	6003      	str	r3, [r0, #0]
 8002482:	4804      	ldr	r0, [pc, #16]	; (8002494 <HW_UART_Receive_IT+0x1c>)
 8002484:	4b04      	ldr	r3, [pc, #16]	; (8002498 <HW_UART_Receive_IT+0x20>)
 8002486:	6003      	str	r3, [r0, #0]
 8002488:	f005 f8ee 	bl	8007668 <HAL_UART_Receive_IT>
        default:
            break;
    }

    return;
}
 800248c:	bd08      	pop	{r3, pc}
 800248e:	bf00      	nop
 8002490:	20004d34 	.word	0x20004d34
 8002494:	20004fd8 	.word	0x20004fd8
 8002498:	40013800 	.word	0x40013800

0800249c <HW_UART_Transmit_IT>:

void HW_UART_Transmit_IT(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size,  void (*cb)(void))
{
    switch (hw_uart_id)
 800249c:	b100      	cbz	r0, 80024a0 <HW_UART_Transmit_IT+0x4>
 800249e:	4770      	bx	lr
{
 80024a0:	b508      	push	{r3, lr}
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case hw_uart1:
            HW_UART_TX_IT(huart1, USART1);
 80024a2:	4804      	ldr	r0, [pc, #16]	; (80024b4 <HW_UART_Transmit_IT+0x18>)
 80024a4:	6003      	str	r3, [r0, #0]
 80024a6:	4804      	ldr	r0, [pc, #16]	; (80024b8 <HW_UART_Transmit_IT+0x1c>)
 80024a8:	4b04      	ldr	r3, [pc, #16]	; (80024bc <HW_UART_Transmit_IT+0x20>)
 80024aa:	6003      	str	r3, [r0, #0]
 80024ac:	f005 f880 	bl	80075b0 <HAL_UART_Transmit_IT>
        default:
            break;
    }

    return;
}
 80024b0:	bd08      	pop	{r3, pc}
 80024b2:	bf00      	nop
 80024b4:	20004d38 	.word	0x20004d38
 80024b8:	20004fd8 	.word	0x20004fd8
 80024bc:	40013800 	.word	0x40013800

080024c0 <HAL_UART_RxCpltCallback>:

    return;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80024c0:	b508      	push	{r3, lr}
    switch ((uint32_t)huart->Instance)
 80024c2:	6802      	ldr	r2, [r0, #0]
 80024c4:	4b03      	ldr	r3, [pc, #12]	; (80024d4 <HAL_UART_RxCpltCallback+0x14>)
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d103      	bne.n	80024d2 <HAL_UART_RxCpltCallback+0x12>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1RxCb)
 80024ca:	4b03      	ldr	r3, [pc, #12]	; (80024d8 <HAL_UART_RxCpltCallback+0x18>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	b103      	cbz	r3, 80024d2 <HAL_UART_RxCpltCallback+0x12>
            {
                HW_huart1RxCb();
 80024d0:	4798      	blx	r3
        default:
            break;
    }

    return;
}
 80024d2:	bd08      	pop	{r3, pc}
 80024d4:	40013800 	.word	0x40013800
 80024d8:	20004d34 	.word	0x20004d34

080024dc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80024dc:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 80024de:	4812      	ldr	r0, [pc, #72]	; (8002528 <MX_I2C1_Init+0x4c>)
 80024e0:	4b12      	ldr	r3, [pc, #72]	; (800252c <MX_I2C1_Init+0x50>)
 80024e2:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x00E27CAE;
 80024e4:	4b12      	ldr	r3, [pc, #72]	; (8002530 <MX_I2C1_Init+0x54>)
 80024e6:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80024e8:	2300      	movs	r3, #0
 80024ea:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80024ec:	2201      	movs	r2, #1
 80024ee:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80024f0:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80024f2:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80024f4:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80024f6:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80024f8:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80024fa:	f002 f9b1 	bl	8004860 <HAL_I2C_Init>
 80024fe:	b950      	cbnz	r0, 8002516 <MX_I2C1_Init+0x3a>
  {
    Error_Handler();
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002500:	2100      	movs	r1, #0
 8002502:	4809      	ldr	r0, [pc, #36]	; (8002528 <MX_I2C1_Init+0x4c>)
 8002504:	f003 f99e 	bl	8005844 <HAL_I2CEx_ConfigAnalogFilter>
 8002508:	b940      	cbnz	r0, 800251c <MX_I2C1_Init+0x40>
  {
    Error_Handler();
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800250a:	2100      	movs	r1, #0
 800250c:	4806      	ldr	r0, [pc, #24]	; (8002528 <MX_I2C1_Init+0x4c>)
 800250e:	f003 f9c7 	bl	80058a0 <HAL_I2CEx_ConfigDigitalFilter>
 8002512:	b930      	cbnz	r0, 8002522 <MX_I2C1_Init+0x46>
  {
    Error_Handler();
  }

}
 8002514:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002516:	f000 fb53 	bl	8002bc0 <Error_Handler>
 800251a:	e7f1      	b.n	8002500 <MX_I2C1_Init+0x24>
    Error_Handler();
 800251c:	f000 fb50 	bl	8002bc0 <Error_Handler>
 8002520:	e7f3      	b.n	800250a <MX_I2C1_Init+0x2e>
    Error_Handler();
 8002522:	f000 fb4d 	bl	8002bc0 <Error_Handler>
}
 8002526:	e7f5      	b.n	8002514 <MX_I2C1_Init+0x38>
 8002528:	20004d3c 	.word	0x20004d3c
 800252c:	40005400 	.word	0x40005400
 8002530:	00e27cae 	.word	0x00e27cae

08002534 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002534:	b510      	push	{r4, lr}
 8002536:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002538:	2300      	movs	r3, #0
 800253a:	9303      	str	r3, [sp, #12]
 800253c:	9304      	str	r3, [sp, #16]
 800253e:	9305      	str	r3, [sp, #20]
 8002540:	9306      	str	r3, [sp, #24]
 8002542:	9307      	str	r3, [sp, #28]
  if(i2cHandle->Instance==I2C1)
 8002544:	6802      	ldr	r2, [r0, #0]
 8002546:	4b17      	ldr	r3, [pc, #92]	; (80025a4 <HAL_I2C_MspInit+0x70>)
 8002548:	429a      	cmp	r2, r3
 800254a:	d001      	beq.n	8002550 <HAL_I2C_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800254c:	b008      	add	sp, #32
 800254e:	bd10      	pop	{r4, pc}
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002550:	f04f 44b0 	mov.w	r4, #1476395008	; 0x58000000
 8002554:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002556:	f043 0301 	orr.w	r3, r3, #1
 800255a:	64e3      	str	r3, [r4, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800255c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800255e:	f003 0301 	and.w	r3, r3, #1
 8002562:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 8002564:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002566:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800256a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800256c:	2312      	movs	r3, #18
 800256e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002570:	2304      	movs	r3, #4
 8002572:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002574:	a903      	add	r1, sp, #12
 8002576:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800257a:	f001 fe8b 	bl	8004294 <HAL_GPIO_Init>
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800257e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002580:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002584:	65a3      	str	r3, [r4, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002586:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002588:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800258c:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 800258e:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8002590:	2200      	movs	r2, #0
 8002592:	2105      	movs	r1, #5
 8002594:	201e      	movs	r0, #30
 8002596:	f001 fc0f 	bl	8003db8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800259a:	201e      	movs	r0, #30
 800259c:	f001 fc40 	bl	8003e20 <HAL_NVIC_EnableIRQ>
}
 80025a0:	e7d4      	b.n	800254c <HAL_I2C_MspInit+0x18>
 80025a2:	bf00      	nop
 80025a4:	40005400 	.word	0x40005400

080025a8 <InertialSensingTask>:
uint32_t enableActivities = 0x1F; //Enable all 9 possible activities including Unknown
uint8_t inertialEnabled = 0;

struct inertialData inertialPacket;

void InertialSensingTask(void *argument){
 80025a8:	b510      	push	{r4, lr}
	inertialEnabled = 1;
 80025aa:	4b31      	ldr	r3, [pc, #196]	; (8002670 <InertialSensingTask+0xc8>)
 80025ac:	2201      	movs	r2, #1
 80025ae:	701a      	strb	r2, [r3, #0]
	IMU_begin(BNO080_ADDRESS, IMU_INT_Pin, IMU_INT_GPIO_Port);
 80025b0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80025b4:	2120      	movs	r1, #32
 80025b6:	204a      	movs	r0, #74	; 0x4a
 80025b8:	f7ff fa10 	bl	80019dc <IMU_begin>
	  uint32_t evt = 0;

	  while(1){

		  	/********* WAIT FOR START CONDITION FROM MASTER THREAD ************************/
			osThreadFlagsWait (0x00000001U, osFlagsWaitAny, osWaitForever);
 80025bc:	f04f 32ff 	mov.w	r2, #4294967295
 80025c0:	2100      	movs	r1, #0
 80025c2:	2001      	movs	r0, #1
 80025c4:	f006 faa0 	bl	8008b08 <osThreadFlagsWait>
		  	//evt = 0x00000001U;
		    // if signal was received successfully, start blink task


//			// configure IMU
			osDelay(500);
 80025c8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80025cc:	f006 fb02 	bl	8008bd4 <osDelay>
			IMU_enableRotationVector(ROT_VEC_PERIOD);
 80025d0:	2064      	movs	r0, #100	; 0x64
 80025d2:	f7ff fa62 	bl	8001a9a <IMU_enableRotationVector>
			osDelay(100);
 80025d6:	2064      	movs	r0, #100	; 0x64
 80025d8:	f006 fafc 	bl	8008bd4 <osDelay>
			IMU_enableActivityClassifier(ACT_CLASS_PERIOD , enableActivities, activityClasses);
 80025dc:	4a25      	ldr	r2, [pc, #148]	; (8002674 <InertialSensingTask+0xcc>)
 80025de:	4b26      	ldr	r3, [pc, #152]	; (8002678 <InertialSensingTask+0xd0>)
 80025e0:	6819      	ldr	r1, [r3, #0]
 80025e2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80025e6:	f7ff fa47 	bl	8001a78 <IMU_enableActivityClassifier>
//				 give IMU some time to get setup
			//osDelay(5);
//				uint8_t temp = 0;

			// give some time for things to buffer
			osDelay(400);
 80025ea:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80025ee:	f006 faf1 	bl	8008bd4 <osDelay>
//						temp++;
//					}else{
//
//					}
				// grab packets
				osDelay(100);
 80025f2:	2064      	movs	r0, #100	; 0x64
 80025f4:	f006 faee 	bl	8008bd4 <osDelay>
				osMessageQueueGet(rotationSampleQueueHandle, &inertialPacket.rotationMatrix, 0U, osWaitForever);
 80025f8:	4c20      	ldr	r4, [pc, #128]	; (800267c <InertialSensingTask+0xd4>)
 80025fa:	f04f 33ff 	mov.w	r3, #4294967295
 80025fe:	2200      	movs	r2, #0
 8002600:	4621      	mov	r1, r4
 8002602:	481f      	ldr	r0, [pc, #124]	; (8002680 <InertialSensingTask+0xd8>)
 8002604:	6800      	ldr	r0, [r0, #0]
 8002606:	f006 fd83 	bl	8009110 <osMessageQueueGet>
				osMessageQueueGet(activitySampleQueueHandle, &inertialPacket.activity, 0U, 0);
 800260a:	2300      	movs	r3, #0
 800260c:	461a      	mov	r2, r3
 800260e:	f104 0118 	add.w	r1, r4, #24
 8002612:	481c      	ldr	r0, [pc, #112]	; (8002684 <InertialSensingTask+0xdc>)
 8002614:	6800      	ldr	r0, [r0, #0]
 8002616:	f006 fd7b 	bl	8009110 <osMessageQueueGet>
				inertialPacket.step.tick_ms += 1;
 800261a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800261c:	3301      	adds	r3, #1
 800261e:	6363      	str	r3, [r4, #52]	; 0x34
				osMessageQueuePut(inertialSensingQueueHandle, &inertialPacket, 0U, 0);
 8002620:	2300      	movs	r3, #0
 8002622:	461a      	mov	r2, r3
 8002624:	4621      	mov	r1, r4
 8002626:	4818      	ldr	r0, [pc, #96]	; (8002688 <InertialSensingTask+0xe0>)
 8002628:	6800      	ldr	r0, [r0, #0]
 800262a:	f006 fd1f 	bl	800906c <osMessageQueuePut>
//					osMessageQueueGet(stepSampleQueueHandle, &inertialPacket.stability, 0U, WAIT_TOLERANCE);
//					osMessageQueueGet(stabilitySampleQueueHandle, &inertialPacket.step, 0U, WAIT_TOLERANCE);


				// check for break condition
				evt = osThreadFlagsWait (0x00000002U, osFlagsWaitAny, 0);
 800262e:	2200      	movs	r2, #0
 8002630:	4611      	mov	r1, r2
 8002632:	2002      	movs	r0, #2
 8002634:	f006 fa68 	bl	8008b08 <osThreadFlagsWait>

				// stop timer and put thread in idle if signal was reset
				if( (evt & 0x00000002U) == 0x00000002U){
 8002638:	f010 0f02 	tst.w	r0, #2
 800263c:	d0d9      	beq.n	80025f2 <InertialSensingTask+0x4a>

					// reset IMU
					IMU_softReset();
 800263e:	f7ff f9b5 	bl	80019ac <IMU_softReset>

					// give some time to ensure no interrupts are handled
					osDelay(500);
 8002642:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002646:	f006 fac5 	bl	8008bd4 <osDelay>

					inertialEnabled = 0;
 800264a:	4b09      	ldr	r3, [pc, #36]	; (8002670 <InertialSensingTask+0xc8>)
 800264c:	2200      	movs	r2, #0
 800264e:	701a      	strb	r2, [r3, #0]

					// empty queues
					osMessageQueueReset(inertialSensingQueueHandle);
 8002650:	4b0d      	ldr	r3, [pc, #52]	; (8002688 <InertialSensingTask+0xe0>)
 8002652:	6818      	ldr	r0, [r3, #0]
 8002654:	f006 fdae 	bl	80091b4 <osMessageQueueReset>
					osMessageQueueReset(activitySampleQueueHandle);
 8002658:	4b0a      	ldr	r3, [pc, #40]	; (8002684 <InertialSensingTask+0xdc>)
 800265a:	6818      	ldr	r0, [r3, #0]
 800265c:	f006 fdaa 	bl	80091b4 <osMessageQueueReset>
					osMessageQueueReset(rotationSampleQueueHandle);
 8002660:	4b07      	ldr	r3, [pc, #28]	; (8002680 <InertialSensingTask+0xd8>)
 8002662:	6818      	ldr	r0, [r3, #0]
 8002664:	f006 fda6 	bl	80091b4 <osMessageQueueReset>
//					osMessageQueueReset(stepSampleQueueHandle);
//					osMessageQueueReset(stabilitySampleQueueHandle);

					// clear any flags
					osThreadFlagsClear(0x0000000EU);
 8002668:	200e      	movs	r0, #14
 800266a:	f006 fa0f 	bl	8008a8c <osThreadFlagsClear>
			osThreadFlagsWait (0x00000001U, osFlagsWaitAny, osWaitForever);
 800266e:	e7a5      	b.n	80025bc <InertialSensingTask+0x14>
 8002670:	20000a24 	.word	0x20000a24
 8002674:	20004ddc 	.word	0x20004ddc
 8002678:	20000008 	.word	0x20000008
 800267c:	20004d90 	.word	0x20004d90
 8002680:	20004b98 	.word	0x20004b98
 8002684:	20004ab4 	.word	0x20004ab4
 8002688:	20004ac4 	.word	0x20004ac4

0800268c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
    // if interrupt is triggered, sample!
	// todo: only do when inertial measurements are enabled?
	if((GPIO_Pin == IMU_INT_Pin) && (inertialEnabled == 1)){
 800268c:	2820      	cmp	r0, #32
 800268e:	d000      	beq.n	8002692 <HAL_GPIO_EXTI_Callback+0x6>
 8002690:	4770      	bx	lr
{
 8002692:	b508      	push	{r3, lr}
	if((GPIO_Pin == IMU_INT_Pin) && (inertialEnabled == 1)){
 8002694:	4b03      	ldr	r3, [pc, #12]	; (80026a4 <HAL_GPIO_EXTI_Callback+0x18>)
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	2b01      	cmp	r3, #1
 800269a:	d000      	beq.n	800269e <HAL_GPIO_EXTI_Callback+0x12>
		IMU_dataAvailable();
	}
}
 800269c:	bd08      	pop	{r3, pc}
		IMU_dataAvailable();
 800269e:	f7ff f915 	bl	80018cc <IMU_dataAvailable>
}
 80026a2:	e7fb      	b.n	800269c <HAL_GPIO_EXTI_Callback+0x10>
 80026a4:	20000a24 	.word	0x20000a24

080026a8 <InterProcessorTask>:
extern struct LogMessage togLogMessageReceived;
static const struct LogMessage nullMessage = {0};

struct LogMessage commandToSend;

void InterProcessorTask(void *argument){
 80026a8:	b570      	push	{r4, r5, r6, lr}
 80026aa:	b082      	sub	sp, #8
	uint32_t evt = 0;

	// ensure secondary processor is not active, trying to send data
	// 		note: this should only happen when debugging and resetting the main processor while secondary is logging
	osSemaphoreAcquire(messageI2C_LockSem, osWaitForever);
 80026ac:	f04f 31ff 	mov.w	r1, #4294967295
 80026b0:	4b53      	ldr	r3, [pc, #332]	; (8002800 <InterProcessorTask+0x158>)
 80026b2:	6818      	ldr	r0, [r3, #0]
 80026b4:	f006 fbf8 	bl	8008ea8 <osSemaphoreAcquire>
	while(HAL_I2C_Master_Transmit(&hi2c1, SECONDARY_MCU_ADDRESS << 1, (uint8_t *) &nullMessage, sizeof(togLogMessageReceived), 100) != HAL_OK);
 80026b8:	2364      	movs	r3, #100	; 0x64
 80026ba:	9300      	str	r3, [sp, #0]
 80026bc:	2306      	movs	r3, #6
 80026be:	4a51      	ldr	r2, [pc, #324]	; (8002804 <InterProcessorTask+0x15c>)
 80026c0:	21e6      	movs	r1, #230	; 0xe6
 80026c2:	4851      	ldr	r0, [pc, #324]	; (8002808 <InterProcessorTask+0x160>)
 80026c4:	f002 f92a 	bl	800491c <HAL_I2C_Master_Transmit>
 80026c8:	2800      	cmp	r0, #0
 80026ca:	d1f5      	bne.n	80026b8 <InterProcessorTask+0x10>
	osSemaphoreRelease(messageI2C_LockSem);
 80026cc:	4b4c      	ldr	r3, [pc, #304]	; (8002800 <InterProcessorTask+0x158>)
 80026ce:	6818      	ldr	r0, [r3, #0]
 80026d0:	f006 fc2e 	bl	8008f30 <osSemaphoreRelease>
 80026d4:	e06d      	b.n	80027b2 <InterProcessorTask+0x10a>
					parsedPacket.tick_ms = receivedPacket.tick_ms;
					parsedPacket.epoch = receivedPacket.epoch;

					for(int i = 0; i < 5; i++)
					{
						memcpy(&parsedPacket.temple, &receivedPacket.temp.temple[i], sizeof(struct thermopileData));
 80026d6:	4a4d      	ldr	r2, [pc, #308]	; (800280c <InterProcessorTask+0x164>)
 80026d8:	eb02 01c4 	add.w	r1, r2, r4, lsl #3
 80026dc:	4e4c      	ldr	r6, [pc, #304]	; (8002810 <InterProcessorTask+0x168>)
 80026de:	4633      	mov	r3, r6
 80026e0:	6808      	ldr	r0, [r1, #0]
 80026e2:	6849      	ldr	r1, [r1, #4]
 80026e4:	c303      	stmia	r3!, {r0, r1}
						memcpy(&parsedPacket.nose, &receivedPacket.temp.nose[i], sizeof(struct thermopileData));
 80026e6:	1d61      	adds	r1, r4, #5
 80026e8:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80026ec:	6810      	ldr	r0, [r2, #0]
 80026ee:	6851      	ldr	r1, [r2, #4]
 80026f0:	c303      	stmia	r3!, {r0, r1}

						// pass to master thread to handle
						osMessageQueuePut(interProcessorMsgQueueHandle, (void *) &parsedPacket, 0U, 0);
 80026f2:	2300      	movs	r3, #0
 80026f4:	461a      	mov	r2, r3
 80026f6:	4631      	mov	r1, r6
 80026f8:	4846      	ldr	r0, [pc, #280]	; (8002814 <InterProcessorTask+0x16c>)
 80026fa:	6800      	ldr	r0, [r0, #0]
 80026fc:	f006 fcb6 	bl	800906c <osMessageQueuePut>
					for(int i = 0; i < 5; i++)
 8002700:	3401      	adds	r4, #1
 8002702:	2c04      	cmp	r4, #4
 8002704:	dde7      	ble.n	80026d6 <InterProcessorTask+0x2e>

					}
				}

				// stop thread and clear queues
				if( (evt & 0x00000002U) == 0x00000002U){
 8002706:	f015 0f02 	tst.w	r5, #2
 800270a:	d13a      	bne.n	8002782 <InterProcessorTask+0xda>
				evt = osThreadFlagsWait (0x00000006U, osFlagsWaitAny, osWaitForever);
 800270c:	f04f 32ff 	mov.w	r2, #4294967295
 8002710:	2100      	movs	r1, #0
 8002712:	2006      	movs	r0, #6
 8002714:	f006 f9f8 	bl	8008b08 <osThreadFlagsWait>
 8002718:	4605      	mov	r5, r0
 				if( (evt & 0x00000004U) == 0x00000004U){
 800271a:	f010 0f04 	tst.w	r0, #4
 800271e:	d0f2      	beq.n	8002706 <InterProcessorTask+0x5e>
 					osSemaphoreAcquire(messageI2C_LockSem, osWaitForever);
 8002720:	f04f 31ff 	mov.w	r1, #4294967295
 8002724:	4b36      	ldr	r3, [pc, #216]	; (8002800 <InterProcessorTask+0x158>)
 8002726:	6818      	ldr	r0, [r3, #0]
 8002728:	f006 fbbe 	bl	8008ea8 <osSemaphoreAcquire>
 					while(HAL_I2C_Master_Transmit(&hi2c1, SECONDARY_MCU_ADDRESS << 1, (uint8_t *) &commandToSend, sizeof(struct LogMessage), 100) != HAL_OK){
 800272c:	2364      	movs	r3, #100	; 0x64
 800272e:	9300      	str	r3, [sp, #0]
 8002730:	2306      	movs	r3, #6
 8002732:	4a39      	ldr	r2, [pc, #228]	; (8002818 <InterProcessorTask+0x170>)
 8002734:	21e6      	movs	r1, #230	; 0xe6
 8002736:	4834      	ldr	r0, [pc, #208]	; (8002808 <InterProcessorTask+0x160>)
 8002738:	f002 f8f0 	bl	800491c <HAL_I2C_Master_Transmit>
 800273c:	2800      	cmp	r0, #0
 800273e:	d1f5      	bne.n	800272c <InterProcessorTask+0x84>
 					osThreadFlagsClear(0x00000008U);
 8002740:	2008      	movs	r0, #8
 8002742:	f006 f9a3 	bl	8008a8c <osThreadFlagsClear>
 					while(HAL_I2C_Master_Receive_IT(&hi2c1, SECONDARY_MCU_ADDRESS << 1, (uint8_t *) &receivedPacket, sizeof(struct secondaryProcessorData)) != HAL_OK){
 8002746:	2358      	movs	r3, #88	; 0x58
 8002748:	4a30      	ldr	r2, [pc, #192]	; (800280c <InterProcessorTask+0x164>)
 800274a:	21e6      	movs	r1, #230	; 0xe6
 800274c:	482e      	ldr	r0, [pc, #184]	; (8002808 <InterProcessorTask+0x160>)
 800274e:	f002 fa61 	bl	8004c14 <HAL_I2C_Master_Receive_IT>
 8002752:	2800      	cmp	r0, #0
 8002754:	d1f7      	bne.n	8002746 <InterProcessorTask+0x9e>
					evt = osThreadFlagsWait(0x0000000AU, osFlagsWaitAny, osWaitForever);
 8002756:	f04f 32ff 	mov.w	r2, #4294967295
 800275a:	2100      	movs	r1, #0
 800275c:	200a      	movs	r0, #10
 800275e:	f006 f9d3 	bl	8008b08 <osThreadFlagsWait>
 8002762:	4605      	mov	r5, r0
					osSemaphoreRelease(messageI2C_LockSem);
 8002764:	4b26      	ldr	r3, [pc, #152]	; (8002800 <InterProcessorTask+0x158>)
 8002766:	6818      	ldr	r0, [r3, #0]
 8002768:	f006 fbe2 	bl	8008f30 <osSemaphoreRelease>
					if( (evt & 0x00000002U) == 0x00000002U ) break;
 800276c:	f015 0f02 	tst.w	r5, #2
 8002770:	d11f      	bne.n	80027b2 <InterProcessorTask+0x10a>
					parsedPacket.tick_ms = receivedPacket.tick_ms;
 8002772:	4a26      	ldr	r2, [pc, #152]	; (800280c <InterProcessorTask+0x164>)
 8002774:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8002776:	4b26      	ldr	r3, [pc, #152]	; (8002810 <InterProcessorTask+0x168>)
 8002778:	6119      	str	r1, [r3, #16]
					parsedPacket.epoch = receivedPacket.epoch;
 800277a:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800277c:	615a      	str	r2, [r3, #20]
					for(int i = 0; i < 5; i++)
 800277e:	2400      	movs	r4, #0
 8002780:	e7bf      	b.n	8002702 <InterProcessorTask+0x5a>

					/// clear transmission flag
// 					osThreadFlagsClear(0x00000010U);
					// tell secondary processor to stop logging (in blocking mode)
					osSemaphoreAcquire(messageI2C_LockSem, osWaitForever);
 8002782:	f04f 31ff 	mov.w	r1, #4294967295
 8002786:	4b1e      	ldr	r3, [pc, #120]	; (8002800 <InterProcessorTask+0x158>)
 8002788:	6818      	ldr	r0, [r3, #0]
 800278a:	f006 fb8d 	bl	8008ea8 <osSemaphoreAcquire>
					while(HAL_I2C_Master_Transmit(&hi2c1, SECONDARY_MCU_ADDRESS << 1, (uint8_t *) &nullMessage, sizeof(togLogMessageReceived), 100) != HAL_OK);
 800278e:	2364      	movs	r3, #100	; 0x64
 8002790:	9300      	str	r3, [sp, #0]
 8002792:	2306      	movs	r3, #6
 8002794:	4a1b      	ldr	r2, [pc, #108]	; (8002804 <InterProcessorTask+0x15c>)
 8002796:	21e6      	movs	r1, #230	; 0xe6
 8002798:	481b      	ldr	r0, [pc, #108]	; (8002808 <InterProcessorTask+0x160>)
 800279a:	f002 f8bf 	bl	800491c <HAL_I2C_Master_Transmit>
 800279e:	2800      	cmp	r0, #0
 80027a0:	d1f5      	bne.n	800278e <InterProcessorTask+0xe6>
					osSemaphoreRelease(messageI2C_LockSem);
 80027a2:	4b17      	ldr	r3, [pc, #92]	; (8002800 <InterProcessorTask+0x158>)
 80027a4:	6818      	ldr	r0, [r3, #0]
 80027a6:	f006 fbc3 	bl	8008f30 <osSemaphoreRelease>
					// wait until transmit is complete
//					evt = osThreadFlagsWait(0x00000010U, osFlagsWaitAny, osWaitForever);

					// empty queue
					osMessageQueueReset(interProcessorMsgQueueHandle);
 80027aa:	4b1a      	ldr	r3, [pc, #104]	; (8002814 <InterProcessorTask+0x16c>)
 80027ac:	6818      	ldr	r0, [r3, #0]
 80027ae:	f006 fd01 	bl	80091b4 <osMessageQueueReset>
		evt = osThreadFlagsWait (0x00000001U, osFlagsWaitAny, osWaitForever);
 80027b2:	f04f 32ff 	mov.w	r2, #4294967295
 80027b6:	2100      	movs	r1, #0
 80027b8:	2001      	movs	r0, #1
 80027ba:	f006 f9a5 	bl	8008b08 <osThreadFlagsWait>
		if ( (evt & 0x00000001U) == 0x00000001U)  {
 80027be:	f010 0f01 	tst.w	r0, #1
 80027c2:	d0f6      	beq.n	80027b2 <InterProcessorTask+0x10a>
			memcpy(&commandToSend, &togLogMessageReceived, sizeof(struct LogMessage));
 80027c4:	4b14      	ldr	r3, [pc, #80]	; (8002818 <InterProcessorTask+0x170>)
 80027c6:	4a15      	ldr	r2, [pc, #84]	; (800281c <InterProcessorTask+0x174>)
 80027c8:	6811      	ldr	r1, [r2, #0]
 80027ca:	6019      	str	r1, [r3, #0]
 80027cc:	8892      	ldrh	r2, [r2, #4]
 80027ce:	809a      	strh	r2, [r3, #4]
			osSemaphoreAcquire(messageI2C_LockSem, osWaitForever);
 80027d0:	f04f 31ff 	mov.w	r1, #4294967295
 80027d4:	4b0a      	ldr	r3, [pc, #40]	; (8002800 <InterProcessorTask+0x158>)
 80027d6:	6818      	ldr	r0, [r3, #0]
 80027d8:	f006 fb66 	bl	8008ea8 <osSemaphoreAcquire>
			while(HAL_I2C_Master_Transmit(&hi2c1, SECONDARY_MCU_ADDRESS << 1, (uint8_t *) &commandToSend, sizeof(togLogMessageReceived), 100) != HAL_OK);
 80027dc:	2364      	movs	r3, #100	; 0x64
 80027de:	9300      	str	r3, [sp, #0]
 80027e0:	2306      	movs	r3, #6
 80027e2:	4a0d      	ldr	r2, [pc, #52]	; (8002818 <InterProcessorTask+0x170>)
 80027e4:	21e6      	movs	r1, #230	; 0xe6
 80027e6:	4808      	ldr	r0, [pc, #32]	; (8002808 <InterProcessorTask+0x160>)
 80027e8:	f002 f898 	bl	800491c <HAL_I2C_Master_Transmit>
 80027ec:	2800      	cmp	r0, #0
 80027ee:	d1f5      	bne.n	80027dc <InterProcessorTask+0x134>
			osDelay(100);
 80027f0:	2064      	movs	r0, #100	; 0x64
 80027f2:	f006 f9ef 	bl	8008bd4 <osDelay>
			osSemaphoreRelease(messageI2C_LockSem);
 80027f6:	4b02      	ldr	r3, [pc, #8]	; (8002800 <InterProcessorTask+0x158>)
 80027f8:	6818      	ldr	r0, [r3, #0]
 80027fa:	f006 fb99 	bl	8008f30 <osSemaphoreRelease>
 80027fe:	e785      	b.n	800270c <InterProcessorTask+0x64>
 8002800:	20004bac 	.word	0x20004bac
 8002804:	0800e534 	.word	0x0800e534
 8002808:	20004d3c 	.word	0x20004d3c
 800280c:	20004de8 	.word	0x20004de8
 8002810:	20004e48 	.word	0x20004e48
 8002814:	20004ac8 	.word	0x20004ac8
 8002818:	20004e40 	.word	0x20004e40
 800281c:	20004aac 	.word	0x20004aac

08002820 <HAL_I2C_MasterTxCpltCallback>:
//	osThreadFlagsSet(interProcessorTaskHandle, 0x00000008U);
//}

volatile uint8_t test_1 = 0;
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *I2cHandle)
{
 8002820:	b508      	push	{r3, lr}
	// notify sending thread that message has been sent
//	osThreadFlagsSet(sendMsgToMainTaskHandle, 0x00000001U);
	osThreadFlagsSet(interProcessorTaskHandle, 0x00000010U);
 8002822:	2110      	movs	r1, #16
 8002824:	4b03      	ldr	r3, [pc, #12]	; (8002834 <HAL_I2C_MasterTxCpltCallback+0x14>)
 8002826:	6818      	ldr	r0, [r3, #0]
 8002828:	f006 f8e8 	bl	80089fc <osThreadFlagsSet>
	test_1 = 1;
 800282c:	4b02      	ldr	r3, [pc, #8]	; (8002838 <HAL_I2C_MasterTxCpltCallback+0x18>)
 800282e:	2201      	movs	r2, #1
 8002830:	701a      	strb	r2, [r3, #0]
}
 8002832:	bd08      	pop	{r3, pc}
 8002834:	20004acc 	.word	0x20004acc
 8002838:	20000a25 	.word	0x20000a25

0800283c <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *I2cHandle)
{
 800283c:	b508      	push	{r3, lr}
	// notify receiving thread that a message has been received
	osThreadFlagsSet(interProcessorTaskHandle, 0x00000008U);
 800283e:	2108      	movs	r1, #8
 8002840:	4b02      	ldr	r3, [pc, #8]	; (800284c <HAL_I2C_MasterRxCpltCallback+0x10>)
 8002842:	6818      	ldr	r0, [r3, #0]
 8002844:	f006 f8da 	bl	80089fc <osThreadFlagsSet>
}
 8002848:	bd08      	pop	{r3, pc}
 800284a:	bf00      	nop
 800284c:	20004acc 	.word	0x20004acc

08002850 <setup_LP5523>:
{
   uint8_t current[9];
   uint8_t intensity[9];
};

void setup_LP5523(uint8_t ADDR){
 8002850:	b530      	push	{r4, r5, lr}
 8002852:	b08b      	sub	sp, #44	; 0x2c
	uint8_t deviceAddress = ADDR << 1;
 8002854:	0040      	lsls	r0, r0, #1
 8002856:	b2c5      	uxtb	r5, r0
	uint8_t led_PWM[9] = {0};
 8002858:	2300      	movs	r3, #0
 800285a:	9307      	str	r3, [sp, #28]
 800285c:	9308      	str	r3, [sp, #32]
 800285e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
	uint8_t packet;

	// enable chip
	osSemaphoreAcquire(messageI2C_LockSem, osWaitForever);
 8002862:	f04f 31ff 	mov.w	r1, #4294967295
 8002866:	4b38      	ldr	r3, [pc, #224]	; (8002948 <setup_LP5523+0xf8>)
 8002868:	6818      	ldr	r0, [r3, #0]
 800286a:	f006 fb1d 	bl	8008ea8 <osSemaphoreAcquire>
	packet = LP5525_CHIP_EN;
 800286e:	2340      	movs	r3, #64	; 0x40
 8002870:	f88d 301b 	strb.w	r3, [sp, #27]
	while(HAL_I2C_Mem_Write(I2C_HANDLE_TYPEDEF, deviceAddress, LIS3DH_EN_CNTRL1_REG, 1, &packet, 1, I2C_TIMEOUT) != HAL_OK);
 8002874:	b2ac      	uxth	r4, r5
 8002876:	f04f 33ff 	mov.w	r3, #4294967295
 800287a:	9302      	str	r3, [sp, #8]
 800287c:	2301      	movs	r3, #1
 800287e:	9301      	str	r3, [sp, #4]
 8002880:	f10d 021b 	add.w	r2, sp, #27
 8002884:	9200      	str	r2, [sp, #0]
 8002886:	2200      	movs	r2, #0
 8002888:	4621      	mov	r1, r4
 800288a:	4830      	ldr	r0, [pc, #192]	; (800294c <setup_LP5523+0xfc>)
 800288c:	f002 fa0e 	bl	8004cac <HAL_I2C_Mem_Write>
 8002890:	2800      	cmp	r0, #0
 8002892:	d1ef      	bne.n	8002874 <setup_LP5523+0x24>

	// put charge-pump in auto-mode, serial auto increment, internal clock
	packet = CP_MODE_AUTO | EN_AUTO_INC | INT_CLK_EN;
 8002894:	234f      	movs	r3, #79	; 0x4f
 8002896:	f88d 301b 	strb.w	r3, [sp, #27]
	while(HAL_I2C_Mem_Write(I2C_HANDLE_TYPEDEF, deviceAddress, LIS3DH_MISC_REG, 1, &packet, 1, I2C_TIMEOUT) != HAL_OK);
 800289a:	f04f 33ff 	mov.w	r3, #4294967295
 800289e:	9302      	str	r3, [sp, #8]
 80028a0:	2301      	movs	r3, #1
 80028a2:	9301      	str	r3, [sp, #4]
 80028a4:	f10d 021b 	add.w	r2, sp, #27
 80028a8:	9200      	str	r2, [sp, #0]
 80028aa:	2236      	movs	r2, #54	; 0x36
 80028ac:	4621      	mov	r1, r4
 80028ae:	4827      	ldr	r0, [pc, #156]	; (800294c <setup_LP5523+0xfc>)
 80028b0:	f002 f9fc 	bl	8004cac <HAL_I2C_Mem_Write>
 80028b4:	2800      	cmp	r0, #0
 80028b6:	d1f0      	bne.n	800289a <setup_LP5523+0x4a>

	// set PWM level (0 to 255)
	while(HAL_I2C_Mem_Write(I2C_HANDLE_TYPEDEF, deviceAddress, LIS3DH_D1_PWM_REG, 1, led_PWM, 9, I2C_TIMEOUT) != HAL_OK);
 80028b8:	f04f 33ff 	mov.w	r3, #4294967295
 80028bc:	9302      	str	r3, [sp, #8]
 80028be:	2309      	movs	r3, #9
 80028c0:	9301      	str	r3, [sp, #4]
 80028c2:	ab07      	add	r3, sp, #28
 80028c4:	9300      	str	r3, [sp, #0]
 80028c6:	2301      	movs	r3, #1
 80028c8:	2216      	movs	r2, #22
 80028ca:	4621      	mov	r1, r4
 80028cc:	481f      	ldr	r0, [pc, #124]	; (800294c <setup_LP5523+0xfc>)
 80028ce:	f002 f9ed 	bl	8004cac <HAL_I2C_Mem_Write>
 80028d2:	2800      	cmp	r0, #0
 80028d4:	d1f0      	bne.n	80028b8 <setup_LP5523+0x68>

	// set current control (0 to 25.5 mA) - step size is 100uA
	while(HAL_I2C_Mem_Write(I2C_HANDLE_TYPEDEF, deviceAddress, LIS3DH_D1_CURRENT_CTRL_REG, 1, led_current, 9, I2C_TIMEOUT) != HAL_OK);
 80028d6:	f04f 33ff 	mov.w	r3, #4294967295
 80028da:	9302      	str	r3, [sp, #8]
 80028dc:	2309      	movs	r3, #9
 80028de:	9301      	str	r3, [sp, #4]
 80028e0:	4b1b      	ldr	r3, [pc, #108]	; (8002950 <setup_LP5523+0x100>)
 80028e2:	9300      	str	r3, [sp, #0]
 80028e4:	2301      	movs	r3, #1
 80028e6:	2226      	movs	r2, #38	; 0x26
 80028e8:	4621      	mov	r1, r4
 80028ea:	4818      	ldr	r0, [pc, #96]	; (800294c <setup_LP5523+0xfc>)
 80028ec:	f002 f9de 	bl	8004cac <HAL_I2C_Mem_Write>
 80028f0:	2800      	cmp	r0, #0
 80028f2:	d1f0      	bne.n	80028d6 <setup_LP5523+0x86>

	// enable logarithmic dimming
	packet = LOG_EN;
 80028f4:	2320      	movs	r3, #32
 80028f6:	f88d 301b 	strb.w	r3, [sp, #27]
	uint8_t packet_array[9] = {packet,packet,packet,packet,packet,packet,packet,packet,packet};
 80028fa:	f88d 3010 	strb.w	r3, [sp, #16]
 80028fe:	f88d 3011 	strb.w	r3, [sp, #17]
 8002902:	f88d 3012 	strb.w	r3, [sp, #18]
 8002906:	f88d 3013 	strb.w	r3, [sp, #19]
 800290a:	f88d 3014 	strb.w	r3, [sp, #20]
 800290e:	f88d 3015 	strb.w	r3, [sp, #21]
 8002912:	f88d 3016 	strb.w	r3, [sp, #22]
 8002916:	f88d 3017 	strb.w	r3, [sp, #23]
 800291a:	f88d 3018 	strb.w	r3, [sp, #24]
	while(HAL_I2C_Mem_Write(I2C_HANDLE_TYPEDEF, deviceAddress, LIS3DH_D1_CNTRL_REG, 1, packet_array, 9, I2C_TIMEOUT) != HAL_OK);
 800291e:	f04f 33ff 	mov.w	r3, #4294967295
 8002922:	9302      	str	r3, [sp, #8]
 8002924:	2309      	movs	r3, #9
 8002926:	9301      	str	r3, [sp, #4]
 8002928:	ab04      	add	r3, sp, #16
 800292a:	9300      	str	r3, [sp, #0]
 800292c:	2301      	movs	r3, #1
 800292e:	2206      	movs	r2, #6
 8002930:	4621      	mov	r1, r4
 8002932:	4806      	ldr	r0, [pc, #24]	; (800294c <setup_LP5523+0xfc>)
 8002934:	f002 f9ba 	bl	8004cac <HAL_I2C_Mem_Write>
 8002938:	2800      	cmp	r0, #0
 800293a:	d1f0      	bne.n	800291e <setup_LP5523+0xce>
	osSemaphoreRelease(messageI2C_LockSem);
 800293c:	4b02      	ldr	r3, [pc, #8]	; (8002948 <setup_LP5523+0xf8>)
 800293e:	6818      	ldr	r0, [r3, #0]
 8002940:	f006 faf6 	bl	8008f30 <osSemaphoreRelease>
}
 8002944:	b00b      	add	sp, #44	; 0x2c
 8002946:	bd30      	pop	{r4, r5, pc}
 8002948:	20004bac 	.word	0x20004bac
 800294c:	20004d3c 	.word	0x20004d3c
 8002950:	2000000c 	.word	0x2000000c

08002954 <FrontLightsSet>:
//
//
//  return true;
//}

void FrontLightsSet(union ColorComplex *setColors){
 8002954:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002958:	b085      	sub	sp, #20
 800295a:	4603      	mov	r3, r0
	memcpy(led_left_PWM, setColors, 9);
 800295c:	4f1a      	ldr	r7, [pc, #104]	; (80029c8 <FrontLightsSet+0x74>)
 800295e:	463a      	mov	r2, r7
 8002960:	6800      	ldr	r0, [r0, #0]
 8002962:	6859      	ldr	r1, [r3, #4]
 8002964:	c203      	stmia	r2!, {r0, r1}
 8002966:	7a19      	ldrb	r1, [r3, #8]
 8002968:	7011      	strb	r1, [r2, #0]
	memcpy(led_right_PWM, &(setColors->color[9]), 9);
 800296a:	4e18      	ldr	r6, [pc, #96]	; (80029cc <FrontLightsSet+0x78>)
 800296c:	4632      	mov	r2, r6
 800296e:	f853 0f09 	ldr.w	r0, [r3, #9]!
 8002972:	6859      	ldr	r1, [r3, #4]
 8002974:	c203      	stmia	r2!, {r0, r1}
 8002976:	7a1b      	ldrb	r3, [r3, #8]
 8002978:	7013      	strb	r3, [r2, #0]
#ifndef DONGLE_CODE
	osSemaphoreAcquire(messageI2C_LockSem, osWaitForever);
 800297a:	4c15      	ldr	r4, [pc, #84]	; (80029d0 <FrontLightsSet+0x7c>)
 800297c:	f04f 31ff 	mov.w	r1, #4294967295
 8002980:	6820      	ldr	r0, [r4, #0]
 8002982:	f006 fa91 	bl	8008ea8 <osSemaphoreAcquire>
	HAL_I2C_Mem_Write(I2C_HANDLE_TYPEDEF, LIS3DH_LEFT_ADDRESS << 1, LIS3DH_D1_PWM_REG, 1, led_left_PWM, 9, I2C_TIMEOUT);
 8002986:	4d13      	ldr	r5, [pc, #76]	; (80029d4 <FrontLightsSet+0x80>)
 8002988:	f04f 39ff 	mov.w	r9, #4294967295
 800298c:	f8cd 9008 	str.w	r9, [sp, #8]
 8002990:	f04f 0809 	mov.w	r8, #9
 8002994:	f8cd 8004 	str.w	r8, [sp, #4]
 8002998:	9700      	str	r7, [sp, #0]
 800299a:	2301      	movs	r3, #1
 800299c:	2216      	movs	r2, #22
 800299e:	2168      	movs	r1, #104	; 0x68
 80029a0:	4628      	mov	r0, r5
 80029a2:	f002 f983 	bl	8004cac <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(I2C_HANDLE_TYPEDEF, LIS3DH_RIGHT_ADDRESS << 1, LIS3DH_D1_PWM_REG, 1, led_right_PWM, 9, I2C_TIMEOUT);
 80029a6:	f8cd 9008 	str.w	r9, [sp, #8]
 80029aa:	f8cd 8004 	str.w	r8, [sp, #4]
 80029ae:	9600      	str	r6, [sp, #0]
 80029b0:	2301      	movs	r3, #1
 80029b2:	2216      	movs	r2, #22
 80029b4:	216a      	movs	r1, #106	; 0x6a
 80029b6:	4628      	mov	r0, r5
 80029b8:	f002 f978 	bl	8004cac <HAL_I2C_Mem_Write>
	osSemaphoreRelease(messageI2C_LockSem);
 80029bc:	6820      	ldr	r0, [r4, #0]
 80029be:	f006 fab7 	bl	8008f30 <osSemaphoreRelease>
	    	else
	    	{
	    		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
	    	}
#endif
}
 80029c2:	b005      	add	sp, #20
 80029c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80029c8:	20000a28 	.word	0x20000a28
 80029cc:	20000a34 	.word	0x20000a34
 80029d0:	20004bac 	.word	0x20004bac
 80029d4:	20004d3c 	.word	0x20004d3c

080029d8 <ThreadFrontLightsTask>:
    };

struct test_color tempComplexLight;

void ThreadFrontLightsTask(void *argument)
{
 80029d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029da:	b087      	sub	sp, #28
#ifndef DONGLE_CODE
	setup_LP5523(LIS3DH_LEFT_ADDRESS);
 80029dc:	2034      	movs	r0, #52	; 0x34
 80029de:	f7ff ff37 	bl	8002850 <setup_LP5523>
	setup_LP5523(LIS3DH_RIGHT_ADDRESS);
 80029e2:	2035      	movs	r0, #53	; 0x35
 80029e4:	f7ff ff34 	bl	8002850 <setup_LP5523>
 80029e8:	e036      	b.n	8002a58 <ThreadFrontLightsTask+0x80>

//		// REMOVE BELOW
//		lightsSimpleMessageReceived = 0X00005229;

		for(int i = 0; i<= 8; i++){
			led_left_PWM[i] = (lightsSimpleMessageReceived & 0x01) * 255;
 80029ea:	9b05      	ldr	r3, [sp, #20]
 80029ec:	f343 0000 	sbfx	r0, r3, #0, #1
 80029f0:	4920      	ldr	r1, [pc, #128]	; (8002a74 <ThreadFrontLightsTask+0x9c>)
 80029f2:	5488      	strb	r0, [r1, r2]
			lightsSimpleMessageReceived = lightsSimpleMessageReceived >> 1;
 80029f4:	085b      	lsrs	r3, r3, #1
 80029f6:	9305      	str	r3, [sp, #20]
		for(int i = 0; i<= 8; i++){
 80029f8:	3201      	adds	r2, #1
 80029fa:	2a08      	cmp	r2, #8
 80029fc:	ddf5      	ble.n	80029ea <ThreadFrontLightsTask+0x12>
		}

		for(int i = 0; i<= 8; i++){
 80029fe:	2200      	movs	r2, #0
 8002a00:	e007      	b.n	8002a12 <ThreadFrontLightsTask+0x3a>
			led_right_PWM[i] = (lightsSimpleMessageReceived & 0x01) * 255;
 8002a02:	9b05      	ldr	r3, [sp, #20]
 8002a04:	f343 0000 	sbfx	r0, r3, #0, #1
 8002a08:	491b      	ldr	r1, [pc, #108]	; (8002a78 <ThreadFrontLightsTask+0xa0>)
 8002a0a:	5488      	strb	r0, [r1, r2]
			lightsSimpleMessageReceived = lightsSimpleMessageReceived >> 1;
 8002a0c:	085b      	lsrs	r3, r3, #1
 8002a0e:	9305      	str	r3, [sp, #20]
		for(int i = 0; i<= 8; i++){
 8002a10:	3201      	adds	r2, #1
 8002a12:	2a08      	cmp	r2, #8
 8002a14:	ddf5      	ble.n	8002a02 <ThreadFrontLightsTask+0x2a>
		//osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);


		//HAL_I2C_Mem_Write_IT(I2C_HANDLE_TYPEDEF, LIS3DH_RIGHT_ADDRESS << 1, LIS3DH_D1_PWM_REG, 1, led_PWM, 9);
		//osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
		osSemaphoreAcquire(messageI2C_LockSem, osWaitForever);
 8002a16:	4c19      	ldr	r4, [pc, #100]	; (8002a7c <ThreadFrontLightsTask+0xa4>)
 8002a18:	f04f 31ff 	mov.w	r1, #4294967295
 8002a1c:	6820      	ldr	r0, [r4, #0]
 8002a1e:	f006 fa43 	bl	8008ea8 <osSemaphoreAcquire>
		HAL_I2C_Mem_Write(I2C_HANDLE_TYPEDEF, LIS3DH_LEFT_ADDRESS << 1, LIS3DH_D1_PWM_REG, 1, led_left_PWM, 9, I2C_TIMEOUT);
 8002a22:	4d17      	ldr	r5, [pc, #92]	; (8002a80 <ThreadFrontLightsTask+0xa8>)
 8002a24:	f04f 37ff 	mov.w	r7, #4294967295
 8002a28:	9702      	str	r7, [sp, #8]
 8002a2a:	2609      	movs	r6, #9
 8002a2c:	9601      	str	r6, [sp, #4]
 8002a2e:	4b11      	ldr	r3, [pc, #68]	; (8002a74 <ThreadFrontLightsTask+0x9c>)
 8002a30:	9300      	str	r3, [sp, #0]
 8002a32:	2301      	movs	r3, #1
 8002a34:	2216      	movs	r2, #22
 8002a36:	2168      	movs	r1, #104	; 0x68
 8002a38:	4628      	mov	r0, r5
 8002a3a:	f002 f937 	bl	8004cac <HAL_I2C_Mem_Write>
		HAL_I2C_Mem_Write(I2C_HANDLE_TYPEDEF, LIS3DH_RIGHT_ADDRESS << 1, LIS3DH_D1_PWM_REG, 1, led_right_PWM, 9, I2C_TIMEOUT);
 8002a3e:	9702      	str	r7, [sp, #8]
 8002a40:	9601      	str	r6, [sp, #4]
 8002a42:	4b0d      	ldr	r3, [pc, #52]	; (8002a78 <ThreadFrontLightsTask+0xa0>)
 8002a44:	9300      	str	r3, [sp, #0]
 8002a46:	2301      	movs	r3, #1
 8002a48:	2216      	movs	r2, #22
 8002a4a:	216a      	movs	r1, #106	; 0x6a
 8002a4c:	4628      	mov	r0, r5
 8002a4e:	f002 f92d 	bl	8004cac <HAL_I2C_Mem_Write>
		osSemaphoreRelease(messageI2C_LockSem);
 8002a52:	6820      	ldr	r0, [r4, #0]
 8002a54:	f006 fa6c 	bl	8008f30 <osSemaphoreRelease>
		lightsSimpleMessageReceived = 0;
 8002a58:	2400      	movs	r4, #0
 8002a5a:	a906      	add	r1, sp, #24
 8002a5c:	f841 4d04 	str.w	r4, [r1, #-4]!
		osMessageQueueGet(lightsSimpleQueueHandle, &lightsSimpleMessageReceived, 0U, osWaitForever);
 8002a60:	f04f 33ff 	mov.w	r3, #4294967295
 8002a64:	4622      	mov	r2, r4
 8002a66:	4807      	ldr	r0, [pc, #28]	; (8002a84 <ThreadFrontLightsTask+0xac>)
 8002a68:	6800      	ldr	r0, [r0, #0]
 8002a6a:	f006 fb51 	bl	8009110 <osMessageQueueGet>
		for(int i = 0; i<= 8; i++){
 8002a6e:	4622      	mov	r2, r4
 8002a70:	e7c3      	b.n	80029fa <ThreadFrontLightsTask+0x22>
 8002a72:	bf00      	nop
 8002a74:	20000a28 	.word	0x20000a28
 8002a78:	20000a34 	.word	0x20000a34
 8002a7c:	20004bac 	.word	0x20004bac
 8002a80:	20004d3c 	.word	0x20004d3c
 8002a84:	20004bbc 	.word	0x20004bbc

08002a88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a8a:	b0af      	sub	sp, #188	; 0xbc
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a8c:	2248      	movs	r2, #72	; 0x48
 8002a8e:	2100      	movs	r1, #0
 8002a90:	a81c      	add	r0, sp, #112	; 0x70
 8002a92:	f00a fc2a 	bl	800d2ea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a96:	2400      	movs	r4, #0
 8002a98:	9415      	str	r4, [sp, #84]	; 0x54
 8002a9a:	9416      	str	r4, [sp, #88]	; 0x58
 8002a9c:	9417      	str	r4, [sp, #92]	; 0x5c
 8002a9e:	9418      	str	r4, [sp, #96]	; 0x60
 8002aa0:	9419      	str	r4, [sp, #100]	; 0x64
 8002aa2:	941a      	str	r4, [sp, #104]	; 0x68
 8002aa4:	941b      	str	r4, [sp, #108]	; 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002aa6:	2250      	movs	r2, #80	; 0x50
 8002aa8:	4621      	mov	r1, r4
 8002aaa:	a801      	add	r0, sp, #4
 8002aac:	f00a fc1d 	bl	800d2ea <memset>

  /** Macro to configure the PLL multiplication factor 
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV2);
 8002ab0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ab4:	68da      	ldr	r2, [r3, #12]
 8002ab6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002aba:	f042 0210 	orr.w	r2, r2, #16
 8002abe:	60da      	str	r2, [r3, #12]
  /** Macro to configure the PLL clock source 
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8002ac0:	68da      	ldr	r2, [r3, #12]
 8002ac2:	f042 0203 	orr.w	r2, r2, #3
 8002ac6:	60da      	str	r2, [r3, #12]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8002ac8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002acc:	f022 0218 	bic.w	r2, r2, #24
 8002ad0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  /** Configure LSE Drive Capability 
  */
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ad4:	4a25      	ldr	r2, [pc, #148]	; (8002b6c <SystemClock_Config+0xe4>)
 8002ad6:	6813      	ldr	r3, [r2, #0]
 8002ad8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002adc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ae0:	6013      	str	r3, [r2, #0]
 8002ae2:	6813      	ldr	r3, [r2, #0]
 8002ae4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002ae8:	9300      	str	r3, [sp, #0]
 8002aea:	9b00      	ldr	r3, [sp, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI1
 8002aec:	230f      	movs	r3, #15
 8002aee:	931c      	str	r3, [sp, #112]	; 0x70
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002af0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002af4:	931d      	str	r3, [sp, #116]	; 0x74
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002af6:	2701      	movs	r7, #1
 8002af8:	971e      	str	r7, [sp, #120]	; 0x78
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002afa:	f44f 7680 	mov.w	r6, #256	; 0x100
 8002afe:	961f      	str	r6, [sp, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002b00:	2340      	movs	r3, #64	; 0x40
 8002b02:	9320      	str	r3, [sp, #128]	; 0x80
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002b04:	2305      	movs	r3, #5
 8002b06:	9321      	str	r3, [sp, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002b08:	9427      	str	r4, [sp, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b0a:	a81c      	add	r0, sp, #112	; 0x70
 8002b0c:	f002 ff88 	bl	8005a20 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8002b10:	236f      	movs	r3, #111	; 0x6f
 8002b12:	9315      	str	r3, [sp, #84]	; 0x54
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8002b14:	2502      	movs	r5, #2
 8002b16:	9516      	str	r5, [sp, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b18:	9417      	str	r4, [sp, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002b1a:	9418      	str	r4, [sp, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b1c:	9419      	str	r4, [sp, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8002b1e:	941a      	str	r4, [sp, #104]	; 0x68
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8002b20:	941b      	str	r4, [sp, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002b22:	4639      	mov	r1, r7
 8002b24:	a815      	add	r0, sp, #84	; 0x54
 8002b26:	f003 fb05 	bl	8006134 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP
 8002b2a:	f643 4305 	movw	r3, #15365	; 0x3c05
 8002b2e:	9301      	str	r3, [sp, #4]
                              |RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_ADC;
  PeriphClkInitStruct.PLLSAI1.PLLN = 6;
 8002b30:	2306      	movs	r3, #6
 8002b32:	9302      	str	r3, [sp, #8]
  PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8002b34:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b38:	9303      	str	r3, [sp, #12]
  PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8002b3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b3e:	9304      	str	r3, [sp, #16]
  PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8002b40:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002b44:	9305      	str	r3, [sp, #20]
  PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADCCLK;
 8002b46:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002b4a:	9306      	str	r3, [sp, #24]
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002b4c:	9407      	str	r4, [sp, #28]
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002b4e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002b52:	9209      	str	r2, [sp, #36]	; 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002b54:	9310      	str	r3, [sp, #64]	; 0x40
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002b56:	9611      	str	r6, [sp, #68]	; 0x44
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSI;
 8002b58:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b5c:	9312      	str	r3, [sp, #72]	; 0x48
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 8002b5e:	9513      	str	r5, [sp, #76]	; 0x4c
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 8002b60:	9414      	str	r4, [sp, #80]	; 0x50

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b62:	a801      	add	r0, sp, #4
 8002b64:	f003 fda1 	bl	80066aa <HAL_RCCEx_PeriphCLKConfig>
    Error_Handler();
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8002b68:	b02f      	add	sp, #188	; 0xbc
 8002b6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b6c:	58000400 	.word	0x58000400

08002b70 <main>:
{
 8002b70:	b508      	push	{r3, lr}
  HAL_Init();
 8002b72:	f000 fbbf 	bl	80032f4 <HAL_Init>
  SystemClock_Config();
 8002b76:	f7ff ff87 	bl	8002a88 <SystemClock_Config>
  MX_GPIO_Init();
 8002b7a:	f7ff f857 	bl	8001c2c <MX_GPIO_Init>
  MX_DMA_Init();
 8002b7e:	f7fe fc25 	bl	80013cc <MX_DMA_Init>
  MX_ADC1_Init();
 8002b82:	f7fe f943 	bl	8000e0c <MX_ADC1_Init>
  MX_RTC_Init();
 8002b86:	f000 f92d 	bl	8002de4 <MX_RTC_Init>
  MX_TIM2_Init();
 8002b8a:	f000 fab9 	bl	8003100 <MX_TIM2_Init>
  MX_RF_Init();
 8002b8e:	f000 f927 	bl	8002de0 <MX_RF_Init>
  MX_USART1_UART_Init();
 8002b92:	f000 fb0f 	bl	80031b4 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8002b96:	f7ff fca1 	bl	80024dc <MX_I2C1_Init>
  osKernelInitialize();
 8002b9a:	f005 fe73 	bl	8008884 <osKernelInitialize>
  MX_FREERTOS_Init(); 
 8002b9e:	f7fe fa9f 	bl	80010e0 <MX_FREERTOS_Init>
  osKernelStart();
 8002ba2:	f005 fe91 	bl	80088c8 <osKernelStart>
 8002ba6:	e7fe      	b.n	8002ba6 <main+0x36>

08002ba8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ba8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8002baa:	6802      	ldr	r2, [r0, #0]
 8002bac:	4b03      	ldr	r3, [pc, #12]	; (8002bbc <HAL_TIM_PeriodElapsedCallback+0x14>)
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	d000      	beq.n	8002bb4 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002bb2:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8002bb4:	f000 fbb4 	bl	8003320 <HAL_IncTick>
}
 8002bb8:	e7fb      	b.n	8002bb2 <HAL_TIM_PeriodElapsedCallback+0xa>
 8002bba:	bf00      	nop
 8002bbc:	40012c00 	.word	0x40012c00

08002bc0 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002bc0:	4770      	bx	lr
	...

08002bc4 <masterExitRoutine>:


	}
}

void masterExitRoutine(void){
 8002bc4:	b508      	push	{r3, lr}
	if(prevLogMessage.blinkEnabled == SENSOR_ENABLE)
 8002bc6:	4b0f      	ldr	r3, [pc, #60]	; (8002c04 <masterExitRoutine+0x40>)
 8002bc8:	789b      	ldrb	r3, [r3, #2]
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d008      	beq.n	8002be0 <masterExitRoutine+0x1c>
//						if(prevLogMessage.positionEnabled == SENSOR_ENABLE)
//						{
//
//						}

	if( (prevLogMessage.tempEnabled == SENSOR_ENABLE))
 8002bce:	4b0d      	ldr	r3, [pc, #52]	; (8002c04 <masterExitRoutine+0x40>)
 8002bd0:	78db      	ldrb	r3, [r3, #3]
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d00a      	beq.n	8002bec <masterExitRoutine+0x28>
	{
		osThreadFlagsSet(interProcessorTaskHandle, 0x00000002U);
	}

	if( (prevLogMessage.intertialEnabled == SENSOR_ENABLE))
 8002bd6:	4b0b      	ldr	r3, [pc, #44]	; (8002c04 <masterExitRoutine+0x40>)
 8002bd8:	791b      	ldrb	r3, [r3, #4]
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d00c      	beq.n	8002bf8 <masterExitRoutine+0x34>
	{
		osThreadFlagsSet(inertialSensingTaskHandle, 0x00000002U);
	}

}
 8002bde:	bd08      	pop	{r3, pc}
		osThreadFlagsSet(blinkTaskHandle, 0x00000002U);
 8002be0:	2102      	movs	r1, #2
 8002be2:	4b09      	ldr	r3, [pc, #36]	; (8002c08 <masterExitRoutine+0x44>)
 8002be4:	6818      	ldr	r0, [r3, #0]
 8002be6:	f005 ff09 	bl	80089fc <osThreadFlagsSet>
 8002bea:	e7f0      	b.n	8002bce <masterExitRoutine+0xa>
		osThreadFlagsSet(interProcessorTaskHandle, 0x00000002U);
 8002bec:	2102      	movs	r1, #2
 8002bee:	4b07      	ldr	r3, [pc, #28]	; (8002c0c <masterExitRoutine+0x48>)
 8002bf0:	6818      	ldr	r0, [r3, #0]
 8002bf2:	f005 ff03 	bl	80089fc <osThreadFlagsSet>
 8002bf6:	e7ee      	b.n	8002bd6 <masterExitRoutine+0x12>
		osThreadFlagsSet(inertialSensingTaskHandle, 0x00000002U);
 8002bf8:	2102      	movs	r1, #2
 8002bfa:	4b05      	ldr	r3, [pc, #20]	; (8002c10 <masterExitRoutine+0x4c>)
 8002bfc:	6818      	ldr	r0, [r3, #0]
 8002bfe:	f005 fefd 	bl	80089fc <osThreadFlagsSet>
}
 8002c02:	e7ec      	b.n	8002bde <masterExitRoutine+0x1a>
 8002c04:	20004ba4 	.word	0x20004ba4
 8002c08:	20004aa4 	.word	0x20004aa4
 8002c0c:	20004acc 	.word	0x20004acc
 8002c10:	20004ab8 	.word	0x20004ab8

08002c14 <packetizeData>:
void packetizeData(struct LogPacket *packet,
		struct blinkData *blink,
		struct positionData *pos,
		struct parsedSecondaryProcessorPacket *processorMsg,
		struct inertialData *inertialMsg)
{
 8002c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c16:	4604      	mov	r4, r0
 8002c18:	460f      	mov	r7, r1
 8002c1a:	461e      	mov	r6, r3
 8002c1c:	9d06      	ldr	r5, [sp, #24]
	// get processor tick counts (in terms of ms)
	packet->tick_ms = HAL_GetTick();
 8002c1e:	f000 fb8b 	bl	8003338 <HAL_GetTick>
 8002c22:	f8c4 00bc 	str.w	r0, [r4, #188]	; 0xbc
//	HAL_RTC_GetTime(&hrtc, &RTC_time, RTC_FORMAT_BIN);
//	HAL_RTC_GetDate(&hrtc, &RTC_date, RTC_FORMAT_BIN);
//	packet->epoch = RTC_ToEpoch(&RTC_time, &RTC_date);

	// add sensor data
	memcpy ( &(packet->blink), blink, sizeof(struct blinkData) );
 8002c26:	226c      	movs	r2, #108	; 0x6c
 8002c28:	4639      	mov	r1, r7
 8002c2a:	4620      	mov	r0, r4
 8002c2c:	f00a fb52 	bl	800d2d4 <memcpy>
	memcpy ( &(packet->procData), processorMsg, sizeof(struct parsedSecondaryProcessorPacket) );
 8002c30:	6831      	ldr	r1, [r6, #0]
 8002c32:	6872      	ldr	r2, [r6, #4]
 8002c34:	68b7      	ldr	r7, [r6, #8]
 8002c36:	68f0      	ldr	r0, [r6, #12]
 8002c38:	66e1      	str	r1, [r4, #108]	; 0x6c
 8002c3a:	6722      	str	r2, [r4, #112]	; 0x70
 8002c3c:	6767      	str	r7, [r4, #116]	; 0x74
 8002c3e:	67a0      	str	r0, [r4, #120]	; 0x78
 8002c40:	6931      	ldr	r1, [r6, #16]
 8002c42:	6972      	ldr	r2, [r6, #20]
 8002c44:	67e1      	str	r1, [r4, #124]	; 0x7c
 8002c46:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
	memcpy ( &(packet->inertial), inertialMsg, sizeof(struct inertialData) );
 8002c4a:	462b      	mov	r3, r5
 8002c4c:	f104 0084 	add.w	r0, r4, #132	; 0x84
 8002c50:	3530      	adds	r5, #48	; 0x30
 8002c52:	681e      	ldr	r6, [r3, #0]
 8002c54:	685c      	ldr	r4, [r3, #4]
 8002c56:	6899      	ldr	r1, [r3, #8]
 8002c58:	68da      	ldr	r2, [r3, #12]
 8002c5a:	6006      	str	r6, [r0, #0]
 8002c5c:	6044      	str	r4, [r0, #4]
 8002c5e:	6081      	str	r1, [r0, #8]
 8002c60:	60c2      	str	r2, [r0, #12]
 8002c62:	3310      	adds	r3, #16
 8002c64:	3010      	adds	r0, #16
 8002c66:	42ab      	cmp	r3, r5
 8002c68:	d1f3      	bne.n	8002c52 <packetizeData+0x3e>
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	6002      	str	r2, [r0, #0]
 8002c70:	6043      	str	r3, [r0, #4]
}
 8002c72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002c74 <MasterThreadTask>:
{
 8002c74:	b500      	push	{lr}
 8002c76:	b083      	sub	sp, #12
 8002c78:	e03c      	b.n	8002cf4 <MasterThreadTask+0x80>
			logEnabled = 1;
 8002c7a:	4b49      	ldr	r3, [pc, #292]	; (8002da0 <MasterThreadTask+0x12c>)
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	701a      	strb	r2, [r3, #0]
			memcpy(&prevLogMessage, &togLogMessageReceived, sizeof(struct LogMessage));
 8002c80:	4a48      	ldr	r2, [pc, #288]	; (8002da4 <MasterThreadTask+0x130>)
 8002c82:	6821      	ldr	r1, [r4, #0]
 8002c84:	6011      	str	r1, [r2, #0]
 8002c86:	88a1      	ldrh	r1, [r4, #4]
 8002c88:	8091      	strh	r1, [r2, #4]
			if(togLogMessageReceived.blinkEnabled == SENSOR_ENABLE)
 8002c8a:	78a3      	ldrb	r3, [r4, #2]
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d049      	beq.n	8002d24 <MasterThreadTask+0xb0>
			if( (togLogMessageReceived.tempEnabled == SENSOR_ENABLE))
 8002c90:	4b45      	ldr	r3, [pc, #276]	; (8002da8 <MasterThreadTask+0x134>)
 8002c92:	78db      	ldrb	r3, [r3, #3]
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d04b      	beq.n	8002d30 <MasterThreadTask+0xbc>
			if( (togLogMessageReceived.intertialEnabled == SENSOR_ENABLE))
 8002c98:	4b43      	ldr	r3, [pc, #268]	; (8002da8 <MasterThreadTask+0x134>)
 8002c9a:	791b      	ldrb	r3, [r3, #4]
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d04d      	beq.n	8002d3c <MasterThreadTask+0xc8>
				osDelay(50);
 8002ca0:	2032      	movs	r0, #50	; 0x32
 8002ca2:	f005 ff97 	bl	8008bd4 <osDelay>
				if(togLogMessageReceived.blinkEnabled == SENSOR_ENABLE)
 8002ca6:	4b40      	ldr	r3, [pc, #256]	; (8002da8 <MasterThreadTask+0x134>)
 8002ca8:	789b      	ldrb	r3, [r3, #2]
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d04c      	beq.n	8002d48 <MasterThreadTask+0xd4>
				if( (togLogMessageReceived.tempEnabled == SENSOR_ENABLE))
 8002cae:	4b3e      	ldr	r3, [pc, #248]	; (8002da8 <MasterThreadTask+0x134>)
 8002cb0:	78db      	ldrb	r3, [r3, #3]
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d058      	beq.n	8002d68 <MasterThreadTask+0xf4>
				if( (togLogMessageReceived.intertialEnabled == SENSOR_ENABLE))
 8002cb6:	4b3c      	ldr	r3, [pc, #240]	; (8002da8 <MasterThreadTask+0x134>)
 8002cb8:	791b      	ldrb	r3, [r3, #4]
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d067      	beq.n	8002d8e <MasterThreadTask+0x11a>
				packetizeData(&sensorPacket, &blinkMsgReceived, NULL, &secondaryProcessorMsgReceived, &inertialMsgReceived);
 8002cbe:	4c3b      	ldr	r4, [pc, #236]	; (8002dac <MasterThreadTask+0x138>)
 8002cc0:	4b3b      	ldr	r3, [pc, #236]	; (8002db0 <MasterThreadTask+0x13c>)
 8002cc2:	9300      	str	r3, [sp, #0]
 8002cc4:	4b3b      	ldr	r3, [pc, #236]	; (8002db4 <MasterThreadTask+0x140>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	493b      	ldr	r1, [pc, #236]	; (8002db8 <MasterThreadTask+0x144>)
 8002cca:	4620      	mov	r0, r4
 8002ccc:	f7ff ffa2 	bl	8002c14 <packetizeData>
				APP_THREAD_SendBorderPacket(&sensorPacket);
 8002cd0:	4620      	mov	r0, r4
 8002cd2:	f00a f84d 	bl	800cd70 <APP_THREAD_SendBorderPacket>
				if(osMessageQueueGet(togLoggingQueueHandle, &togLogMessageReceived, 0U, 0) == osOK)
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	461a      	mov	r2, r3
 8002cda:	4933      	ldr	r1, [pc, #204]	; (8002da8 <MasterThreadTask+0x134>)
 8002cdc:	4837      	ldr	r0, [pc, #220]	; (8002dbc <MasterThreadTask+0x148>)
 8002cde:	6800      	ldr	r0, [r0, #0]
 8002ce0:	f006 fa16 	bl	8009110 <osMessageQueueGet>
 8002ce4:	2800      	cmp	r0, #0
 8002ce6:	d1db      	bne.n	8002ca0 <MasterThreadTask+0x2c>
					if(togLogMessageReceived.status == DISABLE_SENSING){
 8002ce8:	4b2f      	ldr	r3, [pc, #188]	; (8002da8 <MasterThreadTask+0x134>)
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d1d7      	bne.n	8002ca0 <MasterThreadTask+0x2c>
						masterExitRoutine();
 8002cf0:	f7ff ff68 	bl	8002bc4 <masterExitRoutine>
		osMessageQueueGet(togLoggingQueueHandle, &togLogMessageReceived, 0U, osWaitForever);
 8002cf4:	4c2c      	ldr	r4, [pc, #176]	; (8002da8 <MasterThreadTask+0x134>)
 8002cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	4621      	mov	r1, r4
 8002cfe:	482f      	ldr	r0, [pc, #188]	; (8002dbc <MasterThreadTask+0x148>)
 8002d00:	6800      	ldr	r0, [r0, #0]
 8002d02:	f006 fa05 	bl	8009110 <osMessageQueueGet>
		if(togLogMessageReceived.logStatus == ENABLE_LOG)
 8002d06:	7863      	ldrb	r3, [r4, #1]
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d0b6      	beq.n	8002c7a <MasterThreadTask+0x6>
		else if( logEnabled==1 && togLogMessageReceived.logStatus == DISABLE_LOG)
 8002d0c:	4a24      	ldr	r2, [pc, #144]	; (8002da0 <MasterThreadTask+0x12c>)
 8002d0e:	7812      	ldrb	r2, [r2, #0]
 8002d10:	2a01      	cmp	r2, #1
 8002d12:	d1ef      	bne.n	8002cf4 <MasterThreadTask+0x80>
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d1ed      	bne.n	8002cf4 <MasterThreadTask+0x80>
			logEnabled = 0;
 8002d18:	4b21      	ldr	r3, [pc, #132]	; (8002da0 <MasterThreadTask+0x12c>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	701a      	strb	r2, [r3, #0]
			masterExitRoutine();
 8002d1e:	f7ff ff51 	bl	8002bc4 <masterExitRoutine>
 8002d22:	e7e7      	b.n	8002cf4 <MasterThreadTask+0x80>
				osThreadFlagsSet(blinkTaskHandle, 0x00000001U);
 8002d24:	2101      	movs	r1, #1
 8002d26:	4b26      	ldr	r3, [pc, #152]	; (8002dc0 <MasterThreadTask+0x14c>)
 8002d28:	6818      	ldr	r0, [r3, #0]
 8002d2a:	f005 fe67 	bl	80089fc <osThreadFlagsSet>
 8002d2e:	e7af      	b.n	8002c90 <MasterThreadTask+0x1c>
				osThreadFlagsSet(interProcessorTaskHandle, 0x00000001U);
 8002d30:	2101      	movs	r1, #1
 8002d32:	4b24      	ldr	r3, [pc, #144]	; (8002dc4 <MasterThreadTask+0x150>)
 8002d34:	6818      	ldr	r0, [r3, #0]
 8002d36:	f005 fe61 	bl	80089fc <osThreadFlagsSet>
 8002d3a:	e7ad      	b.n	8002c98 <MasterThreadTask+0x24>
				osThreadFlagsSet(inertialSensingTaskHandle, 0x00000001U);
 8002d3c:	2101      	movs	r1, #1
 8002d3e:	4b22      	ldr	r3, [pc, #136]	; (8002dc8 <MasterThreadTask+0x154>)
 8002d40:	6818      	ldr	r0, [r3, #0]
 8002d42:	f005 fe5b 	bl	80089fc <osThreadFlagsSet>
 8002d46:	e7ab      	b.n	8002ca0 <MasterThreadTask+0x2c>
					if(osOK != osMessageQueueGet(blinkMsgQueueHandle, &blinkMsgReceived, 0U, osWaitForever)){
 8002d48:	f04f 33ff 	mov.w	r3, #4294967295
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	491a      	ldr	r1, [pc, #104]	; (8002db8 <MasterThreadTask+0x144>)
 8002d50:	481e      	ldr	r0, [pc, #120]	; (8002dcc <MasterThreadTask+0x158>)
 8002d52:	6800      	ldr	r0, [r0, #0]
 8002d54:	f006 f9dc 	bl	8009110 <osMessageQueueGet>
 8002d58:	2800      	cmp	r0, #0
 8002d5a:	d0a8      	beq.n	8002cae <MasterThreadTask+0x3a>
						memcpy(&blinkMsgReceived, &nullBlinkMsg, sizeof(struct blinkData));
 8002d5c:	226c      	movs	r2, #108	; 0x6c
 8002d5e:	491c      	ldr	r1, [pc, #112]	; (8002dd0 <MasterThreadTask+0x15c>)
 8002d60:	4815      	ldr	r0, [pc, #84]	; (8002db8 <MasterThreadTask+0x144>)
 8002d62:	f00a fab7 	bl	800d2d4 <memcpy>
 8002d66:	e7a2      	b.n	8002cae <MasterThreadTask+0x3a>
					if(osOK != osMessageQueueGet(interProcessorMsgQueueHandle, &secondaryProcessorMsgReceived, 0U, 1000)){
 8002d68:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	4911      	ldr	r1, [pc, #68]	; (8002db4 <MasterThreadTask+0x140>)
 8002d70:	4818      	ldr	r0, [pc, #96]	; (8002dd4 <MasterThreadTask+0x160>)
 8002d72:	6800      	ldr	r0, [r0, #0]
 8002d74:	f006 f9cc 	bl	8009110 <osMessageQueueGet>
 8002d78:	2800      	cmp	r0, #0
 8002d7a:	d09c      	beq.n	8002cb6 <MasterThreadTask+0x42>
						memcpy(&secondaryProcessorMsgReceived, &nullSecondaryProcessorMsgReceived, sizeof(struct parsedSecondaryProcessorPacket));
 8002d7c:	4c0d      	ldr	r4, [pc, #52]	; (8002db4 <MasterThreadTask+0x140>)
 8002d7e:	4d16      	ldr	r5, [pc, #88]	; (8002dd8 <MasterThreadTask+0x164>)
 8002d80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d84:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002d88:	e884 0003 	stmia.w	r4, {r0, r1}
 8002d8c:	e793      	b.n	8002cb6 <MasterThreadTask+0x42>
					osMessageQueueGet(inertialSensingQueueHandle, &inertialMsgReceived, 0U, osWaitForever);
 8002d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d92:	2200      	movs	r2, #0
 8002d94:	4906      	ldr	r1, [pc, #24]	; (8002db0 <MasterThreadTask+0x13c>)
 8002d96:	4811      	ldr	r0, [pc, #68]	; (8002ddc <MasterThreadTask+0x168>)
 8002d98:	6800      	ldr	r0, [r0, #0]
 8002d9a:	f006 f9b9 	bl	8009110 <osMessageQueueGet>
 8002d9e:	e78e      	b.n	8002cbe <MasterThreadTask+0x4a>
 8002da0:	20000a3d 	.word	0x20000a3d
 8002da4:	20004ba4 	.word	0x20004ba4
 8002da8:	20004aac 	.word	0x20004aac
 8002dac:	20004ad0 	.word	0x20004ad0
 8002db0:	20004ecc 	.word	0x20004ecc
 8002db4:	20004f18 	.word	0x20004f18
 8002db8:	20004e60 	.word	0x20004e60
 8002dbc:	20004b9c 	.word	0x20004b9c
 8002dc0:	20004aa4 	.word	0x20004aa4
 8002dc4:	20004acc 	.word	0x20004acc
 8002dc8:	20004ab8 	.word	0x20004ab8
 8002dcc:	20004bb4 	.word	0x20004bb4
 8002dd0:	0800e53c 	.word	0x0800e53c
 8002dd4:	20004ac8 	.word	0x20004ac8
 8002dd8:	0800e5a8 	.word	0x0800e5a8
 8002ddc:	20004ac4 	.word	0x20004ac4

08002de0 <MX_RF_Init>:

/* RF init function */
void MX_RF_Init(void)
{

}
 8002de0:	4770      	bx	lr
	...

08002de4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8002de4:	b508      	push	{r3, lr}

  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8002de6:	4808      	ldr	r0, [pc, #32]	; (8002e08 <MX_RTC_Init+0x24>)
 8002de8:	4b08      	ldr	r3, [pc, #32]	; (8002e0c <MX_RTC_Init+0x28>)
 8002dea:	6003      	str	r3, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002dec:	2300      	movs	r3, #0
 8002dee:	6043      	str	r3, [r0, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8002df0:	230f      	movs	r3, #15
 8002df2:	6083      	str	r3, [r0, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8002df4:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8002df8:	60c3      	str	r3, [r0, #12]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002dfa:	f003 fe17 	bl	8006a2c <HAL_RTC_Init>
 8002dfe:	b900      	cbnz	r0, 8002e02 <MX_RTC_Init+0x1e>
  {
    Error_Handler();
  }

}
 8002e00:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002e02:	f7ff fedd 	bl	8002bc0 <Error_Handler>
}
 8002e06:	e7fb      	b.n	8002e00 <MX_RTC_Init+0x1c>
 8002e08:	20004f34 	.word	0x20004f34
 8002e0c:	40002800 	.word	0x40002800

08002e10 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{

  if(rtcHandle->Instance==RTC)
 8002e10:	6802      	ldr	r2, [r0, #0]
 8002e12:	4b06      	ldr	r3, [pc, #24]	; (8002e2c <HAL_RTC_MspInit+0x1c>)
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d000      	beq.n	8002e1a <HAL_RTC_MspInit+0xa>
    __HAL_RCC_RTC_ENABLE();
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002e18:	4770      	bx	lr
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8002e1a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002e1e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002e22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e26:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e2a:	e7f5      	b.n	8002e18 <HAL_RTC_MspInit+0x8>
 8002e2c:	40002800 	.word	0x40002800

08002e30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e30:	b500      	push	{lr}
 8002e32:	b083      	sub	sp, #12
  SET_BIT(RCC->AHB3ENR, Periphs);
 8002e34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e38:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002e3a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8002e3e:	651a      	str	r2, [r3, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8002e40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e46:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002e48:	9b01      	ldr	r3, [sp, #4]

  __HAL_RCC_HSEM_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	210f      	movs	r1, #15
 8002e4e:	f06f 0001 	mvn.w	r0, #1
 8002e52:	f000 ffb1 	bl	8003db8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */
  HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn , 15, 0);
 8002e56:	2200      	movs	r2, #0
 8002e58:	210f      	movs	r1, #15
 8002e5a:	202c      	movs	r0, #44	; 0x2c
 8002e5c:	f000 ffac 	bl	8003db8 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn , 15, 0);
 8002e60:	2200      	movs	r2, #0
 8002e62:	210f      	movs	r1, #15
 8002e64:	202d      	movs	r0, #45	; 0x2d
 8002e66:	f000 ffa7 	bl	8003db8 <HAL_NVIC_SetPriority>
  /* USER CODE END MspInit 1 */
}
 8002e6a:	b003      	add	sp, #12
 8002e6c:	f85d fb04 	ldr.w	pc, [sp], #4

08002e70 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e70:	b500      	push	{lr}
 8002e72:	b08b      	sub	sp, #44	; 0x2c
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0); 
 8002e74:	2200      	movs	r2, #0
 8002e76:	4601      	mov	r1, r0
 8002e78:	2019      	movs	r0, #25
 8002e7a:	f000 ff9d 	bl	8003db8 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); 
 8002e7e:	2019      	movs	r0, #25
 8002e80:	f000 ffce 	bl	8003e20 <HAL_NVIC_EnableIRQ>
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002e84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e88:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002e8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e8e:	661a      	str	r2, [r3, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002e90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e96:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002e98:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002e9a:	a902      	add	r1, sp, #8
 8002e9c:	a803      	add	r0, sp, #12
 8002e9e:	f003 fb09 	bl	80064b4 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002ea2:	f003 faf5 	bl	8006490 <HAL_RCC_GetPCLK2Freq>
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8002ea6:	4b0d      	ldr	r3, [pc, #52]	; (8002edc <HAL_InitTick+0x6c>)
 8002ea8:	fba3 2300 	umull	r2, r3, r3, r0
 8002eac:	0c9b      	lsrs	r3, r3, #18
 8002eae:	3b01      	subs	r3, #1
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002eb0:	480b      	ldr	r0, [pc, #44]	; (8002ee0 <HAL_InitTick+0x70>)
 8002eb2:	4a0c      	ldr	r2, [pc, #48]	; (8002ee4 <HAL_InitTick+0x74>)
 8002eb4:	6002      	str	r2, [r0, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8002eb6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002eba:	60c2      	str	r2, [r0, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002ebc:	6043      	str	r3, [r0, #4]
  htim1.Init.ClockDivision = 0;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	6103      	str	r3, [r0, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ec2:	6083      	str	r3, [r0, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002ec4:	f004 f8a2 	bl	800700c <HAL_TIM_Base_Init>
 8002ec8:	b118      	cbz	r0, 8002ed2 <HAL_InitTick+0x62>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
  }
  
  /* Return function status */
  return HAL_ERROR;
 8002eca:	2001      	movs	r0, #1
}
 8002ecc:	b00b      	add	sp, #44	; 0x2c
 8002ece:	f85d fb04 	ldr.w	pc, [sp], #4
    return HAL_TIM_Base_Start_IT(&htim1);
 8002ed2:	4803      	ldr	r0, [pc, #12]	; (8002ee0 <HAL_InitTick+0x70>)
 8002ed4:	f003 ff7a 	bl	8006dcc <HAL_TIM_Base_Start_IT>
 8002ed8:	e7f8      	b.n	8002ecc <HAL_InitTick+0x5c>
 8002eda:	bf00      	nop
 8002edc:	431bde83 	.word	0x431bde83
 8002ee0:	20004f58 	.word	0x20004f58
 8002ee4:	40012c00 	.word	0x40012c00

08002ee8 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002ee8:	4770      	bx	lr

08002eea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002eea:	e7fe      	b.n	8002eea <HardFault_Handler>

08002eec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002eec:	e7fe      	b.n	8002eec <MemManage_Handler>

08002eee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002eee:	e7fe      	b.n	8002eee <BusFault_Handler>

08002ef0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ef0:	e7fe      	b.n	8002ef0 <UsageFault_Handler>

08002ef2 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ef2:	4770      	bx	lr

08002ef4 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002ef4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8002ef6:	2004      	movs	r0, #4
 8002ef8:	f001 fa94 	bl	8004424 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  // received message from secondary MCU that a message is ready
//  osSemaphoreRelease(interProcessorInterruptSemHandle);
  osThreadFlagsSet(interProcessorTaskHandle, 0x00000004U);
 8002efc:	2104      	movs	r1, #4
 8002efe:	4b02      	ldr	r3, [pc, #8]	; (8002f08 <EXTI2_IRQHandler+0x14>)
 8002f00:	6818      	ldr	r0, [r3, #0]
 8002f02:	f005 fd7b 	bl	80089fc <osThreadFlagsSet>
  /* USER CODE END EXTI2_IRQn 1 */
}
 8002f06:	bd08      	pop	{r3, pc}
 8002f08:	20004acc 	.word	0x20004acc

08002f0c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002f0c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002f0e:	4802      	ldr	r0, [pc, #8]	; (8002f18 <DMA1_Channel1_IRQHandler+0xc>)
 8002f10:	f001 f95d 	bl	80041ce <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002f14:	bd08      	pop	{r3, pc}
 8002f16:	bf00      	nop
 8002f18:	20004a40 	.word	0x20004a40

08002f1c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002f1c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8002f1e:	2020      	movs	r0, #32
 8002f20:	f001 fa80 	bl	8004424 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002f24:	bd08      	pop	{r3, pc}
	...

08002f28 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002f28:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002f2a:	4802      	ldr	r0, [pc, #8]	; (8002f34 <TIM1_UP_TIM16_IRQHandler+0xc>)
 8002f2c:	f003 ff69 	bl	8006e02 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002f30:	bd08      	pop	{r3, pc}
 8002f32:	bf00      	nop
 8002f34:	20004f58 	.word	0x20004f58

08002f38 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002f38:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002f3a:	4802      	ldr	r0, [pc, #8]	; (8002f44 <I2C1_EV_IRQHandler+0xc>)
 8002f3c:	f001 ff88 	bl	8004e50 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002f40:	bd08      	pop	{r3, pc}
 8002f42:	bf00      	nop
 8002f44:	20004d3c 	.word	0x20004d3c

08002f48 <IPCC_C1_TX_IRQHandler>:

/* USER CODE BEGIN 1 */
void IPCC_C1_TX_IRQHandler(void)
{
 8002f48:	b508      	push	{r3, lr}
  HW_IPCC_Tx_Handler();
 8002f4a:	f00a f8b7 	bl	800d0bc <HW_IPCC_Tx_Handler>

  return;
}
 8002f4e:	bd08      	pop	{r3, pc}

08002f50 <IPCC_C1_RX_IRQHandler>:
void IPCC_C1_RX_IRQHandler(void)
{
 8002f50:	b508      	push	{r3, lr}
  HW_IPCC_Rx_Handler();
 8002f52:	f00a f92f 	bl	800d1b4 <HW_IPCC_Rx_Handler>
  return;
}
 8002f56:	bd08      	pop	{r3, pc}

08002f58 <logApplication>:
 * @param[in]     aFormat     User string format.
 *
 * @returns  Number of bytes successfully written to the log buffer.
 */
void logApplication(appliLogLevel_t aLogLevel, appliLogRegion_t aLogRegion, const char *aFormat, ...)
{
 8002f58:	b40c      	push	{r2, r3}
  }else
  {
    /* Print nothing */
  }
#endif /* CFG_DEBUG_TRACE */
}
 8002f5a:	b002      	add	sp, #8
 8002f5c:	4770      	bx	lr
	...

08002f60 <SystemInit>:
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 8002f60:	4b16      	ldr	r3, [pc, #88]	; (8002fbc <SystemInit+0x5c>)
 8002f62:	2100      	movs	r1, #0
 8002f64:	6099      	str	r1, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 8002f66:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002f6a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8002f6e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002f72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	f042 0201 	orr.w	r2, r2, #1
 8002f7c:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8002f7e:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8002f82:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8002f84:	6818      	ldr	r0, [r3, #0]
 8002f86:	f1a2 62a2 	sub.w	r2, r2, #84934656	; 0x5100000
 8002f8a:	f2a2 1205 	subw	r2, r2, #261	; 0x105
 8002f8e:	4002      	ands	r2, r0
 8002f90:	601a      	str	r2, [r3, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8002f92:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002f96:	f022 0205 	bic.w	r2, r2, #5
 8002f9a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8002f9e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002fa2:	f022 0201 	bic.w	r2, r2, #1
 8002fa6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8002faa:	4a05      	ldr	r2, [pc, #20]	; (8002fc0 <SystemInit+0x60>)
 8002fac:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8002fae:	611a      	str	r2, [r3, #16]
#endif
  
  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002fb6:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002fb8:	6199      	str	r1, [r3, #24]
}
 8002fba:	4770      	bx	lr
 8002fbc:	e000ed00 	.word	0xe000ed00
 8002fc0:	22041000 	.word	0x22041000

08002fc4 <SystemCoreClockUpdate>:
  uint32_t tmp, msirange, pllvco, pllr, pllsource , pllm;

  /* Get MSI Range frequency--------------------------------------------------*/

  /*MSI frequency range in Hz*/
  msirange = MSIRangeTable[(RCC->CR & RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos];
 8002fc4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002fc8:	6813      	ldr	r3, [r2, #0]
 8002fca:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002fce:	4929      	ldr	r1, [pc, #164]	; (8003074 <SystemCoreClockUpdate+0xb0>)
 8002fd0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002fd4:	6893      	ldr	r3, [r2, #8]
 8002fd6:	f003 030c 	and.w	r3, r3, #12
 8002fda:	2b0c      	cmp	r3, #12
 8002fdc:	d846      	bhi.n	800306c <SystemCoreClockUpdate+0xa8>
 8002fde:	e8df f003 	tbb	[pc, r3]
 8002fe2:	4507      	.short	0x4507
 8002fe4:	45174545 	.word	0x45174545
 8002fe8:	451b4545 	.word	0x451b4545
 8002fec:	4545      	.short	0x4545
 8002fee:	1f          	.byte	0x1f
 8002fef:	00          	.byte	0x00
  {
    case 0x00:   /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8002ff0:	4b21      	ldr	r3, [pc, #132]	; (8003078 <SystemCoreClockUpdate+0xb4>)
 8002ff2:	6019      	str	r1, [r3, #0]
      break;
  }
  
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK1 prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002ff4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002ffe:	4a1f      	ldr	r2, [pc, #124]	; (800307c <SystemCoreClockUpdate+0xb8>)
 8003000:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
  /* HCLK clock frequency */
  SystemCoreClock = SystemCoreClock / tmp;
 8003004:	4a1c      	ldr	r2, [pc, #112]	; (8003078 <SystemCoreClockUpdate+0xb4>)
 8003006:	6813      	ldr	r3, [r2, #0]
 8003008:	fbb3 f3f1 	udiv	r3, r3, r1
 800300c:	6013      	str	r3, [r2, #0]

}
 800300e:	4770      	bx	lr
        SystemCoreClock = HSI_VALUE;
 8003010:	4b19      	ldr	r3, [pc, #100]	; (8003078 <SystemCoreClockUpdate+0xb4>)
 8003012:	4a1b      	ldr	r2, [pc, #108]	; (8003080 <SystemCoreClockUpdate+0xbc>)
 8003014:	601a      	str	r2, [r3, #0]
      break;
 8003016:	e7ed      	b.n	8002ff4 <SystemCoreClockUpdate+0x30>
      SystemCoreClock = HSE_VALUE;
 8003018:	4b17      	ldr	r3, [pc, #92]	; (8003078 <SystemCoreClockUpdate+0xb4>)
 800301a:	4a1a      	ldr	r2, [pc, #104]	; (8003084 <SystemCoreClockUpdate+0xc0>)
 800301c:	601a      	str	r2, [r3, #0]
      break;
 800301e:	e7e9      	b.n	8002ff4 <SystemCoreClockUpdate+0x30>
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003020:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003024:	68da      	ldr	r2, [r3, #12]
 8003026:	f002 0203 	and.w	r2, r2, #3
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8003030:	3301      	adds	r3, #1
      if(pllsource == 0x02UL) /* HSI used as PLL clock source */
 8003032:	2a02      	cmp	r2, #2
 8003034:	d012      	beq.n	800305c <SystemCoreClockUpdate+0x98>
      else if(pllsource == 0x03UL) /* HSE used as PLL clock source */
 8003036:	2a03      	cmp	r2, #3
 8003038:	d014      	beq.n	8003064 <SystemCoreClockUpdate+0xa0>
        pllvco = (msirange / pllm);
 800303a:	fbb1 f3f3 	udiv	r3, r1, r3
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800303e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003042:	68ca      	ldr	r2, [r1, #12]
 8003044:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8003048:	fb03 f302 	mul.w	r3, r3, r2
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 800304c:	68ca      	ldr	r2, [r1, #12]
 800304e:	0f52      	lsrs	r2, r2, #29
 8003050:	3201      	adds	r2, #1
      SystemCoreClock = pllvco/pllr;
 8003052:	fbb3 f3f2 	udiv	r3, r3, r2
 8003056:	4a08      	ldr	r2, [pc, #32]	; (8003078 <SystemCoreClockUpdate+0xb4>)
 8003058:	6013      	str	r3, [r2, #0]
      break;
 800305a:	e7cb      	b.n	8002ff4 <SystemCoreClockUpdate+0x30>
        pllvco = (HSI_VALUE / pllm);
 800305c:	4a08      	ldr	r2, [pc, #32]	; (8003080 <SystemCoreClockUpdate+0xbc>)
 800305e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003062:	e7ec      	b.n	800303e <SystemCoreClockUpdate+0x7a>
        pllvco = (HSE_VALUE / pllm);
 8003064:	4a07      	ldr	r2, [pc, #28]	; (8003084 <SystemCoreClockUpdate+0xc0>)
 8003066:	fbb2 f3f3 	udiv	r3, r2, r3
 800306a:	e7e8      	b.n	800303e <SystemCoreClockUpdate+0x7a>
      SystemCoreClock = msirange;
 800306c:	4b02      	ldr	r3, [pc, #8]	; (8003078 <SystemCoreClockUpdate+0xb4>)
 800306e:	6019      	str	r1, [r3, #0]
      break;
 8003070:	e7c0      	b.n	8002ff4 <SystemCoreClockUpdate+0x30>
 8003072:	bf00      	nop
 8003074:	0800e620 	.word	0x0800e620
 8003078:	20000018 	.word	0x20000018
 800307c:	0800e5c0 	.word	0x0800e5c0
 8003080:	00f42400 	.word	0x00f42400
 8003084:	01e84800 	.word	0x01e84800

08003088 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM2)
 8003088:	6803      	ldr	r3, [r0, #0]
 800308a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800308e:	d000      	beq.n	8003092 <HAL_TIM_Base_MspInit+0xa>
 8003090:	4770      	bx	lr
{
 8003092:	b082      	sub	sp, #8
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003094:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003098:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800309a:	f042 0201 	orr.w	r2, r2, #1
 800309e:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80030a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030a2:	f003 0301 	and.w	r3, r3, #1
 80030a6:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80030a8:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80030aa:	b002      	add	sp, #8
 80030ac:	4770      	bx	lr
	...

080030b0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80030b0:	b500      	push	{lr}
 80030b2:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030b4:	2300      	movs	r3, #0
 80030b6:	9301      	str	r3, [sp, #4]
 80030b8:	9302      	str	r3, [sp, #8]
 80030ba:	9303      	str	r3, [sp, #12]
 80030bc:	9304      	str	r3, [sp, #16]
 80030be:	9305      	str	r3, [sp, #20]
  if(timHandle->Instance==TIM2)
 80030c0:	6803      	ldr	r3, [r0, #0]
 80030c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030c6:	d002      	beq.n	80030ce <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80030c8:	b007      	add	sp, #28
 80030ca:	f85d fb04 	ldr.w	pc, [sp], #4
  SET_BIT(RCC->AHB2ENR, Periphs);
 80030ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80030d4:	f042 0202 	orr.w	r2, r2, #2
 80030d8:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80030da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030dc:	f003 0302 	and.w	r3, r3, #2
 80030e0:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80030e2:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80030e4:	2308      	movs	r3, #8
 80030e6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030e8:	2302      	movs	r3, #2
 80030ea:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80030ec:	2301      	movs	r3, #1
 80030ee:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030f0:	a901      	add	r1, sp, #4
 80030f2:	4802      	ldr	r0, [pc, #8]	; (80030fc <HAL_TIM_MspPostInit+0x4c>)
 80030f4:	f001 f8ce 	bl	8004294 <HAL_GPIO_Init>
}
 80030f8:	e7e6      	b.n	80030c8 <HAL_TIM_MspPostInit+0x18>
 80030fa:	bf00      	nop
 80030fc:	48000400 	.word	0x48000400

08003100 <MX_TIM2_Init>:
{
 8003100:	b500      	push	{lr}
 8003102:	b08f      	sub	sp, #60	; 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003104:	2300      	movs	r3, #0
 8003106:	930a      	str	r3, [sp, #40]	; 0x28
 8003108:	930b      	str	r3, [sp, #44]	; 0x2c
 800310a:	930c      	str	r3, [sp, #48]	; 0x30
 800310c:	930d      	str	r3, [sp, #52]	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800310e:	9307      	str	r3, [sp, #28]
 8003110:	9308      	str	r3, [sp, #32]
 8003112:	9309      	str	r3, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003114:	9300      	str	r3, [sp, #0]
 8003116:	9301      	str	r3, [sp, #4]
 8003118:	9302      	str	r3, [sp, #8]
 800311a:	9303      	str	r3, [sp, #12]
 800311c:	9304      	str	r3, [sp, #16]
 800311e:	9305      	str	r3, [sp, #20]
 8003120:	9306      	str	r3, [sp, #24]
  htim2.Instance = TIM2;
 8003122:	4823      	ldr	r0, [pc, #140]	; (80031b0 <MX_TIM2_Init+0xb0>)
 8003124:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003128:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 639;
 800312a:	f240 227f 	movw	r2, #639	; 0x27f
 800312e:	6042      	str	r2, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003130:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 9;
 8003132:	2209      	movs	r2, #9
 8003134:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003136:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003138:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800313a:	f003 ff67 	bl	800700c <HAL_TIM_Base_Init>
 800313e:	bb40      	cbnz	r0, 8003192 <MX_TIM2_Init+0x92>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003140:	a90e      	add	r1, sp, #56	; 0x38
 8003142:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003146:	f841 3d10 	str.w	r3, [r1, #-16]!
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800314a:	4819      	ldr	r0, [pc, #100]	; (80031b0 <MX_TIM2_Init+0xb0>)
 800314c:	f004 f872 	bl	8007234 <HAL_TIM_ConfigClockSource>
 8003150:	bb10      	cbnz	r0, 8003198 <MX_TIM2_Init+0x98>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003152:	4817      	ldr	r0, [pc, #92]	; (80031b0 <MX_TIM2_Init+0xb0>)
 8003154:	f003 ff73 	bl	800703e <HAL_TIM_PWM_Init>
 8003158:	bb08      	cbnz	r0, 800319e <MX_TIM2_Init+0x9e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800315a:	2320      	movs	r3, #32
 800315c:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800315e:	2300      	movs	r3, #0
 8003160:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003162:	a907      	add	r1, sp, #28
 8003164:	4812      	ldr	r0, [pc, #72]	; (80031b0 <MX_TIM2_Init+0xb0>)
 8003166:	f004 f947 	bl	80073f8 <HAL_TIMEx_MasterConfigSynchronization>
 800316a:	b9d8      	cbnz	r0, 80031a4 <MX_TIM2_Init+0xa4>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800316c:	2360      	movs	r3, #96	; 0x60
 800316e:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 9;
 8003170:	2309      	movs	r3, #9
 8003172:	9301      	str	r3, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003174:	2300      	movs	r3, #0
 8003176:	9302      	str	r3, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003178:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800317a:	2204      	movs	r2, #4
 800317c:	4669      	mov	r1, sp
 800317e:	480c      	ldr	r0, [pc, #48]	; (80031b0 <MX_TIM2_Init+0xb0>)
 8003180:	f003 ffb2 	bl	80070e8 <HAL_TIM_PWM_ConfigChannel>
 8003184:	b988      	cbnz	r0, 80031aa <MX_TIM2_Init+0xaa>
  HAL_TIM_MspPostInit(&htim2);
 8003186:	480a      	ldr	r0, [pc, #40]	; (80031b0 <MX_TIM2_Init+0xb0>)
 8003188:	f7ff ff92 	bl	80030b0 <HAL_TIM_MspPostInit>
}
 800318c:	b00f      	add	sp, #60	; 0x3c
 800318e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8003192:	f7ff fd15 	bl	8002bc0 <Error_Handler>
 8003196:	e7d3      	b.n	8003140 <MX_TIM2_Init+0x40>
    Error_Handler();
 8003198:	f7ff fd12 	bl	8002bc0 <Error_Handler>
 800319c:	e7d9      	b.n	8003152 <MX_TIM2_Init+0x52>
    Error_Handler();
 800319e:	f7ff fd0f 	bl	8002bc0 <Error_Handler>
 80031a2:	e7da      	b.n	800315a <MX_TIM2_Init+0x5a>
    Error_Handler();
 80031a4:	f7ff fd0c 	bl	8002bc0 <Error_Handler>
 80031a8:	e7e0      	b.n	800316c <MX_TIM2_Init+0x6c>
    Error_Handler();
 80031aa:	f7ff fd09 	bl	8002bc0 <Error_Handler>
 80031ae:	e7ea      	b.n	8003186 <MX_TIM2_Init+0x86>
 80031b0:	20004f98 	.word	0x20004f98

080031b4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80031b4:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 80031b6:	4818      	ldr	r0, [pc, #96]	; (8003218 <MX_USART1_UART_Init+0x64>)
 80031b8:	4b18      	ldr	r3, [pc, #96]	; (800321c <MX_USART1_UART_Init+0x68>)
 80031ba:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 80031bc:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80031c0:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80031c2:	2300      	movs	r3, #0
 80031c4:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80031c6:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80031c8:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80031ca:	220c      	movs	r2, #12
 80031cc:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031ce:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 80031d0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80031d4:	61c2      	str	r2, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80031d6:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80031d8:	6243      	str	r3, [r0, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80031da:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80031dc:	f005 fa7b 	bl	80086d6 <HAL_UART_Init>
 80031e0:	b970      	cbnz	r0, 8003200 <MX_USART1_UART_Init+0x4c>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80031e2:	2100      	movs	r1, #0
 80031e4:	480c      	ldr	r0, [pc, #48]	; (8003218 <MX_USART1_UART_Init+0x64>)
 80031e6:	f005 fb02 	bl	80087ee <HAL_UARTEx_SetTxFifoThreshold>
 80031ea:	b960      	cbnz	r0, 8003206 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80031ec:	2100      	movs	r1, #0
 80031ee:	480a      	ldr	r0, [pc, #40]	; (8003218 <MX_USART1_UART_Init+0x64>)
 80031f0:	f005 fb22 	bl	8008838 <HAL_UARTEx_SetRxFifoThreshold>
 80031f4:	b950      	cbnz	r0, 800320c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80031f6:	4808      	ldr	r0, [pc, #32]	; (8003218 <MX_USART1_UART_Init+0x64>)
 80031f8:	f005 fada 	bl	80087b0 <HAL_UARTEx_DisableFifoMode>
 80031fc:	b948      	cbnz	r0, 8003212 <MX_USART1_UART_Init+0x5e>
  {
    Error_Handler();
  }

}
 80031fe:	bd08      	pop	{r3, pc}
    Error_Handler();
 8003200:	f7ff fcde 	bl	8002bc0 <Error_Handler>
 8003204:	e7ed      	b.n	80031e2 <MX_USART1_UART_Init+0x2e>
    Error_Handler();
 8003206:	f7ff fcdb 	bl	8002bc0 <Error_Handler>
 800320a:	e7ef      	b.n	80031ec <MX_USART1_UART_Init+0x38>
    Error_Handler();
 800320c:	f7ff fcd8 	bl	8002bc0 <Error_Handler>
 8003210:	e7f1      	b.n	80031f6 <MX_USART1_UART_Init+0x42>
    Error_Handler();
 8003212:	f7ff fcd5 	bl	8002bc0 <Error_Handler>
}
 8003216:	e7f2      	b.n	80031fe <MX_USART1_UART_Init+0x4a>
 8003218:	20004fd8 	.word	0x20004fd8
 800321c:	40013800 	.word	0x40013800

08003220 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003220:	b500      	push	{lr}
 8003222:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003224:	2300      	movs	r3, #0
 8003226:	9303      	str	r3, [sp, #12]
 8003228:	9304      	str	r3, [sp, #16]
 800322a:	9305      	str	r3, [sp, #20]
 800322c:	9306      	str	r3, [sp, #24]
 800322e:	9307      	str	r3, [sp, #28]
  if(uartHandle->Instance==USART1)
 8003230:	6802      	ldr	r2, [r0, #0]
 8003232:	4b12      	ldr	r3, [pc, #72]	; (800327c <HAL_UART_MspInit+0x5c>)
 8003234:	429a      	cmp	r2, r3
 8003236:	d002      	beq.n	800323e <HAL_UART_MspInit+0x1e>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003238:	b009      	add	sp, #36	; 0x24
 800323a:	f85d fb04 	ldr.w	pc, [sp], #4
  SET_BIT(RCC->APB2ENR, Periphs);
 800323e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003242:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003244:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003248:	661a      	str	r2, [r3, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800324a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800324c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003250:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8003252:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003254:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003256:	f042 0202 	orr.w	r2, r2, #2
 800325a:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800325c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800325e:	f003 0302 	and.w	r3, r3, #2
 8003262:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8003264:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003266:	23c0      	movs	r3, #192	; 0xc0
 8003268:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800326a:	2302      	movs	r3, #2
 800326c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800326e:	2307      	movs	r3, #7
 8003270:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003272:	a903      	add	r1, sp, #12
 8003274:	4802      	ldr	r0, [pc, #8]	; (8003280 <HAL_UART_MspInit+0x60>)
 8003276:	f001 f80d 	bl	8004294 <HAL_GPIO_Init>
}
 800327a:	e7dd      	b.n	8003238 <HAL_UART_MspInit+0x18>
 800327c:	40013800 	.word	0x40013800
 8003280:	48000400 	.word	0x48000400

08003284 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8003284:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003286:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003288:	3304      	adds	r3, #4

0800328a <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800328a:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800328c:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800328e:	d3f9      	bcc.n	8003284 <CopyDataInit>
  bx lr
 8003290:	4770      	bx	lr

08003292 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8003292:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8003294:	3004      	adds	r0, #4

08003296 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8003296:	4288      	cmp	r0, r1
  bcc FillZerobss
 8003298:	d3fb      	bcc.n	8003292 <FillZerobss>
  bx lr
 800329a:	4770      	bx	lr

0800329c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800329c:	480c      	ldr	r0, [pc, #48]	; (80032d0 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 800329e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 80032a0:	480c      	ldr	r0, [pc, #48]	; (80032d4 <LoopForever+0x8>)
 80032a2:	490d      	ldr	r1, [pc, #52]	; (80032d8 <LoopForever+0xc>)
 80032a4:	4a0d      	ldr	r2, [pc, #52]	; (80032dc <LoopForever+0x10>)
 80032a6:	2300      	movs	r3, #0
 80032a8:	f7ff ffef 	bl	800328a <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 80032ac:	480c      	ldr	r0, [pc, #48]	; (80032e0 <LoopForever+0x14>)
 80032ae:	490d      	ldr	r1, [pc, #52]	; (80032e4 <LoopForever+0x18>)
 80032b0:	2300      	movs	r3, #0
 80032b2:	f7ff fff0 	bl	8003296 <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 80032b6:	480c      	ldr	r0, [pc, #48]	; (80032e8 <LoopForever+0x1c>)
 80032b8:	490c      	ldr	r1, [pc, #48]	; (80032ec <LoopForever+0x20>)
 80032ba:	2300      	movs	r3, #0
 80032bc:	f7ff ffeb 	bl	8003296 <LoopFillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80032c0:	f7ff fe4e 	bl	8002f60 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80032c4:	f009 ffe2 	bl	800d28c <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 80032c8:	f7ff fc52 	bl	8002b70 <main>

080032cc <LoopForever>:

LoopForever:
  b LoopForever
 80032cc:	e7fe      	b.n	80032cc <LoopForever>
 80032ce:	0000      	.short	0x0000
  ldr   r0, =_estack
 80032d0:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 80032d4:	20000004 	.word	0x20000004
 80032d8:	200000d8 	.word	0x200000d8
 80032dc:	0800e910 	.word	0x0800e910
  INIT_BSS _sbss, _ebss
 80032e0:	20000188 	.word	0x20000188
 80032e4:	20005170 	.word	0x20005170
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 80032e8:	200300c4 	.word	0x200300c4
 80032ec:	20030b5a 	.word	0x20030b5a

080032f0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80032f0:	e7fe      	b.n	80032f0 <ADC1_IRQHandler>
	...

080032f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032f4:	b510      	push	{r4, lr}
#if (DATA_CACHE_ENABLE == 0U)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032f6:	4a09      	ldr	r2, [pc, #36]	; (800331c <HAL_Init+0x28>)
 80032f8:	6813      	ldr	r3, [r2, #0]
 80032fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003300:	2003      	movs	r0, #3
 8003302:	f000 fd47 	bl	8003d94 <HAL_NVIC_SetPriorityGrouping>
  
  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003306:	2000      	movs	r0, #0
 8003308:	f7ff fdb2 	bl	8002e70 <HAL_InitTick>
 800330c:	b110      	cbz	r0, 8003314 <HAL_Init+0x20>
  {
    status = HAL_ERROR;
 800330e:	2401      	movs	r4, #1
    HAL_MspInit();
  }

  /* Return function status */
  return status;
}
 8003310:	4620      	mov	r0, r4
 8003312:	bd10      	pop	{r4, pc}
 8003314:	4604      	mov	r4, r0
    HAL_MspInit();
 8003316:	f7ff fd8b 	bl	8002e30 <HAL_MspInit>
 800331a:	e7f9      	b.n	8003310 <HAL_Init+0x1c>
 800331c:	58004000 	.word	0x58004000

08003320 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8003320:	4a03      	ldr	r2, [pc, #12]	; (8003330 <HAL_IncTick+0x10>)
 8003322:	6813      	ldr	r3, [r2, #0]
 8003324:	4903      	ldr	r1, [pc, #12]	; (8003334 <HAL_IncTick+0x14>)
 8003326:	6809      	ldr	r1, [r1, #0]
 8003328:	440b      	add	r3, r1
 800332a:	6013      	str	r3, [r2, #0]
}
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	20005064 	.word	0x20005064
 8003334:	2000001c 	.word	0x2000001c

08003338 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003338:	4b01      	ldr	r3, [pc, #4]	; (8003340 <HAL_GetTick+0x8>)
 800333a:	6818      	ldr	r0, [r3, #0]
}
 800333c:	4770      	bx	lr
 800333e:	bf00      	nop
 8003340:	20005064 	.word	0x20005064

08003344 <HAL_GetTickPrio>:
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
  return uwTickPrio;
}
 8003344:	4b01      	ldr	r3, [pc, #4]	; (800334c <HAL_GetTickPrio+0x8>)
 8003346:	6818      	ldr	r0, [r3, #0]
 8003348:	4770      	bx	lr
 800334a:	bf00      	nop
 800334c:	20000020 	.word	0x20000020

08003350 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
  __weak void HAL_Delay(uint32_t Delay)
  {
 8003350:	b538      	push	{r3, r4, r5, lr}
 8003352:	4604      	mov	r4, r0
    uint32_t tickstart = HAL_GetTick();
 8003354:	f7ff fff0 	bl	8003338 <HAL_GetTick>
 8003358:	4605      	mov	r5, r0
    uint32_t wait = Delay;
  
    /* Add a freq to guarantee minimum wait */
    if (wait < HAL_MAX_DELAY)
 800335a:	f1b4 3fff 	cmp.w	r4, #4294967295
 800335e:	d002      	beq.n	8003366 <HAL_Delay+0x16>
    {
      wait += (uint32_t)(uwTickFreq);
 8003360:	4b04      	ldr	r3, [pc, #16]	; (8003374 <HAL_Delay+0x24>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	441c      	add	r4, r3
    }
  
    while ((HAL_GetTick() - tickstart) < wait)
 8003366:	f7ff ffe7 	bl	8003338 <HAL_GetTick>
 800336a:	1b40      	subs	r0, r0, r5
 800336c:	42a0      	cmp	r0, r4
 800336e:	d3fa      	bcc.n	8003366 <HAL_Delay+0x16>
    {
    }
  }
 8003370:	bd38      	pop	{r3, r4, r5, pc}
 8003372:	bf00      	nop
 8003374:	2000001c 	.word	0x2000001c

08003378 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003378:	b530      	push	{r4, r5, lr}
 800337a:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800337c:	2300      	movs	r3, #0
 800337e:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003380:	2800      	cmp	r0, #0
 8003382:	f000 80de 	beq.w	8003542 <HAL_ADC_Init+0x1ca>
 8003386:	4604      	mov	r4, r0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003388:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800338a:	b303      	cbz	r3, 80033ce <HAL_ADC_Init+0x56>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800338c:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800338e:	689a      	ldr	r2, [r3, #8]
 8003390:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
 8003394:	d005      	beq.n	80033a2 <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003396:	689a      	ldr	r2, [r3, #8]
 8003398:	f022 4220 	bic.w	r2, r2, #2684354560	; 0xa0000000
 800339c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80033a0:	609a      	str	r2, [r3, #8]
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80033a2:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80033a4:	6893      	ldr	r3, [r2, #8]
 80033a6:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80033aa:	d11d      	bne.n	80033e8 <HAL_ADC_Init+0x70>
  MODIFY_REG(ADCx->CR,
 80033ac:	6893      	ldr	r3, [r2, #8]
 80033ae:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80033b2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80033b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033ba:	6093      	str	r3, [r2, #8]
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80033bc:	4b62      	ldr	r3, [pc, #392]	; (8003548 <HAL_ADC_Init+0x1d0>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	099b      	lsrs	r3, r3, #6
 80033c2:	4a62      	ldr	r2, [pc, #392]	; (800354c <HAL_ADC_Init+0x1d4>)
 80033c4:	fba2 2303 	umull	r2, r3, r2, r3
 80033c8:	099b      	lsrs	r3, r3, #6
 80033ca:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80033cc:	e009      	b.n	80033e2 <HAL_ADC_Init+0x6a>
    HAL_ADC_MspInit(hadc);
 80033ce:	f7fd fd63 	bl	8000e98 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80033d2:	2300      	movs	r3, #0
 80033d4:	65a3      	str	r3, [r4, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 80033d6:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 80033da:	e7d7      	b.n	800338c <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 80033dc:	9b01      	ldr	r3, [sp, #4]
 80033de:	3b01      	subs	r3, #1
 80033e0:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80033e2:	9b01      	ldr	r3, [sp, #4]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d1f9      	bne.n	80033dc <HAL_ADC_Init+0x64>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80033e8:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80033ea:	689a      	ldr	r2, [r3, #8]
 80033ec:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 80033f0:	d178      	bne.n	80034e4 <HAL_ADC_Init+0x16c>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033f2:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80033f4:	f042 0210 	orr.w	r2, r2, #16
 80033f8:	6562      	str	r2, [r4, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033fa:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80033fc:	f042 0201 	orr.w	r2, r2, #1
 8003400:	65a2      	str	r2, [r4, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003402:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003404:	689a      	ldr	r2, [r3, #8]
 8003406:	f012 0f04 	tst.w	r2, #4
 800340a:	d06d      	beq.n	80034e8 <HAL_ADC_Init+0x170>
 800340c:	2101      	movs	r1, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800340e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003410:	f012 0f10 	tst.w	r2, #16
 8003414:	f040 808e 	bne.w	8003534 <HAL_ADC_Init+0x1bc>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003418:	2900      	cmp	r1, #0
 800341a:	f040 808b 	bne.w	8003534 <HAL_ADC_Init+0x1bc>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800341e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003420:	f422 7281 	bic.w	r2, r2, #258	; 0x102
 8003424:	f042 0202 	orr.w	r2, r2, #2
 8003428:	6562      	str	r2, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	f013 0f01 	tst.w	r3, #1
 8003430:	d10b      	bne.n	800344a <HAL_ADC_Init+0xd2>
 8003432:	4b47      	ldr	r3, [pc, #284]	; (8003550 <HAL_ADC_Init+0x1d8>)
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	f013 0f01 	tst.w	r3, #1
 800343a:	d106      	bne.n	800344a <HAL_ADC_Init+0xd2>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800343c:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800343e:	4945      	ldr	r1, [pc, #276]	; (8003554 <HAL_ADC_Init+0x1dc>)
 8003440:	688a      	ldr	r2, [r1, #8]
 8003442:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 8003446:	4313      	orrs	r3, r2
 8003448:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800344a:	7e62      	ldrb	r2, [r4, #25]
                hadc->Init.Overrun                                                     |
 800344c:	6b63      	ldr	r3, [r4, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800344e:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                hadc->Init.DataAlign                                                   |
 8003452:	68e2      	ldr	r2, [r4, #12]
                hadc->Init.Overrun                                                     |
 8003454:	4313      	orrs	r3, r2
                hadc->Init.Resolution                                                  |
 8003456:	68a2      	ldr	r2, [r4, #8]
                hadc->Init.DataAlign                                                   |
 8003458:	4313      	orrs	r3, r2
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800345a:	f894 2020 	ldrb.w	r2, [r4, #32]
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800345e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003462:	2a01      	cmp	r2, #1
 8003464:	d042      	beq.n	80034ec <HAL_ADC_Init+0x174>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003466:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003468:	b122      	cbz	r2, 8003474 <HAL_ADC_Init+0xfc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800346a:	f402 7270 	and.w	r2, r2, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800346e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003470:	430a      	orrs	r2, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003472:	4313      	orrs	r3, r2
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003474:	6821      	ldr	r1, [r4, #0]
 8003476:	68cd      	ldr	r5, [r1, #12]
 8003478:	4a37      	ldr	r2, [pc, #220]	; (8003558 <HAL_ADC_Init+0x1e0>)
 800347a:	402a      	ands	r2, r5
 800347c:	4313      	orrs	r3, r2
 800347e:	60cb      	str	r3, [r1, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003480:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003482:	689a      	ldr	r2, [r3, #8]
 8003484:	f012 0f04 	tst.w	r2, #4
 8003488:	d035      	beq.n	80034f6 <HAL_ADC_Init+0x17e>
 800348a:	2101      	movs	r1, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800348c:	689a      	ldr	r2, [r3, #8]
 800348e:	f012 0f08 	tst.w	r2, #8
 8003492:	d032      	beq.n	80034fa <HAL_ADC_Init+0x182>
 8003494:	2201      	movs	r2, #1
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003496:	b9b1      	cbnz	r1, 80034c6 <HAL_ADC_Init+0x14e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003498:	b9aa      	cbnz	r2, 80034c6 <HAL_ADC_Init+0x14e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800349a:	7e21      	ldrb	r1, [r4, #24]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800349c:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 80034a0:	0052      	lsls	r2, r2, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80034a2:	ea42 3181 	orr.w	r1, r2, r1, lsl #14

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80034a6:	68da      	ldr	r2, [r3, #12]
 80034a8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80034ac:	f022 0202 	bic.w	r2, r2, #2
 80034b0:	430a      	orrs	r2, r1
 80034b2:	60da      	str	r2, [r3, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80034b4:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d020      	beq.n	80034fe <HAL_ADC_Init+0x186>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80034bc:	6822      	ldr	r2, [r4, #0]
 80034be:	6913      	ldr	r3, [r2, #16]
 80034c0:	f023 0301 	bic.w	r3, r3, #1
 80034c4:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80034c6:	6923      	ldr	r3, [r4, #16]
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d02a      	beq.n	8003522 <HAL_ADC_Init+0x1aa>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80034cc:	6822      	ldr	r2, [r4, #0]
 80034ce:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80034d0:	f023 030f 	bic.w	r3, r3, #15
 80034d4:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80034d6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80034d8:	f023 0303 	bic.w	r3, r3, #3
 80034dc:	f043 0301 	orr.w	r3, r3, #1
 80034e0:	6563      	str	r3, [r4, #84]	; 0x54
 80034e2:	e02c      	b.n	800353e <HAL_ADC_Init+0x1c6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034e4:	2000      	movs	r0, #0
 80034e6:	e78d      	b.n	8003404 <HAL_ADC_Init+0x8c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80034e8:	2100      	movs	r1, #0
 80034ea:	e790      	b.n	800340e <HAL_ADC_Init+0x96>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80034ec:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80034ee:	3a01      	subs	r2, #1
 80034f0:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 80034f4:	e7b7      	b.n	8003466 <HAL_ADC_Init+0xee>
 80034f6:	2100      	movs	r1, #0
 80034f8:	e7c8      	b.n	800348c <HAL_ADC_Init+0x114>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80034fa:	2200      	movs	r2, #0
 80034fc:	e7cb      	b.n	8003496 <HAL_ADC_Init+0x11e>
        MODIFY_REG(hadc->Instance->CFGR2,
 80034fe:	6821      	ldr	r1, [r4, #0]
 8003500:	690b      	ldr	r3, [r1, #16]
 8003502:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003506:	f023 0304 	bic.w	r3, r3, #4
 800350a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800350c:	6c25      	ldr	r5, [r4, #64]	; 0x40
 800350e:	432a      	orrs	r2, r5
 8003510:	6c65      	ldr	r5, [r4, #68]	; 0x44
 8003512:	432a      	orrs	r2, r5
 8003514:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8003516:	432a      	orrs	r2, r5
 8003518:	4313      	orrs	r3, r2
 800351a:	f043 0301 	orr.w	r3, r3, #1
 800351e:	610b      	str	r3, [r1, #16]
 8003520:	e7d1      	b.n	80034c6 <HAL_ADC_Init+0x14e>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003522:	6821      	ldr	r1, [r4, #0]
 8003524:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8003526:	f023 030f 	bic.w	r3, r3, #15
 800352a:	69e2      	ldr	r2, [r4, #28]
 800352c:	3a01      	subs	r2, #1
 800352e:	4313      	orrs	r3, r2
 8003530:	630b      	str	r3, [r1, #48]	; 0x30
 8003532:	e7d0      	b.n	80034d6 <HAL_ADC_Init+0x15e>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003534:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003536:	f043 0310 	orr.w	r3, r3, #16
 800353a:	6563      	str	r3, [r4, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800353c:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 800353e:	b003      	add	sp, #12
 8003540:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8003542:	2001      	movs	r0, #1
 8003544:	e7fb      	b.n	800353e <HAL_ADC_Init+0x1c6>
 8003546:	bf00      	nop
 8003548:	20000018 	.word	0x20000018
 800354c:	053e2d63 	.word	0x053e2d63
 8003550:	50040000 	.word	0x50040000
 8003554:	50040300 	.word	0x50040300
 8003558:	fff0c007 	.word	0xfff0c007

0800355c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800355c:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800355e:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8003560:	f7fd ff24 	bl	80013ac <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003564:	bd08      	pop	{r3, pc}

08003566 <ADC_DMAConvCplt>:
{
 8003566:	b508      	push	{r3, lr}
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003568:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800356a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800356c:	f012 0f50 	tst.w	r2, #80	; 0x50
 8003570:	d131      	bne.n	80035d6 <ADC_DMAConvCplt+0x70>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003572:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003574:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003578:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	6811      	ldr	r1, [r2, #0]
 800357e:	f011 0f08 	tst.w	r1, #8
 8003582:	d014      	beq.n	80035ae <ADC_DMAConvCplt+0x48>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003584:	68d1      	ldr	r1, [r2, #12]
 8003586:	f411 6f40 	tst.w	r1, #3072	; 0xc00
 800358a:	d120      	bne.n	80035ce <ADC_DMAConvCplt+0x68>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800358c:	68d2      	ldr	r2, [r2, #12]
 800358e:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8003592:	d11c      	bne.n	80035ce <ADC_DMAConvCplt+0x68>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003594:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003596:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800359a:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800359c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800359e:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 80035a2:	d114      	bne.n	80035ce <ADC_DMAConvCplt+0x68>
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80035a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80035a6:	f042 0201 	orr.w	r2, r2, #1
 80035aa:	655a      	str	r2, [r3, #84]	; 0x54
 80035ac:	e00f      	b.n	80035ce <ADC_DMAConvCplt+0x68>
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80035ae:	68d2      	ldr	r2, [r2, #12]
 80035b0:	f012 0f02 	tst.w	r2, #2
 80035b4:	d10b      	bne.n	80035ce <ADC_DMAConvCplt+0x68>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80035b6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80035b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80035bc:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80035be:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80035c0:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 80035c4:	d103      	bne.n	80035ce <ADC_DMAConvCplt+0x68>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80035c6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80035c8:	f042 0201 	orr.w	r2, r2, #1
 80035cc:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 80035ce:	4618      	mov	r0, r3
 80035d0:	f7fd fedc 	bl	800138c <HAL_ADC_ConvCpltCallback>
}
 80035d4:	bd08      	pop	{r3, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80035d6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80035d8:	f012 0f10 	tst.w	r2, #16
 80035dc:	d103      	bne.n	80035e6 <ADC_DMAConvCplt+0x80>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80035de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035e2:	4798      	blx	r3
}
 80035e4:	e7f6      	b.n	80035d4 <ADC_DMAConvCplt+0x6e>
      HAL_ADC_ErrorCallback(hadc);
 80035e6:	4618      	mov	r0, r3
 80035e8:	f7fd fec8 	bl	800137c <HAL_ADC_ErrorCallback>
 80035ec:	e7f2      	b.n	80035d4 <ADC_DMAConvCplt+0x6e>

080035ee <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80035ee:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80035f0:	6a80      	ldr	r0, [r0, #40]	; 0x28

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80035f2:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80035f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035f8:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80035fa:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80035fc:	f043 0304 	orr.w	r3, r3, #4
 8003600:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003602:	f7fd febb 	bl	800137c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003606:	bd08      	pop	{r3, pc}

08003608 <HAL_ADC_ConfigChannel>:
{
 8003608:	b4f0      	push	{r4, r5, r6, r7}
 800360a:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0;
 800360c:	2200      	movs	r2, #0
 800360e:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8003610:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 8003614:	2a01      	cmp	r2, #1
 8003616:	f000 8204 	beq.w	8003a22 <HAL_ADC_ConfigChannel+0x41a>
 800361a:	4603      	mov	r3, r0
 800361c:	2201      	movs	r2, #1
 800361e:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003622:	6806      	ldr	r6, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003624:	68b0      	ldr	r0, [r6, #8]
 8003626:	f010 0f04 	tst.w	r0, #4
 800362a:	d00a      	beq.n	8003642 <HAL_ADC_ConfigChannel+0x3a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800362c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800362e:	f042 0220 	orr.w	r2, r2, #32
 8003632:	655a      	str	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8003634:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8003636:	2200      	movs	r2, #0
 8003638:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 800363c:	b002      	add	sp, #8
 800363e:	bcf0      	pop	{r4, r5, r6, r7}
 8003640:	4770      	bx	lr
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003642:	684d      	ldr	r5, [r1, #4]
 8003644:	680c      	ldr	r4, [r1, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003646:	3630      	adds	r6, #48	; 0x30
 8003648:	0a2a      	lsrs	r2, r5, #8
 800364a:	0092      	lsls	r2, r2, #2
 800364c:	f002 020c 	and.w	r2, r2, #12
  MODIFY_REG(*preg,
 8003650:	58b0      	ldr	r0, [r6, r2]
 8003652:	f005 051f 	and.w	r5, r5, #31
 8003656:	271f      	movs	r7, #31
 8003658:	40af      	lsls	r7, r5
 800365a:	ea20 0007 	bic.w	r0, r0, r7
 800365e:	f3c4 6484 	ubfx	r4, r4, #26, #5
 8003662:	40ac      	lsls	r4, r5
 8003664:	4320      	orrs	r0, r4
 8003666:	50b0      	str	r0, [r6, r2]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003668:	681a      	ldr	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800366a:	6890      	ldr	r0, [r2, #8]
 800366c:	f010 0f04 	tst.w	r0, #4
 8003670:	d06a      	beq.n	8003748 <HAL_ADC_ConfigChannel+0x140>
 8003672:	2001      	movs	r0, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003674:	6894      	ldr	r4, [r2, #8]
 8003676:	f014 0f08 	tst.w	r4, #8
 800367a:	d067      	beq.n	800374c <HAL_ADC_ConfigChannel+0x144>
 800367c:	2401      	movs	r4, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800367e:	bb50      	cbnz	r0, 80036d6 <HAL_ADC_ConfigChannel+0xce>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003680:	bb4c      	cbnz	r4, 80036d6 <HAL_ADC_ConfigChannel+0xce>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003682:	680e      	ldr	r6, [r1, #0]
 8003684:	688d      	ldr	r5, [r1, #8]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003686:	3214      	adds	r2, #20
 8003688:	0e70      	lsrs	r0, r6, #25
 800368a:	0080      	lsls	r0, r0, #2
 800368c:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 8003690:	5814      	ldr	r4, [r2, r0]
 8003692:	f3c6 5604 	ubfx	r6, r6, #20, #5
 8003696:	2707      	movs	r7, #7
 8003698:	40b7      	lsls	r7, r6
 800369a:	ea24 0407 	bic.w	r4, r4, r7
 800369e:	40b5      	lsls	r5, r6
 80036a0:	432c      	orrs	r4, r5
 80036a2:	5014      	str	r4, [r2, r0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80036a4:	694c      	ldr	r4, [r1, #20]
 80036a6:	6818      	ldr	r0, [r3, #0]
 80036a8:	68c2      	ldr	r2, [r0, #12]
 80036aa:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80036ae:	0052      	lsls	r2, r2, #1
 80036b0:	fa04 f202 	lsl.w	r2, r4, r2
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80036b4:	690d      	ldr	r5, [r1, #16]
 80036b6:	2d04      	cmp	r5, #4
 80036b8:	d04a      	beq.n	8003750 <HAL_ADC_ConfigChannel+0x148>
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80036ba:	680e      	ldr	r6, [r1, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80036bc:	3060      	adds	r0, #96	; 0x60
  MODIFY_REG(*preg,
 80036be:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
 80036c2:	4cb6      	ldr	r4, [pc, #728]	; (800399c <HAL_ADC_ConfigChannel+0x394>)
 80036c4:	403c      	ands	r4, r7
 80036c6:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 80036ca:	4332      	orrs	r2, r6
 80036cc:	4314      	orrs	r4, r2
 80036ce:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 80036d2:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80036d6:	6818      	ldr	r0, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80036d8:	6882      	ldr	r2, [r0, #8]
 80036da:	f012 0f01 	tst.w	r2, #1
 80036de:	f040 819a 	bne.w	8003a16 <HAL_ADC_ConfigChannel+0x40e>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80036e2:	680a      	ldr	r2, [r1, #0]
 80036e4:	68cd      	ldr	r5, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 80036e6:	f8d0 40b0 	ldr.w	r4, [r0, #176]	; 0xb0
 80036ea:	f3c2 0612 	ubfx	r6, r2, #0, #19
 80036ee:	ea24 0406 	bic.w	r4, r4, r6
 80036f2:	f005 0618 	and.w	r6, r5, #24
 80036f6:	4daa      	ldr	r5, [pc, #680]	; (80039a0 <HAL_ADC_ConfigChannel+0x398>)
 80036f8:	40f5      	lsrs	r5, r6
 80036fa:	402a      	ands	r2, r5
 80036fc:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8003700:	4322      	orrs	r2, r4
 8003702:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003706:	68c8      	ldr	r0, [r1, #12]
 8003708:	4aa6      	ldr	r2, [pc, #664]	; (80039a4 <HAL_ADC_ConfigChannel+0x39c>)
 800370a:	4290      	cmp	r0, r2
 800370c:	d07b      	beq.n	8003806 <HAL_ADC_ConfigChannel+0x1fe>
      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800370e:	680a      	ldr	r2, [r1, #0]
 8003710:	49a5      	ldr	r1, [pc, #660]	; (80039a8 <HAL_ADC_ConfigChannel+0x3a0>)
 8003712:	420a      	tst	r2, r1
 8003714:	f000 8181 	beq.w	8003a1a <HAL_ADC_ConfigChannel+0x412>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003718:	49a4      	ldr	r1, [pc, #656]	; (80039ac <HAL_ADC_ConfigChannel+0x3a4>)
 800371a:	6889      	ldr	r1, [r1, #8]
 800371c:	f001 74e0 	and.w	r4, r1, #29360128	; 0x1c00000
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003720:	48a3      	ldr	r0, [pc, #652]	; (80039b0 <HAL_ADC_ConfigChannel+0x3a8>)
 8003722:	6880      	ldr	r0, [r0, #8]
 8003724:	f010 0f01 	tst.w	r0, #1
 8003728:	f040 810b 	bne.w	8003942 <HAL_ADC_ConfigChannel+0x33a>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800372c:	48a1      	ldr	r0, [pc, #644]	; (80039b4 <HAL_ADC_ConfigChannel+0x3ac>)
 800372e:	4282      	cmp	r2, r0
 8003730:	f000 810d 	beq.w	800394e <HAL_ADC_ConfigChannel+0x346>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003734:	48a0      	ldr	r0, [pc, #640]	; (80039b8 <HAL_ADC_ConfigChannel+0x3b0>)
 8003736:	4282      	cmp	r2, r0
 8003738:	f000 8146 	beq.w	80039c8 <HAL_ADC_ConfigChannel+0x3c0>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800373c:	489f      	ldr	r0, [pc, #636]	; (80039bc <HAL_ADC_ConfigChannel+0x3b4>)
 800373e:	4282      	cmp	r2, r0
 8003740:	f000 8156 	beq.w	80039f0 <HAL_ADC_ConfigChannel+0x3e8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003744:	2000      	movs	r0, #0
 8003746:	e776      	b.n	8003636 <HAL_ADC_ConfigChannel+0x2e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003748:	2000      	movs	r0, #0
 800374a:	e793      	b.n	8003674 <HAL_ADC_ConfigChannel+0x6c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800374c:	2400      	movs	r4, #0
 800374e:	e796      	b.n	800367e <HAL_ADC_ConfigChannel+0x76>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003750:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8003752:	6e04      	ldr	r4, [r0, #96]	; 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003754:	f3c4 6484 	ubfx	r4, r4, #26, #5
 8003758:	680a      	ldr	r2, [r1, #0]
 800375a:	f3c2 0512 	ubfx	r5, r2, #0, #19
 800375e:	bb7d      	cbnz	r5, 80037c0 <HAL_ADC_ConfigChannel+0x1b8>
 8003760:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8003764:	4294      	cmp	r4, r2
 8003766:	d030      	beq.n	80037ca <HAL_ADC_ConfigChannel+0x1c2>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003768:	681c      	ldr	r4, [r3, #0]
 800376a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800376c:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800376e:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8003772:	680a      	ldr	r2, [r1, #0]
 8003774:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8003778:	bb65      	cbnz	r5, 80037d4 <HAL_ADC_ConfigChannel+0x1cc>
 800377a:	f3c2 6284 	ubfx	r2, r2, #26, #5
 800377e:	4290      	cmp	r0, r2
 8003780:	d02d      	beq.n	80037de <HAL_ADC_ConfigChannel+0x1d6>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003782:	681c      	ldr	r4, [r3, #0]
 8003784:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8003786:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8003788:	f3c0 6084 	ubfx	r0, r0, #26, #5
 800378c:	680a      	ldr	r2, [r1, #0]
 800378e:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8003792:	bb4d      	cbnz	r5, 80037e8 <HAL_ADC_ConfigChannel+0x1e0>
 8003794:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8003798:	4290      	cmp	r0, r2
 800379a:	d02a      	beq.n	80037f2 <HAL_ADC_ConfigChannel+0x1ea>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800379c:	681c      	ldr	r4, [r3, #0]
 800379e:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80037a0:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80037a2:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80037a6:	680a      	ldr	r2, [r1, #0]
 80037a8:	f3c2 0512 	ubfx	r5, r2, #0, #19
 80037ac:	bb35      	cbnz	r5, 80037fc <HAL_ADC_ConfigChannel+0x1f4>
 80037ae:	f3c2 6284 	ubfx	r2, r2, #26, #5
 80037b2:	4290      	cmp	r0, r2
 80037b4:	d18f      	bne.n	80036d6 <HAL_ADC_ConfigChannel+0xce>
  MODIFY_REG(*preg,
 80037b6:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80037b8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80037bc:	66e2      	str	r2, [r4, #108]	; 0x6c
 80037be:	e78a      	b.n	80036d6 <HAL_ADC_ConfigChannel+0xce>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037c0:	fa92 f2a2 	rbit	r2, r2
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80037c4:	fab2 f282 	clz	r2, r2
 80037c8:	e7cc      	b.n	8003764 <HAL_ADC_ConfigChannel+0x15c>
 80037ca:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80037cc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80037d0:	6602      	str	r2, [r0, #96]	; 0x60
 80037d2:	e7c9      	b.n	8003768 <HAL_ADC_ConfigChannel+0x160>
 80037d4:	fa92 f2a2 	rbit	r2, r2
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80037d8:	fab2 f282 	clz	r2, r2
 80037dc:	e7cf      	b.n	800377e <HAL_ADC_ConfigChannel+0x176>
 80037de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80037e0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80037e4:	6662      	str	r2, [r4, #100]	; 0x64
 80037e6:	e7cc      	b.n	8003782 <HAL_ADC_ConfigChannel+0x17a>
 80037e8:	fa92 f2a2 	rbit	r2, r2
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80037ec:	fab2 f282 	clz	r2, r2
 80037f0:	e7d2      	b.n	8003798 <HAL_ADC_ConfigChannel+0x190>
 80037f2:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 80037f4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80037f8:	66a2      	str	r2, [r4, #104]	; 0x68
 80037fa:	e7cf      	b.n	800379c <HAL_ADC_ConfigChannel+0x194>
 80037fc:	fa92 f2a2 	rbit	r2, r2
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003800:	fab2 f282 	clz	r2, r2
 8003804:	e7d5      	b.n	80037b2 <HAL_ADC_ConfigChannel+0x1aa>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003806:	681d      	ldr	r5, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003808:	680a      	ldr	r2, [r1, #0]
 800380a:	f3c2 0612 	ubfx	r6, r2, #0, #19
 800380e:	bb96      	cbnz	r6, 8003876 <HAL_ADC_ConfigChannel+0x26e>
 8003810:	0e90      	lsrs	r0, r2, #26
 8003812:	3001      	adds	r0, #1
 8003814:	f000 001f 	and.w	r0, r0, #31
 8003818:	2809      	cmp	r0, #9
 800381a:	bf8c      	ite	hi
 800381c:	2000      	movhi	r0, #0
 800381e:	2001      	movls	r0, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003820:	2800      	cmp	r0, #0
 8003822:	d052      	beq.n	80038ca <HAL_ADC_ConfigChannel+0x2c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003824:	bb9e      	cbnz	r6, 800388e <HAL_ADC_ConfigChannel+0x286>
 8003826:	0e94      	lsrs	r4, r2, #26
 8003828:	3401      	adds	r4, #1
 800382a:	06a4      	lsls	r4, r4, #26
 800382c:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8003830:	bbb6      	cbnz	r6, 80038a0 <HAL_ADC_ConfigChannel+0x298>
 8003832:	0e90      	lsrs	r0, r2, #26
 8003834:	3001      	adds	r0, #1
 8003836:	f000 071f 	and.w	r7, r0, #31
 800383a:	2001      	movs	r0, #1
 800383c:	40b8      	lsls	r0, r7
 800383e:	4304      	orrs	r4, r0
 8003840:	bbc6      	cbnz	r6, 80038b4 <HAL_ADC_ConfigChannel+0x2ac>
 8003842:	0e92      	lsrs	r2, r2, #26
 8003844:	3201      	adds	r2, #1
 8003846:	f002 021f 	and.w	r2, r2, #31
 800384a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800384e:	0512      	lsls	r2, r2, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003850:	4322      	orrs	r2, r4
 8003852:	688c      	ldr	r4, [r1, #8]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003854:	3514      	adds	r5, #20
 8003856:	0e50      	lsrs	r0, r2, #25
 8003858:	0080      	lsls	r0, r0, #2
 800385a:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 800385e:	582e      	ldr	r6, [r5, r0]
 8003860:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8003864:	2707      	movs	r7, #7
 8003866:	4097      	lsls	r7, r2
 8003868:	ea26 0607 	bic.w	r6, r6, r7
 800386c:	fa04 f202 	lsl.w	r2, r4, r2
 8003870:	4332      	orrs	r2, r6
 8003872:	502a      	str	r2, [r5, r0]
 8003874:	e74b      	b.n	800370e <HAL_ADC_ConfigChannel+0x106>
 8003876:	fa92 f0a2 	rbit	r0, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800387a:	fab0 f080 	clz	r0, r0
 800387e:	3001      	adds	r0, #1
 8003880:	f000 001f 	and.w	r0, r0, #31
 8003884:	2809      	cmp	r0, #9
 8003886:	bf8c      	ite	hi
 8003888:	2000      	movhi	r0, #0
 800388a:	2001      	movls	r0, #1
 800388c:	e7c8      	b.n	8003820 <HAL_ADC_ConfigChannel+0x218>
 800388e:	fa92 f4a2 	rbit	r4, r2
 8003892:	fab4 f484 	clz	r4, r4
 8003896:	3401      	adds	r4, #1
 8003898:	06a4      	lsls	r4, r4, #26
 800389a:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 800389e:	e7c7      	b.n	8003830 <HAL_ADC_ConfigChannel+0x228>
 80038a0:	fa92 f0a2 	rbit	r0, r2
 80038a4:	fab0 f080 	clz	r0, r0
 80038a8:	3001      	adds	r0, #1
 80038aa:	f000 071f 	and.w	r7, r0, #31
 80038ae:	2001      	movs	r0, #1
 80038b0:	40b8      	lsls	r0, r7
 80038b2:	e7c4      	b.n	800383e <HAL_ADC_ConfigChannel+0x236>
 80038b4:	fa92 f2a2 	rbit	r2, r2
 80038b8:	fab2 f282 	clz	r2, r2
 80038bc:	3201      	adds	r2, #1
 80038be:	f002 021f 	and.w	r2, r2, #31
 80038c2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80038c6:	0512      	lsls	r2, r2, #20
 80038c8:	e7c2      	b.n	8003850 <HAL_ADC_ConfigChannel+0x248>
 80038ca:	b9ce      	cbnz	r6, 8003900 <HAL_ADC_ConfigChannel+0x2f8>
 80038cc:	0e94      	lsrs	r4, r2, #26
 80038ce:	3401      	adds	r4, #1
 80038d0:	06a4      	lsls	r4, r4, #26
 80038d2:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80038d6:	b9e6      	cbnz	r6, 8003912 <HAL_ADC_ConfigChannel+0x30a>
 80038d8:	0e90      	lsrs	r0, r2, #26
 80038da:	3001      	adds	r0, #1
 80038dc:	f000 071f 	and.w	r7, r0, #31
 80038e0:	2001      	movs	r0, #1
 80038e2:	40b8      	lsls	r0, r7
 80038e4:	4304      	orrs	r4, r0
 80038e6:	b9f6      	cbnz	r6, 8003926 <HAL_ADC_ConfigChannel+0x31e>
 80038e8:	0e90      	lsrs	r0, r2, #26
 80038ea:	3001      	adds	r0, #1
 80038ec:	f000 001f 	and.w	r0, r0, #31
 80038f0:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 80038f4:	3a1e      	subs	r2, #30
 80038f6:	0512      	lsls	r2, r2, #20
 80038f8:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038fc:	4322      	orrs	r2, r4
 80038fe:	e7a8      	b.n	8003852 <HAL_ADC_ConfigChannel+0x24a>
 8003900:	fa92 f4a2 	rbit	r4, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003904:	fab4 f484 	clz	r4, r4
 8003908:	3401      	adds	r4, #1
 800390a:	06a4      	lsls	r4, r4, #26
 800390c:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8003910:	e7e1      	b.n	80038d6 <HAL_ADC_ConfigChannel+0x2ce>
 8003912:	fa92 f0a2 	rbit	r0, r2
 8003916:	fab0 f080 	clz	r0, r0
 800391a:	3001      	adds	r0, #1
 800391c:	f000 071f 	and.w	r7, r0, #31
 8003920:	2001      	movs	r0, #1
 8003922:	40b8      	lsls	r0, r7
 8003924:	e7de      	b.n	80038e4 <HAL_ADC_ConfigChannel+0x2dc>
 8003926:	fa92 f0a2 	rbit	r0, r2
 800392a:	fab0 f080 	clz	r0, r0
 800392e:	3001      	adds	r0, #1
 8003930:	f000 001f 	and.w	r0, r0, #31
 8003934:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8003938:	3a1e      	subs	r2, #30
 800393a:	0512      	lsls	r2, r2, #20
 800393c:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8003940:	e7dc      	b.n	80038fc <HAL_ADC_ConfigChannel+0x2f4>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003942:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003944:	f042 0220 	orr.w	r2, r2, #32
 8003948:	655a      	str	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 800394a:	2001      	movs	r0, #1
 800394c:	e673      	b.n	8003636 <HAL_ADC_ConfigChannel+0x2e>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800394e:	f411 0f00 	tst.w	r1, #8388608	; 0x800000
 8003952:	f47f aeef 	bne.w	8003734 <HAL_ADC_ConfigChannel+0x12c>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003956:	6819      	ldr	r1, [r3, #0]
 8003958:	4a15      	ldr	r2, [pc, #84]	; (80039b0 <HAL_ADC_ConfigChannel+0x3a8>)
 800395a:	4291      	cmp	r1, r2
 800395c:	d001      	beq.n	8003962 <HAL_ADC_ConfigChannel+0x35a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800395e:	2000      	movs	r0, #0
 8003960:	e669      	b.n	8003636 <HAL_ADC_ConfigChannel+0x2e>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003962:	f444 0200 	orr.w	r2, r4, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003966:	4811      	ldr	r0, [pc, #68]	; (80039ac <HAL_ADC_ConfigChannel+0x3a4>)
 8003968:	6881      	ldr	r1, [r0, #8]
 800396a:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 800396e:	430a      	orrs	r2, r1
 8003970:	6082      	str	r2, [r0, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003972:	4a13      	ldr	r2, [pc, #76]	; (80039c0 <HAL_ADC_ConfigChannel+0x3b8>)
 8003974:	6812      	ldr	r2, [r2, #0]
 8003976:	0992      	lsrs	r2, r2, #6
 8003978:	4912      	ldr	r1, [pc, #72]	; (80039c4 <HAL_ADC_ConfigChannel+0x3bc>)
 800397a:	fba1 1202 	umull	r1, r2, r1, r2
 800397e:	0992      	lsrs	r2, r2, #6
 8003980:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003984:	0091      	lsls	r1, r2, #2
 8003986:	9101      	str	r1, [sp, #4]
              while(wait_loop_index != 0UL)
 8003988:	e002      	b.n	8003990 <HAL_ADC_ConfigChannel+0x388>
                wait_loop_index--;
 800398a:	9a01      	ldr	r2, [sp, #4]
 800398c:	3a01      	subs	r2, #1
 800398e:	9201      	str	r2, [sp, #4]
              while(wait_loop_index != 0UL)
 8003990:	9a01      	ldr	r2, [sp, #4]
 8003992:	2a00      	cmp	r2, #0
 8003994:	d1f9      	bne.n	800398a <HAL_ADC_ConfigChannel+0x382>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003996:	2000      	movs	r0, #0
 8003998:	e64d      	b.n	8003636 <HAL_ADC_ConfigChannel+0x2e>
 800399a:	bf00      	nop
 800399c:	03fff000 	.word	0x03fff000
 80039a0:	0007ffff 	.word	0x0007ffff
 80039a4:	407f0000 	.word	0x407f0000
 80039a8:	80080000 	.word	0x80080000
 80039ac:	50040300 	.word	0x50040300
 80039b0:	50040000 	.word	0x50040000
 80039b4:	c7520000 	.word	0xc7520000
 80039b8:	cb840000 	.word	0xcb840000
 80039bc:	80000001 	.word	0x80000001
 80039c0:	20000018 	.word	0x20000018
 80039c4:	053e2d63 	.word	0x053e2d63
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80039c8:	f011 7f80 	tst.w	r1, #16777216	; 0x1000000
 80039cc:	f47f aeb6 	bne.w	800373c <HAL_ADC_ConfigChannel+0x134>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80039d0:	6819      	ldr	r1, [r3, #0]
 80039d2:	4a15      	ldr	r2, [pc, #84]	; (8003a28 <HAL_ADC_ConfigChannel+0x420>)
 80039d4:	4291      	cmp	r1, r2
 80039d6:	d001      	beq.n	80039dc <HAL_ADC_ConfigChannel+0x3d4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039d8:	2000      	movs	r0, #0
 80039da:	e62c      	b.n	8003636 <HAL_ADC_ConfigChannel+0x2e>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80039dc:	f044 7280 	orr.w	r2, r4, #16777216	; 0x1000000
 80039e0:	4812      	ldr	r0, [pc, #72]	; (8003a2c <HAL_ADC_ConfigChannel+0x424>)
 80039e2:	6881      	ldr	r1, [r0, #8]
 80039e4:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 80039e8:	430a      	orrs	r2, r1
 80039ea:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039ec:	2000      	movs	r0, #0
 80039ee:	e622      	b.n	8003636 <HAL_ADC_ConfigChannel+0x2e>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80039f0:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
 80039f4:	d113      	bne.n	8003a1e <HAL_ADC_ConfigChannel+0x416>
            if (ADC_VREFINT_INSTANCE(hadc))
 80039f6:	6819      	ldr	r1, [r3, #0]
 80039f8:	4a0b      	ldr	r2, [pc, #44]	; (8003a28 <HAL_ADC_ConfigChannel+0x420>)
 80039fa:	4291      	cmp	r1, r2
 80039fc:	d001      	beq.n	8003a02 <HAL_ADC_ConfigChannel+0x3fa>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039fe:	2000      	movs	r0, #0
 8003a00:	e619      	b.n	8003636 <HAL_ADC_ConfigChannel+0x2e>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003a02:	f444 0280 	orr.w	r2, r4, #4194304	; 0x400000
 8003a06:	4809      	ldr	r0, [pc, #36]	; (8003a2c <HAL_ADC_ConfigChannel+0x424>)
 8003a08:	6881      	ldr	r1, [r0, #8]
 8003a0a:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8003a0e:	430a      	orrs	r2, r1
 8003a10:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a12:	2000      	movs	r0, #0
 8003a14:	e60f      	b.n	8003636 <HAL_ADC_ConfigChannel+0x2e>
 8003a16:	2000      	movs	r0, #0
 8003a18:	e60d      	b.n	8003636 <HAL_ADC_ConfigChannel+0x2e>
 8003a1a:	2000      	movs	r0, #0
 8003a1c:	e60b      	b.n	8003636 <HAL_ADC_ConfigChannel+0x2e>
 8003a1e:	2000      	movs	r0, #0
 8003a20:	e609      	b.n	8003636 <HAL_ADC_ConfigChannel+0x2e>
  __HAL_LOCK(hadc);
 8003a22:	2002      	movs	r0, #2
 8003a24:	e60a      	b.n	800363c <HAL_ADC_ConfigChannel+0x34>
 8003a26:	bf00      	nop
 8003a28:	50040000 	.word	0x50040000
 8003a2c:	50040300 	.word	0x50040300

08003a30 <ADC_ConversionStop>:
{
 8003a30:	b570      	push	{r4, r5, r6, lr}
 8003a32:	4604      	mov	r4, r0
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003a34:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003a36:	689a      	ldr	r2, [r3, #8]
 8003a38:	f012 0f04 	tst.w	r2, #4
 8003a3c:	d052      	beq.n	8003ae4 <ADC_ConversionStop+0xb4>
 8003a3e:	2001      	movs	r0, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003a40:	689a      	ldr	r2, [r3, #8]
 8003a42:	f012 0f08 	tst.w	r2, #8
 8003a46:	d04f      	beq.n	8003ae8 <ADC_ConversionStop+0xb8>
 8003a48:	2201      	movs	r2, #1
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003a4a:	b908      	cbnz	r0, 8003a50 <ADC_ConversionStop+0x20>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003a4c:	2a00      	cmp	r2, #0
 8003a4e:	d06b      	beq.n	8003b28 <ADC_ConversionStop+0xf8>
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003a50:	68da      	ldr	r2, [r3, #12]
 8003a52:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8003a56:	d004      	beq.n	8003a62 <ADC_ConversionStop+0x32>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003a58:	8b20      	ldrh	r0, [r4, #24]
 8003a5a:	f240 1201 	movw	r2, #257	; 0x101
 8003a5e:	4290      	cmp	r0, r2
 8003a60:	d04e      	beq.n	8003b00 <ADC_ConversionStop+0xd0>
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003a62:	2902      	cmp	r1, #2
 8003a64:	d010      	beq.n	8003a88 <ADC_ConversionStop+0x58>
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003a66:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003a68:	689a      	ldr	r2, [r3, #8]
 8003a6a:	f012 0f04 	tst.w	r2, #4
 8003a6e:	d00b      	beq.n	8003a88 <ADC_ConversionStop+0x58>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003a70:	689a      	ldr	r2, [r3, #8]
 8003a72:	f012 0f02 	tst.w	r2, #2
 8003a76:	d107      	bne.n	8003a88 <ADC_ConversionStop+0x58>
  MODIFY_REG(ADCx->CR,
 8003a78:	689a      	ldr	r2, [r3, #8]
 8003a7a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003a7e:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003a82:	f042 0210 	orr.w	r2, r2, #16
 8003a86:	609a      	str	r2, [r3, #8]
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003a88:	2901      	cmp	r1, #1
 8003a8a:	d010      	beq.n	8003aae <ADC_ConversionStop+0x7e>
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003a8c:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003a8e:	689a      	ldr	r2, [r3, #8]
 8003a90:	f012 0f08 	tst.w	r2, #8
 8003a94:	d00b      	beq.n	8003aae <ADC_ConversionStop+0x7e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003a96:	689a      	ldr	r2, [r3, #8]
 8003a98:	f012 0f02 	tst.w	r2, #2
 8003a9c:	d107      	bne.n	8003aae <ADC_ConversionStop+0x7e>
  MODIFY_REG(ADCx->CR,
 8003a9e:	689a      	ldr	r2, [r3, #8]
 8003aa0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003aa4:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003aa8:	f042 0220 	orr.w	r2, r2, #32
 8003aac:	609a      	str	r2, [r3, #8]
    switch (conversion_group_reassigned)
 8003aae:	2902      	cmp	r1, #2
 8003ab0:	d036      	beq.n	8003b20 <ADC_ConversionStop+0xf0>
 8003ab2:	2903      	cmp	r1, #3
 8003ab4:	d132      	bne.n	8003b1c <ADC_ConversionStop+0xec>
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003ab6:	250c      	movs	r5, #12
    tickstart = HAL_GetTick();
 8003ab8:	f7ff fc3e 	bl	8003338 <HAL_GetTick>
 8003abc:	4606      	mov	r6, r0
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003abe:	6823      	ldr	r3, [r4, #0]
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	422b      	tst	r3, r5
 8003ac4:	d02e      	beq.n	8003b24 <ADC_ConversionStop+0xf4>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003ac6:	f7ff fc37 	bl	8003338 <HAL_GetTick>
 8003aca:	1b80      	subs	r0, r0, r6
 8003acc:	2805      	cmp	r0, #5
 8003ace:	d9f6      	bls.n	8003abe <ADC_ConversionStop+0x8e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ad0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003ad2:	f043 0310 	orr.w	r3, r3, #16
 8003ad6:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ad8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003ada:	f043 0301 	orr.w	r3, r3, #1
 8003ade:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 8003ae0:	2001      	movs	r0, #1
 8003ae2:	e020      	b.n	8003b26 <ADC_ConversionStop+0xf6>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003ae4:	2000      	movs	r0, #0
 8003ae6:	e7ab      	b.n	8003a40 <ADC_ConversionStop+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003ae8:	2200      	movs	r2, #0
 8003aea:	e7ae      	b.n	8003a4a <ADC_ConversionStop+0x1a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003aec:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003aee:	f043 0310 	orr.w	r3, r3, #16
 8003af2:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003af4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003af6:	f043 0301 	orr.w	r3, r3, #1
 8003afa:	65a3      	str	r3, [r4, #88]	; 0x58
          return HAL_ERROR;
 8003afc:	2001      	movs	r0, #1
 8003afe:	e012      	b.n	8003b26 <ADC_ConversionStop+0xf6>
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003b00:	2200      	movs	r2, #0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003b02:	6819      	ldr	r1, [r3, #0]
 8003b04:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003b08:	d104      	bne.n	8003b14 <ADC_ConversionStop+0xe4>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003b0a:	4908      	ldr	r1, [pc, #32]	; (8003b2c <ADC_ConversionStop+0xfc>)
 8003b0c:	428a      	cmp	r2, r1
 8003b0e:	d8ed      	bhi.n	8003aec <ADC_ConversionStop+0xbc>
        Conversion_Timeout_CPU_cycles ++;
 8003b10:	3201      	adds	r2, #1
 8003b12:	e7f6      	b.n	8003b02 <ADC_ConversionStop+0xd2>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003b14:	2240      	movs	r2, #64	; 0x40
 8003b16:	601a      	str	r2, [r3, #0]
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003b18:	2101      	movs	r1, #1
 8003b1a:	e7a4      	b.n	8003a66 <ADC_ConversionStop+0x36>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003b1c:	2504      	movs	r5, #4
        break;
 8003b1e:	e7cb      	b.n	8003ab8 <ADC_ConversionStop+0x88>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003b20:	2508      	movs	r5, #8
 8003b22:	e7c9      	b.n	8003ab8 <ADC_ConversionStop+0x88>
  return HAL_OK;
 8003b24:	2000      	movs	r0, #0
}
 8003b26:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8003b28:	2000      	movs	r0, #0
 8003b2a:	e7fc      	b.n	8003b26 <ADC_ConversionStop+0xf6>
 8003b2c:	a33fffff 	.word	0xa33fffff

08003b30 <ADC_Enable>:
{
 8003b30:	b538      	push	{r3, r4, r5, lr}
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b32:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003b34:	689a      	ldr	r2, [r3, #8]
 8003b36:	f012 0f01 	tst.w	r2, #1
 8003b3a:	d13d      	bne.n	8003bb8 <ADC_Enable+0x88>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003b3c:	6899      	ldr	r1, [r3, #8]
 8003b3e:	4a1f      	ldr	r2, [pc, #124]	; (8003bbc <ADC_Enable+0x8c>)
 8003b40:	4211      	tst	r1, r2
 8003b42:	d009      	beq.n	8003b58 <ADC_Enable+0x28>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b44:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8003b46:	f043 0310 	orr.w	r3, r3, #16
 8003b4a:	6543      	str	r3, [r0, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b4c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8003b4e:	f043 0301 	orr.w	r3, r3, #1
 8003b52:	6583      	str	r3, [r0, #88]	; 0x58
      return HAL_ERROR;
 8003b54:	2001      	movs	r0, #1
 8003b56:	e030      	b.n	8003bba <ADC_Enable+0x8a>
 8003b58:	4604      	mov	r4, r0
  MODIFY_REG(ADCx->CR,
 8003b5a:	689a      	ldr	r2, [r3, #8]
 8003b5c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003b60:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003b64:	f042 0201 	orr.w	r2, r2, #1
 8003b68:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8003b6a:	f7ff fbe5 	bl	8003338 <HAL_GetTick>
 8003b6e:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003b70:	e004      	b.n	8003b7c <ADC_Enable+0x4c>
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003b72:	f7ff fbe1 	bl	8003338 <HAL_GetTick>
 8003b76:	1b40      	subs	r0, r0, r5
 8003b78:	2802      	cmp	r0, #2
 8003b7a:	d811      	bhi.n	8003ba0 <ADC_Enable+0x70>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003b7c:	6823      	ldr	r3, [r4, #0]
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	f012 0f01 	tst.w	r2, #1
 8003b84:	d116      	bne.n	8003bb4 <ADC_Enable+0x84>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003b86:	689a      	ldr	r2, [r3, #8]
 8003b88:	f012 0f01 	tst.w	r2, #1
 8003b8c:	d1f1      	bne.n	8003b72 <ADC_Enable+0x42>
  MODIFY_REG(ADCx->CR,
 8003b8e:	689a      	ldr	r2, [r3, #8]
 8003b90:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003b94:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003b98:	f042 0201 	orr.w	r2, r2, #1
 8003b9c:	609a      	str	r2, [r3, #8]
 8003b9e:	e7e8      	b.n	8003b72 <ADC_Enable+0x42>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ba0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003ba2:	f043 0310 	orr.w	r3, r3, #16
 8003ba6:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ba8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003baa:	f043 0301 	orr.w	r3, r3, #1
 8003bae:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 8003bb0:	2001      	movs	r0, #1
 8003bb2:	e002      	b.n	8003bba <ADC_Enable+0x8a>
  return HAL_OK;
 8003bb4:	2000      	movs	r0, #0
 8003bb6:	e000      	b.n	8003bba <ADC_Enable+0x8a>
 8003bb8:	2000      	movs	r0, #0
}
 8003bba:	bd38      	pop	{r3, r4, r5, pc}
 8003bbc:	8000003f 	.word	0x8000003f

08003bc0 <HAL_ADC_Start_DMA>:
{
 8003bc0:	b570      	push	{r4, r5, r6, lr}
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003bc2:	6804      	ldr	r4, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003bc4:	68a4      	ldr	r4, [r4, #8]
 8003bc6:	f014 0f04 	tst.w	r4, #4
 8003bca:	d150      	bne.n	8003c6e <HAL_ADC_Start_DMA+0xae>
    __HAL_LOCK(hadc);
 8003bcc:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8003bd0:	2b01      	cmp	r3, #1
 8003bd2:	d04f      	beq.n	8003c74 <HAL_ADC_Start_DMA+0xb4>
 8003bd4:	4615      	mov	r5, r2
 8003bd6:	460e      	mov	r6, r1
 8003bd8:	4604      	mov	r4, r0
 8003bda:	2301      	movs	r3, #1
 8003bdc:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
      tmp_hal_status = ADC_Enable(hadc);
 8003be0:	f7ff ffa6 	bl	8003b30 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8003be4:	4603      	mov	r3, r0
 8003be6:	2800      	cmp	r0, #0
 8003be8:	d13d      	bne.n	8003c66 <HAL_ADC_Start_DMA+0xa6>
        ADC_STATE_CLR_SET(hadc->State,
 8003bea:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003bec:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003bf0:	f023 0301 	bic.w	r3, r3, #1
 8003bf4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bf8:	6563      	str	r3, [r4, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003bfa:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003bfc:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8003c00:	d02e      	beq.n	8003c60 <HAL_ADC_Start_DMA+0xa0>
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003c02:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003c04:	f023 0306 	bic.w	r3, r3, #6
 8003c08:	65a3      	str	r3, [r4, #88]	; 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003c0a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003c0c:	4a1a      	ldr	r2, [pc, #104]	; (8003c78 <HAL_ADC_Start_DMA+0xb8>)
 8003c0e:	62da      	str	r2, [r3, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003c10:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003c12:	4a1a      	ldr	r2, [pc, #104]	; (8003c7c <HAL_ADC_Start_DMA+0xbc>)
 8003c14:	631a      	str	r2, [r3, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003c16:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003c18:	4a19      	ldr	r2, [pc, #100]	; (8003c80 <HAL_ADC_Start_DMA+0xc0>)
 8003c1a:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003c1c:	6823      	ldr	r3, [r4, #0]
 8003c1e:	221c      	movs	r2, #28
 8003c20:	601a      	str	r2, [r3, #0]
        __HAL_UNLOCK(hadc);
 8003c22:	2300      	movs	r3, #0
 8003c24:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003c28:	6822      	ldr	r2, [r4, #0]
 8003c2a:	6853      	ldr	r3, [r2, #4]
 8003c2c:	f043 0310 	orr.w	r3, r3, #16
 8003c30:	6053      	str	r3, [r2, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003c32:	6822      	ldr	r2, [r4, #0]
 8003c34:	68d3      	ldr	r3, [r2, #12]
 8003c36:	f043 0301 	orr.w	r3, r3, #1
 8003c3a:	60d3      	str	r3, [r2, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003c3c:	6821      	ldr	r1, [r4, #0]
 8003c3e:	462b      	mov	r3, r5
 8003c40:	4632      	mov	r2, r6
 8003c42:	3140      	adds	r1, #64	; 0x40
 8003c44:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8003c46:	f000 fa05 	bl	8004054 <HAL_DMA_Start_IT>
 8003c4a:	4603      	mov	r3, r0
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003c4c:	6821      	ldr	r1, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8003c4e:	688a      	ldr	r2, [r1, #8]
 8003c50:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003c54:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003c58:	f042 0204 	orr.w	r2, r2, #4
 8003c5c:	608a      	str	r2, [r1, #8]
 8003c5e:	e007      	b.n	8003c70 <HAL_ADC_Start_DMA+0xb0>
          ADC_CLEAR_ERRORCODE(hadc);
 8003c60:	2300      	movs	r3, #0
 8003c62:	65a3      	str	r3, [r4, #88]	; 0x58
 8003c64:	e7d1      	b.n	8003c0a <HAL_ADC_Start_DMA+0x4a>
        __HAL_UNLOCK(hadc);
 8003c66:	2200      	movs	r2, #0
 8003c68:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
 8003c6c:	e000      	b.n	8003c70 <HAL_ADC_Start_DMA+0xb0>
    tmp_hal_status = HAL_BUSY;
 8003c6e:	2302      	movs	r3, #2
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_LOCK(hadc);
 8003c74:	2302      	movs	r3, #2
 8003c76:	e7fb      	b.n	8003c70 <HAL_ADC_Start_DMA+0xb0>
 8003c78:	08003567 	.word	0x08003567
 8003c7c:	0800355d 	.word	0x0800355d
 8003c80:	080035ef 	.word	0x080035ef

08003c84 <ADC_Disable>:
{
 8003c84:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003c86:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003c88:	689a      	ldr	r2, [r3, #8]
 8003c8a:	f012 0f02 	tst.w	r2, #2
 8003c8e:	d015      	beq.n	8003cbc <ADC_Disable+0x38>
 8003c90:	2101      	movs	r1, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c92:	689a      	ldr	r2, [r3, #8]
 8003c94:	f012 0f01 	tst.w	r2, #1
 8003c98:	d037      	beq.n	8003d0a <ADC_Disable+0x86>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003c9a:	2900      	cmp	r1, #0
 8003c9c:	d137      	bne.n	8003d0e <ADC_Disable+0x8a>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003c9e:	689a      	ldr	r2, [r3, #8]
 8003ca0:	f002 020d 	and.w	r2, r2, #13
 8003ca4:	2a01      	cmp	r2, #1
 8003ca6:	d00b      	beq.n	8003cc0 <ADC_Disable+0x3c>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ca8:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8003caa:	f043 0310 	orr.w	r3, r3, #16
 8003cae:	6543      	str	r3, [r0, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cb0:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8003cb2:	f043 0301 	orr.w	r3, r3, #1
 8003cb6:	6583      	str	r3, [r0, #88]	; 0x58
      return HAL_ERROR;
 8003cb8:	2001      	movs	r0, #1
 8003cba:	e027      	b.n	8003d0c <ADC_Disable+0x88>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003cbc:	2100      	movs	r1, #0
 8003cbe:	e7e8      	b.n	8003c92 <ADC_Disable+0xe>
 8003cc0:	4604      	mov	r4, r0
  MODIFY_REG(ADCx->CR,
 8003cc2:	689a      	ldr	r2, [r3, #8]
 8003cc4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003cc8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003ccc:	f042 0202 	orr.w	r2, r2, #2
 8003cd0:	609a      	str	r2, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003cd2:	6803      	ldr	r3, [r0, #0]
 8003cd4:	2203      	movs	r2, #3
 8003cd6:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8003cd8:	f7ff fb2e 	bl	8003338 <HAL_GetTick>
 8003cdc:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003cde:	6823      	ldr	r3, [r4, #0]
 8003ce0:	689b      	ldr	r3, [r3, #8]
 8003ce2:	f013 0f01 	tst.w	r3, #1
 8003ce6:	d00e      	beq.n	8003d06 <ADC_Disable+0x82>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003ce8:	f7ff fb26 	bl	8003338 <HAL_GetTick>
 8003cec:	1b40      	subs	r0, r0, r5
 8003cee:	2802      	cmp	r0, #2
 8003cf0:	d9f5      	bls.n	8003cde <ADC_Disable+0x5a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cf2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003cf4:	f043 0310 	orr.w	r3, r3, #16
 8003cf8:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cfa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003cfc:	f043 0301 	orr.w	r3, r3, #1
 8003d00:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 8003d02:	2001      	movs	r0, #1
 8003d04:	e002      	b.n	8003d0c <ADC_Disable+0x88>
  return HAL_OK;
 8003d06:	2000      	movs	r0, #0
 8003d08:	e000      	b.n	8003d0c <ADC_Disable+0x88>
 8003d0a:	2000      	movs	r0, #0
}
 8003d0c:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8003d0e:	2000      	movs	r0, #0
 8003d10:	e7fc      	b.n	8003d0c <ADC_Disable+0x88>

08003d12 <HAL_ADC_Stop_DMA>:
{
 8003d12:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hadc);
 8003d14:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d039      	beq.n	8003d90 <HAL_ADC_Stop_DMA+0x7e>
 8003d1c:	4604      	mov	r4, r0
 8003d1e:	2301      	movs	r3, #1
 8003d20:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003d24:	2103      	movs	r1, #3
 8003d26:	f7ff fe83 	bl	8003a30 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8003d2a:	4605      	mov	r5, r0
 8003d2c:	b9e8      	cbnz	r0, 8003d6a <HAL_ADC_Stop_DMA+0x58>
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003d2e:	6822      	ldr	r2, [r4, #0]
 8003d30:	68d3      	ldr	r3, [r2, #12]
 8003d32:	f023 0301 	bic.w	r3, r3, #1
 8003d36:	60d3      	str	r3, [r2, #12]
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8003d38:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8003d3a:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	d017      	beq.n	8003d74 <HAL_ADC_Stop_DMA+0x62>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003d44:	6822      	ldr	r2, [r4, #0]
 8003d46:	6853      	ldr	r3, [r2, #4]
 8003d48:	f023 0310 	bic.w	r3, r3, #16
 8003d4c:	6053      	str	r3, [r2, #4]
    if (tmp_hal_status == HAL_OK)
 8003d4e:	b9dd      	cbnz	r5, 8003d88 <HAL_ADC_Stop_DMA+0x76>
      tmp_hal_status = ADC_Disable(hadc);
 8003d50:	4620      	mov	r0, r4
 8003d52:	f7ff ff97 	bl	8003c84 <ADC_Disable>
 8003d56:	4605      	mov	r5, r0
    if (tmp_hal_status == HAL_OK)
 8003d58:	b93d      	cbnz	r5, 8003d6a <HAL_ADC_Stop_DMA+0x58>
      ADC_STATE_CLR_SET(hadc->State,
 8003d5a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003d5c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003d60:	f023 0301 	bic.w	r3, r3, #1
 8003d64:	f043 0301 	orr.w	r3, r3, #1
 8003d68:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8003d70:	4628      	mov	r0, r5
 8003d72:	bd38      	pop	{r3, r4, r5, pc}
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8003d74:	f000 f9b8 	bl	80040e8 <HAL_DMA_Abort>
      if (tmp_hal_status != HAL_OK)
 8003d78:	4605      	mov	r5, r0
 8003d7a:	2800      	cmp	r0, #0
 8003d7c:	d0e2      	beq.n	8003d44 <HAL_ADC_Stop_DMA+0x32>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003d7e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003d80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d84:	6563      	str	r3, [r4, #84]	; 0x54
 8003d86:	e7dd      	b.n	8003d44 <HAL_ADC_Stop_DMA+0x32>
      (void)ADC_Disable(hadc);
 8003d88:	4620      	mov	r0, r4
 8003d8a:	f7ff ff7b 	bl	8003c84 <ADC_Disable>
 8003d8e:	e7e3      	b.n	8003d58 <HAL_ADC_Stop_DMA+0x46>
  __HAL_LOCK(hadc);
 8003d90:	2502      	movs	r5, #2
 8003d92:	e7ed      	b.n	8003d70 <HAL_ADC_Stop_DMA+0x5e>

08003d94 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d94:	4a07      	ldr	r2, [pc, #28]	; (8003db4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003d96:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d98:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003d9c:	041b      	lsls	r3, r3, #16
 8003d9e:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003da0:	0200      	lsls	r0, r0, #8
 8003da2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003da6:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 8003da8:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8003dac:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8003db0:	60d0      	str	r0, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003db2:	4770      	bx	lr
 8003db4:	e000ed00 	.word	0xe000ed00

08003db8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003db8:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003dba:	4b17      	ldr	r3, [pc, #92]	; (8003e18 <HAL_NVIC_SetPriority+0x60>)
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003dc2:	f1c3 0407 	rsb	r4, r3, #7
 8003dc6:	2c04      	cmp	r4, #4
 8003dc8:	bf28      	it	cs
 8003dca:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003dcc:	1d1d      	adds	r5, r3, #4
 8003dce:	2d06      	cmp	r5, #6
 8003dd0:	d918      	bls.n	8003e04 <HAL_NVIC_SetPriority+0x4c>
 8003dd2:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dd4:	f04f 35ff 	mov.w	r5, #4294967295
 8003dd8:	fa05 f404 	lsl.w	r4, r5, r4
 8003ddc:	ea21 0104 	bic.w	r1, r1, r4
 8003de0:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003de2:	fa05 f303 	lsl.w	r3, r5, r3
 8003de6:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dea:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8003dec:	2800      	cmp	r0, #0
 8003dee:	db0b      	blt.n	8003e08 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003df0:	0109      	lsls	r1, r1, #4
 8003df2:	b2c9      	uxtb	r1, r1
 8003df4:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8003df8:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8003dfc:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003e00:	bc30      	pop	{r4, r5}
 8003e02:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e04:	2300      	movs	r3, #0
 8003e06:	e7e5      	b.n	8003dd4 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e08:	f000 000f 	and.w	r0, r0, #15
 8003e0c:	0109      	lsls	r1, r1, #4
 8003e0e:	b2c9      	uxtb	r1, r1
 8003e10:	4b02      	ldr	r3, [pc, #8]	; (8003e1c <HAL_NVIC_SetPriority+0x64>)
 8003e12:	5419      	strb	r1, [r3, r0]
 8003e14:	e7f4      	b.n	8003e00 <HAL_NVIC_SetPriority+0x48>
 8003e16:	bf00      	nop
 8003e18:	e000ed00 	.word	0xe000ed00
 8003e1c:	e000ed14 	.word	0xe000ed14

08003e20 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003e20:	2800      	cmp	r0, #0
 8003e22:	db07      	blt.n	8003e34 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e24:	f000 021f 	and.w	r2, r0, #31
 8003e28:	0940      	lsrs	r0, r0, #5
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	4093      	lsls	r3, r2
 8003e2e:	4a02      	ldr	r2, [pc, #8]	; (8003e38 <HAL_NVIC_EnableIRQ+0x18>)
 8003e30:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003e34:	4770      	bx	lr
 8003e36:	bf00      	nop
 8003e38:	e000e100 	.word	0xe000e100

08003e3c <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003e3c:	2800      	cmp	r0, #0
 8003e3e:	db0c      	blt.n	8003e5a <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e40:	f000 021f 	and.w	r2, r0, #31
 8003e44:	0940      	lsrs	r0, r0, #5
 8003e46:	2301      	movs	r3, #1
 8003e48:	4093      	lsls	r3, r2
 8003e4a:	3020      	adds	r0, #32
 8003e4c:	4a03      	ldr	r2, [pc, #12]	; (8003e5c <HAL_NVIC_DisableIRQ+0x20>)
 8003e4e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003e52:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003e56:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8003e5a:	4770      	bx	lr
 8003e5c:	e000e100 	.word	0xe000e100

08003e60 <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 8003e60:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003e64:	4905      	ldr	r1, [pc, #20]	; (8003e7c <HAL_NVIC_SystemReset+0x1c>)
 8003e66:	68ca      	ldr	r2, [r1, #12]
 8003e68:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003e6c:	4b04      	ldr	r3, [pc, #16]	; (8003e80 <HAL_NVIC_SystemReset+0x20>)
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	60cb      	str	r3, [r1, #12]
 8003e72:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003e76:	bf00      	nop
 8003e78:	e7fd      	b.n	8003e76 <HAL_NVIC_SystemReset+0x16>
 8003e7a:	bf00      	nop
 8003e7c:	e000ed00 	.word	0xe000ed00
 8003e80:	05fa0004 	.word	0x05fa0004

08003e84 <HAL_NVIC_SetPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003e84:	2800      	cmp	r0, #0
 8003e86:	db08      	blt.n	8003e9a <HAL_NVIC_SetPendingIRQ+0x16>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e88:	f000 021f 	and.w	r2, r0, #31
 8003e8c:	0940      	lsrs	r0, r0, #5
 8003e8e:	2301      	movs	r3, #1
 8003e90:	4093      	lsls	r3, r2
 8003e92:	3040      	adds	r0, #64	; 0x40
 8003e94:	4a01      	ldr	r2, [pc, #4]	; (8003e9c <HAL_NVIC_SetPendingIRQ+0x18>)
 8003e96:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
}
 8003e9a:	4770      	bx	lr
 8003e9c:	e000e100 	.word	0xe000e100

08003ea0 <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003ea0:	2800      	cmp	r0, #0
 8003ea2:	db08      	blt.n	8003eb6 <HAL_NVIC_ClearPendingIRQ+0x16>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ea4:	f000 021f 	and.w	r2, r0, #31
 8003ea8:	0940      	lsrs	r0, r0, #5
 8003eaa:	2301      	movs	r3, #1
 8003eac:	4093      	lsls	r3, r2
 8003eae:	3060      	adds	r0, #96	; 0x60
 8003eb0:	4a01      	ldr	r2, [pc, #4]	; (8003eb8 <HAL_NVIC_ClearPendingIRQ+0x18>)
 8003eb2:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 8003eb6:	4770      	bx	lr
 8003eb8:	e000e100 	.word	0xe000e100

08003ebc <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ebc:	b470      	push	{r4, r5, r6}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003ebe:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 8003ec0:	6d05      	ldr	r5, [r0, #80]	; 0x50
 8003ec2:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003ec4:	6d44      	ldr	r4, [r0, #84]	; 0x54
 8003ec6:	b114      	cbz	r4, 8003ece <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003ec8:	6d84      	ldr	r4, [r0, #88]	; 0x58
 8003eca:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8003ecc:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003ece:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003ed0:	f004 051c 	and.w	r5, r4, #28
 8003ed4:	6c06      	ldr	r6, [r0, #64]	; 0x40
 8003ed6:	2401      	movs	r4, #1
 8003ed8:	40ac      	lsls	r4, r5
 8003eda:	6074      	str	r4, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003edc:	6804      	ldr	r4, [r0, #0]
 8003ede:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003ee0:	6883      	ldr	r3, [r0, #8]
 8003ee2:	2b10      	cmp	r3, #16
 8003ee4:	d005      	beq.n	8003ef2 <DMA_SetConfig+0x36>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8003ee6:	6803      	ldr	r3, [r0, #0]
 8003ee8:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8003eea:	6803      	ldr	r3, [r0, #0]
 8003eec:	60da      	str	r2, [r3, #12]
  }
}
 8003eee:	bc70      	pop	{r4, r5, r6}
 8003ef0:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8003ef2:	6803      	ldr	r3, [r0, #0]
 8003ef4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003ef6:	6803      	ldr	r3, [r0, #0]
 8003ef8:	60d9      	str	r1, [r3, #12]
 8003efa:	e7f8      	b.n	8003eee <DMA_SetConfig+0x32>

08003efc <DMA_CalcDMAMUXChannelBaseAndMask>:
{
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003efc:	6803      	ldr	r3, [r0, #0]
 8003efe:	4a10      	ldr	r2, [pc, #64]	; (8003f40 <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d914      	bls.n	8003f2e <DMA_CalcDMAMUXChannelBaseAndMask+0x32>
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003f04:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8003f06:	f022 0103 	bic.w	r1, r2, #3
 8003f0a:	4a0e      	ldr	r2, [pc, #56]	; (8003f44 <DMA_CalcDMAMUXChannelBaseAndMask+0x48>)
 8003f0c:	440a      	add	r2, r1
 8003f0e:	6482      	str	r2, [r0, #72]	; 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	3b08      	subs	r3, #8
 8003f14:	4a0c      	ldr	r2, [pc, #48]	; (8003f48 <DMA_CalcDMAMUXChannelBaseAndMask+0x4c>)
 8003f16:	fba2 2303 	umull	r2, r3, r2, r3
 8003f1a:	091b      	lsrs	r3, r3, #4
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003f1c:	4a0b      	ldr	r2, [pc, #44]	; (8003f4c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8003f1e:	64c2      	str	r2, [r0, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8003f20:	f003 031c 	and.w	r3, r3, #28
 8003f24:	2201      	movs	r2, #1
 8003f26:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2a:	6503      	str	r3, [r0, #80]	; 0x50
}
 8003f2c:	4770      	bx	lr
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003f2e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8003f30:	f022 0203 	bic.w	r2, r2, #3
 8003f34:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8003f38:	f502 3202 	add.w	r2, r2, #133120	; 0x20800
 8003f3c:	6482      	str	r2, [r0, #72]	; 0x48
 8003f3e:	e7e7      	b.n	8003f10 <DMA_CalcDMAMUXChannelBaseAndMask+0x14>
 8003f40:	40020407 	.word	0x40020407
 8003f44:	4002081c 	.word	0x4002081c
 8003f48:	cccccccd 	.word	0xcccccccd
 8003f4c:	40020880 	.word	0x40020880

08003f50 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003f50:	7903      	ldrb	r3, [r0, #4]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003f52:	4a07      	ldr	r2, [pc, #28]	; (8003f70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x20>)
 8003f54:	441a      	add	r2, r3
 8003f56:	0092      	lsls	r2, r2, #2
 8003f58:	6542      	str	r2, [r0, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003f5a:	4a06      	ldr	r2, [pc, #24]	; (8003f74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 8003f5c:	6582      	str	r2, [r0, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003f5e:	3b01      	subs	r3, #1
 8003f60:	f003 0303 	and.w	r3, r3, #3
 8003f64:	2201      	movs	r2, #1
 8003f66:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6a:	65c3      	str	r3, [r0, #92]	; 0x5c
}
 8003f6c:	4770      	bx	lr
 8003f6e:	bf00      	nop
 8003f70:	1000823f 	.word	0x1000823f
 8003f74:	40020940 	.word	0x40020940

08003f78 <HAL_DMA_Init>:
  if (hdma == NULL)
 8003f78:	2800      	cmp	r0, #0
 8003f7a:	d05c      	beq.n	8004036 <HAL_DMA_Init+0xbe>
{
 8003f7c:	b510      	push	{r4, lr}
 8003f7e:	4604      	mov	r4, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003f80:	6802      	ldr	r2, [r0, #0]
 8003f82:	4b2e      	ldr	r3, [pc, #184]	; (800403c <HAL_DMA_Init+0xc4>)
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d83e      	bhi.n	8004006 <HAL_DMA_Init+0x8e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003f88:	4b2d      	ldr	r3, [pc, #180]	; (8004040 <HAL_DMA_Init+0xc8>)
 8003f8a:	4413      	add	r3, r2
 8003f8c:	4a2d      	ldr	r2, [pc, #180]	; (8004044 <HAL_DMA_Init+0xcc>)
 8003f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f92:	091b      	lsrs	r3, r3, #4
 8003f94:	009b      	lsls	r3, r3, #2
 8003f96:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003f98:	4b2b      	ldr	r3, [pc, #172]	; (8004048 <HAL_DMA_Init+0xd0>)
 8003f9a:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f9c:	2302      	movs	r3, #2
 8003f9e:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  tmp = hdma->Instance->CCR;
 8003fa2:	6821      	ldr	r1, [r4, #0]
 8003fa4:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003fa6:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 8003faa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmp |=  hdma->Init.Direction        |
 8003fae:	68a3      	ldr	r3, [r4, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fb0:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Direction        |
 8003fb2:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fb4:	6920      	ldr	r0, [r4, #16]
 8003fb6:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fb8:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fba:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fbc:	69a0      	ldr	r0, [r4, #24]
 8003fbe:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fc0:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fc2:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fc4:	6a20      	ldr	r0, [r4, #32]
 8003fc6:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 8003fc8:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 8003fca:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003fcc:	4620      	mov	r0, r4
 8003fce:	f7ff ff95 	bl	8003efc <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003fd2:	68a3      	ldr	r3, [r4, #8]
 8003fd4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003fd8:	d020      	beq.n	800401c <HAL_DMA_Init+0xa4>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003fda:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8003fdc:	7922      	ldrb	r2, [r4, #4]
 8003fde:	601a      	str	r2, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003fe0:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003fe2:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003fe4:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003fe6:	6863      	ldr	r3, [r4, #4]
 8003fe8:	3b01      	subs	r3, #1
 8003fea:	2b03      	cmp	r3, #3
 8003fec:	d919      	bls.n	8004022 <HAL_DMA_Init+0xaa>
    hdma->DMAmuxRequestGen = 0U;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003ff2:	65a3      	str	r3, [r4, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003ff4:	65e3      	str	r3, [r4, #92]	; 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ff6:	2000      	movs	r0, #0
 8003ff8:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State  = HAL_DMA_STATE_READY;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  hdma->Lock = HAL_UNLOCKED;
 8004000:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 8004004:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004006:	4b11      	ldr	r3, [pc, #68]	; (800404c <HAL_DMA_Init+0xd4>)
 8004008:	4413      	add	r3, r2
 800400a:	4a0e      	ldr	r2, [pc, #56]	; (8004044 <HAL_DMA_Init+0xcc>)
 800400c:	fba2 2303 	umull	r2, r3, r2, r3
 8004010:	091b      	lsrs	r3, r3, #4
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004016:	4b0e      	ldr	r3, [pc, #56]	; (8004050 <HAL_DMA_Init+0xd8>)
 8004018:	6403      	str	r3, [r0, #64]	; 0x40
 800401a:	e7bf      	b.n	8003f9c <HAL_DMA_Init+0x24>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800401c:	2300      	movs	r3, #0
 800401e:	6063      	str	r3, [r4, #4]
 8004020:	e7db      	b.n	8003fda <HAL_DMA_Init+0x62>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004022:	4620      	mov	r0, r4
 8004024:	f7ff ff94 	bl	8003f50 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004028:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800402a:	2200      	movs	r2, #0
 800402c:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800402e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004030:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004032:	605a      	str	r2, [r3, #4]
 8004034:	e7df      	b.n	8003ff6 <HAL_DMA_Init+0x7e>
    return HAL_ERROR;
 8004036:	2001      	movs	r0, #1
}
 8004038:	4770      	bx	lr
 800403a:	bf00      	nop
 800403c:	40020407 	.word	0x40020407
 8004040:	bffdfff8 	.word	0xbffdfff8
 8004044:	cccccccd 	.word	0xcccccccd
 8004048:	40020000 	.word	0x40020000
 800404c:	bffdfbf8 	.word	0xbffdfbf8
 8004050:	40020400 	.word	0x40020400

08004054 <HAL_DMA_Start_IT>:
{
 8004054:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hdma);
 8004056:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 800405a:	2c01      	cmp	r4, #1
 800405c:	d042      	beq.n	80040e4 <HAL_DMA_Start_IT+0x90>
 800405e:	2401      	movs	r4, #1
 8004060:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 8004064:	f890 4025 	ldrb.w	r4, [r0, #37]	; 0x25
 8004068:	b2e4      	uxtb	r4, r4
 800406a:	2c01      	cmp	r4, #1
 800406c:	d004      	beq.n	8004078 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma);
 800406e:	2300      	movs	r3, #0
 8004070:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    status = HAL_BUSY;
 8004074:	2002      	movs	r0, #2
}
 8004076:	bd38      	pop	{r3, r4, r5, pc}
 8004078:	4604      	mov	r4, r0
    hdma->State = HAL_DMA_STATE_BUSY;
 800407a:	2002      	movs	r0, #2
 800407c:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004080:	2000      	movs	r0, #0
 8004082:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8004084:	6825      	ldr	r5, [r4, #0]
 8004086:	6828      	ldr	r0, [r5, #0]
 8004088:	f020 0001 	bic.w	r0, r0, #1
 800408c:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800408e:	4620      	mov	r0, r4
 8004090:	f7ff ff14 	bl	8003ebc <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8004094:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004096:	b1d3      	cbz	r3, 80040ce <HAL_DMA_Start_IT+0x7a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004098:	6822      	ldr	r2, [r4, #0]
 800409a:	6813      	ldr	r3, [r2, #0]
 800409c:	f043 030e 	orr.w	r3, r3, #14
 80040a0:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80040a2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 80040aa:	d003      	beq.n	80040b4 <HAL_DMA_Start_IT+0x60>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040b2:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 80040b4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80040b6:	b11b      	cbz	r3, 80040c0 <HAL_DMA_Start_IT+0x6c>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040be:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 80040c0:	6822      	ldr	r2, [r4, #0]
 80040c2:	6813      	ldr	r3, [r2, #0]
 80040c4:	f043 0301 	orr.w	r3, r3, #1
 80040c8:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040ca:	2000      	movs	r0, #0
 80040cc:	e7d3      	b.n	8004076 <HAL_DMA_Start_IT+0x22>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80040ce:	6822      	ldr	r2, [r4, #0]
 80040d0:	6813      	ldr	r3, [r2, #0]
 80040d2:	f023 0304 	bic.w	r3, r3, #4
 80040d6:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80040d8:	6822      	ldr	r2, [r4, #0]
 80040da:	6813      	ldr	r3, [r2, #0]
 80040dc:	f043 030a 	orr.w	r3, r3, #10
 80040e0:	6013      	str	r3, [r2, #0]
 80040e2:	e7de      	b.n	80040a2 <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 80040e4:	2002      	movs	r0, #2
 80040e6:	e7c6      	b.n	8004076 <HAL_DMA_Start_IT+0x22>

080040e8 <HAL_DMA_Abort>:
  if (NULL == hdma)
 80040e8:	4603      	mov	r3, r0
 80040ea:	2800      	cmp	r0, #0
 80040ec:	d034      	beq.n	8004158 <HAL_DMA_Abort+0x70>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80040ee:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 80040f2:	b2d2      	uxtb	r2, r2
 80040f4:	2a02      	cmp	r2, #2
 80040f6:	d006      	beq.n	8004106 <HAL_DMA_Abort+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040f8:	2204      	movs	r2, #4
 80040fa:	63c2      	str	r2, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 80040fc:	2200      	movs	r2, #0
 80040fe:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    return HAL_ERROR;
 8004102:	2001      	movs	r0, #1
 8004104:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004106:	6801      	ldr	r1, [r0, #0]
 8004108:	680a      	ldr	r2, [r1, #0]
 800410a:	f022 020e 	bic.w	r2, r2, #14
 800410e:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004110:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004112:	680a      	ldr	r2, [r1, #0]
 8004114:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004118:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 800411a:	6801      	ldr	r1, [r0, #0]
 800411c:	680a      	ldr	r2, [r1, #0]
 800411e:	f022 0201 	bic.w	r2, r2, #1
 8004122:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004124:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004126:	f002 011c 	and.w	r1, r2, #28
 800412a:	6c00      	ldr	r0, [r0, #64]	; 0x40
 800412c:	2201      	movs	r2, #1
 800412e:	408a      	lsls	r2, r1
 8004130:	6042      	str	r2, [r0, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004132:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004134:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004136:	6051      	str	r1, [r2, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8004138:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800413a:	b132      	cbz	r2, 800414a <HAL_DMA_Abort+0x62>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800413c:	6811      	ldr	r1, [r2, #0]
 800413e:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8004142:	6011      	str	r1, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004144:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004146:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8004148:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800414a:	2201      	movs	r2, #1
 800414c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8004150:	2000      	movs	r0, #0
 8004152:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24
  return HAL_OK;
 8004156:	4770      	bx	lr
    return HAL_ERROR;
 8004158:	2001      	movs	r0, #1
}
 800415a:	4770      	bx	lr

0800415c <HAL_DMA_Abort_IT>:
{
 800415c:	b508      	push	{r3, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 800415e:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 8004162:	b2db      	uxtb	r3, r3
 8004164:	2b02      	cmp	r3, #2
 8004166:	d003      	beq.n	8004170 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004168:	2304      	movs	r3, #4
 800416a:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 800416c:	2001      	movs	r0, #1
}
 800416e:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004170:	6802      	ldr	r2, [r0, #0]
 8004172:	6813      	ldr	r3, [r2, #0]
 8004174:	f023 030e 	bic.w	r3, r3, #14
 8004178:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800417a:	6802      	ldr	r2, [r0, #0]
 800417c:	6813      	ldr	r3, [r2, #0]
 800417e:	f023 0301 	bic.w	r3, r3, #1
 8004182:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004184:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8004186:	6813      	ldr	r3, [r2, #0]
 8004188:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800418c:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800418e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004190:	f003 021c 	and.w	r2, r3, #28
 8004194:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004196:	2301      	movs	r3, #1
 8004198:	4093      	lsls	r3, r2
 800419a:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800419c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800419e:	6d02      	ldr	r2, [r0, #80]	; 0x50
 80041a0:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 80041a2:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80041a4:	b133      	cbz	r3, 80041b4 <HAL_DMA_Abort_IT+0x58>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80041ac:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80041ae:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80041b0:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 80041b2:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80041b4:	2301      	movs	r3, #1
 80041b6:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80041ba:	2300      	movs	r3, #0
 80041bc:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 80041c0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80041c2:	b113      	cbz	r3, 80041ca <HAL_DMA_Abort_IT+0x6e>
      hdma->XferAbortCallback(hdma);
 80041c4:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80041c6:	2000      	movs	r0, #0
 80041c8:	e7d1      	b.n	800416e <HAL_DMA_Abort_IT+0x12>
 80041ca:	2000      	movs	r0, #0
 80041cc:	e7cf      	b.n	800416e <HAL_DMA_Abort_IT+0x12>

080041ce <HAL_DMA_IRQHandler>:
{
 80041ce:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80041d0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80041d2:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80041d4:	6804      	ldr	r4, [r0, #0]
 80041d6:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80041d8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80041da:	f003 031c 	and.w	r3, r3, #28
 80041de:	2204      	movs	r2, #4
 80041e0:	409a      	lsls	r2, r3
 80041e2:	420a      	tst	r2, r1
 80041e4:	d015      	beq.n	8004212 <HAL_DMA_IRQHandler+0x44>
 80041e6:	f015 0f04 	tst.w	r5, #4
 80041ea:	d012      	beq.n	8004212 <HAL_DMA_IRQHandler+0x44>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80041ec:	6823      	ldr	r3, [r4, #0]
 80041ee:	f013 0f20 	tst.w	r3, #32
 80041f2:	d103      	bne.n	80041fc <HAL_DMA_IRQHandler+0x2e>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80041f4:	6823      	ldr	r3, [r4, #0]
 80041f6:	f023 0304 	bic.w	r3, r3, #4
 80041fa:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 80041fc:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80041fe:	f003 021c 	and.w	r2, r3, #28
 8004202:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004204:	2304      	movs	r3, #4
 8004206:	4093      	lsls	r3, r2
 8004208:	604b      	str	r3, [r1, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 800420a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800420c:	b103      	cbz	r3, 8004210 <HAL_DMA_IRQHandler+0x42>
      hdma->XferHalfCpltCallback(hdma);
 800420e:	4798      	blx	r3
}
 8004210:	bd38      	pop	{r3, r4, r5, pc}
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004212:	2202      	movs	r2, #2
 8004214:	409a      	lsls	r2, r3
 8004216:	420a      	tst	r2, r1
 8004218:	d01c      	beq.n	8004254 <HAL_DMA_IRQHandler+0x86>
 800421a:	f015 0f02 	tst.w	r5, #2
 800421e:	d019      	beq.n	8004254 <HAL_DMA_IRQHandler+0x86>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004220:	6823      	ldr	r3, [r4, #0]
 8004222:	f013 0f20 	tst.w	r3, #32
 8004226:	d106      	bne.n	8004236 <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004228:	6823      	ldr	r3, [r4, #0]
 800422a:	f023 030a 	bic.w	r3, r3, #10
 800422e:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8004230:	2301      	movs	r3, #1
 8004232:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8004236:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004238:	f003 021c 	and.w	r2, r3, #28
 800423c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800423e:	2302      	movs	r3, #2
 8004240:	4093      	lsls	r3, r2
 8004242:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 8004244:	2300      	movs	r3, #0
 8004246:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferCpltCallback != NULL)
 800424a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800424c:	2b00      	cmp	r3, #0
 800424e:	d0df      	beq.n	8004210 <HAL_DMA_IRQHandler+0x42>
      hdma->XferCpltCallback(hdma);
 8004250:	4798      	blx	r3
 8004252:	e7dd      	b.n	8004210 <HAL_DMA_IRQHandler+0x42>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))!= 0U) && ((source_it & DMA_IT_TE) != 0U))
 8004254:	2208      	movs	r2, #8
 8004256:	fa02 f303 	lsl.w	r3, r2, r3
 800425a:	420b      	tst	r3, r1
 800425c:	d0d8      	beq.n	8004210 <HAL_DMA_IRQHandler+0x42>
 800425e:	f015 0f08 	tst.w	r5, #8
 8004262:	d0d5      	beq.n	8004210 <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004264:	6823      	ldr	r3, [r4, #0]
 8004266:	f023 030e 	bic.w	r3, r3, #14
 800426a:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800426c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800426e:	f003 031c 	and.w	r3, r3, #28
 8004272:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004274:	2201      	movs	r2, #1
 8004276:	fa02 f303 	lsl.w	r3, r2, r3
 800427a:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800427c:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 800427e:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8004282:	2300      	movs	r3, #0
 8004284:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 8004288:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800428a:	2b00      	cmp	r3, #0
 800428c:	d0c0      	beq.n	8004210 <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 800428e:	4798      	blx	r3
  return;
 8004290:	e7be      	b.n	8004210 <HAL_DMA_IRQHandler+0x42>
	...

08004294 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004294:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t position = 0x00u;
 8004296:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004298:	e03a      	b.n	8004310 <HAL_GPIO_Init+0x7c>
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800429a:	2404      	movs	r4, #4
 800429c:	e000      	b.n	80042a0 <HAL_GPIO_Init+0xc>
 800429e:	2400      	movs	r4, #0
 80042a0:	40b4      	lsls	r4, r6
 80042a2:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 80042a4:	3502      	adds	r5, #2
 80042a6:	4e58      	ldr	r6, [pc, #352]	; (8004408 <HAL_GPIO_Init+0x174>)
 80042a8:	f846 4025 	str.w	r4, [r6, r5, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80042ac:	4c57      	ldr	r4, [pc, #348]	; (800440c <HAL_GPIO_Init+0x178>)
 80042ae:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
        temp &= ~(iocurrent);
 80042b2:	43d4      	mvns	r4, r2
 80042b4:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80042b8:	684f      	ldr	r7, [r1, #4]
 80042ba:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 80042be:	d001      	beq.n	80042c4 <HAL_GPIO_Init+0x30>
        {
          temp |= iocurrent;
 80042c0:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR1 = temp;
 80042c4:	4d51      	ldr	r5, [pc, #324]	; (800440c <HAL_GPIO_Init+0x178>)
 80042c6:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80

        temp = EXTI->EMR1;
 80042ca:	f8d5 5084 	ldr.w	r5, [r5, #132]	; 0x84
        temp &= ~(iocurrent);
 80042ce:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80042d2:	684f      	ldr	r7, [r1, #4]
 80042d4:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 80042d8:	d001      	beq.n	80042de <HAL_GPIO_Init+0x4a>
        {
          temp |= iocurrent;
 80042da:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 80042de:	4d4b      	ldr	r5, [pc, #300]	; (800440c <HAL_GPIO_Init+0x178>)
 80042e0:	f8c5 6084 	str.w	r6, [r5, #132]	; 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80042e4:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 80042e6:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80042ea:	684f      	ldr	r7, [r1, #4]
 80042ec:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 80042f0:	d001      	beq.n	80042f6 <HAL_GPIO_Init+0x62>
        {
          temp |= iocurrent;
 80042f2:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 80042f6:	4d45      	ldr	r5, [pc, #276]	; (800440c <HAL_GPIO_Init+0x178>)
 80042f8:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 80042fa:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 80042fc:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80042fe:	684e      	ldr	r6, [r1, #4]
 8004300:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8004304:	d001      	beq.n	800430a <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 8004306:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->FTSR1 = temp;
 800430a:	4a40      	ldr	r2, [pc, #256]	; (800440c <HAL_GPIO_Init+0x178>)
 800430c:	6054      	str	r4, [r2, #4]
      }
    }
    
    position++;
 800430e:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004310:	680a      	ldr	r2, [r1, #0]
 8004312:	fa32 f403 	lsrs.w	r4, r2, r3
 8004316:	d074      	beq.n	8004402 <HAL_GPIO_Init+0x16e>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004318:	2401      	movs	r4, #1
 800431a:	409c      	lsls	r4, r3
    if (iocurrent != 0x00u)
 800431c:	4022      	ands	r2, r4
 800431e:	d0f6      	beq.n	800430e <HAL_GPIO_Init+0x7a>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004320:	684d      	ldr	r5, [r1, #4]
 8004322:	2d02      	cmp	r5, #2
 8004324:	d001      	beq.n	800432a <HAL_GPIO_Init+0x96>
 8004326:	2d12      	cmp	r5, #18
 8004328:	d110      	bne.n	800434c <HAL_GPIO_Init+0xb8>
        temp = GPIOx->AFR[position >> 3u];
 800432a:	08de      	lsrs	r6, r3, #3
 800432c:	3608      	adds	r6, #8
 800432e:	f850 c026 	ldr.w	ip, [r0, r6, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004332:	f003 0507 	and.w	r5, r3, #7
 8004336:	00af      	lsls	r7, r5, #2
 8004338:	250f      	movs	r5, #15
 800433a:	40bd      	lsls	r5, r7
 800433c:	ea2c 0c05 	bic.w	ip, ip, r5
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004340:	690d      	ldr	r5, [r1, #16]
 8004342:	40bd      	lsls	r5, r7
 8004344:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 8004348:	f840 5026 	str.w	r5, [r0, r6, lsl #2]
      temp = GPIOx->MODER;
 800434c:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800434e:	005f      	lsls	r7, r3, #1
 8004350:	2503      	movs	r5, #3
 8004352:	40bd      	lsls	r5, r7
 8004354:	43ed      	mvns	r5, r5
 8004356:	ea05 0c06 	and.w	ip, r5, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800435a:	684e      	ldr	r6, [r1, #4]
 800435c:	f006 0603 	and.w	r6, r6, #3
 8004360:	40be      	lsls	r6, r7
 8004362:	ea46 060c 	orr.w	r6, r6, ip
      GPIOx->MODER = temp;
 8004366:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004368:	684e      	ldr	r6, [r1, #4]
 800436a:	f106 3cff 	add.w	ip, r6, #4294967295
 800436e:	f1bc 0f01 	cmp.w	ip, #1
 8004372:	d903      	bls.n	800437c <HAL_GPIO_Init+0xe8>
 8004374:	2e11      	cmp	r6, #17
 8004376:	d001      	beq.n	800437c <HAL_GPIO_Init+0xe8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004378:	2e12      	cmp	r6, #18
 800437a:	d110      	bne.n	800439e <HAL_GPIO_Init+0x10a>
        temp = GPIOx->OSPEEDR;
 800437c:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800437e:	ea05 0c06 	and.w	ip, r5, r6
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004382:	68ce      	ldr	r6, [r1, #12]
 8004384:	40be      	lsls	r6, r7
 8004386:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->OSPEEDR = temp;
 800438a:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 800438c:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800438e:	ea26 0404 	bic.w	r4, r6, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8004392:	684e      	ldr	r6, [r1, #4]
 8004394:	f3c6 1600 	ubfx	r6, r6, #4, #1
 8004398:	409e      	lsls	r6, r3
 800439a:	4326      	orrs	r6, r4
        GPIOx->OTYPER = temp;
 800439c:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 800439e:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80043a0:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80043a2:	688c      	ldr	r4, [r1, #8]
 80043a4:	40bc      	lsls	r4, r7
 80043a6:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 80043a8:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80043aa:	684c      	ldr	r4, [r1, #4]
 80043ac:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 80043b0:	d0ad      	beq.n	800430e <HAL_GPIO_Init+0x7a>
        temp = SYSCFG->EXTICR[position >> 2u];
 80043b2:	089d      	lsrs	r5, r3, #2
 80043b4:	1cae      	adds	r6, r5, #2
 80043b6:	4c14      	ldr	r4, [pc, #80]	; (8004408 <HAL_GPIO_Init+0x174>)
 80043b8:	f854 7026 	ldr.w	r7, [r4, r6, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80043bc:	f003 0403 	and.w	r4, r3, #3
 80043c0:	00a6      	lsls	r6, r4, #2
 80043c2:	240f      	movs	r4, #15
 80043c4:	40b4      	lsls	r4, r6
 80043c6:	ea27 0704 	bic.w	r7, r7, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80043ca:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 80043ce:	f43f af66 	beq.w	800429e <HAL_GPIO_Init+0xa>
 80043d2:	4c0f      	ldr	r4, [pc, #60]	; (8004410 <HAL_GPIO_Init+0x17c>)
 80043d4:	42a0      	cmp	r0, r4
 80043d6:	d00e      	beq.n	80043f6 <HAL_GPIO_Init+0x162>
 80043d8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80043dc:	42a0      	cmp	r0, r4
 80043de:	d00c      	beq.n	80043fa <HAL_GPIO_Init+0x166>
 80043e0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80043e4:	42a0      	cmp	r0, r4
 80043e6:	d00a      	beq.n	80043fe <HAL_GPIO_Init+0x16a>
 80043e8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80043ec:	42a0      	cmp	r0, r4
 80043ee:	f43f af54 	beq.w	800429a <HAL_GPIO_Init+0x6>
 80043f2:	2407      	movs	r4, #7
 80043f4:	e754      	b.n	80042a0 <HAL_GPIO_Init+0xc>
 80043f6:	2401      	movs	r4, #1
 80043f8:	e752      	b.n	80042a0 <HAL_GPIO_Init+0xc>
 80043fa:	2402      	movs	r4, #2
 80043fc:	e750      	b.n	80042a0 <HAL_GPIO_Init+0xc>
 80043fe:	2403      	movs	r4, #3
 8004400:	e74e      	b.n	80042a0 <HAL_GPIO_Init+0xc>
  }
}
 8004402:	bcf0      	pop	{r4, r5, r6, r7}
 8004404:	4770      	bx	lr
 8004406:	bf00      	nop
 8004408:	40010000 	.word	0x40010000
 800440c:	58000800 	.word	0x58000800
 8004410:	48000400 	.word	0x48000400

08004414 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004414:	6903      	ldr	r3, [r0, #16]
 8004416:	4219      	tst	r1, r3
 8004418:	d101      	bne.n	800441e <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800441a:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 800441c:	4770      	bx	lr
    bitstatus = GPIO_PIN_SET;
 800441e:	2001      	movs	r0, #1
 8004420:	4770      	bx	lr
	...

08004424 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004424:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004426:	4b05      	ldr	r3, [pc, #20]	; (800443c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	4203      	tst	r3, r0
 800442c:	d100      	bne.n	8004430 <HAL_GPIO_EXTI_IRQHandler+0xc>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 800442e:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004430:	4b02      	ldr	r3, [pc, #8]	; (800443c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8004432:	60d8      	str	r0, [r3, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004434:	f7fe f92a 	bl	800268c <HAL_GPIO_EXTI_Callback>
}
 8004438:	e7f9      	b.n	800442e <HAL_GPIO_EXTI_IRQHandler+0xa>
 800443a:	bf00      	nop
 800443c:	58000800 	.word	0x58000800

08004440 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004440:	6803      	ldr	r3, [r0, #0]
 8004442:	699a      	ldr	r2, [r3, #24]
 8004444:	f012 0f02 	tst.w	r2, #2
 8004448:	d001      	beq.n	800444e <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 800444a:	2200      	movs	r2, #0
 800444c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800444e:	6803      	ldr	r3, [r0, #0]
 8004450:	699a      	ldr	r2, [r3, #24]
 8004452:	f012 0f01 	tst.w	r2, #1
 8004456:	d103      	bne.n	8004460 <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004458:	699a      	ldr	r2, [r3, #24]
 800445a:	f042 0201 	orr.w	r2, r2, #1
 800445e:	619a      	str	r2, [r3, #24]
  }
}
 8004460:	4770      	bx	lr

08004462 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8004462:	b470      	push	{r4, r5, r6}
 8004464:	9e03      	ldr	r6, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8004466:	6805      	ldr	r5, [r0, #0]
 8004468:	6868      	ldr	r0, [r5, #4]
 800446a:	0d74      	lsrs	r4, r6, #21
 800446c:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 8004470:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8004474:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 8004478:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 800447c:	f044 0403 	orr.w	r4, r4, #3
 8004480:	ea20 0004 	bic.w	r0, r0, r4
 8004484:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8004488:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800448c:	4319      	orrs	r1, r3
 800448e:	4331      	orrs	r1, r6
 8004490:	4301      	orrs	r1, r0
 8004492:	6069      	str	r1, [r5, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8004494:	bc70      	pop	{r4, r5, r6}
 8004496:	4770      	bx	lr

08004498 <I2C_Enable_IRQ>:
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8004498:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800449a:	4a1d      	ldr	r2, [pc, #116]	; (8004510 <I2C_Enable_IRQ+0x78>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d017      	beq.n	80044d0 <I2C_Enable_IRQ+0x38>
 80044a0:	4a1c      	ldr	r2, [pc, #112]	; (8004514 <I2C_Enable_IRQ+0x7c>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d014      	beq.n	80044d0 <I2C_Enable_IRQ+0x38>
      tmpisr |= I2C_IT_TCI;
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80044a6:	f011 0f04 	tst.w	r1, #4
 80044aa:	d12f      	bne.n	800450c <I2C_Enable_IRQ+0x74>
  uint32_t tmpisr = 0U;
 80044ac:	2300      	movs	r3, #0
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80044ae:	f011 0f01 	tst.w	r1, #1
 80044b2:	d001      	beq.n	80044b8 <I2C_Enable_IRQ+0x20>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80044b4:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80044b8:	f011 0f02 	tst.w	r1, #2
 80044bc:	d001      	beq.n	80044c2 <I2C_Enable_IRQ+0x2a>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80044be:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
    }

    if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 80044c2:	f001 0112 	and.w	r1, r1, #18
 80044c6:	2912      	cmp	r1, #18
 80044c8:	d110      	bne.n	80044ec <I2C_Enable_IRQ+0x54>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 80044ca:	f043 0320 	orr.w	r3, r3, #32
 80044ce:	e00d      	b.n	80044ec <I2C_Enable_IRQ+0x54>
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80044d0:	f011 0f04 	tst.w	r1, #4
 80044d4:	d10f      	bne.n	80044f6 <I2C_Enable_IRQ+0x5e>
  uint32_t tmpisr = 0U;
 80044d6:	2300      	movs	r3, #0
    if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 80044d8:	f001 0211 	and.w	r2, r1, #17
 80044dc:	2a11      	cmp	r2, #17
 80044de:	d00c      	beq.n	80044fa <I2C_Enable_IRQ+0x62>
 80044e0:	f001 0112 	and.w	r1, r1, #18
    if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 80044e4:	2912      	cmp	r1, #18
 80044e6:	d00b      	beq.n	8004500 <I2C_Enable_IRQ+0x68>
    if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 80044e8:	2912      	cmp	r1, #18
 80044ea:	d00c      	beq.n	8004506 <I2C_Enable_IRQ+0x6e>
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80044ec:	6801      	ldr	r1, [r0, #0]
 80044ee:	680a      	ldr	r2, [r1, #0]
 80044f0:	4313      	orrs	r3, r2
 80044f2:	600b      	str	r3, [r1, #0]
}
 80044f4:	4770      	bx	lr
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80044f6:	23b8      	movs	r3, #184	; 0xb8
 80044f8:	e7ee      	b.n	80044d8 <I2C_Enable_IRQ+0x40>
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80044fa:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80044fe:	e7ef      	b.n	80044e0 <I2C_Enable_IRQ+0x48>
      tmpisr |= I2C_IT_STOPI;
 8004500:	f043 0320 	orr.w	r3, r3, #32
 8004504:	e7f0      	b.n	80044e8 <I2C_Enable_IRQ+0x50>
      tmpisr |= I2C_IT_TCI;
 8004506:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800450a:	e7ef      	b.n	80044ec <I2C_Enable_IRQ+0x54>
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800450c:	23b8      	movs	r3, #184	; 0xb8
 800450e:	e7ce      	b.n	80044ae <I2C_Enable_IRQ+0x16>
 8004510:	080056db 	.word	0x080056db
 8004514:	080055dd 	.word	0x080055dd

08004518 <I2C_Disable_IRQ>:
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004518:	f011 0f01 	tst.w	r1, #1
 800451c:	d009      	beq.n	8004532 <I2C_Disable_IRQ+0x1a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800451e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004522:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004526:	2b28      	cmp	r3, #40	; 0x28
 8004528:	d001      	beq.n	800452e <I2C_Disable_IRQ+0x16>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800452a:	23f2      	movs	r3, #242	; 0xf2
 800452c:	e002      	b.n	8004534 <I2C_Disable_IRQ+0x1c>
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800452e:	2342      	movs	r3, #66	; 0x42
 8004530:	e000      	b.n	8004534 <I2C_Disable_IRQ+0x1c>
  uint32_t tmpisr = 0U;
 8004532:	2300      	movs	r3, #0
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004534:	f011 0f02 	tst.w	r1, #2
 8004538:	d02c      	beq.n	8004594 <I2C_Disable_IRQ+0x7c>
{
 800453a:	b410      	push	{r4}
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800453c:	f043 0444 	orr.w	r4, r3, #68	; 0x44

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004540:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8004544:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8004548:	2a28      	cmp	r2, #40	; 0x28
 800454a:	d018      	beq.n	800457e <I2C_Disable_IRQ+0x66>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800454c:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004550:	f011 0f04 	tst.w	r1, #4
 8004554:	d001      	beq.n	800455a <I2C_Disable_IRQ+0x42>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004556:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
  }

  if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 800455a:	f001 0211 	and.w	r2, r1, #17
 800455e:	2a11      	cmp	r2, #17
 8004560:	d00f      	beq.n	8004582 <I2C_Disable_IRQ+0x6a>
 8004562:	f001 0112 	and.w	r1, r1, #18
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
  }

  if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 8004566:	2912      	cmp	r1, #18
 8004568:	d00e      	beq.n	8004588 <I2C_Disable_IRQ+0x70>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
  }

  if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 800456a:	2912      	cmp	r1, #18
 800456c:	d00f      	beq.n	800458e <I2C_Disable_IRQ+0x76>
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800456e:	6801      	ldr	r1, [r0, #0]
 8004570:	680a      	ldr	r2, [r1, #0]
 8004572:	ea22 0303 	bic.w	r3, r2, r3
 8004576:	600b      	str	r3, [r1, #0]
}
 8004578:	f85d 4b04 	ldr.w	r4, [sp], #4
 800457c:	4770      	bx	lr
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800457e:	4623      	mov	r3, r4
 8004580:	e7e6      	b.n	8004550 <I2C_Disable_IRQ+0x38>
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004582:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8004586:	e7ec      	b.n	8004562 <I2C_Disable_IRQ+0x4a>
    tmpisr |= I2C_IT_STOPI;
 8004588:	f043 0320 	orr.w	r3, r3, #32
 800458c:	e7ed      	b.n	800456a <I2C_Disable_IRQ+0x52>
    tmpisr |= I2C_IT_TCI;
 800458e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004592:	e7ec      	b.n	800456e <I2C_Disable_IRQ+0x56>
  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004594:	f011 0f04 	tst.w	r1, #4
 8004598:	d001      	beq.n	800459e <I2C_Disable_IRQ+0x86>
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800459a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
  if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 800459e:	f001 0211 	and.w	r2, r1, #17
 80045a2:	2a11      	cmp	r2, #17
 80045a4:	d00b      	beq.n	80045be <I2C_Disable_IRQ+0xa6>
 80045a6:	f001 0112 	and.w	r1, r1, #18
  if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 80045aa:	2912      	cmp	r1, #18
 80045ac:	d00a      	beq.n	80045c4 <I2C_Disable_IRQ+0xac>
  if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 80045ae:	2912      	cmp	r1, #18
 80045b0:	d00b      	beq.n	80045ca <I2C_Disable_IRQ+0xb2>
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80045b2:	6801      	ldr	r1, [r0, #0]
 80045b4:	680a      	ldr	r2, [r1, #0]
 80045b6:	ea22 0303 	bic.w	r3, r2, r3
 80045ba:	600b      	str	r3, [r1, #0]
 80045bc:	4770      	bx	lr
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80045be:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80045c2:	e7f0      	b.n	80045a6 <I2C_Disable_IRQ+0x8e>
    tmpisr |= I2C_IT_STOPI;
 80045c4:	f043 0320 	orr.w	r3, r3, #32
 80045c8:	e7f1      	b.n	80045ae <I2C_Disable_IRQ+0x96>
    tmpisr |= I2C_IT_TCI;
 80045ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80045ce:	e7f0      	b.n	80045b2 <I2C_Disable_IRQ+0x9a>

080045d0 <I2C_IsAcknowledgeFailed>:
{
 80045d0:	b570      	push	{r4, r5, r6, lr}
 80045d2:	4604      	mov	r4, r0
 80045d4:	460d      	mov	r5, r1
 80045d6:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80045d8:	6803      	ldr	r3, [r0, #0]
 80045da:	699b      	ldr	r3, [r3, #24]
 80045dc:	f013 0f10 	tst.w	r3, #16
 80045e0:	d01c      	beq.n	800461c <I2C_IsAcknowledgeFailed+0x4c>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80045e2:	6823      	ldr	r3, [r4, #0]
 80045e4:	699a      	ldr	r2, [r3, #24]
 80045e6:	f012 0f20 	tst.w	r2, #32
 80045ea:	d119      	bne.n	8004620 <I2C_IsAcknowledgeFailed+0x50>
      if (Timeout != HAL_MAX_DELAY)
 80045ec:	f1b5 3fff 	cmp.w	r5, #4294967295
 80045f0:	d0f7      	beq.n	80045e2 <I2C_IsAcknowledgeFailed+0x12>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045f2:	f7fe fea1 	bl	8003338 <HAL_GetTick>
 80045f6:	1b80      	subs	r0, r0, r6
 80045f8:	42a8      	cmp	r0, r5
 80045fa:	d801      	bhi.n	8004600 <I2C_IsAcknowledgeFailed+0x30>
 80045fc:	2d00      	cmp	r5, #0
 80045fe:	d1f0      	bne.n	80045e2 <I2C_IsAcknowledgeFailed+0x12>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004600:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004602:	f043 0320 	orr.w	r3, r3, #32
 8004606:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004608:	2320      	movs	r3, #32
 800460a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800460e:	2300      	movs	r3, #0
 8004610:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8004614:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          return HAL_ERROR;
 8004618:	2001      	movs	r0, #1
 800461a:	e020      	b.n	800465e <I2C_IsAcknowledgeFailed+0x8e>
  return HAL_OK;
 800461c:	2000      	movs	r0, #0
 800461e:	e01e      	b.n	800465e <I2C_IsAcknowledgeFailed+0x8e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004620:	2210      	movs	r2, #16
 8004622:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004624:	6823      	ldr	r3, [r4, #0]
 8004626:	2520      	movs	r5, #32
 8004628:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 800462a:	4620      	mov	r0, r4
 800462c:	f7ff ff08 	bl	8004440 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8004630:	6822      	ldr	r2, [r4, #0]
 8004632:	6853      	ldr	r3, [r2, #4]
 8004634:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8004638:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800463c:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8004640:	f023 0301 	bic.w	r3, r3, #1
 8004644:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004646:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004648:	f043 0304 	orr.w	r3, r3, #4
 800464c:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800464e:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004652:	2300      	movs	r3, #0
 8004654:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8004658:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 800465c:	2001      	movs	r0, #1
}
 800465e:	bd70      	pop	{r4, r5, r6, pc}

08004660 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8004660:	b570      	push	{r4, r5, r6, lr}
 8004662:	4604      	mov	r4, r0
 8004664:	460d      	mov	r5, r1
 8004666:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004668:	6823      	ldr	r3, [r4, #0]
 800466a:	699b      	ldr	r3, [r3, #24]
 800466c:	f013 0f02 	tst.w	r3, #2
 8004670:	d11d      	bne.n	80046ae <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004672:	4632      	mov	r2, r6
 8004674:	4629      	mov	r1, r5
 8004676:	4620      	mov	r0, r4
 8004678:	f7ff ffaa 	bl	80045d0 <I2C_IsAcknowledgeFailed>
 800467c:	b9c8      	cbnz	r0, 80046b2 <I2C_WaitOnTXISFlagUntilTimeout+0x52>
    if (Timeout != HAL_MAX_DELAY)
 800467e:	f1b5 3fff 	cmp.w	r5, #4294967295
 8004682:	d0f1      	beq.n	8004668 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004684:	f7fe fe58 	bl	8003338 <HAL_GetTick>
 8004688:	1b80      	subs	r0, r0, r6
 800468a:	42a8      	cmp	r0, r5
 800468c:	d801      	bhi.n	8004692 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 800468e:	2d00      	cmp	r5, #0
 8004690:	d1ea      	bne.n	8004668 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004692:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004694:	f043 0320 	orr.w	r3, r3, #32
 8004698:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800469a:	2320      	movs	r3, #32
 800469c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80046a0:	2300      	movs	r3, #0
 80046a2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 80046a6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 80046aa:	2001      	movs	r0, #1
 80046ac:	e000      	b.n	80046b0 <I2C_WaitOnTXISFlagUntilTimeout+0x50>
  return HAL_OK;
 80046ae:	2000      	movs	r0, #0
}
 80046b0:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80046b2:	2001      	movs	r0, #1
 80046b4:	e7fc      	b.n	80046b0 <I2C_WaitOnTXISFlagUntilTimeout+0x50>

080046b6 <I2C_WaitOnFlagUntilTimeout>:
{
 80046b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046b8:	4605      	mov	r5, r0
 80046ba:	460f      	mov	r7, r1
 80046bc:	4616      	mov	r6, r2
 80046be:	461c      	mov	r4, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046c0:	682b      	ldr	r3, [r5, #0]
 80046c2:	699b      	ldr	r3, [r3, #24]
 80046c4:	ea37 0303 	bics.w	r3, r7, r3
 80046c8:	bf0c      	ite	eq
 80046ca:	2301      	moveq	r3, #1
 80046cc:	2300      	movne	r3, #0
 80046ce:	42b3      	cmp	r3, r6
 80046d0:	d118      	bne.n	8004704 <I2C_WaitOnFlagUntilTimeout+0x4e>
    if (Timeout != HAL_MAX_DELAY)
 80046d2:	f1b4 3fff 	cmp.w	r4, #4294967295
 80046d6:	d0f3      	beq.n	80046c0 <I2C_WaitOnFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046d8:	f7fe fe2e 	bl	8003338 <HAL_GetTick>
 80046dc:	9b06      	ldr	r3, [sp, #24]
 80046de:	1ac0      	subs	r0, r0, r3
 80046e0:	42a0      	cmp	r0, r4
 80046e2:	d801      	bhi.n	80046e8 <I2C_WaitOnFlagUntilTimeout+0x32>
 80046e4:	2c00      	cmp	r4, #0
 80046e6:	d1eb      	bne.n	80046c0 <I2C_WaitOnFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80046e8:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80046ea:	f043 0320 	orr.w	r3, r3, #32
 80046ee:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80046f0:	2320      	movs	r3, #32
 80046f2:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80046f6:	2300      	movs	r3, #0
 80046f8:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 80046fc:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
        return HAL_ERROR;
 8004700:	2001      	movs	r0, #1
 8004702:	e000      	b.n	8004706 <I2C_WaitOnFlagUntilTimeout+0x50>
  return HAL_OK;
 8004704:	2000      	movs	r0, #0
}
 8004706:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004708 <I2C_RequestMemoryWrite>:
{
 8004708:	b570      	push	{r4, r5, r6, lr}
 800470a:	b082      	sub	sp, #8
 800470c:	4604      	mov	r4, r0
 800470e:	4616      	mov	r6, r2
 8004710:	461d      	mov	r5, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004712:	4b18      	ldr	r3, [pc, #96]	; (8004774 <I2C_RequestMemoryWrite+0x6c>)
 8004714:	9300      	str	r3, [sp, #0]
 8004716:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800471a:	b2ea      	uxtb	r2, r5
 800471c:	f7ff fea1 	bl	8004462 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004720:	9a07      	ldr	r2, [sp, #28]
 8004722:	9906      	ldr	r1, [sp, #24]
 8004724:	4620      	mov	r0, r4
 8004726:	f7ff ff9b 	bl	8004660 <I2C_WaitOnTXISFlagUntilTimeout>
 800472a:	b9e8      	cbnz	r0, 8004768 <I2C_RequestMemoryWrite+0x60>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800472c:	2d01      	cmp	r5, #1
 800472e:	d10e      	bne.n	800474e <I2C_RequestMemoryWrite+0x46>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004730:	6823      	ldr	r3, [r4, #0]
 8004732:	b2f6      	uxtb	r6, r6
 8004734:	629e      	str	r6, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004736:	9b07      	ldr	r3, [sp, #28]
 8004738:	9300      	str	r3, [sp, #0]
 800473a:	9b06      	ldr	r3, [sp, #24]
 800473c:	2200      	movs	r2, #0
 800473e:	2180      	movs	r1, #128	; 0x80
 8004740:	4620      	mov	r0, r4
 8004742:	f7ff ffb8 	bl	80046b6 <I2C_WaitOnFlagUntilTimeout>
 8004746:	4603      	mov	r3, r0
 8004748:	b178      	cbz	r0, 800476a <I2C_RequestMemoryWrite+0x62>
    return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e00d      	b.n	800476a <I2C_RequestMemoryWrite+0x62>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800474e:	6823      	ldr	r3, [r4, #0]
 8004750:	0a32      	lsrs	r2, r6, #8
 8004752:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004754:	9a07      	ldr	r2, [sp, #28]
 8004756:	9906      	ldr	r1, [sp, #24]
 8004758:	4620      	mov	r0, r4
 800475a:	f7ff ff81 	bl	8004660 <I2C_WaitOnTXISFlagUntilTimeout>
 800475e:	b938      	cbnz	r0, 8004770 <I2C_RequestMemoryWrite+0x68>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004760:	6823      	ldr	r3, [r4, #0]
 8004762:	b2f6      	uxtb	r6, r6
 8004764:	629e      	str	r6, [r3, #40]	; 0x28
 8004766:	e7e6      	b.n	8004736 <I2C_RequestMemoryWrite+0x2e>
    return HAL_ERROR;
 8004768:	2301      	movs	r3, #1
}
 800476a:	4618      	mov	r0, r3
 800476c:	b002      	add	sp, #8
 800476e:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e7fa      	b.n	800476a <I2C_RequestMemoryWrite+0x62>
 8004774:	80002000 	.word	0x80002000

08004778 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8004778:	b570      	push	{r4, r5, r6, lr}
 800477a:	4605      	mov	r5, r0
 800477c:	460c      	mov	r4, r1
 800477e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004780:	682b      	ldr	r3, [r5, #0]
 8004782:	699b      	ldr	r3, [r3, #24]
 8004784:	f013 0f20 	tst.w	r3, #32
 8004788:	d11a      	bne.n	80047c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800478a:	4632      	mov	r2, r6
 800478c:	4621      	mov	r1, r4
 800478e:	4628      	mov	r0, r5
 8004790:	f7ff ff1e 	bl	80045d0 <I2C_IsAcknowledgeFailed>
 8004794:	b9b0      	cbnz	r0, 80047c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004796:	f7fe fdcf 	bl	8003338 <HAL_GetTick>
 800479a:	1b80      	subs	r0, r0, r6
 800479c:	42a0      	cmp	r0, r4
 800479e:	d801      	bhi.n	80047a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x2c>
 80047a0:	2c00      	cmp	r4, #0
 80047a2:	d1ed      	bne.n	8004780 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80047a4:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80047a6:	f043 0320 	orr.w	r3, r3, #32
 80047aa:	646b      	str	r3, [r5, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80047ac:	2320      	movs	r3, #32
 80047ae:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80047b2:	2300      	movs	r3, #0
 80047b4:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80047b8:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      return HAL_ERROR;
 80047bc:	2001      	movs	r0, #1
}
 80047be:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 80047c0:	2000      	movs	r0, #0
 80047c2:	e7fc      	b.n	80047be <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
      return HAL_ERROR;
 80047c4:	2001      	movs	r0, #1
 80047c6:	e7fa      	b.n	80047be <I2C_WaitOnSTOPFlagUntilTimeout+0x46>

080047c8 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 80047c8:	b570      	push	{r4, r5, r6, lr}
 80047ca:	4604      	mov	r4, r0
 80047cc:	460d      	mov	r5, r1
 80047ce:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80047d0:	6823      	ldr	r3, [r4, #0]
 80047d2:	699b      	ldr	r3, [r3, #24]
 80047d4:	f013 0f04 	tst.w	r3, #4
 80047d8:	d13e      	bne.n	8004858 <I2C_WaitOnRXNEFlagUntilTimeout+0x90>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80047da:	4632      	mov	r2, r6
 80047dc:	4629      	mov	r1, r5
 80047de:	4620      	mov	r0, r4
 80047e0:	f7ff fef6 	bl	80045d0 <I2C_IsAcknowledgeFailed>
 80047e4:	4601      	mov	r1, r0
 80047e6:	2800      	cmp	r0, #0
 80047e8:	d138      	bne.n	800485c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80047ea:	6823      	ldr	r3, [r4, #0]
 80047ec:	699a      	ldr	r2, [r3, #24]
 80047ee:	f012 0f20 	tst.w	r2, #32
 80047f2:	d113      	bne.n	800481c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047f4:	f7fe fda0 	bl	8003338 <HAL_GetTick>
 80047f8:	1b80      	subs	r0, r0, r6
 80047fa:	42a8      	cmp	r0, r5
 80047fc:	d801      	bhi.n	8004802 <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
 80047fe:	2d00      	cmp	r5, #0
 8004800:	d1e6      	bne.n	80047d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004802:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004804:	f043 0320 	orr.w	r3, r3, #32
 8004808:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800480a:	2320      	movs	r3, #32
 800480c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2c);
 8004810:	2300      	movs	r3, #0
 8004812:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8004816:	2101      	movs	r1, #1
}
 8004818:	4608      	mov	r0, r1
 800481a:	bd70      	pop	{r4, r5, r6, pc}
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800481c:	699a      	ldr	r2, [r3, #24]
 800481e:	f012 0f04 	tst.w	r2, #4
 8004822:	d002      	beq.n	800482a <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8004824:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8004826:	2a00      	cmp	r2, #0
 8004828:	d1f6      	bne.n	8004818 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800482a:	2220      	movs	r2, #32
 800482c:	61da      	str	r2, [r3, #28]
        I2C_RESET_CR2(hi2c);
 800482e:	6821      	ldr	r1, [r4, #0]
 8004830:	684b      	ldr	r3, [r1, #4]
 8004832:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8004836:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800483a:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800483e:	f023 0301 	bic.w	r3, r3, #1
 8004842:	604b      	str	r3, [r1, #4]
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004844:	2300      	movs	r3, #0
 8004846:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004848:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800484c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8004850:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8004854:	2101      	movs	r1, #1
 8004856:	e7df      	b.n	8004818 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
  return HAL_OK;
 8004858:	2100      	movs	r1, #0
 800485a:	e7dd      	b.n	8004818 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
      return HAL_ERROR;
 800485c:	2101      	movs	r1, #1
 800485e:	e7db      	b.n	8004818 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>

08004860 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8004860:	2800      	cmp	r0, #0
 8004862:	d059      	beq.n	8004918 <HAL_I2C_Init+0xb8>
{
 8004864:	b510      	push	{r4, lr}
 8004866:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004868:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800486c:	2b00      	cmp	r3, #0
 800486e:	d043      	beq.n	80048f8 <HAL_I2C_Init+0x98>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8004870:	2324      	movs	r3, #36	; 0x24
 8004872:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8004876:	6822      	ldr	r2, [r4, #0]
 8004878:	6813      	ldr	r3, [r2, #0]
 800487a:	f023 0301 	bic.w	r3, r3, #1
 800487e:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004880:	6863      	ldr	r3, [r4, #4]
 8004882:	6822      	ldr	r2, [r4, #0]
 8004884:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8004888:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800488a:	6822      	ldr	r2, [r4, #0]
 800488c:	6893      	ldr	r3, [r2, #8]
 800488e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004892:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004894:	68e3      	ldr	r3, [r4, #12]
 8004896:	2b01      	cmp	r3, #1
 8004898:	d033      	beq.n	8004902 <HAL_I2C_Init+0xa2>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800489a:	68a3      	ldr	r3, [r4, #8]
 800489c:	6822      	ldr	r2, [r4, #0]
 800489e:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 80048a2:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80048a4:	68e3      	ldr	r3, [r4, #12]
 80048a6:	2b02      	cmp	r3, #2
 80048a8:	d031      	beq.n	800490e <HAL_I2C_Init+0xae>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80048aa:	6822      	ldr	r2, [r4, #0]
 80048ac:	6853      	ldr	r3, [r2, #4]
 80048ae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80048b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80048b6:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80048b8:	6822      	ldr	r2, [r4, #0]
 80048ba:	68d3      	ldr	r3, [r2, #12]
 80048bc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80048c0:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80048c2:	6923      	ldr	r3, [r4, #16]
 80048c4:	6962      	ldr	r2, [r4, #20]
 80048c6:	4313      	orrs	r3, r2
 80048c8:	69a1      	ldr	r1, [r4, #24]
 80048ca:	6822      	ldr	r2, [r4, #0]
 80048cc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80048d0:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80048d2:	69e3      	ldr	r3, [r4, #28]
 80048d4:	6a21      	ldr	r1, [r4, #32]
 80048d6:	6822      	ldr	r2, [r4, #0]
 80048d8:	430b      	orrs	r3, r1
 80048da:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 80048dc:	6822      	ldr	r2, [r4, #0]
 80048de:	6813      	ldr	r3, [r2, #0]
 80048e0:	f043 0301 	orr.w	r3, r3, #1
 80048e4:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048e6:	2000      	movs	r0, #0
 80048e8:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80048ea:	2320      	movs	r3, #32
 80048ec:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80048f0:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80048f2:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 80048f6:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80048f8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80048fc:	f7fd fe1a 	bl	8002534 <HAL_I2C_MspInit>
 8004900:	e7b6      	b.n	8004870 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004902:	68a3      	ldr	r3, [r4, #8]
 8004904:	6822      	ldr	r2, [r4, #0]
 8004906:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800490a:	6093      	str	r3, [r2, #8]
 800490c:	e7ca      	b.n	80048a4 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800490e:	6823      	ldr	r3, [r4, #0]
 8004910:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004914:	605a      	str	r2, [r3, #4]
 8004916:	e7c8      	b.n	80048aa <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 8004918:	2001      	movs	r0, #1
}
 800491a:	4770      	bx	lr

0800491c <HAL_I2C_Master_Transmit>:
{
 800491c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004920:	b083      	sub	sp, #12
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004922:	f890 5041 	ldrb.w	r5, [r0, #65]	; 0x41
 8004926:	b2ed      	uxtb	r5, r5
 8004928:	2d20      	cmp	r5, #32
 800492a:	f040 80a4 	bne.w	8004a76 <HAL_I2C_Master_Transmit+0x15a>
    __HAL_LOCK(hi2c);
 800492e:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8004932:	2c01      	cmp	r4, #1
 8004934:	f000 80a4 	beq.w	8004a80 <HAL_I2C_Master_Transmit+0x164>
 8004938:	4698      	mov	r8, r3
 800493a:	4617      	mov	r7, r2
 800493c:	460e      	mov	r6, r1
 800493e:	4604      	mov	r4, r0
 8004940:	f04f 0901 	mov.w	r9, #1
 8004944:	f880 9040 	strb.w	r9, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8004948:	f7fe fcf6 	bl	8003338 <HAL_GetTick>
 800494c:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800494e:	9000      	str	r0, [sp, #0]
 8004950:	2319      	movs	r3, #25
 8004952:	464a      	mov	r2, r9
 8004954:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004958:	4620      	mov	r0, r4
 800495a:	f7ff feac 	bl	80046b6 <I2C_WaitOnFlagUntilTimeout>
 800495e:	2800      	cmp	r0, #0
 8004960:	f040 8090 	bne.w	8004a84 <HAL_I2C_Master_Transmit+0x168>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004964:	2321      	movs	r3, #33	; 0x21
 8004966:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800496a:	2310      	movs	r3, #16
 800496c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004970:	2300      	movs	r3, #0
 8004972:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8004974:	6267      	str	r7, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8004976:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800497a:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800497c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800497e:	b29b      	uxth	r3, r3
 8004980:	2bff      	cmp	r3, #255	; 0xff
 8004982:	d90a      	bls.n	800499a <HAL_I2C_Master_Transmit+0x7e>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004984:	22ff      	movs	r2, #255	; 0xff
 8004986:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004988:	4b42      	ldr	r3, [pc, #264]	; (8004a94 <HAL_I2C_Master_Transmit+0x178>)
 800498a:	9300      	str	r3, [sp, #0]
 800498c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004990:	4631      	mov	r1, r6
 8004992:	4620      	mov	r0, r4
 8004994:	f7ff fd65 	bl	8004462 <I2C_TransferConfig>
 8004998:	e018      	b.n	80049cc <HAL_I2C_Master_Transmit+0xb0>
      hi2c->XferSize = hi2c->XferCount;
 800499a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800499c:	b292      	uxth	r2, r2
 800499e:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80049a0:	4b3c      	ldr	r3, [pc, #240]	; (8004a94 <HAL_I2C_Master_Transmit+0x178>)
 80049a2:	9300      	str	r3, [sp, #0]
 80049a4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80049a8:	b2d2      	uxtb	r2, r2
 80049aa:	4631      	mov	r1, r6
 80049ac:	4620      	mov	r0, r4
 80049ae:	f7ff fd58 	bl	8004462 <I2C_TransferConfig>
 80049b2:	e00b      	b.n	80049cc <HAL_I2C_Master_Transmit+0xb0>
          hi2c->XferSize = hi2c->XferCount;
 80049b4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80049b6:	b292      	uxth	r2, r2
 80049b8:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80049ba:	2300      	movs	r3, #0
 80049bc:	9300      	str	r3, [sp, #0]
 80049be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80049c2:	b2d2      	uxtb	r2, r2
 80049c4:	4631      	mov	r1, r6
 80049c6:	4620      	mov	r0, r4
 80049c8:	f7ff fd4b 	bl	8004462 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80049cc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80049ce:	b29b      	uxth	r3, r3
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d033      	beq.n	8004a3c <HAL_I2C_Master_Transmit+0x120>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049d4:	462a      	mov	r2, r5
 80049d6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80049d8:	4620      	mov	r0, r4
 80049da:	f7ff fe41 	bl	8004660 <I2C_WaitOnTXISFlagUntilTimeout>
 80049de:	2800      	cmp	r0, #0
 80049e0:	d152      	bne.n	8004a88 <HAL_I2C_Master_Transmit+0x16c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80049e2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80049e4:	6823      	ldr	r3, [r4, #0]
 80049e6:	7812      	ldrb	r2, [r2, #0]
 80049e8:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 80049ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80049ec:	3301      	adds	r3, #1
 80049ee:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80049f0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80049f2:	3b01      	subs	r3, #1
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80049f8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80049fa:	3b01      	subs	r3, #1
 80049fc:	b29b      	uxth	r3, r3
 80049fe:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004a00:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004a02:	b292      	uxth	r2, r2
 8004a04:	2a00      	cmp	r2, #0
 8004a06:	d0e1      	beq.n	80049cc <HAL_I2C_Master_Transmit+0xb0>
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d1df      	bne.n	80049cc <HAL_I2C_Master_Transmit+0xb0>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004a0c:	9500      	str	r5, [sp, #0]
 8004a0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a10:	2200      	movs	r2, #0
 8004a12:	2180      	movs	r1, #128	; 0x80
 8004a14:	4620      	mov	r0, r4
 8004a16:	f7ff fe4e 	bl	80046b6 <I2C_WaitOnFlagUntilTimeout>
 8004a1a:	2800      	cmp	r0, #0
 8004a1c:	d136      	bne.n	8004a8c <HAL_I2C_Master_Transmit+0x170>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004a1e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	2bff      	cmp	r3, #255	; 0xff
 8004a24:	d9c6      	bls.n	80049b4 <HAL_I2C_Master_Transmit+0x98>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a26:	22ff      	movs	r2, #255	; 0xff
 8004a28:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	9300      	str	r3, [sp, #0]
 8004a2e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004a32:	4631      	mov	r1, r6
 8004a34:	4620      	mov	r0, r4
 8004a36:	f7ff fd14 	bl	8004462 <I2C_TransferConfig>
 8004a3a:	e7c7      	b.n	80049cc <HAL_I2C_Master_Transmit+0xb0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a3c:	462a      	mov	r2, r5
 8004a3e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004a40:	4620      	mov	r0, r4
 8004a42:	f7ff fe99 	bl	8004778 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004a46:	4603      	mov	r3, r0
 8004a48:	bb10      	cbnz	r0, 8004a90 <HAL_I2C_Master_Transmit+0x174>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a4a:	6822      	ldr	r2, [r4, #0]
 8004a4c:	2120      	movs	r1, #32
 8004a4e:	61d1      	str	r1, [r2, #28]
    I2C_RESET_CR2(hi2c);
 8004a50:	6820      	ldr	r0, [r4, #0]
 8004a52:	6842      	ldr	r2, [r0, #4]
 8004a54:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8004a58:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8004a5c:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8004a60:	f022 0201 	bic.w	r2, r2, #1
 8004a64:	6042      	str	r2, [r0, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004a66:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8004a70:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    return HAL_OK;
 8004a74:	e000      	b.n	8004a78 <HAL_I2C_Master_Transmit+0x15c>
    return HAL_BUSY;
 8004a76:	2302      	movs	r3, #2
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	b003      	add	sp, #12
 8004a7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_LOCK(hi2c);
 8004a80:	2302      	movs	r3, #2
 8004a82:	e7f9      	b.n	8004a78 <HAL_I2C_Master_Transmit+0x15c>
      return HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	e7f7      	b.n	8004a78 <HAL_I2C_Master_Transmit+0x15c>
        return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e7f5      	b.n	8004a78 <HAL_I2C_Master_Transmit+0x15c>
          return HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	e7f3      	b.n	8004a78 <HAL_I2C_Master_Transmit+0x15c>
      return HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	e7f1      	b.n	8004a78 <HAL_I2C_Master_Transmit+0x15c>
 8004a94:	80002000 	.word	0x80002000

08004a98 <HAL_I2C_Master_Receive>:
{
 8004a98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004a9c:	b083      	sub	sp, #12
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a9e:	f890 5041 	ldrb.w	r5, [r0, #65]	; 0x41
 8004aa2:	b2ed      	uxtb	r5, r5
 8004aa4:	2d20      	cmp	r5, #32
 8004aa6:	f040 80a4 	bne.w	8004bf2 <HAL_I2C_Master_Receive+0x15a>
    __HAL_LOCK(hi2c);
 8004aaa:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8004aae:	2c01      	cmp	r4, #1
 8004ab0:	f000 80a4 	beq.w	8004bfc <HAL_I2C_Master_Receive+0x164>
 8004ab4:	4698      	mov	r8, r3
 8004ab6:	4617      	mov	r7, r2
 8004ab8:	460e      	mov	r6, r1
 8004aba:	4604      	mov	r4, r0
 8004abc:	f04f 0901 	mov.w	r9, #1
 8004ac0:	f880 9040 	strb.w	r9, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8004ac4:	f7fe fc38 	bl	8003338 <HAL_GetTick>
 8004ac8:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004aca:	9000      	str	r0, [sp, #0]
 8004acc:	2319      	movs	r3, #25
 8004ace:	464a      	mov	r2, r9
 8004ad0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004ad4:	4620      	mov	r0, r4
 8004ad6:	f7ff fdee 	bl	80046b6 <I2C_WaitOnFlagUntilTimeout>
 8004ada:	2800      	cmp	r0, #0
 8004adc:	f040 8090 	bne.w	8004c00 <HAL_I2C_Master_Receive+0x168>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004ae0:	2322      	movs	r3, #34	; 0x22
 8004ae2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004ae6:	2310      	movs	r3, #16
 8004ae8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004aec:	2300      	movs	r3, #0
 8004aee:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8004af0:	6267      	str	r7, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8004af2:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004af6:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004af8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004afa:	b29b      	uxth	r3, r3
 8004afc:	2bff      	cmp	r3, #255	; 0xff
 8004afe:	d90a      	bls.n	8004b16 <HAL_I2C_Master_Receive+0x7e>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004b00:	22ff      	movs	r2, #255	; 0xff
 8004b02:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8004b04:	4b42      	ldr	r3, [pc, #264]	; (8004c10 <HAL_I2C_Master_Receive+0x178>)
 8004b06:	9300      	str	r3, [sp, #0]
 8004b08:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004b0c:	4631      	mov	r1, r6
 8004b0e:	4620      	mov	r0, r4
 8004b10:	f7ff fca7 	bl	8004462 <I2C_TransferConfig>
 8004b14:	e018      	b.n	8004b48 <HAL_I2C_Master_Receive+0xb0>
      hi2c->XferSize = hi2c->XferCount;
 8004b16:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004b18:	b292      	uxth	r2, r2
 8004b1a:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8004b1c:	4b3c      	ldr	r3, [pc, #240]	; (8004c10 <HAL_I2C_Master_Receive+0x178>)
 8004b1e:	9300      	str	r3, [sp, #0]
 8004b20:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004b24:	b2d2      	uxtb	r2, r2
 8004b26:	4631      	mov	r1, r6
 8004b28:	4620      	mov	r0, r4
 8004b2a:	f7ff fc9a 	bl	8004462 <I2C_TransferConfig>
 8004b2e:	e00b      	b.n	8004b48 <HAL_I2C_Master_Receive+0xb0>
          hi2c->XferSize = hi2c->XferCount;
 8004b30:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004b32:	b292      	uxth	r2, r2
 8004b34:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004b36:	2300      	movs	r3, #0
 8004b38:	9300      	str	r3, [sp, #0]
 8004b3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004b3e:	b2d2      	uxtb	r2, r2
 8004b40:	4631      	mov	r1, r6
 8004b42:	4620      	mov	r0, r4
 8004b44:	f7ff fc8d 	bl	8004462 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004b48:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004b4a:	b29b      	uxth	r3, r3
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d033      	beq.n	8004bb8 <HAL_I2C_Master_Receive+0x120>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b50:	462a      	mov	r2, r5
 8004b52:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004b54:	4620      	mov	r0, r4
 8004b56:	f7ff fe37 	bl	80047c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004b5a:	2800      	cmp	r0, #0
 8004b5c:	d152      	bne.n	8004c04 <HAL_I2C_Master_Receive+0x16c>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004b5e:	6823      	ldr	r3, [r4, #0]
 8004b60:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b64:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8004b66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b68:	3301      	adds	r3, #1
 8004b6a:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8004b6c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004b6e:	3b01      	subs	r3, #1
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8004b74:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004b76:	3a01      	subs	r2, #1
 8004b78:	b292      	uxth	r2, r2
 8004b7a:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004b7c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004b7e:	b292      	uxth	r2, r2
 8004b80:	2a00      	cmp	r2, #0
 8004b82:	d0e1      	beq.n	8004b48 <HAL_I2C_Master_Receive+0xb0>
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d1df      	bne.n	8004b48 <HAL_I2C_Master_Receive+0xb0>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004b88:	9500      	str	r5, [sp, #0]
 8004b8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	2180      	movs	r1, #128	; 0x80
 8004b90:	4620      	mov	r0, r4
 8004b92:	f7ff fd90 	bl	80046b6 <I2C_WaitOnFlagUntilTimeout>
 8004b96:	2800      	cmp	r0, #0
 8004b98:	d136      	bne.n	8004c08 <HAL_I2C_Master_Receive+0x170>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b9a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004b9c:	b29b      	uxth	r3, r3
 8004b9e:	2bff      	cmp	r3, #255	; 0xff
 8004ba0:	d9c6      	bls.n	8004b30 <HAL_I2C_Master_Receive+0x98>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004ba2:	22ff      	movs	r2, #255	; 0xff
 8004ba4:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	9300      	str	r3, [sp, #0]
 8004baa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004bae:	4631      	mov	r1, r6
 8004bb0:	4620      	mov	r0, r4
 8004bb2:	f7ff fc56 	bl	8004462 <I2C_TransferConfig>
 8004bb6:	e7c7      	b.n	8004b48 <HAL_I2C_Master_Receive+0xb0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bb8:	462a      	mov	r2, r5
 8004bba:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004bbc:	4620      	mov	r0, r4
 8004bbe:	f7ff fddb 	bl	8004778 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	bb10      	cbnz	r0, 8004c0c <HAL_I2C_Master_Receive+0x174>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004bc6:	6822      	ldr	r2, [r4, #0]
 8004bc8:	2120      	movs	r1, #32
 8004bca:	61d1      	str	r1, [r2, #28]
    I2C_RESET_CR2(hi2c);
 8004bcc:	6820      	ldr	r0, [r4, #0]
 8004bce:	6842      	ldr	r2, [r0, #4]
 8004bd0:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8004bd4:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8004bd8:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8004bdc:	f022 0201 	bic.w	r2, r2, #1
 8004be0:	6042      	str	r2, [r0, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004be2:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004be6:	2200      	movs	r2, #0
 8004be8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8004bec:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    return HAL_OK;
 8004bf0:	e000      	b.n	8004bf4 <HAL_I2C_Master_Receive+0x15c>
    return HAL_BUSY;
 8004bf2:	2302      	movs	r3, #2
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	b003      	add	sp, #12
 8004bf8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_LOCK(hi2c);
 8004bfc:	2302      	movs	r3, #2
 8004bfe:	e7f9      	b.n	8004bf4 <HAL_I2C_Master_Receive+0x15c>
      return HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	e7f7      	b.n	8004bf4 <HAL_I2C_Master_Receive+0x15c>
        return HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	e7f5      	b.n	8004bf4 <HAL_I2C_Master_Receive+0x15c>
          return HAL_ERROR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e7f3      	b.n	8004bf4 <HAL_I2C_Master_Receive+0x15c>
      return HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	e7f1      	b.n	8004bf4 <HAL_I2C_Master_Receive+0x15c>
 8004c10:	80002400 	.word	0x80002400

08004c14 <HAL_I2C_Master_Receive_IT>:
{
 8004c14:	b530      	push	{r4, r5, lr}
 8004c16:	b083      	sub	sp, #12
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c18:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8004c1c:	b2e4      	uxtb	r4, r4
 8004c1e:	2c20      	cmp	r4, #32
 8004c20:	d137      	bne.n	8004c92 <HAL_I2C_Master_Receive_IT+0x7e>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004c22:	6804      	ldr	r4, [r0, #0]
 8004c24:	69a4      	ldr	r4, [r4, #24]
 8004c26:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8004c2a:	d135      	bne.n	8004c98 <HAL_I2C_Master_Receive_IT+0x84>
    __HAL_LOCK(hi2c);
 8004c2c:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8004c30:	2c01      	cmp	r4, #1
 8004c32:	d033      	beq.n	8004c9c <HAL_I2C_Master_Receive_IT+0x88>
 8004c34:	2401      	movs	r4, #1
 8004c36:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004c3a:	2422      	movs	r4, #34	; 0x22
 8004c3c:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004c40:	2410      	movs	r4, #16
 8004c42:	f880 4042 	strb.w	r4, [r0, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004c46:	2400      	movs	r4, #0
 8004c48:	6444      	str	r4, [r0, #68]	; 0x44
    hi2c->pBuffPtr    = pData;
 8004c4a:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004c4c:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c4e:	4b14      	ldr	r3, [pc, #80]	; (8004ca0 <HAL_I2C_Master_Receive_IT+0x8c>)
 8004c50:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8004c52:	4b14      	ldr	r3, [pc, #80]	; (8004ca4 <HAL_I2C_Master_Receive_IT+0x90>)
 8004c54:	6343      	str	r3, [r0, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004c56:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004c58:	b29b      	uxth	r3, r3
 8004c5a:	2bff      	cmp	r3, #255	; 0xff
 8004c5c:	d914      	bls.n	8004c88 <HAL_I2C_Master_Receive_IT+0x74>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004c5e:	23ff      	movs	r3, #255	; 0xff
 8004c60:	8503      	strh	r3, [r0, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8004c62:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004c66:	4604      	mov	r4, r0
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8004c68:	f890 2028 	ldrb.w	r2, [r0, #40]	; 0x28
 8004c6c:	480e      	ldr	r0, [pc, #56]	; (8004ca8 <HAL_I2C_Master_Receive_IT+0x94>)
 8004c6e:	9000      	str	r0, [sp, #0]
 8004c70:	4620      	mov	r0, r4
 8004c72:	f7ff fbf6 	bl	8004462 <I2C_TransferConfig>
    __HAL_UNLOCK(hi2c);
 8004c76:	2500      	movs	r5, #0
 8004c78:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004c7c:	2102      	movs	r1, #2
 8004c7e:	4620      	mov	r0, r4
 8004c80:	f7ff fc0a 	bl	8004498 <I2C_Enable_IRQ>
    return HAL_OK;
 8004c84:	4628      	mov	r0, r5
 8004c86:	e005      	b.n	8004c94 <HAL_I2C_Master_Receive_IT+0x80>
      hi2c->XferSize = hi2c->XferCount;
 8004c88:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004c8a:	8503      	strh	r3, [r0, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004c8c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004c90:	e7e9      	b.n	8004c66 <HAL_I2C_Master_Receive_IT+0x52>
    return HAL_BUSY;
 8004c92:	2002      	movs	r0, #2
}
 8004c94:	b003      	add	sp, #12
 8004c96:	bd30      	pop	{r4, r5, pc}
      return HAL_BUSY;
 8004c98:	2002      	movs	r0, #2
 8004c9a:	e7fb      	b.n	8004c94 <HAL_I2C_Master_Receive_IT+0x80>
    __HAL_LOCK(hi2c);
 8004c9c:	2002      	movs	r0, #2
 8004c9e:	e7f9      	b.n	8004c94 <HAL_I2C_Master_Receive_IT+0x80>
 8004ca0:	ffff0000 	.word	0xffff0000
 8004ca4:	08005461 	.word	0x08005461
 8004ca8:	80002400 	.word	0x80002400

08004cac <HAL_I2C_Mem_Write>:
{
 8004cac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cb0:	b082      	sub	sp, #8
 8004cb2:	f8bd 702c 	ldrh.w	r7, [sp, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004cb6:	f890 5041 	ldrb.w	r5, [r0, #65]	; 0x41
 8004cba:	b2ed      	uxtb	r5, r5
 8004cbc:	2d20      	cmp	r5, #32
 8004cbe:	f040 80ba 	bne.w	8004e36 <HAL_I2C_Mem_Write+0x18a>
    if ((pData == NULL) || (Size == 0U))
 8004cc2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004cc4:	b1dc      	cbz	r4, 8004cfe <HAL_I2C_Mem_Write+0x52>
 8004cc6:	b1d7      	cbz	r7, 8004cfe <HAL_I2C_Mem_Write+0x52>
    __HAL_LOCK(hi2c);
 8004cc8:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8004ccc:	2c01      	cmp	r4, #1
 8004cce:	f000 80b7 	beq.w	8004e40 <HAL_I2C_Mem_Write+0x194>
 8004cd2:	4698      	mov	r8, r3
 8004cd4:	4691      	mov	r9, r2
 8004cd6:	460d      	mov	r5, r1
 8004cd8:	4604      	mov	r4, r0
 8004cda:	f04f 0a01 	mov.w	sl, #1
 8004cde:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8004ce2:	f7fe fb29 	bl	8003338 <HAL_GetTick>
 8004ce6:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004ce8:	9000      	str	r0, [sp, #0]
 8004cea:	2319      	movs	r3, #25
 8004cec:	4652      	mov	r2, sl
 8004cee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004cf2:	4620      	mov	r0, r4
 8004cf4:	f7ff fcdf 	bl	80046b6 <I2C_WaitOnFlagUntilTimeout>
 8004cf8:	b130      	cbz	r0, 8004d08 <HAL_I2C_Mem_Write+0x5c>
      return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e09c      	b.n	8004e38 <HAL_I2C_Mem_Write+0x18c>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004cfe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004d02:	6443      	str	r3, [r0, #68]	; 0x44
      return  HAL_ERROR;
 8004d04:	2301      	movs	r3, #1
 8004d06:	e097      	b.n	8004e38 <HAL_I2C_Mem_Write+0x18c>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004d08:	2321      	movs	r3, #33	; 0x21
 8004d0a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004d0e:	2340      	movs	r3, #64	; 0x40
 8004d10:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d14:	2300      	movs	r3, #0
 8004d16:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8004d18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004d1a:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8004d1c:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004d1e:	6363      	str	r3, [r4, #52]	; 0x34
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004d20:	9601      	str	r6, [sp, #4]
 8004d22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004d24:	9300      	str	r3, [sp, #0]
 8004d26:	4643      	mov	r3, r8
 8004d28:	464a      	mov	r2, r9
 8004d2a:	4629      	mov	r1, r5
 8004d2c:	4620      	mov	r0, r4
 8004d2e:	f7ff fceb 	bl	8004708 <I2C_RequestMemoryWrite>
 8004d32:	b970      	cbnz	r0, 8004d52 <HAL_I2C_Mem_Write+0xa6>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d34:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004d36:	b29b      	uxth	r3, r3
 8004d38:	2bff      	cmp	r3, #255	; 0xff
 8004d3a:	d90f      	bls.n	8004d5c <HAL_I2C_Mem_Write+0xb0>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004d3c:	22ff      	movs	r2, #255	; 0xff
 8004d3e:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004d40:	2300      	movs	r3, #0
 8004d42:	9300      	str	r3, [sp, #0]
 8004d44:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004d48:	4629      	mov	r1, r5
 8004d4a:	4620      	mov	r0, r4
 8004d4c:	f7ff fb89 	bl	8004462 <I2C_TransferConfig>
 8004d50:	e021      	b.n	8004d96 <HAL_I2C_Mem_Write+0xea>
      __HAL_UNLOCK(hi2c);
 8004d52:	2300      	movs	r3, #0
 8004d54:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8004d58:	4653      	mov	r3, sl
 8004d5a:	e06d      	b.n	8004e38 <HAL_I2C_Mem_Write+0x18c>
      hi2c->XferSize = hi2c->XferCount;
 8004d5c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004d5e:	b292      	uxth	r2, r2
 8004d60:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004d62:	2300      	movs	r3, #0
 8004d64:	9300      	str	r3, [sp, #0]
 8004d66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d6a:	b2d2      	uxtb	r2, r2
 8004d6c:	4629      	mov	r1, r5
 8004d6e:	4620      	mov	r0, r4
 8004d70:	f7ff fb77 	bl	8004462 <I2C_TransferConfig>
 8004d74:	e00f      	b.n	8004d96 <HAL_I2C_Mem_Write+0xea>
          hi2c->XferSize = hi2c->XferCount;
 8004d76:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004d78:	b292      	uxth	r2, r2
 8004d7a:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	9300      	str	r3, [sp, #0]
 8004d80:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d84:	b2d2      	uxtb	r2, r2
 8004d86:	4629      	mov	r1, r5
 8004d88:	4620      	mov	r0, r4
 8004d8a:	f7ff fb6a 	bl	8004462 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8004d8e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d032      	beq.n	8004dfc <HAL_I2C_Mem_Write+0x150>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d96:	4632      	mov	r2, r6
 8004d98:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004d9a:	4620      	mov	r0, r4
 8004d9c:	f7ff fc60 	bl	8004660 <I2C_WaitOnTXISFlagUntilTimeout>
 8004da0:	2800      	cmp	r0, #0
 8004da2:	d14f      	bne.n	8004e44 <HAL_I2C_Mem_Write+0x198>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004da4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004da6:	6823      	ldr	r3, [r4, #0]
 8004da8:	7812      	ldrb	r2, [r2, #0]
 8004daa:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 8004dac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004dae:	3301      	adds	r3, #1
 8004db0:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8004db2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004db4:	3b01      	subs	r3, #1
 8004db6:	b29b      	uxth	r3, r3
 8004db8:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8004dba:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004dbc:	3b01      	subs	r3, #1
 8004dbe:	b29b      	uxth	r3, r3
 8004dc0:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004dc2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004dc4:	b292      	uxth	r2, r2
 8004dc6:	2a00      	cmp	r2, #0
 8004dc8:	d0e1      	beq.n	8004d8e <HAL_I2C_Mem_Write+0xe2>
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d1df      	bne.n	8004d8e <HAL_I2C_Mem_Write+0xe2>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004dce:	9600      	str	r6, [sp, #0]
 8004dd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	2180      	movs	r1, #128	; 0x80
 8004dd6:	4620      	mov	r0, r4
 8004dd8:	f7ff fc6d 	bl	80046b6 <I2C_WaitOnFlagUntilTimeout>
 8004ddc:	bba0      	cbnz	r0, 8004e48 <HAL_I2C_Mem_Write+0x19c>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004dde:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004de0:	b29b      	uxth	r3, r3
 8004de2:	2bff      	cmp	r3, #255	; 0xff
 8004de4:	d9c7      	bls.n	8004d76 <HAL_I2C_Mem_Write+0xca>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004de6:	22ff      	movs	r2, #255	; 0xff
 8004de8:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004dea:	2300      	movs	r3, #0
 8004dec:	9300      	str	r3, [sp, #0]
 8004dee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004df2:	4629      	mov	r1, r5
 8004df4:	4620      	mov	r0, r4
 8004df6:	f7ff fb34 	bl	8004462 <I2C_TransferConfig>
 8004dfa:	e7c8      	b.n	8004d8e <HAL_I2C_Mem_Write+0xe2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004dfc:	4632      	mov	r2, r6
 8004dfe:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004e00:	4620      	mov	r0, r4
 8004e02:	f7ff fcb9 	bl	8004778 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004e06:	4603      	mov	r3, r0
 8004e08:	bb00      	cbnz	r0, 8004e4c <HAL_I2C_Mem_Write+0x1a0>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e0a:	6822      	ldr	r2, [r4, #0]
 8004e0c:	2120      	movs	r1, #32
 8004e0e:	61d1      	str	r1, [r2, #28]
    I2C_RESET_CR2(hi2c);
 8004e10:	6820      	ldr	r0, [r4, #0]
 8004e12:	6842      	ldr	r2, [r0, #4]
 8004e14:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8004e18:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8004e1c:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8004e20:	f022 0201 	bic.w	r2, r2, #1
 8004e24:	6042      	str	r2, [r0, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004e26:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8004e30:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    return HAL_OK;
 8004e34:	e000      	b.n	8004e38 <HAL_I2C_Mem_Write+0x18c>
    return HAL_BUSY;
 8004e36:	2302      	movs	r3, #2
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	b002      	add	sp, #8
 8004e3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 8004e40:	2302      	movs	r3, #2
 8004e42:	e7f9      	b.n	8004e38 <HAL_I2C_Mem_Write+0x18c>
        return HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	e7f7      	b.n	8004e38 <HAL_I2C_Mem_Write+0x18c>
          return HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	e7f5      	b.n	8004e38 <HAL_I2C_Mem_Write+0x18c>
      return HAL_ERROR;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	e7f3      	b.n	8004e38 <HAL_I2C_Mem_Write+0x18c>

08004e50 <HAL_I2C_EV_IRQHandler>:
{
 8004e50:	b508      	push	{r3, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004e52:	6803      	ldr	r3, [r0, #0]
 8004e54:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004e56:	681a      	ldr	r2, [r3, #0]
  if (hi2c->XferISR != NULL)
 8004e58:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004e5a:	b103      	cbz	r3, 8004e5e <HAL_I2C_EV_IRQHandler+0xe>
    hi2c->XferISR(hi2c, itflags, itsources);
 8004e5c:	4798      	blx	r3
}
 8004e5e:	bd08      	pop	{r3, pc}

08004e60 <I2C_ITMasterSeqCplt>:
{
 8004e60:	b538      	push	{r3, r4, r5, lr}
 8004e62:	4604      	mov	r4, r0
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e64:	2300      	movs	r3, #0
 8004e66:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004e6a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004e6e:	b2db      	uxtb	r3, r3
 8004e70:	2b21      	cmp	r3, #33	; 0x21
 8004e72:	d00f      	beq.n	8004e94 <I2C_ITMasterSeqCplt+0x34>
    hi2c->State         = HAL_I2C_STATE_READY;
 8004e74:	2320      	movs	r3, #32
 8004e76:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004e7a:	2312      	movs	r3, #18
 8004e7c:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8004e7e:	2500      	movs	r5, #0
 8004e80:	6345      	str	r5, [r0, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004e82:	2102      	movs	r1, #2
 8004e84:	f7ff fb48 	bl	8004518 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004e88:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8004e8c:	4620      	mov	r0, r4
 8004e8e:	f7fd fcd5 	bl	800283c <HAL_I2C_MasterRxCpltCallback>
}
 8004e92:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->State         = HAL_I2C_STATE_READY;
 8004e94:	2320      	movs	r3, #32
 8004e96:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004e9a:	2311      	movs	r3, #17
 8004e9c:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8004e9e:	2500      	movs	r5, #0
 8004ea0:	6345      	str	r5, [r0, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004ea2:	2101      	movs	r1, #1
 8004ea4:	f7ff fb38 	bl	8004518 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004ea8:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8004eac:	4620      	mov	r0, r4
 8004eae:	f7fd fcb7 	bl	8002820 <HAL_I2C_MasterTxCpltCallback>
 8004eb2:	e7ee      	b.n	8004e92 <I2C_ITMasterSeqCplt+0x32>

08004eb4 <HAL_I2C_SlaveTxCpltCallback>:
}
 8004eb4:	4770      	bx	lr

08004eb6 <HAL_I2C_SlaveRxCpltCallback>:
}
 8004eb6:	4770      	bx	lr

08004eb8 <I2C_ITSlaveSeqCplt>:
{
 8004eb8:	b510      	push	{r4, lr}
 8004eba:	4604      	mov	r4, r0
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004ec2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	2b29      	cmp	r3, #41	; 0x29
 8004eca:	d005      	beq.n	8004ed8 <I2C_ITSlaveSeqCplt+0x20>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004ecc:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004ed0:	b2db      	uxtb	r3, r3
 8004ed2:	2b2a      	cmp	r3, #42	; 0x2a
 8004ed4:	d00f      	beq.n	8004ef6 <I2C_ITSlaveSeqCplt+0x3e>
}
 8004ed6:	bd10      	pop	{r4, pc}
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004ed8:	2328      	movs	r3, #40	; 0x28
 8004eda:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004ede:	2321      	movs	r3, #33	; 0x21
 8004ee0:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004ee2:	2101      	movs	r1, #1
 8004ee4:	f7ff fb18 	bl	8004518 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004ee8:	2300      	movs	r3, #0
 8004eea:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004eee:	4620      	mov	r0, r4
 8004ef0:	f7ff ffe0 	bl	8004eb4 <HAL_I2C_SlaveTxCpltCallback>
 8004ef4:	e7ef      	b.n	8004ed6 <I2C_ITSlaveSeqCplt+0x1e>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004ef6:	2328      	movs	r3, #40	; 0x28
 8004ef8:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004efc:	2322      	movs	r3, #34	; 0x22
 8004efe:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004f00:	2102      	movs	r1, #2
 8004f02:	f7ff fb09 	bl	8004518 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004f06:	2300      	movs	r3, #0
 8004f08:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004f0c:	4620      	mov	r0, r4
 8004f0e:	f7ff ffd2 	bl	8004eb6 <HAL_I2C_SlaveRxCpltCallback>
}
 8004f12:	e7e0      	b.n	8004ed6 <I2C_ITSlaveSeqCplt+0x1e>

08004f14 <HAL_I2C_AddrCallback>:
}
 8004f14:	4770      	bx	lr

08004f16 <I2C_ITAddrCplt>:
{
 8004f16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004f18:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004f1c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004f20:	2b28      	cmp	r3, #40	; 0x28
 8004f22:	d006      	beq.n	8004f32 <I2C_ITAddrCplt+0x1c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004f24:	6803      	ldr	r3, [r0, #0]
 8004f26:	2208      	movs	r2, #8
 8004f28:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
}
 8004f30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f32:	4604      	mov	r4, r0
    transferdirection = I2C_GET_DIR(hi2c);
 8004f34:	6803      	ldr	r3, [r0, #0]
 8004f36:	699e      	ldr	r6, [r3, #24]
 8004f38:	f3c6 4600 	ubfx	r6, r6, #16, #1
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004f3c:	699a      	ldr	r2, [r3, #24]
 8004f3e:	0c12      	lsrs	r2, r2, #16
 8004f40:	f002 05fe 	and.w	r5, r2, #254	; 0xfe
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004f44:	689a      	ldr	r2, [r3, #8]
 8004f46:	f3c2 0209 	ubfx	r2, r2, #0, #10
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004f4a:	68df      	ldr	r7, [r3, #12]
 8004f4c:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004f50:	68c1      	ldr	r1, [r0, #12]
 8004f52:	2902      	cmp	r1, #2
 8004f54:	d121      	bne.n	8004f9a <I2C_ITAddrCplt+0x84>
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8004f56:	ea85 15d2 	eor.w	r5, r5, r2, lsr #7
 8004f5a:	f015 0f06 	tst.w	r5, #6
 8004f5e:	d110      	bne.n	8004f82 <I2C_ITAddrCplt+0x6c>
        hi2c->AddrEventCount++;
 8004f60:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004f62:	3101      	adds	r1, #1
 8004f64:	6481      	str	r1, [r0, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8004f66:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004f68:	2902      	cmp	r1, #2
 8004f6a:	d1e1      	bne.n	8004f30 <I2C_ITAddrCplt+0x1a>
          hi2c->AddrEventCount = 0U;
 8004f6c:	2100      	movs	r1, #0
 8004f6e:	6481      	str	r1, [r0, #72]	; 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004f70:	2008      	movs	r0, #8
 8004f72:	61d8      	str	r0, [r3, #28]
          __HAL_UNLOCK(hi2c);
 8004f74:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004f78:	4631      	mov	r1, r6
 8004f7a:	4620      	mov	r0, r4
 8004f7c:	f7ff ffca 	bl	8004f14 <HAL_I2C_AddrCallback>
 8004f80:	e7d6      	b.n	8004f30 <I2C_ITAddrCplt+0x1a>
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004f82:	2104      	movs	r1, #4
 8004f84:	f7ff fac8 	bl	8004518 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004f88:	2300      	movs	r3, #0
 8004f8a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004f8e:	463a      	mov	r2, r7
 8004f90:	4631      	mov	r1, r6
 8004f92:	4620      	mov	r0, r4
 8004f94:	f7ff ffbe 	bl	8004f14 <HAL_I2C_AddrCallback>
 8004f98:	e7ca      	b.n	8004f30 <I2C_ITAddrCplt+0x1a>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004f9a:	2104      	movs	r1, #4
 8004f9c:	f7ff fabc 	bl	8004518 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004fa6:	462a      	mov	r2, r5
 8004fa8:	4631      	mov	r1, r6
 8004faa:	4620      	mov	r0, r4
 8004fac:	f7ff ffb2 	bl	8004f14 <HAL_I2C_AddrCallback>
 8004fb0:	e7be      	b.n	8004f30 <I2C_ITAddrCplt+0x1a>

08004fb2 <HAL_I2C_ListenCpltCallback>:
}
 8004fb2:	4770      	bx	lr

08004fb4 <I2C_ITListenCplt>:
{
 8004fb4:	b510      	push	{r4, lr}
 8004fb6:	4604      	mov	r4, r0
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004fb8:	4b16      	ldr	r3, [pc, #88]	; (8005014 <I2C_ITListenCplt+0x60>)
 8004fba:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	6303      	str	r3, [r0, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004fc0:	2220      	movs	r2, #32
 8004fc2:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fc6:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  hi2c->XferISR = NULL;
 8004fca:	6343      	str	r3, [r0, #52]	; 0x34
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004fcc:	f011 0f04 	tst.w	r1, #4
 8004fd0:	d012      	beq.n	8004ff8 <I2C_ITListenCplt+0x44>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004fd2:	6803      	ldr	r3, [r0, #0]
 8004fd4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004fd6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004fd8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004fda:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004fdc:	3301      	adds	r3, #1
 8004fde:	6243      	str	r3, [r0, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8004fe0:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 8004fe2:	b14b      	cbz	r3, 8004ff8 <I2C_ITListenCplt+0x44>
      hi2c->XferSize--;
 8004fe4:	3b01      	subs	r3, #1
 8004fe6:	8503      	strh	r3, [r0, #40]	; 0x28
      hi2c->XferCount--;
 8004fe8:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004fea:	3b01      	subs	r3, #1
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	8543      	strh	r3, [r0, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004ff0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004ff2:	f043 0304 	orr.w	r3, r3, #4
 8004ff6:	6443      	str	r3, [r0, #68]	; 0x44
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004ff8:	2107      	movs	r1, #7
 8004ffa:	4620      	mov	r0, r4
 8004ffc:	f7ff fa8c 	bl	8004518 <I2C_Disable_IRQ>
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005000:	6823      	ldr	r3, [r4, #0]
 8005002:	2210      	movs	r2, #16
 8005004:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 8005006:	2300      	movs	r3, #0
 8005008:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  HAL_I2C_ListenCpltCallback(hi2c);
 800500c:	4620      	mov	r0, r4
 800500e:	f7ff ffd0 	bl	8004fb2 <HAL_I2C_ListenCpltCallback>
}
 8005012:	bd10      	pop	{r4, pc}
 8005014:	ffff0000 	.word	0xffff0000

08005018 <HAL_I2C_MemTxCpltCallback>:
}
 8005018:	4770      	bx	lr

0800501a <HAL_I2C_MemRxCpltCallback>:
}
 800501a:	4770      	bx	lr

0800501c <HAL_I2C_ErrorCallback>:
}
 800501c:	4770      	bx	lr

0800501e <HAL_I2C_AbortCpltCallback>:
}
 800501e:	4770      	bx	lr

08005020 <I2C_ITError>:
{
 8005020:	b510      	push	{r4, lr}
 8005022:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005024:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005028:	2200      	movs	r2, #0
 800502a:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800502e:	4836      	ldr	r0, [pc, #216]	; (8005108 <I2C_ITError+0xe8>)
 8005030:	62e0      	str	r0, [r4, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8005032:	8562      	strh	r2, [r4, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 8005034:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005036:	4311      	orrs	r1, r2
 8005038:	6461      	str	r1, [r4, #68]	; 0x44
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800503a:	3b28      	subs	r3, #40	; 0x28
 800503c:	b2db      	uxtb	r3, r3
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800503e:	2b02      	cmp	r3, #2
 8005040:	d822      	bhi.n	8005088 <I2C_ITError+0x68>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005042:	2103      	movs	r1, #3
 8005044:	4620      	mov	r0, r4
 8005046:	f7ff fa67 	bl	8004518 <I2C_Disable_IRQ>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800504a:	2328      	movs	r3, #40	; 0x28
 800504c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005050:	2300      	movs	r3, #0
 8005052:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8005054:	4b2d      	ldr	r3, [pc, #180]	; (800510c <I2C_ITError+0xec>)
 8005056:	6363      	str	r3, [r4, #52]	; 0x34
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8005058:	6823      	ldr	r3, [r4, #0]
 800505a:	681a      	ldr	r2, [r3, #0]
 800505c:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8005060:	d022      	beq.n	80050a8 <I2C_ITError+0x88>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005068:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmatx != NULL)
 800506a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800506c:	b15b      	cbz	r3, 8005086 <I2C_ITError+0x66>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800506e:	4a28      	ldr	r2, [pc, #160]	; (8005110 <I2C_ITError+0xf0>)
 8005070:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8005072:	2300      	movs	r3, #0
 8005074:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005078:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800507a:	f7ff f86f 	bl	800415c <HAL_DMA_Abort_IT>
 800507e:	b110      	cbz	r0, 8005086 <I2C_ITError+0x66>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005080:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005082:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005084:	4798      	blx	r3
}
 8005086:	bd10      	pop	{r4, pc}
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005088:	2107      	movs	r1, #7
 800508a:	4620      	mov	r0, r4
 800508c:	f7ff fa44 	bl	8004518 <I2C_Disable_IRQ>
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8005090:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8005094:	b2db      	uxtb	r3, r3
 8005096:	2b60      	cmp	r3, #96	; 0x60
 8005098:	d002      	beq.n	80050a0 <I2C_ITError+0x80>
      hi2c->State         = HAL_I2C_STATE_READY;
 800509a:	2320      	movs	r3, #32
 800509c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80050a0:	2300      	movs	r3, #0
 80050a2:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80050a4:	6363      	str	r3, [r4, #52]	; 0x34
 80050a6:	e7d7      	b.n	8005058 <I2C_ITError+0x38>
  else if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 80050ae:	d014      	beq.n	80050da <I2C_ITError+0xba>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80050b6:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 80050b8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d0e3      	beq.n	8005086 <I2C_ITError+0x66>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80050be:	4a14      	ldr	r2, [pc, #80]	; (8005110 <I2C_ITError+0xf0>)
 80050c0:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 80050c2:	2300      	movs	r3, #0
 80050c4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80050c8:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80050ca:	f7ff f847 	bl	800415c <HAL_DMA_Abort_IT>
 80050ce:	2800      	cmp	r0, #0
 80050d0:	d0d9      	beq.n	8005086 <I2C_ITError+0x66>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80050d2:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80050d4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80050d6:	4798      	blx	r3
 80050d8:	e7d5      	b.n	8005086 <I2C_ITError+0x66>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80050da:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	2b60      	cmp	r3, #96	; 0x60
 80050e2:	d006      	beq.n	80050f2 <I2C_ITError+0xd2>
    __HAL_UNLOCK(hi2c);
 80050e4:	2300      	movs	r3, #0
 80050e6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80050ea:	4620      	mov	r0, r4
 80050ec:	f7ff ff96 	bl	800501c <HAL_I2C_ErrorCallback>
}
 80050f0:	e7c9      	b.n	8005086 <I2C_ITError+0x66>
    hi2c->State = HAL_I2C_STATE_READY;
 80050f2:	2320      	movs	r3, #32
 80050f4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80050f8:	2300      	movs	r3, #0
 80050fa:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 80050fe:	4620      	mov	r0, r4
 8005100:	f7ff ff8d 	bl	800501e <HAL_I2C_AbortCpltCallback>
 8005104:	e7bf      	b.n	8005086 <I2C_ITError+0x66>
 8005106:	bf00      	nop
 8005108:	ffff0000 	.word	0xffff0000
 800510c:	08005235 	.word	0x08005235
 8005110:	0800581b 	.word	0x0800581b

08005114 <I2C_ITSlaveCplt>:
{
 8005114:	b570      	push	{r4, r5, r6, lr}
 8005116:	4604      	mov	r4, r0
 8005118:	460d      	mov	r5, r1
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800511a:	6803      	ldr	r3, [r0, #0]
 800511c:	681e      	ldr	r6, [r3, #0]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800511e:	2220      	movs	r2, #32
 8005120:	61da      	str	r2, [r3, #28]
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8005122:	2107      	movs	r1, #7
 8005124:	f7ff f9f8 	bl	8004518 <I2C_Disable_IRQ>
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005128:	6822      	ldr	r2, [r4, #0]
 800512a:	6853      	ldr	r3, [r2, #4]
 800512c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005130:	6053      	str	r3, [r2, #4]
  I2C_RESET_CR2(hi2c);
 8005132:	6822      	ldr	r2, [r4, #0]
 8005134:	6853      	ldr	r3, [r2, #4]
 8005136:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 800513a:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800513e:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8005142:	f023 0301 	bic.w	r3, r3, #1
 8005146:	6053      	str	r3, [r2, #4]
  I2C_Flush_TXDR(hi2c);
 8005148:	4620      	mov	r0, r4
 800514a:	f7ff f979 	bl	8004440 <I2C_Flush_TXDR>
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800514e:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 8005152:	d03a      	beq.n	80051ca <I2C_ITSlaveCplt+0xb6>
    if (hi2c->hdmatx != NULL)
 8005154:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005156:	b11b      	cbz	r3, 8005160 <I2C_ITSlaveCplt+0x4c>
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	b29b      	uxth	r3, r3
 800515e:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8005160:	f015 0f04 	tst.w	r5, #4
 8005164:	d010      	beq.n	8005188 <I2C_ITSlaveCplt+0x74>
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005166:	f025 0504 	bic.w	r5, r5, #4
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800516a:	6823      	ldr	r3, [r4, #0]
 800516c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800516e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005170:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005172:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005174:	3301      	adds	r3, #1
 8005176:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8005178:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800517a:	b12b      	cbz	r3, 8005188 <I2C_ITSlaveCplt+0x74>
      hi2c->XferSize--;
 800517c:	3b01      	subs	r3, #1
 800517e:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8005180:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005182:	3b01      	subs	r3, #1
 8005184:	b29b      	uxth	r3, r3
 8005186:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (hi2c->XferCount != 0U)
 8005188:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800518a:	b29b      	uxth	r3, r3
 800518c:	b11b      	cbz	r3, 8005196 <I2C_ITSlaveCplt+0x82>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800518e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005190:	f043 0304 	orr.w	r3, r3, #4
 8005194:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->PreviousState = I2C_STATE_NONE;
 8005196:	2300      	movs	r3, #0
 8005198:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800519a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  hi2c->XferISR = NULL;
 800519e:	6363      	str	r3, [r4, #52]	; 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80051a0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80051a2:	b9eb      	cbnz	r3, 80051e0 <I2C_ITSlaveCplt+0xcc>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80051a4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80051a6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80051aa:	d127      	bne.n	80051fc <I2C_ITSlaveCplt+0xe8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80051ac:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	2b22      	cmp	r3, #34	; 0x22
 80051b4:	d031      	beq.n	800521a <I2C_ITSlaveCplt+0x106>
    hi2c->State = HAL_I2C_STATE_READY;
 80051b6:	2320      	movs	r3, #32
 80051b8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80051bc:	2300      	movs	r3, #0
 80051be:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80051c2:	4620      	mov	r0, r4
 80051c4:	f7ff fe76 	bl	8004eb4 <HAL_I2C_SlaveTxCpltCallback>
}
 80051c8:	e026      	b.n	8005218 <I2C_ITSlaveCplt+0x104>
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80051ca:	f416 4f00 	tst.w	r6, #32768	; 0x8000
 80051ce:	d0c7      	beq.n	8005160 <I2C_ITSlaveCplt+0x4c>
    if (hi2c->hdmarx != NULL)
 80051d0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d0c4      	beq.n	8005160 <I2C_ITSlaveCplt+0x4c>
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	b29b      	uxth	r3, r3
 80051dc:	8563      	strh	r3, [r4, #42]	; 0x2a
 80051de:	e7bf      	b.n	8005160 <I2C_ITSlaveCplt+0x4c>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80051e0:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80051e2:	4620      	mov	r0, r4
 80051e4:	f7ff ff1c 	bl	8005020 <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80051e8:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80051ec:	b2db      	uxtb	r3, r3
 80051ee:	2b28      	cmp	r3, #40	; 0x28
 80051f0:	d112      	bne.n	8005218 <I2C_ITSlaveCplt+0x104>
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80051f2:	4629      	mov	r1, r5
 80051f4:	4620      	mov	r0, r4
 80051f6:	f7ff fedd 	bl	8004fb4 <I2C_ITListenCplt>
 80051fa:	e00d      	b.n	8005218 <I2C_ITSlaveCplt+0x104>
    I2C_ITSlaveSeqCplt(hi2c);
 80051fc:	4620      	mov	r0, r4
 80051fe:	f7ff fe5b 	bl	8004eb8 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005202:	4b0b      	ldr	r3, [pc, #44]	; (8005230 <I2C_ITSlaveCplt+0x11c>)
 8005204:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8005206:	2320      	movs	r3, #32
 8005208:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800520c:	2300      	movs	r3, #0
 800520e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8005212:	4620      	mov	r0, r4
 8005214:	f7ff fecd 	bl	8004fb2 <HAL_I2C_ListenCpltCallback>
}
 8005218:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 800521a:	2320      	movs	r3, #32
 800521c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8005220:	2300      	movs	r3, #0
 8005222:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005226:	4620      	mov	r0, r4
 8005228:	f7ff fe45 	bl	8004eb6 <HAL_I2C_SlaveRxCpltCallback>
 800522c:	e7f4      	b.n	8005218 <I2C_ITSlaveCplt+0x104>
 800522e:	bf00      	nop
 8005230:	ffff0000 	.word	0xffff0000

08005234 <I2C_Slave_ISR_IT>:
{
 8005234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpoptions = hi2c->XferOptions;
 8005236:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
  __HAL_LOCK(hi2c);
 8005238:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800523c:	2b01      	cmp	r3, #1
 800523e:	f000 809c 	beq.w	800537a <I2C_Slave_ISR_IT+0x146>
 8005242:	4616      	mov	r6, r2
 8005244:	460d      	mov	r5, r1
 8005246:	4604      	mov	r4, r0
 8005248:	2301      	movs	r3, #1
 800524a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800524e:	f011 0f20 	tst.w	r1, #32
 8005252:	d002      	beq.n	800525a <I2C_Slave_ISR_IT+0x26>
 8005254:	f012 0f20 	tst.w	r2, #32
 8005258:	d119      	bne.n	800528e <I2C_Slave_ISR_IT+0x5a>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800525a:	f015 0f10 	tst.w	r5, #16
 800525e:	d03e      	beq.n	80052de <I2C_Slave_ISR_IT+0xaa>
 8005260:	f016 0f10 	tst.w	r6, #16
 8005264:	d03b      	beq.n	80052de <I2C_Slave_ISR_IT+0xaa>
    if (hi2c->XferCount == 0U)
 8005266:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005268:	b29b      	uxth	r3, r3
 800526a:	bb43      	cbnz	r3, 80052be <I2C_Slave_ISR_IT+0x8a>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 800526c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8005270:	b2db      	uxtb	r3, r3
 8005272:	2b28      	cmp	r3, #40	; 0x28
 8005274:	d00e      	beq.n	8005294 <I2C_Slave_ISR_IT+0x60>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005276:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800527a:	b2db      	uxtb	r3, r3
 800527c:	2b29      	cmp	r3, #41	; 0x29
 800527e:	d011      	beq.n	80052a4 <I2C_Slave_ISR_IT+0x70>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005280:	6823      	ldr	r3, [r4, #0]
 8005282:	2210      	movs	r2, #16
 8005284:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 8005286:	2000      	movs	r0, #0
 8005288:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 800528c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800528e:	f7ff ff41 	bl	8005114 <I2C_ITSlaveCplt>
 8005292:	e7e2      	b.n	800525a <I2C_Slave_ISR_IT+0x26>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 8005294:	f1b7 7f00 	cmp.w	r7, #33554432	; 0x2000000
 8005298:	d1ed      	bne.n	8005276 <I2C_Slave_ISR_IT+0x42>
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800529a:	4629      	mov	r1, r5
 800529c:	4620      	mov	r0, r4
 800529e:	f7ff fe89 	bl	8004fb4 <I2C_ITListenCplt>
 80052a2:	e7f0      	b.n	8005286 <I2C_Slave_ISR_IT+0x52>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80052a4:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 80052a8:	d0ea      	beq.n	8005280 <I2C_Slave_ISR_IT+0x4c>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052aa:	6823      	ldr	r3, [r4, #0]
 80052ac:	2210      	movs	r2, #16
 80052ae:	61da      	str	r2, [r3, #28]
        I2C_Flush_TXDR(hi2c);
 80052b0:	4620      	mov	r0, r4
 80052b2:	f7ff f8c5 	bl	8004440 <I2C_Flush_TXDR>
        I2C_ITSlaveSeqCplt(hi2c);
 80052b6:	4620      	mov	r0, r4
 80052b8:	f7ff fdfe 	bl	8004eb8 <I2C_ITSlaveSeqCplt>
 80052bc:	e7e3      	b.n	8005286 <I2C_Slave_ISR_IT+0x52>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052be:	6823      	ldr	r3, [r4, #0]
 80052c0:	2210      	movs	r2, #16
 80052c2:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80052c4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80052c6:	f043 0304 	orr.w	r3, r3, #4
 80052ca:	6463      	str	r3, [r4, #68]	; 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80052cc:	b117      	cbz	r7, 80052d4 <I2C_Slave_ISR_IT+0xa0>
 80052ce:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
 80052d2:	d1d8      	bne.n	8005286 <I2C_Slave_ISR_IT+0x52>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80052d4:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80052d6:	4620      	mov	r0, r4
 80052d8:	f7ff fea2 	bl	8005020 <I2C_ITError>
 80052dc:	e7d3      	b.n	8005286 <I2C_Slave_ISR_IT+0x52>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80052de:	f015 0f04 	tst.w	r5, #4
 80052e2:	d01e      	beq.n	8005322 <I2C_Slave_ISR_IT+0xee>
 80052e4:	f016 0f04 	tst.w	r6, #4
 80052e8:	d01b      	beq.n	8005322 <I2C_Slave_ISR_IT+0xee>
    if (hi2c->XferCount > 0U)
 80052ea:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80052ec:	b29b      	uxth	r3, r3
 80052ee:	b16b      	cbz	r3, 800530c <I2C_Slave_ISR_IT+0xd8>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80052f0:	6823      	ldr	r3, [r4, #0]
 80052f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80052f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80052f6:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80052f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80052fa:	3301      	adds	r3, #1
 80052fc:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 80052fe:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8005300:	3b01      	subs	r3, #1
 8005302:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8005304:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005306:	3b01      	subs	r3, #1
 8005308:	b29b      	uxth	r3, r3
 800530a:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && \
 800530c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800530e:	b29b      	uxth	r3, r3
 8005310:	2b00      	cmp	r3, #0
 8005312:	d1b8      	bne.n	8005286 <I2C_Slave_ISR_IT+0x52>
 8005314:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 8005318:	d0b5      	beq.n	8005286 <I2C_Slave_ISR_IT+0x52>
      I2C_ITSlaveSeqCplt(hi2c);
 800531a:	4620      	mov	r0, r4
 800531c:	f7ff fdcc 	bl	8004eb8 <I2C_ITSlaveSeqCplt>
 8005320:	e7b1      	b.n	8005286 <I2C_Slave_ISR_IT+0x52>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8005322:	f015 0f08 	tst.w	r5, #8
 8005326:	d002      	beq.n	800532e <I2C_Slave_ISR_IT+0xfa>
 8005328:	f016 0f08 	tst.w	r6, #8
 800532c:	d117      	bne.n	800535e <I2C_Slave_ISR_IT+0x12a>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800532e:	f015 0f02 	tst.w	r5, #2
 8005332:	d0a8      	beq.n	8005286 <I2C_Slave_ISR_IT+0x52>
 8005334:	f016 0f02 	tst.w	r6, #2
 8005338:	d0a5      	beq.n	8005286 <I2C_Slave_ISR_IT+0x52>
    if (hi2c->XferCount > 0U)
 800533a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800533c:	b29b      	uxth	r3, r3
 800533e:	b19b      	cbz	r3, 8005368 <I2C_Slave_ISR_IT+0x134>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005340:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005342:	6823      	ldr	r3, [r4, #0]
 8005344:	7812      	ldrb	r2, [r2, #0]
 8005346:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 8005348:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800534a:	3301      	adds	r3, #1
 800534c:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800534e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005350:	3b01      	subs	r3, #1
 8005352:	b29b      	uxth	r3, r3
 8005354:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8005356:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8005358:	3b01      	subs	r3, #1
 800535a:	8523      	strh	r3, [r4, #40]	; 0x28
 800535c:	e793      	b.n	8005286 <I2C_Slave_ISR_IT+0x52>
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800535e:	4629      	mov	r1, r5
 8005360:	4620      	mov	r0, r4
 8005362:	f7ff fdd8 	bl	8004f16 <I2C_ITAddrCplt>
 8005366:	e78e      	b.n	8005286 <I2C_Slave_ISR_IT+0x52>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8005368:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
 800536c:	d001      	beq.n	8005372 <I2C_Slave_ISR_IT+0x13e>
 800536e:	2f00      	cmp	r7, #0
 8005370:	d189      	bne.n	8005286 <I2C_Slave_ISR_IT+0x52>
        I2C_ITSlaveSeqCplt(hi2c);
 8005372:	4620      	mov	r0, r4
 8005374:	f7ff fda0 	bl	8004eb8 <I2C_ITSlaveSeqCplt>
 8005378:	e785      	b.n	8005286 <I2C_Slave_ISR_IT+0x52>
  __HAL_LOCK(hi2c);
 800537a:	2002      	movs	r0, #2
 800537c:	e786      	b.n	800528c <I2C_Slave_ISR_IT+0x58>

0800537e <I2C_ITMasterCplt>:
{
 800537e:	b510      	push	{r4, lr}
 8005380:	4604      	mov	r4, r0
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005382:	6803      	ldr	r3, [r0, #0]
 8005384:	2220      	movs	r2, #32
 8005386:	61da      	str	r2, [r3, #28]
  I2C_RESET_CR2(hi2c);
 8005388:	6802      	ldr	r2, [r0, #0]
 800538a:	6853      	ldr	r3, [r2, #4]
 800538c:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8005390:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8005394:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8005398:	f023 0301 	bic.w	r3, r3, #1
 800539c:	6053      	str	r3, [r2, #4]
  hi2c->PreviousState = I2C_STATE_NONE;
 800539e:	2300      	movs	r3, #0
 80053a0:	6303      	str	r3, [r0, #48]	; 0x30
  hi2c->XferISR       = NULL;
 80053a2:	6343      	str	r3, [r0, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80053a4:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 80053a8:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET)
 80053aa:	f011 0f10 	tst.w	r1, #16
 80053ae:	d006      	beq.n	80053be <I2C_ITMasterCplt+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053b0:	6803      	ldr	r3, [r0, #0]
 80053b2:	2210      	movs	r2, #16
 80053b4:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80053b6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80053b8:	f043 0304 	orr.w	r3, r3, #4
 80053bc:	6443      	str	r3, [r0, #68]	; 0x44
  I2C_Flush_TXDR(hi2c);
 80053be:	4620      	mov	r0, r4
 80053c0:	f7ff f83e 	bl	8004440 <I2C_Flush_TXDR>
  I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80053c4:	2103      	movs	r1, #3
 80053c6:	4620      	mov	r0, r4
 80053c8:	f7ff f8a6 	bl	8004518 <I2C_Disable_IRQ>
  tmperror = hi2c->ErrorCode;
 80053cc:	6c62      	ldr	r2, [r4, #68]	; 0x44
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80053ce:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80053d2:	b2db      	uxtb	r3, r3
 80053d4:	2b60      	cmp	r3, #96	; 0x60
 80053d6:	d01b      	beq.n	8005410 <I2C_ITMasterCplt+0x92>
 80053d8:	b9d2      	cbnz	r2, 8005410 <I2C_ITMasterCplt+0x92>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80053da:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	2b21      	cmp	r3, #33	; 0x21
 80053e2:	d01a      	beq.n	800541a <I2C_ITMasterCplt+0x9c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80053e4:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	2b22      	cmp	r3, #34	; 0x22
 80053ec:	d114      	bne.n	8005418 <I2C_ITMasterCplt+0x9a>
    hi2c->State = HAL_I2C_STATE_READY;
 80053ee:	2320      	movs	r3, #32
 80053f0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80053f4:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	2b40      	cmp	r3, #64	; 0x40
 80053fc:	d027      	beq.n	800544e <I2C_ITMasterCplt+0xd0>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80053fe:	2300      	movs	r3, #0
 8005400:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8005404:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005408:	4620      	mov	r0, r4
 800540a:	f7fd fa17 	bl	800283c <HAL_I2C_MasterRxCpltCallback>
}
 800540e:	e003      	b.n	8005418 <I2C_ITMasterCplt+0x9a>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005410:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8005412:	4620      	mov	r0, r4
 8005414:	f7ff fe04 	bl	8005020 <I2C_ITError>
}
 8005418:	bd10      	pop	{r4, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 800541a:	2320      	movs	r3, #32
 800541c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005420:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 8005424:	b2db      	uxtb	r3, r3
 8005426:	2b40      	cmp	r3, #64	; 0x40
 8005428:	d008      	beq.n	800543c <I2C_ITMasterCplt+0xbe>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800542a:	2300      	movs	r3, #0
 800542c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8005430:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005434:	4620      	mov	r0, r4
 8005436:	f7fd f9f3 	bl	8002820 <HAL_I2C_MasterTxCpltCallback>
 800543a:	e7ed      	b.n	8005418 <I2C_ITMasterCplt+0x9a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800543c:	2300      	movs	r3, #0
 800543e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8005442:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005446:	4620      	mov	r0, r4
 8005448:	f7ff fde6 	bl	8005018 <HAL_I2C_MemTxCpltCallback>
 800544c:	e7e4      	b.n	8005418 <I2C_ITMasterCplt+0x9a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800544e:	2300      	movs	r3, #0
 8005450:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8005454:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005458:	4620      	mov	r0, r4
 800545a:	f7ff fdde 	bl	800501a <HAL_I2C_MemRxCpltCallback>
 800545e:	e7db      	b.n	8005418 <I2C_ITMasterCplt+0x9a>

08005460 <I2C_Master_ISR_IT>:
  __HAL_LOCK(hi2c);
 8005460:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8005464:	2b01      	cmp	r3, #1
 8005466:	f000 80b7 	beq.w	80055d8 <I2C_Master_ISR_IT+0x178>
{
 800546a:	b570      	push	{r4, r5, r6, lr}
 800546c:	b082      	sub	sp, #8
 800546e:	4604      	mov	r4, r0
 8005470:	460d      	mov	r5, r1
 8005472:	4616      	mov	r6, r2
  __HAL_LOCK(hi2c);
 8005474:	2301      	movs	r3, #1
 8005476:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800547a:	f011 0f10 	tst.w	r1, #16
 800547e:	d002      	beq.n	8005486 <I2C_Master_ISR_IT+0x26>
 8005480:	f012 0f10 	tst.w	r2, #16
 8005484:	d121      	bne.n	80054ca <I2C_Master_ISR_IT+0x6a>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8005486:	f015 0f04 	tst.w	r5, #4
 800548a:	d028      	beq.n	80054de <I2C_Master_ISR_IT+0x7e>
 800548c:	f016 0f04 	tst.w	r6, #4
 8005490:	d025      	beq.n	80054de <I2C_Master_ISR_IT+0x7e>
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005492:	f025 0504 	bic.w	r5, r5, #4
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005496:	6823      	ldr	r3, [r4, #0]
 8005498:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800549a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800549c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800549e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80054a0:	3301      	adds	r3, #1
 80054a2:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferSize--;
 80054a4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80054a6:	3b01      	subs	r3, #1
 80054a8:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferCount--;
 80054aa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80054ac:	3b01      	subs	r3, #1
 80054ae:	b29b      	uxth	r3, r3
 80054b0:	8563      	strh	r3, [r4, #42]	; 0x2a
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80054b2:	f015 0f20 	tst.w	r5, #32
 80054b6:	d003      	beq.n	80054c0 <I2C_Master_ISR_IT+0x60>
 80054b8:	f016 0f20 	tst.w	r6, #32
 80054bc:	f040 8087 	bne.w	80055ce <I2C_Master_ISR_IT+0x16e>
  __HAL_UNLOCK(hi2c);
 80054c0:	2000      	movs	r0, #0
 80054c2:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 80054c6:	b002      	add	sp, #8
 80054c8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054ca:	6803      	ldr	r3, [r0, #0]
 80054cc:	2210      	movs	r2, #16
 80054ce:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80054d0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80054d2:	f043 0304 	orr.w	r3, r3, #4
 80054d6:	6443      	str	r3, [r0, #68]	; 0x44
    I2C_Flush_TXDR(hi2c);
 80054d8:	f7fe ffb2 	bl	8004440 <I2C_Flush_TXDR>
 80054dc:	e7e9      	b.n	80054b2 <I2C_Master_ISR_IT+0x52>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80054de:	f015 0f02 	tst.w	r5, #2
 80054e2:	d011      	beq.n	8005508 <I2C_Master_ISR_IT+0xa8>
 80054e4:	f016 0f02 	tst.w	r6, #2
 80054e8:	d00e      	beq.n	8005508 <I2C_Master_ISR_IT+0xa8>
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80054ea:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80054ec:	6823      	ldr	r3, [r4, #0]
 80054ee:	7812      	ldrb	r2, [r2, #0]
 80054f0:	629a      	str	r2, [r3, #40]	; 0x28
    hi2c->pBuffPtr++;
 80054f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80054f4:	3301      	adds	r3, #1
 80054f6:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferSize--;
 80054f8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80054fa:	3b01      	subs	r3, #1
 80054fc:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferCount--;
 80054fe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005500:	3b01      	subs	r3, #1
 8005502:	b29b      	uxth	r3, r3
 8005504:	8563      	strh	r3, [r4, #42]	; 0x2a
 8005506:	e7d4      	b.n	80054b2 <I2C_Master_ISR_IT+0x52>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005508:	f015 0f80 	tst.w	r5, #128	; 0x80
 800550c:	d03f      	beq.n	800558e <I2C_Master_ISR_IT+0x12e>
 800550e:	f016 0f40 	tst.w	r6, #64	; 0x40
 8005512:	d03c      	beq.n	800558e <I2C_Master_ISR_IT+0x12e>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005514:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005516:	b29b      	uxth	r3, r3
 8005518:	b35b      	cbz	r3, 8005572 <I2C_Master_ISR_IT+0x112>
 800551a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800551c:	bb4b      	cbnz	r3, 8005572 <I2C_Master_ISR_IT+0x112>
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800551e:	6823      	ldr	r3, [r4, #0]
 8005520:	6859      	ldr	r1, [r3, #4]
 8005522:	f3c1 0109 	ubfx	r1, r1, #0, #10
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005526:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005528:	b29b      	uxth	r3, r3
 800552a:	2bff      	cmp	r3, #255	; 0xff
 800552c:	d80e      	bhi.n	800554c <I2C_Master_ISR_IT+0xec>
        hi2c->XferSize = hi2c->XferCount;
 800552e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005530:	b292      	uxth	r2, r2
 8005532:	8522      	strh	r2, [r4, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005534:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005536:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800553a:	d011      	beq.n	8005560 <I2C_Master_ISR_IT+0x100>
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, hi2c->XferOptions, I2C_NO_STARTSTOP);
 800553c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800553e:	2000      	movs	r0, #0
 8005540:	9000      	str	r0, [sp, #0]
 8005542:	b2d2      	uxtb	r2, r2
 8005544:	4620      	mov	r0, r4
 8005546:	f7fe ff8c 	bl	8004462 <I2C_TransferConfig>
 800554a:	e7b2      	b.n	80054b2 <I2C_Master_ISR_IT+0x52>
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800554c:	22ff      	movs	r2, #255	; 0xff
 800554e:	8522      	strh	r2, [r4, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005550:	2300      	movs	r3, #0
 8005552:	9300      	str	r3, [sp, #0]
 8005554:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005558:	4620      	mov	r0, r4
 800555a:	f7fe ff82 	bl	8004462 <I2C_TransferConfig>
 800555e:	e7a8      	b.n	80054b2 <I2C_Master_ISR_IT+0x52>
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005560:	2300      	movs	r3, #0
 8005562:	9300      	str	r3, [sp, #0]
 8005564:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005568:	b2d2      	uxtb	r2, r2
 800556a:	4620      	mov	r0, r4
 800556c:	f7fe ff79 	bl	8004462 <I2C_TransferConfig>
 8005570:	e79f      	b.n	80054b2 <I2C_Master_ISR_IT+0x52>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005572:	6823      	ldr	r3, [r4, #0]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800557a:	d103      	bne.n	8005584 <I2C_Master_ISR_IT+0x124>
        I2C_ITMasterSeqCplt(hi2c);
 800557c:	4620      	mov	r0, r4
 800557e:	f7ff fc6f 	bl	8004e60 <I2C_ITMasterSeqCplt>
 8005582:	e796      	b.n	80054b2 <I2C_Master_ISR_IT+0x52>
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005584:	2140      	movs	r1, #64	; 0x40
 8005586:	4620      	mov	r0, r4
 8005588:	f7ff fd4a 	bl	8005020 <I2C_ITError>
 800558c:	e791      	b.n	80054b2 <I2C_Master_ISR_IT+0x52>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800558e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005592:	d08e      	beq.n	80054b2 <I2C_Master_ISR_IT+0x52>
 8005594:	f016 0f40 	tst.w	r6, #64	; 0x40
 8005598:	d08b      	beq.n	80054b2 <I2C_Master_ISR_IT+0x52>
    if (hi2c->XferCount == 0U)
 800559a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800559c:	b29b      	uxth	r3, r3
 800559e:	b98b      	cbnz	r3, 80055c4 <I2C_Master_ISR_IT+0x164>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80055a0:	6823      	ldr	r3, [r4, #0]
 80055a2:	685a      	ldr	r2, [r3, #4]
 80055a4:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80055a8:	d183      	bne.n	80054b2 <I2C_Master_ISR_IT+0x52>
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80055aa:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80055ac:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 80055b0:	d104      	bne.n	80055bc <I2C_Master_ISR_IT+0x15c>
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80055b2:	685a      	ldr	r2, [r3, #4]
 80055b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80055b8:	605a      	str	r2, [r3, #4]
 80055ba:	e77a      	b.n	80054b2 <I2C_Master_ISR_IT+0x52>
          I2C_ITMasterSeqCplt(hi2c);
 80055bc:	4620      	mov	r0, r4
 80055be:	f7ff fc4f 	bl	8004e60 <I2C_ITMasterSeqCplt>
 80055c2:	e776      	b.n	80054b2 <I2C_Master_ISR_IT+0x52>
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80055c4:	2140      	movs	r1, #64	; 0x40
 80055c6:	4620      	mov	r0, r4
 80055c8:	f7ff fd2a 	bl	8005020 <I2C_ITError>
 80055cc:	e771      	b.n	80054b2 <I2C_Master_ISR_IT+0x52>
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 80055ce:	4629      	mov	r1, r5
 80055d0:	4620      	mov	r0, r4
 80055d2:	f7ff fed4 	bl	800537e <I2C_ITMasterCplt>
 80055d6:	e773      	b.n	80054c0 <I2C_Master_ISR_IT+0x60>
  __HAL_LOCK(hi2c);
 80055d8:	2002      	movs	r0, #2
}
 80055da:	4770      	bx	lr

080055dc <I2C_Slave_ISR_DMA>:
{
 80055dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpoptions = hi2c->XferOptions;
 80055de:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
  __HAL_LOCK(hi2c);
 80055e0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d076      	beq.n	80056d6 <I2C_Slave_ISR_DMA+0xfa>
 80055e8:	4616      	mov	r6, r2
 80055ea:	460d      	mov	r5, r1
 80055ec:	4604      	mov	r4, r0
 80055ee:	2301      	movs	r3, #1
 80055f0:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80055f4:	f011 0f20 	tst.w	r1, #32
 80055f8:	d002      	beq.n	8005600 <I2C_Slave_ISR_DMA+0x24>
 80055fa:	f012 0f20 	tst.w	r2, #32
 80055fe:	d115      	bne.n	800562c <I2C_Slave_ISR_DMA+0x50>
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005600:	f015 0f10 	tst.w	r5, #16
 8005604:	d058      	beq.n	80056b8 <I2C_Slave_ISR_DMA+0xdc>
 8005606:	f016 0f10 	tst.w	r6, #16
 800560a:	d055      	beq.n	80056b8 <I2C_Slave_ISR_DMA+0xdc>
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800560c:	f3c6 3380 	ubfx	r3, r6, #14, #1
 8005610:	b913      	cbnz	r3, 8005618 <I2C_Slave_ISR_DMA+0x3c>
 8005612:	f416 4f00 	tst.w	r6, #32768	; 0x8000
 8005616:	d04b      	beq.n	80056b0 <I2C_Slave_ISR_DMA+0xd4>
      if (hi2c->hdmarx != NULL)
 8005618:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800561a:	b152      	cbz	r2, 8005632 <I2C_Slave_ISR_DMA+0x56>
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800561c:	f416 4f00 	tst.w	r6, #32768	; 0x8000
 8005620:	d009      	beq.n	8005636 <I2C_Slave_ISR_DMA+0x5a>
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8005622:	6812      	ldr	r2, [r2, #0]
 8005624:	6852      	ldr	r2, [r2, #4]
 8005626:	b1f2      	cbz	r2, 8005666 <I2C_Slave_ISR_DMA+0x8a>
  uint32_t treatdmanack = 0U;
 8005628:	2100      	movs	r1, #0
 800562a:	e005      	b.n	8005638 <I2C_Slave_ISR_DMA+0x5c>
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800562c:	f7ff fd72 	bl	8005114 <I2C_ITSlaveCplt>
 8005630:	e7e6      	b.n	8005600 <I2C_Slave_ISR_DMA+0x24>
  uint32_t treatdmanack = 0U;
 8005632:	2100      	movs	r1, #0
 8005634:	e000      	b.n	8005638 <I2C_Slave_ISR_DMA+0x5c>
 8005636:	2100      	movs	r1, #0
      if (hi2c->hdmatx != NULL)
 8005638:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800563a:	b11a      	cbz	r2, 8005644 <I2C_Slave_ISR_DMA+0x68>
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800563c:	b113      	cbz	r3, 8005644 <I2C_Slave_ISR_DMA+0x68>
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 800563e:	6813      	ldr	r3, [r2, #0]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	b193      	cbz	r3, 800566a <I2C_Slave_ISR_DMA+0x8e>
      if (treatdmanack == 1U)
 8005644:	b989      	cbnz	r1, 800566a <I2C_Slave_ISR_DMA+0x8e>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005646:	6823      	ldr	r3, [r4, #0]
 8005648:	2210      	movs	r2, #16
 800564a:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800564c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800564e:	f043 0304 	orr.w	r3, r3, #4
 8005652:	6463      	str	r3, [r4, #68]	; 0x44
        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005654:	b117      	cbz	r7, 800565c <I2C_Slave_ISR_DMA+0x80>
 8005656:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
 800565a:	d133      	bne.n	80056c4 <I2C_Slave_ISR_DMA+0xe8>
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800565c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800565e:	4620      	mov	r0, r4
 8005660:	f7ff fcde 	bl	8005020 <I2C_ITError>
 8005664:	e02e      	b.n	80056c4 <I2C_Slave_ISR_DMA+0xe8>
            treatdmanack = 1U;
 8005666:	2101      	movs	r1, #1
 8005668:	e7e6      	b.n	8005638 <I2C_Slave_ISR_DMA+0x5c>
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 800566a:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800566e:	b2db      	uxtb	r3, r3
 8005670:	2b28      	cmp	r3, #40	; 0x28
 8005672:	d008      	beq.n	8005686 <I2C_Slave_ISR_DMA+0xaa>
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005674:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8005678:	b2db      	uxtb	r3, r3
 800567a:	2b29      	cmp	r3, #41	; 0x29
 800567c:	d00b      	beq.n	8005696 <I2C_Slave_ISR_DMA+0xba>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800567e:	6823      	ldr	r3, [r4, #0]
 8005680:	2210      	movs	r2, #16
 8005682:	61da      	str	r2, [r3, #28]
 8005684:	e01e      	b.n	80056c4 <I2C_Slave_ISR_DMA+0xe8>
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 8005686:	f1b7 7f00 	cmp.w	r7, #33554432	; 0x2000000
 800568a:	d1f3      	bne.n	8005674 <I2C_Slave_ISR_DMA+0x98>
          I2C_ITListenCplt(hi2c, ITFlags);
 800568c:	4629      	mov	r1, r5
 800568e:	4620      	mov	r0, r4
 8005690:	f7ff fc90 	bl	8004fb4 <I2C_ITListenCplt>
 8005694:	e016      	b.n	80056c4 <I2C_Slave_ISR_DMA+0xe8>
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005696:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 800569a:	d0f0      	beq.n	800567e <I2C_Slave_ISR_DMA+0xa2>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800569c:	6823      	ldr	r3, [r4, #0]
 800569e:	2210      	movs	r2, #16
 80056a0:	61da      	str	r2, [r3, #28]
          I2C_Flush_TXDR(hi2c);
 80056a2:	4620      	mov	r0, r4
 80056a4:	f7fe fecc 	bl	8004440 <I2C_Flush_TXDR>
          I2C_ITSlaveSeqCplt(hi2c);
 80056a8:	4620      	mov	r0, r4
 80056aa:	f7ff fc05 	bl	8004eb8 <I2C_ITSlaveSeqCplt>
 80056ae:	e009      	b.n	80056c4 <I2C_Slave_ISR_DMA+0xe8>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056b0:	6823      	ldr	r3, [r4, #0]
 80056b2:	2210      	movs	r2, #16
 80056b4:	61da      	str	r2, [r3, #28]
 80056b6:	e005      	b.n	80056c4 <I2C_Slave_ISR_DMA+0xe8>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80056b8:	f015 0f08 	tst.w	r5, #8
 80056bc:	d002      	beq.n	80056c4 <I2C_Slave_ISR_DMA+0xe8>
 80056be:	f016 0f08 	tst.w	r6, #8
 80056c2:	d103      	bne.n	80056cc <I2C_Slave_ISR_DMA+0xf0>
  __HAL_UNLOCK(hi2c);
 80056c4:	2000      	movs	r0, #0
 80056c6:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 80056ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    I2C_ITAddrCplt(hi2c, ITFlags);
 80056cc:	4629      	mov	r1, r5
 80056ce:	4620      	mov	r0, r4
 80056d0:	f7ff fc21 	bl	8004f16 <I2C_ITAddrCplt>
 80056d4:	e7f6      	b.n	80056c4 <I2C_Slave_ISR_DMA+0xe8>
  __HAL_LOCK(hi2c);
 80056d6:	2002      	movs	r0, #2
 80056d8:	e7f7      	b.n	80056ca <I2C_Slave_ISR_DMA+0xee>

080056da <I2C_Master_ISR_DMA>:
  __HAL_LOCK(hi2c);
 80056da:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80056de:	2b01      	cmp	r3, #1
 80056e0:	f000 8099 	beq.w	8005816 <I2C_Master_ISR_DMA+0x13c>
{
 80056e4:	b510      	push	{r4, lr}
 80056e6:	b082      	sub	sp, #8
 80056e8:	4604      	mov	r4, r0
  __HAL_LOCK(hi2c);
 80056ea:	2301      	movs	r3, #1
 80056ec:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80056f0:	f011 0f10 	tst.w	r1, #16
 80056f4:	d002      	beq.n	80056fc <I2C_Master_ISR_DMA+0x22>
 80056f6:	f012 0f10 	tst.w	r2, #16
 80056fa:	d131      	bne.n	8005760 <I2C_Master_ISR_DMA+0x86>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80056fc:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005700:	d05f      	beq.n	80057c2 <I2C_Master_ISR_DMA+0xe8>
 8005702:	f012 0f40 	tst.w	r2, #64	; 0x40
 8005706:	d05c      	beq.n	80057c2 <I2C_Master_ISR_DMA+0xe8>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8005708:	6822      	ldr	r2, [r4, #0]
 800570a:	6813      	ldr	r3, [r2, #0]
 800570c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005710:	6013      	str	r3, [r2, #0]
    if (hi2c->XferCount != 0U)
 8005712:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005714:	b29b      	uxth	r3, r3
 8005716:	2b00      	cmp	r3, #0
 8005718:	d045      	beq.n	80057a6 <I2C_Master_ISR_DMA+0xcc>
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800571a:	6823      	ldr	r3, [r4, #0]
 800571c:	6859      	ldr	r1, [r3, #4]
 800571e:	f3c1 0109 	ubfx	r1, r1, #0, #10
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005722:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005724:	b29b      	uxth	r3, r3
 8005726:	2bff      	cmp	r3, #255	; 0xff
 8005728:	d92c      	bls.n	8005784 <I2C_Master_ISR_DMA+0xaa>
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800572a:	23ff      	movs	r3, #255	; 0xff
 800572c:	8523      	strh	r3, [r4, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 800572e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8005732:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8005736:	2000      	movs	r0, #0
 8005738:	9000      	str	r0, [sp, #0]
 800573a:	4620      	mov	r0, r4
 800573c:	f7fe fe91 	bl	8004462 <I2C_TransferConfig>
      hi2c->XferCount -= hi2c->XferSize;
 8005740:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005742:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8005744:	1a9b      	subs	r3, r3, r2
 8005746:	b29b      	uxth	r3, r3
 8005748:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800574a:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800574e:	b2db      	uxtb	r3, r3
 8005750:	2b22      	cmp	r3, #34	; 0x22
 8005752:	d022      	beq.n	800579a <I2C_Master_ISR_DMA+0xc0>
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8005754:	6822      	ldr	r2, [r4, #0]
 8005756:	6813      	ldr	r3, [r2, #0]
 8005758:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800575c:	6013      	str	r3, [r2, #0]
 800575e:	e00c      	b.n	800577a <I2C_Master_ISR_DMA+0xa0>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005760:	6803      	ldr	r3, [r0, #0]
 8005762:	2210      	movs	r2, #16
 8005764:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005766:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005768:	f043 0304 	orr.w	r3, r3, #4
 800576c:	6443      	str	r3, [r0, #68]	; 0x44
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800576e:	2112      	movs	r1, #18
 8005770:	f7fe fe92 	bl	8004498 <I2C_Enable_IRQ>
    I2C_Flush_TXDR(hi2c);
 8005774:	4620      	mov	r0, r4
 8005776:	f7fe fe63 	bl	8004440 <I2C_Flush_TXDR>
  __HAL_UNLOCK(hi2c);
 800577a:	2000      	movs	r0, #0
 800577c:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 8005780:	b002      	add	sp, #8
 8005782:	bd10      	pop	{r4, pc}
        hi2c->XferSize = hi2c->XferCount;
 8005784:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005786:	8523      	strh	r3, [r4, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005788:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800578a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800578e:	d001      	beq.n	8005794 <I2C_Master_ISR_DMA+0xba>
          xfermode = hi2c->XferOptions;
 8005790:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005792:	e7ce      	b.n	8005732 <I2C_Master_ISR_DMA+0x58>
          xfermode = I2C_AUTOEND_MODE;
 8005794:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005798:	e7cb      	b.n	8005732 <I2C_Master_ISR_DMA+0x58>
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800579a:	6822      	ldr	r2, [r4, #0]
 800579c:	6813      	ldr	r3, [r2, #0]
 800579e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80057a2:	6013      	str	r3, [r2, #0]
 80057a4:	e7e9      	b.n	800577a <I2C_Master_ISR_DMA+0xa0>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80057a6:	6823      	ldr	r3, [r4, #0]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80057ae:	d103      	bne.n	80057b8 <I2C_Master_ISR_DMA+0xde>
        I2C_ITMasterSeqCplt(hi2c);
 80057b0:	4620      	mov	r0, r4
 80057b2:	f7ff fb55 	bl	8004e60 <I2C_ITMasterSeqCplt>
 80057b6:	e7e0      	b.n	800577a <I2C_Master_ISR_DMA+0xa0>
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80057b8:	2140      	movs	r1, #64	; 0x40
 80057ba:	4620      	mov	r0, r4
 80057bc:	f7ff fc30 	bl	8005020 <I2C_ITError>
 80057c0:	e7db      	b.n	800577a <I2C_Master_ISR_DMA+0xa0>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80057c2:	f011 0f40 	tst.w	r1, #64	; 0x40
 80057c6:	d01c      	beq.n	8005802 <I2C_Master_ISR_DMA+0x128>
 80057c8:	f012 0f40 	tst.w	r2, #64	; 0x40
 80057cc:	d019      	beq.n	8005802 <I2C_Master_ISR_DMA+0x128>
    if (hi2c->XferCount == 0U)
 80057ce:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	b98b      	cbnz	r3, 80057f8 <I2C_Master_ISR_DMA+0x11e>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80057d4:	6823      	ldr	r3, [r4, #0]
 80057d6:	685a      	ldr	r2, [r3, #4]
 80057d8:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80057dc:	d1cd      	bne.n	800577a <I2C_Master_ISR_DMA+0xa0>
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80057de:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80057e0:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 80057e4:	d104      	bne.n	80057f0 <I2C_Master_ISR_DMA+0x116>
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80057e6:	685a      	ldr	r2, [r3, #4]
 80057e8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80057ec:	605a      	str	r2, [r3, #4]
 80057ee:	e7c4      	b.n	800577a <I2C_Master_ISR_DMA+0xa0>
          I2C_ITMasterSeqCplt(hi2c);
 80057f0:	4620      	mov	r0, r4
 80057f2:	f7ff fb35 	bl	8004e60 <I2C_ITMasterSeqCplt>
 80057f6:	e7c0      	b.n	800577a <I2C_Master_ISR_DMA+0xa0>
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80057f8:	2140      	movs	r1, #64	; 0x40
 80057fa:	4620      	mov	r0, r4
 80057fc:	f7ff fc10 	bl	8005020 <I2C_ITError>
 8005800:	e7bb      	b.n	800577a <I2C_Master_ISR_DMA+0xa0>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005802:	f011 0f20 	tst.w	r1, #32
 8005806:	d0b8      	beq.n	800577a <I2C_Master_ISR_DMA+0xa0>
 8005808:	f012 0f20 	tst.w	r2, #32
 800580c:	d0b5      	beq.n	800577a <I2C_Master_ISR_DMA+0xa0>
    I2C_ITMasterCplt(hi2c, ITFlags);
 800580e:	4620      	mov	r0, r4
 8005810:	f7ff fdb5 	bl	800537e <I2C_ITMasterCplt>
 8005814:	e7b1      	b.n	800577a <I2C_Master_ISR_DMA+0xa0>
  __HAL_LOCK(hi2c);
 8005816:	2002      	movs	r0, #2
}
 8005818:	4770      	bx	lr

0800581a <I2C_DMAAbort>:
{
 800581a:	b508      	push	{r3, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800581c:	6a80      	ldr	r0, [r0, #40]	; 0x28
  hi2c->hdmatx->XferAbortCallback = NULL;
 800581e:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005820:	2300      	movs	r3, #0
 8005822:	6393      	str	r3, [r2, #56]	; 0x38
  hi2c->hdmarx->XferAbortCallback = NULL;
 8005824:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8005826:	6393      	str	r3, [r2, #56]	; 0x38
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005828:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800582c:	b2db      	uxtb	r3, r3
 800582e:	2b60      	cmp	r3, #96	; 0x60
 8005830:	d002      	beq.n	8005838 <I2C_DMAAbort+0x1e>
    HAL_I2C_ErrorCallback(hi2c);
 8005832:	f7ff fbf3 	bl	800501c <HAL_I2C_ErrorCallback>
}
 8005836:	bd08      	pop	{r3, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8005838:	2320      	movs	r3, #32
 800583a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_I2C_AbortCpltCallback(hi2c);
 800583e:	f7ff fbee 	bl	800501e <HAL_I2C_AbortCpltCallback>
 8005842:	e7f8      	b.n	8005836 <I2C_DMAAbort+0x1c>

08005844 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005844:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8005848:	b2db      	uxtb	r3, r3
 800584a:	2b20      	cmp	r3, #32
 800584c:	d124      	bne.n	8005898 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800584e:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8005852:	2b01      	cmp	r3, #1
 8005854:	d022      	beq.n	800589c <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8005856:	2301      	movs	r3, #1
 8005858:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800585c:	2324      	movs	r3, #36	; 0x24
 800585e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005862:	6802      	ldr	r2, [r0, #0]
 8005864:	6813      	ldr	r3, [r2, #0]
 8005866:	f023 0301 	bic.w	r3, r3, #1
 800586a:	6013      	str	r3, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800586c:	6802      	ldr	r2, [r0, #0]
 800586e:	6813      	ldr	r3, [r2, #0]
 8005870:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005874:	6013      	str	r3, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005876:	6802      	ldr	r2, [r0, #0]
 8005878:	6813      	ldr	r3, [r2, #0]
 800587a:	4319      	orrs	r1, r3
 800587c:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 800587e:	6802      	ldr	r2, [r0, #0]
 8005880:	6813      	ldr	r3, [r2, #0]
 8005882:	f043 0301 	orr.w	r3, r3, #1
 8005886:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005888:	2320      	movs	r3, #32
 800588a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800588e:	2300      	movs	r3, #0
 8005890:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8005894:	4618      	mov	r0, r3
 8005896:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8005898:	2002      	movs	r0, #2
 800589a:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 800589c:	2002      	movs	r0, #2
  }
}
 800589e:	4770      	bx	lr

080058a0 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80058a0:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80058a4:	b2db      	uxtb	r3, r3
 80058a6:	2b20      	cmp	r3, #32
 80058a8:	d122      	bne.n	80058f0 <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80058aa:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d020      	beq.n	80058f4 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 80058b2:	2301      	movs	r3, #1
 80058b4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80058b8:	2324      	movs	r3, #36	; 0x24
 80058ba:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80058be:	6802      	ldr	r2, [r0, #0]
 80058c0:	6813      	ldr	r3, [r2, #0]
 80058c2:	f023 0301 	bic.w	r3, r3, #1
 80058c6:	6013      	str	r3, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80058c8:	6802      	ldr	r2, [r0, #0]
 80058ca:	6813      	ldr	r3, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80058cc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80058d0:	ea43 2101 	orr.w	r1, r3, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80058d4:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 80058d6:	6802      	ldr	r2, [r0, #0]
 80058d8:	6813      	ldr	r3, [r2, #0]
 80058da:	f043 0301 	orr.w	r3, r3, #1
 80058de:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80058e0:	2320      	movs	r3, #32
 80058e2:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058e6:	2300      	movs	r3, #0
 80058e8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80058ec:	4618      	mov	r0, r3
 80058ee:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 80058f0:	2002      	movs	r0, #2
 80058f2:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80058f4:	2002      	movs	r0, #2
  }
}
 80058f6:	4770      	bx	lr

080058f8 <HAL_PWR_EnableBkUpAccess>:
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80058f8:	4a02      	ldr	r2, [pc, #8]	; (8005904 <HAL_PWR_EnableBkUpAccess+0xc>)
 80058fa:	6813      	ldr	r3, [r2, #0]
 80058fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005900:	6013      	str	r3, [r2, #0]
}
 8005902:	4770      	bx	lr
 8005904:	58000400 	.word	0x58000400

08005908 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005908:	4b02      	ldr	r3, [pc, #8]	; (8005914 <HAL_PWREx_GetVoltageRange+0xc>)
 800590a:	6818      	ldr	r0, [r3, #0]
}
 800590c:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8005910:	4770      	bx	lr
 8005912:	bf00      	nop
 8005914:	58000400 	.word	0x58000400

08005918 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8005918:	b5f0      	push	{r4, r5, r6, r7, lr}
 800591a:	b08d      	sub	sp, #52	; 0x34
 800591c:	4606      	mov	r6, r0
 800591e:	460f      	mov	r7, r1
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8005920:	4c2a      	ldr	r4, [pc, #168]	; (80059cc <RCC_SetFlashLatency+0xb4>)
 8005922:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8005926:	ad0c      	add	r5, sp, #48	; 0x30
 8005928:	e905 000f 	stmdb	r5, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800592c:	ab05      	add	r3, sp, #20
 800592e:	f104 0210 	add.w	r2, r4, #16
 8005932:	ca07      	ldmia	r2, {r0, r1, r2}
 8005934:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8005938:	ad01      	add	r5, sp, #4
 800593a:	341c      	adds	r4, #28
 800593c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8005940:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005944:	f5b7 7f00 	cmp.w	r7, #512	; 0x200
 8005948:	d011      	beq.n	800596e <RCC_SetFlashLatency+0x56>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800594a:	2300      	movs	r3, #0
 800594c:	2b02      	cmp	r3, #2
 800594e:	d822      	bhi.n	8005996 <RCC_SetFlashLatency+0x7e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8005950:	aa0c      	add	r2, sp, #48	; 0x30
 8005952:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8005956:	f852 2c1c 	ldr.w	r2, [r2, #-28]
 800595a:	42b2      	cmp	r2, r6
 800595c:	d215      	bcs.n	800598a <RCC_SetFlashLatency+0x72>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800595e:	3301      	adds	r3, #1
 8005960:	e7f4      	b.n	800594c <RCC_SetFlashLatency+0x34>
        latency = FLASH_LATENCY_RANGE[index];
 8005962:	aa0c      	add	r2, sp, #48	; 0x30
 8005964:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005968:	f853 4c2c 	ldr.w	r4, [r3, #-44]
        break;
 800596c:	e014      	b.n	8005998 <RCC_SetFlashLatency+0x80>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800596e:	2300      	movs	r3, #0
 8005970:	2b03      	cmp	r3, #3
 8005972:	d808      	bhi.n	8005986 <RCC_SetFlashLatency+0x6e>
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8005974:	aa0c      	add	r2, sp, #48	; 0x30
 8005976:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800597a:	f852 2c10 	ldr.w	r2, [r2, #-16]
 800597e:	42b2      	cmp	r2, r6
 8005980:	d2ef      	bcs.n	8005962 <RCC_SetFlashLatency+0x4a>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005982:	3301      	adds	r3, #1
 8005984:	e7f4      	b.n	8005970 <RCC_SetFlashLatency+0x58>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8005986:	2400      	movs	r4, #0
 8005988:	e006      	b.n	8005998 <RCC_SetFlashLatency+0x80>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800598a:	aa0c      	add	r2, sp, #48	; 0x30
 800598c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005990:	f853 4c2c 	ldr.w	r4, [r3, #-44]
        break;
 8005994:	e000      	b.n	8005998 <RCC_SetFlashLatency+0x80>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8005996:	2400      	movs	r4, #0
      break;
    }
  }
#endif

  __HAL_FLASH_SET_LATENCY(latency);
 8005998:	4a0d      	ldr	r2, [pc, #52]	; (80059d0 <RCC_SetFlashLatency+0xb8>)
 800599a:	6813      	ldr	r3, [r2, #0]
 800599c:	f023 0307 	bic.w	r3, r3, #7
 80059a0:	4323      	orrs	r3, r4
 80059a2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80059a4:	f7fd fcc8 	bl	8003338 <HAL_GetTick>
 80059a8:	4605      	mov	r5, r0

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80059aa:	4b09      	ldr	r3, [pc, #36]	; (80059d0 <RCC_SetFlashLatency+0xb8>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f003 0307 	and.w	r3, r3, #7
 80059b2:	42a3      	cmp	r3, r4
 80059b4:	d006      	beq.n	80059c4 <RCC_SetFlashLatency+0xac>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80059b6:	f7fd fcbf 	bl	8003338 <HAL_GetTick>
 80059ba:	1b40      	subs	r0, r0, r5
 80059bc:	2802      	cmp	r0, #2
 80059be:	d9f4      	bls.n	80059aa <RCC_SetFlashLatency+0x92>
    {
      return HAL_TIMEOUT;
 80059c0:	2003      	movs	r0, #3
 80059c2:	e000      	b.n	80059c6 <RCC_SetFlashLatency+0xae>
    }
  }
  return HAL_OK;
 80059c4:	2000      	movs	r0, #0
}
 80059c6:	b00d      	add	sp, #52	; 0x34
 80059c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059ca:	bf00      	nop
 80059cc:	0800e3c8 	.word	0x0800e3c8
 80059d0:	58004000 	.word	0x58004000

080059d4 <RCC_SetFlashLatencyFromMSIRange>:
{
 80059d4:	b510      	push	{r4, lr}
  if (MSI_Range > RCC_MSIRANGE_11)
 80059d6:	28b0      	cmp	r0, #176	; 0xb0
 80059d8:	d819      	bhi.n	8005a0e <RCC_SetFlashLatencyFromMSIRange+0x3a>
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80059da:	f3c0 1003 	ubfx	r0, r0, #4, #4
 80059de:	4b0d      	ldr	r3, [pc, #52]	; (8005a14 <RCC_SetFlashLatencyFromMSIRange+0x40>)
 80059e0:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80059e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059e8:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80059ec:	f003 030f 	and.w	r3, r3, #15
 80059f0:	4a09      	ldr	r2, [pc, #36]	; (8005a18 <RCC_SetFlashLatencyFromMSIRange+0x44>)
 80059f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059f6:	fbb4 f4f3 	udiv	r4, r4, r3
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80059fa:	f7ff ff85 	bl	8005908 <HAL_PWREx_GetVoltageRange>
 80059fe:	4b07      	ldr	r3, [pc, #28]	; (8005a1c <RCC_SetFlashLatencyFromMSIRange+0x48>)
 8005a00:	fba3 3404 	umull	r3, r4, r3, r4
 8005a04:	4601      	mov	r1, r0
 8005a06:	0ca0      	lsrs	r0, r4, #18
 8005a08:	f7ff ff86 	bl	8005918 <RCC_SetFlashLatency>
}
 8005a0c:	bd10      	pop	{r4, pc}
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8005a0e:	4b01      	ldr	r3, [pc, #4]	; (8005a14 <RCC_SetFlashLatencyFromMSIRange+0x40>)
 8005a10:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8005a12:	e7e7      	b.n	80059e4 <RCC_SetFlashLatencyFromMSIRange+0x10>
 8005a14:	0800e620 	.word	0x0800e620
 8005a18:	0800e5c0 	.word	0x0800e5c0
 8005a1c:	431bde83 	.word	0x431bde83

08005a20 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8005a20:	2800      	cmp	r0, #0
 8005a22:	f000 836c 	beq.w	80060fe <HAL_RCC_OscConfig+0x6de>
{
 8005a26:	b538      	push	{r3, r4, r5, lr}
 8005a28:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005a2a:	6803      	ldr	r3, [r0, #0]
 8005a2c:	f013 0f20 	tst.w	r3, #32
 8005a30:	d059      	beq.n	8005ae6 <HAL_RCC_OscConfig+0xc6>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005a32:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a36:	6893      	ldr	r3, [r2, #8]
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005a38:	68d2      	ldr	r2, [r2, #12]
 8005a3a:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005a3e:	f013 030c 	ands.w	r3, r3, #12
 8005a42:	d01e      	beq.n	8005a82 <HAL_RCC_OscConfig+0x62>
 8005a44:	2b0c      	cmp	r3, #12
 8005a46:	d01a      	beq.n	8005a7e <HAL_RCC_OscConfig+0x5e>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005a48:	69e3      	ldr	r3, [r4, #28]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	f000 80a7 	beq.w	8005b9e <HAL_RCC_OscConfig+0x17e>
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005a50:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a54:	6813      	ldr	r3, [r2, #0]
 8005a56:	f043 0301 	orr.w	r3, r3, #1
 8005a5a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005a5c:	f7fd fc6c 	bl	8003338 <HAL_GetTick>
 8005a60:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005a62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f013 0f02 	tst.w	r3, #2
 8005a6c:	f040 8087 	bne.w	8005b7e <HAL_RCC_OscConfig+0x15e>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005a70:	f7fd fc62 	bl	8003338 <HAL_GetTick>
 8005a74:	1b40      	subs	r0, r0, r5
 8005a76:	2802      	cmp	r0, #2
 8005a78:	d9f3      	bls.n	8005a62 <HAL_RCC_OscConfig+0x42>
            return HAL_TIMEOUT;
 8005a7a:	2003      	movs	r0, #3
 8005a7c:	e34c      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8005a7e:	2a01      	cmp	r2, #1
 8005a80:	d1e2      	bne.n	8005a48 <HAL_RCC_OscConfig+0x28>
 8005a82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f013 0f02 	tst.w	r3, #2
 8005a8c:	d003      	beq.n	8005a96 <HAL_RCC_OscConfig+0x76>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005a8e:	69e3      	ldr	r3, [r4, #28]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	f000 8336 	beq.w	8006102 <HAL_RCC_OscConfig+0x6e2>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005a96:	6a60      	ldr	r0, [r4, #36]	; 0x24
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8005a98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 8005aa2:	2bb0      	cmp	r3, #176	; 0xb0
 8005aa4:	d900      	bls.n	8005aa8 <HAL_RCC_OscConfig+0x88>
    msiRange = LL_RCC_MSIRANGE_11;
 8005aa6:	23b0      	movs	r3, #176	; 0xb0
 8005aa8:	4298      	cmp	r0, r3
 8005aaa:	d953      	bls.n	8005b54 <HAL_RCC_OscConfig+0x134>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005aac:	f7ff ff92 	bl	80059d4 <RCC_SetFlashLatencyFromMSIRange>
 8005ab0:	2800      	cmp	r0, #0
 8005ab2:	f040 8328 	bne.w	8006106 <HAL_RCC_OscConfig+0x6e6>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005ab6:	6a63      	ldr	r3, [r4, #36]	; 0x24
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8005ab8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005abc:	6811      	ldr	r1, [r2, #0]
 8005abe:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
 8005ac2:	430b      	orrs	r3, r1
 8005ac4:	6013      	str	r3, [r2, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005ac6:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005ac8:	6853      	ldr	r3, [r2, #4]
 8005aca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ace:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005ad2:	6053      	str	r3, [r2, #4]
        SystemCoreClockUpdate();
 8005ad4:	f7fd fa76 	bl	8002fc4 <SystemCoreClockUpdate>
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005ad8:	4bc2      	ldr	r3, [pc, #776]	; (8005de4 <HAL_RCC_OscConfig+0x3c4>)
 8005ada:	6818      	ldr	r0, [r3, #0]
 8005adc:	f7fd f9c8 	bl	8002e70 <HAL_InitTick>
 8005ae0:	2800      	cmp	r0, #0
 8005ae2:	f040 8312 	bne.w	800610a <HAL_RCC_OscConfig+0x6ea>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ae6:	6823      	ldr	r3, [r4, #0]
 8005ae8:	f013 0f01 	tst.w	r3, #1
 8005aec:	d079      	beq.n	8005be2 <HAL_RCC_OscConfig+0x1c2>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005aee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005af2:	6893      	ldr	r3, [r2, #8]
 8005af4:	f003 030c 	and.w	r3, r3, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005af8:	68d2      	ldr	r2, [r2, #12]
 8005afa:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005afe:	2b08      	cmp	r3, #8
 8005b00:	d065      	beq.n	8005bce <HAL_RCC_OscConfig+0x1ae>
 8005b02:	2b0c      	cmp	r3, #12
 8005b04:	d061      	beq.n	8005bca <HAL_RCC_OscConfig+0x1aa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b06:	6863      	ldr	r3, [r4, #4]
 8005b08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b0c:	f000 8093 	beq.w	8005c36 <HAL_RCC_OscConfig+0x216>
 8005b10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005b14:	f000 8096 	beq.w	8005c44 <HAL_RCC_OscConfig+0x224>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005b18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b1c:	681a      	ldr	r2, [r3, #0]
 8005b1e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005b22:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8005b24:	681a      	ldr	r2, [r3, #0]
 8005b26:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005b2a:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005b2c:	6863      	ldr	r3, [r4, #4]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	f000 8093 	beq.w	8005c5a <HAL_RCC_OscConfig+0x23a>
        tickstart = HAL_GetTick();
 8005b34:	f7fd fc00 	bl	8003338 <HAL_GetTick>
 8005b38:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005b3a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8005b44:	d14d      	bne.n	8005be2 <HAL_RCC_OscConfig+0x1c2>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b46:	f7fd fbf7 	bl	8003338 <HAL_GetTick>
 8005b4a:	1b40      	subs	r0, r0, r5
 8005b4c:	2864      	cmp	r0, #100	; 0x64
 8005b4e:	d9f4      	bls.n	8005b3a <HAL_RCC_OscConfig+0x11a>
            return HAL_TIMEOUT;
 8005b50:	2003      	movs	r0, #3
 8005b52:	e2e1      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8005b54:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b58:	6813      	ldr	r3, [r2, #0]
 8005b5a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b5e:	4318      	orrs	r0, r3
 8005b60:	6010      	str	r0, [r2, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005b62:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005b64:	6853      	ldr	r3, [r2, #4]
 8005b66:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005b6a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005b6e:	6053      	str	r3, [r2, #4]
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005b70:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005b72:	f7ff ff2f 	bl	80059d4 <RCC_SetFlashLatencyFromMSIRange>
 8005b76:	2800      	cmp	r0, #0
 8005b78:	d0ac      	beq.n	8005ad4 <HAL_RCC_OscConfig+0xb4>
            return HAL_ERROR;
 8005b7a:	2001      	movs	r0, #1
 8005b7c:	e2cc      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005b7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8005b80:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b84:	6811      	ldr	r1, [r2, #0]
 8005b86:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
 8005b8a:	430b      	orrs	r3, r1
 8005b8c:	6013      	str	r3, [r2, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005b8e:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005b90:	6853      	ldr	r3, [r2, #4]
 8005b92:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005b96:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005b9a:	6053      	str	r3, [r2, #4]
 8005b9c:	e7a3      	b.n	8005ae6 <HAL_RCC_OscConfig+0xc6>
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005b9e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005ba2:	6813      	ldr	r3, [r2, #0]
 8005ba4:	f023 0301 	bic.w	r3, r3, #1
 8005ba8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005baa:	f7fd fbc5 	bl	8003338 <HAL_GetTick>
 8005bae:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005bb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f013 0f02 	tst.w	r3, #2
 8005bba:	d094      	beq.n	8005ae6 <HAL_RCC_OscConfig+0xc6>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005bbc:	f7fd fbbc 	bl	8003338 <HAL_GetTick>
 8005bc0:	1b40      	subs	r0, r0, r5
 8005bc2:	2802      	cmp	r0, #2
 8005bc4:	d9f4      	bls.n	8005bb0 <HAL_RCC_OscConfig+0x190>
            return HAL_TIMEOUT;
 8005bc6:	2003      	movs	r0, #3
 8005bc8:	e2a6      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8005bca:	2a03      	cmp	r2, #3
 8005bcc:	d19b      	bne.n	8005b06 <HAL_RCC_OscConfig+0xe6>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005bce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8005bd8:	d003      	beq.n	8005be2 <HAL_RCC_OscConfig+0x1c2>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bda:	6863      	ldr	r3, [r4, #4]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	f000 8296 	beq.w	800610e <HAL_RCC_OscConfig+0x6ee>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005be2:	6823      	ldr	r3, [r4, #0]
 8005be4:	f013 0f02 	tst.w	r3, #2
 8005be8:	d05c      	beq.n	8005ca4 <HAL_RCC_OscConfig+0x284>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005bea:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005bee:	6893      	ldr	r3, [r2, #8]
 8005bf0:	f003 030c 	and.w	r3, r3, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005bf4:	68d2      	ldr	r2, [r2, #12]
 8005bf6:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8005bfa:	2b04      	cmp	r3, #4
 8005bfc:	d03f      	beq.n	8005c7e <HAL_RCC_OscConfig+0x25e>
 8005bfe:	2b0c      	cmp	r3, #12
 8005c00:	d03b      	beq.n	8005c7a <HAL_RCC_OscConfig+0x25a>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005c02:	68e3      	ldr	r3, [r4, #12]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	f000 8083 	beq.w	8005d10 <HAL_RCC_OscConfig+0x2f0>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005c0a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c0e:	6813      	ldr	r3, [r2, #0]
 8005c10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c14:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005c16:	f7fd fb8f 	bl	8003338 <HAL_GetTick>
 8005c1a:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005c1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8005c26:	d169      	bne.n	8005cfc <HAL_RCC_OscConfig+0x2dc>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c28:	f7fd fb86 	bl	8003338 <HAL_GetTick>
 8005c2c:	1b40      	subs	r0, r0, r5
 8005c2e:	2802      	cmp	r0, #2
 8005c30:	d9f4      	bls.n	8005c1c <HAL_RCC_OscConfig+0x1fc>
            return HAL_TIMEOUT;
 8005c32:	2003      	movs	r0, #3
 8005c34:	e270      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005c36:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c3a:	6813      	ldr	r3, [r2, #0]
 8005c3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c40:	6013      	str	r3, [r2, #0]
 8005c42:	e773      	b.n	8005b2c <HAL_RCC_OscConfig+0x10c>
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8005c44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005c4e:	601a      	str	r2, [r3, #0]
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005c56:	601a      	str	r2, [r3, #0]
 8005c58:	e768      	b.n	8005b2c <HAL_RCC_OscConfig+0x10c>
        tickstart = HAL_GetTick();
 8005c5a:	f7fd fb6d 	bl	8003338 <HAL_GetTick>
 8005c5e:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005c60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8005c6a:	d0ba      	beq.n	8005be2 <HAL_RCC_OscConfig+0x1c2>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c6c:	f7fd fb64 	bl	8003338 <HAL_GetTick>
 8005c70:	1b40      	subs	r0, r0, r5
 8005c72:	2864      	cmp	r0, #100	; 0x64
 8005c74:	d9f4      	bls.n	8005c60 <HAL_RCC_OscConfig+0x240>
            return HAL_TIMEOUT;
 8005c76:	2003      	movs	r0, #3
 8005c78:	e24e      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8005c7a:	2a02      	cmp	r2, #2
 8005c7c:	d1c1      	bne.n	8005c02 <HAL_RCC_OscConfig+0x1e2>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005c7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8005c88:	d003      	beq.n	8005c92 <HAL_RCC_OscConfig+0x272>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005c8a:	68e3      	ldr	r3, [r4, #12]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	f000 8240 	beq.w	8006112 <HAL_RCC_OscConfig+0x6f2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c92:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005c94:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c98:	6853      	ldr	r3, [r2, #4]
 8005c9a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005c9e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8005ca2:	6053      	str	r3, [r2, #4]
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8005ca4:	6823      	ldr	r3, [r4, #0]
 8005ca6:	f013 0f18 	tst.w	r3, #24
 8005caa:	f000 80e5 	beq.w	8005e78 <HAL_RCC_OscConfig+0x458>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005cae:	6962      	ldr	r2, [r4, #20]
 8005cb0:	2a00      	cmp	r2, #0
 8005cb2:	f000 80af 	beq.w	8005e14 <HAL_RCC_OscConfig+0x3f4>
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8005cb6:	f013 0f10 	tst.w	r3, #16
 8005cba:	d07a      	beq.n	8005db2 <HAL_RCC_OscConfig+0x392>
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8005cbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005cc4:	f013 0f02 	tst.w	r3, #2
 8005cc8:	d138      	bne.n	8005d3c <HAL_RCC_OscConfig+0x31c>
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005cca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005cce:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8005cd2:	f043 0301 	orr.w	r3, r3, #1
 8005cd6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
          tickstart = HAL_GetTick();
 8005cda:	f7fd fb2d 	bl	8003338 <HAL_GetTick>
 8005cde:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8005ce0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ce4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ce8:	f013 0f02 	tst.w	r3, #2
 8005cec:	d126      	bne.n	8005d3c <HAL_RCC_OscConfig+0x31c>
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005cee:	f7fd fb23 	bl	8003338 <HAL_GetTick>
 8005cf2:	1b40      	subs	r0, r0, r5
 8005cf4:	2802      	cmp	r0, #2
 8005cf6:	d9f3      	bls.n	8005ce0 <HAL_RCC_OscConfig+0x2c0>
              return HAL_TIMEOUT;
 8005cf8:	2003      	movs	r0, #3
 8005cfa:	e20d      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cfc:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005cfe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d02:	6853      	ldr	r3, [r2, #4]
 8005d04:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005d08:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8005d0c:	6053      	str	r3, [r2, #4]
 8005d0e:	e7c9      	b.n	8005ca4 <HAL_RCC_OscConfig+0x284>
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005d10:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d14:	6813      	ldr	r3, [r2, #0]
 8005d16:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d1a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005d1c:	f7fd fb0c 	bl	8003338 <HAL_GetTick>
 8005d20:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005d22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8005d2c:	d0ba      	beq.n	8005ca4 <HAL_RCC_OscConfig+0x284>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d2e:	f7fd fb03 	bl	8003338 <HAL_GetTick>
 8005d32:	1b40      	subs	r0, r0, r5
 8005d34:	2802      	cmp	r0, #2
 8005d36:	d9f4      	bls.n	8005d22 <HAL_RCC_OscConfig+0x302>
            return HAL_TIMEOUT;
 8005d38:	2003      	movs	r0, #3
 8005d3a:	e1ed      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8005d3c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d40:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8005d44:	f043 0304 	orr.w	r3, r3, #4
 8005d48:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        tickstart = HAL_GetTick();
 8005d4c:	f7fd faf4 	bl	8003338 <HAL_GetTick>
 8005d50:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8005d52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d56:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d5a:	f013 0f08 	tst.w	r3, #8
 8005d5e:	d106      	bne.n	8005d6e <HAL_RCC_OscConfig+0x34e>
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8005d60:	f7fd faea 	bl	8003338 <HAL_GetTick>
 8005d64:	1b40      	subs	r0, r0, r5
 8005d66:	2803      	cmp	r0, #3
 8005d68:	d9f3      	bls.n	8005d52 <HAL_RCC_OscConfig+0x332>
            return HAL_TIMEOUT;
 8005d6a:	2003      	movs	r0, #3
 8005d6c:	e1d4      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8005d6e:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8005d70:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d74:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8005d78:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005d7c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005d80:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005d84:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8005d88:	f023 0301 	bic.w	r3, r3, #1
 8005d8c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        tickstart = HAL_GetTick();
 8005d90:	f7fd fad2 	bl	8003338 <HAL_GetTick>
 8005d94:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8005d96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d9e:	f013 0f02 	tst.w	r3, #2
 8005da2:	d069      	beq.n	8005e78 <HAL_RCC_OscConfig+0x458>
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005da4:	f7fd fac8 	bl	8003338 <HAL_GetTick>
 8005da8:	1b40      	subs	r0, r0, r5
 8005daa:	2802      	cmp	r0, #2
 8005dac:	d9f3      	bls.n	8005d96 <HAL_RCC_OscConfig+0x376>
            return HAL_TIMEOUT;
 8005dae:	2003      	movs	r0, #3
 8005db0:	e1b2      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005db2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005db6:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8005dba:	f043 0301 	orr.w	r3, r3, #1
 8005dbe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        tickstart = HAL_GetTick();
 8005dc2:	f7fd fab9 	bl	8003338 <HAL_GetTick>
 8005dc6:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8005dc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005dd0:	f013 0f02 	tst.w	r3, #2
 8005dd4:	d108      	bne.n	8005de8 <HAL_RCC_OscConfig+0x3c8>
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005dd6:	f7fd faaf 	bl	8003338 <HAL_GetTick>
 8005dda:	1b40      	subs	r0, r0, r5
 8005ddc:	2802      	cmp	r0, #2
 8005dde:	d9f3      	bls.n	8005dc8 <HAL_RCC_OscConfig+0x3a8>
            return HAL_TIMEOUT;
 8005de0:	2003      	movs	r0, #3
 8005de2:	e199      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
 8005de4:	20000020 	.word	0x20000020
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8005de8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005dec:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8005df0:	f023 0304 	bic.w	r3, r3, #4
 8005df4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8005df8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e00:	f013 0f08 	tst.w	r3, #8
 8005e04:	d038      	beq.n	8005e78 <HAL_RCC_OscConfig+0x458>
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8005e06:	f7fd fa97 	bl	8003338 <HAL_GetTick>
 8005e0a:	1b40      	subs	r0, r0, r5
 8005e0c:	2803      	cmp	r0, #3
 8005e0e:	d9f3      	bls.n	8005df8 <HAL_RCC_OscConfig+0x3d8>
            return HAL_TIMEOUT;
 8005e10:	2003      	movs	r0, #3
 8005e12:	e181      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8005e14:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e18:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8005e1c:	f023 0304 	bic.w	r3, r3, #4
 8005e20:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8005e24:	f7fd fa88 	bl	8003338 <HAL_GetTick>
 8005e28:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8005e2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e32:	f013 0f08 	tst.w	r3, #8
 8005e36:	d006      	beq.n	8005e46 <HAL_RCC_OscConfig+0x426>
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8005e38:	f7fd fa7e 	bl	8003338 <HAL_GetTick>
 8005e3c:	1b40      	subs	r0, r0, r5
 8005e3e:	2803      	cmp	r0, #3
 8005e40:	d9f3      	bls.n	8005e2a <HAL_RCC_OscConfig+0x40a>
          return HAL_TIMEOUT;
 8005e42:	2003      	movs	r0, #3
 8005e44:	e168      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005e46:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e4a:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8005e4e:	f023 0301 	bic.w	r3, r3, #1
 8005e52:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8005e56:	f7fd fa6f 	bl	8003338 <HAL_GetTick>
 8005e5a:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8005e5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e60:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e64:	f013 0f02 	tst.w	r3, #2
 8005e68:	d006      	beq.n	8005e78 <HAL_RCC_OscConfig+0x458>
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005e6a:	f7fd fa65 	bl	8003338 <HAL_GetTick>
 8005e6e:	1b40      	subs	r0, r0, r5
 8005e70:	2802      	cmp	r0, #2
 8005e72:	d9f3      	bls.n	8005e5c <HAL_RCC_OscConfig+0x43c>
          return HAL_TIMEOUT;
 8005e74:	2003      	movs	r0, #3
 8005e76:	e14f      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e78:	6823      	ldr	r3, [r4, #0]
 8005e7a:	f013 0f04 	tst.w	r3, #4
 8005e7e:	d068      	beq.n	8005f52 <HAL_RCC_OscConfig+0x532>
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005e80:	4baa      	ldr	r3, [pc, #680]	; (800612c <HAL_RCC_OscConfig+0x70c>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f413 7f80 	tst.w	r3, #256	; 0x100
 8005e88:	d027      	beq.n	8005eda <HAL_RCC_OscConfig+0x4ba>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e8a:	68a3      	ldr	r3, [r4, #8]
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	d035      	beq.n	8005efc <HAL_RCC_OscConfig+0x4dc>
 8005e90:	2b05      	cmp	r3, #5
 8005e92:	d03c      	beq.n	8005f0e <HAL_RCC_OscConfig+0x4ee>
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005e94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e98:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005e9c:	f022 0201 	bic.w	r2, r2, #1
 8005ea0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005ea4:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005ea8:	f022 0204 	bic.w	r2, r2, #4
 8005eac:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005eb0:	68a3      	ldr	r3, [r4, #8]
 8005eb2:	b3db      	cbz	r3, 8005f2c <HAL_RCC_OscConfig+0x50c>
      tickstart = HAL_GetTick();
 8005eb4:	f7fd fa40 	bl	8003338 <HAL_GetTick>
 8005eb8:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005eba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ec2:	f013 0f02 	tst.w	r3, #2
 8005ec6:	d144      	bne.n	8005f52 <HAL_RCC_OscConfig+0x532>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ec8:	f7fd fa36 	bl	8003338 <HAL_GetTick>
 8005ecc:	1b40      	subs	r0, r0, r5
 8005ece:	f241 3388 	movw	r3, #5000	; 0x1388
 8005ed2:	4298      	cmp	r0, r3
 8005ed4:	d9f1      	bls.n	8005eba <HAL_RCC_OscConfig+0x49a>
          return HAL_TIMEOUT;
 8005ed6:	2003      	movs	r0, #3
 8005ed8:	e11e      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
      HAL_PWR_EnableBkUpAccess();
 8005eda:	f7ff fd0d 	bl	80058f8 <HAL_PWR_EnableBkUpAccess>
      tickstart = HAL_GetTick();
 8005ede:	f7fd fa2b 	bl	8003338 <HAL_GetTick>
 8005ee2:	4605      	mov	r5, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ee4:	4b91      	ldr	r3, [pc, #580]	; (800612c <HAL_RCC_OscConfig+0x70c>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f413 7f80 	tst.w	r3, #256	; 0x100
 8005eec:	d1cd      	bne.n	8005e8a <HAL_RCC_OscConfig+0x46a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005eee:	f7fd fa23 	bl	8003338 <HAL_GetTick>
 8005ef2:	1b40      	subs	r0, r0, r5
 8005ef4:	2802      	cmp	r0, #2
 8005ef6:	d9f5      	bls.n	8005ee4 <HAL_RCC_OscConfig+0x4c4>
          return HAL_TIMEOUT;
 8005ef8:	2003      	movs	r0, #3
 8005efa:	e10d      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005efc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f00:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8005f04:	f043 0301 	orr.w	r3, r3, #1
 8005f08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005f0c:	e7d0      	b.n	8005eb0 <HAL_RCC_OscConfig+0x490>
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005f0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f12:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005f16:	f042 0204 	orr.w	r2, r2, #4
 8005f1a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005f1e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005f22:	f042 0201 	orr.w	r2, r2, #1
 8005f26:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8005f2a:	e7c1      	b.n	8005eb0 <HAL_RCC_OscConfig+0x490>
      tickstart = HAL_GetTick();
 8005f2c:	f7fd fa04 	bl	8003338 <HAL_GetTick>
 8005f30:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005f32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f3a:	f013 0f02 	tst.w	r3, #2
 8005f3e:	d008      	beq.n	8005f52 <HAL_RCC_OscConfig+0x532>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f40:	f7fd f9fa 	bl	8003338 <HAL_GetTick>
 8005f44:	1b40      	subs	r0, r0, r5
 8005f46:	f241 3388 	movw	r3, #5000	; 0x1388
 8005f4a:	4298      	cmp	r0, r3
 8005f4c:	d9f1      	bls.n	8005f32 <HAL_RCC_OscConfig+0x512>
          return HAL_TIMEOUT;
 8005f4e:	2003      	movs	r0, #3
 8005f50:	e0e2      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005f52:	6823      	ldr	r3, [r4, #0]
 8005f54:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005f58:	d033      	beq.n	8005fc2 <HAL_RCC_OscConfig+0x5a2>
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005f5a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005f5c:	b1c3      	cbz	r3, 8005f90 <HAL_RCC_OscConfig+0x570>
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8005f5e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f62:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8005f66:	f043 0301 	orr.w	r3, r3, #1
 8005f6a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8005f6e:	f7fd f9e3 	bl	8003338 <HAL_GetTick>
 8005f72:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8005f74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f78:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005f7c:	f013 0f02 	tst.w	r3, #2
 8005f80:	d11f      	bne.n	8005fc2 <HAL_RCC_OscConfig+0x5a2>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005f82:	f7fd f9d9 	bl	8003338 <HAL_GetTick>
 8005f86:	1b40      	subs	r0, r0, r5
 8005f88:	2802      	cmp	r0, #2
 8005f8a:	d9f3      	bls.n	8005f74 <HAL_RCC_OscConfig+0x554>
          return HAL_TIMEOUT;
 8005f8c:	2003      	movs	r0, #3
 8005f8e:	e0c3      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8005f90:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f94:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8005f98:	f023 0301 	bic.w	r3, r3, #1
 8005f9c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8005fa0:	f7fd f9ca 	bl	8003338 <HAL_GetTick>
 8005fa4:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8005fa6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005faa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005fae:	f013 0f02 	tst.w	r3, #2
 8005fb2:	d006      	beq.n	8005fc2 <HAL_RCC_OscConfig+0x5a2>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005fb4:	f7fd f9c0 	bl	8003338 <HAL_GetTick>
 8005fb8:	1b40      	subs	r0, r0, r5
 8005fba:	2802      	cmp	r0, #2
 8005fbc:	d9f3      	bls.n	8005fa6 <HAL_RCC_OscConfig+0x586>
          return HAL_TIMEOUT;
 8005fbe:	2003      	movs	r0, #3
 8005fc0:	e0aa      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005fc2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	f000 80a6 	beq.w	8006116 <HAL_RCC_OscConfig+0x6f6>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005fca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005fce:	6892      	ldr	r2, [r2, #8]
 8005fd0:	f002 020c 	and.w	r2, r2, #12
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005fd4:	2a0c      	cmp	r2, #12
 8005fd6:	d063      	beq.n	80060a0 <HAL_RCC_OscConfig+0x680>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005fd8:	2b02      	cmp	r3, #2
 8005fda:	d020      	beq.n	800601e <HAL_RCC_OscConfig+0x5fe>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005fdc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8005fe6:	601a      	str	r2, [r3, #0]
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8005fe8:	68da      	ldr	r2, [r3, #12]
 8005fea:	f022 0203 	bic.w	r2, r2, #3
 8005fee:	60da      	str	r2, [r3, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_USBCLK | RCC_PLL_SAI1CLK);
 8005ff0:	68da      	ldr	r2, [r3, #12]
 8005ff2:	f022 5288 	bic.w	r2, r2, #285212672	; 0x11000000
 8005ff6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005ffa:	60da      	str	r2, [r3, #12]
        tickstart = HAL_GetTick();
 8005ffc:	f7fd f99c 	bl	8003338 <HAL_GetTick>
 8006000:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8006002:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800600c:	f000 8087 	beq.w	800611e <HAL_RCC_OscConfig+0x6fe>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006010:	f7fd f992 	bl	8003338 <HAL_GetTick>
 8006014:	1b00      	subs	r0, r0, r4
 8006016:	2802      	cmp	r0, #2
 8006018:	d9f3      	bls.n	8006002 <HAL_RCC_OscConfig+0x5e2>
            return HAL_TIMEOUT;
 800601a:	2003      	movs	r0, #3
 800601c:	e07c      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800601e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006022:	6813      	ldr	r3, [r2, #0]
 8006024:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006028:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800602a:	f7fd f985 	bl	8003338 <HAL_GetTick>
 800602e:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8006030:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800603a:	d006      	beq.n	800604a <HAL_RCC_OscConfig+0x62a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800603c:	f7fd f97c 	bl	8003338 <HAL_GetTick>
 8006040:	1b40      	subs	r0, r0, r5
 8006042:	2802      	cmp	r0, #2
 8006044:	d9f4      	bls.n	8006030 <HAL_RCC_OscConfig+0x610>
            return HAL_TIMEOUT;
 8006046:	2003      	movs	r0, #3
 8006048:	e066      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800604a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800604e:	68d3      	ldr	r3, [r2, #12]
 8006050:	4937      	ldr	r1, [pc, #220]	; (8006130 <HAL_RCC_OscConfig+0x710>)
 8006052:	4019      	ands	r1, r3
 8006054:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006056:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8006058:	4303      	orrs	r3, r0
 800605a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800605c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8006060:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8006062:	4303      	orrs	r3, r0
 8006064:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8006066:	4303      	orrs	r3, r0
 8006068:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800606a:	4303      	orrs	r3, r0
 800606c:	430b      	orrs	r3, r1
 800606e:	60d3      	str	r3, [r2, #12]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8006070:	6813      	ldr	r3, [r2, #0]
 8006072:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006076:	6013      	str	r3, [r2, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006078:	68d3      	ldr	r3, [r2, #12]
 800607a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800607e:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8006080:	f7fd f95a 	bl	8003338 <HAL_GetTick>
 8006084:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8006086:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8006090:	d143      	bne.n	800611a <HAL_RCC_OscConfig+0x6fa>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006092:	f7fd f951 	bl	8003338 <HAL_GetTick>
 8006096:	1b00      	subs	r0, r0, r4
 8006098:	2802      	cmp	r0, #2
 800609a:	d9f4      	bls.n	8006086 <HAL_RCC_OscConfig+0x666>
            return HAL_TIMEOUT;
 800609c:	2003      	movs	r0, #3
 800609e:	e03b      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d03e      	beq.n	8006122 <HAL_RCC_OscConfig+0x702>
        uint32_t pllcfgr = RCC->PLLCFGR;
 80060a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060a8:	68db      	ldr	r3, [r3, #12]
        if ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060aa:	f003 0103 	and.w	r1, r3, #3
 80060ae:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80060b0:	4291      	cmp	r1, r2
 80060b2:	d001      	beq.n	80060b8 <HAL_RCC_OscConfig+0x698>
          return HAL_ERROR;
 80060b4:	2001      	movs	r0, #1
 80060b6:	e02f      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80060b8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80060bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
        if ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060be:	428a      	cmp	r2, r1
 80060c0:	d001      	beq.n	80060c6 <HAL_RCC_OscConfig+0x6a6>
          return HAL_ERROR;
 80060c2:	2001      	movs	r0, #1
 80060c4:	e028      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
            ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80060c6:	f3c3 2206 	ubfx	r2, r3, #8, #7
 80060ca:	6ba1      	ldr	r1, [r4, #56]	; 0x38
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80060cc:	428a      	cmp	r2, r1
 80060ce:	d001      	beq.n	80060d4 <HAL_RCC_OscConfig+0x6b4>
          return HAL_ERROR;
 80060d0:	2001      	movs	r0, #1
 80060d2:	e021      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80060d4:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80060d8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
            ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80060da:	428a      	cmp	r2, r1
 80060dc:	d001      	beq.n	80060e2 <HAL_RCC_OscConfig+0x6c2>
          return HAL_ERROR;
 80060de:	2001      	movs	r0, #1
 80060e0:	e01a      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80060e2:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 80060e6:	6c21      	ldr	r1, [r4, #64]	; 0x40
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80060e8:	428a      	cmp	r2, r1
 80060ea:	d001      	beq.n	80060f0 <HAL_RCC_OscConfig+0x6d0>
          return HAL_ERROR;
 80060ec:	2001      	movs	r0, #1
 80060ee:	e013      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80060f0:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
 80060f4:	6c62      	ldr	r2, [r4, #68]	; 0x44
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d015      	beq.n	8006126 <HAL_RCC_OscConfig+0x706>
          return HAL_ERROR;
 80060fa:	2001      	movs	r0, #1
 80060fc:	e00c      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
    return HAL_ERROR;
 80060fe:	2001      	movs	r0, #1
}
 8006100:	4770      	bx	lr
        return HAL_ERROR;
 8006102:	2001      	movs	r0, #1
 8006104:	e008      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
            return HAL_ERROR;
 8006106:	2001      	movs	r0, #1
 8006108:	e006      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
          return HAL_ERROR;
 800610a:	2001      	movs	r0, #1
 800610c:	e004      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
        return HAL_ERROR;
 800610e:	2001      	movs	r0, #1
 8006110:	e002      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
        return HAL_ERROR;
 8006112:	2001      	movs	r0, #1
 8006114:	e000      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
  return HAL_OK;
 8006116:	2000      	movs	r0, #0
}
 8006118:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 800611a:	2000      	movs	r0, #0
 800611c:	e7fc      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
 800611e:	2000      	movs	r0, #0
 8006120:	e7fa      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
        return HAL_ERROR;
 8006122:	2001      	movs	r0, #1
 8006124:	e7f8      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
  return HAL_OK;
 8006126:	2000      	movs	r0, #0
 8006128:	e7f6      	b.n	8006118 <HAL_RCC_OscConfig+0x6f8>
 800612a:	bf00      	nop
 800612c:	58000400 	.word	0x58000400
 8006130:	11c1808c 	.word	0x11c1808c

08006134 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8006134:	2800      	cmp	r0, #0
 8006136:	f000 8127 	beq.w	8006388 <HAL_RCC_ClockConfig+0x254>
{
 800613a:	b570      	push	{r4, r5, r6, lr}
 800613c:	4604      	mov	r4, r0
 800613e:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006140:	4b92      	ldr	r3, [pc, #584]	; (800638c <HAL_RCC_ClockConfig+0x258>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f003 0307 	and.w	r3, r3, #7
 8006148:	428b      	cmp	r3, r1
 800614a:	d32d      	bcc.n	80061a8 <HAL_RCC_ClockConfig+0x74>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800614c:	6823      	ldr	r3, [r4, #0]
 800614e:	f013 0f02 	tst.w	r3, #2
 8006152:	d13f      	bne.n	80061d4 <HAL_RCC_ClockConfig+0xa0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8006154:	6823      	ldr	r3, [r4, #0]
 8006156:	f013 0f20 	tst.w	r3, #32
 800615a:	d153      	bne.n	8006204 <HAL_RCC_ClockConfig+0xd0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800615c:	6823      	ldr	r3, [r4, #0]
 800615e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006162:	d16a      	bne.n	800623a <HAL_RCC_ClockConfig+0x106>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006164:	6823      	ldr	r3, [r4, #0]
 8006166:	f013 0f04 	tst.w	r3, #4
 800616a:	f040 8083 	bne.w	8006274 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800616e:	6823      	ldr	r3, [r4, #0]
 8006170:	f013 0f08 	tst.w	r3, #8
 8006174:	f040 8097 	bne.w	80062a6 <HAL_RCC_ClockConfig+0x172>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006178:	6823      	ldr	r3, [r4, #0]
 800617a:	f013 0f01 	tst.w	r3, #1
 800617e:	f000 80e0 	beq.w	8006342 <HAL_RCC_ClockConfig+0x20e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006182:	6863      	ldr	r3, [r4, #4]
 8006184:	2b02      	cmp	r3, #2
 8006186:	f000 80a8 	beq.w	80062da <HAL_RCC_ClockConfig+0x1a6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800618a:	2b03      	cmp	r3, #3
 800618c:	f000 80c9 	beq.w	8006322 <HAL_RCC_ClockConfig+0x1ee>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006190:	2b00      	cmp	r3, #0
 8006192:	f040 80ce 	bne.w	8006332 <HAL_RCC_ClockConfig+0x1fe>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8006196:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800619a:	6812      	ldr	r2, [r2, #0]
 800619c:	f012 0f02 	tst.w	r2, #2
 80061a0:	f040 80a1 	bne.w	80062e6 <HAL_RCC_ClockConfig+0x1b2>
        return HAL_ERROR;
 80061a4:	2001      	movs	r0, #1
 80061a6:	e0ee      	b.n	8006386 <HAL_RCC_ClockConfig+0x252>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061a8:	4a78      	ldr	r2, [pc, #480]	; (800638c <HAL_RCC_ClockConfig+0x258>)
 80061aa:	6813      	ldr	r3, [r2, #0]
 80061ac:	f023 0307 	bic.w	r3, r3, #7
 80061b0:	430b      	orrs	r3, r1
 80061b2:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80061b4:	f7fd f8c0 	bl	8003338 <HAL_GetTick>
 80061b8:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80061ba:	4b74      	ldr	r3, [pc, #464]	; (800638c <HAL_RCC_ClockConfig+0x258>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f003 0307 	and.w	r3, r3, #7
 80061c2:	42ab      	cmp	r3, r5
 80061c4:	d0c2      	beq.n	800614c <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80061c6:	f7fd f8b7 	bl	8003338 <HAL_GetTick>
 80061ca:	1b80      	subs	r0, r0, r6
 80061cc:	2802      	cmp	r0, #2
 80061ce:	d9f4      	bls.n	80061ba <HAL_RCC_ClockConfig+0x86>
        return HAL_TIMEOUT;
 80061d0:	2003      	movs	r0, #3
 80061d2:	e0d8      	b.n	8006386 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80061d4:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80061d6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80061da:	688a      	ldr	r2, [r1, #8]
 80061dc:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80061e0:	4313      	orrs	r3, r2
 80061e2:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80061e4:	f7fd f8a8 	bl	8003338 <HAL_GetTick>
 80061e8:	4606      	mov	r6, r0
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80061ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061ee:	689b      	ldr	r3, [r3, #8]
 80061f0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80061f4:	d1ae      	bne.n	8006154 <HAL_RCC_ClockConfig+0x20>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80061f6:	f7fd f89f 	bl	8003338 <HAL_GetTick>
 80061fa:	1b80      	subs	r0, r0, r6
 80061fc:	2802      	cmp	r0, #2
 80061fe:	d9f4      	bls.n	80061ea <HAL_RCC_ClockConfig+0xb6>
        return HAL_TIMEOUT;
 8006200:	2003      	movs	r0, #3
 8006202:	e0c0      	b.n	8006386 <HAL_RCC_ClockConfig+0x252>
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8006204:	6963      	ldr	r3, [r4, #20]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8006206:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800620a:	f8d1 2108 	ldr.w	r2, [r1, #264]	; 0x108
 800620e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8006212:	4313      	orrs	r3, r2
 8006214:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
    tickstart = HAL_GetTick();
 8006218:	f7fd f88e 	bl	8003338 <HAL_GetTick>
 800621c:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800621e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006222:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8006226:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800622a:	d197      	bne.n	800615c <HAL_RCC_ClockConfig+0x28>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800622c:	f7fd f884 	bl	8003338 <HAL_GetTick>
 8006230:	1b80      	subs	r0, r0, r6
 8006232:	2802      	cmp	r0, #2
 8006234:	d9f3      	bls.n	800621e <HAL_RCC_ClockConfig+0xea>
        return HAL_TIMEOUT;
 8006236:	2003      	movs	r0, #3
 8006238:	e0a5      	b.n	8006386 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800623a:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800623c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006240:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
 8006244:	f023 030f 	bic.w	r3, r3, #15
 8006248:	ea43 1311 	orr.w	r3, r3, r1, lsr #4
 800624c:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
    tickstart = HAL_GetTick();
 8006250:	f7fd f872 	bl	8003338 <HAL_GetTick>
 8006254:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8006256:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800625a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800625e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8006262:	f47f af7f 	bne.w	8006164 <HAL_RCC_ClockConfig+0x30>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006266:	f7fd f867 	bl	8003338 <HAL_GetTick>
 800626a:	1b80      	subs	r0, r0, r6
 800626c:	2802      	cmp	r0, #2
 800626e:	d9f2      	bls.n	8006256 <HAL_RCC_ClockConfig+0x122>
        return HAL_TIMEOUT;
 8006270:	2003      	movs	r0, #3
 8006272:	e088      	b.n	8006386 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8006274:	68e3      	ldr	r3, [r4, #12]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8006276:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800627a:	688a      	ldr	r2, [r1, #8]
 800627c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006280:	4313      	orrs	r3, r2
 8006282:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8006284:	f7fd f858 	bl	8003338 <HAL_GetTick>
 8006288:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800628a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800628e:	689b      	ldr	r3, [r3, #8]
 8006290:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8006294:	f47f af6b 	bne.w	800616e <HAL_RCC_ClockConfig+0x3a>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006298:	f7fd f84e 	bl	8003338 <HAL_GetTick>
 800629c:	1b80      	subs	r0, r0, r6
 800629e:	2802      	cmp	r0, #2
 80062a0:	d9f3      	bls.n	800628a <HAL_RCC_ClockConfig+0x156>
        return HAL_TIMEOUT;
 80062a2:	2003      	movs	r0, #3
 80062a4:	e06f      	b.n	8006386 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80062a6:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80062a8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80062ac:	6893      	ldr	r3, [r2, #8]
 80062ae:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80062b2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80062b6:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 80062b8:	f7fd f83e 	bl	8003338 <HAL_GetTick>
 80062bc:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80062be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062c2:	689b      	ldr	r3, [r3, #8]
 80062c4:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80062c8:	f47f af56 	bne.w	8006178 <HAL_RCC_ClockConfig+0x44>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80062cc:	f7fd f834 	bl	8003338 <HAL_GetTick>
 80062d0:	1b80      	subs	r0, r0, r6
 80062d2:	2802      	cmp	r0, #2
 80062d4:	d9f3      	bls.n	80062be <HAL_RCC_ClockConfig+0x18a>
        return HAL_TIMEOUT;
 80062d6:	2003      	movs	r0, #3
 80062d8:	e055      	b.n	8006386 <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80062da:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80062de:	6812      	ldr	r2, [r2, #0]
 80062e0:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 80062e4:	d01b      	beq.n	800631e <HAL_RCC_ClockConfig+0x1ea>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80062e6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80062ea:	688a      	ldr	r2, [r1, #8]
 80062ec:	f022 0203 	bic.w	r2, r2, #3
 80062f0:	4313      	orrs	r3, r2
 80062f2:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80062f4:	f7fd f820 	bl	8003338 <HAL_GetTick>
 80062f8:	4606      	mov	r6, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80062fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	f003 030c 	and.w	r3, r3, #12
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006304:	6862      	ldr	r2, [r4, #4]
 8006306:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800630a:	d01a      	beq.n	8006342 <HAL_RCC_ClockConfig+0x20e>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800630c:	f7fd f814 	bl	8003338 <HAL_GetTick>
 8006310:	1b80      	subs	r0, r0, r6
 8006312:	f241 3388 	movw	r3, #5000	; 0x1388
 8006316:	4298      	cmp	r0, r3
 8006318:	d9ef      	bls.n	80062fa <HAL_RCC_ClockConfig+0x1c6>
        return HAL_TIMEOUT;
 800631a:	2003      	movs	r0, #3
 800631c:	e033      	b.n	8006386 <HAL_RCC_ClockConfig+0x252>
        return HAL_ERROR;
 800631e:	2001      	movs	r0, #1
 8006320:	e031      	b.n	8006386 <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8006322:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006326:	6812      	ldr	r2, [r2, #0]
 8006328:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 800632c:	d1db      	bne.n	80062e6 <HAL_RCC_ClockConfig+0x1b2>
        return HAL_ERROR;
 800632e:	2001      	movs	r0, #1
 8006330:	e029      	b.n	8006386 <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8006332:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006336:	6812      	ldr	r2, [r2, #0]
 8006338:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800633c:	d1d3      	bne.n	80062e6 <HAL_RCC_ClockConfig+0x1b2>
        return HAL_ERROR;
 800633e:	2001      	movs	r0, #1
 8006340:	e021      	b.n	8006386 <HAL_RCC_ClockConfig+0x252>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006342:	4b12      	ldr	r3, [pc, #72]	; (800638c <HAL_RCC_ClockConfig+0x258>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f003 0307 	and.w	r3, r3, #7
 800634a:	42ab      	cmp	r3, r5
 800634c:	d915      	bls.n	800637a <HAL_RCC_ClockConfig+0x246>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800634e:	4a0f      	ldr	r2, [pc, #60]	; (800638c <HAL_RCC_ClockConfig+0x258>)
 8006350:	6813      	ldr	r3, [r2, #0]
 8006352:	f023 0307 	bic.w	r3, r3, #7
 8006356:	432b      	orrs	r3, r5
 8006358:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800635a:	f7fc ffed 	bl	8003338 <HAL_GetTick>
 800635e:	4604      	mov	r4, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006360:	4b0a      	ldr	r3, [pc, #40]	; (800638c <HAL_RCC_ClockConfig+0x258>)
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f003 0307 	and.w	r3, r3, #7
 8006368:	42ab      	cmp	r3, r5
 800636a:	d006      	beq.n	800637a <HAL_RCC_ClockConfig+0x246>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800636c:	f7fc ffe4 	bl	8003338 <HAL_GetTick>
 8006370:	1b00      	subs	r0, r0, r4
 8006372:	2802      	cmp	r0, #2
 8006374:	d9f4      	bls.n	8006360 <HAL_RCC_ClockConfig+0x22c>
        return HAL_TIMEOUT;
 8006376:	2003      	movs	r0, #3
 8006378:	e005      	b.n	8006386 <HAL_RCC_ClockConfig+0x252>
  SystemCoreClockUpdate();
 800637a:	f7fc fe23 	bl	8002fc4 <SystemCoreClockUpdate>
  return HAL_InitTick(HAL_GetTickPrio());
 800637e:	f7fc ffe1 	bl	8003344 <HAL_GetTickPrio>
 8006382:	f7fc fd75 	bl	8002e70 <HAL_InitTick>
}
 8006386:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8006388:	2001      	movs	r0, #1
}
 800638a:	4770      	bx	lr
 800638c:	58004000 	.word	0x58004000

08006390 <HAL_RCC_GetSysClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006390:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006394:	689b      	ldr	r3, [r3, #8]
  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006396:	f013 030c 	ands.w	r3, r3, #12
 800639a:	d10c      	bne.n	80063b6 <HAL_RCC_GetSysClockFreq+0x26>
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800639c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 80063a6:	2bb0      	cmp	r3, #176	; 0xb0
 80063a8:	d900      	bls.n	80063ac <HAL_RCC_GetSysClockFreq+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 80063aa:	23b0      	movs	r3, #176	; 0xb0
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80063ac:	091b      	lsrs	r3, r3, #4
 80063ae:	4a24      	ldr	r2, [pc, #144]	; (8006440 <HAL_RCC_GetSysClockFreq+0xb0>)
 80063b0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80063b4:	4770      	bx	lr
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80063b6:	2b04      	cmp	r3, #4
 80063b8:	d03d      	beq.n	8006436 <HAL_RCC_GetSysClockFreq+0xa6>
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80063ba:	2b08      	cmp	r3, #8
 80063bc:	d010      	beq.n	80063e0 <HAL_RCC_GetSysClockFreq+0x50>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80063be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063c2:	68db      	ldr	r3, [r3, #12]
 80063c4:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 80063c8:	2b02      	cmp	r3, #2
 80063ca:	d030      	beq.n	800642e <HAL_RCC_GetSysClockFreq+0x9e>
 80063cc:	2b03      	cmp	r3, #3
 80063ce:	d10f      	bne.n	80063f0 <HAL_RCC_GetSysClockFreq+0x60>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80063d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80063da:	d12a      	bne.n	8006432 <HAL_RCC_GetSysClockFreq+0xa2>
          pllinputfreq = HSE_VALUE;
 80063dc:	4b19      	ldr	r3, [pc, #100]	; (8006444 <HAL_RCC_GetSysClockFreq+0xb4>)
 80063de:	e013      	b.n	8006408 <HAL_RCC_GetSysClockFreq+0x78>
 80063e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80063ea:	d026      	beq.n	800643a <HAL_RCC_GetSysClockFreq+0xaa>
      sysclockfreq = HSE_VALUE / 2U;
 80063ec:	4816      	ldr	r0, [pc, #88]	; (8006448 <HAL_RCC_GetSysClockFreq+0xb8>)
 80063ee:	4770      	bx	lr
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80063f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 80063fa:	2bb0      	cmp	r3, #176	; 0xb0
 80063fc:	d900      	bls.n	8006400 <HAL_RCC_GetSysClockFreq+0x70>
    msiRange = LL_RCC_MSIRANGE_11;
 80063fe:	23b0      	movs	r3, #176	; 0xb0
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8006400:	091b      	lsrs	r3, r3, #4
 8006402:	4a0f      	ldr	r2, [pc, #60]	; (8006440 <HAL_RCC_GetSysClockFreq+0xb0>)
 8006404:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006408:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800640c:	68d0      	ldr	r0, [r2, #12]
 800640e:	f3c0 2006 	ubfx	r0, r0, #8, #7
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 8006412:	fb00 f003 	mul.w	r0, r0, r3
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006416:	68d3      	ldr	r3, [r2, #12]
 8006418:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800641c:	3301      	adds	r3, #1
 800641e:	fbb0 f0f3 	udiv	r0, r0, r3
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8006422:	68d3      	ldr	r3, [r2, #12]
 8006424:	0f5b      	lsrs	r3, r3, #29
 8006426:	3301      	adds	r3, #1
 8006428:	fbb0 f0f3 	udiv	r0, r0, r3
 800642c:	4770      	bx	lr
        pllinputfreq = HSI_VALUE;
 800642e:	4b06      	ldr	r3, [pc, #24]	; (8006448 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006430:	e7ea      	b.n	8006408 <HAL_RCC_GetSysClockFreq+0x78>
          pllinputfreq = HSE_VALUE / 2U;
 8006432:	4b05      	ldr	r3, [pc, #20]	; (8006448 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006434:	e7e8      	b.n	8006408 <HAL_RCC_GetSysClockFreq+0x78>
    sysclockfreq = HSI_VALUE;
 8006436:	4804      	ldr	r0, [pc, #16]	; (8006448 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006438:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 800643a:	4802      	ldr	r0, [pc, #8]	; (8006444 <HAL_RCC_GetSysClockFreq+0xb4>)
}
 800643c:	4770      	bx	lr
 800643e:	bf00      	nop
 8006440:	0800e620 	.word	0x0800e620
 8006444:	01e84800 	.word	0x01e84800
 8006448:	00f42400 	.word	0x00f42400

0800644c <HAL_RCC_GetHCLKFreq>:
{
 800644c:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800644e:	f7ff ff9f 	bl	8006390 <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006452:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006456:	689b      	ldr	r3, [r3, #8]
 8006458:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800645c:	4a02      	ldr	r2, [pc, #8]	; (8006468 <HAL_RCC_GetHCLKFreq+0x1c>)
 800645e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8006462:	fbb0 f0f3 	udiv	r0, r0, r3
 8006466:	bd08      	pop	{r3, pc}
 8006468:	0800e5c0 	.word	0x0800e5c0

0800646c <HAL_RCC_GetPCLK1Freq>:
{
 800646c:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800646e:	f7ff ffed 	bl	800644c <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8006472:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006476:	689b      	ldr	r3, [r3, #8]
 8006478:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800647c:	4a03      	ldr	r2, [pc, #12]	; (800648c <HAL_RCC_GetPCLK1Freq+0x20>)
 800647e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006482:	f003 031f 	and.w	r3, r3, #31
}
 8006486:	40d8      	lsrs	r0, r3
 8006488:	bd08      	pop	{r3, pc}
 800648a:	bf00      	nop
 800648c:	0800e600 	.word	0x0800e600

08006490 <HAL_RCC_GetPCLK2Freq>:
{
 8006490:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006492:	f7ff ffdb 	bl	800644c <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8006496:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80064a0:	4a03      	ldr	r2, [pc, #12]	; (80064b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80064a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064a6:	f003 031f 	and.w	r3, r3, #31
}
 80064aa:	40d8      	lsrs	r0, r3
 80064ac:	bd08      	pop	{r3, pc}
 80064ae:	bf00      	nop
 80064b0:	0800e600 	.word	0x0800e600

080064b4 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 |  \
 80064b4:	236f      	movs	r3, #111	; 0x6f
 80064b6:	6003      	str	r3, [r0, #0]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80064b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064bc:	689a      	ldr	r2, [r3, #8]
 80064be:	f002 020c 	and.w	r2, r2, #12
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 80064c2:	6042      	str	r2, [r0, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80064c4:	689a      	ldr	r2, [r3, #8]
 80064c6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 80064ca:	6082      	str	r2, [r0, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80064cc:	689a      	ldr	r2, [r3, #8]
 80064ce:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 80064d2:	60c2      	str	r2, [r0, #12]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80064d4:	689a      	ldr	r2, [r3, #8]
 80064d6:	f402 5260 	and.w	r2, r2, #14336	; 0x3800
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 80064da:	6102      	str	r2, [r0, #16]
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 80064dc:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80064e0:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 80064e4:	6142      	str	r2, [r0, #20]
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80064e6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80064ea:	011b      	lsls	r3, r3, #4
 80064ec:	b2db      	uxtb	r3, r3
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 80064ee:	6183      	str	r3, [r0, #24]
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80064f0:	4b02      	ldr	r3, [pc, #8]	; (80064fc <HAL_RCC_GetClockConfig+0x48>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f003 0307 	and.w	r3, r3, #7
 80064f8:	600b      	str	r3, [r1, #0]
}
 80064fa:	4770      	bx	lr
 80064fc:	58004000 	.word	0x58004000

08006500 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8006500:	b570      	push	{r4, r5, r6, lr}
 8006502:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8006504:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006508:	6813      	ldr	r3, [r2, #0]
 800650a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800650e:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006510:	f7fc ff12 	bl	8003338 <HAL_GetTick>
 8006514:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8006516:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8006520:	d006      	beq.n	8006530 <RCCEx_PLLSAI1_ConfigNP+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006522:	f7fc ff09 	bl	8003338 <HAL_GetTick>
 8006526:	1b00      	subs	r0, r0, r4
 8006528:	2802      	cmp	r0, #2
 800652a:	d9f4      	bls.n	8006516 <RCCEx_PLLSAI1_ConfigNP+0x16>
    {
      status = HAL_TIMEOUT;
 800652c:	2403      	movs	r4, #3
 800652e:	e000      	b.n	8006532 <RCCEx_PLLSAI1_ConfigNP+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 8006530:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 8006532:	b10c      	cbz	r4, 8006538 <RCCEx_PLLSAI1_ConfigNP+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 8006534:	4620      	mov	r0, r4
 8006536:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8006538:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800653c:	691a      	ldr	r2, [r3, #16]
 800653e:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8006542:	6829      	ldr	r1, [r5, #0]
 8006544:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8006548:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800654a:	691a      	ldr	r2, [r3, #16]
 800654c:	f422 1278 	bic.w	r2, r2, #4063232	; 0x3e0000
 8006550:	6869      	ldr	r1, [r5, #4]
 8006552:	430a      	orrs	r2, r1
 8006554:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8006556:	681a      	ldr	r2, [r3, #0]
 8006558:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800655c:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800655e:	f7fc feeb 	bl	8003338 <HAL_GetTick>
 8006562:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8006564:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800656e:	d105      	bne.n	800657c <RCCEx_PLLSAI1_ConfigNP+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006570:	f7fc fee2 	bl	8003338 <HAL_GetTick>
 8006574:	1b80      	subs	r0, r0, r6
 8006576:	2802      	cmp	r0, #2
 8006578:	d9f4      	bls.n	8006564 <RCCEx_PLLSAI1_ConfigNP+0x64>
        status = HAL_TIMEOUT;
 800657a:	2403      	movs	r4, #3
    if (status == HAL_OK)
 800657c:	2c00      	cmp	r4, #0
 800657e:	d1d9      	bne.n	8006534 <RCCEx_PLLSAI1_ConfigNP+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8006580:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006584:	6913      	ldr	r3, [r2, #16]
 8006586:	6929      	ldr	r1, [r5, #16]
 8006588:	430b      	orrs	r3, r1
 800658a:	6113      	str	r3, [r2, #16]
 800658c:	e7d2      	b.n	8006534 <RCCEx_PLLSAI1_ConfigNP+0x34>

0800658e <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800658e:	b570      	push	{r4, r5, r6, lr}
 8006590:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8006592:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006596:	6813      	ldr	r3, [r2, #0]
 8006598:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800659c:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800659e:	f7fc fecb 	bl	8003338 <HAL_GetTick>
 80065a2:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80065a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 80065ae:	d006      	beq.n	80065be <RCCEx_PLLSAI1_ConfigNQ+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80065b0:	f7fc fec2 	bl	8003338 <HAL_GetTick>
 80065b4:	1b00      	subs	r0, r0, r4
 80065b6:	2802      	cmp	r0, #2
 80065b8:	d9f4      	bls.n	80065a4 <RCCEx_PLLSAI1_ConfigNQ+0x16>
    {
      status = HAL_TIMEOUT;
 80065ba:	2403      	movs	r4, #3
 80065bc:	e000      	b.n	80065c0 <RCCEx_PLLSAI1_ConfigNQ+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 80065be:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 80065c0:	b10c      	cbz	r4, 80065c6 <RCCEx_PLLSAI1_ConfigNQ+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 80065c2:	4620      	mov	r0, r4
 80065c4:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80065c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80065ca:	691a      	ldr	r2, [r3, #16]
 80065cc:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 80065d0:	6829      	ldr	r1, [r5, #0]
 80065d2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80065d6:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 80065d8:	691a      	ldr	r2, [r3, #16]
 80065da:	f022 6260 	bic.w	r2, r2, #234881024	; 0xe000000
 80065de:	68a9      	ldr	r1, [r5, #8]
 80065e0:	430a      	orrs	r2, r1
 80065e2:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80065e4:	681a      	ldr	r2, [r3, #0]
 80065e6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80065ea:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80065ec:	f7fc fea4 	bl	8003338 <HAL_GetTick>
 80065f0:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80065f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 80065fc:	d105      	bne.n	800660a <RCCEx_PLLSAI1_ConfigNQ+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80065fe:	f7fc fe9b 	bl	8003338 <HAL_GetTick>
 8006602:	1b80      	subs	r0, r0, r6
 8006604:	2802      	cmp	r0, #2
 8006606:	d9f4      	bls.n	80065f2 <RCCEx_PLLSAI1_ConfigNQ+0x64>
        status = HAL_TIMEOUT;
 8006608:	2403      	movs	r4, #3
    if (status == HAL_OK)
 800660a:	2c00      	cmp	r4, #0
 800660c:	d1d9      	bne.n	80065c2 <RCCEx_PLLSAI1_ConfigNQ+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800660e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006612:	6913      	ldr	r3, [r2, #16]
 8006614:	6929      	ldr	r1, [r5, #16]
 8006616:	430b      	orrs	r3, r1
 8006618:	6113      	str	r3, [r2, #16]
 800661a:	e7d2      	b.n	80065c2 <RCCEx_PLLSAI1_ConfigNQ+0x34>

0800661c <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800661c:	b570      	push	{r4, r5, r6, lr}
 800661e:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8006620:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006624:	6813      	ldr	r3, [r2, #0]
 8006626:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800662a:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800662c:	f7fc fe84 	bl	8003338 <HAL_GetTick>
 8006630:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8006632:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800663c:	d006      	beq.n	800664c <RCCEx_PLLSAI1_ConfigNR+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800663e:	f7fc fe7b 	bl	8003338 <HAL_GetTick>
 8006642:	1b00      	subs	r0, r0, r4
 8006644:	2802      	cmp	r0, #2
 8006646:	d9f4      	bls.n	8006632 <RCCEx_PLLSAI1_ConfigNR+0x16>
    {
      status = HAL_TIMEOUT;
 8006648:	2403      	movs	r4, #3
 800664a:	e000      	b.n	800664e <RCCEx_PLLSAI1_ConfigNR+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 800664c:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 800664e:	b10c      	cbz	r4, 8006654 <RCCEx_PLLSAI1_ConfigNR+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 8006650:	4620      	mov	r0, r4
 8006652:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8006654:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006658:	691a      	ldr	r2, [r3, #16]
 800665a:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 800665e:	6829      	ldr	r1, [r5, #0]
 8006660:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8006664:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8006666:	691a      	ldr	r2, [r3, #16]
 8006668:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 800666c:	68e9      	ldr	r1, [r5, #12]
 800666e:	430a      	orrs	r2, r1
 8006670:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8006672:	681a      	ldr	r2, [r3, #0]
 8006674:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8006678:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800667a:	f7fc fe5d 	bl	8003338 <HAL_GetTick>
 800667e:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8006680:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800668a:	d105      	bne.n	8006698 <RCCEx_PLLSAI1_ConfigNR+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800668c:	f7fc fe54 	bl	8003338 <HAL_GetTick>
 8006690:	1b80      	subs	r0, r0, r6
 8006692:	2802      	cmp	r0, #2
 8006694:	d9f4      	bls.n	8006680 <RCCEx_PLLSAI1_ConfigNR+0x64>
        status = HAL_TIMEOUT;
 8006696:	2403      	movs	r4, #3
    if (status == HAL_OK)
 8006698:	2c00      	cmp	r4, #0
 800669a:	d1d9      	bne.n	8006650 <RCCEx_PLLSAI1_ConfigNR+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800669c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80066a0:	6913      	ldr	r3, [r2, #16]
 80066a2:	6929      	ldr	r1, [r5, #16]
 80066a4:	430b      	orrs	r3, r1
 80066a6:	6113      	str	r3, [r2, #16]
 80066a8:	e7d2      	b.n	8006650 <RCCEx_PLLSAI1_ConfigNR+0x34>

080066aa <HAL_RCCEx_PeriphCLKConfig>:
{
 80066aa:	b570      	push	{r4, r5, r6, lr}
 80066ac:	4604      	mov	r4, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80066ae:	6803      	ldr	r3, [r0, #0]
 80066b0:	f013 0f40 	tst.w	r3, #64	; 0x40
 80066b4:	d02a      	beq.n	800670c <HAL_RCCEx_PeriphCLKConfig+0x62>
    switch (PeriphClkInit->Sai1ClockSelection)
 80066b6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80066b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80066bc:	d011      	beq.n	80066e2 <HAL_RCCEx_PeriphCLKConfig+0x38>
 80066be:	d807      	bhi.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80066c0:	b963      	cbnz	r3, 80066dc <HAL_RCCEx_PeriphCLKConfig+0x32>
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 80066c2:	3004      	adds	r0, #4
 80066c4:	f7ff ff1c 	bl	8006500 <RCCEx_PLLSAI1_ConfigNP>
    if (ret == HAL_OK)
 80066c8:	4606      	mov	r6, r0
 80066ca:	b188      	cbz	r0, 80066f0 <HAL_RCCEx_PeriphCLKConfig+0x46>
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 80066cc:	4605      	mov	r5, r0
 80066ce:	e01f      	b.n	8006710 <HAL_RCCEx_PeriphCLKConfig+0x66>
    switch (PeriphClkInit->Sai1ClockSelection)
 80066d0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80066d4:	d018      	beq.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x5e>
 80066d6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80066da:	d015      	beq.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x5e>
        ret = HAL_ERROR;
 80066dc:	2501      	movs	r5, #1
 80066de:	462e      	mov	r6, r5
 80066e0:	e016      	b.n	8006710 <HAL_RCCEx_PeriphCLKConfig+0x66>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 80066e2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80066e6:	68d3      	ldr	r3, [r2, #12]
 80066e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066ec:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80066ee:	2600      	movs	r6, #0
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80066f0:	6b23      	ldr	r3, [r4, #48]	; 0x30
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 80066f2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80066f6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80066fa:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 80066fe:	4313      	orrs	r3, r2
 8006700:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8006704:	2500      	movs	r5, #0
 8006706:	e003      	b.n	8006710 <HAL_RCCEx_PeriphCLKConfig+0x66>
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8006708:	2600      	movs	r6, #0
 800670a:	e7f1      	b.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x46>
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800670c:	2500      	movs	r5, #0
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800670e:	462e      	mov	r6, r5
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006710:	6823      	ldr	r3, [r4, #0]
 8006712:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8006716:	d00a      	beq.n	800672e <HAL_RCCEx_PeriphCLKConfig+0x84>
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8006718:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800671c:	f8d3 5090 	ldr.w	r5, [r3, #144]	; 0x90
 8006720:	f405 7540 	and.w	r5, r5, #768	; 0x300
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8006724:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006726:	42ab      	cmp	r3, r5
 8006728:	f040 80d5 	bne.w	80068d6 <HAL_RCCEx_PeriphCLKConfig+0x22c>
      status = ret;
 800672c:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800672e:	6823      	ldr	r3, [r4, #0]
 8006730:	f013 0f01 	tst.w	r3, #1
 8006734:	d009      	beq.n	800674a <HAL_RCCEx_PeriphCLKConfig+0xa0>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006736:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8006738:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800673c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006740:	f022 0203 	bic.w	r2, r2, #3
 8006744:	4313      	orrs	r3, r2
 8006746:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800674a:	6823      	ldr	r3, [r4, #0]
 800674c:	f013 0f02 	tst.w	r3, #2
 8006750:	d009      	beq.n	8006766 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006752:	69e3      	ldr	r3, [r4, #28]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006754:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006758:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800675c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006760:	4313      	orrs	r3, r2
 8006762:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006766:	6823      	ldr	r3, [r4, #0]
 8006768:	f013 0f10 	tst.w	r3, #16
 800676c:	d00c      	beq.n	8006788 <HAL_RCCEx_PeriphCLKConfig+0xde>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800676e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8006770:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006774:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8006778:	0c02      	lsrs	r2, r0, #16
 800677a:	0412      	lsls	r2, r2, #16
 800677c:	ea23 0302 	bic.w	r3, r3, r2
 8006780:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006784:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006788:	6823      	ldr	r3, [r4, #0]
 800678a:	f013 0f20 	tst.w	r3, #32
 800678e:	d00c      	beq.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x100>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006790:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8006792:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006796:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800679a:	0c02      	lsrs	r2, r0, #16
 800679c:	0412      	lsls	r2, r2, #16
 800679e:	ea23 0302 	bic.w	r3, r3, r2
 80067a2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80067a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80067aa:	6823      	ldr	r3, [r4, #0]
 80067ac:	f013 0f04 	tst.w	r3, #4
 80067b0:	d00f      	beq.n	80067d2 <HAL_RCCEx_PeriphCLKConfig+0x128>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80067b2:	6a23      	ldr	r3, [r4, #32]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80067b4:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 80067b8:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 80067bc:	0919      	lsrs	r1, r3, #4
 80067be:	f401 217f 	and.w	r1, r1, #1044480	; 0xff000
 80067c2:	ea22 0201 	bic.w	r2, r2, r1
 80067c6:	011b      	lsls	r3, r3, #4
 80067c8:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80067cc:	4313      	orrs	r3, r2
 80067ce:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80067d2:	6823      	ldr	r3, [r4, #0]
 80067d4:	f013 0f08 	tst.w	r3, #8
 80067d8:	d00f      	beq.n	80067fa <HAL_RCCEx_PeriphCLKConfig+0x150>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80067da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80067dc:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 80067e0:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 80067e4:	0919      	lsrs	r1, r3, #4
 80067e6:	f401 217f 	and.w	r1, r1, #1044480	; 0xff000
 80067ea:	ea22 0201 	bic.w	r2, r2, r1
 80067ee:	011b      	lsls	r3, r3, #4
 80067f0:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80067f4:	4313      	orrs	r3, r2
 80067f6:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80067fa:	6823      	ldr	r3, [r4, #0]
 80067fc:	f413 7f80 	tst.w	r3, #256	; 0x100
 8006800:	d013      	beq.n	800682a <HAL_RCCEx_PeriphCLKConfig+0x180>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006802:	6b63      	ldr	r3, [r4, #52]	; 0x34
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8006804:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006808:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800680c:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8006810:	4313      	orrs	r3, r2
 8006812:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006816:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006818:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800681c:	f000 809c 	beq.w	8006958 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006820:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006822:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006826:	f000 809c 	beq.w	8006962 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800682a:	6823      	ldr	r3, [r4, #0]
 800682c:	f413 7f00 	tst.w	r3, #512	; 0x200
 8006830:	d017      	beq.n	8006862 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006832:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006834:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006838:	d005      	beq.n	8006846 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 800683a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800683e:	d002      	beq.n	8006846 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8006840:	2b00      	cmp	r3, #0
 8006842:	f040 8096 	bne.w	8006972 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8006846:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800684a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800684e:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 8006852:	4313      	orrs	r3, r2
 8006854:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006858:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800685a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 800685e:	f000 809a 	beq.w	8006996 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006862:	6823      	ldr	r3, [r4, #0]
 8006864:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8006868:	d013      	beq.n	8006892 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800686a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800686c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006870:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006874:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006878:	4313      	orrs	r3, r2
 800687a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800687e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006880:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006884:	f000 808e 	beq.w	80069a4 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006888:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800688a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800688e:	f000 808e 	beq.w	80069ae <HAL_RCCEx_PeriphCLKConfig+0x304>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8006892:	6823      	ldr	r3, [r4, #0]
 8006894:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8006898:	d009      	beq.n	80068ae <HAL_RCCEx_PeriphCLKConfig+0x204>
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800689a:	6c63      	ldr	r3, [r4, #68]	; 0x44
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800689c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80068a0:	f8d1 2094 	ldr.w	r2, [r1, #148]	; 0x94
 80068a4:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80068a8:	4313      	orrs	r3, r2
 80068aa:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 80068ae:	6823      	ldr	r3, [r4, #0]
 80068b0:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 80068b4:	d00d      	beq.n	80068d2 <HAL_RCCEx_PeriphCLKConfig+0x228>
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 80068b6:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 80068b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80068bc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80068be:	f021 0130 	bic.w	r1, r1, #48	; 0x30
 80068c2:	430a      	orrs	r2, r1
 80068c4:	625a      	str	r2, [r3, #36]	; 0x24
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 80068c6:	6ca2      	ldr	r2, [r4, #72]	; 0x48
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 80068c8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80068ca:	f021 0103 	bic.w	r1, r1, #3
 80068ce:	430a      	orrs	r2, r1
 80068d0:	625a      	str	r2, [r3, #36]	; 0x24
}
 80068d2:	4628      	mov	r0, r5
 80068d4:	bd70      	pop	{r4, r5, r6, pc}
      HAL_PWR_EnableBkUpAccess();
 80068d6:	f7ff f80f 	bl	80058f8 <HAL_PWR_EnableBkUpAccess>
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 80068da:	b95d      	cbnz	r5, 80068f4 <HAL_RCCEx_PeriphCLKConfig+0x24a>
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 80068dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80068de:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80068e2:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80068e6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80068ea:	4313      	orrs	r3, r2
 80068ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80068f0:	4635      	mov	r5, r6
 80068f2:	e71c      	b.n	800672e <HAL_RCCEx_PeriphCLKConfig+0x84>
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 80068f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80068f8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80068fc:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8006900:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8006904:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006908:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 800690c:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8006910:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8006914:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006918:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800691a:	430a      	orrs	r2, r1
        LL_RCC_WriteReg(BDCR, bdcr);
 800691c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8006920:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006924:	f013 0f01 	tst.w	r3, #1
 8006928:	d101      	bne.n	800692e <HAL_RCCEx_PeriphCLKConfig+0x284>
 800692a:	4635      	mov	r5, r6
 800692c:	e6ff      	b.n	800672e <HAL_RCCEx_PeriphCLKConfig+0x84>
          tickstart = HAL_GetTick();
 800692e:	f7fc fd03 	bl	8003338 <HAL_GetTick>
 8006932:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006934:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006938:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800693c:	f013 0f02 	tst.w	r3, #2
 8006940:	d108      	bne.n	8006954 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006942:	f7fc fcf9 	bl	8003338 <HAL_GetTick>
 8006946:	1b40      	subs	r0, r0, r5
 8006948:	f241 3388 	movw	r3, #5000	; 0x1388
 800694c:	4298      	cmp	r0, r3
 800694e:	d9f1      	bls.n	8006934 <HAL_RCCEx_PeriphCLKConfig+0x28a>
              ret = HAL_TIMEOUT;
 8006950:	2503      	movs	r5, #3
 8006952:	e6ec      	b.n	800672e <HAL_RCCEx_PeriphCLKConfig+0x84>
 8006954:	4635      	mov	r5, r6
 8006956:	e6ea      	b.n	800672e <HAL_RCCEx_PeriphCLKConfig+0x84>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8006958:	68cb      	ldr	r3, [r1, #12]
 800695a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800695e:	60cb      	str	r3, [r1, #12]
 8006960:	e75e      	b.n	8006820 <HAL_RCCEx_PeriphCLKConfig+0x176>
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8006962:	1d20      	adds	r0, r4, #4
 8006964:	f7ff fe13 	bl	800658e <RCCEx_PLLSAI1_ConfigNQ>
      if (ret != HAL_OK)
 8006968:	2800      	cmp	r0, #0
 800696a:	f43f af5e 	beq.w	800682a <HAL_RCCEx_PeriphCLKConfig+0x180>
        status = ret;
 800696e:	4605      	mov	r5, r0
 8006970:	e75b      	b.n	800682a <HAL_RCCEx_PeriphCLKConfig+0x180>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006972:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8006976:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800697a:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 800697e:	f021 4140 	bic.w	r1, r1, #3221225472	; 0xc0000000
 8006982:	f8c2 1088 	str.w	r1, [r2, #136]	; 0x88
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8006986:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 800698a:	f021 6140 	bic.w	r1, r1, #201326592	; 0xc000000
 800698e:	430b      	orrs	r3, r1
 8006990:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8006994:	e760      	b.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8006996:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800699a:	68d3      	ldr	r3, [r2, #12]
 800699c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80069a0:	60d3      	str	r3, [r2, #12]
 80069a2:	e75e      	b.n	8006862 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80069a4:	68cb      	ldr	r3, [r1, #12]
 80069a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80069aa:	60cb      	str	r3, [r1, #12]
 80069ac:	e76c      	b.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 80069ae:	1d20      	adds	r0, r4, #4
 80069b0:	f7ff fe34 	bl	800661c <RCCEx_PLLSAI1_ConfigNR>
      if (ret != HAL_OK)
 80069b4:	2800      	cmp	r0, #0
 80069b6:	f43f af6c 	beq.w	8006892 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
        status = ret;
 80069ba:	4605      	mov	r5, r0
 80069bc:	e769      	b.n	8006892 <HAL_RCCEx_PeriphCLKConfig+0x1e8>

080069be <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80069be:	b538      	push	{r3, r4, r5, lr}
 80069c0:	4604      	mov	r4, r0
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80069c2:	6802      	ldr	r2, [r0, #0]
 80069c4:	68d3      	ldr	r3, [r2, #12]
 80069c6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80069ca:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 80069cc:	f7fc fcb4 	bl	8003338 <HAL_GetTick>
 80069d0:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80069d2:	6823      	ldr	r3, [r4, #0]
 80069d4:	68db      	ldr	r3, [r3, #12]
 80069d6:	f013 0f20 	tst.w	r3, #32
 80069da:	d107      	bne.n	80069ec <HAL_RTC_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80069dc:	f7fc fcac 	bl	8003338 <HAL_GetTick>
 80069e0:	1b40      	subs	r0, r0, r5
 80069e2:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80069e6:	d9f4      	bls.n	80069d2 <HAL_RTC_WaitForSynchro+0x14>
    {
      return HAL_TIMEOUT;
 80069e8:	2003      	movs	r0, #3
 80069ea:	e000      	b.n	80069ee <HAL_RTC_WaitForSynchro+0x30>
    }
  }

  return HAL_OK;
 80069ec:	2000      	movs	r0, #0
}
 80069ee:	bd38      	pop	{r3, r4, r5, pc}

080069f0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80069f0:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80069f2:	6803      	ldr	r3, [r0, #0]
 80069f4:	68da      	ldr	r2, [r3, #12]
 80069f6:	f012 0f40 	tst.w	r2, #64	; 0x40
 80069fa:	d001      	beq.n	8006a00 <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80069fc:	2000      	movs	r0, #0
}
 80069fe:	bd38      	pop	{r3, r4, r5, pc}
 8006a00:	4604      	mov	r4, r0
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8006a02:	f04f 32ff 	mov.w	r2, #4294967295
 8006a06:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8006a08:	f7fc fc96 	bl	8003338 <HAL_GetTick>
 8006a0c:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006a0e:	6823      	ldr	r3, [r4, #0]
 8006a10:	68db      	ldr	r3, [r3, #12]
 8006a12:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006a16:	d107      	bne.n	8006a28 <RTC_EnterInitMode+0x38>
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8006a18:	f7fc fc8e 	bl	8003338 <HAL_GetTick>
 8006a1c:	1b40      	subs	r0, r0, r5
 8006a1e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8006a22:	d9f4      	bls.n	8006a0e <RTC_EnterInitMode+0x1e>
        return HAL_TIMEOUT;
 8006a24:	2003      	movs	r0, #3
 8006a26:	e7ea      	b.n	80069fe <RTC_EnterInitMode+0xe>
  return HAL_OK;
 8006a28:	2000      	movs	r0, #0
 8006a2a:	e7e8      	b.n	80069fe <RTC_EnterInitMode+0xe>

08006a2c <HAL_RTC_Init>:
{
 8006a2c:	b538      	push	{r3, r4, r5, lr}
  if(hrtc == NULL)
 8006a2e:	2800      	cmp	r0, #0
 8006a30:	d067      	beq.n	8006b02 <HAL_RTC_Init+0xd6>
 8006a32:	4604      	mov	r4, r0
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8006a34:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d044      	beq.n	8006ac6 <HAL_RTC_Init+0x9a>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006a3c:	2302      	movs	r3, #2
 8006a3e:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006a42:	6823      	ldr	r3, [r4, #0]
 8006a44:	22ca      	movs	r2, #202	; 0xca
 8006a46:	625a      	str	r2, [r3, #36]	; 0x24
 8006a48:	6823      	ldr	r3, [r4, #0]
 8006a4a:	2253      	movs	r2, #83	; 0x53
 8006a4c:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8006a4e:	4620      	mov	r0, r4
 8006a50:	f7ff ffce 	bl	80069f0 <RTC_EnterInitMode>
 8006a54:	4605      	mov	r5, r0
 8006a56:	2800      	cmp	r0, #0
 8006a58:	d13a      	bne.n	8006ad0 <HAL_RTC_Init+0xa4>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006a5a:	6822      	ldr	r2, [r4, #0]
 8006a5c:	6893      	ldr	r3, [r2, #8]
 8006a5e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006a62:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a66:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006a68:	6821      	ldr	r1, [r4, #0]
 8006a6a:	688a      	ldr	r2, [r1, #8]
 8006a6c:	6863      	ldr	r3, [r4, #4]
 8006a6e:	6920      	ldr	r0, [r4, #16]
 8006a70:	4303      	orrs	r3, r0
 8006a72:	69a0      	ldr	r0, [r4, #24]
 8006a74:	4303      	orrs	r3, r0
 8006a76:	4313      	orrs	r3, r2
 8006a78:	608b      	str	r3, [r1, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006a7a:	6823      	ldr	r3, [r4, #0]
 8006a7c:	68e2      	ldr	r2, [r4, #12]
 8006a7e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8006a80:	6822      	ldr	r2, [r4, #0]
 8006a82:	6913      	ldr	r3, [r2, #16]
 8006a84:	68a1      	ldr	r1, [r4, #8]
 8006a86:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8006a8a:	6113      	str	r3, [r2, #16]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8006a8c:	6822      	ldr	r2, [r4, #0]
 8006a8e:	68d3      	ldr	r3, [r2, #12]
 8006a90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a94:	60d3      	str	r3, [r2, #12]
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8006a96:	6822      	ldr	r2, [r4, #0]
 8006a98:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8006a9a:	f023 0303 	bic.w	r3, r3, #3
 8006a9e:	64d3      	str	r3, [r2, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8006aa0:	6821      	ldr	r1, [r4, #0]
 8006aa2:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 8006aa4:	69e2      	ldr	r2, [r4, #28]
 8006aa6:	6960      	ldr	r0, [r4, #20]
 8006aa8:	4302      	orrs	r2, r0
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	64cb      	str	r3, [r1, #76]	; 0x4c
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8006aae:	6823      	ldr	r3, [r4, #0]
 8006ab0:	689b      	ldr	r3, [r3, #8]
 8006ab2:	f013 0f20 	tst.w	r3, #32
 8006ab6:	d014      	beq.n	8006ae2 <HAL_RTC_Init+0xb6>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006ab8:	6823      	ldr	r3, [r4, #0]
 8006aba:	22ff      	movs	r2, #255	; 0xff
 8006abc:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8006abe:	2301      	movs	r3, #1
 8006ac0:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
    return HAL_OK;
 8006ac4:	e00b      	b.n	8006ade <HAL_RTC_Init+0xb2>
    hrtc->Lock = HAL_UNLOCKED;
 8006ac6:	f880 3020 	strb.w	r3, [r0, #32]
    HAL_RTC_MspInit(hrtc);
 8006aca:	f7fc f9a1 	bl	8002e10 <HAL_RTC_MspInit>
 8006ace:	e7b5      	b.n	8006a3c <HAL_RTC_Init+0x10>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006ad0:	6823      	ldr	r3, [r4, #0]
 8006ad2:	22ff      	movs	r2, #255	; 0xff
 8006ad4:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006ad6:	2304      	movs	r3, #4
 8006ad8:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
    return HAL_ERROR;
 8006adc:	2501      	movs	r5, #1
}
 8006ade:	4628      	mov	r0, r5
 8006ae0:	bd38      	pop	{r3, r4, r5, pc}
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006ae2:	4620      	mov	r0, r4
 8006ae4:	f7ff ff6b 	bl	80069be <HAL_RTC_WaitForSynchro>
 8006ae8:	2800      	cmp	r0, #0
 8006aea:	d0e5      	beq.n	8006ab8 <HAL_RTC_Init+0x8c>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006aec:	6823      	ldr	r3, [r4, #0]
 8006aee:	22ff      	movs	r2, #255	; 0xff
 8006af0:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006af2:	2304      	movs	r3, #4
 8006af4:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
        __HAL_UNLOCK(hrtc);
 8006af8:	2300      	movs	r3, #0
 8006afa:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 8006afe:	2501      	movs	r5, #1
 8006b00:	e7ed      	b.n	8006ade <HAL_RTC_Init+0xb2>
     return HAL_ERROR;
 8006b02:	2501      	movs	r5, #1
 8006b04:	e7eb      	b.n	8006ade <HAL_RTC_Init+0xb2>
	...

08006b08 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b08:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b0a:	6a03      	ldr	r3, [r0, #32]
 8006b0c:	f023 0301 	bic.w	r3, r3, #1
 8006b10:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b12:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b14:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b16:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006b18:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006b1c:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b20:	680d      	ldr	r5, [r1, #0]
 8006b22:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006b24:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006b28:	688d      	ldr	r5, [r1, #8]
 8006b2a:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006b2c:	4d14      	ldr	r5, [pc, #80]	; (8006b80 <TIM_OC1_SetConfig+0x78>)
 8006b2e:	42a8      	cmp	r0, r5
 8006b30:	d007      	beq.n	8006b42 <TIM_OC1_SetConfig+0x3a>
 8006b32:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8006b36:	42a8      	cmp	r0, r5
 8006b38:	d003      	beq.n	8006b42 <TIM_OC1_SetConfig+0x3a>
 8006b3a:	f5a5 6580 	sub.w	r5, r5, #1024	; 0x400
 8006b3e:	42a8      	cmp	r0, r5
 8006b40:	d105      	bne.n	8006b4e <TIM_OC1_SetConfig+0x46>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b42:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006b46:	68cd      	ldr	r5, [r1, #12]
 8006b48:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006b4a:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b4e:	4d0c      	ldr	r5, [pc, #48]	; (8006b80 <TIM_OC1_SetConfig+0x78>)
 8006b50:	42a8      	cmp	r0, r5
 8006b52:	d007      	beq.n	8006b64 <TIM_OC1_SetConfig+0x5c>
 8006b54:	f505 55c0 	add.w	r5, r5, #6144	; 0x1800
 8006b58:	42a8      	cmp	r0, r5
 8006b5a:	d003      	beq.n	8006b64 <TIM_OC1_SetConfig+0x5c>
 8006b5c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006b60:	42a8      	cmp	r0, r5
 8006b62:	d105      	bne.n	8006b70 <TIM_OC1_SetConfig+0x68>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006b64:	f424 7540 	bic.w	r5, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006b68:	694c      	ldr	r4, [r1, #20]
 8006b6a:	432c      	orrs	r4, r5
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006b6c:	698d      	ldr	r5, [r1, #24]
 8006b6e:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b70:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b72:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006b74:	684a      	ldr	r2, [r1, #4]
 8006b76:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b78:	6203      	str	r3, [r0, #32]
}
 8006b7a:	bc30      	pop	{r4, r5}
 8006b7c:	4770      	bx	lr
 8006b7e:	bf00      	nop
 8006b80:	40012c00 	.word	0x40012c00

08006b84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b84:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b86:	6a03      	ldr	r3, [r0, #32]
 8006b88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b8c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b8e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b90:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b92:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006b94:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 8006b98:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b9c:	680d      	ldr	r5, [r1, #0]
 8006b9e:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006ba0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006ba4:	688d      	ldr	r5, [r1, #8]
 8006ba6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006baa:	4d12      	ldr	r5, [pc, #72]	; (8006bf4 <TIM_OC3_SetConfig+0x70>)
 8006bac:	42a8      	cmp	r0, r5
 8006bae:	d019      	beq.n	8006be4 <TIM_OC3_SetConfig+0x60>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bb0:	4d10      	ldr	r5, [pc, #64]	; (8006bf4 <TIM_OC3_SetConfig+0x70>)
 8006bb2:	42a8      	cmp	r0, r5
 8006bb4:	d007      	beq.n	8006bc6 <TIM_OC3_SetConfig+0x42>
 8006bb6:	f505 55c0 	add.w	r5, r5, #6144	; 0x1800
 8006bba:	42a8      	cmp	r0, r5
 8006bbc:	d003      	beq.n	8006bc6 <TIM_OC3_SetConfig+0x42>
 8006bbe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006bc2:	42a8      	cmp	r0, r5
 8006bc4:	d107      	bne.n	8006bd6 <TIM_OC3_SetConfig+0x52>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006bc6:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006bca:	694d      	ldr	r5, [r1, #20]
 8006bcc:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006bd0:	698d      	ldr	r5, [r1, #24]
 8006bd2:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bd6:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bd8:	61c4      	str	r4, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006bda:	684a      	ldr	r2, [r1, #4]
 8006bdc:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bde:	6203      	str	r3, [r0, #32]
}
 8006be0:	bc30      	pop	{r4, r5}
 8006be2:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 8006be4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006be8:	68cd      	ldr	r5, [r1, #12]
 8006bea:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8006bee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006bf2:	e7dd      	b.n	8006bb0 <TIM_OC3_SetConfig+0x2c>
 8006bf4:	40012c00 	.word	0x40012c00

08006bf8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006bf8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006bfa:	6a03      	ldr	r3, [r0, #32]
 8006bfc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006c00:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c02:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c04:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c06:	69c3      	ldr	r3, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c08:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006c0c:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c10:	680d      	ldr	r5, [r1, #0]
 8006c12:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c16:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c1a:	688d      	ldr	r5, [r1, #8]
 8006c1c:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c20:	4d0b      	ldr	r5, [pc, #44]	; (8006c50 <TIM_OC4_SetConfig+0x58>)
 8006c22:	42a8      	cmp	r0, r5
 8006c24:	d007      	beq.n	8006c36 <TIM_OC4_SetConfig+0x3e>
 8006c26:	f505 55c0 	add.w	r5, r5, #6144	; 0x1800
 8006c2a:	42a8      	cmp	r0, r5
 8006c2c:	d003      	beq.n	8006c36 <TIM_OC4_SetConfig+0x3e>
 8006c2e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006c32:	42a8      	cmp	r0, r5
 8006c34:	d104      	bne.n	8006c40 <TIM_OC4_SetConfig+0x48>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c36:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c3a:	694d      	ldr	r5, [r1, #20]
 8006c3c:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c40:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c42:	61c3      	str	r3, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006c44:	684b      	ldr	r3, [r1, #4]
 8006c46:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c48:	6202      	str	r2, [r0, #32]
}
 8006c4a:	bc30      	pop	{r4, r5}
 8006c4c:	4770      	bx	lr
 8006c4e:	bf00      	nop
 8006c50:	40012c00 	.word	0x40012c00

08006c54 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006c54:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006c56:	6a03      	ldr	r3, [r0, #32]
 8006c58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c5c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c5e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c60:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006c62:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006c64:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006c68:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c6c:	680d      	ldr	r5, [r1, #0]
 8006c6e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006c70:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006c74:	688d      	ldr	r5, [r1, #8]
 8006c76:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c7a:	4d0b      	ldr	r5, [pc, #44]	; (8006ca8 <TIM_OC5_SetConfig+0x54>)
 8006c7c:	42a8      	cmp	r0, r5
 8006c7e:	d007      	beq.n	8006c90 <TIM_OC5_SetConfig+0x3c>
 8006c80:	f505 55c0 	add.w	r5, r5, #6144	; 0x1800
 8006c84:	42a8      	cmp	r0, r5
 8006c86:	d003      	beq.n	8006c90 <TIM_OC5_SetConfig+0x3c>
 8006c88:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006c8c:	42a8      	cmp	r0, r5
 8006c8e:	d104      	bne.n	8006c9a <TIM_OC5_SetConfig+0x46>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006c90:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006c94:	694d      	ldr	r5, [r1, #20]
 8006c96:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c9a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006c9c:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006c9e:	684a      	ldr	r2, [r1, #4]
 8006ca0:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ca2:	6203      	str	r3, [r0, #32]
}
 8006ca4:	bc30      	pop	{r4, r5}
 8006ca6:	4770      	bx	lr
 8006ca8:	40012c00 	.word	0x40012c00

08006cac <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006cac:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006cae:	6a03      	ldr	r3, [r0, #32]
 8006cb0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006cb4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cb6:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cb8:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006cba:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006cbc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006cc0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006cc4:	680d      	ldr	r5, [r1, #0]
 8006cc6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006cca:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006cce:	688d      	ldr	r5, [r1, #8]
 8006cd0:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cd4:	4d0b      	ldr	r5, [pc, #44]	; (8006d04 <TIM_OC6_SetConfig+0x58>)
 8006cd6:	42a8      	cmp	r0, r5
 8006cd8:	d007      	beq.n	8006cea <TIM_OC6_SetConfig+0x3e>
 8006cda:	f505 55c0 	add.w	r5, r5, #6144	; 0x1800
 8006cde:	42a8      	cmp	r0, r5
 8006ce0:	d003      	beq.n	8006cea <TIM_OC6_SetConfig+0x3e>
 8006ce2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006ce6:	42a8      	cmp	r0, r5
 8006ce8:	d104      	bne.n	8006cf4 <TIM_OC6_SetConfig+0x48>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006cea:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006cee:	694d      	ldr	r5, [r1, #20]
 8006cf0:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cf4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006cf6:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006cf8:	684b      	ldr	r3, [r1, #4]
 8006cfa:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cfc:	6202      	str	r2, [r0, #32]
}
 8006cfe:	bc30      	pop	{r4, r5}
 8006d00:	4770      	bx	lr
 8006d02:	bf00      	nop
 8006d04:	40012c00 	.word	0x40012c00

08006d08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d08:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d0a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d0c:	6a04      	ldr	r4, [r0, #32]
 8006d0e:	f024 0401 	bic.w	r4, r4, #1
 8006d12:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d14:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d16:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d1a:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d1e:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8006d22:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d24:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8006d26:	6203      	str	r3, [r0, #32]
}
 8006d28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d2c:	4770      	bx	lr

08006d2e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d2e:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d30:	6a03      	ldr	r3, [r0, #32]
 8006d32:	f023 0310 	bic.w	r3, r3, #16
 8006d36:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d38:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8006d3a:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d3c:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006d40:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d44:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8006d48:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006d4c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8006d4e:	6203      	str	r3, [r0, #32]
}
 8006d50:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d54:	4770      	bx	lr

08006d56 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d56:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d58:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006d5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d60:	4319      	orrs	r1, r3
 8006d62:	f041 0107 	orr.w	r1, r1, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d66:	6081      	str	r1, [r0, #8]
}
 8006d68:	4770      	bx	lr
	...

08006d6c <HAL_TIM_Base_Start>:
  htim->State = HAL_TIM_STATE_BUSY;
 8006d6c:	2302      	movs	r3, #2
 8006d6e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d72:	6802      	ldr	r2, [r0, #0]
 8006d74:	6891      	ldr	r1, [r2, #8]
 8006d76:	4b08      	ldr	r3, [pc, #32]	; (8006d98 <HAL_TIM_Base_Start+0x2c>)
 8006d78:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d7a:	2b06      	cmp	r3, #6
 8006d7c:	d006      	beq.n	8006d8c <HAL_TIM_Base_Start+0x20>
 8006d7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d82:	d003      	beq.n	8006d8c <HAL_TIM_Base_Start+0x20>
    __HAL_TIM_ENABLE(htim);
 8006d84:	6813      	ldr	r3, [r2, #0]
 8006d86:	f043 0301 	orr.w	r3, r3, #1
 8006d8a:	6013      	str	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_READY;
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8006d92:	2000      	movs	r0, #0
 8006d94:	4770      	bx	lr
 8006d96:	bf00      	nop
 8006d98:	00010007 	.word	0x00010007

08006d9c <HAL_TIM_Base_Stop>:
  htim->State = HAL_TIM_STATE_BUSY;
 8006d9c:	2302      	movs	r3, #2
 8006d9e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 8006da2:	6803      	ldr	r3, [r0, #0]
 8006da4:	6a19      	ldr	r1, [r3, #32]
 8006da6:	f241 1211 	movw	r2, #4369	; 0x1111
 8006daa:	4211      	tst	r1, r2
 8006dac:	d108      	bne.n	8006dc0 <HAL_TIM_Base_Stop+0x24>
 8006dae:	6a19      	ldr	r1, [r3, #32]
 8006db0:	f240 4244 	movw	r2, #1092	; 0x444
 8006db4:	4211      	tst	r1, r2
 8006db6:	d103      	bne.n	8006dc0 <HAL_TIM_Base_Stop+0x24>
 8006db8:	681a      	ldr	r2, [r3, #0]
 8006dba:	f022 0201 	bic.w	r2, r2, #1
 8006dbe:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8006dc6:	2000      	movs	r0, #0
 8006dc8:	4770      	bx	lr
	...

08006dcc <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006dcc:	6802      	ldr	r2, [r0, #0]
 8006dce:	68d3      	ldr	r3, [r2, #12]
 8006dd0:	f043 0301 	orr.w	r3, r3, #1
 8006dd4:	60d3      	str	r3, [r2, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006dd6:	6802      	ldr	r2, [r0, #0]
 8006dd8:	6891      	ldr	r1, [r2, #8]
 8006dda:	4b06      	ldr	r3, [pc, #24]	; (8006df4 <HAL_TIM_Base_Start_IT+0x28>)
 8006ddc:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dde:	2b06      	cmp	r3, #6
 8006de0:	d006      	beq.n	8006df0 <HAL_TIM_Base_Start_IT+0x24>
 8006de2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006de6:	d003      	beq.n	8006df0 <HAL_TIM_Base_Start_IT+0x24>
    __HAL_TIM_ENABLE(htim);
 8006de8:	6813      	ldr	r3, [r2, #0]
 8006dea:	f043 0301 	orr.w	r3, r3, #1
 8006dee:	6013      	str	r3, [r2, #0]
}
 8006df0:	2000      	movs	r0, #0
 8006df2:	4770      	bx	lr
 8006df4:	00010007 	.word	0x00010007

08006df8 <HAL_TIM_PWM_MspInit>:
}
 8006df8:	4770      	bx	lr

08006dfa <HAL_TIM_OC_DelayElapsedCallback>:
}
 8006dfa:	4770      	bx	lr

08006dfc <HAL_TIM_IC_CaptureCallback>:
}
 8006dfc:	4770      	bx	lr

08006dfe <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8006dfe:	4770      	bx	lr

08006e00 <HAL_TIM_TriggerCallback>:
}
 8006e00:	4770      	bx	lr

08006e02 <HAL_TIM_IRQHandler>:
{
 8006e02:	b510      	push	{r4, lr}
 8006e04:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006e06:	6803      	ldr	r3, [r0, #0]
 8006e08:	691a      	ldr	r2, [r3, #16]
 8006e0a:	f012 0f02 	tst.w	r2, #2
 8006e0e:	d011      	beq.n	8006e34 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006e10:	68da      	ldr	r2, [r3, #12]
 8006e12:	f012 0f02 	tst.w	r2, #2
 8006e16:	d00d      	beq.n	8006e34 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006e18:	f06f 0202 	mvn.w	r2, #2
 8006e1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006e1e:	2301      	movs	r3, #1
 8006e20:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006e22:	6803      	ldr	r3, [r0, #0]
 8006e24:	699b      	ldr	r3, [r3, #24]
 8006e26:	f013 0f03 	tst.w	r3, #3
 8006e2a:	d079      	beq.n	8006f20 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8006e2c:	f7ff ffe6 	bl	8006dfc <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e30:	2300      	movs	r3, #0
 8006e32:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006e34:	6823      	ldr	r3, [r4, #0]
 8006e36:	691a      	ldr	r2, [r3, #16]
 8006e38:	f012 0f04 	tst.w	r2, #4
 8006e3c:	d012      	beq.n	8006e64 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006e3e:	68da      	ldr	r2, [r3, #12]
 8006e40:	f012 0f04 	tst.w	r2, #4
 8006e44:	d00e      	beq.n	8006e64 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006e46:	f06f 0204 	mvn.w	r2, #4
 8006e4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006e4c:	2302      	movs	r3, #2
 8006e4e:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006e50:	6823      	ldr	r3, [r4, #0]
 8006e52:	699b      	ldr	r3, [r3, #24]
 8006e54:	f413 7f40 	tst.w	r3, #768	; 0x300
 8006e58:	d068      	beq.n	8006f2c <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8006e5a:	4620      	mov	r0, r4
 8006e5c:	f7ff ffce 	bl	8006dfc <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e60:	2300      	movs	r3, #0
 8006e62:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006e64:	6823      	ldr	r3, [r4, #0]
 8006e66:	691a      	ldr	r2, [r3, #16]
 8006e68:	f012 0f08 	tst.w	r2, #8
 8006e6c:	d012      	beq.n	8006e94 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006e6e:	68da      	ldr	r2, [r3, #12]
 8006e70:	f012 0f08 	tst.w	r2, #8
 8006e74:	d00e      	beq.n	8006e94 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006e76:	f06f 0208 	mvn.w	r2, #8
 8006e7a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e7c:	2304      	movs	r3, #4
 8006e7e:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e80:	6823      	ldr	r3, [r4, #0]
 8006e82:	69db      	ldr	r3, [r3, #28]
 8006e84:	f013 0f03 	tst.w	r3, #3
 8006e88:	d057      	beq.n	8006f3a <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 8006e8a:	4620      	mov	r0, r4
 8006e8c:	f7ff ffb6 	bl	8006dfc <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e90:	2300      	movs	r3, #0
 8006e92:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006e94:	6823      	ldr	r3, [r4, #0]
 8006e96:	691a      	ldr	r2, [r3, #16]
 8006e98:	f012 0f10 	tst.w	r2, #16
 8006e9c:	d012      	beq.n	8006ec4 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006e9e:	68da      	ldr	r2, [r3, #12]
 8006ea0:	f012 0f10 	tst.w	r2, #16
 8006ea4:	d00e      	beq.n	8006ec4 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006ea6:	f06f 0210 	mvn.w	r2, #16
 8006eaa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006eac:	2308      	movs	r3, #8
 8006eae:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006eb0:	6823      	ldr	r3, [r4, #0]
 8006eb2:	69db      	ldr	r3, [r3, #28]
 8006eb4:	f413 7f40 	tst.w	r3, #768	; 0x300
 8006eb8:	d046      	beq.n	8006f48 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8006eba:	4620      	mov	r0, r4
 8006ebc:	f7ff ff9e 	bl	8006dfc <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006ec4:	6823      	ldr	r3, [r4, #0]
 8006ec6:	691a      	ldr	r2, [r3, #16]
 8006ec8:	f012 0f01 	tst.w	r2, #1
 8006ecc:	d003      	beq.n	8006ed6 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006ece:	68da      	ldr	r2, [r3, #12]
 8006ed0:	f012 0f01 	tst.w	r2, #1
 8006ed4:	d13f      	bne.n	8006f56 <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006ed6:	6823      	ldr	r3, [r4, #0]
 8006ed8:	691a      	ldr	r2, [r3, #16]
 8006eda:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006ede:	d003      	beq.n	8006ee8 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006ee0:	68da      	ldr	r2, [r3, #12]
 8006ee2:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006ee6:	d13d      	bne.n	8006f64 <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006ee8:	6823      	ldr	r3, [r4, #0]
 8006eea:	691a      	ldr	r2, [r3, #16]
 8006eec:	f412 7f80 	tst.w	r2, #256	; 0x100
 8006ef0:	d003      	beq.n	8006efa <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006ef2:	68da      	ldr	r2, [r3, #12]
 8006ef4:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006ef8:	d13b      	bne.n	8006f72 <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006efa:	6823      	ldr	r3, [r4, #0]
 8006efc:	691a      	ldr	r2, [r3, #16]
 8006efe:	f012 0f40 	tst.w	r2, #64	; 0x40
 8006f02:	d003      	beq.n	8006f0c <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006f04:	68da      	ldr	r2, [r3, #12]
 8006f06:	f012 0f40 	tst.w	r2, #64	; 0x40
 8006f0a:	d139      	bne.n	8006f80 <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006f0c:	6823      	ldr	r3, [r4, #0]
 8006f0e:	691a      	ldr	r2, [r3, #16]
 8006f10:	f012 0f20 	tst.w	r2, #32
 8006f14:	d003      	beq.n	8006f1e <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006f16:	68da      	ldr	r2, [r3, #12]
 8006f18:	f012 0f20 	tst.w	r2, #32
 8006f1c:	d137      	bne.n	8006f8e <HAL_TIM_IRQHandler+0x18c>
}
 8006f1e:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f20:	f7ff ff6b 	bl	8006dfa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f24:	4620      	mov	r0, r4
 8006f26:	f7ff ff6a 	bl	8006dfe <HAL_TIM_PWM_PulseFinishedCallback>
 8006f2a:	e781      	b.n	8006e30 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f2c:	4620      	mov	r0, r4
 8006f2e:	f7ff ff64 	bl	8006dfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f32:	4620      	mov	r0, r4
 8006f34:	f7ff ff63 	bl	8006dfe <HAL_TIM_PWM_PulseFinishedCallback>
 8006f38:	e792      	b.n	8006e60 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f3a:	4620      	mov	r0, r4
 8006f3c:	f7ff ff5d 	bl	8006dfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f40:	4620      	mov	r0, r4
 8006f42:	f7ff ff5c 	bl	8006dfe <HAL_TIM_PWM_PulseFinishedCallback>
 8006f46:	e7a3      	b.n	8006e90 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f48:	4620      	mov	r0, r4
 8006f4a:	f7ff ff56 	bl	8006dfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f4e:	4620      	mov	r0, r4
 8006f50:	f7ff ff55 	bl	8006dfe <HAL_TIM_PWM_PulseFinishedCallback>
 8006f54:	e7b4      	b.n	8006ec0 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006f56:	f06f 0201 	mvn.w	r2, #1
 8006f5a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8006f5c:	4620      	mov	r0, r4
 8006f5e:	f7fb fe23 	bl	8002ba8 <HAL_TIM_PeriodElapsedCallback>
 8006f62:	e7b8      	b.n	8006ed6 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006f64:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006f68:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8006f6a:	4620      	mov	r0, r4
 8006f6c:	f000 fa79 	bl	8007462 <HAL_TIMEx_BreakCallback>
 8006f70:	e7ba      	b.n	8006ee8 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006f72:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006f76:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8006f78:	4620      	mov	r0, r4
 8006f7a:	f000 fa73 	bl	8007464 <HAL_TIMEx_Break2Callback>
 8006f7e:	e7bc      	b.n	8006efa <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006f80:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006f84:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8006f86:	4620      	mov	r0, r4
 8006f88:	f7ff ff3a 	bl	8006e00 <HAL_TIM_TriggerCallback>
 8006f8c:	e7be      	b.n	8006f0c <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006f8e:	f06f 0220 	mvn.w	r2, #32
 8006f92:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8006f94:	4620      	mov	r0, r4
 8006f96:	f000 fa63 	bl	8007460 <HAL_TIMEx_CommutCallback>
}
 8006f9a:	e7c0      	b.n	8006f1e <HAL_TIM_IRQHandler+0x11c>

08006f9c <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8006f9c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f9e:	4a1a      	ldr	r2, [pc, #104]	; (8007008 <TIM_Base_SetConfig+0x6c>)
 8006fa0:	4290      	cmp	r0, r2
 8006fa2:	d002      	beq.n	8006faa <TIM_Base_SetConfig+0xe>
 8006fa4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8006fa8:	d103      	bne.n	8006fb2 <TIM_Base_SetConfig+0x16>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006faa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006fae:	684a      	ldr	r2, [r1, #4]
 8006fb0:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006fb2:	4a15      	ldr	r2, [pc, #84]	; (8007008 <TIM_Base_SetConfig+0x6c>)
 8006fb4:	4290      	cmp	r0, r2
 8006fb6:	d00a      	beq.n	8006fce <TIM_Base_SetConfig+0x32>
 8006fb8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8006fbc:	d007      	beq.n	8006fce <TIM_Base_SetConfig+0x32>
 8006fbe:	f502 52c0 	add.w	r2, r2, #6144	; 0x1800
 8006fc2:	4290      	cmp	r0, r2
 8006fc4:	d003      	beq.n	8006fce <TIM_Base_SetConfig+0x32>
 8006fc6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006fca:	4290      	cmp	r0, r2
 8006fcc:	d103      	bne.n	8006fd6 <TIM_Base_SetConfig+0x3a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8006fce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006fd2:	68ca      	ldr	r2, [r1, #12]
 8006fd4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006fd6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006fda:	694a      	ldr	r2, [r1, #20]
 8006fdc:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8006fde:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006fe0:	688b      	ldr	r3, [r1, #8]
 8006fe2:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006fe4:	680b      	ldr	r3, [r1, #0]
 8006fe6:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006fe8:	4b07      	ldr	r3, [pc, #28]	; (8007008 <TIM_Base_SetConfig+0x6c>)
 8006fea:	4298      	cmp	r0, r3
 8006fec:	d007      	beq.n	8006ffe <TIM_Base_SetConfig+0x62>
 8006fee:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 8006ff2:	4298      	cmp	r0, r3
 8006ff4:	d003      	beq.n	8006ffe <TIM_Base_SetConfig+0x62>
 8006ff6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006ffa:	4298      	cmp	r0, r3
 8006ffc:	d101      	bne.n	8007002 <TIM_Base_SetConfig+0x66>
    TIMx->RCR = Structure->RepetitionCounter;
 8006ffe:	690b      	ldr	r3, [r1, #16]
 8007000:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8007002:	2301      	movs	r3, #1
 8007004:	6143      	str	r3, [r0, #20]
}
 8007006:	4770      	bx	lr
 8007008:	40012c00 	.word	0x40012c00

0800700c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800700c:	b1a8      	cbz	r0, 800703a <HAL_TIM_Base_Init+0x2e>
{
 800700e:	b510      	push	{r4, lr}
 8007010:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8007012:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007016:	b15b      	cbz	r3, 8007030 <HAL_TIM_Base_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 8007018:	2302      	movs	r3, #2
 800701a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800701e:	1d21      	adds	r1, r4, #4
 8007020:	6820      	ldr	r0, [r4, #0]
 8007022:	f7ff ffbb 	bl	8006f9c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8007026:	2301      	movs	r3, #1
 8007028:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800702c:	2000      	movs	r0, #0
}
 800702e:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8007030:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8007034:	f7fc f828 	bl	8003088 <HAL_TIM_Base_MspInit>
 8007038:	e7ee      	b.n	8007018 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 800703a:	2001      	movs	r0, #1
}
 800703c:	4770      	bx	lr

0800703e <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 800703e:	b1a8      	cbz	r0, 800706c <HAL_TIM_PWM_Init+0x2e>
{
 8007040:	b510      	push	{r4, lr}
 8007042:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8007044:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007048:	b15b      	cbz	r3, 8007062 <HAL_TIM_PWM_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 800704a:	2302      	movs	r3, #2
 800704c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007050:	1d21      	adds	r1, r4, #4
 8007052:	6820      	ldr	r0, [r4, #0]
 8007054:	f7ff ffa2 	bl	8006f9c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8007058:	2301      	movs	r3, #1
 800705a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800705e:	2000      	movs	r0, #0
}
 8007060:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8007062:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8007066:	f7ff fec7 	bl	8006df8 <HAL_TIM_PWM_MspInit>
 800706a:	e7ee      	b.n	800704a <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 800706c:	2001      	movs	r0, #1
}
 800706e:	4770      	bx	lr

08007070 <TIM_OC2_SetConfig>:
{
 8007070:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007072:	6a03      	ldr	r3, [r0, #32]
 8007074:	f023 0310 	bic.w	r3, r3, #16
 8007078:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800707a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800707c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800707e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007080:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8007084:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007088:	680d      	ldr	r5, [r1, #0]
 800708a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 800708e:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007092:	688d      	ldr	r5, [r1, #8]
 8007094:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007098:	4d12      	ldr	r5, [pc, #72]	; (80070e4 <TIM_OC2_SetConfig+0x74>)
 800709a:	42a8      	cmp	r0, r5
 800709c:	d019      	beq.n	80070d2 <TIM_OC2_SetConfig+0x62>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800709e:	4d11      	ldr	r5, [pc, #68]	; (80070e4 <TIM_OC2_SetConfig+0x74>)
 80070a0:	42a8      	cmp	r0, r5
 80070a2:	d007      	beq.n	80070b4 <TIM_OC2_SetConfig+0x44>
 80070a4:	f505 55c0 	add.w	r5, r5, #6144	; 0x1800
 80070a8:	42a8      	cmp	r0, r5
 80070aa:	d003      	beq.n	80070b4 <TIM_OC2_SetConfig+0x44>
 80070ac:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80070b0:	42a8      	cmp	r0, r5
 80070b2:	d107      	bne.n	80070c4 <TIM_OC2_SetConfig+0x54>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80070b4:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80070b8:	694d      	ldr	r5, [r1, #20]
 80070ba:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80070be:	698d      	ldr	r5, [r1, #24]
 80070c0:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 80070c4:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80070c6:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80070c8:	684a      	ldr	r2, [r1, #4]
 80070ca:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80070cc:	6203      	str	r3, [r0, #32]
}
 80070ce:	bc30      	pop	{r4, r5}
 80070d0:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 80070d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80070d6:	68cd      	ldr	r5, [r1, #12]
 80070d8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80070dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80070e0:	e7dd      	b.n	800709e <TIM_OC2_SetConfig+0x2e>
 80070e2:	bf00      	nop
 80070e4:	40012c00 	.word	0x40012c00

080070e8 <HAL_TIM_PWM_ConfigChannel>:
{
 80070e8:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80070ea:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80070ee:	2b01      	cmp	r3, #1
 80070f0:	f000 8092 	beq.w	8007218 <HAL_TIM_PWM_ConfigChannel+0x130>
 80070f4:	460d      	mov	r5, r1
 80070f6:	4604      	mov	r4, r0
 80070f8:	2301      	movs	r3, #1
 80070fa:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80070fe:	2302      	movs	r3, #2
 8007100:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 8007104:	2a14      	cmp	r2, #20
 8007106:	d81e      	bhi.n	8007146 <HAL_TIM_PWM_ConfigChannel+0x5e>
 8007108:	e8df f002 	tbb	[pc, r2]
 800710c:	1d1d1d0b 	.word	0x1d1d1d0b
 8007110:	1d1d1d24 	.word	0x1d1d1d24
 8007114:	1d1d1d38 	.word	0x1d1d1d38
 8007118:	1d1d1d4b 	.word	0x1d1d1d4b
 800711c:	1d1d1d5f 	.word	0x1d1d1d5f
 8007120:	72          	.byte	0x72
 8007121:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007122:	6800      	ldr	r0, [r0, #0]
 8007124:	f7ff fcf0 	bl	8006b08 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007128:	6822      	ldr	r2, [r4, #0]
 800712a:	6993      	ldr	r3, [r2, #24]
 800712c:	f043 0308 	orr.w	r3, r3, #8
 8007130:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007132:	6822      	ldr	r2, [r4, #0]
 8007134:	6993      	ldr	r3, [r2, #24]
 8007136:	f023 0304 	bic.w	r3, r3, #4
 800713a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800713c:	6822      	ldr	r2, [r4, #0]
 800713e:	6993      	ldr	r3, [r2, #24]
 8007140:	6929      	ldr	r1, [r5, #16]
 8007142:	430b      	orrs	r3, r1
 8007144:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 8007146:	2301      	movs	r3, #1
 8007148:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800714c:	2000      	movs	r0, #0
 800714e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8007152:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007154:	6800      	ldr	r0, [r0, #0]
 8007156:	f7ff ff8b 	bl	8007070 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800715a:	6822      	ldr	r2, [r4, #0]
 800715c:	6993      	ldr	r3, [r2, #24]
 800715e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007162:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007164:	6822      	ldr	r2, [r4, #0]
 8007166:	6993      	ldr	r3, [r2, #24]
 8007168:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800716c:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800716e:	6822      	ldr	r2, [r4, #0]
 8007170:	6993      	ldr	r3, [r2, #24]
 8007172:	6929      	ldr	r1, [r5, #16]
 8007174:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007178:	6193      	str	r3, [r2, #24]
      break;
 800717a:	e7e4      	b.n	8007146 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800717c:	6800      	ldr	r0, [r0, #0]
 800717e:	f7ff fd01 	bl	8006b84 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007182:	6822      	ldr	r2, [r4, #0]
 8007184:	69d3      	ldr	r3, [r2, #28]
 8007186:	f043 0308 	orr.w	r3, r3, #8
 800718a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800718c:	6822      	ldr	r2, [r4, #0]
 800718e:	69d3      	ldr	r3, [r2, #28]
 8007190:	f023 0304 	bic.w	r3, r3, #4
 8007194:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007196:	6822      	ldr	r2, [r4, #0]
 8007198:	69d3      	ldr	r3, [r2, #28]
 800719a:	6929      	ldr	r1, [r5, #16]
 800719c:	430b      	orrs	r3, r1
 800719e:	61d3      	str	r3, [r2, #28]
      break;
 80071a0:	e7d1      	b.n	8007146 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80071a2:	6800      	ldr	r0, [r0, #0]
 80071a4:	f7ff fd28 	bl	8006bf8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80071a8:	6822      	ldr	r2, [r4, #0]
 80071aa:	69d3      	ldr	r3, [r2, #28]
 80071ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80071b0:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80071b2:	6822      	ldr	r2, [r4, #0]
 80071b4:	69d3      	ldr	r3, [r2, #28]
 80071b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80071ba:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80071bc:	6822      	ldr	r2, [r4, #0]
 80071be:	69d3      	ldr	r3, [r2, #28]
 80071c0:	6929      	ldr	r1, [r5, #16]
 80071c2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80071c6:	61d3      	str	r3, [r2, #28]
      break;
 80071c8:	e7bd      	b.n	8007146 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80071ca:	6800      	ldr	r0, [r0, #0]
 80071cc:	f7ff fd42 	bl	8006c54 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80071d0:	6822      	ldr	r2, [r4, #0]
 80071d2:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80071d4:	f043 0308 	orr.w	r3, r3, #8
 80071d8:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80071da:	6822      	ldr	r2, [r4, #0]
 80071dc:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80071de:	f023 0304 	bic.w	r3, r3, #4
 80071e2:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80071e4:	6822      	ldr	r2, [r4, #0]
 80071e6:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80071e8:	6929      	ldr	r1, [r5, #16]
 80071ea:	430b      	orrs	r3, r1
 80071ec:	6553      	str	r3, [r2, #84]	; 0x54
      break;
 80071ee:	e7aa      	b.n	8007146 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80071f0:	6800      	ldr	r0, [r0, #0]
 80071f2:	f7ff fd5b 	bl	8006cac <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80071f6:	6822      	ldr	r2, [r4, #0]
 80071f8:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80071fa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80071fe:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007200:	6822      	ldr	r2, [r4, #0]
 8007202:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8007204:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007208:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800720a:	6822      	ldr	r2, [r4, #0]
 800720c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800720e:	6929      	ldr	r1, [r5, #16]
 8007210:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007214:	6553      	str	r3, [r2, #84]	; 0x54
      break;
 8007216:	e796      	b.n	8007146 <HAL_TIM_PWM_ConfigChannel+0x5e>
  __HAL_LOCK(htim);
 8007218:	2002      	movs	r0, #2
 800721a:	e79a      	b.n	8007152 <HAL_TIM_PWM_ConfigChannel+0x6a>

0800721c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800721c:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800721e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007220:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007224:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8007228:	430b      	orrs	r3, r1
 800722a:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800722c:	6083      	str	r3, [r0, #8]
}
 800722e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007232:	4770      	bx	lr

08007234 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8007234:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8007238:	2b01      	cmp	r3, #1
 800723a:	d064      	beq.n	8007306 <HAL_TIM_ConfigClockSource+0xd2>
{
 800723c:	b510      	push	{r4, lr}
 800723e:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8007240:	2301      	movs	r3, #1
 8007242:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8007246:	2302      	movs	r3, #2
 8007248:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800724c:	6802      	ldr	r2, [r0, #0]
 800724e:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007250:	4b2e      	ldr	r3, [pc, #184]	; (800730c <HAL_TIM_ConfigClockSource+0xd8>)
 8007252:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 8007254:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8007256:	680b      	ldr	r3, [r1, #0]
 8007258:	2b40      	cmp	r3, #64	; 0x40
 800725a:	d04a      	beq.n	80072f2 <HAL_TIM_ConfigClockSource+0xbe>
 800725c:	d913      	bls.n	8007286 <HAL_TIM_ConfigClockSource+0x52>
 800725e:	2b60      	cmp	r3, #96	; 0x60
 8007260:	d03d      	beq.n	80072de <HAL_TIM_ConfigClockSource+0xaa>
 8007262:	d91e      	bls.n	80072a2 <HAL_TIM_ConfigClockSource+0x6e>
 8007264:	2b70      	cmp	r3, #112	; 0x70
 8007266:	d028      	beq.n	80072ba <HAL_TIM_ConfigClockSource+0x86>
 8007268:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800726c:	d130      	bne.n	80072d0 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ETR_SetConfig(htim->Instance,
 800726e:	68cb      	ldr	r3, [r1, #12]
 8007270:	684a      	ldr	r2, [r1, #4]
 8007272:	6889      	ldr	r1, [r1, #8]
 8007274:	6820      	ldr	r0, [r4, #0]
 8007276:	f7ff ffd1 	bl	800721c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800727a:	6822      	ldr	r2, [r4, #0]
 800727c:	6893      	ldr	r3, [r2, #8]
 800727e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007282:	6093      	str	r3, [r2, #8]
      break;
 8007284:	e024      	b.n	80072d0 <HAL_TIM_ConfigClockSource+0x9c>
  switch (sClockSourceConfig->ClockSource)
 8007286:	2b10      	cmp	r3, #16
 8007288:	d006      	beq.n	8007298 <HAL_TIM_ConfigClockSource+0x64>
 800728a:	d904      	bls.n	8007296 <HAL_TIM_ConfigClockSource+0x62>
 800728c:	2b20      	cmp	r3, #32
 800728e:	d003      	beq.n	8007298 <HAL_TIM_ConfigClockSource+0x64>
 8007290:	2b30      	cmp	r3, #48	; 0x30
 8007292:	d001      	beq.n	8007298 <HAL_TIM_ConfigClockSource+0x64>
 8007294:	e01c      	b.n	80072d0 <HAL_TIM_ConfigClockSource+0x9c>
 8007296:	b9db      	cbnz	r3, 80072d0 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007298:	4619      	mov	r1, r3
 800729a:	6820      	ldr	r0, [r4, #0]
 800729c:	f7ff fd5b 	bl	8006d56 <TIM_ITRx_SetConfig>
      break;
 80072a0:	e016      	b.n	80072d0 <HAL_TIM_ConfigClockSource+0x9c>
  switch (sClockSourceConfig->ClockSource)
 80072a2:	2b50      	cmp	r3, #80	; 0x50
 80072a4:	d114      	bne.n	80072d0 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80072a6:	68ca      	ldr	r2, [r1, #12]
 80072a8:	6849      	ldr	r1, [r1, #4]
 80072aa:	6820      	ldr	r0, [r4, #0]
 80072ac:	f7ff fd2c 	bl	8006d08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80072b0:	2150      	movs	r1, #80	; 0x50
 80072b2:	6820      	ldr	r0, [r4, #0]
 80072b4:	f7ff fd4f 	bl	8006d56 <TIM_ITRx_SetConfig>
      break;
 80072b8:	e00a      	b.n	80072d0 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ETR_SetConfig(htim->Instance,
 80072ba:	68cb      	ldr	r3, [r1, #12]
 80072bc:	684a      	ldr	r2, [r1, #4]
 80072be:	6889      	ldr	r1, [r1, #8]
 80072c0:	6820      	ldr	r0, [r4, #0]
 80072c2:	f7ff ffab 	bl	800721c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80072c6:	6822      	ldr	r2, [r4, #0]
 80072c8:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80072ca:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 80072ce:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 80072d0:	2301      	movs	r3, #1
 80072d2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80072d6:	2000      	movs	r0, #0
 80072d8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80072dc:	bd10      	pop	{r4, pc}
      TIM_TI2_ConfigInputStage(htim->Instance,
 80072de:	68ca      	ldr	r2, [r1, #12]
 80072e0:	6849      	ldr	r1, [r1, #4]
 80072e2:	6820      	ldr	r0, [r4, #0]
 80072e4:	f7ff fd23 	bl	8006d2e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80072e8:	2160      	movs	r1, #96	; 0x60
 80072ea:	6820      	ldr	r0, [r4, #0]
 80072ec:	f7ff fd33 	bl	8006d56 <TIM_ITRx_SetConfig>
      break;
 80072f0:	e7ee      	b.n	80072d0 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80072f2:	68ca      	ldr	r2, [r1, #12]
 80072f4:	6849      	ldr	r1, [r1, #4]
 80072f6:	6820      	ldr	r0, [r4, #0]
 80072f8:	f7ff fd06 	bl	8006d08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80072fc:	2140      	movs	r1, #64	; 0x40
 80072fe:	6820      	ldr	r0, [r4, #0]
 8007300:	f7ff fd29 	bl	8006d56 <TIM_ITRx_SetConfig>
      break;
 8007304:	e7e4      	b.n	80072d0 <HAL_TIM_ConfigClockSource+0x9c>
  __HAL_LOCK(htim);
 8007306:	2002      	movs	r0, #2
}
 8007308:	4770      	bx	lr
 800730a:	bf00      	nop
 800730c:	ffce0088 	.word	0xffce0088

08007310 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007310:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007312:	f001 011f 	and.w	r1, r1, #31
 8007316:	2301      	movs	r3, #1
 8007318:	fa03 f401 	lsl.w	r4, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800731c:	6a03      	ldr	r3, [r0, #32]
 800731e:	ea23 0304 	bic.w	r3, r3, r4
 8007322:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007324:	6a03      	ldr	r3, [r0, #32]
 8007326:	408a      	lsls	r2, r1
 8007328:	4313      	orrs	r3, r2
 800732a:	6203      	str	r3, [r0, #32]
}
 800732c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007330:	4770      	bx	lr
	...

08007334 <HAL_TIM_PWM_Start>:
{
 8007334:	b510      	push	{r4, lr}
 8007336:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007338:	2201      	movs	r2, #1
 800733a:	6800      	ldr	r0, [r0, #0]
 800733c:	f7ff ffe8 	bl	8007310 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007340:	6823      	ldr	r3, [r4, #0]
 8007342:	4a0f      	ldr	r2, [pc, #60]	; (8007380 <HAL_TIM_PWM_Start+0x4c>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d007      	beq.n	8007358 <HAL_TIM_PWM_Start+0x24>
 8007348:	f502 52c0 	add.w	r2, r2, #6144	; 0x1800
 800734c:	4293      	cmp	r3, r2
 800734e:	d003      	beq.n	8007358 <HAL_TIM_PWM_Start+0x24>
 8007350:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007354:	4293      	cmp	r3, r2
 8007356:	d103      	bne.n	8007360 <HAL_TIM_PWM_Start+0x2c>
    __HAL_TIM_MOE_ENABLE(htim);
 8007358:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800735a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800735e:	645a      	str	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007360:	6822      	ldr	r2, [r4, #0]
 8007362:	6891      	ldr	r1, [r2, #8]
 8007364:	4b07      	ldr	r3, [pc, #28]	; (8007384 <HAL_TIM_PWM_Start+0x50>)
 8007366:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007368:	2b06      	cmp	r3, #6
 800736a:	d006      	beq.n	800737a <HAL_TIM_PWM_Start+0x46>
 800736c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007370:	d003      	beq.n	800737a <HAL_TIM_PWM_Start+0x46>
    __HAL_TIM_ENABLE(htim);
 8007372:	6813      	ldr	r3, [r2, #0]
 8007374:	f043 0301 	orr.w	r3, r3, #1
 8007378:	6013      	str	r3, [r2, #0]
}
 800737a:	2000      	movs	r0, #0
 800737c:	bd10      	pop	{r4, pc}
 800737e:	bf00      	nop
 8007380:	40012c00 	.word	0x40012c00
 8007384:	00010007 	.word	0x00010007

08007388 <HAL_TIM_PWM_Stop>:
{
 8007388:	b510      	push	{r4, lr}
 800738a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800738c:	2200      	movs	r2, #0
 800738e:	6800      	ldr	r0, [r0, #0]
 8007390:	f7ff ffbe 	bl	8007310 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007394:	6823      	ldr	r3, [r4, #0]
 8007396:	4a17      	ldr	r2, [pc, #92]	; (80073f4 <HAL_TIM_PWM_Stop+0x6c>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d01b      	beq.n	80073d4 <HAL_TIM_PWM_Stop+0x4c>
 800739c:	f502 52c0 	add.w	r2, r2, #6144	; 0x1800
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d017      	beq.n	80073d4 <HAL_TIM_PWM_Stop+0x4c>
 80073a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d013      	beq.n	80073d4 <HAL_TIM_PWM_Stop+0x4c>
  __HAL_TIM_DISABLE(htim);
 80073ac:	6823      	ldr	r3, [r4, #0]
 80073ae:	6a19      	ldr	r1, [r3, #32]
 80073b0:	f241 1211 	movw	r2, #4369	; 0x1111
 80073b4:	4211      	tst	r1, r2
 80073b6:	d108      	bne.n	80073ca <HAL_TIM_PWM_Stop+0x42>
 80073b8:	6a19      	ldr	r1, [r3, #32]
 80073ba:	f240 4244 	movw	r2, #1092	; 0x444
 80073be:	4211      	tst	r1, r2
 80073c0:	d103      	bne.n	80073ca <HAL_TIM_PWM_Stop+0x42>
 80073c2:	681a      	ldr	r2, [r3, #0]
 80073c4:	f022 0201 	bic.w	r2, r2, #1
 80073c8:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80073ca:	2301      	movs	r3, #1
 80073cc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80073d0:	2000      	movs	r0, #0
 80073d2:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 80073d4:	6a19      	ldr	r1, [r3, #32]
 80073d6:	f241 1211 	movw	r2, #4369	; 0x1111
 80073da:	4211      	tst	r1, r2
 80073dc:	d1e6      	bne.n	80073ac <HAL_TIM_PWM_Stop+0x24>
 80073de:	6a19      	ldr	r1, [r3, #32]
 80073e0:	f240 4244 	movw	r2, #1092	; 0x444
 80073e4:	4211      	tst	r1, r2
 80073e6:	d1e1      	bne.n	80073ac <HAL_TIM_PWM_Stop+0x24>
 80073e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80073ea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80073ee:	645a      	str	r2, [r3, #68]	; 0x44
 80073f0:	e7dc      	b.n	80073ac <HAL_TIM_PWM_Stop+0x24>
 80073f2:	bf00      	nop
 80073f4:	40012c00 	.word	0x40012c00

080073f8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80073f8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80073fc:	2b01      	cmp	r3, #1
 80073fe:	d02b      	beq.n	8007458 <HAL_TIMEx_MasterConfigSynchronization+0x60>
{
 8007400:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8007402:	2301      	movs	r3, #1
 8007404:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007408:	2302      	movs	r3, #2
 800740a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800740e:	6802      	ldr	r2, [r0, #0]
 8007410:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007412:	6895      	ldr	r5, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007414:	4c11      	ldr	r4, [pc, #68]	; (800745c <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8007416:	42a2      	cmp	r2, r4
 8007418:	d019      	beq.n	800744e <HAL_TIMEx_MasterConfigSynchronization+0x56>
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800741a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800741e:	680c      	ldr	r4, [r1, #0]
 8007420:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007422:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007424:	6803      	ldr	r3, [r0, #0]
 8007426:	4a0d      	ldr	r2, [pc, #52]	; (800745c <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d002      	beq.n	8007432 <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 800742c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007430:	d104      	bne.n	800743c <HAL_TIMEx_MasterConfigSynchronization+0x44>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007432:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007436:	688a      	ldr	r2, [r1, #8]
 8007438:	4315      	orrs	r5, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800743a:	609d      	str	r5, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800743c:	2301      	movs	r3, #1
 800743e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007442:	2300      	movs	r3, #0
 8007444:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8007448:	4618      	mov	r0, r3
}
 800744a:	bc30      	pop	{r4, r5}
 800744c:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 800744e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007452:	684c      	ldr	r4, [r1, #4]
 8007454:	4323      	orrs	r3, r4
 8007456:	e7e0      	b.n	800741a <HAL_TIMEx_MasterConfigSynchronization+0x22>
  __HAL_LOCK(htim);
 8007458:	2002      	movs	r0, #2
}
 800745a:	4770      	bx	lr
 800745c:	40012c00 	.word	0x40012c00

08007460 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007460:	4770      	bx	lr

08007462 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007462:	4770      	bx	lr

08007464 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007464:	4770      	bx	lr

08007466 <UART_TxISR_8BIT>:
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007466:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 800746a:	2b21      	cmp	r3, #33	; 0x21
 800746c:	d000      	beq.n	8007470 <UART_TxISR_8BIT+0xa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800746e:	4770      	bx	lr
    if (huart->TxXferCount == 0U)
 8007470:	f8b0 3056 	ldrh.w	r3, [r0, #86]	; 0x56
 8007474:	b29b      	uxth	r3, r3
 8007476:	b16b      	cbz	r3, 8007494 <UART_TxISR_8BIT+0x2e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8007478:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800747a:	781a      	ldrb	r2, [r3, #0]
 800747c:	6803      	ldr	r3, [r0, #0]
 800747e:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8007480:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8007482:	3301      	adds	r3, #1
 8007484:	6503      	str	r3, [r0, #80]	; 0x50
      huart->TxXferCount--;
 8007486:	f8b0 3056 	ldrh.w	r3, [r0, #86]	; 0x56
 800748a:	3b01      	subs	r3, #1
 800748c:	b29b      	uxth	r3, r3
 800748e:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
}
 8007492:	e7ec      	b.n	800746e <UART_TxISR_8BIT+0x8>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8007494:	6802      	ldr	r2, [r0, #0]
 8007496:	6813      	ldr	r3, [r2, #0]
 8007498:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800749c:	6013      	str	r3, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800749e:	6802      	ldr	r2, [r0, #0]
 80074a0:	6813      	ldr	r3, [r2, #0]
 80074a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80074a6:	6013      	str	r3, [r2, #0]
 80074a8:	4770      	bx	lr

080074aa <UART_TxISR_16BIT>:
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80074aa:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 80074ae:	2b21      	cmp	r3, #33	; 0x21
 80074b0:	d000      	beq.n	80074b4 <UART_TxISR_16BIT+0xa>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80074b2:	4770      	bx	lr
    if (huart->TxXferCount == 0U)
 80074b4:	f8b0 3056 	ldrh.w	r3, [r0, #86]	; 0x56
 80074b8:	b29b      	uxth	r3, r3
 80074ba:	b17b      	cbz	r3, 80074dc <UART_TxISR_16BIT+0x32>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80074bc:	6d03      	ldr	r3, [r0, #80]	; 0x50
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80074be:	881b      	ldrh	r3, [r3, #0]
 80074c0:	6802      	ldr	r2, [r0, #0]
 80074c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074c6:	6293      	str	r3, [r2, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80074c8:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80074ca:	3302      	adds	r3, #2
 80074cc:	6503      	str	r3, [r0, #80]	; 0x50
      huart->TxXferCount--;
 80074ce:	f8b0 3056 	ldrh.w	r3, [r0, #86]	; 0x56
 80074d2:	3b01      	subs	r3, #1
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
}
 80074da:	e7ea      	b.n	80074b2 <UART_TxISR_16BIT+0x8>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80074dc:	6802      	ldr	r2, [r0, #0]
 80074de:	6813      	ldr	r3, [r2, #0]
 80074e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80074e4:	6013      	str	r3, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80074e6:	6802      	ldr	r2, [r0, #0]
 80074e8:	6813      	ldr	r3, [r2, #0]
 80074ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80074ee:	6013      	str	r3, [r2, #0]
 80074f0:	4770      	bx	lr

080074f2 <UART_TxISR_8BIT_FIFOEN>:
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80074f2:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 80074f6:	2b21      	cmp	r3, #33	; 0x21
 80074f8:	d000      	beq.n	80074fc <UART_TxISR_8BIT_FIFOEN+0xa>
      {
        /* Nothing to do */
      }
    }
  }
}
 80074fa:	4770      	bx	lr
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80074fc:	f8b0 306a 	ldrh.w	r3, [r0, #106]	; 0x6a
 8007500:	e00c      	b.n	800751c <UART_TxISR_8BIT_FIFOEN+0x2a>
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8007502:	6802      	ldr	r2, [r0, #0]
 8007504:	6893      	ldr	r3, [r2, #8]
 8007506:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800750a:	6093      	str	r3, [r2, #8]
        SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800750c:	6802      	ldr	r2, [r0, #0]
 800750e:	6813      	ldr	r3, [r2, #0]
 8007510:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007514:	6013      	str	r3, [r2, #0]
        break; /* force exit loop */
 8007516:	4770      	bx	lr
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8007518:	3b01      	subs	r3, #1
 800751a:	b29b      	uxth	r3, r3
 800751c:	2b00      	cmp	r3, #0
 800751e:	d0ec      	beq.n	80074fa <UART_TxISR_8BIT_FIFOEN+0x8>
      if (huart->TxXferCount == 0U)
 8007520:	f8b0 2056 	ldrh.w	r2, [r0, #86]	; 0x56
 8007524:	b292      	uxth	r2, r2
 8007526:	2a00      	cmp	r2, #0
 8007528:	d0eb      	beq.n	8007502 <UART_TxISR_8BIT_FIFOEN+0x10>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800752a:	6802      	ldr	r2, [r0, #0]
 800752c:	69d1      	ldr	r1, [r2, #28]
 800752e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007532:	d0f1      	beq.n	8007518 <UART_TxISR_8BIT_FIFOEN+0x26>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8007534:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8007536:	7809      	ldrb	r1, [r1, #0]
 8007538:	6291      	str	r1, [r2, #40]	; 0x28
        huart->pTxBuffPtr++;
 800753a:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800753c:	3201      	adds	r2, #1
 800753e:	6502      	str	r2, [r0, #80]	; 0x50
        huart->TxXferCount--;
 8007540:	f8b0 2056 	ldrh.w	r2, [r0, #86]	; 0x56
 8007544:	3a01      	subs	r2, #1
 8007546:	b292      	uxth	r2, r2
 8007548:	f8a0 2056 	strh.w	r2, [r0, #86]	; 0x56
 800754c:	e7e4      	b.n	8007518 <UART_TxISR_8BIT_FIFOEN+0x26>

0800754e <UART_TxISR_16BIT_FIFOEN>:
{
  uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800754e:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8007552:	2b21      	cmp	r3, #33	; 0x21
 8007554:	d000      	beq.n	8007558 <UART_TxISR_16BIT_FIFOEN+0xa>
      {
        /* Nothing to do */
      }
    }
  }
}
 8007556:	4770      	bx	lr
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8007558:	f8b0 306a 	ldrh.w	r3, [r0, #106]	; 0x6a
 800755c:	e00c      	b.n	8007578 <UART_TxISR_16BIT_FIFOEN+0x2a>
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800755e:	6802      	ldr	r2, [r0, #0]
 8007560:	6893      	ldr	r3, [r2, #8]
 8007562:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8007566:	6093      	str	r3, [r2, #8]
        SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007568:	6802      	ldr	r2, [r0, #0]
 800756a:	6813      	ldr	r3, [r2, #0]
 800756c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007570:	6013      	str	r3, [r2, #0]
        break; /* force exit loop */
 8007572:	4770      	bx	lr
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8007574:	3b01      	subs	r3, #1
 8007576:	b29b      	uxth	r3, r3
 8007578:	2b00      	cmp	r3, #0
 800757a:	d0ec      	beq.n	8007556 <UART_TxISR_16BIT_FIFOEN+0x8>
      if (huart->TxXferCount == 0U)
 800757c:	f8b0 2056 	ldrh.w	r2, [r0, #86]	; 0x56
 8007580:	b292      	uxth	r2, r2
 8007582:	2a00      	cmp	r2, #0
 8007584:	d0eb      	beq.n	800755e <UART_TxISR_16BIT_FIFOEN+0x10>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8007586:	6802      	ldr	r2, [r0, #0]
 8007588:	69d1      	ldr	r1, [r2, #28]
 800758a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800758e:	d0f1      	beq.n	8007574 <UART_TxISR_16BIT_FIFOEN+0x26>
        tmp = (uint16_t *) huart->pTxBuffPtr;
 8007590:	6d01      	ldr	r1, [r0, #80]	; 0x50
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8007592:	8809      	ldrh	r1, [r1, #0]
 8007594:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8007598:	6291      	str	r1, [r2, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 800759a:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800759c:	3202      	adds	r2, #2
 800759e:	6502      	str	r2, [r0, #80]	; 0x50
        huart->TxXferCount--;
 80075a0:	f8b0 2056 	ldrh.w	r2, [r0, #86]	; 0x56
 80075a4:	3a01      	subs	r2, #1
 80075a6:	b292      	uxth	r2, r2
 80075a8:	f8a0 2056 	strh.w	r2, [r0, #86]	; 0x56
 80075ac:	e7e2      	b.n	8007574 <UART_TxISR_16BIT_FIFOEN+0x26>
	...

080075b0 <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 80075b0:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 80075b4:	2b20      	cmp	r3, #32
 80075b6:	d146      	bne.n	8007646 <HAL_UART_Transmit_IT+0x96>
    if ((pData == NULL) || (Size == 0U))
 80075b8:	2900      	cmp	r1, #0
 80075ba:	d046      	beq.n	800764a <HAL_UART_Transmit_IT+0x9a>
 80075bc:	2a00      	cmp	r2, #0
 80075be:	d046      	beq.n	800764e <HAL_UART_Transmit_IT+0x9e>
    __HAL_LOCK(huart);
 80075c0:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 80075c4:	2b01      	cmp	r3, #1
 80075c6:	d044      	beq.n	8007652 <HAL_UART_Transmit_IT+0xa2>
 80075c8:	2301      	movs	r3, #1
 80075ca:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
    huart->pTxBuffPtr  = pData;
 80075ce:	6501      	str	r1, [r0, #80]	; 0x50
    huart->TxXferSize  = Size;
 80075d0:	f8a0 2054 	strh.w	r2, [r0, #84]	; 0x54
    huart->TxXferCount = Size;
 80075d4:	f8a0 2056 	strh.w	r2, [r0, #86]	; 0x56
    huart->TxISR       = NULL;
 80075d8:	2300      	movs	r3, #0
 80075da:	6703      	str	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075dc:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80075e0:	2321      	movs	r3, #33	; 0x21
 80075e2:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80075e6:	6e43      	ldr	r3, [r0, #100]	; 0x64
 80075e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80075ec:	d00f      	beq.n	800760e <HAL_UART_Transmit_IT+0x5e>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075ee:	6883      	ldr	r3, [r0, #8]
 80075f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075f4:	d021      	beq.n	800763a <HAL_UART_Transmit_IT+0x8a>
        huart->TxISR = UART_TxISR_8BIT;
 80075f6:	4b18      	ldr	r3, [pc, #96]	; (8007658 <HAL_UART_Transmit_IT+0xa8>)
 80075f8:	6703      	str	r3, [r0, #112]	; 0x70
      __HAL_UNLOCK(huart);
 80075fa:	2300      	movs	r3, #0
 80075fc:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
      SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8007600:	6801      	ldr	r1, [r0, #0]
 8007602:	680a      	ldr	r2, [r1, #0]
 8007604:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007608:	600a      	str	r2, [r1, #0]
    return HAL_OK;
 800760a:	4618      	mov	r0, r3
 800760c:	4770      	bx	lr
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800760e:	6883      	ldr	r3, [r0, #8]
 8007610:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007614:	d00b      	beq.n	800762e <HAL_UART_Transmit_IT+0x7e>
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8007616:	4b11      	ldr	r3, [pc, #68]	; (800765c <HAL_UART_Transmit_IT+0xac>)
 8007618:	6703      	str	r3, [r0, #112]	; 0x70
      __HAL_UNLOCK(huart);
 800761a:	2300      	movs	r3, #0
 800761c:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
      SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8007620:	6801      	ldr	r1, [r0, #0]
 8007622:	688a      	ldr	r2, [r1, #8]
 8007624:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8007628:	608a      	str	r2, [r1, #8]
    return HAL_OK;
 800762a:	4618      	mov	r0, r3
 800762c:	4770      	bx	lr
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800762e:	6903      	ldr	r3, [r0, #16]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d1f0      	bne.n	8007616 <HAL_UART_Transmit_IT+0x66>
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8007634:	4b0a      	ldr	r3, [pc, #40]	; (8007660 <HAL_UART_Transmit_IT+0xb0>)
 8007636:	6703      	str	r3, [r0, #112]	; 0x70
 8007638:	e7ef      	b.n	800761a <HAL_UART_Transmit_IT+0x6a>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800763a:	6903      	ldr	r3, [r0, #16]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d1da      	bne.n	80075f6 <HAL_UART_Transmit_IT+0x46>
        huart->TxISR = UART_TxISR_16BIT;
 8007640:	4b08      	ldr	r3, [pc, #32]	; (8007664 <HAL_UART_Transmit_IT+0xb4>)
 8007642:	6703      	str	r3, [r0, #112]	; 0x70
 8007644:	e7d9      	b.n	80075fa <HAL_UART_Transmit_IT+0x4a>
    return HAL_BUSY;
 8007646:	2002      	movs	r0, #2
 8007648:	4770      	bx	lr
      return HAL_ERROR;
 800764a:	2001      	movs	r0, #1
 800764c:	4770      	bx	lr
 800764e:	2001      	movs	r0, #1
 8007650:	4770      	bx	lr
    __HAL_LOCK(huart);
 8007652:	2002      	movs	r0, #2
}
 8007654:	4770      	bx	lr
 8007656:	bf00      	nop
 8007658:	08007467 	.word	0x08007467
 800765c:	080074f3 	.word	0x080074f3
 8007660:	0800754f 	.word	0x0800754f
 8007664:	080074ab 	.word	0x080074ab

08007668 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8007668:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 800766c:	2b20      	cmp	r3, #32
 800766e:	d17f      	bne.n	8007770 <HAL_UART_Receive_IT+0x108>
    if ((pData == NULL) || (Size == 0U))
 8007670:	2900      	cmp	r1, #0
 8007672:	d07f      	beq.n	8007774 <HAL_UART_Receive_IT+0x10c>
 8007674:	2a00      	cmp	r2, #0
 8007676:	d07f      	beq.n	8007778 <HAL_UART_Receive_IT+0x110>
    __HAL_LOCK(huart);
 8007678:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 800767c:	2b01      	cmp	r3, #1
 800767e:	d07d      	beq.n	800777c <HAL_UART_Receive_IT+0x114>
 8007680:	2301      	movs	r3, #1
 8007682:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
    huart->pRxBuffPtr  = pData;
 8007686:	6581      	str	r1, [r0, #88]	; 0x58
    huart->RxXferSize  = Size;
 8007688:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
    huart->RxXferCount = Size;
 800768c:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
    huart->RxISR       = NULL;
 8007690:	2300      	movs	r3, #0
 8007692:	66c3      	str	r3, [r0, #108]	; 0x6c
    UART_MASK_COMPUTATION(huart);
 8007694:	6883      	ldr	r3, [r0, #8]
 8007696:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800769a:	d006      	beq.n	80076aa <HAL_UART_Receive_IT+0x42>
 800769c:	b9a3      	cbnz	r3, 80076c8 <HAL_UART_Receive_IT+0x60>
 800769e:	6903      	ldr	r3, [r0, #16]
 80076a0:	b973      	cbnz	r3, 80076c0 <HAL_UART_Receive_IT+0x58>
 80076a2:	23ff      	movs	r3, #255	; 0xff
 80076a4:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 80076a8:	e014      	b.n	80076d4 <HAL_UART_Receive_IT+0x6c>
 80076aa:	6903      	ldr	r3, [r0, #16]
 80076ac:	b923      	cbnz	r3, 80076b8 <HAL_UART_Receive_IT+0x50>
 80076ae:	f240 13ff 	movw	r3, #511	; 0x1ff
 80076b2:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 80076b6:	e00d      	b.n	80076d4 <HAL_UART_Receive_IT+0x6c>
 80076b8:	23ff      	movs	r3, #255	; 0xff
 80076ba:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 80076be:	e009      	b.n	80076d4 <HAL_UART_Receive_IT+0x6c>
 80076c0:	237f      	movs	r3, #127	; 0x7f
 80076c2:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 80076c6:	e005      	b.n	80076d4 <HAL_UART_Receive_IT+0x6c>
 80076c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80076cc:	d021      	beq.n	8007712 <HAL_UART_Receive_IT+0xaa>
 80076ce:	2300      	movs	r3, #0
 80076d0:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076d4:	2300      	movs	r3, #0
 80076d6:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80076da:	2322      	movs	r3, #34	; 0x22
 80076dc:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076e0:	6801      	ldr	r1, [r0, #0]
 80076e2:	688b      	ldr	r3, [r1, #8]
 80076e4:	f043 0301 	orr.w	r3, r3, #1
 80076e8:	608b      	str	r3, [r1, #8]
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80076ea:	6e43      	ldr	r3, [r0, #100]	; 0x64
 80076ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80076f0:	d019      	beq.n	8007726 <HAL_UART_Receive_IT+0xbe>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076f2:	6883      	ldr	r3, [r0, #8]
 80076f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076f8:	d034      	beq.n	8007764 <HAL_UART_Receive_IT+0xfc>
        huart->RxISR = UART_RxISR_8BIT;
 80076fa:	4b21      	ldr	r3, [pc, #132]	; (8007780 <HAL_UART_Receive_IT+0x118>)
 80076fc:	66c3      	str	r3, [r0, #108]	; 0x6c
      __HAL_UNLOCK(huart);
 80076fe:	2300      	movs	r3, #0
 8007700:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007704:	6801      	ldr	r1, [r0, #0]
 8007706:	680a      	ldr	r2, [r1, #0]
 8007708:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800770c:	600a      	str	r2, [r1, #0]
    return HAL_OK;
 800770e:	4618      	mov	r0, r3
 8007710:	4770      	bx	lr
    UART_MASK_COMPUTATION(huart);
 8007712:	6903      	ldr	r3, [r0, #16]
 8007714:	b91b      	cbnz	r3, 800771e <HAL_UART_Receive_IT+0xb6>
 8007716:	237f      	movs	r3, #127	; 0x7f
 8007718:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 800771c:	e7da      	b.n	80076d4 <HAL_UART_Receive_IT+0x6c>
 800771e:	233f      	movs	r3, #63	; 0x3f
 8007720:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8007724:	e7d6      	b.n	80076d4 <HAL_UART_Receive_IT+0x6c>
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007726:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 800772a:	4293      	cmp	r3, r2
 800772c:	d8e1      	bhi.n	80076f2 <HAL_UART_Receive_IT+0x8a>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800772e:	6883      	ldr	r3, [r0, #8]
 8007730:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007734:	d010      	beq.n	8007758 <HAL_UART_Receive_IT+0xf0>
        huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007736:	4b13      	ldr	r3, [pc, #76]	; (8007784 <HAL_UART_Receive_IT+0x11c>)
 8007738:	66c3      	str	r3, [r0, #108]	; 0x6c
      __HAL_UNLOCK(huart);
 800773a:	2300      	movs	r3, #0
 800773c:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007740:	6801      	ldr	r1, [r0, #0]
 8007742:	680a      	ldr	r2, [r1, #0]
 8007744:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007748:	600a      	str	r2, [r1, #0]
      SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800774a:	6801      	ldr	r1, [r0, #0]
 800774c:	688a      	ldr	r2, [r1, #8]
 800774e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007752:	608a      	str	r2, [r1, #8]
    return HAL_OK;
 8007754:	4618      	mov	r0, r3
      SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007756:	4770      	bx	lr
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007758:	6903      	ldr	r3, [r0, #16]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d1eb      	bne.n	8007736 <HAL_UART_Receive_IT+0xce>
        huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800775e:	4b0a      	ldr	r3, [pc, #40]	; (8007788 <HAL_UART_Receive_IT+0x120>)
 8007760:	66c3      	str	r3, [r0, #108]	; 0x6c
 8007762:	e7ea      	b.n	800773a <HAL_UART_Receive_IT+0xd2>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007764:	6903      	ldr	r3, [r0, #16]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d1c7      	bne.n	80076fa <HAL_UART_Receive_IT+0x92>
        huart->RxISR = UART_RxISR_16BIT;
 800776a:	4b08      	ldr	r3, [pc, #32]	; (800778c <HAL_UART_Receive_IT+0x124>)
 800776c:	66c3      	str	r3, [r0, #108]	; 0x6c
 800776e:	e7c6      	b.n	80076fe <HAL_UART_Receive_IT+0x96>
    return HAL_BUSY;
 8007770:	2002      	movs	r0, #2
 8007772:	4770      	bx	lr
      return HAL_ERROR;
 8007774:	2001      	movs	r0, #1
 8007776:	4770      	bx	lr
 8007778:	2001      	movs	r0, #1
 800777a:	4770      	bx	lr
    __HAL_LOCK(huart);
 800777c:	2002      	movs	r0, #2
}
 800777e:	4770      	bx	lr
 8007780:	08007791 	.word	0x08007791
 8007784:	0800785d 	.word	0x0800785d
 8007788:	08007909 	.word	0x08007909
 800778c:	080077f7 	.word	0x080077f7

08007790 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007790:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
 8007792:	f8b0 3060 	ldrh.w	r3, [r0, #96]	; 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007796:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 800779a:	2a22      	cmp	r2, #34	; 0x22
 800779c:	d005      	beq.n	80077aa <UART_RxISR_8BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800779e:	6802      	ldr	r2, [r0, #0]
 80077a0:	6993      	ldr	r3, [r2, #24]
 80077a2:	f043 0308 	orr.w	r3, r3, #8
 80077a6:	6193      	str	r3, [r2, #24]
  }
}
 80077a8:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80077aa:	6802      	ldr	r2, [r0, #0]
 80077ac:	6a51      	ldr	r1, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80077ae:	b2db      	uxtb	r3, r3
 80077b0:	6d82      	ldr	r2, [r0, #88]	; 0x58
 80077b2:	400b      	ands	r3, r1
 80077b4:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 80077b6:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80077b8:	3301      	adds	r3, #1
 80077ba:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 80077bc:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 80077c0:	3b01      	subs	r3, #1
 80077c2:	b29b      	uxth	r3, r3
 80077c4:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 80077c8:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 80077cc:	b29b      	uxth	r3, r3
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d1ea      	bne.n	80077a8 <UART_RxISR_8BIT+0x18>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80077d2:	6802      	ldr	r2, [r0, #0]
 80077d4:	6813      	ldr	r3, [r2, #0]
 80077d6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80077da:	6013      	str	r3, [r2, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077dc:	6802      	ldr	r2, [r0, #0]
 80077de:	6893      	ldr	r3, [r2, #8]
 80077e0:	f023 0301 	bic.w	r3, r3, #1
 80077e4:	6093      	str	r3, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 80077e6:	2320      	movs	r3, #32
 80077e8:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
      huart->RxISR = NULL;
 80077ec:	2300      	movs	r3, #0
 80077ee:	66c3      	str	r3, [r0, #108]	; 0x6c
      HAL_UART_RxCpltCallback(huart);
 80077f0:	f7fa fe66 	bl	80024c0 <HAL_UART_RxCpltCallback>
 80077f4:	e7d8      	b.n	80077a8 <UART_RxISR_8BIT+0x18>

080077f6 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80077f6:	b508      	push	{r3, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80077f8:	f8b0 2060 	ldrh.w	r2, [r0, #96]	; 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80077fc:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8007800:	2b22      	cmp	r3, #34	; 0x22
 8007802:	d005      	beq.n	8007810 <UART_RxISR_16BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007804:	6802      	ldr	r2, [r0, #0]
 8007806:	6993      	ldr	r3, [r2, #24]
 8007808:	f043 0308 	orr.w	r3, r3, #8
 800780c:	6193      	str	r3, [r2, #24]
  }
}
 800780e:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007810:	6803      	ldr	r3, [r0, #0]
 8007812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007814:	6d81      	ldr	r1, [r0, #88]	; 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 8007816:	4013      	ands	r3, r2
 8007818:	800b      	strh	r3, [r1, #0]
    huart->pRxBuffPtr += 2U;
 800781a:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800781c:	3302      	adds	r3, #2
 800781e:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8007820:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8007824:	3b01      	subs	r3, #1
 8007826:	b29b      	uxth	r3, r3
 8007828:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 800782c:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8007830:	b29b      	uxth	r3, r3
 8007832:	2b00      	cmp	r3, #0
 8007834:	d1eb      	bne.n	800780e <UART_RxISR_16BIT+0x18>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007836:	6802      	ldr	r2, [r0, #0]
 8007838:	6813      	ldr	r3, [r2, #0]
 800783a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800783e:	6013      	str	r3, [r2, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007840:	6802      	ldr	r2, [r0, #0]
 8007842:	6893      	ldr	r3, [r2, #8]
 8007844:	f023 0301 	bic.w	r3, r3, #1
 8007848:	6093      	str	r3, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 800784a:	2320      	movs	r3, #32
 800784c:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
      huart->RxISR = NULL;
 8007850:	2300      	movs	r3, #0
 8007852:	66c3      	str	r3, [r0, #108]	; 0x6c
      HAL_UART_RxCpltCallback(huart);
 8007854:	f7fa fe34 	bl	80024c0 <HAL_UART_RxCpltCallback>
 8007858:	e7d9      	b.n	800780e <UART_RxISR_16BIT+0x18>
	...

0800785c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800785c:	b570      	push	{r4, r5, r6, lr}
  uint16_t  uhMask = huart->Mask;
 800785e:	f8b0 5060 	ldrh.w	r5, [r0, #96]	; 0x60
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007862:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8007866:	2b22      	cmp	r3, #34	; 0x22
 8007868:	d005      	beq.n	8007876 <UART_RxISR_8BIT_FIFOEN+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800786a:	6802      	ldr	r2, [r0, #0]
 800786c:	6993      	ldr	r3, [r2, #24]
 800786e:	f043 0308 	orr.w	r3, r3, #8
 8007872:	6193      	str	r3, [r2, #24]
  }
}
 8007874:	bd70      	pop	{r4, r5, r6, pc}
 8007876:	4604      	mov	r4, r0
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8007878:	f8b0 6068 	ldrh.w	r6, [r0, #104]	; 0x68
 800787c:	e001      	b.n	8007882 <UART_RxISR_8BIT_FIFOEN+0x26>
 800787e:	3e01      	subs	r6, #1
 8007880:	b2b6      	uxth	r6, r6
 8007882:	b346      	cbz	r6, 80078d6 <UART_RxISR_8BIT_FIFOEN+0x7a>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007884:	6823      	ldr	r3, [r4, #0]
 8007886:	6a59      	ldr	r1, [r3, #36]	; 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007888:	b2eb      	uxtb	r3, r5
 800788a:	6da2      	ldr	r2, [r4, #88]	; 0x58
 800788c:	400b      	ands	r3, r1
 800788e:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 8007890:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007892:	3301      	adds	r3, #1
 8007894:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8007896:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800789a:	3b01      	subs	r3, #1
 800789c:	b29b      	uxth	r3, r3
 800789e:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      if (huart->RxXferCount == 0U)
 80078a2:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80078a6:	b29b      	uxth	r3, r3
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d1e8      	bne.n	800787e <UART_RxISR_8BIT_FIFOEN+0x22>
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078ac:	6822      	ldr	r2, [r4, #0]
 80078ae:	6813      	ldr	r3, [r2, #0]
 80078b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80078b4:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80078b6:	6822      	ldr	r2, [r4, #0]
 80078b8:	6893      	ldr	r3, [r2, #8]
 80078ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80078be:	f023 0301 	bic.w	r3, r3, #1
 80078c2:	6093      	str	r3, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 80078c4:	2320      	movs	r3, #32
 80078c6:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
        huart->RxISR = NULL;
 80078ca:	2300      	movs	r3, #0
 80078cc:	66e3      	str	r3, [r4, #108]	; 0x6c
        HAL_UART_RxCpltCallback(huart);
 80078ce:	4620      	mov	r0, r4
 80078d0:	f7fa fdf6 	bl	80024c0 <HAL_UART_RxCpltCallback>
 80078d4:	e7d3      	b.n	800787e <UART_RxISR_8BIT_FIFOEN+0x22>
    rxdatacount = huart->RxXferCount;
 80078d6:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80078da:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d0c9      	beq.n	8007874 <UART_RxISR_8BIT_FIFOEN+0x18>
 80078e0:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 80078e4:	429a      	cmp	r2, r3
 80078e6:	d9c5      	bls.n	8007874 <UART_RxISR_8BIT_FIFOEN+0x18>
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80078e8:	6822      	ldr	r2, [r4, #0]
 80078ea:	6893      	ldr	r3, [r2, #8]
 80078ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80078f0:	6093      	str	r3, [r2, #8]
      huart->RxISR = UART_RxISR_8BIT;
 80078f2:	4b04      	ldr	r3, [pc, #16]	; (8007904 <UART_RxISR_8BIT_FIFOEN+0xa8>)
 80078f4:	66e3      	str	r3, [r4, #108]	; 0x6c
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80078f6:	6822      	ldr	r2, [r4, #0]
 80078f8:	6813      	ldr	r3, [r2, #0]
 80078fa:	f043 0320 	orr.w	r3, r3, #32
 80078fe:	6013      	str	r3, [r2, #0]
 8007900:	e7b8      	b.n	8007874 <UART_RxISR_8BIT_FIFOEN+0x18>
 8007902:	bf00      	nop
 8007904:	08007791 	.word	0x08007791

08007908 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007908:	b570      	push	{r4, r5, r6, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800790a:	f8b0 6060 	ldrh.w	r6, [r0, #96]	; 0x60
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800790e:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8007912:	2b22      	cmp	r3, #34	; 0x22
 8007914:	d005      	beq.n	8007922 <UART_RxISR_16BIT_FIFOEN+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007916:	6802      	ldr	r2, [r0, #0]
 8007918:	6993      	ldr	r3, [r2, #24]
 800791a:	f043 0308 	orr.w	r3, r3, #8
 800791e:	6193      	str	r3, [r2, #24]
  }
}
 8007920:	bd70      	pop	{r4, r5, r6, pc}
 8007922:	4604      	mov	r4, r0
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8007924:	f8b0 5068 	ldrh.w	r5, [r0, #104]	; 0x68
 8007928:	e001      	b.n	800792e <UART_RxISR_16BIT_FIFOEN+0x26>
 800792a:	3d01      	subs	r5, #1
 800792c:	b2ad      	uxth	r5, r5
 800792e:	b33d      	cbz	r5, 8007980 <UART_RxISR_16BIT_FIFOEN+0x78>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007930:	6823      	ldr	r3, [r4, #0]
 8007932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007934:	6da2      	ldr	r2, [r4, #88]	; 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 8007936:	4033      	ands	r3, r6
 8007938:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 800793a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800793c:	3302      	adds	r3, #2
 800793e:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8007940:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8007944:	3b01      	subs	r3, #1
 8007946:	b29b      	uxth	r3, r3
 8007948:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      if (huart->RxXferCount == 0U)
 800794c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8007950:	b29b      	uxth	r3, r3
 8007952:	2b00      	cmp	r3, #0
 8007954:	d1e9      	bne.n	800792a <UART_RxISR_16BIT_FIFOEN+0x22>
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007956:	6822      	ldr	r2, [r4, #0]
 8007958:	6813      	ldr	r3, [r2, #0]
 800795a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800795e:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007960:	6822      	ldr	r2, [r4, #0]
 8007962:	6893      	ldr	r3, [r2, #8]
 8007964:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007968:	f023 0301 	bic.w	r3, r3, #1
 800796c:	6093      	str	r3, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 800796e:	2320      	movs	r3, #32
 8007970:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
        huart->RxISR = NULL;
 8007974:	2300      	movs	r3, #0
 8007976:	66e3      	str	r3, [r4, #108]	; 0x6c
        HAL_UART_RxCpltCallback(huart);
 8007978:	4620      	mov	r0, r4
 800797a:	f7fa fda1 	bl	80024c0 <HAL_UART_RxCpltCallback>
 800797e:	e7d4      	b.n	800792a <UART_RxISR_16BIT_FIFOEN+0x22>
    rxdatacount = huart->RxXferCount;
 8007980:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8007984:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007986:	2b00      	cmp	r3, #0
 8007988:	d0ca      	beq.n	8007920 <UART_RxISR_16BIT_FIFOEN+0x18>
 800798a:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 800798e:	429a      	cmp	r2, r3
 8007990:	d9c6      	bls.n	8007920 <UART_RxISR_16BIT_FIFOEN+0x18>
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007992:	6822      	ldr	r2, [r4, #0]
 8007994:	6893      	ldr	r3, [r2, #8]
 8007996:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800799a:	6093      	str	r3, [r2, #8]
      huart->RxISR = UART_RxISR_16BIT;
 800799c:	4b03      	ldr	r3, [pc, #12]	; (80079ac <UART_RxISR_16BIT_FIFOEN+0xa4>)
 800799e:	66e3      	str	r3, [r4, #108]	; 0x6c
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80079a0:	6822      	ldr	r2, [r4, #0]
 80079a2:	6813      	ldr	r3, [r2, #0]
 80079a4:	f043 0320 	orr.w	r3, r3, #32
 80079a8:	6013      	str	r3, [r2, #0]
 80079aa:	e7b9      	b.n	8007920 <UART_RxISR_16BIT_FIFOEN+0x18>
 80079ac:	080077f7 	.word	0x080077f7

080079b0 <UART_SetConfig>:
{
 80079b0:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 80079b4:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 80079b6:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80079b8:	6883      	ldr	r3, [r0, #8]
 80079ba:	6902      	ldr	r2, [r0, #16]
 80079bc:	4313      	orrs	r3, r2
 80079be:	6942      	ldr	r2, [r0, #20]
 80079c0:	4313      	orrs	r3, r2
 80079c2:	69c2      	ldr	r2, [r0, #28]
 80079c4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)huart->FifoMode;
 80079c6:	6e42      	ldr	r2, [r0, #100]	; 0x64
 80079c8:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80079ca:	6808      	ldr	r0, [r1, #0]
 80079cc:	4aa1      	ldr	r2, [pc, #644]	; (8007c54 <UART_SetConfig+0x2a4>)
 80079ce:	4002      	ands	r2, r0
 80079d0:	431a      	orrs	r2, r3
 80079d2:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80079d4:	6822      	ldr	r2, [r4, #0]
 80079d6:	6853      	ldr	r3, [r2, #4]
 80079d8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80079dc:	68e1      	ldr	r1, [r4, #12]
 80079de:	430b      	orrs	r3, r1
 80079e0:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80079e2:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80079e4:	6822      	ldr	r2, [r4, #0]
 80079e6:	4b9c      	ldr	r3, [pc, #624]	; (8007c58 <UART_SetConfig+0x2a8>)
 80079e8:	429a      	cmp	r2, r3
 80079ea:	d001      	beq.n	80079f0 <UART_SetConfig+0x40>
    tmpreg |= huart->Init.OneBitSampling;
 80079ec:	6a23      	ldr	r3, [r4, #32]
 80079ee:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80079f0:	6893      	ldr	r3, [r2, #8]
 80079f2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80079f6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80079fa:	430b      	orrs	r3, r1
 80079fc:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80079fe:	6822      	ldr	r2, [r4, #0]
 8007a00:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8007a02:	f023 030f 	bic.w	r3, r3, #15
 8007a06:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007a08:	430b      	orrs	r3, r1
 8007a0a:	62d3      	str	r3, [r2, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007a0c:	6823      	ldr	r3, [r4, #0]
 8007a0e:	4a93      	ldr	r2, [pc, #588]	; (8007c5c <UART_SetConfig+0x2ac>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d019      	beq.n	8007a48 <UART_SetConfig+0x98>
 8007a14:	4a90      	ldr	r2, [pc, #576]	; (8007c58 <UART_SetConfig+0x2a8>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d02a      	beq.n	8007a70 <UART_SetConfig+0xc0>
 8007a1a:	2510      	movs	r5, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 8007a1c:	4a8e      	ldr	r2, [pc, #568]	; (8007c58 <UART_SetConfig+0x2a8>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d043      	beq.n	8007aaa <UART_SetConfig+0xfa>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007a22:	69e3      	ldr	r3, [r4, #28]
 8007a24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a28:	f000 8307 	beq.w	800803a <UART_SetConfig+0x68a>
    switch (clocksource)
 8007a2c:	3d01      	subs	r5, #1
 8007a2e:	2d07      	cmp	r5, #7
 8007a30:	f200 854f 	bhi.w	80084d2 <UART_SetConfig+0xb22>
 8007a34:	e8df f015 	tbh	[pc, r5, lsl #1]
 8007a38:	046e041e 	.word	0x046e041e
 8007a3c:	04ca054d 	.word	0x04ca054d
 8007a40:	054d054d 	.word	0x054d054d
 8007a44:	0508054d 	.word	0x0508054d
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8007a48:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007a4c:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8007a50:	f002 0203 	and.w	r2, r2, #3
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007a54:	2a03      	cmp	r2, #3
 8007a56:	d809      	bhi.n	8007a6c <UART_SetConfig+0xbc>
 8007a58:	e8df f002 	tbb	[pc, r2]
 8007a5c:	06230402 	.word	0x06230402
 8007a60:	2501      	movs	r5, #1
 8007a62:	e7db      	b.n	8007a1c <UART_SetConfig+0x6c>
 8007a64:	2504      	movs	r5, #4
 8007a66:	e7d9      	b.n	8007a1c <UART_SetConfig+0x6c>
 8007a68:	2508      	movs	r5, #8
 8007a6a:	e7d7      	b.n	8007a1c <UART_SetConfig+0x6c>
 8007a6c:	2510      	movs	r5, #16
 8007a6e:	e7d5      	b.n	8007a1c <UART_SetConfig+0x6c>
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8007a70:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007a74:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8007a78:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8007a7c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8007a80:	d00b      	beq.n	8007a9a <UART_SetConfig+0xea>
 8007a82:	d907      	bls.n	8007a94 <UART_SetConfig+0xe4>
 8007a84:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8007a88:	d00d      	beq.n	8007aa6 <UART_SetConfig+0xf6>
 8007a8a:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8007a8e:	d106      	bne.n	8007a9e <UART_SetConfig+0xee>
 8007a90:	2508      	movs	r5, #8
 8007a92:	e7c3      	b.n	8007a1c <UART_SetConfig+0x6c>
 8007a94:	b91a      	cbnz	r2, 8007a9e <UART_SetConfig+0xee>
 8007a96:	2500      	movs	r5, #0
 8007a98:	e7c0      	b.n	8007a1c <UART_SetConfig+0x6c>
 8007a9a:	2504      	movs	r5, #4
 8007a9c:	e7be      	b.n	8007a1c <UART_SetConfig+0x6c>
 8007a9e:	2510      	movs	r5, #16
 8007aa0:	e7bc      	b.n	8007a1c <UART_SetConfig+0x6c>
 8007aa2:	2502      	movs	r5, #2
 8007aa4:	e7ba      	b.n	8007a1c <UART_SetConfig+0x6c>
 8007aa6:	2502      	movs	r5, #2
 8007aa8:	e7b8      	b.n	8007a1c <UART_SetConfig+0x6c>
    switch (clocksource)
 8007aaa:	2d08      	cmp	r5, #8
 8007aac:	f200 8514 	bhi.w	80084d8 <UART_SetConfig+0xb28>
 8007ab0:	e8df f015 	tbh	[pc, r5, lsl #1]
 8007ab4:	05120009 	.word	0x05120009
 8007ab8:	0512005a 	.word	0x0512005a
 8007abc:	05120078 	.word	0x05120078
 8007ac0:	05120512 	.word	0x05120512
 8007ac4:	00af      	.short	0x00af
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8007ac6:	f7fe fcd1 	bl	800646c <HAL_RCC_GetPCLK1Freq>
 8007aca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007acc:	b1d3      	cbz	r3, 8007b04 <UART_SetConfig+0x154>
 8007ace:	2b01      	cmp	r3, #1
 8007ad0:	d036      	beq.n	8007b40 <UART_SetConfig+0x190>
 8007ad2:	2b02      	cmp	r3, #2
 8007ad4:	d036      	beq.n	8007b44 <UART_SetConfig+0x194>
 8007ad6:	2b03      	cmp	r3, #3
 8007ad8:	d036      	beq.n	8007b48 <UART_SetConfig+0x198>
 8007ada:	2b04      	cmp	r3, #4
 8007adc:	d036      	beq.n	8007b4c <UART_SetConfig+0x19c>
 8007ade:	2b05      	cmp	r3, #5
 8007ae0:	d036      	beq.n	8007b50 <UART_SetConfig+0x1a0>
 8007ae2:	2b06      	cmp	r3, #6
 8007ae4:	d036      	beq.n	8007b54 <UART_SetConfig+0x1a4>
 8007ae6:	2b07      	cmp	r3, #7
 8007ae8:	d036      	beq.n	8007b58 <UART_SetConfig+0x1a8>
 8007aea:	2b08      	cmp	r3, #8
 8007aec:	d036      	beq.n	8007b5c <UART_SetConfig+0x1ac>
 8007aee:	2b09      	cmp	r3, #9
 8007af0:	d036      	beq.n	8007b60 <UART_SetConfig+0x1b0>
 8007af2:	2b0a      	cmp	r3, #10
 8007af4:	d036      	beq.n	8007b64 <UART_SetConfig+0x1b4>
 8007af6:	2b0b      	cmp	r3, #11
 8007af8:	d001      	beq.n	8007afe <UART_SetConfig+0x14e>
 8007afa:	2301      	movs	r3, #1
 8007afc:	e003      	b.n	8007b06 <UART_SetConfig+0x156>
 8007afe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007b02:	e000      	b.n	8007b06 <UART_SetConfig+0x156>
 8007b04:	2301      	movs	r3, #1
 8007b06:	fbb0 f0f3 	udiv	r0, r0, r3
    if (lpuart_ker_ck_pres != 0U)
 8007b0a:	2800      	cmp	r0, #0
 8007b0c:	f000 84e6 	beq.w	80084dc <UART_SetConfig+0xb2c>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007b10:	6862      	ldr	r2, [r4, #4]
 8007b12:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8007b16:	4283      	cmp	r3, r0
 8007b18:	f200 84e2 	bhi.w	80084e0 <UART_SetConfig+0xb30>
 8007b1c:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8007b20:	f200 84e0 	bhi.w	80084e4 <UART_SetConfig+0xb34>
        switch (clocksource)
 8007b24:	2d08      	cmp	r5, #8
 8007b26:	f200 8285 	bhi.w	8008034 <UART_SetConfig+0x684>
 8007b2a:	e8df f015 	tbh	[pc, r5, lsl #1]
 8007b2e:	00d0      	.short	0x00d0
 8007b30:	012f0283 	.word	0x012f0283
 8007b34:	01930283 	.word	0x01930283
 8007b38:	02830283 	.word	0x02830283
 8007b3c:	021f0283 	.word	0x021f0283
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8007b40:	2302      	movs	r3, #2
 8007b42:	e7e0      	b.n	8007b06 <UART_SetConfig+0x156>
 8007b44:	2304      	movs	r3, #4
 8007b46:	e7de      	b.n	8007b06 <UART_SetConfig+0x156>
 8007b48:	2306      	movs	r3, #6
 8007b4a:	e7dc      	b.n	8007b06 <UART_SetConfig+0x156>
 8007b4c:	2308      	movs	r3, #8
 8007b4e:	e7da      	b.n	8007b06 <UART_SetConfig+0x156>
 8007b50:	230a      	movs	r3, #10
 8007b52:	e7d8      	b.n	8007b06 <UART_SetConfig+0x156>
 8007b54:	230c      	movs	r3, #12
 8007b56:	e7d6      	b.n	8007b06 <UART_SetConfig+0x156>
 8007b58:	2310      	movs	r3, #16
 8007b5a:	e7d4      	b.n	8007b06 <UART_SetConfig+0x156>
 8007b5c:	2320      	movs	r3, #32
 8007b5e:	e7d2      	b.n	8007b06 <UART_SetConfig+0x156>
 8007b60:	2340      	movs	r3, #64	; 0x40
 8007b62:	e7d0      	b.n	8007b06 <UART_SetConfig+0x156>
 8007b64:	2380      	movs	r3, #128	; 0x80
 8007b66:	e7ce      	b.n	8007b06 <UART_SetConfig+0x156>
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8007b68:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d06f      	beq.n	8007c4e <UART_SetConfig+0x29e>
 8007b6e:	2b01      	cmp	r3, #1
 8007b70:	d078      	beq.n	8007c64 <UART_SetConfig+0x2b4>
 8007b72:	2b02      	cmp	r3, #2
 8007b74:	d078      	beq.n	8007c68 <UART_SetConfig+0x2b8>
 8007b76:	2b03      	cmp	r3, #3
 8007b78:	d078      	beq.n	8007c6c <UART_SetConfig+0x2bc>
 8007b7a:	2b04      	cmp	r3, #4
 8007b7c:	d078      	beq.n	8007c70 <UART_SetConfig+0x2c0>
 8007b7e:	2b05      	cmp	r3, #5
 8007b80:	d078      	beq.n	8007c74 <UART_SetConfig+0x2c4>
 8007b82:	2b06      	cmp	r3, #6
 8007b84:	d078      	beq.n	8007c78 <UART_SetConfig+0x2c8>
 8007b86:	2b07      	cmp	r3, #7
 8007b88:	d078      	beq.n	8007c7c <UART_SetConfig+0x2cc>
 8007b8a:	2b08      	cmp	r3, #8
 8007b8c:	d078      	beq.n	8007c80 <UART_SetConfig+0x2d0>
 8007b8e:	2b09      	cmp	r3, #9
 8007b90:	d078      	beq.n	8007c84 <UART_SetConfig+0x2d4>
 8007b92:	2b0a      	cmp	r3, #10
 8007b94:	d078      	beq.n	8007c88 <UART_SetConfig+0x2d8>
 8007b96:	2b0b      	cmp	r3, #11
 8007b98:	d001      	beq.n	8007b9e <UART_SetConfig+0x1ee>
 8007b9a:	4831      	ldr	r0, [pc, #196]	; (8007c60 <UART_SetConfig+0x2b0>)
 8007b9c:	e7b5      	b.n	8007b0a <UART_SetConfig+0x15a>
 8007b9e:	f24f 4024 	movw	r0, #62500	; 0xf424
 8007ba2:	e7b2      	b.n	8007b0a <UART_SetConfig+0x15a>
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8007ba4:	f7fe fbf4 	bl	8006390 <HAL_RCC_GetSysClockFreq>
 8007ba8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007baa:	b1d3      	cbz	r3, 8007be2 <UART_SetConfig+0x232>
 8007bac:	2b01      	cmp	r3, #1
 8007bae:	d01c      	beq.n	8007bea <UART_SetConfig+0x23a>
 8007bb0:	2b02      	cmp	r3, #2
 8007bb2:	d01c      	beq.n	8007bee <UART_SetConfig+0x23e>
 8007bb4:	2b03      	cmp	r3, #3
 8007bb6:	d01c      	beq.n	8007bf2 <UART_SetConfig+0x242>
 8007bb8:	2b04      	cmp	r3, #4
 8007bba:	d01c      	beq.n	8007bf6 <UART_SetConfig+0x246>
 8007bbc:	2b05      	cmp	r3, #5
 8007bbe:	d01c      	beq.n	8007bfa <UART_SetConfig+0x24a>
 8007bc0:	2b06      	cmp	r3, #6
 8007bc2:	d01c      	beq.n	8007bfe <UART_SetConfig+0x24e>
 8007bc4:	2b07      	cmp	r3, #7
 8007bc6:	d01c      	beq.n	8007c02 <UART_SetConfig+0x252>
 8007bc8:	2b08      	cmp	r3, #8
 8007bca:	d01c      	beq.n	8007c06 <UART_SetConfig+0x256>
 8007bcc:	2b09      	cmp	r3, #9
 8007bce:	d01c      	beq.n	8007c0a <UART_SetConfig+0x25a>
 8007bd0:	2b0a      	cmp	r3, #10
 8007bd2:	d01c      	beq.n	8007c0e <UART_SetConfig+0x25e>
 8007bd4:	2b0b      	cmp	r3, #11
 8007bd6:	d001      	beq.n	8007bdc <UART_SetConfig+0x22c>
 8007bd8:	2301      	movs	r3, #1
 8007bda:	e003      	b.n	8007be4 <UART_SetConfig+0x234>
 8007bdc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007be0:	e000      	b.n	8007be4 <UART_SetConfig+0x234>
 8007be2:	2301      	movs	r3, #1
 8007be4:	fbb0 f0f3 	udiv	r0, r0, r3
        break;
 8007be8:	e78f      	b.n	8007b0a <UART_SetConfig+0x15a>
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8007bea:	2302      	movs	r3, #2
 8007bec:	e7fa      	b.n	8007be4 <UART_SetConfig+0x234>
 8007bee:	2304      	movs	r3, #4
 8007bf0:	e7f8      	b.n	8007be4 <UART_SetConfig+0x234>
 8007bf2:	2306      	movs	r3, #6
 8007bf4:	e7f6      	b.n	8007be4 <UART_SetConfig+0x234>
 8007bf6:	2308      	movs	r3, #8
 8007bf8:	e7f4      	b.n	8007be4 <UART_SetConfig+0x234>
 8007bfa:	230a      	movs	r3, #10
 8007bfc:	e7f2      	b.n	8007be4 <UART_SetConfig+0x234>
 8007bfe:	230c      	movs	r3, #12
 8007c00:	e7f0      	b.n	8007be4 <UART_SetConfig+0x234>
 8007c02:	2310      	movs	r3, #16
 8007c04:	e7ee      	b.n	8007be4 <UART_SetConfig+0x234>
 8007c06:	2320      	movs	r3, #32
 8007c08:	e7ec      	b.n	8007be4 <UART_SetConfig+0x234>
 8007c0a:	2340      	movs	r3, #64	; 0x40
 8007c0c:	e7ea      	b.n	8007be4 <UART_SetConfig+0x234>
 8007c0e:	2380      	movs	r3, #128	; 0x80
 8007c10:	e7e8      	b.n	8007be4 <UART_SetConfig+0x234>
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8007c12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d039      	beq.n	8007c8c <UART_SetConfig+0x2dc>
 8007c18:	2b01      	cmp	r3, #1
 8007c1a:	d03a      	beq.n	8007c92 <UART_SetConfig+0x2e2>
 8007c1c:	2b02      	cmp	r3, #2
 8007c1e:	d03b      	beq.n	8007c98 <UART_SetConfig+0x2e8>
 8007c20:	2b03      	cmp	r3, #3
 8007c22:	d03c      	beq.n	8007c9e <UART_SetConfig+0x2ee>
 8007c24:	2b04      	cmp	r3, #4
 8007c26:	d03d      	beq.n	8007ca4 <UART_SetConfig+0x2f4>
 8007c28:	2b05      	cmp	r3, #5
 8007c2a:	d03e      	beq.n	8007caa <UART_SetConfig+0x2fa>
 8007c2c:	2b06      	cmp	r3, #6
 8007c2e:	d03f      	beq.n	8007cb0 <UART_SetConfig+0x300>
 8007c30:	2b07      	cmp	r3, #7
 8007c32:	d040      	beq.n	8007cb6 <UART_SetConfig+0x306>
 8007c34:	2b08      	cmp	r3, #8
 8007c36:	d041      	beq.n	8007cbc <UART_SetConfig+0x30c>
 8007c38:	2b09      	cmp	r3, #9
 8007c3a:	d042      	beq.n	8007cc2 <UART_SetConfig+0x312>
 8007c3c:	2b0a      	cmp	r3, #10
 8007c3e:	d043      	beq.n	8007cc8 <UART_SetConfig+0x318>
 8007c40:	2b0b      	cmp	r3, #11
 8007c42:	d002      	beq.n	8007c4a <UART_SetConfig+0x29a>
 8007c44:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007c48:	e75f      	b.n	8007b0a <UART_SetConfig+0x15a>
 8007c4a:	2080      	movs	r0, #128	; 0x80
 8007c4c:	e75d      	b.n	8007b0a <UART_SetConfig+0x15a>
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8007c4e:	4804      	ldr	r0, [pc, #16]	; (8007c60 <UART_SetConfig+0x2b0>)
 8007c50:	e75b      	b.n	8007b0a <UART_SetConfig+0x15a>
 8007c52:	bf00      	nop
 8007c54:	cfff69f3 	.word	0xcfff69f3
 8007c58:	40008000 	.word	0x40008000
 8007c5c:	40013800 	.word	0x40013800
 8007c60:	00f42400 	.word	0x00f42400
 8007c64:	48ac      	ldr	r0, [pc, #688]	; (8007f18 <UART_SetConfig+0x568>)
 8007c66:	e750      	b.n	8007b0a <UART_SetConfig+0x15a>
 8007c68:	48ac      	ldr	r0, [pc, #688]	; (8007f1c <UART_SetConfig+0x56c>)
 8007c6a:	e74e      	b.n	8007b0a <UART_SetConfig+0x15a>
 8007c6c:	48ac      	ldr	r0, [pc, #688]	; (8007f20 <UART_SetConfig+0x570>)
 8007c6e:	e74c      	b.n	8007b0a <UART_SetConfig+0x15a>
 8007c70:	48ac      	ldr	r0, [pc, #688]	; (8007f24 <UART_SetConfig+0x574>)
 8007c72:	e74a      	b.n	8007b0a <UART_SetConfig+0x15a>
 8007c74:	48ac      	ldr	r0, [pc, #688]	; (8007f28 <UART_SetConfig+0x578>)
 8007c76:	e748      	b.n	8007b0a <UART_SetConfig+0x15a>
 8007c78:	48ac      	ldr	r0, [pc, #688]	; (8007f2c <UART_SetConfig+0x57c>)
 8007c7a:	e746      	b.n	8007b0a <UART_SetConfig+0x15a>
 8007c7c:	48ac      	ldr	r0, [pc, #688]	; (8007f30 <UART_SetConfig+0x580>)
 8007c7e:	e744      	b.n	8007b0a <UART_SetConfig+0x15a>
 8007c80:	48ac      	ldr	r0, [pc, #688]	; (8007f34 <UART_SetConfig+0x584>)
 8007c82:	e742      	b.n	8007b0a <UART_SetConfig+0x15a>
 8007c84:	48ac      	ldr	r0, [pc, #688]	; (8007f38 <UART_SetConfig+0x588>)
 8007c86:	e740      	b.n	8007b0a <UART_SetConfig+0x15a>
 8007c88:	48ac      	ldr	r0, [pc, #688]	; (8007f3c <UART_SetConfig+0x58c>)
 8007c8a:	e73e      	b.n	8007b0a <UART_SetConfig+0x15a>
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8007c8c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007c90:	e73b      	b.n	8007b0a <UART_SetConfig+0x15a>
 8007c92:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007c96:	e738      	b.n	8007b0a <UART_SetConfig+0x15a>
 8007c98:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8007c9c:	e735      	b.n	8007b0a <UART_SetConfig+0x15a>
 8007c9e:	f241 5055 	movw	r0, #5461	; 0x1555
 8007ca2:	e732      	b.n	8007b0a <UART_SetConfig+0x15a>
 8007ca4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007ca8:	e72f      	b.n	8007b0a <UART_SetConfig+0x15a>
 8007caa:	f640 40cc 	movw	r0, #3276	; 0xccc
 8007cae:	e72c      	b.n	8007b0a <UART_SetConfig+0x15a>
 8007cb0:	f640 20aa 	movw	r0, #2730	; 0xaaa
 8007cb4:	e729      	b.n	8007b0a <UART_SetConfig+0x15a>
 8007cb6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007cba:	e726      	b.n	8007b0a <UART_SetConfig+0x15a>
 8007cbc:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8007cc0:	e723      	b.n	8007b0a <UART_SetConfig+0x15a>
 8007cc2:	f44f 7000 	mov.w	r0, #512	; 0x200
 8007cc6:	e720      	b.n	8007b0a <UART_SetConfig+0x15a>
 8007cc8:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007ccc:	e71d      	b.n	8007b0a <UART_SetConfig+0x15a>
            pclk = HAL_RCC_GetPCLK1Freq();
 8007cce:	f7fe fbcd 	bl	800646c <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007cd2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007cd4:	b1e3      	cbz	r3, 8007d10 <UART_SetConfig+0x360>
 8007cd6:	2b01      	cmp	r3, #1
 8007cd8:	d03a      	beq.n	8007d50 <UART_SetConfig+0x3a0>
 8007cda:	2b02      	cmp	r3, #2
 8007cdc:	d03b      	beq.n	8007d56 <UART_SetConfig+0x3a6>
 8007cde:	2b03      	cmp	r3, #3
 8007ce0:	d03c      	beq.n	8007d5c <UART_SetConfig+0x3ac>
 8007ce2:	2b04      	cmp	r3, #4
 8007ce4:	d03d      	beq.n	8007d62 <UART_SetConfig+0x3b2>
 8007ce6:	2b05      	cmp	r3, #5
 8007ce8:	d03e      	beq.n	8007d68 <UART_SetConfig+0x3b8>
 8007cea:	2b06      	cmp	r3, #6
 8007cec:	d03f      	beq.n	8007d6e <UART_SetConfig+0x3be>
 8007cee:	2b07      	cmp	r3, #7
 8007cf0:	d040      	beq.n	8007d74 <UART_SetConfig+0x3c4>
 8007cf2:	2b08      	cmp	r3, #8
 8007cf4:	d041      	beq.n	8007d7a <UART_SetConfig+0x3ca>
 8007cf6:	2b09      	cmp	r3, #9
 8007cf8:	d042      	beq.n	8007d80 <UART_SetConfig+0x3d0>
 8007cfa:	2b0a      	cmp	r3, #10
 8007cfc:	d043      	beq.n	8007d86 <UART_SetConfig+0x3d6>
 8007cfe:	2b0b      	cmp	r3, #11
 8007d00:	d002      	beq.n	8007d08 <UART_SetConfig+0x358>
 8007d02:	2201      	movs	r2, #1
 8007d04:	2300      	movs	r3, #0
 8007d06:	e005      	b.n	8007d14 <UART_SetConfig+0x364>
 8007d08:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	e001      	b.n	8007d14 <UART_SetConfig+0x364>
 8007d10:	2201      	movs	r2, #1
 8007d12:	2300      	movs	r3, #0
 8007d14:	2100      	movs	r1, #0
 8007d16:	f7f8 fef9 	bl	8000b0c <__aeabi_uldivmod>
 8007d1a:	020f      	lsls	r7, r1, #8
 8007d1c:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 8007d20:	0206      	lsls	r6, r0, #8
 8007d22:	6862      	ldr	r2, [r4, #4]
 8007d24:	0850      	lsrs	r0, r2, #1
 8007d26:	2500      	movs	r5, #0
 8007d28:	462b      	mov	r3, r5
 8007d2a:	eb16 0b00 	adds.w	fp, r6, r0
 8007d2e:	f147 0c00 	adc.w	ip, r7, #0
 8007d32:	4658      	mov	r0, fp
 8007d34:	4661      	mov	r1, ip
 8007d36:	f7f8 fee9 	bl	8000b0c <__aeabi_uldivmod>
 8007d3a:	4603      	mov	r3, r0
            break;
 8007d3c:	4628      	mov	r0, r5
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007d3e:	f5a3 7140 	sub.w	r1, r3, #768	; 0x300
 8007d42:	4a7f      	ldr	r2, [pc, #508]	; (8007f40 <UART_SetConfig+0x590>)
 8007d44:	4291      	cmp	r1, r2
 8007d46:	f200 83cf 	bhi.w	80084e8 <UART_SetConfig+0xb38>
          huart->Instance->BRR = usartdiv;
 8007d4a:	6822      	ldr	r2, [r4, #0]
 8007d4c:	60d3      	str	r3, [r2, #12]
 8007d4e:	e2c3      	b.n	80082d8 <UART_SetConfig+0x928>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d50:	2202      	movs	r2, #2
 8007d52:	2300      	movs	r3, #0
 8007d54:	e7de      	b.n	8007d14 <UART_SetConfig+0x364>
 8007d56:	2204      	movs	r2, #4
 8007d58:	2300      	movs	r3, #0
 8007d5a:	e7db      	b.n	8007d14 <UART_SetConfig+0x364>
 8007d5c:	2206      	movs	r2, #6
 8007d5e:	2300      	movs	r3, #0
 8007d60:	e7d8      	b.n	8007d14 <UART_SetConfig+0x364>
 8007d62:	2208      	movs	r2, #8
 8007d64:	2300      	movs	r3, #0
 8007d66:	e7d5      	b.n	8007d14 <UART_SetConfig+0x364>
 8007d68:	220a      	movs	r2, #10
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	e7d2      	b.n	8007d14 <UART_SetConfig+0x364>
 8007d6e:	220c      	movs	r2, #12
 8007d70:	2300      	movs	r3, #0
 8007d72:	e7cf      	b.n	8007d14 <UART_SetConfig+0x364>
 8007d74:	2210      	movs	r2, #16
 8007d76:	2300      	movs	r3, #0
 8007d78:	e7cc      	b.n	8007d14 <UART_SetConfig+0x364>
 8007d7a:	2220      	movs	r2, #32
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	e7c9      	b.n	8007d14 <UART_SetConfig+0x364>
 8007d80:	2240      	movs	r2, #64	; 0x40
 8007d82:	2300      	movs	r3, #0
 8007d84:	e7c6      	b.n	8007d14 <UART_SetConfig+0x364>
 8007d86:	2280      	movs	r2, #128	; 0x80
 8007d88:	2300      	movs	r3, #0
 8007d8a:	e7c3      	b.n	8007d14 <UART_SetConfig+0x364>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d8e:	b1fb      	cbz	r3, 8007dd0 <UART_SetConfig+0x420>
 8007d90:	2b01      	cmp	r3, #1
 8007d92:	d02d      	beq.n	8007df0 <UART_SetConfig+0x440>
 8007d94:	2b02      	cmp	r3, #2
 8007d96:	d030      	beq.n	8007dfa <UART_SetConfig+0x44a>
 8007d98:	2b03      	cmp	r3, #3
 8007d9a:	d033      	beq.n	8007e04 <UART_SetConfig+0x454>
 8007d9c:	2b04      	cmp	r3, #4
 8007d9e:	d036      	beq.n	8007e0e <UART_SetConfig+0x45e>
 8007da0:	2b05      	cmp	r3, #5
 8007da2:	d039      	beq.n	8007e18 <UART_SetConfig+0x468>
 8007da4:	2b06      	cmp	r3, #6
 8007da6:	d03c      	beq.n	8007e22 <UART_SetConfig+0x472>
 8007da8:	2b07      	cmp	r3, #7
 8007daa:	d03f      	beq.n	8007e2c <UART_SetConfig+0x47c>
 8007dac:	2b08      	cmp	r3, #8
 8007dae:	d042      	beq.n	8007e36 <UART_SetConfig+0x486>
 8007db0:	2b09      	cmp	r3, #9
 8007db2:	d045      	beq.n	8007e40 <UART_SetConfig+0x490>
 8007db4:	2b0a      	cmp	r3, #10
 8007db6:	d048      	beq.n	8007e4a <UART_SetConfig+0x49a>
 8007db8:	2b0b      	cmp	r3, #11
 8007dba:	d004      	beq.n	8007dc6 <UART_SetConfig+0x416>
 8007dbc:	f8df b184 	ldr.w	fp, [pc, #388]	; 8007f44 <UART_SetConfig+0x594>
 8007dc0:	f04f 0c00 	mov.w	ip, #0
 8007dc4:	e008      	b.n	8007dd8 <UART_SetConfig+0x428>
 8007dc6:	f8df b180 	ldr.w	fp, [pc, #384]	; 8007f48 <UART_SetConfig+0x598>
 8007dca:	f04f 0c00 	mov.w	ip, #0
 8007dce:	e003      	b.n	8007dd8 <UART_SetConfig+0x428>
 8007dd0:	f8df b170 	ldr.w	fp, [pc, #368]	; 8007f44 <UART_SetConfig+0x594>
 8007dd4:	f04f 0c00 	mov.w	ip, #0
 8007dd8:	0856      	lsrs	r6, r2, #1
 8007dda:	2500      	movs	r5, #0
 8007ddc:	462b      	mov	r3, r5
 8007dde:	eb1b 0006 	adds.w	r0, fp, r6
 8007de2:	f14c 0100 	adc.w	r1, ip, #0
 8007de6:	f7f8 fe91 	bl	8000b0c <__aeabi_uldivmod>
 8007dea:	4603      	mov	r3, r0
            break;
 8007dec:	4628      	mov	r0, r5
 8007dee:	e7a6      	b.n	8007d3e <UART_SetConfig+0x38e>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007df0:	f8df b158 	ldr.w	fp, [pc, #344]	; 8007f4c <UART_SetConfig+0x59c>
 8007df4:	f04f 0c00 	mov.w	ip, #0
 8007df8:	e7ee      	b.n	8007dd8 <UART_SetConfig+0x428>
 8007dfa:	f8df b154 	ldr.w	fp, [pc, #340]	; 8007f50 <UART_SetConfig+0x5a0>
 8007dfe:	f04f 0c00 	mov.w	ip, #0
 8007e02:	e7e9      	b.n	8007dd8 <UART_SetConfig+0x428>
 8007e04:	f20f 1c00 	addw	ip, pc, #256	; 0x100
 8007e08:	e9dc bc00 	ldrd	fp, ip, [ip]
 8007e0c:	e7e4      	b.n	8007dd8 <UART_SetConfig+0x428>
 8007e0e:	f8df b144 	ldr.w	fp, [pc, #324]	; 8007f54 <UART_SetConfig+0x5a4>
 8007e12:	f04f 0c00 	mov.w	ip, #0
 8007e16:	e7df      	b.n	8007dd8 <UART_SetConfig+0x428>
 8007e18:	f8df b13c 	ldr.w	fp, [pc, #316]	; 8007f58 <UART_SetConfig+0x5a8>
 8007e1c:	f04f 0c00 	mov.w	ip, #0
 8007e20:	e7da      	b.n	8007dd8 <UART_SetConfig+0x428>
 8007e22:	f20f 0cec 	addw	ip, pc, #236	; 0xec
 8007e26:	e9dc bc00 	ldrd	fp, ip, [ip]
 8007e2a:	e7d5      	b.n	8007dd8 <UART_SetConfig+0x428>
 8007e2c:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8007f5c <UART_SetConfig+0x5ac>
 8007e30:	f04f 0c00 	mov.w	ip, #0
 8007e34:	e7d0      	b.n	8007dd8 <UART_SetConfig+0x428>
 8007e36:	f8df b128 	ldr.w	fp, [pc, #296]	; 8007f60 <UART_SetConfig+0x5b0>
 8007e3a:	f04f 0c00 	mov.w	ip, #0
 8007e3e:	e7cb      	b.n	8007dd8 <UART_SetConfig+0x428>
 8007e40:	f8df b120 	ldr.w	fp, [pc, #288]	; 8007f64 <UART_SetConfig+0x5b4>
 8007e44:	f04f 0c00 	mov.w	ip, #0
 8007e48:	e7c6      	b.n	8007dd8 <UART_SetConfig+0x428>
 8007e4a:	f8df b11c 	ldr.w	fp, [pc, #284]	; 8007f68 <UART_SetConfig+0x5b8>
 8007e4e:	f04f 0c00 	mov.w	ip, #0
 8007e52:	e7c1      	b.n	8007dd8 <UART_SetConfig+0x428>
            pclk = HAL_RCC_GetSysClockFreq();
 8007e54:	f7fe fa9c 	bl	8006390 <HAL_RCC_GetSysClockFreq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007e58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e5a:	b1e3      	cbz	r3, 8007e96 <UART_SetConfig+0x4e6>
 8007e5c:	2b01      	cmp	r3, #1
 8007e5e:	d032      	beq.n	8007ec6 <UART_SetConfig+0x516>
 8007e60:	2b02      	cmp	r3, #2
 8007e62:	d033      	beq.n	8007ecc <UART_SetConfig+0x51c>
 8007e64:	2b03      	cmp	r3, #3
 8007e66:	d034      	beq.n	8007ed2 <UART_SetConfig+0x522>
 8007e68:	2b04      	cmp	r3, #4
 8007e6a:	d035      	beq.n	8007ed8 <UART_SetConfig+0x528>
 8007e6c:	2b05      	cmp	r3, #5
 8007e6e:	d036      	beq.n	8007ede <UART_SetConfig+0x52e>
 8007e70:	2b06      	cmp	r3, #6
 8007e72:	d037      	beq.n	8007ee4 <UART_SetConfig+0x534>
 8007e74:	2b07      	cmp	r3, #7
 8007e76:	d038      	beq.n	8007eea <UART_SetConfig+0x53a>
 8007e78:	2b08      	cmp	r3, #8
 8007e7a:	d039      	beq.n	8007ef0 <UART_SetConfig+0x540>
 8007e7c:	2b09      	cmp	r3, #9
 8007e7e:	d03a      	beq.n	8007ef6 <UART_SetConfig+0x546>
 8007e80:	2b0a      	cmp	r3, #10
 8007e82:	d03b      	beq.n	8007efc <UART_SetConfig+0x54c>
 8007e84:	2b0b      	cmp	r3, #11
 8007e86:	d002      	beq.n	8007e8e <UART_SetConfig+0x4de>
 8007e88:	2201      	movs	r2, #1
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	e005      	b.n	8007e9a <UART_SetConfig+0x4ea>
 8007e8e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007e92:	2300      	movs	r3, #0
 8007e94:	e001      	b.n	8007e9a <UART_SetConfig+0x4ea>
 8007e96:	2201      	movs	r2, #1
 8007e98:	2300      	movs	r3, #0
 8007e9a:	2100      	movs	r1, #0
 8007e9c:	f7f8 fe36 	bl	8000b0c <__aeabi_uldivmod>
 8007ea0:	020f      	lsls	r7, r1, #8
 8007ea2:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 8007ea6:	0206      	lsls	r6, r0, #8
 8007ea8:	6862      	ldr	r2, [r4, #4]
 8007eaa:	0850      	lsrs	r0, r2, #1
 8007eac:	2500      	movs	r5, #0
 8007eae:	462b      	mov	r3, r5
 8007eb0:	eb16 0b00 	adds.w	fp, r6, r0
 8007eb4:	f147 0c00 	adc.w	ip, r7, #0
 8007eb8:	4658      	mov	r0, fp
 8007eba:	4661      	mov	r1, ip
 8007ebc:	f7f8 fe26 	bl	8000b0c <__aeabi_uldivmod>
 8007ec0:	4603      	mov	r3, r0
            break;
 8007ec2:	4628      	mov	r0, r5
 8007ec4:	e73b      	b.n	8007d3e <UART_SetConfig+0x38e>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ec6:	2202      	movs	r2, #2
 8007ec8:	2300      	movs	r3, #0
 8007eca:	e7e6      	b.n	8007e9a <UART_SetConfig+0x4ea>
 8007ecc:	2204      	movs	r2, #4
 8007ece:	2300      	movs	r3, #0
 8007ed0:	e7e3      	b.n	8007e9a <UART_SetConfig+0x4ea>
 8007ed2:	2206      	movs	r2, #6
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	e7e0      	b.n	8007e9a <UART_SetConfig+0x4ea>
 8007ed8:	2208      	movs	r2, #8
 8007eda:	2300      	movs	r3, #0
 8007edc:	e7dd      	b.n	8007e9a <UART_SetConfig+0x4ea>
 8007ede:	220a      	movs	r2, #10
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	e7da      	b.n	8007e9a <UART_SetConfig+0x4ea>
 8007ee4:	220c      	movs	r2, #12
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	e7d7      	b.n	8007e9a <UART_SetConfig+0x4ea>
 8007eea:	2210      	movs	r2, #16
 8007eec:	2300      	movs	r3, #0
 8007eee:	e7d4      	b.n	8007e9a <UART_SetConfig+0x4ea>
 8007ef0:	2220      	movs	r2, #32
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	e7d1      	b.n	8007e9a <UART_SetConfig+0x4ea>
 8007ef6:	2240      	movs	r2, #64	; 0x40
 8007ef8:	2300      	movs	r3, #0
 8007efa:	e7ce      	b.n	8007e9a <UART_SetConfig+0x4ea>
 8007efc:	2280      	movs	r2, #128	; 0x80
 8007efe:	2300      	movs	r3, #0
 8007f00:	e7cb      	b.n	8007e9a <UART_SetConfig+0x4ea>
 8007f02:	bf00      	nop
 8007f04:	f3af 8000 	nop.w
 8007f08:	28b0aa00 	.word	0x28b0aa00
 8007f0c:	00000000 	.word	0x00000000
 8007f10:	14585500 	.word	0x14585500
 8007f14:	00000000 	.word	0x00000000
 8007f18:	007a1200 	.word	0x007a1200
 8007f1c:	003d0900 	.word	0x003d0900
 8007f20:	0028b0aa 	.word	0x0028b0aa
 8007f24:	001e8480 	.word	0x001e8480
 8007f28:	00186a00 	.word	0x00186a00
 8007f2c:	00145855 	.word	0x00145855
 8007f30:	000f4240 	.word	0x000f4240
 8007f34:	0007a120 	.word	0x0007a120
 8007f38:	0003d090 	.word	0x0003d090
 8007f3c:	0001e848 	.word	0x0001e848
 8007f40:	000ffcff 	.word	0x000ffcff
 8007f44:	f4240000 	.word	0xf4240000
 8007f48:	00f42400 	.word	0x00f42400
 8007f4c:	7a120000 	.word	0x7a120000
 8007f50:	3d090000 	.word	0x3d090000
 8007f54:	1e848000 	.word	0x1e848000
 8007f58:	186a0000 	.word	0x186a0000
 8007f5c:	0f424000 	.word	0x0f424000
 8007f60:	07a12000 	.word	0x07a12000
 8007f64:	03d09000 	.word	0x03d09000
 8007f68:	01e84800 	.word	0x01e84800
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007f6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f6e:	b1fb      	cbz	r3, 8007fb0 <UART_SetConfig+0x600>
 8007f70:	2b01      	cmp	r3, #1
 8007f72:	d02d      	beq.n	8007fd0 <UART_SetConfig+0x620>
 8007f74:	2b02      	cmp	r3, #2
 8007f76:	d030      	beq.n	8007fda <UART_SetConfig+0x62a>
 8007f78:	2b03      	cmp	r3, #3
 8007f7a:	d033      	beq.n	8007fe4 <UART_SetConfig+0x634>
 8007f7c:	2b04      	cmp	r3, #4
 8007f7e:	d036      	beq.n	8007fee <UART_SetConfig+0x63e>
 8007f80:	2b05      	cmp	r3, #5
 8007f82:	d039      	beq.n	8007ff8 <UART_SetConfig+0x648>
 8007f84:	2b06      	cmp	r3, #6
 8007f86:	d03c      	beq.n	8008002 <UART_SetConfig+0x652>
 8007f88:	2b07      	cmp	r3, #7
 8007f8a:	d03f      	beq.n	800800c <UART_SetConfig+0x65c>
 8007f8c:	2b08      	cmp	r3, #8
 8007f8e:	d042      	beq.n	8008016 <UART_SetConfig+0x666>
 8007f90:	2b09      	cmp	r3, #9
 8007f92:	d045      	beq.n	8008020 <UART_SetConfig+0x670>
 8007f94:	2b0a      	cmp	r3, #10
 8007f96:	d048      	beq.n	800802a <UART_SetConfig+0x67a>
 8007f98:	2b0b      	cmp	r3, #11
 8007f9a:	d004      	beq.n	8007fa6 <UART_SetConfig+0x5f6>
 8007f9c:	f44f 0b00 	mov.w	fp, #8388608	; 0x800000
 8007fa0:	f04f 0c00 	mov.w	ip, #0
 8007fa4:	e008      	b.n	8007fb8 <UART_SetConfig+0x608>
 8007fa6:	f44f 4b00 	mov.w	fp, #32768	; 0x8000
 8007faa:	f04f 0c00 	mov.w	ip, #0
 8007fae:	e003      	b.n	8007fb8 <UART_SetConfig+0x608>
 8007fb0:	f44f 0b00 	mov.w	fp, #8388608	; 0x800000
 8007fb4:	f04f 0c00 	mov.w	ip, #0
 8007fb8:	0856      	lsrs	r6, r2, #1
 8007fba:	2500      	movs	r5, #0
 8007fbc:	462b      	mov	r3, r5
 8007fbe:	eb1b 0006 	adds.w	r0, fp, r6
 8007fc2:	f14c 0100 	adc.w	r1, ip, #0
 8007fc6:	f7f8 fda1 	bl	8000b0c <__aeabi_uldivmod>
 8007fca:	4603      	mov	r3, r0
            break;
 8007fcc:	4628      	mov	r0, r5
 8007fce:	e6b6      	b.n	8007d3e <UART_SetConfig+0x38e>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007fd0:	f44f 0b80 	mov.w	fp, #4194304	; 0x400000
 8007fd4:	f04f 0c00 	mov.w	ip, #0
 8007fd8:	e7ee      	b.n	8007fb8 <UART_SetConfig+0x608>
 8007fda:	f44f 1b00 	mov.w	fp, #2097152	; 0x200000
 8007fde:	f04f 0c00 	mov.w	ip, #0
 8007fe2:	e7e9      	b.n	8007fb8 <UART_SetConfig+0x608>
 8007fe4:	f8df b3d8 	ldr.w	fp, [pc, #984]	; 80083c0 <UART_SetConfig+0xa10>
 8007fe8:	f04f 0c00 	mov.w	ip, #0
 8007fec:	e7e4      	b.n	8007fb8 <UART_SetConfig+0x608>
 8007fee:	f44f 1b80 	mov.w	fp, #1048576	; 0x100000
 8007ff2:	f04f 0c00 	mov.w	ip, #0
 8007ff6:	e7df      	b.n	8007fb8 <UART_SetConfig+0x608>
 8007ff8:	f8df b3c8 	ldr.w	fp, [pc, #968]	; 80083c4 <UART_SetConfig+0xa14>
 8007ffc:	f04f 0c00 	mov.w	ip, #0
 8008000:	e7da      	b.n	8007fb8 <UART_SetConfig+0x608>
 8008002:	f8df b3c4 	ldr.w	fp, [pc, #964]	; 80083c8 <UART_SetConfig+0xa18>
 8008006:	f04f 0c00 	mov.w	ip, #0
 800800a:	e7d5      	b.n	8007fb8 <UART_SetConfig+0x608>
 800800c:	f44f 2b00 	mov.w	fp, #524288	; 0x80000
 8008010:	f04f 0c00 	mov.w	ip, #0
 8008014:	e7d0      	b.n	8007fb8 <UART_SetConfig+0x608>
 8008016:	f44f 2b80 	mov.w	fp, #262144	; 0x40000
 800801a:	f04f 0c00 	mov.w	ip, #0
 800801e:	e7cb      	b.n	8007fb8 <UART_SetConfig+0x608>
 8008020:	f44f 3b00 	mov.w	fp, #131072	; 0x20000
 8008024:	f04f 0c00 	mov.w	ip, #0
 8008028:	e7c6      	b.n	8007fb8 <UART_SetConfig+0x608>
 800802a:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
 800802e:	f04f 0c00 	mov.w	ip, #0
 8008032:	e7c1      	b.n	8007fb8 <UART_SetConfig+0x608>
            ret = HAL_ERROR;
 8008034:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 8008036:	2300      	movs	r3, #0
 8008038:	e681      	b.n	8007d3e <UART_SetConfig+0x38e>
    switch (clocksource)
 800803a:	3d01      	subs	r5, #1
 800803c:	2d07      	cmp	r5, #7
 800803e:	f200 8116 	bhi.w	800826e <UART_SetConfig+0x8be>
 8008042:	e8df f015 	tbh	[pc, r5, lsl #1]
 8008046:	0008      	.short	0x0008
 8008048:	01140056 	.word	0x01140056
 800804c:	0114008f 	.word	0x0114008f
 8008050:	01140114 	.word	0x01140114
 8008054:	00ce      	.short	0x00ce
        pclk = HAL_RCC_GetPCLK2Freq();
 8008056:	f7fe fa1b 	bl	8006490 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800805a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800805c:	b1d3      	cbz	r3, 8008094 <UART_SetConfig+0x6e4>
 800805e:	2b01      	cmp	r3, #1
 8008060:	d033      	beq.n	80080ca <UART_SetConfig+0x71a>
 8008062:	2b02      	cmp	r3, #2
 8008064:	d033      	beq.n	80080ce <UART_SetConfig+0x71e>
 8008066:	2b03      	cmp	r3, #3
 8008068:	d033      	beq.n	80080d2 <UART_SetConfig+0x722>
 800806a:	2b04      	cmp	r3, #4
 800806c:	d033      	beq.n	80080d6 <UART_SetConfig+0x726>
 800806e:	2b05      	cmp	r3, #5
 8008070:	d033      	beq.n	80080da <UART_SetConfig+0x72a>
 8008072:	2b06      	cmp	r3, #6
 8008074:	d033      	beq.n	80080de <UART_SetConfig+0x72e>
 8008076:	2b07      	cmp	r3, #7
 8008078:	d033      	beq.n	80080e2 <UART_SetConfig+0x732>
 800807a:	2b08      	cmp	r3, #8
 800807c:	d033      	beq.n	80080e6 <UART_SetConfig+0x736>
 800807e:	2b09      	cmp	r3, #9
 8008080:	d033      	beq.n	80080ea <UART_SetConfig+0x73a>
 8008082:	2b0a      	cmp	r3, #10
 8008084:	d033      	beq.n	80080ee <UART_SetConfig+0x73e>
 8008086:	2b0b      	cmp	r3, #11
 8008088:	d001      	beq.n	800808e <UART_SetConfig+0x6de>
 800808a:	2301      	movs	r3, #1
 800808c:	e003      	b.n	8008096 <UART_SetConfig+0x6e6>
 800808e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008092:	e000      	b.n	8008096 <UART_SetConfig+0x6e6>
 8008094:	2301      	movs	r3, #1
 8008096:	fbb0 f0f3 	udiv	r0, r0, r3
 800809a:	6862      	ldr	r2, [r4, #4]
 800809c:	0853      	lsrs	r3, r2, #1
 800809e:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80080a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80080a6:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80080a8:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80080aa:	f1a3 0110 	sub.w	r1, r3, #16
 80080ae:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80080b2:	4291      	cmp	r1, r2
 80080b4:	f200 821a 	bhi.w	80084ec <UART_SetConfig+0xb3c>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80080b8:	b29a      	uxth	r2, r3
 80080ba:	f022 020f 	bic.w	r2, r2, #15
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80080be:	f3c3 0342 	ubfx	r3, r3, #1, #3
 80080c2:	4313      	orrs	r3, r2
      huart->Instance->BRR = brrtemp;
 80080c4:	6822      	ldr	r2, [r4, #0]
 80080c6:	60d3      	str	r3, [r2, #12]
 80080c8:	e106      	b.n	80082d8 <UART_SetConfig+0x928>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80080ca:	2302      	movs	r3, #2
 80080cc:	e7e3      	b.n	8008096 <UART_SetConfig+0x6e6>
 80080ce:	2304      	movs	r3, #4
 80080d0:	e7e1      	b.n	8008096 <UART_SetConfig+0x6e6>
 80080d2:	2306      	movs	r3, #6
 80080d4:	e7df      	b.n	8008096 <UART_SetConfig+0x6e6>
 80080d6:	2308      	movs	r3, #8
 80080d8:	e7dd      	b.n	8008096 <UART_SetConfig+0x6e6>
 80080da:	230a      	movs	r3, #10
 80080dc:	e7db      	b.n	8008096 <UART_SetConfig+0x6e6>
 80080de:	230c      	movs	r3, #12
 80080e0:	e7d9      	b.n	8008096 <UART_SetConfig+0x6e6>
 80080e2:	2310      	movs	r3, #16
 80080e4:	e7d7      	b.n	8008096 <UART_SetConfig+0x6e6>
 80080e6:	2320      	movs	r3, #32
 80080e8:	e7d5      	b.n	8008096 <UART_SetConfig+0x6e6>
 80080ea:	2340      	movs	r3, #64	; 0x40
 80080ec:	e7d3      	b.n	8008096 <UART_SetConfig+0x6e6>
 80080ee:	2380      	movs	r3, #128	; 0x80
 80080f0:	e7d1      	b.n	8008096 <UART_SetConfig+0x6e6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80080f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080f4:	b1cb      	cbz	r3, 800812a <UART_SetConfig+0x77a>
 80080f6:	2b01      	cmp	r3, #1
 80080f8:	d020      	beq.n	800813c <UART_SetConfig+0x78c>
 80080fa:	2b02      	cmp	r3, #2
 80080fc:	d020      	beq.n	8008140 <UART_SetConfig+0x790>
 80080fe:	2b03      	cmp	r3, #3
 8008100:	d020      	beq.n	8008144 <UART_SetConfig+0x794>
 8008102:	2b04      	cmp	r3, #4
 8008104:	d020      	beq.n	8008148 <UART_SetConfig+0x798>
 8008106:	2b05      	cmp	r3, #5
 8008108:	d020      	beq.n	800814c <UART_SetConfig+0x79c>
 800810a:	2b06      	cmp	r3, #6
 800810c:	d020      	beq.n	8008150 <UART_SetConfig+0x7a0>
 800810e:	2b07      	cmp	r3, #7
 8008110:	d020      	beq.n	8008154 <UART_SetConfig+0x7a4>
 8008112:	2b08      	cmp	r3, #8
 8008114:	d020      	beq.n	8008158 <UART_SetConfig+0x7a8>
 8008116:	2b09      	cmp	r3, #9
 8008118:	d020      	beq.n	800815c <UART_SetConfig+0x7ac>
 800811a:	2b0a      	cmp	r3, #10
 800811c:	d020      	beq.n	8008160 <UART_SetConfig+0x7b0>
 800811e:	2b0b      	cmp	r3, #11
 8008120:	d001      	beq.n	8008126 <UART_SetConfig+0x776>
 8008122:	4b99      	ldr	r3, [pc, #612]	; (8008388 <UART_SetConfig+0x9d8>)
 8008124:	e002      	b.n	800812c <UART_SetConfig+0x77c>
 8008126:	4b99      	ldr	r3, [pc, #612]	; (800838c <UART_SetConfig+0x9dc>)
 8008128:	e000      	b.n	800812c <UART_SetConfig+0x77c>
 800812a:	4b97      	ldr	r3, [pc, #604]	; (8008388 <UART_SetConfig+0x9d8>)
 800812c:	6862      	ldr	r2, [r4, #4]
 800812e:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8008132:	fbb3 f3f2 	udiv	r3, r3, r2
 8008136:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8008138:	2000      	movs	r0, #0
        break;
 800813a:	e7b6      	b.n	80080aa <UART_SetConfig+0x6fa>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800813c:	4b94      	ldr	r3, [pc, #592]	; (8008390 <UART_SetConfig+0x9e0>)
 800813e:	e7f5      	b.n	800812c <UART_SetConfig+0x77c>
 8008140:	4b94      	ldr	r3, [pc, #592]	; (8008394 <UART_SetConfig+0x9e4>)
 8008142:	e7f3      	b.n	800812c <UART_SetConfig+0x77c>
 8008144:	4b94      	ldr	r3, [pc, #592]	; (8008398 <UART_SetConfig+0x9e8>)
 8008146:	e7f1      	b.n	800812c <UART_SetConfig+0x77c>
 8008148:	4b94      	ldr	r3, [pc, #592]	; (800839c <UART_SetConfig+0x9ec>)
 800814a:	e7ef      	b.n	800812c <UART_SetConfig+0x77c>
 800814c:	4b94      	ldr	r3, [pc, #592]	; (80083a0 <UART_SetConfig+0x9f0>)
 800814e:	e7ed      	b.n	800812c <UART_SetConfig+0x77c>
 8008150:	4b94      	ldr	r3, [pc, #592]	; (80083a4 <UART_SetConfig+0x9f4>)
 8008152:	e7eb      	b.n	800812c <UART_SetConfig+0x77c>
 8008154:	4b94      	ldr	r3, [pc, #592]	; (80083a8 <UART_SetConfig+0x9f8>)
 8008156:	e7e9      	b.n	800812c <UART_SetConfig+0x77c>
 8008158:	4b94      	ldr	r3, [pc, #592]	; (80083ac <UART_SetConfig+0x9fc>)
 800815a:	e7e7      	b.n	800812c <UART_SetConfig+0x77c>
 800815c:	4b94      	ldr	r3, [pc, #592]	; (80083b0 <UART_SetConfig+0xa00>)
 800815e:	e7e5      	b.n	800812c <UART_SetConfig+0x77c>
 8008160:	4b94      	ldr	r3, [pc, #592]	; (80083b4 <UART_SetConfig+0xa04>)
 8008162:	e7e3      	b.n	800812c <UART_SetConfig+0x77c>
        pclk = HAL_RCC_GetSysClockFreq();
 8008164:	f7fe f914 	bl	8006390 <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008168:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800816a:	b1d3      	cbz	r3, 80081a2 <UART_SetConfig+0x7f2>
 800816c:	2b01      	cmp	r3, #1
 800816e:	d024      	beq.n	80081ba <UART_SetConfig+0x80a>
 8008170:	2b02      	cmp	r3, #2
 8008172:	d024      	beq.n	80081be <UART_SetConfig+0x80e>
 8008174:	2b03      	cmp	r3, #3
 8008176:	d024      	beq.n	80081c2 <UART_SetConfig+0x812>
 8008178:	2b04      	cmp	r3, #4
 800817a:	d024      	beq.n	80081c6 <UART_SetConfig+0x816>
 800817c:	2b05      	cmp	r3, #5
 800817e:	d024      	beq.n	80081ca <UART_SetConfig+0x81a>
 8008180:	2b06      	cmp	r3, #6
 8008182:	d024      	beq.n	80081ce <UART_SetConfig+0x81e>
 8008184:	2b07      	cmp	r3, #7
 8008186:	d024      	beq.n	80081d2 <UART_SetConfig+0x822>
 8008188:	2b08      	cmp	r3, #8
 800818a:	d024      	beq.n	80081d6 <UART_SetConfig+0x826>
 800818c:	2b09      	cmp	r3, #9
 800818e:	d024      	beq.n	80081da <UART_SetConfig+0x82a>
 8008190:	2b0a      	cmp	r3, #10
 8008192:	d024      	beq.n	80081de <UART_SetConfig+0x82e>
 8008194:	2b0b      	cmp	r3, #11
 8008196:	d001      	beq.n	800819c <UART_SetConfig+0x7ec>
 8008198:	2301      	movs	r3, #1
 800819a:	e003      	b.n	80081a4 <UART_SetConfig+0x7f4>
 800819c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80081a0:	e000      	b.n	80081a4 <UART_SetConfig+0x7f4>
 80081a2:	2301      	movs	r3, #1
 80081a4:	fbb0 f0f3 	udiv	r0, r0, r3
 80081a8:	6862      	ldr	r2, [r4, #4]
 80081aa:	0853      	lsrs	r3, r2, #1
 80081ac:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80081b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80081b4:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80081b6:	2000      	movs	r0, #0
        break;
 80081b8:	e777      	b.n	80080aa <UART_SetConfig+0x6fa>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80081ba:	2302      	movs	r3, #2
 80081bc:	e7f2      	b.n	80081a4 <UART_SetConfig+0x7f4>
 80081be:	2304      	movs	r3, #4
 80081c0:	e7f0      	b.n	80081a4 <UART_SetConfig+0x7f4>
 80081c2:	2306      	movs	r3, #6
 80081c4:	e7ee      	b.n	80081a4 <UART_SetConfig+0x7f4>
 80081c6:	2308      	movs	r3, #8
 80081c8:	e7ec      	b.n	80081a4 <UART_SetConfig+0x7f4>
 80081ca:	230a      	movs	r3, #10
 80081cc:	e7ea      	b.n	80081a4 <UART_SetConfig+0x7f4>
 80081ce:	230c      	movs	r3, #12
 80081d0:	e7e8      	b.n	80081a4 <UART_SetConfig+0x7f4>
 80081d2:	2310      	movs	r3, #16
 80081d4:	e7e6      	b.n	80081a4 <UART_SetConfig+0x7f4>
 80081d6:	2320      	movs	r3, #32
 80081d8:	e7e4      	b.n	80081a4 <UART_SetConfig+0x7f4>
 80081da:	2340      	movs	r3, #64	; 0x40
 80081dc:	e7e2      	b.n	80081a4 <UART_SetConfig+0x7f4>
 80081de:	2380      	movs	r3, #128	; 0x80
 80081e0:	e7e0      	b.n	80081a4 <UART_SetConfig+0x7f4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80081e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081e4:	b1db      	cbz	r3, 800821e <UART_SetConfig+0x86e>
 80081e6:	2b01      	cmp	r3, #1
 80081e8:	d023      	beq.n	8008232 <UART_SetConfig+0x882>
 80081ea:	2b02      	cmp	r3, #2
 80081ec:	d024      	beq.n	8008238 <UART_SetConfig+0x888>
 80081ee:	2b03      	cmp	r3, #3
 80081f0:	d025      	beq.n	800823e <UART_SetConfig+0x88e>
 80081f2:	2b04      	cmp	r3, #4
 80081f4:	d026      	beq.n	8008244 <UART_SetConfig+0x894>
 80081f6:	2b05      	cmp	r3, #5
 80081f8:	d027      	beq.n	800824a <UART_SetConfig+0x89a>
 80081fa:	2b06      	cmp	r3, #6
 80081fc:	d028      	beq.n	8008250 <UART_SetConfig+0x8a0>
 80081fe:	2b07      	cmp	r3, #7
 8008200:	d029      	beq.n	8008256 <UART_SetConfig+0x8a6>
 8008202:	2b08      	cmp	r3, #8
 8008204:	d02a      	beq.n	800825c <UART_SetConfig+0x8ac>
 8008206:	2b09      	cmp	r3, #9
 8008208:	d02b      	beq.n	8008262 <UART_SetConfig+0x8b2>
 800820a:	2b0a      	cmp	r3, #10
 800820c:	d02c      	beq.n	8008268 <UART_SetConfig+0x8b8>
 800820e:	2b0b      	cmp	r3, #11
 8008210:	d002      	beq.n	8008218 <UART_SetConfig+0x868>
 8008212:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008216:	e004      	b.n	8008222 <UART_SetConfig+0x872>
 8008218:	f44f 7380 	mov.w	r3, #256	; 0x100
 800821c:	e001      	b.n	8008222 <UART_SetConfig+0x872>
 800821e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008222:	6862      	ldr	r2, [r4, #4]
 8008224:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8008228:	fbb3 f3f2 	udiv	r3, r3, r2
 800822c:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800822e:	2000      	movs	r0, #0
        break;
 8008230:	e73b      	b.n	80080aa <UART_SetConfig+0x6fa>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008232:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008236:	e7f4      	b.n	8008222 <UART_SetConfig+0x872>
 8008238:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800823c:	e7f1      	b.n	8008222 <UART_SetConfig+0x872>
 800823e:	f642 23aa 	movw	r3, #10922	; 0x2aaa
 8008242:	e7ee      	b.n	8008222 <UART_SetConfig+0x872>
 8008244:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008248:	e7eb      	b.n	8008222 <UART_SetConfig+0x872>
 800824a:	f641 1398 	movw	r3, #6552	; 0x1998
 800824e:	e7e8      	b.n	8008222 <UART_SetConfig+0x872>
 8008250:	f241 5354 	movw	r3, #5460	; 0x1554
 8008254:	e7e5      	b.n	8008222 <UART_SetConfig+0x872>
 8008256:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800825a:	e7e2      	b.n	8008222 <UART_SetConfig+0x872>
 800825c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008260:	e7df      	b.n	8008222 <UART_SetConfig+0x872>
 8008262:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008266:	e7dc      	b.n	8008222 <UART_SetConfig+0x872>
 8008268:	f44f 7300 	mov.w	r3, #512	; 0x200
 800826c:	e7d9      	b.n	8008222 <UART_SetConfig+0x872>
        ret = HAL_ERROR;
 800826e:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 8008270:	2300      	movs	r3, #0
 8008272:	e71a      	b.n	80080aa <UART_SetConfig+0x6fa>
        pclk = HAL_RCC_GetPCLK2Freq();
 8008274:	f7fe f90c 	bl	8006490 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008278:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800827a:	b1d3      	cbz	r3, 80082b2 <UART_SetConfig+0x902>
 800827c:	2b01      	cmp	r3, #1
 800827e:	d035      	beq.n	80082ec <UART_SetConfig+0x93c>
 8008280:	2b02      	cmp	r3, #2
 8008282:	d035      	beq.n	80082f0 <UART_SetConfig+0x940>
 8008284:	2b03      	cmp	r3, #3
 8008286:	d035      	beq.n	80082f4 <UART_SetConfig+0x944>
 8008288:	2b04      	cmp	r3, #4
 800828a:	d035      	beq.n	80082f8 <UART_SetConfig+0x948>
 800828c:	2b05      	cmp	r3, #5
 800828e:	d035      	beq.n	80082fc <UART_SetConfig+0x94c>
 8008290:	2b06      	cmp	r3, #6
 8008292:	d035      	beq.n	8008300 <UART_SetConfig+0x950>
 8008294:	2b07      	cmp	r3, #7
 8008296:	d035      	beq.n	8008304 <UART_SetConfig+0x954>
 8008298:	2b08      	cmp	r3, #8
 800829a:	d035      	beq.n	8008308 <UART_SetConfig+0x958>
 800829c:	2b09      	cmp	r3, #9
 800829e:	d035      	beq.n	800830c <UART_SetConfig+0x95c>
 80082a0:	2b0a      	cmp	r3, #10
 80082a2:	d035      	beq.n	8008310 <UART_SetConfig+0x960>
 80082a4:	2b0b      	cmp	r3, #11
 80082a6:	d001      	beq.n	80082ac <UART_SetConfig+0x8fc>
 80082a8:	2201      	movs	r2, #1
 80082aa:	e003      	b.n	80082b4 <UART_SetConfig+0x904>
 80082ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 80082b0:	e000      	b.n	80082b4 <UART_SetConfig+0x904>
 80082b2:	2201      	movs	r2, #1
 80082b4:	fbb0 f2f2 	udiv	r2, r0, r2
 80082b8:	6863      	ldr	r3, [r4, #4]
 80082ba:	eb02 0253 	add.w	r2, r2, r3, lsr #1
 80082be:	fbb2 f2f3 	udiv	r2, r2, r3
 80082c2:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 80082c4:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80082c6:	f1a2 0110 	sub.w	r1, r2, #16
 80082ca:	f64f 73ef 	movw	r3, #65519	; 0xffef
 80082ce:	4299      	cmp	r1, r3
 80082d0:	f200 810e 	bhi.w	80084f0 <UART_SetConfig+0xb40>
      huart->Instance->BRR = usartdiv;
 80082d4:	6823      	ldr	r3, [r4, #0]
 80082d6:	60da      	str	r2, [r3, #12]
  huart->NbTxDataToProcess = 1;
 80082d8:	2201      	movs	r2, #1
 80082da:	f8a4 206a 	strh.w	r2, [r4, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80082de:	f8a4 2068 	strh.w	r2, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 80082e2:	2200      	movs	r2, #0
 80082e4:	66e2      	str	r2, [r4, #108]	; 0x6c
  huart->TxISR = NULL;
 80082e6:	6722      	str	r2, [r4, #112]	; 0x70
}
 80082e8:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80082ec:	2202      	movs	r2, #2
 80082ee:	e7e1      	b.n	80082b4 <UART_SetConfig+0x904>
 80082f0:	2204      	movs	r2, #4
 80082f2:	e7df      	b.n	80082b4 <UART_SetConfig+0x904>
 80082f4:	2206      	movs	r2, #6
 80082f6:	e7dd      	b.n	80082b4 <UART_SetConfig+0x904>
 80082f8:	2208      	movs	r2, #8
 80082fa:	e7db      	b.n	80082b4 <UART_SetConfig+0x904>
 80082fc:	220a      	movs	r2, #10
 80082fe:	e7d9      	b.n	80082b4 <UART_SetConfig+0x904>
 8008300:	220c      	movs	r2, #12
 8008302:	e7d7      	b.n	80082b4 <UART_SetConfig+0x904>
 8008304:	2210      	movs	r2, #16
 8008306:	e7d5      	b.n	80082b4 <UART_SetConfig+0x904>
 8008308:	2220      	movs	r2, #32
 800830a:	e7d3      	b.n	80082b4 <UART_SetConfig+0x904>
 800830c:	2240      	movs	r2, #64	; 0x40
 800830e:	e7d1      	b.n	80082b4 <UART_SetConfig+0x904>
 8008310:	2280      	movs	r2, #128	; 0x80
 8008312:	e7cf      	b.n	80082b4 <UART_SetConfig+0x904>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008314:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008316:	b1d3      	cbz	r3, 800834e <UART_SetConfig+0x99e>
 8008318:	2b01      	cmp	r3, #1
 800831a:	d021      	beq.n	8008360 <UART_SetConfig+0x9b0>
 800831c:	2b02      	cmp	r3, #2
 800831e:	d021      	beq.n	8008364 <UART_SetConfig+0x9b4>
 8008320:	2b03      	cmp	r3, #3
 8008322:	d021      	beq.n	8008368 <UART_SetConfig+0x9b8>
 8008324:	2b04      	cmp	r3, #4
 8008326:	d021      	beq.n	800836c <UART_SetConfig+0x9bc>
 8008328:	2b05      	cmp	r3, #5
 800832a:	d021      	beq.n	8008370 <UART_SetConfig+0x9c0>
 800832c:	2b06      	cmp	r3, #6
 800832e:	d021      	beq.n	8008374 <UART_SetConfig+0x9c4>
 8008330:	2b07      	cmp	r3, #7
 8008332:	d021      	beq.n	8008378 <UART_SetConfig+0x9c8>
 8008334:	2b08      	cmp	r3, #8
 8008336:	d021      	beq.n	800837c <UART_SetConfig+0x9cc>
 8008338:	2b09      	cmp	r3, #9
 800833a:	d021      	beq.n	8008380 <UART_SetConfig+0x9d0>
 800833c:	2b0a      	cmp	r3, #10
 800833e:	d021      	beq.n	8008384 <UART_SetConfig+0x9d4>
 8008340:	2b0b      	cmp	r3, #11
 8008342:	d001      	beq.n	8008348 <UART_SetConfig+0x998>
 8008344:	4a12      	ldr	r2, [pc, #72]	; (8008390 <UART_SetConfig+0x9e0>)
 8008346:	e003      	b.n	8008350 <UART_SetConfig+0x9a0>
 8008348:	f24f 4224 	movw	r2, #62500	; 0xf424
 800834c:	e000      	b.n	8008350 <UART_SetConfig+0x9a0>
 800834e:	4a10      	ldr	r2, [pc, #64]	; (8008390 <UART_SetConfig+0x9e0>)
 8008350:	6863      	ldr	r3, [r4, #4]
 8008352:	eb02 0253 	add.w	r2, r2, r3, lsr #1
 8008356:	fbb2 f2f3 	udiv	r2, r2, r3
 800835a:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 800835c:	2000      	movs	r0, #0
        break;
 800835e:	e7b2      	b.n	80082c6 <UART_SetConfig+0x916>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008360:	4a0c      	ldr	r2, [pc, #48]	; (8008394 <UART_SetConfig+0x9e4>)
 8008362:	e7f5      	b.n	8008350 <UART_SetConfig+0x9a0>
 8008364:	4a0d      	ldr	r2, [pc, #52]	; (800839c <UART_SetConfig+0x9ec>)
 8008366:	e7f3      	b.n	8008350 <UART_SetConfig+0x9a0>
 8008368:	4a0e      	ldr	r2, [pc, #56]	; (80083a4 <UART_SetConfig+0x9f4>)
 800836a:	e7f1      	b.n	8008350 <UART_SetConfig+0x9a0>
 800836c:	4a0e      	ldr	r2, [pc, #56]	; (80083a8 <UART_SetConfig+0x9f8>)
 800836e:	e7ef      	b.n	8008350 <UART_SetConfig+0x9a0>
 8008370:	4a11      	ldr	r2, [pc, #68]	; (80083b8 <UART_SetConfig+0xa08>)
 8008372:	e7ed      	b.n	8008350 <UART_SetConfig+0x9a0>
 8008374:	4a11      	ldr	r2, [pc, #68]	; (80083bc <UART_SetConfig+0xa0c>)
 8008376:	e7eb      	b.n	8008350 <UART_SetConfig+0x9a0>
 8008378:	4a0c      	ldr	r2, [pc, #48]	; (80083ac <UART_SetConfig+0x9fc>)
 800837a:	e7e9      	b.n	8008350 <UART_SetConfig+0x9a0>
 800837c:	4a0c      	ldr	r2, [pc, #48]	; (80083b0 <UART_SetConfig+0xa00>)
 800837e:	e7e7      	b.n	8008350 <UART_SetConfig+0x9a0>
 8008380:	4a0c      	ldr	r2, [pc, #48]	; (80083b4 <UART_SetConfig+0xa04>)
 8008382:	e7e5      	b.n	8008350 <UART_SetConfig+0x9a0>
 8008384:	4a01      	ldr	r2, [pc, #4]	; (800838c <UART_SetConfig+0x9dc>)
 8008386:	e7e3      	b.n	8008350 <UART_SetConfig+0x9a0>
 8008388:	01e84800 	.word	0x01e84800
 800838c:	0001e848 	.word	0x0001e848
 8008390:	00f42400 	.word	0x00f42400
 8008394:	007a1200 	.word	0x007a1200
 8008398:	00516154 	.word	0x00516154
 800839c:	003d0900 	.word	0x003d0900
 80083a0:	0030d400 	.word	0x0030d400
 80083a4:	0028b0aa 	.word	0x0028b0aa
 80083a8:	001e8480 	.word	0x001e8480
 80083ac:	000f4240 	.word	0x000f4240
 80083b0:	0007a120 	.word	0x0007a120
 80083b4:	0003d090 	.word	0x0003d090
 80083b8:	00186a00 	.word	0x00186a00
 80083bc:	00145855 	.word	0x00145855
 80083c0:	00155500 	.word	0x00155500
 80083c4:	000ccc00 	.word	0x000ccc00
 80083c8:	000aaa00 	.word	0x000aaa00
        pclk = HAL_RCC_GetSysClockFreq();
 80083cc:	f7fd ffe0 	bl	8006390 <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80083d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80083d2:	b1d3      	cbz	r3, 800840a <UART_SetConfig+0xa5a>
 80083d4:	2b01      	cmp	r3, #1
 80083d6:	d023      	beq.n	8008420 <UART_SetConfig+0xa70>
 80083d8:	2b02      	cmp	r3, #2
 80083da:	d023      	beq.n	8008424 <UART_SetConfig+0xa74>
 80083dc:	2b03      	cmp	r3, #3
 80083de:	d023      	beq.n	8008428 <UART_SetConfig+0xa78>
 80083e0:	2b04      	cmp	r3, #4
 80083e2:	d023      	beq.n	800842c <UART_SetConfig+0xa7c>
 80083e4:	2b05      	cmp	r3, #5
 80083e6:	d023      	beq.n	8008430 <UART_SetConfig+0xa80>
 80083e8:	2b06      	cmp	r3, #6
 80083ea:	d023      	beq.n	8008434 <UART_SetConfig+0xa84>
 80083ec:	2b07      	cmp	r3, #7
 80083ee:	d023      	beq.n	8008438 <UART_SetConfig+0xa88>
 80083f0:	2b08      	cmp	r3, #8
 80083f2:	d023      	beq.n	800843c <UART_SetConfig+0xa8c>
 80083f4:	2b09      	cmp	r3, #9
 80083f6:	d023      	beq.n	8008440 <UART_SetConfig+0xa90>
 80083f8:	2b0a      	cmp	r3, #10
 80083fa:	d023      	beq.n	8008444 <UART_SetConfig+0xa94>
 80083fc:	2b0b      	cmp	r3, #11
 80083fe:	d001      	beq.n	8008404 <UART_SetConfig+0xa54>
 8008400:	2201      	movs	r2, #1
 8008402:	e003      	b.n	800840c <UART_SetConfig+0xa5c>
 8008404:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008408:	e000      	b.n	800840c <UART_SetConfig+0xa5c>
 800840a:	2201      	movs	r2, #1
 800840c:	fbb0 f2f2 	udiv	r2, r0, r2
 8008410:	6863      	ldr	r3, [r4, #4]
 8008412:	eb02 0253 	add.w	r2, r2, r3, lsr #1
 8008416:	fbb2 f2f3 	udiv	r2, r2, r3
 800841a:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 800841c:	2000      	movs	r0, #0
        break;
 800841e:	e752      	b.n	80082c6 <UART_SetConfig+0x916>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008420:	2202      	movs	r2, #2
 8008422:	e7f3      	b.n	800840c <UART_SetConfig+0xa5c>
 8008424:	2204      	movs	r2, #4
 8008426:	e7f1      	b.n	800840c <UART_SetConfig+0xa5c>
 8008428:	2206      	movs	r2, #6
 800842a:	e7ef      	b.n	800840c <UART_SetConfig+0xa5c>
 800842c:	2208      	movs	r2, #8
 800842e:	e7ed      	b.n	800840c <UART_SetConfig+0xa5c>
 8008430:	220a      	movs	r2, #10
 8008432:	e7eb      	b.n	800840c <UART_SetConfig+0xa5c>
 8008434:	220c      	movs	r2, #12
 8008436:	e7e9      	b.n	800840c <UART_SetConfig+0xa5c>
 8008438:	2210      	movs	r2, #16
 800843a:	e7e7      	b.n	800840c <UART_SetConfig+0xa5c>
 800843c:	2220      	movs	r2, #32
 800843e:	e7e5      	b.n	800840c <UART_SetConfig+0xa5c>
 8008440:	2240      	movs	r2, #64	; 0x40
 8008442:	e7e3      	b.n	800840c <UART_SetConfig+0xa5c>
 8008444:	2280      	movs	r2, #128	; 0x80
 8008446:	e7e1      	b.n	800840c <UART_SetConfig+0xa5c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008448:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800844a:	b1d3      	cbz	r3, 8008482 <UART_SetConfig+0xad2>
 800844c:	2b01      	cmp	r3, #1
 800844e:	d022      	beq.n	8008496 <UART_SetConfig+0xae6>
 8008450:	2b02      	cmp	r3, #2
 8008452:	d023      	beq.n	800849c <UART_SetConfig+0xaec>
 8008454:	2b03      	cmp	r3, #3
 8008456:	d024      	beq.n	80084a2 <UART_SetConfig+0xaf2>
 8008458:	2b04      	cmp	r3, #4
 800845a:	d025      	beq.n	80084a8 <UART_SetConfig+0xaf8>
 800845c:	2b05      	cmp	r3, #5
 800845e:	d026      	beq.n	80084ae <UART_SetConfig+0xafe>
 8008460:	2b06      	cmp	r3, #6
 8008462:	d027      	beq.n	80084b4 <UART_SetConfig+0xb04>
 8008464:	2b07      	cmp	r3, #7
 8008466:	d028      	beq.n	80084ba <UART_SetConfig+0xb0a>
 8008468:	2b08      	cmp	r3, #8
 800846a:	d029      	beq.n	80084c0 <UART_SetConfig+0xb10>
 800846c:	2b09      	cmp	r3, #9
 800846e:	d02a      	beq.n	80084c6 <UART_SetConfig+0xb16>
 8008470:	2b0a      	cmp	r3, #10
 8008472:	d02b      	beq.n	80084cc <UART_SetConfig+0xb1c>
 8008474:	2b0b      	cmp	r3, #11
 8008476:	d002      	beq.n	800847e <UART_SetConfig+0xace>
 8008478:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800847c:	e003      	b.n	8008486 <UART_SetConfig+0xad6>
 800847e:	2280      	movs	r2, #128	; 0x80
 8008480:	e001      	b.n	8008486 <UART_SetConfig+0xad6>
 8008482:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8008486:	6863      	ldr	r3, [r4, #4]
 8008488:	eb02 0253 	add.w	r2, r2, r3, lsr #1
 800848c:	fbb2 f2f3 	udiv	r2, r2, r3
 8008490:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 8008492:	2000      	movs	r0, #0
        break;
 8008494:	e717      	b.n	80082c6 <UART_SetConfig+0x916>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008496:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800849a:	e7f4      	b.n	8008486 <UART_SetConfig+0xad6>
 800849c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80084a0:	e7f1      	b.n	8008486 <UART_SetConfig+0xad6>
 80084a2:	f241 5255 	movw	r2, #5461	; 0x1555
 80084a6:	e7ee      	b.n	8008486 <UART_SetConfig+0xad6>
 80084a8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80084ac:	e7eb      	b.n	8008486 <UART_SetConfig+0xad6>
 80084ae:	f640 42cc 	movw	r2, #3276	; 0xccc
 80084b2:	e7e8      	b.n	8008486 <UART_SetConfig+0xad6>
 80084b4:	f640 22aa 	movw	r2, #2730	; 0xaaa
 80084b8:	e7e5      	b.n	8008486 <UART_SetConfig+0xad6>
 80084ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80084be:	e7e2      	b.n	8008486 <UART_SetConfig+0xad6>
 80084c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80084c4:	e7df      	b.n	8008486 <UART_SetConfig+0xad6>
 80084c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80084ca:	e7dc      	b.n	8008486 <UART_SetConfig+0xad6>
 80084cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80084d0:	e7d9      	b.n	8008486 <UART_SetConfig+0xad6>
        ret = HAL_ERROR;
 80084d2:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 80084d4:	2200      	movs	r2, #0
 80084d6:	e6f6      	b.n	80082c6 <UART_SetConfig+0x916>
        ret = HAL_ERROR;
 80084d8:	2001      	movs	r0, #1
 80084da:	e6fd      	b.n	80082d8 <UART_SetConfig+0x928>
 80084dc:	2000      	movs	r0, #0
 80084de:	e6fb      	b.n	80082d8 <UART_SetConfig+0x928>
        ret = HAL_ERROR;
 80084e0:	2001      	movs	r0, #1
 80084e2:	e6f9      	b.n	80082d8 <UART_SetConfig+0x928>
 80084e4:	2001      	movs	r0, #1
 80084e6:	e6f7      	b.n	80082d8 <UART_SetConfig+0x928>
          ret = HAL_ERROR;
 80084e8:	2001      	movs	r0, #1
 80084ea:	e6f5      	b.n	80082d8 <UART_SetConfig+0x928>
      ret = HAL_ERROR;
 80084ec:	2001      	movs	r0, #1
 80084ee:	e6f3      	b.n	80082d8 <UART_SetConfig+0x928>
      ret = HAL_ERROR;
 80084f0:	2001      	movs	r0, #1
 80084f2:	e6f1      	b.n	80082d8 <UART_SetConfig+0x928>

080084f4 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80084f4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80084f6:	f013 0f01 	tst.w	r3, #1
 80084fa:	d006      	beq.n	800850a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80084fc:	6802      	ldr	r2, [r0, #0]
 80084fe:	6853      	ldr	r3, [r2, #4]
 8008500:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008504:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8008506:	430b      	orrs	r3, r1
 8008508:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800850a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800850c:	f013 0f02 	tst.w	r3, #2
 8008510:	d006      	beq.n	8008520 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008512:	6802      	ldr	r2, [r0, #0]
 8008514:	6853      	ldr	r3, [r2, #4]
 8008516:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800851a:	6b01      	ldr	r1, [r0, #48]	; 0x30
 800851c:	430b      	orrs	r3, r1
 800851e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008520:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8008522:	f013 0f04 	tst.w	r3, #4
 8008526:	d006      	beq.n	8008536 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008528:	6802      	ldr	r2, [r0, #0]
 800852a:	6853      	ldr	r3, [r2, #4]
 800852c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008530:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8008532:	430b      	orrs	r3, r1
 8008534:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008536:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8008538:	f013 0f08 	tst.w	r3, #8
 800853c:	d006      	beq.n	800854c <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800853e:	6802      	ldr	r2, [r0, #0]
 8008540:	6853      	ldr	r3, [r2, #4]
 8008542:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008546:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8008548:	430b      	orrs	r3, r1
 800854a:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800854c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800854e:	f013 0f10 	tst.w	r3, #16
 8008552:	d006      	beq.n	8008562 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008554:	6802      	ldr	r2, [r0, #0]
 8008556:	6893      	ldr	r3, [r2, #8]
 8008558:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800855c:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 800855e:	430b      	orrs	r3, r1
 8008560:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008562:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8008564:	f013 0f20 	tst.w	r3, #32
 8008568:	d006      	beq.n	8008578 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800856a:	6802      	ldr	r2, [r0, #0]
 800856c:	6893      	ldr	r3, [r2, #8]
 800856e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008572:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8008574:	430b      	orrs	r3, r1
 8008576:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008578:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800857a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800857e:	d00a      	beq.n	8008596 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008580:	6802      	ldr	r2, [r0, #0]
 8008582:	6853      	ldr	r3, [r2, #4]
 8008584:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008588:	6c41      	ldr	r1, [r0, #68]	; 0x44
 800858a:	430b      	orrs	r3, r1
 800858c:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800858e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8008590:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008594:	d00b      	beq.n	80085ae <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008596:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8008598:	f013 0f80 	tst.w	r3, #128	; 0x80
 800859c:	d006      	beq.n	80085ac <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800859e:	6802      	ldr	r2, [r0, #0]
 80085a0:	6853      	ldr	r3, [r2, #4]
 80085a2:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80085a6:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 80085a8:	430b      	orrs	r3, r1
 80085aa:	6053      	str	r3, [r2, #4]
}
 80085ac:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80085ae:	6802      	ldr	r2, [r0, #0]
 80085b0:	6853      	ldr	r3, [r2, #4]
 80085b2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80085b6:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80085b8:	430b      	orrs	r3, r1
 80085ba:	6053      	str	r3, [r2, #4]
 80085bc:	e7eb      	b.n	8008596 <UART_AdvFeatureConfig+0xa2>

080085be <UART_WaitOnFlagUntilTimeout>:
{
 80085be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085c2:	4604      	mov	r4, r0
 80085c4:	460f      	mov	r7, r1
 80085c6:	4616      	mov	r6, r2
 80085c8:	4698      	mov	r8, r3
 80085ca:	9d06      	ldr	r5, [sp, #24]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085cc:	6823      	ldr	r3, [r4, #0]
 80085ce:	69db      	ldr	r3, [r3, #28]
 80085d0:	ea37 0303 	bics.w	r3, r7, r3
 80085d4:	bf0c      	ite	eq
 80085d6:	2301      	moveq	r3, #1
 80085d8:	2300      	movne	r3, #0
 80085da:	42b3      	cmp	r3, r6
 80085dc:	d13f      	bne.n	800865e <UART_WaitOnFlagUntilTimeout+0xa0>
    if (Timeout != HAL_MAX_DELAY)
 80085de:	f1b5 3fff 	cmp.w	r5, #4294967295
 80085e2:	d0f3      	beq.n	80085cc <UART_WaitOnFlagUntilTimeout+0xe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085e4:	f7fa fea8 	bl	8003338 <HAL_GetTick>
 80085e8:	eba0 0008 	sub.w	r0, r0, r8
 80085ec:	42a8      	cmp	r0, r5
 80085ee:	d822      	bhi.n	8008636 <UART_WaitOnFlagUntilTimeout+0x78>
 80085f0:	b30d      	cbz	r5, 8008636 <UART_WaitOnFlagUntilTimeout+0x78>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80085f2:	6823      	ldr	r3, [r4, #0]
 80085f4:	681a      	ldr	r2, [r3, #0]
 80085f6:	f012 0f04 	tst.w	r2, #4
 80085fa:	d0e7      	beq.n	80085cc <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80085fc:	69da      	ldr	r2, [r3, #28]
 80085fe:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8008602:	d0e3      	beq.n	80085cc <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008604:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008608:	621a      	str	r2, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800860a:	6822      	ldr	r2, [r4, #0]
 800860c:	6813      	ldr	r3, [r2, #0]
 800860e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008612:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008614:	6822      	ldr	r2, [r4, #0]
 8008616:	6893      	ldr	r3, [r2, #8]
 8008618:	f023 0301 	bic.w	r3, r3, #1
 800861c:	6093      	str	r3, [r2, #8]
          huart->gState = HAL_UART_STATE_READY;
 800861e:	2320      	movs	r3, #32
 8008620:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8008624:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008628:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
          __HAL_UNLOCK(huart);
 800862c:	2300      	movs	r3, #0
 800862e:	f884 307c 	strb.w	r3, [r4, #124]	; 0x7c
          return HAL_TIMEOUT;
 8008632:	2003      	movs	r0, #3
 8008634:	e014      	b.n	8008660 <UART_WaitOnFlagUntilTimeout+0xa2>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008636:	6822      	ldr	r2, [r4, #0]
 8008638:	6813      	ldr	r3, [r2, #0]
 800863a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800863e:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008640:	6822      	ldr	r2, [r4, #0]
 8008642:	6893      	ldr	r3, [r2, #8]
 8008644:	f023 0301 	bic.w	r3, r3, #1
 8008648:	6093      	str	r3, [r2, #8]
        huart->gState = HAL_UART_STATE_READY;
 800864a:	2320      	movs	r3, #32
 800864c:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8008650:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
        __HAL_UNLOCK(huart);
 8008654:	2300      	movs	r3, #0
 8008656:	f884 307c 	strb.w	r3, [r4, #124]	; 0x7c
        return HAL_TIMEOUT;
 800865a:	2003      	movs	r0, #3
 800865c:	e000      	b.n	8008660 <UART_WaitOnFlagUntilTimeout+0xa2>
  return HAL_OK;
 800865e:	2000      	movs	r0, #0
}
 8008660:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008664 <UART_CheckIdleState>:
{
 8008664:	b530      	push	{r4, r5, lr}
 8008666:	b083      	sub	sp, #12
 8008668:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800866a:	2300      	movs	r3, #0
 800866c:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tickstart = HAL_GetTick();
 8008670:	f7fa fe62 	bl	8003338 <HAL_GetTick>
 8008674:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008676:	6823      	ldr	r3, [r4, #0]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f013 0f08 	tst.w	r3, #8
 800867e:	d10e      	bne.n	800869e <UART_CheckIdleState+0x3a>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008680:	6823      	ldr	r3, [r4, #0]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f013 0f04 	tst.w	r3, #4
 8008688:	d117      	bne.n	80086ba <UART_CheckIdleState+0x56>
  huart->gState = HAL_UART_STATE_READY;
 800868a:	2320      	movs	r3, #32
 800868c:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8008690:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8008694:	2000      	movs	r0, #0
 8008696:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
}
 800869a:	b003      	add	sp, #12
 800869c:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800869e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80086a2:	9300      	str	r3, [sp, #0]
 80086a4:	4603      	mov	r3, r0
 80086a6:	2200      	movs	r2, #0
 80086a8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80086ac:	4620      	mov	r0, r4
 80086ae:	f7ff ff86 	bl	80085be <UART_WaitOnFlagUntilTimeout>
 80086b2:	2800      	cmp	r0, #0
 80086b4:	d0e4      	beq.n	8008680 <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 80086b6:	2003      	movs	r0, #3
 80086b8:	e7ef      	b.n	800869a <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80086ba:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80086be:	9300      	str	r3, [sp, #0]
 80086c0:	462b      	mov	r3, r5
 80086c2:	2200      	movs	r2, #0
 80086c4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80086c8:	4620      	mov	r0, r4
 80086ca:	f7ff ff78 	bl	80085be <UART_WaitOnFlagUntilTimeout>
 80086ce:	2800      	cmp	r0, #0
 80086d0:	d0db      	beq.n	800868a <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 80086d2:	2003      	movs	r0, #3
 80086d4:	e7e1      	b.n	800869a <UART_CheckIdleState+0x36>

080086d6 <HAL_UART_Init>:
  if (huart == NULL)
 80086d6:	b378      	cbz	r0, 8008738 <HAL_UART_Init+0x62>
{
 80086d8:	b510      	push	{r4, lr}
 80086da:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80086dc:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 80086e0:	b30b      	cbz	r3, 8008726 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 80086e2:	2324      	movs	r3, #36	; 0x24
 80086e4:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  __HAL_UART_DISABLE(huart);
 80086e8:	6822      	ldr	r2, [r4, #0]
 80086ea:	6813      	ldr	r3, [r2, #0]
 80086ec:	f023 0301 	bic.w	r3, r3, #1
 80086f0:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80086f2:	4620      	mov	r0, r4
 80086f4:	f7ff f95c 	bl	80079b0 <UART_SetConfig>
 80086f8:	2801      	cmp	r0, #1
 80086fa:	d013      	beq.n	8008724 <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80086fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80086fe:	b9bb      	cbnz	r3, 8008730 <HAL_UART_Init+0x5a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008700:	6822      	ldr	r2, [r4, #0]
 8008702:	6853      	ldr	r3, [r2, #4]
 8008704:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8008708:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800870a:	6822      	ldr	r2, [r4, #0]
 800870c:	6893      	ldr	r3, [r2, #8]
 800870e:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8008712:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8008714:	6822      	ldr	r2, [r4, #0]
 8008716:	6813      	ldr	r3, [r2, #0]
 8008718:	f043 0301 	orr.w	r3, r3, #1
 800871c:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 800871e:	4620      	mov	r0, r4
 8008720:	f7ff ffa0 	bl	8008664 <UART_CheckIdleState>
}
 8008724:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8008726:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
    HAL_UART_MspInit(huart);
 800872a:	f7fa fd79 	bl	8003220 <HAL_UART_MspInit>
 800872e:	e7d8      	b.n	80086e2 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8008730:	4620      	mov	r0, r4
 8008732:	f7ff fedf 	bl	80084f4 <UART_AdvFeatureConfig>
 8008736:	e7e3      	b.n	8008700 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8008738:	2001      	movs	r0, #1
}
 800873a:	4770      	bx	lr

0800873c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800873c:	b410      	push	{r4}
 800873e:	b085      	sub	sp, #20
 8008740:	4602      	mov	r2, r0
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8008742:	4b1a      	ldr	r3, [pc, #104]	; (80087ac <UARTEx_SetNbDataToProcess+0x70>)
 8008744:	e893 0003 	ldmia.w	r3, {r0, r1}
 8008748:	ac04      	add	r4, sp, #16
 800874a:	e904 0003 	stmdb	r4, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800874e:	466c      	mov	r4, sp
 8008750:	3308      	adds	r3, #8
 8008752:	e893 0003 	ldmia.w	r3, {r0, r1}
 8008756:	e884 0003 	stmia.w	r4, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800875a:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800875c:	b1fb      	cbz	r3, 800879e <UARTEx_SetNbDataToProcess+0x62>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800875e:	6811      	ldr	r1, [r2, #0]
 8008760:	688b      	ldr	r3, [r1, #8]
 8008762:	f3c3 6342 	ubfx	r3, r3, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008766:	6888      	ldr	r0, [r1, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8008768:	a904      	add	r1, sp, #16
 800876a:	eb01 7050 	add.w	r0, r1, r0, lsr #29
 800876e:	f810 1c08 	ldrb.w	r1, [r0, #-8]
 8008772:	00c9      	lsls	r1, r1, #3
 8008774:	f810 0c10 	ldrb.w	r0, [r0, #-16]
 8008778:	fb91 f1f0 	sdiv	r1, r1, r0
 800877c:	f8a2 106a 	strh.w	r1, [r2, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8008780:	a904      	add	r1, sp, #16
 8008782:	440b      	add	r3, r1
 8008784:	f813 1c08 	ldrb.w	r1, [r3, #-8]
 8008788:	00c9      	lsls	r1, r1, #3
 800878a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800878e:	fb91 f3f3 	sdiv	r3, r1, r3
 8008792:	f8a2 3068 	strh.w	r3, [r2, #104]	; 0x68
  }
}
 8008796:	b005      	add	sp, #20
 8008798:	f85d 4b04 	ldr.w	r4, [sp], #4
 800879c:	4770      	bx	lr
    huart->NbTxDataToProcess = 1U;
 800879e:	2301      	movs	r3, #1
 80087a0:	f8a2 306a 	strh.w	r3, [r2, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80087a4:	f8a2 3068 	strh.w	r3, [r2, #104]	; 0x68
 80087a8:	e7f5      	b.n	8008796 <UARTEx_SetNbDataToProcess+0x5a>
 80087aa:	bf00      	nop
 80087ac:	0800e3f4 	.word	0x0800e3f4

080087b0 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 80087b0:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 80087b4:	2b01      	cmp	r3, #1
 80087b6:	d018      	beq.n	80087ea <HAL_UARTEx_DisableFifoMode+0x3a>
 80087b8:	2301      	movs	r3, #1
 80087ba:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_BUSY;
 80087be:	2324      	movs	r3, #36	; 0x24
 80087c0:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80087c4:	6803      	ldr	r3, [r0, #0]
 80087c6:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80087c8:	6819      	ldr	r1, [r3, #0]
 80087ca:	f021 0101 	bic.w	r1, r1, #1
 80087ce:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80087d0:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80087d4:	2300      	movs	r3, #0
 80087d6:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80087d8:	6801      	ldr	r1, [r0, #0]
 80087da:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 80087dc:	2220      	movs	r2, #32
 80087de:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
  __HAL_UNLOCK(huart);
 80087e2:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  return HAL_OK;
 80087e6:	4618      	mov	r0, r3
 80087e8:	4770      	bx	lr
  __HAL_LOCK(huart);
 80087ea:	2002      	movs	r0, #2
}
 80087ec:	4770      	bx	lr

080087ee <HAL_UARTEx_SetTxFifoThreshold>:
{
 80087ee:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 80087f0:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 80087f4:	2b01      	cmp	r3, #1
 80087f6:	d01d      	beq.n	8008834 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 80087f8:	4604      	mov	r4, r0
 80087fa:	2301      	movs	r3, #1
 80087fc:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_BUSY;
 8008800:	2324      	movs	r3, #36	; 0x24
 8008802:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008806:	6803      	ldr	r3, [r0, #0]
 8008808:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800880a:	681a      	ldr	r2, [r3, #0]
 800880c:	f022 0201 	bic.w	r2, r2, #1
 8008810:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008812:	6802      	ldr	r2, [r0, #0]
 8008814:	6893      	ldr	r3, [r2, #8]
 8008816:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 800881a:	4319      	orrs	r1, r3
 800881c:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 800881e:	f7ff ff8d 	bl	800873c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008822:	6823      	ldr	r3, [r4, #0]
 8008824:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8008826:	2320      	movs	r3, #32
 8008828:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  __HAL_UNLOCK(huart);
 800882c:	2000      	movs	r0, #0
 800882e:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
}
 8008832:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8008834:	2002      	movs	r0, #2
 8008836:	e7fc      	b.n	8008832 <HAL_UARTEx_SetTxFifoThreshold+0x44>

08008838 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8008838:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800883a:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 800883e:	2b01      	cmp	r3, #1
 8008840:	d01d      	beq.n	800887e <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8008842:	4604      	mov	r4, r0
 8008844:	2301      	movs	r3, #1
 8008846:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_BUSY;
 800884a:	2324      	movs	r3, #36	; 0x24
 800884c:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008850:	6803      	ldr	r3, [r0, #0]
 8008852:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8008854:	681a      	ldr	r2, [r3, #0]
 8008856:	f022 0201 	bic.w	r2, r2, #1
 800885a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800885c:	6802      	ldr	r2, [r0, #0]
 800885e:	6893      	ldr	r3, [r2, #8]
 8008860:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 8008864:	4319      	orrs	r1, r3
 8008866:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8008868:	f7ff ff68 	bl	800873c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800886c:	6823      	ldr	r3, [r4, #0]
 800886e:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8008870:	2320      	movs	r3, #32
 8008872:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  __HAL_UNLOCK(huart);
 8008876:	2000      	movs	r0, #0
 8008878:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
}
 800887c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 800887e:	2002      	movs	r0, #2
 8008880:	e7fc      	b.n	800887c <HAL_UARTEx_SetRxFifoThreshold+0x44>
	...

08008884 <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008884:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8008888:	b99b      	cbnz	r3, 80088b2 <osKernelInitialize+0x2e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800888a:	f3ef 8310 	mrs	r3, PRIMASK
 800888e:	b99b      	cbnz	r3, 80088b8 <osKernelInitialize+0x34>
 8008890:	4b0c      	ldr	r3, [pc, #48]	; (80088c4 <osKernelInitialize+0x40>)
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	2b02      	cmp	r3, #2
 8008896:	d005      	beq.n	80088a4 <osKernelInitialize+0x20>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 8008898:	b98b      	cbnz	r3, 80088be <osKernelInitialize+0x3a>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 800889a:	4b0a      	ldr	r3, [pc, #40]	; (80088c4 <osKernelInitialize+0x40>)
 800889c:	2201      	movs	r2, #1
 800889e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80088a0:	2000      	movs	r0, #0
 80088a2:	4770      	bx	lr
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80088a4:	f3ef 8211 	mrs	r2, BASEPRI
  if (IS_IRQ()) {
 80088a8:	2a00      	cmp	r2, #0
 80088aa:	d0f5      	beq.n	8008898 <osKernelInitialize+0x14>
    stat = osErrorISR;
 80088ac:	f06f 0005 	mvn.w	r0, #5
 80088b0:	4770      	bx	lr
 80088b2:	f06f 0005 	mvn.w	r0, #5
 80088b6:	4770      	bx	lr
 80088b8:	f06f 0005 	mvn.w	r0, #5
 80088bc:	4770      	bx	lr
    } else {
      stat = osError;
 80088be:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 80088c2:	4770      	bx	lr
 80088c4:	20000c9c 	.word	0x20000c9c

080088c8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80088c8:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80088ca:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 80088ce:	b9b3      	cbnz	r3, 80088fe <osKernelStart+0x36>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80088d0:	f3ef 8310 	mrs	r3, PRIMASK
 80088d4:	b9b3      	cbnz	r3, 8008904 <osKernelStart+0x3c>
 80088d6:	4b0e      	ldr	r3, [pc, #56]	; (8008910 <osKernelStart+0x48>)
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	2b02      	cmp	r3, #2
 80088dc:	d008      	beq.n	80088f0 <osKernelStart+0x28>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 80088de:	2b01      	cmp	r3, #1
 80088e0:	d113      	bne.n	800890a <osKernelStart+0x42>
      KernelState = osKernelRunning;
 80088e2:	4b0b      	ldr	r3, [pc, #44]	; (8008910 <osKernelStart+0x48>)
 80088e4:	2202      	movs	r2, #2
 80088e6:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 80088e8:	f001 ff74 	bl	800a7d4 <vTaskStartScheduler>
      stat = osOK;
 80088ec:	2000      	movs	r0, #0
      stat = osError;
    }
  }

  return (stat);
}
 80088ee:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80088f0:	f3ef 8211 	mrs	r2, BASEPRI
  if (IS_IRQ()) {
 80088f4:	2a00      	cmp	r2, #0
 80088f6:	d0f2      	beq.n	80088de <osKernelStart+0x16>
    stat = osErrorISR;
 80088f8:	f06f 0005 	mvn.w	r0, #5
 80088fc:	e7f7      	b.n	80088ee <osKernelStart+0x26>
 80088fe:	f06f 0005 	mvn.w	r0, #5
 8008902:	e7f4      	b.n	80088ee <osKernelStart+0x26>
 8008904:	f06f 0005 	mvn.w	r0, #5
 8008908:	e7f1      	b.n	80088ee <osKernelStart+0x26>
      stat = osError;
 800890a:	f04f 30ff 	mov.w	r0, #4294967295
  return (stat);
 800890e:	e7ee      	b.n	80088ee <osKernelStart+0x26>
 8008910:	20000c9c 	.word	0x20000c9c

08008914 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008914:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008916:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008918:	2400      	movs	r4, #0
 800891a:	9404      	str	r4, [sp, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800891c:	f3ef 8405 	mrs	r4, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8008920:	bb4c      	cbnz	r4, 8008976 <osThreadNew+0x62>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008922:	f3ef 8310 	mrs	r3, PRIMASK
 8008926:	bb33      	cbnz	r3, 8008976 <osThreadNew+0x62>
 8008928:	4b33      	ldr	r3, [pc, #204]	; (80089f8 <osThreadNew+0xe4>)
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	2b02      	cmp	r3, #2
 800892e:	d025      	beq.n	800897c <osThreadNew+0x68>
 8008930:	b308      	cbz	r0, 8008976 <osThreadNew+0x62>
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
 8008932:	2300      	movs	r3, #0
 8008934:	f88d 3017 	strb.w	r3, [sp, #23]
    name  = &empty;
    mem   = -1;

    if (attr != NULL) {
 8008938:	b392      	cbz	r2, 80089a0 <osThreadNew+0x8c>
      if (attr->name != NULL) {
 800893a:	6816      	ldr	r6, [r2, #0]
 800893c:	b31e      	cbz	r6, 8008986 <osThreadNew+0x72>
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 800893e:	6994      	ldr	r4, [r2, #24]
 8008940:	b904      	cbnz	r4, 8008944 <osThreadNew+0x30>
    prio  = (UBaseType_t)osPriorityNormal;
 8008942:	2418      	movs	r4, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008944:	1e63      	subs	r3, r4, #1
 8008946:	2b37      	cmp	r3, #55	; 0x37
 8008948:	d852      	bhi.n	80089f0 <osThreadNew+0xdc>
 800894a:	6853      	ldr	r3, [r2, #4]
 800894c:	f013 0f01 	tst.w	r3, #1
 8008950:	d150      	bne.n	80089f4 <osThreadNew+0xe0>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 8008952:	6955      	ldr	r5, [r2, #20]
 8008954:	b1d5      	cbz	r5, 800898c <osThreadNew+0x78>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008956:	ea4f 0c95 	mov.w	ip, r5, lsr #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800895a:	6893      	ldr	r3, [r2, #8]
 800895c:	b12b      	cbz	r3, 800896a <osThreadNew+0x56>
 800895e:	68d7      	ldr	r7, [r2, #12]
 8008960:	2f5b      	cmp	r7, #91	; 0x5b
 8008962:	d902      	bls.n	800896a <osThreadNew+0x56>
 8008964:	6917      	ldr	r7, [r2, #16]
 8008966:	b107      	cbz	r7, 800896a <osThreadNew+0x56>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008968:	bb0d      	cbnz	r5, 80089ae <osThreadNew+0x9a>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800896a:	b193      	cbz	r3, 8008992 <osThreadNew+0x7e>
    mem   = -1;
 800896c:	f04f 35ff 	mov.w	r5, #4294967295
    }
    else {
      mem = 0;
    }

    if (mem == 1) {
 8008970:	2d01      	cmp	r5, #1
 8008972:	d023      	beq.n	80089bc <osThreadNew+0xa8>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
                                                                                    (StaticTask_t *)attr->cb_mem);
    }
    else {
      if (mem == 0) {
 8008974:	b375      	cbz	r5, 80089d4 <osThreadNew+0xc0>
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008976:	9804      	ldr	r0, [sp, #16]
}
 8008978:	b007      	add	sp, #28
 800897a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800897c:	f3ef 8311 	mrs	r3, BASEPRI
  if (!IS_IRQ() && (func != NULL)) {
 8008980:	2b00      	cmp	r3, #0
 8008982:	d1f8      	bne.n	8008976 <osThreadNew+0x62>
 8008984:	e7d4      	b.n	8008930 <osThreadNew+0x1c>
    name  = &empty;
 8008986:	f10d 0617 	add.w	r6, sp, #23
 800898a:	e7d8      	b.n	800893e <osThreadNew+0x2a>
    stack = configMINIMAL_STACK_SIZE;
 800898c:	f04f 0c80 	mov.w	ip, #128	; 0x80
 8008990:	e7e3      	b.n	800895a <osThreadNew+0x46>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008992:	68d3      	ldr	r3, [r2, #12]
 8008994:	b96b      	cbnz	r3, 80089b2 <osThreadNew+0x9e>
 8008996:	6913      	ldr	r3, [r2, #16]
 8008998:	b173      	cbz	r3, 80089b8 <osThreadNew+0xa4>
    mem   = -1;
 800899a:	f04f 35ff 	mov.w	r5, #4294967295
 800899e:	e7e7      	b.n	8008970 <osThreadNew+0x5c>
      mem = 0;
 80089a0:	2500      	movs	r5, #0
    prio  = (UBaseType_t)osPriorityNormal;
 80089a2:	2418      	movs	r4, #24
    stack = configMINIMAL_STACK_SIZE;
 80089a4:	f04f 0c80 	mov.w	ip, #128	; 0x80
    name  = &empty;
 80089a8:	f10d 0617 	add.w	r6, sp, #23
 80089ac:	e7e0      	b.n	8008970 <osThreadNew+0x5c>
        mem = 1;
 80089ae:	2501      	movs	r5, #1
 80089b0:	e7de      	b.n	8008970 <osThreadNew+0x5c>
    mem   = -1;
 80089b2:	f04f 35ff 	mov.w	r5, #4294967295
 80089b6:	e7db      	b.n	8008970 <osThreadNew+0x5c>
          mem = 0;
 80089b8:	2500      	movs	r5, #0
 80089ba:	e7d9      	b.n	8008970 <osThreadNew+0x5c>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80089bc:	6913      	ldr	r3, [r2, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80089be:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80089c0:	9202      	str	r2, [sp, #8]
 80089c2:	9301      	str	r3, [sp, #4]
 80089c4:	9400      	str	r4, [sp, #0]
 80089c6:	460b      	mov	r3, r1
 80089c8:	4662      	mov	r2, ip
 80089ca:	4631      	mov	r1, r6
 80089cc:	f001 fe96 	bl	800a6fc <xTaskCreateStatic>
 80089d0:	9004      	str	r0, [sp, #16]
 80089d2:	e7d0      	b.n	8008976 <osThreadNew+0x62>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80089d4:	aa04      	add	r2, sp, #16
 80089d6:	9201      	str	r2, [sp, #4]
 80089d8:	9400      	str	r4, [sp, #0]
 80089da:	460b      	mov	r3, r1
 80089dc:	fa1f f28c 	uxth.w	r2, ip
 80089e0:	4631      	mov	r1, r6
 80089e2:	f001 fec4 	bl	800a76e <xTaskCreate>
 80089e6:	2801      	cmp	r0, #1
 80089e8:	d0c5      	beq.n	8008976 <osThreadNew+0x62>
          hTask = NULL;
 80089ea:	2300      	movs	r3, #0
 80089ec:	9304      	str	r3, [sp, #16]
 80089ee:	e7c2      	b.n	8008976 <osThreadNew+0x62>
        return (NULL);
 80089f0:	2000      	movs	r0, #0
 80089f2:	e7c1      	b.n	8008978 <osThreadNew+0x64>
 80089f4:	2000      	movs	r0, #0
 80089f6:	e7bf      	b.n	8008978 <osThreadNew+0x64>
 80089f8:	20000c9c 	.word	0x20000c9c

080089fc <osThreadFlagsSet>:
  }

  return (count);
}

uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 80089fc:	b530      	push	{r4, r5, lr}
 80089fe:	b085      	sub	sp, #20
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8008a00:	b370      	cbz	r0, 8008a60 <osThreadFlagsSet+0x64>
 8008a02:	4605      	mov	r5, r0
 8008a04:	2900      	cmp	r1, #0
 8008a06:	db2b      	blt.n	8008a60 <osThreadFlagsSet+0x64>
    rflags = (uint32_t)osErrorParameter;
  }
  else {
    rflags = (uint32_t)osError;
 8008a08:	f04f 33ff 	mov.w	r3, #4294967295
 8008a0c:	9303      	str	r3, [sp, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008a0e:	f3ef 8305 	mrs	r3, IPSR

    if (IS_IRQ()) {
 8008a12:	b94b      	cbnz	r3, 8008a28 <osThreadFlagsSet+0x2c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a14:	f3ef 8310 	mrs	r3, PRIMASK
 8008a18:	b933      	cbnz	r3, 8008a28 <osThreadFlagsSet+0x2c>
 8008a1a:	4b1a      	ldr	r3, [pc, #104]	; (8008a84 <osThreadFlagsSet+0x88>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	2b02      	cmp	r3, #2
 8008a20:	d124      	bne.n	8008a6c <osThreadFlagsSet+0x70>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008a22:	f3ef 8311 	mrs	r3, BASEPRI
 8008a26:	b30b      	cbz	r3, 8008a6c <osThreadFlagsSet+0x70>
      yield = pdFALSE;
 8008a28:	2400      	movs	r4, #0
 8008a2a:	ab04      	add	r3, sp, #16
 8008a2c:	f843 4d08 	str.w	r4, [r3, #-8]!

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8008a30:	9300      	str	r3, [sp, #0]
 8008a32:	4623      	mov	r3, r4
 8008a34:	2201      	movs	r2, #1
 8008a36:	4628      	mov	r0, r5
 8008a38:	f002 fba0 	bl	800b17c <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8008a3c:	9400      	str	r4, [sp, #0]
 8008a3e:	ab03      	add	r3, sp, #12
 8008a40:	4622      	mov	r2, r4
 8008a42:	4621      	mov	r1, r4
 8008a44:	4628      	mov	r0, r5
 8008a46:	f002 fb99 	bl	800b17c <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8008a4a:	9b02      	ldr	r3, [sp, #8]
 8008a4c:	b15b      	cbz	r3, 8008a66 <osThreadFlagsSet+0x6a>
 8008a4e:	4b0e      	ldr	r3, [pc, #56]	; (8008a88 <osThreadFlagsSet+0x8c>)
 8008a50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a54:	601a      	str	r2, [r3, #0]
 8008a56:	f3bf 8f4f 	dsb	sy
 8008a5a:	f3bf 8f6f 	isb	sy
 8008a5e:	e002      	b.n	8008a66 <osThreadFlagsSet+0x6a>
    rflags = (uint32_t)osErrorParameter;
 8008a60:	f06f 0303 	mvn.w	r3, #3
 8008a64:	9303      	str	r3, [sp, #12]
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
    }
  }
  /* Return flags after setting */
  return (rflags);
}
 8008a66:	9803      	ldr	r0, [sp, #12]
 8008a68:	b005      	add	sp, #20
 8008a6a:	bd30      	pop	{r4, r5, pc}
      (void)xTaskNotify (hTask, flags, eSetBits);
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	2201      	movs	r2, #1
 8008a70:	4628      	mov	r0, r5
 8008a72:	f002 fb11 	bl	800b098 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8008a76:	ab03      	add	r3, sp, #12
 8008a78:	2200      	movs	r2, #0
 8008a7a:	4611      	mov	r1, r2
 8008a7c:	4628      	mov	r0, r5
 8008a7e:	f002 fb0b 	bl	800b098 <xTaskGenericNotify>
 8008a82:	e7f0      	b.n	8008a66 <osThreadFlagsSet+0x6a>
 8008a84:	20000c9c 	.word	0x20000c9c
 8008a88:	e000ed04 	.word	0xe000ed04

08008a8c <osThreadFlagsClear>:

uint32_t osThreadFlagsClear (uint32_t flags) {
 8008a8c:	b570      	push	{r4, r5, r6, lr}
 8008a8e:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008a90:	f3ef 8305 	mrs	r3, IPSR
  TaskHandle_t hTask;
  uint32_t rflags, cflags;

  if (IS_IRQ()) {
 8008a94:	bb5b      	cbnz	r3, 8008aee <osThreadFlagsClear+0x62>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a96:	f3ef 8310 	mrs	r3, PRIMASK
 8008a9a:	bb6b      	cbnz	r3, 8008af8 <osThreadFlagsClear+0x6c>
 8008a9c:	4b19      	ldr	r3, [pc, #100]	; (8008b04 <osThreadFlagsClear+0x78>)
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	2b02      	cmp	r3, #2
 8008aa2:	d00f      	beq.n	8008ac4 <osThreadFlagsClear+0x38>
    rflags = (uint32_t)osErrorISR;
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8008aa4:	2800      	cmp	r0, #0
 8008aa6:	db2a      	blt.n	8008afe <osThreadFlagsClear+0x72>
 8008aa8:	4604      	mov	r4, r0
    rflags = (uint32_t)osErrorParameter;
  }
  else {
    hTask = xTaskGetCurrentTaskHandle();
 8008aaa:	f002 f9a1 	bl	800adf0 <xTaskGetCurrentTaskHandle>
 8008aae:	4606      	mov	r6, r0

    if (xTaskNotifyAndQuery (hTask, 0, eNoAction, &cflags) == pdPASS) {
 8008ab0:	ab01      	add	r3, sp, #4
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	4611      	mov	r1, r2
 8008ab6:	f002 faef 	bl	800b098 <xTaskGenericNotify>
 8008aba:	2801      	cmp	r0, #1
 8008abc:	d009      	beq.n	8008ad2 <osThreadFlagsClear+0x46>
      if (xTaskNotify (hTask, cflags, eSetValueWithOverwrite) != pdPASS) {
        rflags = (uint32_t)osError;
      }
    }
    else {
      rflags = (uint32_t)osError;
 8008abe:	f04f 35ff 	mov.w	r5, #4294967295
 8008ac2:	e016      	b.n	8008af2 <osThreadFlagsClear+0x66>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008ac4:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d0eb      	beq.n	8008aa4 <osThreadFlagsClear+0x18>
    rflags = (uint32_t)osErrorISR;
 8008acc:	f06f 0505 	mvn.w	r5, #5
 8008ad0:	e00f      	b.n	8008af2 <osThreadFlagsClear+0x66>
      rflags = cflags;
 8008ad2:	9d01      	ldr	r5, [sp, #4]
      cflags &= ~flags;
 8008ad4:	ea25 0104 	bic.w	r1, r5, r4
 8008ad8:	9101      	str	r1, [sp, #4]
      if (xTaskNotify (hTask, cflags, eSetValueWithOverwrite) != pdPASS) {
 8008ada:	2300      	movs	r3, #0
 8008adc:	2203      	movs	r2, #3
 8008ade:	4630      	mov	r0, r6
 8008ae0:	f002 fada 	bl	800b098 <xTaskGenericNotify>
 8008ae4:	2801      	cmp	r0, #1
 8008ae6:	d004      	beq.n	8008af2 <osThreadFlagsClear+0x66>
        rflags = (uint32_t)osError;
 8008ae8:	f04f 35ff 	mov.w	r5, #4294967295
    }
  }

  /* Return flags before clearing */
  return (rflags);
 8008aec:	e001      	b.n	8008af2 <osThreadFlagsClear+0x66>
    rflags = (uint32_t)osErrorISR;
 8008aee:	f06f 0505 	mvn.w	r5, #5
}
 8008af2:	4628      	mov	r0, r5
 8008af4:	b002      	add	sp, #8
 8008af6:	bd70      	pop	{r4, r5, r6, pc}
    rflags = (uint32_t)osErrorISR;
 8008af8:	f06f 0505 	mvn.w	r5, #5
 8008afc:	e7f9      	b.n	8008af2 <osThreadFlagsClear+0x66>
    rflags = (uint32_t)osErrorParameter;
 8008afe:	f06f 0503 	mvn.w	r5, #3
 8008b02:	e7f6      	b.n	8008af2 <osThreadFlagsClear+0x66>
 8008b04:	20000c9c 	.word	0x20000c9c

08008b08 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8008b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b0c:	b083      	sub	sp, #12
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008b0e:	f3ef 8305 	mrs	r3, IPSR
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d14d      	bne.n	8008bb2 <osThreadFlagsWait+0xaa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b16:	f3ef 8710 	mrs	r7, PRIMASK
 8008b1a:	463d      	mov	r5, r7
 8008b1c:	2f00      	cmp	r7, #0
 8008b1e:	d14e      	bne.n	8008bbe <osThreadFlagsWait+0xb6>
 8008b20:	4b2b      	ldr	r3, [pc, #172]	; (8008bd0 <osThreadFlagsWait+0xc8>)
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	2b02      	cmp	r3, #2
 8008b26:	d00d      	beq.n	8008b44 <osThreadFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8008b28:	2800      	cmp	r0, #0
 8008b2a:	db4b      	blt.n	8008bc4 <osThreadFlagsWait+0xbc>
    rflags = (uint32_t)osErrorParameter;
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8008b2c:	f011 0f02 	tst.w	r1, #2
 8008b30:	d00f      	beq.n	8008b52 <osThreadFlagsWait+0x4a>
      clear = 0U;
 8008b32:	46b8      	mov	r8, r7
 8008b34:	4617      	mov	r7, r2
 8008b36:	468a      	mov	sl, r1
 8008b38:	4681      	mov	r9, r0
    }

    rflags = 0U;
    tout   = timeout;

    t0 = xTaskGetTickCount();
 8008b3a:	f001 fe9d 	bl	800a878 <xTaskGetTickCount>
 8008b3e:	4683      	mov	fp, r0
    tout   = timeout;
 8008b40:	463e      	mov	r6, r7
 8008b42:	e028      	b.n	8008b96 <osThreadFlagsWait+0x8e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008b44:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d0ed      	beq.n	8008b28 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8008b4c:	f06f 0505 	mvn.w	r5, #5
 8008b50:	e031      	b.n	8008bb6 <osThreadFlagsWait+0xae>
      clear = flags;
 8008b52:	4680      	mov	r8, r0
 8008b54:	e7ee      	b.n	8008b34 <osThreadFlagsWait+0x2c>
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);

      if (rval == pdPASS) {
        rflags &= flags;
 8008b56:	ea05 0509 	and.w	r5, r5, r9
        rflags |= nval;
 8008b5a:	9b01      	ldr	r3, [sp, #4]
 8008b5c:	431d      	orrs	r5, r3

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8008b5e:	f01a 0f01 	tst.w	sl, #1
 8008b62:	d00b      	beq.n	8008b7c <osThreadFlagsWait+0x74>
          if ((flags & rflags) == flags) {
 8008b64:	ea39 0305 	bics.w	r3, r9, r5
 8008b68:	d025      	beq.n	8008bb6 <osThreadFlagsWait+0xae>
            break;
          } else {
            if (timeout == 0U) {
 8008b6a:	b377      	cbz	r7, 8008bca <osThreadFlagsWait+0xc2>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 8008b6c:	f001 fe84 	bl	800a878 <xTaskGetTickCount>
 8008b70:	eba0 000b 	sub.w	r0, r0, fp

        if (td > tout) {
 8008b74:	4286      	cmp	r6, r0
 8008b76:	d309      	bcc.n	8008b8c <osThreadFlagsWait+0x84>
          tout  = 0;
        } else {
          tout -= td;
 8008b78:	1a36      	subs	r6, r6, r0
 8008b7a:	e00b      	b.n	8008b94 <osThreadFlagsWait+0x8c>
          if ((flags & rflags) != 0) {
 8008b7c:	ea19 0f05 	tst.w	r9, r5
 8008b80:	d119      	bne.n	8008bb6 <osThreadFlagsWait+0xae>
            if (timeout == 0U) {
 8008b82:	2f00      	cmp	r7, #0
 8008b84:	d1f2      	bne.n	8008b6c <osThreadFlagsWait+0x64>
              rflags = (uint32_t)osErrorResource;
 8008b86:	f06f 0502 	mvn.w	r5, #2
    }
    while (rval != pdFAIL);
  }

  /* Return flags before clearing */
  return (rflags);
 8008b8a:	e014      	b.n	8008bb6 <osThreadFlagsWait+0xae>
          tout  = 0;
 8008b8c:	2600      	movs	r6, #0
 8008b8e:	e001      	b.n	8008b94 <osThreadFlagsWait+0x8c>
          rflags = (uint32_t)osErrorTimeout;
 8008b90:	f06f 0501 	mvn.w	r5, #1
    while (rval != pdFAIL);
 8008b94:	b17c      	cbz	r4, 8008bb6 <osThreadFlagsWait+0xae>
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8008b96:	4633      	mov	r3, r6
 8008b98:	aa01      	add	r2, sp, #4
 8008b9a:	4641      	mov	r1, r8
 8008b9c:	2000      	movs	r0, #0
 8008b9e:	f002 fa2f 	bl	800b000 <xTaskNotifyWait>
 8008ba2:	4604      	mov	r4, r0
      if (rval == pdPASS) {
 8008ba4:	2801      	cmp	r0, #1
 8008ba6:	d0d6      	beq.n	8008b56 <osThreadFlagsWait+0x4e>
        if (timeout == 0) {
 8008ba8:	2f00      	cmp	r7, #0
 8008baa:	d1f1      	bne.n	8008b90 <osThreadFlagsWait+0x88>
          rflags = (uint32_t)osErrorResource;
 8008bac:	f06f 0502 	mvn.w	r5, #2
 8008bb0:	e7f0      	b.n	8008b94 <osThreadFlagsWait+0x8c>
    rflags = (uint32_t)osErrorISR;
 8008bb2:	f06f 0505 	mvn.w	r5, #5
}
 8008bb6:	4628      	mov	r0, r5
 8008bb8:	b003      	add	sp, #12
 8008bba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    rflags = (uint32_t)osErrorISR;
 8008bbe:	f06f 0505 	mvn.w	r5, #5
 8008bc2:	e7f8      	b.n	8008bb6 <osThreadFlagsWait+0xae>
    rflags = (uint32_t)osErrorParameter;
 8008bc4:	f06f 0503 	mvn.w	r5, #3
 8008bc8:	e7f5      	b.n	8008bb6 <osThreadFlagsWait+0xae>
              rflags = (uint32_t)osErrorResource;
 8008bca:	f06f 0502 	mvn.w	r5, #2
 8008bce:	e7f2      	b.n	8008bb6 <osThreadFlagsWait+0xae>
 8008bd0:	20000c9c 	.word	0x20000c9c

08008bd4 <osDelay>:

osStatus_t osDelay (uint32_t ticks) {
 8008bd4:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008bd6:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8008bda:	b9a3      	cbnz	r3, 8008c06 <osDelay+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008bdc:	f3ef 8310 	mrs	r3, PRIMASK
 8008be0:	b9a3      	cbnz	r3, 8008c0c <osDelay+0x38>
 8008be2:	4b0c      	ldr	r3, [pc, #48]	; (8008c14 <osDelay+0x40>)
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	2b02      	cmp	r3, #2
 8008be8:	d002      	beq.n	8008bf0 <osDelay+0x1c>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 8008bea:	b940      	cbnz	r0, 8008bfe <osDelay+0x2a>
    stat = osOK;
 8008bec:	2000      	movs	r0, #0
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 8008bee:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008bf0:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d0f8      	beq.n	8008bea <osDelay+0x16>
    stat = osErrorISR;
 8008bf8:	f06f 0005 	mvn.w	r0, #5
 8008bfc:	e7f7      	b.n	8008bee <osDelay+0x1a>
      vTaskDelay(ticks);
 8008bfe:	f001 ff61 	bl	800aac4 <vTaskDelay>
    stat = osOK;
 8008c02:	2000      	movs	r0, #0
 8008c04:	e7f3      	b.n	8008bee <osDelay+0x1a>
    stat = osErrorISR;
 8008c06:	f06f 0005 	mvn.w	r0, #5
 8008c0a:	e7f0      	b.n	8008bee <osDelay+0x1a>
 8008c0c:	f06f 0005 	mvn.w	r0, #5
 8008c10:	e7ed      	b.n	8008bee <osDelay+0x1a>
 8008c12:	bf00      	nop
 8008c14:	20000c9c 	.word	0x20000c9c

08008c18 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8008c18:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c1a:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hMutex = NULL;

  if (!IS_IRQ()) {
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d150      	bne.n	8008cc4 <osMutexNew+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008c22:	f3ef 8310 	mrs	r3, PRIMASK
 8008c26:	461e      	mov	r6, r3
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d14d      	bne.n	8008cc8 <osMutexNew+0xb0>
 8008c2c:	4a28      	ldr	r2, [pc, #160]	; (8008cd0 <osMutexNew+0xb8>)
 8008c2e:	6812      	ldr	r2, [r2, #0]
 8008c30:	2a02      	cmp	r2, #2
 8008c32:	d024      	beq.n	8008c7e <osMutexNew+0x66>
    if (attr != NULL) {
 8008c34:	b100      	cbz	r0, 8008c38 <osMutexNew+0x20>
      type = attr->attr_bits;
 8008c36:	6843      	ldr	r3, [r0, #4]
    } else {
      type = 0U;
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8008c38:	f013 0f01 	tst.w	r3, #1
 8008c3c:	d000      	beq.n	8008c40 <osMutexNew+0x28>
      rmtx = 1U;
 8008c3e:	2601      	movs	r6, #1
    } else {
      rmtx = 0U;
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8008c40:	f013 0f08 	tst.w	r3, #8
 8008c44:	d142      	bne.n	8008ccc <osMutexNew+0xb4>
 8008c46:	4604      	mov	r4, r0
      mem = -1;

      if (attr != NULL) {
 8008c48:	b378      	cbz	r0, 8008caa <osMutexNew+0x92>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008c4a:	6881      	ldr	r1, [r0, #8]
 8008c4c:	b111      	cbz	r1, 8008c54 <osMutexNew+0x3c>
 8008c4e:	68c3      	ldr	r3, [r0, #12]
 8008c50:	2b4f      	cmp	r3, #79	; 0x4f
 8008c52:	d81f      	bhi.n	8008c94 <osMutexNew+0x7c>
          mem = 1;
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008c54:	b1c9      	cbz	r1, 8008c8a <osMutexNew+0x72>
      mem = -1;
 8008c56:	f04f 33ff 	mov.w	r3, #4294967295
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
        }
      }
      else {
        if (mem == 0) {
 8008c5a:	bb8b      	cbnz	r3, 8008cc0 <osMutexNew+0xa8>
          if (rmtx != 0U) {
 8008c5c:	b34e      	cbz	r6, 8008cb2 <osMutexNew+0x9a>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8008c5e:	2004      	movs	r0, #4
 8008c60:	f001 f868 	bl	8009d34 <xQueueCreateMutex>
 8008c64:	4605      	mov	r5, r0
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8008c66:	b125      	cbz	r5, 8008c72 <osMutexNew+0x5a>
        if (attr != NULL) {
 8008c68:	b344      	cbz	r4, 8008cbc <osMutexNew+0xa4>
          name = attr->name;
 8008c6a:	6821      	ldr	r1, [r4, #0]
        } else {
          name = NULL;
        }
        vQueueAddToRegistry (hMutex, name);
 8008c6c:	4628      	mov	r0, r5
 8008c6e:	f001 fb4d 	bl	800a30c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8008c72:	b115      	cbz	r5, 8008c7a <osMutexNew+0x62>
 8008c74:	b10e      	cbz	r6, 8008c7a <osMutexNew+0x62>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8008c76:	f045 0501 	orr.w	r5, r5, #1
      }
    }
  }

  return ((osMutexId_t)hMutex);
}
 8008c7a:	4628      	mov	r0, r5
 8008c7c:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008c7e:	f3ef 8211 	mrs	r2, BASEPRI
  if (!IS_IRQ()) {
 8008c82:	2a00      	cmp	r2, #0
 8008c84:	d0d6      	beq.n	8008c34 <osMutexNew+0x1c>
  hMutex = NULL;
 8008c86:	2500      	movs	r5, #0
 8008c88:	e7f7      	b.n	8008c7a <osMutexNew+0x62>
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008c8a:	68e3      	ldr	r3, [r4, #12]
 8008c8c:	b17b      	cbz	r3, 8008cae <osMutexNew+0x96>
      mem = -1;
 8008c8e:	f04f 33ff 	mov.w	r3, #4294967295
 8008c92:	e7e2      	b.n	8008c5a <osMutexNew+0x42>
        if (rmtx != 0U) {
 8008c94:	b126      	cbz	r6, 8008ca0 <osMutexNew+0x88>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8008c96:	2004      	movs	r0, #4
 8008c98:	f001 f857 	bl	8009d4a <xQueueCreateMutexStatic>
 8008c9c:	4605      	mov	r5, r0
 8008c9e:	e7e2      	b.n	8008c66 <osMutexNew+0x4e>
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8008ca0:	2001      	movs	r0, #1
 8008ca2:	f001 f852 	bl	8009d4a <xQueueCreateMutexStatic>
 8008ca6:	4605      	mov	r5, r0
 8008ca8:	e7dd      	b.n	8008c66 <osMutexNew+0x4e>
        mem = 0;
 8008caa:	2300      	movs	r3, #0
 8008cac:	e7d5      	b.n	8008c5a <osMutexNew+0x42>
            mem = 0;
 8008cae:	2300      	movs	r3, #0
 8008cb0:	e7d3      	b.n	8008c5a <osMutexNew+0x42>
            hMutex = xSemaphoreCreateMutex ();
 8008cb2:	2001      	movs	r0, #1
 8008cb4:	f001 f83e 	bl	8009d34 <xQueueCreateMutex>
 8008cb8:	4605      	mov	r5, r0
 8008cba:	e7d4      	b.n	8008c66 <osMutexNew+0x4e>
          name = NULL;
 8008cbc:	2100      	movs	r1, #0
 8008cbe:	e7d5      	b.n	8008c6c <osMutexNew+0x54>
  hMutex = NULL;
 8008cc0:	2500      	movs	r5, #0
 8008cc2:	e7d6      	b.n	8008c72 <osMutexNew+0x5a>
 8008cc4:	2500      	movs	r5, #0
 8008cc6:	e7d8      	b.n	8008c7a <osMutexNew+0x62>
 8008cc8:	2500      	movs	r5, #0
 8008cca:	e7d6      	b.n	8008c7a <osMutexNew+0x62>
 8008ccc:	2500      	movs	r5, #0
  return ((osMutexId_t)hMutex);
 8008cce:	e7d4      	b.n	8008c7a <osMutexNew+0x62>
 8008cd0:	20000c9c 	.word	0x20000c9c

08008cd4 <osMutexAcquire>:
osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8008cd4:	f020 0201 	bic.w	r2, r0, #1

  rmtx = (uint32_t)mutex_id & 1U;
 8008cd8:	f000 0301 	and.w	r3, r0, #1
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008cdc:	f3ef 8005 	mrs	r0, IPSR

  stat = osOK;

  if (IS_IRQ()) {
 8008ce0:	bb18      	cbnz	r0, 8008d2a <osMutexAcquire+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ce2:	f3ef 8010 	mrs	r0, PRIMASK
 8008ce6:	bb18      	cbnz	r0, 8008d30 <osMutexAcquire+0x5c>
 8008ce8:	4819      	ldr	r0, [pc, #100]	; (8008d50 <osMutexAcquire+0x7c>)
 8008cea:	6800      	ldr	r0, [r0, #0]
 8008cec:	2802      	cmp	r0, #2
 8008cee:	d00c      	beq.n	8008d0a <osMutexAcquire+0x36>
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 8008cf0:	b30a      	cbz	r2, 8008d36 <osMutexAcquire+0x62>
osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8008cf2:	b510      	push	{r4, lr}
 8008cf4:	460c      	mov	r4, r1
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 8008cf6:	b17b      	cbz	r3, 8008d18 <osMutexAcquire+0x44>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8008cf8:	4610      	mov	r0, r2
 8008cfa:	f001 fa8f 	bl	800a21c <xQueueTakeMutexRecursive>
 8008cfe:	2801      	cmp	r0, #1
 8008d00:	d01c      	beq.n	8008d3c <osMutexAcquire+0x68>
        if (timeout != 0U) {
 8008d02:	b1ec      	cbz	r4, 8008d40 <osMutexAcquire+0x6c>
          stat = osErrorTimeout;
 8008d04:	f06f 0001 	mvn.w	r0, #1
      }
    }
  }

  return (stat);
}
 8008d08:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008d0a:	f3ef 8011 	mrs	r0, BASEPRI
  if (IS_IRQ()) {
 8008d0e:	2800      	cmp	r0, #0
 8008d10:	d0ee      	beq.n	8008cf0 <osMutexAcquire+0x1c>
    stat = osErrorISR;
 8008d12:	f06f 0005 	mvn.w	r0, #5
 8008d16:	4770      	bx	lr
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8008d18:	4610      	mov	r0, r2
 8008d1a:	f001 f9b1 	bl	800a080 <xQueueSemaphoreTake>
 8008d1e:	2801      	cmp	r0, #1
 8008d20:	d011      	beq.n	8008d46 <osMutexAcquire+0x72>
        if (timeout != 0U) {
 8008d22:	b194      	cbz	r4, 8008d4a <osMutexAcquire+0x76>
          stat = osErrorTimeout;
 8008d24:	f06f 0001 	mvn.w	r0, #1
 8008d28:	e7ee      	b.n	8008d08 <osMutexAcquire+0x34>
    stat = osErrorISR;
 8008d2a:	f06f 0005 	mvn.w	r0, #5
 8008d2e:	4770      	bx	lr
 8008d30:	f06f 0005 	mvn.w	r0, #5
 8008d34:	4770      	bx	lr
    stat = osErrorParameter;
 8008d36:	f06f 0003 	mvn.w	r0, #3
}
 8008d3a:	4770      	bx	lr
  stat = osOK;
 8008d3c:	2000      	movs	r0, #0
 8008d3e:	e7e3      	b.n	8008d08 <osMutexAcquire+0x34>
          stat = osErrorResource;
 8008d40:	f06f 0002 	mvn.w	r0, #2
 8008d44:	e7e0      	b.n	8008d08 <osMutexAcquire+0x34>
  stat = osOK;
 8008d46:	2000      	movs	r0, #0
 8008d48:	e7de      	b.n	8008d08 <osMutexAcquire+0x34>
          stat = osErrorResource;
 8008d4a:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 8008d4e:	e7db      	b.n	8008d08 <osMutexAcquire+0x34>
 8008d50:	20000c9c 	.word	0x20000c9c

08008d54 <osMutexRelease>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008d54:	f3ef 8205 	mrs	r2, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 8008d58:	bb2a      	cbnz	r2, 8008da6 <osMutexRelease+0x52>
osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8008d5a:	b510      	push	{r4, lr}
 8008d5c:	f020 0401 	bic.w	r4, r0, #1
 8008d60:	f000 0001 	and.w	r0, r0, #1
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d64:	f3ef 8210 	mrs	r2, PRIMASK
  if (IS_IRQ()) {
 8008d68:	bb02      	cbnz	r2, 8008dac <osMutexRelease+0x58>
 8008d6a:	4a16      	ldr	r2, [pc, #88]	; (8008dc4 <osMutexRelease+0x70>)
 8008d6c:	6812      	ldr	r2, [r2, #0]
 8008d6e:	2a02      	cmp	r2, #2
 8008d70:	d008      	beq.n	8008d84 <osMutexRelease+0x30>
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 8008d72:	b1f4      	cbz	r4, 8008db2 <osMutexRelease+0x5e>
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 8008d74:	b168      	cbz	r0, 8008d92 <osMutexRelease+0x3e>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8008d76:	4620      	mov	r0, r4
 8008d78:	f000 fff6 	bl	8009d68 <xQueueGiveMutexRecursive>
 8008d7c:	2801      	cmp	r0, #1
 8008d7e:	d11b      	bne.n	8008db8 <osMutexRelease+0x64>
  stat = osOK;
 8008d80:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 8008d82:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008d84:	f3ef 8211 	mrs	r2, BASEPRI
  if (IS_IRQ()) {
 8008d88:	2a00      	cmp	r2, #0
 8008d8a:	d0f2      	beq.n	8008d72 <osMutexRelease+0x1e>
    stat = osErrorISR;
 8008d8c:	f06f 0005 	mvn.w	r0, #5
 8008d90:	e7f7      	b.n	8008d82 <osMutexRelease+0x2e>
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8008d92:	2300      	movs	r3, #0
 8008d94:	461a      	mov	r2, r3
 8008d96:	4619      	mov	r1, r3
 8008d98:	4620      	mov	r0, r4
 8008d9a:	f000 ff01 	bl	8009ba0 <xQueueGenericSend>
 8008d9e:	2801      	cmp	r0, #1
 8008da0:	d10d      	bne.n	8008dbe <osMutexRelease+0x6a>
  stat = osOK;
 8008da2:	2000      	movs	r0, #0
 8008da4:	e7ed      	b.n	8008d82 <osMutexRelease+0x2e>
    stat = osErrorISR;
 8008da6:	f06f 0005 	mvn.w	r0, #5
}
 8008daa:	4770      	bx	lr
    stat = osErrorISR;
 8008dac:	f06f 0005 	mvn.w	r0, #5
 8008db0:	e7e7      	b.n	8008d82 <osMutexRelease+0x2e>
    stat = osErrorParameter;
 8008db2:	f06f 0003 	mvn.w	r0, #3
 8008db6:	e7e4      	b.n	8008d82 <osMutexRelease+0x2e>
        stat = osErrorResource;
 8008db8:	f06f 0002 	mvn.w	r0, #2
 8008dbc:	e7e1      	b.n	8008d82 <osMutexRelease+0x2e>
        stat = osErrorResource;
 8008dbe:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 8008dc2:	e7de      	b.n	8008d82 <osMutexRelease+0x2e>
 8008dc4:	20000c9c 	.word	0x20000c9c

08008dc8 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8008dc8:	b570      	push	{r4, r5, r6, lr}
 8008dca:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008dcc:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hSemaphore = NULL;

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d15b      	bne.n	8008e8c <osSemaphoreNew+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008dd4:	f3ef 8310 	mrs	r3, PRIMASK
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d159      	bne.n	8008e90 <osSemaphoreNew+0xc8>
 8008ddc:	4b31      	ldr	r3, [pc, #196]	; (8008ea4 <osSemaphoreNew+0xdc>)
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	2b02      	cmp	r3, #2
 8008de2:	d021      	beq.n	8008e28 <osSemaphoreNew+0x60>
 8008de4:	2800      	cmp	r0, #0
 8008de6:	d055      	beq.n	8008e94 <osSemaphoreNew+0xcc>
 8008de8:	4288      	cmp	r0, r1
 8008dea:	d355      	bcc.n	8008e98 <osSemaphoreNew+0xd0>
    mem = -1;

    if (attr != NULL) {
 8008dec:	b312      	cbz	r2, 8008e34 <osSemaphoreNew+0x6c>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008dee:	6893      	ldr	r3, [r2, #8]
 8008df0:	b113      	cbz	r3, 8008df8 <osSemaphoreNew+0x30>
 8008df2:	68d4      	ldr	r4, [r2, #12]
 8008df4:	2c4f      	cmp	r4, #79	; 0x4f
 8008df6:	d81f      	bhi.n	8008e38 <osSemaphoreNew+0x70>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d14f      	bne.n	8008e9c <osSemaphoreNew+0xd4>
 8008dfc:	68d3      	ldr	r3, [r2, #12]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d14e      	bne.n	8008ea0 <osSemaphoreNew+0xd8>
 8008e02:	4614      	mov	r4, r2
 8008e04:	460d      	mov	r5, r1
    else {
      mem = 0;
    }

    if (mem != -1) {
      if (max_count == 1U) {
 8008e06:	2801      	cmp	r0, #1
 8008e08:	d018      	beq.n	8008e3c <osSemaphoreNew+0x74>
            hSemaphore = NULL;
          }
        }
      }
      else {
        if (mem == 1) {
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d137      	bne.n	8008e7e <osSemaphoreNew+0xb6>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8008e0e:	f000 fea6 	bl	8009b5e <xQueueCreateCountingSemaphore>
 8008e12:	4606      	mov	r6, r0
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8008e14:	b12e      	cbz	r6, 8008e22 <osSemaphoreNew+0x5a>
        if (attr != NULL) {
 8008e16:	2c00      	cmp	r4, #0
 8008e18:	d036      	beq.n	8008e88 <osSemaphoreNew+0xc0>
          name = attr->name;
 8008e1a:	6821      	ldr	r1, [r4, #0]
        } else {
          name = NULL;
        }
        vQueueAddToRegistry (hSemaphore, name);
 8008e1c:	4630      	mov	r0, r6
 8008e1e:	f001 fa75 	bl	800a30c <vQueueAddToRegistry>
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
}
 8008e22:	4630      	mov	r0, r6
 8008e24:	b002      	add	sp, #8
 8008e26:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008e28:	f3ef 8311 	mrs	r3, BASEPRI
  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d0d9      	beq.n	8008de4 <osSemaphoreNew+0x1c>
  hSemaphore = NULL;
 8008e30:	2600      	movs	r6, #0
 8008e32:	e7f6      	b.n	8008e22 <osSemaphoreNew+0x5a>
      mem = 0;
 8008e34:	2300      	movs	r3, #0
 8008e36:	e7e4      	b.n	8008e02 <osSemaphoreNew+0x3a>
        mem = 1;
 8008e38:	2301      	movs	r3, #1
 8008e3a:	e7e2      	b.n	8008e02 <osSemaphoreNew+0x3a>
        if (mem == 1) {
 8008e3c:	b9b3      	cbnz	r3, 8008e6c <osSemaphoreNew+0xa4>
          hSemaphore = xSemaphoreCreateBinary();
 8008e3e:	2203      	movs	r2, #3
 8008e40:	2100      	movs	r1, #0
 8008e42:	2001      	movs	r0, #1
 8008e44:	f000 fe3f 	bl	8009ac6 <xQueueGenericCreate>
 8008e48:	4606      	mov	r6, r0
        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8008e4a:	2e00      	cmp	r6, #0
 8008e4c:	d0e2      	beq.n	8008e14 <osSemaphoreNew+0x4c>
 8008e4e:	2d00      	cmp	r5, #0
 8008e50:	d0e0      	beq.n	8008e14 <osSemaphoreNew+0x4c>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008e52:	2300      	movs	r3, #0
 8008e54:	461a      	mov	r2, r3
 8008e56:	4619      	mov	r1, r3
 8008e58:	4630      	mov	r0, r6
 8008e5a:	f000 fea1 	bl	8009ba0 <xQueueGenericSend>
 8008e5e:	2801      	cmp	r0, #1
 8008e60:	d0d8      	beq.n	8008e14 <osSemaphoreNew+0x4c>
            vSemaphoreDelete (hSemaphore);
 8008e62:	4630      	mov	r0, r6
 8008e64:	f001 fa7c 	bl	800a360 <vQueueDelete>
            hSemaphore = NULL;
 8008e68:	2600      	movs	r6, #0
 8008e6a:	e7da      	b.n	8008e22 <osSemaphoreNew+0x5a>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8008e6c:	2303      	movs	r3, #3
 8008e6e:	9300      	str	r3, [sp, #0]
 8008e70:	6893      	ldr	r3, [r2, #8]
 8008e72:	2200      	movs	r2, #0
 8008e74:	4611      	mov	r1, r2
 8008e76:	f000 fdde 	bl	8009a36 <xQueueGenericCreateStatic>
 8008e7a:	4606      	mov	r6, r0
 8008e7c:	e7e5      	b.n	8008e4a <osSemaphoreNew+0x82>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8008e7e:	6892      	ldr	r2, [r2, #8]
 8008e80:	f000 fe48 	bl	8009b14 <xQueueCreateCountingSemaphoreStatic>
 8008e84:	4606      	mov	r6, r0
 8008e86:	e7c5      	b.n	8008e14 <osSemaphoreNew+0x4c>
          name = NULL;
 8008e88:	2100      	movs	r1, #0
 8008e8a:	e7c7      	b.n	8008e1c <osSemaphoreNew+0x54>
  hSemaphore = NULL;
 8008e8c:	2600      	movs	r6, #0
 8008e8e:	e7c8      	b.n	8008e22 <osSemaphoreNew+0x5a>
 8008e90:	2600      	movs	r6, #0
 8008e92:	e7c6      	b.n	8008e22 <osSemaphoreNew+0x5a>
 8008e94:	2600      	movs	r6, #0
 8008e96:	e7c4      	b.n	8008e22 <osSemaphoreNew+0x5a>
 8008e98:	2600      	movs	r6, #0
 8008e9a:	e7c2      	b.n	8008e22 <osSemaphoreNew+0x5a>
 8008e9c:	2600      	movs	r6, #0
 8008e9e:	e7c0      	b.n	8008e22 <osSemaphoreNew+0x5a>
 8008ea0:	2600      	movs	r6, #0
  return ((osSemaphoreId_t)hSemaphore);
 8008ea2:	e7be      	b.n	8008e22 <osSemaphoreNew+0x5a>
 8008ea4:	20000c9c 	.word	0x20000c9c

08008ea8 <osSemaphoreAcquire>:
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;

  if (hSemaphore == NULL) {
 8008ea8:	b370      	cbz	r0, 8008f08 <osSemaphoreAcquire+0x60>
osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8008eaa:	b510      	push	{r4, lr}
 8008eac:	b082      	sub	sp, #8
 8008eae:	460c      	mov	r4, r1
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008eb0:	f3ef 8305 	mrs	r3, IPSR
    stat = osErrorParameter;
  }
  else if (IS_IRQ()) {
 8008eb4:	b94b      	cbnz	r3, 8008eca <osSemaphoreAcquire+0x22>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008eb6:	f3ef 8310 	mrs	r3, PRIMASK
 8008eba:	b933      	cbnz	r3, 8008eca <osSemaphoreAcquire+0x22>
 8008ebc:	4b1a      	ldr	r3, [pc, #104]	; (8008f28 <osSemaphoreAcquire+0x80>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	2b02      	cmp	r3, #2
 8008ec2:	d118      	bne.n	8008ef6 <osSemaphoreAcquire+0x4e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008ec4:	f3ef 8311 	mrs	r3, BASEPRI
 8008ec8:	b1ab      	cbz	r3, 8008ef6 <osSemaphoreAcquire+0x4e>
    if (timeout != 0U) {
 8008eca:	bb04      	cbnz	r4, 8008f0e <osSemaphoreAcquire+0x66>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;
 8008ecc:	2100      	movs	r1, #0
 8008ece:	aa02      	add	r2, sp, #8
 8008ed0:	f842 1d04 	str.w	r1, [r2, #-4]!

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8008ed4:	f001 f9c4 	bl	800a260 <xQueueReceiveFromISR>
 8008ed8:	2801      	cmp	r0, #1
 8008eda:	d11b      	bne.n	8008f14 <osSemaphoreAcquire+0x6c>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 8008edc:	9b01      	ldr	r3, [sp, #4]
 8008ede:	b1e3      	cbz	r3, 8008f1a <osSemaphoreAcquire+0x72>
 8008ee0:	4b12      	ldr	r3, [pc, #72]	; (8008f2c <osSemaphoreAcquire+0x84>)
 8008ee2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ee6:	601a      	str	r2, [r3, #0]
 8008ee8:	f3bf 8f4f 	dsb	sy
 8008eec:	f3bf 8f6f 	isb	sy
  stat = osOK;
 8008ef0:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 8008ef2:	b002      	add	sp, #8
 8008ef4:	bd10      	pop	{r4, pc}
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8008ef6:	4621      	mov	r1, r4
 8008ef8:	f001 f8c2 	bl	800a080 <xQueueSemaphoreTake>
 8008efc:	2801      	cmp	r0, #1
 8008efe:	d00e      	beq.n	8008f1e <osSemaphoreAcquire+0x76>
      if (timeout != 0U) {
 8008f00:	b17c      	cbz	r4, 8008f22 <osSemaphoreAcquire+0x7a>
        stat = osErrorTimeout;
 8008f02:	f06f 0001 	mvn.w	r0, #1
 8008f06:	e7f4      	b.n	8008ef2 <osSemaphoreAcquire+0x4a>
    stat = osErrorParameter;
 8008f08:	f06f 0003 	mvn.w	r0, #3
}
 8008f0c:	4770      	bx	lr
      stat = osErrorParameter;
 8008f0e:	f06f 0003 	mvn.w	r0, #3
 8008f12:	e7ee      	b.n	8008ef2 <osSemaphoreAcquire+0x4a>
        stat = osErrorResource;
 8008f14:	f06f 0002 	mvn.w	r0, #2
 8008f18:	e7eb      	b.n	8008ef2 <osSemaphoreAcquire+0x4a>
  stat = osOK;
 8008f1a:	2000      	movs	r0, #0
 8008f1c:	e7e9      	b.n	8008ef2 <osSemaphoreAcquire+0x4a>
 8008f1e:	2000      	movs	r0, #0
 8008f20:	e7e7      	b.n	8008ef2 <osSemaphoreAcquire+0x4a>
        stat = osErrorResource;
 8008f22:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 8008f26:	e7e4      	b.n	8008ef2 <osSemaphoreAcquire+0x4a>
 8008f28:	20000c9c 	.word	0x20000c9c
 8008f2c:	e000ed04 	.word	0xe000ed04

08008f30 <osSemaphoreRelease>:
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;

  if (hSemaphore == NULL) {
 8008f30:	b368      	cbz	r0, 8008f8e <osSemaphoreRelease+0x5e>
osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8008f32:	b500      	push	{lr}
 8008f34:	b083      	sub	sp, #12
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008f36:	f3ef 8305 	mrs	r3, IPSR
    stat = osErrorParameter;
  }
  else if (IS_IRQ()) {
 8008f3a:	b94b      	cbnz	r3, 8008f50 <osSemaphoreRelease+0x20>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008f3c:	f3ef 8310 	mrs	r3, PRIMASK
 8008f40:	b933      	cbnz	r3, 8008f50 <osSemaphoreRelease+0x20>
 8008f42:	4b18      	ldr	r3, [pc, #96]	; (8008fa4 <osSemaphoreRelease+0x74>)
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	2b02      	cmp	r3, #2
 8008f48:	d118      	bne.n	8008f7c <osSemaphoreRelease+0x4c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008f4a:	f3ef 8311 	mrs	r3, BASEPRI
 8008f4e:	b1ab      	cbz	r3, 8008f7c <osSemaphoreRelease+0x4c>
    yield = pdFALSE;
 8008f50:	a902      	add	r1, sp, #8
 8008f52:	2300      	movs	r3, #0
 8008f54:	f841 3d04 	str.w	r3, [r1, #-4]!

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8008f58:	f000 ff8c 	bl	8009e74 <xQueueGiveFromISR>
 8008f5c:	2801      	cmp	r0, #1
 8008f5e:	d119      	bne.n	8008f94 <osSemaphoreRelease+0x64>
      stat = osErrorResource;
    } else {
      portYIELD_FROM_ISR (yield);
 8008f60:	9b01      	ldr	r3, [sp, #4]
 8008f62:	b1d3      	cbz	r3, 8008f9a <osSemaphoreRelease+0x6a>
 8008f64:	4b10      	ldr	r3, [pc, #64]	; (8008fa8 <osSemaphoreRelease+0x78>)
 8008f66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f6a:	601a      	str	r2, [r3, #0]
 8008f6c:	f3bf 8f4f 	dsb	sy
 8008f70:	f3bf 8f6f 	isb	sy
  stat = osOK;
 8008f74:	2000      	movs	r0, #0
      stat = osErrorResource;
    }
  }

  return (stat);
}
 8008f76:	b003      	add	sp, #12
 8008f78:	f85d fb04 	ldr.w	pc, [sp], #4
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	461a      	mov	r2, r3
 8008f80:	4619      	mov	r1, r3
 8008f82:	f000 fe0d 	bl	8009ba0 <xQueueGenericSend>
 8008f86:	2801      	cmp	r0, #1
 8008f88:	d109      	bne.n	8008f9e <osSemaphoreRelease+0x6e>
  stat = osOK;
 8008f8a:	2000      	movs	r0, #0
 8008f8c:	e7f3      	b.n	8008f76 <osSemaphoreRelease+0x46>
    stat = osErrorParameter;
 8008f8e:	f06f 0003 	mvn.w	r0, #3
}
 8008f92:	4770      	bx	lr
      stat = osErrorResource;
 8008f94:	f06f 0002 	mvn.w	r0, #2
 8008f98:	e7ed      	b.n	8008f76 <osSemaphoreRelease+0x46>
  stat = osOK;
 8008f9a:	2000      	movs	r0, #0
 8008f9c:	e7eb      	b.n	8008f76 <osSemaphoreRelease+0x46>
      stat = osErrorResource;
 8008f9e:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 8008fa2:	e7e8      	b.n	8008f76 <osSemaphoreRelease+0x46>
 8008fa4:	20000c9c 	.word	0x20000c9c
 8008fa8:	e000ed04 	.word	0xe000ed04

08008fac <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8008fac:	b570      	push	{r4, r5, r6, lr}
 8008fae:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008fb0:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d14c      	bne.n	8009052 <osMessageQueueNew+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008fb8:	f3ef 8310 	mrs	r3, PRIMASK
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d14a      	bne.n	8009056 <osMessageQueueNew+0xaa>
 8008fc0:	4b29      	ldr	r3, [pc, #164]	; (8009068 <osMessageQueueNew+0xbc>)
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	2b02      	cmp	r3, #2
 8008fc6:	d023      	beq.n	8009010 <osMessageQueueNew+0x64>
 8008fc8:	2800      	cmp	r0, #0
 8008fca:	d046      	beq.n	800905a <osMessageQueueNew+0xae>
 8008fcc:	2900      	cmp	r1, #0
 8008fce:	d046      	beq.n	800905e <osMessageQueueNew+0xb2>
 8008fd0:	4614      	mov	r4, r2
    mem = -1;

    if (attr != NULL) {
 8008fd2:	2a00      	cmp	r2, #0
 8008fd4:	d034      	beq.n	8009040 <osMessageQueueNew+0x94>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008fd6:	6893      	ldr	r3, [r2, #8]
 8008fd8:	b14b      	cbz	r3, 8008fee <osMessageQueueNew+0x42>
 8008fda:	68d2      	ldr	r2, [r2, #12]
 8008fdc:	2a4f      	cmp	r2, #79	; 0x4f
 8008fde:	d906      	bls.n	8008fee <osMessageQueueNew+0x42>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008fe0:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008fe2:	b122      	cbz	r2, 8008fee <osMessageQueueNew+0x42>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008fe4:	6966      	ldr	r6, [r4, #20]
 8008fe6:	fb01 f500 	mul.w	r5, r1, r0
 8008fea:	42ae      	cmp	r6, r5
 8008fec:	d222      	bcs.n	8009034 <osMessageQueueNew+0x88>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008fee:	b1ab      	cbz	r3, 800901c <osMessageQueueNew+0x70>
    mem = -1;
 8008ff0:	f04f 33ff 	mov.w	r3, #4294967295

    if (mem == 1) {
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
    }
    else {
      if (mem == 0) {
 8008ff4:	bbab      	cbnz	r3, 8009062 <osMessageQueueNew+0xb6>
        hQueue = xQueueCreate (msg_count, msg_size);
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	f000 fd65 	bl	8009ac6 <xQueueGenericCreate>
 8008ffc:	4605      	mov	r5, r0
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8008ffe:	b125      	cbz	r5, 800900a <osMessageQueueNew+0x5e>
      if (attr != NULL) {
 8009000:	b32c      	cbz	r4, 800904e <osMessageQueueNew+0xa2>
        name = attr->name;
 8009002:	6821      	ldr	r1, [r4, #0]
      } else {
        name = NULL;
      }
      vQueueAddToRegistry (hQueue, name);
 8009004:	4628      	mov	r0, r5
 8009006:	f001 f981 	bl	800a30c <vQueueAddToRegistry>
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 800900a:	4628      	mov	r0, r5
 800900c:	b002      	add	sp, #8
 800900e:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009010:	f3ef 8311 	mrs	r3, BASEPRI
  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8009014:	2b00      	cmp	r3, #0
 8009016:	d0d7      	beq.n	8008fc8 <osMessageQueueNew+0x1c>
  hQueue = NULL;
 8009018:	2500      	movs	r5, #0
 800901a:	e7f6      	b.n	800900a <osMessageQueueNew+0x5e>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800901c:	68e3      	ldr	r3, [r4, #12]
 800901e:	b98b      	cbnz	r3, 8009044 <osMessageQueueNew+0x98>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009020:	6923      	ldr	r3, [r4, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009022:	b113      	cbz	r3, 800902a <osMessageQueueNew+0x7e>
    mem = -1;
 8009024:	f04f 33ff 	mov.w	r3, #4294967295
 8009028:	e7e4      	b.n	8008ff4 <osMessageQueueNew+0x48>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800902a:	6963      	ldr	r3, [r4, #20]
 800902c:	b16b      	cbz	r3, 800904a <osMessageQueueNew+0x9e>
    mem = -1;
 800902e:	f04f 33ff 	mov.w	r3, #4294967295
 8009032:	e7df      	b.n	8008ff4 <osMessageQueueNew+0x48>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8009034:	2500      	movs	r5, #0
 8009036:	9500      	str	r5, [sp, #0]
 8009038:	f000 fcfd 	bl	8009a36 <xQueueGenericCreateStatic>
 800903c:	4605      	mov	r5, r0
 800903e:	e7de      	b.n	8008ffe <osMessageQueueNew+0x52>
      mem = 0;
 8009040:	2300      	movs	r3, #0
 8009042:	e7d7      	b.n	8008ff4 <osMessageQueueNew+0x48>
    mem = -1;
 8009044:	f04f 33ff 	mov.w	r3, #4294967295
 8009048:	e7d4      	b.n	8008ff4 <osMessageQueueNew+0x48>
          mem = 0;
 800904a:	2300      	movs	r3, #0
 800904c:	e7d2      	b.n	8008ff4 <osMessageQueueNew+0x48>
        name = NULL;
 800904e:	2100      	movs	r1, #0
 8009050:	e7d8      	b.n	8009004 <osMessageQueueNew+0x58>
  hQueue = NULL;
 8009052:	2500      	movs	r5, #0
 8009054:	e7d9      	b.n	800900a <osMessageQueueNew+0x5e>
 8009056:	2500      	movs	r5, #0
 8009058:	e7d7      	b.n	800900a <osMessageQueueNew+0x5e>
 800905a:	2500      	movs	r5, #0
 800905c:	e7d5      	b.n	800900a <osMessageQueueNew+0x5e>
 800905e:	2500      	movs	r5, #0
 8009060:	e7d3      	b.n	800900a <osMessageQueueNew+0x5e>
 8009062:	2500      	movs	r5, #0
  return ((osMessageQueueId_t)hQueue);
 8009064:	e7d1      	b.n	800900a <osMessageQueueNew+0x5e>
 8009066:	bf00      	nop
 8009068:	20000c9c 	.word	0x20000c9c

0800906c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800906c:	b510      	push	{r4, lr}
 800906e:	b082      	sub	sp, #8
 8009070:	461c      	mov	r4, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009072:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 8009076:	b9b3      	cbnz	r3, 80090a6 <osMessageQueuePut+0x3a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009078:	f3ef 8310 	mrs	r3, PRIMASK
 800907c:	b99b      	cbnz	r3, 80090a6 <osMessageQueuePut+0x3a>
 800907e:	4b22      	ldr	r3, [pc, #136]	; (8009108 <osMessageQueuePut+0x9c>)
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	2b02      	cmp	r3, #2
 8009084:	d00b      	beq.n	800909e <osMessageQueuePut+0x32>
        portYIELD_FROM_ISR (yield);
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009086:	b3a0      	cbz	r0, 80090f2 <osMessageQueuePut+0x86>
 8009088:	b3b1      	cbz	r1, 80090f8 <osMessageQueuePut+0x8c>
      stat = osErrorParameter;
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800908a:	2300      	movs	r3, #0
 800908c:	4622      	mov	r2, r4
 800908e:	f000 fd87 	bl	8009ba0 <xQueueGenericSend>
 8009092:	2801      	cmp	r0, #1
 8009094:	d033      	beq.n	80090fe <osMessageQueuePut+0x92>
        if (timeout != 0U) {
 8009096:	b3a4      	cbz	r4, 8009102 <osMessageQueuePut+0x96>
          stat = osErrorTimeout;
 8009098:	f06f 0001 	mvn.w	r0, #1
 800909c:	e027      	b.n	80090ee <osMessageQueuePut+0x82>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800909e:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d0ef      	beq.n	8009086 <osMessageQueuePut+0x1a>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80090a6:	b1a8      	cbz	r0, 80090d4 <osMessageQueuePut+0x68>
 80090a8:	b1b9      	cbz	r1, 80090da <osMessageQueuePut+0x6e>
 80090aa:	b9cc      	cbnz	r4, 80090e0 <osMessageQueuePut+0x74>
      yield = pdFALSE;
 80090ac:	2300      	movs	r3, #0
 80090ae:	aa02      	add	r2, sp, #8
 80090b0:	f842 3d04 	str.w	r3, [r2, #-4]!
      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80090b4:	f000 fe78 	bl	8009da8 <xQueueGenericSendFromISR>
 80090b8:	2801      	cmp	r0, #1
 80090ba:	d114      	bne.n	80090e6 <osMessageQueuePut+0x7a>
        portYIELD_FROM_ISR (yield);
 80090bc:	9b01      	ldr	r3, [sp, #4]
 80090be:	b1ab      	cbz	r3, 80090ec <osMessageQueuePut+0x80>
 80090c0:	4b12      	ldr	r3, [pc, #72]	; (800910c <osMessageQueuePut+0xa0>)
 80090c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090c6:	601a      	str	r2, [r3, #0]
 80090c8:	f3bf 8f4f 	dsb	sy
 80090cc:	f3bf 8f6f 	isb	sy
  stat = osOK;
 80090d0:	2000      	movs	r0, #0
 80090d2:	e00c      	b.n	80090ee <osMessageQueuePut+0x82>
      stat = osErrorParameter;
 80090d4:	f06f 0003 	mvn.w	r0, #3
 80090d8:	e009      	b.n	80090ee <osMessageQueuePut+0x82>
 80090da:	f06f 0003 	mvn.w	r0, #3
 80090de:	e006      	b.n	80090ee <osMessageQueuePut+0x82>
 80090e0:	f06f 0003 	mvn.w	r0, #3
 80090e4:	e003      	b.n	80090ee <osMessageQueuePut+0x82>
        stat = osErrorResource;
 80090e6:	f06f 0002 	mvn.w	r0, #2
 80090ea:	e000      	b.n	80090ee <osMessageQueuePut+0x82>
  stat = osOK;
 80090ec:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 80090ee:	b002      	add	sp, #8
 80090f0:	bd10      	pop	{r4, pc}
      stat = osErrorParameter;
 80090f2:	f06f 0003 	mvn.w	r0, #3
 80090f6:	e7fa      	b.n	80090ee <osMessageQueuePut+0x82>
 80090f8:	f06f 0003 	mvn.w	r0, #3
 80090fc:	e7f7      	b.n	80090ee <osMessageQueuePut+0x82>
  stat = osOK;
 80090fe:	2000      	movs	r0, #0
 8009100:	e7f5      	b.n	80090ee <osMessageQueuePut+0x82>
          stat = osErrorResource;
 8009102:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 8009106:	e7f2      	b.n	80090ee <osMessageQueuePut+0x82>
 8009108:	20000c9c 	.word	0x20000c9c
 800910c:	e000ed04 	.word	0xe000ed04

08009110 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8009110:	b510      	push	{r4, lr}
 8009112:	b082      	sub	sp, #8
 8009114:	461c      	mov	r4, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009116:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 800911a:	b9ab      	cbnz	r3, 8009148 <osMessageQueueGet+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800911c:	f3ef 8310 	mrs	r3, PRIMASK
 8009120:	b993      	cbnz	r3, 8009148 <osMessageQueueGet+0x38>
 8009122:	4b22      	ldr	r3, [pc, #136]	; (80091ac <osMessageQueueGet+0x9c>)
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	2b02      	cmp	r3, #2
 8009128:	d00a      	beq.n	8009140 <osMessageQueueGet+0x30>
        portYIELD_FROM_ISR (yield);
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800912a:	b398      	cbz	r0, 8009194 <osMessageQueueGet+0x84>
 800912c:	b3a9      	cbz	r1, 800919a <osMessageQueueGet+0x8a>
      stat = osErrorParameter;
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800912e:	4622      	mov	r2, r4
 8009130:	f000 fefa 	bl	8009f28 <xQueueReceive>
 8009134:	2801      	cmp	r0, #1
 8009136:	d033      	beq.n	80091a0 <osMessageQueueGet+0x90>
        if (timeout != 0U) {
 8009138:	b3a4      	cbz	r4, 80091a4 <osMessageQueueGet+0x94>
          stat = osErrorTimeout;
 800913a:	f06f 0001 	mvn.w	r0, #1
 800913e:	e027      	b.n	8009190 <osMessageQueueGet+0x80>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009140:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 8009144:	2b00      	cmp	r3, #0
 8009146:	d0f0      	beq.n	800912a <osMessageQueueGet+0x1a>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009148:	b1a8      	cbz	r0, 8009176 <osMessageQueueGet+0x66>
 800914a:	b1b9      	cbz	r1, 800917c <osMessageQueueGet+0x6c>
 800914c:	b9cc      	cbnz	r4, 8009182 <osMessageQueueGet+0x72>
      yield = pdFALSE;
 800914e:	aa02      	add	r2, sp, #8
 8009150:	2300      	movs	r3, #0
 8009152:	f842 3d04 	str.w	r3, [r2, #-4]!
      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8009156:	f001 f883 	bl	800a260 <xQueueReceiveFromISR>
 800915a:	2801      	cmp	r0, #1
 800915c:	d114      	bne.n	8009188 <osMessageQueueGet+0x78>
        portYIELD_FROM_ISR (yield);
 800915e:	9b01      	ldr	r3, [sp, #4]
 8009160:	b1ab      	cbz	r3, 800918e <osMessageQueueGet+0x7e>
 8009162:	4b13      	ldr	r3, [pc, #76]	; (80091b0 <osMessageQueueGet+0xa0>)
 8009164:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009168:	601a      	str	r2, [r3, #0]
 800916a:	f3bf 8f4f 	dsb	sy
 800916e:	f3bf 8f6f 	isb	sy
  stat = osOK;
 8009172:	2000      	movs	r0, #0
 8009174:	e00c      	b.n	8009190 <osMessageQueueGet+0x80>
      stat = osErrorParameter;
 8009176:	f06f 0003 	mvn.w	r0, #3
 800917a:	e009      	b.n	8009190 <osMessageQueueGet+0x80>
 800917c:	f06f 0003 	mvn.w	r0, #3
 8009180:	e006      	b.n	8009190 <osMessageQueueGet+0x80>
 8009182:	f06f 0003 	mvn.w	r0, #3
 8009186:	e003      	b.n	8009190 <osMessageQueueGet+0x80>
        stat = osErrorResource;
 8009188:	f06f 0002 	mvn.w	r0, #2
 800918c:	e000      	b.n	8009190 <osMessageQueueGet+0x80>
  stat = osOK;
 800918e:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 8009190:	b002      	add	sp, #8
 8009192:	bd10      	pop	{r4, pc}
      stat = osErrorParameter;
 8009194:	f06f 0003 	mvn.w	r0, #3
 8009198:	e7fa      	b.n	8009190 <osMessageQueueGet+0x80>
 800919a:	f06f 0003 	mvn.w	r0, #3
 800919e:	e7f7      	b.n	8009190 <osMessageQueueGet+0x80>
  stat = osOK;
 80091a0:	2000      	movs	r0, #0
 80091a2:	e7f5      	b.n	8009190 <osMessageQueueGet+0x80>
          stat = osErrorResource;
 80091a4:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 80091a8:	e7f2      	b.n	8009190 <osMessageQueueGet+0x80>
 80091aa:	bf00      	nop
 80091ac:	20000c9c 	.word	0x20000c9c
 80091b0:	e000ed04 	.word	0xe000ed04

080091b4 <osMessageQueueReset>:
  }

  return (space);
}

osStatus_t osMessageQueueReset (osMessageQueueId_t mq_id) {
 80091b4:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80091b6:	f3ef 8305 	mrs	r3, IPSR
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
  osStatus_t stat;

  if (IS_IRQ()) {
 80091ba:	b99b      	cbnz	r3, 80091e4 <osMessageQueueReset+0x30>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80091bc:	f3ef 8310 	mrs	r3, PRIMASK
 80091c0:	b99b      	cbnz	r3, 80091ea <osMessageQueueReset+0x36>
 80091c2:	4b0d      	ldr	r3, [pc, #52]	; (80091f8 <osMessageQueueReset+0x44>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	2b02      	cmp	r3, #2
 80091c8:	d005      	beq.n	80091d6 <osMessageQueueReset+0x22>
    stat = osErrorISR;
  }
  else if (hQueue == NULL) {
 80091ca:	b188      	cbz	r0, 80091f0 <osMessageQueueReset+0x3c>
    stat = osErrorParameter;
  }
  else {
    stat = osOK;
    (void)xQueueReset (hQueue);
 80091cc:	2100      	movs	r1, #0
 80091ce:	f000 fbdf 	bl	8009990 <xQueueGenericReset>
    stat = osOK;
 80091d2:	2000      	movs	r0, #0
  }

  return (stat);
}
 80091d4:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80091d6:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d0f5      	beq.n	80091ca <osMessageQueueReset+0x16>
    stat = osErrorISR;
 80091de:	f06f 0005 	mvn.w	r0, #5
 80091e2:	e7f7      	b.n	80091d4 <osMessageQueueReset+0x20>
 80091e4:	f06f 0005 	mvn.w	r0, #5
 80091e8:	e7f4      	b.n	80091d4 <osMessageQueueReset+0x20>
 80091ea:	f06f 0005 	mvn.w	r0, #5
 80091ee:	e7f1      	b.n	80091d4 <osMessageQueueReset+0x20>
    stat = osErrorParameter;
 80091f0:	f06f 0003 	mvn.w	r0, #3
  return (stat);
 80091f4:	e7ee      	b.n	80091d4 <osMessageQueueReset+0x20>
 80091f6:	bf00      	nop
 80091f8:	20000c9c 	.word	0x20000c9c

080091fc <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80091fc:	4b03      	ldr	r3, [pc, #12]	; (800920c <vApplicationGetIdleTaskMemory+0x10>)
 80091fe:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009200:	4b03      	ldr	r3, [pc, #12]	; (8009210 <vApplicationGetIdleTaskMemory+0x14>)
 8009202:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009204:	2380      	movs	r3, #128	; 0x80
 8009206:	6013      	str	r3, [r2, #0]
}
 8009208:	4770      	bx	lr
 800920a:	bf00      	nop
 800920c:	20000c40 	.word	0x20000c40
 8009210:	20000a40 	.word	0x20000a40

08009214 <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009214:	4b03      	ldr	r3, [pc, #12]	; (8009224 <vApplicationGetTimerTaskMemory+0x10>)
 8009216:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009218:	4b03      	ldr	r3, [pc, #12]	; (8009228 <vApplicationGetTimerTaskMemory+0x14>)
 800921a:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800921c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009220:	6013      	str	r3, [r2, #0]
}
 8009222:	4770      	bx	lr
 8009224:	200010a0 	.word	0x200010a0
 8009228:	20000ca0 	.word	0x20000ca0

0800922c <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800922c:	4a13      	ldr	r2, [pc, #76]	; (800927c <prvHeapInit+0x50>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800922e:	f012 0f07 	tst.w	r2, #7
 8009232:	d01f      	beq.n	8009274 <prvHeapInit+0x48>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009234:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009236:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800923a:	f5c1 533b 	rsb	r3, r1, #11968	; 0x2ec0
 800923e:	3320      	adds	r3, #32
 8009240:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009242:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009244:	480e      	ldr	r0, [pc, #56]	; (8009280 <prvHeapInit+0x54>)
 8009246:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009248:	2100      	movs	r1, #0
 800924a:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800924c:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 800924e:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009250:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 8009254:	480b      	ldr	r0, [pc, #44]	; (8009284 <prvHeapInit+0x58>)
 8009256:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 8009258:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800925a:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800925c:	1a99      	subs	r1, r3, r2
 800925e:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009260:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009262:	4b09      	ldr	r3, [pc, #36]	; (8009288 <prvHeapInit+0x5c>)
 8009264:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009266:	4b09      	ldr	r3, [pc, #36]	; (800928c <prvHeapInit+0x60>)
 8009268:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800926a:	4b09      	ldr	r3, [pc, #36]	; (8009290 <prvHeapInit+0x64>)
 800926c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009270:	601a      	str	r2, [r3, #0]
}
 8009272:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009274:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8009278:	e7e4      	b.n	8009244 <prvHeapInit+0x18>
 800927a:	bf00      	nop
 800927c:	20001100 	.word	0x20001100
 8009280:	20003fec 	.word	0x20003fec
 8009284:	200010fc 	.word	0x200010fc
 8009288:	20003fe8 	.word	0x20003fe8
 800928c:	20003fe4 	.word	0x20003fe4
 8009290:	20003fe0 	.word	0x20003fe0

08009294 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009294:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009296:	4b13      	ldr	r3, [pc, #76]	; (80092e4 <prvInsertBlockIntoFreeList+0x50>)
 8009298:	681a      	ldr	r2, [r3, #0]
 800929a:	4282      	cmp	r2, r0
 800929c:	d31b      	bcc.n	80092d6 <prvInsertBlockIntoFreeList+0x42>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800929e:	6859      	ldr	r1, [r3, #4]
 80092a0:	185c      	adds	r4, r3, r1
 80092a2:	4284      	cmp	r4, r0
 80092a4:	d103      	bne.n	80092ae <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80092a6:	6840      	ldr	r0, [r0, #4]
 80092a8:	4401      	add	r1, r0
 80092aa:	6059      	str	r1, [r3, #4]
		pxBlockToInsert = pxIterator;
 80092ac:	4618      	mov	r0, r3
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80092ae:	6841      	ldr	r1, [r0, #4]
 80092b0:	1844      	adds	r4, r0, r1
 80092b2:	42a2      	cmp	r2, r4
 80092b4:	d113      	bne.n	80092de <prvInsertBlockIntoFreeList+0x4a>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80092b6:	4c0c      	ldr	r4, [pc, #48]	; (80092e8 <prvInsertBlockIntoFreeList+0x54>)
 80092b8:	6824      	ldr	r4, [r4, #0]
 80092ba:	42a2      	cmp	r2, r4
 80092bc:	d00d      	beq.n	80092da <prvInsertBlockIntoFreeList+0x46>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80092be:	6852      	ldr	r2, [r2, #4]
 80092c0:	4411      	add	r1, r2
 80092c2:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80092c4:	681a      	ldr	r2, [r3, #0]
 80092c6:	6812      	ldr	r2, [r2, #0]
 80092c8:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80092ca:	4298      	cmp	r0, r3
 80092cc:	d000      	beq.n	80092d0 <prvInsertBlockIntoFreeList+0x3c>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80092ce:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80092d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092d4:	4770      	bx	lr
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80092d6:	4613      	mov	r3, r2
 80092d8:	e7de      	b.n	8009298 <prvInsertBlockIntoFreeList+0x4>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80092da:	6004      	str	r4, [r0, #0]
 80092dc:	e7f5      	b.n	80092ca <prvInsertBlockIntoFreeList+0x36>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80092de:	6002      	str	r2, [r0, #0]
 80092e0:	e7f3      	b.n	80092ca <prvInsertBlockIntoFreeList+0x36>
 80092e2:	bf00      	nop
 80092e4:	20003fec 	.word	0x20003fec
 80092e8:	200010fc 	.word	0x200010fc

080092ec <pvPortMalloc>:
{
 80092ec:	b570      	push	{r4, r5, r6, lr}
 80092ee:	4604      	mov	r4, r0
	vTaskSuspendAll();
 80092f0:	f001 faba 	bl	800a868 <vTaskSuspendAll>
		if( pxEnd == NULL )
 80092f4:	4b3a      	ldr	r3, [pc, #232]	; (80093e0 <pvPortMalloc+0xf4>)
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	b1bb      	cbz	r3, 800932a <pvPortMalloc+0x3e>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80092fa:	4b3a      	ldr	r3, [pc, #232]	; (80093e4 <pvPortMalloc+0xf8>)
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	421c      	tst	r4, r3
 8009300:	d163      	bne.n	80093ca <pvPortMalloc+0xde>
			if( xWantedSize > 0 )
 8009302:	b1ac      	cbz	r4, 8009330 <pvPortMalloc+0x44>
				xWantedSize += xHeapStructSize;
 8009304:	3408      	adds	r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009306:	f014 0f07 	tst.w	r4, #7
 800930a:	d011      	beq.n	8009330 <pvPortMalloc+0x44>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800930c:	f024 0407 	bic.w	r4, r4, #7
 8009310:	3408      	adds	r4, #8
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009312:	f004 0307 	and.w	r3, r4, #7
 8009316:	b15b      	cbz	r3, 8009330 <pvPortMalloc+0x44>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009318:	f04f 0350 	mov.w	r3, #80	; 0x50
 800931c:	f383 8811 	msr	BASEPRI, r3
 8009320:	f3bf 8f6f 	isb	sy
 8009324:	f3bf 8f4f 	dsb	sy
 8009328:	e7fe      	b.n	8009328 <pvPortMalloc+0x3c>
			prvHeapInit();
 800932a:	f7ff ff7f 	bl	800922c <prvHeapInit>
 800932e:	e7e4      	b.n	80092fa <pvPortMalloc+0xe>
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009330:	2c00      	cmp	r4, #0
 8009332:	d04c      	beq.n	80093ce <pvPortMalloc+0xe2>
 8009334:	4b2c      	ldr	r3, [pc, #176]	; (80093e8 <pvPortMalloc+0xfc>)
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	42a3      	cmp	r3, r4
 800933a:	d34a      	bcc.n	80093d2 <pvPortMalloc+0xe6>
				pxBlock = xStart.pxNextFreeBlock;
 800933c:	4b2b      	ldr	r3, [pc, #172]	; (80093ec <pvPortMalloc+0x100>)
 800933e:	681d      	ldr	r5, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009340:	e001      	b.n	8009346 <pvPortMalloc+0x5a>
					pxPreviousBlock = pxBlock;
 8009342:	462b      	mov	r3, r5
					pxBlock = pxBlock->pxNextFreeBlock;
 8009344:	4615      	mov	r5, r2
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009346:	686a      	ldr	r2, [r5, #4]
 8009348:	42a2      	cmp	r2, r4
 800934a:	d202      	bcs.n	8009352 <pvPortMalloc+0x66>
 800934c:	682a      	ldr	r2, [r5, #0]
 800934e:	2a00      	cmp	r2, #0
 8009350:	d1f7      	bne.n	8009342 <pvPortMalloc+0x56>
				if( pxBlock != pxEnd )
 8009352:	4a23      	ldr	r2, [pc, #140]	; (80093e0 <pvPortMalloc+0xf4>)
 8009354:	6812      	ldr	r2, [r2, #0]
 8009356:	42aa      	cmp	r2, r5
 8009358:	d03d      	beq.n	80093d6 <pvPortMalloc+0xea>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800935a:	681e      	ldr	r6, [r3, #0]
 800935c:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800935e:	682a      	ldr	r2, [r5, #0]
 8009360:	601a      	str	r2, [r3, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009362:	686b      	ldr	r3, [r5, #4]
 8009364:	1b1b      	subs	r3, r3, r4
 8009366:	2b10      	cmp	r3, #16
 8009368:	d910      	bls.n	800938c <pvPortMalloc+0xa0>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800936a:	1928      	adds	r0, r5, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800936c:	f010 0f07 	tst.w	r0, #7
 8009370:	d008      	beq.n	8009384 <pvPortMalloc+0x98>
 8009372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009376:	f383 8811 	msr	BASEPRI, r3
 800937a:	f3bf 8f6f 	isb	sy
 800937e:	f3bf 8f4f 	dsb	sy
 8009382:	e7fe      	b.n	8009382 <pvPortMalloc+0x96>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009384:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009386:	606c      	str	r4, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009388:	f7ff ff84 	bl	8009294 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800938c:	686a      	ldr	r2, [r5, #4]
 800938e:	4916      	ldr	r1, [pc, #88]	; (80093e8 <pvPortMalloc+0xfc>)
 8009390:	680b      	ldr	r3, [r1, #0]
 8009392:	1a9b      	subs	r3, r3, r2
 8009394:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009396:	4916      	ldr	r1, [pc, #88]	; (80093f0 <pvPortMalloc+0x104>)
 8009398:	6809      	ldr	r1, [r1, #0]
 800939a:	428b      	cmp	r3, r1
 800939c:	d201      	bcs.n	80093a2 <pvPortMalloc+0xb6>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800939e:	4914      	ldr	r1, [pc, #80]	; (80093f0 <pvPortMalloc+0x104>)
 80093a0:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80093a2:	4b10      	ldr	r3, [pc, #64]	; (80093e4 <pvPortMalloc+0xf8>)
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	4313      	orrs	r3, r2
 80093a8:	606b      	str	r3, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80093aa:	2300      	movs	r3, #0
 80093ac:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 80093ae:	f001 fb0f 	bl	800a9d0 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80093b2:	f016 0f07 	tst.w	r6, #7
 80093b6:	d010      	beq.n	80093da <pvPortMalloc+0xee>
 80093b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093bc:	f383 8811 	msr	BASEPRI, r3
 80093c0:	f3bf 8f6f 	isb	sy
 80093c4:	f3bf 8f4f 	dsb	sy
 80093c8:	e7fe      	b.n	80093c8 <pvPortMalloc+0xdc>
void *pvReturn = NULL;
 80093ca:	2600      	movs	r6, #0
 80093cc:	e7ef      	b.n	80093ae <pvPortMalloc+0xc2>
 80093ce:	2600      	movs	r6, #0
 80093d0:	e7ed      	b.n	80093ae <pvPortMalloc+0xc2>
 80093d2:	2600      	movs	r6, #0
 80093d4:	e7eb      	b.n	80093ae <pvPortMalloc+0xc2>
 80093d6:	2600      	movs	r6, #0
 80093d8:	e7e9      	b.n	80093ae <pvPortMalloc+0xc2>
}
 80093da:	4630      	mov	r0, r6
 80093dc:	bd70      	pop	{r4, r5, r6, pc}
 80093de:	bf00      	nop
 80093e0:	200010fc 	.word	0x200010fc
 80093e4:	20003fe0 	.word	0x20003fe0
 80093e8:	20003fe4 	.word	0x20003fe4
 80093ec:	20003fec 	.word	0x20003fec
 80093f0:	20003fe8 	.word	0x20003fe8

080093f4 <vPortFree>:
	if( pv != NULL )
 80093f4:	b380      	cbz	r0, 8009458 <vPortFree+0x64>
{
 80093f6:	b538      	push	{r3, r4, r5, lr}
 80093f8:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
 80093fa:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80093fe:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8009402:	4916      	ldr	r1, [pc, #88]	; (800945c <vPortFree+0x68>)
 8009404:	6809      	ldr	r1, [r1, #0]
 8009406:	420a      	tst	r2, r1
 8009408:	d108      	bne.n	800941c <vPortFree+0x28>
 800940a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800940e:	f383 8811 	msr	BASEPRI, r3
 8009412:	f3bf 8f6f 	isb	sy
 8009416:	f3bf 8f4f 	dsb	sy
 800941a:	e7fe      	b.n	800941a <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800941c:	f850 0c08 	ldr.w	r0, [r0, #-8]
 8009420:	b140      	cbz	r0, 8009434 <vPortFree+0x40>
 8009422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009426:	f383 8811 	msr	BASEPRI, r3
 800942a:	f3bf 8f6f 	isb	sy
 800942e:	f3bf 8f4f 	dsb	sy
 8009432:	e7fe      	b.n	8009432 <vPortFree+0x3e>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009434:	ea22 0201 	bic.w	r2, r2, r1
 8009438:	f844 2c04 	str.w	r2, [r4, #-4]
				vTaskSuspendAll();
 800943c:	f001 fa14 	bl	800a868 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009440:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8009444:	4a06      	ldr	r2, [pc, #24]	; (8009460 <vPortFree+0x6c>)
 8009446:	6813      	ldr	r3, [r2, #0]
 8009448:	440b      	add	r3, r1
 800944a:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800944c:	4628      	mov	r0, r5
 800944e:	f7ff ff21 	bl	8009294 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 8009452:	f001 fabd 	bl	800a9d0 <xTaskResumeAll>
}
 8009456:	bd38      	pop	{r3, r4, r5, pc}
 8009458:	4770      	bx	lr
 800945a:	bf00      	nop
 800945c:	20003fe0 	.word	0x20003fe0
 8009460:	20003fe4 	.word	0x20003fe4

08009464 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009464:	f100 0308 	add.w	r3, r0, #8
 8009468:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800946a:	f04f 32ff 	mov.w	r2, #4294967295
 800946e:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009470:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009472:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009474:	2300      	movs	r3, #0
 8009476:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009478:	4770      	bx	lr

0800947a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800947a:	2300      	movs	r3, #0
 800947c:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800947e:	4770      	bx	lr

08009480 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8009480:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009482:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009484:	689a      	ldr	r2, [r3, #8]
 8009486:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009488:	689a      	ldr	r2, [r3, #8]
 800948a:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800948c:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800948e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8009490:	6803      	ldr	r3, [r0, #0]
 8009492:	3301      	adds	r3, #1
 8009494:	6003      	str	r3, [r0, #0]
}
 8009496:	4770      	bx	lr

08009498 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009498:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800949a:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800949c:	f1b5 3fff 	cmp.w	r5, #4294967295
 80094a0:	d002      	beq.n	80094a8 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80094a2:	f100 0208 	add.w	r2, r0, #8
 80094a6:	e002      	b.n	80094ae <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
 80094a8:	6902      	ldr	r2, [r0, #16]
 80094aa:	e004      	b.n	80094b6 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80094ac:	461a      	mov	r2, r3
 80094ae:	6853      	ldr	r3, [r2, #4]
 80094b0:	681c      	ldr	r4, [r3, #0]
 80094b2:	42ac      	cmp	r4, r5
 80094b4:	d9fa      	bls.n	80094ac <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80094b6:	6853      	ldr	r3, [r2, #4]
 80094b8:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80094ba:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80094bc:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80094be:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80094c0:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 80094c2:	6803      	ldr	r3, [r0, #0]
 80094c4:	3301      	adds	r3, #1
 80094c6:	6003      	str	r3, [r0, #0]
}
 80094c8:	bc30      	pop	{r4, r5}
 80094ca:	4770      	bx	lr

080094cc <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80094cc:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80094ce:	6842      	ldr	r2, [r0, #4]
 80094d0:	6881      	ldr	r1, [r0, #8]
 80094d2:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80094d4:	6882      	ldr	r2, [r0, #8]
 80094d6:	6841      	ldr	r1, [r0, #4]
 80094d8:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80094da:	685a      	ldr	r2, [r3, #4]
 80094dc:	4282      	cmp	r2, r0
 80094de:	d006      	beq.n	80094ee <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80094e0:	2200      	movs	r2, #0
 80094e2:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80094e4:	681a      	ldr	r2, [r3, #0]
 80094e6:	3a01      	subs	r2, #1
 80094e8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80094ea:	6818      	ldr	r0, [r3, #0]
}
 80094ec:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80094ee:	6882      	ldr	r2, [r0, #8]
 80094f0:	605a      	str	r2, [r3, #4]
 80094f2:	e7f5      	b.n	80094e0 <uxListRemove+0x14>

080094f4 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80094f4:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 80094f6:	2300      	movs	r3, #0
 80094f8:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80094fa:	4b0d      	ldr	r3, [pc, #52]	; (8009530 <prvTaskExitError+0x3c>)
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009502:	d008      	beq.n	8009516 <prvTaskExitError+0x22>
 8009504:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009508:	f383 8811 	msr	BASEPRI, r3
 800950c:	f3bf 8f6f 	isb	sy
 8009510:	f3bf 8f4f 	dsb	sy
 8009514:	e7fe      	b.n	8009514 <prvTaskExitError+0x20>
 8009516:	f04f 0350 	mov.w	r3, #80	; 0x50
 800951a:	f383 8811 	msr	BASEPRI, r3
 800951e:	f3bf 8f6f 	isb	sy
 8009522:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009526:	9b01      	ldr	r3, [sp, #4]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d0fc      	beq.n	8009526 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800952c:	b002      	add	sp, #8
 800952e:	4770      	bx	lr
 8009530:	20000024 	.word	0x20000024

08009534 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009534:	4808      	ldr	r0, [pc, #32]	; (8009558 <prvPortStartFirstTask+0x24>)
 8009536:	6800      	ldr	r0, [r0, #0]
 8009538:	6800      	ldr	r0, [r0, #0]
 800953a:	f380 8808 	msr	MSP, r0
 800953e:	f04f 0000 	mov.w	r0, #0
 8009542:	f380 8814 	msr	CONTROL, r0
 8009546:	b662      	cpsie	i
 8009548:	b661      	cpsie	f
 800954a:	f3bf 8f4f 	dsb	sy
 800954e:	f3bf 8f6f 	isb	sy
 8009552:	df00      	svc	0
 8009554:	bf00      	nop
 8009556:	0000      	.short	0x0000
 8009558:	e000ed08 	.word	0xe000ed08

0800955c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800955c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800956c <vPortEnableVFP+0x10>
 8009560:	6801      	ldr	r1, [r0, #0]
 8009562:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009566:	6001      	str	r1, [r0, #0]
 8009568:	4770      	bx	lr
 800956a:	0000      	.short	0x0000
 800956c:	e000ed88 	.word	0xe000ed88

08009570 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009570:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009574:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009578:	f021 0101 	bic.w	r1, r1, #1
 800957c:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009580:	4b05      	ldr	r3, [pc, #20]	; (8009598 <pxPortInitialiseStack+0x28>)
 8009582:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009586:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800958a:	f06f 0302 	mvn.w	r3, #2
 800958e:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8009592:	3844      	subs	r0, #68	; 0x44
 8009594:	4770      	bx	lr
 8009596:	bf00      	nop
 8009598:	080094f5 	.word	0x080094f5
 800959c:	00000000 	.word	0x00000000

080095a0 <SVC_Handler>:
	__asm volatile (
 80095a0:	4b07      	ldr	r3, [pc, #28]	; (80095c0 <pxCurrentTCBConst2>)
 80095a2:	6819      	ldr	r1, [r3, #0]
 80095a4:	6808      	ldr	r0, [r1, #0]
 80095a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095aa:	f380 8809 	msr	PSP, r0
 80095ae:	f3bf 8f6f 	isb	sy
 80095b2:	f04f 0000 	mov.w	r0, #0
 80095b6:	f380 8811 	msr	BASEPRI, r0
 80095ba:	4770      	bx	lr
 80095bc:	f3af 8000 	nop.w

080095c0 <pxCurrentTCBConst2>:
 80095c0:	20003ffc 	.word	0x20003ffc

080095c4 <vPortEnterCritical>:
 80095c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095c8:	f383 8811 	msr	BASEPRI, r3
 80095cc:	f3bf 8f6f 	isb	sy
 80095d0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 80095d4:	4a0a      	ldr	r2, [pc, #40]	; (8009600 <vPortEnterCritical+0x3c>)
 80095d6:	6813      	ldr	r3, [r2, #0]
 80095d8:	3301      	adds	r3, #1
 80095da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80095dc:	2b01      	cmp	r3, #1
 80095de:	d000      	beq.n	80095e2 <vPortEnterCritical+0x1e>
}
 80095e0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80095e2:	4b08      	ldr	r3, [pc, #32]	; (8009604 <vPortEnterCritical+0x40>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80095ea:	d0f9      	beq.n	80095e0 <vPortEnterCritical+0x1c>
 80095ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095f0:	f383 8811 	msr	BASEPRI, r3
 80095f4:	f3bf 8f6f 	isb	sy
 80095f8:	f3bf 8f4f 	dsb	sy
 80095fc:	e7fe      	b.n	80095fc <vPortEnterCritical+0x38>
 80095fe:	bf00      	nop
 8009600:	20000024 	.word	0x20000024
 8009604:	e000ed04 	.word	0xe000ed04

08009608 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8009608:	4b09      	ldr	r3, [pc, #36]	; (8009630 <vPortExitCritical+0x28>)
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	b943      	cbnz	r3, 8009620 <vPortExitCritical+0x18>
 800960e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009612:	f383 8811 	msr	BASEPRI, r3
 8009616:	f3bf 8f6f 	isb	sy
 800961a:	f3bf 8f4f 	dsb	sy
 800961e:	e7fe      	b.n	800961e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8009620:	3b01      	subs	r3, #1
 8009622:	4a03      	ldr	r2, [pc, #12]	; (8009630 <vPortExitCritical+0x28>)
 8009624:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009626:	b90b      	cbnz	r3, 800962c <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009628:	f383 8811 	msr	BASEPRI, r3
}
 800962c:	4770      	bx	lr
 800962e:	bf00      	nop
 8009630:	20000024 	.word	0x20000024
	...

08009640 <PendSV_Handler>:
	__asm volatile
 8009640:	f3ef 8009 	mrs	r0, PSP
 8009644:	f3bf 8f6f 	isb	sy
 8009648:	4b15      	ldr	r3, [pc, #84]	; (80096a0 <pxCurrentTCBConst>)
 800964a:	681a      	ldr	r2, [r3, #0]
 800964c:	f01e 0f10 	tst.w	lr, #16
 8009650:	bf08      	it	eq
 8009652:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009656:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800965a:	6010      	str	r0, [r2, #0]
 800965c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009660:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009664:	f380 8811 	msr	BASEPRI, r0
 8009668:	f3bf 8f4f 	dsb	sy
 800966c:	f3bf 8f6f 	isb	sy
 8009670:	f001 fa86 	bl	800ab80 <vTaskSwitchContext>
 8009674:	f04f 0000 	mov.w	r0, #0
 8009678:	f380 8811 	msr	BASEPRI, r0
 800967c:	bc09      	pop	{r0, r3}
 800967e:	6819      	ldr	r1, [r3, #0]
 8009680:	6808      	ldr	r0, [r1, #0]
 8009682:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009686:	f01e 0f10 	tst.w	lr, #16
 800968a:	bf08      	it	eq
 800968c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009690:	f380 8809 	msr	PSP, r0
 8009694:	f3bf 8f6f 	isb	sy
 8009698:	4770      	bx	lr
 800969a:	bf00      	nop
 800969c:	f3af 8000 	nop.w

080096a0 <pxCurrentTCBConst>:
 80096a0:	20003ffc 	.word	0x20003ffc

080096a4 <SysTick_Handler>:
{
 80096a4:	b508      	push	{r3, lr}
	__asm volatile
 80096a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096aa:	f383 8811 	msr	BASEPRI, r3
 80096ae:	f3bf 8f6f 	isb	sy
 80096b2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 80096b6:	f001 f8ff 	bl	800a8b8 <xTaskIncrementTick>
 80096ba:	b118      	cbz	r0, 80096c4 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80096bc:	4b03      	ldr	r3, [pc, #12]	; (80096cc <SysTick_Handler+0x28>)
 80096be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80096c2:	601a      	str	r2, [r3, #0]
	__asm volatile
 80096c4:	2300      	movs	r3, #0
 80096c6:	f383 8811 	msr	BASEPRI, r3
}
 80096ca:	bd08      	pop	{r3, pc}
 80096cc:	e000ed04 	.word	0xe000ed04

080096d0 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80096d0:	4b3a      	ldr	r3, [pc, #232]	; (80097bc <xPortStartScheduler+0xec>)
 80096d2:	681a      	ldr	r2, [r3, #0]
 80096d4:	4b3a      	ldr	r3, [pc, #232]	; (80097c0 <xPortStartScheduler+0xf0>)
 80096d6:	429a      	cmp	r2, r3
 80096d8:	d00d      	beq.n	80096f6 <xPortStartScheduler+0x26>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80096da:	4b38      	ldr	r3, [pc, #224]	; (80097bc <xPortStartScheduler+0xec>)
 80096dc:	681a      	ldr	r2, [r3, #0]
 80096de:	4b39      	ldr	r3, [pc, #228]	; (80097c4 <xPortStartScheduler+0xf4>)
 80096e0:	429a      	cmp	r2, r3
 80096e2:	d111      	bne.n	8009708 <xPortStartScheduler+0x38>
	__asm volatile
 80096e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096e8:	f383 8811 	msr	BASEPRI, r3
 80096ec:	f3bf 8f6f 	isb	sy
 80096f0:	f3bf 8f4f 	dsb	sy
 80096f4:	e7fe      	b.n	80096f4 <xPortStartScheduler+0x24>
 80096f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096fa:	f383 8811 	msr	BASEPRI, r3
 80096fe:	f3bf 8f6f 	isb	sy
 8009702:	f3bf 8f4f 	dsb	sy
 8009706:	e7fe      	b.n	8009706 <xPortStartScheduler+0x36>
{
 8009708:	b510      	push	{r4, lr}
 800970a:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800970c:	4b2e      	ldr	r3, [pc, #184]	; (80097c8 <xPortStartScheduler+0xf8>)
 800970e:	781a      	ldrb	r2, [r3, #0]
 8009710:	b2d2      	uxtb	r2, r2
 8009712:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009714:	22ff      	movs	r2, #255	; 0xff
 8009716:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009718:	781b      	ldrb	r3, [r3, #0]
 800971a:	b2db      	uxtb	r3, r3
 800971c:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009720:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8009724:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009728:	4a28      	ldr	r2, [pc, #160]	; (80097cc <xPortStartScheduler+0xfc>)
 800972a:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800972c:	4b28      	ldr	r3, [pc, #160]	; (80097d0 <xPortStartScheduler+0x100>)
 800972e:	2207      	movs	r2, #7
 8009730:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009732:	e009      	b.n	8009748 <xPortStartScheduler+0x78>
			ulMaxPRIGROUPValue--;
 8009734:	4a26      	ldr	r2, [pc, #152]	; (80097d0 <xPortStartScheduler+0x100>)
 8009736:	6813      	ldr	r3, [r2, #0]
 8009738:	3b01      	subs	r3, #1
 800973a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800973c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8009740:	005b      	lsls	r3, r3, #1
 8009742:	b2db      	uxtb	r3, r3
 8009744:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009748:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800974c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009750:	d1f0      	bne.n	8009734 <xPortStartScheduler+0x64>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009752:	4b1f      	ldr	r3, [pc, #124]	; (80097d0 <xPortStartScheduler+0x100>)
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	2b03      	cmp	r3, #3
 8009758:	d008      	beq.n	800976c <xPortStartScheduler+0x9c>
 800975a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800975e:	f383 8811 	msr	BASEPRI, r3
 8009762:	f3bf 8f6f 	isb	sy
 8009766:	f3bf 8f4f 	dsb	sy
 800976a:	e7fe      	b.n	800976a <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800976c:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800976e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009772:	4a17      	ldr	r2, [pc, #92]	; (80097d0 <xPortStartScheduler+0x100>)
 8009774:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009776:	9b01      	ldr	r3, [sp, #4]
 8009778:	b2db      	uxtb	r3, r3
 800977a:	4a13      	ldr	r2, [pc, #76]	; (80097c8 <xPortStartScheduler+0xf8>)
 800977c:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800977e:	4b15      	ldr	r3, [pc, #84]	; (80097d4 <xPortStartScheduler+0x104>)
 8009780:	681a      	ldr	r2, [r3, #0]
 8009782:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8009786:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009788:	681a      	ldr	r2, [r3, #0]
 800978a:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 800978e:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8009790:	f7f8 fa26 	bl	8001be0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8009794:	2400      	movs	r4, #0
 8009796:	4b10      	ldr	r3, [pc, #64]	; (80097d8 <xPortStartScheduler+0x108>)
 8009798:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 800979a:	f7ff fedf 	bl	800955c <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800979e:	4a0f      	ldr	r2, [pc, #60]	; (80097dc <xPortStartScheduler+0x10c>)
 80097a0:	6813      	ldr	r3, [r2, #0]
 80097a2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80097a6:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 80097a8:	f7ff fec4 	bl	8009534 <prvPortStartFirstTask>
	vTaskSwitchContext();
 80097ac:	f001 f9e8 	bl	800ab80 <vTaskSwitchContext>
	prvTaskExitError();
 80097b0:	f7ff fea0 	bl	80094f4 <prvTaskExitError>
}
 80097b4:	4620      	mov	r0, r4
 80097b6:	b002      	add	sp, #8
 80097b8:	bd10      	pop	{r4, pc}
 80097ba:	bf00      	nop
 80097bc:	e000ed00 	.word	0xe000ed00
 80097c0:	410fc271 	.word	0x410fc271
 80097c4:	410fc270 	.word	0x410fc270
 80097c8:	e000e400 	.word	0xe000e400
 80097cc:	20003ff4 	.word	0x20003ff4
 80097d0:	20003ff8 	.word	0x20003ff8
 80097d4:	e000ed20 	.word	0xe000ed20
 80097d8:	20000024 	.word	0x20000024
 80097dc:	e000ef34 	.word	0xe000ef34

080097e0 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80097e0:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80097e4:	2b0f      	cmp	r3, #15
 80097e6:	d90f      	bls.n	8009808 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80097e8:	4a10      	ldr	r2, [pc, #64]	; (800982c <vPortValidateInterruptPriority+0x4c>)
 80097ea:	5c9b      	ldrb	r3, [r3, r2]
 80097ec:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80097ee:	4a10      	ldr	r2, [pc, #64]	; (8009830 <vPortValidateInterruptPriority+0x50>)
 80097f0:	7812      	ldrb	r2, [r2, #0]
 80097f2:	429a      	cmp	r2, r3
 80097f4:	d908      	bls.n	8009808 <vPortValidateInterruptPriority+0x28>
 80097f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097fa:	f383 8811 	msr	BASEPRI, r3
 80097fe:	f3bf 8f6f 	isb	sy
 8009802:	f3bf 8f4f 	dsb	sy
 8009806:	e7fe      	b.n	8009806 <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009808:	4b0a      	ldr	r3, [pc, #40]	; (8009834 <vPortValidateInterruptPriority+0x54>)
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009810:	4a09      	ldr	r2, [pc, #36]	; (8009838 <vPortValidateInterruptPriority+0x58>)
 8009812:	6812      	ldr	r2, [r2, #0]
 8009814:	4293      	cmp	r3, r2
 8009816:	d908      	bls.n	800982a <vPortValidateInterruptPriority+0x4a>
 8009818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800981c:	f383 8811 	msr	BASEPRI, r3
 8009820:	f3bf 8f6f 	isb	sy
 8009824:	f3bf 8f4f 	dsb	sy
 8009828:	e7fe      	b.n	8009828 <vPortValidateInterruptPriority+0x48>
	}
 800982a:	4770      	bx	lr
 800982c:	e000e3f0 	.word	0xe000e3f0
 8009830:	20003ff4 	.word	0x20003ff4
 8009834:	e000ed0c 	.word	0xe000ed0c
 8009838:	20003ff8 	.word	0x20003ff8

0800983c <prvGetDisinheritPriorityAfterTimeout>:
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 800983c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800983e:	b123      	cbz	r3, 800984a <prvGetDisinheritPriorityAfterTimeout+0xe>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009840:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8009842:	6818      	ldr	r0, [r3, #0]
 8009844:	f1c0 0038 	rsb	r0, r0, #56	; 0x38
 8009848:	4770      	bx	lr
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800984a:	2000      	movs	r0, #0
		}

		return uxHighestPriorityOfWaitingTasks;
	}
 800984c:	4770      	bx	lr

0800984e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800984e:	b510      	push	{r4, lr}
 8009850:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009852:	f7ff feb7 	bl	80095c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009856:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009858:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800985a:	429a      	cmp	r2, r3
 800985c:	d004      	beq.n	8009868 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
 800985e:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 8009860:	f7ff fed2 	bl	8009608 <vPortExitCritical>

	return xReturn;
}
 8009864:	4620      	mov	r0, r4
 8009866:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 8009868:	2401      	movs	r4, #1
 800986a:	e7f9      	b.n	8009860 <prvIsQueueFull+0x12>

0800986c <prvIsQueueEmpty>:
{
 800986c:	b510      	push	{r4, lr}
 800986e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8009870:	f7ff fea8 	bl	80095c4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009874:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009876:	b123      	cbz	r3, 8009882 <prvIsQueueEmpty+0x16>
			xReturn = pdFALSE;
 8009878:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800987a:	f7ff fec5 	bl	8009608 <vPortExitCritical>
}
 800987e:	4620      	mov	r0, r4
 8009880:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 8009882:	2401      	movs	r4, #1
 8009884:	e7f9      	b.n	800987a <prvIsQueueEmpty+0xe>

08009886 <prvCopyDataToQueue>:
{
 8009886:	b570      	push	{r4, r5, r6, lr}
 8009888:	4604      	mov	r4, r0
 800988a:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800988c:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800988e:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8009890:	b95a      	cbnz	r2, 80098aa <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009892:	6803      	ldr	r3, [r0, #0]
 8009894:	b11b      	cbz	r3, 800989e <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 8009896:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009898:	3501      	adds	r5, #1
 800989a:	63a5      	str	r5, [r4, #56]	; 0x38
}
 800989c:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800989e:	6840      	ldr	r0, [r0, #4]
 80098a0:	f001 fb08 	bl	800aeb4 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 80098a4:	2300      	movs	r3, #0
 80098a6:	6063      	str	r3, [r4, #4]
 80098a8:	e7f6      	b.n	8009898 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 80098aa:	b96e      	cbnz	r6, 80098c8 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80098ac:	6880      	ldr	r0, [r0, #8]
 80098ae:	f003 fd11 	bl	800d2d4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80098b2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80098b4:	68a3      	ldr	r3, [r4, #8]
 80098b6:	4413      	add	r3, r2
 80098b8:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80098ba:	6862      	ldr	r2, [r4, #4]
 80098bc:	4293      	cmp	r3, r2
 80098be:	d319      	bcc.n	80098f4 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80098c0:	6823      	ldr	r3, [r4, #0]
 80098c2:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 80098c4:	2000      	movs	r0, #0
 80098c6:	e7e7      	b.n	8009898 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80098c8:	68c0      	ldr	r0, [r0, #12]
 80098ca:	f003 fd03 	bl	800d2d4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80098ce:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80098d0:	4252      	negs	r2, r2
 80098d2:	68e3      	ldr	r3, [r4, #12]
 80098d4:	4413      	add	r3, r2
 80098d6:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80098d8:	6821      	ldr	r1, [r4, #0]
 80098da:	428b      	cmp	r3, r1
 80098dc:	d202      	bcs.n	80098e4 <prvCopyDataToQueue+0x5e>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80098de:	6863      	ldr	r3, [r4, #4]
 80098e0:	441a      	add	r2, r3
 80098e2:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
 80098e4:	2e02      	cmp	r6, #2
 80098e6:	d001      	beq.n	80098ec <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 80098e8:	2000      	movs	r0, #0
 80098ea:	e7d5      	b.n	8009898 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80098ec:	b125      	cbz	r5, 80098f8 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 80098ee:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
 80098f0:	2000      	movs	r0, #0
 80098f2:	e7d1      	b.n	8009898 <prvCopyDataToQueue+0x12>
 80098f4:	2000      	movs	r0, #0
 80098f6:	e7cf      	b.n	8009898 <prvCopyDataToQueue+0x12>
 80098f8:	2000      	movs	r0, #0
 80098fa:	e7cd      	b.n	8009898 <prvCopyDataToQueue+0x12>

080098fc <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80098fc:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80098fe:	b172      	cbz	r2, 800991e <prvCopyDataFromQueue+0x22>
{
 8009900:	b510      	push	{r4, lr}
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8009902:	68c3      	ldr	r3, [r0, #12]
 8009904:	4413      	add	r3, r2
 8009906:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009908:	6844      	ldr	r4, [r0, #4]
 800990a:	42a3      	cmp	r3, r4
 800990c:	d301      	bcc.n	8009912 <prvCopyDataFromQueue+0x16>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800990e:	6803      	ldr	r3, [r0, #0]
 8009910:	60c3      	str	r3, [r0, #12]
 8009912:	460c      	mov	r4, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8009914:	68c1      	ldr	r1, [r0, #12]
 8009916:	4620      	mov	r0, r4
 8009918:	f003 fcdc 	bl	800d2d4 <memcpy>
}
 800991c:	bd10      	pop	{r4, pc}
 800991e:	4770      	bx	lr

08009920 <prvUnlockQueue>:
{
 8009920:	b538      	push	{r3, r4, r5, lr}
 8009922:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 8009924:	f7ff fe4e 	bl	80095c4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8009928:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 800992c:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800992e:	e003      	b.n	8009938 <prvUnlockQueue+0x18>
						vTaskMissedYield();
 8009930:	f001 fa3a 	bl	800ada8 <vTaskMissedYield>
			--cTxLock;
 8009934:	3c01      	subs	r4, #1
 8009936:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009938:	2c00      	cmp	r4, #0
 800993a:	dd08      	ble.n	800994e <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800993c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800993e:	b133      	cbz	r3, 800994e <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009940:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8009944:	f001 f99c 	bl	800ac80 <xTaskRemoveFromEventList>
 8009948:	2800      	cmp	r0, #0
 800994a:	d0f3      	beq.n	8009934 <prvUnlockQueue+0x14>
 800994c:	e7f0      	b.n	8009930 <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
 800994e:	23ff      	movs	r3, #255	; 0xff
 8009950:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
 8009954:	f7ff fe58 	bl	8009608 <vPortExitCritical>
	taskENTER_CRITICAL();
 8009958:	f7ff fe34 	bl	80095c4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800995c:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 8009960:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009962:	e003      	b.n	800996c <prvUnlockQueue+0x4c>
					vTaskMissedYield();
 8009964:	f001 fa20 	bl	800ada8 <vTaskMissedYield>
				--cRxLock;
 8009968:	3c01      	subs	r4, #1
 800996a:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800996c:	2c00      	cmp	r4, #0
 800996e:	dd08      	ble.n	8009982 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009970:	692b      	ldr	r3, [r5, #16]
 8009972:	b133      	cbz	r3, 8009982 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009974:	f105 0010 	add.w	r0, r5, #16
 8009978:	f001 f982 	bl	800ac80 <xTaskRemoveFromEventList>
 800997c:	2800      	cmp	r0, #0
 800997e:	d0f3      	beq.n	8009968 <prvUnlockQueue+0x48>
 8009980:	e7f0      	b.n	8009964 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
 8009982:	23ff      	movs	r3, #255	; 0xff
 8009984:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
 8009988:	f7ff fe3e 	bl	8009608 <vPortExitCritical>
}
 800998c:	bd38      	pop	{r3, r4, r5, pc}
	...

08009990 <xQueueGenericReset>:
{
 8009990:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 8009992:	b940      	cbnz	r0, 80099a6 <xQueueGenericReset+0x16>
 8009994:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009998:	f383 8811 	msr	BASEPRI, r3
 800999c:	f3bf 8f6f 	isb	sy
 80099a0:	f3bf 8f4f 	dsb	sy
 80099a4:	e7fe      	b.n	80099a4 <xQueueGenericReset+0x14>
 80099a6:	4604      	mov	r4, r0
 80099a8:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
 80099aa:	f7ff fe0b 	bl	80095c4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80099ae:	6821      	ldr	r1, [r4, #0]
 80099b0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80099b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80099b4:	fb03 1002 	mla	r0, r3, r2, r1
 80099b8:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80099ba:	2000      	movs	r0, #0
 80099bc:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80099be:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80099c0:	3a01      	subs	r2, #1
 80099c2:	fb02 1303 	mla	r3, r2, r3, r1
 80099c6:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80099c8:	23ff      	movs	r3, #255	; 0xff
 80099ca:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80099ce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 80099d2:	b9a5      	cbnz	r5, 80099fe <xQueueGenericReset+0x6e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80099d4:	6923      	ldr	r3, [r4, #16]
 80099d6:	b91b      	cbnz	r3, 80099e0 <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
 80099d8:	f7ff fe16 	bl	8009608 <vPortExitCritical>
}
 80099dc:	2001      	movs	r0, #1
 80099de:	bd38      	pop	{r3, r4, r5, pc}
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80099e0:	f104 0010 	add.w	r0, r4, #16
 80099e4:	f001 f94c 	bl	800ac80 <xTaskRemoveFromEventList>
 80099e8:	2800      	cmp	r0, #0
 80099ea:	d0f5      	beq.n	80099d8 <xQueueGenericReset+0x48>
					queueYIELD_IF_USING_PREEMPTION();
 80099ec:	4b08      	ldr	r3, [pc, #32]	; (8009a10 <xQueueGenericReset+0x80>)
 80099ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80099f2:	601a      	str	r2, [r3, #0]
 80099f4:	f3bf 8f4f 	dsb	sy
 80099f8:	f3bf 8f6f 	isb	sy
 80099fc:	e7ec      	b.n	80099d8 <xQueueGenericReset+0x48>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80099fe:	f104 0010 	add.w	r0, r4, #16
 8009a02:	f7ff fd2f 	bl	8009464 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009a06:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009a0a:	f7ff fd2b 	bl	8009464 <vListInitialise>
 8009a0e:	e7e3      	b.n	80099d8 <xQueueGenericReset+0x48>
 8009a10:	e000ed04 	.word	0xe000ed04

08009a14 <prvInitialiseNewQueue>:
{
 8009a14:	b538      	push	{r3, r4, r5, lr}
 8009a16:	461d      	mov	r5, r3
 8009a18:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
 8009a1a:	460b      	mov	r3, r1
 8009a1c:	b149      	cbz	r1, 8009a32 <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009a1e:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8009a20:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009a22:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009a24:	2101      	movs	r1, #1
 8009a26:	4620      	mov	r0, r4
 8009a28:	f7ff ffb2 	bl	8009990 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8009a2c:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
 8009a30:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009a32:	6024      	str	r4, [r4, #0]
 8009a34:	e7f4      	b.n	8009a20 <prvInitialiseNewQueue+0xc>

08009a36 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009a36:	b940      	cbnz	r0, 8009a4a <xQueueGenericCreateStatic+0x14>
 8009a38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a3c:	f383 8811 	msr	BASEPRI, r3
 8009a40:	f3bf 8f6f 	isb	sy
 8009a44:	f3bf 8f4f 	dsb	sy
 8009a48:	e7fe      	b.n	8009a48 <xQueueGenericCreateStatic+0x12>
	{
 8009a4a:	b510      	push	{r4, lr}
 8009a4c:	b084      	sub	sp, #16
 8009a4e:	4604      	mov	r4, r0
		configASSERT( pxStaticQueue != NULL );
 8009a50:	b153      	cbz	r3, 8009a68 <xQueueGenericCreateStatic+0x32>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009a52:	b192      	cbz	r2, 8009a7a <xQueueGenericCreateStatic+0x44>
 8009a54:	b989      	cbnz	r1, 8009a7a <xQueueGenericCreateStatic+0x44>
 8009a56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a5a:	f383 8811 	msr	BASEPRI, r3
 8009a5e:	f3bf 8f6f 	isb	sy
 8009a62:	f3bf 8f4f 	dsb	sy
 8009a66:	e7fe      	b.n	8009a66 <xQueueGenericCreateStatic+0x30>
 8009a68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a6c:	f383 8811 	msr	BASEPRI, r3
 8009a70:	f3bf 8f6f 	isb	sy
 8009a74:	f3bf 8f4f 	dsb	sy
 8009a78:	e7fe      	b.n	8009a78 <xQueueGenericCreateStatic+0x42>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009a7a:	b94a      	cbnz	r2, 8009a90 <xQueueGenericCreateStatic+0x5a>
 8009a7c:	b141      	cbz	r1, 8009a90 <xQueueGenericCreateStatic+0x5a>
 8009a7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a82:	f383 8811 	msr	BASEPRI, r3
 8009a86:	f3bf 8f6f 	isb	sy
 8009a8a:	f3bf 8f4f 	dsb	sy
 8009a8e:	e7fe      	b.n	8009a8e <xQueueGenericCreateStatic+0x58>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009a90:	2050      	movs	r0, #80	; 0x50
 8009a92:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009a94:	9803      	ldr	r0, [sp, #12]
 8009a96:	2850      	cmp	r0, #80	; 0x50
 8009a98:	d008      	beq.n	8009aac <xQueueGenericCreateStatic+0x76>
 8009a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a9e:	f383 8811 	msr	BASEPRI, r3
 8009aa2:	f3bf 8f6f 	isb	sy
 8009aa6:	f3bf 8f4f 	dsb	sy
 8009aaa:	e7fe      	b.n	8009aaa <xQueueGenericCreateStatic+0x74>
 8009aac:	4620      	mov	r0, r4
 8009aae:	461c      	mov	r4, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009ab0:	2301      	movs	r3, #1
 8009ab2:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009ab6:	9400      	str	r4, [sp, #0]
 8009ab8:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8009abc:	f7ff ffaa 	bl	8009a14 <prvInitialiseNewQueue>
	}
 8009ac0:	4620      	mov	r0, r4
 8009ac2:	b004      	add	sp, #16
 8009ac4:	bd10      	pop	{r4, pc}

08009ac6 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009ac6:	b940      	cbnz	r0, 8009ada <xQueueGenericCreate+0x14>
 8009ac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009acc:	f383 8811 	msr	BASEPRI, r3
 8009ad0:	f3bf 8f6f 	isb	sy
 8009ad4:	f3bf 8f4f 	dsb	sy
 8009ad8:	e7fe      	b.n	8009ad8 <xQueueGenericCreate+0x12>
	{
 8009ada:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009adc:	b083      	sub	sp, #12
 8009ade:	4606      	mov	r6, r0
		if( uxItemSize == ( UBaseType_t ) 0 )
 8009ae0:	b111      	cbz	r1, 8009ae8 <xQueueGenericCreate+0x22>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ae2:	fb01 f000 	mul.w	r0, r1, r0
 8009ae6:	e000      	b.n	8009aea <xQueueGenericCreate+0x24>
			xQueueSizeInBytes = ( size_t ) 0;
 8009ae8:	2000      	movs	r0, #0
 8009aea:	4617      	mov	r7, r2
 8009aec:	460c      	mov	r4, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8009aee:	3050      	adds	r0, #80	; 0x50
 8009af0:	f7ff fbfc 	bl	80092ec <pvPortMalloc>
		if( pxNewQueue != NULL )
 8009af4:	4605      	mov	r5, r0
 8009af6:	b150      	cbz	r0, 8009b0e <xQueueGenericCreate+0x48>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009af8:	2300      	movs	r3, #0
 8009afa:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009afe:	9000      	str	r0, [sp, #0]
 8009b00:	463b      	mov	r3, r7
 8009b02:	f100 0250 	add.w	r2, r0, #80	; 0x50
 8009b06:	4621      	mov	r1, r4
 8009b08:	4630      	mov	r0, r6
 8009b0a:	f7ff ff83 	bl	8009a14 <prvInitialiseNewQueue>
	}
 8009b0e:	4628      	mov	r0, r5
 8009b10:	b003      	add	sp, #12
 8009b12:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009b14 <xQueueCreateCountingSemaphoreStatic>:
		configASSERT( uxMaxCount != 0 );
 8009b14:	b940      	cbnz	r0, 8009b28 <xQueueCreateCountingSemaphoreStatic+0x14>
 8009b16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b1a:	f383 8811 	msr	BASEPRI, r3
 8009b1e:	f3bf 8f6f 	isb	sy
 8009b22:	f3bf 8f4f 	dsb	sy
 8009b26:	e7fe      	b.n	8009b26 <xQueueCreateCountingSemaphoreStatic+0x12>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009b28:	4288      	cmp	r0, r1
 8009b2a:	d208      	bcs.n	8009b3e <xQueueCreateCountingSemaphoreStatic+0x2a>
 8009b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b30:	f383 8811 	msr	BASEPRI, r3
 8009b34:	f3bf 8f6f 	isb	sy
 8009b38:	f3bf 8f4f 	dsb	sy
 8009b3c:	e7fe      	b.n	8009b3c <xQueueCreateCountingSemaphoreStatic+0x28>
	{
 8009b3e:	b510      	push	{r4, lr}
 8009b40:	b082      	sub	sp, #8
 8009b42:	4613      	mov	r3, r2
 8009b44:	460c      	mov	r4, r1
		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009b46:	2202      	movs	r2, #2
 8009b48:	9200      	str	r2, [sp, #0]
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	4611      	mov	r1, r2
 8009b4e:	f7ff ff72 	bl	8009a36 <xQueueGenericCreateStatic>
		if( xHandle != NULL )
 8009b52:	4603      	mov	r3, r0
 8009b54:	b100      	cbz	r0, 8009b58 <xQueueCreateCountingSemaphoreStatic+0x44>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009b56:	6384      	str	r4, [r0, #56]	; 0x38
	}
 8009b58:	4618      	mov	r0, r3
 8009b5a:	b002      	add	sp, #8
 8009b5c:	bd10      	pop	{r4, pc}

08009b5e <xQueueCreateCountingSemaphore>:
		configASSERT( uxMaxCount != 0 );
 8009b5e:	b940      	cbnz	r0, 8009b72 <xQueueCreateCountingSemaphore+0x14>
 8009b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b64:	f383 8811 	msr	BASEPRI, r3
 8009b68:	f3bf 8f6f 	isb	sy
 8009b6c:	f3bf 8f4f 	dsb	sy
 8009b70:	e7fe      	b.n	8009b70 <xQueueCreateCountingSemaphore+0x12>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009b72:	4288      	cmp	r0, r1
 8009b74:	d208      	bcs.n	8009b88 <xQueueCreateCountingSemaphore+0x2a>
 8009b76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b7a:	f383 8811 	msr	BASEPRI, r3
 8009b7e:	f3bf 8f6f 	isb	sy
 8009b82:	f3bf 8f4f 	dsb	sy
 8009b86:	e7fe      	b.n	8009b86 <xQueueCreateCountingSemaphore+0x28>
	{
 8009b88:	b510      	push	{r4, lr}
 8009b8a:	460c      	mov	r4, r1
		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009b8c:	2202      	movs	r2, #2
 8009b8e:	2100      	movs	r1, #0
 8009b90:	f7ff ff99 	bl	8009ac6 <xQueueGenericCreate>
		if( xHandle != NULL )
 8009b94:	4603      	mov	r3, r0
 8009b96:	b100      	cbz	r0, 8009b9a <xQueueCreateCountingSemaphore+0x3c>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009b98:	6384      	str	r4, [r0, #56]	; 0x38
	}
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	bd10      	pop	{r4, pc}
	...

08009ba0 <xQueueGenericSend>:
{
 8009ba0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ba2:	b085      	sub	sp, #20
 8009ba4:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8009ba6:	b160      	cbz	r0, 8009bc2 <xQueueGenericSend+0x22>
 8009ba8:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009baa:	b999      	cbnz	r1, 8009bd4 <xQueueGenericSend+0x34>
 8009bac:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8009bae:	b18a      	cbz	r2, 8009bd4 <xQueueGenericSend+0x34>
 8009bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bb4:	f383 8811 	msr	BASEPRI, r3
 8009bb8:	f3bf 8f6f 	isb	sy
 8009bbc:	f3bf 8f4f 	dsb	sy
 8009bc0:	e7fe      	b.n	8009bc0 <xQueueGenericSend+0x20>
 8009bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bc6:	f383 8811 	msr	BASEPRI, r3
 8009bca:	f3bf 8f6f 	isb	sy
 8009bce:	f3bf 8f4f 	dsb	sy
 8009bd2:	e7fe      	b.n	8009bd2 <xQueueGenericSend+0x32>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009bd4:	2b02      	cmp	r3, #2
 8009bd6:	d10b      	bne.n	8009bf0 <xQueueGenericSend+0x50>
 8009bd8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8009bda:	2a01      	cmp	r2, #1
 8009bdc:	d008      	beq.n	8009bf0 <xQueueGenericSend+0x50>
 8009bde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009be2:	f383 8811 	msr	BASEPRI, r3
 8009be6:	f3bf 8f6f 	isb	sy
 8009bea:	f3bf 8f4f 	dsb	sy
 8009bee:	e7fe      	b.n	8009bee <xQueueGenericSend+0x4e>
 8009bf0:	461e      	mov	r6, r3
 8009bf2:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009bf4:	f001 f902 	bl	800adfc <xTaskGetSchedulerState>
 8009bf8:	b950      	cbnz	r0, 8009c10 <xQueueGenericSend+0x70>
 8009bfa:	9b01      	ldr	r3, [sp, #4]
 8009bfc:	b153      	cbz	r3, 8009c14 <xQueueGenericSend+0x74>
 8009bfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c02:	f383 8811 	msr	BASEPRI, r3
 8009c06:	f3bf 8f6f 	isb	sy
 8009c0a:	f3bf 8f4f 	dsb	sy
 8009c0e:	e7fe      	b.n	8009c0e <xQueueGenericSend+0x6e>
 8009c10:	2500      	movs	r5, #0
 8009c12:	e03a      	b.n	8009c8a <xQueueGenericSend+0xea>
 8009c14:	2500      	movs	r5, #0
 8009c16:	e038      	b.n	8009c8a <xQueueGenericSend+0xea>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009c18:	4632      	mov	r2, r6
 8009c1a:	4639      	mov	r1, r7
 8009c1c:	4620      	mov	r0, r4
 8009c1e:	f7ff fe32 	bl	8009886 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009c22:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009c24:	b94b      	cbnz	r3, 8009c3a <xQueueGenericSend+0x9a>
					else if( xYieldRequired != pdFALSE )
 8009c26:	b1a8      	cbz	r0, 8009c54 <xQueueGenericSend+0xb4>
						queueYIELD_IF_USING_PREEMPTION();
 8009c28:	4b3b      	ldr	r3, [pc, #236]	; (8009d18 <xQueueGenericSend+0x178>)
 8009c2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c2e:	601a      	str	r2, [r3, #0]
 8009c30:	f3bf 8f4f 	dsb	sy
 8009c34:	f3bf 8f6f 	isb	sy
 8009c38:	e00c      	b.n	8009c54 <xQueueGenericSend+0xb4>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009c3a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009c3e:	f001 f81f 	bl	800ac80 <xTaskRemoveFromEventList>
 8009c42:	b138      	cbz	r0, 8009c54 <xQueueGenericSend+0xb4>
							queueYIELD_IF_USING_PREEMPTION();
 8009c44:	4b34      	ldr	r3, [pc, #208]	; (8009d18 <xQueueGenericSend+0x178>)
 8009c46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c4a:	601a      	str	r2, [r3, #0]
 8009c4c:	f3bf 8f4f 	dsb	sy
 8009c50:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8009c54:	f7ff fcd8 	bl	8009608 <vPortExitCritical>
				return pdPASS;
 8009c58:	2001      	movs	r0, #1
}
 8009c5a:	b005      	add	sp, #20
 8009c5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
					taskEXIT_CRITICAL();
 8009c5e:	f7ff fcd3 	bl	8009608 <vPortExitCritical>
					return errQUEUE_FULL;
 8009c62:	2000      	movs	r0, #0
 8009c64:	e7f9      	b.n	8009c5a <xQueueGenericSend+0xba>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009c66:	a802      	add	r0, sp, #8
 8009c68:	f001 f852 	bl	800ad10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009c6c:	2501      	movs	r5, #1
 8009c6e:	e019      	b.n	8009ca4 <xQueueGenericSend+0x104>
		prvLockQueue( pxQueue );
 8009c70:	2300      	movs	r3, #0
 8009c72:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8009c76:	e021      	b.n	8009cbc <xQueueGenericSend+0x11c>
 8009c78:	2300      	movs	r3, #0
 8009c7a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009c7e:	e023      	b.n	8009cc8 <xQueueGenericSend+0x128>
				prvUnlockQueue( pxQueue );
 8009c80:	4620      	mov	r0, r4
 8009c82:	f7ff fe4d 	bl	8009920 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009c86:	f000 fea3 	bl	800a9d0 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8009c8a:	f7ff fc9b 	bl	80095c4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009c8e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009c90:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009c92:	429a      	cmp	r2, r3
 8009c94:	d3c0      	bcc.n	8009c18 <xQueueGenericSend+0x78>
 8009c96:	2e02      	cmp	r6, #2
 8009c98:	d0be      	beq.n	8009c18 <xQueueGenericSend+0x78>
				if( xTicksToWait == ( TickType_t ) 0 )
 8009c9a:	9b01      	ldr	r3, [sp, #4]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d0de      	beq.n	8009c5e <xQueueGenericSend+0xbe>
				else if( xEntryTimeSet == pdFALSE )
 8009ca0:	2d00      	cmp	r5, #0
 8009ca2:	d0e0      	beq.n	8009c66 <xQueueGenericSend+0xc6>
		taskEXIT_CRITICAL();
 8009ca4:	f7ff fcb0 	bl	8009608 <vPortExitCritical>
		vTaskSuspendAll();
 8009ca8:	f000 fdde 	bl	800a868 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009cac:	f7ff fc8a 	bl	80095c4 <vPortEnterCritical>
 8009cb0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009cb4:	b25b      	sxtb	r3, r3
 8009cb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cba:	d0d9      	beq.n	8009c70 <xQueueGenericSend+0xd0>
 8009cbc:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8009cc0:	b25b      	sxtb	r3, r3
 8009cc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cc6:	d0d7      	beq.n	8009c78 <xQueueGenericSend+0xd8>
 8009cc8:	f7ff fc9e 	bl	8009608 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009ccc:	a901      	add	r1, sp, #4
 8009cce:	a802      	add	r0, sp, #8
 8009cd0:	f001 f82a 	bl	800ad28 <xTaskCheckForTimeOut>
 8009cd4:	b9c8      	cbnz	r0, 8009d0a <xQueueGenericSend+0x16a>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009cd6:	4620      	mov	r0, r4
 8009cd8:	f7ff fdb9 	bl	800984e <prvIsQueueFull>
 8009cdc:	2800      	cmp	r0, #0
 8009cde:	d0cf      	beq.n	8009c80 <xQueueGenericSend+0xe0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009ce0:	9901      	ldr	r1, [sp, #4]
 8009ce2:	f104 0010 	add.w	r0, r4, #16
 8009ce6:	f000 ff97 	bl	800ac18 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009cea:	4620      	mov	r0, r4
 8009cec:	f7ff fe18 	bl	8009920 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009cf0:	f000 fe6e 	bl	800a9d0 <xTaskResumeAll>
 8009cf4:	2800      	cmp	r0, #0
 8009cf6:	d1c8      	bne.n	8009c8a <xQueueGenericSend+0xea>
					portYIELD_WITHIN_API();
 8009cf8:	4b07      	ldr	r3, [pc, #28]	; (8009d18 <xQueueGenericSend+0x178>)
 8009cfa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009cfe:	601a      	str	r2, [r3, #0]
 8009d00:	f3bf 8f4f 	dsb	sy
 8009d04:	f3bf 8f6f 	isb	sy
 8009d08:	e7bf      	b.n	8009c8a <xQueueGenericSend+0xea>
			prvUnlockQueue( pxQueue );
 8009d0a:	4620      	mov	r0, r4
 8009d0c:	f7ff fe08 	bl	8009920 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009d10:	f000 fe5e 	bl	800a9d0 <xTaskResumeAll>
			return errQUEUE_FULL;
 8009d14:	2000      	movs	r0, #0
 8009d16:	e7a0      	b.n	8009c5a <xQueueGenericSend+0xba>
 8009d18:	e000ed04 	.word	0xe000ed04

08009d1c <prvInitialiseMutex>:
		if( pxNewQueue != NULL )
 8009d1c:	b148      	cbz	r0, 8009d32 <prvInitialiseMutex+0x16>
	{
 8009d1e:	b508      	push	{r3, lr}
			pxNewQueue->pxMutexHolder = NULL;
 8009d20:	2100      	movs	r1, #0
 8009d22:	6041      	str	r1, [r0, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8009d24:	6001      	str	r1, [r0, #0]
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8009d26:	60c1      	str	r1, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8009d28:	460b      	mov	r3, r1
 8009d2a:	460a      	mov	r2, r1
 8009d2c:	f7ff ff38 	bl	8009ba0 <xQueueGenericSend>
	}
 8009d30:	bd08      	pop	{r3, pc}
 8009d32:	4770      	bx	lr

08009d34 <xQueueCreateMutex>:
	{
 8009d34:	b510      	push	{r4, lr}
		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8009d36:	4602      	mov	r2, r0
 8009d38:	2100      	movs	r1, #0
 8009d3a:	2001      	movs	r0, #1
 8009d3c:	f7ff fec3 	bl	8009ac6 <xQueueGenericCreate>
 8009d40:	4604      	mov	r4, r0
		prvInitialiseMutex( pxNewQueue );
 8009d42:	f7ff ffeb 	bl	8009d1c <prvInitialiseMutex>
	}
 8009d46:	4620      	mov	r0, r4
 8009d48:	bd10      	pop	{r4, pc}

08009d4a <xQueueCreateMutexStatic>:
	{
 8009d4a:	b510      	push	{r4, lr}
 8009d4c:	b082      	sub	sp, #8
		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8009d4e:	9000      	str	r0, [sp, #0]
 8009d50:	460b      	mov	r3, r1
 8009d52:	2200      	movs	r2, #0
 8009d54:	4611      	mov	r1, r2
 8009d56:	2001      	movs	r0, #1
 8009d58:	f7ff fe6d 	bl	8009a36 <xQueueGenericCreateStatic>
 8009d5c:	4604      	mov	r4, r0
		prvInitialiseMutex( pxNewQueue );
 8009d5e:	f7ff ffdd 	bl	8009d1c <prvInitialiseMutex>
	}
 8009d62:	4620      	mov	r0, r4
 8009d64:	b002      	add	sp, #8
 8009d66:	bd10      	pop	{r4, pc}

08009d68 <xQueueGiveMutexRecursive>:
	{
 8009d68:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxMutex );
 8009d6a:	b940      	cbnz	r0, 8009d7e <xQueueGiveMutexRecursive+0x16>
 8009d6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d70:	f383 8811 	msr	BASEPRI, r3
 8009d74:	f3bf 8f6f 	isb	sy
 8009d78:	f3bf 8f4f 	dsb	sy
 8009d7c:	e7fe      	b.n	8009d7c <xQueueGiveMutexRecursive+0x14>
 8009d7e:	4604      	mov	r4, r0
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
 8009d80:	6845      	ldr	r5, [r0, #4]
 8009d82:	f001 f835 	bl	800adf0 <xTaskGetCurrentTaskHandle>
 8009d86:	4285      	cmp	r5, r0
 8009d88:	d001      	beq.n	8009d8e <xQueueGiveMutexRecursive+0x26>
			xReturn = pdFAIL;
 8009d8a:	2000      	movs	r0, #0
	}
 8009d8c:	bd38      	pop	{r3, r4, r5, pc}
			( pxMutex->u.uxRecursiveCallCount )--;
 8009d8e:	68e3      	ldr	r3, [r4, #12]
 8009d90:	3b01      	subs	r3, #1
 8009d92:	60e3      	str	r3, [r4, #12]
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8009d94:	b933      	cbnz	r3, 8009da4 <xQueueGiveMutexRecursive+0x3c>
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8009d96:	461a      	mov	r2, r3
 8009d98:	4619      	mov	r1, r3
 8009d9a:	4620      	mov	r0, r4
 8009d9c:	f7ff ff00 	bl	8009ba0 <xQueueGenericSend>
			xReturn = pdPASS;
 8009da0:	2001      	movs	r0, #1
 8009da2:	e7f3      	b.n	8009d8c <xQueueGiveMutexRecursive+0x24>
 8009da4:	2001      	movs	r0, #1
		return xReturn;
 8009da6:	e7f1      	b.n	8009d8c <xQueueGiveMutexRecursive+0x24>

08009da8 <xQueueGenericSendFromISR>:
{
 8009da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8009dac:	b160      	cbz	r0, 8009dc8 <xQueueGenericSendFromISR+0x20>
 8009dae:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009db0:	b999      	cbnz	r1, 8009dda <xQueueGenericSendFromISR+0x32>
 8009db2:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8009db4:	b188      	cbz	r0, 8009dda <xQueueGenericSendFromISR+0x32>
 8009db6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dba:	f383 8811 	msr	BASEPRI, r3
 8009dbe:	f3bf 8f6f 	isb	sy
 8009dc2:	f3bf 8f4f 	dsb	sy
 8009dc6:	e7fe      	b.n	8009dc6 <xQueueGenericSendFromISR+0x1e>
 8009dc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dcc:	f383 8811 	msr	BASEPRI, r3
 8009dd0:	f3bf 8f6f 	isb	sy
 8009dd4:	f3bf 8f4f 	dsb	sy
 8009dd8:	e7fe      	b.n	8009dd8 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009dda:	2b02      	cmp	r3, #2
 8009ddc:	d10b      	bne.n	8009df6 <xQueueGenericSendFromISR+0x4e>
 8009dde:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8009de0:	2801      	cmp	r0, #1
 8009de2:	d008      	beq.n	8009df6 <xQueueGenericSendFromISR+0x4e>
 8009de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009de8:	f383 8811 	msr	BASEPRI, r3
 8009dec:	f3bf 8f6f 	isb	sy
 8009df0:	f3bf 8f4f 	dsb	sy
 8009df4:	e7fe      	b.n	8009df4 <xQueueGenericSendFromISR+0x4c>
 8009df6:	461f      	mov	r7, r3
 8009df8:	4690      	mov	r8, r2
 8009dfa:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009dfc:	f7ff fcf0 	bl	80097e0 <vPortValidateInterruptPriority>
	__asm volatile
 8009e00:	f3ef 8611 	mrs	r6, BASEPRI
 8009e04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e08:	f383 8811 	msr	BASEPRI, r3
 8009e0c:	f3bf 8f6f 	isb	sy
 8009e10:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009e14:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009e16:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009e18:	429a      	cmp	r2, r3
 8009e1a:	d303      	bcc.n	8009e24 <xQueueGenericSendFromISR+0x7c>
 8009e1c:	2f02      	cmp	r7, #2
 8009e1e:	d001      	beq.n	8009e24 <xQueueGenericSendFromISR+0x7c>
			xReturn = errQUEUE_FULL;
 8009e20:	2000      	movs	r0, #0
 8009e22:	e00f      	b.n	8009e44 <xQueueGenericSendFromISR+0x9c>
			const int8_t cTxLock = pxQueue->cTxLock;
 8009e24:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8009e28:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009e2a:	463a      	mov	r2, r7
 8009e2c:	4649      	mov	r1, r9
 8009e2e:	4620      	mov	r0, r4
 8009e30:	f7ff fd29 	bl	8009886 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8009e34:	f1b5 3fff 	cmp.w	r5, #4294967295
 8009e38:	d008      	beq.n	8009e4c <xQueueGenericSendFromISR+0xa4>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009e3a:	1c6b      	adds	r3, r5, #1
 8009e3c:	b25b      	sxtb	r3, r3
 8009e3e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
 8009e42:	2001      	movs	r0, #1
	__asm volatile
 8009e44:	f386 8811 	msr	BASEPRI, r6
}
 8009e48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009e4c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e4e:	b15b      	cbz	r3, 8009e68 <xQueueGenericSendFromISR+0xc0>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009e50:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009e54:	f000 ff14 	bl	800ac80 <xTaskRemoveFromEventList>
 8009e58:	b140      	cbz	r0, 8009e6c <xQueueGenericSendFromISR+0xc4>
							if( pxHigherPriorityTaskWoken != NULL )
 8009e5a:	f1b8 0f00 	cmp.w	r8, #0
 8009e5e:	d007      	beq.n	8009e70 <xQueueGenericSendFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009e60:	2001      	movs	r0, #1
 8009e62:	f8c8 0000 	str.w	r0, [r8]
 8009e66:	e7ed      	b.n	8009e44 <xQueueGenericSendFromISR+0x9c>
			xReturn = pdPASS;
 8009e68:	2001      	movs	r0, #1
 8009e6a:	e7eb      	b.n	8009e44 <xQueueGenericSendFromISR+0x9c>
 8009e6c:	2001      	movs	r0, #1
 8009e6e:	e7e9      	b.n	8009e44 <xQueueGenericSendFromISR+0x9c>
 8009e70:	2001      	movs	r0, #1
 8009e72:	e7e7      	b.n	8009e44 <xQueueGenericSendFromISR+0x9c>

08009e74 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
 8009e74:	b160      	cbz	r0, 8009e90 <xQueueGiveFromISR+0x1c>
{
 8009e76:	b570      	push	{r4, r5, r6, lr}
 8009e78:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 8009e7a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8009e7c:	b18b      	cbz	r3, 8009ea2 <xQueueGiveFromISR+0x2e>
	__asm volatile
 8009e7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e82:	f383 8811 	msr	BASEPRI, r3
 8009e86:	f3bf 8f6f 	isb	sy
 8009e8a:	f3bf 8f4f 	dsb	sy
 8009e8e:	e7fe      	b.n	8009e8e <xQueueGiveFromISR+0x1a>
 8009e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e94:	f383 8811 	msr	BASEPRI, r3
 8009e98:	f3bf 8f6f 	isb	sy
 8009e9c:	f3bf 8f4f 	dsb	sy
 8009ea0:	e7fe      	b.n	8009ea0 <xQueueGiveFromISR+0x2c>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8009ea2:	6803      	ldr	r3, [r0, #0]
 8009ea4:	b32b      	cbz	r3, 8009ef2 <xQueueGiveFromISR+0x7e>
 8009ea6:	460e      	mov	r6, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009ea8:	f7ff fc9a 	bl	80097e0 <vPortValidateInterruptPriority>
	__asm volatile
 8009eac:	f3ef 8511 	mrs	r5, BASEPRI
 8009eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009eb4:	f383 8811 	msr	BASEPRI, r3
 8009eb8:	f3bf 8f6f 	isb	sy
 8009ebc:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009ec0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8009ec2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009ec4:	4293      	cmp	r3, r2
 8009ec6:	d926      	bls.n	8009f16 <xQueueGiveFromISR+0xa2>
			const int8_t cTxLock = pxQueue->cTxLock;
 8009ec8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8009ecc:	b25b      	sxtb	r3, r3
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009ece:	3201      	adds	r2, #1
 8009ed0:	63a2      	str	r2, [r4, #56]	; 0x38
			if( cTxLock == queueUNLOCKED )
 8009ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ed6:	d118      	bne.n	8009f0a <xQueueGiveFromISR+0x96>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009ed8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009eda:	b1f3      	cbz	r3, 8009f1a <xQueueGiveFromISR+0xa6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009edc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009ee0:	f000 fece 	bl	800ac80 <xTaskRemoveFromEventList>
 8009ee4:	b1d8      	cbz	r0, 8009f1e <xQueueGiveFromISR+0xaa>
							if( pxHigherPriorityTaskWoken != NULL )
 8009ee6:	b1e6      	cbz	r6, 8009f22 <xQueueGiveFromISR+0xae>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009ee8:	2001      	movs	r0, #1
 8009eea:	6030      	str	r0, [r6, #0]
	__asm volatile
 8009eec:	f385 8811 	msr	BASEPRI, r5
}
 8009ef0:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8009ef2:	6843      	ldr	r3, [r0, #4]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d0d6      	beq.n	8009ea6 <xQueueGiveFromISR+0x32>
	__asm volatile
 8009ef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009efc:	f383 8811 	msr	BASEPRI, r3
 8009f00:	f3bf 8f6f 	isb	sy
 8009f04:	f3bf 8f4f 	dsb	sy
 8009f08:	e7fe      	b.n	8009f08 <xQueueGiveFromISR+0x94>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009f0a:	3301      	adds	r3, #1
 8009f0c:	b25b      	sxtb	r3, r3
 8009f0e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
 8009f12:	2001      	movs	r0, #1
 8009f14:	e7ea      	b.n	8009eec <xQueueGiveFromISR+0x78>
			xReturn = errQUEUE_FULL;
 8009f16:	2000      	movs	r0, #0
 8009f18:	e7e8      	b.n	8009eec <xQueueGiveFromISR+0x78>
			xReturn = pdPASS;
 8009f1a:	2001      	movs	r0, #1
 8009f1c:	e7e6      	b.n	8009eec <xQueueGiveFromISR+0x78>
 8009f1e:	2001      	movs	r0, #1
 8009f20:	e7e4      	b.n	8009eec <xQueueGiveFromISR+0x78>
 8009f22:	2001      	movs	r0, #1
 8009f24:	e7e2      	b.n	8009eec <xQueueGiveFromISR+0x78>
	...

08009f28 <xQueueReceive>:
{
 8009f28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f2a:	b085      	sub	sp, #20
 8009f2c:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8009f2e:	b160      	cbz	r0, 8009f4a <xQueueReceive+0x22>
 8009f30:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009f32:	b999      	cbnz	r1, 8009f5c <xQueueReceive+0x34>
 8009f34:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8009f36:	b18b      	cbz	r3, 8009f5c <xQueueReceive+0x34>
 8009f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f3c:	f383 8811 	msr	BASEPRI, r3
 8009f40:	f3bf 8f6f 	isb	sy
 8009f44:	f3bf 8f4f 	dsb	sy
 8009f48:	e7fe      	b.n	8009f48 <xQueueReceive+0x20>
 8009f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f4e:	f383 8811 	msr	BASEPRI, r3
 8009f52:	f3bf 8f6f 	isb	sy
 8009f56:	f3bf 8f4f 	dsb	sy
 8009f5a:	e7fe      	b.n	8009f5a <xQueueReceive+0x32>
 8009f5c:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009f5e:	f000 ff4d 	bl	800adfc <xTaskGetSchedulerState>
 8009f62:	b950      	cbnz	r0, 8009f7a <xQueueReceive+0x52>
 8009f64:	9b01      	ldr	r3, [sp, #4]
 8009f66:	b153      	cbz	r3, 8009f7e <xQueueReceive+0x56>
 8009f68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f6c:	f383 8811 	msr	BASEPRI, r3
 8009f70:	f3bf 8f6f 	isb	sy
 8009f74:	f3bf 8f4f 	dsb	sy
 8009f78:	e7fe      	b.n	8009f78 <xQueueReceive+0x50>
 8009f7a:	2600      	movs	r6, #0
 8009f7c:	e03e      	b.n	8009ffc <xQueueReceive+0xd4>
 8009f7e:	2600      	movs	r6, #0
 8009f80:	e03c      	b.n	8009ffc <xQueueReceive+0xd4>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009f82:	4639      	mov	r1, r7
 8009f84:	4620      	mov	r0, r4
 8009f86:	f7ff fcb9 	bl	80098fc <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009f8a:	3d01      	subs	r5, #1
 8009f8c:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009f8e:	6923      	ldr	r3, [r4, #16]
 8009f90:	b923      	cbnz	r3, 8009f9c <xQueueReceive+0x74>
				taskEXIT_CRITICAL();
 8009f92:	f7ff fb39 	bl	8009608 <vPortExitCritical>
				return pdPASS;
 8009f96:	2001      	movs	r0, #1
}
 8009f98:	b005      	add	sp, #20
 8009f9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009f9c:	f104 0010 	add.w	r0, r4, #16
 8009fa0:	f000 fe6e 	bl	800ac80 <xTaskRemoveFromEventList>
 8009fa4:	2800      	cmp	r0, #0
 8009fa6:	d0f4      	beq.n	8009f92 <xQueueReceive+0x6a>
						queueYIELD_IF_USING_PREEMPTION();
 8009fa8:	4b34      	ldr	r3, [pc, #208]	; (800a07c <xQueueReceive+0x154>)
 8009faa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009fae:	601a      	str	r2, [r3, #0]
 8009fb0:	f3bf 8f4f 	dsb	sy
 8009fb4:	f3bf 8f6f 	isb	sy
 8009fb8:	e7eb      	b.n	8009f92 <xQueueReceive+0x6a>
					taskEXIT_CRITICAL();
 8009fba:	f7ff fb25 	bl	8009608 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8009fbe:	2000      	movs	r0, #0
 8009fc0:	e7ea      	b.n	8009f98 <xQueueReceive+0x70>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009fc2:	a802      	add	r0, sp, #8
 8009fc4:	f000 fea4 	bl	800ad10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009fc8:	2601      	movs	r6, #1
 8009fca:	e021      	b.n	800a010 <xQueueReceive+0xe8>
		prvLockQueue( pxQueue );
 8009fcc:	2300      	movs	r3, #0
 8009fce:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8009fd2:	e029      	b.n	800a028 <xQueueReceive+0x100>
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009fda:	e02b      	b.n	800a034 <xQueueReceive+0x10c>
				prvUnlockQueue( pxQueue );
 8009fdc:	4620      	mov	r0, r4
 8009fde:	f7ff fc9f 	bl	8009920 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009fe2:	f000 fcf5 	bl	800a9d0 <xTaskResumeAll>
 8009fe6:	e009      	b.n	8009ffc <xQueueReceive+0xd4>
			prvUnlockQueue( pxQueue );
 8009fe8:	4620      	mov	r0, r4
 8009fea:	f7ff fc99 	bl	8009920 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009fee:	f000 fcef 	bl	800a9d0 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009ff2:	4620      	mov	r0, r4
 8009ff4:	f7ff fc3a 	bl	800986c <prvIsQueueEmpty>
 8009ff8:	2800      	cmp	r0, #0
 8009ffa:	d13d      	bne.n	800a078 <xQueueReceive+0x150>
		taskENTER_CRITICAL();
 8009ffc:	f7ff fae2 	bl	80095c4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a000:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a002:	2d00      	cmp	r5, #0
 800a004:	d1bd      	bne.n	8009f82 <xQueueReceive+0x5a>
				if( xTicksToWait == ( TickType_t ) 0 )
 800a006:	9b01      	ldr	r3, [sp, #4]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d0d6      	beq.n	8009fba <xQueueReceive+0x92>
				else if( xEntryTimeSet == pdFALSE )
 800a00c:	2e00      	cmp	r6, #0
 800a00e:	d0d8      	beq.n	8009fc2 <xQueueReceive+0x9a>
		taskEXIT_CRITICAL();
 800a010:	f7ff fafa 	bl	8009608 <vPortExitCritical>
		vTaskSuspendAll();
 800a014:	f000 fc28 	bl	800a868 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a018:	f7ff fad4 	bl	80095c4 <vPortEnterCritical>
 800a01c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a020:	b25b      	sxtb	r3, r3
 800a022:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a026:	d0d1      	beq.n	8009fcc <xQueueReceive+0xa4>
 800a028:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800a02c:	b25b      	sxtb	r3, r3
 800a02e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a032:	d0cf      	beq.n	8009fd4 <xQueueReceive+0xac>
 800a034:	f7ff fae8 	bl	8009608 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a038:	a901      	add	r1, sp, #4
 800a03a:	a802      	add	r0, sp, #8
 800a03c:	f000 fe74 	bl	800ad28 <xTaskCheckForTimeOut>
 800a040:	2800      	cmp	r0, #0
 800a042:	d1d1      	bne.n	8009fe8 <xQueueReceive+0xc0>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a044:	4620      	mov	r0, r4
 800a046:	f7ff fc11 	bl	800986c <prvIsQueueEmpty>
 800a04a:	2800      	cmp	r0, #0
 800a04c:	d0c6      	beq.n	8009fdc <xQueueReceive+0xb4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a04e:	9901      	ldr	r1, [sp, #4]
 800a050:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800a054:	f000 fde0 	bl	800ac18 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a058:	4620      	mov	r0, r4
 800a05a:	f7ff fc61 	bl	8009920 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a05e:	f000 fcb7 	bl	800a9d0 <xTaskResumeAll>
 800a062:	2800      	cmp	r0, #0
 800a064:	d1ca      	bne.n	8009ffc <xQueueReceive+0xd4>
					portYIELD_WITHIN_API();
 800a066:	4b05      	ldr	r3, [pc, #20]	; (800a07c <xQueueReceive+0x154>)
 800a068:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a06c:	601a      	str	r2, [r3, #0]
 800a06e:	f3bf 8f4f 	dsb	sy
 800a072:	f3bf 8f6f 	isb	sy
 800a076:	e7c1      	b.n	8009ffc <xQueueReceive+0xd4>
				return errQUEUE_EMPTY;
 800a078:	2000      	movs	r0, #0
 800a07a:	e78d      	b.n	8009f98 <xQueueReceive+0x70>
 800a07c:	e000ed04 	.word	0xe000ed04

0800a080 <xQueueSemaphoreTake>:
{
 800a080:	b570      	push	{r4, r5, r6, lr}
 800a082:	b084      	sub	sp, #16
 800a084:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 800a086:	b940      	cbnz	r0, 800a09a <xQueueSemaphoreTake+0x1a>
 800a088:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a08c:	f383 8811 	msr	BASEPRI, r3
 800a090:	f3bf 8f6f 	isb	sy
 800a094:	f3bf 8f4f 	dsb	sy
 800a098:	e7fe      	b.n	800a098 <xQueueSemaphoreTake+0x18>
 800a09a:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 800a09c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800a09e:	b143      	cbz	r3, 800a0b2 <xQueueSemaphoreTake+0x32>
 800a0a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0a4:	f383 8811 	msr	BASEPRI, r3
 800a0a8:	f3bf 8f6f 	isb	sy
 800a0ac:	f3bf 8f4f 	dsb	sy
 800a0b0:	e7fe      	b.n	800a0b0 <xQueueSemaphoreTake+0x30>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a0b2:	f000 fea3 	bl	800adfc <xTaskGetSchedulerState>
 800a0b6:	b950      	cbnz	r0, 800a0ce <xQueueSemaphoreTake+0x4e>
 800a0b8:	9b01      	ldr	r3, [sp, #4]
 800a0ba:	b15b      	cbz	r3, 800a0d4 <xQueueSemaphoreTake+0x54>
 800a0bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0c0:	f383 8811 	msr	BASEPRI, r3
 800a0c4:	f3bf 8f6f 	isb	sy
 800a0c8:	f3bf 8f4f 	dsb	sy
 800a0cc:	e7fe      	b.n	800a0cc <xQueueSemaphoreTake+0x4c>
 800a0ce:	2500      	movs	r5, #0
 800a0d0:	462e      	mov	r6, r5
 800a0d2:	e051      	b.n	800a178 <xQueueSemaphoreTake+0xf8>
 800a0d4:	2500      	movs	r5, #0
 800a0d6:	462e      	mov	r6, r5
 800a0d8:	e04e      	b.n	800a178 <xQueueSemaphoreTake+0xf8>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a0da:	3b01      	subs	r3, #1
 800a0dc:	63a3      	str	r3, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a0de:	6823      	ldr	r3, [r4, #0]
 800a0e0:	b913      	cbnz	r3, 800a0e8 <xQueueSemaphoreTake+0x68>
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800a0e2:	f000 ff7f 	bl	800afe4 <pvTaskIncrementMutexHeldCount>
 800a0e6:	6060      	str	r0, [r4, #4]
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a0e8:	6923      	ldr	r3, [r4, #16]
 800a0ea:	b163      	cbz	r3, 800a106 <xQueueSemaphoreTake+0x86>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a0ec:	f104 0010 	add.w	r0, r4, #16
 800a0f0:	f000 fdc6 	bl	800ac80 <xTaskRemoveFromEventList>
 800a0f4:	b138      	cbz	r0, 800a106 <xQueueSemaphoreTake+0x86>
						queueYIELD_IF_USING_PREEMPTION();
 800a0f6:	4b48      	ldr	r3, [pc, #288]	; (800a218 <xQueueSemaphoreTake+0x198>)
 800a0f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a0fc:	601a      	str	r2, [r3, #0]
 800a0fe:	f3bf 8f4f 	dsb	sy
 800a102:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800a106:	f7ff fa7f 	bl	8009608 <vPortExitCritical>
				return pdPASS;
 800a10a:	2501      	movs	r5, #1
}
 800a10c:	4628      	mov	r0, r5
 800a10e:	b004      	add	sp, #16
 800a110:	bd70      	pop	{r4, r5, r6, pc}
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a112:	b145      	cbz	r5, 800a126 <xQueueSemaphoreTake+0xa6>
 800a114:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a118:	f383 8811 	msr	BASEPRI, r3
 800a11c:	f3bf 8f6f 	isb	sy
 800a120:	f3bf 8f4f 	dsb	sy
 800a124:	e7fe      	b.n	800a124 <xQueueSemaphoreTake+0xa4>
					taskEXIT_CRITICAL();
 800a126:	f7ff fa6f 	bl	8009608 <vPortExitCritical>
					return errQUEUE_EMPTY;
 800a12a:	e7ef      	b.n	800a10c <xQueueSemaphoreTake+0x8c>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a12c:	a802      	add	r0, sp, #8
 800a12e:	f000 fdef 	bl	800ad10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a132:	2601      	movs	r6, #1
 800a134:	e02a      	b.n	800a18c <xQueueSemaphoreTake+0x10c>
		prvLockQueue( pxQueue );
 800a136:	2300      	movs	r3, #0
 800a138:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800a13c:	e032      	b.n	800a1a4 <xQueueSemaphoreTake+0x124>
 800a13e:	2300      	movs	r3, #0
 800a140:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a144:	e034      	b.n	800a1b0 <xQueueSemaphoreTake+0x130>
						taskENTER_CRITICAL();
 800a146:	f7ff fa3d 	bl	80095c4 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800a14a:	6860      	ldr	r0, [r4, #4]
 800a14c:	f000 fe66 	bl	800ae1c <xTaskPriorityInherit>
 800a150:	4605      	mov	r5, r0
						taskEXIT_CRITICAL();
 800a152:	f7ff fa59 	bl	8009608 <vPortExitCritical>
 800a156:	e03b      	b.n	800a1d0 <xQueueSemaphoreTake+0x150>
				prvUnlockQueue( pxQueue );
 800a158:	4620      	mov	r0, r4
 800a15a:	f7ff fbe1 	bl	8009920 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a15e:	f000 fc37 	bl	800a9d0 <xTaskResumeAll>
 800a162:	e009      	b.n	800a178 <xQueueSemaphoreTake+0xf8>
			prvUnlockQueue( pxQueue );
 800a164:	4620      	mov	r0, r4
 800a166:	f7ff fbdb 	bl	8009920 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a16a:	f000 fc31 	bl	800a9d0 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a16e:	4620      	mov	r0, r4
 800a170:	f7ff fb7c 	bl	800986c <prvIsQueueEmpty>
 800a174:	2800      	cmp	r0, #0
 800a176:	d140      	bne.n	800a1fa <xQueueSemaphoreTake+0x17a>
		taskENTER_CRITICAL();
 800a178:	f7ff fa24 	bl	80095c4 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a17c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d1ab      	bne.n	800a0da <xQueueSemaphoreTake+0x5a>
				if( xTicksToWait == ( TickType_t ) 0 )
 800a182:	9b01      	ldr	r3, [sp, #4]
 800a184:	2b00      	cmp	r3, #0
 800a186:	d0c4      	beq.n	800a112 <xQueueSemaphoreTake+0x92>
				else if( xEntryTimeSet == pdFALSE )
 800a188:	2e00      	cmp	r6, #0
 800a18a:	d0cf      	beq.n	800a12c <xQueueSemaphoreTake+0xac>
		taskEXIT_CRITICAL();
 800a18c:	f7ff fa3c 	bl	8009608 <vPortExitCritical>
		vTaskSuspendAll();
 800a190:	f000 fb6a 	bl	800a868 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a194:	f7ff fa16 	bl	80095c4 <vPortEnterCritical>
 800a198:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a19c:	b25b      	sxtb	r3, r3
 800a19e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1a2:	d0c8      	beq.n	800a136 <xQueueSemaphoreTake+0xb6>
 800a1a4:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800a1a8:	b25b      	sxtb	r3, r3
 800a1aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1ae:	d0c6      	beq.n	800a13e <xQueueSemaphoreTake+0xbe>
 800a1b0:	f7ff fa2a 	bl	8009608 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a1b4:	a901      	add	r1, sp, #4
 800a1b6:	a802      	add	r0, sp, #8
 800a1b8:	f000 fdb6 	bl	800ad28 <xTaskCheckForTimeOut>
 800a1bc:	2800      	cmp	r0, #0
 800a1be:	d1d1      	bne.n	800a164 <xQueueSemaphoreTake+0xe4>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a1c0:	4620      	mov	r0, r4
 800a1c2:	f7ff fb53 	bl	800986c <prvIsQueueEmpty>
 800a1c6:	2800      	cmp	r0, #0
 800a1c8:	d0c6      	beq.n	800a158 <xQueueSemaphoreTake+0xd8>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a1ca:	6823      	ldr	r3, [r4, #0]
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d0ba      	beq.n	800a146 <xQueueSemaphoreTake+0xc6>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a1d0:	9901      	ldr	r1, [sp, #4]
 800a1d2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800a1d6:	f000 fd1f 	bl	800ac18 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a1da:	4620      	mov	r0, r4
 800a1dc:	f7ff fba0 	bl	8009920 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a1e0:	f000 fbf6 	bl	800a9d0 <xTaskResumeAll>
 800a1e4:	2800      	cmp	r0, #0
 800a1e6:	d1c7      	bne.n	800a178 <xQueueSemaphoreTake+0xf8>
					portYIELD_WITHIN_API();
 800a1e8:	4b0b      	ldr	r3, [pc, #44]	; (800a218 <xQueueSemaphoreTake+0x198>)
 800a1ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a1ee:	601a      	str	r2, [r3, #0]
 800a1f0:	f3bf 8f4f 	dsb	sy
 800a1f4:	f3bf 8f6f 	isb	sy
 800a1f8:	e7be      	b.n	800a178 <xQueueSemaphoreTake+0xf8>
					if( xInheritanceOccurred != pdFALSE )
 800a1fa:	2d00      	cmp	r5, #0
 800a1fc:	d086      	beq.n	800a10c <xQueueSemaphoreTake+0x8c>
						taskENTER_CRITICAL();
 800a1fe:	f7ff f9e1 	bl	80095c4 <vPortEnterCritical>
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a202:	4620      	mov	r0, r4
 800a204:	f7ff fb1a 	bl	800983c <prvGetDisinheritPriorityAfterTimeout>
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 800a208:	4601      	mov	r1, r0
 800a20a:	6860      	ldr	r0, [r4, #4]
 800a20c:	f000 fe9a 	bl	800af44 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 800a210:	f7ff f9fa 	bl	8009608 <vPortExitCritical>
				return errQUEUE_EMPTY;
 800a214:	2500      	movs	r5, #0
 800a216:	e779      	b.n	800a10c <xQueueSemaphoreTake+0x8c>
 800a218:	e000ed04 	.word	0xe000ed04

0800a21c <xQueueTakeMutexRecursive>:
		configASSERT( pxMutex );
 800a21c:	b940      	cbnz	r0, 800a230 <xQueueTakeMutexRecursive+0x14>
 800a21e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a222:	f383 8811 	msr	BASEPRI, r3
 800a226:	f3bf 8f6f 	isb	sy
 800a22a:	f3bf 8f4f 	dsb	sy
 800a22e:	e7fe      	b.n	800a22e <xQueueTakeMutexRecursive+0x12>
	{
 800a230:	b570      	push	{r4, r5, r6, lr}
 800a232:	4604      	mov	r4, r0
 800a234:	460d      	mov	r5, r1
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800a236:	6846      	ldr	r6, [r0, #4]
 800a238:	f000 fdda 	bl	800adf0 <xTaskGetCurrentTaskHandle>
 800a23c:	4286      	cmp	r6, r0
 800a23e:	d009      	beq.n	800a254 <xQueueTakeMutexRecursive+0x38>
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800a240:	4629      	mov	r1, r5
 800a242:	4620      	mov	r0, r4
 800a244:	f7ff ff1c 	bl	800a080 <xQueueSemaphoreTake>
			if( xReturn != pdFAIL )
 800a248:	4602      	mov	r2, r0
 800a24a:	b138      	cbz	r0, 800a25c <xQueueTakeMutexRecursive+0x40>
				( pxMutex->u.uxRecursiveCallCount )++;
 800a24c:	68e3      	ldr	r3, [r4, #12]
 800a24e:	3301      	adds	r3, #1
 800a250:	60e3      	str	r3, [r4, #12]
		return xReturn;
 800a252:	e003      	b.n	800a25c <xQueueTakeMutexRecursive+0x40>
			( pxMutex->u.uxRecursiveCallCount )++;
 800a254:	68e3      	ldr	r3, [r4, #12]
 800a256:	3301      	adds	r3, #1
 800a258:	60e3      	str	r3, [r4, #12]
			xReturn = pdPASS;
 800a25a:	2201      	movs	r2, #1
	}
 800a25c:	4610      	mov	r0, r2
 800a25e:	bd70      	pop	{r4, r5, r6, pc}

0800a260 <xQueueReceiveFromISR>:
{
 800a260:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 800a264:	b160      	cbz	r0, 800a280 <xQueueReceiveFromISR+0x20>
 800a266:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a268:	b999      	cbnz	r1, 800a292 <xQueueReceiveFromISR+0x32>
 800a26a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800a26c:	b18b      	cbz	r3, 800a292 <xQueueReceiveFromISR+0x32>
 800a26e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a272:	f383 8811 	msr	BASEPRI, r3
 800a276:	f3bf 8f6f 	isb	sy
 800a27a:	f3bf 8f4f 	dsb	sy
 800a27e:	e7fe      	b.n	800a27e <xQueueReceiveFromISR+0x1e>
 800a280:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a284:	f383 8811 	msr	BASEPRI, r3
 800a288:	f3bf 8f6f 	isb	sy
 800a28c:	f3bf 8f4f 	dsb	sy
 800a290:	e7fe      	b.n	800a290 <xQueueReceiveFromISR+0x30>
 800a292:	4617      	mov	r7, r2
 800a294:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a296:	f7ff faa3 	bl	80097e0 <vPortValidateInterruptPriority>
	__asm volatile
 800a29a:	f3ef 8611 	mrs	r6, BASEPRI
 800a29e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2a2:	f383 8811 	msr	BASEPRI, r3
 800a2a6:	f3bf 8f6f 	isb	sy
 800a2aa:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a2ae:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a2b2:	f1b8 0f00 	cmp.w	r8, #0
 800a2b6:	d01d      	beq.n	800a2f4 <xQueueReceiveFromISR+0x94>
			const int8_t cRxLock = pxQueue->cRxLock;
 800a2b8:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 800a2bc:	b26d      	sxtb	r5, r5
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a2be:	4649      	mov	r1, r9
 800a2c0:	4620      	mov	r0, r4
 800a2c2:	f7ff fb1b 	bl	80098fc <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a2c6:	f108 33ff 	add.w	r3, r8, #4294967295
 800a2ca:	63a3      	str	r3, [r4, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 800a2cc:	f1b5 3fff 	cmp.w	r5, #4294967295
 800a2d0:	d005      	beq.n	800a2de <xQueueReceiveFromISR+0x7e>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800a2d2:	1c6b      	adds	r3, r5, #1
 800a2d4:	b25b      	sxtb	r3, r3
 800a2d6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
			xReturn = pdPASS;
 800a2da:	2001      	movs	r0, #1
 800a2dc:	e00b      	b.n	800a2f6 <xQueueReceiveFromISR+0x96>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a2de:	6923      	ldr	r3, [r4, #16]
 800a2e0:	b16b      	cbz	r3, 800a2fe <xQueueReceiveFromISR+0x9e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a2e2:	f104 0010 	add.w	r0, r4, #16
 800a2e6:	f000 fccb 	bl	800ac80 <xTaskRemoveFromEventList>
 800a2ea:	b150      	cbz	r0, 800a302 <xQueueReceiveFromISR+0xa2>
						if( pxHigherPriorityTaskWoken != NULL )
 800a2ec:	b15f      	cbz	r7, 800a306 <xQueueReceiveFromISR+0xa6>
							*pxHigherPriorityTaskWoken = pdTRUE;
 800a2ee:	2001      	movs	r0, #1
 800a2f0:	6038      	str	r0, [r7, #0]
 800a2f2:	e000      	b.n	800a2f6 <xQueueReceiveFromISR+0x96>
			xReturn = pdFAIL;
 800a2f4:	2000      	movs	r0, #0
	__asm volatile
 800a2f6:	f386 8811 	msr	BASEPRI, r6
}
 800a2fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			xReturn = pdPASS;
 800a2fe:	2001      	movs	r0, #1
 800a300:	e7f9      	b.n	800a2f6 <xQueueReceiveFromISR+0x96>
 800a302:	2001      	movs	r0, #1
 800a304:	e7f7      	b.n	800a2f6 <xQueueReceiveFromISR+0x96>
 800a306:	2001      	movs	r0, #1
 800a308:	e7f5      	b.n	800a2f6 <xQueueReceiveFromISR+0x96>
	...

0800a30c <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a30c:	2300      	movs	r3, #0
 800a30e:	2b07      	cmp	r3, #7
 800a310:	d80c      	bhi.n	800a32c <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a312:	4a07      	ldr	r2, [pc, #28]	; (800a330 <vQueueAddToRegistry+0x24>)
 800a314:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800a318:	b10a      	cbz	r2, 800a31e <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a31a:	3301      	adds	r3, #1
 800a31c:	e7f7      	b.n	800a30e <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a31e:	4a04      	ldr	r2, [pc, #16]	; (800a330 <vQueueAddToRegistry+0x24>)
 800a320:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a324:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a328:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a32a:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a32c:	4770      	bx	lr
 800a32e:	bf00      	nop
 800a330:	20005068 	.word	0x20005068

0800a334 <vQueueUnregisterQueue>:
	{
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a334:	2300      	movs	r3, #0
 800a336:	2b07      	cmp	r3, #7
 800a338:	d80f      	bhi.n	800a35a <vQueueUnregisterQueue+0x26>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800a33a:	4a08      	ldr	r2, [pc, #32]	; (800a35c <vQueueUnregisterQueue+0x28>)
 800a33c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800a340:	6852      	ldr	r2, [r2, #4]
 800a342:	4282      	cmp	r2, r0
 800a344:	d001      	beq.n	800a34a <vQueueUnregisterQueue+0x16>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a346:	3301      	adds	r3, #1
 800a348:	e7f5      	b.n	800a336 <vQueueUnregisterQueue+0x2>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800a34a:	4a04      	ldr	r2, [pc, #16]	; (800a35c <vQueueUnregisterQueue+0x28>)
 800a34c:	2100      	movs	r1, #0
 800a34e:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800a352:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a356:	6059      	str	r1, [r3, #4]
				break;
 800a358:	4770      	bx	lr
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800a35a:	4770      	bx	lr
 800a35c:	20005068 	.word	0x20005068

0800a360 <vQueueDelete>:
	configASSERT( pxQueue );
 800a360:	b940      	cbnz	r0, 800a374 <vQueueDelete+0x14>
	__asm volatile
 800a362:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a366:	f383 8811 	msr	BASEPRI, r3
 800a36a:	f3bf 8f6f 	isb	sy
 800a36e:	f3bf 8f4f 	dsb	sy
 800a372:	e7fe      	b.n	800a372 <vQueueDelete+0x12>
{
 800a374:	b510      	push	{r4, lr}
 800a376:	4604      	mov	r4, r0
		vQueueUnregisterQueue( pxQueue );
 800a378:	f7ff ffdc 	bl	800a334 <vQueueUnregisterQueue>
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800a37c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800a380:	b103      	cbz	r3, 800a384 <vQueueDelete+0x24>
}
 800a382:	bd10      	pop	{r4, pc}
			vPortFree( pxQueue );
 800a384:	4620      	mov	r0, r4
 800a386:	f7ff f835 	bl	80093f4 <vPortFree>
}
 800a38a:	e7fa      	b.n	800a382 <vQueueDelete+0x22>

0800a38c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a38c:	b570      	push	{r4, r5, r6, lr}
 800a38e:	4604      	mov	r4, r0
 800a390:	460d      	mov	r5, r1
 800a392:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a394:	f7ff f916 	bl	80095c4 <vPortEnterCritical>
 800a398:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a39c:	b25b      	sxtb	r3, r3
 800a39e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3a2:	d00d      	beq.n	800a3c0 <vQueueWaitForMessageRestricted+0x34>
 800a3a4:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800a3a8:	b25b      	sxtb	r3, r3
 800a3aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3ae:	d00b      	beq.n	800a3c8 <vQueueWaitForMessageRestricted+0x3c>
 800a3b0:	f7ff f92a 	bl	8009608 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a3b4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a3b6:	b15b      	cbz	r3, 800a3d0 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a3b8:	4620      	mov	r0, r4
 800a3ba:	f7ff fab1 	bl	8009920 <prvUnlockQueue>
	}
 800a3be:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800a3c6:	e7ed      	b.n	800a3a4 <vQueueWaitForMessageRestricted+0x18>
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a3ce:	e7ef      	b.n	800a3b0 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a3d0:	4632      	mov	r2, r6
 800a3d2:	4629      	mov	r1, r5
 800a3d4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800a3d8:	f000 fc36 	bl	800ac48 <vTaskPlaceOnEventListRestricted>
 800a3dc:	e7ec      	b.n	800a3b8 <vQueueWaitForMessageRestricted+0x2c>
	...

0800a3e0 <prvGetExpectedIdleTime>:
		configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
		task that are in the Ready state, even though the idle task is
		running. */
		#if( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
		{
			if( uxTopReadyPriority > tskIDLE_PRIORITY )
 800a3e0:	4b0d      	ldr	r3, [pc, #52]	; (800a418 <prvGetExpectedIdleTime+0x38>)
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	b953      	cbnz	r3, 800a3fc <prvGetExpectedIdleTime+0x1c>
	UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 800a3e6:	2200      	movs	r2, #0
				uxHigherPriorityReadyTasks = pdTRUE;
			}
		}
		#endif

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 800a3e8:	4b0c      	ldr	r3, [pc, #48]	; (800a41c <prvGetExpectedIdleTime+0x3c>)
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3ee:	b973      	cbnz	r3, 800a40e <prvGetExpectedIdleTime+0x2e>
		{
			xReturn = 0;
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 800a3f0:	4b0b      	ldr	r3, [pc, #44]	; (800a420 <prvGetExpectedIdleTime+0x40>)
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	2b01      	cmp	r3, #1
 800a3f6:	d903      	bls.n	800a400 <prvGetExpectedIdleTime+0x20>
		{
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
 800a3f8:	2000      	movs	r0, #0
 800a3fa:	4770      	bx	lr
				uxHigherPriorityReadyTasks = pdTRUE;
 800a3fc:	2201      	movs	r2, #1
 800a3fe:	e7f3      	b.n	800a3e8 <prvGetExpectedIdleTime+0x8>
		}
		else if( uxHigherPriorityReadyTasks != pdFALSE )
 800a400:	b93a      	cbnz	r2, 800a412 <prvGetExpectedIdleTime+0x32>
			configUSE_PREEMPTION is 0. */
			xReturn = 0;
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 800a402:	4b08      	ldr	r3, [pc, #32]	; (800a424 <prvGetExpectedIdleTime+0x44>)
 800a404:	6818      	ldr	r0, [r3, #0]
 800a406:	4b08      	ldr	r3, [pc, #32]	; (800a428 <prvGetExpectedIdleTime+0x48>)
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	1ac0      	subs	r0, r0, r3
 800a40c:	4770      	bx	lr
			xReturn = 0;
 800a40e:	2000      	movs	r0, #0
 800a410:	4770      	bx	lr
			xReturn = 0;
 800a412:	2000      	movs	r0, #0
		}

		return xReturn;
	}
 800a414:	4770      	bx	lr
 800a416:	bf00      	nop
 800a418:	2000447c 	.word	0x2000447c
 800a41c:	20003ffc 	.word	0x20003ffc
 800a420:	20004008 	.word	0x20004008
 800a424:	200044a8 	.word	0x200044a8
 800a428:	200044f0 	.word	0x200044f0

0800a42c <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a42c:	4b08      	ldr	r3, [pc, #32]	; (800a450 <prvResetNextTaskUnblockTime+0x24>)
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	b13b      	cbz	r3, 800a444 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a434:	4b06      	ldr	r3, [pc, #24]	; (800a450 <prvResetNextTaskUnblockTime+0x24>)
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	68db      	ldr	r3, [r3, #12]
 800a43a:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a43c:	685a      	ldr	r2, [r3, #4]
 800a43e:	4b05      	ldr	r3, [pc, #20]	; (800a454 <prvResetNextTaskUnblockTime+0x28>)
 800a440:	601a      	str	r2, [r3, #0]
	}
}
 800a442:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
 800a444:	4b03      	ldr	r3, [pc, #12]	; (800a454 <prvResetNextTaskUnblockTime+0x28>)
 800a446:	f04f 32ff 	mov.w	r2, #4294967295
 800a44a:	601a      	str	r2, [r3, #0]
 800a44c:	4770      	bx	lr
 800a44e:	bf00      	nop
 800a450:	20004000 	.word	0x20004000
 800a454:	200044a8 	.word	0x200044a8

0800a458 <prvInitialiseNewTask>:
{
 800a458:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a45c:	4681      	mov	r9, r0
 800a45e:	460d      	mov	r5, r1
 800a460:	4617      	mov	r7, r2
 800a462:	469a      	mov	sl, r3
 800a464:	9e08      	ldr	r6, [sp, #32]
 800a466:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 800a46a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a46c:	0092      	lsls	r2, r2, #2
 800a46e:	21a5      	movs	r1, #165	; 0xa5
 800a470:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800a472:	f002 ff3a 	bl	800d2ea <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800a476:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a478:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
 800a47c:	3a01      	subs	r2, #1
 800a47e:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800a482:	f027 0707 	bic.w	r7, r7, #7
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a486:	2300      	movs	r3, #0
 800a488:	2b0f      	cmp	r3, #15
 800a48a:	d807      	bhi.n	800a49c <prvInitialiseNewTask+0x44>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a48c:	5ce9      	ldrb	r1, [r5, r3]
 800a48e:	18e2      	adds	r2, r4, r3
 800a490:	f882 1034 	strb.w	r1, [r2, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
 800a494:	5cea      	ldrb	r2, [r5, r3]
 800a496:	b10a      	cbz	r2, 800a49c <prvInitialiseNewTask+0x44>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a498:	3301      	adds	r3, #1
 800a49a:	e7f5      	b.n	800a488 <prvInitialiseNewTask+0x30>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a49c:	2300      	movs	r3, #0
 800a49e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a4a2:	2e37      	cmp	r6, #55	; 0x37
 800a4a4:	d900      	bls.n	800a4a8 <prvInitialiseNewTask+0x50>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a4a6:	2637      	movs	r6, #55	; 0x37
	pxNewTCB->uxPriority = uxPriority;
 800a4a8:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 800a4aa:	64e6      	str	r6, [r4, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a4ac:	2500      	movs	r5, #0
 800a4ae:	6525      	str	r5, [r4, #80]	; 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a4b0:	1d20      	adds	r0, r4, #4
 800a4b2:	f7fe ffe2 	bl	800947a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a4b6:	f104 0018 	add.w	r0, r4, #24
 800a4ba:	f7fe ffde 	bl	800947a <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a4be:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a4c0:	f1c6 0638 	rsb	r6, r6, #56	; 0x38
 800a4c4:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a4c6:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 800a4c8:	6565      	str	r5, [r4, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a4ca:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a4ce:	4652      	mov	r2, sl
 800a4d0:	4649      	mov	r1, r9
 800a4d2:	4638      	mov	r0, r7
 800a4d4:	f7ff f84c 	bl	8009570 <pxPortInitialiseStack>
 800a4d8:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 800a4da:	f1b8 0f00 	cmp.w	r8, #0
 800a4de:	d001      	beq.n	800a4e4 <prvInitialiseNewTask+0x8c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a4e0:	f8c8 4000 	str.w	r4, [r8]
}
 800a4e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800a4e8 <prvInitialiseTaskLists>:
{
 800a4e8:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a4ea:	2400      	movs	r4, #0
 800a4ec:	e007      	b.n	800a4fe <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a4ee:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800a4f2:	0093      	lsls	r3, r2, #2
 800a4f4:	480e      	ldr	r0, [pc, #56]	; (800a530 <prvInitialiseTaskLists+0x48>)
 800a4f6:	4418      	add	r0, r3
 800a4f8:	f7fe ffb4 	bl	8009464 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a4fc:	3401      	adds	r4, #1
 800a4fe:	2c37      	cmp	r4, #55	; 0x37
 800a500:	d9f5      	bls.n	800a4ee <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
 800a502:	4d0c      	ldr	r5, [pc, #48]	; (800a534 <prvInitialiseTaskLists+0x4c>)
 800a504:	4628      	mov	r0, r5
 800a506:	f7fe ffad 	bl	8009464 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a50a:	4c0b      	ldr	r4, [pc, #44]	; (800a538 <prvInitialiseTaskLists+0x50>)
 800a50c:	4620      	mov	r0, r4
 800a50e:	f7fe ffa9 	bl	8009464 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a512:	480a      	ldr	r0, [pc, #40]	; (800a53c <prvInitialiseTaskLists+0x54>)
 800a514:	f7fe ffa6 	bl	8009464 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 800a518:	4809      	ldr	r0, [pc, #36]	; (800a540 <prvInitialiseTaskLists+0x58>)
 800a51a:	f7fe ffa3 	bl	8009464 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 800a51e:	4809      	ldr	r0, [pc, #36]	; (800a544 <prvInitialiseTaskLists+0x5c>)
 800a520:	f7fe ffa0 	bl	8009464 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 800a524:	4b08      	ldr	r3, [pc, #32]	; (800a548 <prvInitialiseTaskLists+0x60>)
 800a526:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a528:	4b08      	ldr	r3, [pc, #32]	; (800a54c <prvInitialiseTaskLists+0x64>)
 800a52a:	601c      	str	r4, [r3, #0]
}
 800a52c:	bd38      	pop	{r3, r4, r5, pc}
 800a52e:	bf00      	nop
 800a530:	20004008 	.word	0x20004008
 800a534:	20004480 	.word	0x20004480
 800a538:	20004494 	.word	0x20004494
 800a53c:	200044b0 	.word	0x200044b0
 800a540:	200044dc 	.word	0x200044dc
 800a544:	200044c8 	.word	0x200044c8
 800a548:	20004000 	.word	0x20004000
 800a54c:	20004004 	.word	0x20004004

0800a550 <prvAddNewTaskToReadyList>:
{
 800a550:	b510      	push	{r4, lr}
 800a552:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800a554:	f7ff f836 	bl	80095c4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 800a558:	4a21      	ldr	r2, [pc, #132]	; (800a5e0 <prvAddNewTaskToReadyList+0x90>)
 800a55a:	6813      	ldr	r3, [r2, #0]
 800a55c:	3301      	adds	r3, #1
 800a55e:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a560:	4b20      	ldr	r3, [pc, #128]	; (800a5e4 <prvAddNewTaskToReadyList+0x94>)
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	b15b      	cbz	r3, 800a57e <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
 800a566:	4b20      	ldr	r3, [pc, #128]	; (800a5e8 <prvAddNewTaskToReadyList+0x98>)
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	b96b      	cbnz	r3, 800a588 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a56c:	4b1d      	ldr	r3, [pc, #116]	; (800a5e4 <prvAddNewTaskToReadyList+0x94>)
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a572:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a574:	429a      	cmp	r2, r3
 800a576:	d807      	bhi.n	800a588 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
 800a578:	4b1a      	ldr	r3, [pc, #104]	; (800a5e4 <prvAddNewTaskToReadyList+0x94>)
 800a57a:	601c      	str	r4, [r3, #0]
 800a57c:	e004      	b.n	800a588 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
 800a57e:	4b19      	ldr	r3, [pc, #100]	; (800a5e4 <prvAddNewTaskToReadyList+0x94>)
 800a580:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a582:	6813      	ldr	r3, [r2, #0]
 800a584:	2b01      	cmp	r3, #1
 800a586:	d027      	beq.n	800a5d8 <prvAddNewTaskToReadyList+0x88>
		uxTaskNumber++;
 800a588:	4a18      	ldr	r2, [pc, #96]	; (800a5ec <prvAddNewTaskToReadyList+0x9c>)
 800a58a:	6813      	ldr	r3, [r2, #0]
 800a58c:	3301      	adds	r3, #1
 800a58e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a590:	6463      	str	r3, [r4, #68]	; 0x44
		prvAddTaskToReadyList( pxNewTCB );
 800a592:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a594:	4a16      	ldr	r2, [pc, #88]	; (800a5f0 <prvAddNewTaskToReadyList+0xa0>)
 800a596:	6812      	ldr	r2, [r2, #0]
 800a598:	4293      	cmp	r3, r2
 800a59a:	d901      	bls.n	800a5a0 <prvAddNewTaskToReadyList+0x50>
 800a59c:	4a14      	ldr	r2, [pc, #80]	; (800a5f0 <prvAddNewTaskToReadyList+0xa0>)
 800a59e:	6013      	str	r3, [r2, #0]
 800a5a0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a5a4:	009a      	lsls	r2, r3, #2
 800a5a6:	1d21      	adds	r1, r4, #4
 800a5a8:	4812      	ldr	r0, [pc, #72]	; (800a5f4 <prvAddNewTaskToReadyList+0xa4>)
 800a5aa:	4410      	add	r0, r2
 800a5ac:	f7fe ff68 	bl	8009480 <vListInsertEnd>
	taskEXIT_CRITICAL();
 800a5b0:	f7ff f82a 	bl	8009608 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800a5b4:	4b0c      	ldr	r3, [pc, #48]	; (800a5e8 <prvAddNewTaskToReadyList+0x98>)
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	b16b      	cbz	r3, 800a5d6 <prvAddNewTaskToReadyList+0x86>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a5ba:	4b0a      	ldr	r3, [pc, #40]	; (800a5e4 <prvAddNewTaskToReadyList+0x94>)
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5c0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a5c2:	429a      	cmp	r2, r3
 800a5c4:	d207      	bcs.n	800a5d6 <prvAddNewTaskToReadyList+0x86>
			taskYIELD_IF_USING_PREEMPTION();
 800a5c6:	4b0c      	ldr	r3, [pc, #48]	; (800a5f8 <prvAddNewTaskToReadyList+0xa8>)
 800a5c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a5cc:	601a      	str	r2, [r3, #0]
 800a5ce:	f3bf 8f4f 	dsb	sy
 800a5d2:	f3bf 8f6f 	isb	sy
}
 800a5d6:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
 800a5d8:	f7ff ff86 	bl	800a4e8 <prvInitialiseTaskLists>
 800a5dc:	e7d4      	b.n	800a588 <prvAddNewTaskToReadyList+0x38>
 800a5de:	bf00      	nop
 800a5e0:	20004468 	.word	0x20004468
 800a5e4:	20003ffc 	.word	0x20003ffc
 800a5e8:	200044c4 	.word	0x200044c4
 800a5ec:	20004478 	.word	0x20004478
 800a5f0:	2000447c 	.word	0x2000447c
 800a5f4:	20004008 	.word	0x20004008
 800a5f8:	e000ed04 	.word	0xe000ed04

0800a5fc <prvDeleteTCB>:
	{
 800a5fc:	b510      	push	{r4, lr}
 800a5fe:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a600:	f890 3059 	ldrb.w	r3, [r0, #89]	; 0x59
 800a604:	b933      	cbnz	r3, 800a614 <prvDeleteTCB+0x18>
				vPortFree( pxTCB->pxStack );
 800a606:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800a608:	f7fe fef4 	bl	80093f4 <vPortFree>
				vPortFree( pxTCB );
 800a60c:	4620      	mov	r0, r4
 800a60e:	f7fe fef1 	bl	80093f4 <vPortFree>
	}
 800a612:	bd10      	pop	{r4, pc}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a614:	2b01      	cmp	r3, #1
 800a616:	d00a      	beq.n	800a62e <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a618:	2b02      	cmp	r3, #2
 800a61a:	d0fa      	beq.n	800a612 <prvDeleteTCB+0x16>
 800a61c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a620:	f383 8811 	msr	BASEPRI, r3
 800a624:	f3bf 8f6f 	isb	sy
 800a628:	f3bf 8f4f 	dsb	sy
 800a62c:	e7fe      	b.n	800a62c <prvDeleteTCB+0x30>
				vPortFree( pxTCB );
 800a62e:	f7fe fee1 	bl	80093f4 <vPortFree>
 800a632:	e7ee      	b.n	800a612 <prvDeleteTCB+0x16>

0800a634 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a634:	4b0f      	ldr	r3, [pc, #60]	; (800a674 <prvCheckTasksWaitingTermination+0x40>)
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	b1d3      	cbz	r3, 800a670 <prvCheckTasksWaitingTermination+0x3c>
{
 800a63a:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
 800a63c:	f7fe ffc2 	bl	80095c4 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800a640:	4b0d      	ldr	r3, [pc, #52]	; (800a678 <prvCheckTasksWaitingTermination+0x44>)
 800a642:	68db      	ldr	r3, [r3, #12]
 800a644:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a646:	1d20      	adds	r0, r4, #4
 800a648:	f7fe ff40 	bl	80094cc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a64c:	4a0b      	ldr	r2, [pc, #44]	; (800a67c <prvCheckTasksWaitingTermination+0x48>)
 800a64e:	6813      	ldr	r3, [r2, #0]
 800a650:	3b01      	subs	r3, #1
 800a652:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a654:	4a07      	ldr	r2, [pc, #28]	; (800a674 <prvCheckTasksWaitingTermination+0x40>)
 800a656:	6813      	ldr	r3, [r2, #0]
 800a658:	3b01      	subs	r3, #1
 800a65a:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
 800a65c:	f7fe ffd4 	bl	8009608 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 800a660:	4620      	mov	r0, r4
 800a662:	f7ff ffcb 	bl	800a5fc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a666:	4b03      	ldr	r3, [pc, #12]	; (800a674 <prvCheckTasksWaitingTermination+0x40>)
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d1e6      	bne.n	800a63c <prvCheckTasksWaitingTermination+0x8>
}
 800a66e:	bd10      	pop	{r4, pc}
 800a670:	4770      	bx	lr
 800a672:	bf00      	nop
 800a674:	2000446c 	.word	0x2000446c
 800a678:	200044dc 	.word	0x200044dc
 800a67c:	20004468 	.word	0x20004468

0800a680 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a680:	b570      	push	{r4, r5, r6, lr}
 800a682:	4604      	mov	r4, r0
 800a684:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a686:	4b17      	ldr	r3, [pc, #92]	; (800a6e4 <prvAddCurrentTaskToDelayedList+0x64>)
 800a688:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a68a:	4b17      	ldr	r3, [pc, #92]	; (800a6e8 <prvAddCurrentTaskToDelayedList+0x68>)
 800a68c:	6818      	ldr	r0, [r3, #0]
 800a68e:	3004      	adds	r0, #4
 800a690:	f7fe ff1c 	bl	80094cc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a694:	f1b4 3fff 	cmp.w	r4, #4294967295
 800a698:	d013      	beq.n	800a6c2 <prvAddCurrentTaskToDelayedList+0x42>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a69a:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a69c:	4b12      	ldr	r3, [pc, #72]	; (800a6e8 <prvAddCurrentTaskToDelayedList+0x68>)
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 800a6a2:	42a5      	cmp	r5, r4
 800a6a4:	d816      	bhi.n	800a6d4 <prvAddCurrentTaskToDelayedList+0x54>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a6a6:	4b11      	ldr	r3, [pc, #68]	; (800a6ec <prvAddCurrentTaskToDelayedList+0x6c>)
 800a6a8:	6818      	ldr	r0, [r3, #0]
 800a6aa:	4b0f      	ldr	r3, [pc, #60]	; (800a6e8 <prvAddCurrentTaskToDelayedList+0x68>)
 800a6ac:	6819      	ldr	r1, [r3, #0]
 800a6ae:	3104      	adds	r1, #4
 800a6b0:	f7fe fef2 	bl	8009498 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 800a6b4:	4b0e      	ldr	r3, [pc, #56]	; (800a6f0 <prvAddCurrentTaskToDelayedList+0x70>)
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	42a3      	cmp	r3, r4
 800a6ba:	d912      	bls.n	800a6e2 <prvAddCurrentTaskToDelayedList+0x62>
				{
					xNextTaskUnblockTime = xTimeToWake;
 800a6bc:	4b0c      	ldr	r3, [pc, #48]	; (800a6f0 <prvAddCurrentTaskToDelayedList+0x70>)
 800a6be:	601c      	str	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a6c0:	e00f      	b.n	800a6e2 <prvAddCurrentTaskToDelayedList+0x62>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a6c2:	2e00      	cmp	r6, #0
 800a6c4:	d0e9      	beq.n	800a69a <prvAddCurrentTaskToDelayedList+0x1a>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a6c6:	4b08      	ldr	r3, [pc, #32]	; (800a6e8 <prvAddCurrentTaskToDelayedList+0x68>)
 800a6c8:	6819      	ldr	r1, [r3, #0]
 800a6ca:	3104      	adds	r1, #4
 800a6cc:	4809      	ldr	r0, [pc, #36]	; (800a6f4 <prvAddCurrentTaskToDelayedList+0x74>)
 800a6ce:	f7fe fed7 	bl	8009480 <vListInsertEnd>
 800a6d2:	e006      	b.n	800a6e2 <prvAddCurrentTaskToDelayedList+0x62>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a6d4:	4b08      	ldr	r3, [pc, #32]	; (800a6f8 <prvAddCurrentTaskToDelayedList+0x78>)
 800a6d6:	6818      	ldr	r0, [r3, #0]
 800a6d8:	4b03      	ldr	r3, [pc, #12]	; (800a6e8 <prvAddCurrentTaskToDelayedList+0x68>)
 800a6da:	6819      	ldr	r1, [r3, #0]
 800a6dc:	3104      	adds	r1, #4
 800a6de:	f7fe fedb 	bl	8009498 <vListInsert>
}
 800a6e2:	bd70      	pop	{r4, r5, r6, pc}
 800a6e4:	200044f0 	.word	0x200044f0
 800a6e8:	20003ffc 	.word	0x20003ffc
 800a6ec:	20004000 	.word	0x20004000
 800a6f0:	200044a8 	.word	0x200044a8
 800a6f4:	200044c8 	.word	0x200044c8
 800a6f8:	20004004 	.word	0x20004004

0800a6fc <xTaskCreateStatic>:
	{
 800a6fc:	b570      	push	{r4, r5, r6, lr}
 800a6fe:	b086      	sub	sp, #24
 800a700:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800a702:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
 800a704:	b945      	cbnz	r5, 800a718 <xTaskCreateStatic+0x1c>
 800a706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a70a:	f383 8811 	msr	BASEPRI, r3
 800a70e:	f3bf 8f6f 	isb	sy
 800a712:	f3bf 8f4f 	dsb	sy
 800a716:	e7fe      	b.n	800a716 <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 800a718:	b944      	cbnz	r4, 800a72c <xTaskCreateStatic+0x30>
 800a71a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a71e:	f383 8811 	msr	BASEPRI, r3
 800a722:	f3bf 8f6f 	isb	sy
 800a726:	f3bf 8f4f 	dsb	sy
 800a72a:	e7fe      	b.n	800a72a <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 800a72c:	265c      	movs	r6, #92	; 0x5c
 800a72e:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a730:	9e04      	ldr	r6, [sp, #16]
 800a732:	2e5c      	cmp	r6, #92	; 0x5c
 800a734:	d008      	beq.n	800a748 <xTaskCreateStatic+0x4c>
 800a736:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a73a:	f383 8811 	msr	BASEPRI, r3
 800a73e:	f3bf 8f6f 	isb	sy
 800a742:	f3bf 8f4f 	dsb	sy
 800a746:	e7fe      	b.n	800a746 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a748:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a74a:	2502      	movs	r5, #2
 800a74c:	f884 5059 	strb.w	r5, [r4, #89]	; 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a750:	2500      	movs	r5, #0
 800a752:	9503      	str	r5, [sp, #12]
 800a754:	9402      	str	r4, [sp, #8]
 800a756:	ad05      	add	r5, sp, #20
 800a758:	9501      	str	r5, [sp, #4]
 800a75a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800a75c:	9500      	str	r5, [sp, #0]
 800a75e:	f7ff fe7b 	bl	800a458 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a762:	4620      	mov	r0, r4
 800a764:	f7ff fef4 	bl	800a550 <prvAddNewTaskToReadyList>
	}
 800a768:	9805      	ldr	r0, [sp, #20]
 800a76a:	b006      	add	sp, #24
 800a76c:	bd70      	pop	{r4, r5, r6, pc}

0800a76e <xTaskCreate>:
	{
 800a76e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a772:	b085      	sub	sp, #20
 800a774:	4607      	mov	r7, r0
 800a776:	4688      	mov	r8, r1
 800a778:	4615      	mov	r5, r2
 800a77a:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a77c:	0090      	lsls	r0, r2, #2
 800a77e:	f7fe fdb5 	bl	80092ec <pvPortMalloc>
			if( pxStack != NULL )
 800a782:	b308      	cbz	r0, 800a7c8 <xTaskCreate+0x5a>
 800a784:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800a786:	205c      	movs	r0, #92	; 0x5c
 800a788:	f7fe fdb0 	bl	80092ec <pvPortMalloc>
				if( pxNewTCB != NULL )
 800a78c:	4604      	mov	r4, r0
 800a78e:	b1b8      	cbz	r0, 800a7c0 <xTaskCreate+0x52>
					pxNewTCB->pxStack = pxStack;
 800a790:	6306      	str	r6, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
 800a792:	b1e4      	cbz	r4, 800a7ce <xTaskCreate+0x60>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a794:	2300      	movs	r3, #0
 800a796:	f884 3059 	strb.w	r3, [r4, #89]	; 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a79a:	9303      	str	r3, [sp, #12]
 800a79c:	9402      	str	r4, [sp, #8]
 800a79e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7a0:	9301      	str	r3, [sp, #4]
 800a7a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a7a4:	9300      	str	r3, [sp, #0]
 800a7a6:	464b      	mov	r3, r9
 800a7a8:	462a      	mov	r2, r5
 800a7aa:	4641      	mov	r1, r8
 800a7ac:	4638      	mov	r0, r7
 800a7ae:	f7ff fe53 	bl	800a458 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a7b2:	4620      	mov	r0, r4
 800a7b4:	f7ff fecc 	bl	800a550 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a7b8:	2001      	movs	r0, #1
	}
 800a7ba:	b005      	add	sp, #20
 800a7bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 800a7c0:	4630      	mov	r0, r6
 800a7c2:	f7fe fe17 	bl	80093f4 <vPortFree>
 800a7c6:	e7e4      	b.n	800a792 <xTaskCreate+0x24>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a7c8:	f04f 30ff 	mov.w	r0, #4294967295
 800a7cc:	e7f5      	b.n	800a7ba <xTaskCreate+0x4c>
 800a7ce:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 800a7d2:	e7f2      	b.n	800a7ba <xTaskCreate+0x4c>

0800a7d4 <vTaskStartScheduler>:
{
 800a7d4:	b510      	push	{r4, lr}
 800a7d6:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a7d8:	2400      	movs	r4, #0
 800a7da:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a7dc:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a7de:	aa07      	add	r2, sp, #28
 800a7e0:	a906      	add	r1, sp, #24
 800a7e2:	a805      	add	r0, sp, #20
 800a7e4:	f7fe fd0a 	bl	80091fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a7e8:	9b05      	ldr	r3, [sp, #20]
 800a7ea:	9302      	str	r3, [sp, #8]
 800a7ec:	9b06      	ldr	r3, [sp, #24]
 800a7ee:	9301      	str	r3, [sp, #4]
 800a7f0:	9400      	str	r4, [sp, #0]
 800a7f2:	4623      	mov	r3, r4
 800a7f4:	9a07      	ldr	r2, [sp, #28]
 800a7f6:	4917      	ldr	r1, [pc, #92]	; (800a854 <vTaskStartScheduler+0x80>)
 800a7f8:	4817      	ldr	r0, [pc, #92]	; (800a858 <vTaskStartScheduler+0x84>)
 800a7fa:	f7ff ff7f 	bl	800a6fc <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 800a7fe:	b140      	cbz	r0, 800a812 <vTaskStartScheduler+0x3e>
			xReturn = xTimerCreateTimerTask();
 800a800:	f000 fdb8 	bl	800b374 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 800a804:	2801      	cmp	r0, #1
 800a806:	d006      	beq.n	800a816 <vTaskStartScheduler+0x42>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a808:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a80c:	d018      	beq.n	800a840 <vTaskStartScheduler+0x6c>
}
 800a80e:	b008      	add	sp, #32
 800a810:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
 800a812:	2000      	movs	r0, #0
 800a814:	e7f6      	b.n	800a804 <vTaskStartScheduler+0x30>
 800a816:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a81a:	f383 8811 	msr	BASEPRI, r3
 800a81e:	f3bf 8f6f 	isb	sy
 800a822:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 800a826:	4b0d      	ldr	r3, [pc, #52]	; (800a85c <vTaskStartScheduler+0x88>)
 800a828:	f04f 32ff 	mov.w	r2, #4294967295
 800a82c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a82e:	4b0c      	ldr	r3, [pc, #48]	; (800a860 <vTaskStartScheduler+0x8c>)
 800a830:	2201      	movs	r2, #1
 800a832:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800a834:	4b0b      	ldr	r3, [pc, #44]	; (800a864 <vTaskStartScheduler+0x90>)
 800a836:	2200      	movs	r2, #0
 800a838:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 800a83a:	f7fe ff49 	bl	80096d0 <xPortStartScheduler>
 800a83e:	e7e6      	b.n	800a80e <vTaskStartScheduler+0x3a>
 800a840:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a844:	f383 8811 	msr	BASEPRI, r3
 800a848:	f3bf 8f6f 	isb	sy
 800a84c:	f3bf 8f4f 	dsb	sy
 800a850:	e7fe      	b.n	800a850 <vTaskStartScheduler+0x7c>
 800a852:	bf00      	nop
 800a854:	0800e660 	.word	0x0800e660
 800a858:	0800ab11 	.word	0x0800ab11
 800a85c:	200044a8 	.word	0x200044a8
 800a860:	200044c4 	.word	0x200044c4
 800a864:	200044f0 	.word	0x200044f0

0800a868 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 800a868:	4a02      	ldr	r2, [pc, #8]	; (800a874 <vTaskSuspendAll+0xc>)
 800a86a:	6813      	ldr	r3, [r2, #0]
 800a86c:	3301      	adds	r3, #1
 800a86e:	6013      	str	r3, [r2, #0]
}
 800a870:	4770      	bx	lr
 800a872:	bf00      	nop
 800a874:	20004474 	.word	0x20004474

0800a878 <xTaskGetTickCount>:
		xTicks = xTickCount;
 800a878:	4b01      	ldr	r3, [pc, #4]	; (800a880 <xTaskGetTickCount+0x8>)
 800a87a:	6818      	ldr	r0, [r3, #0]
}
 800a87c:	4770      	bx	lr
 800a87e:	bf00      	nop
 800a880:	200044f0 	.word	0x200044f0

0800a884 <vTaskStepTick>:
		configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 800a884:	4b0a      	ldr	r3, [pc, #40]	; (800a8b0 <vTaskStepTick+0x2c>)
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	4403      	add	r3, r0
 800a88a:	4a0a      	ldr	r2, [pc, #40]	; (800a8b4 <vTaskStepTick+0x30>)
 800a88c:	6812      	ldr	r2, [r2, #0]
 800a88e:	4293      	cmp	r3, r2
 800a890:	d908      	bls.n	800a8a4 <vTaskStepTick+0x20>
 800a892:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a896:	f383 8811 	msr	BASEPRI, r3
 800a89a:	f3bf 8f6f 	isb	sy
 800a89e:	f3bf 8f4f 	dsb	sy
 800a8a2:	e7fe      	b.n	800a8a2 <vTaskStepTick+0x1e>
		xTickCount += xTicksToJump;
 800a8a4:	4a02      	ldr	r2, [pc, #8]	; (800a8b0 <vTaskStepTick+0x2c>)
 800a8a6:	6813      	ldr	r3, [r2, #0]
 800a8a8:	4403      	add	r3, r0
 800a8aa:	6013      	str	r3, [r2, #0]
	}
 800a8ac:	4770      	bx	lr
 800a8ae:	bf00      	nop
 800a8b0:	200044f0 	.word	0x200044f0
 800a8b4:	200044a8 	.word	0x200044a8

0800a8b8 <xTaskIncrementTick>:
{
 800a8b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a8ba:	4b3a      	ldr	r3, [pc, #232]	; (800a9a4 <xTaskIncrementTick+0xec>)
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d164      	bne.n	800a98c <xTaskIncrementTick+0xd4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a8c2:	4b39      	ldr	r3, [pc, #228]	; (800a9a8 <xTaskIncrementTick+0xf0>)
 800a8c4:	681d      	ldr	r5, [r3, #0]
 800a8c6:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 800a8c8:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a8ca:	b9c5      	cbnz	r5, 800a8fe <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 800a8cc:	4b37      	ldr	r3, [pc, #220]	; (800a9ac <xTaskIncrementTick+0xf4>)
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	b143      	cbz	r3, 800a8e6 <xTaskIncrementTick+0x2e>
 800a8d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8d8:	f383 8811 	msr	BASEPRI, r3
 800a8dc:	f3bf 8f6f 	isb	sy
 800a8e0:	f3bf 8f4f 	dsb	sy
 800a8e4:	e7fe      	b.n	800a8e4 <xTaskIncrementTick+0x2c>
 800a8e6:	4a31      	ldr	r2, [pc, #196]	; (800a9ac <xTaskIncrementTick+0xf4>)
 800a8e8:	6811      	ldr	r1, [r2, #0]
 800a8ea:	4b31      	ldr	r3, [pc, #196]	; (800a9b0 <xTaskIncrementTick+0xf8>)
 800a8ec:	6818      	ldr	r0, [r3, #0]
 800a8ee:	6010      	str	r0, [r2, #0]
 800a8f0:	6019      	str	r1, [r3, #0]
 800a8f2:	4a30      	ldr	r2, [pc, #192]	; (800a9b4 <xTaskIncrementTick+0xfc>)
 800a8f4:	6813      	ldr	r3, [r2, #0]
 800a8f6:	3301      	adds	r3, #1
 800a8f8:	6013      	str	r3, [r2, #0]
 800a8fa:	f7ff fd97 	bl	800a42c <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a8fe:	4b2e      	ldr	r3, [pc, #184]	; (800a9b8 <xTaskIncrementTick+0x100>)
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	42ab      	cmp	r3, r5
 800a904:	d938      	bls.n	800a978 <xTaskIncrementTick+0xc0>
BaseType_t xSwitchRequired = pdFALSE;
 800a906:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a908:	4b2c      	ldr	r3, [pc, #176]	; (800a9bc <xTaskIncrementTick+0x104>)
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a90e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a912:	009a      	lsls	r2, r3, #2
 800a914:	4b2a      	ldr	r3, [pc, #168]	; (800a9c0 <xTaskIncrementTick+0x108>)
 800a916:	589b      	ldr	r3, [r3, r2]
 800a918:	2b01      	cmp	r3, #1
 800a91a:	d93c      	bls.n	800a996 <xTaskIncrementTick+0xde>
				xSwitchRequired = pdTRUE;
 800a91c:	2401      	movs	r4, #1
 800a91e:	e03a      	b.n	800a996 <xTaskIncrementTick+0xde>
							xSwitchRequired = pdTRUE;
 800a920:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a922:	4b22      	ldr	r3, [pc, #136]	; (800a9ac <xTaskIncrementTick+0xf4>)
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	b343      	cbz	r3, 800a97c <xTaskIncrementTick+0xc4>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a92a:	4b20      	ldr	r3, [pc, #128]	; (800a9ac <xTaskIncrementTick+0xf4>)
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	68db      	ldr	r3, [r3, #12]
 800a930:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a932:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
 800a934:	429d      	cmp	r5, r3
 800a936:	d326      	bcc.n	800a986 <xTaskIncrementTick+0xce>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a938:	1d37      	adds	r7, r6, #4
 800a93a:	4638      	mov	r0, r7
 800a93c:	f7fe fdc6 	bl	80094cc <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a940:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 800a942:	b11b      	cbz	r3, 800a94c <xTaskIncrementTick+0x94>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a944:	f106 0018 	add.w	r0, r6, #24
 800a948:	f7fe fdc0 	bl	80094cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a94c:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 800a94e:	4a1d      	ldr	r2, [pc, #116]	; (800a9c4 <xTaskIncrementTick+0x10c>)
 800a950:	6812      	ldr	r2, [r2, #0]
 800a952:	4293      	cmp	r3, r2
 800a954:	d901      	bls.n	800a95a <xTaskIncrementTick+0xa2>
 800a956:	4a1b      	ldr	r2, [pc, #108]	; (800a9c4 <xTaskIncrementTick+0x10c>)
 800a958:	6013      	str	r3, [r2, #0]
 800a95a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a95e:	009a      	lsls	r2, r3, #2
 800a960:	4639      	mov	r1, r7
 800a962:	4817      	ldr	r0, [pc, #92]	; (800a9c0 <xTaskIncrementTick+0x108>)
 800a964:	4410      	add	r0, r2
 800a966:	f7fe fd8b 	bl	8009480 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a96a:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 800a96c:	4b13      	ldr	r3, [pc, #76]	; (800a9bc <xTaskIncrementTick+0x104>)
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a972:	429a      	cmp	r2, r3
 800a974:	d2d4      	bcs.n	800a920 <xTaskIncrementTick+0x68>
 800a976:	e7d4      	b.n	800a922 <xTaskIncrementTick+0x6a>
BaseType_t xSwitchRequired = pdFALSE;
 800a978:	2400      	movs	r4, #0
 800a97a:	e7d2      	b.n	800a922 <xTaskIncrementTick+0x6a>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a97c:	4b0e      	ldr	r3, [pc, #56]	; (800a9b8 <xTaskIncrementTick+0x100>)
 800a97e:	f04f 32ff 	mov.w	r2, #4294967295
 800a982:	601a      	str	r2, [r3, #0]
					break;
 800a984:	e7c0      	b.n	800a908 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
 800a986:	4a0c      	ldr	r2, [pc, #48]	; (800a9b8 <xTaskIncrementTick+0x100>)
 800a988:	6013      	str	r3, [r2, #0]
						break;
 800a98a:	e7bd      	b.n	800a908 <xTaskIncrementTick+0x50>
		++uxPendedTicks;
 800a98c:	4a0e      	ldr	r2, [pc, #56]	; (800a9c8 <xTaskIncrementTick+0x110>)
 800a98e:	6813      	ldr	r3, [r2, #0]
 800a990:	3301      	adds	r3, #1
 800a992:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 800a994:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
 800a996:	4b0d      	ldr	r3, [pc, #52]	; (800a9cc <xTaskIncrementTick+0x114>)
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	b103      	cbz	r3, 800a99e <xTaskIncrementTick+0xe6>
			xSwitchRequired = pdTRUE;
 800a99c:	2401      	movs	r4, #1
}
 800a99e:	4620      	mov	r0, r4
 800a9a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a9a2:	bf00      	nop
 800a9a4:	20004474 	.word	0x20004474
 800a9a8:	200044f0 	.word	0x200044f0
 800a9ac:	20004000 	.word	0x20004000
 800a9b0:	20004004 	.word	0x20004004
 800a9b4:	200044ac 	.word	0x200044ac
 800a9b8:	200044a8 	.word	0x200044a8
 800a9bc:	20003ffc 	.word	0x20003ffc
 800a9c0:	20004008 	.word	0x20004008
 800a9c4:	2000447c 	.word	0x2000447c
 800a9c8:	20004470 	.word	0x20004470
 800a9cc:	200044f4 	.word	0x200044f4

0800a9d0 <xTaskResumeAll>:
{
 800a9d0:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
 800a9d2:	4b33      	ldr	r3, [pc, #204]	; (800aaa0 <xTaskResumeAll+0xd0>)
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	b943      	cbnz	r3, 800a9ea <xTaskResumeAll+0x1a>
 800a9d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9dc:	f383 8811 	msr	BASEPRI, r3
 800a9e0:	f3bf 8f6f 	isb	sy
 800a9e4:	f3bf 8f4f 	dsb	sy
 800a9e8:	e7fe      	b.n	800a9e8 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
 800a9ea:	f7fe fdeb 	bl	80095c4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 800a9ee:	4b2c      	ldr	r3, [pc, #176]	; (800aaa0 <xTaskResumeAll+0xd0>)
 800a9f0:	681a      	ldr	r2, [r3, #0]
 800a9f2:	3a01      	subs	r2, #1
 800a9f4:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d14d      	bne.n	800aa98 <xTaskResumeAll+0xc8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a9fc:	4b29      	ldr	r3, [pc, #164]	; (800aaa4 <xTaskResumeAll+0xd4>)
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	b923      	cbnz	r3, 800aa0c <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
 800aa02:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800aa04:	f7fe fe00 	bl	8009608 <vPortExitCritical>
}
 800aa08:	4620      	mov	r0, r4
 800aa0a:	bd38      	pop	{r3, r4, r5, pc}
TCB_t *pxTCB = NULL;
 800aa0c:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aa0e:	4b26      	ldr	r3, [pc, #152]	; (800aaa8 <xTaskResumeAll+0xd8>)
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	b31b      	cbz	r3, 800aa5c <xTaskResumeAll+0x8c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800aa14:	4b24      	ldr	r3, [pc, #144]	; (800aaa8 <xTaskResumeAll+0xd8>)
 800aa16:	68db      	ldr	r3, [r3, #12]
 800aa18:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aa1a:	f104 0018 	add.w	r0, r4, #24
 800aa1e:	f7fe fd55 	bl	80094cc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aa22:	1d25      	adds	r5, r4, #4
 800aa24:	4628      	mov	r0, r5
 800aa26:	f7fe fd51 	bl	80094cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800aa2a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800aa2c:	4a1f      	ldr	r2, [pc, #124]	; (800aaac <xTaskResumeAll+0xdc>)
 800aa2e:	6812      	ldr	r2, [r2, #0]
 800aa30:	4293      	cmp	r3, r2
 800aa32:	d901      	bls.n	800aa38 <xTaskResumeAll+0x68>
 800aa34:	4a1d      	ldr	r2, [pc, #116]	; (800aaac <xTaskResumeAll+0xdc>)
 800aa36:	6013      	str	r3, [r2, #0]
 800aa38:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800aa3c:	009a      	lsls	r2, r3, #2
 800aa3e:	4629      	mov	r1, r5
 800aa40:	481b      	ldr	r0, [pc, #108]	; (800aab0 <xTaskResumeAll+0xe0>)
 800aa42:	4410      	add	r0, r2
 800aa44:	f7fe fd1c 	bl	8009480 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aa48:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800aa4a:	4b1a      	ldr	r3, [pc, #104]	; (800aab4 <xTaskResumeAll+0xe4>)
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa50:	429a      	cmp	r2, r3
 800aa52:	d3dc      	bcc.n	800aa0e <xTaskResumeAll+0x3e>
						xYieldPending = pdTRUE;
 800aa54:	4b18      	ldr	r3, [pc, #96]	; (800aab8 <xTaskResumeAll+0xe8>)
 800aa56:	2201      	movs	r2, #1
 800aa58:	601a      	str	r2, [r3, #0]
 800aa5a:	e7d8      	b.n	800aa0e <xTaskResumeAll+0x3e>
				if( pxTCB != NULL )
 800aa5c:	b10c      	cbz	r4, 800aa62 <xTaskResumeAll+0x92>
					prvResetNextTaskUnblockTime();
 800aa5e:	f7ff fce5 	bl	800a42c <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800aa62:	4b16      	ldr	r3, [pc, #88]	; (800aabc <xTaskResumeAll+0xec>)
 800aa64:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800aa66:	b154      	cbz	r4, 800aa7e <xTaskResumeAll+0xae>
							if( xTaskIncrementTick() != pdFALSE )
 800aa68:	f7ff ff26 	bl	800a8b8 <xTaskIncrementTick>
 800aa6c:	b110      	cbz	r0, 800aa74 <xTaskResumeAll+0xa4>
								xYieldPending = pdTRUE;
 800aa6e:	4b12      	ldr	r3, [pc, #72]	; (800aab8 <xTaskResumeAll+0xe8>)
 800aa70:	2201      	movs	r2, #1
 800aa72:	601a      	str	r2, [r3, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800aa74:	3c01      	subs	r4, #1
 800aa76:	d1f7      	bne.n	800aa68 <xTaskResumeAll+0x98>
						uxPendedTicks = 0;
 800aa78:	4b10      	ldr	r3, [pc, #64]	; (800aabc <xTaskResumeAll+0xec>)
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	601a      	str	r2, [r3, #0]
				if( xYieldPending != pdFALSE )
 800aa7e:	4b0e      	ldr	r3, [pc, #56]	; (800aab8 <xTaskResumeAll+0xe8>)
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	b15b      	cbz	r3, 800aa9c <xTaskResumeAll+0xcc>
					taskYIELD_IF_USING_PREEMPTION();
 800aa84:	4b0e      	ldr	r3, [pc, #56]	; (800aac0 <xTaskResumeAll+0xf0>)
 800aa86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa8a:	601a      	str	r2, [r3, #0]
 800aa8c:	f3bf 8f4f 	dsb	sy
 800aa90:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 800aa94:	2401      	movs	r4, #1
 800aa96:	e7b5      	b.n	800aa04 <xTaskResumeAll+0x34>
BaseType_t xAlreadyYielded = pdFALSE;
 800aa98:	2400      	movs	r4, #0
 800aa9a:	e7b3      	b.n	800aa04 <xTaskResumeAll+0x34>
 800aa9c:	2400      	movs	r4, #0
 800aa9e:	e7b1      	b.n	800aa04 <xTaskResumeAll+0x34>
 800aaa0:	20004474 	.word	0x20004474
 800aaa4:	20004468 	.word	0x20004468
 800aaa8:	200044b0 	.word	0x200044b0
 800aaac:	2000447c 	.word	0x2000447c
 800aab0:	20004008 	.word	0x20004008
 800aab4:	20003ffc 	.word	0x20003ffc
 800aab8:	200044f4 	.word	0x200044f4
 800aabc:	20004470 	.word	0x20004470
 800aac0:	e000ed04 	.word	0xe000ed04

0800aac4 <vTaskDelay>:
	{
 800aac4:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 800aac6:	b1a8      	cbz	r0, 800aaf4 <vTaskDelay+0x30>
 800aac8:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 800aaca:	4b0f      	ldr	r3, [pc, #60]	; (800ab08 <vTaskDelay+0x44>)
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	b143      	cbz	r3, 800aae2 <vTaskDelay+0x1e>
 800aad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aad4:	f383 8811 	msr	BASEPRI, r3
 800aad8:	f3bf 8f6f 	isb	sy
 800aadc:	f3bf 8f4f 	dsb	sy
 800aae0:	e7fe      	b.n	800aae0 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 800aae2:	f7ff fec1 	bl	800a868 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800aae6:	2100      	movs	r1, #0
 800aae8:	4620      	mov	r0, r4
 800aaea:	f7ff fdc9 	bl	800a680 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 800aaee:	f7ff ff6f 	bl	800a9d0 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 800aaf2:	b938      	cbnz	r0, 800ab04 <vTaskDelay+0x40>
			portYIELD_WITHIN_API();
 800aaf4:	4b05      	ldr	r3, [pc, #20]	; (800ab0c <vTaskDelay+0x48>)
 800aaf6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aafa:	601a      	str	r2, [r3, #0]
 800aafc:	f3bf 8f4f 	dsb	sy
 800ab00:	f3bf 8f6f 	isb	sy
	}
 800ab04:	bd10      	pop	{r4, pc}
 800ab06:	bf00      	nop
 800ab08:	20004474 	.word	0x20004474
 800ab0c:	e000ed04 	.word	0xe000ed04

0800ab10 <prvIdleTask>:
{
 800ab10:	b508      	push	{r3, lr}
 800ab12:	e003      	b.n	800ab1c <prvIdleTask+0xc>
			xExpectedIdleTime = prvGetExpectedIdleTime();
 800ab14:	f7ff fc64 	bl	800a3e0 <prvGetExpectedIdleTime>
			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800ab18:	2801      	cmp	r0, #1
 800ab1a:	d80e      	bhi.n	800ab3a <prvIdleTask+0x2a>
		prvCheckTasksWaitingTermination();
 800ab1c:	f7ff fd8a 	bl	800a634 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ab20:	4b13      	ldr	r3, [pc, #76]	; (800ab70 <prvIdleTask+0x60>)
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	2b01      	cmp	r3, #1
 800ab26:	d9f5      	bls.n	800ab14 <prvIdleTask+0x4>
				taskYIELD();
 800ab28:	4b12      	ldr	r3, [pc, #72]	; (800ab74 <prvIdleTask+0x64>)
 800ab2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab2e:	601a      	str	r2, [r3, #0]
 800ab30:	f3bf 8f4f 	dsb	sy
 800ab34:	f3bf 8f6f 	isb	sy
 800ab38:	e7ec      	b.n	800ab14 <prvIdleTask+0x4>
				vTaskSuspendAll();
 800ab3a:	f7ff fe95 	bl	800a868 <vTaskSuspendAll>
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 800ab3e:	4b0e      	ldr	r3, [pc, #56]	; (800ab78 <prvIdleTask+0x68>)
 800ab40:	681a      	ldr	r2, [r3, #0]
 800ab42:	4b0e      	ldr	r3, [pc, #56]	; (800ab7c <prvIdleTask+0x6c>)
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	429a      	cmp	r2, r3
 800ab48:	d308      	bcc.n	800ab5c <prvIdleTask+0x4c>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 800ab4a:	f7ff fc49 	bl	800a3e0 <prvGetExpectedIdleTime>
					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800ab4e:	2801      	cmp	r0, #1
 800ab50:	d901      	bls.n	800ab56 <prvIdleTask+0x46>
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 800ab52:	f7f7 f80b 	bl	8001b6c <vPortSuppressTicksAndSleep>
				( void ) xTaskResumeAll();
 800ab56:	f7ff ff3b 	bl	800a9d0 <xTaskResumeAll>
 800ab5a:	e7df      	b.n	800ab1c <prvIdleTask+0xc>
 800ab5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab60:	f383 8811 	msr	BASEPRI, r3
 800ab64:	f3bf 8f6f 	isb	sy
 800ab68:	f3bf 8f4f 	dsb	sy
 800ab6c:	e7fe      	b.n	800ab6c <prvIdleTask+0x5c>
 800ab6e:	bf00      	nop
 800ab70:	20004008 	.word	0x20004008
 800ab74:	e000ed04 	.word	0xe000ed04
 800ab78:	200044a8 	.word	0x200044a8
 800ab7c:	200044f0 	.word	0x200044f0

0800ab80 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ab80:	4b20      	ldr	r3, [pc, #128]	; (800ac04 <vTaskSwitchContext+0x84>)
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	b11b      	cbz	r3, 800ab8e <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 800ab86:	4b20      	ldr	r3, [pc, #128]	; (800ac08 <vTaskSwitchContext+0x88>)
 800ab88:	2201      	movs	r2, #1
 800ab8a:	601a      	str	r2, [r3, #0]
 800ab8c:	4770      	bx	lr
		xYieldPending = pdFALSE;
 800ab8e:	4b1e      	ldr	r3, [pc, #120]	; (800ac08 <vTaskSwitchContext+0x88>)
 800ab90:	2200      	movs	r2, #0
 800ab92:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800ab94:	4b1d      	ldr	r3, [pc, #116]	; (800ac0c <vTaskSwitchContext+0x8c>)
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800ab9c:	008a      	lsls	r2, r1, #2
 800ab9e:	491c      	ldr	r1, [pc, #112]	; (800ac10 <vTaskSwitchContext+0x90>)
 800aba0:	588a      	ldr	r2, [r1, r2]
 800aba2:	b95a      	cbnz	r2, 800abbc <vTaskSwitchContext+0x3c>
 800aba4:	b10b      	cbz	r3, 800abaa <vTaskSwitchContext+0x2a>
 800aba6:	3b01      	subs	r3, #1
 800aba8:	e7f6      	b.n	800ab98 <vTaskSwitchContext+0x18>
 800abaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abae:	f383 8811 	msr	BASEPRI, r3
 800abb2:	f3bf 8f6f 	isb	sy
 800abb6:	f3bf 8f4f 	dsb	sy
 800abba:	e7fe      	b.n	800abba <vTaskSwitchContext+0x3a>
{
 800abbc:	b410      	push	{r4}
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800abbe:	4608      	mov	r0, r1
 800abc0:	009a      	lsls	r2, r3, #2
 800abc2:	18d4      	adds	r4, r2, r3
 800abc4:	00a1      	lsls	r1, r4, #2
 800abc6:	4401      	add	r1, r0
 800abc8:	684c      	ldr	r4, [r1, #4]
 800abca:	6864      	ldr	r4, [r4, #4]
 800abcc:	604c      	str	r4, [r1, #4]
 800abce:	441a      	add	r2, r3
 800abd0:	0091      	lsls	r1, r2, #2
 800abd2:	3108      	adds	r1, #8
 800abd4:	4408      	add	r0, r1
 800abd6:	4284      	cmp	r4, r0
 800abd8:	d00d      	beq.n	800abf6 <vTaskSwitchContext+0x76>
 800abda:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800abde:	0091      	lsls	r1, r2, #2
 800abe0:	4a0b      	ldr	r2, [pc, #44]	; (800ac10 <vTaskSwitchContext+0x90>)
 800abe2:	440a      	add	r2, r1
 800abe4:	6852      	ldr	r2, [r2, #4]
 800abe6:	68d1      	ldr	r1, [r2, #12]
 800abe8:	4a0a      	ldr	r2, [pc, #40]	; (800ac14 <vTaskSwitchContext+0x94>)
 800abea:	6011      	str	r1, [r2, #0]
 800abec:	4a07      	ldr	r2, [pc, #28]	; (800ac0c <vTaskSwitchContext+0x8c>)
 800abee:	6013      	str	r3, [r2, #0]
}
 800abf0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800abf4:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800abf6:	6861      	ldr	r1, [r4, #4]
 800abf8:	4805      	ldr	r0, [pc, #20]	; (800ac10 <vTaskSwitchContext+0x90>)
 800abfa:	2214      	movs	r2, #20
 800abfc:	fb02 0203 	mla	r2, r2, r3, r0
 800ac00:	6051      	str	r1, [r2, #4]
 800ac02:	e7ea      	b.n	800abda <vTaskSwitchContext+0x5a>
 800ac04:	20004474 	.word	0x20004474
 800ac08:	200044f4 	.word	0x200044f4
 800ac0c:	2000447c 	.word	0x2000447c
 800ac10:	20004008 	.word	0x20004008
 800ac14:	20003ffc 	.word	0x20003ffc

0800ac18 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 800ac18:	b940      	cbnz	r0, 800ac2c <vTaskPlaceOnEventList+0x14>
 800ac1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac1e:	f383 8811 	msr	BASEPRI, r3
 800ac22:	f3bf 8f6f 	isb	sy
 800ac26:	f3bf 8f4f 	dsb	sy
 800ac2a:	e7fe      	b.n	800ac2a <vTaskPlaceOnEventList+0x12>
{
 800ac2c:	b510      	push	{r4, lr}
 800ac2e:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ac30:	4b04      	ldr	r3, [pc, #16]	; (800ac44 <vTaskPlaceOnEventList+0x2c>)
 800ac32:	6819      	ldr	r1, [r3, #0]
 800ac34:	3118      	adds	r1, #24
 800ac36:	f7fe fc2f 	bl	8009498 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ac3a:	2101      	movs	r1, #1
 800ac3c:	4620      	mov	r0, r4
 800ac3e:	f7ff fd1f 	bl	800a680 <prvAddCurrentTaskToDelayedList>
}
 800ac42:	bd10      	pop	{r4, pc}
 800ac44:	20003ffc 	.word	0x20003ffc

0800ac48 <vTaskPlaceOnEventListRestricted>:
	{
 800ac48:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 800ac4a:	b940      	cbnz	r0, 800ac5e <vTaskPlaceOnEventListRestricted+0x16>
 800ac4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac50:	f383 8811 	msr	BASEPRI, r3
 800ac54:	f3bf 8f6f 	isb	sy
 800ac58:	f3bf 8f4f 	dsb	sy
 800ac5c:	e7fe      	b.n	800ac5c <vTaskPlaceOnEventListRestricted+0x14>
 800ac5e:	460c      	mov	r4, r1
 800ac60:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ac62:	4a06      	ldr	r2, [pc, #24]	; (800ac7c <vTaskPlaceOnEventListRestricted+0x34>)
 800ac64:	6811      	ldr	r1, [r2, #0]
 800ac66:	3118      	adds	r1, #24
 800ac68:	f7fe fc0a 	bl	8009480 <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 800ac6c:	b10d      	cbz	r5, 800ac72 <vTaskPlaceOnEventListRestricted+0x2a>
			xTicksToWait = portMAX_DELAY;
 800ac6e:	f04f 34ff 	mov.w	r4, #4294967295
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ac72:	4629      	mov	r1, r5
 800ac74:	4620      	mov	r0, r4
 800ac76:	f7ff fd03 	bl	800a680 <prvAddCurrentTaskToDelayedList>
	}
 800ac7a:	bd38      	pop	{r3, r4, r5, pc}
 800ac7c:	20003ffc 	.word	0x20003ffc

0800ac80 <xTaskRemoveFromEventList>:
{
 800ac80:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800ac82:	68c3      	ldr	r3, [r0, #12]
 800ac84:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800ac86:	b944      	cbnz	r4, 800ac9a <xTaskRemoveFromEventList+0x1a>
 800ac88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac8c:	f383 8811 	msr	BASEPRI, r3
 800ac90:	f3bf 8f6f 	isb	sy
 800ac94:	f3bf 8f4f 	dsb	sy
 800ac98:	e7fe      	b.n	800ac98 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ac9a:	f104 0518 	add.w	r5, r4, #24
 800ac9e:	4628      	mov	r0, r5
 800aca0:	f7fe fc14 	bl	80094cc <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aca4:	4b14      	ldr	r3, [pc, #80]	; (800acf8 <xTaskRemoveFromEventList+0x78>)
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	b9fb      	cbnz	r3, 800acea <xTaskRemoveFromEventList+0x6a>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800acaa:	1d25      	adds	r5, r4, #4
 800acac:	4628      	mov	r0, r5
 800acae:	f7fe fc0d 	bl	80094cc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800acb2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800acb4:	4a11      	ldr	r2, [pc, #68]	; (800acfc <xTaskRemoveFromEventList+0x7c>)
 800acb6:	6812      	ldr	r2, [r2, #0]
 800acb8:	4293      	cmp	r3, r2
 800acba:	d901      	bls.n	800acc0 <xTaskRemoveFromEventList+0x40>
 800acbc:	4a0f      	ldr	r2, [pc, #60]	; (800acfc <xTaskRemoveFromEventList+0x7c>)
 800acbe:	6013      	str	r3, [r2, #0]
 800acc0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800acc4:	009a      	lsls	r2, r3, #2
 800acc6:	4629      	mov	r1, r5
 800acc8:	480d      	ldr	r0, [pc, #52]	; (800ad00 <xTaskRemoveFromEventList+0x80>)
 800acca:	4410      	add	r0, r2
 800accc:	f7fe fbd8 	bl	8009480 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800acd0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800acd2:	4b0c      	ldr	r3, [pc, #48]	; (800ad04 <xTaskRemoveFromEventList+0x84>)
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acd8:	429a      	cmp	r2, r3
 800acda:	d90b      	bls.n	800acf4 <xTaskRemoveFromEventList+0x74>
		xYieldPending = pdTRUE;
 800acdc:	2401      	movs	r4, #1
 800acde:	4b0a      	ldr	r3, [pc, #40]	; (800ad08 <xTaskRemoveFromEventList+0x88>)
 800ace0:	601c      	str	r4, [r3, #0]
		prvResetNextTaskUnblockTime();
 800ace2:	f7ff fba3 	bl	800a42c <prvResetNextTaskUnblockTime>
}
 800ace6:	4620      	mov	r0, r4
 800ace8:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800acea:	4629      	mov	r1, r5
 800acec:	4807      	ldr	r0, [pc, #28]	; (800ad0c <xTaskRemoveFromEventList+0x8c>)
 800acee:	f7fe fbc7 	bl	8009480 <vListInsertEnd>
 800acf2:	e7ed      	b.n	800acd0 <xTaskRemoveFromEventList+0x50>
		xReturn = pdFALSE;
 800acf4:	2400      	movs	r4, #0
 800acf6:	e7f4      	b.n	800ace2 <xTaskRemoveFromEventList+0x62>
 800acf8:	20004474 	.word	0x20004474
 800acfc:	2000447c 	.word	0x2000447c
 800ad00:	20004008 	.word	0x20004008
 800ad04:	20003ffc 	.word	0x20003ffc
 800ad08:	200044f4 	.word	0x200044f4
 800ad0c:	200044b0 	.word	0x200044b0

0800ad10 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ad10:	4b03      	ldr	r3, [pc, #12]	; (800ad20 <vTaskInternalSetTimeOutState+0x10>)
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ad16:	4b03      	ldr	r3, [pc, #12]	; (800ad24 <vTaskInternalSetTimeOutState+0x14>)
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	6043      	str	r3, [r0, #4]
}
 800ad1c:	4770      	bx	lr
 800ad1e:	bf00      	nop
 800ad20:	200044ac 	.word	0x200044ac
 800ad24:	200044f0 	.word	0x200044f0

0800ad28 <xTaskCheckForTimeOut>:
{
 800ad28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 800ad2a:	b150      	cbz	r0, 800ad42 <xTaskCheckForTimeOut+0x1a>
 800ad2c:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 800ad2e:	b989      	cbnz	r1, 800ad54 <xTaskCheckForTimeOut+0x2c>
 800ad30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad34:	f383 8811 	msr	BASEPRI, r3
 800ad38:	f3bf 8f6f 	isb	sy
 800ad3c:	f3bf 8f4f 	dsb	sy
 800ad40:	e7fe      	b.n	800ad40 <xTaskCheckForTimeOut+0x18>
 800ad42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad46:	f383 8811 	msr	BASEPRI, r3
 800ad4a:	f3bf 8f6f 	isb	sy
 800ad4e:	f3bf 8f4f 	dsb	sy
 800ad52:	e7fe      	b.n	800ad52 <xTaskCheckForTimeOut+0x2a>
 800ad54:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
 800ad56:	f7fe fc35 	bl	80095c4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 800ad5a:	4b11      	ldr	r3, [pc, #68]	; (800ada0 <xTaskCheckForTimeOut+0x78>)
 800ad5c:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ad5e:	6868      	ldr	r0, [r5, #4]
 800ad60:	1a0a      	subs	r2, r1, r0
			if( *pxTicksToWait == portMAX_DELAY )
 800ad62:	6823      	ldr	r3, [r4, #0]
 800ad64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad68:	d016      	beq.n	800ad98 <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ad6a:	682f      	ldr	r7, [r5, #0]
 800ad6c:	4e0d      	ldr	r6, [pc, #52]	; (800ada4 <xTaskCheckForTimeOut+0x7c>)
 800ad6e:	6836      	ldr	r6, [r6, #0]
 800ad70:	42b7      	cmp	r7, r6
 800ad72:	d001      	beq.n	800ad78 <xTaskCheckForTimeOut+0x50>
 800ad74:	4288      	cmp	r0, r1
 800ad76:	d911      	bls.n	800ad9c <xTaskCheckForTimeOut+0x74>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ad78:	4293      	cmp	r3, r2
 800ad7a:	d803      	bhi.n	800ad84 <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait = 0;
 800ad7c:	2300      	movs	r3, #0
 800ad7e:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 800ad80:	2401      	movs	r4, #1
 800ad82:	e005      	b.n	800ad90 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= xElapsedTime;
 800ad84:	1a9b      	subs	r3, r3, r2
 800ad86:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ad88:	4628      	mov	r0, r5
 800ad8a:	f7ff ffc1 	bl	800ad10 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ad8e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800ad90:	f7fe fc3a 	bl	8009608 <vPortExitCritical>
}
 800ad94:	4620      	mov	r0, r4
 800ad96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				xReturn = pdFALSE;
 800ad98:	2400      	movs	r4, #0
 800ad9a:	e7f9      	b.n	800ad90 <xTaskCheckForTimeOut+0x68>
			xReturn = pdTRUE;
 800ad9c:	2401      	movs	r4, #1
 800ad9e:	e7f7      	b.n	800ad90 <xTaskCheckForTimeOut+0x68>
 800ada0:	200044f0 	.word	0x200044f0
 800ada4:	200044ac 	.word	0x200044ac

0800ada8 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 800ada8:	4b01      	ldr	r3, [pc, #4]	; (800adb0 <vTaskMissedYield+0x8>)
 800adaa:	2201      	movs	r2, #1
 800adac:	601a      	str	r2, [r3, #0]
}
 800adae:	4770      	bx	lr
 800adb0:	200044f4 	.word	0x200044f4

0800adb4 <eTaskConfirmSleepModeStatus>:
		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 800adb4:	4b0a      	ldr	r3, [pc, #40]	; (800ade0 <eTaskConfirmSleepModeStatus+0x2c>)
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	b95b      	cbnz	r3, 800add2 <eTaskConfirmSleepModeStatus+0x1e>
		else if( xYieldPending != pdFALSE )
 800adba:	4b0a      	ldr	r3, [pc, #40]	; (800ade4 <eTaskConfirmSleepModeStatus+0x30>)
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	b953      	cbnz	r3, 800add6 <eTaskConfirmSleepModeStatus+0x22>
			if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 800adc0:	4b09      	ldr	r3, [pc, #36]	; (800ade8 <eTaskConfirmSleepModeStatus+0x34>)
 800adc2:	681a      	ldr	r2, [r3, #0]
 800adc4:	4b09      	ldr	r3, [pc, #36]	; (800adec <eTaskConfirmSleepModeStatus+0x38>)
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	3b01      	subs	r3, #1
 800adca:	429a      	cmp	r2, r3
 800adcc:	d005      	beq.n	800adda <eTaskConfirmSleepModeStatus+0x26>
	eSleepModeStatus eReturn = eStandardSleep;
 800adce:	2001      	movs	r0, #1
 800add0:	4770      	bx	lr
			eReturn = eAbortSleep;
 800add2:	2000      	movs	r0, #0
 800add4:	4770      	bx	lr
			eReturn = eAbortSleep;
 800add6:	2000      	movs	r0, #0
 800add8:	4770      	bx	lr
				eReturn = eNoTasksWaitingTimeout;
 800adda:	2002      	movs	r0, #2
	}
 800addc:	4770      	bx	lr
 800adde:	bf00      	nop
 800ade0:	200044b0 	.word	0x200044b0
 800ade4:	200044f4 	.word	0x200044f4
 800ade8:	200044c8 	.word	0x200044c8
 800adec:	20004468 	.word	0x20004468

0800adf0 <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 800adf0:	4b01      	ldr	r3, [pc, #4]	; (800adf8 <xTaskGetCurrentTaskHandle+0x8>)
 800adf2:	6818      	ldr	r0, [r3, #0]
	}
 800adf4:	4770      	bx	lr
 800adf6:	bf00      	nop
 800adf8:	20003ffc 	.word	0x20003ffc

0800adfc <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800adfc:	4b05      	ldr	r3, [pc, #20]	; (800ae14 <xTaskGetSchedulerState+0x18>)
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	b133      	cbz	r3, 800ae10 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ae02:	4b05      	ldr	r3, [pc, #20]	; (800ae18 <xTaskGetSchedulerState+0x1c>)
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	b10b      	cbz	r3, 800ae0c <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
 800ae08:	2000      	movs	r0, #0
	}
 800ae0a:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
 800ae0c:	2002      	movs	r0, #2
 800ae0e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ae10:	2001      	movs	r0, #1
 800ae12:	4770      	bx	lr
 800ae14:	200044c4 	.word	0x200044c4
 800ae18:	20004474 	.word	0x20004474

0800ae1c <xTaskPriorityInherit>:
		if( pxMutexHolder != NULL )
 800ae1c:	2800      	cmp	r0, #0
 800ae1e:	d040      	beq.n	800aea2 <xTaskPriorityInherit+0x86>
	{
 800ae20:	b538      	push	{r3, r4, r5, lr}
 800ae22:	4605      	mov	r5, r0
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ae24:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 800ae26:	4920      	ldr	r1, [pc, #128]	; (800aea8 <xTaskPriorityInherit+0x8c>)
 800ae28:	6809      	ldr	r1, [r1, #0]
 800ae2a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 800ae2c:	428a      	cmp	r2, r1
 800ae2e:	d22e      	bcs.n	800ae8e <xTaskPriorityInherit+0x72>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ae30:	6981      	ldr	r1, [r0, #24]
 800ae32:	2900      	cmp	r1, #0
 800ae34:	db05      	blt.n	800ae42 <xTaskPriorityInherit+0x26>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ae36:	491c      	ldr	r1, [pc, #112]	; (800aea8 <xTaskPriorityInherit+0x8c>)
 800ae38:	6809      	ldr	r1, [r1, #0]
 800ae3a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 800ae3c:	f1c1 0138 	rsb	r1, r1, #56	; 0x38
 800ae40:	6181      	str	r1, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800ae42:	6968      	ldr	r0, [r5, #20]
 800ae44:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800ae48:	0091      	lsls	r1, r2, #2
 800ae4a:	4a18      	ldr	r2, [pc, #96]	; (800aeac <xTaskPriorityInherit+0x90>)
 800ae4c:	440a      	add	r2, r1
 800ae4e:	4290      	cmp	r0, r2
 800ae50:	d005      	beq.n	800ae5e <xTaskPriorityInherit+0x42>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ae52:	4a15      	ldr	r2, [pc, #84]	; (800aea8 <xTaskPriorityInherit+0x8c>)
 800ae54:	6812      	ldr	r2, [r2, #0]
 800ae56:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800ae58:	62ea      	str	r2, [r5, #44]	; 0x2c
				xReturn = pdTRUE;
 800ae5a:	2001      	movs	r0, #1
	}
 800ae5c:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ae5e:	1d2c      	adds	r4, r5, #4
 800ae60:	4620      	mov	r0, r4
 800ae62:	f7fe fb33 	bl	80094cc <uxListRemove>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ae66:	4b10      	ldr	r3, [pc, #64]	; (800aea8 <xTaskPriorityInherit+0x8c>)
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae6c:	62eb      	str	r3, [r5, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800ae6e:	4a10      	ldr	r2, [pc, #64]	; (800aeb0 <xTaskPriorityInherit+0x94>)
 800ae70:	6812      	ldr	r2, [r2, #0]
 800ae72:	4293      	cmp	r3, r2
 800ae74:	d901      	bls.n	800ae7a <xTaskPriorityInherit+0x5e>
 800ae76:	4a0e      	ldr	r2, [pc, #56]	; (800aeb0 <xTaskPriorityInherit+0x94>)
 800ae78:	6013      	str	r3, [r2, #0]
 800ae7a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800ae7e:	009a      	lsls	r2, r3, #2
 800ae80:	4621      	mov	r1, r4
 800ae82:	480a      	ldr	r0, [pc, #40]	; (800aeac <xTaskPriorityInherit+0x90>)
 800ae84:	4410      	add	r0, r2
 800ae86:	f7fe fafb 	bl	8009480 <vListInsertEnd>
				xReturn = pdTRUE;
 800ae8a:	2001      	movs	r0, #1
 800ae8c:	e7e6      	b.n	800ae5c <xTaskPriorityInherit+0x40>
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800ae8e:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 800ae90:	4b05      	ldr	r3, [pc, #20]	; (800aea8 <xTaskPriorityInherit+0x8c>)
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae96:	429a      	cmp	r2, r3
 800ae98:	d201      	bcs.n	800ae9e <xTaskPriorityInherit+0x82>
					xReturn = pdTRUE;
 800ae9a:	2001      	movs	r0, #1
		return xReturn;
 800ae9c:	e7de      	b.n	800ae5c <xTaskPriorityInherit+0x40>
	BaseType_t xReturn = pdFALSE;
 800ae9e:	2000      	movs	r0, #0
 800aea0:	e7dc      	b.n	800ae5c <xTaskPriorityInherit+0x40>
 800aea2:	2000      	movs	r0, #0
	}
 800aea4:	4770      	bx	lr
 800aea6:	bf00      	nop
 800aea8:	20003ffc 	.word	0x20003ffc
 800aeac:	20004008 	.word	0x20004008
 800aeb0:	2000447c 	.word	0x2000447c

0800aeb4 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 800aeb4:	2800      	cmp	r0, #0
 800aeb6:	d038      	beq.n	800af2a <xTaskPriorityDisinherit+0x76>
	{
 800aeb8:	b538      	push	{r3, r4, r5, lr}
 800aeba:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 800aebc:	4a1e      	ldr	r2, [pc, #120]	; (800af38 <xTaskPriorityDisinherit+0x84>)
 800aebe:	6812      	ldr	r2, [r2, #0]
 800aec0:	4282      	cmp	r2, r0
 800aec2:	d008      	beq.n	800aed6 <xTaskPriorityDisinherit+0x22>
 800aec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aec8:	f383 8811 	msr	BASEPRI, r3
 800aecc:	f3bf 8f6f 	isb	sy
 800aed0:	f3bf 8f4f 	dsb	sy
 800aed4:	e7fe      	b.n	800aed4 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 800aed6:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800aed8:	b942      	cbnz	r2, 800aeec <xTaskPriorityDisinherit+0x38>
 800aeda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aede:	f383 8811 	msr	BASEPRI, r3
 800aee2:	f3bf 8f6f 	isb	sy
 800aee6:	f3bf 8f4f 	dsb	sy
 800aeea:	e7fe      	b.n	800aeea <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 800aeec:	3a01      	subs	r2, #1
 800aeee:	6502      	str	r2, [r0, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800aef0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 800aef2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800aef4:	4288      	cmp	r0, r1
 800aef6:	d01a      	beq.n	800af2e <xTaskPriorityDisinherit+0x7a>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800aef8:	b9da      	cbnz	r2, 800af32 <xTaskPriorityDisinherit+0x7e>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aefa:	1d25      	adds	r5, r4, #4
 800aefc:	4628      	mov	r0, r5
 800aefe:	f7fe fae5 	bl	80094cc <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800af02:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800af04:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af06:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800af0a:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 800af0c:	4a0b      	ldr	r2, [pc, #44]	; (800af3c <xTaskPriorityDisinherit+0x88>)
 800af0e:	6812      	ldr	r2, [r2, #0]
 800af10:	4293      	cmp	r3, r2
 800af12:	d901      	bls.n	800af18 <xTaskPriorityDisinherit+0x64>
 800af14:	4a09      	ldr	r2, [pc, #36]	; (800af3c <xTaskPriorityDisinherit+0x88>)
 800af16:	6013      	str	r3, [r2, #0]
 800af18:	4629      	mov	r1, r5
 800af1a:	4a09      	ldr	r2, [pc, #36]	; (800af40 <xTaskPriorityDisinherit+0x8c>)
 800af1c:	2014      	movs	r0, #20
 800af1e:	fb00 2003 	mla	r0, r0, r3, r2
 800af22:	f7fe faad 	bl	8009480 <vListInsertEnd>
					xReturn = pdTRUE;
 800af26:	2001      	movs	r0, #1
	}
 800af28:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
 800af2a:	2000      	movs	r0, #0
	}
 800af2c:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
 800af2e:	2000      	movs	r0, #0
 800af30:	e7fa      	b.n	800af28 <xTaskPriorityDisinherit+0x74>
 800af32:	2000      	movs	r0, #0
		return xReturn;
 800af34:	e7f8      	b.n	800af28 <xTaskPriorityDisinherit+0x74>
 800af36:	bf00      	nop
 800af38:	20003ffc 	.word	0x20003ffc
 800af3c:	2000447c 	.word	0x2000447c
 800af40:	20004008 	.word	0x20004008

0800af44 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 800af44:	2800      	cmp	r0, #0
 800af46:	d045      	beq.n	800afd4 <vTaskPriorityDisinheritAfterTimeout+0x90>
	{
 800af48:	b538      	push	{r3, r4, r5, lr}
 800af4a:	4603      	mov	r3, r0
			configASSERT( pxTCB->uxMutexesHeld );
 800af4c:	6d00      	ldr	r0, [r0, #80]	; 0x50
 800af4e:	b940      	cbnz	r0, 800af62 <vTaskPriorityDisinheritAfterTimeout+0x1e>
 800af50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af54:	f383 8811 	msr	BASEPRI, r3
 800af58:	f3bf 8f6f 	isb	sy
 800af5c:	f3bf 8f4f 	dsb	sy
 800af60:	e7fe      	b.n	800af60 <vTaskPriorityDisinheritAfterTimeout+0x1c>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800af62:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800af64:	428a      	cmp	r2, r1
 800af66:	d200      	bcs.n	800af6a <vTaskPriorityDisinheritAfterTimeout+0x26>
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800af68:	460a      	mov	r2, r1
			if( pxTCB->uxPriority != uxPriorityToUse )
 800af6a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800af6c:	4291      	cmp	r1, r2
 800af6e:	d001      	beq.n	800af74 <vTaskPriorityDisinheritAfterTimeout+0x30>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800af70:	2801      	cmp	r0, #1
 800af72:	d000      	beq.n	800af76 <vTaskPriorityDisinheritAfterTimeout+0x32>
	}
 800af74:	bd38      	pop	{r3, r4, r5, pc}
					configASSERT( pxTCB != pxCurrentTCB );
 800af76:	4818      	ldr	r0, [pc, #96]	; (800afd8 <vTaskPriorityDisinheritAfterTimeout+0x94>)
 800af78:	6800      	ldr	r0, [r0, #0]
 800af7a:	4298      	cmp	r0, r3
 800af7c:	d108      	bne.n	800af90 <vTaskPriorityDisinheritAfterTimeout+0x4c>
 800af7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af82:	f383 8811 	msr	BASEPRI, r3
 800af86:	f3bf 8f6f 	isb	sy
 800af8a:	f3bf 8f4f 	dsb	sy
 800af8e:	e7fe      	b.n	800af8e <vTaskPriorityDisinheritAfterTimeout+0x4a>
					pxTCB->uxPriority = uxPriorityToUse;
 800af90:	62da      	str	r2, [r3, #44]	; 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800af92:	6998      	ldr	r0, [r3, #24]
 800af94:	2800      	cmp	r0, #0
 800af96:	db02      	blt.n	800af9e <vTaskPriorityDisinheritAfterTimeout+0x5a>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af98:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 800af9c:	619a      	str	r2, [r3, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800af9e:	695a      	ldr	r2, [r3, #20]
 800afa0:	480e      	ldr	r0, [pc, #56]	; (800afdc <vTaskPriorityDisinheritAfterTimeout+0x98>)
 800afa2:	2414      	movs	r4, #20
 800afa4:	fb04 0101 	mla	r1, r4, r1, r0
 800afa8:	428a      	cmp	r2, r1
 800afaa:	d1e3      	bne.n	800af74 <vTaskPriorityDisinheritAfterTimeout+0x30>
 800afac:	461c      	mov	r4, r3
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800afae:	1d1d      	adds	r5, r3, #4
 800afb0:	4628      	mov	r0, r5
 800afb2:	f7fe fa8b 	bl	80094cc <uxListRemove>
						prvAddTaskToReadyList( pxTCB );
 800afb6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800afb8:	4a09      	ldr	r2, [pc, #36]	; (800afe0 <vTaskPriorityDisinheritAfterTimeout+0x9c>)
 800afba:	6812      	ldr	r2, [r2, #0]
 800afbc:	4293      	cmp	r3, r2
 800afbe:	d901      	bls.n	800afc4 <vTaskPriorityDisinheritAfterTimeout+0x80>
 800afc0:	4a07      	ldr	r2, [pc, #28]	; (800afe0 <vTaskPriorityDisinheritAfterTimeout+0x9c>)
 800afc2:	6013      	str	r3, [r2, #0]
 800afc4:	4629      	mov	r1, r5
 800afc6:	4a05      	ldr	r2, [pc, #20]	; (800afdc <vTaskPriorityDisinheritAfterTimeout+0x98>)
 800afc8:	2014      	movs	r0, #20
 800afca:	fb00 2003 	mla	r0, r0, r3, r2
 800afce:	f7fe fa57 	bl	8009480 <vListInsertEnd>
	}
 800afd2:	e7cf      	b.n	800af74 <vTaskPriorityDisinheritAfterTimeout+0x30>
 800afd4:	4770      	bx	lr
 800afd6:	bf00      	nop
 800afd8:	20003ffc 	.word	0x20003ffc
 800afdc:	20004008 	.word	0x20004008
 800afe0:	2000447c 	.word	0x2000447c

0800afe4 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 800afe4:	4b05      	ldr	r3, [pc, #20]	; (800affc <pvTaskIncrementMutexHeldCount+0x18>)
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	b123      	cbz	r3, 800aff4 <pvTaskIncrementMutexHeldCount+0x10>
			( pxCurrentTCB->uxMutexesHeld )++;
 800afea:	4b04      	ldr	r3, [pc, #16]	; (800affc <pvTaskIncrementMutexHeldCount+0x18>)
 800afec:	681a      	ldr	r2, [r3, #0]
 800afee:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800aff0:	3301      	adds	r3, #1
 800aff2:	6513      	str	r3, [r2, #80]	; 0x50
		return pxCurrentTCB;
 800aff4:	4b01      	ldr	r3, [pc, #4]	; (800affc <pvTaskIncrementMutexHeldCount+0x18>)
 800aff6:	6818      	ldr	r0, [r3, #0]
	}
 800aff8:	4770      	bx	lr
 800affa:	bf00      	nop
 800affc:	20003ffc 	.word	0x20003ffc

0800b000 <xTaskNotifyWait>:
	{
 800b000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b002:	4607      	mov	r7, r0
 800b004:	460d      	mov	r5, r1
 800b006:	4614      	mov	r4, r2
 800b008:	461e      	mov	r6, r3
		taskENTER_CRITICAL();
 800b00a:	f7fe fadb 	bl	80095c4 <vPortEnterCritical>
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800b00e:	4b20      	ldr	r3, [pc, #128]	; (800b090 <xTaskNotifyWait+0x90>)
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800b016:	b2db      	uxtb	r3, r3
 800b018:	2b02      	cmp	r3, #2
 800b01a:	d00a      	beq.n	800b032 <xTaskNotifyWait+0x32>
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800b01c:	4b1c      	ldr	r3, [pc, #112]	; (800b090 <xTaskNotifyWait+0x90>)
 800b01e:	681a      	ldr	r2, [r3, #0]
 800b020:	6d50      	ldr	r0, [r2, #84]	; 0x54
 800b022:	ea20 0007 	bic.w	r0, r0, r7
 800b026:	6550      	str	r0, [r2, #84]	; 0x54
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	2201      	movs	r2, #1
 800b02c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				if( xTicksToWait > ( TickType_t ) 0 )
 800b030:	b9ce      	cbnz	r6, 800b066 <xTaskNotifyWait+0x66>
		taskEXIT_CRITICAL();
 800b032:	f7fe fae9 	bl	8009608 <vPortExitCritical>
		taskENTER_CRITICAL();
 800b036:	f7fe fac5 	bl	80095c4 <vPortEnterCritical>
			if( pulNotificationValue != NULL )
 800b03a:	b11c      	cbz	r4, 800b044 <xTaskNotifyWait+0x44>
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800b03c:	4b14      	ldr	r3, [pc, #80]	; (800b090 <xTaskNotifyWait+0x90>)
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b042:	6023      	str	r3, [r4, #0]
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800b044:	4b12      	ldr	r3, [pc, #72]	; (800b090 <xTaskNotifyWait+0x90>)
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800b04c:	b2db      	uxtb	r3, r3
 800b04e:	2b02      	cmp	r3, #2
 800b050:	d016      	beq.n	800b080 <xTaskNotifyWait+0x80>
				xReturn = pdFALSE;
 800b052:	2400      	movs	r4, #0
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b054:	4b0e      	ldr	r3, [pc, #56]	; (800b090 <xTaskNotifyWait+0x90>)
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	2200      	movs	r2, #0
 800b05a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		taskEXIT_CRITICAL();
 800b05e:	f7fe fad3 	bl	8009608 <vPortExitCritical>
	}
 800b062:	4620      	mov	r0, r4
 800b064:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b066:	4611      	mov	r1, r2
 800b068:	4630      	mov	r0, r6
 800b06a:	f7ff fb09 	bl	800a680 <prvAddCurrentTaskToDelayedList>
					portYIELD_WITHIN_API();
 800b06e:	4b09      	ldr	r3, [pc, #36]	; (800b094 <xTaskNotifyWait+0x94>)
 800b070:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b074:	601a      	str	r2, [r3, #0]
 800b076:	f3bf 8f4f 	dsb	sy
 800b07a:	f3bf 8f6f 	isb	sy
 800b07e:	e7d8      	b.n	800b032 <xTaskNotifyWait+0x32>
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800b080:	4b03      	ldr	r3, [pc, #12]	; (800b090 <xTaskNotifyWait+0x90>)
 800b082:	681a      	ldr	r2, [r3, #0]
 800b084:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800b086:	ea23 0505 	bic.w	r5, r3, r5
 800b08a:	6555      	str	r5, [r2, #84]	; 0x54
				xReturn = pdTRUE;
 800b08c:	2401      	movs	r4, #1
 800b08e:	e7e1      	b.n	800b054 <xTaskNotifyWait+0x54>
 800b090:	20003ffc 	.word	0x20003ffc
 800b094:	e000ed04 	.word	0xe000ed04

0800b098 <xTaskGenericNotify>:
	{
 800b098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( xTaskToNotify );
 800b09a:	b940      	cbnz	r0, 800b0ae <xTaskGenericNotify+0x16>
 800b09c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0a0:	f383 8811 	msr	BASEPRI, r3
 800b0a4:	f3bf 8f6f 	isb	sy
 800b0a8:	f3bf 8f4f 	dsb	sy
 800b0ac:	e7fe      	b.n	800b0ac <xTaskGenericNotify+0x14>
 800b0ae:	4604      	mov	r4, r0
 800b0b0:	461f      	mov	r7, r3
 800b0b2:	4615      	mov	r5, r2
 800b0b4:	460e      	mov	r6, r1
		taskENTER_CRITICAL();
 800b0b6:	f7fe fa85 	bl	80095c4 <vPortEnterCritical>
			if( pulPreviousNotificationValue != NULL )
 800b0ba:	b10f      	cbz	r7, 800b0c0 <xTaskGenericNotify+0x28>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800b0bc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800b0be:	603b      	str	r3, [r7, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800b0c0:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 800b0c4:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800b0c6:	2202      	movs	r2, #2
 800b0c8:	f884 2058 	strb.w	r2, [r4, #88]	; 0x58
			switch( eAction )
 800b0cc:	1e6a      	subs	r2, r5, #1
 800b0ce:	2a03      	cmp	r2, #3
 800b0d0:	d81a      	bhi.n	800b108 <xTaskGenericNotify+0x70>
 800b0d2:	e8df f002 	tbb	[pc, r2]
 800b0d6:	0c02      	.short	0x0c02
 800b0d8:	1411      	.short	0x1411
					pxTCB->ulNotifiedValue |= ulValue;
 800b0da:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800b0dc:	4316      	orrs	r6, r2
 800b0de:	6566      	str	r6, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800b0e0:	2501      	movs	r5, #1
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b0e2:	2b01      	cmp	r3, #1
 800b0e4:	d014      	beq.n	800b110 <xTaskGenericNotify+0x78>
		taskEXIT_CRITICAL();
 800b0e6:	f7fe fa8f 	bl	8009608 <vPortExitCritical>
	}
 800b0ea:	4628      	mov	r0, r5
 800b0ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					( pxTCB->ulNotifiedValue )++;
 800b0ee:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800b0f0:	3201      	adds	r2, #1
 800b0f2:	6562      	str	r2, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800b0f4:	2501      	movs	r5, #1
					break;
 800b0f6:	e7f4      	b.n	800b0e2 <xTaskGenericNotify+0x4a>
					pxTCB->ulNotifiedValue = ulValue;
 800b0f8:	6566      	str	r6, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800b0fa:	2501      	movs	r5, #1
					break;
 800b0fc:	e7f1      	b.n	800b0e2 <xTaskGenericNotify+0x4a>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b0fe:	2b02      	cmp	r3, #2
 800b100:	d004      	beq.n	800b10c <xTaskGenericNotify+0x74>
						pxTCB->ulNotifiedValue = ulValue;
 800b102:	6566      	str	r6, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800b104:	2501      	movs	r5, #1
 800b106:	e7ec      	b.n	800b0e2 <xTaskGenericNotify+0x4a>
 800b108:	2501      	movs	r5, #1
 800b10a:	e7ea      	b.n	800b0e2 <xTaskGenericNotify+0x4a>
						xReturn = pdFAIL;
 800b10c:	2500      	movs	r5, #0
 800b10e:	e7e8      	b.n	800b0e2 <xTaskGenericNotify+0x4a>
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b110:	1d26      	adds	r6, r4, #4
 800b112:	4630      	mov	r0, r6
 800b114:	f7fe f9da 	bl	80094cc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800b118:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b11a:	4a14      	ldr	r2, [pc, #80]	; (800b16c <xTaskGenericNotify+0xd4>)
 800b11c:	6812      	ldr	r2, [r2, #0]
 800b11e:	4293      	cmp	r3, r2
 800b120:	d901      	bls.n	800b126 <xTaskGenericNotify+0x8e>
 800b122:	4a12      	ldr	r2, [pc, #72]	; (800b16c <xTaskGenericNotify+0xd4>)
 800b124:	6013      	str	r3, [r2, #0]
 800b126:	4631      	mov	r1, r6
 800b128:	4a11      	ldr	r2, [pc, #68]	; (800b170 <xTaskGenericNotify+0xd8>)
 800b12a:	2014      	movs	r0, #20
 800b12c:	fb00 2003 	mla	r0, r0, r3, r2
 800b130:	f7fe f9a6 	bl	8009480 <vListInsertEnd>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b134:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b136:	b143      	cbz	r3, 800b14a <xTaskGenericNotify+0xb2>
 800b138:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b13c:	f383 8811 	msr	BASEPRI, r3
 800b140:	f3bf 8f6f 	isb	sy
 800b144:	f3bf 8f4f 	dsb	sy
 800b148:	e7fe      	b.n	800b148 <xTaskGenericNotify+0xb0>
					prvResetNextTaskUnblockTime();
 800b14a:	f7ff f96f 	bl	800a42c <prvResetNextTaskUnblockTime>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b14e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800b150:	4b08      	ldr	r3, [pc, #32]	; (800b174 <xTaskGenericNotify+0xdc>)
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b156:	429a      	cmp	r2, r3
 800b158:	d9c5      	bls.n	800b0e6 <xTaskGenericNotify+0x4e>
					taskYIELD_IF_USING_PREEMPTION();
 800b15a:	4b07      	ldr	r3, [pc, #28]	; (800b178 <xTaskGenericNotify+0xe0>)
 800b15c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b160:	601a      	str	r2, [r3, #0]
 800b162:	f3bf 8f4f 	dsb	sy
 800b166:	f3bf 8f6f 	isb	sy
 800b16a:	e7bc      	b.n	800b0e6 <xTaskGenericNotify+0x4e>
 800b16c:	2000447c 	.word	0x2000447c
 800b170:	20004008 	.word	0x20004008
 800b174:	20003ffc 	.word	0x20003ffc
 800b178:	e000ed04 	.word	0xe000ed04

0800b17c <xTaskGenericNotifyFromISR>:
	{
 800b17c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b180:	9e08      	ldr	r6, [sp, #32]
		configASSERT( xTaskToNotify );
 800b182:	b940      	cbnz	r0, 800b196 <xTaskGenericNotifyFromISR+0x1a>
 800b184:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b188:	f383 8811 	msr	BASEPRI, r3
 800b18c:	f3bf 8f6f 	isb	sy
 800b190:	f3bf 8f4f 	dsb	sy
 800b194:	e7fe      	b.n	800b194 <xTaskGenericNotifyFromISR+0x18>
 800b196:	4604      	mov	r4, r0
 800b198:	4699      	mov	r9, r3
 800b19a:	4615      	mov	r5, r2
 800b19c:	4688      	mov	r8, r1
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b19e:	f7fe fb1f 	bl	80097e0 <vPortValidateInterruptPriority>
	__asm volatile
 800b1a2:	f3ef 8711 	mrs	r7, BASEPRI
 800b1a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1aa:	f383 8811 	msr	BASEPRI, r3
 800b1ae:	f3bf 8f6f 	isb	sy
 800b1b2:	f3bf 8f4f 	dsb	sy
			if( pulPreviousNotificationValue != NULL )
 800b1b6:	f1b9 0f00 	cmp.w	r9, #0
 800b1ba:	d002      	beq.n	800b1c2 <xTaskGenericNotifyFromISR+0x46>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800b1bc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800b1be:	f8c9 3000 	str.w	r3, [r9]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800b1c2:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 800b1c6:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800b1c8:	2202      	movs	r2, #2
 800b1ca:	f884 2058 	strb.w	r2, [r4, #88]	; 0x58
			switch( eAction )
 800b1ce:	1e6a      	subs	r2, r5, #1
 800b1d0:	2a03      	cmp	r2, #3
 800b1d2:	d81e      	bhi.n	800b212 <xTaskGenericNotifyFromISR+0x96>
 800b1d4:	e8df f002 	tbb	[pc, r2]
 800b1d8:	17130e02 	.word	0x17130e02
					pxTCB->ulNotifiedValue |= ulValue;
 800b1dc:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800b1de:	ea42 0208 	orr.w	r2, r2, r8
 800b1e2:	6562      	str	r2, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800b1e4:	2501      	movs	r5, #1
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b1e6:	2b01      	cmp	r3, #1
 800b1e8:	d017      	beq.n	800b21a <xTaskGenericNotifyFromISR+0x9e>
	__asm volatile
 800b1ea:	f387 8811 	msr	BASEPRI, r7
	}
 800b1ee:	4628      	mov	r0, r5
 800b1f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					( pxTCB->ulNotifiedValue )++;
 800b1f4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800b1f6:	3201      	adds	r2, #1
 800b1f8:	6562      	str	r2, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800b1fa:	2501      	movs	r5, #1
					break;
 800b1fc:	e7f3      	b.n	800b1e6 <xTaskGenericNotifyFromISR+0x6a>
					pxTCB->ulNotifiedValue = ulValue;
 800b1fe:	f8c4 8054 	str.w	r8, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800b202:	2501      	movs	r5, #1
					break;
 800b204:	e7ef      	b.n	800b1e6 <xTaskGenericNotifyFromISR+0x6a>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b206:	2b02      	cmp	r3, #2
 800b208:	d005      	beq.n	800b216 <xTaskGenericNotifyFromISR+0x9a>
						pxTCB->ulNotifiedValue = ulValue;
 800b20a:	f8c4 8054 	str.w	r8, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800b20e:	2501      	movs	r5, #1
 800b210:	e7e9      	b.n	800b1e6 <xTaskGenericNotifyFromISR+0x6a>
 800b212:	2501      	movs	r5, #1
 800b214:	e7e7      	b.n	800b1e6 <xTaskGenericNotifyFromISR+0x6a>
						xReturn = pdFAIL;
 800b216:	2500      	movs	r5, #0
 800b218:	e7e5      	b.n	800b1e6 <xTaskGenericNotifyFromISR+0x6a>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b21a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b21c:	b143      	cbz	r3, 800b230 <xTaskGenericNotifyFromISR+0xb4>
	__asm volatile
 800b21e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b222:	f383 8811 	msr	BASEPRI, r3
 800b226:	f3bf 8f6f 	isb	sy
 800b22a:	f3bf 8f4f 	dsb	sy
 800b22e:	e7fe      	b.n	800b22e <xTaskGenericNotifyFromISR+0xb2>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b230:	4b14      	ldr	r3, [pc, #80]	; (800b284 <xTaskGenericNotifyFromISR+0x108>)
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	b9e3      	cbnz	r3, 800b270 <xTaskGenericNotifyFromISR+0xf4>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b236:	f104 0804 	add.w	r8, r4, #4
 800b23a:	4640      	mov	r0, r8
 800b23c:	f7fe f946 	bl	80094cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b240:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b242:	4a11      	ldr	r2, [pc, #68]	; (800b288 <xTaskGenericNotifyFromISR+0x10c>)
 800b244:	6812      	ldr	r2, [r2, #0]
 800b246:	4293      	cmp	r3, r2
 800b248:	d901      	bls.n	800b24e <xTaskGenericNotifyFromISR+0xd2>
 800b24a:	4a0f      	ldr	r2, [pc, #60]	; (800b288 <xTaskGenericNotifyFromISR+0x10c>)
 800b24c:	6013      	str	r3, [r2, #0]
 800b24e:	4641      	mov	r1, r8
 800b250:	4a0e      	ldr	r2, [pc, #56]	; (800b28c <xTaskGenericNotifyFromISR+0x110>)
 800b252:	2014      	movs	r0, #20
 800b254:	fb00 2003 	mla	r0, r0, r3, r2
 800b258:	f7fe f912 	bl	8009480 <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b25c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800b25e:	4b0c      	ldr	r3, [pc, #48]	; (800b290 <xTaskGenericNotifyFromISR+0x114>)
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b264:	429a      	cmp	r2, r3
 800b266:	d9c0      	bls.n	800b1ea <xTaskGenericNotifyFromISR+0x6e>
					if( pxHigherPriorityTaskWoken != NULL )
 800b268:	b146      	cbz	r6, 800b27c <xTaskGenericNotifyFromISR+0x100>
						*pxHigherPriorityTaskWoken = pdTRUE;
 800b26a:	2301      	movs	r3, #1
 800b26c:	6033      	str	r3, [r6, #0]
 800b26e:	e7bc      	b.n	800b1ea <xTaskGenericNotifyFromISR+0x6e>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800b270:	f104 0118 	add.w	r1, r4, #24
 800b274:	4807      	ldr	r0, [pc, #28]	; (800b294 <xTaskGenericNotifyFromISR+0x118>)
 800b276:	f7fe f903 	bl	8009480 <vListInsertEnd>
 800b27a:	e7ef      	b.n	800b25c <xTaskGenericNotifyFromISR+0xe0>
						xYieldPending = pdTRUE;
 800b27c:	4b06      	ldr	r3, [pc, #24]	; (800b298 <xTaskGenericNotifyFromISR+0x11c>)
 800b27e:	2201      	movs	r2, #1
 800b280:	601a      	str	r2, [r3, #0]
 800b282:	e7b2      	b.n	800b1ea <xTaskGenericNotifyFromISR+0x6e>
 800b284:	20004474 	.word	0x20004474
 800b288:	2000447c 	.word	0x2000447c
 800b28c:	20004008 	.word	0x20004008
 800b290:	20003ffc 	.word	0x20003ffc
 800b294:	200044b0 	.word	0x200044b0
 800b298:	200044f4 	.word	0x200044f4

0800b29c <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b29c:	4b06      	ldr	r3, [pc, #24]	; (800b2b8 <prvGetNextExpireTime+0x1c>)
 800b29e:	681a      	ldr	r2, [r3, #0]
 800b2a0:	6813      	ldr	r3, [r2, #0]
 800b2a2:	fab3 f383 	clz	r3, r3
 800b2a6:	095b      	lsrs	r3, r3, #5
 800b2a8:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b2aa:	b913      	cbnz	r3, 800b2b2 <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b2ac:	68d3      	ldr	r3, [r2, #12]
 800b2ae:	6818      	ldr	r0, [r3, #0]
 800b2b0:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b2b2:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
 800b2b4:	4770      	bx	lr
 800b2b6:	bf00      	nop
 800b2b8:	200044f8 	.word	0x200044f8

0800b2bc <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b2bc:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b2be:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b2c0:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b2c2:	4291      	cmp	r1, r2
 800b2c4:	d80c      	bhi.n	800b2e0 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b2c6:	1ad2      	subs	r2, r2, r3
 800b2c8:	6983      	ldr	r3, [r0, #24]
 800b2ca:	429a      	cmp	r2, r3
 800b2cc:	d301      	bcc.n	800b2d2 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b2ce:	2001      	movs	r0, #1
 800b2d0:	e010      	b.n	800b2f4 <prvInsertTimerInActiveList+0x38>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b2d2:	1d01      	adds	r1, r0, #4
 800b2d4:	4b09      	ldr	r3, [pc, #36]	; (800b2fc <prvInsertTimerInActiveList+0x40>)
 800b2d6:	6818      	ldr	r0, [r3, #0]
 800b2d8:	f7fe f8de 	bl	8009498 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 800b2dc:	2000      	movs	r0, #0
 800b2de:	e009      	b.n	800b2f4 <prvInsertTimerInActiveList+0x38>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b2e0:	429a      	cmp	r2, r3
 800b2e2:	d201      	bcs.n	800b2e8 <prvInsertTimerInActiveList+0x2c>
 800b2e4:	4299      	cmp	r1, r3
 800b2e6:	d206      	bcs.n	800b2f6 <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b2e8:	1d01      	adds	r1, r0, #4
 800b2ea:	4b05      	ldr	r3, [pc, #20]	; (800b300 <prvInsertTimerInActiveList+0x44>)
 800b2ec:	6818      	ldr	r0, [r3, #0]
 800b2ee:	f7fe f8d3 	bl	8009498 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 800b2f2:	2000      	movs	r0, #0
		}
	}

	return xProcessTimerNow;
}
 800b2f4:	bd08      	pop	{r3, pc}
			xProcessTimerNow = pdTRUE;
 800b2f6:	2001      	movs	r0, #1
	return xProcessTimerNow;
 800b2f8:	e7fc      	b.n	800b2f4 <prvInsertTimerInActiveList+0x38>
 800b2fa:	bf00      	nop
 800b2fc:	200044fc 	.word	0x200044fc
 800b300:	200044f8 	.word	0x200044f8

0800b304 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b304:	b530      	push	{r4, r5, lr}
 800b306:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b308:	f7fe f95c 	bl	80095c4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b30c:	4b11      	ldr	r3, [pc, #68]	; (800b354 <prvCheckForValidListAndQueue+0x50>)
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	b11b      	cbz	r3, 800b31a <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b312:	f7fe f979 	bl	8009608 <vPortExitCritical>
}
 800b316:	b003      	add	sp, #12
 800b318:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
 800b31a:	4d0f      	ldr	r5, [pc, #60]	; (800b358 <prvCheckForValidListAndQueue+0x54>)
 800b31c:	4628      	mov	r0, r5
 800b31e:	f7fe f8a1 	bl	8009464 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b322:	4c0e      	ldr	r4, [pc, #56]	; (800b35c <prvCheckForValidListAndQueue+0x58>)
 800b324:	4620      	mov	r0, r4
 800b326:	f7fe f89d 	bl	8009464 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b32a:	4b0d      	ldr	r3, [pc, #52]	; (800b360 <prvCheckForValidListAndQueue+0x5c>)
 800b32c:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b32e:	4b0d      	ldr	r3, [pc, #52]	; (800b364 <prvCheckForValidListAndQueue+0x60>)
 800b330:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b332:	2300      	movs	r3, #0
 800b334:	9300      	str	r3, [sp, #0]
 800b336:	4b0c      	ldr	r3, [pc, #48]	; (800b368 <prvCheckForValidListAndQueue+0x64>)
 800b338:	4a0c      	ldr	r2, [pc, #48]	; (800b36c <prvCheckForValidListAndQueue+0x68>)
 800b33a:	2110      	movs	r1, #16
 800b33c:	200a      	movs	r0, #10
 800b33e:	f7fe fb7a 	bl	8009a36 <xQueueGenericCreateStatic>
 800b342:	4b04      	ldr	r3, [pc, #16]	; (800b354 <prvCheckForValidListAndQueue+0x50>)
 800b344:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
 800b346:	2800      	cmp	r0, #0
 800b348:	d0e3      	beq.n	800b312 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b34a:	4909      	ldr	r1, [pc, #36]	; (800b370 <prvCheckForValidListAndQueue+0x6c>)
 800b34c:	f7fe ffde 	bl	800a30c <vQueueAddToRegistry>
 800b350:	e7df      	b.n	800b312 <prvCheckForValidListAndQueue+0xe>
 800b352:	bf00      	nop
 800b354:	2000461c 	.word	0x2000461c
 800b358:	200045a0 	.word	0x200045a0
 800b35c:	200045b4 	.word	0x200045b4
 800b360:	200044f8 	.word	0x200044f8
 800b364:	200044fc 	.word	0x200044fc
 800b368:	200045cc 	.word	0x200045cc
 800b36c:	20004500 	.word	0x20004500
 800b370:	0800e668 	.word	0x0800e668

0800b374 <xTimerCreateTimerTask>:
{
 800b374:	b510      	push	{r4, lr}
 800b376:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 800b378:	f7ff ffc4 	bl	800b304 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 800b37c:	4b12      	ldr	r3, [pc, #72]	; (800b3c8 <xTimerCreateTimerTask+0x54>)
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	b1cb      	cbz	r3, 800b3b6 <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b382:	2400      	movs	r4, #0
 800b384:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b386:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b388:	aa07      	add	r2, sp, #28
 800b38a:	a906      	add	r1, sp, #24
 800b38c:	a805      	add	r0, sp, #20
 800b38e:	f7fd ff41 	bl	8009214 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b392:	9b05      	ldr	r3, [sp, #20]
 800b394:	9302      	str	r3, [sp, #8]
 800b396:	9b06      	ldr	r3, [sp, #24]
 800b398:	9301      	str	r3, [sp, #4]
 800b39a:	2302      	movs	r3, #2
 800b39c:	9300      	str	r3, [sp, #0]
 800b39e:	4623      	mov	r3, r4
 800b3a0:	9a07      	ldr	r2, [sp, #28]
 800b3a2:	490a      	ldr	r1, [pc, #40]	; (800b3cc <xTimerCreateTimerTask+0x58>)
 800b3a4:	480a      	ldr	r0, [pc, #40]	; (800b3d0 <xTimerCreateTimerTask+0x5c>)
 800b3a6:	f7ff f9a9 	bl	800a6fc <xTaskCreateStatic>
 800b3aa:	4b0a      	ldr	r3, [pc, #40]	; (800b3d4 <xTimerCreateTimerTask+0x60>)
 800b3ac:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 800b3ae:	b110      	cbz	r0, 800b3b6 <xTimerCreateTimerTask+0x42>
}
 800b3b0:	2001      	movs	r0, #1
 800b3b2:	b008      	add	sp, #32
 800b3b4:	bd10      	pop	{r4, pc}
 800b3b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3ba:	f383 8811 	msr	BASEPRI, r3
 800b3be:	f3bf 8f6f 	isb	sy
 800b3c2:	f3bf 8f4f 	dsb	sy
 800b3c6:	e7fe      	b.n	800b3c6 <xTimerCreateTimerTask+0x52>
 800b3c8:	2000461c 	.word	0x2000461c
 800b3cc:	0800e670 	.word	0x0800e670
 800b3d0:	0800b6b9 	.word	0x0800b6b9
 800b3d4:	20004620 	.word	0x20004620

0800b3d8 <xTimerGenericCommand>:
	configASSERT( xTimer );
 800b3d8:	b1c8      	cbz	r0, 800b40e <xTimerGenericCommand+0x36>
{
 800b3da:	b530      	push	{r4, r5, lr}
 800b3dc:	b085      	sub	sp, #20
 800b3de:	4615      	mov	r5, r2
 800b3e0:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
 800b3e2:	4a17      	ldr	r2, [pc, #92]	; (800b440 <xTimerGenericCommand+0x68>)
 800b3e4:	6810      	ldr	r0, [r2, #0]
 800b3e6:	b340      	cbz	r0, 800b43a <xTimerGenericCommand+0x62>
 800b3e8:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
 800b3ea:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b3ec:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800b3ee:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b3f0:	2905      	cmp	r1, #5
 800b3f2:	dc1d      	bgt.n	800b430 <xTimerGenericCommand+0x58>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b3f4:	f7ff fd02 	bl	800adfc <xTaskGetSchedulerState>
 800b3f8:	2802      	cmp	r0, #2
 800b3fa:	d011      	beq.n	800b420 <xTimerGenericCommand+0x48>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	461a      	mov	r2, r3
 800b400:	4669      	mov	r1, sp
 800b402:	480f      	ldr	r0, [pc, #60]	; (800b440 <xTimerGenericCommand+0x68>)
 800b404:	6800      	ldr	r0, [r0, #0]
 800b406:	f7fe fbcb 	bl	8009ba0 <xQueueGenericSend>
}
 800b40a:	b005      	add	sp, #20
 800b40c:	bd30      	pop	{r4, r5, pc}
 800b40e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b412:	f383 8811 	msr	BASEPRI, r3
 800b416:	f3bf 8f6f 	isb	sy
 800b41a:	f3bf 8f4f 	dsb	sy
 800b41e:	e7fe      	b.n	800b41e <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b420:	2300      	movs	r3, #0
 800b422:	9a08      	ldr	r2, [sp, #32]
 800b424:	4669      	mov	r1, sp
 800b426:	4806      	ldr	r0, [pc, #24]	; (800b440 <xTimerGenericCommand+0x68>)
 800b428:	6800      	ldr	r0, [r0, #0]
 800b42a:	f7fe fbb9 	bl	8009ba0 <xQueueGenericSend>
 800b42e:	e7ec      	b.n	800b40a <xTimerGenericCommand+0x32>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b430:	2300      	movs	r3, #0
 800b432:	4669      	mov	r1, sp
 800b434:	f7fe fcb8 	bl	8009da8 <xQueueGenericSendFromISR>
 800b438:	e7e7      	b.n	800b40a <xTimerGenericCommand+0x32>
BaseType_t xReturn = pdFAIL;
 800b43a:	2000      	movs	r0, #0
	return xReturn;
 800b43c:	e7e5      	b.n	800b40a <xTimerGenericCommand+0x32>
 800b43e:	bf00      	nop
 800b440:	2000461c 	.word	0x2000461c

0800b444 <prvSwitchTimerLists>:
{
 800b444:	b570      	push	{r4, r5, r6, lr}
 800b446:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b448:	4b1a      	ldr	r3, [pc, #104]	; (800b4b4 <prvSwitchTimerLists+0x70>)
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	681a      	ldr	r2, [r3, #0]
 800b44e:	b352      	cbz	r2, 800b4a6 <prvSwitchTimerLists+0x62>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b450:	68db      	ldr	r3, [r3, #12]
 800b452:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b454:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b456:	1d25      	adds	r5, r4, #4
 800b458:	4628      	mov	r0, r5
 800b45a:	f7fe f837 	bl	80094cc <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b45e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b460:	4620      	mov	r0, r4
 800b462:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800b464:	69e3      	ldr	r3, [r4, #28]
 800b466:	2b01      	cmp	r3, #1
 800b468:	d1ee      	bne.n	800b448 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b46a:	69a3      	ldr	r3, [r4, #24]
 800b46c:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 800b46e:	429e      	cmp	r6, r3
 800b470:	d207      	bcs.n	800b482 <prvSwitchTimerLists+0x3e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b472:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b474:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b476:	4629      	mov	r1, r5
 800b478:	4b0e      	ldr	r3, [pc, #56]	; (800b4b4 <prvSwitchTimerLists+0x70>)
 800b47a:	6818      	ldr	r0, [r3, #0]
 800b47c:	f7fe f80c 	bl	8009498 <vListInsert>
 800b480:	e7e2      	b.n	800b448 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b482:	2100      	movs	r1, #0
 800b484:	9100      	str	r1, [sp, #0]
 800b486:	460b      	mov	r3, r1
 800b488:	4632      	mov	r2, r6
 800b48a:	4620      	mov	r0, r4
 800b48c:	f7ff ffa4 	bl	800b3d8 <xTimerGenericCommand>
				configASSERT( xResult );
 800b490:	2800      	cmp	r0, #0
 800b492:	d1d9      	bne.n	800b448 <prvSwitchTimerLists+0x4>
 800b494:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b498:	f383 8811 	msr	BASEPRI, r3
 800b49c:	f3bf 8f6f 	isb	sy
 800b4a0:	f3bf 8f4f 	dsb	sy
 800b4a4:	e7fe      	b.n	800b4a4 <prvSwitchTimerLists+0x60>
	pxCurrentTimerList = pxOverflowTimerList;
 800b4a6:	4a04      	ldr	r2, [pc, #16]	; (800b4b8 <prvSwitchTimerLists+0x74>)
 800b4a8:	6810      	ldr	r0, [r2, #0]
 800b4aa:	4902      	ldr	r1, [pc, #8]	; (800b4b4 <prvSwitchTimerLists+0x70>)
 800b4ac:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 800b4ae:	6013      	str	r3, [r2, #0]
}
 800b4b0:	b002      	add	sp, #8
 800b4b2:	bd70      	pop	{r4, r5, r6, pc}
 800b4b4:	200044f8 	.word	0x200044f8
 800b4b8:	200044fc 	.word	0x200044fc

0800b4bc <prvSampleTimeNow>:
{
 800b4bc:	b538      	push	{r3, r4, r5, lr}
 800b4be:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
 800b4c0:	f7ff f9da 	bl	800a878 <xTaskGetTickCount>
 800b4c4:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
 800b4c6:	4b07      	ldr	r3, [pc, #28]	; (800b4e4 <prvSampleTimeNow+0x28>)
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	4283      	cmp	r3, r0
 800b4cc:	d805      	bhi.n	800b4da <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
 800b4d2:	4b04      	ldr	r3, [pc, #16]	; (800b4e4 <prvSampleTimeNow+0x28>)
 800b4d4:	601c      	str	r4, [r3, #0]
}
 800b4d6:	4620      	mov	r0, r4
 800b4d8:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
 800b4da:	f7ff ffb3 	bl	800b444 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b4de:	2301      	movs	r3, #1
 800b4e0:	602b      	str	r3, [r5, #0]
 800b4e2:	e7f6      	b.n	800b4d2 <prvSampleTimeNow+0x16>
 800b4e4:	200045c8 	.word	0x200045c8

0800b4e8 <prvProcessExpiredTimer>:
{
 800b4e8:	b570      	push	{r4, r5, r6, lr}
 800b4ea:	b082      	sub	sp, #8
 800b4ec:	4605      	mov	r5, r0
 800b4ee:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b4f0:	4b14      	ldr	r3, [pc, #80]	; (800b544 <prvProcessExpiredTimer+0x5c>)
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	68db      	ldr	r3, [r3, #12]
 800b4f6:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b4f8:	1d20      	adds	r0, r4, #4
 800b4fa:	f7fd ffe7 	bl	80094cc <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800b4fe:	69e3      	ldr	r3, [r4, #28]
 800b500:	2b01      	cmp	r3, #1
 800b502:	d004      	beq.n	800b50e <prvProcessExpiredTimer+0x26>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b504:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b506:	4620      	mov	r0, r4
 800b508:	4798      	blx	r3
}
 800b50a:	b002      	add	sp, #8
 800b50c:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b50e:	69a1      	ldr	r1, [r4, #24]
 800b510:	462b      	mov	r3, r5
 800b512:	4632      	mov	r2, r6
 800b514:	4429      	add	r1, r5
 800b516:	4620      	mov	r0, r4
 800b518:	f7ff fed0 	bl	800b2bc <prvInsertTimerInActiveList>
 800b51c:	2800      	cmp	r0, #0
 800b51e:	d0f1      	beq.n	800b504 <prvProcessExpiredTimer+0x1c>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b520:	2100      	movs	r1, #0
 800b522:	9100      	str	r1, [sp, #0]
 800b524:	460b      	mov	r3, r1
 800b526:	462a      	mov	r2, r5
 800b528:	4620      	mov	r0, r4
 800b52a:	f7ff ff55 	bl	800b3d8 <xTimerGenericCommand>
			configASSERT( xResult );
 800b52e:	2800      	cmp	r0, #0
 800b530:	d1e8      	bne.n	800b504 <prvProcessExpiredTimer+0x1c>
 800b532:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b536:	f383 8811 	msr	BASEPRI, r3
 800b53a:	f3bf 8f6f 	isb	sy
 800b53e:	f3bf 8f4f 	dsb	sy
 800b542:	e7fe      	b.n	800b542 <prvProcessExpiredTimer+0x5a>
 800b544:	200044f8 	.word	0x200044f8

0800b548 <prvProcessTimerOrBlockTask>:
{
 800b548:	b570      	push	{r4, r5, r6, lr}
 800b54a:	b082      	sub	sp, #8
 800b54c:	4606      	mov	r6, r0
 800b54e:	460c      	mov	r4, r1
	vTaskSuspendAll();
 800b550:	f7ff f98a 	bl	800a868 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b554:	a801      	add	r0, sp, #4
 800b556:	f7ff ffb1 	bl	800b4bc <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 800b55a:	9b01      	ldr	r3, [sp, #4]
 800b55c:	bb1b      	cbnz	r3, 800b5a6 <prvProcessTimerOrBlockTask+0x5e>
 800b55e:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b560:	b90c      	cbnz	r4, 800b566 <prvProcessTimerOrBlockTask+0x1e>
 800b562:	42b0      	cmp	r0, r6
 800b564:	d218      	bcs.n	800b598 <prvProcessTimerOrBlockTask+0x50>
				if( xListWasEmpty != pdFALSE )
 800b566:	b12c      	cbz	r4, 800b574 <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b568:	4b11      	ldr	r3, [pc, #68]	; (800b5b0 <prvProcessTimerOrBlockTask+0x68>)
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	681c      	ldr	r4, [r3, #0]
 800b56e:	fab4 f484 	clz	r4, r4
 800b572:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b574:	4622      	mov	r2, r4
 800b576:	1b71      	subs	r1, r6, r5
 800b578:	4b0e      	ldr	r3, [pc, #56]	; (800b5b4 <prvProcessTimerOrBlockTask+0x6c>)
 800b57a:	6818      	ldr	r0, [r3, #0]
 800b57c:	f7fe ff06 	bl	800a38c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b580:	f7ff fa26 	bl	800a9d0 <xTaskResumeAll>
 800b584:	b988      	cbnz	r0, 800b5aa <prvProcessTimerOrBlockTask+0x62>
					portYIELD_WITHIN_API();
 800b586:	4b0c      	ldr	r3, [pc, #48]	; (800b5b8 <prvProcessTimerOrBlockTask+0x70>)
 800b588:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b58c:	601a      	str	r2, [r3, #0]
 800b58e:	f3bf 8f4f 	dsb	sy
 800b592:	f3bf 8f6f 	isb	sy
 800b596:	e008      	b.n	800b5aa <prvProcessTimerOrBlockTask+0x62>
				( void ) xTaskResumeAll();
 800b598:	f7ff fa1a 	bl	800a9d0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b59c:	4629      	mov	r1, r5
 800b59e:	4630      	mov	r0, r6
 800b5a0:	f7ff ffa2 	bl	800b4e8 <prvProcessExpiredTimer>
 800b5a4:	e001      	b.n	800b5aa <prvProcessTimerOrBlockTask+0x62>
			( void ) xTaskResumeAll();
 800b5a6:	f7ff fa13 	bl	800a9d0 <xTaskResumeAll>
}
 800b5aa:	b002      	add	sp, #8
 800b5ac:	bd70      	pop	{r4, r5, r6, pc}
 800b5ae:	bf00      	nop
 800b5b0:	200044fc 	.word	0x200044fc
 800b5b4:	2000461c 	.word	0x2000461c
 800b5b8:	e000ed04 	.word	0xe000ed04

0800b5bc <prvProcessReceivedCommands>:
{
 800b5bc:	b530      	push	{r4, r5, lr}
 800b5be:	b089      	sub	sp, #36	; 0x24
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b5c0:	e002      	b.n	800b5c8 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b5c2:	9b04      	ldr	r3, [sp, #16]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	da0f      	bge.n	800b5e8 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b5c8:	2200      	movs	r2, #0
 800b5ca:	a904      	add	r1, sp, #16
 800b5cc:	4b39      	ldr	r3, [pc, #228]	; (800b6b4 <prvProcessReceivedCommands+0xf8>)
 800b5ce:	6818      	ldr	r0, [r3, #0]
 800b5d0:	f7fe fcaa 	bl	8009f28 <xQueueReceive>
 800b5d4:	2800      	cmp	r0, #0
 800b5d6:	d06a      	beq.n	800b6ae <prvProcessReceivedCommands+0xf2>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b5d8:	9b04      	ldr	r3, [sp, #16]
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	daf1      	bge.n	800b5c2 <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b5de:	9907      	ldr	r1, [sp, #28]
 800b5e0:	9806      	ldr	r0, [sp, #24]
 800b5e2:	9b05      	ldr	r3, [sp, #20]
 800b5e4:	4798      	blx	r3
 800b5e6:	e7ec      	b.n	800b5c2 <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b5e8:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b5ea:	6963      	ldr	r3, [r4, #20]
 800b5ec:	b113      	cbz	r3, 800b5f4 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b5ee:	1d20      	adds	r0, r4, #4
 800b5f0:	f7fd ff6c 	bl	80094cc <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b5f4:	a803      	add	r0, sp, #12
 800b5f6:	f7ff ff61 	bl	800b4bc <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 800b5fa:	9b04      	ldr	r3, [sp, #16]
 800b5fc:	2b09      	cmp	r3, #9
 800b5fe:	d8e3      	bhi.n	800b5c8 <prvProcessReceivedCommands+0xc>
 800b600:	a201      	add	r2, pc, #4	; (adr r2, 800b608 <prvProcessReceivedCommands+0x4c>)
 800b602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b606:	bf00      	nop
 800b608:	0800b631 	.word	0x0800b631
 800b60c:	0800b631 	.word	0x0800b631
 800b610:	0800b631 	.word	0x0800b631
 800b614:	0800b5c9 	.word	0x0800b5c9
 800b618:	0800b679 	.word	0x0800b679
 800b61c:	0800b69f 	.word	0x0800b69f
 800b620:	0800b631 	.word	0x0800b631
 800b624:	0800b631 	.word	0x0800b631
 800b628:	0800b5c9 	.word	0x0800b5c9
 800b62c:	0800b679 	.word	0x0800b679
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b630:	9905      	ldr	r1, [sp, #20]
 800b632:	69a5      	ldr	r5, [r4, #24]
 800b634:	460b      	mov	r3, r1
 800b636:	4602      	mov	r2, r0
 800b638:	4429      	add	r1, r5
 800b63a:	4620      	mov	r0, r4
 800b63c:	f7ff fe3e 	bl	800b2bc <prvInsertTimerInActiveList>
 800b640:	2800      	cmp	r0, #0
 800b642:	d0c1      	beq.n	800b5c8 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b644:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b646:	4620      	mov	r0, r4
 800b648:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800b64a:	69e3      	ldr	r3, [r4, #28]
 800b64c:	2b01      	cmp	r3, #1
 800b64e:	d1bb      	bne.n	800b5c8 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b650:	69a2      	ldr	r2, [r4, #24]
 800b652:	2100      	movs	r1, #0
 800b654:	9100      	str	r1, [sp, #0]
 800b656:	460b      	mov	r3, r1
 800b658:	9805      	ldr	r0, [sp, #20]
 800b65a:	4402      	add	r2, r0
 800b65c:	4620      	mov	r0, r4
 800b65e:	f7ff febb 	bl	800b3d8 <xTimerGenericCommand>
							configASSERT( xResult );
 800b662:	2800      	cmp	r0, #0
 800b664:	d1b0      	bne.n	800b5c8 <prvProcessReceivedCommands+0xc>
 800b666:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b66a:	f383 8811 	msr	BASEPRI, r3
 800b66e:	f3bf 8f6f 	isb	sy
 800b672:	f3bf 8f4f 	dsb	sy
 800b676:	e7fe      	b.n	800b676 <prvProcessReceivedCommands+0xba>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b678:	9905      	ldr	r1, [sp, #20]
 800b67a:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b67c:	b131      	cbz	r1, 800b68c <prvProcessReceivedCommands+0xd0>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b67e:	4603      	mov	r3, r0
 800b680:	4602      	mov	r2, r0
 800b682:	4401      	add	r1, r0
 800b684:	4620      	mov	r0, r4
 800b686:	f7ff fe19 	bl	800b2bc <prvInsertTimerInActiveList>
					break;
 800b68a:	e79d      	b.n	800b5c8 <prvProcessReceivedCommands+0xc>
 800b68c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b690:	f383 8811 	msr	BASEPRI, r3
 800b694:	f3bf 8f6f 	isb	sy
 800b698:	f3bf 8f4f 	dsb	sy
 800b69c:	e7fe      	b.n	800b69c <prvProcessReceivedCommands+0xe0>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800b69e:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d190      	bne.n	800b5c8 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
 800b6a6:	4620      	mov	r0, r4
 800b6a8:	f7fd fea4 	bl	80093f4 <vPortFree>
 800b6ac:	e78c      	b.n	800b5c8 <prvProcessReceivedCommands+0xc>
}
 800b6ae:	b009      	add	sp, #36	; 0x24
 800b6b0:	bd30      	pop	{r4, r5, pc}
 800b6b2:	bf00      	nop
 800b6b4:	2000461c 	.word	0x2000461c

0800b6b8 <prvTimerTask>:
{
 800b6b8:	b500      	push	{lr}
 800b6ba:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b6bc:	a801      	add	r0, sp, #4
 800b6be:	f7ff fded 	bl	800b29c <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b6c2:	9901      	ldr	r1, [sp, #4]
 800b6c4:	f7ff ff40 	bl	800b548 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
 800b6c8:	f7ff ff78 	bl	800b5bc <prvProcessReceivedCommands>
 800b6cc:	e7f6      	b.n	800b6bc <prvTimerTask+0x4>

0800b6ce <otCoapHeaderInit>:


#if OPENTHREAD_ENABLE_APPLICATION_COAP

void otCoapHeaderInit(otCoapHeader *aHeader, otCoapType aType, otCoapCode aCode)
{
 800b6ce:	b570      	push	{r4, r5, r6, lr}
 800b6d0:	4606      	mov	r6, r0
 800b6d2:	460d      	mov	r5, r1
 800b6d4:	4614      	mov	r4, r2
    Pre_OtCmdProcessing();
 800b6d6:	f001 fb93 	bl	800ce00 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800b6da:	f001 fb5f 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_INIT;
 800b6de:	2300      	movs	r3, #0
 800b6e0:	f06f 0260 	mvn.w	r2, #96	; 0x60
 800b6e4:	7002      	strb	r2, [r0, #0]
 800b6e6:	7043      	strb	r3, [r0, #1]
 800b6e8:	7083      	strb	r3, [r0, #2]
 800b6ea:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=3;
 800b6ec:	2203      	movs	r2, #3
 800b6ee:	7102      	strb	r2, [r0, #4]
 800b6f0:	7143      	strb	r3, [r0, #5]
 800b6f2:	7183      	strb	r3, [r0, #6]
 800b6f4:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 800b6f6:	6086      	str	r6, [r0, #8]
    p_ot_req->Data[1] = aType;
 800b6f8:	60c5      	str	r5, [r0, #12]
    p_ot_req->Data[2] = (otCoapCode) aCode;
 800b6fa:	6104      	str	r4, [r0, #16]

    Ot_Cmd_Transfer();
 800b6fc:	f001 fb60 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800b700:	f001 fb52 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
}
 800b704:	bd70      	pop	{r4, r5, r6, pc}

0800b706 <otCoapHeaderSetToken>:

void otCoapHeaderSetToken(otCoapHeader *aHeader, const uint8_t *aToken, uint8_t aTokenLength)
{
 800b706:	b570      	push	{r4, r5, r6, lr}
 800b708:	4606      	mov	r6, r0
 800b70a:	460d      	mov	r5, r1
 800b70c:	4614      	mov	r4, r2
    Pre_OtCmdProcessing();
 800b70e:	f001 fb77 	bl	800ce00 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800b712:	f001 fb43 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_SET_TOKEN;
 800b716:	2300      	movs	r3, #0
 800b718:	f06f 025f 	mvn.w	r2, #95	; 0x5f
 800b71c:	7002      	strb	r2, [r0, #0]
 800b71e:	7043      	strb	r3, [r0, #1]
 800b720:	7083      	strb	r3, [r0, #2]
 800b722:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=3;
 800b724:	2203      	movs	r2, #3
 800b726:	7102      	strb	r2, [r0, #4]
 800b728:	7143      	strb	r3, [r0, #5]
 800b72a:	7183      	strb	r3, [r0, #6]
 800b72c:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 800b72e:	6086      	str	r6, [r0, #8]
    p_ot_req->Data[1] = (uint32_t) aToken;
 800b730:	60c5      	str	r5, [r0, #12]
    p_ot_req->Data[2] = (otCoapCode) aTokenLength;
 800b732:	6104      	str	r4, [r0, #16]

    Ot_Cmd_Transfer();
 800b734:	f001 fb44 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800b738:	f001 fb36 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
}
 800b73c:	bd70      	pop	{r4, r5, r6, pc}

0800b73e <otCoapHeaderGenerateToken>:

void otCoapHeaderGenerateToken(otCoapHeader *aHeader, uint8_t aTokenLength)
{
 800b73e:	b538      	push	{r3, r4, r5, lr}
 800b740:	4605      	mov	r5, r0
 800b742:	460c      	mov	r4, r1
    Pre_OtCmdProcessing();
 800b744:	f001 fb5c 	bl	800ce00 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800b748:	f001 fb28 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_GENERATE_TOKEN;
 800b74c:	2300      	movs	r3, #0
 800b74e:	f06f 025e 	mvn.w	r2, #94	; 0x5e
 800b752:	7002      	strb	r2, [r0, #0]
 800b754:	7043      	strb	r3, [r0, #1]
 800b756:	7083      	strb	r3, [r0, #2]
 800b758:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=2;
 800b75a:	2202      	movs	r2, #2
 800b75c:	7102      	strb	r2, [r0, #4]
 800b75e:	7143      	strb	r3, [r0, #5]
 800b760:	7183      	strb	r3, [r0, #6]
 800b762:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 800b764:	6085      	str	r5, [r0, #8]
    p_ot_req->Data[1] = (uint32_t) aTokenLength;
 800b766:	60c4      	str	r4, [r0, #12]

    Ot_Cmd_Transfer();
 800b768:	f001 fb2a 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800b76c:	f001 fb1c 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
}
 800b770:	bd38      	pop	{r3, r4, r5, pc}

0800b772 <otCoapHeaderAppendContentFormatOption>:

otError otCoapHeaderAppendContentFormatOption(otCoapHeader *aHeader, otCoapOptionContentFormat aContentFormat)
{
 800b772:	b538      	push	{r3, r4, r5, lr}
 800b774:	4605      	mov	r5, r0
 800b776:	460c      	mov	r4, r1
    Pre_OtCmdProcessing();
 800b778:	f001 fb42 	bl	800ce00 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800b77c:	f001 fb0e 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_APPEND_CONTENT_FORMAT_OPTION;
 800b780:	2300      	movs	r3, #0
 800b782:	f06f 025d 	mvn.w	r2, #93	; 0x5d
 800b786:	7002      	strb	r2, [r0, #0]
 800b788:	7043      	strb	r3, [r0, #1]
 800b78a:	7083      	strb	r3, [r0, #2]
 800b78c:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=2;
 800b78e:	2202      	movs	r2, #2
 800b790:	7102      	strb	r2, [r0, #4]
 800b792:	7143      	strb	r3, [r0, #5]
 800b794:	7183      	strb	r3, [r0, #6]
 800b796:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 800b798:	6085      	str	r5, [r0, #8]
    p_ot_req->Data[1] = (uint32_t) aContentFormat;
 800b79a:	60c4      	str	r4, [r0, #12]

    Ot_Cmd_Transfer();
 800b79c:	f001 fb10 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800b7a0:	f001 fb02 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otError) p_ot_req->Data[0];
 800b7a4:	6880      	ldr	r0, [r0, #8]
}
 800b7a6:	b2c0      	uxtb	r0, r0
 800b7a8:	bd38      	pop	{r3, r4, r5, pc}

0800b7aa <otCoapHeaderAppendUriPathOptions>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (otError) p_ot_req->Data[0];
}

otError otCoapHeaderAppendUriPathOptions(otCoapHeader *aHeader, const char *aUriPath)
{
 800b7aa:	b538      	push	{r3, r4, r5, lr}
 800b7ac:	4605      	mov	r5, r0
 800b7ae:	460c      	mov	r4, r1
    Pre_OtCmdProcessing();
 800b7b0:	f001 fb26 	bl	800ce00 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800b7b4:	f001 faf2 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_APPEND_URI_PATH_OPTIONS;
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	f06f 0250 	mvn.w	r2, #80	; 0x50
 800b7be:	7002      	strb	r2, [r0, #0]
 800b7c0:	7043      	strb	r3, [r0, #1]
 800b7c2:	7083      	strb	r3, [r0, #2]
 800b7c4:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=2;
 800b7c6:	2202      	movs	r2, #2
 800b7c8:	7102      	strb	r2, [r0, #4]
 800b7ca:	7143      	strb	r3, [r0, #5]
 800b7cc:	7183      	strb	r3, [r0, #6]
 800b7ce:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 800b7d0:	6085      	str	r5, [r0, #8]
    p_ot_req->Data[1] = (uint32_t) aUriPath;
 800b7d2:	60c4      	str	r4, [r0, #12]

    Ot_Cmd_Transfer();
 800b7d4:	f001 faf4 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800b7d8:	f001 fae6 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otError) p_ot_req->Data[0];
 800b7dc:	6880      	ldr	r0, [r0, #8]
}
 800b7de:	b2c0      	uxtb	r0, r0
 800b7e0:	bd38      	pop	{r3, r4, r5, pc}

0800b7e2 <otCoapHeaderSetPayloadMarker>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (otError) p_ot_req->Data[0];
}

otError otCoapHeaderSetPayloadMarker(otCoapHeader *aHeader)
{
 800b7e2:	b510      	push	{r4, lr}
 800b7e4:	4604      	mov	r4, r0
    Pre_OtCmdProcessing();
 800b7e6:	f001 fb0b 	bl	800ce00 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800b7ea:	f001 fad7 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_SET_PAYLOAD_MARKER;
 800b7ee:	2300      	movs	r3, #0
 800b7f0:	f06f 024d 	mvn.w	r2, #77	; 0x4d
 800b7f4:	7002      	strb	r2, [r0, #0]
 800b7f6:	7043      	strb	r3, [r0, #1]
 800b7f8:	7083      	strb	r3, [r0, #2]
 800b7fa:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=1;
 800b7fc:	2201      	movs	r2, #1
 800b7fe:	7102      	strb	r2, [r0, #4]
 800b800:	7143      	strb	r3, [r0, #5]
 800b802:	7183      	strb	r3, [r0, #6]
 800b804:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 800b806:	6084      	str	r4, [r0, #8]

    Ot_Cmd_Transfer();
 800b808:	f001 fada 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800b80c:	f001 facc 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otError) p_ot_req->Data[0];
 800b810:	6880      	ldr	r0, [r0, #8]
}
 800b812:	b2c0      	uxtb	r0, r0
 800b814:	bd10      	pop	{r4, pc}

0800b816 <otCoapHeaderSetMessageId>:

void otCoapHeaderSetMessageId(otCoapHeader *aHeader, uint16_t aMessageId)
{
 800b816:	b538      	push	{r3, r4, r5, lr}
 800b818:	4605      	mov	r5, r0
 800b81a:	460c      	mov	r4, r1
    Pre_OtCmdProcessing();
 800b81c:	f001 faf0 	bl	800ce00 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800b820:	f001 fabc 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_SET_MESSAGE_ID;
 800b824:	2300      	movs	r3, #0
 800b826:	f06f 0256 	mvn.w	r2, #86	; 0x56
 800b82a:	7002      	strb	r2, [r0, #0]
 800b82c:	7043      	strb	r3, [r0, #1]
 800b82e:	7083      	strb	r3, [r0, #2]
 800b830:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=2;
 800b832:	2202      	movs	r2, #2
 800b834:	7102      	strb	r2, [r0, #4]
 800b836:	7143      	strb	r3, [r0, #5]
 800b838:	7183      	strb	r3, [r0, #6]
 800b83a:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 800b83c:	6085      	str	r5, [r0, #8]
    p_ot_req->Data[1] = (uint16_t ) aMessageId;
 800b83e:	60c4      	str	r4, [r0, #12]

    Ot_Cmd_Transfer();
 800b840:	f001 fabe 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800b844:	f001 fab0 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
}
 800b848:	bd38      	pop	{r3, r4, r5, pc}

0800b84a <otCoapHeaderGetType>:

otCoapType otCoapHeaderGetType(const otCoapHeader *aHeader)
{
 800b84a:	b510      	push	{r4, lr}
 800b84c:	4604      	mov	r4, r0
    Pre_OtCmdProcessing();
 800b84e:	f001 fad7 	bl	800ce00 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800b852:	f001 faa3 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_GET_TYPE;
 800b856:	2300      	movs	r3, #0
 800b858:	f06f 0261 	mvn.w	r2, #97	; 0x61
 800b85c:	7002      	strb	r2, [r0, #0]
 800b85e:	7043      	strb	r3, [r0, #1]
 800b860:	7083      	strb	r3, [r0, #2]
 800b862:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=1;
 800b864:	2201      	movs	r2, #1
 800b866:	7102      	strb	r2, [r0, #4]
 800b868:	7143      	strb	r3, [r0, #5]
 800b86a:	7183      	strb	r3, [r0, #6]
 800b86c:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 800b86e:	6084      	str	r4, [r0, #8]

    Ot_Cmd_Transfer();
 800b870:	f001 faa6 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800b874:	f001 fa98 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otCoapType)p_ot_req->Data[0];
 800b878:	6880      	ldr	r0, [r0, #8]
}
 800b87a:	b2c0      	uxtb	r0, r0
 800b87c:	bd10      	pop	{r4, pc}

0800b87e <otCoapHeaderGetCode>:

otCoapCode otCoapHeaderGetCode(const otCoapHeader *aHeader)
{
 800b87e:	b510      	push	{r4, lr}
 800b880:	4604      	mov	r4, r0
    Pre_OtCmdProcessing();
 800b882:	f001 fabd 	bl	800ce00 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800b886:	f001 fa89 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_GET_CODE;
 800b88a:	2300      	movs	r3, #0
 800b88c:	f06f 024c 	mvn.w	r2, #76	; 0x4c
 800b890:	7002      	strb	r2, [r0, #0]
 800b892:	7043      	strb	r3, [r0, #1]
 800b894:	7083      	strb	r3, [r0, #2]
 800b896:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=1;
 800b898:	2201      	movs	r2, #1
 800b89a:	7102      	strb	r2, [r0, #4]
 800b89c:	7143      	strb	r3, [r0, #5]
 800b89e:	7183      	strb	r3, [r0, #6]
 800b8a0:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 800b8a2:	6084      	str	r4, [r0, #8]

    Ot_Cmd_Transfer();
 800b8a4:	f001 fa8c 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800b8a8:	f001 fa7e 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otCoapCode)p_ot_req->Data[0];
 800b8ac:	6880      	ldr	r0, [r0, #8]
}
 800b8ae:	b2c0      	uxtb	r0, r0
 800b8b0:	bd10      	pop	{r4, pc}

0800b8b2 <otCoapHeaderGetMessageId>:

uint16_t otCoapHeaderGetMessageId(const otCoapHeader *aHeader)
{
 800b8b2:	b510      	push	{r4, lr}
 800b8b4:	4604      	mov	r4, r0
    Pre_OtCmdProcessing();
 800b8b6:	f001 faa3 	bl	800ce00 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800b8ba:	f001 fa6f 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_GET_MESSAGE_ID;
 800b8be:	2300      	movs	r3, #0
 800b8c0:	f06f 0255 	mvn.w	r2, #85	; 0x55
 800b8c4:	7002      	strb	r2, [r0, #0]
 800b8c6:	7043      	strb	r3, [r0, #1]
 800b8c8:	7083      	strb	r3, [r0, #2]
 800b8ca:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=1;
 800b8cc:	2201      	movs	r2, #1
 800b8ce:	7102      	strb	r2, [r0, #4]
 800b8d0:	7143      	strb	r3, [r0, #5]
 800b8d2:	7183      	strb	r3, [r0, #6]
 800b8d4:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 800b8d6:	6084      	str	r4, [r0, #8]

    Ot_Cmd_Transfer();
 800b8d8:	f001 fa72 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800b8dc:	f001 fa64 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (uint16_t)p_ot_req->Data[0];
 800b8e0:	6880      	ldr	r0, [r0, #8]
}
 800b8e2:	b280      	uxth	r0, r0
 800b8e4:	bd10      	pop	{r4, pc}

0800b8e6 <otCoapHeaderGetTokenLength>:

uint8_t otCoapHeaderGetTokenLength(const otCoapHeader *aHeader)
{
 800b8e6:	b510      	push	{r4, lr}
 800b8e8:	4604      	mov	r4, r0
    Pre_OtCmdProcessing();
 800b8ea:	f001 fa89 	bl	800ce00 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800b8ee:	f001 fa55 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

   p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_GET_TOKEN_LENGTH;
 800b8f2:	2300      	movs	r3, #0
 800b8f4:	f06f 0254 	mvn.w	r2, #84	; 0x54
 800b8f8:	7002      	strb	r2, [r0, #0]
 800b8fa:	7043      	strb	r3, [r0, #1]
 800b8fc:	7083      	strb	r3, [r0, #2]
 800b8fe:	70c3      	strb	r3, [r0, #3]

   p_ot_req->Size=1;
 800b900:	2201      	movs	r2, #1
 800b902:	7102      	strb	r2, [r0, #4]
 800b904:	7143      	strb	r3, [r0, #5]
 800b906:	7183      	strb	r3, [r0, #6]
 800b908:	71c3      	strb	r3, [r0, #7]
   p_ot_req->Data[0] = (uint32_t) aHeader;
 800b90a:	6084      	str	r4, [r0, #8]

    Ot_Cmd_Transfer();
 800b90c:	f001 fa58 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800b910:	f001 fa4a 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
   return (uint8_t)p_ot_req->Data[0];
 800b914:	6880      	ldr	r0, [r0, #8]
}
 800b916:	b2c0      	uxtb	r0, r0
 800b918:	bd10      	pop	{r4, pc}

0800b91a <otCoapHeaderGetToken>:

const uint8_t *otCoapHeaderGetToken(const otCoapHeader *aHeader)
{
 800b91a:	b510      	push	{r4, lr}
 800b91c:	4604      	mov	r4, r0
    Pre_OtCmdProcessing();
 800b91e:	f001 fa6f 	bl	800ce00 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800b922:	f001 fa3b 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_GET_TOKEN;
 800b926:	2300      	movs	r3, #0
 800b928:	f06f 0253 	mvn.w	r2, #83	; 0x53
 800b92c:	7002      	strb	r2, [r0, #0]
 800b92e:	7043      	strb	r3, [r0, #1]
 800b930:	7083      	strb	r3, [r0, #2]
 800b932:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=1;
 800b934:	2201      	movs	r2, #1
 800b936:	7102      	strb	r2, [r0, #4]
 800b938:	7143      	strb	r3, [r0, #5]
 800b93a:	7183      	strb	r3, [r0, #6]
 800b93c:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 800b93e:	6084      	str	r4, [r0, #8]

    Ot_Cmd_Transfer();
 800b940:	f001 fa3e 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800b944:	f001 fa30 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (uint8_t *)p_ot_req->Data[0];
}
 800b948:	6880      	ldr	r0, [r0, #8]
 800b94a:	bd10      	pop	{r4, pc}

0800b94c <otCoapNewMessage>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (otCoapOption *)p_ot_req->Data[0];
}

otMessage *otCoapNewMessage(otInstance *aInstance, const otCoapHeader *aHeader)
{
 800b94c:	b510      	push	{r4, lr}
 800b94e:	460c      	mov	r4, r1
    Pre_OtCmdProcessing();
 800b950:	f001 fa56 	bl	800ce00 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800b954:	f001 fa22 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_NEW_MESSAGE;
 800b958:	2300      	movs	r3, #0
 800b95a:	f06f 0259 	mvn.w	r2, #89	; 0x59
 800b95e:	7002      	strb	r2, [r0, #0]
 800b960:	7043      	strb	r3, [r0, #1]
 800b962:	7083      	strb	r3, [r0, #2]
 800b964:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=1;
 800b966:	2201      	movs	r2, #1
 800b968:	7102      	strb	r2, [r0, #4]
 800b96a:	7143      	strb	r3, [r0, #5]
 800b96c:	7183      	strb	r3, [r0, #6]
 800b96e:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 800b970:	6084      	str	r4, [r0, #8]

    Ot_Cmd_Transfer();
 800b972:	f001 fa25 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800b976:	f001 fa17 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otMessage *)p_ot_req->Data[0];

}
 800b97a:	6880      	ldr	r0, [r0, #8]
 800b97c:	bd10      	pop	{r4, pc}

0800b97e <otCoapSendRequest>:

otError otCoapSendRequest(otInstance *aInstance,otMessage *aMessage, const otMessageInfo *aMessageInfo,
                              otCoapResponseHandler aHandler, void *aContext)
{
 800b97e:	b570      	push	{r4, r5, r6, lr}
 800b980:	460e      	mov	r6, r1
 800b982:	4615      	mov	r5, r2
 800b984:	461c      	mov	r4, r3
    Pre_OtCmdProcessing();
 800b986:	f001 fa3b 	bl	800ce00 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800b98a:	f001 fa07 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_SEND_REQUEST;
 800b98e:	2300      	movs	r3, #0
 800b990:	f06f 0258 	mvn.w	r2, #88	; 0x58
 800b994:	7002      	strb	r2, [r0, #0]
 800b996:	7043      	strb	r3, [r0, #1]
 800b998:	7083      	strb	r3, [r0, #2]
 800b99a:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=3;
 800b99c:	2203      	movs	r2, #3
 800b99e:	7102      	strb	r2, [r0, #4]
 800b9a0:	7143      	strb	r3, [r0, #5]
 800b9a2:	7183      	strb	r3, [r0, #6]
 800b9a4:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aMessage;
 800b9a6:	6086      	str	r6, [r0, #8]
    p_ot_req->Data[1] = (uint32_t) aMessageInfo;
 800b9a8:	60c5      	str	r5, [r0, #12]
    p_ot_req->Data[2] = (uint32_t) aHandler;
 800b9aa:	6104      	str	r4, [r0, #16]
    p_ot_req->Data[3] = (uint32_t) aContext;
 800b9ac:	9b04      	ldr	r3, [sp, #16]
 800b9ae:	6143      	str	r3, [r0, #20]

    Ot_Cmd_Transfer();
 800b9b0:	f001 fa06 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800b9b4:	f001 f9f8 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otError)p_ot_req->Data[0];
 800b9b8:	6880      	ldr	r0, [r0, #8]
}
 800b9ba:	b2c0      	uxtb	r0, r0
 800b9bc:	bd70      	pop	{r4, r5, r6, pc}

0800b9be <otCoapStart>:

otError otCoapStart(otInstance *aInstance, uint16_t aPort)
{
 800b9be:	b510      	push	{r4, lr}
 800b9c0:	460c      	mov	r4, r1
    Pre_OtCmdProcessing();
 800b9c2:	f001 fa1d 	bl	800ce00 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800b9c6:	f001 f9e9 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_START;
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	f06f 024b 	mvn.w	r2, #75	; 0x4b
 800b9d0:	7002      	strb	r2, [r0, #0]
 800b9d2:	7043      	strb	r3, [r0, #1]
 800b9d4:	7083      	strb	r3, [r0, #2]
 800b9d6:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=1;
 800b9d8:	2201      	movs	r2, #1
 800b9da:	7102      	strb	r2, [r0, #4]
 800b9dc:	7143      	strb	r3, [r0, #5]
 800b9de:	7183      	strb	r3, [r0, #6]
 800b9e0:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint16_t) aPort;
 800b9e2:	6084      	str	r4, [r0, #8]

    Ot_Cmd_Transfer();
 800b9e4:	f001 f9ec 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800b9e8:	f001 f9de 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otError)p_ot_req->Data[0];
 800b9ec:	6880      	ldr	r0, [r0, #8]
}
 800b9ee:	b2c0      	uxtb	r0, r0
 800b9f0:	bd10      	pop	{r4, pc}

0800b9f2 <otCoapAddResource>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (otError)p_ot_req->Data[0];
}

otError otCoapAddResource(otInstance *aInstance, otCoapResource *aResource)
{
 800b9f2:	b510      	push	{r4, lr}
 800b9f4:	460c      	mov	r4, r1
    Pre_OtCmdProcessing();
 800b9f6:	f001 fa03 	bl	800ce00 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800b9fa:	f001 f9cf 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_ADD_RESSOURCE;
 800b9fe:	2300      	movs	r3, #0
 800ba00:	f06f 0249 	mvn.w	r2, #73	; 0x49
 800ba04:	7002      	strb	r2, [r0, #0]
 800ba06:	7043      	strb	r3, [r0, #1]
 800ba08:	7083      	strb	r3, [r0, #2]
 800ba0a:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=1;
 800ba0c:	2201      	movs	r2, #1
 800ba0e:	7102      	strb	r2, [r0, #4]
 800ba10:	7143      	strb	r3, [r0, #5]
 800ba12:	7183      	strb	r3, [r0, #6]
 800ba14:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aResource;
 800ba16:	6084      	str	r4, [r0, #8]

    Ot_Cmd_Transfer();
 800ba18:	f001 f9d2 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800ba1c:	f001 f9c4 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otError)p_ot_req->Data[0];
 800ba20:	6880      	ldr	r0, [r0, #8]
}
 800ba22:	b2c0      	uxtb	r0, r0
 800ba24:	bd10      	pop	{r4, pc}

0800ba26 <otCoapSendResponse>:

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
}

otError otCoapSendResponse(otInstance *aInstance, otMessage *aMessage, const otMessageInfo *aMessageInfo)
{
 800ba26:	b538      	push	{r3, r4, r5, lr}
 800ba28:	460d      	mov	r5, r1
 800ba2a:	4614      	mov	r4, r2
    Pre_OtCmdProcessing();
 800ba2c:	f001 f9e8 	bl	800ce00 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800ba30:	f001 f9b4 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_SEND_RESPONSE;
 800ba34:	2300      	movs	r3, #0
 800ba36:	f06f 0257 	mvn.w	r2, #87	; 0x57
 800ba3a:	7002      	strb	r2, [r0, #0]
 800ba3c:	7043      	strb	r3, [r0, #1]
 800ba3e:	7083      	strb	r3, [r0, #2]
 800ba40:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=2;
 800ba42:	2202      	movs	r2, #2
 800ba44:	7102      	strb	r2, [r0, #4]
 800ba46:	7143      	strb	r3, [r0, #5]
 800ba48:	7183      	strb	r3, [r0, #6]
 800ba4a:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aMessage;
 800ba4c:	6085      	str	r5, [r0, #8]
    p_ot_req->Data[1] = (uint32_t) aMessageInfo;
 800ba4e:	60c4      	str	r4, [r0, #12]

    Ot_Cmd_Transfer();
 800ba50:	f001 f9b6 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800ba54:	f001 f9a8 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otError)p_ot_req->Data[0];
 800ba58:	6880      	ldr	r0, [r0, #8]
}
 800ba5a:	b2c0      	uxtb	r0, r0
 800ba5c:	bd38      	pop	{r3, r4, r5, pc}

0800ba5e <otInstanceInitSingle>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (otInstance *)p_ot_req->Data[0];
}
#else
otInstance *otInstanceInitSingle(void)
{
 800ba5e:	b508      	push	{r3, lr}
    Pre_OtCmdProcessing();
 800ba60:	f001 f9ce 	bl	800ce00 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800ba64:	f001 f99a 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_INSTANCE_INIT_SINGLE;
 800ba68:	2300      	movs	r3, #0
 800ba6a:	f06f 026b 	mvn.w	r2, #107	; 0x6b
 800ba6e:	7002      	strb	r2, [r0, #0]
 800ba70:	7043      	strb	r3, [r0, #1]
 800ba72:	7083      	strb	r3, [r0, #2]
 800ba74:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=0;
 800ba76:	7103      	strb	r3, [r0, #4]
 800ba78:	7143      	strb	r3, [r0, #5]
 800ba7a:	7183      	strb	r3, [r0, #6]
 800ba7c:	71c3      	strb	r3, [r0, #7]

    Ot_Cmd_Transfer();
 800ba7e:	f001 f99f 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800ba82:	f001 f991 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otInstance *)p_ot_req->Data[0];
}
 800ba86:	6880      	ldr	r0, [r0, #8]
 800ba88:	bd08      	pop	{r3, pc}

0800ba8a <otInstanceFinalize>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (bool)p_ot_req->Data[0];
}

void otInstanceFinalize(otInstance *aInstance)
{
 800ba8a:	b508      	push	{r3, lr}
    Pre_OtCmdProcessing();
 800ba8c:	f001 f9b8 	bl	800ce00 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800ba90:	f001 f984 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_INSTANCE_FINALIZE;
 800ba94:	2300      	movs	r3, #0
 800ba96:	f06f 0269 	mvn.w	r2, #105	; 0x69
 800ba9a:	7002      	strb	r2, [r0, #0]
 800ba9c:	7043      	strb	r3, [r0, #1]
 800ba9e:	7083      	strb	r3, [r0, #2]
 800baa0:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=0;
 800baa2:	7103      	strb	r3, [r0, #4]
 800baa4:	7143      	strb	r3, [r0, #5]
 800baa6:	7183      	strb	r3, [r0, #6]
 800baa8:	71c3      	strb	r3, [r0, #7]

    Ot_Cmd_Transfer();
 800baaa:	f001 f989 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800baae:	f001 f97b 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
}
 800bab2:	bd08      	pop	{r3, pc}

0800bab4 <otSetStateChangedCallback>:

OTAPI otError OTCALL otSetStateChangedCallback(otInstance *aInstance, otStateChangedCallback aCallback,
                                               void *aContext)
{
 800bab4:	b538      	push	{r3, r4, r5, lr}
 800bab6:	460d      	mov	r5, r1
 800bab8:	4614      	mov	r4, r2
    Pre_OtCmdProcessing();
 800baba:	f001 f9a1 	bl	800ce00 <Pre_OtCmdProcessing>
    /* Store the callback function */
    otStateChangedCb = aCallback;
 800babe:	4b0c      	ldr	r3, [pc, #48]	; (800baf0 <otSetStateChangedCallback+0x3c>)
 800bac0:	601d      	str	r5, [r3, #0]
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800bac2:	f001 f96b 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_SET_STATE_CHANGED_CALLBACK;
 800bac6:	2300      	movs	r3, #0
 800bac8:	f06f 0268 	mvn.w	r2, #104	; 0x68
 800bacc:	7002      	strb	r2, [r0, #0]
 800bace:	7043      	strb	r3, [r0, #1]
 800bad0:	7083      	strb	r3, [r0, #2]
 800bad2:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=1;
 800bad4:	2201      	movs	r2, #1
 800bad6:	7102      	strb	r2, [r0, #4]
 800bad8:	7143      	strb	r3, [r0, #5]
 800bada:	7183      	strb	r3, [r0, #6]
 800badc:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t)aContext;
 800bade:	6084      	str	r4, [r0, #8]

    Ot_Cmd_Transfer();
 800bae0:	f001 f96e 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800bae4:	f001 f960 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otError)p_ot_req->Data[0];
 800bae8:	6880      	ldr	r0, [r0, #8]
}
 800baea:	b2c0      	uxtb	r0, r0
 800baec:	bd38      	pop	{r3, r4, r5, pc}
 800baee:	bf00      	nop
 800baf0:	20004660 	.word	0x20004660

0800baf4 <otInstanceErasePersistentInfo>:

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
}

otError otInstanceErasePersistentInfo(otInstance *aInstance)
{
 800baf4:	b508      	push	{r3, lr}
    Pre_OtCmdProcessing();
 800baf6:	f001 f983 	bl	800ce00 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800bafa:	f001 f94f 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_INSTANCE_ERASE_PERSISTENT_INFO;
 800bafe:	2300      	movs	r3, #0
 800bb00:	f06f 0264 	mvn.w	r2, #100	; 0x64
 800bb04:	7002      	strb	r2, [r0, #0]
 800bb06:	7043      	strb	r3, [r0, #1]
 800bb08:	7083      	strb	r3, [r0, #2]
 800bb0a:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=0;
 800bb0c:	7103      	strb	r3, [r0, #4]
 800bb0e:	7143      	strb	r3, [r0, #5]
 800bb10:	7183      	strb	r3, [r0, #6]
 800bb12:	71c3      	strb	r3, [r0, #7]

    Ot_Cmd_Transfer();
 800bb14:	f001 f954 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800bb18:	f001 f946 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otError)p_ot_req->Data[0];
 800bb1c:	6880      	ldr	r0, [r0, #8]
}
 800bb1e:	b2c0      	uxtb	r0, r0
 800bb20:	bd08      	pop	{r3, pc}

0800bb22 <otIp6SetEnabled>:
extern otIp6SlaacIidCreate aIidCreateCb;
extern otIp6ReceiveCallback otIp6ReceiveCb;


OTAPI otError OTCALL otIp6SetEnabled(otInstance *aInstance, bool aEnabled)
{
 800bb22:	b510      	push	{r4, lr}
 800bb24:	460c      	mov	r4, r1
  Pre_OtCmdProcessing();
 800bb26:	f001 f96b 	bl	800ce00 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800bb2a:	f001 f937 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_IP6_SET_ENABLED;
 800bb2e:	2300      	movs	r3, #0
 800bb30:	2227      	movs	r2, #39	; 0x27
 800bb32:	7002      	strb	r2, [r0, #0]
 800bb34:	7043      	strb	r3, [r0, #1]
 800bb36:	7083      	strb	r3, [r0, #2]
 800bb38:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=1;
 800bb3a:	2201      	movs	r2, #1
 800bb3c:	7102      	strb	r2, [r0, #4]
 800bb3e:	7143      	strb	r3, [r0, #5]
 800bb40:	7183      	strb	r3, [r0, #6]
 800bb42:	71c3      	strb	r3, [r0, #7]
  p_ot_req->Data[0] = (uint32_t)aEnabled;
 800bb44:	6084      	str	r4, [r0, #8]

  Ot_Cmd_Transfer();
 800bb46:	f001 f93b 	bl	800cdc0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800bb4a:	f001 f92d 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (otError)p_ot_req->Data[0];
 800bb4e:	6880      	ldr	r0, [r0, #8]
}
 800bb50:	b2c0      	uxtb	r0, r0
 800bb52:	bd10      	pop	{r4, pc}

0800bb54 <otIp6IsEnabled>:

OTAPI bool OTCALL otIp6IsEnabled(otInstance *aInstance)
{
 800bb54:	b508      	push	{r3, lr}
  Pre_OtCmdProcessing();
 800bb56:	f001 f953 	bl	800ce00 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800bb5a:	f001 f91f 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_IP6_IS_ENABLED;
 800bb5e:	2300      	movs	r3, #0
 800bb60:	2228      	movs	r2, #40	; 0x28
 800bb62:	7002      	strb	r2, [r0, #0]
 800bb64:	7043      	strb	r3, [r0, #1]
 800bb66:	7083      	strb	r3, [r0, #2]
 800bb68:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=0;
 800bb6a:	7103      	strb	r3, [r0, #4]
 800bb6c:	7143      	strb	r3, [r0, #5]
 800bb6e:	7183      	strb	r3, [r0, #6]
 800bb70:	71c3      	strb	r3, [r0, #7]

  Ot_Cmd_Transfer();
 800bb72:	f001 f925 	bl	800cdc0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800bb76:	f001 f917 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (bool)p_ot_req->Data[0];
 800bb7a:	6880      	ldr	r0, [r0, #8]
}
 800bb7c:	3000      	adds	r0, #0
 800bb7e:	bf18      	it	ne
 800bb80:	2001      	movne	r0, #1
 800bb82:	bd08      	pop	{r3, pc}

0800bb84 <otIp6GetUnicastAddresses>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError)p_ot_req->Data[0];
}

OTAPI const otNetifAddress *OTCALL otIp6GetUnicastAddresses(otInstance *aInstance)
{
 800bb84:	b508      	push	{r3, lr}
  Pre_OtCmdProcessing();
 800bb86:	f001 f93b 	bl	800ce00 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800bb8a:	f001 f907 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_IP6_GET_UNICAST_ADDRESSES;
 800bb8e:	2300      	movs	r3, #0
 800bb90:	222b      	movs	r2, #43	; 0x2b
 800bb92:	7002      	strb	r2, [r0, #0]
 800bb94:	7043      	strb	r3, [r0, #1]
 800bb96:	7083      	strb	r3, [r0, #2]
 800bb98:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=0;
 800bb9a:	7103      	strb	r3, [r0, #4]
 800bb9c:	7143      	strb	r3, [r0, #5]
 800bb9e:	7183      	strb	r3, [r0, #6]
 800bba0:	71c3      	strb	r3, [r0, #7]

  Ot_Cmd_Transfer();
 800bba2:	f001 f90d 	bl	800cdc0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800bba6:	f001 f8ff 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (otNetifAddress *)p_ot_req->Data[0];
}
 800bbaa:	6880      	ldr	r0, [r0, #8]
 800bbac:	bd08      	pop	{r3, pc}

0800bbae <otIp6AddressFromString>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (bool)p_ot_req->Data[0];
}

OTAPI otError OTCALL otIp6AddressFromString(const char *aString, otIp6Address *aAddress)
{
 800bbae:	b538      	push	{r3, r4, r5, lr}
 800bbb0:	4605      	mov	r5, r0
 800bbb2:	460c      	mov	r4, r1
  Pre_OtCmdProcessing();
 800bbb4:	f001 f924 	bl	800ce00 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800bbb8:	f001 f8f0 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_IP6_ADDRESS_FROM_STRING;
 800bbbc:	2300      	movs	r3, #0
 800bbbe:	223f      	movs	r2, #63	; 0x3f
 800bbc0:	7002      	strb	r2, [r0, #0]
 800bbc2:	7043      	strb	r3, [r0, #1]
 800bbc4:	7083      	strb	r3, [r0, #2]
 800bbc6:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=2;
 800bbc8:	2202      	movs	r2, #2
 800bbca:	7102      	strb	r2, [r0, #4]
 800bbcc:	7143      	strb	r3, [r0, #5]
 800bbce:	7183      	strb	r3, [r0, #6]
 800bbd0:	71c3      	strb	r3, [r0, #7]
  p_ot_req->Data[0] = (uint32_t) aString;
 800bbd2:	6085      	str	r5, [r0, #8]
  p_ot_req->Data[1] = (uint32_t) aAddress;
 800bbd4:	60c4      	str	r4, [r0, #12]

  Ot_Cmd_Transfer();
 800bbd6:	f001 f8f3 	bl	800cdc0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800bbda:	f001 f8e5 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (otError)p_ot_req->Data[0];
 800bbde:	6880      	ldr	r0, [r0, #8]
}
 800bbe0:	b2c0      	uxtb	r0, r0
 800bbe2:	bd38      	pop	{r3, r4, r5, pc}

0800bbe4 <otLinkSetChannel>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (uint8_t)p_ot_req->Data[0];
}

OTAPI otError OTCALL otLinkSetChannel(otInstance *aInstance, uint8_t aChannel)
{
 800bbe4:	b510      	push	{r4, lr}
 800bbe6:	460c      	mov	r4, r1
  Pre_OtCmdProcessing();
 800bbe8:	f001 f90a 	bl	800ce00 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800bbec:	f001 f8d6 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_LINK_SET_CHANNEL;
 800bbf0:	2300      	movs	r3, #0
 800bbf2:	2208      	movs	r2, #8
 800bbf4:	7002      	strb	r2, [r0, #0]
 800bbf6:	7043      	strb	r3, [r0, #1]
 800bbf8:	7083      	strb	r3, [r0, #2]
 800bbfa:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=1;
 800bbfc:	2201      	movs	r2, #1
 800bbfe:	7102      	strb	r2, [r0, #4]
 800bc00:	7143      	strb	r3, [r0, #5]
 800bc02:	7183      	strb	r3, [r0, #6]
 800bc04:	71c3      	strb	r3, [r0, #7]
  p_ot_req->Data[0] = (uint32_t)aChannel;
 800bc06:	6084      	str	r4, [r0, #8]

  Ot_Cmd_Transfer();
 800bc08:	f001 f8da 	bl	800cdc0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800bc0c:	f001 f8cc 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (otError)p_ot_req->Data[0];
 800bc10:	6880      	ldr	r0, [r0, #8]
}
 800bc12:	b2c0      	uxtb	r0, r0
 800bc14:	bd10      	pop	{r4, pc}

0800bc16 <otLinkSetPanId>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otPanId)p_ot_req->Data[0];
}

OTAPI otError OTCALL otLinkSetPanId(otInstance *aInstance, otPanId aPanId)
{
 800bc16:	b510      	push	{r4, lr}
 800bc18:	460c      	mov	r4, r1
  Pre_OtCmdProcessing();
 800bc1a:	f001 f8f1 	bl	800ce00 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800bc1e:	f001 f8bd 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_LINK_SET_PANID;
 800bc22:	2300      	movs	r3, #0
 800bc24:	220f      	movs	r2, #15
 800bc26:	7002      	strb	r2, [r0, #0]
 800bc28:	7043      	strb	r3, [r0, #1]
 800bc2a:	7083      	strb	r3, [r0, #2]
 800bc2c:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=1;
 800bc2e:	2201      	movs	r2, #1
 800bc30:	7102      	strb	r2, [r0, #4]
 800bc32:	7143      	strb	r3, [r0, #5]
 800bc34:	7183      	strb	r3, [r0, #6]
 800bc36:	71c3      	strb	r3, [r0, #7]
  p_ot_req->Data[0] = (uint32_t)aPanId;
 800bc38:	6084      	str	r4, [r0, #8]

  Ot_Cmd_Transfer();
 800bc3a:	f001 f8c1 	bl	800cdc0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800bc3e:	f001 f8b3 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (otError)p_ot_req->Data[0];
 800bc42:	6880      	ldr	r0, [r0, #8]
}
 800bc44:	b2c0      	uxtb	r0, r0
 800bc46:	bd10      	pop	{r4, pc}

0800bc48 <otMessageFree>:
#include "thread.h"
#include "message.h"


void otMessageFree(otMessage *aMessage)
{
 800bc48:	b510      	push	{r4, lr}
 800bc4a:	4604      	mov	r4, r0
    Pre_OtCmdProcessing();
 800bc4c:	f001 f8d8 	bl	800ce00 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800bc50:	f001 f8a4 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_MESSAGE_FREE;
 800bc54:	2300      	movs	r3, #0
 800bc56:	f06f 0246 	mvn.w	r2, #70	; 0x46
 800bc5a:	7002      	strb	r2, [r0, #0]
 800bc5c:	7043      	strb	r3, [r0, #1]
 800bc5e:	7083      	strb	r3, [r0, #2]
 800bc60:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=1;
 800bc62:	2201      	movs	r2, #1
 800bc64:	7102      	strb	r2, [r0, #4]
 800bc66:	7143      	strb	r3, [r0, #5]
 800bc68:	7183      	strb	r3, [r0, #6]
 800bc6a:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aMessage;
 800bc6c:	6084      	str	r4, [r0, #8]

    Ot_Cmd_Transfer();
 800bc6e:	f001 f8a7 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800bc72:	f001 f899 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
}
 800bc76:	bd10      	pop	{r4, pc}

0800bc78 <otMessageGetOffset>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (otError)p_ot_req->Data[0];
}

uint16_t otMessageGetOffset(otMessage *aMessage)
{
 800bc78:	b510      	push	{r4, lr}
 800bc7a:	4604      	mov	r4, r0
    Pre_OtCmdProcessing();
 800bc7c:	f001 f8c0 	bl	800ce00 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800bc80:	f001 f88c 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_MESSAGE_GET_OFFSET;
 800bc84:	2300      	movs	r3, #0
 800bc86:	f06f 0243 	mvn.w	r2, #67	; 0x43
 800bc8a:	7002      	strb	r2, [r0, #0]
 800bc8c:	7043      	strb	r3, [r0, #1]
 800bc8e:	7083      	strb	r3, [r0, #2]
 800bc90:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=1;
 800bc92:	2201      	movs	r2, #1
 800bc94:	7102      	strb	r2, [r0, #4]
 800bc96:	7143      	strb	r3, [r0, #5]
 800bc98:	7183      	strb	r3, [r0, #6]
 800bc9a:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aMessage;
 800bc9c:	6084      	str	r4, [r0, #8]

    Ot_Cmd_Transfer();
 800bc9e:	f001 f88f 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800bca2:	f001 f881 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (uint16_t)p_ot_req->Data[0];
 800bca6:	6880      	ldr	r0, [r0, #8]
}
 800bca8:	b280      	uxth	r0, r0
 800bcaa:	bd10      	pop	{r4, pc}

0800bcac <otMessageAppend>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (int8_t)p_ot_req->Data[0];
}

otError otMessageAppend(otMessage *aMessage, const void *aBuf, uint16_t aLength)
{
 800bcac:	b570      	push	{r4, r5, r6, lr}
 800bcae:	4606      	mov	r6, r0
 800bcb0:	460d      	mov	r5, r1
 800bcb2:	4614      	mov	r4, r2
    Pre_OtCmdProcessing();
 800bcb4:	f001 f8a4 	bl	800ce00 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800bcb8:	f001 f870 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_MESSAGE_APPEND;
 800bcbc:	2300      	movs	r3, #0
 800bcbe:	f06f 023e 	mvn.w	r2, #62	; 0x3e
 800bcc2:	7002      	strb	r2, [r0, #0]
 800bcc4:	7043      	strb	r3, [r0, #1]
 800bcc6:	7083      	strb	r3, [r0, #2]
 800bcc8:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=3;
 800bcca:	2203      	movs	r2, #3
 800bccc:	7102      	strb	r2, [r0, #4]
 800bcce:	7143      	strb	r3, [r0, #5]
 800bcd0:	7183      	strb	r3, [r0, #6]
 800bcd2:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aMessage;
 800bcd4:	6086      	str	r6, [r0, #8]
    p_ot_req->Data[1] = (uint32_t) aBuf;
 800bcd6:	60c5      	str	r5, [r0, #12]
    p_ot_req->Data[2] = (uint32_t) aLength;
 800bcd8:	6104      	str	r4, [r0, #16]

    Ot_Cmd_Transfer();
 800bcda:	f001 f871 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800bcde:	f001 f863 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otError)p_ot_req->Data[0];
 800bce2:	6880      	ldr	r0, [r0, #8]
}
 800bce4:	b2c0      	uxtb	r0, r0
 800bce6:	bd70      	pop	{r4, r5, r6, pc}

0800bce8 <otMessageRead>:

int otMessageRead(otMessage *aMessage, uint16_t aOffset, void *aBuf, uint16_t aLength)
{
 800bce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcea:	4607      	mov	r7, r0
 800bcec:	460e      	mov	r6, r1
 800bcee:	4615      	mov	r5, r2
 800bcf0:	461c      	mov	r4, r3
    Pre_OtCmdProcessing();
 800bcf2:	f001 f885 	bl	800ce00 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800bcf6:	f001 f851 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_MESSAGE_READ;
 800bcfa:	2300      	movs	r3, #0
 800bcfc:	f06f 023d 	mvn.w	r2, #61	; 0x3d
 800bd00:	7002      	strb	r2, [r0, #0]
 800bd02:	7043      	strb	r3, [r0, #1]
 800bd04:	7083      	strb	r3, [r0, #2]
 800bd06:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=4;
 800bd08:	2204      	movs	r2, #4
 800bd0a:	7102      	strb	r2, [r0, #4]
 800bd0c:	7143      	strb	r3, [r0, #5]
 800bd0e:	7183      	strb	r3, [r0, #6]
 800bd10:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aMessage;
 800bd12:	6087      	str	r7, [r0, #8]
    p_ot_req->Data[1] = (uint32_t) aOffset;
 800bd14:	60c6      	str	r6, [r0, #12]
    p_ot_req->Data[2] = (uint32_t) aBuf;
 800bd16:	6105      	str	r5, [r0, #16]
    p_ot_req->Data[3] = (uint32_t) aLength;
 800bd18:	6144      	str	r4, [r0, #20]

    Ot_Cmd_Transfer();
 800bd1a:	f001 f851 	bl	800cdc0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800bd1e:	f001 f843 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (int)p_ot_req->Data[0];
}
 800bd22:	6880      	ldr	r0, [r0, #8]
 800bd24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bd28 <OpenThread_CallBack_Processing>:
  * @param  None
  * @retval None
  */

HAL_StatusTypeDef OpenThread_CallBack_Processing(void)
{
 800bd28:	b570      	push	{r4, r5, r6, lr}
 800bd2a:	b082      	sub	sp, #8
    HAL_StatusTypeDef status = HAL_OK;

    /* Get pointer on received event buffer from M0 */
    Thread_OT_Cmd_Request_t* p_notification = THREAD_Get_NotificationPayloadBuffer();
 800bd2c:	f001 f842 	bl	800cdb4 <THREAD_Get_NotificationPayloadBuffer>

    switch(p_notification->ID)
 800bd30:	6803      	ldr	r3, [r0, #0]
 800bd32:	3b01      	subs	r3, #1
 800bd34:	2b14      	cmp	r3, #20
 800bd36:	f200 80e6 	bhi.w	800bf06 <OpenThread_CallBack_Processing+0x1de>
 800bd3a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800bd3e:	0015      	.short	0x0015
 800bd40:	002b001f 	.word	0x002b001f
 800bd44:	00440039 	.word	0x00440039
 800bd48:	0059004e 	.word	0x0059004e
 800bd4c:	006d0063 	.word	0x006d0063
 800bd50:	00810077 	.word	0x00810077
 800bd54:	00e4008b 	.word	0x00e4008b
 800bd58:	00a60097 	.word	0x00a60097
 800bd5c:	00bb00b1 	.word	0x00bb00b1
 800bd60:	00d200c6 	.word	0x00d200c6
 800bd64:	00db00e4 	.word	0x00db00e4
    {
    case MSG_M0TOM4_NOTIFY_STATE_CHANGE:
        if (otStateChangedCb != NULL)
 800bd68:	4b7a      	ldr	r3, [pc, #488]	; (800bf54 <OpenThread_CallBack_Processing+0x22c>)
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	f000 80cc 	beq.w	800bf0a <OpenThread_CallBack_Processing+0x1e2>
        {
            otStateChangedCb((uint32_t) p_notification->Data[0],
 800bd72:	68c1      	ldr	r1, [r0, #12]
 800bd74:	6880      	ldr	r0, [r0, #8]
 800bd76:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 800bd78:	2400      	movs	r4, #0
 800bd7a:	e01f      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
                    (void*) p_notification->Data[1]);
        }
        break;
    case MSG_M0TOM4_COAP_REQUEST_HANDLER:
        coapRequestHandlerCb = (CoapRequestHandlerCallback) p_notification->Data[0];
 800bd7c:	6883      	ldr	r3, [r0, #8]
 800bd7e:	4a76      	ldr	r2, [pc, #472]	; (800bf58 <OpenThread_CallBack_Processing+0x230>)
 800bd80:	6013      	str	r3, [r2, #0]

        if (coapRequestHandlerCb != NULL)
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	f000 80c3 	beq.w	800bf0e <OpenThread_CallBack_Processing+0x1e6>
        {
            coapRequestHandlerCb( (otCoapHeader *) p_notification->Data[1],
 800bd88:	6942      	ldr	r2, [r0, #20]
 800bd8a:	6901      	ldr	r1, [r0, #16]
 800bd8c:	68c0      	ldr	r0, [r0, #12]
 800bd8e:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 800bd90:	2400      	movs	r4, #0
 800bd92:	e013      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
                    (otMessage *) p_notification->Data[2],
                    (otMessageInfo *) p_notification->Data[3]);
        }
        break;
    case MSG_M0TOM4_COAP_RESPONSE_HANDLER:
        coapResponseHandlerCb = (CoapResponseHandlerCallback) p_notification->Data[0];
 800bd94:	6884      	ldr	r4, [r0, #8]
 800bd96:	4b71      	ldr	r3, [pc, #452]	; (800bf5c <OpenThread_CallBack_Processing+0x234>)
 800bd98:	601c      	str	r4, [r3, #0]
        if (coapResponseHandlerCb != NULL)
 800bd9a:	2c00      	cmp	r4, #0
 800bd9c:	f000 80b9 	beq.w	800bf12 <OpenThread_CallBack_Processing+0x1ea>
        {
            coapResponseHandlerCb( (otCoapHeader *) p_notification->Data[1],
                    (otMessage *) p_notification->Data[2],
                    (otMessageInfo *) p_notification->Data[3],
                    (otError) p_notification->Data[4]);
 800bda0:	6983      	ldr	r3, [r0, #24]
            coapResponseHandlerCb( (otCoapHeader *) p_notification->Data[1],
 800bda2:	b2db      	uxtb	r3, r3
 800bda4:	6942      	ldr	r2, [r0, #20]
 800bda6:	6901      	ldr	r1, [r0, #16]
 800bda8:	68c0      	ldr	r0, [r0, #12]
 800bdaa:	47a0      	blx	r4
    HAL_StatusTypeDef status = HAL_OK;
 800bdac:	2400      	movs	r4, #0
 800bdae:	e005      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
        }
        break;
    case MSG_M0TOM4_NOTIFY_STACK_RESET:
        /* Store Thread NVM data in Flash*/
        SHCI_C2_FLASH_StoreData(THREAD_IP);
 800bdb0:	2001      	movs	r0, #1
 800bdb2:	f000 f901 	bl	800bfb8 <SHCI_C2_FLASH_StoreData>
        /* Perform an NVIC Reset in order to reinitalize the device */
        HAL_NVIC_SystemReset();
 800bdb6:	f7f8 f853 	bl	8003e60 <HAL_NVIC_SystemReset>
    HAL_StatusTypeDef status = HAL_OK;
 800bdba:	2400      	movs	r4, #0
    default:
        status = HAL_ERROR;
        break;
    }

    TL_THREAD_SendAck();
 800bdbc:	f000 fbce 	bl	800c55c <TL_THREAD_SendAck>
    return status;

}
 800bdc0:	4620      	mov	r0, r4
 800bdc2:	b002      	add	sp, #8
 800bdc4:	bd70      	pop	{r4, r5, r6, pc}
        if (otIp6ReceiveCb != NULL)
 800bdc6:	4b66      	ldr	r3, [pc, #408]	; (800bf60 <OpenThread_CallBack_Processing+0x238>)
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	f000 80a3 	beq.w	800bf16 <OpenThread_CallBack_Processing+0x1ee>
            otIp6ReceiveCb((otMessage*) p_notification->Data[0],
 800bdd0:	68c1      	ldr	r1, [r0, #12]
 800bdd2:	6880      	ldr	r0, [r0, #8]
 800bdd4:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 800bdd6:	2400      	movs	r4, #0
 800bdd8:	e7f0      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
        if (aIidCreateCb != NULL)
 800bdda:	4b62      	ldr	r3, [pc, #392]	; (800bf64 <OpenThread_CallBack_Processing+0x23c>)
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	f000 809b 	beq.w	800bf1a <OpenThread_CallBack_Processing+0x1f2>
            aIidCreateCb(NULL, (otNetifAddress*) p_notification->Data[0],
 800bde4:	68c2      	ldr	r2, [r0, #12]
 800bde6:	6881      	ldr	r1, [r0, #8]
 800bde8:	2000      	movs	r0, #0
 800bdea:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 800bdec:	2400      	movs	r4, #0
 800bdee:	e7e5      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
        if (otHandleActiveScanResultCb != NULL)
 800bdf0:	4b5d      	ldr	r3, [pc, #372]	; (800bf68 <OpenThread_CallBack_Processing+0x240>)
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	f000 8092 	beq.w	800bf1e <OpenThread_CallBack_Processing+0x1f6>
            otHandleActiveScanResultCb((otActiveScanResult*) p_notification->Data[0],
 800bdfa:	68c1      	ldr	r1, [r0, #12]
 800bdfc:	6880      	ldr	r0, [r0, #8]
 800bdfe:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 800be00:	2400      	movs	r4, #0
 800be02:	e7db      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
        if (otHandleEnergyScanResultCb != NULL)
 800be04:	4b59      	ldr	r3, [pc, #356]	; (800bf6c <OpenThread_CallBack_Processing+0x244>)
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	f000 808a 	beq.w	800bf22 <OpenThread_CallBack_Processing+0x1fa>
            otHandleEnergyScanResultCb((otEnergyScanResult*) p_notification->Data[0],
 800be0e:	68c1      	ldr	r1, [r0, #12]
 800be10:	6880      	ldr	r0, [r0, #8]
 800be12:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 800be14:	2400      	movs	r4, #0
 800be16:	e7d1      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
        if (otLinkPcapCb != NULL)
 800be18:	4b55      	ldr	r3, [pc, #340]	; (800bf70 <OpenThread_CallBack_Processing+0x248>)
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	f000 8082 	beq.w	800bf26 <OpenThread_CallBack_Processing+0x1fe>
            otLinkPcapCb((otRadioFrame*) p_notification->Data[0],
 800be22:	68c1      	ldr	r1, [r0, #12]
 800be24:	6880      	ldr	r0, [r0, #8]
 800be26:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 800be28:	2400      	movs	r4, #0
 800be2a:	e7c7      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
        if (otReceiveDiagnosticGetCb != NULL)
 800be2c:	4b51      	ldr	r3, [pc, #324]	; (800bf74 <OpenThread_CallBack_Processing+0x24c>)
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d07a      	beq.n	800bf2a <OpenThread_CallBack_Processing+0x202>
            otReceiveDiagnosticGetCb((otMessage*) p_notification->Data[0],
 800be34:	6902      	ldr	r2, [r0, #16]
 800be36:	68c1      	ldr	r1, [r0, #12]
 800be38:	6880      	ldr	r0, [r0, #8]
 800be3a:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 800be3c:	2400      	movs	r4, #0
 800be3e:	e7bd      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
        if (otThreadChildTableCallbackCb != NULL)
 800be40:	4b4d      	ldr	r3, [pc, #308]	; (800bf78 <OpenThread_CallBack_Processing+0x250>)
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	2b00      	cmp	r3, #0
 800be46:	d072      	beq.n	800bf2e <OpenThread_CallBack_Processing+0x206>
            otThreadChildTableCallbackCb((otThreadChildTableEvent) p_notification->Data[0],
 800be48:	6882      	ldr	r2, [r0, #8]
 800be4a:	68c1      	ldr	r1, [r0, #12]
 800be4c:	b2d0      	uxtb	r0, r2
 800be4e:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 800be50:	2400      	movs	r4, #0
 800be52:	e7b3      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
        if (otCommissionerEnergyReportCb != NULL)
 800be54:	4b49      	ldr	r3, [pc, #292]	; (800bf7c <OpenThread_CallBack_Processing+0x254>)
 800be56:	681c      	ldr	r4, [r3, #0]
 800be58:	2c00      	cmp	r4, #0
 800be5a:	d06a      	beq.n	800bf32 <OpenThread_CallBack_Processing+0x20a>
                    (uint8_t) p_notification->Data[2],
 800be5c:	6902      	ldr	r2, [r0, #16]
            otCommissionerEnergyReportCb((uint32_t) p_notification->Data[0],
 800be5e:	6943      	ldr	r3, [r0, #20]
 800be60:	b2d2      	uxtb	r2, r2
 800be62:	68c1      	ldr	r1, [r0, #12]
 800be64:	6880      	ldr	r0, [r0, #8]
 800be66:	47a0      	blx	r4
    HAL_StatusTypeDef status = HAL_OK;
 800be68:	2400      	movs	r4, #0
 800be6a:	e7a7      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
        if (otDnsResponseHandlerCb != NULL)
 800be6c:	4b44      	ldr	r3, [pc, #272]	; (800bf80 <OpenThread_CallBack_Processing+0x258>)
 800be6e:	681d      	ldr	r5, [r3, #0]
 800be70:	2d00      	cmp	r5, #0
 800be72:	d060      	beq.n	800bf36 <OpenThread_CallBack_Processing+0x20e>
            otDnsResponseHandlerCb((void*) p_notification->Data[0],
 800be74:	6886      	ldr	r6, [r0, #8]
                    (char*) p_notification->Data[1],
 800be76:	68c1      	ldr	r1, [r0, #12]
                    (otIp6Address*) p_notification->Data[2],
 800be78:	6902      	ldr	r2, [r0, #16]
                    (uint32_t) p_notification->Data[3],
 800be7a:	6943      	ldr	r3, [r0, #20]
                    (otError) p_notification->Data[4]);
 800be7c:	6984      	ldr	r4, [r0, #24]
            otDnsResponseHandlerCb((void*) p_notification->Data[0],
 800be7e:	b2e4      	uxtb	r4, r4
 800be80:	9400      	str	r4, [sp, #0]
 800be82:	4630      	mov	r0, r6
 800be84:	47a8      	blx	r5
    HAL_StatusTypeDef status = HAL_OK;
 800be86:	2400      	movs	r4, #0
 800be88:	e798      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
        if (otIcmp6ReceiveCb != NULL)
 800be8a:	4b3e      	ldr	r3, [pc, #248]	; (800bf84 <OpenThread_CallBack_Processing+0x25c>)
 800be8c:	681c      	ldr	r4, [r3, #0]
 800be8e:	2c00      	cmp	r4, #0
 800be90:	d053      	beq.n	800bf3a <OpenThread_CallBack_Processing+0x212>
            otIcmp6ReceiveCb((void*) p_notification->Data[0],
 800be92:	6943      	ldr	r3, [r0, #20]
 800be94:	6902      	ldr	r2, [r0, #16]
 800be96:	68c1      	ldr	r1, [r0, #12]
 800be98:	6880      	ldr	r0, [r0, #8]
 800be9a:	47a0      	blx	r4
    HAL_StatusTypeDef status = HAL_OK;
 800be9c:	2400      	movs	r4, #0
 800be9e:	e78d      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
        if (otJoinerCb != NULL)
 800bea0:	4b39      	ldr	r3, [pc, #228]	; (800bf88 <OpenThread_CallBack_Processing+0x260>)
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d04a      	beq.n	800bf3e <OpenThread_CallBack_Processing+0x216>
            otJoinerCb((otError) p_notification->Data[0],
 800bea8:	6882      	ldr	r2, [r0, #8]
 800beaa:	68c1      	ldr	r1, [r0, #12]
 800beac:	b2d0      	uxtb	r0, r2
 800beae:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 800beb0:	2400      	movs	r4, #0
 800beb2:	e783      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
        if (otLinkRawReceiveDoneCb != NULL)
 800beb4:	4b35      	ldr	r3, [pc, #212]	; (800bf8c <OpenThread_CallBack_Processing+0x264>)
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d042      	beq.n	800bf42 <OpenThread_CallBack_Processing+0x21a>
                    (otError) p_notification->Data[2]);
 800bebc:	6902      	ldr	r2, [r0, #16]
            otLinkRawReceiveDoneCb((otInstance*) p_notification->Data[0],
 800bebe:	b2d2      	uxtb	r2, r2
 800bec0:	68c1      	ldr	r1, [r0, #12]
 800bec2:	6880      	ldr	r0, [r0, #8]
 800bec4:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 800bec6:	2400      	movs	r4, #0
 800bec8:	e778      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
        if (otLinkRawTransmitDoneCb != NULL)
 800beca:	4b31      	ldr	r3, [pc, #196]	; (800bf90 <OpenThread_CallBack_Processing+0x268>)
 800becc:	681c      	ldr	r4, [r3, #0]
 800bece:	2c00      	cmp	r4, #0
 800bed0:	d039      	beq.n	800bf46 <OpenThread_CallBack_Processing+0x21e>
                    (otError) p_notification->Data[3]);
 800bed2:	6943      	ldr	r3, [r0, #20]
            otLinkRawTransmitDoneCb((otInstance*) p_notification->Data[0],
 800bed4:	b2db      	uxtb	r3, r3
 800bed6:	6902      	ldr	r2, [r0, #16]
 800bed8:	68c1      	ldr	r1, [r0, #12]
 800beda:	6880      	ldr	r0, [r0, #8]
 800bedc:	47a0      	blx	r4
    HAL_StatusTypeDef status = HAL_OK;
 800bede:	2400      	movs	r4, #0
 800bee0:	e76c      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
        if (otLinkRawEnergyScanDoneCb != NULL)
 800bee2:	4b2c      	ldr	r3, [pc, #176]	; (800bf94 <OpenThread_CallBack_Processing+0x26c>)
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	b383      	cbz	r3, 800bf4a <OpenThread_CallBack_Processing+0x222>
                    (int8_t) p_notification->Data[1]);
 800bee8:	68c1      	ldr	r1, [r0, #12]
            otLinkRawEnergyScanDoneCb((otInstance*) p_notification->Data[0],
 800beea:	b249      	sxtb	r1, r1
 800beec:	6880      	ldr	r0, [r0, #8]
 800beee:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 800bef0:	2400      	movs	r4, #0
 800bef2:	e763      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
        if (otUdpReceiveCb != NULL)
 800bef4:	4b28      	ldr	r3, [pc, #160]	; (800bf98 <OpenThread_CallBack_Processing+0x270>)
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	b34b      	cbz	r3, 800bf4e <OpenThread_CallBack_Processing+0x226>
            otUdpReceiveCb((void*) p_notification->Data[0],
 800befa:	6902      	ldr	r2, [r0, #16]
 800befc:	68c1      	ldr	r1, [r0, #12]
 800befe:	6880      	ldr	r0, [r0, #8]
 800bf00:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 800bf02:	2400      	movs	r4, #0
 800bf04:	e75a      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
        status = HAL_ERROR;
 800bf06:	2401      	movs	r4, #1
 800bf08:	e758      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
    HAL_StatusTypeDef status = HAL_OK;
 800bf0a:	2400      	movs	r4, #0
 800bf0c:	e756      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
 800bf0e:	2400      	movs	r4, #0
 800bf10:	e754      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
 800bf12:	2400      	movs	r4, #0
 800bf14:	e752      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
 800bf16:	2400      	movs	r4, #0
 800bf18:	e750      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
 800bf1a:	2400      	movs	r4, #0
 800bf1c:	e74e      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
 800bf1e:	2400      	movs	r4, #0
 800bf20:	e74c      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
 800bf22:	2400      	movs	r4, #0
 800bf24:	e74a      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
 800bf26:	2400      	movs	r4, #0
 800bf28:	e748      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
 800bf2a:	2400      	movs	r4, #0
 800bf2c:	e746      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
 800bf2e:	2400      	movs	r4, #0
 800bf30:	e744      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
 800bf32:	2400      	movs	r4, #0
 800bf34:	e742      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
 800bf36:	2400      	movs	r4, #0
 800bf38:	e740      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
 800bf3a:	2400      	movs	r4, #0
 800bf3c:	e73e      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
 800bf3e:	2400      	movs	r4, #0
 800bf40:	e73c      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
 800bf42:	2400      	movs	r4, #0
 800bf44:	e73a      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
 800bf46:	2400      	movs	r4, #0
 800bf48:	e738      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
 800bf4a:	2400      	movs	r4, #0
 800bf4c:	e736      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
 800bf4e:	2400      	movs	r4, #0
 800bf50:	e734      	b.n	800bdbc <OpenThread_CallBack_Processing+0x94>
 800bf52:	bf00      	nop
 800bf54:	20004660 	.word	0x20004660
 800bf58:	20004628 	.word	0x20004628
 800bf5c:	2000462c 	.word	0x2000462c
 800bf60:	20004644 	.word	0x20004644
 800bf64:	20004624 	.word	0x20004624
 800bf68:	20004638 	.word	0x20004638
 800bf6c:	2000463c 	.word	0x2000463c
 800bf70:	2000464c 	.word	0x2000464c
 800bf74:	2000465c 	.word	0x2000465c
 800bf78:	20004664 	.word	0x20004664
 800bf7c:	20004630 	.word	0x20004630
 800bf80:	20004634 	.word	0x20004634
 800bf84:	20004640 	.word	0x20004640
 800bf88:	20004648 	.word	0x20004648
 800bf8c:	20004654 	.word	0x20004654
 800bf90:	20004658 	.word	0x20004658
 800bf94:	20004650 	.word	0x20004650
 800bf98:	20004668 	.word	0x20004668

0800bf9c <SHCI_C2_THREAD_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_THREAD_Init( void )
{
 800bf9c:	b500      	push	{lr}
 800bf9e:	b085      	sub	sp, #20
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;

  shci_send( SHCI_OPCODE_C2_THREAD_INIT,
 800bfa0:	466b      	mov	r3, sp
 800bfa2:	2200      	movs	r2, #0
 800bfa4:	4611      	mov	r1, r2
 800bfa6:	f64f 4067 	movw	r0, #64615	; 0xfc67
 800bfaa:	f000 f8e9 	bl	800c180 <shci_send>
             0,
             0,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}
 800bfae:	f89d 000e 	ldrb.w	r0, [sp, #14]
 800bfb2:	b005      	add	sp, #20
 800bfb4:	f85d fb04 	ldr.w	pc, [sp], #4

0800bfb8 <SHCI_C2_FLASH_StoreData>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_FLASH_StoreData( SHCI_C2_FLASH_Ip_t Ip )
{
 800bfb8:	b500      	push	{lr}
 800bfba:	b085      	sub	sp, #20
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;

  local_buffer[0] = Ip;
 800bfbc:	aa04      	add	r2, sp, #16
 800bfbe:	f802 0d10 	strb.w	r0, [r2, #-16]!

  shci_send( SHCI_OPCODE_C2_FLASH_STORE_DATA,
 800bfc2:	4613      	mov	r3, r2
 800bfc4:	2101      	movs	r1, #1
 800bfc6:	f64f 406b 	movw	r0, #64619	; 0xfc6b
 800bfca:	f000 f8d9 	bl	800c180 <shci_send>
             1,
             local_buffer,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}
 800bfce:	f89d 000e 	ldrb.w	r0, [sp, #14]
 800bfd2:	b005      	add	sp, #20
 800bfd4:	f85d fb04 	ldr.w	pc, [sp], #4

0800bfd8 <SHCI_GetWirelessFwInfo>:
  MB_RefTable_t * p_RefTable = NULL;
  uint32_t version = 0;
  uint32_t memorySize = 0;
  uint32_t infoStack = 0;

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 800bfd8:	4b19      	ldr	r3, [pc, #100]	; (800c040 <SHCI_GetWirelessFwInfo+0x68>)
 800bfda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 800bfdc:	009b      	lsls	r3, r3, #2
 800bfde:	b29b      	uxth	r3, r3
 800bfe0:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800bfe4:	f503 3340 	add.w	r3, r3, #196608	; 0x30000

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 800bfe8:	681a      	ldr	r2, [r3, #0]
 800bfea:	6912      	ldr	r2, [r2, #16]
  pWirelessInfo->VersionMajor       = ((version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800bfec:	0e11      	lsrs	r1, r2, #24
 800bfee:	7001      	strb	r1, [r0, #0]
  pWirelessInfo->VersionMinor       = ((version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800bff0:	0c11      	lsrs	r1, r2, #16
 800bff2:	7041      	strb	r1, [r0, #1]
  pWirelessInfo->VersionSub         = ((version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800bff4:	0a11      	lsrs	r1, r2, #8
 800bff6:	7081      	strb	r1, [r0, #2]
  pWirelessInfo->VersionBranch      = ((version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 800bff8:	f3c2 1103 	ubfx	r1, r2, #4, #4
 800bffc:	70c1      	strb	r1, [r0, #3]
  pWirelessInfo->VersionReleaseType = ((version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 800bffe:	f002 020f 	and.w	r2, r2, #15
 800c002:	7102      	strb	r2, [r0, #4]

  memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 800c004:	681a      	ldr	r2, [r3, #0]
 800c006:	6952      	ldr	r2, [r2, #20]
  pWirelessInfo->MemorySizeSram2B   = ((memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800c008:	0e11      	lsrs	r1, r2, #24
 800c00a:	7141      	strb	r1, [r0, #5]
  pWirelessInfo->MemorySizeSram2A   = ((memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800c00c:	0c11      	lsrs	r1, r2, #16
 800c00e:	7181      	strb	r1, [r0, #6]
  pWirelessInfo->MemorySizeSram1    = ((memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 800c010:	0a11      	lsrs	r1, r2, #8
 800c012:	71c1      	strb	r1, [r0, #7]
  pWirelessInfo->MemorySizeFlash    = ((memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800c014:	7202      	strb	r2, [r0, #8]

  infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 800c016:	681a      	ldr	r2, [r3, #0]
 800c018:	6992      	ldr	r2, [r2, #24]
  pWirelessInfo->StackType          = ((infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 800c01a:	7242      	strb	r2, [r0, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 800c01c:	681a      	ldr	r2, [r3, #0]
 800c01e:	6852      	ldr	r2, [r2, #4]
  pWirelessInfo->FusVersionMajor       = ((version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800c020:	0e11      	lsrs	r1, r2, #24
 800c022:	7281      	strb	r1, [r0, #10]
  pWirelessInfo->FusVersionMinor       = ((version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800c024:	0c11      	lsrs	r1, r2, #16
 800c026:	72c1      	strb	r1, [r0, #11]
  pWirelessInfo->FusVersionSub         = ((version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800c028:	0a12      	lsrs	r2, r2, #8
 800c02a:	7302      	strb	r2, [r0, #12]

  memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	689b      	ldr	r3, [r3, #8]
  pWirelessInfo->FusMemorySizeSram2B   = ((memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800c030:	0e1a      	lsrs	r2, r3, #24
 800c032:	7342      	strb	r2, [r0, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800c034:	0c1a      	lsrs	r2, r3, #16
 800c036:	7382      	strb	r2, [r0, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800c038:	73c3      	strb	r3, [r0, #15]

  return (SHCI_Success);
}
 800c03a:	2000      	movs	r0, #0
 800c03c:	4770      	bx	lr
 800c03e:	bf00      	nop
 800c040:	58004000 	.word	0x58004000

0800c044 <Cmd_SetStatus>:

  return;
}

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800c044:	b508      	push	{r3, lr}
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800c046:	b938      	cbnz	r0, 800c058 <Cmd_SetStatus+0x14>
  {
    if(StatusNotCallBackFunction != 0)
 800c048:	4b08      	ldr	r3, [pc, #32]	; (800c06c <Cmd_SetStatus+0x28>)
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	b103      	cbz	r3, 800c050 <Cmd_SetStatus+0xc>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800c04e:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800c050:	4b07      	ldr	r3, [pc, #28]	; (800c070 <Cmd_SetStatus+0x2c>)
 800c052:	2200      	movs	r2, #0
 800c054:	701a      	strb	r2, [r3, #0]
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
}
 800c056:	bd08      	pop	{r3, pc}
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800c058:	4b05      	ldr	r3, [pc, #20]	; (800c070 <Cmd_SetStatus+0x2c>)
 800c05a:	2201      	movs	r2, #1
 800c05c:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800c05e:	4b03      	ldr	r3, [pc, #12]	; (800c06c <Cmd_SetStatus+0x28>)
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	2b00      	cmp	r3, #0
 800c064:	d0f7      	beq.n	800c056 <Cmd_SetStatus+0x12>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800c066:	4610      	mov	r0, r2
 800c068:	4798      	blx	r3
  return;
 800c06a:	e7f4      	b.n	800c056 <Cmd_SetStatus+0x12>
 800c06c:	2000466c 	.word	0x2000466c
 800c070:	20000174 	.word	0x20000174

0800c074 <TlInit>:
{
 800c074:	b530      	push	{r4, r5, lr}
 800c076:	b085      	sub	sp, #20
 800c078:	4605      	mov	r5, r0
  pCmdBuffer = p_cmdbuffer;
 800c07a:	4c0b      	ldr	r4, [pc, #44]	; (800c0a8 <TlInit+0x34>)
 800c07c:	6060      	str	r0, [r4, #4]
  LST_init_head (&SHciAsynchEventQueue);
 800c07e:	f104 0008 	add.w	r0, r4, #8
 800c082:	f000 f8b3 	bl	800c1ec <LST_init_head>
  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800c086:	2001      	movs	r0, #1
 800c088:	f7ff ffdc 	bl	800c044 <Cmd_SetStatus>
  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800c08c:	2301      	movs	r3, #1
 800c08e:	7423      	strb	r3, [r4, #16]
  if (shciContext.io.Init)
 800c090:	4b06      	ldr	r3, [pc, #24]	; (800c0ac <TlInit+0x38>)
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	b133      	cbz	r3, 800c0a4 <TlInit+0x30>
    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800c096:	9503      	str	r5, [sp, #12]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800c098:	4a05      	ldr	r2, [pc, #20]	; (800c0b0 <TlInit+0x3c>)
 800c09a:	9201      	str	r2, [sp, #4]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800c09c:	4a05      	ldr	r2, [pc, #20]	; (800c0b4 <TlInit+0x40>)
 800c09e:	9202      	str	r2, [sp, #8]
    shciContext.io.Init(&Conf);
 800c0a0:	a801      	add	r0, sp, #4
 800c0a2:	4798      	blx	r3
}
 800c0a4:	b005      	add	sp, #20
 800c0a6:	bd30      	pop	{r4, r5, pc}
 800c0a8:	20000174 	.word	0x20000174
 800c0ac:	20004670 	.word	0x20004670
 800c0b0:	0800c0d1 	.word	0x0800c0d1
 800c0b4:	0800c0b9 	.word	0x0800c0b9

0800c0b8 <TlUserEvtReceived>:

  return;
}

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800c0b8:	b510      	push	{r4, lr}
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800c0ba:	4c04      	ldr	r4, [pc, #16]	; (800c0cc <TlUserEvtReceived+0x14>)
 800c0bc:	4601      	mov	r1, r0
 800c0be:	4620      	mov	r0, r4
 800c0c0:	f000 f8af 	bl	800c222 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800c0c4:	4620      	mov	r0, r4
 800c0c6:	f7f4 ffe5 	bl	8001094 <shci_notify_asynch_evt>

  return;
}
 800c0ca:	bd10      	pop	{r4, pc}
 800c0cc:	2000017c 	.word	0x2000017c

0800c0d0 <TlCmdEvtReceived>:
{
 800c0d0:	b508      	push	{r3, lr}
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800c0d2:	2000      	movs	r0, #0
 800c0d4:	f7f4 ffe8 	bl	80010a8 <shci_cmd_resp_release>
}
 800c0d8:	bd08      	pop	{r3, pc}
	...

0800c0dc <shci_init>:
{
 800c0dc:	b510      	push	{r4, lr}
 800c0de:	460c      	mov	r4, r1
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800c0e0:	684a      	ldr	r2, [r1, #4]
 800c0e2:	4b05      	ldr	r3, [pc, #20]	; (800c0f8 <shci_init+0x1c>)
 800c0e4:	601a      	str	r2, [r3, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800c0e6:	4b05      	ldr	r3, [pc, #20]	; (800c0fc <shci_init+0x20>)
 800c0e8:	61d8      	str	r0, [r3, #28]
  shci_register_io_bus (&shciContext.io);
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	f000 f874 	bl	800c1d8 <shci_register_io_bus>
  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800c0f0:	6820      	ldr	r0, [r4, #0]
 800c0f2:	f7ff ffbf 	bl	800c074 <TlInit>
}
 800c0f6:	bd10      	pop	{r4, pc}
 800c0f8:	2000466c 	.word	0x2000466c
 800c0fc:	20004670 	.word	0x20004670

0800c100 <shci_user_evt_proc>:
{
 800c100:	b500      	push	{lr}
 800c102:	b085      	sub	sp, #20
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800c104:	481b      	ldr	r0, [pc, #108]	; (800c174 <shci_user_evt_proc+0x74>)
 800c106:	f000 f874 	bl	800c1f2 <LST_is_empty>
 800c10a:	b910      	cbnz	r0, 800c112 <shci_user_evt_proc+0x12>
 800c10c:	4b1a      	ldr	r3, [pc, #104]	; (800c178 <shci_user_evt_proc+0x78>)
 800c10e:	7c1b      	ldrb	r3, [r3, #16]
 800c110:	b94b      	cbnz	r3, 800c126 <shci_user_evt_proc+0x26>
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800c112:	4818      	ldr	r0, [pc, #96]	; (800c174 <shci_user_evt_proc+0x74>)
 800c114:	f000 f86d 	bl	800c1f2 <LST_is_empty>
 800c118:	b910      	cbnz	r0, 800c120 <shci_user_evt_proc+0x20>
 800c11a:	4b17      	ldr	r3, [pc, #92]	; (800c178 <shci_user_evt_proc+0x78>)
 800c11c:	7c1b      	ldrb	r3, [r3, #16]
 800c11e:	bb23      	cbnz	r3, 800c16a <shci_user_evt_proc+0x6a>
}
 800c120:	b005      	add	sp, #20
 800c122:	f85d fb04 	ldr.w	pc, [sp], #4
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800c126:	a903      	add	r1, sp, #12
 800c128:	4812      	ldr	r0, [pc, #72]	; (800c174 <shci_user_evt_proc+0x74>)
 800c12a:	f000 f892 	bl	800c252 <LST_remove_head>
    if (shciContext.UserEvtRx != NULL)
 800c12e:	4b13      	ldr	r3, [pc, #76]	; (800c17c <shci_user_evt_proc+0x7c>)
 800c130:	69db      	ldr	r3, [r3, #28]
 800c132:	b18b      	cbz	r3, 800c158 <shci_user_evt_proc+0x58>
      UserEvtRxParam.pckt = phcievtbuffer;
 800c134:	9a03      	ldr	r2, [sp, #12]
 800c136:	9202      	str	r2, [sp, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800c138:	a804      	add	r0, sp, #16
 800c13a:	2201      	movs	r2, #1
 800c13c:	f800 2d0c 	strb.w	r2, [r0, #-12]!
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800c140:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800c142:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c146:	4b0c      	ldr	r3, [pc, #48]	; (800c178 <shci_user_evt_proc+0x78>)
 800c148:	741a      	strb	r2, [r3, #16]
    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800c14a:	4b0b      	ldr	r3, [pc, #44]	; (800c178 <shci_user_evt_proc+0x78>)
 800c14c:	7c1b      	ldrb	r3, [r3, #16]
 800c14e:	b13b      	cbz	r3, 800c160 <shci_user_evt_proc+0x60>
      TL_MM_EvtDone( phcievtbuffer );
 800c150:	9803      	ldr	r0, [sp, #12]
 800c152:	f000 fa59 	bl	800c608 <TL_MM_EvtDone>
 800c156:	e7dc      	b.n	800c112 <shci_user_evt_proc+0x12>
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800c158:	4b07      	ldr	r3, [pc, #28]	; (800c178 <shci_user_evt_proc+0x78>)
 800c15a:	2201      	movs	r2, #1
 800c15c:	741a      	strb	r2, [r3, #16]
 800c15e:	e7f4      	b.n	800c14a <shci_user_evt_proc+0x4a>
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800c160:	9903      	ldr	r1, [sp, #12]
 800c162:	4804      	ldr	r0, [pc, #16]	; (800c174 <shci_user_evt_proc+0x74>)
 800c164:	f000 f851 	bl	800c20a <LST_insert_head>
 800c168:	e7d3      	b.n	800c112 <shci_user_evt_proc+0x12>
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800c16a:	4802      	ldr	r0, [pc, #8]	; (800c174 <shci_user_evt_proc+0x74>)
 800c16c:	f7f4 ff92 	bl	8001094 <shci_notify_asynch_evt>
  return;
 800c170:	e7d6      	b.n	800c120 <shci_user_evt_proc+0x20>
 800c172:	bf00      	nop
 800c174:	2000017c 	.word	0x2000017c
 800c178:	20000174 	.word	0x20000174
 800c17c:	20004670 	.word	0x20004670

0800c180 <shci_send>:
{
 800c180:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c184:	4680      	mov	r8, r0
 800c186:	460d      	mov	r5, r1
 800c188:	4617      	mov	r7, r2
 800c18a:	461e      	mov	r6, r3
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800c18c:	2000      	movs	r0, #0
 800c18e:	f7ff ff59 	bl	800c044 <Cmd_SetStatus>
  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800c192:	4c0f      	ldr	r4, [pc, #60]	; (800c1d0 <shci_send+0x50>)
 800c194:	6860      	ldr	r0, [r4, #4]
 800c196:	f8a0 8009 	strh.w	r8, [r0, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800c19a:	72c5      	strb	r5, [r0, #11]
  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800c19c:	462a      	mov	r2, r5
 800c19e:	4639      	mov	r1, r7
 800c1a0:	300c      	adds	r0, #12
 800c1a2:	f001 f897 	bl	800d2d4 <memcpy>
  shciContext.io.Send(0,0);
 800c1a6:	4b0b      	ldr	r3, [pc, #44]	; (800c1d4 <shci_send+0x54>)
 800c1a8:	691b      	ldr	r3, [r3, #16]
 800c1aa:	2100      	movs	r1, #0
 800c1ac:	4608      	mov	r0, r1
 800c1ae:	4798      	blx	r3
  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800c1b0:	f248 00e8 	movw	r0, #33000	; 0x80e8
 800c1b4:	f7f4 ff80 	bl	80010b8 <shci_cmd_resp_wait>
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800c1b8:	6861      	ldr	r1, [r4, #4]
 800c1ba:	788a      	ldrb	r2, [r1, #2]
 800c1bc:	3203      	adds	r2, #3
 800c1be:	f106 0008 	add.w	r0, r6, #8
 800c1c2:	f001 f887 	bl	800d2d4 <memcpy>
  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800c1c6:	2001      	movs	r0, #1
 800c1c8:	f7ff ff3c 	bl	800c044 <Cmd_SetStatus>
}
 800c1cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1d0:	20000174 	.word	0x20000174
 800c1d4:	20004670 	.word	0x20004670

0800c1d8 <shci_register_io_bus>:


void shci_register_io_bus(tSHciIO* fops)
{
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800c1d8:	4b02      	ldr	r3, [pc, #8]	; (800c1e4 <shci_register_io_bus+0xc>)
 800c1da:	6003      	str	r3, [r0, #0]
  fops->Send    = TL_SYS_SendCmd;
 800c1dc:	4b02      	ldr	r3, [pc, #8]	; (800c1e8 <shci_register_io_bus+0x10>)
 800c1de:	6103      	str	r3, [r0, #16]

  return;
}
 800c1e0:	4770      	bx	lr
 800c1e2:	bf00      	nop
 800c1e4:	0800c475 	.word	0x0800c475
 800c1e8:	0800c4b1 	.word	0x0800c4b1

0800c1ec <LST_init_head>:
/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
  listHead->next = listHead;
 800c1ec:	6000      	str	r0, [r0, #0]
  listHead->prev = listHead;
 800c1ee:	6040      	str	r0, [r0, #4]
}
 800c1f0:	4770      	bx	lr

0800c1f2 <LST_is_empty>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c1f2:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800c1f6:	b672      	cpsid	i
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800c1f8:	6802      	ldr	r2, [r0, #0]
 800c1fa:	4282      	cmp	r2, r0
 800c1fc:	d003      	beq.n	800c206 <LST_is_empty+0x14>
  {
    return_value = TRUE;
  }
  else
  {
    return_value = FALSE;
 800c1fe:	2000      	movs	r0, #0
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c200:	f383 8810 	msr	PRIMASK, r3
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
}
 800c204:	4770      	bx	lr
    return_value = TRUE;
 800c206:	2001      	movs	r0, #1
 800c208:	e7fa      	b.n	800c200 <LST_is_empty+0xe>

0800c20a <LST_insert_head>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c20a:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800c20e:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800c210:	6802      	ldr	r2, [r0, #0]
 800c212:	600a      	str	r2, [r1, #0]
  node->prev = listHead;
 800c214:	6048      	str	r0, [r1, #4]
  listHead->next = node;
 800c216:	6001      	str	r1, [r0, #0]
  (node->next)->prev = node;
 800c218:	680a      	ldr	r2, [r1, #0]
 800c21a:	6051      	str	r1, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c21c:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800c220:	4770      	bx	lr

0800c222 <LST_insert_tail>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c222:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800c226:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800c228:	6008      	str	r0, [r1, #0]
  node->prev = listHead->prev;
 800c22a:	6842      	ldr	r2, [r0, #4]
 800c22c:	604a      	str	r2, [r1, #4]
  listHead->prev = node;
 800c22e:	6041      	str	r1, [r0, #4]
  (node->prev)->next = node;
 800c230:	684a      	ldr	r2, [r1, #4]
 800c232:	6011      	str	r1, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c234:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800c238:	4770      	bx	lr

0800c23a <LST_remove_node>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c23a:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800c23e:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800c240:	6842      	ldr	r2, [r0, #4]
 800c242:	6801      	ldr	r1, [r0, #0]
 800c244:	6011      	str	r1, [r2, #0]
  (node->next)->prev = node->prev;
 800c246:	6802      	ldr	r2, [r0, #0]
 800c248:	6841      	ldr	r1, [r0, #4]
 800c24a:	6051      	str	r1, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c24c:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800c250:	4770      	bx	lr

0800c252 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800c252:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c254:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800c258:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800c25a:	6803      	ldr	r3, [r0, #0]
 800c25c:	600b      	str	r3, [r1, #0]
  LST_remove_node (listHead->next);
 800c25e:	6800      	ldr	r0, [r0, #0]
 800c260:	f7ff ffeb 	bl	800c23a <LST_remove_node>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c264:	f384 8810 	msr	PRIMASK, r4

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800c268:	bd10      	pop	{r4, pc}

0800c26a <otThreadSetEnabled>:
extern otHandleActiveScanResult otHandleActiveScanResultCb;
extern otReceiveDiagnosticGetCallback otReceiveDiagnosticGetCb;


OTAPI otError OTCALL otThreadSetEnabled(otInstance *aInstance, bool aEnabled)
{
 800c26a:	b510      	push	{r4, lr}
 800c26c:	460c      	mov	r4, r1
  Pre_OtCmdProcessing();
 800c26e:	f000 fdc7 	bl	800ce00 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800c272:	f000 fd93 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_SET_ENABLED;
 800c276:	2300      	movs	r3, #0
 800c278:	2242      	movs	r2, #66	; 0x42
 800c27a:	7002      	strb	r2, [r0, #0]
 800c27c:	7043      	strb	r3, [r0, #1]
 800c27e:	7083      	strb	r3, [r0, #2]
 800c280:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=1;
 800c282:	2201      	movs	r2, #1
 800c284:	7102      	strb	r2, [r0, #4]
 800c286:	7143      	strb	r3, [r0, #5]
 800c288:	7183      	strb	r3, [r0, #6]
 800c28a:	71c3      	strb	r3, [r0, #7]
  p_ot_req->Data[0] = (uint32_t)aEnabled;
 800c28c:	6084      	str	r4, [r0, #8]

  Ot_Cmd_Transfer();
 800c28e:	f000 fd97 	bl	800cdc0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800c292:	f000 fd89 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (otError)p_ot_req->Data[0];
 800c296:	6880      	ldr	r0, [r0, #8]
}
 800c298:	b2c0      	uxtb	r0, r0
 800c29a:	bd10      	pop	{r4, pc}

0800c29c <otThreadSetExtendedPanId>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otExtendedPanId *)p_ot_req->Data[0];
}

OTAPI otError OTCALL otThreadSetExtendedPanId(otInstance *aInstance, const otExtendedPanId *aExtendedPanId)
{
 800c29c:	b510      	push	{r4, lr}
 800c29e:	460c      	mov	r4, r1
  Pre_OtCmdProcessing();
 800c2a0:	f000 fdae 	bl	800ce00 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800c2a4:	f000 fd7a 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_SET_EXTPANID;
 800c2a8:	2300      	movs	r3, #0
 800c2aa:	224b      	movs	r2, #75	; 0x4b
 800c2ac:	7002      	strb	r2, [r0, #0]
 800c2ae:	7043      	strb	r3, [r0, #1]
 800c2b0:	7083      	strb	r3, [r0, #2]
 800c2b2:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=1;
 800c2b4:	2201      	movs	r2, #1
 800c2b6:	7102      	strb	r2, [r0, #4]
 800c2b8:	7143      	strb	r3, [r0, #5]
 800c2ba:	7183      	strb	r3, [r0, #6]
 800c2bc:	71c3      	strb	r3, [r0, #7]
  p_ot_req->Data[0] = (uint32_t) aExtendedPanId;
 800c2be:	6084      	str	r4, [r0, #8]

  Ot_Cmd_Transfer();
 800c2c0:	f000 fd7e 	bl	800cdc0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800c2c4:	f000 fd70 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (otError)p_ot_req->Data[0];
 800c2c8:	6880      	ldr	r0, [r0, #8]
}
 800c2ca:	b2c0      	uxtb	r0, r0
 800c2cc:	bd10      	pop	{r4, pc}

0800c2ce <otThreadSetMasterKey>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otMasterKey *)p_ot_req->Data[0];
}

OTAPI otError OTCALL otThreadSetMasterKey(otInstance *aInstance, const otMasterKey *aKey)
{
 800c2ce:	b510      	push	{r4, lr}
 800c2d0:	460c      	mov	r4, r1
  Pre_OtCmdProcessing();
 800c2d2:	f000 fd95 	bl	800ce00 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800c2d6:	f000 fd61 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_SET_MASTER_KEY;
 800c2da:	2300      	movs	r3, #0
 800c2dc:	2250      	movs	r2, #80	; 0x50
 800c2de:	7002      	strb	r2, [r0, #0]
 800c2e0:	7043      	strb	r3, [r0, #1]
 800c2e2:	7083      	strb	r3, [r0, #2]
 800c2e4:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=1;
 800c2e6:	2201      	movs	r2, #1
 800c2e8:	7102      	strb	r2, [r0, #4]
 800c2ea:	7143      	strb	r3, [r0, #5]
 800c2ec:	7183      	strb	r3, [r0, #6]
 800c2ee:	71c3      	strb	r3, [r0, #7]
  p_ot_req->Data[0] = (uint32_t) aKey;
 800c2f0:	6084      	str	r4, [r0, #8]

  Ot_Cmd_Transfer();
 800c2f2:	f000 fd65 	bl	800cdc0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800c2f6:	f000 fd57 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (otError)p_ot_req->Data[0];
 800c2fa:	6880      	ldr	r0, [r0, #8]
}
 800c2fc:	b2c0      	uxtb	r0, r0
 800c2fe:	bd10      	pop	{r4, pc}

0800c300 <otThreadGetMeshLocalEid>:

OTAPI const otIp6Address *OTCALL otThreadGetMeshLocalEid(otInstance *aInstance)
{
 800c300:	b508      	push	{r3, lr}
  Pre_OtCmdProcessing();
 800c302:	f000 fd7d 	bl	800ce00 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800c306:	f000 fd49 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_GET_MESH_LOCAL_EID;
 800c30a:	2300      	movs	r3, #0
 800c30c:	2251      	movs	r2, #81	; 0x51
 800c30e:	7002      	strb	r2, [r0, #0]
 800c310:	7043      	strb	r3, [r0, #1]
 800c312:	7083      	strb	r3, [r0, #2]
 800c314:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=0;
 800c316:	7103      	strb	r3, [r0, #4]
 800c318:	7143      	strb	r3, [r0, #5]
 800c31a:	7183      	strb	r3, [r0, #6]
 800c31c:	71c3      	strb	r3, [r0, #7]

  Ot_Cmd_Transfer();
 800c31e:	f000 fd4f 	bl	800cdc0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800c322:	f000 fd41 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (otIp6Address *)p_ot_req->Data[0];
}
 800c326:	6880      	ldr	r0, [r0, #8]
 800c328:	bd08      	pop	{r3, pc}

0800c32a <otThreadSetNetworkName>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (char *)p_ot_req->Data[0];
}

OTAPI otError OTCALL otThreadSetNetworkName(otInstance *aInstance, const char *aNetworkName)
{
 800c32a:	b510      	push	{r4, lr}
 800c32c:	460c      	mov	r4, r1
  Pre_OtCmdProcessing();
 800c32e:	f000 fd67 	bl	800ce00 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800c332:	f000 fd33 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_SET_NETWORK_NAME;
 800c336:	2300      	movs	r3, #0
 800c338:	2256      	movs	r2, #86	; 0x56
 800c33a:	7002      	strb	r2, [r0, #0]
 800c33c:	7043      	strb	r3, [r0, #1]
 800c33e:	7083      	strb	r3, [r0, #2]
 800c340:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=1;
 800c342:	2201      	movs	r2, #1
 800c344:	7102      	strb	r2, [r0, #4]
 800c346:	7143      	strb	r3, [r0, #5]
 800c348:	7183      	strb	r3, [r0, #6]
 800c34a:	71c3      	strb	r3, [r0, #7]
  p_ot_req->Data[0] = (uint32_t) aNetworkName;
 800c34c:	6084      	str	r4, [r0, #8]

  Ot_Cmd_Transfer();
 800c34e:	f000 fd37 	bl	800cdc0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800c352:	f000 fd29 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (otError)p_ot_req->Data[0];
 800c356:	6880      	ldr	r0, [r0, #8]
}
 800c358:	b2c0      	uxtb	r0, r0
 800c35a:	bd10      	pop	{r4, pc}

0800c35c <otThreadGetDeviceRole>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError)p_ot_req->Data[0];
}

OTAPI otDeviceRole OTCALL otThreadGetDeviceRole(otInstance *aInstance)
{
 800c35c:	b508      	push	{r3, lr}
  Pre_OtCmdProcessing();
 800c35e:	f000 fd4f 	bl	800ce00 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800c362:	f000 fd1b 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_GET_DEVICE_ROLE;
 800c366:	2300      	movs	r3, #0
 800c368:	225e      	movs	r2, #94	; 0x5e
 800c36a:	7002      	strb	r2, [r0, #0]
 800c36c:	7043      	strb	r3, [r0, #1]
 800c36e:	7083      	strb	r3, [r0, #2]
 800c370:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=0;
 800c372:	7103      	strb	r3, [r0, #4]
 800c374:	7143      	strb	r3, [r0, #5]
 800c376:	7183      	strb	r3, [r0, #6]
 800c378:	71c3      	strb	r3, [r0, #7]

  Ot_Cmd_Transfer();
 800c37a:	f000 fd21 	bl	800cdc0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800c37e:	f000 fd13 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (otDeviceRole)p_ot_req->Data[0];
 800c382:	6880      	ldr	r0, [r0, #8]
}
 800c384:	b2c0      	uxtb	r0, r0
 800c386:	bd08      	pop	{r3, pc}

0800c388 <otThreadGetRloc16>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (uint32_t)p_ot_req->Data[0];
}

OTAPI uint16_t OTCALL otThreadGetRloc16(otInstance *aInstance)
{
 800c388:	b508      	push	{r3, lr}
  Pre_OtCmdProcessing();
 800c38a:	f000 fd39 	bl	800ce00 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800c38e:	f000 fd05 	bl	800cd9c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_GET_RLOC_16;
 800c392:	2300      	movs	r3, #0
 800c394:	2263      	movs	r2, #99	; 0x63
 800c396:	7002      	strb	r2, [r0, #0]
 800c398:	7043      	strb	r3, [r0, #1]
 800c39a:	7083      	strb	r3, [r0, #2]
 800c39c:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=0;
 800c39e:	7103      	strb	r3, [r0, #4]
 800c3a0:	7143      	strb	r3, [r0, #5]
 800c3a2:	7183      	strb	r3, [r0, #6]
 800c3a4:	71c3      	strb	r3, [r0, #7]

  Ot_Cmd_Transfer();
 800c3a6:	f000 fd0b 	bl	800cdc0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800c3aa:	f000 fcfd 	bl	800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (uint16_t)p_ot_req->Data[0];
 800c3ae:	6880      	ldr	r0, [r0, #8]
}
 800c3b0:	b280      	uxth	r0, r0
 800c3b2:	bd08      	pop	{r3, pc}

0800c3b4 <SendFreeBuf>:

  return;
}

static void SendFreeBuf( void )
{
 800c3b4:	b500      	push	{lr}
 800c3b6:	b083      	sub	sp, #12
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800c3b8:	e009      	b.n	800c3ce <SendFreeBuf+0x1a>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800c3ba:	a901      	add	r1, sp, #4
 800c3bc:	4808      	ldr	r0, [pc, #32]	; (800c3e0 <SendFreeBuf+0x2c>)
 800c3be:	f7ff ff48 	bl	800c252 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800c3c2:	4b08      	ldr	r3, [pc, #32]	; (800c3e4 <SendFreeBuf+0x30>)
 800c3c4:	691b      	ldr	r3, [r3, #16]
 800c3c6:	9901      	ldr	r1, [sp, #4]
 800c3c8:	6918      	ldr	r0, [r3, #16]
 800c3ca:	f7ff ff2a 	bl	800c222 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800c3ce:	4804      	ldr	r0, [pc, #16]	; (800c3e0 <SendFreeBuf+0x2c>)
 800c3d0:	f7ff ff0f 	bl	800c1f2 <LST_is_empty>
 800c3d4:	2800      	cmp	r0, #0
 800c3d6:	d0f0      	beq.n	800c3ba <SendFreeBuf+0x6>
  }

  return;
}
 800c3d8:	b003      	add	sp, #12
 800c3da:	f85d fb04 	ldr.w	pc, [sp], #4
 800c3de:	bf00      	nop
 800c3e0:	20004698 	.word	0x20004698
 800c3e4:	20030000 	.word	0x20030000

0800c3e8 <TL_Enable>:
{
 800c3e8:	b508      	push	{r3, lr}
  HW_IPCC_Enable();
 800c3ea:	f000 fdad 	bl	800cf48 <HW_IPCC_Enable>
}
 800c3ee:	bd08      	pop	{r3, pc}

0800c3f0 <TL_Init>:
{
 800c3f0:	b508      	push	{r3, lr}
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800c3f2:	4a0e      	ldr	r2, [pc, #56]	; (800c42c <TL_Init+0x3c>)
 800c3f4:	4b0e      	ldr	r3, [pc, #56]	; (800c430 <TL_Init+0x40>)
 800c3f6:	6013      	str	r3, [r2, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800c3f8:	f103 0120 	add.w	r1, r3, #32
 800c3fc:	6051      	str	r1, [r2, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800c3fe:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c402:	6091      	str	r1, [r2, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800c404:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c408:	6211      	str	r1, [r2, #32]
  TL_RefTable.p_sys_table = &TL_SysTable;
 800c40a:	f103 0144 	add.w	r1, r3, #68	; 0x44
 800c40e:	60d1      	str	r1, [r2, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800c410:	f103 014c 	add.w	r1, r3, #76	; 0x4c
 800c414:	6111      	str	r1, [r2, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800c416:	f103 0168 	add.w	r1, r3, #104	; 0x68
 800c41a:	6151      	str	r1, [r2, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800c41c:	f103 016c 	add.w	r1, r3, #108	; 0x6c
 800c420:	6191      	str	r1, [r2, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800c422:	3378      	adds	r3, #120	; 0x78
 800c424:	61d3      	str	r3, [r2, #28]
  HW_IPCC_Init();
 800c426:	f000 fda7 	bl	800cf78 <HW_IPCC_Init>
}
 800c42a:	bd08      	pop	{r3, pc}
 800c42c:	20030000 	.word	0x20030000
 800c430:	20030024 	.word	0x20030024

0800c434 <HW_IPCC_BLE_RxEvtNot>:
{
 800c434:	b500      	push	{lr}
 800c436:	b083      	sub	sp, #12
  while(LST_is_empty(&EvtQueue) == FALSE)
 800c438:	e007      	b.n	800c44a <HW_IPCC_BLE_RxEvtNot+0x16>
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800c43a:	a901      	add	r1, sp, #4
 800c43c:	4807      	ldr	r0, [pc, #28]	; (800c45c <HW_IPCC_BLE_RxEvtNot+0x28>)
 800c43e:	f7ff ff08 	bl	800c252 <LST_remove_head>
    BLE_IoBusEvtCallBackFunction(phcievt);
 800c442:	4b07      	ldr	r3, [pc, #28]	; (800c460 <HW_IPCC_BLE_RxEvtNot+0x2c>)
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	9801      	ldr	r0, [sp, #4]
 800c448:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800c44a:	4804      	ldr	r0, [pc, #16]	; (800c45c <HW_IPCC_BLE_RxEvtNot+0x28>)
 800c44c:	f7ff fed1 	bl	800c1f2 <LST_is_empty>
 800c450:	2800      	cmp	r0, #0
 800c452:	d0f2      	beq.n	800c43a <HW_IPCC_BLE_RxEvtNot+0x6>
}
 800c454:	b003      	add	sp, #12
 800c456:	f85d fb04 	ldr.w	pc, [sp], #4
 800c45a:	bf00      	nop
 800c45c:	20030818 	.word	0x20030818
 800c460:	20004694 	.word	0x20004694

0800c464 <HW_IPCC_BLE_AclDataAckNot>:
{
 800c464:	b508      	push	{r3, lr}
  BLE_IoBusAclDataTxAck( );
 800c466:	4b02      	ldr	r3, [pc, #8]	; (800c470 <HW_IPCC_BLE_AclDataAckNot+0xc>)
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	4798      	blx	r3
}
 800c46c:	bd08      	pop	{r3, pc}
 800c46e:	bf00      	nop
 800c470:	20004690 	.word	0x20004690

0800c474 <TL_SYS_Init>:
{
 800c474:	b538      	push	{r3, r4, r5, lr}
 800c476:	4604      	mov	r4, r0
  LST_init_head (&SystemEvtQueue);
 800c478:	4d09      	ldr	r5, [pc, #36]	; (800c4a0 <TL_SYS_Init+0x2c>)
 800c47a:	4628      	mov	r0, r5
 800c47c:	f7ff feb6 	bl	800c1ec <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800c480:	4b08      	ldr	r3, [pc, #32]	; (800c4a4 <TL_SYS_Init+0x30>)
 800c482:	68db      	ldr	r3, [r3, #12]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800c484:	68a2      	ldr	r2, [r4, #8]
 800c486:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800c488:	605d      	str	r5, [r3, #4]
  HW_IPCC_SYS_Init();
 800c48a:	f000 fdad 	bl	800cfe8 <HW_IPCC_SYS_Init>
  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800c48e:	6822      	ldr	r2, [r4, #0]
 800c490:	4b05      	ldr	r3, [pc, #20]	; (800c4a8 <TL_SYS_Init+0x34>)
 800c492:	601a      	str	r2, [r3, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800c494:	6862      	ldr	r2, [r4, #4]
 800c496:	4b05      	ldr	r3, [pc, #20]	; (800c4ac <TL_SYS_Init+0x38>)
 800c498:	601a      	str	r2, [r3, #0]
}
 800c49a:	2000      	movs	r0, #0
 800c49c:	bd38      	pop	{r3, r4, r5, pc}
 800c49e:	bf00      	nop
 800c4a0:	20030830 	.word	0x20030830
 800c4a4:	20030000 	.word	0x20030000
 800c4a8:	200046a0 	.word	0x200046a0
 800c4ac:	200046a4 	.word	0x200046a4

0800c4b0 <TL_SYS_SendCmd>:
{
 800c4b0:	b508      	push	{r3, lr}
  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800c4b2:	4b04      	ldr	r3, [pc, #16]	; (800c4c4 <TL_SYS_SendCmd+0x14>)
 800c4b4:	68db      	ldr	r3, [r3, #12]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	2210      	movs	r2, #16
 800c4ba:	721a      	strb	r2, [r3, #8]
  HW_IPCC_SYS_SendCmd();
 800c4bc:	f000 fd9c 	bl	800cff8 <HW_IPCC_SYS_SendCmd>
}
 800c4c0:	2000      	movs	r0, #0
 800c4c2:	bd08      	pop	{r3, pc}
 800c4c4:	20030000 	.word	0x20030000

0800c4c8 <HW_IPCC_SYS_CmdEvtNot>:
{
 800c4c8:	b508      	push	{r3, lr}
  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800c4ca:	4b03      	ldr	r3, [pc, #12]	; (800c4d8 <HW_IPCC_SYS_CmdEvtNot+0x10>)
 800c4cc:	68da      	ldr	r2, [r3, #12]
 800c4ce:	4b03      	ldr	r3, [pc, #12]	; (800c4dc <HW_IPCC_SYS_CmdEvtNot+0x14>)
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	6810      	ldr	r0, [r2, #0]
 800c4d4:	4798      	blx	r3
}
 800c4d6:	bd08      	pop	{r3, pc}
 800c4d8:	20030000 	.word	0x20030000
 800c4dc:	200046a0 	.word	0x200046a0

0800c4e0 <HW_IPCC_SYS_EvtNot>:
{
 800c4e0:	b500      	push	{lr}
 800c4e2:	b083      	sub	sp, #12
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800c4e4:	e007      	b.n	800c4f6 <HW_IPCC_SYS_EvtNot+0x16>
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800c4e6:	a901      	add	r1, sp, #4
 800c4e8:	4807      	ldr	r0, [pc, #28]	; (800c508 <HW_IPCC_SYS_EvtNot+0x28>)
 800c4ea:	f7ff feb2 	bl	800c252 <LST_remove_head>
    SYS_EVT_IoBusCallBackFunction( p_evt );
 800c4ee:	4b07      	ldr	r3, [pc, #28]	; (800c50c <HW_IPCC_SYS_EvtNot+0x2c>)
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	9801      	ldr	r0, [sp, #4]
 800c4f4:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800c4f6:	4804      	ldr	r0, [pc, #16]	; (800c508 <HW_IPCC_SYS_EvtNot+0x28>)
 800c4f8:	f7ff fe7b 	bl	800c1f2 <LST_is_empty>
 800c4fc:	2800      	cmp	r0, #0
 800c4fe:	d0f2      	beq.n	800c4e6 <HW_IPCC_SYS_EvtNot+0x6>
}
 800c500:	b003      	add	sp, #12
 800c502:	f85d fb04 	ldr.w	pc, [sp], #4
 800c506:	bf00      	nop
 800c508:	20030830 	.word	0x20030830
 800c50c:	200046a4 	.word	0x200046a4

0800c510 <TL_THREAD_Init>:
{
 800c510:	b508      	push	{r3, lr}
  p_thread_table = TL_RefTable.p_thread_table;
 800c512:	4b05      	ldr	r3, [pc, #20]	; (800c528 <TL_THREAD_Init+0x18>)
 800c514:	689b      	ldr	r3, [r3, #8]
  p_thread_table->clicmdrsp_buffer = p_Config->p_ThreadCliRspBuffer;
 800c516:	6842      	ldr	r2, [r0, #4]
 800c518:	605a      	str	r2, [r3, #4]
  p_thread_table->otcmdrsp_buffer = p_Config->p_ThreadOtCmdRspBuffer;
 800c51a:	6802      	ldr	r2, [r0, #0]
 800c51c:	609a      	str	r2, [r3, #8]
  p_thread_table->notack_buffer = p_Config->p_ThreadNotAckBuffer;
 800c51e:	6882      	ldr	r2, [r0, #8]
 800c520:	601a      	str	r2, [r3, #0]
  HW_IPCC_THREAD_Init();
 800c522:	f000 fd8b 	bl	800d03c <HW_IPCC_THREAD_Init>
}
 800c526:	bd08      	pop	{r3, pc}
 800c528:	20030000 	.word	0x20030000

0800c52c <TL_OT_SendCmd>:
{
 800c52c:	b508      	push	{r3, lr}
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->otcmdrsp_buffer))->cmdserial.type = TL_OTCMD_PKT_TYPE;
 800c52e:	4b04      	ldr	r3, [pc, #16]	; (800c540 <TL_OT_SendCmd+0x14>)
 800c530:	689b      	ldr	r3, [r3, #8]
 800c532:	689b      	ldr	r3, [r3, #8]
 800c534:	2208      	movs	r2, #8
 800c536:	721a      	strb	r2, [r3, #8]
  HW_IPCC_OT_SendCmd();
 800c538:	f000 fd8c 	bl	800d054 <HW_IPCC_OT_SendCmd>
}
 800c53c:	bd08      	pop	{r3, pc}
 800c53e:	bf00      	nop
 800c540:	20030000 	.word	0x20030000

0800c544 <TL_CLI_SendCmd>:
{
 800c544:	b508      	push	{r3, lr}
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->clicmdrsp_buffer))->cmdserial.type = TL_CLICMD_PKT_TYPE;
 800c546:	4b04      	ldr	r3, [pc, #16]	; (800c558 <TL_CLI_SendCmd+0x14>)
 800c548:	689b      	ldr	r3, [r3, #8]
 800c54a:	685b      	ldr	r3, [r3, #4]
 800c54c:	220a      	movs	r2, #10
 800c54e:	721a      	strb	r2, [r3, #8]
  HW_IPCC_CLI_SendCmd();
 800c550:	f000 fd8c 	bl	800d06c <HW_IPCC_CLI_SendCmd>
}
 800c554:	bd08      	pop	{r3, pc}
 800c556:	bf00      	nop
 800c558:	20030000 	.word	0x20030000

0800c55c <TL_THREAD_SendAck>:
{
 800c55c:	b508      	push	{r3, lr}
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->notack_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE;
 800c55e:	4b04      	ldr	r3, [pc, #16]	; (800c570 <TL_THREAD_SendAck+0x14>)
 800c560:	689b      	ldr	r3, [r3, #8]
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	220d      	movs	r2, #13
 800c566:	721a      	strb	r2, [r3, #8]
  HW_IPCC_THREAD_SendAck();
 800c568:	f000 fd88 	bl	800d07c <HW_IPCC_THREAD_SendAck>
}
 800c56c:	bd08      	pop	{r3, pc}
 800c56e:	bf00      	nop
 800c570:	20030000 	.word	0x20030000

0800c574 <TL_THREAD_CliSendAck>:
{
 800c574:	b508      	push	{r3, lr}
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->notack_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE;
 800c576:	4b04      	ldr	r3, [pc, #16]	; (800c588 <TL_THREAD_CliSendAck+0x14>)
 800c578:	689b      	ldr	r3, [r3, #8]
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	220d      	movs	r2, #13
 800c57e:	721a      	strb	r2, [r3, #8]
  HW_IPCC_THREAD_CliSendAck();
 800c580:	f000 fd86 	bl	800d090 <HW_IPCC_THREAD_CliSendAck>
}
 800c584:	bd08      	pop	{r3, pc}
 800c586:	bf00      	nop
 800c588:	20030000 	.word	0x20030000

0800c58c <HW_IPCC_OT_CmdEvtNot>:
{
 800c58c:	b508      	push	{r3, lr}
  TL_OT_CmdEvtReceived( (TL_EvtPacket_t*)(TL_RefTable.p_thread_table->otcmdrsp_buffer) );
 800c58e:	4b03      	ldr	r3, [pc, #12]	; (800c59c <HW_IPCC_OT_CmdEvtNot+0x10>)
 800c590:	689b      	ldr	r3, [r3, #8]
 800c592:	6898      	ldr	r0, [r3, #8]
 800c594:	f000 fc28 	bl	800cde8 <TL_OT_CmdEvtReceived>
}
 800c598:	bd08      	pop	{r3, pc}
 800c59a:	bf00      	nop
 800c59c:	20030000 	.word	0x20030000

0800c5a0 <HW_IPCC_THREAD_EvtNot>:
{
 800c5a0:	b508      	push	{r3, lr}
  TL_THREAD_NotReceived( (TL_EvtPacket_t*)(TL_RefTable.p_thread_table->notack_buffer) );
 800c5a2:	4b03      	ldr	r3, [pc, #12]	; (800c5b0 <HW_IPCC_THREAD_EvtNot+0x10>)
 800c5a4:	689b      	ldr	r3, [r3, #8]
 800c5a6:	6818      	ldr	r0, [r3, #0]
 800c5a8:	f000 fc22 	bl	800cdf0 <TL_THREAD_NotReceived>
}
 800c5ac:	bd08      	pop	{r3, pc}
 800c5ae:	bf00      	nop
 800c5b0:	20030000 	.word	0x20030000

0800c5b4 <HW_IPCC_THREAD_CliEvtNot>:
{
 800c5b4:	b508      	push	{r3, lr}
  TL_THREAD_CliNotReceived( (TL_EvtPacket_t*)(TL_RefTable.p_thread_table->clicmdrsp_buffer) );
 800c5b6:	4b03      	ldr	r3, [pc, #12]	; (800c5c4 <HW_IPCC_THREAD_CliEvtNot+0x10>)
 800c5b8:	689b      	ldr	r3, [r3, #8]
 800c5ba:	6858      	ldr	r0, [r3, #4]
 800c5bc:	f000 fc72 	bl	800cea4 <TL_THREAD_CliNotReceived>
}
 800c5c0:	bd08      	pop	{r3, pc}
 800c5c2:	bf00      	nop
 800c5c4:	20030000 	.word	0x20030000

0800c5c8 <TL_MM_Init>:
{
 800c5c8:	b538      	push	{r3, r4, r5, lr}
 800c5ca:	4604      	mov	r4, r0
  LST_init_head (&FreeBufQueue);
 800c5cc:	4d0b      	ldr	r5, [pc, #44]	; (800c5fc <TL_MM_Init+0x34>)
 800c5ce:	4628      	mov	r0, r5
 800c5d0:	f7ff fe0c 	bl	800c1ec <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800c5d4:	480a      	ldr	r0, [pc, #40]	; (800c600 <TL_MM_Init+0x38>)
 800c5d6:	f7ff fe09 	bl	800c1ec <LST_init_head>
  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800c5da:	4b0a      	ldr	r3, [pc, #40]	; (800c604 <TL_MM_Init+0x3c>)
 800c5dc:	691b      	ldr	r3, [r3, #16]
  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800c5de:	68a2      	ldr	r2, [r4, #8]
 800c5e0:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800c5e2:	68e2      	ldr	r2, [r4, #12]
 800c5e4:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800c5e6:	611d      	str	r5, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800c5e8:	6822      	ldr	r2, [r4, #0]
 800c5ea:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800c5ec:	6862      	ldr	r2, [r4, #4]
 800c5ee:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800c5f0:	6922      	ldr	r2, [r4, #16]
 800c5f2:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800c5f4:	6962      	ldr	r2, [r4, #20]
 800c5f6:	619a      	str	r2, [r3, #24]
}
 800c5f8:	bd38      	pop	{r3, r4, r5, pc}
 800c5fa:	bf00      	nop
 800c5fc:	200300a8 	.word	0x200300a8
 800c600:	20004698 	.word	0x20004698
 800c604:	20030000 	.word	0x20030000

0800c608 <TL_MM_EvtDone>:
{
 800c608:	b508      	push	{r3, lr}
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800c60a:	4601      	mov	r1, r0
 800c60c:	4803      	ldr	r0, [pc, #12]	; (800c61c <TL_MM_EvtDone+0x14>)
 800c60e:	f7ff fe08 	bl	800c222 <LST_insert_tail>
  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800c612:	4803      	ldr	r0, [pc, #12]	; (800c620 <TL_MM_EvtDone+0x18>)
 800c614:	f000 fda4 	bl	800d160 <HW_IPCC_MM_SendFreeBuf>
}
 800c618:	bd08      	pop	{r3, pc}
 800c61a:	bf00      	nop
 800c61c:	20004698 	.word	0x20004698
 800c620:	0800c3b5 	.word	0x0800c3b5

0800c624 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800c624:	b510      	push	{r4, lr}
  LST_init_head (&TracesEvtQueue);
 800c626:	4c05      	ldr	r4, [pc, #20]	; (800c63c <TL_TRACES_Init+0x18>)
 800c628:	4620      	mov	r0, r4
 800c62a:	f7ff fddf 	bl	800c1ec <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800c62e:	4b04      	ldr	r3, [pc, #16]	; (800c640 <TL_TRACES_Init+0x1c>)
 800c630:	695b      	ldr	r3, [r3, #20]
 800c632:	601c      	str	r4, [r3, #0]

  HW_IPCC_TRACES_Init();
 800c634:	f000 fdac 	bl	800d190 <HW_IPCC_TRACES_Init>

  return;
}
 800c638:	bd10      	pop	{r4, pc}
 800c63a:	bf00      	nop
 800c63c:	200300b0 	.word	0x200300b0
 800c640:	20030000 	.word	0x20030000

0800c644 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800c644:	b500      	push	{lr}
 800c646:	b083      	sub	sp, #12
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800c648:	e006      	b.n	800c658 <HW_IPCC_TRACES_EvtNot+0x14>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800c64a:	a901      	add	r1, sp, #4
 800c64c:	4806      	ldr	r0, [pc, #24]	; (800c668 <HW_IPCC_TRACES_EvtNot+0x24>)
 800c64e:	f7ff fe00 	bl	800c252 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800c652:	9801      	ldr	r0, [sp, #4]
 800c654:	f7f4 fd3a 	bl	80010cc <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800c658:	4803      	ldr	r0, [pc, #12]	; (800c668 <HW_IPCC_TRACES_EvtNot+0x24>)
 800c65a:	f7ff fdca 	bl	800c1f2 <LST_is_empty>
 800c65e:	2800      	cmp	r0, #0
 800c660:	d0f3      	beq.n	800c64a <HW_IPCC_TRACES_EvtNot+0x6>
  }

  return;
}
 800c662:	b003      	add	sp, #12
 800c664:	f85d fb04 	ldr.w	pc, [sp], #4
 800c668:	200300b0 	.word	0x200300b0

0800c66c <APP_THREAD_DummyReqHandler>:
static void APP_THREAD_DummyReqHandler(void            * p_context,
                                   otCoapHeader        * pHeader,
                                   otMessage           * pMessage,
                                   const otMessageInfo * pMessageInfo)
{
    tempMessageInfo = pMessageInfo;
 800c66c:	4902      	ldr	r1, [pc, #8]	; (800c678 <APP_THREAD_DummyReqHandler+0xc>)
 800c66e:	600b      	str	r3, [r1, #0]
    receivedMessage = (otMessageInfo *) pMessage;
 800c670:	4b02      	ldr	r3, [pc, #8]	; (800c67c <APP_THREAD_DummyReqHandler+0x10>)
 800c672:	601a      	str	r2, [r3, #0]
}
 800c674:	4770      	bx	lr
 800c676:	bf00      	nop
 800c678:	200050a8 	.word	0x200050a8
 800c67c:	200050ec 	.word	0x200050ec

0800c680 <Wait_Getting_Ack_From_M0>:
  * @param  None
  * @retval None
  */
static void Wait_Getting_Ack_From_M0(void)
{
  while (FlagReceiveAckFromM0 == 0)
 800c680:	4b03      	ldr	r3, [pc, #12]	; (800c690 <Wait_Getting_Ack_From_M0+0x10>)
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	2b00      	cmp	r3, #0
 800c686:	d0fb      	beq.n	800c680 <Wait_Getting_Ack_From_M0>
  {
  }
  FlagReceiveAckFromM0 = 0;
 800c688:	4b01      	ldr	r3, [pc, #4]	; (800c690 <Wait_Getting_Ack_From_M0+0x10>)
 800c68a:	2200      	movs	r2, #0
 800c68c:	601a      	str	r2, [r3, #0]
}
 800c68e:	4770      	bx	lr
 800c690:	200047b0 	.word	0x200047b0

0800c694 <Receive_Ack_From_M0>:
  * @param  None
  * @retval None
  */
static void Receive_Ack_From_M0(void)
{
  FlagReceiveAckFromM0 = 1;
 800c694:	4b01      	ldr	r3, [pc, #4]	; (800c69c <Receive_Ack_From_M0+0x8>)
 800c696:	2201      	movs	r2, #1
 800c698:	601a      	str	r2, [r3, #0]
}
 800c69a:	4770      	bx	lr
 800c69c:	200047b0 	.word	0x200047b0

0800c6a0 <APP_THREAD_CheckWirelessFirmwareInfo>:
{
 800c6a0:	b500      	push	{lr}
 800c6a2:	b087      	sub	sp, #28
  if (SHCI_GetWirelessFwInfo(p_wireless_info) != SHCI_Success)
 800c6a4:	a802      	add	r0, sp, #8
 800c6a6:	f7ff fc97 	bl	800bfd8 <SHCI_GetWirelessFwInfo>
 800c6aa:	b110      	cbz	r0, 800c6b2 <APP_THREAD_CheckWirelessFirmwareInfo+0x12>
}
 800c6ac:	b007      	add	sp, #28
 800c6ae:	f85d fb04 	ldr.w	pc, [sp], #4
    APP_DBG("**********************************************************");
 800c6b2:	4a1b      	ldr	r2, [pc, #108]	; (800c720 <APP_THREAD_CheckWirelessFirmwareInfo+0x80>)
 800c6b4:	2101      	movs	r1, #1
 800c6b6:	f7f6 fc4f 	bl	8002f58 <logApplication>
    APP_DBG("WIRELESS COPROCESSOR FW:");
 800c6ba:	4a1a      	ldr	r2, [pc, #104]	; (800c724 <APP_THREAD_CheckWirelessFirmwareInfo+0x84>)
 800c6bc:	2101      	movs	r1, #1
 800c6be:	2000      	movs	r0, #0
 800c6c0:	f7f6 fc4a 	bl	8002f58 <logApplication>
    APP_DBG("VERSION ID = %d.%d.%d", p_wireless_info->VersionMajor, p_wireless_info->VersionMinor, p_wireless_info->VersionSub);
 800c6c4:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800c6c8:	f89d 2009 	ldrb.w	r2, [sp, #9]
 800c6cc:	f89d 100a 	ldrb.w	r1, [sp, #10]
 800c6d0:	9101      	str	r1, [sp, #4]
 800c6d2:	9200      	str	r2, [sp, #0]
 800c6d4:	4a14      	ldr	r2, [pc, #80]	; (800c728 <APP_THREAD_CheckWirelessFirmwareInfo+0x88>)
 800c6d6:	2101      	movs	r1, #1
 800c6d8:	2000      	movs	r0, #0
 800c6da:	f7f6 fc3d 	bl	8002f58 <logApplication>
    switch(p_wireless_info->StackType)
 800c6de:	f89d 3011 	ldrb.w	r3, [sp, #17]
 800c6e2:	2b11      	cmp	r3, #17
 800c6e4:	d00f      	beq.n	800c706 <APP_THREAD_CheckWirelessFirmwareInfo+0x66>
 800c6e6:	2b50      	cmp	r3, #80	; 0x50
 800c6e8:	d013      	beq.n	800c712 <APP_THREAD_CheckWirelessFirmwareInfo+0x72>
 800c6ea:	2b10      	cmp	r3, #16
 800c6ec:	d005      	beq.n	800c6fa <APP_THREAD_CheckWirelessFirmwareInfo+0x5a>
    APP_DBG("**********************************************************");
 800c6ee:	4a0c      	ldr	r2, [pc, #48]	; (800c720 <APP_THREAD_CheckWirelessFirmwareInfo+0x80>)
 800c6f0:	2101      	movs	r1, #1
 800c6f2:	2000      	movs	r0, #0
 800c6f4:	f7f6 fc30 	bl	8002f58 <logApplication>
}
 800c6f8:	e7d8      	b.n	800c6ac <APP_THREAD_CheckWirelessFirmwareInfo+0xc>
      APP_DBG("FW Type : Thread FTD");
 800c6fa:	4a0c      	ldr	r2, [pc, #48]	; (800c72c <APP_THREAD_CheckWirelessFirmwareInfo+0x8c>)
 800c6fc:	2101      	movs	r1, #1
 800c6fe:	2000      	movs	r0, #0
 800c700:	f7f6 fc2a 	bl	8002f58 <logApplication>
      break;
 800c704:	e7f3      	b.n	800c6ee <APP_THREAD_CheckWirelessFirmwareInfo+0x4e>
      APP_DBG("FW Type : Thread MTD");
 800c706:	4a0a      	ldr	r2, [pc, #40]	; (800c730 <APP_THREAD_CheckWirelessFirmwareInfo+0x90>)
 800c708:	2101      	movs	r1, #1
 800c70a:	2000      	movs	r0, #0
 800c70c:	f7f6 fc24 	bl	8002f58 <logApplication>
      break;
 800c710:	e7ed      	b.n	800c6ee <APP_THREAD_CheckWirelessFirmwareInfo+0x4e>
      APP_DBG("FW Type : Static Concurrent Mode BLE/Thread");
 800c712:	4a08      	ldr	r2, [pc, #32]	; (800c734 <APP_THREAD_CheckWirelessFirmwareInfo+0x94>)
 800c714:	2101      	movs	r1, #1
 800c716:	2000      	movs	r0, #0
 800c718:	f7f6 fc1e 	bl	8002f58 <logApplication>
      break;
 800c71c:	e7e7      	b.n	800c6ee <APP_THREAD_CheckWirelessFirmwareInfo+0x4e>
 800c71e:	bf00      	nop
 800c720:	0800e678 	.word	0x0800e678
 800c724:	0800e6b4 	.word	0x0800e6b4
 800c728:	0800e6d0 	.word	0x0800e6d0
 800c72c:	0800e6e8 	.word	0x0800e6e8
 800c730:	0800e700 	.word	0x0800e700
 800c734:	0800e718 	.word	0x0800e718

0800c738 <APP_THREAD_DeviceConfig>:
{
 800c738:	b508      	push	{r3, lr}
  error = otInstanceErasePersistentInfo(NULL);
 800c73a:	2000      	movs	r0, #0
 800c73c:	f7ff f9da 	bl	800baf4 <otInstanceErasePersistentInfo>
  otInstanceFinalize(NULL);
 800c740:	2000      	movs	r0, #0
 800c742:	f7ff f9a2 	bl	800ba8a <otInstanceFinalize>
  otInstanceInitSingle();
 800c746:	f7ff f98a 	bl	800ba5e <otInstanceInitSingle>
  error = otSetStateChangedCallback(NULL, APP_THREAD_StateNotif, NULL);
 800c74a:	2200      	movs	r2, #0
 800c74c:	491f      	ldr	r1, [pc, #124]	; (800c7cc <APP_THREAD_DeviceConfig+0x94>)
 800c74e:	4610      	mov	r0, r2
 800c750:	f7ff f9b0 	bl	800bab4 <otSetStateChangedCallback>
  error = otLinkSetChannel(NULL, C_CHANNEL_NB);
 800c754:	2117      	movs	r1, #23
 800c756:	2000      	movs	r0, #0
 800c758:	f7ff fa44 	bl	800bbe4 <otLinkSetChannel>
  error = otLinkSetPanId(NULL, C_PANID);
 800c75c:	f241 2134 	movw	r1, #4660	; 0x1234
 800c760:	2000      	movs	r0, #0
 800c762:	f7ff fa58 	bl	800bc16 <otLinkSetPanId>
  error = otIp6SetEnabled(NULL, true);
 800c766:	2101      	movs	r1, #1
 800c768:	2000      	movs	r0, #0
 800c76a:	f7ff f9da 	bl	800bb22 <otIp6SetEnabled>
  error = otThreadSetEnabled(NULL, true);
 800c76e:	2101      	movs	r1, #1
 800c770:	2000      	movs	r0, #0
 800c772:	f7ff fd7a 	bl	800c26a <otThreadSetEnabled>
  error = otThreadSetEnabled(NULL, false);
 800c776:	2100      	movs	r1, #0
 800c778:	4608      	mov	r0, r1
 800c77a:	f7ff fd76 	bl	800c26a <otThreadSetEnabled>
    error = otThreadSetMasterKey(NULL, &masterKey);
 800c77e:	4914      	ldr	r1, [pc, #80]	; (800c7d0 <APP_THREAD_DeviceConfig+0x98>)
 800c780:	2000      	movs	r0, #0
 800c782:	f7ff fda4 	bl	800c2ce <otThreadSetMasterKey>
    error = otThreadSetNetworkName(NULL, networkName);
 800c786:	4913      	ldr	r1, [pc, #76]	; (800c7d4 <APP_THREAD_DeviceConfig+0x9c>)
 800c788:	2000      	movs	r0, #0
 800c78a:	f7ff fdce 	bl	800c32a <otThreadSetNetworkName>
    error = otThreadSetExtendedPanId(NULL , &extendedPanId);
 800c78e:	4912      	ldr	r1, [pc, #72]	; (800c7d8 <APP_THREAD_DeviceConfig+0xa0>)
 800c790:	2000      	movs	r0, #0
 800c792:	f7ff fd83 	bl	800c29c <otThreadSetExtendedPanId>
    error = otThreadSetEnabled(NULL, true);
 800c796:	2101      	movs	r1, #1
 800c798:	2000      	movs	r0, #0
 800c79a:	f7ff fd66 	bl	800c26a <otThreadSetEnabled>
    error = otCoapStart(NULL, OT_DEFAULT_COAP_PORT);
 800c79e:	f241 6133 	movw	r1, #5683	; 0x1633
 800c7a2:	2000      	movs	r0, #0
 800c7a4:	f7ff f90b 	bl	800b9be <otCoapStart>
    error = otCoapAddResource(NULL, &OT_Lights_Complex_Ressource);
 800c7a8:	490c      	ldr	r1, [pc, #48]	; (800c7dc <APP_THREAD_DeviceConfig+0xa4>)
 800c7aa:	2000      	movs	r0, #0
 800c7ac:	f7ff f921 	bl	800b9f2 <otCoapAddResource>
    error = otCoapAddResource(NULL, &OT_Lights_Simple_Ressource);
 800c7b0:	490b      	ldr	r1, [pc, #44]	; (800c7e0 <APP_THREAD_DeviceConfig+0xa8>)
 800c7b2:	2000      	movs	r0, #0
 800c7b4:	f7ff f91d 	bl	800b9f2 <otCoapAddResource>
    error = otCoapAddResource(NULL, &OT_Border_Time_Ressource);
 800c7b8:	490a      	ldr	r1, [pc, #40]	; (800c7e4 <APP_THREAD_DeviceConfig+0xac>)
 800c7ba:	2000      	movs	r0, #0
 800c7bc:	f7ff f919 	bl	800b9f2 <otCoapAddResource>
    error = otCoapAddResource(NULL, &OT_Toggle_Logging_Ressource);
 800c7c0:	4909      	ldr	r1, [pc, #36]	; (800c7e8 <APP_THREAD_DeviceConfig+0xb0>)
 800c7c2:	2000      	movs	r0, #0
 800c7c4:	f7ff f915 	bl	800b9f2 <otCoapAddResource>
}
 800c7c8:	bd08      	pop	{r3, pc}
 800c7ca:	bf00      	nop
 800c7cc:	0800cd29 	.word	0x0800cd29
 800c7d0:	0800e7e4 	.word	0x0800e7e4
 800c7d4:	0800e7f4 	.word	0x0800e7f4
 800c7d8:	0800e7dc 	.word	0x0800e7dc
 800c7dc:	20000038 	.word	0x20000038
 800c7e0:	20000048 	.word	0x20000048
 800c7e4:	20000028 	.word	0x20000028
 800c7e8:	20000058 	.word	0x20000058

0800c7ec <APP_THREAD_SendDataResponse>:
{
 800c7ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7ee:	4605      	mov	r5, r0
 800c7f0:	460e      	mov	r6, r1
  APP_DBG(" ********* APP_THREAD_SendDataResponse \r\n");
 800c7f2:	4a18      	ldr	r2, [pc, #96]	; (800c854 <APP_THREAD_SendDataResponse+0x68>)
 800c7f4:	2101      	movs	r1, #1
 800c7f6:	2000      	movs	r0, #0
 800c7f8:	f7f6 fbae 	bl	8002f58 <logApplication>
  otCoapHeaderInit(&OT_Header, OT_COAP_TYPE_ACKNOWLEDGMENT, OT_COAP_CODE_CHANGED);
 800c7fc:	4c16      	ldr	r4, [pc, #88]	; (800c858 <APP_THREAD_SendDataResponse+0x6c>)
 800c7fe:	2244      	movs	r2, #68	; 0x44
 800c800:	2120      	movs	r1, #32
 800c802:	4620      	mov	r0, r4
 800c804:	f7fe ff63 	bl	800b6ce <otCoapHeaderInit>
  otCoapHeaderSetMessageId(&OT_Header, otCoapHeaderGetMessageId(pRequestHeader));
 800c808:	4628      	mov	r0, r5
 800c80a:	f7ff f852 	bl	800b8b2 <otCoapHeaderGetMessageId>
 800c80e:	4601      	mov	r1, r0
 800c810:	4620      	mov	r0, r4
 800c812:	f7ff f800 	bl	800b816 <otCoapHeaderSetMessageId>
  otCoapHeaderSetToken(&OT_Header,
 800c816:	4628      	mov	r0, r5
 800c818:	f7ff f87f 	bl	800b91a <otCoapHeaderGetToken>
 800c81c:	4607      	mov	r7, r0
 800c81e:	4628      	mov	r0, r5
 800c820:	f7ff f861 	bl	800b8e6 <otCoapHeaderGetTokenLength>
 800c824:	4602      	mov	r2, r0
 800c826:	4639      	mov	r1, r7
 800c828:	4620      	mov	r0, r4
 800c82a:	f7fe ff6c 	bl	800b706 <otCoapHeaderSetToken>
  pOT_Message = otCoapNewMessage(NULL, &OT_Header);
 800c82e:	4621      	mov	r1, r4
 800c830:	2000      	movs	r0, #0
 800c832:	f7ff f88b 	bl	800b94c <otCoapNewMessage>
 800c836:	4601      	mov	r1, r0
 800c838:	4b08      	ldr	r3, [pc, #32]	; (800c85c <APP_THREAD_SendDataResponse+0x70>)
 800c83a:	6018      	str	r0, [r3, #0]
  error = otCoapSendResponse(NULL, pOT_Message, pMessageInfo);
 800c83c:	4632      	mov	r2, r6
 800c83e:	2000      	movs	r0, #0
 800c840:	f7ff f8f1 	bl	800ba26 <otCoapSendResponse>
  if (error != OT_ERROR_NONE && pOT_Message != NULL)
 800c844:	b120      	cbz	r0, 800c850 <APP_THREAD_SendDataResponse+0x64>
 800c846:	4b05      	ldr	r3, [pc, #20]	; (800c85c <APP_THREAD_SendDataResponse+0x70>)
 800c848:	6818      	ldr	r0, [r3, #0]
 800c84a:	b108      	cbz	r0, 800c850 <APP_THREAD_SendDataResponse+0x64>
    otMessageFree(pOT_Message);
 800c84c:	f7ff f9fc 	bl	800bc48 <otMessageFree>
}
 800c850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c852:	bf00      	nop
 800c854:	0800e744 	.word	0x0800e744
 800c858:	200047b4 	.word	0x200047b4
 800c85c:	200049c4 	.word	0x200049c4

0800c860 <APP_THREAD_CoapToggleLoggingRequestHandler>:
{
 800c860:	b570      	push	{r4, r5, r6, lr}
 800c862:	4605      	mov	r5, r0
 800c864:	460c      	mov	r4, r1
 800c866:	4616      	mov	r6, r2
    if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &logMessage, sizeof(logMessage)) == sizeof(logMessage))
 800c868:	4608      	mov	r0, r1
 800c86a:	f7ff fa05 	bl	800bc78 <otMessageGetOffset>
 800c86e:	2306      	movs	r3, #6
 800c870:	4a17      	ldr	r2, [pc, #92]	; (800c8d0 <APP_THREAD_CoapToggleLoggingRequestHandler+0x70>)
 800c872:	4601      	mov	r1, r0
 800c874:	4620      	mov	r0, r4
 800c876:	f7ff fa37 	bl	800bce8 <otMessageRead>
 800c87a:	2806      	cmp	r0, #6
 800c87c:	d01b      	beq.n	800c8b6 <APP_THREAD_CoapToggleLoggingRequestHandler+0x56>
    tempMessageInfo = pMessageInfo;
 800c87e:	4b15      	ldr	r3, [pc, #84]	; (800c8d4 <APP_THREAD_CoapToggleLoggingRequestHandler+0x74>)
 800c880:	601e      	str	r6, [r3, #0]
    receivedMessage = (otMessageInfo *) pMessage;
 800c882:	4b15      	ldr	r3, [pc, #84]	; (800c8d8 <APP_THREAD_CoapToggleLoggingRequestHandler+0x78>)
 800c884:	601c      	str	r4, [r3, #0]
    if (otCoapHeaderGetType(pHeader) == OT_COAP_TYPE_CONFIRMABLE)
 800c886:	4628      	mov	r0, r5
 800c888:	f7fe ffdf 	bl	800b84a <otCoapHeaderGetType>
 800c88c:	b1d8      	cbz	r0, 800c8c6 <APP_THREAD_CoapToggleLoggingRequestHandler+0x66>
    if (otCoapHeaderGetType(pHeader) != OT_COAP_TYPE_NON_CONFIRMABLE)
 800c88e:	4628      	mov	r0, r5
 800c890:	f7fe ffdb 	bl	800b84a <otCoapHeaderGetType>
 800c894:	2810      	cmp	r0, #16
 800c896:	d11a      	bne.n	800c8ce <APP_THREAD_CoapToggleLoggingRequestHandler+0x6e>
    if (otCoapHeaderGetCode(pHeader) != OT_COAP_CODE_PUT)
 800c898:	4628      	mov	r0, r5
 800c89a:	f7fe fff0 	bl	800b87e <otCoapHeaderGetCode>
 800c89e:	2803      	cmp	r0, #3
 800c8a0:	d115      	bne.n	800c8ce <APP_THREAD_CoapToggleLoggingRequestHandler+0x6e>
    if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &OT_ReceivedCommand, 1U) != 1U)
 800c8a2:	4620      	mov	r0, r4
 800c8a4:	f7ff f9e8 	bl	800bc78 <otMessageGetOffset>
 800c8a8:	2301      	movs	r3, #1
 800c8aa:	4a0c      	ldr	r2, [pc, #48]	; (800c8dc <APP_THREAD_CoapToggleLoggingRequestHandler+0x7c>)
 800c8ac:	4601      	mov	r1, r0
 800c8ae:	4620      	mov	r0, r4
 800c8b0:	f7ff fa1a 	bl	800bce8 <otMessageRead>
}
 800c8b4:	e00b      	b.n	800c8ce <APP_THREAD_CoapToggleLoggingRequestHandler+0x6e>
    	osMessageQueuePut(togLoggingQueueHandle, &logMessage, 0U, 0U);
 800c8b6:	2300      	movs	r3, #0
 800c8b8:	461a      	mov	r2, r3
 800c8ba:	4905      	ldr	r1, [pc, #20]	; (800c8d0 <APP_THREAD_CoapToggleLoggingRequestHandler+0x70>)
 800c8bc:	4808      	ldr	r0, [pc, #32]	; (800c8e0 <APP_THREAD_CoapToggleLoggingRequestHandler+0x80>)
 800c8be:	6800      	ldr	r0, [r0, #0]
 800c8c0:	f7fc fbd4 	bl	800906c <osMessageQueuePut>
 800c8c4:	e7db      	b.n	800c87e <APP_THREAD_CoapToggleLoggingRequestHandler+0x1e>
      APP_THREAD_SendDataResponse(pHeader, pMessageInfo);
 800c8c6:	4631      	mov	r1, r6
 800c8c8:	4628      	mov	r0, r5
 800c8ca:	f7ff ff8f 	bl	800c7ec <APP_THREAD_SendDataResponse>
}
 800c8ce:	bd70      	pop	{r4, r5, r6, pc}
 800c8d0:	200050c0 	.word	0x200050c0
 800c8d4:	200050a8 	.word	0x200050a8
 800c8d8:	200050ec 	.word	0x200050ec
 800c8dc:	20004870 	.word	0x20004870
 800c8e0:	20004b9c 	.word	0x20004b9c

0800c8e4 <APP_THREAD_CoapLightsSimpleRequestHandler>:
{
 800c8e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8e6:	4605      	mov	r5, r0
 800c8e8:	460c      	mov	r4, r1
 800c8ea:	4617      	mov	r7, r2
	lightsSimpleMessage = 0;
 800c8ec:	4e1a      	ldr	r6, [pc, #104]	; (800c958 <APP_THREAD_CoapLightsSimpleRequestHandler+0x74>)
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	6033      	str	r3, [r6, #0]
    if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &lightsSimpleMessage, sizeof(lightsSimpleMessage)) == 4U)
 800c8f2:	4608      	mov	r0, r1
 800c8f4:	f7ff f9c0 	bl	800bc78 <otMessageGetOffset>
 800c8f8:	2304      	movs	r3, #4
 800c8fa:	4632      	mov	r2, r6
 800c8fc:	4601      	mov	r1, r0
 800c8fe:	4620      	mov	r0, r4
 800c900:	f7ff f9f2 	bl	800bce8 <otMessageRead>
 800c904:	2804      	cmp	r0, #4
 800c906:	d019      	beq.n	800c93c <APP_THREAD_CoapLightsSimpleRequestHandler+0x58>
    receivedMessage = (otMessageInfo *) pMessage;
 800c908:	4b14      	ldr	r3, [pc, #80]	; (800c95c <APP_THREAD_CoapLightsSimpleRequestHandler+0x78>)
 800c90a:	601c      	str	r4, [r3, #0]
    if (otCoapHeaderGetType(pHeader) == OT_COAP_TYPE_CONFIRMABLE)
 800c90c:	4628      	mov	r0, r5
 800c90e:	f7fe ff9c 	bl	800b84a <otCoapHeaderGetType>
 800c912:	b1d8      	cbz	r0, 800c94c <APP_THREAD_CoapLightsSimpleRequestHandler+0x68>
    if (otCoapHeaderGetType(pHeader) != OT_COAP_TYPE_NON_CONFIRMABLE)
 800c914:	4628      	mov	r0, r5
 800c916:	f7fe ff98 	bl	800b84a <otCoapHeaderGetType>
 800c91a:	2810      	cmp	r0, #16
 800c91c:	d11a      	bne.n	800c954 <APP_THREAD_CoapLightsSimpleRequestHandler+0x70>
    if (otCoapHeaderGetCode(pHeader) != OT_COAP_CODE_PUT)
 800c91e:	4628      	mov	r0, r5
 800c920:	f7fe ffad 	bl	800b87e <otCoapHeaderGetCode>
 800c924:	2803      	cmp	r0, #3
 800c926:	d115      	bne.n	800c954 <APP_THREAD_CoapLightsSimpleRequestHandler+0x70>
    if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &OT_ReceivedCommand, 1U) != 1U)
 800c928:	4620      	mov	r0, r4
 800c92a:	f7ff f9a5 	bl	800bc78 <otMessageGetOffset>
 800c92e:	2301      	movs	r3, #1
 800c930:	4a0b      	ldr	r2, [pc, #44]	; (800c960 <APP_THREAD_CoapLightsSimpleRequestHandler+0x7c>)
 800c932:	4601      	mov	r1, r0
 800c934:	4620      	mov	r0, r4
 800c936:	f7ff f9d7 	bl	800bce8 <otMessageRead>
}
 800c93a:	e00b      	b.n	800c954 <APP_THREAD_CoapLightsSimpleRequestHandler+0x70>
    	osMessageQueuePut(lightsSimpleQueueHandle, &lightsSimpleMessage, 0U, 0U);
 800c93c:	2300      	movs	r3, #0
 800c93e:	461a      	mov	r2, r3
 800c940:	4631      	mov	r1, r6
 800c942:	4808      	ldr	r0, [pc, #32]	; (800c964 <APP_THREAD_CoapLightsSimpleRequestHandler+0x80>)
 800c944:	6800      	ldr	r0, [r0, #0]
 800c946:	f7fc fb91 	bl	800906c <osMessageQueuePut>
 800c94a:	e7dd      	b.n	800c908 <APP_THREAD_CoapLightsSimpleRequestHandler+0x24>
      APP_THREAD_SendDataResponse(pHeader, pMessageInfo);
 800c94c:	4639      	mov	r1, r7
 800c94e:	4628      	mov	r0, r5
 800c950:	f7ff ff4c 	bl	800c7ec <APP_THREAD_SendDataResponse>
}
 800c954:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c956:	bf00      	nop
 800c958:	20004bc4 	.word	0x20004bc4
 800c95c:	200050ec 	.word	0x200050ec
 800c960:	20004870 	.word	0x20004870
 800c964:	20004bbc 	.word	0x20004bbc

0800c968 <APP_THREAD_CoapLightsComplexRequestHandler>:
{
 800c968:	b570      	push	{r4, r5, r6, lr}
 800c96a:	4605      	mov	r5, r0
 800c96c:	460c      	mov	r4, r1
 800c96e:	4616      	mov	r6, r2
    if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &lightMessageComplex, sizeof(lightMessageComplex)) == sizeof(lightMessageComplex))
 800c970:	4608      	mov	r0, r1
 800c972:	f7ff f981 	bl	800bc78 <otMessageGetOffset>
 800c976:	2312      	movs	r3, #18
 800c978:	4a11      	ldr	r2, [pc, #68]	; (800c9c0 <APP_THREAD_CoapLightsComplexRequestHandler+0x58>)
 800c97a:	4601      	mov	r1, r0
 800c97c:	4620      	mov	r0, r4
 800c97e:	f7ff f9b3 	bl	800bce8 <otMessageRead>
 800c982:	2812      	cmp	r0, #18
 800c984:	d009      	beq.n	800c99a <APP_THREAD_CoapLightsComplexRequestHandler+0x32>
    tempMessageInfo = pMessageInfo;
 800c986:	4b0f      	ldr	r3, [pc, #60]	; (800c9c4 <APP_THREAD_CoapLightsComplexRequestHandler+0x5c>)
 800c988:	601e      	str	r6, [r3, #0]
    receivedMessage = (otMessageInfo *) pMessage;
 800c98a:	4b0f      	ldr	r3, [pc, #60]	; (800c9c8 <APP_THREAD_CoapLightsComplexRequestHandler+0x60>)
 800c98c:	601c      	str	r4, [r3, #0]
    if (otCoapHeaderGetType(pHeader) != OT_COAP_TYPE_NON_CONFIRMABLE)
 800c98e:	4628      	mov	r0, r5
 800c990:	f7fe ff5b 	bl	800b84a <otCoapHeaderGetType>
 800c994:	2810      	cmp	r0, #16
 800c996:	d004      	beq.n	800c9a2 <APP_THREAD_CoapLightsComplexRequestHandler+0x3a>
}
 800c998:	bd70      	pop	{r4, r5, r6, pc}
    	FrontLightsSet(&lightMessageComplex);
 800c99a:	4809      	ldr	r0, [pc, #36]	; (800c9c0 <APP_THREAD_CoapLightsComplexRequestHandler+0x58>)
 800c99c:	f7f5 ffda 	bl	8002954 <FrontLightsSet>
 800c9a0:	e7f1      	b.n	800c986 <APP_THREAD_CoapLightsComplexRequestHandler+0x1e>
    if (otCoapHeaderGetCode(pHeader) != OT_COAP_CODE_PUT)
 800c9a2:	4628      	mov	r0, r5
 800c9a4:	f7fe ff6b 	bl	800b87e <otCoapHeaderGetCode>
 800c9a8:	2803      	cmp	r0, #3
 800c9aa:	d1f5      	bne.n	800c998 <APP_THREAD_CoapLightsComplexRequestHandler+0x30>
    if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &OT_ReceivedCommand, 1U) != 1U)
 800c9ac:	4620      	mov	r0, r4
 800c9ae:	f7ff f963 	bl	800bc78 <otMessageGetOffset>
 800c9b2:	2301      	movs	r3, #1
 800c9b4:	4a05      	ldr	r2, [pc, #20]	; (800c9cc <APP_THREAD_CoapLightsComplexRequestHandler+0x64>)
 800c9b6:	4601      	mov	r1, r0
 800c9b8:	4620      	mov	r0, r4
 800c9ba:	f7ff f995 	bl	800bce8 <otMessageRead>
}
 800c9be:	e7eb      	b.n	800c998 <APP_THREAD_CoapLightsComplexRequestHandler+0x30>
 800c9c0:	200050d8 	.word	0x200050d8
 800c9c4:	200050a8 	.word	0x200050a8
 800c9c8:	200050ec 	.word	0x200050ec
 800c9cc:	20004870 	.word	0x20004870

0800c9d0 <APP_THREAD_SendCoapUnicastRequest>:
{
 800c9d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c9d4:	b083      	sub	sp, #12
 800c9d6:	4607      	mov	r7, r0
 800c9d8:	4688      	mov	r8, r1
 800c9da:	4615      	mov	r5, r2
 800c9dc:	4699      	mov	r9, r3
			  myRloc16 = otThreadGetRloc16(NULL);
 800c9de:	2000      	movs	r0, #0
 800c9e0:	f7ff fcd2 	bl	800c388 <otThreadGetRloc16>
 800c9e4:	4b36      	ldr	r3, [pc, #216]	; (800cac0 <APP_THREAD_SendCoapUnicastRequest+0xf0>)
 800c9e6:	8018      	strh	r0, [r3, #0]
			  isEnabledIpv6 = otIp6IsEnabled(NULL);
 800c9e8:	2000      	movs	r0, #0
 800c9ea:	f7ff f8b3 	bl	800bb54 <otIp6IsEnabled>
 800c9ee:	4b35      	ldr	r3, [pc, #212]	; (800cac4 <APP_THREAD_SendCoapUnicastRequest+0xf4>)
 800c9f0:	7018      	strb	r0, [r3, #0]
			  memcpy(&meshLocalEID, otThreadGetMeshLocalEid(NULL) ,sizeof(otIp6Address));
 800c9f2:	2000      	movs	r0, #0
 800c9f4:	f7ff fc84 	bl	800c300 <otThreadGetMeshLocalEid>
 800c9f8:	4b33      	ldr	r3, [pc, #204]	; (800cac8 <APP_THREAD_SendCoapUnicastRequest+0xf8>)
 800c9fa:	6806      	ldr	r6, [r0, #0]
 800c9fc:	6844      	ldr	r4, [r0, #4]
 800c9fe:	6881      	ldr	r1, [r0, #8]
 800ca00:	68c2      	ldr	r2, [r0, #12]
 800ca02:	601e      	str	r6, [r3, #0]
 800ca04:	605c      	str	r4, [r3, #4]
 800ca06:	6099      	str	r1, [r3, #8]
 800ca08:	60da      	str	r2, [r3, #12]
			  memset(&OT_MessageInfo, 0, sizeof(OT_MessageInfo));
 800ca0a:	4c30      	ldr	r4, [pc, #192]	; (800cacc <APP_THREAD_SendCoapUnicastRequest+0xfc>)
 800ca0c:	222c      	movs	r2, #44	; 0x2c
 800ca0e:	2100      	movs	r1, #0
 800ca10:	4620      	mov	r0, r4
 800ca12:	f000 fc6a 	bl	800d2ea <memset>
			   error = otIp6AddressFromString(ipv6_addr , &OT_MessageInfo.mPeerAddr);
 800ca16:	f104 0110 	add.w	r1, r4, #16
 800ca1a:	4628      	mov	r0, r5
 800ca1c:	f7ff f8c7 	bl	800bbae <otIp6AddressFromString>
 800ca20:	4e2b      	ldr	r6, [pc, #172]	; (800cad0 <APP_THREAD_SendCoapUnicastRequest+0x100>)
 800ca22:	7030      	strb	r0, [r6, #0]
			   memcpy(&OT_MessageInfo.mSockAddr, otThreadGetMeshLocalEid(NULL), sizeof(OT_MessageInfo.mSockAddr));
 800ca24:	2000      	movs	r0, #0
 800ca26:	f7ff fc6b 	bl	800c300 <otThreadGetMeshLocalEid>
 800ca2a:	4603      	mov	r3, r0
 800ca2c:	4625      	mov	r5, r4
 800ca2e:	6800      	ldr	r0, [r0, #0]
 800ca30:	6859      	ldr	r1, [r3, #4]
 800ca32:	689a      	ldr	r2, [r3, #8]
 800ca34:	68db      	ldr	r3, [r3, #12]
 800ca36:	c50f      	stmia	r5!, {r0, r1, r2, r3}
			  OT_MessageInfo.mInterfaceId = OT_NETIF_INTERFACE_ID_THREAD;
 800ca38:	2301      	movs	r3, #1
 800ca3a:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
			  OT_MessageInfo.mPeerPort = OT_DEFAULT_COAP_PORT;
 800ca3e:	f241 6333 	movw	r3, #5683	; 0x1633
 800ca42:	8463      	strh	r3, [r4, #34]	; 0x22
			  unicastAddresses = otIp6GetUnicastAddresses(NULL);
 800ca44:	2000      	movs	r0, #0
 800ca46:	f7ff f89d 	bl	800bb84 <otIp6GetUnicastAddresses>
 800ca4a:	4b22      	ldr	r3, [pc, #136]	; (800cad4 <APP_THREAD_SendCoapUnicastRequest+0x104>)
 800ca4c:	6018      	str	r0, [r3, #0]
			  OT_MessageInfo.mSockAddr = unicastAddresses->mAddress;
 800ca4e:	c80f      	ldmia	r0, {r0, r1, r2, r3}
 800ca50:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			  otCoapHeaderInit(&OT_Header, OT_COAP_TYPE_NON_CONFIRMABLE, OT_COAP_CODE_PUT);
 800ca54:	4c20      	ldr	r4, [pc, #128]	; (800cad8 <APP_THREAD_SendCoapUnicastRequest+0x108>)
 800ca56:	2203      	movs	r2, #3
 800ca58:	2110      	movs	r1, #16
 800ca5a:	4620      	mov	r0, r4
 800ca5c:	f7fe fe37 	bl	800b6ce <otCoapHeaderInit>
			  otCoapHeaderGenerateToken(&OT_Header, 2U); //This function sets the Token length and randomizes its value.
 800ca60:	2102      	movs	r1, #2
 800ca62:	4620      	mov	r0, r4
 800ca64:	f7fe fe6b 	bl	800b73e <otCoapHeaderGenerateToken>
			  error = otCoapHeaderAppendUriPathOptions(&OT_Header, resource);
 800ca68:	4649      	mov	r1, r9
 800ca6a:	4620      	mov	r0, r4
 800ca6c:	f7fe fe9d 	bl	800b7aa <otCoapHeaderAppendUriPathOptions>
 800ca70:	7030      	strb	r0, [r6, #0]
			  otCoapHeaderSetPayloadMarker(&OT_Header);
 800ca72:	4620      	mov	r0, r4
 800ca74:	f7fe feb5 	bl	800b7e2 <otCoapHeaderSetPayloadMarker>
			  pOT_Message = otCoapNewMessage(NULL, &OT_Header);
 800ca78:	4621      	mov	r1, r4
 800ca7a:	2000      	movs	r0, #0
 800ca7c:	f7fe ff66 	bl	800b94c <otCoapNewMessage>
 800ca80:	4b16      	ldr	r3, [pc, #88]	; (800cadc <APP_THREAD_SendCoapUnicastRequest+0x10c>)
 800ca82:	6018      	str	r0, [r3, #0]
			  if (pOT_Message == NULL) while(1);
 800ca84:	b900      	cbnz	r0, 800ca88 <APP_THREAD_SendCoapUnicastRequest+0xb8>
 800ca86:	e7fe      	b.n	800ca86 <APP_THREAD_SendCoapUnicastRequest+0xb6>
			  error = otMessageAppend(pOT_Message, message, message_length);
 800ca88:	4642      	mov	r2, r8
 800ca8a:	4639      	mov	r1, r7
 800ca8c:	f7ff f90e 	bl	800bcac <otMessageAppend>
 800ca90:	4b0f      	ldr	r3, [pc, #60]	; (800cad0 <APP_THREAD_SendCoapUnicastRequest+0x100>)
 800ca92:	7018      	strb	r0, [r3, #0]
			  if (error != OT_ERROR_NONE) while(1);
 800ca94:	b100      	cbz	r0, 800ca98 <APP_THREAD_SendCoapUnicastRequest+0xc8>
 800ca96:	e7fe      	b.n	800ca96 <APP_THREAD_SendCoapUnicastRequest+0xc6>
			  error = otCoapSendRequest(NULL,
 800ca98:	2000      	movs	r0, #0
 800ca9a:	9000      	str	r0, [sp, #0]
 800ca9c:	4603      	mov	r3, r0
 800ca9e:	4a0b      	ldr	r2, [pc, #44]	; (800cacc <APP_THREAD_SendCoapUnicastRequest+0xfc>)
 800caa0:	490e      	ldr	r1, [pc, #56]	; (800cadc <APP_THREAD_SendCoapUnicastRequest+0x10c>)
 800caa2:	6809      	ldr	r1, [r1, #0]
 800caa4:	f7fe ff6b 	bl	800b97e <otCoapSendRequest>
 800caa8:	4b09      	ldr	r3, [pc, #36]	; (800cad0 <APP_THREAD_SendCoapUnicastRequest+0x100>)
 800caaa:	7018      	strb	r0, [r3, #0]
			  if (error != OT_ERROR_NONE && pOT_Message != NULL)
 800caac:	b120      	cbz	r0, 800cab8 <APP_THREAD_SendCoapUnicastRequest+0xe8>
 800caae:	4b0b      	ldr	r3, [pc, #44]	; (800cadc <APP_THREAD_SendCoapUnicastRequest+0x10c>)
 800cab0:	6818      	ldr	r0, [r3, #0]
 800cab2:	b108      	cbz	r0, 800cab8 <APP_THREAD_SendCoapUnicastRequest+0xe8>
				otMessageFree(pOT_Message);
 800cab4:	f7ff f8c8 	bl	800bc48 <otMessageFree>
}
 800cab8:	b003      	add	sp, #12
 800caba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cabe:	bf00      	nop
 800cac0:	2000516a 	.word	0x2000516a
 800cac4:	200050ea 	.word	0x200050ea
 800cac8:	20005158 	.word	0x20005158
 800cacc:	20004844 	.word	0x20004844
 800cad0:	200049c0 	.word	0x200049c0
 800cad4:	2000516c 	.word	0x2000516c
 800cad8:	200047b4 	.word	0x200047b4
 800cadc:	200049c4 	.word	0x200049c4

0800cae0 <APP_THREAD_SendCoapUnicastMsg>:
{
 800cae0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cae4:	b083      	sub	sp, #12
 800cae6:	4607      	mov	r7, r0
 800cae8:	4688      	mov	r8, r1
 800caea:	4614      	mov	r4, r2
 800caec:	4699      	mov	r9, r3
			  memset(&OT_MessageInfo, 0, sizeof(OT_MessageInfo));
 800caee:	4d2b      	ldr	r5, [pc, #172]	; (800cb9c <APP_THREAD_SendCoapUnicastMsg+0xbc>)
 800caf0:	222c      	movs	r2, #44	; 0x2c
 800caf2:	2100      	movs	r1, #0
 800caf4:	4628      	mov	r0, r5
 800caf6:	f000 fbf8 	bl	800d2ea <memset>
			   error = otIp6AddressFromString(ipv6_addr , &OT_MessageInfo.mPeerAddr);
 800cafa:	f105 0110 	add.w	r1, r5, #16
 800cafe:	4620      	mov	r0, r4
 800cb00:	f7ff f855 	bl	800bbae <otIp6AddressFromString>
 800cb04:	4e26      	ldr	r6, [pc, #152]	; (800cba0 <APP_THREAD_SendCoapUnicastMsg+0xc0>)
 800cb06:	7030      	strb	r0, [r6, #0]
			   memcpy(&OT_MessageInfo.mSockAddr, otThreadGetMeshLocalEid(NULL), sizeof(OT_MessageInfo.mSockAddr));
 800cb08:	2000      	movs	r0, #0
 800cb0a:	f7ff fbf9 	bl	800c300 <otThreadGetMeshLocalEid>
 800cb0e:	4603      	mov	r3, r0
 800cb10:	462c      	mov	r4, r5
 800cb12:	6800      	ldr	r0, [r0, #0]
 800cb14:	6859      	ldr	r1, [r3, #4]
 800cb16:	689a      	ldr	r2, [r3, #8]
 800cb18:	68db      	ldr	r3, [r3, #12]
 800cb1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
			  OT_MessageInfo.mInterfaceId = OT_NETIF_INTERFACE_ID_THREAD;
 800cb1c:	2301      	movs	r3, #1
 800cb1e:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
			  OT_MessageInfo.mPeerPort = OT_DEFAULT_COAP_PORT;
 800cb22:	f241 6333 	movw	r3, #5683	; 0x1633
 800cb26:	846b      	strh	r3, [r5, #34]	; 0x22
			  otCoapHeaderInit(&OT_Header, OT_COAP_TYPE_NON_CONFIRMABLE, OT_COAP_CODE_PUT);
 800cb28:	4c1e      	ldr	r4, [pc, #120]	; (800cba4 <APP_THREAD_SendCoapUnicastMsg+0xc4>)
 800cb2a:	2203      	movs	r2, #3
 800cb2c:	2110      	movs	r1, #16
 800cb2e:	4620      	mov	r0, r4
 800cb30:	f7fe fdcd 	bl	800b6ce <otCoapHeaderInit>
			  otCoapHeaderGenerateToken(&OT_Header, 2U); //This function sets the Token length and randomizes its value.
 800cb34:	2102      	movs	r1, #2
 800cb36:	4620      	mov	r0, r4
 800cb38:	f7fe fe01 	bl	800b73e <otCoapHeaderGenerateToken>
			  error = otCoapHeaderAppendUriPathOptions(&OT_Header, resource);
 800cb3c:	4649      	mov	r1, r9
 800cb3e:	4620      	mov	r0, r4
 800cb40:	f7fe fe33 	bl	800b7aa <otCoapHeaderAppendUriPathOptions>
 800cb44:	7030      	strb	r0, [r6, #0]
			  otCoapHeaderAppendContentFormatOption(&OT_Header, OT_COAP_OPTION_CONTENT_FORMAT_OCTET_STREAM);
 800cb46:	212a      	movs	r1, #42	; 0x2a
 800cb48:	4620      	mov	r0, r4
 800cb4a:	f7fe fe12 	bl	800b772 <otCoapHeaderAppendContentFormatOption>
			  otCoapHeaderSetPayloadMarker(&OT_Header);
 800cb4e:	4620      	mov	r0, r4
 800cb50:	f7fe fe47 	bl	800b7e2 <otCoapHeaderSetPayloadMarker>
			  pOT_Message = otCoapNewMessage(NULL, &OT_Header);
 800cb54:	4621      	mov	r1, r4
 800cb56:	2000      	movs	r0, #0
 800cb58:	f7fe fef8 	bl	800b94c <otCoapNewMessage>
 800cb5c:	4b12      	ldr	r3, [pc, #72]	; (800cba8 <APP_THREAD_SendCoapUnicastMsg+0xc8>)
 800cb5e:	6018      	str	r0, [r3, #0]
			  if (pOT_Message == NULL) while(1);
 800cb60:	b900      	cbnz	r0, 800cb64 <APP_THREAD_SendCoapUnicastMsg+0x84>
 800cb62:	e7fe      	b.n	800cb62 <APP_THREAD_SendCoapUnicastMsg+0x82>
			  error = otMessageAppend(pOT_Message, message, msgSize);
 800cb64:	4642      	mov	r2, r8
 800cb66:	4639      	mov	r1, r7
 800cb68:	f7ff f8a0 	bl	800bcac <otMessageAppend>
 800cb6c:	4b0c      	ldr	r3, [pc, #48]	; (800cba0 <APP_THREAD_SendCoapUnicastMsg+0xc0>)
 800cb6e:	7018      	strb	r0, [r3, #0]
			  if (error != OT_ERROR_NONE) while(1);
 800cb70:	b100      	cbz	r0, 800cb74 <APP_THREAD_SendCoapUnicastMsg+0x94>
 800cb72:	e7fe      	b.n	800cb72 <APP_THREAD_SendCoapUnicastMsg+0x92>
			  error = otCoapSendRequest(NULL,
 800cb74:	2000      	movs	r0, #0
 800cb76:	9000      	str	r0, [sp, #0]
 800cb78:	4603      	mov	r3, r0
 800cb7a:	4a08      	ldr	r2, [pc, #32]	; (800cb9c <APP_THREAD_SendCoapUnicastMsg+0xbc>)
 800cb7c:	490a      	ldr	r1, [pc, #40]	; (800cba8 <APP_THREAD_SendCoapUnicastMsg+0xc8>)
 800cb7e:	6809      	ldr	r1, [r1, #0]
 800cb80:	f7fe fefd 	bl	800b97e <otCoapSendRequest>
 800cb84:	4b06      	ldr	r3, [pc, #24]	; (800cba0 <APP_THREAD_SendCoapUnicastMsg+0xc0>)
 800cb86:	7018      	strb	r0, [r3, #0]
			  if (error != OT_ERROR_NONE && pOT_Message != NULL)
 800cb88:	b120      	cbz	r0, 800cb94 <APP_THREAD_SendCoapUnicastMsg+0xb4>
 800cb8a:	4b07      	ldr	r3, [pc, #28]	; (800cba8 <APP_THREAD_SendCoapUnicastMsg+0xc8>)
 800cb8c:	6818      	ldr	r0, [r3, #0]
 800cb8e:	b108      	cbz	r0, 800cb94 <APP_THREAD_SendCoapUnicastMsg+0xb4>
				otMessageFree(pOT_Message);
 800cb90:	f7ff f85a 	bl	800bc48 <otMessageFree>
}
 800cb94:	b003      	add	sp, #12
 800cb96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cb9a:	bf00      	nop
 800cb9c:	20004844 	.word	0x20004844
 800cba0:	200049c0 	.word	0x200049c0
 800cba4:	200047b4 	.word	0x200047b4
 800cba8:	200049c4 	.word	0x200049c4

0800cbac <Receive_Notification_From_M0>:
  *         This function is called under interrupt.
  * @param  None
  * @retval None
  */
static void Receive_Notification_From_M0(void)
{
 800cbac:	b508      	push	{r3, lr}
  CptReceiveMsgFromM0++;
 800cbae:	4a05      	ldr	r2, [pc, #20]	; (800cbc4 <Receive_Notification_From_M0+0x18>)
 800cbb0:	6813      	ldr	r3, [r2, #0]
 800cbb2:	3301      	adds	r3, #1
 800cbb4:	6013      	str	r3, [r2, #0]
  osThreadFlagsSet(OsTaskMsgM0ToM4Id,1);
 800cbb6:	2101      	movs	r1, #1
 800cbb8:	4b03      	ldr	r3, [pc, #12]	; (800cbc8 <Receive_Notification_From_M0+0x1c>)
 800cbba:	6818      	ldr	r0, [r3, #0]
 800cbbc:	f7fb ff1e 	bl	80089fc <osThreadFlagsSet>
}
 800cbc0:	bd08      	pop	{r3, pc}
 800cbc2:	bf00      	nop
 800cbc4:	200047ac 	.word	0x200047ac
 800cbc8:	20004878 	.word	0x20004878

0800cbcc <RxCpltCallback>:

#if (CFG_USB_INTERFACE_ENABLE != 0)
#else
#if (CFG_FULL_LOW_POWER == 0)
static void RxCpltCallback(void)
{
 800cbcc:	b508      	push	{r3, lr}
  /* Filling buffer and wait for '\r' char */
  if (indexReceiveChar < C_SIZE_CMD_STRING)
 800cbce:	4b10      	ldr	r3, [pc, #64]	; (800cc10 <RxCpltCallback+0x44>)
 800cbd0:	881b      	ldrh	r3, [r3, #0]
 800cbd2:	b29b      	uxth	r3, r3
 800cbd4:	2bff      	cmp	r3, #255	; 0xff
 800cbd6:	d80b      	bhi.n	800cbf0 <RxCpltCallback+0x24>
  {
    CommandString[indexReceiveChar++] = aRxBuffer[0];
 800cbd8:	490d      	ldr	r1, [pc, #52]	; (800cc10 <RxCpltCallback+0x44>)
 800cbda:	880b      	ldrh	r3, [r1, #0]
 800cbdc:	b29b      	uxth	r3, r3
 800cbde:	1c5a      	adds	r2, r3, #1
 800cbe0:	b292      	uxth	r2, r2
 800cbe2:	800a      	strh	r2, [r1, #0]
 800cbe4:	4a0b      	ldr	r2, [pc, #44]	; (800cc14 <RxCpltCallback+0x48>)
 800cbe6:	7812      	ldrb	r2, [r2, #0]
 800cbe8:	490b      	ldr	r1, [pc, #44]	; (800cc18 <RxCpltCallback+0x4c>)
 800cbea:	54ca      	strb	r2, [r1, r3]
    if (aRxBuffer[0] == '\r')
 800cbec:	2a0d      	cmp	r2, #13
 800cbee:	d006      	beq.n	800cbfe <RxCpltCallback+0x32>
      osThreadFlagsSet(OsTaskCliId,1);
    }
  }

  /* Once a character has been sent, put back the device in reception mode */
  HW_UART_Receive_IT(CFG_CLI_UART, aRxBuffer, 1U, RxCpltCallback);
 800cbf0:	4b0a      	ldr	r3, [pc, #40]	; (800cc1c <RxCpltCallback+0x50>)
 800cbf2:	2201      	movs	r2, #1
 800cbf4:	4907      	ldr	r1, [pc, #28]	; (800cc14 <RxCpltCallback+0x48>)
 800cbf6:	2000      	movs	r0, #0
 800cbf8:	f7f5 fc3e 	bl	8002478 <HW_UART_Receive_IT>
}
 800cbfc:	bd08      	pop	{r3, pc}
      CptReceiveCmdFromUser = 1U;
 800cbfe:	2101      	movs	r1, #1
 800cc00:	4b07      	ldr	r3, [pc, #28]	; (800cc20 <RxCpltCallback+0x54>)
 800cc02:	8019      	strh	r1, [r3, #0]
      osThreadFlagsSet(OsTaskCliId,1);
 800cc04:	4b07      	ldr	r3, [pc, #28]	; (800cc24 <RxCpltCallback+0x58>)
 800cc06:	6818      	ldr	r0, [r3, #0]
 800cc08:	f7fb fef8 	bl	80089fc <osThreadFlagsSet>
 800cc0c:	e7f0      	b.n	800cbf0 <RxCpltCallback+0x24>
 800cc0e:	bf00      	nop
 800cc10:	200049c2 	.word	0x200049c2
 800cc14:	2000487c 	.word	0x2000487c
 800cc18:	200046a8 	.word	0x200046a8
 800cc1c:	0800cbcd 	.word	0x0800cbcd
 800cc20:	200047a8 	.word	0x200047a8
 800cc24:	20004874 	.word	0x20004874

0800cc28 <Send_CLI_To_M0>:
 * @brief Process sends receive CLI command to M0.
 * @param  None
 * @retval None
 */
static void Send_CLI_To_M0(void)
{
 800cc28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  memset(ThreadCliCmdBuffer.cmdserial.cmd.payload, 0x0U, 255U);
 800cc2a:	4c0f      	ldr	r4, [pc, #60]	; (800cc68 <Send_CLI_To_M0+0x40>)
 800cc2c:	f104 070c 	add.w	r7, r4, #12
 800cc30:	22ff      	movs	r2, #255	; 0xff
 800cc32:	2100      	movs	r1, #0
 800cc34:	4638      	mov	r0, r7
 800cc36:	f000 fb58 	bl	800d2ea <memset>
  memcpy(ThreadCliCmdBuffer.cmdserial.cmd.payload, CommandString, indexReceiveChar);
 800cc3a:	4d0c      	ldr	r5, [pc, #48]	; (800cc6c <Send_CLI_To_M0+0x44>)
 800cc3c:	882a      	ldrh	r2, [r5, #0]
 800cc3e:	4e0c      	ldr	r6, [pc, #48]	; (800cc70 <Send_CLI_To_M0+0x48>)
 800cc40:	4631      	mov	r1, r6
 800cc42:	4638      	mov	r0, r7
 800cc44:	f000 fb46 	bl	800d2d4 <memcpy>
  ThreadCliCmdBuffer.cmdserial.cmd.plen = indexReceiveChar;
 800cc48:	882b      	ldrh	r3, [r5, #0]
 800cc4a:	72e3      	strb	r3, [r4, #11]
  ThreadCliCmdBuffer.cmdserial.cmd.cmdcode = 0x0;
 800cc4c:	2100      	movs	r1, #0
 800cc4e:	7261      	strb	r1, [r4, #9]
 800cc50:	72a1      	strb	r1, [r4, #10]

  /* Clear receive buffer, character counter and command complete */
  CptReceiveCmdFromUser = 0;
 800cc52:	4b08      	ldr	r3, [pc, #32]	; (800cc74 <Send_CLI_To_M0+0x4c>)
 800cc54:	8019      	strh	r1, [r3, #0]
  indexReceiveChar = 0;
 800cc56:	8029      	strh	r1, [r5, #0]
  memset(CommandString, 0, C_SIZE_CMD_STRING);
 800cc58:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cc5c:	4630      	mov	r0, r6
 800cc5e:	f000 fb44 	bl	800d2ea <memset>

  TL_CLI_SendCmd();
 800cc62:	f7ff fc6f 	bl	800c544 <TL_CLI_SendCmd>
}
 800cc66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc68:	20030838 	.word	0x20030838
 800cc6c:	200049c2 	.word	0x200049c2
 800cc70:	200046a8 	.word	0x200046a8
 800cc74:	200047a8 	.word	0x200047a8

0800cc78 <APP_THREAD_FreeRTOSSendCLIToM0Task>:
{
 800cc78:	b508      	push	{r3, lr}
    osThreadFlagsWait(1,osFlagsWaitAll,osWaitForever);
 800cc7a:	f04f 32ff 	mov.w	r2, #4294967295
 800cc7e:	2101      	movs	r1, #1
 800cc80:	4608      	mov	r0, r1
 800cc82:	f7fb ff41 	bl	8008b08 <osThreadFlagsWait>
    Send_CLI_To_M0();
 800cc86:	f7ff ffcf 	bl	800cc28 <Send_CLI_To_M0>
 800cc8a:	e7f6      	b.n	800cc7a <APP_THREAD_FreeRTOSSendCLIToM0Task+0x2>

0800cc8c <Send_CLI_Ack_For_OT>:
 * @brief Send notification for CLI TL Channel.
 * @param  None
 * @retval None
 */
static void Send_CLI_Ack_For_OT(void)
{
 800cc8c:	b508      	push	{r3, lr}

  /* Notify M0 that characters have been sent to UART */
  TL_THREAD_CliSendAck();
 800cc8e:	f7ff fc71 	bl	800c574 <TL_THREAD_CliSendAck>
}
 800cc92:	bd08      	pop	{r3, pc}

0800cc94 <HostTxCb>:
 *
 * @param   Notbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void HostTxCb(void)
{
 800cc94:	b508      	push	{r3, lr}
  Send_CLI_Ack_For_OT();
 800cc96:	f7ff fff9 	bl	800cc8c <Send_CLI_Ack_For_OT>
}
 800cc9a:	bd08      	pop	{r3, pc}

0800cc9c <APP_THREAD_SendMyIP>:
void APP_THREAD_SendMyIP(){
 800cc9c:	b508      	push	{r3, lr}
	APP_THREAD_SendCoapUnicastRequest(msgSendMyIP, sizeof(msgSendMyIP), borderRouter.ipv6, borderSyncResource);
 800cc9e:	4b03      	ldr	r3, [pc, #12]	; (800ccac <APP_THREAD_SendMyIP+0x10>)
 800cca0:	4a03      	ldr	r2, [pc, #12]	; (800ccb0 <APP_THREAD_SendMyIP+0x14>)
 800cca2:	2105      	movs	r1, #5
 800cca4:	4803      	ldr	r0, [pc, #12]	; (800ccb4 <APP_THREAD_SendMyIP+0x18>)
 800cca6:	f7ff fe93 	bl	800c9d0 <APP_THREAD_SendCoapUnicastRequest>
}
 800ccaa:	bd08      	pop	{r3, pc}
 800ccac:	0800e7cc 	.word	0x0800e7cc
 800ccb0:	20004980 	.word	0x20004980
 800ccb4:	20000068 	.word	0x20000068

0800ccb8 <APP_THREAD_CoapBorderTimeRequestHandler>:
{
 800ccb8:	b570      	push	{r4, r5, r6, lr}
 800ccba:	4605      	mov	r5, r0
 800ccbc:	460c      	mov	r4, r1
 800ccbe:	4616      	mov	r6, r2
	if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &borderRouter, sizeof(borderRouter)) == sizeof(borderRouter))
 800ccc0:	4608      	mov	r0, r1
 800ccc2:	f7fe ffd9 	bl	800bc78 <otMessageGetOffset>
 800ccc6:	2340      	movs	r3, #64	; 0x40
 800ccc8:	4a14      	ldr	r2, [pc, #80]	; (800cd1c <APP_THREAD_CoapBorderTimeRequestHandler+0x64>)
 800ccca:	4601      	mov	r1, r0
 800cccc:	4620      	mov	r0, r4
 800ccce:	f7ff f80b 	bl	800bce8 <otMessageRead>
 800ccd2:	2840      	cmp	r0, #64	; 0x40
 800ccd4:	d019      	beq.n	800cd0a <APP_THREAD_CoapBorderTimeRequestHandler+0x52>
    receivedMessage = (otMessageInfo *) pMessage;
 800ccd6:	4b12      	ldr	r3, [pc, #72]	; (800cd20 <APP_THREAD_CoapBorderTimeRequestHandler+0x68>)
 800ccd8:	601c      	str	r4, [r3, #0]
    if (otCoapHeaderGetType(pHeader) == OT_COAP_TYPE_CONFIRMABLE)
 800ccda:	4628      	mov	r0, r5
 800ccdc:	f7fe fdb5 	bl	800b84a <otCoapHeaderGetType>
 800cce0:	b1b0      	cbz	r0, 800cd10 <APP_THREAD_CoapBorderTimeRequestHandler+0x58>
    if (otCoapHeaderGetType(pHeader) != OT_COAP_TYPE_NON_CONFIRMABLE)
 800cce2:	4628      	mov	r0, r5
 800cce4:	f7fe fdb1 	bl	800b84a <otCoapHeaderGetType>
 800cce8:	2810      	cmp	r0, #16
 800ccea:	d115      	bne.n	800cd18 <APP_THREAD_CoapBorderTimeRequestHandler+0x60>
    if (otCoapHeaderGetCode(pHeader) != OT_COAP_CODE_PUT)
 800ccec:	4628      	mov	r0, r5
 800ccee:	f7fe fdc6 	bl	800b87e <otCoapHeaderGetCode>
 800ccf2:	2803      	cmp	r0, #3
 800ccf4:	d110      	bne.n	800cd18 <APP_THREAD_CoapBorderTimeRequestHandler+0x60>
    if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &OT_ReceivedCommand, 1U) != 1U)
 800ccf6:	4620      	mov	r0, r4
 800ccf8:	f7fe ffbe 	bl	800bc78 <otMessageGetOffset>
 800ccfc:	2301      	movs	r3, #1
 800ccfe:	4a09      	ldr	r2, [pc, #36]	; (800cd24 <APP_THREAD_CoapBorderTimeRequestHandler+0x6c>)
 800cd00:	4601      	mov	r1, r0
 800cd02:	4620      	mov	r0, r4
 800cd04:	f7fe fff0 	bl	800bce8 <otMessageRead>
}
 800cd08:	e006      	b.n	800cd18 <APP_THREAD_CoapBorderTimeRequestHandler+0x60>
    	APP_THREAD_SendMyIP();
 800cd0a:	f7ff ffc7 	bl	800cc9c <APP_THREAD_SendMyIP>
 800cd0e:	e7e2      	b.n	800ccd6 <APP_THREAD_CoapBorderTimeRequestHandler+0x1e>
      APP_THREAD_SendDataResponse(pHeader, pMessageInfo);
 800cd10:	4631      	mov	r1, r6
 800cd12:	4628      	mov	r0, r5
 800cd14:	f7ff fd6a 	bl	800c7ec <APP_THREAD_SendDataResponse>
}
 800cd18:	bd70      	pop	{r4, r5, r6, pc}
 800cd1a:	bf00      	nop
 800cd1c:	20004980 	.word	0x20004980
 800cd20:	200050ec 	.word	0x200050ec
 800cd24:	20004870 	.word	0x20004870

0800cd28 <APP_THREAD_StateNotif>:
  if ((NotifFlags & (uint32_t)OT_CHANGED_THREAD_ROLE) == (uint32_t)OT_CHANGED_THREAD_ROLE)
 800cd28:	f010 0f04 	tst.w	r0, #4
 800cd2c:	d100      	bne.n	800cd30 <APP_THREAD_StateNotif+0x8>
 800cd2e:	4770      	bx	lr
{
 800cd30:	b508      	push	{r3, lr}
    switch (otThreadGetDeviceRole(NULL))
 800cd32:	2000      	movs	r0, #0
 800cd34:	f7ff fb12 	bl	800c35c <otThreadGetDeviceRole>
 800cd38:	2804      	cmp	r0, #4
 800cd3a:	d813      	bhi.n	800cd64 <APP_THREAD_StateNotif+0x3c>
 800cd3c:	e8df f000 	tbb	[pc, r0]
 800cd40:	0c090308 	.word	0x0c090308
 800cd44:	0f          	.byte	0x0f
 800cd45:	00          	.byte	0x00
    	borderRouter.epoch = 0;
 800cd46:	4b09      	ldr	r3, [pc, #36]	; (800cd6c <APP_THREAD_StateNotif+0x44>)
 800cd48:	2000      	movs	r0, #0
 800cd4a:	2100      	movs	r1, #0
 800cd4c:	e9c3 010e 	strd	r0, r1, [r3, #56]	; 0x38
}
 800cd50:	bd08      	pop	{r3, pc}
    	APP_THREAD_SendMyIP();
 800cd52:	f7ff ffa3 	bl	800cc9c <APP_THREAD_SendMyIP>
      break;
 800cd56:	e7fb      	b.n	800cd50 <APP_THREAD_StateNotif+0x28>
    	APP_THREAD_SendMyIP();
 800cd58:	f7ff ffa0 	bl	800cc9c <APP_THREAD_SendMyIP>
      break;
 800cd5c:	e7f8      	b.n	800cd50 <APP_THREAD_StateNotif+0x28>
    	APP_THREAD_SendMyIP();
 800cd5e:	f7ff ff9d 	bl	800cc9c <APP_THREAD_SendMyIP>
      break;
 800cd62:	e7f5      	b.n	800cd50 <APP_THREAD_StateNotif+0x28>
    	APP_THREAD_SendMyIP();
 800cd64:	f7ff ff9a 	bl	800cc9c <APP_THREAD_SendMyIP>
}
 800cd68:	e7f2      	b.n	800cd50 <APP_THREAD_StateNotif+0x28>
 800cd6a:	bf00      	nop
 800cd6c:	20004980 	.word	0x20004980

0800cd70 <APP_THREAD_SendBorderPacket>:
void APP_THREAD_SendBorderPacket(struct LogPacket *sensorPacket){
 800cd70:	b500      	push	{lr}
 800cd72:	b083      	sub	sp, #12
	APP_THREAD_SendCoapUnicastMsg(sensorPacket, sizeof(struct LogPacket), borderRouter.ipv6  , borderPacket, 1U);
 800cd74:	2301      	movs	r3, #1
 800cd76:	9300      	str	r3, [sp, #0]
 800cd78:	4b03      	ldr	r3, [pc, #12]	; (800cd88 <APP_THREAD_SendBorderPacket+0x18>)
 800cd7a:	4a04      	ldr	r2, [pc, #16]	; (800cd8c <APP_THREAD_SendBorderPacket+0x1c>)
 800cd7c:	21c4      	movs	r1, #196	; 0xc4
 800cd7e:	f7ff feaf 	bl	800cae0 <APP_THREAD_SendCoapUnicastMsg>
}
 800cd82:	b003      	add	sp, #12
 800cd84:	f85d fb04 	ldr.w	pc, [sp], #4
 800cd88:	0800e7bc 	.word	0x0800e7bc
 800cd8c:	20004980 	.word	0x20004980

0800cd90 <APP_THREAD_RegisterCmdBuffer>:
  p_thread_otcmdbuffer = p_buffer;
 800cd90:	4b01      	ldr	r3, [pc, #4]	; (800cd98 <APP_THREAD_RegisterCmdBuffer+0x8>)
 800cd92:	6018      	str	r0, [r3, #0]
}
 800cd94:	4770      	bx	lr
 800cd96:	bf00      	nop
 800cd98:	200049cc 	.word	0x200049cc

0800cd9c <THREAD_Get_OTCmdPayloadBuffer>:
  return (Thread_OT_Cmd_Request_t*)p_thread_otcmdbuffer->cmdserial.cmd.payload;
 800cd9c:	4b01      	ldr	r3, [pc, #4]	; (800cda4 <THREAD_Get_OTCmdPayloadBuffer+0x8>)
 800cd9e:	6818      	ldr	r0, [r3, #0]
}
 800cda0:	300c      	adds	r0, #12
 800cda2:	4770      	bx	lr
 800cda4:	200049cc 	.word	0x200049cc

0800cda8 <THREAD_Get_OTCmdRspPayloadBuffer>:
  return (Thread_OT_Cmd_Request_t*)((TL_EvtPacket_t *)p_thread_otcmdbuffer)->evtserial.evt.payload;
 800cda8:	4b01      	ldr	r3, [pc, #4]	; (800cdb0 <THREAD_Get_OTCmdRspPayloadBuffer+0x8>)
 800cdaa:	6818      	ldr	r0, [r3, #0]
}
 800cdac:	300b      	adds	r0, #11
 800cdae:	4770      	bx	lr
 800cdb0:	200049cc 	.word	0x200049cc

0800cdb4 <THREAD_Get_NotificationPayloadBuffer>:
  return (Thread_OT_Cmd_Request_t*)(p_thread_notif_M0_to_M4)->evtserial.evt.payload;
 800cdb4:	4b01      	ldr	r3, [pc, #4]	; (800cdbc <THREAD_Get_NotificationPayloadBuffer+0x8>)
 800cdb6:	6818      	ldr	r0, [r3, #0]
}
 800cdb8:	300b      	adds	r0, #11
 800cdba:	4770      	bx	lr
 800cdbc:	200049c8 	.word	0x200049c8

0800cdc0 <Ot_Cmd_Transfer>:
{
 800cdc0:	b508      	push	{r3, lr}
  p_thread_otcmdbuffer->cmdserial.cmd.cmdcode = 0x280U;
 800cdc2:	4b08      	ldr	r3, [pc, #32]	; (800cde4 <Ot_Cmd_Transfer+0x24>)
 800cdc4:	681a      	ldr	r2, [r3, #0]
 800cdc6:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 800cdca:	7253      	strb	r3, [r2, #9]
 800cdcc:	2302      	movs	r3, #2
 800cdce:	7293      	strb	r3, [r2, #10]
  uint32_t l_size = ((Thread_OT_Cmd_Request_t*)(p_thread_otcmdbuffer->cmdserial.cmd.payload))->Size * 4U + 8U;
 800cdd0:	6913      	ldr	r3, [r2, #16]
 800cdd2:	3302      	adds	r3, #2
 800cdd4:	009b      	lsls	r3, r3, #2
  p_thread_otcmdbuffer->cmdserial.cmd.plen = l_size;
 800cdd6:	72d3      	strb	r3, [r2, #11]
  TL_OT_SendCmd();
 800cdd8:	f7ff fba8 	bl	800c52c <TL_OT_SendCmd>
  Wait_Getting_Ack_From_M0();
 800cddc:	f7ff fc50 	bl	800c680 <Wait_Getting_Ack_From_M0>
}
 800cde0:	bd08      	pop	{r3, pc}
 800cde2:	bf00      	nop
 800cde4:	200049cc 	.word	0x200049cc

0800cde8 <TL_OT_CmdEvtReceived>:
{
 800cde8:	b508      	push	{r3, lr}
  Receive_Ack_From_M0();
 800cdea:	f7ff fc53 	bl	800c694 <Receive_Ack_From_M0>
}
 800cdee:	bd08      	pop	{r3, pc}

0800cdf0 <TL_THREAD_NotReceived>:
{
 800cdf0:	b508      	push	{r3, lr}
  p_thread_notif_M0_to_M4 = Notbuffer;
 800cdf2:	4b02      	ldr	r3, [pc, #8]	; (800cdfc <TL_THREAD_NotReceived+0xc>)
 800cdf4:	6018      	str	r0, [r3, #0]
  Receive_Notification_From_M0();
 800cdf6:	f7ff fed9 	bl	800cbac <Receive_Notification_From_M0>
}
 800cdfa:	bd08      	pop	{r3, pc}
 800cdfc:	200049c8 	.word	0x200049c8

0800ce00 <Pre_OtCmdProcessing>:
}
 800ce00:	4770      	bx	lr
	...

0800ce04 <APP_THREAD_Init_UART_CLI>:
{
 800ce04:	b508      	push	{r3, lr}
  OsTaskCliId = osThreadNew(APP_THREAD_FreeRTOSSendCLIToM0Task, NULL,&ThreadCliProcess_attr);
 800ce06:	4a08      	ldr	r2, [pc, #32]	; (800ce28 <APP_THREAD_Init_UART_CLI+0x24>)
 800ce08:	2100      	movs	r1, #0
 800ce0a:	4808      	ldr	r0, [pc, #32]	; (800ce2c <APP_THREAD_Init_UART_CLI+0x28>)
 800ce0c:	f7fb fd82 	bl	8008914 <osThreadNew>
 800ce10:	4b07      	ldr	r3, [pc, #28]	; (800ce30 <APP_THREAD_Init_UART_CLI+0x2c>)
 800ce12:	6018      	str	r0, [r3, #0]
  MX_USART1_UART_Init();
 800ce14:	f7f6 f9ce 	bl	80031b4 <MX_USART1_UART_Init>
  HW_UART_Receive_IT(CFG_CLI_UART, aRxBuffer, 1, RxCpltCallback);
 800ce18:	4b06      	ldr	r3, [pc, #24]	; (800ce34 <APP_THREAD_Init_UART_CLI+0x30>)
 800ce1a:	2201      	movs	r2, #1
 800ce1c:	4906      	ldr	r1, [pc, #24]	; (800ce38 <APP_THREAD_Init_UART_CLI+0x34>)
 800ce1e:	2000      	movs	r0, #0
 800ce20:	f7f5 fb2a 	bl	8002478 <HW_UART_Receive_IT>
}
 800ce24:	bd08      	pop	{r3, pc}
 800ce26:	bf00      	nop
 800ce28:	0800e774 	.word	0x0800e774
 800ce2c:	0800cc79 	.word	0x0800cc79
 800ce30:	20004874 	.word	0x20004874
 800ce34:	0800cbcd 	.word	0x0800cbcd
 800ce38:	2000487c 	.word	0x2000487c

0800ce3c <APP_THREAD_TL_THREAD_INIT>:
{
 800ce3c:	b508      	push	{r3, lr}
  ThreadConfigBuffer.p_ThreadOtCmdRspBuffer = (uint8_t*)&ThreadOtCmdBuffer;
 800ce3e:	4806      	ldr	r0, [pc, #24]	; (800ce58 <APP_THREAD_TL_THREAD_INIT+0x1c>)
 800ce40:	4b06      	ldr	r3, [pc, #24]	; (800ce5c <APP_THREAD_TL_THREAD_INIT+0x20>)
 800ce42:	f503 7286 	add.w	r2, r3, #268	; 0x10c
 800ce46:	6002      	str	r2, [r0, #0]
  ThreadConfigBuffer.p_ThreadNotAckBuffer = (uint8_t*)ThreadNotifRspEvtBuffer;
 800ce48:	f503 7206 	add.w	r2, r3, #536	; 0x218
 800ce4c:	6082      	str	r2, [r0, #8]
  ThreadConfigBuffer.p_ThreadCliRspBuffer = (uint8_t*)&ThreadCliCmdBuffer;
 800ce4e:	6043      	str	r3, [r0, #4]
  TL_THREAD_Init( &ThreadConfigBuffer );
 800ce50:	f7ff fb5e 	bl	800c510 <TL_THREAD_Init>
}
 800ce54:	bd08      	pop	{r3, pc}
 800ce56:	bf00      	nop
 800ce58:	200300b8 	.word	0x200300b8
 800ce5c:	20030838 	.word	0x20030838

0800ce60 <APP_THREAD_Init>:
{
 800ce60:	b508      	push	{r3, lr}
  APP_THREAD_CheckWirelessFirmwareInfo();
 800ce62:	f7ff fc1d 	bl	800c6a0 <APP_THREAD_CheckWirelessFirmwareInfo>
  APP_THREAD_RegisterCmdBuffer(&ThreadOtCmdBuffer);
 800ce66:	480b      	ldr	r0, [pc, #44]	; (800ce94 <APP_THREAD_Init+0x34>)
 800ce68:	f7ff ff92 	bl	800cd90 <APP_THREAD_RegisterCmdBuffer>
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_THREAD, UTIL_LPM_DISABLE);
 800ce6c:	2101      	movs	r1, #1
 800ce6e:	2002      	movs	r0, #2
 800ce70:	f000 f9f0 	bl	800d254 <UTIL_LPM_SetOffMode>
  APP_THREAD_TL_THREAD_INIT();
 800ce74:	f7ff ffe2 	bl	800ce3c <APP_THREAD_TL_THREAD_INIT>
  APP_THREAD_Init_UART_CLI();
 800ce78:	f7ff ffc4 	bl	800ce04 <APP_THREAD_Init_UART_CLI>
  ThreadInitStatus = SHCI_C2_THREAD_Init();
 800ce7c:	f7ff f88e 	bl	800bf9c <SHCI_C2_THREAD_Init>
  OsTaskMsgM0ToM4Id = osThreadNew(APP_THREAD_FreeRTOSProcessMsgM0ToM4Task, NULL,&ThreadMsgM0ToM4Process_attr);
 800ce80:	4a05      	ldr	r2, [pc, #20]	; (800ce98 <APP_THREAD_Init+0x38>)
 800ce82:	2100      	movs	r1, #0
 800ce84:	4805      	ldr	r0, [pc, #20]	; (800ce9c <APP_THREAD_Init+0x3c>)
 800ce86:	f7fb fd45 	bl	8008914 <osThreadNew>
 800ce8a:	4b05      	ldr	r3, [pc, #20]	; (800cea0 <APP_THREAD_Init+0x40>)
 800ce8c:	6018      	str	r0, [r3, #0]
  APP_THREAD_DeviceConfig();
 800ce8e:	f7ff fc53 	bl	800c738 <APP_THREAD_DeviceConfig>
}
 800ce92:	bd08      	pop	{r3, pc}
 800ce94:	20030944 	.word	0x20030944
 800ce98:	0800e798 	.word	0x0800e798
 800ce9c:	0800cef9 	.word	0x0800cef9
 800cea0:	20004878 	.word	0x20004878

0800cea4 <TL_THREAD_CliNotReceived>:
{
 800cea4:	b538      	push	{r3, r4, r5, lr}
  uint8_t l_size = l_CliBuffer->cmdserial.cmd.plen;
 800cea6:	7ac5      	ldrb	r5, [r0, #11]
  if (strcmp((const char *)l_CliBuffer->cmdserial.cmd.payload, "> ") != 0)
 800cea8:	f100 040c 	add.w	r4, r0, #12
 800ceac:	4907      	ldr	r1, [pc, #28]	; (800cecc <TL_THREAD_CliNotReceived+0x28>)
 800ceae:	4620      	mov	r0, r4
 800ceb0:	f7f3 f966 	bl	8000180 <strcmp>
 800ceb4:	b910      	cbnz	r0, 800cebc <TL_THREAD_CliNotReceived+0x18>
    Send_CLI_Ack_For_OT();
 800ceb6:	f7ff fee9 	bl	800cc8c <Send_CLI_Ack_For_OT>
}
 800ceba:	bd38      	pop	{r3, r4, r5, pc}
    HW_UART_Transmit_IT(CFG_CLI_UART, l_CliBuffer->cmdserial.cmd.payload, l_size, HostTxCb);
 800cebc:	4b04      	ldr	r3, [pc, #16]	; (800ced0 <TL_THREAD_CliNotReceived+0x2c>)
 800cebe:	462a      	mov	r2, r5
 800cec0:	4621      	mov	r1, r4
 800cec2:	2000      	movs	r0, #0
 800cec4:	f7f5 faea 	bl	800249c <HW_UART_Transmit_IT>
 800cec8:	e7f7      	b.n	800ceba <TL_THREAD_CliNotReceived+0x16>
 800ceca:	bf00      	nop
 800cecc:	0800e770 	.word	0x0800e770
 800ced0:	0800cc95 	.word	0x0800cc95

0800ced4 <APP_THREAD_ProcessMsgM0ToM4>:
 * @brief Process the messages coming from the M0.
 * @param  None
 * @retval None
 */
void APP_THREAD_ProcessMsgM0ToM4(void)
{
 800ced4:	b508      	push	{r3, lr}
  if (CptReceiveMsgFromM0 != 0)
 800ced6:	4b07      	ldr	r3, [pc, #28]	; (800cef4 <APP_THREAD_ProcessMsgM0ToM4+0x20>)
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	b133      	cbz	r3, 800ceea <APP_THREAD_ProcessMsgM0ToM4+0x16>
  {
    /* If CptReceiveMsgFromM0 is > 1. it means that we did not serve all the events from the radio */
    if (CptReceiveMsgFromM0 > 1U)
 800cedc:	4b05      	ldr	r3, [pc, #20]	; (800cef4 <APP_THREAD_ProcessMsgM0ToM4+0x20>)
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	2b01      	cmp	r3, #1
 800cee2:	d903      	bls.n	800ceec <APP_THREAD_ProcessMsgM0ToM4+0x18>
    else
    {
      OpenThread_CallBack_Processing();
    }
    /* Reset counter */
    CptReceiveMsgFromM0 = 0;
 800cee4:	4b03      	ldr	r3, [pc, #12]	; (800cef4 <APP_THREAD_ProcessMsgM0ToM4+0x20>)
 800cee6:	2200      	movs	r2, #0
 800cee8:	601a      	str	r2, [r3, #0]
  }
}
 800ceea:	bd08      	pop	{r3, pc}
      OpenThread_CallBack_Processing();
 800ceec:	f7fe ff1c 	bl	800bd28 <OpenThread_CallBack_Processing>
 800cef0:	e7f8      	b.n	800cee4 <APP_THREAD_ProcessMsgM0ToM4+0x10>
 800cef2:	bf00      	nop
 800cef4:	200047ac 	.word	0x200047ac

0800cef8 <APP_THREAD_FreeRTOSProcessMsgM0ToM4Task>:
{
 800cef8:	b508      	push	{r3, lr}
    osThreadFlagsWait(1,osFlagsWaitAll,osWaitForever);
 800cefa:	f04f 32ff 	mov.w	r2, #4294967295
 800cefe:	2101      	movs	r1, #1
 800cf00:	4608      	mov	r0, r1
 800cf02:	f7fb fe01 	bl	8008b08 <osThreadFlagsWait>
    APP_THREAD_ProcessMsgM0ToM4();
 800cf06:	f7ff ffe5 	bl	800ced4 <APP_THREAD_ProcessMsgM0ToM4>
 800cf0a:	e7f6      	b.n	800cefa <APP_THREAD_FreeRTOSProcessMsgM0ToM4Task+0x2>

0800cf0c <HW_IPCC_MM_FreeBufHandler>:

  return;
}

static void HW_IPCC_MM_FreeBufHandler( void )
{
 800cf0c:	b510      	push	{r4, lr}
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800cf0e:	4c06      	ldr	r4, [pc, #24]	; (800cf28 <HW_IPCC_MM_FreeBufHandler+0x1c>)
 800cf10:	6863      	ldr	r3, [r4, #4]
 800cf12:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cf16:	6063      	str	r3, [r4, #4]
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );

  FreeBufCb();
 800cf18:	4b04      	ldr	r3, [pc, #16]	; (800cf2c <HW_IPCC_MM_FreeBufHandler+0x20>)
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	4798      	blx	r3
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800cf1e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800cf22:	60a3      	str	r3, [r4, #8]

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );

  return;
}
 800cf24:	bd10      	pop	{r4, pc}
 800cf26:	bf00      	nop
 800cf28:	58000c00 	.word	0x58000c00
 800cf2c:	200049d0 	.word	0x200049d0

0800cf30 <HW_IPCC_THREAD_CliNotEvtHandler>:
{
 800cf30:	b508      	push	{r3, lr}
  SET_BIT(IPCCx->C1MR, Channel);
 800cf32:	4a04      	ldr	r2, [pc, #16]	; (800cf44 <HW_IPCC_THREAD_CliNotEvtHandler+0x14>)
 800cf34:	6853      	ldr	r3, [r2, #4]
 800cf36:	f043 0310 	orr.w	r3, r3, #16
 800cf3a:	6053      	str	r3, [r2, #4]
  HW_IPCC_THREAD_CliEvtNot();
 800cf3c:	f7ff fb3a 	bl	800c5b4 <HW_IPCC_THREAD_CliEvtNot>
}
 800cf40:	bd08      	pop	{r3, pc}
 800cf42:	bf00      	nop
 800cf44:	58000c00 	.word	0x58000c00

0800cf48 <HW_IPCC_Enable>:
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 800cf48:	4b09      	ldr	r3, [pc, #36]	; (800cf70 <HW_IPCC_Enable+0x28>)
 800cf4a:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 800cf4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cf52:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  *         @arg @ref LL_EXTI_LINE_41
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800cf56:	6a1a      	ldr	r2, [r3, #32]
 800cf58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cf5c:	621a      	str	r2, [r3, #32]
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 800cf5e:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 800cf60:	bf20      	wfe
  * @rmtoll CR4          C2BOOT        LL_PWR_EnableBootC2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBootC2(void)
{
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 800cf62:	4a04      	ldr	r2, [pc, #16]	; (800cf74 <HW_IPCC_Enable+0x2c>)
 800cf64:	68d3      	ldr	r3, [r2, #12]
 800cf66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cf6a:	60d3      	str	r3, [r2, #12]
}
 800cf6c:	4770      	bx	lr
 800cf6e:	bf00      	nop
 800cf70:	58000800 	.word	0x58000800
 800cf74:	58000400 	.word	0x58000400

0800cf78 <HW_IPCC_Init>:
{
 800cf78:	b500      	push	{lr}
 800cf7a:	b083      	sub	sp, #12
  SET_BIT(RCC->AHB3ENR, Periphs);
 800cf7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800cf80:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800cf82:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800cf86:	651a      	str	r2, [r3, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800cf88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cf8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800cf8e:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 800cf90:	9b01      	ldr	r3, [sp, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 800cf92:	4b09      	ldr	r3, [pc, #36]	; (800cfb8 <HW_IPCC_Init+0x40>)
 800cf94:	681a      	ldr	r2, [r3, #0]
 800cf96:	f042 0201 	orr.w	r2, r2, #1
 800cf9a:	601a      	str	r2, [r3, #0]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 800cf9c:	681a      	ldr	r2, [r3, #0]
 800cf9e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800cfa2:	601a      	str	r2, [r3, #0]
  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 800cfa4:	202c      	movs	r0, #44	; 0x2c
 800cfa6:	f7f6 ff3b 	bl	8003e20 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800cfaa:	202d      	movs	r0, #45	; 0x2d
 800cfac:	f7f6 ff38 	bl	8003e20 <HAL_NVIC_EnableIRQ>
}
 800cfb0:	b003      	add	sp, #12
 800cfb2:	f85d fb04 	ldr.w	pc, [sp], #4
 800cfb6:	bf00      	nop
 800cfb8:	58000c00 	.word	0x58000c00

0800cfbc <HW_IPCC_BLE_AclDataEvtHandler>:
{
 800cfbc:	b508      	push	{r3, lr}
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800cfbe:	4a04      	ldr	r2, [pc, #16]	; (800cfd0 <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 800cfc0:	6853      	ldr	r3, [r2, #4]
 800cfc2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800cfc6:	6053      	str	r3, [r2, #4]
  HW_IPCC_BLE_AclDataAckNot();
 800cfc8:	f7ff fa4c 	bl	800c464 <HW_IPCC_BLE_AclDataAckNot>
}
 800cfcc:	bd08      	pop	{r3, pc}
 800cfce:	bf00      	nop
 800cfd0:	58000c00 	.word	0x58000c00

0800cfd4 <HW_IPCC_BLE_EvtHandler>:
{
 800cfd4:	b508      	push	{r3, lr}
  HW_IPCC_BLE_RxEvtNot();
 800cfd6:	f7ff fa2d 	bl	800c434 <HW_IPCC_BLE_RxEvtNot>
  WRITE_REG(IPCCx->C1SCR, Channel);
 800cfda:	4b02      	ldr	r3, [pc, #8]	; (800cfe4 <HW_IPCC_BLE_EvtHandler+0x10>)
 800cfdc:	2201      	movs	r2, #1
 800cfde:	609a      	str	r2, [r3, #8]
}
 800cfe0:	bd08      	pop	{r3, pc}
 800cfe2:	bf00      	nop
 800cfe4:	58000c00 	.word	0x58000c00

0800cfe8 <HW_IPCC_SYS_Init>:
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800cfe8:	4a02      	ldr	r2, [pc, #8]	; (800cff4 <HW_IPCC_SYS_Init+0xc>)
 800cfea:	6853      	ldr	r3, [r2, #4]
 800cfec:	f023 0302 	bic.w	r3, r3, #2
 800cff0:	6053      	str	r3, [r2, #4]
}
 800cff2:	4770      	bx	lr
 800cff4:	58000c00 	.word	0x58000c00

0800cff8 <HW_IPCC_SYS_SendCmd>:
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800cff8:	4b04      	ldr	r3, [pc, #16]	; (800d00c <HW_IPCC_SYS_SendCmd+0x14>)
 800cffa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800cffe:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800d000:	685a      	ldr	r2, [r3, #4]
 800d002:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800d006:	605a      	str	r2, [r3, #4]
}
 800d008:	4770      	bx	lr
 800d00a:	bf00      	nop
 800d00c:	58000c00 	.word	0x58000c00

0800d010 <HW_IPCC_SYS_CmdEvtHandler>:
{
 800d010:	b508      	push	{r3, lr}
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800d012:	4a04      	ldr	r2, [pc, #16]	; (800d024 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 800d014:	6853      	ldr	r3, [r2, #4]
 800d016:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d01a:	6053      	str	r3, [r2, #4]
  HW_IPCC_SYS_CmdEvtNot();
 800d01c:	f7ff fa54 	bl	800c4c8 <HW_IPCC_SYS_CmdEvtNot>
}
 800d020:	bd08      	pop	{r3, pc}
 800d022:	bf00      	nop
 800d024:	58000c00 	.word	0x58000c00

0800d028 <HW_IPCC_SYS_EvtHandler>:
{
 800d028:	b508      	push	{r3, lr}
  HW_IPCC_SYS_EvtNot();
 800d02a:	f7ff fa59 	bl	800c4e0 <HW_IPCC_SYS_EvtNot>
  WRITE_REG(IPCCx->C1SCR, Channel);
 800d02e:	4b02      	ldr	r3, [pc, #8]	; (800d038 <HW_IPCC_SYS_EvtHandler+0x10>)
 800d030:	2202      	movs	r2, #2
 800d032:	609a      	str	r2, [r3, #8]
}
 800d034:	bd08      	pop	{r3, pc}
 800d036:	bf00      	nop
 800d038:	58000c00 	.word	0x58000c00

0800d03c <HW_IPCC_THREAD_Init>:
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800d03c:	4b04      	ldr	r3, [pc, #16]	; (800d050 <HW_IPCC_THREAD_Init+0x14>)
 800d03e:	685a      	ldr	r2, [r3, #4]
 800d040:	f022 0204 	bic.w	r2, r2, #4
 800d044:	605a      	str	r2, [r3, #4]
 800d046:	685a      	ldr	r2, [r3, #4]
 800d048:	f022 0210 	bic.w	r2, r2, #16
 800d04c:	605a      	str	r2, [r3, #4]
}
 800d04e:	4770      	bx	lr
 800d050:	58000c00 	.word	0x58000c00

0800d054 <HW_IPCC_OT_SendCmd>:
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800d054:	4b04      	ldr	r3, [pc, #16]	; (800d068 <HW_IPCC_OT_SendCmd+0x14>)
 800d056:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800d05a:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800d05c:	685a      	ldr	r2, [r3, #4]
 800d05e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800d062:	605a      	str	r2, [r3, #4]
}
 800d064:	4770      	bx	lr
 800d066:	bf00      	nop
 800d068:	58000c00 	.word	0x58000c00

0800d06c <HW_IPCC_CLI_SendCmd>:
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800d06c:	4b02      	ldr	r3, [pc, #8]	; (800d078 <HW_IPCC_CLI_SendCmd+0xc>)
 800d06e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800d072:	609a      	str	r2, [r3, #8]
}
 800d074:	4770      	bx	lr
 800d076:	bf00      	nop
 800d078:	58000c00 	.word	0x58000c00

0800d07c <HW_IPCC_THREAD_SendAck>:
  WRITE_REG(IPCCx->C1SCR, Channel);
 800d07c:	4b03      	ldr	r3, [pc, #12]	; (800d08c <HW_IPCC_THREAD_SendAck+0x10>)
 800d07e:	2204      	movs	r2, #4
 800d080:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800d082:	685a      	ldr	r2, [r3, #4]
 800d084:	f022 0204 	bic.w	r2, r2, #4
 800d088:	605a      	str	r2, [r3, #4]
}
 800d08a:	4770      	bx	lr
 800d08c:	58000c00 	.word	0x58000c00

0800d090 <HW_IPCC_THREAD_CliSendAck>:
  WRITE_REG(IPCCx->C1SCR, Channel);
 800d090:	4b03      	ldr	r3, [pc, #12]	; (800d0a0 <HW_IPCC_THREAD_CliSendAck+0x10>)
 800d092:	2210      	movs	r2, #16
 800d094:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800d096:	685a      	ldr	r2, [r3, #4]
 800d098:	f022 0210 	bic.w	r2, r2, #16
 800d09c:	605a      	str	r2, [r3, #4]
}
 800d09e:	4770      	bx	lr
 800d0a0:	58000c00 	.word	0x58000c00

0800d0a4 <HW_IPCC_OT_CmdEvtHandler>:
{
 800d0a4:	b508      	push	{r3, lr}
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800d0a6:	4a04      	ldr	r2, [pc, #16]	; (800d0b8 <HW_IPCC_OT_CmdEvtHandler+0x14>)
 800d0a8:	6853      	ldr	r3, [r2, #4]
 800d0aa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800d0ae:	6053      	str	r3, [r2, #4]
  HW_IPCC_OT_CmdEvtNot();
 800d0b0:	f7ff fa6c 	bl	800c58c <HW_IPCC_OT_CmdEvtNot>
}
 800d0b4:	bd08      	pop	{r3, pc}
 800d0b6:	bf00      	nop
 800d0b8:	58000c00 	.word	0x58000c00

0800d0bc <HW_IPCC_Tx_Handler>:
{
 800d0bc:	b508      	push	{r3, lr}
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 800d0be:	4b21      	ldr	r3, [pc, #132]	; (800d144 <HW_IPCC_Tx_Handler+0x88>)
 800d0c0:	68db      	ldr	r3, [r3, #12]
 800d0c2:	f013 0f02 	tst.w	r3, #2
 800d0c6:	d104      	bne.n	800d0d2 <HW_IPCC_Tx_Handler+0x16>
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800d0c8:	4b1e      	ldr	r3, [pc, #120]	; (800d144 <HW_IPCC_Tx_Handler+0x88>)
 800d0ca:	685b      	ldr	r3, [r3, #4]
 800d0cc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800d0d0:	d028      	beq.n	800d124 <HW_IPCC_Tx_Handler+0x68>
 800d0d2:	4b1c      	ldr	r3, [pc, #112]	; (800d144 <HW_IPCC_Tx_Handler+0x88>)
 800d0d4:	68db      	ldr	r3, [r3, #12]
 800d0d6:	f013 0f04 	tst.w	r3, #4
 800d0da:	d104      	bne.n	800d0e6 <HW_IPCC_Tx_Handler+0x2a>
  else if (HW_IPCC_TX_PENDING( HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL ))
 800d0dc:	4b19      	ldr	r3, [pc, #100]	; (800d144 <HW_IPCC_Tx_Handler+0x88>)
 800d0de:	685b      	ldr	r3, [r3, #4]
 800d0e0:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 800d0e4:	d021      	beq.n	800d12a <HW_IPCC_Tx_Handler+0x6e>
 800d0e6:	4b17      	ldr	r3, [pc, #92]	; (800d144 <HW_IPCC_Tx_Handler+0x88>)
 800d0e8:	68db      	ldr	r3, [r3, #12]
 800d0ea:	f013 0f02 	tst.w	r3, #2
 800d0ee:	d104      	bne.n	800d0fa <HW_IPCC_Tx_Handler+0x3e>
  else if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800d0f0:	4b14      	ldr	r3, [pc, #80]	; (800d144 <HW_IPCC_Tx_Handler+0x88>)
 800d0f2:	685b      	ldr	r3, [r3, #4]
 800d0f4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800d0f8:	d01a      	beq.n	800d130 <HW_IPCC_Tx_Handler+0x74>
 800d0fa:	4b12      	ldr	r3, [pc, #72]	; (800d144 <HW_IPCC_Tx_Handler+0x88>)
 800d0fc:	68db      	ldr	r3, [r3, #12]
 800d0fe:	f013 0f08 	tst.w	r3, #8
 800d102:	d104      	bne.n	800d10e <HW_IPCC_Tx_Handler+0x52>
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 800d104:	4b0f      	ldr	r3, [pc, #60]	; (800d144 <HW_IPCC_Tx_Handler+0x88>)
 800d106:	685b      	ldr	r3, [r3, #4]
 800d108:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 800d10c:	d013      	beq.n	800d136 <HW_IPCC_Tx_Handler+0x7a>
 800d10e:	4b0d      	ldr	r3, [pc, #52]	; (800d144 <HW_IPCC_Tx_Handler+0x88>)
 800d110:	68db      	ldr	r3, [r3, #12]
 800d112:	f013 0f20 	tst.w	r3, #32
 800d116:	d104      	bne.n	800d122 <HW_IPCC_Tx_Handler+0x66>
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 800d118:	4b0a      	ldr	r3, [pc, #40]	; (800d144 <HW_IPCC_Tx_Handler+0x88>)
 800d11a:	685b      	ldr	r3, [r3, #4]
 800d11c:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 800d120:	d00c      	beq.n	800d13c <HW_IPCC_Tx_Handler+0x80>
}
 800d122:	bd08      	pop	{r3, pc}
    HW_IPCC_SYS_CmdEvtHandler();
 800d124:	f7ff ff74 	bl	800d010 <HW_IPCC_SYS_CmdEvtHandler>
 800d128:	e7fb      	b.n	800d122 <HW_IPCC_Tx_Handler+0x66>
    HW_IPCC_OT_CmdEvtHandler();
 800d12a:	f7ff ffbb 	bl	800d0a4 <HW_IPCC_OT_CmdEvtHandler>
 800d12e:	e7f8      	b.n	800d122 <HW_IPCC_Tx_Handler+0x66>
    HW_IPCC_SYS_CmdEvtHandler();
 800d130:	f7ff ff6e 	bl	800d010 <HW_IPCC_SYS_CmdEvtHandler>
 800d134:	e7f5      	b.n	800d122 <HW_IPCC_Tx_Handler+0x66>
    HW_IPCC_MM_FreeBufHandler();
 800d136:	f7ff fee9 	bl	800cf0c <HW_IPCC_MM_FreeBufHandler>
 800d13a:	e7f2      	b.n	800d122 <HW_IPCC_Tx_Handler+0x66>
    HW_IPCC_BLE_AclDataEvtHandler();
 800d13c:	f7ff ff3e 	bl	800cfbc <HW_IPCC_BLE_AclDataEvtHandler>
  return;
 800d140:	e7ef      	b.n	800d122 <HW_IPCC_Tx_Handler+0x66>
 800d142:	bf00      	nop
 800d144:	58000c00 	.word	0x58000c00

0800d148 <HW_IPCC_THREAD_NotEvtHandler>:
{
 800d148:	b508      	push	{r3, lr}
  SET_BIT(IPCCx->C1MR, Channel);
 800d14a:	4a04      	ldr	r2, [pc, #16]	; (800d15c <HW_IPCC_THREAD_NotEvtHandler+0x14>)
 800d14c:	6853      	ldr	r3, [r2, #4]
 800d14e:	f043 0304 	orr.w	r3, r3, #4
 800d152:	6053      	str	r3, [r2, #4]
  HW_IPCC_THREAD_EvtNot();
 800d154:	f7ff fa24 	bl	800c5a0 <HW_IPCC_THREAD_EvtNot>
}
 800d158:	bd08      	pop	{r3, pc}
 800d15a:	bf00      	nop
 800d15c:	58000c00 	.word	0x58000c00

0800d160 <HW_IPCC_MM_SendFreeBuf>:
{
 800d160:	b508      	push	{r3, lr}
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 800d162:	4b09      	ldr	r3, [pc, #36]	; (800d188 <HW_IPCC_MM_SendFreeBuf+0x28>)
 800d164:	68db      	ldr	r3, [r3, #12]
 800d166:	f013 0f08 	tst.w	r3, #8
 800d16a:	d105      	bne.n	800d178 <HW_IPCC_MM_SendFreeBuf+0x18>
    cb();
 800d16c:	4780      	blx	r0
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800d16e:	4b06      	ldr	r3, [pc, #24]	; (800d188 <HW_IPCC_MM_SendFreeBuf+0x28>)
 800d170:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800d174:	609a      	str	r2, [r3, #8]
}
 800d176:	bd08      	pop	{r3, pc}
    FreeBufCb = cb;
 800d178:	4b04      	ldr	r3, [pc, #16]	; (800d18c <HW_IPCC_MM_SendFreeBuf+0x2c>)
 800d17a:	6018      	str	r0, [r3, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800d17c:	4a02      	ldr	r2, [pc, #8]	; (800d188 <HW_IPCC_MM_SendFreeBuf+0x28>)
 800d17e:	6853      	ldr	r3, [r2, #4]
 800d180:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800d184:	6053      	str	r3, [r2, #4]
 800d186:	e7f6      	b.n	800d176 <HW_IPCC_MM_SendFreeBuf+0x16>
 800d188:	58000c00 	.word	0x58000c00
 800d18c:	200049d0 	.word	0x200049d0

0800d190 <HW_IPCC_TRACES_Init>:
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800d190:	4a02      	ldr	r2, [pc, #8]	; (800d19c <HW_IPCC_TRACES_Init+0xc>)
 800d192:	6853      	ldr	r3, [r2, #4]
 800d194:	f023 0308 	bic.w	r3, r3, #8
 800d198:	6053      	str	r3, [r2, #4]
void HW_IPCC_TRACES_Init( void )
{
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );

  return;
}
 800d19a:	4770      	bx	lr
 800d19c:	58000c00 	.word	0x58000c00

0800d1a0 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 800d1a0:	b508      	push	{r3, lr}
  HW_IPCC_TRACES_EvtNot();
 800d1a2:	f7ff fa4f 	bl	800c644 <HW_IPCC_TRACES_EvtNot>
  WRITE_REG(IPCCx->C1SCR, Channel);
 800d1a6:	4b02      	ldr	r3, [pc, #8]	; (800d1b0 <HW_IPCC_TRACES_EvtHandler+0x10>)
 800d1a8:	2208      	movs	r2, #8
 800d1aa:	609a      	str	r2, [r3, #8]

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );

  return;
}
 800d1ac:	bd08      	pop	{r3, pc}
 800d1ae:	bf00      	nop
 800d1b0:	58000c00 	.word	0x58000c00

0800d1b4 <HW_IPCC_Rx_Handler>:
{
 800d1b4:	b508      	push	{r3, lr}
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800d1b6:	4b21      	ldr	r3, [pc, #132]	; (800d23c <HW_IPCC_Rx_Handler+0x88>)
 800d1b8:	69db      	ldr	r3, [r3, #28]
 800d1ba:	f013 0f02 	tst.w	r3, #2
 800d1be:	d004      	beq.n	800d1ca <HW_IPCC_Rx_Handler+0x16>
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 800d1c0:	4b1e      	ldr	r3, [pc, #120]	; (800d23c <HW_IPCC_Rx_Handler+0x88>)
 800d1c2:	685b      	ldr	r3, [r3, #4]
 800d1c4:	f013 0f02 	tst.w	r3, #2
 800d1c8:	d028      	beq.n	800d21c <HW_IPCC_Rx_Handler+0x68>
 800d1ca:	4b1c      	ldr	r3, [pc, #112]	; (800d23c <HW_IPCC_Rx_Handler+0x88>)
 800d1cc:	69db      	ldr	r3, [r3, #28]
 800d1ce:	f013 0f04 	tst.w	r3, #4
 800d1d2:	d004      	beq.n	800d1de <HW_IPCC_Rx_Handler+0x2a>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL ))
 800d1d4:	4b19      	ldr	r3, [pc, #100]	; (800d23c <HW_IPCC_Rx_Handler+0x88>)
 800d1d6:	685b      	ldr	r3, [r3, #4]
 800d1d8:	f013 0f04 	tst.w	r3, #4
 800d1dc:	d021      	beq.n	800d222 <HW_IPCC_Rx_Handler+0x6e>
 800d1de:	4b17      	ldr	r3, [pc, #92]	; (800d23c <HW_IPCC_Rx_Handler+0x88>)
 800d1e0:	69db      	ldr	r3, [r3, #28]
 800d1e2:	f013 0f10 	tst.w	r3, #16
 800d1e6:	d004      	beq.n	800d1f2 <HW_IPCC_Rx_Handler+0x3e>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL ))
 800d1e8:	4b14      	ldr	r3, [pc, #80]	; (800d23c <HW_IPCC_Rx_Handler+0x88>)
 800d1ea:	685b      	ldr	r3, [r3, #4]
 800d1ec:	f013 0f10 	tst.w	r3, #16
 800d1f0:	d01a      	beq.n	800d228 <HW_IPCC_Rx_Handler+0x74>
 800d1f2:	4b12      	ldr	r3, [pc, #72]	; (800d23c <HW_IPCC_Rx_Handler+0x88>)
 800d1f4:	69db      	ldr	r3, [r3, #28]
 800d1f6:	f013 0f01 	tst.w	r3, #1
 800d1fa:	d004      	beq.n	800d206 <HW_IPCC_Rx_Handler+0x52>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 800d1fc:	4b0f      	ldr	r3, [pc, #60]	; (800d23c <HW_IPCC_Rx_Handler+0x88>)
 800d1fe:	685b      	ldr	r3, [r3, #4]
 800d200:	f013 0f01 	tst.w	r3, #1
 800d204:	d013      	beq.n	800d22e <HW_IPCC_Rx_Handler+0x7a>
 800d206:	4b0d      	ldr	r3, [pc, #52]	; (800d23c <HW_IPCC_Rx_Handler+0x88>)
 800d208:	69db      	ldr	r3, [r3, #28]
 800d20a:	f013 0f08 	tst.w	r3, #8
 800d20e:	d004      	beq.n	800d21a <HW_IPCC_Rx_Handler+0x66>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 800d210:	4b0a      	ldr	r3, [pc, #40]	; (800d23c <HW_IPCC_Rx_Handler+0x88>)
 800d212:	685b      	ldr	r3, [r3, #4]
 800d214:	f013 0f08 	tst.w	r3, #8
 800d218:	d00c      	beq.n	800d234 <HW_IPCC_Rx_Handler+0x80>
}
 800d21a:	bd08      	pop	{r3, pc}
      HW_IPCC_SYS_EvtHandler();
 800d21c:	f7ff ff04 	bl	800d028 <HW_IPCC_SYS_EvtHandler>
 800d220:	e7fb      	b.n	800d21a <HW_IPCC_Rx_Handler+0x66>
    HW_IPCC_THREAD_NotEvtHandler();
 800d222:	f7ff ff91 	bl	800d148 <HW_IPCC_THREAD_NotEvtHandler>
 800d226:	e7f8      	b.n	800d21a <HW_IPCC_Rx_Handler+0x66>
    HW_IPCC_THREAD_CliNotEvtHandler();
 800d228:	f7ff fe82 	bl	800cf30 <HW_IPCC_THREAD_CliNotEvtHandler>
 800d22c:	e7f5      	b.n	800d21a <HW_IPCC_Rx_Handler+0x66>
    HW_IPCC_BLE_EvtHandler();
 800d22e:	f7ff fed1 	bl	800cfd4 <HW_IPCC_BLE_EvtHandler>
 800d232:	e7f2      	b.n	800d21a <HW_IPCC_Rx_Handler+0x66>
    HW_IPCC_TRACES_EvtHandler();
 800d234:	f7ff ffb4 	bl	800d1a0 <HW_IPCC_TRACES_EvtHandler>
  return;
 800d238:	e7ef      	b.n	800d21a <HW_IPCC_Rx_Handler+0x66>
 800d23a:	bf00      	nop
 800d23c:	58000c00 	.word	0x58000c00

0800d240 <UTIL_LPM_Init>:
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_LPM_Init( void )
{
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800d240:	2300      	movs	r3, #0
 800d242:	4a02      	ldr	r2, [pc, #8]	; (800d24c <UTIL_LPM_Init+0xc>)
 800d244:	6013      	str	r3, [r2, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800d246:	4a02      	ldr	r2, [pc, #8]	; (800d250 <UTIL_LPM_Init+0x10>)
 800d248:	6013      	str	r3, [r2, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800d24a:	4770      	bx	lr
 800d24c:	200049d8 	.word	0x200049d8
 800d250:	200049d4 	.word	0x200049d4

0800d254 <UTIL_LPM_SetOffMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d254:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800d258:	b672      	cpsid	i

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch(state)
 800d25a:	b141      	cbz	r1, 800d26e <UTIL_LPM_SetOffMode+0x1a>
 800d25c:	2901      	cmp	r1, #1
 800d25e:	d103      	bne.n	800d268 <UTIL_LPM_SetOffMode+0x14>
  {
    case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800d260:	4906      	ldr	r1, [pc, #24]	; (800d27c <UTIL_LPM_SetOffMode+0x28>)
 800d262:	680a      	ldr	r2, [r1, #0]
 800d264:	4310      	orrs	r0, r2
 800d266:	6008      	str	r0, [r1, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d268:	f383 8810 	msr	PRIMASK, r3
    default:
      break;
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800d26c:	4770      	bx	lr
      OffModeDisable &= ( ~lpm_id_bm );
 800d26e:	4903      	ldr	r1, [pc, #12]	; (800d27c <UTIL_LPM_SetOffMode+0x28>)
 800d270:	680a      	ldr	r2, [r1, #0]
 800d272:	ea22 0000 	bic.w	r0, r2, r0
 800d276:	6008      	str	r0, [r1, #0]
      break;
 800d278:	e7f6      	b.n	800d268 <UTIL_LPM_SetOffMode+0x14>
 800d27a:	bf00      	nop
 800d27c:	200049d4 	.word	0x200049d4

0800d280 <__errno>:
 800d280:	4b01      	ldr	r3, [pc, #4]	; (800d288 <__errno+0x8>)
 800d282:	6818      	ldr	r0, [r3, #0]
 800d284:	4770      	bx	lr
 800d286:	bf00      	nop
 800d288:	20000070 	.word	0x20000070

0800d28c <__libc_init_array>:
 800d28c:	b570      	push	{r4, r5, r6, lr}
 800d28e:	4e0d      	ldr	r6, [pc, #52]	; (800d2c4 <__libc_init_array+0x38>)
 800d290:	4c0d      	ldr	r4, [pc, #52]	; (800d2c8 <__libc_init_array+0x3c>)
 800d292:	1ba4      	subs	r4, r4, r6
 800d294:	10a4      	asrs	r4, r4, #2
 800d296:	2500      	movs	r5, #0
 800d298:	42a5      	cmp	r5, r4
 800d29a:	d109      	bne.n	800d2b0 <__libc_init_array+0x24>
 800d29c:	4e0b      	ldr	r6, [pc, #44]	; (800d2cc <__libc_init_array+0x40>)
 800d29e:	4c0c      	ldr	r4, [pc, #48]	; (800d2d0 <__libc_init_array+0x44>)
 800d2a0:	f001 f884 	bl	800e3ac <_init>
 800d2a4:	1ba4      	subs	r4, r4, r6
 800d2a6:	10a4      	asrs	r4, r4, #2
 800d2a8:	2500      	movs	r5, #0
 800d2aa:	42a5      	cmp	r5, r4
 800d2ac:	d105      	bne.n	800d2ba <__libc_init_array+0x2e>
 800d2ae:	bd70      	pop	{r4, r5, r6, pc}
 800d2b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d2b4:	4798      	blx	r3
 800d2b6:	3501      	adds	r5, #1
 800d2b8:	e7ee      	b.n	800d298 <__libc_init_array+0xc>
 800d2ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d2be:	4798      	blx	r3
 800d2c0:	3501      	adds	r5, #1
 800d2c2:	e7f2      	b.n	800d2aa <__libc_init_array+0x1e>
 800d2c4:	0800e908 	.word	0x0800e908
 800d2c8:	0800e908 	.word	0x0800e908
 800d2cc:	0800e908 	.word	0x0800e908
 800d2d0:	0800e90c 	.word	0x0800e90c

0800d2d4 <memcpy>:
 800d2d4:	b510      	push	{r4, lr}
 800d2d6:	1e43      	subs	r3, r0, #1
 800d2d8:	440a      	add	r2, r1
 800d2da:	4291      	cmp	r1, r2
 800d2dc:	d100      	bne.n	800d2e0 <memcpy+0xc>
 800d2de:	bd10      	pop	{r4, pc}
 800d2e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d2e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d2e8:	e7f7      	b.n	800d2da <memcpy+0x6>

0800d2ea <memset>:
 800d2ea:	4402      	add	r2, r0
 800d2ec:	4603      	mov	r3, r0
 800d2ee:	4293      	cmp	r3, r2
 800d2f0:	d100      	bne.n	800d2f4 <memset+0xa>
 800d2f2:	4770      	bx	lr
 800d2f4:	f803 1b01 	strb.w	r1, [r3], #1
 800d2f8:	e7f9      	b.n	800d2ee <memset+0x4>
	...

0800d2fc <pow>:
 800d2fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d300:	ed2d 8b04 	vpush	{d8-d9}
 800d304:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 800d5d8 <pow+0x2dc>
 800d308:	b08d      	sub	sp, #52	; 0x34
 800d30a:	ec57 6b10 	vmov	r6, r7, d0
 800d30e:	ec55 4b11 	vmov	r4, r5, d1
 800d312:	f000 f965 	bl	800d5e0 <__ieee754_pow>
 800d316:	f999 3000 	ldrsb.w	r3, [r9]
 800d31a:	9300      	str	r3, [sp, #0]
 800d31c:	3301      	adds	r3, #1
 800d31e:	eeb0 8a40 	vmov.f32	s16, s0
 800d322:	eef0 8a60 	vmov.f32	s17, s1
 800d326:	46c8      	mov	r8, r9
 800d328:	d05f      	beq.n	800d3ea <pow+0xee>
 800d32a:	4622      	mov	r2, r4
 800d32c:	462b      	mov	r3, r5
 800d32e:	4620      	mov	r0, r4
 800d330:	4629      	mov	r1, r5
 800d332:	f7f3 fb85 	bl	8000a40 <__aeabi_dcmpun>
 800d336:	4683      	mov	fp, r0
 800d338:	2800      	cmp	r0, #0
 800d33a:	d156      	bne.n	800d3ea <pow+0xee>
 800d33c:	4632      	mov	r2, r6
 800d33e:	463b      	mov	r3, r7
 800d340:	4630      	mov	r0, r6
 800d342:	4639      	mov	r1, r7
 800d344:	f7f3 fb7c 	bl	8000a40 <__aeabi_dcmpun>
 800d348:	9001      	str	r0, [sp, #4]
 800d34a:	b1e8      	cbz	r0, 800d388 <pow+0x8c>
 800d34c:	2200      	movs	r2, #0
 800d34e:	2300      	movs	r3, #0
 800d350:	4620      	mov	r0, r4
 800d352:	4629      	mov	r1, r5
 800d354:	f7f3 fb42 	bl	80009dc <__aeabi_dcmpeq>
 800d358:	2800      	cmp	r0, #0
 800d35a:	d046      	beq.n	800d3ea <pow+0xee>
 800d35c:	2301      	movs	r3, #1
 800d35e:	9302      	str	r3, [sp, #8]
 800d360:	4b96      	ldr	r3, [pc, #600]	; (800d5bc <pow+0x2c0>)
 800d362:	9303      	str	r3, [sp, #12]
 800d364:	4b96      	ldr	r3, [pc, #600]	; (800d5c0 <pow+0x2c4>)
 800d366:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800d36a:	2200      	movs	r2, #0
 800d36c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d370:	9b00      	ldr	r3, [sp, #0]
 800d372:	2b02      	cmp	r3, #2
 800d374:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800d378:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800d37c:	d033      	beq.n	800d3e6 <pow+0xea>
 800d37e:	a802      	add	r0, sp, #8
 800d380:	f000 fefd 	bl	800e17e <matherr>
 800d384:	bb48      	cbnz	r0, 800d3da <pow+0xde>
 800d386:	e05d      	b.n	800d444 <pow+0x148>
 800d388:	f04f 0a00 	mov.w	sl, #0
 800d38c:	f04f 0b00 	mov.w	fp, #0
 800d390:	4652      	mov	r2, sl
 800d392:	465b      	mov	r3, fp
 800d394:	4630      	mov	r0, r6
 800d396:	4639      	mov	r1, r7
 800d398:	f7f3 fb20 	bl	80009dc <__aeabi_dcmpeq>
 800d39c:	ec4b ab19 	vmov	d9, sl, fp
 800d3a0:	2800      	cmp	r0, #0
 800d3a2:	d054      	beq.n	800d44e <pow+0x152>
 800d3a4:	4652      	mov	r2, sl
 800d3a6:	465b      	mov	r3, fp
 800d3a8:	4620      	mov	r0, r4
 800d3aa:	4629      	mov	r1, r5
 800d3ac:	f7f3 fb16 	bl	80009dc <__aeabi_dcmpeq>
 800d3b0:	4680      	mov	r8, r0
 800d3b2:	b318      	cbz	r0, 800d3fc <pow+0x100>
 800d3b4:	2301      	movs	r3, #1
 800d3b6:	9302      	str	r3, [sp, #8]
 800d3b8:	4b80      	ldr	r3, [pc, #512]	; (800d5bc <pow+0x2c0>)
 800d3ba:	9303      	str	r3, [sp, #12]
 800d3bc:	9b01      	ldr	r3, [sp, #4]
 800d3be:	930a      	str	r3, [sp, #40]	; 0x28
 800d3c0:	9b00      	ldr	r3, [sp, #0]
 800d3c2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800d3c6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800d3ca:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d0d5      	beq.n	800d37e <pow+0x82>
 800d3d2:	4b7b      	ldr	r3, [pc, #492]	; (800d5c0 <pow+0x2c4>)
 800d3d4:	2200      	movs	r2, #0
 800d3d6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d3da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d3dc:	b11b      	cbz	r3, 800d3e6 <pow+0xea>
 800d3de:	f7ff ff4f 	bl	800d280 <__errno>
 800d3e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d3e4:	6003      	str	r3, [r0, #0]
 800d3e6:	ed9d 8b08 	vldr	d8, [sp, #32]
 800d3ea:	eeb0 0a48 	vmov.f32	s0, s16
 800d3ee:	eef0 0a68 	vmov.f32	s1, s17
 800d3f2:	b00d      	add	sp, #52	; 0x34
 800d3f4:	ecbd 8b04 	vpop	{d8-d9}
 800d3f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3fc:	ec45 4b10 	vmov	d0, r4, r5
 800d400:	f000 feb5 	bl	800e16e <finite>
 800d404:	2800      	cmp	r0, #0
 800d406:	d0f0      	beq.n	800d3ea <pow+0xee>
 800d408:	4652      	mov	r2, sl
 800d40a:	465b      	mov	r3, fp
 800d40c:	4620      	mov	r0, r4
 800d40e:	4629      	mov	r1, r5
 800d410:	f7f3 faee 	bl	80009f0 <__aeabi_dcmplt>
 800d414:	2800      	cmp	r0, #0
 800d416:	d0e8      	beq.n	800d3ea <pow+0xee>
 800d418:	2301      	movs	r3, #1
 800d41a:	9302      	str	r3, [sp, #8]
 800d41c:	4b67      	ldr	r3, [pc, #412]	; (800d5bc <pow+0x2c0>)
 800d41e:	9303      	str	r3, [sp, #12]
 800d420:	f999 3000 	ldrsb.w	r3, [r9]
 800d424:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800d428:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800d42c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800d430:	b913      	cbnz	r3, 800d438 <pow+0x13c>
 800d432:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800d436:	e7a2      	b.n	800d37e <pow+0x82>
 800d438:	4962      	ldr	r1, [pc, #392]	; (800d5c4 <pow+0x2c8>)
 800d43a:	2000      	movs	r0, #0
 800d43c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d440:	2b02      	cmp	r3, #2
 800d442:	d19c      	bne.n	800d37e <pow+0x82>
 800d444:	f7ff ff1c 	bl	800d280 <__errno>
 800d448:	2321      	movs	r3, #33	; 0x21
 800d44a:	6003      	str	r3, [r0, #0]
 800d44c:	e7c5      	b.n	800d3da <pow+0xde>
 800d44e:	eeb0 0a48 	vmov.f32	s0, s16
 800d452:	eef0 0a68 	vmov.f32	s1, s17
 800d456:	f000 fe8a 	bl	800e16e <finite>
 800d45a:	9000      	str	r0, [sp, #0]
 800d45c:	2800      	cmp	r0, #0
 800d45e:	f040 8081 	bne.w	800d564 <pow+0x268>
 800d462:	ec47 6b10 	vmov	d0, r6, r7
 800d466:	f000 fe82 	bl	800e16e <finite>
 800d46a:	2800      	cmp	r0, #0
 800d46c:	d07a      	beq.n	800d564 <pow+0x268>
 800d46e:	ec45 4b10 	vmov	d0, r4, r5
 800d472:	f000 fe7c 	bl	800e16e <finite>
 800d476:	2800      	cmp	r0, #0
 800d478:	d074      	beq.n	800d564 <pow+0x268>
 800d47a:	ec53 2b18 	vmov	r2, r3, d8
 800d47e:	ee18 0a10 	vmov	r0, s16
 800d482:	4619      	mov	r1, r3
 800d484:	f7f3 fadc 	bl	8000a40 <__aeabi_dcmpun>
 800d488:	f999 9000 	ldrsb.w	r9, [r9]
 800d48c:	4b4b      	ldr	r3, [pc, #300]	; (800d5bc <pow+0x2c0>)
 800d48e:	b1b0      	cbz	r0, 800d4be <pow+0x1c2>
 800d490:	2201      	movs	r2, #1
 800d492:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d496:	9b00      	ldr	r3, [sp, #0]
 800d498:	930a      	str	r3, [sp, #40]	; 0x28
 800d49a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800d49e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800d4a2:	f1b9 0f00 	cmp.w	r9, #0
 800d4a6:	d0c4      	beq.n	800d432 <pow+0x136>
 800d4a8:	4652      	mov	r2, sl
 800d4aa:	465b      	mov	r3, fp
 800d4ac:	4650      	mov	r0, sl
 800d4ae:	4659      	mov	r1, fp
 800d4b0:	f7f3 f956 	bl	8000760 <__aeabi_ddiv>
 800d4b4:	f1b9 0f02 	cmp.w	r9, #2
 800d4b8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d4bc:	e7c1      	b.n	800d442 <pow+0x146>
 800d4be:	2203      	movs	r2, #3
 800d4c0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d4c4:	900a      	str	r0, [sp, #40]	; 0x28
 800d4c6:	4629      	mov	r1, r5
 800d4c8:	4620      	mov	r0, r4
 800d4ca:	2200      	movs	r2, #0
 800d4cc:	4b3e      	ldr	r3, [pc, #248]	; (800d5c8 <pow+0x2cc>)
 800d4ce:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800d4d2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800d4d6:	f7f3 f819 	bl	800050c <__aeabi_dmul>
 800d4da:	4604      	mov	r4, r0
 800d4dc:	460d      	mov	r5, r1
 800d4de:	f1b9 0f00 	cmp.w	r9, #0
 800d4e2:	d124      	bne.n	800d52e <pow+0x232>
 800d4e4:	4b39      	ldr	r3, [pc, #228]	; (800d5cc <pow+0x2d0>)
 800d4e6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800d4ea:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d4ee:	4630      	mov	r0, r6
 800d4f0:	4652      	mov	r2, sl
 800d4f2:	465b      	mov	r3, fp
 800d4f4:	4639      	mov	r1, r7
 800d4f6:	f7f3 fa7b 	bl	80009f0 <__aeabi_dcmplt>
 800d4fa:	2800      	cmp	r0, #0
 800d4fc:	d056      	beq.n	800d5ac <pow+0x2b0>
 800d4fe:	ec45 4b10 	vmov	d0, r4, r5
 800d502:	f000 fe49 	bl	800e198 <rint>
 800d506:	4622      	mov	r2, r4
 800d508:	462b      	mov	r3, r5
 800d50a:	ec51 0b10 	vmov	r0, r1, d0
 800d50e:	f7f3 fa65 	bl	80009dc <__aeabi_dcmpeq>
 800d512:	b920      	cbnz	r0, 800d51e <pow+0x222>
 800d514:	4b2e      	ldr	r3, [pc, #184]	; (800d5d0 <pow+0x2d4>)
 800d516:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800d51a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d51e:	f998 3000 	ldrsb.w	r3, [r8]
 800d522:	2b02      	cmp	r3, #2
 800d524:	d142      	bne.n	800d5ac <pow+0x2b0>
 800d526:	f7ff feab 	bl	800d280 <__errno>
 800d52a:	2322      	movs	r3, #34	; 0x22
 800d52c:	e78d      	b.n	800d44a <pow+0x14e>
 800d52e:	4b29      	ldr	r3, [pc, #164]	; (800d5d4 <pow+0x2d8>)
 800d530:	2200      	movs	r2, #0
 800d532:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d536:	4630      	mov	r0, r6
 800d538:	4652      	mov	r2, sl
 800d53a:	465b      	mov	r3, fp
 800d53c:	4639      	mov	r1, r7
 800d53e:	f7f3 fa57 	bl	80009f0 <__aeabi_dcmplt>
 800d542:	2800      	cmp	r0, #0
 800d544:	d0eb      	beq.n	800d51e <pow+0x222>
 800d546:	ec45 4b10 	vmov	d0, r4, r5
 800d54a:	f000 fe25 	bl	800e198 <rint>
 800d54e:	4622      	mov	r2, r4
 800d550:	462b      	mov	r3, r5
 800d552:	ec51 0b10 	vmov	r0, r1, d0
 800d556:	f7f3 fa41 	bl	80009dc <__aeabi_dcmpeq>
 800d55a:	2800      	cmp	r0, #0
 800d55c:	d1df      	bne.n	800d51e <pow+0x222>
 800d55e:	2200      	movs	r2, #0
 800d560:	4b18      	ldr	r3, [pc, #96]	; (800d5c4 <pow+0x2c8>)
 800d562:	e7da      	b.n	800d51a <pow+0x21e>
 800d564:	2200      	movs	r2, #0
 800d566:	2300      	movs	r3, #0
 800d568:	ec51 0b18 	vmov	r0, r1, d8
 800d56c:	f7f3 fa36 	bl	80009dc <__aeabi_dcmpeq>
 800d570:	2800      	cmp	r0, #0
 800d572:	f43f af3a 	beq.w	800d3ea <pow+0xee>
 800d576:	ec47 6b10 	vmov	d0, r6, r7
 800d57a:	f000 fdf8 	bl	800e16e <finite>
 800d57e:	2800      	cmp	r0, #0
 800d580:	f43f af33 	beq.w	800d3ea <pow+0xee>
 800d584:	ec45 4b10 	vmov	d0, r4, r5
 800d588:	f000 fdf1 	bl	800e16e <finite>
 800d58c:	2800      	cmp	r0, #0
 800d58e:	f43f af2c 	beq.w	800d3ea <pow+0xee>
 800d592:	2304      	movs	r3, #4
 800d594:	9302      	str	r3, [sp, #8]
 800d596:	4b09      	ldr	r3, [pc, #36]	; (800d5bc <pow+0x2c0>)
 800d598:	9303      	str	r3, [sp, #12]
 800d59a:	2300      	movs	r3, #0
 800d59c:	930a      	str	r3, [sp, #40]	; 0x28
 800d59e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800d5a2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800d5a6:	ed8d 9b08 	vstr	d9, [sp, #32]
 800d5aa:	e7b8      	b.n	800d51e <pow+0x222>
 800d5ac:	a802      	add	r0, sp, #8
 800d5ae:	f000 fde6 	bl	800e17e <matherr>
 800d5b2:	2800      	cmp	r0, #0
 800d5b4:	f47f af11 	bne.w	800d3da <pow+0xde>
 800d5b8:	e7b5      	b.n	800d526 <pow+0x22a>
 800d5ba:	bf00      	nop
 800d5bc:	0800e8bc 	.word	0x0800e8bc
 800d5c0:	3ff00000 	.word	0x3ff00000
 800d5c4:	fff00000 	.word	0xfff00000
 800d5c8:	3fe00000 	.word	0x3fe00000
 800d5cc:	47efffff 	.word	0x47efffff
 800d5d0:	c7efffff 	.word	0xc7efffff
 800d5d4:	7ff00000 	.word	0x7ff00000
 800d5d8:	200000d4 	.word	0x200000d4
 800d5dc:	00000000 	.word	0x00000000

0800d5e0 <__ieee754_pow>:
 800d5e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5e4:	b091      	sub	sp, #68	; 0x44
 800d5e6:	ed8d 1b00 	vstr	d1, [sp]
 800d5ea:	e9dd 2900 	ldrd	r2, r9, [sp]
 800d5ee:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800d5f2:	ea58 0302 	orrs.w	r3, r8, r2
 800d5f6:	ec57 6b10 	vmov	r6, r7, d0
 800d5fa:	f000 84be 	beq.w	800df7a <__ieee754_pow+0x99a>
 800d5fe:	4b7a      	ldr	r3, [pc, #488]	; (800d7e8 <__ieee754_pow+0x208>)
 800d600:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800d604:	429c      	cmp	r4, r3
 800d606:	463d      	mov	r5, r7
 800d608:	ee10 aa10 	vmov	sl, s0
 800d60c:	dc09      	bgt.n	800d622 <__ieee754_pow+0x42>
 800d60e:	d103      	bne.n	800d618 <__ieee754_pow+0x38>
 800d610:	b93e      	cbnz	r6, 800d622 <__ieee754_pow+0x42>
 800d612:	45a0      	cmp	r8, r4
 800d614:	dc0d      	bgt.n	800d632 <__ieee754_pow+0x52>
 800d616:	e001      	b.n	800d61c <__ieee754_pow+0x3c>
 800d618:	4598      	cmp	r8, r3
 800d61a:	dc02      	bgt.n	800d622 <__ieee754_pow+0x42>
 800d61c:	4598      	cmp	r8, r3
 800d61e:	d10e      	bne.n	800d63e <__ieee754_pow+0x5e>
 800d620:	b16a      	cbz	r2, 800d63e <__ieee754_pow+0x5e>
 800d622:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800d626:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800d62a:	ea54 030a 	orrs.w	r3, r4, sl
 800d62e:	f000 84a4 	beq.w	800df7a <__ieee754_pow+0x99a>
 800d632:	486e      	ldr	r0, [pc, #440]	; (800d7ec <__ieee754_pow+0x20c>)
 800d634:	b011      	add	sp, #68	; 0x44
 800d636:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d63a:	f000 bda5 	b.w	800e188 <nan>
 800d63e:	2d00      	cmp	r5, #0
 800d640:	da53      	bge.n	800d6ea <__ieee754_pow+0x10a>
 800d642:	4b6b      	ldr	r3, [pc, #428]	; (800d7f0 <__ieee754_pow+0x210>)
 800d644:	4598      	cmp	r8, r3
 800d646:	dc4d      	bgt.n	800d6e4 <__ieee754_pow+0x104>
 800d648:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800d64c:	4598      	cmp	r8, r3
 800d64e:	dd4c      	ble.n	800d6ea <__ieee754_pow+0x10a>
 800d650:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d654:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d658:	2b14      	cmp	r3, #20
 800d65a:	dd26      	ble.n	800d6aa <__ieee754_pow+0xca>
 800d65c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800d660:	fa22 f103 	lsr.w	r1, r2, r3
 800d664:	fa01 f303 	lsl.w	r3, r1, r3
 800d668:	4293      	cmp	r3, r2
 800d66a:	d13e      	bne.n	800d6ea <__ieee754_pow+0x10a>
 800d66c:	f001 0101 	and.w	r1, r1, #1
 800d670:	f1c1 0b02 	rsb	fp, r1, #2
 800d674:	2a00      	cmp	r2, #0
 800d676:	d15b      	bne.n	800d730 <__ieee754_pow+0x150>
 800d678:	4b5b      	ldr	r3, [pc, #364]	; (800d7e8 <__ieee754_pow+0x208>)
 800d67a:	4598      	cmp	r8, r3
 800d67c:	d124      	bne.n	800d6c8 <__ieee754_pow+0xe8>
 800d67e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800d682:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800d686:	ea53 030a 	orrs.w	r3, r3, sl
 800d68a:	f000 8476 	beq.w	800df7a <__ieee754_pow+0x99a>
 800d68e:	4b59      	ldr	r3, [pc, #356]	; (800d7f4 <__ieee754_pow+0x214>)
 800d690:	429c      	cmp	r4, r3
 800d692:	dd2d      	ble.n	800d6f0 <__ieee754_pow+0x110>
 800d694:	f1b9 0f00 	cmp.w	r9, #0
 800d698:	f280 8473 	bge.w	800df82 <__ieee754_pow+0x9a2>
 800d69c:	2000      	movs	r0, #0
 800d69e:	2100      	movs	r1, #0
 800d6a0:	ec41 0b10 	vmov	d0, r0, r1
 800d6a4:	b011      	add	sp, #68	; 0x44
 800d6a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6aa:	2a00      	cmp	r2, #0
 800d6ac:	d13e      	bne.n	800d72c <__ieee754_pow+0x14c>
 800d6ae:	f1c3 0314 	rsb	r3, r3, #20
 800d6b2:	fa48 f103 	asr.w	r1, r8, r3
 800d6b6:	fa01 f303 	lsl.w	r3, r1, r3
 800d6ba:	4543      	cmp	r3, r8
 800d6bc:	f040 8469 	bne.w	800df92 <__ieee754_pow+0x9b2>
 800d6c0:	f001 0101 	and.w	r1, r1, #1
 800d6c4:	f1c1 0b02 	rsb	fp, r1, #2
 800d6c8:	4b4b      	ldr	r3, [pc, #300]	; (800d7f8 <__ieee754_pow+0x218>)
 800d6ca:	4598      	cmp	r8, r3
 800d6cc:	d118      	bne.n	800d700 <__ieee754_pow+0x120>
 800d6ce:	f1b9 0f00 	cmp.w	r9, #0
 800d6d2:	f280 845a 	bge.w	800df8a <__ieee754_pow+0x9aa>
 800d6d6:	4948      	ldr	r1, [pc, #288]	; (800d7f8 <__ieee754_pow+0x218>)
 800d6d8:	4632      	mov	r2, r6
 800d6da:	463b      	mov	r3, r7
 800d6dc:	2000      	movs	r0, #0
 800d6de:	f7f3 f83f 	bl	8000760 <__aeabi_ddiv>
 800d6e2:	e7dd      	b.n	800d6a0 <__ieee754_pow+0xc0>
 800d6e4:	f04f 0b02 	mov.w	fp, #2
 800d6e8:	e7c4      	b.n	800d674 <__ieee754_pow+0x94>
 800d6ea:	f04f 0b00 	mov.w	fp, #0
 800d6ee:	e7c1      	b.n	800d674 <__ieee754_pow+0x94>
 800d6f0:	f1b9 0f00 	cmp.w	r9, #0
 800d6f4:	dad2      	bge.n	800d69c <__ieee754_pow+0xbc>
 800d6f6:	e9dd 0300 	ldrd	r0, r3, [sp]
 800d6fa:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800d6fe:	e7cf      	b.n	800d6a0 <__ieee754_pow+0xc0>
 800d700:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800d704:	d106      	bne.n	800d714 <__ieee754_pow+0x134>
 800d706:	4632      	mov	r2, r6
 800d708:	463b      	mov	r3, r7
 800d70a:	4610      	mov	r0, r2
 800d70c:	4619      	mov	r1, r3
 800d70e:	f7f2 fefd 	bl	800050c <__aeabi_dmul>
 800d712:	e7c5      	b.n	800d6a0 <__ieee754_pow+0xc0>
 800d714:	4b39      	ldr	r3, [pc, #228]	; (800d7fc <__ieee754_pow+0x21c>)
 800d716:	4599      	cmp	r9, r3
 800d718:	d10a      	bne.n	800d730 <__ieee754_pow+0x150>
 800d71a:	2d00      	cmp	r5, #0
 800d71c:	db08      	blt.n	800d730 <__ieee754_pow+0x150>
 800d71e:	ec47 6b10 	vmov	d0, r6, r7
 800d722:	b011      	add	sp, #68	; 0x44
 800d724:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d728:	f000 bc68 	b.w	800dffc <__ieee754_sqrt>
 800d72c:	f04f 0b00 	mov.w	fp, #0
 800d730:	ec47 6b10 	vmov	d0, r6, r7
 800d734:	f000 fd12 	bl	800e15c <fabs>
 800d738:	ec51 0b10 	vmov	r0, r1, d0
 800d73c:	f1ba 0f00 	cmp.w	sl, #0
 800d740:	d127      	bne.n	800d792 <__ieee754_pow+0x1b2>
 800d742:	b124      	cbz	r4, 800d74e <__ieee754_pow+0x16e>
 800d744:	4b2c      	ldr	r3, [pc, #176]	; (800d7f8 <__ieee754_pow+0x218>)
 800d746:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800d74a:	429a      	cmp	r2, r3
 800d74c:	d121      	bne.n	800d792 <__ieee754_pow+0x1b2>
 800d74e:	f1b9 0f00 	cmp.w	r9, #0
 800d752:	da05      	bge.n	800d760 <__ieee754_pow+0x180>
 800d754:	4602      	mov	r2, r0
 800d756:	460b      	mov	r3, r1
 800d758:	2000      	movs	r0, #0
 800d75a:	4927      	ldr	r1, [pc, #156]	; (800d7f8 <__ieee754_pow+0x218>)
 800d75c:	f7f3 f800 	bl	8000760 <__aeabi_ddiv>
 800d760:	2d00      	cmp	r5, #0
 800d762:	da9d      	bge.n	800d6a0 <__ieee754_pow+0xc0>
 800d764:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800d768:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800d76c:	ea54 030b 	orrs.w	r3, r4, fp
 800d770:	d108      	bne.n	800d784 <__ieee754_pow+0x1a4>
 800d772:	4602      	mov	r2, r0
 800d774:	460b      	mov	r3, r1
 800d776:	4610      	mov	r0, r2
 800d778:	4619      	mov	r1, r3
 800d77a:	f7f2 fd0f 	bl	800019c <__aeabi_dsub>
 800d77e:	4602      	mov	r2, r0
 800d780:	460b      	mov	r3, r1
 800d782:	e7ac      	b.n	800d6de <__ieee754_pow+0xfe>
 800d784:	f1bb 0f01 	cmp.w	fp, #1
 800d788:	d18a      	bne.n	800d6a0 <__ieee754_pow+0xc0>
 800d78a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d78e:	4619      	mov	r1, r3
 800d790:	e786      	b.n	800d6a0 <__ieee754_pow+0xc0>
 800d792:	0fed      	lsrs	r5, r5, #31
 800d794:	1e6b      	subs	r3, r5, #1
 800d796:	930d      	str	r3, [sp, #52]	; 0x34
 800d798:	ea5b 0303 	orrs.w	r3, fp, r3
 800d79c:	d102      	bne.n	800d7a4 <__ieee754_pow+0x1c4>
 800d79e:	4632      	mov	r2, r6
 800d7a0:	463b      	mov	r3, r7
 800d7a2:	e7e8      	b.n	800d776 <__ieee754_pow+0x196>
 800d7a4:	4b16      	ldr	r3, [pc, #88]	; (800d800 <__ieee754_pow+0x220>)
 800d7a6:	4598      	cmp	r8, r3
 800d7a8:	f340 80fe 	ble.w	800d9a8 <__ieee754_pow+0x3c8>
 800d7ac:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800d7b0:	4598      	cmp	r8, r3
 800d7b2:	dd0a      	ble.n	800d7ca <__ieee754_pow+0x1ea>
 800d7b4:	4b0f      	ldr	r3, [pc, #60]	; (800d7f4 <__ieee754_pow+0x214>)
 800d7b6:	429c      	cmp	r4, r3
 800d7b8:	dc0d      	bgt.n	800d7d6 <__ieee754_pow+0x1f6>
 800d7ba:	f1b9 0f00 	cmp.w	r9, #0
 800d7be:	f6bf af6d 	bge.w	800d69c <__ieee754_pow+0xbc>
 800d7c2:	a307      	add	r3, pc, #28	; (adr r3, 800d7e0 <__ieee754_pow+0x200>)
 800d7c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7c8:	e79f      	b.n	800d70a <__ieee754_pow+0x12a>
 800d7ca:	4b0e      	ldr	r3, [pc, #56]	; (800d804 <__ieee754_pow+0x224>)
 800d7cc:	429c      	cmp	r4, r3
 800d7ce:	ddf4      	ble.n	800d7ba <__ieee754_pow+0x1da>
 800d7d0:	4b09      	ldr	r3, [pc, #36]	; (800d7f8 <__ieee754_pow+0x218>)
 800d7d2:	429c      	cmp	r4, r3
 800d7d4:	dd18      	ble.n	800d808 <__ieee754_pow+0x228>
 800d7d6:	f1b9 0f00 	cmp.w	r9, #0
 800d7da:	dcf2      	bgt.n	800d7c2 <__ieee754_pow+0x1e2>
 800d7dc:	e75e      	b.n	800d69c <__ieee754_pow+0xbc>
 800d7de:	bf00      	nop
 800d7e0:	8800759c 	.word	0x8800759c
 800d7e4:	7e37e43c 	.word	0x7e37e43c
 800d7e8:	7ff00000 	.word	0x7ff00000
 800d7ec:	0800e8bf 	.word	0x0800e8bf
 800d7f0:	433fffff 	.word	0x433fffff
 800d7f4:	3fefffff 	.word	0x3fefffff
 800d7f8:	3ff00000 	.word	0x3ff00000
 800d7fc:	3fe00000 	.word	0x3fe00000
 800d800:	41e00000 	.word	0x41e00000
 800d804:	3feffffe 	.word	0x3feffffe
 800d808:	2200      	movs	r2, #0
 800d80a:	4b63      	ldr	r3, [pc, #396]	; (800d998 <__ieee754_pow+0x3b8>)
 800d80c:	f7f2 fcc6 	bl	800019c <__aeabi_dsub>
 800d810:	a355      	add	r3, pc, #340	; (adr r3, 800d968 <__ieee754_pow+0x388>)
 800d812:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d816:	4604      	mov	r4, r0
 800d818:	460d      	mov	r5, r1
 800d81a:	f7f2 fe77 	bl	800050c <__aeabi_dmul>
 800d81e:	a354      	add	r3, pc, #336	; (adr r3, 800d970 <__ieee754_pow+0x390>)
 800d820:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d824:	4606      	mov	r6, r0
 800d826:	460f      	mov	r7, r1
 800d828:	4620      	mov	r0, r4
 800d82a:	4629      	mov	r1, r5
 800d82c:	f7f2 fe6e 	bl	800050c <__aeabi_dmul>
 800d830:	2200      	movs	r2, #0
 800d832:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d836:	4b59      	ldr	r3, [pc, #356]	; (800d99c <__ieee754_pow+0x3bc>)
 800d838:	4620      	mov	r0, r4
 800d83a:	4629      	mov	r1, r5
 800d83c:	f7f2 fe66 	bl	800050c <__aeabi_dmul>
 800d840:	4602      	mov	r2, r0
 800d842:	460b      	mov	r3, r1
 800d844:	a14c      	add	r1, pc, #304	; (adr r1, 800d978 <__ieee754_pow+0x398>)
 800d846:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d84a:	f7f2 fca7 	bl	800019c <__aeabi_dsub>
 800d84e:	4622      	mov	r2, r4
 800d850:	462b      	mov	r3, r5
 800d852:	f7f2 fe5b 	bl	800050c <__aeabi_dmul>
 800d856:	4602      	mov	r2, r0
 800d858:	460b      	mov	r3, r1
 800d85a:	2000      	movs	r0, #0
 800d85c:	4950      	ldr	r1, [pc, #320]	; (800d9a0 <__ieee754_pow+0x3c0>)
 800d85e:	f7f2 fc9d 	bl	800019c <__aeabi_dsub>
 800d862:	4622      	mov	r2, r4
 800d864:	462b      	mov	r3, r5
 800d866:	4680      	mov	r8, r0
 800d868:	4689      	mov	r9, r1
 800d86a:	4620      	mov	r0, r4
 800d86c:	4629      	mov	r1, r5
 800d86e:	f7f2 fe4d 	bl	800050c <__aeabi_dmul>
 800d872:	4602      	mov	r2, r0
 800d874:	460b      	mov	r3, r1
 800d876:	4640      	mov	r0, r8
 800d878:	4649      	mov	r1, r9
 800d87a:	f7f2 fe47 	bl	800050c <__aeabi_dmul>
 800d87e:	a340      	add	r3, pc, #256	; (adr r3, 800d980 <__ieee754_pow+0x3a0>)
 800d880:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d884:	f7f2 fe42 	bl	800050c <__aeabi_dmul>
 800d888:	4602      	mov	r2, r0
 800d88a:	460b      	mov	r3, r1
 800d88c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d890:	f7f2 fc84 	bl	800019c <__aeabi_dsub>
 800d894:	4602      	mov	r2, r0
 800d896:	460b      	mov	r3, r1
 800d898:	4604      	mov	r4, r0
 800d89a:	460d      	mov	r5, r1
 800d89c:	4630      	mov	r0, r6
 800d89e:	4639      	mov	r1, r7
 800d8a0:	f7f2 fc7e 	bl	80001a0 <__adddf3>
 800d8a4:	2000      	movs	r0, #0
 800d8a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d8aa:	4632      	mov	r2, r6
 800d8ac:	463b      	mov	r3, r7
 800d8ae:	f7f2 fc75 	bl	800019c <__aeabi_dsub>
 800d8b2:	4602      	mov	r2, r0
 800d8b4:	460b      	mov	r3, r1
 800d8b6:	4620      	mov	r0, r4
 800d8b8:	4629      	mov	r1, r5
 800d8ba:	f7f2 fc6f 	bl	800019c <__aeabi_dsub>
 800d8be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d8c0:	f10b 33ff 	add.w	r3, fp, #4294967295
 800d8c4:	4313      	orrs	r3, r2
 800d8c6:	4606      	mov	r6, r0
 800d8c8:	460f      	mov	r7, r1
 800d8ca:	f040 81eb 	bne.w	800dca4 <__ieee754_pow+0x6c4>
 800d8ce:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800d988 <__ieee754_pow+0x3a8>
 800d8d2:	e9dd 4500 	ldrd	r4, r5, [sp]
 800d8d6:	2400      	movs	r4, #0
 800d8d8:	4622      	mov	r2, r4
 800d8da:	462b      	mov	r3, r5
 800d8dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d8e0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d8e4:	f7f2 fc5a 	bl	800019c <__aeabi_dsub>
 800d8e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d8ec:	f7f2 fe0e 	bl	800050c <__aeabi_dmul>
 800d8f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d8f4:	4680      	mov	r8, r0
 800d8f6:	4689      	mov	r9, r1
 800d8f8:	4630      	mov	r0, r6
 800d8fa:	4639      	mov	r1, r7
 800d8fc:	f7f2 fe06 	bl	800050c <__aeabi_dmul>
 800d900:	4602      	mov	r2, r0
 800d902:	460b      	mov	r3, r1
 800d904:	4640      	mov	r0, r8
 800d906:	4649      	mov	r1, r9
 800d908:	f7f2 fc4a 	bl	80001a0 <__adddf3>
 800d90c:	4622      	mov	r2, r4
 800d90e:	462b      	mov	r3, r5
 800d910:	4680      	mov	r8, r0
 800d912:	4689      	mov	r9, r1
 800d914:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d918:	f7f2 fdf8 	bl	800050c <__aeabi_dmul>
 800d91c:	460b      	mov	r3, r1
 800d91e:	4604      	mov	r4, r0
 800d920:	460d      	mov	r5, r1
 800d922:	4602      	mov	r2, r0
 800d924:	4649      	mov	r1, r9
 800d926:	4640      	mov	r0, r8
 800d928:	e9cd 4500 	strd	r4, r5, [sp]
 800d92c:	f7f2 fc38 	bl	80001a0 <__adddf3>
 800d930:	4b1c      	ldr	r3, [pc, #112]	; (800d9a4 <__ieee754_pow+0x3c4>)
 800d932:	4299      	cmp	r1, r3
 800d934:	4606      	mov	r6, r0
 800d936:	460f      	mov	r7, r1
 800d938:	468b      	mov	fp, r1
 800d93a:	f340 82f7 	ble.w	800df2c <__ieee754_pow+0x94c>
 800d93e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800d942:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800d946:	4303      	orrs	r3, r0
 800d948:	f000 81ea 	beq.w	800dd20 <__ieee754_pow+0x740>
 800d94c:	a310      	add	r3, pc, #64	; (adr r3, 800d990 <__ieee754_pow+0x3b0>)
 800d94e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d952:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d956:	f7f2 fdd9 	bl	800050c <__aeabi_dmul>
 800d95a:	a30d      	add	r3, pc, #52	; (adr r3, 800d990 <__ieee754_pow+0x3b0>)
 800d95c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d960:	e6d5      	b.n	800d70e <__ieee754_pow+0x12e>
 800d962:	bf00      	nop
 800d964:	f3af 8000 	nop.w
 800d968:	60000000 	.word	0x60000000
 800d96c:	3ff71547 	.word	0x3ff71547
 800d970:	f85ddf44 	.word	0xf85ddf44
 800d974:	3e54ae0b 	.word	0x3e54ae0b
 800d978:	55555555 	.word	0x55555555
 800d97c:	3fd55555 	.word	0x3fd55555
 800d980:	652b82fe 	.word	0x652b82fe
 800d984:	3ff71547 	.word	0x3ff71547
 800d988:	00000000 	.word	0x00000000
 800d98c:	bff00000 	.word	0xbff00000
 800d990:	8800759c 	.word	0x8800759c
 800d994:	7e37e43c 	.word	0x7e37e43c
 800d998:	3ff00000 	.word	0x3ff00000
 800d99c:	3fd00000 	.word	0x3fd00000
 800d9a0:	3fe00000 	.word	0x3fe00000
 800d9a4:	408fffff 	.word	0x408fffff
 800d9a8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800d9ac:	f04f 0200 	mov.w	r2, #0
 800d9b0:	da05      	bge.n	800d9be <__ieee754_pow+0x3de>
 800d9b2:	4bd3      	ldr	r3, [pc, #844]	; (800dd00 <__ieee754_pow+0x720>)
 800d9b4:	f7f2 fdaa 	bl	800050c <__aeabi_dmul>
 800d9b8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800d9bc:	460c      	mov	r4, r1
 800d9be:	1523      	asrs	r3, r4, #20
 800d9c0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d9c4:	4413      	add	r3, r2
 800d9c6:	9309      	str	r3, [sp, #36]	; 0x24
 800d9c8:	4bce      	ldr	r3, [pc, #824]	; (800dd04 <__ieee754_pow+0x724>)
 800d9ca:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800d9ce:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800d9d2:	429c      	cmp	r4, r3
 800d9d4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800d9d8:	dd08      	ble.n	800d9ec <__ieee754_pow+0x40c>
 800d9da:	4bcb      	ldr	r3, [pc, #812]	; (800dd08 <__ieee754_pow+0x728>)
 800d9dc:	429c      	cmp	r4, r3
 800d9de:	f340 815e 	ble.w	800dc9e <__ieee754_pow+0x6be>
 800d9e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d9e4:	3301      	adds	r3, #1
 800d9e6:	9309      	str	r3, [sp, #36]	; 0x24
 800d9e8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800d9ec:	f04f 0a00 	mov.w	sl, #0
 800d9f0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800d9f4:	930c      	str	r3, [sp, #48]	; 0x30
 800d9f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d9f8:	4bc4      	ldr	r3, [pc, #784]	; (800dd0c <__ieee754_pow+0x72c>)
 800d9fa:	4413      	add	r3, r2
 800d9fc:	ed93 7b00 	vldr	d7, [r3]
 800da00:	4629      	mov	r1, r5
 800da02:	ec53 2b17 	vmov	r2, r3, d7
 800da06:	ed8d 7b06 	vstr	d7, [sp, #24]
 800da0a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800da0e:	f7f2 fbc5 	bl	800019c <__aeabi_dsub>
 800da12:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800da16:	4606      	mov	r6, r0
 800da18:	460f      	mov	r7, r1
 800da1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800da1e:	f7f2 fbbf 	bl	80001a0 <__adddf3>
 800da22:	4602      	mov	r2, r0
 800da24:	460b      	mov	r3, r1
 800da26:	2000      	movs	r0, #0
 800da28:	49b9      	ldr	r1, [pc, #740]	; (800dd10 <__ieee754_pow+0x730>)
 800da2a:	f7f2 fe99 	bl	8000760 <__aeabi_ddiv>
 800da2e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800da32:	4602      	mov	r2, r0
 800da34:	460b      	mov	r3, r1
 800da36:	4630      	mov	r0, r6
 800da38:	4639      	mov	r1, r7
 800da3a:	f7f2 fd67 	bl	800050c <__aeabi_dmul>
 800da3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800da42:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800da46:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800da4a:	2300      	movs	r3, #0
 800da4c:	9302      	str	r3, [sp, #8]
 800da4e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800da52:	106d      	asrs	r5, r5, #1
 800da54:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800da58:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800da5c:	2200      	movs	r2, #0
 800da5e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800da62:	4640      	mov	r0, r8
 800da64:	4649      	mov	r1, r9
 800da66:	4614      	mov	r4, r2
 800da68:	461d      	mov	r5, r3
 800da6a:	f7f2 fd4f 	bl	800050c <__aeabi_dmul>
 800da6e:	4602      	mov	r2, r0
 800da70:	460b      	mov	r3, r1
 800da72:	4630      	mov	r0, r6
 800da74:	4639      	mov	r1, r7
 800da76:	f7f2 fb91 	bl	800019c <__aeabi_dsub>
 800da7a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800da7e:	4606      	mov	r6, r0
 800da80:	460f      	mov	r7, r1
 800da82:	4620      	mov	r0, r4
 800da84:	4629      	mov	r1, r5
 800da86:	f7f2 fb89 	bl	800019c <__aeabi_dsub>
 800da8a:	4602      	mov	r2, r0
 800da8c:	460b      	mov	r3, r1
 800da8e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800da92:	f7f2 fb83 	bl	800019c <__aeabi_dsub>
 800da96:	4642      	mov	r2, r8
 800da98:	464b      	mov	r3, r9
 800da9a:	f7f2 fd37 	bl	800050c <__aeabi_dmul>
 800da9e:	4602      	mov	r2, r0
 800daa0:	460b      	mov	r3, r1
 800daa2:	4630      	mov	r0, r6
 800daa4:	4639      	mov	r1, r7
 800daa6:	f7f2 fb79 	bl	800019c <__aeabi_dsub>
 800daaa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800daae:	f7f2 fd2d 	bl	800050c <__aeabi_dmul>
 800dab2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dab6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800daba:	4610      	mov	r0, r2
 800dabc:	4619      	mov	r1, r3
 800dabe:	f7f2 fd25 	bl	800050c <__aeabi_dmul>
 800dac2:	a37b      	add	r3, pc, #492	; (adr r3, 800dcb0 <__ieee754_pow+0x6d0>)
 800dac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dac8:	4604      	mov	r4, r0
 800daca:	460d      	mov	r5, r1
 800dacc:	f7f2 fd1e 	bl	800050c <__aeabi_dmul>
 800dad0:	a379      	add	r3, pc, #484	; (adr r3, 800dcb8 <__ieee754_pow+0x6d8>)
 800dad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dad6:	f7f2 fb63 	bl	80001a0 <__adddf3>
 800dada:	4622      	mov	r2, r4
 800dadc:	462b      	mov	r3, r5
 800dade:	f7f2 fd15 	bl	800050c <__aeabi_dmul>
 800dae2:	a377      	add	r3, pc, #476	; (adr r3, 800dcc0 <__ieee754_pow+0x6e0>)
 800dae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dae8:	f7f2 fb5a 	bl	80001a0 <__adddf3>
 800daec:	4622      	mov	r2, r4
 800daee:	462b      	mov	r3, r5
 800daf0:	f7f2 fd0c 	bl	800050c <__aeabi_dmul>
 800daf4:	a374      	add	r3, pc, #464	; (adr r3, 800dcc8 <__ieee754_pow+0x6e8>)
 800daf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dafa:	f7f2 fb51 	bl	80001a0 <__adddf3>
 800dafe:	4622      	mov	r2, r4
 800db00:	462b      	mov	r3, r5
 800db02:	f7f2 fd03 	bl	800050c <__aeabi_dmul>
 800db06:	a372      	add	r3, pc, #456	; (adr r3, 800dcd0 <__ieee754_pow+0x6f0>)
 800db08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db0c:	f7f2 fb48 	bl	80001a0 <__adddf3>
 800db10:	4622      	mov	r2, r4
 800db12:	462b      	mov	r3, r5
 800db14:	f7f2 fcfa 	bl	800050c <__aeabi_dmul>
 800db18:	a36f      	add	r3, pc, #444	; (adr r3, 800dcd8 <__ieee754_pow+0x6f8>)
 800db1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db1e:	f7f2 fb3f 	bl	80001a0 <__adddf3>
 800db22:	4622      	mov	r2, r4
 800db24:	4606      	mov	r6, r0
 800db26:	460f      	mov	r7, r1
 800db28:	462b      	mov	r3, r5
 800db2a:	4620      	mov	r0, r4
 800db2c:	4629      	mov	r1, r5
 800db2e:	f7f2 fced 	bl	800050c <__aeabi_dmul>
 800db32:	4602      	mov	r2, r0
 800db34:	460b      	mov	r3, r1
 800db36:	4630      	mov	r0, r6
 800db38:	4639      	mov	r1, r7
 800db3a:	f7f2 fce7 	bl	800050c <__aeabi_dmul>
 800db3e:	4642      	mov	r2, r8
 800db40:	4604      	mov	r4, r0
 800db42:	460d      	mov	r5, r1
 800db44:	464b      	mov	r3, r9
 800db46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800db4a:	f7f2 fb29 	bl	80001a0 <__adddf3>
 800db4e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800db52:	f7f2 fcdb 	bl	800050c <__aeabi_dmul>
 800db56:	4622      	mov	r2, r4
 800db58:	462b      	mov	r3, r5
 800db5a:	f7f2 fb21 	bl	80001a0 <__adddf3>
 800db5e:	4642      	mov	r2, r8
 800db60:	4606      	mov	r6, r0
 800db62:	460f      	mov	r7, r1
 800db64:	464b      	mov	r3, r9
 800db66:	4640      	mov	r0, r8
 800db68:	4649      	mov	r1, r9
 800db6a:	f7f2 fccf 	bl	800050c <__aeabi_dmul>
 800db6e:	2200      	movs	r2, #0
 800db70:	4b68      	ldr	r3, [pc, #416]	; (800dd14 <__ieee754_pow+0x734>)
 800db72:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800db76:	f7f2 fb13 	bl	80001a0 <__adddf3>
 800db7a:	4632      	mov	r2, r6
 800db7c:	463b      	mov	r3, r7
 800db7e:	f7f2 fb0f 	bl	80001a0 <__adddf3>
 800db82:	9802      	ldr	r0, [sp, #8]
 800db84:	460d      	mov	r5, r1
 800db86:	4604      	mov	r4, r0
 800db88:	4602      	mov	r2, r0
 800db8a:	460b      	mov	r3, r1
 800db8c:	4640      	mov	r0, r8
 800db8e:	4649      	mov	r1, r9
 800db90:	f7f2 fcbc 	bl	800050c <__aeabi_dmul>
 800db94:	2200      	movs	r2, #0
 800db96:	4680      	mov	r8, r0
 800db98:	4689      	mov	r9, r1
 800db9a:	4b5e      	ldr	r3, [pc, #376]	; (800dd14 <__ieee754_pow+0x734>)
 800db9c:	4620      	mov	r0, r4
 800db9e:	4629      	mov	r1, r5
 800dba0:	f7f2 fafc 	bl	800019c <__aeabi_dsub>
 800dba4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800dba8:	f7f2 faf8 	bl	800019c <__aeabi_dsub>
 800dbac:	4602      	mov	r2, r0
 800dbae:	460b      	mov	r3, r1
 800dbb0:	4630      	mov	r0, r6
 800dbb2:	4639      	mov	r1, r7
 800dbb4:	f7f2 faf2 	bl	800019c <__aeabi_dsub>
 800dbb8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dbbc:	f7f2 fca6 	bl	800050c <__aeabi_dmul>
 800dbc0:	4622      	mov	r2, r4
 800dbc2:	4606      	mov	r6, r0
 800dbc4:	460f      	mov	r7, r1
 800dbc6:	462b      	mov	r3, r5
 800dbc8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dbcc:	f7f2 fc9e 	bl	800050c <__aeabi_dmul>
 800dbd0:	4602      	mov	r2, r0
 800dbd2:	460b      	mov	r3, r1
 800dbd4:	4630      	mov	r0, r6
 800dbd6:	4639      	mov	r1, r7
 800dbd8:	f7f2 fae2 	bl	80001a0 <__adddf3>
 800dbdc:	4606      	mov	r6, r0
 800dbde:	460f      	mov	r7, r1
 800dbe0:	4602      	mov	r2, r0
 800dbe2:	460b      	mov	r3, r1
 800dbe4:	4640      	mov	r0, r8
 800dbe6:	4649      	mov	r1, r9
 800dbe8:	f7f2 fada 	bl	80001a0 <__adddf3>
 800dbec:	9802      	ldr	r0, [sp, #8]
 800dbee:	a33c      	add	r3, pc, #240	; (adr r3, 800dce0 <__ieee754_pow+0x700>)
 800dbf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbf4:	4604      	mov	r4, r0
 800dbf6:	460d      	mov	r5, r1
 800dbf8:	f7f2 fc88 	bl	800050c <__aeabi_dmul>
 800dbfc:	4642      	mov	r2, r8
 800dbfe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800dc02:	464b      	mov	r3, r9
 800dc04:	4620      	mov	r0, r4
 800dc06:	4629      	mov	r1, r5
 800dc08:	f7f2 fac8 	bl	800019c <__aeabi_dsub>
 800dc0c:	4602      	mov	r2, r0
 800dc0e:	460b      	mov	r3, r1
 800dc10:	4630      	mov	r0, r6
 800dc12:	4639      	mov	r1, r7
 800dc14:	f7f2 fac2 	bl	800019c <__aeabi_dsub>
 800dc18:	a333      	add	r3, pc, #204	; (adr r3, 800dce8 <__ieee754_pow+0x708>)
 800dc1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc1e:	f7f2 fc75 	bl	800050c <__aeabi_dmul>
 800dc22:	a333      	add	r3, pc, #204	; (adr r3, 800dcf0 <__ieee754_pow+0x710>)
 800dc24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc28:	4606      	mov	r6, r0
 800dc2a:	460f      	mov	r7, r1
 800dc2c:	4620      	mov	r0, r4
 800dc2e:	4629      	mov	r1, r5
 800dc30:	f7f2 fc6c 	bl	800050c <__aeabi_dmul>
 800dc34:	4602      	mov	r2, r0
 800dc36:	460b      	mov	r3, r1
 800dc38:	4630      	mov	r0, r6
 800dc3a:	4639      	mov	r1, r7
 800dc3c:	f7f2 fab0 	bl	80001a0 <__adddf3>
 800dc40:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dc42:	4b35      	ldr	r3, [pc, #212]	; (800dd18 <__ieee754_pow+0x738>)
 800dc44:	4413      	add	r3, r2
 800dc46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc4a:	f7f2 faa9 	bl	80001a0 <__adddf3>
 800dc4e:	4604      	mov	r4, r0
 800dc50:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dc52:	460d      	mov	r5, r1
 800dc54:	f7f2 fbf0 	bl	8000438 <__aeabi_i2d>
 800dc58:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dc5a:	4b30      	ldr	r3, [pc, #192]	; (800dd1c <__ieee754_pow+0x73c>)
 800dc5c:	4413      	add	r3, r2
 800dc5e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dc62:	4606      	mov	r6, r0
 800dc64:	460f      	mov	r7, r1
 800dc66:	4622      	mov	r2, r4
 800dc68:	462b      	mov	r3, r5
 800dc6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dc6e:	f7f2 fa97 	bl	80001a0 <__adddf3>
 800dc72:	4642      	mov	r2, r8
 800dc74:	464b      	mov	r3, r9
 800dc76:	f7f2 fa93 	bl	80001a0 <__adddf3>
 800dc7a:	4632      	mov	r2, r6
 800dc7c:	463b      	mov	r3, r7
 800dc7e:	f7f2 fa8f 	bl	80001a0 <__adddf3>
 800dc82:	9802      	ldr	r0, [sp, #8]
 800dc84:	4632      	mov	r2, r6
 800dc86:	463b      	mov	r3, r7
 800dc88:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dc8c:	f7f2 fa86 	bl	800019c <__aeabi_dsub>
 800dc90:	4642      	mov	r2, r8
 800dc92:	464b      	mov	r3, r9
 800dc94:	f7f2 fa82 	bl	800019c <__aeabi_dsub>
 800dc98:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dc9c:	e607      	b.n	800d8ae <__ieee754_pow+0x2ce>
 800dc9e:	f04f 0a01 	mov.w	sl, #1
 800dca2:	e6a5      	b.n	800d9f0 <__ieee754_pow+0x410>
 800dca4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800dcf8 <__ieee754_pow+0x718>
 800dca8:	e613      	b.n	800d8d2 <__ieee754_pow+0x2f2>
 800dcaa:	bf00      	nop
 800dcac:	f3af 8000 	nop.w
 800dcb0:	4a454eef 	.word	0x4a454eef
 800dcb4:	3fca7e28 	.word	0x3fca7e28
 800dcb8:	93c9db65 	.word	0x93c9db65
 800dcbc:	3fcd864a 	.word	0x3fcd864a
 800dcc0:	a91d4101 	.word	0xa91d4101
 800dcc4:	3fd17460 	.word	0x3fd17460
 800dcc8:	518f264d 	.word	0x518f264d
 800dccc:	3fd55555 	.word	0x3fd55555
 800dcd0:	db6fabff 	.word	0xdb6fabff
 800dcd4:	3fdb6db6 	.word	0x3fdb6db6
 800dcd8:	33333303 	.word	0x33333303
 800dcdc:	3fe33333 	.word	0x3fe33333
 800dce0:	e0000000 	.word	0xe0000000
 800dce4:	3feec709 	.word	0x3feec709
 800dce8:	dc3a03fd 	.word	0xdc3a03fd
 800dcec:	3feec709 	.word	0x3feec709
 800dcf0:	145b01f5 	.word	0x145b01f5
 800dcf4:	be3e2fe0 	.word	0xbe3e2fe0
 800dcf8:	00000000 	.word	0x00000000
 800dcfc:	3ff00000 	.word	0x3ff00000
 800dd00:	43400000 	.word	0x43400000
 800dd04:	0003988e 	.word	0x0003988e
 800dd08:	000bb679 	.word	0x000bb679
 800dd0c:	0800e8c0 	.word	0x0800e8c0
 800dd10:	3ff00000 	.word	0x3ff00000
 800dd14:	40080000 	.word	0x40080000
 800dd18:	0800e8e0 	.word	0x0800e8e0
 800dd1c:	0800e8d0 	.word	0x0800e8d0
 800dd20:	a3b4      	add	r3, pc, #720	; (adr r3, 800dff4 <__ieee754_pow+0xa14>)
 800dd22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd26:	4640      	mov	r0, r8
 800dd28:	4649      	mov	r1, r9
 800dd2a:	f7f2 fa39 	bl	80001a0 <__adddf3>
 800dd2e:	4622      	mov	r2, r4
 800dd30:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dd34:	462b      	mov	r3, r5
 800dd36:	4630      	mov	r0, r6
 800dd38:	4639      	mov	r1, r7
 800dd3a:	f7f2 fa2f 	bl	800019c <__aeabi_dsub>
 800dd3e:	4602      	mov	r2, r0
 800dd40:	460b      	mov	r3, r1
 800dd42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd46:	f7f2 fe71 	bl	8000a2c <__aeabi_dcmpgt>
 800dd4a:	2800      	cmp	r0, #0
 800dd4c:	f47f adfe 	bne.w	800d94c <__ieee754_pow+0x36c>
 800dd50:	4aa3      	ldr	r2, [pc, #652]	; (800dfe0 <__ieee754_pow+0xa00>)
 800dd52:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800dd56:	4293      	cmp	r3, r2
 800dd58:	f340 810a 	ble.w	800df70 <__ieee754_pow+0x990>
 800dd5c:	151b      	asrs	r3, r3, #20
 800dd5e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800dd62:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800dd66:	fa4a f303 	asr.w	r3, sl, r3
 800dd6a:	445b      	add	r3, fp
 800dd6c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800dd70:	4e9c      	ldr	r6, [pc, #624]	; (800dfe4 <__ieee754_pow+0xa04>)
 800dd72:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800dd76:	4116      	asrs	r6, r2
 800dd78:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800dd7c:	2000      	movs	r0, #0
 800dd7e:	ea23 0106 	bic.w	r1, r3, r6
 800dd82:	f1c2 0214 	rsb	r2, r2, #20
 800dd86:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800dd8a:	fa4a fa02 	asr.w	sl, sl, r2
 800dd8e:	f1bb 0f00 	cmp.w	fp, #0
 800dd92:	4602      	mov	r2, r0
 800dd94:	460b      	mov	r3, r1
 800dd96:	4620      	mov	r0, r4
 800dd98:	4629      	mov	r1, r5
 800dd9a:	bfb8      	it	lt
 800dd9c:	f1ca 0a00 	rsblt	sl, sl, #0
 800dda0:	f7f2 f9fc 	bl	800019c <__aeabi_dsub>
 800dda4:	e9cd 0100 	strd	r0, r1, [sp]
 800dda8:	4642      	mov	r2, r8
 800ddaa:	464b      	mov	r3, r9
 800ddac:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ddb0:	f7f2 f9f6 	bl	80001a0 <__adddf3>
 800ddb4:	2000      	movs	r0, #0
 800ddb6:	a378      	add	r3, pc, #480	; (adr r3, 800df98 <__ieee754_pow+0x9b8>)
 800ddb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddbc:	4604      	mov	r4, r0
 800ddbe:	460d      	mov	r5, r1
 800ddc0:	f7f2 fba4 	bl	800050c <__aeabi_dmul>
 800ddc4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ddc8:	4606      	mov	r6, r0
 800ddca:	460f      	mov	r7, r1
 800ddcc:	4620      	mov	r0, r4
 800ddce:	4629      	mov	r1, r5
 800ddd0:	f7f2 f9e4 	bl	800019c <__aeabi_dsub>
 800ddd4:	4602      	mov	r2, r0
 800ddd6:	460b      	mov	r3, r1
 800ddd8:	4640      	mov	r0, r8
 800ddda:	4649      	mov	r1, r9
 800dddc:	f7f2 f9de 	bl	800019c <__aeabi_dsub>
 800dde0:	a36f      	add	r3, pc, #444	; (adr r3, 800dfa0 <__ieee754_pow+0x9c0>)
 800dde2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dde6:	f7f2 fb91 	bl	800050c <__aeabi_dmul>
 800ddea:	a36f      	add	r3, pc, #444	; (adr r3, 800dfa8 <__ieee754_pow+0x9c8>)
 800ddec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddf0:	4680      	mov	r8, r0
 800ddf2:	4689      	mov	r9, r1
 800ddf4:	4620      	mov	r0, r4
 800ddf6:	4629      	mov	r1, r5
 800ddf8:	f7f2 fb88 	bl	800050c <__aeabi_dmul>
 800ddfc:	4602      	mov	r2, r0
 800ddfe:	460b      	mov	r3, r1
 800de00:	4640      	mov	r0, r8
 800de02:	4649      	mov	r1, r9
 800de04:	f7f2 f9cc 	bl	80001a0 <__adddf3>
 800de08:	4604      	mov	r4, r0
 800de0a:	460d      	mov	r5, r1
 800de0c:	4602      	mov	r2, r0
 800de0e:	460b      	mov	r3, r1
 800de10:	4630      	mov	r0, r6
 800de12:	4639      	mov	r1, r7
 800de14:	f7f2 f9c4 	bl	80001a0 <__adddf3>
 800de18:	4632      	mov	r2, r6
 800de1a:	463b      	mov	r3, r7
 800de1c:	4680      	mov	r8, r0
 800de1e:	4689      	mov	r9, r1
 800de20:	f7f2 f9bc 	bl	800019c <__aeabi_dsub>
 800de24:	4602      	mov	r2, r0
 800de26:	460b      	mov	r3, r1
 800de28:	4620      	mov	r0, r4
 800de2a:	4629      	mov	r1, r5
 800de2c:	f7f2 f9b6 	bl	800019c <__aeabi_dsub>
 800de30:	4642      	mov	r2, r8
 800de32:	4606      	mov	r6, r0
 800de34:	460f      	mov	r7, r1
 800de36:	464b      	mov	r3, r9
 800de38:	4640      	mov	r0, r8
 800de3a:	4649      	mov	r1, r9
 800de3c:	f7f2 fb66 	bl	800050c <__aeabi_dmul>
 800de40:	a35b      	add	r3, pc, #364	; (adr r3, 800dfb0 <__ieee754_pow+0x9d0>)
 800de42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de46:	4604      	mov	r4, r0
 800de48:	460d      	mov	r5, r1
 800de4a:	f7f2 fb5f 	bl	800050c <__aeabi_dmul>
 800de4e:	a35a      	add	r3, pc, #360	; (adr r3, 800dfb8 <__ieee754_pow+0x9d8>)
 800de50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de54:	f7f2 f9a2 	bl	800019c <__aeabi_dsub>
 800de58:	4622      	mov	r2, r4
 800de5a:	462b      	mov	r3, r5
 800de5c:	f7f2 fb56 	bl	800050c <__aeabi_dmul>
 800de60:	a357      	add	r3, pc, #348	; (adr r3, 800dfc0 <__ieee754_pow+0x9e0>)
 800de62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de66:	f7f2 f99b 	bl	80001a0 <__adddf3>
 800de6a:	4622      	mov	r2, r4
 800de6c:	462b      	mov	r3, r5
 800de6e:	f7f2 fb4d 	bl	800050c <__aeabi_dmul>
 800de72:	a355      	add	r3, pc, #340	; (adr r3, 800dfc8 <__ieee754_pow+0x9e8>)
 800de74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de78:	f7f2 f990 	bl	800019c <__aeabi_dsub>
 800de7c:	4622      	mov	r2, r4
 800de7e:	462b      	mov	r3, r5
 800de80:	f7f2 fb44 	bl	800050c <__aeabi_dmul>
 800de84:	a352      	add	r3, pc, #328	; (adr r3, 800dfd0 <__ieee754_pow+0x9f0>)
 800de86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de8a:	f7f2 f989 	bl	80001a0 <__adddf3>
 800de8e:	4622      	mov	r2, r4
 800de90:	462b      	mov	r3, r5
 800de92:	f7f2 fb3b 	bl	800050c <__aeabi_dmul>
 800de96:	4602      	mov	r2, r0
 800de98:	460b      	mov	r3, r1
 800de9a:	4640      	mov	r0, r8
 800de9c:	4649      	mov	r1, r9
 800de9e:	f7f2 f97d 	bl	800019c <__aeabi_dsub>
 800dea2:	4604      	mov	r4, r0
 800dea4:	460d      	mov	r5, r1
 800dea6:	4602      	mov	r2, r0
 800dea8:	460b      	mov	r3, r1
 800deaa:	4640      	mov	r0, r8
 800deac:	4649      	mov	r1, r9
 800deae:	f7f2 fb2d 	bl	800050c <__aeabi_dmul>
 800deb2:	2200      	movs	r2, #0
 800deb4:	e9cd 0100 	strd	r0, r1, [sp]
 800deb8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800debc:	4620      	mov	r0, r4
 800debe:	4629      	mov	r1, r5
 800dec0:	f7f2 f96c 	bl	800019c <__aeabi_dsub>
 800dec4:	4602      	mov	r2, r0
 800dec6:	460b      	mov	r3, r1
 800dec8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800decc:	f7f2 fc48 	bl	8000760 <__aeabi_ddiv>
 800ded0:	4632      	mov	r2, r6
 800ded2:	4604      	mov	r4, r0
 800ded4:	460d      	mov	r5, r1
 800ded6:	463b      	mov	r3, r7
 800ded8:	4640      	mov	r0, r8
 800deda:	4649      	mov	r1, r9
 800dedc:	f7f2 fb16 	bl	800050c <__aeabi_dmul>
 800dee0:	4632      	mov	r2, r6
 800dee2:	463b      	mov	r3, r7
 800dee4:	f7f2 f95c 	bl	80001a0 <__adddf3>
 800dee8:	4602      	mov	r2, r0
 800deea:	460b      	mov	r3, r1
 800deec:	4620      	mov	r0, r4
 800deee:	4629      	mov	r1, r5
 800def0:	f7f2 f954 	bl	800019c <__aeabi_dsub>
 800def4:	4642      	mov	r2, r8
 800def6:	464b      	mov	r3, r9
 800def8:	f7f2 f950 	bl	800019c <__aeabi_dsub>
 800defc:	4602      	mov	r2, r0
 800defe:	460b      	mov	r3, r1
 800df00:	2000      	movs	r0, #0
 800df02:	4939      	ldr	r1, [pc, #228]	; (800dfe8 <__ieee754_pow+0xa08>)
 800df04:	f7f2 f94a 	bl	800019c <__aeabi_dsub>
 800df08:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800df0c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800df10:	4602      	mov	r2, r0
 800df12:	460b      	mov	r3, r1
 800df14:	da2f      	bge.n	800df76 <__ieee754_pow+0x996>
 800df16:	4650      	mov	r0, sl
 800df18:	ec43 2b10 	vmov	d0, r2, r3
 800df1c:	f000 f9c0 	bl	800e2a0 <scalbn>
 800df20:	ec51 0b10 	vmov	r0, r1, d0
 800df24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800df28:	f7ff bbf1 	b.w	800d70e <__ieee754_pow+0x12e>
 800df2c:	4b2f      	ldr	r3, [pc, #188]	; (800dfec <__ieee754_pow+0xa0c>)
 800df2e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800df32:	429e      	cmp	r6, r3
 800df34:	f77f af0c 	ble.w	800dd50 <__ieee754_pow+0x770>
 800df38:	4b2d      	ldr	r3, [pc, #180]	; (800dff0 <__ieee754_pow+0xa10>)
 800df3a:	440b      	add	r3, r1
 800df3c:	4303      	orrs	r3, r0
 800df3e:	d00b      	beq.n	800df58 <__ieee754_pow+0x978>
 800df40:	a325      	add	r3, pc, #148	; (adr r3, 800dfd8 <__ieee754_pow+0x9f8>)
 800df42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800df4a:	f7f2 fadf 	bl	800050c <__aeabi_dmul>
 800df4e:	a322      	add	r3, pc, #136	; (adr r3, 800dfd8 <__ieee754_pow+0x9f8>)
 800df50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df54:	f7ff bbdb 	b.w	800d70e <__ieee754_pow+0x12e>
 800df58:	4622      	mov	r2, r4
 800df5a:	462b      	mov	r3, r5
 800df5c:	f7f2 f91e 	bl	800019c <__aeabi_dsub>
 800df60:	4642      	mov	r2, r8
 800df62:	464b      	mov	r3, r9
 800df64:	f7f2 fd58 	bl	8000a18 <__aeabi_dcmpge>
 800df68:	2800      	cmp	r0, #0
 800df6a:	f43f aef1 	beq.w	800dd50 <__ieee754_pow+0x770>
 800df6e:	e7e7      	b.n	800df40 <__ieee754_pow+0x960>
 800df70:	f04f 0a00 	mov.w	sl, #0
 800df74:	e718      	b.n	800dda8 <__ieee754_pow+0x7c8>
 800df76:	4621      	mov	r1, r4
 800df78:	e7d4      	b.n	800df24 <__ieee754_pow+0x944>
 800df7a:	2000      	movs	r0, #0
 800df7c:	491a      	ldr	r1, [pc, #104]	; (800dfe8 <__ieee754_pow+0xa08>)
 800df7e:	f7ff bb8f 	b.w	800d6a0 <__ieee754_pow+0xc0>
 800df82:	e9dd 0100 	ldrd	r0, r1, [sp]
 800df86:	f7ff bb8b 	b.w	800d6a0 <__ieee754_pow+0xc0>
 800df8a:	4630      	mov	r0, r6
 800df8c:	4639      	mov	r1, r7
 800df8e:	f7ff bb87 	b.w	800d6a0 <__ieee754_pow+0xc0>
 800df92:	4693      	mov	fp, r2
 800df94:	f7ff bb98 	b.w	800d6c8 <__ieee754_pow+0xe8>
 800df98:	00000000 	.word	0x00000000
 800df9c:	3fe62e43 	.word	0x3fe62e43
 800dfa0:	fefa39ef 	.word	0xfefa39ef
 800dfa4:	3fe62e42 	.word	0x3fe62e42
 800dfa8:	0ca86c39 	.word	0x0ca86c39
 800dfac:	be205c61 	.word	0xbe205c61
 800dfb0:	72bea4d0 	.word	0x72bea4d0
 800dfb4:	3e663769 	.word	0x3e663769
 800dfb8:	c5d26bf1 	.word	0xc5d26bf1
 800dfbc:	3ebbbd41 	.word	0x3ebbbd41
 800dfc0:	af25de2c 	.word	0xaf25de2c
 800dfc4:	3f11566a 	.word	0x3f11566a
 800dfc8:	16bebd93 	.word	0x16bebd93
 800dfcc:	3f66c16c 	.word	0x3f66c16c
 800dfd0:	5555553e 	.word	0x5555553e
 800dfd4:	3fc55555 	.word	0x3fc55555
 800dfd8:	c2f8f359 	.word	0xc2f8f359
 800dfdc:	01a56e1f 	.word	0x01a56e1f
 800dfe0:	3fe00000 	.word	0x3fe00000
 800dfe4:	000fffff 	.word	0x000fffff
 800dfe8:	3ff00000 	.word	0x3ff00000
 800dfec:	4090cbff 	.word	0x4090cbff
 800dff0:	3f6f3400 	.word	0x3f6f3400
 800dff4:	652b82fe 	.word	0x652b82fe
 800dff8:	3c971547 	.word	0x3c971547

0800dffc <__ieee754_sqrt>:
 800dffc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e000:	4955      	ldr	r1, [pc, #340]	; (800e158 <__ieee754_sqrt+0x15c>)
 800e002:	ec55 4b10 	vmov	r4, r5, d0
 800e006:	43a9      	bics	r1, r5
 800e008:	462b      	mov	r3, r5
 800e00a:	462a      	mov	r2, r5
 800e00c:	d112      	bne.n	800e034 <__ieee754_sqrt+0x38>
 800e00e:	ee10 2a10 	vmov	r2, s0
 800e012:	ee10 0a10 	vmov	r0, s0
 800e016:	4629      	mov	r1, r5
 800e018:	f7f2 fa78 	bl	800050c <__aeabi_dmul>
 800e01c:	4602      	mov	r2, r0
 800e01e:	460b      	mov	r3, r1
 800e020:	4620      	mov	r0, r4
 800e022:	4629      	mov	r1, r5
 800e024:	f7f2 f8bc 	bl	80001a0 <__adddf3>
 800e028:	4604      	mov	r4, r0
 800e02a:	460d      	mov	r5, r1
 800e02c:	ec45 4b10 	vmov	d0, r4, r5
 800e030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e034:	2d00      	cmp	r5, #0
 800e036:	ee10 0a10 	vmov	r0, s0
 800e03a:	4621      	mov	r1, r4
 800e03c:	dc0f      	bgt.n	800e05e <__ieee754_sqrt+0x62>
 800e03e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e042:	4330      	orrs	r0, r6
 800e044:	d0f2      	beq.n	800e02c <__ieee754_sqrt+0x30>
 800e046:	b155      	cbz	r5, 800e05e <__ieee754_sqrt+0x62>
 800e048:	ee10 2a10 	vmov	r2, s0
 800e04c:	4620      	mov	r0, r4
 800e04e:	4629      	mov	r1, r5
 800e050:	f7f2 f8a4 	bl	800019c <__aeabi_dsub>
 800e054:	4602      	mov	r2, r0
 800e056:	460b      	mov	r3, r1
 800e058:	f7f2 fb82 	bl	8000760 <__aeabi_ddiv>
 800e05c:	e7e4      	b.n	800e028 <__ieee754_sqrt+0x2c>
 800e05e:	151b      	asrs	r3, r3, #20
 800e060:	d073      	beq.n	800e14a <__ieee754_sqrt+0x14e>
 800e062:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e066:	07dd      	lsls	r5, r3, #31
 800e068:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800e06c:	bf48      	it	mi
 800e06e:	0fc8      	lsrmi	r0, r1, #31
 800e070:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800e074:	bf44      	itt	mi
 800e076:	0049      	lslmi	r1, r1, #1
 800e078:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800e07c:	2500      	movs	r5, #0
 800e07e:	1058      	asrs	r0, r3, #1
 800e080:	0fcb      	lsrs	r3, r1, #31
 800e082:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800e086:	0049      	lsls	r1, r1, #1
 800e088:	2316      	movs	r3, #22
 800e08a:	462c      	mov	r4, r5
 800e08c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800e090:	19a7      	adds	r7, r4, r6
 800e092:	4297      	cmp	r7, r2
 800e094:	bfde      	ittt	le
 800e096:	19bc      	addle	r4, r7, r6
 800e098:	1bd2      	suble	r2, r2, r7
 800e09a:	19ad      	addle	r5, r5, r6
 800e09c:	0fcf      	lsrs	r7, r1, #31
 800e09e:	3b01      	subs	r3, #1
 800e0a0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800e0a4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e0a8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800e0ac:	d1f0      	bne.n	800e090 <__ieee754_sqrt+0x94>
 800e0ae:	f04f 0c20 	mov.w	ip, #32
 800e0b2:	469e      	mov	lr, r3
 800e0b4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800e0b8:	42a2      	cmp	r2, r4
 800e0ba:	eb06 070e 	add.w	r7, r6, lr
 800e0be:	dc02      	bgt.n	800e0c6 <__ieee754_sqrt+0xca>
 800e0c0:	d112      	bne.n	800e0e8 <__ieee754_sqrt+0xec>
 800e0c2:	428f      	cmp	r7, r1
 800e0c4:	d810      	bhi.n	800e0e8 <__ieee754_sqrt+0xec>
 800e0c6:	2f00      	cmp	r7, #0
 800e0c8:	eb07 0e06 	add.w	lr, r7, r6
 800e0cc:	da42      	bge.n	800e154 <__ieee754_sqrt+0x158>
 800e0ce:	f1be 0f00 	cmp.w	lr, #0
 800e0d2:	db3f      	blt.n	800e154 <__ieee754_sqrt+0x158>
 800e0d4:	f104 0801 	add.w	r8, r4, #1
 800e0d8:	1b12      	subs	r2, r2, r4
 800e0da:	428f      	cmp	r7, r1
 800e0dc:	bf88      	it	hi
 800e0de:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800e0e2:	1bc9      	subs	r1, r1, r7
 800e0e4:	4433      	add	r3, r6
 800e0e6:	4644      	mov	r4, r8
 800e0e8:	0052      	lsls	r2, r2, #1
 800e0ea:	f1bc 0c01 	subs.w	ip, ip, #1
 800e0ee:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800e0f2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800e0f6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e0fa:	d1dd      	bne.n	800e0b8 <__ieee754_sqrt+0xbc>
 800e0fc:	430a      	orrs	r2, r1
 800e0fe:	d006      	beq.n	800e10e <__ieee754_sqrt+0x112>
 800e100:	1c5c      	adds	r4, r3, #1
 800e102:	bf13      	iteet	ne
 800e104:	3301      	addne	r3, #1
 800e106:	3501      	addeq	r5, #1
 800e108:	4663      	moveq	r3, ip
 800e10a:	f023 0301 	bicne.w	r3, r3, #1
 800e10e:	106a      	asrs	r2, r5, #1
 800e110:	085b      	lsrs	r3, r3, #1
 800e112:	07e9      	lsls	r1, r5, #31
 800e114:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800e118:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800e11c:	bf48      	it	mi
 800e11e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800e122:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800e126:	461c      	mov	r4, r3
 800e128:	e780      	b.n	800e02c <__ieee754_sqrt+0x30>
 800e12a:	0aca      	lsrs	r2, r1, #11
 800e12c:	3815      	subs	r0, #21
 800e12e:	0549      	lsls	r1, r1, #21
 800e130:	2a00      	cmp	r2, #0
 800e132:	d0fa      	beq.n	800e12a <__ieee754_sqrt+0x12e>
 800e134:	02d6      	lsls	r6, r2, #11
 800e136:	d50a      	bpl.n	800e14e <__ieee754_sqrt+0x152>
 800e138:	f1c3 0420 	rsb	r4, r3, #32
 800e13c:	fa21 f404 	lsr.w	r4, r1, r4
 800e140:	1e5d      	subs	r5, r3, #1
 800e142:	4099      	lsls	r1, r3
 800e144:	4322      	orrs	r2, r4
 800e146:	1b43      	subs	r3, r0, r5
 800e148:	e78b      	b.n	800e062 <__ieee754_sqrt+0x66>
 800e14a:	4618      	mov	r0, r3
 800e14c:	e7f0      	b.n	800e130 <__ieee754_sqrt+0x134>
 800e14e:	0052      	lsls	r2, r2, #1
 800e150:	3301      	adds	r3, #1
 800e152:	e7ef      	b.n	800e134 <__ieee754_sqrt+0x138>
 800e154:	46a0      	mov	r8, r4
 800e156:	e7bf      	b.n	800e0d8 <__ieee754_sqrt+0xdc>
 800e158:	7ff00000 	.word	0x7ff00000

0800e15c <fabs>:
 800e15c:	ec51 0b10 	vmov	r0, r1, d0
 800e160:	ee10 2a10 	vmov	r2, s0
 800e164:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e168:	ec43 2b10 	vmov	d0, r2, r3
 800e16c:	4770      	bx	lr

0800e16e <finite>:
 800e16e:	ee10 3a90 	vmov	r3, s1
 800e172:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800e176:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800e17a:	0fc0      	lsrs	r0, r0, #31
 800e17c:	4770      	bx	lr

0800e17e <matherr>:
 800e17e:	2000      	movs	r0, #0
 800e180:	4770      	bx	lr
 800e182:	0000      	movs	r0, r0
 800e184:	0000      	movs	r0, r0
	...

0800e188 <nan>:
 800e188:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800e190 <nan+0x8>
 800e18c:	4770      	bx	lr
 800e18e:	bf00      	nop
 800e190:	00000000 	.word	0x00000000
 800e194:	7ff80000 	.word	0x7ff80000

0800e198 <rint>:
 800e198:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e19a:	ec51 0b10 	vmov	r0, r1, d0
 800e19e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e1a2:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800e1a6:	2e13      	cmp	r6, #19
 800e1a8:	460b      	mov	r3, r1
 800e1aa:	ee10 4a10 	vmov	r4, s0
 800e1ae:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800e1b2:	dc56      	bgt.n	800e262 <rint+0xca>
 800e1b4:	2e00      	cmp	r6, #0
 800e1b6:	da2b      	bge.n	800e210 <rint+0x78>
 800e1b8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800e1bc:	4302      	orrs	r2, r0
 800e1be:	d023      	beq.n	800e208 <rint+0x70>
 800e1c0:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800e1c4:	4302      	orrs	r2, r0
 800e1c6:	4254      	negs	r4, r2
 800e1c8:	4314      	orrs	r4, r2
 800e1ca:	0c4b      	lsrs	r3, r1, #17
 800e1cc:	0b24      	lsrs	r4, r4, #12
 800e1ce:	045b      	lsls	r3, r3, #17
 800e1d0:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800e1d4:	ea44 0103 	orr.w	r1, r4, r3
 800e1d8:	460b      	mov	r3, r1
 800e1da:	492f      	ldr	r1, [pc, #188]	; (800e298 <rint+0x100>)
 800e1dc:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 800e1e0:	e9d1 6700 	ldrd	r6, r7, [r1]
 800e1e4:	4602      	mov	r2, r0
 800e1e6:	4639      	mov	r1, r7
 800e1e8:	4630      	mov	r0, r6
 800e1ea:	f7f1 ffd9 	bl	80001a0 <__adddf3>
 800e1ee:	e9cd 0100 	strd	r0, r1, [sp]
 800e1f2:	463b      	mov	r3, r7
 800e1f4:	4632      	mov	r2, r6
 800e1f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e1fa:	f7f1 ffcf 	bl	800019c <__aeabi_dsub>
 800e1fe:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e202:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800e206:	4639      	mov	r1, r7
 800e208:	ec41 0b10 	vmov	d0, r0, r1
 800e20c:	b003      	add	sp, #12
 800e20e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e210:	4a22      	ldr	r2, [pc, #136]	; (800e29c <rint+0x104>)
 800e212:	4132      	asrs	r2, r6
 800e214:	ea01 0702 	and.w	r7, r1, r2
 800e218:	4307      	orrs	r7, r0
 800e21a:	d0f5      	beq.n	800e208 <rint+0x70>
 800e21c:	0852      	lsrs	r2, r2, #1
 800e21e:	4011      	ands	r1, r2
 800e220:	430c      	orrs	r4, r1
 800e222:	d00b      	beq.n	800e23c <rint+0xa4>
 800e224:	ea23 0202 	bic.w	r2, r3, r2
 800e228:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800e22c:	2e13      	cmp	r6, #19
 800e22e:	fa43 f306 	asr.w	r3, r3, r6
 800e232:	bf0c      	ite	eq
 800e234:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800e238:	2400      	movne	r4, #0
 800e23a:	4313      	orrs	r3, r2
 800e23c:	4916      	ldr	r1, [pc, #88]	; (800e298 <rint+0x100>)
 800e23e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800e242:	4622      	mov	r2, r4
 800e244:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e248:	4620      	mov	r0, r4
 800e24a:	4629      	mov	r1, r5
 800e24c:	f7f1 ffa8 	bl	80001a0 <__adddf3>
 800e250:	e9cd 0100 	strd	r0, r1, [sp]
 800e254:	4622      	mov	r2, r4
 800e256:	462b      	mov	r3, r5
 800e258:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e25c:	f7f1 ff9e 	bl	800019c <__aeabi_dsub>
 800e260:	e7d2      	b.n	800e208 <rint+0x70>
 800e262:	2e33      	cmp	r6, #51	; 0x33
 800e264:	dd07      	ble.n	800e276 <rint+0xde>
 800e266:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800e26a:	d1cd      	bne.n	800e208 <rint+0x70>
 800e26c:	ee10 2a10 	vmov	r2, s0
 800e270:	f7f1 ff96 	bl	80001a0 <__adddf3>
 800e274:	e7c8      	b.n	800e208 <rint+0x70>
 800e276:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 800e27a:	f04f 32ff 	mov.w	r2, #4294967295
 800e27e:	40f2      	lsrs	r2, r6
 800e280:	4210      	tst	r0, r2
 800e282:	d0c1      	beq.n	800e208 <rint+0x70>
 800e284:	0852      	lsrs	r2, r2, #1
 800e286:	4210      	tst	r0, r2
 800e288:	bf1f      	itttt	ne
 800e28a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800e28e:	ea20 0202 	bicne.w	r2, r0, r2
 800e292:	4134      	asrne	r4, r6
 800e294:	4314      	orrne	r4, r2
 800e296:	e7d1      	b.n	800e23c <rint+0xa4>
 800e298:	0800e8f0 	.word	0x0800e8f0
 800e29c:	000fffff 	.word	0x000fffff

0800e2a0 <scalbn>:
 800e2a0:	b570      	push	{r4, r5, r6, lr}
 800e2a2:	ec55 4b10 	vmov	r4, r5, d0
 800e2a6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800e2aa:	4606      	mov	r6, r0
 800e2ac:	462b      	mov	r3, r5
 800e2ae:	b9aa      	cbnz	r2, 800e2dc <scalbn+0x3c>
 800e2b0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e2b4:	4323      	orrs	r3, r4
 800e2b6:	d03b      	beq.n	800e330 <scalbn+0x90>
 800e2b8:	4b31      	ldr	r3, [pc, #196]	; (800e380 <scalbn+0xe0>)
 800e2ba:	4629      	mov	r1, r5
 800e2bc:	2200      	movs	r2, #0
 800e2be:	ee10 0a10 	vmov	r0, s0
 800e2c2:	f7f2 f923 	bl	800050c <__aeabi_dmul>
 800e2c6:	4b2f      	ldr	r3, [pc, #188]	; (800e384 <scalbn+0xe4>)
 800e2c8:	429e      	cmp	r6, r3
 800e2ca:	4604      	mov	r4, r0
 800e2cc:	460d      	mov	r5, r1
 800e2ce:	da12      	bge.n	800e2f6 <scalbn+0x56>
 800e2d0:	a327      	add	r3, pc, #156	; (adr r3, 800e370 <scalbn+0xd0>)
 800e2d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2d6:	f7f2 f919 	bl	800050c <__aeabi_dmul>
 800e2da:	e009      	b.n	800e2f0 <scalbn+0x50>
 800e2dc:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800e2e0:	428a      	cmp	r2, r1
 800e2e2:	d10c      	bne.n	800e2fe <scalbn+0x5e>
 800e2e4:	ee10 2a10 	vmov	r2, s0
 800e2e8:	4620      	mov	r0, r4
 800e2ea:	4629      	mov	r1, r5
 800e2ec:	f7f1 ff58 	bl	80001a0 <__adddf3>
 800e2f0:	4604      	mov	r4, r0
 800e2f2:	460d      	mov	r5, r1
 800e2f4:	e01c      	b.n	800e330 <scalbn+0x90>
 800e2f6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e2fa:	460b      	mov	r3, r1
 800e2fc:	3a36      	subs	r2, #54	; 0x36
 800e2fe:	4432      	add	r2, r6
 800e300:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800e304:	428a      	cmp	r2, r1
 800e306:	dd0b      	ble.n	800e320 <scalbn+0x80>
 800e308:	ec45 4b11 	vmov	d1, r4, r5
 800e30c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800e378 <scalbn+0xd8>
 800e310:	f000 f83c 	bl	800e38c <copysign>
 800e314:	a318      	add	r3, pc, #96	; (adr r3, 800e378 <scalbn+0xd8>)
 800e316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e31a:	ec51 0b10 	vmov	r0, r1, d0
 800e31e:	e7da      	b.n	800e2d6 <scalbn+0x36>
 800e320:	2a00      	cmp	r2, #0
 800e322:	dd08      	ble.n	800e336 <scalbn+0x96>
 800e324:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e328:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e32c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e330:	ec45 4b10 	vmov	d0, r4, r5
 800e334:	bd70      	pop	{r4, r5, r6, pc}
 800e336:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800e33a:	da0d      	bge.n	800e358 <scalbn+0xb8>
 800e33c:	f24c 3350 	movw	r3, #50000	; 0xc350
 800e340:	429e      	cmp	r6, r3
 800e342:	ec45 4b11 	vmov	d1, r4, r5
 800e346:	dce1      	bgt.n	800e30c <scalbn+0x6c>
 800e348:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800e370 <scalbn+0xd0>
 800e34c:	f000 f81e 	bl	800e38c <copysign>
 800e350:	a307      	add	r3, pc, #28	; (adr r3, 800e370 <scalbn+0xd0>)
 800e352:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e356:	e7e0      	b.n	800e31a <scalbn+0x7a>
 800e358:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e35c:	3236      	adds	r2, #54	; 0x36
 800e35e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e362:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e366:	4620      	mov	r0, r4
 800e368:	4629      	mov	r1, r5
 800e36a:	2200      	movs	r2, #0
 800e36c:	4b06      	ldr	r3, [pc, #24]	; (800e388 <scalbn+0xe8>)
 800e36e:	e7b2      	b.n	800e2d6 <scalbn+0x36>
 800e370:	c2f8f359 	.word	0xc2f8f359
 800e374:	01a56e1f 	.word	0x01a56e1f
 800e378:	8800759c 	.word	0x8800759c
 800e37c:	7e37e43c 	.word	0x7e37e43c
 800e380:	43500000 	.word	0x43500000
 800e384:	ffff3cb0 	.word	0xffff3cb0
 800e388:	3c900000 	.word	0x3c900000

0800e38c <copysign>:
 800e38c:	ec51 0b10 	vmov	r0, r1, d0
 800e390:	ee11 0a90 	vmov	r0, s3
 800e394:	ee10 2a10 	vmov	r2, s0
 800e398:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800e39c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800e3a0:	ea41 0300 	orr.w	r3, r1, r0
 800e3a4:	ec43 2b10 	vmov	d0, r2, r3
 800e3a8:	4770      	bx	lr
	...

0800e3ac <_init>:
 800e3ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3ae:	bf00      	nop
 800e3b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e3b2:	bc08      	pop	{r3}
 800e3b4:	469e      	mov	lr, r3
 800e3b6:	4770      	bx	lr

0800e3b8 <_fini>:
 800e3b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3ba:	bf00      	nop
 800e3bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e3be:	bc08      	pop	{r3}
 800e3c0:	469e      	mov	lr, r3
 800e3c2:	4770      	bx	lr
