<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../code.css">
  </head>
  <body>
    third_party/cores/rsd/Processor/Src/Privileged/CSR_UnitTypes.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright 2019- RSD contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a>
<a name="l-4"></a>
<a name="l-5"></a><span class="c1">// </span>
<a name="l-6"></a><span class="c1">// --- Types related to CSR</span>
<a name="l-7"></a><span class="c1">//</span>
<a name="l-8"></a>
<a name="l-9"></a><span class="kn">package</span> <span class="n">CSR_UnitTypes</span><span class="p">;</span>
<a name="l-10"></a>
<a name="l-11"></a><span class="kn">import</span> <span class="nn">BasicTypes::*</span><span class="p">;</span>
<a name="l-12"></a><span class="kn">import</span> <span class="nn">OpFormatTypes::*</span><span class="p">;</span>
<a name="l-13"></a><span class="kn">import</span> <span class="nn">MicroOpTypes::*</span><span class="p">;</span>
<a name="l-14"></a><span class="kn">import</span> <span class="nn">SchedulerTypes::*</span><span class="p">;</span>
<a name="l-15"></a>
<a name="l-16"></a><span class="c1">// If you add additonal status bits, check CSR_Unit.sv because </span>
<a name="l-17"></a><span class="c1">// only valid fileds are updated.</span>
<a name="l-18"></a><span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-19"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">23</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">padding_2</span><span class="p">;</span>  <span class="c1">// 31:8</span>
<a name="l-20"></a>    <span class="kt">logic</span> <span class="n">MPIE</span><span class="p">;</span>               <span class="c1">// 7</span>
<a name="l-21"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">padding_1</span><span class="p">;</span>   <span class="c1">// 6:4</span>
<a name="l-22"></a>    <span class="kt">logic</span> <span class="n">MIE</span><span class="p">;</span>              <span class="c1">// 3</span>
<a name="l-23"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">padding_0</span><span class="p">;</span>   <span class="c1">// 2:0</span>
<a name="l-24"></a><span class="p">}</span> <span class="n">CSR_MSTATUS_Path</span><span class="p">;</span>
<a name="l-25"></a>
<a name="l-26"></a><span class="c1">// Interrupt pending?</span>
<a name="l-27"></a><span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-28"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">19</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">padding_3</span><span class="p">;</span> <span class="c1">// 31:12</span>
<a name="l-29"></a>    <span class="kt">logic</span> <span class="n">MEIP</span><span class="p">;</span>             <span class="c1">// 11:11    external interrupt</span>
<a name="l-30"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">padding_2</span><span class="p">;</span>  <span class="c1">// 10:8</span>
<a name="l-31"></a>    <span class="kt">logic</span> <span class="n">MTIP</span><span class="p">;</span>             <span class="c1">// 7:7      timer interrupt</span>
<a name="l-32"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">padding_1</span><span class="p">;</span>  <span class="c1">// 6:4</span>
<a name="l-33"></a>    <span class="kt">logic</span> <span class="n">MSIP</span><span class="p">;</span>             <span class="c1">// 3:3      software interrupt</span>
<a name="l-34"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">padding_0</span><span class="p">;</span>  <span class="c1">// 2:0</span>
<a name="l-35"></a><span class="p">}</span> <span class="n">CSR_MIP_Path</span><span class="p">;</span>
<a name="l-36"></a>
<a name="l-37"></a><span class="c1">// Interrupt enable?</span>
<a name="l-38"></a><span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-39"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">19</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">padding_3</span><span class="p">;</span> <span class="c1">// 31:12</span>
<a name="l-40"></a>    <span class="kt">logic</span> <span class="n">MEIE</span><span class="p">;</span>             <span class="c1">// 11:11    external interrupt</span>
<a name="l-41"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">padding_2</span><span class="p">;</span>  <span class="c1">// 10:8</span>
<a name="l-42"></a>    <span class="kt">logic</span> <span class="n">MTIE</span><span class="p">;</span>             <span class="c1">// 7:7      timer interrupt</span>
<a name="l-43"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">padding_1</span><span class="p">;</span>  <span class="c1">// 6:4</span>
<a name="l-44"></a>    <span class="kt">logic</span> <span class="n">MSIE</span><span class="p">;</span>             <span class="c1">// 3:3      software interrupt</span>
<a name="l-45"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">padding_0</span><span class="p">;</span>  <span class="c1">// 2:0</span>
<a name="l-46"></a><span class="p">}</span> <span class="n">CSR_MIE_Path</span><span class="p">;</span>
<a name="l-47"></a>
<a name="l-48"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-49"></a>    <span class="n">CSR_CAUSE_TRAP_CODE_INSN_MISALIGNED</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<a name="l-50"></a>    <span class="n">CSR_CAUSE_TRAP_CODE_INSN_VIOLATION</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<a name="l-51"></a>    <span class="n">CSR_CAUSE_TRAP_CODE_INSN_ILLEGAL</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<a name="l-52"></a>    <span class="n">CSR_CAUSE_TRAP_CODE_BREAK</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
<a name="l-53"></a>    <span class="n">CSR_CAUSE_TRAP_CODE_LOAD_MISALIGNED</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
<a name="l-54"></a>    <span class="n">CSR_CAUSE_TRAP_CODE_LOAD_VIOLATION</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
<a name="l-55"></a>    <span class="n">CSR_CAUSE_TRAP_CODE_STORE_MISALIGNED</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
<a name="l-56"></a>    <span class="n">CSR_CAUSE_TRAP_CODE_STORE_VIOLATION</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
<a name="l-57"></a>    <span class="n">CSR_CAUSE_TRAP_CODE_MCALL</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span>
<a name="l-58"></a>
<a name="l-59"></a>    <span class="n">CSR_CAUSE_TRAP_CODE_UNKNOWN</span> <span class="o">=</span> <span class="mi">14</span>
<a name="l-60"></a><span class="p">}</span> <span class="n">CSR_CAUSE_TrapCodePath</span><span class="p">;</span>
<a name="l-61"></a>
<a name="l-62"></a><span class="k">function</span> <span class="k">automatic</span> <span class="n">CSR_CAUSE_TrapCodePath</span> <span class="n">ToTrapCodeFromExecState</span><span class="p">(</span><span class="n">ExecutionState</span> <span class="n">state</span><span class="p">);</span>
<a name="l-63"></a>    <span class="k">case</span><span class="p">(</span><span class="n">state</span><span class="p">)</span>
<a name="l-64"></a>    <span class="nl">EXEC_STATE_TRAP_ECALL:</span>  <span class="k">return</span> <span class="n">CSR_CAUSE_TRAP_CODE_MCALL</span><span class="p">;</span>
<a name="l-65"></a>    <span class="nl">EXEC_STATE_TRAP_EBREAK:</span> <span class="k">return</span> <span class="n">CSR_CAUSE_TRAP_CODE_BREAK</span><span class="p">;</span>
<a name="l-66"></a>
<a name="l-67"></a>    <span class="nl">EXEC_STATE_FAULT_LOAD_MISALIGNED:</span>  <span class="k">return</span> <span class="n">CSR_CAUSE_TRAP_CODE_LOAD_MISALIGNED</span><span class="p">;</span>
<a name="l-68"></a>    <span class="nl">EXEC_STATE_FAULT_LOAD_VIOLATION:</span>   <span class="k">return</span> <span class="n">CSR_CAUSE_TRAP_CODE_LOAD_VIOLATION</span><span class="p">;</span>
<a name="l-69"></a>    <span class="nl">EXEC_STATE_FAULT_STORE_MISALIGNED:</span> <span class="k">return</span> <span class="n">CSR_CAUSE_TRAP_CODE_STORE_MISALIGNED</span><span class="p">;</span>
<a name="l-70"></a>    <span class="nl">EXEC_STATE_FAULT_STORE_VIOLATION:</span>  <span class="k">return</span> <span class="n">CSR_CAUSE_TRAP_CODE_STORE_VIOLATION</span><span class="p">;</span>
<a name="l-71"></a>    
<a name="l-72"></a>    <span class="nl">EXEC_STATE_FAULT_INSN_ILLEGAL:</span>     <span class="k">return</span> <span class="n">CSR_CAUSE_TRAP_CODE_INSN_ILLEGAL</span><span class="p">;</span>
<a name="l-73"></a>    <span class="nl">EXEC_STATE_FAULT_INSN_VIOLATION:</span>   <span class="k">return</span> <span class="n">CSR_CAUSE_TRAP_CODE_INSN_VIOLATION</span><span class="p">;</span>
<a name="l-74"></a>    <span class="nl">EXEC_STATE_FAULT_INSN_MISALIGNED:</span>  <span class="k">return</span> <span class="n">CSR_CAUSE_TRAP_CODE_INSN_MISALIGNED</span><span class="p">;</span>
<a name="l-75"></a>
<a name="l-76"></a>    <span class="k">default</span><span class="o">:</span> <span class="k">return</span> <span class="n">CSR_CAUSE_TRAP_CODE_UNKNOWN</span><span class="p">;</span>
<a name="l-77"></a>    <span class="k">endcase</span>
<a name="l-78"></a><span class="k">endfunction</span>
<a name="l-79"></a>
<a name="l-80"></a>
<a name="l-81"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-82"></a>    <span class="n">CSR_CAUSE_INTERRUPT_CODE_TIMER</span> <span class="o">=</span> <span class="mi">7</span>
<a name="l-83"></a><span class="p">}</span> <span class="n">CSR_CAUSE_InterruptCodePath</span><span class="p">;</span>
<a name="l-84"></a>
<a name="l-85"></a><span class="k">typedef</span> <span class="k">union</span> <span class="k">packed</span>    <span class="c1">// IntOpInfo</span>
<a name="l-86"></a><span class="p">{</span>
<a name="l-87"></a>    <span class="n">CSR_CAUSE_TrapCodePath</span> <span class="n">trapCode</span><span class="p">;</span>
<a name="l-88"></a>    <span class="n">CSR_CAUSE_InterruptCodePath</span>  <span class="n">interruptCode</span><span class="p">;</span>
<a name="l-89"></a><span class="p">}</span> <span class="n">CSR_CAUSE_CodePath</span><span class="p">;</span>
<a name="l-90"></a>
<a name="l-91"></a><span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-92"></a>    <span class="kt">logic</span> <span class="n">isInterrupt</span><span class="p">;</span>          <span class="c1">// 31</span>
<a name="l-93"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">26</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">padding</span><span class="p">;</span>       <span class="c1">// 30:4</span>
<a name="l-94"></a>    <span class="n">CSR_CAUSE_CodePath</span> <span class="n">code</span><span class="p">;</span>    <span class="c1">//  3:0</span>
<a name="l-95"></a><span class="p">}</span> <span class="n">CSR_CAUSE_Path</span><span class="p">;</span>
<a name="l-96"></a>
<a name="l-97"></a>
<a name="l-98"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-99"></a>    <span class="n">CSR_MTVEC_MODE_BASE</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<a name="l-100"></a>    <span class="n">CSR_MTVEC_MODE_VECTORED</span> <span class="o">=</span> <span class="mi">1</span>
<a name="l-101"></a><span class="p">}</span> <span class="n">CSR_MTVEC_ModePath</span><span class="p">;</span>
<a name="l-102"></a>
<a name="l-103"></a><span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-104"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">29</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>        <span class="n">base</span><span class="p">;</span>    <span class="c1">// 31:2</span>
<a name="l-105"></a>    <span class="n">CSR_MTVEC_ModePath</span>  <span class="n">mode</span><span class="p">;</span>    <span class="c1">//  1:0</span>
<a name="l-106"></a><span class="p">}</span> <span class="n">CSR_MTVEC_Path</span><span class="p">;</span>
<a name="l-107"></a>
<a name="l-108"></a><span class="k">localparam</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">CSR_MTVEC_BASE_PADDING</span> <span class="o">=</span> <span class="mb">2&#39;b0</span><span class="p">;</span>
<a name="l-109"></a>
<a name="l-110"></a><span class="c1">// All members have 32bit width</span>
<a name="l-111"></a><span class="k">typedef</span> <span class="k">union</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-112"></a>    <span class="n">CSR_MSTATUS_Path</span> <span class="n">mstatus</span><span class="p">;</span>
<a name="l-113"></a>    <span class="n">CSR_MIP_Path</span> <span class="n">mip</span><span class="p">;</span>
<a name="l-114"></a>    <span class="n">CSR_MIE_Path</span> <span class="n">mie</span><span class="p">;</span>
<a name="l-115"></a>    <span class="n">CSR_CAUSE_Path</span> <span class="n">mcause</span><span class="p">;</span>
<a name="l-116"></a>    <span class="n">CSR_MTVEC_Path</span> <span class="n">mtvec</span><span class="p">;</span>
<a name="l-117"></a>    <span class="n">DataPath</span> <span class="n">mtval</span><span class="p">;</span>
<a name="l-118"></a>    <span class="n">DataPath</span> <span class="n">mepc</span><span class="p">;</span>
<a name="l-119"></a>    <span class="n">DataPath</span> <span class="n">mscratch</span><span class="p">;</span>
<a name="l-120"></a>
<a name="l-121"></a>    <span class="n">DataPath</span> <span class="n">mcycle</span><span class="p">;</span>
<a name="l-122"></a>    <span class="n">DataPath</span> <span class="n">minstret</span><span class="p">;</span>
<a name="l-123"></a><span class="p">}</span> <span class="n">CSR_ValuePath</span><span class="p">;</span>
<a name="l-124"></a>
<a name="l-125"></a><span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-126"></a>    <span class="c1">// Inturrupt related registers</span>
<a name="l-127"></a>    <span class="n">CSR_MSTATUS_Path</span> <span class="n">mstatus</span><span class="p">;</span>
<a name="l-128"></a>    <span class="n">CSR_MIP_Path</span> <span class="n">mip</span><span class="p">;</span>
<a name="l-129"></a>    <span class="n">CSR_MIE_Path</span> <span class="n">mie</span><span class="p">;</span>
<a name="l-130"></a>    <span class="n">CSR_CAUSE_Path</span> <span class="n">mcause</span><span class="p">;</span>
<a name="l-131"></a>    <span class="n">CSR_MTVEC_Path</span> <span class="n">mtvec</span><span class="p">;</span>
<a name="l-132"></a>    <span class="n">DataPath</span> <span class="n">mtval</span><span class="p">;</span>
<a name="l-133"></a>    <span class="n">DataPath</span> <span class="n">mepc</span><span class="p">;</span>
<a name="l-134"></a>    <span class="n">DataPath</span> <span class="n">mscratch</span><span class="p">;</span>
<a name="l-135"></a>
<a name="l-136"></a>    <span class="n">DataPath</span> <span class="n">mcycle</span><span class="p">;</span>
<a name="l-137"></a>    <span class="n">DataPath</span> <span class="n">minstret</span><span class="p">;</span>
<a name="l-138"></a><span class="p">}</span> <span class="n">CSR_BodyPath</span><span class="p">;</span>
<a name="l-139"></a>
<a name="l-140"></a><span class="c1">//</span>
<a name="l-141"></a><span class="c1">// Machine Information Registers</span>
<a name="l-142"></a><span class="c1">//</span>
<a name="l-143"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MVENDORID</span> <span class="o">=</span> <span class="mh">12&#39;hF11</span><span class="p">;</span> <span class="c1">// Vendor ID.</span>
<a name="l-144"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MARCHID</span>   <span class="o">=</span> <span class="mh">12&#39;hF12</span><span class="p">;</span> <span class="c1">// Architecture ID.</span>
<a name="l-145"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MIMPID</span>    <span class="o">=</span> <span class="mh">12&#39;hF13</span><span class="p">;</span> <span class="c1">// Implementation ID.</span>
<a name="l-146"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MHARTID</span>   <span class="o">=</span> <span class="mh">12&#39;hF14</span><span class="p">;</span> <span class="c1">// Hardware thread ID.</span>
<a name="l-147"></a>
<a name="l-148"></a><span class="c1">//</span>
<a name="l-149"></a><span class="c1">// Machine Trap Setup</span>
<a name="l-150"></a><span class="c1">//</span>
<a name="l-151"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MSTATUS</span>   <span class="o">=</span> <span class="mh">12&#39;h300</span><span class="p">;</span> <span class="c1">// Machine status register.</span>
<a name="l-152"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MISA</span>      <span class="o">=</span> <span class="mh">12&#39;h301</span><span class="p">;</span> <span class="c1">// ISA and extensions</span>
<a name="l-153"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MEDELEG</span>   <span class="o">=</span> <span class="mh">12&#39;h302</span><span class="p">;</span> <span class="c1">// Machine exception delegation register.</span>
<a name="l-154"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MIDELEG</span>   <span class="o">=</span> <span class="mh">12&#39;h303</span><span class="p">;</span> <span class="c1">// Machine interrupt delegation register.</span>
<a name="l-155"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MIE</span>       <span class="o">=</span> <span class="mh">12&#39;h304</span><span class="p">;</span> <span class="c1">// Machine interrupt-enable register.</span>
<a name="l-156"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MTVEC</span>     <span class="o">=</span> <span class="mh">12&#39;h305</span><span class="p">;</span> <span class="c1">// Machine trap-handler base address.</span>
<a name="l-157"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MCOUNTEREN</span> <span class="o">=</span> <span class="mh">12&#39;h306</span><span class="p">;</span> <span class="c1">// Machine counter enable.</span>
<a name="l-158"></a>
<a name="l-159"></a><span class="c1">//</span>
<a name="l-160"></a><span class="c1">// Machine Trap Handling</span>
<a name="l-161"></a><span class="c1">//</span>
<a name="l-162"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MSCRATCH</span>  <span class="o">=</span> <span class="mh">12&#39;h340</span><span class="p">;</span> <span class="c1">// Scratch register for machine trap handlers.</span>
<a name="l-163"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MEPC</span>      <span class="o">=</span> <span class="mh">12&#39;h341</span><span class="p">;</span> <span class="c1">// Machine exception program counter.</span>
<a name="l-164"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MCAUSE</span>    <span class="o">=</span> <span class="mh">12&#39;h342</span><span class="p">;</span> <span class="c1">// Machine trap cause.</span>
<a name="l-165"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MTVAL</span>     <span class="o">=</span> <span class="mh">12&#39;h343</span><span class="p">;</span> <span class="c1">// Machine bad address or instruction.</span>
<a name="l-166"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MIP</span>       <span class="o">=</span> <span class="mh">12&#39;h344</span><span class="p">;</span> <span class="c1">// Machine interrupt pending.</span>
<a name="l-167"></a>
<a name="l-168"></a><span class="c1">//</span>
<a name="l-169"></a><span class="c1">// Machine Protection and Translation</span>
<a name="l-170"></a><span class="c1">//</span>
<a name="l-171"></a><span class="k">localparam</span> <span class="n">CSR_NUM_PMPCFG0</span>   <span class="o">=</span> <span class="mh">12&#39;h3A0</span><span class="p">;</span> <span class="c1">// Physical memory protection configuration.</span>
<a name="l-172"></a><span class="k">localparam</span> <span class="n">CSR_NUM_PMPCFG1</span>   <span class="o">=</span> <span class="mh">12&#39;h3A1</span><span class="p">;</span> <span class="c1">// Physical memory protection configuration, RV32 only.</span>
<a name="l-173"></a><span class="k">localparam</span> <span class="n">CSR_NUM_PMPCFG2</span>   <span class="o">=</span> <span class="mh">12&#39;h3A2</span><span class="p">;</span> <span class="c1">// Physical memory protection configuration.</span>
<a name="l-174"></a><span class="k">localparam</span> <span class="n">CSR_NUM_PMPCFG3</span>   <span class="o">=</span> <span class="mh">12&#39;h3A3</span><span class="p">;</span> <span class="c1">// Physical memory protection configuration, RV32 only.</span>
<a name="l-175"></a>
<a name="l-176"></a><span class="k">localparam</span> <span class="n">CSR_NUM_PMPADDR0</span>  <span class="o">=</span> <span class="mh">12&#39;h3B0</span><span class="p">;</span> <span class="c1">// Physical memory protection address register.</span>
<a name="l-177"></a><span class="k">localparam</span> <span class="n">CSR_NUM_PMPADDR1</span>  <span class="o">=</span> <span class="mh">12&#39;h3B1</span><span class="p">;</span> 
<a name="l-178"></a><span class="k">localparam</span> <span class="n">CSR_NUM_PMPADDR2</span>  <span class="o">=</span> <span class="mh">12&#39;h3B2</span><span class="p">;</span>
<a name="l-179"></a><span class="k">localparam</span> <span class="n">CSR_NUM_PMPADDR3</span>  <span class="o">=</span> <span class="mh">12&#39;h3B3</span><span class="p">;</span>
<a name="l-180"></a><span class="k">localparam</span> <span class="n">CSR_NUM_PMPADDR4</span>  <span class="o">=</span> <span class="mh">12&#39;h3B4</span><span class="p">;</span>
<a name="l-181"></a><span class="k">localparam</span> <span class="n">CSR_NUM_PMPADDR5</span>  <span class="o">=</span> <span class="mh">12&#39;h3B5</span><span class="p">;</span>
<a name="l-182"></a><span class="k">localparam</span> <span class="n">CSR_NUM_PMPADDR6</span>  <span class="o">=</span> <span class="mh">12&#39;h3B6</span><span class="p">;</span>
<a name="l-183"></a><span class="k">localparam</span> <span class="n">CSR_NUM_PMPADDR7</span>  <span class="o">=</span> <span class="mh">12&#39;h3B7</span><span class="p">;</span>
<a name="l-184"></a><span class="k">localparam</span> <span class="n">CSR_NUM_PMPADDR8</span>  <span class="o">=</span> <span class="mh">12&#39;h3B8</span><span class="p">;</span>
<a name="l-185"></a><span class="k">localparam</span> <span class="n">CSR_NUM_PMPADDR9</span>  <span class="o">=</span> <span class="mh">12&#39;h3B9</span><span class="p">;</span>
<a name="l-186"></a><span class="k">localparam</span> <span class="n">CSR_NUM_PMPADDR10</span> <span class="o">=</span> <span class="mh">12&#39;h3BA</span><span class="p">;</span>
<a name="l-187"></a><span class="k">localparam</span> <span class="n">CSR_NUM_PMPADDR11</span> <span class="o">=</span> <span class="mh">12&#39;h3BB</span><span class="p">;</span>
<a name="l-188"></a><span class="k">localparam</span> <span class="n">CSR_NUM_PMPADDR12</span> <span class="o">=</span> <span class="mh">12&#39;h3BC</span><span class="p">;</span>
<a name="l-189"></a><span class="k">localparam</span> <span class="n">CSR_NUM_PMPADDR13</span> <span class="o">=</span> <span class="mh">12&#39;h3BD</span><span class="p">;</span>
<a name="l-190"></a><span class="k">localparam</span> <span class="n">CSR_NUM_PMPADDR14</span> <span class="o">=</span> <span class="mh">12&#39;h3BE</span><span class="p">;</span>
<a name="l-191"></a><span class="k">localparam</span> <span class="n">CSR_NUM_PMPADDR15</span> <span class="o">=</span> <span class="mh">12&#39;h3BF</span><span class="p">;</span>
<a name="l-192"></a>
<a name="l-193"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MCYCLE</span>        <span class="o">=</span> <span class="mh">12&#39;hB00</span><span class="p">;</span> <span class="c1">// Machine cycle counter.</span>
<a name="l-194"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MINSTRET</span>      <span class="o">=</span> <span class="mh">12&#39;hB02</span><span class="p">;</span> <span class="c1">// Machine instructions-retired counter.</span>
<a name="l-195"></a>
<a name="l-196"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MHPMCOUNTER3</span>  <span class="o">=</span> <span class="mh">12&#39;hB03</span><span class="p">;</span> <span class="c1">// Machine performance-monitoring counter.</span>
<a name="l-197"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MHPMCOUNTER4</span>  <span class="o">=</span> <span class="mh">12&#39;hB04</span><span class="p">;</span> <span class="c1">// Machine performance-monitoring counter.</span>
<a name="l-198"></a><span class="c1">// ... TODO: Define these counters</span>
<a name="l-199"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MHPMCOUNTER31</span> <span class="o">=</span> <span class="mh">12&#39;hB1F</span><span class="p">;</span> <span class="c1">// Machine performance-monitoring counter.</span>
<a name="l-200"></a>
<a name="l-201"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MCYCLEH</span>       <span class="o">=</span> <span class="mh">12&#39;hB80</span><span class="p">;</span> <span class="c1">// Upper 32 bits of mcycle, RV32I only.</span>
<a name="l-202"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MINSTRETH</span>     <span class="o">=</span> <span class="mh">12&#39;hB82</span><span class="p">;</span> <span class="c1">// Upper 32 bits of minstret, RV32I only.</span>
<a name="l-203"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MHPMCOUNTER3H</span> <span class="o">=</span> <span class="mh">12&#39;hB83</span><span class="p">;</span> <span class="c1">// Upper 32 bits of mhpmcounter3, RV32I only.</span>
<a name="l-204"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MHPMCOUNTER4H</span> <span class="o">=</span> <span class="mh">12&#39;hB84</span><span class="p">;</span> <span class="c1">// Upper 32 bits of mhpmcounter4, RV32I only.</span>
<a name="l-205"></a><span class="c1">// ... TODO: Define these counters</span>
<a name="l-206"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MHPMCOUNTER31H</span> <span class="o">=</span> <span class="mh">12&#39;hB9F</span><span class="p">;</span> <span class="c1">// Upper 32 bits of mhpmcounter31, RV32I only.</span>
<a name="l-207"></a>
<a name="l-208"></a><span class="c1">//</span>
<a name="l-209"></a><span class="c1">// Machine Counter Setup</span>
<a name="l-210"></a><span class="c1">//</span>
<a name="l-211"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MHPMEVENT3</span>    <span class="o">=</span> <span class="mh">12&#39;h323</span><span class="p">;</span> <span class="c1">// Machine performance-monitoring event selector.</span>
<a name="l-212"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MHPMEVENT4</span>    <span class="o">=</span> <span class="mh">12&#39;h324</span><span class="p">;</span> <span class="c1">// Machine performance-monitoring event selector.</span>
<a name="l-213"></a><span class="c1">// ... TODO: Define these counters</span>
<a name="l-214"></a><span class="k">localparam</span> <span class="n">CSR_NUM_MHPMEVENT31</span>   <span class="o">=</span> <span class="mh">12&#39;h33F</span><span class="p">;</span> <span class="c1">// Machine performance-monitoring event selector.</span>
<a name="l-215"></a>
<a name="l-216"></a><span class="c1">//</span>
<a name="l-217"></a><span class="c1">// Debug/Trace Registers (shared with Debug Mode)</span>
<a name="l-218"></a><span class="c1">//</span>
<a name="l-219"></a><span class="k">localparam</span> <span class="n">CSR_NUM_TSELECT</span>   <span class="o">=</span> <span class="mh">12&#39;h7A0</span><span class="p">;</span> <span class="c1">// Debug/Trace trigger register select.</span>
<a name="l-220"></a><span class="k">localparam</span> <span class="n">CSR_NUM_TDATA1</span>    <span class="o">=</span> <span class="mh">12&#39;h7A1</span><span class="p">;</span> <span class="c1">// First Debug/Trace trigger data register.</span>
<a name="l-221"></a><span class="k">localparam</span> <span class="n">CSR_NUM_TDATA2</span>    <span class="o">=</span> <span class="mh">12&#39;h7A2</span><span class="p">;</span> <span class="c1">// Second Debug/Trace trigger data register.</span>
<a name="l-222"></a><span class="k">localparam</span> <span class="n">CSR_NUM_TDATA3</span>    <span class="o">=</span> <span class="mh">12&#39;h7A3</span><span class="p">;</span> <span class="c1">// Third Debug/Trace trigger data register.</span>
<a name="l-223"></a>
<a name="l-224"></a>
<a name="l-225"></a><span class="c1">// Debug Mode Registers</span>
<a name="l-226"></a><span class="k">localparam</span> <span class="n">CSR_NUM_DCSR</span>      <span class="o">=</span> <span class="mh">12&#39;h7B0</span><span class="p">;</span> <span class="c1">// Debug control and status register.</span>
<a name="l-227"></a><span class="k">localparam</span> <span class="n">CSR_NUM_DPC</span>       <span class="o">=</span> <span class="mh">12&#39;h7B1</span><span class="p">;</span> <span class="c1">// Debug PC.</span>
<a name="l-228"></a><span class="k">localparam</span> <span class="n">CSR_NUM_DSCRATCH</span>  <span class="o">=</span> <span class="mh">12&#39;h7B2</span><span class="p">;</span> <span class="c1">// Debug scratch register.</span>
<a name="l-229"></a>
<a name="l-230"></a>
<a name="l-231"></a><span class="k">endpackage</span>
</pre></div>
</td></tr></table>
  </body>
</html>