/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [4:0] _06_;
  wire [5:0] _07_;
  wire [6:0] _08_;
  wire [2:0] _09_;
  wire [23:0] _10_;
  reg [15:0] _11_;
  wire [2:0] _12_;
  wire celloutsig_0_0z;
  wire [29:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [21:0] celloutsig_0_16z;
  wire [17:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [13:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [24:0] celloutsig_0_30z;
  wire [16:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_33z;
  wire [12:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [16:0] celloutsig_0_40z;
  wire [9:0] celloutsig_0_42z;
  wire [8:0] celloutsig_0_46z;
  wire celloutsig_0_49z;
  wire [18:0] celloutsig_0_51z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire [12:0] celloutsig_0_62z;
  wire [21:0] celloutsig_0_64z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_84z;
  wire celloutsig_0_85z;
  wire [6:0] celloutsig_0_8z;
  wire [14:0] celloutsig_1_0z;
  wire [17:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [22:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_49z = _00_ ? celloutsig_0_27z : celloutsig_0_13z;
  assign celloutsig_0_27z = celloutsig_0_5z ? celloutsig_0_24z : celloutsig_0_2z;
  assign celloutsig_0_0z = ~((in_data[94] | in_data[87]) & (in_data[25] | in_data[68]));
  assign celloutsig_0_60z = ~((celloutsig_0_6z[2] | celloutsig_0_3z) & (celloutsig_0_29z[7] | celloutsig_0_7z[4]));
  assign celloutsig_0_20z = ~((_04_ | celloutsig_0_11z[5]) & (celloutsig_0_6z[3] | celloutsig_0_7z[0]));
  assign celloutsig_1_5z = in_data[113] ^ celloutsig_1_1z;
  assign celloutsig_1_11z = celloutsig_1_3z ^ _05_;
  reg [5:0] _20_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _20_ <= 6'h00;
    else _20_ <= celloutsig_0_40z[8:3];
  assign { _07_[5:3], _00_, _07_[1:0] } = _20_;
  reg [2:0] _21_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _21_ <= 3'h0;
    else _21_ <= in_data[5:3];
  assign { _09_[2], _03_, _09_[0] } = _21_;
  reg [6:0] _22_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _22_ <= 7'h00;
    else _22_ <= { celloutsig_0_29z[0], celloutsig_0_6z, celloutsig_0_24z };
  assign { _01_, _08_[5:0] } = _22_;
  reg [23:0] _23_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _23_ <= 24'h000000;
    else _23_ <= { in_data[134:113], celloutsig_1_4z, celloutsig_1_5z };
  assign { _10_[23:22], _05_, _10_[20:0] } = _23_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _11_ <= 16'h0000;
    else _11_ <= { _10_[22], _05_, _10_[20:8], celloutsig_1_12z };
  reg [2:0] _25_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _25_ <= 3'h0;
    else _25_ <= { celloutsig_0_7z[0], celloutsig_0_5z, celloutsig_0_0z };
  assign { _04_, _12_[1:0] } = _25_;
  reg [4:0] _26_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _26_ <= 5'h00;
    else _26_ <= { in_data[7:6], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _02_, _06_[3:0] } = _26_;
  assign celloutsig_0_26z = celloutsig_0_6z == celloutsig_0_8z[5:1];
  assign celloutsig_0_5z = { in_data[68:67], celloutsig_0_3z } >= _06_[2:0];
  assign celloutsig_0_75z = celloutsig_0_51z[12:3] >= { celloutsig_0_62z[9], celloutsig_0_39z, celloutsig_0_18z, _01_, _08_[5:0] };
  assign celloutsig_0_13z = { celloutsig_0_7z[5], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_6z } >= { celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_15z = celloutsig_0_7z[2:0] >= { celloutsig_0_6z[3:2], celloutsig_0_14z };
  assign celloutsig_0_39z = ! { celloutsig_0_31z[12:8], celloutsig_0_23z };
  assign celloutsig_0_59z = ! { celloutsig_0_16z[13:11], celloutsig_0_12z };
  assign celloutsig_0_3z = { in_data[92:62], _02_, _06_[3:0] } || { in_data[50:21], _02_, _06_[3:0], celloutsig_0_0z };
  assign celloutsig_1_3z = celloutsig_1_0z[13:3] || { celloutsig_1_0z[13:4], celloutsig_1_1z };
  assign celloutsig_1_9z = in_data[140:135] || celloutsig_1_6z[13:8];
  assign celloutsig_1_1z = in_data[190:182] < celloutsig_1_0z[10:2];
  assign celloutsig_1_12z = { celloutsig_1_10z[4:3], celloutsig_1_1z, celloutsig_1_8z } < in_data[186:183];
  assign celloutsig_0_31z = { celloutsig_0_6z[3:2], celloutsig_0_29z, _02_, _06_[3:0], celloutsig_0_0z } * { celloutsig_0_7z[4:0], celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_19z };
  assign celloutsig_0_46z = celloutsig_0_37z[12:4] * { _07_[4:3], _00_, _07_[1:0], celloutsig_0_33z };
  assign celloutsig_0_62z = celloutsig_0_31z[13:1] * { celloutsig_0_22z[11:5], celloutsig_0_33z, celloutsig_0_23z, celloutsig_0_59z };
  assign celloutsig_0_7z = { celloutsig_0_6z[2:0], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z } * { _06_[3], _09_[2], _03_, _09_[0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[119:105] * in_data[159:145];
  assign celloutsig_0_8z = { _02_, _06_[3:1], _09_[2], _03_, _09_[0] } * { celloutsig_0_6z[0], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_8z[6:1], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_8z, _02_, _06_[3:0], celloutsig_0_0z } * { _04_, _12_[1:0], _04_, _12_[1:0], _09_[2], _03_, _09_[0], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z, _02_, _06_[3:0], celloutsig_0_2z };
  assign celloutsig_0_84z = { celloutsig_0_10z[13:1], celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_13z } !== { celloutsig_0_46z[4:1], celloutsig_0_59z, celloutsig_0_42z, celloutsig_0_25z };
  assign celloutsig_0_14z = celloutsig_0_10z[20:12] !== { celloutsig_0_8z[5:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_1_14z = & { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_3z, in_data[189] };
  assign celloutsig_0_12z = & { celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_18z = & { celloutsig_0_11z[6:5], celloutsig_0_5z };
  assign celloutsig_0_2z = | { _06_[2:1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_4z = | { celloutsig_1_0z[5:4], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_8z = | celloutsig_1_2z[5:1];
  assign celloutsig_0_23z = | celloutsig_0_22z[6:3];
  assign celloutsig_0_61z = | { celloutsig_0_33z, celloutsig_0_29z[6:0], celloutsig_0_8z };
  assign celloutsig_0_24z = | in_data[95:77];
  assign celloutsig_0_64z = in_data[79:58] <<< { celloutsig_0_7z[4:3], celloutsig_0_61z, celloutsig_0_60z, celloutsig_0_19z, celloutsig_0_49z, celloutsig_0_29z, celloutsig_0_26z, _04_, _12_[1:0], _09_[2], _03_, _09_[0] };
  assign celloutsig_0_51z = { in_data[16:4], celloutsig_0_39z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_27z } >>> { celloutsig_0_46z, celloutsig_0_18z, celloutsig_0_33z, _02_, _06_[3:0] };
  assign celloutsig_0_6z = { _09_[2], _03_, _09_[2], _03_, _09_[0] } >>> { _09_[2], celloutsig_0_2z, _09_[2], _03_, _09_[0] };
  assign celloutsig_1_2z = in_data[167:145] >>> in_data[165:143];
  assign celloutsig_0_11z = { in_data[12:11], celloutsig_0_6z } >>> celloutsig_0_10z[26:20];
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_6z } - { _10_[22], _05_, _10_[20:7], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_29z = { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z } - { celloutsig_0_10z[21:17], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_19z };
  assign celloutsig_0_30z = { celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_25z, celloutsig_0_0z } ^ { celloutsig_0_16z, _09_[2], _03_, _09_[0] };
  assign celloutsig_0_33z = celloutsig_0_6z[3:0] ^ { celloutsig_0_10z[22], celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_23z };
  assign celloutsig_0_42z = { celloutsig_0_33z[3:2], celloutsig_0_39z, celloutsig_0_8z } ^ { celloutsig_0_17z[14:9], celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_26z };
  assign celloutsig_1_6z = { in_data[168:155], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z } ^ in_data[188:172];
  assign celloutsig_1_18z = { _11_[14:5], celloutsig_1_17z } ^ in_data[175:165];
  assign celloutsig_1_19z = celloutsig_1_6z ^ { celloutsig_1_2z[14:2], celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_14z };
  assign celloutsig_0_10z = { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z, _02_, _06_[3:0], _09_[2], _03_, _09_[0], celloutsig_0_6z, celloutsig_0_2z } ^ in_data[58:29];
  assign celloutsig_0_17z = in_data[87:70] ^ { celloutsig_0_16z[17:11], celloutsig_0_15z, celloutsig_0_11z, _09_[2], _03_, _09_[0] };
  assign celloutsig_0_22z = { in_data[73:61], celloutsig_0_18z } ^ in_data[32:19];
  assign celloutsig_0_85z = ~((celloutsig_0_75z & celloutsig_0_7z[5]) | (celloutsig_0_64z[13] & celloutsig_0_60z));
  assign celloutsig_1_17z = ~((celloutsig_1_4z & celloutsig_1_2z[21]) | (celloutsig_1_6z[7] & celloutsig_1_14z));
  assign celloutsig_0_19z = ~((celloutsig_0_17z[10] & celloutsig_0_5z) | (celloutsig_0_7z[4] & celloutsig_0_10z[0]));
  assign celloutsig_0_25z = ~((celloutsig_0_15z & celloutsig_0_14z) | (celloutsig_0_10z[19] & celloutsig_0_24z));
  assign celloutsig_0_37z[12:1] = { celloutsig_0_30z[16:6], celloutsig_0_0z } ^ { celloutsig_0_11z[5:2], celloutsig_0_26z, celloutsig_0_7z, celloutsig_0_5z };
  assign { celloutsig_0_40z[6], celloutsig_0_40z[8:7], celloutsig_0_40z[15:9], celloutsig_0_40z[5:0] } = { celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_7z } ^ { celloutsig_0_10z[7], celloutsig_0_10z[9:8], celloutsig_0_10z[16:10], celloutsig_0_10z[6:1] };
  assign _06_[4] = _02_;
  assign _07_[2] = _00_;
  assign _08_[6] = _01_;
  assign _09_[1] = _03_;
  assign _10_[21] = _05_;
  assign _12_[2] = _04_;
  assign celloutsig_0_37z[0] = 1'h0;
  assign celloutsig_0_40z[16] = 1'h0;
  assign { out_data[138:128], out_data[112:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
