--
--	Conversion of IGVC 2013.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sun Jan 13 20:04:46 2013
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__ADC_In_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__ADC_In_net_0 : bit;
TERMINAL Net_450 : bit;
SIGNAL tmpIO_0__ADC_In_net_0 : bit;
TERMINAL tmpSIOVREF__ADC_In_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ADC_In_net_0 : bit;
SIGNAL tmpOE__Err_LED_1_net_0 : bit;
SIGNAL tmpFB_0__Err_LED_1_net_0 : bit;
SIGNAL tmpIO_0__Err_LED_1_net_0 : bit;
TERMINAL tmpSIOVREF__Err_LED_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Err_LED_1_net_0 : bit;
SIGNAL tmpOE__SDA_1_net_0 : bit;
SIGNAL tmpFB_0__SDA_1_net_0 : bit;
SIGNAL Net_12 : bit;
TERMINAL tmpSIOVREF__SDA_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_1_net_0 : bit;
SIGNAL tmpOE__SCL_1_net_0 : bit;
SIGNAL tmpFB_0__SCL_1_net_0 : bit;
SIGNAL Net_13 : bit;
TERMINAL tmpSIOVREF__SCL_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_1_net_0 : bit;
SIGNAL \I2C:sda_x_wire\ : bit;
SIGNAL \I2C:tmpOE__Bufoe_SDA_net_0\ : bit;
SIGNAL \I2C:Net_855\ : bit;
SIGNAL \I2C:Net_747\ : bit;
SIGNAL \I2C:scl_x_wire\ : bit;
SIGNAL \I2C:tmpOE__Bufoe_SCL_net_0\ : bit;
SIGNAL \I2C:Net_854\ : bit;
SIGNAL \I2C:Net_748\ : bit;
SIGNAL \I2C:Net_697\ : bit;
SIGNAL \I2C:Net_643_5\ : bit;
SIGNAL \I2C:Net_643_4\ : bit;
SIGNAL \I2C:Net_643_3\ : bit;
SIGNAL \I2C:Net_767\ : bit;
SIGNAL one : bit;
SIGNAL \I2C:bI2C_UDB:op_clk\ : bit;
SIGNAL \I2C:bI2C_UDB:control_7\ : bit;
SIGNAL \I2C:bI2C_UDB:control_6\ : bit;
SIGNAL \I2C:bI2C_UDB:control_5\ : bit;
SIGNAL \I2C:bI2C_UDB:control_4\ : bit;
SIGNAL \I2C:bI2C_UDB:control_3\ : bit;
SIGNAL \I2C:bI2C_UDB:control_2\ : bit;
SIGNAL \I2C:bI2C_UDB:control_1\ : bit;
SIGNAL \I2C:bI2C_UDB:control_0\ : bit;
SIGNAL \I2C:bI2C_UDB:status_6\ : bit;
SIGNAL \I2C:bI2C_UDB:status_5\ : bit;
SIGNAL \I2C:bI2C_UDB:status_4\ : bit;
SIGNAL \I2C:bI2C_UDB:status_3\ : bit;
SIGNAL \I2C:bI2C_UDB:status_2\ : bit;
SIGNAL \I2C:bI2C_UDB:status_1\ : bit;
SIGNAL \I2C:bI2C_UDB:status_0\ : bit;
SIGNAL \I2C:bI2C_UDB:sts_irq\ : bit;
SIGNAL \I2C:bI2C_UDB:cs_addr_shifter_2\ : bit;
SIGNAL \I2C:bI2C_UDB:cs_addr_shifter_1\ : bit;
ATTRIBUTE soft of \I2C:bI2C_UDB:cs_addr_shifter_1\:SIGNAL IS '1';
SIGNAL \I2C:bI2C_UDB:cs_addr_shifter_0\ : bit;
SIGNAL \I2C:bI2C_UDB:sda_in_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:Shifter:ce0\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ce0\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:cl0\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:cl0\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:z0\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:z0\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:ff0\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ff0\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:ce1\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ce1\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:cl1\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:cl1\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:z1\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:z1\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:ff1\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ff1\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ov_msb\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:co_msb\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:cmsb\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:shift_data_out\ : bit;
SIGNAL \I2C:bI2C_UDB:Shifter:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:tx_reg_empty\ : bit;
SIGNAL \I2C:bI2C_UDB:address_match\ : bit;
SIGNAL \I2C:bI2C_UDB:Shifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:z0_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:z1_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:so_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:cs_addr_clkgen_2\ : bit;
SIGNAL \I2C:bI2C_UDB:cs_addr_clkgen_1\ : bit;
SIGNAL \I2C:bI2C_UDB:cs_addr_clkgen_0\ : bit;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ce0\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ce0\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:cl0\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:cl0\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:clkgen_tc\ : bit;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ff0\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ff0\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:clkgen_ce1\ : bit;
SIGNAL \I2C:bI2C_UDB:clkgen_cl1\ : bit;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:z1\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:z1\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ff1\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ff1\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ov_msb\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:co_msb\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:cmsb\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:so\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:so\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ce0_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:z0_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:z1_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:so_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:control_reg_7\ : bit;
SIGNAL \I2C:bI2C_UDB:control_reg_6\ : bit;
SIGNAL \I2C:bI2C_UDB:control_reg_5\ : bit;
SIGNAL \I2C:bI2C_UDB:control_reg_4\ : bit;
SIGNAL \I2C:bI2C_UDB:control_reg_3\ : bit;
SIGNAL \I2C:bI2C_UDB:control_reg_2\ : bit;
SIGNAL \I2C:bI2C_UDB:ctrl_start_gen\ : bit;
SIGNAL \I2C:bI2C_UDB:ctrl_stop_gen\ : bit;
SIGNAL \I2C:bI2C_UDB:ctrl_restart_gen\ : bit;
SIGNAL \I2C:bI2C_UDB:ctrl_nack\ : bit;
SIGNAL \I2C:bI2C_UDB:ctrl_hw_addr_en\ : bit;
SIGNAL \I2C:bI2C_UDB:ctrl_transmit\ : bit;
SIGNAL \I2C:bI2C_UDB:ctrl_master_en\ : bit;
SIGNAL \I2C:bI2C_UDB:ctrl_slave_en\ : bit;
SIGNAL \I2C:bI2C_UDB:stop_detect\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_4\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_3\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_2\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_1\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_0\ : bit;
SIGNAL \I2C:bI2C_UDB:m_address_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:master_mode_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:m_lrb_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:m_byte_complete_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:scl_in_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:scl_in_last_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:scl_in_last2_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:sda_in_last_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:sda_in_last2_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:sda_went_low\ : bit;
SIGNAL \I2C:bI2C_UDB:sda_went_high\ : bit;
SIGNAL \I2C:bI2C_UDB:scl_went_low\ : bit;
SIGNAL \I2C:bI2C_UDB:scl_went_high\ : bit;
SIGNAL \I2C:bI2C_UDB:start_detect\ : bit;
SIGNAL \I2C:bI2C_UDB:m_reset\ : bit;
SIGNAL \I2C:bI2C_UDB:clkgen_tc1_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:bus_busy\ : bit;
SIGNAL \I2C:bI2C_UDB:lost_arb_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:lost_arb2_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:cnt_reset\ : bit;
ATTRIBUTE soft of \I2C:bI2C_UDB:cnt_reset\:SIGNAL IS '1';
SIGNAL \I2C:bI2C_UDB:clkgen_tc2_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:m_load_dummy\ : bit;
SIGNAL \I2C:bI2C_UDB:contention\ : bit;
SIGNAL \I2C:bI2C_UDB:txdata\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \I2C:bI2C_UDB:contention1_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:lost_arb\ : bit;
SIGNAL \I2C:bI2C_UDB:bus_busy_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:rxdata\ : bit;
SIGNAL \I2C:bI2C_UDB:stalled\ : bit;
SIGNAL \I2C:bI2C_UDB:clk_eq_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \I2C:bI2C_UDB:clkgen_en\ : bit;
SIGNAL \I2C:bI2C_UDB:m_shift_en\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:eq\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_1:eq\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:lt\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_2:lt\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:gt\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_2:gt\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:gte\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_2:gte\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:lte\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_2:lte\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:neq\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_2:neq\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:m_scl_out_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:m_sda_out_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:slave_rst_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:master_rst_reg\ : bit;
SIGNAL \I2C:Net_872\ : bit;
SIGNAL Net_47 : bit;
SIGNAL \I2C:Net_873\ : bit;
SIGNAL \I2C:Net_847\ : bit;
SIGNAL Net_48 : bit;
SIGNAL \I2C:Net_875\ : bit;
SIGNAL Net_67 : bit;
SIGNAL \Servo_0:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Servo_0:PWMUDB:tc_reg_i\ : bit;
SIGNAL \Servo_0:PWMUDB:tc_i\ : bit;
SIGNAL \Servo_0:Net_101\ : bit;
SIGNAL \Servo_0:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Servo_0:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Servo_0:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Servo_0:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Servo_0:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Servo_0:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Servo_0:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Servo_0:PWMUDB:control_7\ : bit;
SIGNAL \Servo_0:PWMUDB:control_6\ : bit;
SIGNAL \Servo_0:PWMUDB:control_5\ : bit;
SIGNAL \Servo_0:PWMUDB:control_4\ : bit;
SIGNAL \Servo_0:PWMUDB:control_3\ : bit;
SIGNAL \Servo_0:PWMUDB:control_2\ : bit;
SIGNAL \Servo_0:PWMUDB:control_1\ : bit;
SIGNAL \Servo_0:PWMUDB:control_0\ : bit;
SIGNAL \Servo_0:PWMUDB:prevCapture\ : bit;
SIGNAL \Servo_0:PWMUDB:capt_rising\ : bit;
SIGNAL \Servo_0:PWMUDB:capt_falling\ : bit;
SIGNAL \Servo_0:PWMUDB:hwCapture\ : bit;
SIGNAL \Servo_0:PWMUDB:hwEnable\ : bit;
SIGNAL \Servo_0:PWMUDB:trig_last\ : bit;
SIGNAL \Servo_0:PWMUDB:trig_rise\ : bit;
SIGNAL \Servo_0:PWMUDB:trig_fall\ : bit;
SIGNAL \Servo_0:PWMUDB:trig_out\ : bit;
SIGNAL \Servo_0:PWMUDB:runmode_enable\ : bit;
SIGNAL \Servo_0:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Servo_0:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Servo_0:PWMUDB:final_enable\ : bit;
SIGNAL \Servo_0:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Servo_0:PWMUDB:sc_kill\ : bit;
SIGNAL \Servo_0:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Servo_0:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Servo_0:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Servo_0:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Servo_0:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Servo_0:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Servo_0:PWMUDB:km_run\ : bit;
SIGNAL \Servo_0:PWMUDB:min_kill\ : bit;
SIGNAL \Servo_0:PWMUDB:final_kill\ : bit;
SIGNAL \Servo_0:PWMUDB:km_tc\ : bit;
SIGNAL \Servo_0:PWMUDB:db_tc\ : bit;
SIGNAL \Servo_0:PWMUDB:dith_count_1\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \Servo_0:PWMUDB:dith_count_0\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \Servo_0:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Servo_0:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Servo_0:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Servo_0:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Servo_0:PWMUDB:dith_sel\ : bit;
SIGNAL \Servo_0:PWMUDB:compare1\ : bit;
SIGNAL \Servo_0:PWMUDB:cmp1_less\ : bit;
SIGNAL \Servo_0:PWMUDB:compare2\ : bit;
SIGNAL \Servo_0:PWMUDB:cmp2_less\ : bit;
SIGNAL \Servo_0:PWMUDB:cmp1\ : bit;
SIGNAL \Servo_0:PWMUDB:cmp2\ : bit;
SIGNAL \Servo_0:PWMUDB:pwm_temp\ : bit;
SIGNAL \Servo_0:PWMUDB:pwm_i\ : bit;
SIGNAL \Servo_0:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \Servo_0:Net_96\ : bit;
SIGNAL \Servo_0:PWMUDB:pwm1_i\ : bit;
SIGNAL \Servo_0:PWMUDB:pwm2_i\ : bit;
SIGNAL \Servo_0:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \Servo_0:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL Net_112 : bit;
SIGNAL Net_113 : bit;
SIGNAL \Servo_0:PWMUDB:status_6\ : bit;
SIGNAL \Servo_0:PWMUDB:status_0\ : bit;
SIGNAL \Servo_0:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Servo_0:PWMUDB:status_1\ : bit;
SIGNAL \Servo_0:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Servo_0:PWMUDB:status_2\ : bit;
SIGNAL \Servo_0:PWMUDB:status_3\ : bit;
SIGNAL \Servo_0:PWMUDB:fifo_full\ : bit;
SIGNAL \Servo_0:PWMUDB:status_4\ : bit;
SIGNAL \Servo_0:PWMUDB:status_5\ : bit;
SIGNAL \Servo_0:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Servo_0:PWMUDB:cmp1_status\ : bit;
SIGNAL \Servo_0:PWMUDB:cmp2_status\ : bit;
SIGNAL \Servo_0:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Servo_0:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Servo_0:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Servo_0:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Servo_0:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Servo_0:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Servo_0:Net_55\ : bit;
SIGNAL \Servo_0:PWMUDB:prevCompare1\ : bit;
SIGNAL \Servo_0:PWMUDB:prevCompare2\ : bit;
SIGNAL \Servo_0:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Servo_0:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Servo_0:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Servo_0:PWMUDB:final_capture\ : bit;
SIGNAL \Servo_0:PWMUDB:nc2\ : bit;
SIGNAL \Servo_0:PWMUDB:nc3\ : bit;
SIGNAL \Servo_0:PWMUDB:nc1\ : bit;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:nc4\ : bit;
SIGNAL \Servo_0:PWMUDB:nc5\ : bit;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:nc6\ : bit;
SIGNAL \Servo_0:PWMUDB:nc7\ : bit;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Servo_0:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_0:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \Servo_0:PWMUDB:MODIN1_1\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \Servo_0:PWMUDB:MODIN1_0\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_131 : bit;
SIGNAL Net_125 : bit;
SIGNAL Net_124 : bit;
SIGNAL \Servo_0:Net_113\ : bit;
SIGNAL \Servo_0:Net_107\ : bit;
SIGNAL \Servo_0:Net_114\ : bit;
SIGNAL \Servo_1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Servo_1:PWMUDB:tc_reg_i\ : bit;
SIGNAL \Servo_1:PWMUDB:tc_i\ : bit;
SIGNAL \Servo_1:Net_101\ : bit;
SIGNAL \Servo_1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Servo_1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Servo_1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Servo_1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Servo_1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Servo_1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Servo_1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Servo_1:PWMUDB:control_7\ : bit;
SIGNAL \Servo_1:PWMUDB:control_6\ : bit;
SIGNAL \Servo_1:PWMUDB:control_5\ : bit;
SIGNAL \Servo_1:PWMUDB:control_4\ : bit;
SIGNAL \Servo_1:PWMUDB:control_3\ : bit;
SIGNAL \Servo_1:PWMUDB:control_2\ : bit;
SIGNAL \Servo_1:PWMUDB:control_1\ : bit;
SIGNAL \Servo_1:PWMUDB:control_0\ : bit;
SIGNAL \Servo_1:PWMUDB:prevCapture\ : bit;
SIGNAL \Servo_1:PWMUDB:capt_rising\ : bit;
SIGNAL \Servo_1:PWMUDB:capt_falling\ : bit;
SIGNAL \Servo_1:PWMUDB:hwCapture\ : bit;
SIGNAL \Servo_1:PWMUDB:hwEnable\ : bit;
SIGNAL \Servo_1:PWMUDB:trig_last\ : bit;
SIGNAL \Servo_1:PWMUDB:trig_rise\ : bit;
SIGNAL \Servo_1:PWMUDB:trig_fall\ : bit;
SIGNAL \Servo_1:PWMUDB:trig_out\ : bit;
SIGNAL \Servo_1:PWMUDB:runmode_enable\ : bit;
SIGNAL \Servo_1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Servo_1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Servo_1:PWMUDB:final_enable\ : bit;
SIGNAL \Servo_1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Servo_1:PWMUDB:sc_kill\ : bit;
SIGNAL \Servo_1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Servo_1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Servo_1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Servo_1:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Servo_1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Servo_1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Servo_1:PWMUDB:km_run\ : bit;
SIGNAL \Servo_1:PWMUDB:min_kill\ : bit;
SIGNAL \Servo_1:PWMUDB:final_kill\ : bit;
SIGNAL \Servo_1:PWMUDB:km_tc\ : bit;
SIGNAL \Servo_1:PWMUDB:db_tc\ : bit;
SIGNAL \Servo_1:PWMUDB:dith_count_1\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \Servo_1:PWMUDB:dith_count_0\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \Servo_1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Servo_1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Servo_1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Servo_1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Servo_1:PWMUDB:dith_sel\ : bit;
SIGNAL \Servo_1:PWMUDB:compare1\ : bit;
SIGNAL \Servo_1:PWMUDB:cmp1_less\ : bit;
SIGNAL \Servo_1:PWMUDB:compare2\ : bit;
SIGNAL \Servo_1:PWMUDB:cmp2_less\ : bit;
SIGNAL \Servo_1:PWMUDB:cmp1\ : bit;
SIGNAL \Servo_1:PWMUDB:cmp2\ : bit;
SIGNAL \Servo_1:PWMUDB:pwm_temp\ : bit;
SIGNAL \Servo_1:PWMUDB:pwm_i\ : bit;
SIGNAL \Servo_1:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \Servo_1:Net_96\ : bit;
SIGNAL \Servo_1:PWMUDB:pwm1_i\ : bit;
SIGNAL \Servo_1:PWMUDB:pwm2_i\ : bit;
SIGNAL \Servo_1:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \Servo_1:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL Net_438 : bit;
SIGNAL Net_449 : bit;
SIGNAL \Servo_1:PWMUDB:status_6\ : bit;
SIGNAL \Servo_1:PWMUDB:status_0\ : bit;
SIGNAL \Servo_1:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Servo_1:PWMUDB:status_1\ : bit;
SIGNAL \Servo_1:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Servo_1:PWMUDB:status_2\ : bit;
SIGNAL \Servo_1:PWMUDB:status_3\ : bit;
SIGNAL \Servo_1:PWMUDB:fifo_full\ : bit;
SIGNAL \Servo_1:PWMUDB:status_4\ : bit;
SIGNAL \Servo_1:PWMUDB:status_5\ : bit;
SIGNAL \Servo_1:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Servo_1:PWMUDB:cmp1_status\ : bit;
SIGNAL \Servo_1:PWMUDB:cmp2_status\ : bit;
SIGNAL \Servo_1:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Servo_1:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Servo_1:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Servo_1:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Servo_1:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Servo_1:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Servo_1:Net_55\ : bit;
SIGNAL \Servo_1:PWMUDB:prevCompare1\ : bit;
SIGNAL \Servo_1:PWMUDB:prevCompare2\ : bit;
SIGNAL \Servo_1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Servo_1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Servo_1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Servo_1:PWMUDB:final_capture\ : bit;
SIGNAL \Servo_1:PWMUDB:nc2\ : bit;
SIGNAL \Servo_1:PWMUDB:nc3\ : bit;
SIGNAL \Servo_1:PWMUDB:nc1\ : bit;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:nc4\ : bit;
SIGNAL \Servo_1:PWMUDB:nc5\ : bit;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:nc6\ : bit;
SIGNAL \Servo_1:PWMUDB:nc7\ : bit;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Servo_1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_31\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_30\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_29\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_28\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_27\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_26\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_25\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_24\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_23\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_22\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_21\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_20\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_19\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_18\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_17\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_16\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_15\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_14\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_13\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_12\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_11\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_10\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_9\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_8\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_7\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_6\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_5\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_4\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_3\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_2\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_1\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:b_0\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \Servo_1:PWMUDB:MODIN2_1\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \Servo_1:PWMUDB:MODIN2_0\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_446 : bit;
SIGNAL Net_440 : bit;
SIGNAL Net_437 : bit;
SIGNAL \Servo_1:Net_113\ : bit;
SIGNAL \Servo_1:Net_107\ : bit;
SIGNAL \Servo_1:Net_114\ : bit;
SIGNAL tmpOE__Left_Motor_net_0 : bit;
SIGNAL tmpFB_0__Left_Motor_net_0 : bit;
SIGNAL tmpIO_0__Left_Motor_net_0 : bit;
TERMINAL tmpSIOVREF__Left_Motor_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_Motor_net_0 : bit;
SIGNAL tmpOE__Right_Motor_net_0 : bit;
SIGNAL tmpFB_0__Right_Motor_net_0 : bit;
SIGNAL tmpIO_0__Right_Motor_net_0 : bit;
TERMINAL tmpSIOVREF__Right_Motor_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_Motor_net_0 : bit;
SIGNAL Net_282 : bit;
TERMINAL \ADC_1:Net_248\ : bit;
TERMINAL \ADC_1:Net_216\ : bit;
SIGNAL Net_468 : bit;
SIGNAL \ADC_1:vp_ctl_0\ : bit;
SIGNAL \ADC_1:vp_ctl_2\ : bit;
SIGNAL \ADC_1:vn_ctl_1\ : bit;
SIGNAL \ADC_1:vn_ctl_3\ : bit;
SIGNAL \ADC_1:vp_ctl_1\ : bit;
SIGNAL \ADC_1:vp_ctl_3\ : bit;
SIGNAL \ADC_1:vn_ctl_0\ : bit;
SIGNAL \ADC_1:vn_ctl_2\ : bit;
SIGNAL \ADC_1:Net_221\ : bit;
SIGNAL \ADC_1:Net_188\ : bit;
TERMINAL \ADC_1:Net_126\ : bit;
TERMINAL \ADC_1:Net_215\ : bit;
TERMINAL \ADC_1:Net_257\ : bit;
SIGNAL \ADC_1:soc\ : bit;
SIGNAL \ADC_1:Net_252\ : bit;
SIGNAL \ADC_1:Net_207_11\ : bit;
SIGNAL \ADC_1:Net_207_10\ : bit;
SIGNAL \ADC_1:Net_207_9\ : bit;
SIGNAL \ADC_1:Net_207_8\ : bit;
SIGNAL \ADC_1:Net_207_7\ : bit;
SIGNAL \ADC_1:Net_207_6\ : bit;
SIGNAL \ADC_1:Net_207_5\ : bit;
SIGNAL \ADC_1:Net_207_4\ : bit;
SIGNAL \ADC_1:Net_207_3\ : bit;
SIGNAL \ADC_1:Net_207_2\ : bit;
SIGNAL \ADC_1:Net_207_1\ : bit;
SIGNAL \ADC_1:Net_207_0\ : bit;
TERMINAL \ADC_1:Net_210\ : bit;
SIGNAL \ADC_1:tmpOE__Bypass_net_0\ : bit;
SIGNAL \ADC_1:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \ADC_1:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \ADC_1:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL \ADC_1:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \ADC_1:Net_149\ : bit;
TERMINAL \ADC_1:Net_209\ : bit;
TERMINAL \ADC_1:Net_255\ : bit;
SIGNAL Net_268 : bit;
SIGNAL tmpOE__Servo_Out_net_1 : bit;
SIGNAL tmpOE__Servo_Out_net_0 : bit;
SIGNAL tmpFB_1__Servo_Out_net_1 : bit;
SIGNAL tmpFB_1__Servo_Out_net_0 : bit;
SIGNAL tmpIO_1__Servo_Out_net_1 : bit;
SIGNAL tmpIO_1__Servo_Out_net_0 : bit;
TERMINAL tmpSIOVREF__Servo_Out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Servo_Out_net_0 : bit;
SIGNAL tmpOE__Err_LED_2_net_0 : bit;
SIGNAL tmpFB_0__Err_LED_2_net_0 : bit;
SIGNAL tmpIO_0__Err_LED_2_net_0 : bit;
TERMINAL tmpSIOVREF__Err_LED_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Err_LED_2_net_0 : bit;
SIGNAL Net_10 : bit;
SIGNAL \MainTimer:Net_260\ : bit;
SIGNAL \MainTimer:Net_266\ : bit;
SIGNAL \MainTimer:Net_51\ : bit;
SIGNAL \MainTimer:Net_261\ : bit;
SIGNAL \MainTimer:Net_57\ : bit;
SIGNAL Net_277 : bit;
SIGNAL \MainTimer:Net_102\ : bit;
TERMINAL \USBUART:Net_990\ : bit;
TERMINAL \USBUART:Net_597\ : bit;
SIGNAL Net_284 : bit;
SIGNAL \USBUART:Net_79\ : bit;
SIGNAL \USBUART:Net_81\ : bit;
SIGNAL \USBUART:ept_int_8\ : bit;
SIGNAL \USBUART:ept_int_7\ : bit;
SIGNAL \USBUART:ept_int_6\ : bit;
SIGNAL \USBUART:ept_int_5\ : bit;
SIGNAL \USBUART:ept_int_4\ : bit;
SIGNAL \USBUART:ept_int_3\ : bit;
SIGNAL \USBUART:ept_int_2\ : bit;
SIGNAL \USBUART:ept_int_1\ : bit;
SIGNAL \USBUART:ept_int_0\ : bit;
SIGNAL \USBUART:Net_95\ : bit;
SIGNAL \USBUART:dma_req_7\ : bit;
SIGNAL \USBUART:dma_req_6\ : bit;
SIGNAL \USBUART:dma_req_5\ : bit;
SIGNAL \USBUART:dma_req_4\ : bit;
SIGNAL \USBUART:dma_req_3\ : bit;
SIGNAL \USBUART:dma_req_2\ : bit;
SIGNAL \USBUART:dma_req_1\ : bit;
SIGNAL \USBUART:dma_req_0\ : bit;
SIGNAL \USBUART:Net_824\ : bit;
SIGNAL \USBUART:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dp_net_0\ : bit;
SIGNAL \USBUART:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL \USBUART:Net_623\ : bit;
SIGNAL Net_306 : bit;
SIGNAL \Left_Encoder:Net_1129\ : bit;
SIGNAL \Left_Encoder:Cnt16:Net_43\ : bit;
SIGNAL \Left_Encoder:Net_1210\ : bit;
SIGNAL \Left_Encoder:Cnt16:Net_49\ : bit;
SIGNAL \Left_Encoder:Cnt16:Net_82\ : bit;
SIGNAL \Left_Encoder:Cnt16:Net_89\ : bit;
SIGNAL \Left_Encoder:Net_1251\ : bit;
SIGNAL \Left_Encoder:Cnt16:Net_95\ : bit;
SIGNAL \Left_Encoder:Cnt16:Net_91\ : bit;
SIGNAL \Left_Encoder:Cnt16:Net_102\ : bit;
SIGNAL Net_339 : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \Left_Encoder:Net_1260\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \Left_Encoder:Net_1127\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \Left_Encoder:Net_1203\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Encoder:Net_1248\ : bit;
SIGNAL \Left_Encoder:bQuadDec:sync_clock\ : bit;
SIGNAL Net_295 : bit;
SIGNAL \Left_Encoder:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \Left_Encoder:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \Left_Encoder:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \Left_Encoder:bQuadDec:A_j\ : bit;
SIGNAL \Left_Encoder:bQuadDec:A_k\ : bit;
SIGNAL \Left_Encoder:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_296 : bit;
SIGNAL \Left_Encoder:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \Left_Encoder:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \Left_Encoder:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \Left_Encoder:bQuadDec:B_j\ : bit;
SIGNAL \Left_Encoder:bQuadDec:B_k\ : bit;
SIGNAL \Left_Encoder:bQuadDec:quad_B_filt\ : bit;
SIGNAL \Left_Encoder:bQuadDec:index_filt\ : bit;
SIGNAL \Left_Encoder:Net_1232\ : bit;
SIGNAL \Left_Encoder:bQuadDec:state_2\ : bit;
SIGNAL \Left_Encoder:bQuadDec:error\ : bit;
SIGNAL \Left_Encoder:bQuadDec:state_3\ : bit;
SIGNAL \Left_Encoder:bQuadDec:state_1\ : bit;
SIGNAL \Left_Encoder:bQuadDec:state_0\ : bit;
SIGNAL \Left_Encoder:bQuadDec:status_0\ : bit;
SIGNAL \Left_Encoder:Net_530\ : bit;
SIGNAL \Left_Encoder:bQuadDec:status_1\ : bit;
SIGNAL \Left_Encoder:Net_611\ : bit;
SIGNAL \Left_Encoder:bQuadDec:status_2\ : bit;
SIGNAL \Left_Encoder:bQuadDec:status_3\ : bit;
SIGNAL \Left_Encoder:bQuadDec:status_4\ : bit;
SIGNAL \Left_Encoder:bQuadDec:status_5\ : bit;
SIGNAL \Left_Encoder:bQuadDec:status_6\ : bit;
SIGNAL \Left_Encoder:Net_1151\ : bit;
SIGNAL \Left_Encoder:Net_1229\ : bit;
SIGNAL tmpOE__Left_Encoder_Pins_net_1 : bit;
SIGNAL tmpOE__Left_Encoder_Pins_net_0 : bit;
SIGNAL tmpIO_1__Left_Encoder_Pins_net_1 : bit;
SIGNAL tmpIO_1__Left_Encoder_Pins_net_0 : bit;
TERMINAL tmpSIOVREF__Left_Encoder_Pins_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_Encoder_Pins_net_0 : bit;
SIGNAL tmpOE__Right_Encoder_Pins_net_1 : bit;
SIGNAL tmpOE__Right_Encoder_Pins_net_0 : bit;
SIGNAL Net_318 : bit;
SIGNAL Net_317 : bit;
SIGNAL tmpIO_1__Right_Encoder_Pins_net_1 : bit;
SIGNAL tmpIO_1__Right_Encoder_Pins_net_0 : bit;
TERMINAL tmpSIOVREF__Right_Encoder_Pins_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_Encoder_Pins_net_0 : bit;
SIGNAL Net_325 : bit;
SIGNAL \Right_Encoder:Net_1129\ : bit;
SIGNAL \Right_Encoder:Cnt16:Net_43\ : bit;
SIGNAL \Right_Encoder:Net_1210\ : bit;
SIGNAL \Right_Encoder:Cnt16:Net_49\ : bit;
SIGNAL \Right_Encoder:Cnt16:Net_82\ : bit;
SIGNAL \Right_Encoder:Cnt16:Net_89\ : bit;
SIGNAL \Right_Encoder:Net_1251\ : bit;
SIGNAL \Right_Encoder:Cnt16:Net_95\ : bit;
SIGNAL \Right_Encoder:Cnt16:Net_91\ : bit;
SIGNAL \Right_Encoder:Cnt16:Net_102\ : bit;
SIGNAL Net_330 : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \Right_Encoder:Net_1260\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \Right_Encoder:Net_1127\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \Right_Encoder:Net_1203\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Encoder:Net_1248\ : bit;
SIGNAL \Right_Encoder:bQuadDec:sync_clock\ : bit;
SIGNAL \Right_Encoder:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \Right_Encoder:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \Right_Encoder:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \Right_Encoder:bQuadDec:A_j\ : bit;
SIGNAL \Right_Encoder:bQuadDec:A_k\ : bit;
SIGNAL \Right_Encoder:bQuadDec:quad_A_filt\ : bit;
SIGNAL \Right_Encoder:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \Right_Encoder:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \Right_Encoder:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \Right_Encoder:bQuadDec:B_j\ : bit;
SIGNAL \Right_Encoder:bQuadDec:B_k\ : bit;
SIGNAL \Right_Encoder:bQuadDec:quad_B_filt\ : bit;
SIGNAL \Right_Encoder:bQuadDec:index_filt\ : bit;
SIGNAL \Right_Encoder:Net_1232\ : bit;
SIGNAL \Right_Encoder:bQuadDec:state_2\ : bit;
SIGNAL \Right_Encoder:bQuadDec:error\ : bit;
SIGNAL \Right_Encoder:bQuadDec:state_3\ : bit;
SIGNAL \Right_Encoder:bQuadDec:state_1\ : bit;
SIGNAL \Right_Encoder:bQuadDec:state_0\ : bit;
SIGNAL \Right_Encoder:bQuadDec:status_0\ : bit;
SIGNAL \Right_Encoder:Net_530\ : bit;
SIGNAL \Right_Encoder:bQuadDec:status_1\ : bit;
SIGNAL \Right_Encoder:Net_611\ : bit;
SIGNAL \Right_Encoder:bQuadDec:status_2\ : bit;
SIGNAL \Right_Encoder:bQuadDec:status_3\ : bit;
SIGNAL \Right_Encoder:bQuadDec:status_4\ : bit;
SIGNAL \Right_Encoder:bQuadDec:status_5\ : bit;
SIGNAL \Right_Encoder:bQuadDec:status_6\ : bit;
SIGNAL \Right_Encoder:Net_1151\ : bit;
SIGNAL \Right_Encoder:Net_1229\ : bit;
SIGNAL Net_414 : bit;
SIGNAL \IMU:Net_9\ : bit;
SIGNAL Net_404 : bit;
SIGNAL \IMU:Net_61\ : bit;
SIGNAL \IMU:BUART:clock_op\ : bit;
SIGNAL \IMU:BUART:reset_reg\ : bit;
SIGNAL \IMU:BUART:reset_reg_dp\ : bit;
SIGNAL \IMU:BUART:tx_hd_send_break\ : bit;
SIGNAL \IMU:BUART:HalfDuplexSend\ : bit;
SIGNAL \IMU:BUART:FinalParityType_1\ : bit;
SIGNAL \IMU:BUART:FinalParityType_0\ : bit;
SIGNAL \IMU:BUART:FinalAddrMode_2\ : bit;
SIGNAL \IMU:BUART:FinalAddrMode_1\ : bit;
SIGNAL \IMU:BUART:FinalAddrMode_0\ : bit;
SIGNAL \IMU:BUART:tx_ctrl_mark\ : bit;
SIGNAL Net_386 : bit;
SIGNAL \IMU:BUART:txn\ : bit;
SIGNAL \IMU:BUART:tx_interrupt_out\ : bit;
SIGNAL \IMU:BUART:rx_interrupt_out\ : bit;
SIGNAL \IMU:BUART:tx_state_1\ : bit;
SIGNAL \IMU:BUART:tx_state_0\ : bit;
SIGNAL \IMU:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \IMU:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \IMU:BUART:tx_shift_out\ : bit;
SIGNAL \IMU:BUART:tx_fifo_notfull\ : bit;
SIGNAL \IMU:BUART:tx_fifo_empty\ : bit;
SIGNAL \IMU:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:counter_load\ : bit;
SIGNAL \IMU:BUART:tx_state_2\ : bit;
SIGNAL \IMU:BUART:tx_bitclk\ : bit;
SIGNAL \IMU:BUART:counter_load_not\ : bit;
SIGNAL \IMU:BUART:tx_bitclk_dp\ : bit;
SIGNAL \IMU:BUART:tx_counter_dp\ : bit;
SIGNAL \IMU:BUART:sc_out_7\ : bit;
SIGNAL \IMU:BUART:sc_out_6\ : bit;
SIGNAL \IMU:BUART:sc_out_5\ : bit;
SIGNAL \IMU:BUART:sc_out_4\ : bit;
SIGNAL \IMU:BUART:sc_out_3\ : bit;
SIGNAL \IMU:BUART:sc_out_2\ : bit;
SIGNAL \IMU:BUART:sc_out_1\ : bit;
SIGNAL \IMU:BUART:sc_out_0\ : bit;
SIGNAL \IMU:BUART:tx_counter_tc\ : bit;
SIGNAL \IMU:BUART:tx_status_6\ : bit;
SIGNAL \IMU:BUART:tx_status_5\ : bit;
SIGNAL \IMU:BUART:tx_status_4\ : bit;
SIGNAL \IMU:BUART:tx_status_0\ : bit;
SIGNAL \IMU:BUART:tx_status_1\ : bit;
SIGNAL \IMU:BUART:tx_status_2\ : bit;
SIGNAL \IMU:BUART:tx_status_3\ : bit;
SIGNAL Net_411 : bit;
SIGNAL \IMU:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \IMU:BUART:tx_mark\ : bit;
SIGNAL \IMU:BUART:tx_parity_bit\ : bit;
SIGNAL \IMU:BUART:rx_addressmatch\ : bit;
SIGNAL \IMU:BUART:rx_addressmatch1\ : bit;
SIGNAL \IMU:BUART:rx_addressmatch2\ : bit;
SIGNAL \IMU:BUART:rx_state_1\ : bit;
SIGNAL \IMU:BUART:rx_state_0\ : bit;
SIGNAL \IMU:BUART:rx_bitclk_enable\ : bit;
SIGNAL \IMU:BUART:rx_postpoll\ : bit;
SIGNAL \IMU:BUART:rx_load_fifo\ : bit;
SIGNAL \IMU:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \IMU:BUART:hd_shift_out\ : bit;
SIGNAL \IMU:BUART:rx_fifonotempty\ : bit;
SIGNAL \IMU:BUART:rx_fifofull\ : bit;
SIGNAL \IMU:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \IMU:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \IMU:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \IMU:BUART:rx_counter_load\ : bit;
SIGNAL \IMU:BUART:rx_state_3\ : bit;
SIGNAL \IMU:BUART:rx_state_2\ : bit;
SIGNAL \IMU:BUART:rx_bitclk_pre\ : bit;
SIGNAL \IMU:BUART:rx_count_2\ : bit;
SIGNAL \IMU:BUART:rx_count_1\ : bit;
SIGNAL \IMU:BUART:rx_count_0\ : bit;
SIGNAL \IMU:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \IMU:BUART:rx_count_6\ : bit;
SIGNAL \IMU:BUART:rx_count_5\ : bit;
SIGNAL \IMU:BUART:rx_count_4\ : bit;
SIGNAL \IMU:BUART:rx_count_3\ : bit;
SIGNAL \IMU:BUART:rx_count7_tc\ : bit;
SIGNAL \IMU:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \IMU:BUART:rx_bitclk\ : bit;
SIGNAL \IMU:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \IMU:BUART:rx_poll_bit0\ : bit;
SIGNAL \IMU:BUART:rx_poll_bit1\ : bit;
SIGNAL \IMU:BUART:rx_poll_bit2\ : bit;
SIGNAL \IMU:BUART:pollingrange\ : bit;
SIGNAL \IMU:BUART:pollcount_1\ : bit;
SIGNAL Net_391 : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_1\ : bit;
SIGNAL \IMU:BUART:pollcount_0\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_0\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_1\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODIN4_1\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_0\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODIN4_0\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_1\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_0\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_1\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_0\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\ : bit;
SIGNAL \IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_0\ : bit;
SIGNAL \IMU:BUART:rx_status_0\ : bit;
SIGNAL \IMU:BUART:rx_markspace_status\ : bit;
SIGNAL \IMU:BUART:rx_status_1\ : bit;
SIGNAL \IMU:BUART:rx_status_2\ : bit;
SIGNAL \IMU:BUART:rx_parity_error_status\ : bit;
SIGNAL \IMU:BUART:rx_status_3\ : bit;
SIGNAL \IMU:BUART:rx_stop_bit_error\ : bit;
SIGNAL \IMU:BUART:rx_status_4\ : bit;
SIGNAL \IMU:BUART:rx_status_5\ : bit;
SIGNAL \IMU:BUART:rx_status_6\ : bit;
SIGNAL \IMU:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_410 : bit;
SIGNAL \IMU:BUART:rx_markspace_pre\ : bit;
SIGNAL \IMU:BUART:rx_parity_error_pre\ : bit;
SIGNAL \IMU:BUART:rx_break_status\ : bit;
SIGNAL \IMU:BUART:sRX:cmp_vv_vv_MODGEN_7\ : bit;
SIGNAL \IMU:BUART:rx_address_detected\ : bit;
SIGNAL \IMU:BUART:rx_last\ : bit;
SIGNAL \IMU:BUART:rx_parity_bit\ : bit;
SIGNAL \IMU:BUART:sRX:cmp_vv_vv_MODGEN_8\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:newa_6\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:newa_5\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:newa_4\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:newa_3\ : bit;
SIGNAL \IMU:BUART:sRX:MODIN5_6\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:newa_2\ : bit;
SIGNAL \IMU:BUART:sRX:MODIN5_5\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:newa_1\ : bit;
SIGNAL \IMU:BUART:sRX:MODIN5_4\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:newa_0\ : bit;
SIGNAL \IMU:BUART:sRX:MODIN5_3\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:newb_6\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:newb_5\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:newb_4\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:newb_3\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:newb_2\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:newb_1\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:newb_0\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:dataa_6\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:dataa_5\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:dataa_4\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:dataa_3\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:dataa_2\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:dataa_1\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:dataa_0\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:datab_6\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:datab_5\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:datab_4\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:datab_3\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:datab_2\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:datab_1\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:datab_0\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:lta_6\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:gta_6\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:lta_5\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:gta_5\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:lta_4\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:gta_4\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:lta_3\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:gta_3\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:lta_2\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:gta_2\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:lta_1\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:gta_1\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:lta_0\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_7:g2:a0:gta_0\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:newa_0\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:newb_0\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:dataa_0\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:datab_0\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:xeq\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:xneq\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:xlt\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:xlte\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:xgt\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:g1:a0:xgte\ : bit;
SIGNAL \IMU:BUART:sRX:MODULE_8:lt\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:MODULE_8:lt\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:MODULE_8:eq\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:MODULE_8:eq\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:MODULE_8:gt\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:MODULE_8:gt\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:MODULE_8:gte\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:MODULE_8:gte\:SIGNAL IS 2;
SIGNAL \IMU:BUART:sRX:MODULE_8:lte\ : bit;
ATTRIBUTE port_state_att of \IMU:BUART:sRX:MODULE_8:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL tmpOE__Soft_Kill_net_0 : bit;
SIGNAL tmpFB_0__Soft_Kill_net_0 : bit;
SIGNAL tmpIO_0__Soft_Kill_net_0 : bit;
TERMINAL tmpSIOVREF__Soft_Kill_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Soft_Kill_net_0 : bit;
SIGNAL \I2C:bI2C_UDB:sda_in_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:control_reg_7\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:control_reg_6\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:control_reg_5\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:control_reg_4\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:control_reg_3\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:control_reg_2\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_4\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_3\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_2\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_1\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_0\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_address_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:master_mode_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_lrb_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_byte_complete_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:scl_in_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:scl_in_last_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:scl_in_last2_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:sda_in_last_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:sda_in_last2_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:clkgen_tc1_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:lost_arb_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:lost_arb2_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:clkgen_tc2_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:contention1_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:bus_busy_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:clk_eq_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_scl_out_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_sda_out_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:slave_rst_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:master_rst_reg\\D\ : bit;
SIGNAL \Servo_0:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \Servo_0:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Servo_0:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Servo_0:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Servo_0:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Servo_0:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Servo_0:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Servo_0:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Servo_0:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Servo_0:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \Servo_0:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \Servo_0:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \Servo_0:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Servo_0:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Servo_0:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Servo_0:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Servo_0:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Servo_1:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \Servo_1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Servo_1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Servo_1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Servo_1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Servo_1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Servo_1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Servo_1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Servo_1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Servo_1:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \Servo_1:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \Servo_1:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \Servo_1:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Servo_1:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Servo_1:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Servo_1:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Servo_1:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Left_Encoder:Net_1251\\D\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Left_Encoder:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Left_Encoder:Net_1203\\D\ : bit;
SIGNAL \Left_Encoder:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \Left_Encoder:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \Left_Encoder:bQuadDec:state_2\\D\ : bit;
SIGNAL \Left_Encoder:bQuadDec:state_3\\D\ : bit;
SIGNAL \Left_Encoder:bQuadDec:state_1\\D\ : bit;
SIGNAL \Left_Encoder:bQuadDec:state_0\\D\ : bit;
SIGNAL \Right_Encoder:Net_1251\\D\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Right_Encoder:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Right_Encoder:Net_1203\\D\ : bit;
SIGNAL \Right_Encoder:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \Right_Encoder:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \Right_Encoder:bQuadDec:state_2\\D\ : bit;
SIGNAL \Right_Encoder:bQuadDec:state_3\\D\ : bit;
SIGNAL \Right_Encoder:bQuadDec:state_1\\D\ : bit;
SIGNAL \Right_Encoder:bQuadDec:state_0\\D\ : bit;
SIGNAL \IMU:BUART:reset_reg\\D\ : bit;
SIGNAL \IMU:BUART:txn\\D\ : bit;
SIGNAL \IMU:BUART:tx_state_1\\D\ : bit;
SIGNAL \IMU:BUART:tx_state_0\\D\ : bit;
SIGNAL \IMU:BUART:tx_state_2\\D\ : bit;
SIGNAL \IMU:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_411D : bit;
SIGNAL \IMU:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \IMU:BUART:tx_mark\\D\ : bit;
SIGNAL \IMU:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \IMU:BUART:rx_state_1\\D\ : bit;
SIGNAL \IMU:BUART:rx_state_0\\D\ : bit;
SIGNAL \IMU:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \IMU:BUART:rx_state_3\\D\ : bit;
SIGNAL \IMU:BUART:rx_state_2\\D\ : bit;
SIGNAL \IMU:BUART:rx_bitclk\\D\ : bit;
SIGNAL \IMU:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \IMU:BUART:pollcount_1\\D\ : bit;
SIGNAL \IMU:BUART:pollcount_0\\D\ : bit;
SIGNAL \IMU:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \IMU:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \IMU:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \IMU:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \IMU:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \IMU:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \IMU:BUART:rx_break_status\\D\ : bit;
SIGNAL \IMU:BUART:rx_address_detected\\D\ : bit;
SIGNAL \IMU:BUART:rx_last\\D\ : bit;
SIGNAL \IMU:BUART:rx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__ADC_In_net_0 <=  ('1') ;

\I2C:bI2C_UDB:status_5\ <= ((not \I2C:bI2C_UDB:sda_in_last2_reg\ and \I2C:bI2C_UDB:scl_in_reg\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:bI2C_UDB:scl_in_last2_reg\ and \I2C:bI2C_UDB:sda_in_last_reg\));

\I2C:bI2C_UDB:status_4\ <= (\I2C:bI2C_UDB:m_state_0\
	OR \I2C:bI2C_UDB:m_state_1\
	OR \I2C:bI2C_UDB:m_state_2\
	OR \I2C:bI2C_UDB:m_state_3\
	OR \I2C:bI2C_UDB:m_state_4\);

\I2C:bI2C_UDB:m_state_4\\D\ <= ((not \I2C:bI2C_UDB:tx_reg_empty\ and not \I2C:bI2C_UDB:control_reg_6\ and not \I2C:bI2C_UDB:control_reg_5\ and not \I2C:bI2C_UDB:control_reg_2\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb_reg\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb_reg\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:lost_arb2_reg\)
	OR (not \I2C:bI2C_UDB:control_reg_4\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\)
	OR (not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_4\));

\I2C:bI2C_UDB:m_state_3\\D\ <= ((not \I2C:bI2C_UDB:tx_reg_empty\ and not \I2C:bI2C_UDB:control_reg_6\ and not \I2C:bI2C_UDB:control_reg_5\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb_reg\ and \I2C:bI2C_UDB:control_reg_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb_reg\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\));

\I2C:bI2C_UDB:m_state_2\\D\ <= ((not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb2_reg\ and \I2C:bI2C_UDB:control_reg_4\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb_reg\ and \I2C:bI2C_UDB:control_reg_5\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb_reg\ and \I2C:bI2C_UDB:control_reg_6\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_2\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_2\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_2\)
	OR (not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_2\));

\I2C:bI2C_UDB:m_state_1\\D\ <= ((not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_1\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_1\)
	OR (not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_1\));

\I2C:bI2C_UDB:m_state_0\\D\ <= ((not \I2C:bI2C_UDB:control_reg_5\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb2_reg\ and \I2C:bI2C_UDB:control_reg_4\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:control_reg_7\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb_reg\ and \I2C:bI2C_UDB:control_reg_6\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_0\));

\I2C:bI2C_UDB:clkgen_tc1_reg\\D\ <= (\I2C:bI2C_UDB:cnt_reset\
	OR \I2C:bI2C_UDB:m_reset\
	OR \I2C:bI2C_UDB:clkgen_tc\);

\I2C:bI2C_UDB:clkgen_tc2_reg\\D\ <= (\I2C:bI2C_UDB:clkgen_tc1_reg\
	OR \I2C:bI2C_UDB:m_reset\);

\I2C:bI2C_UDB:m_byte_complete_reg\\D\ <= ((not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\)
	OR (not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_0\));

\I2C:bI2C_UDB:master_mode_reg\\D\ <= ((not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_2\ and \I2C:bI2C_UDB:m_state_2\)
	OR (not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_2\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_2\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_2\ and \I2C:bI2C_UDB:m_state_4\)
	OR (not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_2\ and \I2C:bI2C_UDB:m_state_1\));

\I2C:bI2C_UDB:m_lrb_reg\\D\ <= ((not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:Net_855\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:status_1\)
	OR (not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_1\)
	OR (not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_1\ and \I2C:bI2C_UDB:m_state_1\)
	OR (not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_1\ and \I2C:bI2C_UDB:m_state_2\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_1\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_1\));

\I2C:bI2C_UDB:contention1_reg\\D\ <= ((not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\));

\I2C:bI2C_UDB:lost_arb_reg\\D\ <= ((not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:lost_arb_reg\));

\I2C:bI2C_UDB:bus_busy_reg\\D\ <= ((not \I2C:bI2C_UDB:sda_in_last_reg\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:scl_in_reg\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:bI2C_UDB:scl_in_last2_reg\ and \I2C:bI2C_UDB:sda_in_last2_reg\)
	OR (not \I2C:bI2C_UDB:scl_in_last2_reg\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C:bI2C_UDB:scl_in_last_reg\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:sda_in_last2_reg\ and \I2C:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C:bI2C_UDB:sda_in_last_reg\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:bus_busy_reg\));

\I2C:bI2C_UDB:m_address_reg\\D\ <= ((not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_3\ and \I2C:bI2C_UDB:m_state_2\)
	OR (not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_3\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_3\ and \I2C:bI2C_UDB:m_state_4\)
	OR (not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_3\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_3\ and \I2C:bI2C_UDB:m_state_1\));

\I2C:bI2C_UDB:cnt_reset\ <= ((not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:scl_x_wire\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:scl_in_last_reg\)
	OR (not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:scl_x_wire\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:scl_in_last_reg\)
	OR (not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:scl_x_wire\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:scl_in_last_reg\)
	OR (not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:scl_x_wire\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:scl_in_last_reg\));

\I2C:bI2C_UDB:cs_addr_clkgen_1\ <= (\I2C:bI2C_UDB:cnt_reset\
	OR \I2C:bI2C_UDB:clkgen_tc\);

\I2C:bI2C_UDB:cs_addr_clkgen_0\ <= ((\I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clk_eq_reg\)
	OR (\I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clk_eq_reg\)
	OR (\I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:clk_eq_reg\)
	OR (\I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clk_eq_reg\)
	OR (\I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:clk_eq_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:clk_eq_reg\));

\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\ <= ((not \I2C:scl_x_wire\ and not \I2C:Net_854\)
	OR (\I2C:scl_x_wire\ and \I2C:Net_854\));

\I2C:bI2C_UDB:m_scl_out_reg\\D\ <= ((not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:cnt_reset\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and not \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:cnt_reset\ and \I2C:bI2C_UDB:clkgen_cl1\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:bI2C_UDB:cnt_reset\ and \I2C:bI2C_UDB:clkgen_cl1\ and \I2C:bI2C_UDB:m_state_4\)
	OR (not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:cnt_reset\ and \I2C:bI2C_UDB:clkgen_cl1\)
	OR (not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:cnt_reset\ and \I2C:bI2C_UDB:clkgen_cl1\)
	OR \I2C:bI2C_UDB:m_reset\);

\I2C:bI2C_UDB:m_sda_out_reg\\D\ <= ((not \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:shift_data_out\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C:bI2C_UDB:clkgen_tc2_reg\ and \I2C:sda_x_wire\)
	OR (\I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:lost_arb_reg\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C:bI2C_UDB:control_reg_4\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR \I2C:bI2C_UDB:m_reset\);

\I2C:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:clkgen_tc1_reg\));

\I2C:bI2C_UDB:cs_addr_shifter_0\ <= ((not \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_4\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\));

\I2C:bI2C_UDB:slave_rst_reg\\D\ <= ((not \I2C:bI2C_UDB:sda_in_last_reg\ and \I2C:bI2C_UDB:scl_in_reg\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:bI2C_UDB:scl_in_last2_reg\ and \I2C:bI2C_UDB:sda_in_last2_reg\)
	OR not \I2C:bI2C_UDB:control_0\);

\I2C:bI2C_UDB:master_rst_reg\\D\ <= (not \I2C:bI2C_UDB:control_1\);

\Servo_0:PWMUDB:sc_kill_tmp\\D\ <= (not \Servo_0:PWMUDB:tc_i\);

\Servo_0:PWMUDB:dith_count_1\\D\ <= ((not \Servo_0:PWMUDB:dith_count_1\ and \Servo_0:PWMUDB:tc_i\ and \Servo_0:PWMUDB:dith_count_0\)
	OR (not \Servo_0:PWMUDB:dith_count_0\ and \Servo_0:PWMUDB:dith_count_1\)
	OR (not \Servo_0:PWMUDB:tc_i\ and \Servo_0:PWMUDB:dith_count_1\));

\Servo_0:PWMUDB:dith_count_0\\D\ <= ((not \Servo_0:PWMUDB:dith_count_0\ and \Servo_0:PWMUDB:tc_i\)
	OR (not \Servo_0:PWMUDB:tc_i\ and \Servo_0:PWMUDB:dith_count_0\));

\Servo_0:PWMUDB:pwm1_i\ <= ((\Servo_0:PWMUDB:ctrl_enable\ and \Servo_0:PWMUDB:compare1\));

\Servo_0:PWMUDB:pwm2_i\ <= ((\Servo_0:PWMUDB:ctrl_enable\ and \Servo_0:PWMUDB:compare2\));

\Servo_0:PWMUDB:status_5\ <= (not \Servo_0:PWMUDB:final_kill_reg\);

\Servo_0:PWMUDB:cmp1_status\ <= ((not \Servo_0:PWMUDB:prevCompare1\ and \Servo_0:PWMUDB:compare1\));

\Servo_0:PWMUDB:cmp2_status\ <= ((not \Servo_0:PWMUDB:prevCompare2\ and \Servo_0:PWMUDB:compare2\));

\Servo_1:PWMUDB:sc_kill_tmp\\D\ <= (not \Servo_1:PWMUDB:tc_i\);

\Servo_1:PWMUDB:dith_count_1\\D\ <= ((not \Servo_1:PWMUDB:dith_count_1\ and \Servo_1:PWMUDB:tc_i\ and \Servo_1:PWMUDB:dith_count_0\)
	OR (not \Servo_1:PWMUDB:dith_count_0\ and \Servo_1:PWMUDB:dith_count_1\)
	OR (not \Servo_1:PWMUDB:tc_i\ and \Servo_1:PWMUDB:dith_count_1\));

\Servo_1:PWMUDB:dith_count_0\\D\ <= ((not \Servo_1:PWMUDB:dith_count_0\ and \Servo_1:PWMUDB:tc_i\)
	OR (not \Servo_1:PWMUDB:tc_i\ and \Servo_1:PWMUDB:dith_count_0\));

\Servo_1:PWMUDB:pwm1_i\ <= ((\Servo_1:PWMUDB:ctrl_enable\ and \Servo_1:PWMUDB:compare1\));

\Servo_1:PWMUDB:pwm2_i\ <= ((\Servo_1:PWMUDB:ctrl_enable\ and \Servo_1:PWMUDB:compare2\));

\Servo_1:PWMUDB:status_5\ <= (not \Servo_1:PWMUDB:final_kill_reg\);

\Servo_1:PWMUDB:cmp1_status\ <= ((not \Servo_1:PWMUDB:prevCompare1\ and \Servo_1:PWMUDB:compare1\));

\Servo_1:PWMUDB:cmp2_status\ <= ((not \Servo_1:PWMUDB:prevCompare2\ and \Servo_1:PWMUDB:compare2\));

\Left_Encoder:Cnt16:CounterUDB:reload\ <= (\Left_Encoder:Cnt16:CounterUDB:underflow\
	OR \Left_Encoder:Cnt16:CounterUDB:overflow\
	OR \Left_Encoder:Net_1260\);

\Left_Encoder:Cnt16:CounterUDB:status_0\ <= ((not \Left_Encoder:Cnt16:CounterUDB:prevCompare\ and \Left_Encoder:Cnt16:CounterUDB:cmp_out_i\));

\Left_Encoder:Cnt16:CounterUDB:status_2\ <= ((not \Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\ and \Left_Encoder:Cnt16:CounterUDB:overflow\));

\Left_Encoder:Cnt16:CounterUDB:status_3\ <= ((not \Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\ and \Left_Encoder:Cnt16:CounterUDB:underflow\));

\Left_Encoder:Cnt16:CounterUDB:tc_i\ <= (\Left_Encoder:Cnt16:CounterUDB:underflow\
	OR \Left_Encoder:Cnt16:CounterUDB:overflow\);

\Left_Encoder:Cnt16:CounterUDB:count_enable\ <= ((not \Left_Encoder:Cnt16:CounterUDB:count_stored_i\ and \Left_Encoder:Cnt16:CounterUDB:control_7\ and \Left_Encoder:Net_1203\));

\Left_Encoder:bQuadDec:quad_A_filt\\D\ <= ((\Left_Encoder:bQuadDec:quad_A_delayed_0\ and \Left_Encoder:bQuadDec:quad_A_delayed_1\ and \Left_Encoder:bQuadDec:quad_A_delayed_2\)
	OR (\Left_Encoder:bQuadDec:quad_A_delayed_2\ and \Left_Encoder:bQuadDec:quad_A_filt\)
	OR (\Left_Encoder:bQuadDec:quad_A_delayed_1\ and \Left_Encoder:bQuadDec:quad_A_filt\)
	OR (\Left_Encoder:bQuadDec:quad_A_delayed_0\ and \Left_Encoder:bQuadDec:quad_A_filt\));

\Left_Encoder:bQuadDec:quad_B_filt\\D\ <= ((\Left_Encoder:bQuadDec:quad_B_delayed_0\ and \Left_Encoder:bQuadDec:quad_B_delayed_1\ and \Left_Encoder:bQuadDec:quad_B_delayed_2\)
	OR (\Left_Encoder:bQuadDec:quad_B_delayed_2\ and \Left_Encoder:bQuadDec:quad_B_filt\)
	OR (\Left_Encoder:bQuadDec:quad_B_delayed_1\ and \Left_Encoder:bQuadDec:quad_B_filt\)
	OR (\Left_Encoder:bQuadDec:quad_B_delayed_0\ and \Left_Encoder:bQuadDec:quad_B_filt\));

\Left_Encoder:bQuadDec:state_3\\D\ <= ((not \Left_Encoder:Net_1260\ and not \Left_Encoder:bQuadDec:quad_A_filt\ and not \Left_Encoder:bQuadDec:error\ and not \Left_Encoder:bQuadDec:state_0\ and \Left_Encoder:bQuadDec:quad_B_filt\ and \Left_Encoder:bQuadDec:state_1\)
	OR (not \Left_Encoder:Net_1260\ and not \Left_Encoder:bQuadDec:quad_B_filt\ and not \Left_Encoder:bQuadDec:error\ and not \Left_Encoder:bQuadDec:state_1\ and \Left_Encoder:bQuadDec:quad_A_filt\ and \Left_Encoder:bQuadDec:state_0\)
	OR (not \Left_Encoder:Net_1260\ and not \Left_Encoder:bQuadDec:quad_A_filt\ and not \Left_Encoder:bQuadDec:quad_B_filt\ and not \Left_Encoder:bQuadDec:error\ and \Left_Encoder:bQuadDec:state_1\ and \Left_Encoder:bQuadDec:state_0\)
	OR (not \Left_Encoder:bQuadDec:error\ and not \Left_Encoder:bQuadDec:state_1\ and not \Left_Encoder:bQuadDec:state_0\ and \Left_Encoder:bQuadDec:quad_A_filt\ and \Left_Encoder:bQuadDec:quad_B_filt\));

\Left_Encoder:bQuadDec:state_2\\D\ <= ((\Left_Encoder:bQuadDec:error\ and \Left_Encoder:bQuadDec:state_0\)
	OR (\Left_Encoder:Net_1260\ and \Left_Encoder:bQuadDec:state_0\)
	OR (\Left_Encoder:bQuadDec:error\ and \Left_Encoder:bQuadDec:state_1\)
	OR (\Left_Encoder:Net_1260\ and \Left_Encoder:bQuadDec:state_1\)
	OR (\Left_Encoder:Net_1260\ and \Left_Encoder:bQuadDec:error\));

\Left_Encoder:bQuadDec:state_1\\D\ <= ((not \Left_Encoder:bQuadDec:quad_B_filt\ and not \Left_Encoder:bQuadDec:error\ and not \Left_Encoder:bQuadDec:state_1\ and not \Left_Encoder:bQuadDec:state_0\ and \Left_Encoder:bQuadDec:quad_A_filt\)
	OR (not \Left_Encoder:Net_1260\ and not \Left_Encoder:bQuadDec:state_1\ and not \Left_Encoder:bQuadDec:state_0\ and \Left_Encoder:bQuadDec:quad_A_filt\ and \Left_Encoder:bQuadDec:error\)
	OR (not \Left_Encoder:Net_1260\ and not \Left_Encoder:bQuadDec:error\ and \Left_Encoder:bQuadDec:quad_A_filt\ and \Left_Encoder:bQuadDec:quad_B_filt\ and \Left_Encoder:bQuadDec:state_0\)
	OR (not \Left_Encoder:Net_1260\ and not \Left_Encoder:bQuadDec:error\ and \Left_Encoder:bQuadDec:quad_A_filt\ and \Left_Encoder:bQuadDec:state_1\));

\Left_Encoder:bQuadDec:state_0\\D\ <= ((not \Left_Encoder:bQuadDec:quad_A_filt\ and not \Left_Encoder:bQuadDec:error\ and not \Left_Encoder:bQuadDec:state_1\ and not \Left_Encoder:bQuadDec:state_0\ and \Left_Encoder:bQuadDec:quad_B_filt\)
	OR (not \Left_Encoder:Net_1260\ and not \Left_Encoder:bQuadDec:state_1\ and not \Left_Encoder:bQuadDec:state_0\ and \Left_Encoder:bQuadDec:quad_B_filt\ and \Left_Encoder:bQuadDec:error\)
	OR (not \Left_Encoder:Net_1260\ and not \Left_Encoder:bQuadDec:error\ and \Left_Encoder:bQuadDec:quad_A_filt\ and \Left_Encoder:bQuadDec:quad_B_filt\ and \Left_Encoder:bQuadDec:state_1\)
	OR (not \Left_Encoder:Net_1260\ and not \Left_Encoder:bQuadDec:error\ and \Left_Encoder:bQuadDec:quad_B_filt\ and \Left_Encoder:bQuadDec:state_0\));

\Left_Encoder:Net_1251\\D\ <= ((not \Left_Encoder:Net_1260\ and not \Left_Encoder:bQuadDec:quad_B_filt\ and not \Left_Encoder:bQuadDec:error\ and \Left_Encoder:bQuadDec:quad_A_filt\ and \Left_Encoder:bQuadDec:state_1\ and \Left_Encoder:bQuadDec:state_0\)
	OR (not \Left_Encoder:Net_1260\ and not \Left_Encoder:bQuadDec:quad_A_filt\ and not \Left_Encoder:bQuadDec:quad_B_filt\ and not \Left_Encoder:bQuadDec:error\ and not \Left_Encoder:bQuadDec:state_0\ and \Left_Encoder:bQuadDec:state_1\)
	OR (not \Left_Encoder:Net_1260\ and not \Left_Encoder:bQuadDec:error\ and not \Left_Encoder:bQuadDec:state_1\ and \Left_Encoder:bQuadDec:quad_A_filt\ and \Left_Encoder:bQuadDec:quad_B_filt\ and \Left_Encoder:bQuadDec:state_0\)
	OR (not \Left_Encoder:Net_1260\ and not \Left_Encoder:bQuadDec:state_1\ and not \Left_Encoder:bQuadDec:state_0\ and \Left_Encoder:Net_1251\ and \Left_Encoder:bQuadDec:error\)
	OR (not \Left_Encoder:bQuadDec:quad_A_filt\ and not \Left_Encoder:bQuadDec:error\ and not \Left_Encoder:bQuadDec:state_1\ and not \Left_Encoder:bQuadDec:state_0\ and \Left_Encoder:bQuadDec:quad_B_filt\)
	OR (not \Left_Encoder:Net_1260\ and not \Left_Encoder:bQuadDec:error\ and \Left_Encoder:Net_1251\ and \Left_Encoder:bQuadDec:quad_A_filt\ and \Left_Encoder:bQuadDec:state_0\)
	OR (not \Left_Encoder:Net_1260\ and not \Left_Encoder:bQuadDec:quad_B_filt\ and not \Left_Encoder:bQuadDec:error\ and \Left_Encoder:Net_1251\ and \Left_Encoder:bQuadDec:state_1\)
	OR (not \Left_Encoder:bQuadDec:error\ and not \Left_Encoder:bQuadDec:state_1\ and not \Left_Encoder:bQuadDec:state_0\ and \Left_Encoder:Net_1251\ and \Left_Encoder:bQuadDec:quad_B_filt\)
	OR (not \Left_Encoder:bQuadDec:quad_A_filt\ and not \Left_Encoder:bQuadDec:error\ and not \Left_Encoder:bQuadDec:state_1\ and not \Left_Encoder:bQuadDec:state_0\ and \Left_Encoder:Net_1251\)
	OR (not \Left_Encoder:Net_1260\ and not \Left_Encoder:bQuadDec:quad_A_filt\ and not \Left_Encoder:bQuadDec:error\ and not \Left_Encoder:bQuadDec:state_0\ and \Left_Encoder:Net_1251\)
	OR (not \Left_Encoder:Net_1260\ and not \Left_Encoder:bQuadDec:error\ and not \Left_Encoder:bQuadDec:state_1\ and \Left_Encoder:Net_1251\ and \Left_Encoder:bQuadDec:quad_B_filt\));

\Left_Encoder:Net_1203\\D\ <= ((not \Left_Encoder:Net_1260\ and not \Left_Encoder:bQuadDec:state_1\ and not \Left_Encoder:bQuadDec:state_0\ and \Left_Encoder:Net_1203\ and \Left_Encoder:bQuadDec:error\)
	OR (not \Left_Encoder:Net_1260\ and not \Left_Encoder:bQuadDec:quad_B_filt\ and not \Left_Encoder:bQuadDec:error\ and \Left_Encoder:bQuadDec:quad_A_filt\ and \Left_Encoder:bQuadDec:state_1\ and \Left_Encoder:bQuadDec:state_0\)
	OR (not \Left_Encoder:Net_1260\ and not \Left_Encoder:bQuadDec:quad_A_filt\ and not \Left_Encoder:bQuadDec:error\ and \Left_Encoder:bQuadDec:quad_B_filt\ and \Left_Encoder:bQuadDec:state_1\ and \Left_Encoder:bQuadDec:state_0\)
	OR (not \Left_Encoder:Net_1260\ and not \Left_Encoder:bQuadDec:quad_A_filt\ and not \Left_Encoder:bQuadDec:quad_B_filt\ and not \Left_Encoder:bQuadDec:error\ and not \Left_Encoder:bQuadDec:state_0\ and \Left_Encoder:bQuadDec:state_1\)
	OR (not \Left_Encoder:Net_1260\ and not \Left_Encoder:bQuadDec:error\ and not \Left_Encoder:bQuadDec:state_0\ and \Left_Encoder:bQuadDec:quad_A_filt\ and \Left_Encoder:bQuadDec:quad_B_filt\ and \Left_Encoder:bQuadDec:state_1\)
	OR (not \Left_Encoder:Net_1260\ and not \Left_Encoder:bQuadDec:quad_A_filt\ and not \Left_Encoder:bQuadDec:quad_B_filt\ and not \Left_Encoder:bQuadDec:error\ and not \Left_Encoder:bQuadDec:state_1\ and \Left_Encoder:bQuadDec:state_0\)
	OR (not \Left_Encoder:Net_1260\ and not \Left_Encoder:bQuadDec:error\ and not \Left_Encoder:bQuadDec:state_1\ and \Left_Encoder:bQuadDec:quad_A_filt\ and \Left_Encoder:bQuadDec:quad_B_filt\ and \Left_Encoder:bQuadDec:state_0\)
	OR (not \Left_Encoder:bQuadDec:quad_B_filt\ and not \Left_Encoder:bQuadDec:error\ and not \Left_Encoder:bQuadDec:state_1\ and not \Left_Encoder:bQuadDec:state_0\ and \Left_Encoder:bQuadDec:quad_A_filt\)
	OR (not \Left_Encoder:bQuadDec:quad_A_filt\ and not \Left_Encoder:bQuadDec:error\ and not \Left_Encoder:bQuadDec:state_1\ and not \Left_Encoder:bQuadDec:state_0\ and \Left_Encoder:bQuadDec:quad_B_filt\));

\Left_Encoder:Net_530\ <= ((\Left_Encoder:Net_1210\ and \Left_Encoder:Net_1251\));

\Left_Encoder:Net_611\ <= ((not \Left_Encoder:Net_1251\ and \Left_Encoder:Net_1210\));

\Right_Encoder:Cnt16:CounterUDB:reload\ <= (\Right_Encoder:Cnt16:CounterUDB:underflow\
	OR \Right_Encoder:Cnt16:CounterUDB:overflow\
	OR \Right_Encoder:Net_1260\);

\Right_Encoder:Cnt16:CounterUDB:status_0\ <= ((not \Right_Encoder:Cnt16:CounterUDB:prevCompare\ and \Right_Encoder:Cnt16:CounterUDB:cmp_out_i\));

\Right_Encoder:Cnt16:CounterUDB:status_2\ <= ((not \Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\ and \Right_Encoder:Cnt16:CounterUDB:overflow\));

\Right_Encoder:Cnt16:CounterUDB:status_3\ <= ((not \Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\ and \Right_Encoder:Cnt16:CounterUDB:underflow\));

\Right_Encoder:Cnt16:CounterUDB:tc_i\ <= (\Right_Encoder:Cnt16:CounterUDB:underflow\
	OR \Right_Encoder:Cnt16:CounterUDB:overflow\);

\Right_Encoder:Cnt16:CounterUDB:count_enable\ <= ((not \Right_Encoder:Cnt16:CounterUDB:count_stored_i\ and \Right_Encoder:Cnt16:CounterUDB:control_7\ and \Right_Encoder:Net_1203\));

\Right_Encoder:bQuadDec:quad_A_filt\\D\ <= ((\Right_Encoder:bQuadDec:quad_A_delayed_0\ and \Right_Encoder:bQuadDec:quad_A_delayed_1\ and \Right_Encoder:bQuadDec:quad_A_delayed_2\)
	OR (\Right_Encoder:bQuadDec:quad_A_delayed_2\ and \Right_Encoder:bQuadDec:quad_A_filt\)
	OR (\Right_Encoder:bQuadDec:quad_A_delayed_1\ and \Right_Encoder:bQuadDec:quad_A_filt\)
	OR (\Right_Encoder:bQuadDec:quad_A_delayed_0\ and \Right_Encoder:bQuadDec:quad_A_filt\));

\Right_Encoder:bQuadDec:quad_B_filt\\D\ <= ((\Right_Encoder:bQuadDec:quad_B_delayed_0\ and \Right_Encoder:bQuadDec:quad_B_delayed_1\ and \Right_Encoder:bQuadDec:quad_B_delayed_2\)
	OR (\Right_Encoder:bQuadDec:quad_B_delayed_2\ and \Right_Encoder:bQuadDec:quad_B_filt\)
	OR (\Right_Encoder:bQuadDec:quad_B_delayed_1\ and \Right_Encoder:bQuadDec:quad_B_filt\)
	OR (\Right_Encoder:bQuadDec:quad_B_delayed_0\ and \Right_Encoder:bQuadDec:quad_B_filt\));

\Right_Encoder:bQuadDec:state_3\\D\ <= ((not \Right_Encoder:Net_1260\ and not \Right_Encoder:bQuadDec:quad_A_filt\ and not \Right_Encoder:bQuadDec:error\ and not \Right_Encoder:bQuadDec:state_0\ and \Right_Encoder:bQuadDec:quad_B_filt\ and \Right_Encoder:bQuadDec:state_1\)
	OR (not \Right_Encoder:Net_1260\ and not \Right_Encoder:bQuadDec:quad_B_filt\ and not \Right_Encoder:bQuadDec:error\ and not \Right_Encoder:bQuadDec:state_1\ and \Right_Encoder:bQuadDec:quad_A_filt\ and \Right_Encoder:bQuadDec:state_0\)
	OR (not \Right_Encoder:Net_1260\ and not \Right_Encoder:bQuadDec:quad_A_filt\ and not \Right_Encoder:bQuadDec:quad_B_filt\ and not \Right_Encoder:bQuadDec:error\ and \Right_Encoder:bQuadDec:state_1\ and \Right_Encoder:bQuadDec:state_0\)
	OR (not \Right_Encoder:bQuadDec:error\ and not \Right_Encoder:bQuadDec:state_1\ and not \Right_Encoder:bQuadDec:state_0\ and \Right_Encoder:bQuadDec:quad_A_filt\ and \Right_Encoder:bQuadDec:quad_B_filt\));

\Right_Encoder:bQuadDec:state_2\\D\ <= ((\Right_Encoder:bQuadDec:error\ and \Right_Encoder:bQuadDec:state_0\)
	OR (\Right_Encoder:Net_1260\ and \Right_Encoder:bQuadDec:state_0\)
	OR (\Right_Encoder:bQuadDec:error\ and \Right_Encoder:bQuadDec:state_1\)
	OR (\Right_Encoder:Net_1260\ and \Right_Encoder:bQuadDec:state_1\)
	OR (\Right_Encoder:Net_1260\ and \Right_Encoder:bQuadDec:error\));

\Right_Encoder:bQuadDec:state_1\\D\ <= ((not \Right_Encoder:bQuadDec:quad_B_filt\ and not \Right_Encoder:bQuadDec:error\ and not \Right_Encoder:bQuadDec:state_1\ and not \Right_Encoder:bQuadDec:state_0\ and \Right_Encoder:bQuadDec:quad_A_filt\)
	OR (not \Right_Encoder:Net_1260\ and not \Right_Encoder:bQuadDec:state_1\ and not \Right_Encoder:bQuadDec:state_0\ and \Right_Encoder:bQuadDec:quad_A_filt\ and \Right_Encoder:bQuadDec:error\)
	OR (not \Right_Encoder:Net_1260\ and not \Right_Encoder:bQuadDec:error\ and \Right_Encoder:bQuadDec:quad_A_filt\ and \Right_Encoder:bQuadDec:quad_B_filt\ and \Right_Encoder:bQuadDec:state_0\)
	OR (not \Right_Encoder:Net_1260\ and not \Right_Encoder:bQuadDec:error\ and \Right_Encoder:bQuadDec:quad_A_filt\ and \Right_Encoder:bQuadDec:state_1\));

\Right_Encoder:bQuadDec:state_0\\D\ <= ((not \Right_Encoder:bQuadDec:quad_A_filt\ and not \Right_Encoder:bQuadDec:error\ and not \Right_Encoder:bQuadDec:state_1\ and not \Right_Encoder:bQuadDec:state_0\ and \Right_Encoder:bQuadDec:quad_B_filt\)
	OR (not \Right_Encoder:Net_1260\ and not \Right_Encoder:bQuadDec:state_1\ and not \Right_Encoder:bQuadDec:state_0\ and \Right_Encoder:bQuadDec:quad_B_filt\ and \Right_Encoder:bQuadDec:error\)
	OR (not \Right_Encoder:Net_1260\ and not \Right_Encoder:bQuadDec:error\ and \Right_Encoder:bQuadDec:quad_A_filt\ and \Right_Encoder:bQuadDec:quad_B_filt\ and \Right_Encoder:bQuadDec:state_1\)
	OR (not \Right_Encoder:Net_1260\ and not \Right_Encoder:bQuadDec:error\ and \Right_Encoder:bQuadDec:quad_B_filt\ and \Right_Encoder:bQuadDec:state_0\));

\Right_Encoder:Net_1251\\D\ <= ((not \Right_Encoder:Net_1260\ and not \Right_Encoder:bQuadDec:quad_B_filt\ and not \Right_Encoder:bQuadDec:error\ and \Right_Encoder:bQuadDec:quad_A_filt\ and \Right_Encoder:bQuadDec:state_1\ and \Right_Encoder:bQuadDec:state_0\)
	OR (not \Right_Encoder:Net_1260\ and not \Right_Encoder:bQuadDec:quad_A_filt\ and not \Right_Encoder:bQuadDec:quad_B_filt\ and not \Right_Encoder:bQuadDec:error\ and not \Right_Encoder:bQuadDec:state_0\ and \Right_Encoder:bQuadDec:state_1\)
	OR (not \Right_Encoder:Net_1260\ and not \Right_Encoder:bQuadDec:error\ and not \Right_Encoder:bQuadDec:state_1\ and \Right_Encoder:bQuadDec:quad_A_filt\ and \Right_Encoder:bQuadDec:quad_B_filt\ and \Right_Encoder:bQuadDec:state_0\)
	OR (not \Right_Encoder:Net_1260\ and not \Right_Encoder:bQuadDec:state_1\ and not \Right_Encoder:bQuadDec:state_0\ and \Right_Encoder:Net_1251\ and \Right_Encoder:bQuadDec:error\)
	OR (not \Right_Encoder:bQuadDec:quad_A_filt\ and not \Right_Encoder:bQuadDec:error\ and not \Right_Encoder:bQuadDec:state_1\ and not \Right_Encoder:bQuadDec:state_0\ and \Right_Encoder:bQuadDec:quad_B_filt\)
	OR (not \Right_Encoder:Net_1260\ and not \Right_Encoder:bQuadDec:error\ and \Right_Encoder:Net_1251\ and \Right_Encoder:bQuadDec:quad_A_filt\ and \Right_Encoder:bQuadDec:state_0\)
	OR (not \Right_Encoder:Net_1260\ and not \Right_Encoder:bQuadDec:quad_B_filt\ and not \Right_Encoder:bQuadDec:error\ and \Right_Encoder:Net_1251\ and \Right_Encoder:bQuadDec:state_1\)
	OR (not \Right_Encoder:bQuadDec:error\ and not \Right_Encoder:bQuadDec:state_1\ and not \Right_Encoder:bQuadDec:state_0\ and \Right_Encoder:Net_1251\ and \Right_Encoder:bQuadDec:quad_B_filt\)
	OR (not \Right_Encoder:bQuadDec:quad_A_filt\ and not \Right_Encoder:bQuadDec:error\ and not \Right_Encoder:bQuadDec:state_1\ and not \Right_Encoder:bQuadDec:state_0\ and \Right_Encoder:Net_1251\)
	OR (not \Right_Encoder:Net_1260\ and not \Right_Encoder:bQuadDec:quad_A_filt\ and not \Right_Encoder:bQuadDec:error\ and not \Right_Encoder:bQuadDec:state_0\ and \Right_Encoder:Net_1251\)
	OR (not \Right_Encoder:Net_1260\ and not \Right_Encoder:bQuadDec:error\ and not \Right_Encoder:bQuadDec:state_1\ and \Right_Encoder:Net_1251\ and \Right_Encoder:bQuadDec:quad_B_filt\));

\Right_Encoder:Net_1203\\D\ <= ((not \Right_Encoder:Net_1260\ and not \Right_Encoder:bQuadDec:state_1\ and not \Right_Encoder:bQuadDec:state_0\ and \Right_Encoder:Net_1203\ and \Right_Encoder:bQuadDec:error\)
	OR (not \Right_Encoder:Net_1260\ and not \Right_Encoder:bQuadDec:quad_B_filt\ and not \Right_Encoder:bQuadDec:error\ and \Right_Encoder:bQuadDec:quad_A_filt\ and \Right_Encoder:bQuadDec:state_1\ and \Right_Encoder:bQuadDec:state_0\)
	OR (not \Right_Encoder:Net_1260\ and not \Right_Encoder:bQuadDec:quad_A_filt\ and not \Right_Encoder:bQuadDec:error\ and \Right_Encoder:bQuadDec:quad_B_filt\ and \Right_Encoder:bQuadDec:state_1\ and \Right_Encoder:bQuadDec:state_0\)
	OR (not \Right_Encoder:Net_1260\ and not \Right_Encoder:bQuadDec:quad_A_filt\ and not \Right_Encoder:bQuadDec:quad_B_filt\ and not \Right_Encoder:bQuadDec:error\ and not \Right_Encoder:bQuadDec:state_0\ and \Right_Encoder:bQuadDec:state_1\)
	OR (not \Right_Encoder:Net_1260\ and not \Right_Encoder:bQuadDec:error\ and not \Right_Encoder:bQuadDec:state_0\ and \Right_Encoder:bQuadDec:quad_A_filt\ and \Right_Encoder:bQuadDec:quad_B_filt\ and \Right_Encoder:bQuadDec:state_1\)
	OR (not \Right_Encoder:Net_1260\ and not \Right_Encoder:bQuadDec:quad_A_filt\ and not \Right_Encoder:bQuadDec:quad_B_filt\ and not \Right_Encoder:bQuadDec:error\ and not \Right_Encoder:bQuadDec:state_1\ and \Right_Encoder:bQuadDec:state_0\)
	OR (not \Right_Encoder:Net_1260\ and not \Right_Encoder:bQuadDec:error\ and not \Right_Encoder:bQuadDec:state_1\ and \Right_Encoder:bQuadDec:quad_A_filt\ and \Right_Encoder:bQuadDec:quad_B_filt\ and \Right_Encoder:bQuadDec:state_0\)
	OR (not \Right_Encoder:bQuadDec:quad_B_filt\ and not \Right_Encoder:bQuadDec:error\ and not \Right_Encoder:bQuadDec:state_1\ and not \Right_Encoder:bQuadDec:state_0\ and \Right_Encoder:bQuadDec:quad_A_filt\)
	OR (not \Right_Encoder:bQuadDec:quad_A_filt\ and not \Right_Encoder:bQuadDec:error\ and not \Right_Encoder:bQuadDec:state_1\ and not \Right_Encoder:bQuadDec:state_0\ and \Right_Encoder:bQuadDec:quad_B_filt\));

\Right_Encoder:Net_530\ <= ((\Right_Encoder:Net_1210\ and \Right_Encoder:Net_1251\));

\Right_Encoder:Net_611\ <= ((not \Right_Encoder:Net_1251\ and \Right_Encoder:Net_1210\));

Net_386 <= (not \IMU:BUART:txn\);

\IMU:BUART:counter_load_not\ <= ((not \IMU:BUART:tx_bitclk\ and \IMU:BUART:tx_state_2\)
	OR \IMU:BUART:tx_state_0\
	OR \IMU:BUART:tx_state_1\);

\IMU:BUART:tx_bitclk_enable_pre\ <= (not \IMU:BUART:tx_bitclk_dp\);

\IMU:BUART:tx_status_0\ <= ((not \IMU:BUART:tx_state_1\ and not \IMU:BUART:tx_state_0\ and \IMU:BUART:tx_fifo_empty\ and \IMU:BUART:tx_state_2\ and \IMU:BUART:tx_bitclk\));

\IMU:BUART:tx_status_2\ <= (not \IMU:BUART:tx_fifo_notfull\);

\IMU:BUART:tx_mark\\D\ <= ((not \IMU:BUART:reset_reg\ and \IMU:BUART:tx_mark\));

\IMU:BUART:tx_state_2\\D\ <= ((not \IMU:BUART:reset_reg\ and not \IMU:BUART:tx_state_2\ and not \IMU:BUART:tx_counter_dp\ and \IMU:BUART:tx_state_1\ and \IMU:BUART:tx_bitclk\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:tx_state_2\ and \IMU:BUART:tx_state_1\ and \IMU:BUART:tx_state_0\ and \IMU:BUART:tx_bitclk\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:tx_state_1\ and \IMU:BUART:tx_state_0\ and \IMU:BUART:tx_state_2\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:tx_state_0\ and \IMU:BUART:tx_state_1\ and \IMU:BUART:tx_state_2\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:tx_bitclk\ and \IMU:BUART:tx_state_2\));

\IMU:BUART:tx_state_1\\D\ <= ((not \IMU:BUART:reset_reg\ and not \IMU:BUART:tx_state_1\ and not \IMU:BUART:tx_state_2\ and \IMU:BUART:tx_state_0\ and \IMU:BUART:tx_bitclk\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:tx_state_0\ and \IMU:BUART:tx_state_1\ and \IMU:BUART:tx_counter_dp\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:tx_state_0\ and \IMU:BUART:tx_state_1\ and \IMU:BUART:tx_state_2\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:tx_bitclk\ and \IMU:BUART:tx_state_1\));

\IMU:BUART:tx_state_0\\D\ <= ((not \IMU:BUART:reset_reg\ and not \IMU:BUART:tx_state_1\ and not \IMU:BUART:tx_fifo_empty\ and not \IMU:BUART:tx_state_2\ and not \IMU:BUART:tx_bitclk\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:tx_state_1\ and not \IMU:BUART:tx_state_0\ and not \IMU:BUART:tx_fifo_empty\ and \IMU:BUART:tx_bitclk\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:tx_fifo_empty\ and \IMU:BUART:tx_state_0\ and \IMU:BUART:tx_state_2\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:tx_state_1\ and \IMU:BUART:tx_state_0\ and \IMU:BUART:tx_state_2\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:tx_bitclk\ and \IMU:BUART:tx_state_0\));

\IMU:BUART:txn\\D\ <= ((not \IMU:BUART:reset_reg\ and not \IMU:BUART:tx_state_0\ and not \IMU:BUART:tx_shift_out\ and not \IMU:BUART:tx_state_2\ and \IMU:BUART:tx_state_1\ and \IMU:BUART:tx_bitclk\ and \IMU:BUART:tx_counter_dp\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:tx_state_1\ and not \IMU:BUART:tx_state_2\ and not \IMU:BUART:tx_bitclk\ and \IMU:BUART:tx_state_0\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:tx_state_1\ and not \IMU:BUART:tx_shift_out\ and not \IMU:BUART:tx_state_2\ and \IMU:BUART:tx_state_0\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:tx_bitclk\ and \IMU:BUART:txn\ and \IMU:BUART:tx_state_1\)
	OR (not \IMU:BUART:reset_reg\ and \IMU:BUART:txn\ and \IMU:BUART:tx_state_2\));

\IMU:BUART:tx_parity_bit\\D\ <= ((not \IMU:BUART:tx_state_0\ and \IMU:BUART:txn\ and \IMU:BUART:tx_parity_bit\)
	OR (not \IMU:BUART:tx_state_1\ and not \IMU:BUART:tx_state_0\ and \IMU:BUART:tx_parity_bit\)
	OR \IMU:BUART:tx_parity_bit\);

\IMU:BUART:rx_counter_load\ <= ((not \IMU:BUART:rx_state_1\ and not \IMU:BUART:rx_state_0\ and not \IMU:BUART:rx_state_3\ and not \IMU:BUART:rx_state_2\));

\IMU:BUART:rx_bitclk_pre\ <= ((not \IMU:BUART:rx_count_2\ and not \IMU:BUART:rx_count_1\ and not \IMU:BUART:rx_count_0\));

\IMU:BUART:rx_state_stop1_reg\\D\ <= (not \IMU:BUART:rx_state_2\
	OR not \IMU:BUART:rx_state_3\
	OR \IMU:BUART:rx_state_0\
	OR \IMU:BUART:rx_state_1\);

\IMU:BUART:pollcount_1\\D\ <= ((not \IMU:BUART:reset_reg\ and not \IMU:BUART:rx_count_2\ and not \IMU:BUART:rx_count_0\ and not \IMU:BUART:pollcount_1\ and Net_391 and \IMU:BUART:pollcount_0\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:rx_count_2\ and not \IMU:BUART:rx_count_1\ and not \IMU:BUART:pollcount_1\ and Net_391 and \IMU:BUART:pollcount_0\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:rx_count_2\ and not \IMU:BUART:rx_count_0\ and not \IMU:BUART:pollcount_0\ and \IMU:BUART:pollcount_1\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:rx_count_2\ and not \IMU:BUART:rx_count_1\ and not \IMU:BUART:pollcount_0\ and \IMU:BUART:pollcount_1\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:rx_count_2\ and not \IMU:BUART:rx_count_0\ and not Net_391 and \IMU:BUART:pollcount_1\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:rx_count_2\ and not \IMU:BUART:rx_count_1\ and not Net_391 and \IMU:BUART:pollcount_1\));

\IMU:BUART:pollcount_0\\D\ <= ((not \IMU:BUART:reset_reg\ and not \IMU:BUART:rx_count_2\ and not \IMU:BUART:rx_count_0\ and not \IMU:BUART:pollcount_0\ and Net_391)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:rx_count_2\ and not \IMU:BUART:rx_count_1\ and not \IMU:BUART:pollcount_0\ and Net_391)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:rx_count_2\ and not \IMU:BUART:rx_count_0\ and not Net_391 and \IMU:BUART:pollcount_0\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:rx_count_2\ and not \IMU:BUART:rx_count_1\ and not Net_391 and \IMU:BUART:pollcount_0\));

\IMU:BUART:rx_status_4\ <= ((\IMU:BUART:rx_load_fifo\ and \IMU:BUART:rx_fifofull\));

\IMU:BUART:rx_status_5\ <= ((\IMU:BUART:rx_fifonotempty\ and \IMU:BUART:rx_state_stop1_reg\));

\IMU:BUART:rx_stop_bit_error\\D\ <= ((not \IMU:BUART:reset_reg\ and not \IMU:BUART:rx_state_1\ and not \IMU:BUART:rx_state_0\ and not \IMU:BUART:pollcount_1\ and \IMU:BUART:rx_bitclk_enable\ and \IMU:BUART:rx_state_3\ and \IMU:BUART:rx_state_2\));

\IMU:BUART:rx_load_fifo\\D\ <= ((not \IMU:BUART:reset_reg\ and not \IMU:BUART:rx_state_1\ and not \IMU:BUART:rx_state_0\ and not \IMU:BUART:rx_state_2\ and \IMU:BUART:rx_bitclk_enable\ and \IMU:BUART:rx_state_3\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:rx_state_1\ and not \IMU:BUART:rx_state_3\ and not \IMU:BUART:rx_state_2\ and not \IMU:BUART:rx_count_6\ and not \IMU:BUART:rx_count_4\ and \IMU:BUART:rx_state_0\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:rx_state_1\ and not \IMU:BUART:rx_state_3\ and not \IMU:BUART:rx_state_2\ and not \IMU:BUART:rx_count_6\ and not \IMU:BUART:rx_count_5\ and \IMU:BUART:rx_state_0\));

\IMU:BUART:rx_state_3\\D\ <= ((not \IMU:BUART:reset_reg\ and not \IMU:BUART:rx_state_1\ and not \IMU:BUART:rx_state_2\ and not \IMU:BUART:rx_count_6\ and not \IMU:BUART:rx_count_4\ and \IMU:BUART:rx_state_0\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:rx_state_1\ and not \IMU:BUART:rx_state_2\ and not \IMU:BUART:rx_count_6\ and not \IMU:BUART:rx_count_5\ and \IMU:BUART:rx_state_0\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:rx_bitclk_enable\ and \IMU:BUART:rx_state_3\)
	OR (not \IMU:BUART:reset_reg\ and \IMU:BUART:rx_state_1\ and \IMU:BUART:rx_state_3\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:rx_state_2\ and \IMU:BUART:rx_state_3\)
	OR (not \IMU:BUART:reset_reg\ and \IMU:BUART:rx_state_0\ and \IMU:BUART:rx_state_3\));

\IMU:BUART:rx_state_2\\D\ <= ((not \IMU:BUART:reset_reg\ and not \IMU:BUART:rx_state_1\ and not \IMU:BUART:rx_state_0\ and not \IMU:BUART:rx_state_3\ and not \IMU:BUART:rx_state_2\ and not Net_391 and \IMU:BUART:rx_last\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:rx_state_1\ and not \IMU:BUART:rx_state_0\ and not \IMU:BUART:rx_state_2\ and \IMU:BUART:rx_bitclk_enable\ and \IMU:BUART:rx_state_3\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:rx_state_1\ and not \IMU:BUART:rx_state_3\ and not \IMU:BUART:rx_count_6\ and not \IMU:BUART:rx_count_4\ and \IMU:BUART:rx_state_0\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:rx_state_1\ and not \IMU:BUART:rx_state_3\ and not \IMU:BUART:rx_count_6\ and not \IMU:BUART:rx_count_5\ and \IMU:BUART:rx_state_0\)
	OR (not \IMU:BUART:reset_reg\ and not \IMU:BUART:rx_bitclk_enable\ and \IMU:BUART:rx_state_2\)
	OR (not \IMU:BUART:reset_reg\ and \IMU:BUART:rx_state_1\ and \IMU:BUART:rx_state_2\)
	OR (not \IMU:BUART:reset_reg\ and \IMU:BUART:rx_state_0\ and \IMU:BUART:rx_state_2\));

\IMU:BUART:rx_state_1\\D\ <= ((not \IMU:BUART:reset_reg\ and \IMU:BUART:rx_state_1\));

\IMU:BUART:rx_state_0\\D\ <= ((not \IMU:BUART:reset_reg\ and not \IMU:BUART:rx_state_1\ and not \IMU:BUART:rx_state_3\ and not \IMU:BUART:pollcount_1\ and \IMU:BUART:rx_bitclk_enable\ and \IMU:BUART:rx_state_2\)
	OR (not \IMU:BUART:reset_reg\ and \IMU:BUART:rx_state_0\ and \IMU:BUART:rx_count_5\ and \IMU:BUART:rx_count_4\)
	OR (not \IMU:BUART:reset_reg\ and \IMU:BUART:rx_state_0\ and \IMU:BUART:rx_count_6\)
	OR (not \IMU:BUART:reset_reg\ and \IMU:BUART:rx_state_0\ and \IMU:BUART:rx_state_3\)
	OR (not \IMU:BUART:reset_reg\ and \IMU:BUART:rx_state_1\ and \IMU:BUART:rx_state_0\)
	OR (not \IMU:BUART:reset_reg\ and \IMU:BUART:rx_state_0\ and \IMU:BUART:rx_state_2\));

\IMU:BUART:rx_last\\D\ <= ((not \IMU:BUART:reset_reg\ and Net_391));

\IMU:BUART:rx_address_detected\\D\ <= ((not \IMU:BUART:reset_reg\ and \IMU:BUART:rx_address_detected\));

ADC_In:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cc3bcd7e-5dc0-48ea-9bf6-6aa082be1ada",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__ADC_In_net_0),
		y=>(zero),
		fb=>(tmpFB_0__ADC_In_net_0),
		analog=>Net_450,
		io=>(tmpIO_0__ADC_In_net_0),
		siovref=>(tmpSIOVREF__ADC_In_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__ADC_In_net_0);
Err_LED_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__ADC_In_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Err_LED_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Err_LED_1_net_0),
		siovref=>(tmpSIOVREF__Err_LED_1_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Err_LED_1_net_0);
SDA_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__ADC_In_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SDA_1_net_0),
		analog=>(open),
		io=>Net_12,
		siovref=>(tmpSIOVREF__SDA_1_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__SDA_1_net_0);
SCL_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__ADC_In_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SCL_1_net_0),
		analog=>(open),
		io=>Net_13,
		siovref=>(tmpSIOVREF__SCL_1_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__SCL_1_net_0);
\I2C:Bufoe_SDA\:cy_bufoe
	PORT MAP(x=>\I2C:sda_x_wire\,
		oe=>tmpOE__ADC_In_net_0,
		y=>Net_12,
		yfb=>\I2C:Net_855\);
\I2C:Bufoe_SCL\:cy_bufoe
	PORT MAP(x=>\I2C:scl_x_wire\,
		oe=>tmpOE__ADC_In_net_0,
		y=>Net_13,
		yfb=>\I2C:Net_854\);
\I2C:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>\I2C:Net_697\);
\I2C:bI2C_UDB:ClkSync0\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\I2C:Net_767\,
		enable=>tmpOE__ADC_In_net_0,
		clock_out=>\I2C:bI2C_UDB:op_clk\);
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\I2C:bI2C_UDB:control_7\, \I2C:bI2C_UDB:control_6\, \I2C:bI2C_UDB:control_5\, \I2C:bI2C_UDB:control_4\,
			\I2C:bI2C_UDB:control_3\, \I2C:bI2C_UDB:control_2\, \I2C:bI2C_UDB:control_1\, \I2C:bI2C_UDB:control_0\));
\I2C:bI2C_UDB:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\I2C:bI2C_UDB:op_clk\,
		status=>(zero, \I2C:bI2C_UDB:status_5\, \I2C:bI2C_UDB:status_4\, \I2C:bI2C_UDB:status_3\,
			\I2C:bI2C_UDB:status_2\, \I2C:bI2C_UDB:status_1\, \I2C:bI2C_UDB:status_0\),
		interrupt=>\I2C:Net_697\);
\I2C:bI2C_UDB:Shifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
		d0_init=>"00000100",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2C:bI2C_UDB:op_clk\,
		cs_addr=>(zero, \I2C:bI2C_UDB:cs_addr_shifter_1\, \I2C:bI2C_UDB:cs_addr_shifter_0\),
		route_si=>\I2C:bI2C_UDB:sda_in_reg\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\I2C:bI2C_UDB:shift_data_out\,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>\I2C:bI2C_UDB:tx_reg_empty\,
		ce0_reg=>\I2C:bI2C_UDB:address_match\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\I2C:bI2C_UDB:Master:ClkGen:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
		d0_init=>"00001111",
		d1_init=>"00001000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2C:bI2C_UDB:op_clk\,
		cs_addr=>(zero, \I2C:bI2C_UDB:cs_addr_clkgen_1\, \I2C:bI2C_UDB:cs_addr_clkgen_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\I2C:bI2C_UDB:clkgen_tc\,
		ff0=>open,
		ce1=>\I2C:bI2C_UDB:clkgen_ce1\,
		cl1=>\I2C:bI2C_UDB:clkgen_cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\I2C:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"76026f1a-7483-46e3-a655-85c386f5f13f/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"625000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C:Net_767\,
		dig_domain_out=>open);
PWM_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"edc673e8-e795-486b-b5d4-5d43f33c54e3",
		source_clock_id=>"39D5E4C2-EBFC-44ab-AE3D-19F9BBFD674D",
		divisor=>16,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_67,
		dig_domain_out=>open);
\Servo_0:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_67,
		enable=>tmpOE__ADC_In_net_0,
		clock_out=>\Servo_0:PWMUDB:ClockOutFromEnBlock\);
\Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Servo_0:PWMUDB:ctrl_enable\, \Servo_0:PWMUDB:control_6\, \Servo_0:PWMUDB:control_5\, \Servo_0:PWMUDB:control_4\,
			\Servo_0:PWMUDB:control_3\, \Servo_0:PWMUDB:control_2\, \Servo_0:PWMUDB:control_1\, \Servo_0:PWMUDB:control_0\));
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Servo_0:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Servo_0:PWMUDB:status_5\, zero, \Servo_0:PWMUDB:status_3\,
			\Servo_0:PWMUDB:tc_i\, \Servo_0:PWMUDB:status_1\, \Servo_0:PWMUDB:status_0\),
		interrupt=>\Servo_0:Net_55\);
\Servo_0:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Servo_0:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Servo_0:PWMUDB:tc_i\, \Servo_0:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Servo_0:PWMUDB:nc2\,
		cl0=>\Servo_0:PWMUDB:nc3\,
		z0=>\Servo_0:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Servo_0:PWMUDB:nc4\,
		cl1=>\Servo_0:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Servo_0:PWMUDB:nc6\,
		f1_blk_stat=>\Servo_0:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Servo_0:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Servo_0:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Servo_0:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Servo_0:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Servo_0:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Servo_0:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Servo_0:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Servo_0:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Servo_0:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Servo_0:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Servo_0:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Servo_0:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Servo_0:PWMUDB:sP16:pwmdp:cap_1\, \Servo_0:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Servo_0:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Servo_0:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Servo_0:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Servo_0:PWMUDB:tc_i\, \Servo_0:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Servo_0:PWMUDB:cmp1_eq\,
		cl0=>\Servo_0:PWMUDB:compare1\,
		z0=>\Servo_0:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Servo_0:PWMUDB:cmp2_eq\,
		cl1=>\Servo_0:PWMUDB:compare2\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Servo_0:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Servo_0:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Servo_0:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Servo_0:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Servo_0:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Servo_0:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Servo_0:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Servo_0:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Servo_0:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Servo_0:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Servo_0:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Servo_0:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Servo_0:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Servo_0:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Servo_0:PWMUDB:sP16:pwmdp:cap_1\, \Servo_0:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Servo_0:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Servo_1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_67,
		enable=>tmpOE__ADC_In_net_0,
		clock_out=>\Servo_1:PWMUDB:ClockOutFromEnBlock\);
\Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Servo_1:PWMUDB:ctrl_enable\, \Servo_1:PWMUDB:control_6\, \Servo_1:PWMUDB:control_5\, \Servo_1:PWMUDB:control_4\,
			\Servo_1:PWMUDB:control_3\, \Servo_1:PWMUDB:control_2\, \Servo_1:PWMUDB:control_1\, \Servo_1:PWMUDB:control_0\));
\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Servo_1:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Servo_1:PWMUDB:status_5\, zero, \Servo_1:PWMUDB:status_3\,
			\Servo_1:PWMUDB:tc_i\, \Servo_1:PWMUDB:status_1\, \Servo_1:PWMUDB:status_0\),
		interrupt=>\Servo_1:Net_55\);
\Servo_1:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Servo_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Servo_1:PWMUDB:tc_i\, \Servo_1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Servo_1:PWMUDB:nc2\,
		cl0=>\Servo_1:PWMUDB:nc3\,
		z0=>\Servo_1:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Servo_1:PWMUDB:nc4\,
		cl1=>\Servo_1:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Servo_1:PWMUDB:nc6\,
		f1_blk_stat=>\Servo_1:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Servo_1:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Servo_1:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Servo_1:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Servo_1:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Servo_1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Servo_1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Servo_1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Servo_1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Servo_1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Servo_1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Servo_1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Servo_1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Servo_1:PWMUDB:sP16:pwmdp:cap_1\, \Servo_1:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Servo_1:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Servo_1:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Servo_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Servo_1:PWMUDB:tc_i\, \Servo_1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Servo_1:PWMUDB:cmp1_eq\,
		cl0=>\Servo_1:PWMUDB:compare1\,
		z0=>\Servo_1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Servo_1:PWMUDB:cmp2_eq\,
		cl1=>\Servo_1:PWMUDB:compare2\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Servo_1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Servo_1:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Servo_1:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Servo_1:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Servo_1:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Servo_1:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Servo_1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Servo_1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Servo_1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Servo_1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Servo_1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Servo_1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Servo_1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Servo_1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Servo_1:PWMUDB:sP16:pwmdp:cap_1\, \Servo_1:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Servo_1:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
Left_Motor:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4397d3c3-b601-4d66-810c-13d78c0fdb23",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__ADC_In_net_0),
		y=>Net_112,
		fb=>(tmpFB_0__Left_Motor_net_0),
		analog=>(open),
		io=>(tmpIO_0__Left_Motor_net_0),
		siovref=>(tmpSIOVREF__Left_Motor_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Left_Motor_net_0);
Right_Motor:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cb11663f-2366-48d2-b10c-a64d5480badc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__ADC_In_net_0),
		y=>Net_113,
		fb=>(tmpFB_0__Right_Motor_net_0),
		analog=>(open),
		io=>(tmpIO_0__Right_Motor_net_0),
		siovref=>(tmpSIOVREF__Right_Motor_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Right_Motor_net_0);
MainTimeISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_282);
\ADC_1:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:Net_248\,
		signal2=>\ADC_1:Net_216\);
\ADC_1:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_468);
\ADC_1:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e9961e25-9851-43e9-af2d-81a3a64ea584/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"499996000.032",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_1:Net_221\,
		dig_domain_out=>open);
\ADC_1:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_450,
		vminus=>\ADC_1:Net_126\,
		ext_pin=>\ADC_1:Net_215\,
		vrefhi_out=>\ADC_1:Net_257\,
		vref=>\ADC_1:Net_248\,
		clock=>\ADC_1:Net_221\,
		pump_clock=>\ADC_1:Net_221\,
		sof_udb=>tmpOE__ADC_In_net_0,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_1:Net_252\,
		data_out=>(\ADC_1:Net_207_11\, \ADC_1:Net_207_10\, \ADC_1:Net_207_9\, \ADC_1:Net_207_8\,
			\ADC_1:Net_207_7\, \ADC_1:Net_207_6\, \ADC_1:Net_207_5\, \ADC_1:Net_207_4\,
			\ADC_1:Net_207_3\, \ADC_1:Net_207_2\, \ADC_1:Net_207_1\, \ADC_1:Net_207_0\),
		eof_udb=>Net_468);
\ADC_1:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:Net_215\,
		signal2=>\ADC_1:Net_210\);
\ADC_1:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e9961e25-9851-43e9-af2d-81a3a64ea584/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__ADC_In_net_0),
		y=>(zero),
		fb=>(\ADC_1:tmpFB_0__Bypass_net_0\),
		analog=>\ADC_1:Net_210\,
		io=>(\ADC_1:tmpIO_0__Bypass_net_0\),
		siovref=>(\ADC_1:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		interrupt=>\ADC_1:tmpINTERRUPT_0__Bypass_net_0\);
\ADC_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:Net_126\,
		signal2=>\ADC_1:Net_149\);
\ADC_1:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_209\);
\ADC_1:vRef_Vdda\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_1:Net_216\);
\ADC_1:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:Net_257\,
		signal2=>\ADC_1:Net_149\);
\ADC_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_255\);
Servo_Out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d849f74a-ef05-44a9-8f77-507333532843",
		drive_mode=>"110110",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"11",
		intr_mode=>"0000",
		io_voltage=>", ",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"11",
		output_sync=>"00",
		oe_conn=>"00",
		pin_aliases=>",",
		pin_mode=>"OO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"00",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"1010",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00")
	PORT MAP(oe=>(tmpOE__ADC_In_net_0, tmpOE__ADC_In_net_0),
		y=>(Net_449, Net_438),
		fb=>(tmpFB_1__Servo_Out_net_1, tmpFB_1__Servo_Out_net_0),
		analog=>(open, open),
		io=>(tmpIO_1__Servo_Out_net_1, tmpIO_1__Servo_Out_net_0),
		siovref=>(tmpSIOVREF__Servo_Out_net_0),
		annotation=>(open, open),
		interrupt=>tmpINTERRUPT_0__Servo_Out_net_0);
Err_LED_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fcc0cf96-15dd-4ea0-9e3d-afa5895e2817",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__ADC_In_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Err_LED_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Err_LED_2_net_0),
		siovref=>(tmpSIOVREF__Err_LED_2_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Err_LED_2_net_0);
\MainTimer:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_10,
		kill=>zero,
		enable=>tmpOE__ADC_In_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_282,
		compare=>\MainTimer:Net_261\,
		interrupt=>\MainTimer:Net_57\);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
\USBUART:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART:Net_990\,
		dm=>\USBUART:Net_597\,
		sof_int=>Net_284,
		arb_int=>\USBUART:Net_79\,
		usb_int=>\USBUART:Net_81\,
		ept_int=>(\USBUART:ept_int_8\, \USBUART:ept_int_7\, \USBUART:ept_int_6\, \USBUART:ept_int_5\,
			\USBUART:ept_int_4\, \USBUART:ept_int_3\, \USBUART:ept_int_2\, \USBUART:ept_int_1\,
			\USBUART:ept_int_0\),
		ord_int=>\USBUART:Net_95\,
		dma_req=>(\USBUART:dma_req_7\, \USBUART:dma_req_6\, \USBUART:dma_req_5\, \USBUART:dma_req_4\,
			\USBUART:dma_req_3\, \USBUART:dma_req_2\, \USBUART:dma_req_1\, \USBUART:dma_req_0\),
		dma_termin=>\USBUART:Net_824\);
\USBUART:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_284);
\USBUART:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_79\);
\USBUART:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_81\);
\USBUART:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ept_int_0\);
\USBUART:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ept_int_1\);
\USBUART:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ept_int_2\);
\USBUART:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ept_int_3\);
\USBUART:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b269b96-47a4-4e9a-937e-76d4080bb211/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__ADC_In_net_0),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dm_net_0\),
		analog=>\USBUART:Net_597\,
		io=>(\USBUART:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		interrupt=>\USBUART:tmpINTERRUPT_0__Dm_net_0\);
\USBUART:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"10",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__ADC_In_net_0),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dp_net_0\),
		analog=>\USBUART:Net_990\,
		io=>(\USBUART:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		interrupt=>\USBUART:Net_623\);
\USBUART:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_623\);
\Left_Encoder:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_306);
\Left_Encoder:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_339,
		enable=>tmpOE__ADC_In_net_0,
		clock_out=>\Left_Encoder:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Left_Encoder:Cnt16:CounterUDB:control_7\, \Left_Encoder:Cnt16:CounterUDB:control_6\, \Left_Encoder:Cnt16:CounterUDB:control_5\, \Left_Encoder:Cnt16:CounterUDB:control_4\,
			\Left_Encoder:Cnt16:CounterUDB:control_3\, \Left_Encoder:Cnt16:CounterUDB:control_2\, \Left_Encoder:Cnt16:CounterUDB:control_1\, \Left_Encoder:Cnt16:CounterUDB:control_0\));
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Left_Encoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Left_Encoder:Cnt16:CounterUDB:status_6\, \Left_Encoder:Cnt16:CounterUDB:status_5\, zero, \Left_Encoder:Cnt16:CounterUDB:status_3\,
			\Left_Encoder:Cnt16:CounterUDB:status_2\, \Left_Encoder:Cnt16:CounterUDB:underflow\, \Left_Encoder:Cnt16:CounterUDB:status_0\),
		interrupt=>\Left_Encoder:Cnt16:Net_43\);
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Left_Encoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Left_Encoder:Net_1251\, \Left_Encoder:Cnt16:CounterUDB:count_enable\, \Left_Encoder:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Left_Encoder:Cnt16:CounterUDB:nc16\,
		cl0=>\Left_Encoder:Cnt16:CounterUDB:nc17\,
		z0=>\Left_Encoder:Cnt16:CounterUDB:nc1\,
		ff0=>\Left_Encoder:Cnt16:CounterUDB:nc10\,
		ce1=>\Left_Encoder:Cnt16:CounterUDB:nc2\,
		cl1=>\Left_Encoder:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Left_Encoder:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\Left_Encoder:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Left_Encoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Left_Encoder:Net_1251\, \Left_Encoder:Cnt16:CounterUDB:count_enable\, \Left_Encoder:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Left_Encoder:Cnt16:CounterUDB:per_equal\,
		cl0=>\Left_Encoder:Cnt16:CounterUDB:nc43\,
		z0=>\Left_Encoder:Cnt16:CounterUDB:underflow\,
		ff0=>\Left_Encoder:Cnt16:CounterUDB:overflow\,
		ce1=>\Left_Encoder:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\Left_Encoder:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Left_Encoder:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\Left_Encoder:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Left_Encoder:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_339,
		enable=>tmpOE__ADC_In_net_0,
		clock_out=>\Left_Encoder:bQuadDec:sync_clock\);
\Left_Encoder:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_295,
		clk=>\Left_Encoder:bQuadDec:sync_clock\,
		q=>\Left_Encoder:bQuadDec:quad_A_delayed_0\);
\Left_Encoder:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\Left_Encoder:bQuadDec:quad_A_delayed_0\,
		clk=>\Left_Encoder:bQuadDec:sync_clock\,
		q=>\Left_Encoder:bQuadDec:quad_A_delayed_1\);
\Left_Encoder:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\Left_Encoder:bQuadDec:quad_A_delayed_1\,
		clk=>\Left_Encoder:bQuadDec:sync_clock\,
		q=>\Left_Encoder:bQuadDec:quad_A_delayed_2\);
\Left_Encoder:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_296,
		clk=>\Left_Encoder:bQuadDec:sync_clock\,
		q=>\Left_Encoder:bQuadDec:quad_B_delayed_0\);
\Left_Encoder:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\Left_Encoder:bQuadDec:quad_B_delayed_0\,
		clk=>\Left_Encoder:bQuadDec:sync_clock\,
		q=>\Left_Encoder:bQuadDec:quad_B_delayed_1\);
\Left_Encoder:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\Left_Encoder:bQuadDec:quad_B_delayed_1\,
		clk=>\Left_Encoder:bQuadDec:sync_clock\,
		q=>\Left_Encoder:bQuadDec:quad_B_delayed_2\);
\Left_Encoder:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\Left_Encoder:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \Left_Encoder:bQuadDec:error\,
			\Left_Encoder:Net_1260\, \Left_Encoder:Net_611\, \Left_Encoder:Net_530\),
		interrupt=>Net_306);
Left_Encoder_Pins:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001001",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"11",
		intr_mode=>"0000",
		io_voltage=>", ",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00",
		output_sync=>"00",
		oe_conn=>"00",
		pin_aliases=>",",
		pin_mode=>"II",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"00",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"0000",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00")
	PORT MAP(oe=>(tmpOE__ADC_In_net_0, tmpOE__ADC_In_net_0),
		y=>(zero, zero),
		fb=>(Net_296, Net_295),
		analog=>(open, open),
		io=>(tmpIO_1__Left_Encoder_Pins_net_1, tmpIO_1__Left_Encoder_Pins_net_0),
		siovref=>(tmpSIOVREF__Left_Encoder_Pins_net_0),
		annotation=>(open, open),
		interrupt=>tmpINTERRUPT_0__Left_Encoder_Pins_net_0);
Right_Encoder_Pins:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8a2e489a-a6a3-4e0d-866e-fb83e6ec4dda",
		drive_mode=>"001001",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"11",
		intr_mode=>"0000",
		io_voltage=>", ",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00",
		output_sync=>"00",
		oe_conn=>"00",
		pin_aliases=>",",
		pin_mode=>"II",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"00",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"0000",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00")
	PORT MAP(oe=>(tmpOE__ADC_In_net_0, tmpOE__ADC_In_net_0),
		y=>(zero, zero),
		fb=>(Net_318, Net_317),
		analog=>(open, open),
		io=>(tmpIO_1__Right_Encoder_Pins_net_1, tmpIO_1__Right_Encoder_Pins_net_0),
		siovref=>(tmpSIOVREF__Right_Encoder_Pins_net_0),
		annotation=>(open, open),
		interrupt=>tmpINTERRUPT_0__Right_Encoder_Pins_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"02e14363-997d-4613-b215-32b800775455",
		source_clock_id=>"",
		divisor=>0,
		period=>"166666666.666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_339,
		dig_domain_out=>open);
\Right_Encoder:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_325);
\Right_Encoder:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_330,
		enable=>tmpOE__ADC_In_net_0,
		clock_out=>\Right_Encoder:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Right_Encoder:Cnt16:CounterUDB:control_7\, \Right_Encoder:Cnt16:CounterUDB:control_6\, \Right_Encoder:Cnt16:CounterUDB:control_5\, \Right_Encoder:Cnt16:CounterUDB:control_4\,
			\Right_Encoder:Cnt16:CounterUDB:control_3\, \Right_Encoder:Cnt16:CounterUDB:control_2\, \Right_Encoder:Cnt16:CounterUDB:control_1\, \Right_Encoder:Cnt16:CounterUDB:control_0\));
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Right_Encoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Right_Encoder:Cnt16:CounterUDB:status_6\, \Right_Encoder:Cnt16:CounterUDB:status_5\, zero, \Right_Encoder:Cnt16:CounterUDB:status_3\,
			\Right_Encoder:Cnt16:CounterUDB:status_2\, \Right_Encoder:Cnt16:CounterUDB:underflow\, \Right_Encoder:Cnt16:CounterUDB:status_0\),
		interrupt=>\Right_Encoder:Cnt16:Net_43\);
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Right_Encoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Right_Encoder:Net_1251\, \Right_Encoder:Cnt16:CounterUDB:count_enable\, \Right_Encoder:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Right_Encoder:Cnt16:CounterUDB:nc16\,
		cl0=>\Right_Encoder:Cnt16:CounterUDB:nc17\,
		z0=>\Right_Encoder:Cnt16:CounterUDB:nc1\,
		ff0=>\Right_Encoder:Cnt16:CounterUDB:nc10\,
		ce1=>\Right_Encoder:Cnt16:CounterUDB:nc2\,
		cl1=>\Right_Encoder:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Right_Encoder:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\Right_Encoder:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Right_Encoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Right_Encoder:Net_1251\, \Right_Encoder:Cnt16:CounterUDB:count_enable\, \Right_Encoder:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Right_Encoder:Cnt16:CounterUDB:per_equal\,
		cl0=>\Right_Encoder:Cnt16:CounterUDB:nc43\,
		z0=>\Right_Encoder:Cnt16:CounterUDB:underflow\,
		ff0=>\Right_Encoder:Cnt16:CounterUDB:overflow\,
		ce1=>\Right_Encoder:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\Right_Encoder:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Right_Encoder:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\Right_Encoder:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Right_Encoder:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_330,
		enable=>tmpOE__ADC_In_net_0,
		clock_out=>\Right_Encoder:bQuadDec:sync_clock\);
\Right_Encoder:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_317,
		clk=>\Right_Encoder:bQuadDec:sync_clock\,
		q=>\Right_Encoder:bQuadDec:quad_A_delayed_0\);
\Right_Encoder:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\Right_Encoder:bQuadDec:quad_A_delayed_0\,
		clk=>\Right_Encoder:bQuadDec:sync_clock\,
		q=>\Right_Encoder:bQuadDec:quad_A_delayed_1\);
\Right_Encoder:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\Right_Encoder:bQuadDec:quad_A_delayed_1\,
		clk=>\Right_Encoder:bQuadDec:sync_clock\,
		q=>\Right_Encoder:bQuadDec:quad_A_delayed_2\);
\Right_Encoder:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_318,
		clk=>\Right_Encoder:bQuadDec:sync_clock\,
		q=>\Right_Encoder:bQuadDec:quad_B_delayed_0\);
\Right_Encoder:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\Right_Encoder:bQuadDec:quad_B_delayed_0\,
		clk=>\Right_Encoder:bQuadDec:sync_clock\,
		q=>\Right_Encoder:bQuadDec:quad_B_delayed_1\);
\Right_Encoder:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\Right_Encoder:bQuadDec:quad_B_delayed_1\,
		clk=>\Right_Encoder:bQuadDec:sync_clock\,
		q=>\Right_Encoder:bQuadDec:quad_B_delayed_2\);
\Right_Encoder:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\Right_Encoder:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \Right_Encoder:bQuadDec:error\,
			\Right_Encoder:Net_1260\, \Right_Encoder:Net_611\, \Right_Encoder:Net_530\),
		interrupt=>Net_325);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"4281b364-d6d4-4477-a8fc-d7a3e7f670e4",
		source_clock_id=>"",
		divisor=>0,
		period=>"166666666.666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_330,
		dig_domain_out=>open);
Left_Encoder_Interrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_306);
Right_Encoder_Interrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_325);
\IMU:TXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_414);
\IMU:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\IMU:Net_9\,
		dig_domain_out=>open);
\IMU:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_404);
\IMU:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\IMU:Net_9\,
		enable=>tmpOE__ADC_In_net_0,
		clock_out=>\IMU:BUART:clock_op\);
\IMU:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\IMU:BUART:clock_op\,
		cs_addr=>(\IMU:BUART:tx_state_1\, \IMU:BUART:tx_state_0\, \IMU:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\IMU:BUART:tx_shift_out\,
		f0_bus_stat=>\IMU:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\IMU:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\IMU:BUART:clock_op\,
		cs_addr=>(zero, zero, \IMU:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\IMU:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\IMU:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\IMU:BUART:sc_out_7\, \IMU:BUART:sc_out_6\, \IMU:BUART:sc_out_5\, \IMU:BUART:sc_out_4\,
			\IMU:BUART:sc_out_3\, \IMU:BUART:sc_out_2\, \IMU:BUART:sc_out_1\, \IMU:BUART:sc_out_0\));
\IMU:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\IMU:BUART:clock_op\,
		status=>(zero, zero, zero, \IMU:BUART:tx_fifo_notfull\,
			\IMU:BUART:tx_status_2\, \IMU:BUART:tx_fifo_empty\, \IMU:BUART:tx_status_0\),
		interrupt=>Net_414);
\IMU:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\IMU:BUART:clock_op\,
		cs_addr=>(\IMU:BUART:rx_state_1\, \IMU:BUART:rx_state_0\, \IMU:BUART:rx_bitclk_enable\),
		route_si=>\IMU:BUART:pollcount_1\,
		route_ci=>zero,
		f0_load=>\IMU:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\IMU:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\IMU:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\IMU:BUART:hd_shift_out\,
		f0_bus_stat=>\IMU:BUART:rx_fifonotempty\,
		f0_blk_stat=>\IMU:BUART:rx_fifofull\,
		f1_bus_stat=>\IMU:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\IMU:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\IMU:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110100",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\IMU:BUART:clock_op\,
		reset=>\IMU:BUART:reset_reg\,
		load=>\IMU:BUART:rx_counter_load\,
		enable=>tmpOE__ADC_In_net_0,
		count=>(\IMU:BUART:rx_count_6\, \IMU:BUART:rx_count_5\, \IMU:BUART:rx_count_4\, \IMU:BUART:rx_count_3\,
			\IMU:BUART:rx_count_2\, \IMU:BUART:rx_count_1\, \IMU:BUART:rx_count_0\),
		tc=>\IMU:BUART:rx_count7_tc\);
\IMU:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\IMU:BUART:clock_op\,
		status=>(zero, \IMU:BUART:rx_status_5\, \IMU:BUART:rx_status_4\, \IMU:BUART:rx_status_3\,
			\IMU:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_404);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"87978b5a-18a4-4ef5-a0c5-df96e371aa6f",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__ADC_In_net_0),
		y=>(zero),
		fb=>Net_391,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6701c87a-b093-4894-a9b5-58763ed14ae9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__ADC_In_net_0),
		y=>Net_386,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
IMU_Interrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_404);
Soft_Kill:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b79a4fb8-c26b-40ea-8097-7f7da99e8d12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__ADC_In_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Soft_Kill_net_0),
		analog=>(open),
		io=>(tmpIO_0__Soft_Kill_net_0),
		siovref=>(tmpSIOVREF__Soft_Kill_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Soft_Kill_net_0);
\I2C:bI2C_UDB:sda_in_reg\:cy_dff
	PORT MAP(d=>\I2C:Net_855\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:sda_in_reg\);
\I2C:bI2C_UDB:control_reg_7\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:control_7\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:control_reg_7\);
\I2C:bI2C_UDB:control_reg_6\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:control_6\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:control_reg_6\);
\I2C:bI2C_UDB:control_reg_5\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:control_5\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:control_reg_5\);
\I2C:bI2C_UDB:control_reg_4\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:control_4\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:control_reg_4\);
\I2C:bI2C_UDB:control_reg_3\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:control_3\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:control_reg_3\);
\I2C:bI2C_UDB:control_reg_2\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:control_2\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:control_reg_2\);
\I2C:bI2C_UDB:m_state_4\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_state_4\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:m_state_4\);
\I2C:bI2C_UDB:m_state_3\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_state_3\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:m_state_3\);
\I2C:bI2C_UDB:m_state_2\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_state_2\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:m_state_2\);
\I2C:bI2C_UDB:m_state_1\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_state_1\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:m_state_1\);
\I2C:bI2C_UDB:m_state_0\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_state_0\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:m_state_0\);
\I2C:bI2C_UDB:m_address_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_address_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:status_3\);
\I2C:bI2C_UDB:master_mode_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:master_mode_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:status_2\);
\I2C:bI2C_UDB:m_lrb_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_lrb_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:status_1\);
\I2C:bI2C_UDB:m_byte_complete_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_byte_complete_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:status_0\);
\I2C:bI2C_UDB:scl_in_reg\:cy_dff
	PORT MAP(d=>\I2C:Net_854\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:scl_in_reg\);
\I2C:bI2C_UDB:scl_in_last_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:scl_in_reg\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:scl_in_last_reg\);
\I2C:bI2C_UDB:scl_in_last2_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:scl_in_last_reg\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:scl_in_last2_reg\);
\I2C:bI2C_UDB:sda_in_last_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:sda_in_reg\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:sda_in_last_reg\);
\I2C:bI2C_UDB:sda_in_last2_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:sda_in_last_reg\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:sda_in_last2_reg\);
\I2C:bI2C_UDB:clkgen_tc1_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:clkgen_tc1_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:clkgen_tc1_reg\);
\I2C:bI2C_UDB:lost_arb_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:lost_arb_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:lost_arb_reg\);
\I2C:bI2C_UDB:lost_arb2_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:lost_arb2_reg\);
\I2C:bI2C_UDB:clkgen_tc2_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:clkgen_tc2_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:clkgen_tc2_reg\);
\I2C:bI2C_UDB:contention1_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:contention1_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:contention1_reg\);
\I2C:bI2C_UDB:bus_busy_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:bus_busy_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:bus_busy_reg\);
\I2C:bI2C_UDB:clk_eq_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:clk_eq_reg\);
\I2C:bI2C_UDB:m_scl_out_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_scl_out_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:scl_x_wire\);
\I2C:bI2C_UDB:m_sda_out_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_sda_out_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:sda_x_wire\);
\I2C:bI2C_UDB:slave_rst_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:slave_rst_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:slave_rst_reg\);
\I2C:bI2C_UDB:master_rst_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:master_rst_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:m_reset\);
\Servo_0:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Servo_0:PWMUDB:tc_i\,
		clk=>\Servo_0:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_0:PWMUDB:tc_reg_i\);
\Servo_0:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Servo_0:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_0:PWMUDB:prevCapture\);
\Servo_0:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Servo_0:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_0:PWMUDB:trig_last\);
\Servo_0:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Servo_0:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>zero,
		clk=>\Servo_0:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_0:PWMUDB:runmode_enable\);
\Servo_0:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Servo_0:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Servo_0:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_0:PWMUDB:sc_kill_tmp\);
\Servo_0:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__ADC_In_net_0,
		s=>zero,
		r=>zero,
		clk=>\Servo_0:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_0:PWMUDB:ltch_kill_reg\);
\Servo_0:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__ADC_In_net_0,
		s=>zero,
		r=>zero,
		clk=>\Servo_0:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_0:PWMUDB:min_kill_reg\);
\Servo_0:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Servo_0:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Servo_0:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_0:PWMUDB:dith_count_1\);
\Servo_0:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Servo_0:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Servo_0:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_0:PWMUDB:dith_count_0\);
\Servo_0:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Servo_0:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_0:PWMUDB:pwm_reg_i\);
\Servo_0:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>\Servo_0:PWMUDB:pwm1_i\,
		clk=>\Servo_0:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_112);
\Servo_0:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>\Servo_0:PWMUDB:pwm2_i\,
		clk=>\Servo_0:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_113);
\Servo_0:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Servo_0:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Servo_0:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_0:PWMUDB:status_0\);
\Servo_0:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Servo_0:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Servo_0:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_0:PWMUDB:status_1\);
\Servo_0:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__ADC_In_net_0,
		s=>zero,
		r=>zero,
		clk=>\Servo_0:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_0:PWMUDB:final_kill_reg\);
\Servo_0:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Servo_0:PWMUDB:compare1\,
		clk=>\Servo_0:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_0:PWMUDB:prevCompare1\);
\Servo_0:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Servo_0:PWMUDB:compare2\,
		clk=>\Servo_0:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_0:PWMUDB:prevCompare2\);
\Servo_1:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Servo_1:PWMUDB:tc_i\,
		clk=>\Servo_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_1:PWMUDB:tc_reg_i\);
\Servo_1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Servo_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_1:PWMUDB:prevCapture\);
\Servo_1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Servo_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_1:PWMUDB:trig_last\);
\Servo_1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Servo_1:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>zero,
		clk=>\Servo_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_1:PWMUDB:runmode_enable\);
\Servo_1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Servo_1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Servo_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_1:PWMUDB:sc_kill_tmp\);
\Servo_1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__ADC_In_net_0,
		s=>zero,
		r=>zero,
		clk=>\Servo_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_1:PWMUDB:ltch_kill_reg\);
\Servo_1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__ADC_In_net_0,
		s=>zero,
		r=>zero,
		clk=>\Servo_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_1:PWMUDB:min_kill_reg\);
\Servo_1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Servo_1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Servo_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_1:PWMUDB:dith_count_1\);
\Servo_1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Servo_1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Servo_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_1:PWMUDB:dith_count_0\);
\Servo_1:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Servo_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_1:PWMUDB:pwm_reg_i\);
\Servo_1:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>\Servo_1:PWMUDB:pwm1_i\,
		clk=>\Servo_1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_438);
\Servo_1:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>\Servo_1:PWMUDB:pwm2_i\,
		clk=>\Servo_1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_449);
\Servo_1:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Servo_1:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Servo_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_1:PWMUDB:status_0\);
\Servo_1:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Servo_1:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Servo_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_1:PWMUDB:status_1\);
\Servo_1:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__ADC_In_net_0,
		s=>zero,
		r=>zero,
		clk=>\Servo_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_1:PWMUDB:final_kill_reg\);
\Servo_1:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Servo_1:PWMUDB:compare1\,
		clk=>\Servo_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_1:PWMUDB:prevCompare1\);
\Servo_1:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Servo_1:PWMUDB:compare2\,
		clk=>\Servo_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo_1:PWMUDB:prevCompare2\);
\Left_Encoder:Net_1251\:cy_dff
	PORT MAP(d=>\Left_Encoder:Net_1251\\D\,
		clk=>\Left_Encoder:bQuadDec:sync_clock\,
		q=>\Left_Encoder:Net_1251\);
\Left_Encoder:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_Encoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_Encoder:Cnt16:CounterUDB:prevCapture\);
\Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Left_Encoder:Cnt16:CounterUDB:overflow\,
		clk=>\Left_Encoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\);
\Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Left_Encoder:Cnt16:CounterUDB:underflow\,
		clk=>\Left_Encoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\);
\Left_Encoder:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Left_Encoder:Cnt16:CounterUDB:tc_i\,
		clk=>\Left_Encoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_Encoder:Net_1210\);
\Left_Encoder:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Left_Encoder:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Left_Encoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_Encoder:Cnt16:CounterUDB:prevCompare\);
\Left_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Left_Encoder:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Left_Encoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\);
\Left_Encoder:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\Left_Encoder:Net_1203\,
		clk=>\Left_Encoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_Encoder:Cnt16:CounterUDB:count_stored_i\);
\Left_Encoder:Net_1203\:cy_dff
	PORT MAP(d=>\Left_Encoder:Net_1203\\D\,
		clk=>\Left_Encoder:bQuadDec:sync_clock\,
		q=>\Left_Encoder:Net_1203\);
\Left_Encoder:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\Left_Encoder:bQuadDec:quad_A_filt\\D\,
		clk=>\Left_Encoder:bQuadDec:sync_clock\,
		q=>\Left_Encoder:bQuadDec:quad_A_filt\);
\Left_Encoder:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\Left_Encoder:bQuadDec:quad_B_filt\\D\,
		clk=>\Left_Encoder:bQuadDec:sync_clock\,
		q=>\Left_Encoder:bQuadDec:quad_B_filt\);
\Left_Encoder:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\Left_Encoder:bQuadDec:state_2\\D\,
		clk=>\Left_Encoder:bQuadDec:sync_clock\,
		q=>\Left_Encoder:Net_1260\);
\Left_Encoder:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\Left_Encoder:bQuadDec:state_3\\D\,
		clk=>\Left_Encoder:bQuadDec:sync_clock\,
		q=>\Left_Encoder:bQuadDec:error\);
\Left_Encoder:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\Left_Encoder:bQuadDec:state_1\\D\,
		clk=>\Left_Encoder:bQuadDec:sync_clock\,
		q=>\Left_Encoder:bQuadDec:state_1\);
\Left_Encoder:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\Left_Encoder:bQuadDec:state_0\\D\,
		clk=>\Left_Encoder:bQuadDec:sync_clock\,
		q=>\Left_Encoder:bQuadDec:state_0\);
\Right_Encoder:Net_1251\:cy_dff
	PORT MAP(d=>\Right_Encoder:Net_1251\\D\,
		clk=>\Right_Encoder:bQuadDec:sync_clock\,
		q=>\Right_Encoder:Net_1251\);
\Right_Encoder:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_Encoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_Encoder:Cnt16:CounterUDB:prevCapture\);
\Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Right_Encoder:Cnt16:CounterUDB:overflow\,
		clk=>\Right_Encoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\);
\Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Right_Encoder:Cnt16:CounterUDB:underflow\,
		clk=>\Right_Encoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\);
\Right_Encoder:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Right_Encoder:Cnt16:CounterUDB:tc_i\,
		clk=>\Right_Encoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_Encoder:Net_1210\);
\Right_Encoder:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Right_Encoder:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Right_Encoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_Encoder:Cnt16:CounterUDB:prevCompare\);
\Right_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Right_Encoder:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Right_Encoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\);
\Right_Encoder:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\Right_Encoder:Net_1203\,
		clk=>\Right_Encoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_Encoder:Cnt16:CounterUDB:count_stored_i\);
\Right_Encoder:Net_1203\:cy_dff
	PORT MAP(d=>\Right_Encoder:Net_1203\\D\,
		clk=>\Right_Encoder:bQuadDec:sync_clock\,
		q=>\Right_Encoder:Net_1203\);
\Right_Encoder:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\Right_Encoder:bQuadDec:quad_A_filt\\D\,
		clk=>\Right_Encoder:bQuadDec:sync_clock\,
		q=>\Right_Encoder:bQuadDec:quad_A_filt\);
\Right_Encoder:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\Right_Encoder:bQuadDec:quad_B_filt\\D\,
		clk=>\Right_Encoder:bQuadDec:sync_clock\,
		q=>\Right_Encoder:bQuadDec:quad_B_filt\);
\Right_Encoder:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\Right_Encoder:bQuadDec:state_2\\D\,
		clk=>\Right_Encoder:bQuadDec:sync_clock\,
		q=>\Right_Encoder:Net_1260\);
\Right_Encoder:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\Right_Encoder:bQuadDec:state_3\\D\,
		clk=>\Right_Encoder:bQuadDec:sync_clock\,
		q=>\Right_Encoder:bQuadDec:error\);
\Right_Encoder:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\Right_Encoder:bQuadDec:state_1\\D\,
		clk=>\Right_Encoder:bQuadDec:sync_clock\,
		q=>\Right_Encoder:bQuadDec:state_1\);
\Right_Encoder:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\Right_Encoder:bQuadDec:state_0\\D\,
		clk=>\Right_Encoder:bQuadDec:sync_clock\,
		q=>\Right_Encoder:bQuadDec:state_0\);
\IMU:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:reset_reg\);
\IMU:BUART:txn\:cy_dff
	PORT MAP(d=>\IMU:BUART:txn\\D\,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:txn\);
\IMU:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\IMU:BUART:tx_state_1\\D\,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:tx_state_1\);
\IMU:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\IMU:BUART:tx_state_0\\D\,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:tx_state_0\);
\IMU:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\IMU:BUART:tx_state_2\\D\,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:tx_state_2\);
\IMU:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\IMU:BUART:tx_bitclk_enable_pre\,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:tx_bitclk\);
Net_411:cy_dff
	PORT MAP(d=>zero,
		clk=>\IMU:BUART:clock_op\,
		q=>Net_411);
\IMU:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\IMU:BUART:tx_ctrl_mark_last\,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:tx_ctrl_mark_last\);
\IMU:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\IMU:BUART:tx_mark\\D\,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:tx_mark\);
\IMU:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\IMU:BUART:tx_parity_bit\\D\,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:tx_parity_bit\);
\IMU:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\IMU:BUART:rx_state_1\\D\,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:rx_state_1\);
\IMU:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\IMU:BUART:rx_state_0\\D\,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:rx_state_0\);
\IMU:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\IMU:BUART:rx_load_fifo\\D\,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:rx_load_fifo\);
\IMU:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\IMU:BUART:rx_state_3\\D\,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:rx_state_3\);
\IMU:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\IMU:BUART:rx_state_2\\D\,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:rx_state_2\);
\IMU:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\IMU:BUART:rx_bitclk_pre\,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:rx_bitclk_enable\);
\IMU:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\IMU:BUART:rx_state_stop1_reg\\D\,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:rx_state_stop1_reg\);
\IMU:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\IMU:BUART:pollcount_1\\D\,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:pollcount_1\);
\IMU:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\IMU:BUART:pollcount_0\\D\,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:pollcount_0\);
\IMU:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:rx_markspace_status\);
\IMU:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:rx_status_2\);
\IMU:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\IMU:BUART:rx_stop_bit_error\\D\,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:rx_status_3\);
\IMU:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:rx_addr_match_status\);
\IMU:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\IMU:BUART:rx_markspace_pre\,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:rx_markspace_pre\);
\IMU:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\IMU:BUART:rx_parity_error_pre\,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:rx_parity_error_pre\);
\IMU:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:rx_break_status\);
\IMU:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\IMU:BUART:rx_address_detected\\D\,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:rx_address_detected\);
\IMU:BUART:rx_last\:cy_dff
	PORT MAP(d=>\IMU:BUART:rx_last\\D\,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:rx_last\);
\IMU:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\IMU:BUART:rx_parity_bit\,
		clk=>\IMU:BUART:clock_op\,
		q=>\IMU:BUART:rx_parity_bit\);

END R_T_L;
