<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r28600 - in haiku/vendor/freebsd/current/dev: . bfe
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2008-November/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r28600%20-%20in%20haiku/vendor/freebsd/current/dev%3A%20.%20bfe&In-Reply-To=%3C200811111035.mABAZbdU031272%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="013455.html">
   <LINK REL="Next"  HREF="013459.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r28600 - in haiku/vendor/freebsd/current/dev: . bfe</H1>
    <B>korli at BerliOS</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r28600%20-%20in%20haiku/vendor/freebsd/current/dev%3A%20.%20bfe&In-Reply-To=%3C200811111035.mABAZbdU031272%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r28600 - in haiku/vendor/freebsd/current/dev: . bfe">korli at mail.berlios.de
       </A><BR>
    <I>Tue Nov 11 11:35:37 CET 2008</I>
    <P><UL>
        <LI>Previous message: <A HREF="013455.html">[Haiku-commits] r28599 - haiku/trunk/src/libs/compat/freebsd_network
</A></li>
        <LI>Next message: <A HREF="013459.html">[Haiku-commits] r28601 - in haiku/vendor/freebsd/current/dev: bge	mii
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#13456">[ date ]</a>
              <a href="thread.html#13456">[ thread ]</a>
              <a href="subject.html#13456">[ subject ]</a>
              <a href="author.html#13456">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: korli
Date: 2008-11-11 11:35:36 +0100 (Tue, 11 Nov 2008)
New Revision: 28600
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=28600&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=28600&amp;view=rev</A>

Added:
   haiku/vendor/freebsd/current/dev/bfe/
   haiku/vendor/freebsd/current/dev/bfe/if_bfe.c
   haiku/vendor/freebsd/current/dev/bfe/if_bfereg.h
Log:
Added the bfe driver to the FreeBSD vendor branch (used as is in Haiku).


Added: haiku/vendor/freebsd/current/dev/bfe/if_bfe.c
===================================================================
--- haiku/vendor/freebsd/current/dev/bfe/if_bfe.c	2008-11-11 09:10:45 UTC (rev 28599)
+++ haiku/vendor/freebsd/current/dev/bfe/if_bfe.c	2008-11-11 10:35:36 UTC (rev 28600)
@@ -0,0 +1,1974 @@
+/*-
+ * Copyright (c) 2003 Stuart Walsh&lt;<A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">stu at ipng.org.uk</A>&gt;
+ * and Duncan Barclay&lt;<A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">dmlb at dmlb.org</A>&gt;
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS 'AS IS' AND
+ * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
+ * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+ * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
+ * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ */
+
+
+#include &lt;sys/cdefs.h&gt;
+__FBSDID(&quot;$FreeBSD: src/sys/dev/bfe/if_bfe.c,v 1.54 2008/08/22 06:46:55 yongari Exp $&quot;);
+
+#include &lt;sys/param.h&gt;
+#include &lt;sys/systm.h&gt;
+#include &lt;sys/bus.h&gt;
+#include &lt;sys/endian.h&gt;
+#include &lt;sys/kernel.h&gt;
+#include &lt;sys/malloc.h&gt;
+#include &lt;sys/mbuf.h&gt;
+#include &lt;sys/module.h&gt;
+#include &lt;sys/rman.h&gt;
+#include &lt;sys/socket.h&gt;
+#include &lt;sys/sockio.h&gt;
+#include &lt;sys/sysctl.h&gt;
+
+#include &lt;net/bpf.h&gt;
+#include &lt;net/if.h&gt;
+#include &lt;net/ethernet.h&gt;
+#include &lt;net/if_dl.h&gt;
+#include &lt;net/if_media.h&gt;
+#include &lt;net/if_types.h&gt;
+#include &lt;net/if_vlan_var.h&gt;
+
+#include &lt;dev/mii/mii.h&gt;
+#include &lt;dev/mii/miivar.h&gt;
+
+#include &lt;dev/pci/pcireg.h&gt;
+#include &lt;dev/pci/pcivar.h&gt;
+
+#include &lt;machine/bus.h&gt;
+
+#include &lt;dev/bfe/if_bfereg.h&gt;
+
+MODULE_DEPEND(bfe, pci, 1, 1, 1);
+MODULE_DEPEND(bfe, ether, 1, 1, 1);
+MODULE_DEPEND(bfe, miibus, 1, 1, 1);
+
+/* &quot;device miibus&quot; required.  See GENERIC if you get errors here. */
+#include &quot;miibus_if.h&quot;
+
+#define BFE_DEVDESC_MAX		64	/* Maximum device description length */
+
+static struct bfe_type bfe_devs[] = {
+	{ BCOM_VENDORID, BCOM_DEVICEID_BCM4401,
+		&quot;Broadcom BCM4401 Fast Ethernet&quot; },
+	{ BCOM_VENDORID, BCOM_DEVICEID_BCM4401B0,
+		&quot;Broadcom BCM4401-B0 Fast Ethernet&quot; },
+		{ 0, 0, NULL }
+};
+
+static int  bfe_probe				(device_t);
+static int  bfe_attach				(device_t);
+static int  bfe_detach				(device_t);
+static int  bfe_suspend				(device_t);
+static int  bfe_resume				(device_t);
+static void bfe_release_resources	(struct bfe_softc *);
+static void bfe_intr				(void *);
+static int  bfe_encap				(struct bfe_softc *, struct mbuf **);
+static void bfe_start				(struct ifnet *);
+static void bfe_start_locked			(struct ifnet *);
+static int  bfe_ioctl				(struct ifnet *, u_long, caddr_t);
+static void bfe_init				(void *);
+static void bfe_init_locked			(void *);
+static void bfe_stop				(struct bfe_softc *);
+static void bfe_watchdog			(struct bfe_softc *);
+static int  bfe_shutdown			(device_t);
+static void bfe_tick				(void *);
+static void bfe_txeof				(struct bfe_softc *);
+static void bfe_rxeof				(struct bfe_softc *);
+static void bfe_set_rx_mode			(struct bfe_softc *);
+static int  bfe_list_rx_init		(struct bfe_softc *);
+static void bfe_list_tx_init		(struct bfe_softc *);
+static void bfe_discard_buf		(struct bfe_softc *, int);
+static int  bfe_list_newbuf			(struct bfe_softc *, int);
+static void bfe_rx_ring_free		(struct bfe_softc *);
+
+static void bfe_pci_setup			(struct bfe_softc *, u_int32_t);
+static int  bfe_ifmedia_upd			(struct ifnet *);
+static void bfe_ifmedia_sts			(struct ifnet *, struct ifmediareq *);
+static int  bfe_miibus_readreg		(device_t, int, int);
+static int  bfe_miibus_writereg		(device_t, int, int, int);
+static void bfe_miibus_statchg		(device_t);
+static int  bfe_wait_bit			(struct bfe_softc *, u_int32_t, u_int32_t,
+		u_long, const int);
+static void bfe_get_config			(struct bfe_softc *sc);
+static void bfe_read_eeprom			(struct bfe_softc *, u_int8_t *);
+static void bfe_stats_update		(struct bfe_softc *);
+static void bfe_clear_stats			(struct bfe_softc *);
+static int  bfe_readphy				(struct bfe_softc *, u_int32_t, u_int32_t*);
+static int  bfe_writephy			(struct bfe_softc *, u_int32_t, u_int32_t);
+static int  bfe_resetphy			(struct bfe_softc *);
+static int  bfe_setupphy			(struct bfe_softc *);
+static void bfe_chip_reset			(struct bfe_softc *);
+static void bfe_chip_halt			(struct bfe_softc *);
+static void bfe_core_reset			(struct bfe_softc *);
+static void bfe_core_disable		(struct bfe_softc *);
+static int  bfe_dma_alloc			(struct bfe_softc *);
+static void bfe_dma_free		(struct bfe_softc *sc);
+static void bfe_dma_map				(void *, bus_dma_segment_t *, int, int);
+static void bfe_cam_write			(struct bfe_softc *, u_char *, int);
+static int  sysctl_bfe_stats		(SYSCTL_HANDLER_ARGS);
+
+static device_method_t bfe_methods[] = {
+	/* Device interface */
+	DEVMETHOD(device_probe,		bfe_probe),
+	DEVMETHOD(device_attach,	bfe_attach),
+	DEVMETHOD(device_detach,	bfe_detach),
+	DEVMETHOD(device_shutdown,	bfe_shutdown),
+	DEVMETHOD(device_suspend,	bfe_suspend),
+	DEVMETHOD(device_resume,	bfe_resume),
+
+	/* bus interface */
+	DEVMETHOD(bus_print_child,	bus_generic_print_child),
+	DEVMETHOD(bus_driver_added,	bus_generic_driver_added),
+
+	/* MII interface */
+	DEVMETHOD(miibus_readreg,	bfe_miibus_readreg),
+	DEVMETHOD(miibus_writereg,	bfe_miibus_writereg),
+	DEVMETHOD(miibus_statchg,	bfe_miibus_statchg),
+
+	{ 0, 0 }
+};
+
+static driver_t bfe_driver = {
+	&quot;bfe&quot;,
+	bfe_methods,
+	sizeof(struct bfe_softc)
+};
+
+static devclass_t bfe_devclass;
+
+DRIVER_MODULE(bfe, pci, bfe_driver, bfe_devclass, 0, 0);
+DRIVER_MODULE(miibus, bfe, miibus_driver, miibus_devclass, 0, 0);
+
+/*
+ * Probe for a Broadcom 4401 chip.
+ */
+static int
+bfe_probe(device_t dev)
+{
+	struct bfe_type *t;
+
+	t = bfe_devs;
+
+	while (t-&gt;bfe_name != NULL) {
+		if (pci_get_vendor(dev) == t-&gt;bfe_vid &amp;&amp;
+		    pci_get_device(dev) == t-&gt;bfe_did) {
+			device_set_desc(dev, t-&gt;bfe_name);
+			return (BUS_PROBE_DEFAULT);
+		}
+		t++;
+	}
+
+	return (ENXIO);
+}
+
+struct bfe_dmamap_arg {
+	bus_addr_t	bfe_busaddr;
+};
+
+static int
+bfe_dma_alloc(struct bfe_softc *sc)
+{
+	struct bfe_dmamap_arg ctx;
+	struct bfe_rx_data *rd;
+	struct bfe_tx_data *td;
+	int error, i;
+
+	/*
+	 * parent tag.  Apparently the chip cannot handle any DMA address
+	 * greater than 1GB.
+	 */
+	error = bus_dma_tag_create(bus_get_dma_tag(sc-&gt;bfe_dev), /* parent */
+	    1, 0,			/* alignment, boundary */
+	    BFE_DMA_MAXADDR, 		/* lowaddr */
+	    BUS_SPACE_MAXADDR,		/* highaddr */
+	    NULL, NULL,			/* filter, filterarg */
+	    BUS_SPACE_MAXSIZE_32BIT,	/* maxsize */
+	    0,				/* nsegments */
+	    BUS_SPACE_MAXSIZE_32BIT,	/* maxsegsize */
+	    0,				/* flags */
+	    NULL, NULL,			/* lockfunc, lockarg */
+	    &amp;sc-&gt;bfe_parent_tag);
+	if (error != 0) {
+		device_printf(sc-&gt;bfe_dev, &quot;cannot create parent DMA tag.\n&quot;);
+		goto fail;
+	}
+
+	/* Create tag for Tx ring. */
+	error = bus_dma_tag_create(sc-&gt;bfe_parent_tag, /* parent */
+	    BFE_TX_RING_ALIGN, 0,	/* alignment, boundary */
+	    BUS_SPACE_MAXADDR, 		/* lowaddr */
+	    BUS_SPACE_MAXADDR,		/* highaddr */
+	    NULL, NULL,			/* filter, filterarg */
+	    BFE_TX_LIST_SIZE,		/* maxsize */
+	    1,				/* nsegments */
+	    BFE_TX_LIST_SIZE,		/* maxsegsize */
+	    0,				/* flags */
+	    NULL, NULL,			/* lockfunc, lockarg */
+	    &amp;sc-&gt;bfe_tx_tag);
+	if (error != 0) {
+		device_printf(sc-&gt;bfe_dev, &quot;cannot create Tx ring DMA tag.\n&quot;);
+		goto fail;
+	}
+
+	/* Create tag for Rx ring. */
+	error = bus_dma_tag_create(sc-&gt;bfe_parent_tag, /* parent */
+	    BFE_RX_RING_ALIGN, 0,	/* alignment, boundary */
+	    BUS_SPACE_MAXADDR, 		/* lowaddr */
+	    BUS_SPACE_MAXADDR,		/* highaddr */
+	    NULL, NULL,			/* filter, filterarg */
+	    BFE_RX_LIST_SIZE,		/* maxsize */
+	    1,				/* nsegments */
+	    BFE_RX_LIST_SIZE,		/* maxsegsize */
+	    0,				/* flags */
+	    NULL, NULL,			/* lockfunc, lockarg */
+	    &amp;sc-&gt;bfe_rx_tag);
+	if (error != 0) {
+		device_printf(sc-&gt;bfe_dev, &quot;cannot create Rx ring DMA tag.\n&quot;);
+		goto fail;
+	}
+
+	/* Create tag for Tx buffers. */
+	error = bus_dma_tag_create(sc-&gt;bfe_parent_tag, /* parent */
+	    1, 0,			/* alignment, boundary */
+	    BUS_SPACE_MAXADDR, 		/* lowaddr */
+	    BUS_SPACE_MAXADDR,		/* highaddr */
+	    NULL, NULL,			/* filter, filterarg */
+	    MCLBYTES * BFE_MAXTXSEGS,	/* maxsize */
+	    BFE_MAXTXSEGS,		/* nsegments */
+	    MCLBYTES,			/* maxsegsize */
+	    0,				/* flags */
+	    NULL, NULL,			/* lockfunc, lockarg */
+	    &amp;sc-&gt;bfe_txmbuf_tag);
+	if (error != 0) {
+		device_printf(sc-&gt;bfe_dev,
+		    &quot;cannot create Tx buffer DMA tag.\n&quot;);
+		goto fail;
+	}
+
+	/* Create tag for Rx buffers. */
+	error = bus_dma_tag_create(sc-&gt;bfe_parent_tag, /* parent */
+	    1, 0,			/* alignment, boundary */
+	    BUS_SPACE_MAXADDR, 		/* lowaddr */
+	    BUS_SPACE_MAXADDR,		/* highaddr */
+	    NULL, NULL,			/* filter, filterarg */
+	    MCLBYTES,			/* maxsize */
+	    1,				/* nsegments */
+	    MCLBYTES,			/* maxsegsize */
+	    0,				/* flags */
+	    NULL, NULL,			/* lockfunc, lockarg */
+	    &amp;sc-&gt;bfe_rxmbuf_tag);
+	if (error != 0) {
+		device_printf(sc-&gt;bfe_dev,
+		    &quot;cannot create Rx buffer DMA tag.\n&quot;);
+		goto fail;
+	}
+
+	/* Allocate DMA'able memory and load DMA map. */
+	error = bus_dmamem_alloc(sc-&gt;bfe_tx_tag, (void *)&amp;sc-&gt;bfe_tx_list,
+	  BUS_DMA_WAITOK | BUS_DMA_ZERO | BUS_DMA_COHERENT, &amp;sc-&gt;bfe_tx_map);
+	if (error != 0) {
+		device_printf(sc-&gt;bfe_dev,
+		    &quot;cannot allocate DMA'able memory for Tx ring.\n&quot;);
+		goto fail;
+	}
+	ctx.bfe_busaddr = 0;
+	error = bus_dmamap_load(sc-&gt;bfe_tx_tag, sc-&gt;bfe_tx_map,
+	    sc-&gt;bfe_tx_list, BFE_TX_LIST_SIZE, bfe_dma_map, &amp;ctx,
+	    BUS_DMA_NOWAIT);
+	if (error != 0 || ctx.bfe_busaddr == 0) {
+		device_printf(sc-&gt;bfe_dev,
+		    &quot;cannot load DMA'able memory for Tx ring.\n&quot;);
+		goto fail;
+	}
+	sc-&gt;bfe_tx_dma = BFE_ADDR_LO(ctx.bfe_busaddr);
+
+	error = bus_dmamem_alloc(sc-&gt;bfe_rx_tag, (void *)&amp;sc-&gt;bfe_rx_list,
+	  BUS_DMA_WAITOK | BUS_DMA_ZERO | BUS_DMA_COHERENT, &amp;sc-&gt;bfe_rx_map);
+	if (error != 0) {
+		device_printf(sc-&gt;bfe_dev,
+		    &quot;cannot allocate DMA'able memory for Rx ring.\n&quot;);
+		goto fail;
+	}
+	ctx.bfe_busaddr = 0;
+	error = bus_dmamap_load(sc-&gt;bfe_rx_tag, sc-&gt;bfe_rx_map,
+	    sc-&gt;bfe_rx_list, BFE_RX_LIST_SIZE, bfe_dma_map, &amp;ctx,
+	    BUS_DMA_NOWAIT);
+	if (error != 0 || ctx.bfe_busaddr == 0) {
+		device_printf(sc-&gt;bfe_dev,
+		    &quot;cannot load DMA'able memory for Rx ring.\n&quot;);
+		goto fail;
+	}
+	sc-&gt;bfe_rx_dma = BFE_ADDR_LO(ctx.bfe_busaddr);
+
+	/* Create DMA maps for Tx buffers. */
+	for (i = 0; i &lt; BFE_TX_LIST_CNT; i++) {
+		td = &amp;sc-&gt;bfe_tx_ring[i];
+		td-&gt;bfe_mbuf = NULL;
+		td-&gt;bfe_map = NULL;
+		error = bus_dmamap_create(sc-&gt;bfe_txmbuf_tag, 0, &amp;td-&gt;bfe_map);
+		if (error != 0) {
+			device_printf(sc-&gt;bfe_dev,
+			    &quot;cannot create DMA map for Tx.\n&quot;);
+			goto fail;
+		}
+	}
+
+	/* Create spare DMA map for Rx buffers. */
+	error = bus_dmamap_create(sc-&gt;bfe_rxmbuf_tag, 0, &amp;sc-&gt;bfe_rx_sparemap);
+	if (error != 0) {
+		device_printf(sc-&gt;bfe_dev, &quot;cannot create spare DMA map for Rx.\n&quot;);
+		goto fail;
+	}
+	/* Create DMA maps for Rx buffers. */
+	for (i = 0; i &lt; BFE_RX_LIST_CNT; i++) {
+		rd = &amp;sc-&gt;bfe_rx_ring[i];
+		rd-&gt;bfe_mbuf = NULL;
+		rd-&gt;bfe_map = NULL;
+		rd-&gt;bfe_ctrl = 0;
+		error = bus_dmamap_create(sc-&gt;bfe_rxmbuf_tag, 0, &amp;rd-&gt;bfe_map);
+		if (error != 0) {
+			device_printf(sc-&gt;bfe_dev,
+			    &quot;cannot create DMA map for Rx.\n&quot;);
+			goto fail;
+		}
+	}
+
+fail:
+	return (error);
+}
+
+static void
+bfe_dma_free(struct bfe_softc *sc)
+{
+	struct bfe_tx_data *td;
+	struct bfe_rx_data *rd;
+	int i;
+
+	/* Tx ring. */
+	if (sc-&gt;bfe_tx_tag != NULL) {
+		if (sc-&gt;bfe_tx_map != NULL)
+			bus_dmamap_unload(sc-&gt;bfe_tx_tag, sc-&gt;bfe_tx_map);
+		if (sc-&gt;bfe_tx_map != NULL &amp;&amp; sc-&gt;bfe_tx_list != NULL)
+			bus_dmamem_free(sc-&gt;bfe_tx_tag, sc-&gt;bfe_tx_list,
+			    sc-&gt;bfe_tx_map);
+		sc-&gt;bfe_tx_map = NULL;
+		sc-&gt;bfe_tx_list = NULL;
+		bus_dma_tag_destroy(sc-&gt;bfe_tx_tag);
+		sc-&gt;bfe_tx_tag = NULL;
+	}
+
+	/* Rx ring. */
+	if (sc-&gt;bfe_rx_tag != NULL) {
+		if (sc-&gt;bfe_rx_map != NULL)
+			bus_dmamap_unload(sc-&gt;bfe_rx_tag, sc-&gt;bfe_rx_map);
+		if (sc-&gt;bfe_rx_map != NULL &amp;&amp; sc-&gt;bfe_rx_list != NULL)
+			bus_dmamem_free(sc-&gt;bfe_rx_tag, sc-&gt;bfe_rx_list,
+			    sc-&gt;bfe_rx_map);
+		sc-&gt;bfe_rx_map = NULL;
+		sc-&gt;bfe_rx_list = NULL;
+		bus_dma_tag_destroy(sc-&gt;bfe_rx_tag);
+		sc-&gt;bfe_rx_tag = NULL;
+	}
+
+	/* Tx buffers. */
+	if (sc-&gt;bfe_txmbuf_tag != NULL) {
+		for (i = 0; i &lt; BFE_TX_LIST_CNT; i++) {
+			td = &amp;sc-&gt;bfe_tx_ring[i];
+			if (td-&gt;bfe_map != NULL) {
+				bus_dmamap_destroy(sc-&gt;bfe_txmbuf_tag,
+				    td-&gt;bfe_map);
+				td-&gt;bfe_map = NULL;
+			}
+		}
+		bus_dma_tag_destroy(sc-&gt;bfe_txmbuf_tag);
+		sc-&gt;bfe_txmbuf_tag = NULL;
+	}
+
+	/* Rx buffers. */
+	if (sc-&gt;bfe_rxmbuf_tag != NULL) {
+		for (i = 0; i &lt; BFE_RX_LIST_CNT; i++) {
+			rd = &amp;sc-&gt;bfe_rx_ring[i];
+			if (rd-&gt;bfe_map != NULL) {
+				bus_dmamap_destroy(sc-&gt;bfe_rxmbuf_tag,
+				    rd-&gt;bfe_map);
+				rd-&gt;bfe_map = NULL;
+			}
+		}
+		if (sc-&gt;bfe_rx_sparemap != NULL) {
+			bus_dmamap_destroy(sc-&gt;bfe_rxmbuf_tag,
+			    sc-&gt;bfe_rx_sparemap);
+			sc-&gt;bfe_rx_sparemap = NULL;
+		}
+		bus_dma_tag_destroy(sc-&gt;bfe_rxmbuf_tag);
+		sc-&gt;bfe_rxmbuf_tag = NULL;
+	}
+
+	if (sc-&gt;bfe_parent_tag != NULL) {
+		bus_dma_tag_destroy(sc-&gt;bfe_parent_tag);
+		sc-&gt;bfe_parent_tag = NULL;
+	}
+}
+
+static int
+bfe_attach(device_t dev)
+{
+	struct ifnet *ifp = NULL;
+	struct bfe_softc *sc;
+	int error = 0, rid;
+
+	sc = device_get_softc(dev);
+	mtx_init(&amp;sc-&gt;bfe_mtx, device_get_nameunit(dev), MTX_NETWORK_LOCK,
+			MTX_DEF);
+	callout_init_mtx(&amp;sc-&gt;bfe_stat_co, &amp;sc-&gt;bfe_mtx, 0);
+
+	sc-&gt;bfe_dev = dev;
+
+	/*
+	 * Map control/status registers.
+	 */
+	pci_enable_busmaster(dev);
+
+	rid = PCIR_BAR(0);
+	sc-&gt;bfe_res = bus_alloc_resource_any(dev, SYS_RES_MEMORY, &amp;rid,
+			RF_ACTIVE);
+	if (sc-&gt;bfe_res == NULL) {
+		device_printf(dev, &quot;couldn't map memory\n&quot;);
+		error = ENXIO;
+		goto fail;
+	}
+
+	/* Allocate interrupt */
+	rid = 0;
+
+	sc-&gt;bfe_irq = bus_alloc_resource_any(dev, SYS_RES_IRQ, &amp;rid,
+			RF_SHAREABLE | RF_ACTIVE);
+	if (sc-&gt;bfe_irq == NULL) {
+		device_printf(dev, &quot;couldn't map interrupt\n&quot;);
+		error = ENXIO;
+		goto fail;
+	}
+
+	if (bfe_dma_alloc(sc) != 0) {
+		device_printf(dev, &quot;failed to allocate DMA resources\n&quot;);
+		error = ENXIO;
+		goto fail;
+	}
+
+	SYSCTL_ADD_PROC(device_get_sysctl_ctx(dev),
+	    SYSCTL_CHILDREN(device_get_sysctl_tree(dev)), OID_AUTO,
+	    &quot;stats&quot;, CTLTYPE_INT | CTLFLAG_RW, sc, 0, sysctl_bfe_stats,
+	    &quot;I&quot;, &quot;Statistics&quot;);
+
+	/* Set up ifnet structure */
+	ifp = sc-&gt;bfe_ifp = if_alloc(IFT_ETHER);
+	if (ifp == NULL) {
+		device_printf(dev, &quot;failed to if_alloc()\n&quot;);
+		error = ENOSPC;
+		goto fail;
+	}
+	ifp-&gt;if_softc = sc;
+	if_initname(ifp, device_get_name(dev), device_get_unit(dev));
+	ifp-&gt;if_flags = IFF_BROADCAST | IFF_SIMPLEX | IFF_MULTICAST;
+	ifp-&gt;if_ioctl = bfe_ioctl;
+	ifp-&gt;if_start = bfe_start;
+	ifp-&gt;if_init = bfe_init;
+	ifp-&gt;if_mtu = ETHERMTU;
+	IFQ_SET_MAXLEN(&amp;ifp-&gt;if_snd, BFE_TX_QLEN);
+	ifp-&gt;if_snd.ifq_drv_maxlen = BFE_TX_QLEN;
+	IFQ_SET_READY(&amp;ifp-&gt;if_snd);
+
+	bfe_get_config(sc);
+
+	/* Reset the chip and turn on the PHY */
+	BFE_LOCK(sc);
+	bfe_chip_reset(sc);
+	BFE_UNLOCK(sc);
+
+	if (mii_phy_probe(dev, &amp;sc-&gt;bfe_miibus,
+				bfe_ifmedia_upd, bfe_ifmedia_sts)) {
+		device_printf(dev, &quot;MII without any PHY!\n&quot;);
+		error = ENXIO;
+		goto fail;
+	}
+
+	ether_ifattach(ifp, sc-&gt;bfe_enaddr);
+
+	/*
+	 * Tell the upper layer(s) we support long frames.
+	 */
+	ifp-&gt;if_data.ifi_hdrlen = sizeof(struct ether_vlan_header);
+	ifp-&gt;if_capabilities |= IFCAP_VLAN_MTU;
+	ifp-&gt;if_capenable |= IFCAP_VLAN_MTU;
+
+	/*
+	 * Hook interrupt last to avoid having to lock softc
+	 */
+	error = bus_setup_intr(dev, sc-&gt;bfe_irq, INTR_TYPE_NET | INTR_MPSAFE,
+			NULL, bfe_intr, sc, &amp;sc-&gt;bfe_intrhand);
+
+	if (error) {
+		device_printf(dev, &quot;couldn't set up irq\n&quot;);
+		goto fail;
+	}
+fail:
+	if (error != 0)
+		bfe_detach(dev);
+	return (error);
+}
+
+static int
+bfe_detach(device_t dev)
+{
+	struct bfe_softc *sc;
+	struct ifnet *ifp;
+
+	sc = device_get_softc(dev);
+
+	ifp = sc-&gt;bfe_ifp;
+
+	if (device_is_attached(dev)) {
+		BFE_LOCK(sc);
+		sc-&gt;bfe_flags |= BFE_FLAG_DETACH;
+		bfe_stop(sc);
+		BFE_UNLOCK(sc);
+		callout_drain(&amp;sc-&gt;bfe_stat_co);
+		if (ifp != NULL)
+			ether_ifdetach(ifp);
+	}
+
+	BFE_LOCK(sc);
+	bfe_chip_reset(sc);
+	BFE_UNLOCK(sc);
+
+	bus_generic_detach(dev);
+	if (sc-&gt;bfe_miibus != NULL)
+		device_delete_child(dev, sc-&gt;bfe_miibus);
+
+	bfe_release_resources(sc);
+	bfe_dma_free(sc);
+	mtx_destroy(&amp;sc-&gt;bfe_mtx);
+
+	return (0);
+}
+
+/*
+ * Stop all chip I/O so that the kernel's probe routines don't
+ * get confused by errant DMAs when rebooting.
+ */
+static int
+bfe_shutdown(device_t dev)
+{
+	struct bfe_softc *sc;
+
+	sc = device_get_softc(dev);
+	BFE_LOCK(sc);
+	bfe_stop(sc);
+
+	BFE_UNLOCK(sc);
+
+	return (0);
+}
+
+static int
+bfe_suspend(device_t dev)
+{
+	struct bfe_softc *sc;
+
+	sc = device_get_softc(dev);
+	BFE_LOCK(sc);
+	bfe_stop(sc);
+	BFE_UNLOCK(sc);
+
+	return (0);
+}
+
+static int
+bfe_resume(device_t dev)
+{
+	struct bfe_softc *sc;
+	struct ifnet *ifp;
+
+	sc = device_get_softc(dev);
+	ifp = sc-&gt;bfe_ifp;
+	BFE_LOCK(sc);
+	bfe_chip_reset(sc);
+	if (ifp-&gt;if_flags &amp; IFF_UP) {
+		bfe_init_locked(sc);
+		if (ifp-&gt;if_drv_flags &amp; IFF_DRV_RUNNING &amp;&amp;
+		    !IFQ_DRV_IS_EMPTY(&amp;ifp-&gt;if_snd))
+			bfe_start_locked(ifp);
+	}
+	BFE_UNLOCK(sc);
+
+	return (0);
+}
+
+static int
+bfe_miibus_readreg(device_t dev, int phy, int reg)
+{
+	struct bfe_softc *sc;
+	u_int32_t ret;
+
+	sc = device_get_softc(dev);
+	if (phy != sc-&gt;bfe_phyaddr)
+		return (0);
+	bfe_readphy(sc, reg, &amp;ret);
+
+	return (ret);
+}
+
+static int
+bfe_miibus_writereg(device_t dev, int phy, int reg, int val)
+{
+	struct bfe_softc *sc;
+
+	sc = device_get_softc(dev);
+	if (phy != sc-&gt;bfe_phyaddr)
+		return (0);
+	bfe_writephy(sc, reg, val);
+
+	return (0);
+}
+
+static void
+bfe_miibus_statchg(device_t dev)
+{
+	struct bfe_softc *sc;
+	struct mii_data *mii;
+	u_int32_t val, flow;
+
+	sc = device_get_softc(dev);
+	mii = device_get_softc(sc-&gt;bfe_miibus);
+
+	sc-&gt;bfe_flags &amp;= ~BFE_FLAG_LINK;
+	if ((mii-&gt;mii_media_status &amp; (IFM_ACTIVE | IFM_AVALID)) ==
+	    (IFM_ACTIVE | IFM_AVALID)) {
+		switch (IFM_SUBTYPE(mii-&gt;mii_media_active)) {
+		case IFM_10_T:
+		case IFM_100_TX:
+			sc-&gt;bfe_flags |= BFE_FLAG_LINK;
+			break;
+		default:
+			break;
+		}
+	}
+
+	/* XXX Should stop Rx/Tx engine prior to touching MAC. */
+	val = CSR_READ_4(sc, BFE_TX_CTRL);
+	val &amp;= ~BFE_TX_DUPLEX;
+	if ((IFM_OPTIONS(mii-&gt;mii_media_active) &amp; IFM_FDX) != 0) {
+		val |= BFE_TX_DUPLEX;
+		flow = 0;
+#ifdef notyet
+		flow = CSR_READ_4(sc, BFE_RXCONF);
+		flow &amp;= ~BFE_RXCONF_FLOW;
+		if ((IFM_OPTIONS(sc-&gt;sc_mii-&gt;mii_media_active) &amp;
+		    IFM_ETH_RXPAUSE) != 0)
+			flow |= BFE_RXCONF_FLOW;
+		CSR_WRITE_4(sc, BFE_RXCONF, flow);
+		/*
+		 * It seems that the hardware has Tx pause issues
+		 * so enable only Rx pause.
+		 */
+		flow = CSR_READ_4(sc, BFE_MAC_FLOW);
+		flow &amp;= ~BFE_FLOW_PAUSE_ENAB;
+		CSR_WRITE_4(sc, BFE_MAC_FLOW, flow);
+#endif
+	}
+	CSR_WRITE_4(sc, BFE_TX_CTRL, val);
+}
+
+static void
+bfe_tx_ring_free(struct bfe_softc *sc)
+{
+	int i;
+
+	for(i = 0; i &lt; BFE_TX_LIST_CNT; i++) {
+		if (sc-&gt;bfe_tx_ring[i].bfe_mbuf != NULL) {
+			bus_dmamap_sync(sc-&gt;bfe_txmbuf_tag,
+			    sc-&gt;bfe_tx_ring[i].bfe_map, BUS_DMASYNC_POSTWRITE);
+			bus_dmamap_unload(sc-&gt;bfe_txmbuf_tag,
+			    sc-&gt;bfe_tx_ring[i].bfe_map);
+			m_freem(sc-&gt;bfe_tx_ring[i].bfe_mbuf);
+			sc-&gt;bfe_tx_ring[i].bfe_mbuf = NULL;
+		}
+	}
+	bzero(sc-&gt;bfe_tx_list, BFE_TX_LIST_SIZE);
+	bus_dmamap_sync(sc-&gt;bfe_tx_tag, sc-&gt;bfe_tx_map,
+	    BUS_DMASYNC_PREREAD | BUS_DMASYNC_PREWRITE);
+}
+
+static void
+bfe_rx_ring_free(struct bfe_softc *sc)
+{
+	int i;
+
+	for (i = 0; i &lt; BFE_RX_LIST_CNT; i++) {
+		if (sc-&gt;bfe_rx_ring[i].bfe_mbuf != NULL) {
+			bus_dmamap_sync(sc-&gt;bfe_rxmbuf_tag,
+			    sc-&gt;bfe_rx_ring[i].bfe_map, BUS_DMASYNC_POSTREAD);
+			bus_dmamap_unload(sc-&gt;bfe_rxmbuf_tag,
+			    sc-&gt;bfe_rx_ring[i].bfe_map);
+			m_freem(sc-&gt;bfe_rx_ring[i].bfe_mbuf);
+			sc-&gt;bfe_rx_ring[i].bfe_mbuf = NULL;
+		}
+	}
+	bzero(sc-&gt;bfe_rx_list, BFE_RX_LIST_SIZE);
+	bus_dmamap_sync(sc-&gt;bfe_rx_tag, sc-&gt;bfe_rx_map,
+	    BUS_DMASYNC_PREREAD | BUS_DMASYNC_PREWRITE);
+}
+
+static int
+bfe_list_rx_init(struct bfe_softc *sc)
+{
+	struct bfe_rx_data *rd;
+	int i;
+
+	sc-&gt;bfe_rx_prod = sc-&gt;bfe_rx_cons = 0;
+	bzero(sc-&gt;bfe_rx_list, BFE_RX_LIST_SIZE);
+	for (i = 0; i &lt; BFE_RX_LIST_CNT; i++) {
+		rd = &amp;sc-&gt;bfe_rx_ring[i];
+		rd-&gt;bfe_mbuf = NULL;
+		rd-&gt;bfe_ctrl = 0;
+		if (bfe_list_newbuf(sc, i) != 0)
+			return (ENOBUFS);
+	}
+
+	bus_dmamap_sync(sc-&gt;bfe_rx_tag, sc-&gt;bfe_rx_map,
+	    BUS_DMASYNC_PREREAD | BUS_DMASYNC_PREWRITE);
+	CSR_WRITE_4(sc, BFE_DMARX_PTR, (i * sizeof(struct bfe_desc)));
+
+	return (0);
+}
+
+static void
+bfe_list_tx_init(struct bfe_softc *sc)
+{
+	int i;
+
+	sc-&gt;bfe_tx_cnt = sc-&gt;bfe_tx_prod = sc-&gt;bfe_tx_cons = 0;
+	bzero(sc-&gt;bfe_tx_list, BFE_TX_LIST_SIZE);
+	for (i = 0; i &lt; BFE_TX_LIST_CNT; i++)
+		sc-&gt;bfe_tx_ring[i].bfe_mbuf = NULL;
+
+	bus_dmamap_sync(sc-&gt;bfe_tx_tag, sc-&gt;bfe_tx_map,
+	    BUS_DMASYNC_PREREAD | BUS_DMASYNC_PREWRITE);
+}
+
+static void
+bfe_discard_buf(struct bfe_softc *sc, int c)
+{
+	struct bfe_rx_data *r;
+	struct bfe_desc *d;
+
+	r = &amp;sc-&gt;bfe_rx_ring[c];
+	d = &amp;sc-&gt;bfe_rx_list[c];
+	d-&gt;bfe_ctrl = htole32(r-&gt;bfe_ctrl);
+}
+
+static int
+bfe_list_newbuf(struct bfe_softc *sc, int c)
+{
+	struct bfe_rxheader *rx_header;
+	struct bfe_desc *d;
+	struct bfe_rx_data *r;
+	struct mbuf *m;
+	bus_dma_segment_t segs[1];
+	bus_dmamap_t map;
+	u_int32_t ctrl;
+	int nsegs;
+
+	m = m_getcl(M_DONTWAIT, MT_DATA, M_PKTHDR);
+	m-&gt;m_len = m-&gt;m_pkthdr.len = MCLBYTES;
+
+	if (bus_dmamap_load_mbuf_sg(sc-&gt;bfe_rxmbuf_tag, sc-&gt;bfe_rx_sparemap,
+	    m, segs, &amp;nsegs, 0) != 0) {
+		m_freem(m);
+		return (ENOBUFS);
+	}
+
+	KASSERT(nsegs == 1, (&quot;%s: %d segments returned!&quot;, __func__, nsegs));
+	r = &amp;sc-&gt;bfe_rx_ring[c];
+	if (r-&gt;bfe_mbuf != NULL) {
+		bus_dmamap_sync(sc-&gt;bfe_rxmbuf_tag, r-&gt;bfe_map,
+		    BUS_DMASYNC_POSTREAD);
+		bus_dmamap_unload(sc-&gt;bfe_rxmbuf_tag, r-&gt;bfe_map);
+	}
+	map = r-&gt;bfe_map;
+	r-&gt;bfe_map = sc-&gt;bfe_rx_sparemap;
+	sc-&gt;bfe_rx_sparemap = map;
+	r-&gt;bfe_mbuf = m;
+
+	rx_header = mtod(m, struct bfe_rxheader *);
+	rx_header-&gt;len = 0;
+	rx_header-&gt;flags = 0;
+	bus_dmamap_sync(sc-&gt;bfe_rxmbuf_tag, r-&gt;bfe_map, BUS_DMASYNC_PREREAD);
+	
+	ctrl = segs[0].ds_len &amp; BFE_DESC_LEN;
+	KASSERT(ctrl &gt; ETHER_MAX_LEN + 32, (&quot;%s: buffer size too small(%d)!&quot;,
+	    __func__, ctrl));
+	if (c == BFE_RX_LIST_CNT - 1)
+		ctrl |= BFE_DESC_EOT;
+	r-&gt;bfe_ctrl = ctrl;
+
+	d = &amp;sc-&gt;bfe_rx_list[c];
+	d-&gt;bfe_ctrl = htole32(ctrl);
+	/* The chip needs all addresses to be added to BFE_PCI_DMA. */
+	d-&gt;bfe_addr = htole32(BFE_ADDR_LO(segs[0].ds_addr) + BFE_PCI_DMA);
+
+	return (0);
+}
+
+static void
+bfe_get_config(struct bfe_softc *sc)
+{
+	u_int8_t eeprom[128];
+
+	bfe_read_eeprom(sc, eeprom);
+
+	sc-&gt;bfe_enaddr[0] = eeprom[79];
+	sc-&gt;bfe_enaddr[1] = eeprom[78];
+	sc-&gt;bfe_enaddr[2] = eeprom[81];
+	sc-&gt;bfe_enaddr[3] = eeprom[80];
+	sc-&gt;bfe_enaddr[4] = eeprom[83];
+	sc-&gt;bfe_enaddr[5] = eeprom[82];
+
+	sc-&gt;bfe_phyaddr = eeprom[90] &amp; 0x1f;
+	sc-&gt;bfe_mdc_port = (eeprom[90] &gt;&gt; 14) &amp; 0x1;
+
+	sc-&gt;bfe_core_unit = 0;
+	sc-&gt;bfe_dma_offset = BFE_PCI_DMA;
+}
+
+static void
+bfe_pci_setup(struct bfe_softc *sc, u_int32_t cores)
+{
+	u_int32_t bar_orig, pci_rev, val;
+
+	bar_orig = pci_read_config(sc-&gt;bfe_dev, BFE_BAR0_WIN, 4);
+	pci_write_config(sc-&gt;bfe_dev, BFE_BAR0_WIN, BFE_REG_PCI, 4);
+	pci_rev = CSR_READ_4(sc, BFE_SBIDHIGH) &amp; BFE_RC_MASK;
+
+	val = CSR_READ_4(sc, BFE_SBINTVEC);
+	val |= cores;
+	CSR_WRITE_4(sc, BFE_SBINTVEC, val);
+
+	val = CSR_READ_4(sc, BFE_SSB_PCI_TRANS_2);
+	val |= BFE_SSB_PCI_PREF | BFE_SSB_PCI_BURST;
+	CSR_WRITE_4(sc, BFE_SSB_PCI_TRANS_2, val);
+
+	pci_write_config(sc-&gt;bfe_dev, BFE_BAR0_WIN, bar_orig, 4);
+}
+
+static void
+bfe_clear_stats(struct bfe_softc *sc)
+{
+	uint32_t reg;
+
+	BFE_LOCK_ASSERT(sc);
+
+	CSR_WRITE_4(sc, BFE_MIB_CTRL, BFE_MIB_CLR_ON_READ);
+	for (reg = BFE_TX_GOOD_O; reg &lt;= BFE_TX_PAUSE; reg += 4)
+		CSR_READ_4(sc, reg);
+	for (reg = BFE_RX_GOOD_O; reg &lt;= BFE_RX_NPAUSE; reg += 4)
+		CSR_READ_4(sc, reg);
+}
+
+static int
+bfe_resetphy(struct bfe_softc *sc)
+{
+	u_int32_t val;
+
+	bfe_writephy(sc, 0, BMCR_RESET);
+	DELAY(100);
+	bfe_readphy(sc, 0, &amp;val);
+	if (val &amp; BMCR_RESET) {
+		device_printf(sc-&gt;bfe_dev, &quot;PHY Reset would not complete.\n&quot;);
+		return (ENXIO);
+	}
+	return (0);
+}
+
+static void
+bfe_chip_halt(struct bfe_softc *sc)
+{
+	BFE_LOCK_ASSERT(sc);
+	/* disable interrupts - not that it actually does..*/
+	CSR_WRITE_4(sc, BFE_IMASK, 0);
+	CSR_READ_4(sc, BFE_IMASK);
+
+	CSR_WRITE_4(sc, BFE_ENET_CTRL, BFE_ENET_DISABLE);
+	bfe_wait_bit(sc, BFE_ENET_CTRL, BFE_ENET_DISABLE, 200, 1);
+
+	CSR_WRITE_4(sc, BFE_DMARX_CTRL, 0);
+	CSR_WRITE_4(sc, BFE_DMATX_CTRL, 0);
+	DELAY(10);
+}
+
+static void
+bfe_chip_reset(struct bfe_softc *sc)
+{
+	u_int32_t val;
+
+	BFE_LOCK_ASSERT(sc);
+
+	/* Set the interrupt vector for the enet core */
+	bfe_pci_setup(sc, BFE_INTVEC_ENET0);
+
+	/* is core up? */
+	val = CSR_READ_4(sc, BFE_SBTMSLOW) &amp;
+	    (BFE_RESET | BFE_REJECT | BFE_CLOCK);
+	if (val == BFE_CLOCK) {
+		/* It is, so shut it down */
+		CSR_WRITE_4(sc, BFE_RCV_LAZY, 0);
+		CSR_WRITE_4(sc, BFE_ENET_CTRL, BFE_ENET_DISABLE);
+		bfe_wait_bit(sc, BFE_ENET_CTRL, BFE_ENET_DISABLE, 100, 1);
+		CSR_WRITE_4(sc, BFE_DMATX_CTRL, 0);
+		if (CSR_READ_4(sc, BFE_DMARX_STAT) &amp; BFE_STAT_EMASK)
+			bfe_wait_bit(sc, BFE_DMARX_STAT, BFE_STAT_SIDLE,
+			    100, 0);
+		CSR_WRITE_4(sc, BFE_DMARX_CTRL, 0);
+	}
+
+	bfe_core_reset(sc);
+	bfe_clear_stats(sc);
+
+	/*
+	 * We want the phy registers to be accessible even when
+	 * the driver is &quot;downed&quot; so initialize MDC preamble, frequency,
+	 * and whether internal or external phy here.
+	 */
+
+	/* 4402 has 62.5Mhz SB clock and internal phy */
+	CSR_WRITE_4(sc, BFE_MDIO_CTRL, 0x8d);
+
+	/* Internal or external PHY? */
+	val = CSR_READ_4(sc, BFE_DEVCTRL);
+	if (!(val &amp; BFE_IPP))
+		CSR_WRITE_4(sc, BFE_ENET_CTRL, BFE_ENET_EPSEL);
+	else if (CSR_READ_4(sc, BFE_DEVCTRL) &amp; BFE_EPR) {
+		BFE_AND(sc, BFE_DEVCTRL, ~BFE_EPR);
+		DELAY(100);
+	}
+
+	/* Enable CRC32 generation and set proper LED modes */
+	BFE_OR(sc, BFE_MAC_CTRL, BFE_CTRL_CRC32_ENAB | BFE_CTRL_LED);
+
+	/* Reset or clear powerdown control bit  */
+	BFE_AND(sc, BFE_MAC_CTRL, ~BFE_CTRL_PDOWN);
+
+	CSR_WRITE_4(sc, BFE_RCV_LAZY, ((1 &lt;&lt; BFE_LAZY_FC_SHIFT) &amp;
+				BFE_LAZY_FC_MASK));
+
+	/*
+	 * We don't want lazy interrupts, so just send them at
+	 * the end of a frame, please
+	 */
+	BFE_OR(sc, BFE_RCV_LAZY, 0);
+
+	/* Set max lengths, accounting for VLAN tags */
+	CSR_WRITE_4(sc, BFE_RXMAXLEN, ETHER_MAX_LEN+32);
+	CSR_WRITE_4(sc, BFE_TXMAXLEN, ETHER_MAX_LEN+32);
+
+	/* Set watermark XXX - magic */
+	CSR_WRITE_4(sc, BFE_TX_WMARK, 56);

[... truncated: 1612 lines follow ...]

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="013455.html">[Haiku-commits] r28599 - haiku/trunk/src/libs/compat/freebsd_network
</A></li>
	<LI>Next message: <A HREF="013459.html">[Haiku-commits] r28601 - in haiku/vendor/freebsd/current/dev: bge	mii
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#13456">[ date ]</a>
              <a href="thread.html#13456">[ thread ]</a>
              <a href="subject.html#13456">[ subject ]</a>
              <a href="author.html#13456">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
