<div class="table-wrap"><table data-layout="default" data-local-id="719a984d-d545-4cbb-9350-ef3e4a8685ec" class="confluenceTable"><colgroup><col style="width: 263.0px;"/><col style="width: 217.0px;"/><col style="width: 189.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p>Tool Name</p></th><th class="confluenceTh"><p>Tool Vendor</p></th><th class="confluenceTh"><p>Adopted features </p></th></tr><tr><td class="confluenceTd"><p>Questasim - Verilog simulator</p></td><td class="confluenceTd"><p>Mentor Graphics</p></td><td class="confluenceTd"><p>Verilog compiler, Verilog simulator, function &amp; code coverage</p></td></tr><tr><td class="confluenceTd"><p>Visualizer- waveform viewer</p></td><td class="confluenceTd"><p>Mentor Graphics</p></td><td class="confluenceTd"><p>Debug waveform viewer</p></td></tr><tr><td class="confluenceTd"><p>CoverCheck - Code coverage exclusion</p></td><td class="confluenceTd"><p>Mentor Graphics</p></td><td class="confluenceTd"><p>Code coverage formal exclusion generation</p></td></tr><tr><td class="confluenceTd"><p>QuestaFormal</p></td><td class="confluenceTd"><p>Mentor Graphics</p></td><td class="confluenceTd"><p>Tool based formal verification</p></td></tr><tr><td class="confluenceTd"><p>ACL2</p></td><td class="confluenceTd"><p>UT Austin</p></td><td class="confluenceTd"><p>Theorem based formal verification</p></td></tr><tr><td class="confluenceTd"><p>Synopsys VIP</p></td><td class="confluenceTd"><p>Synopsys</p></td><td class="confluenceTd"><p>Verification stimulus</p></td></tr><tr><td class="confluenceTd"><p>UVM</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Verification TB, SB, checker &amp; infrastructure</p></td></tr><tr><td class="confluenceTd"><p>Visual Studio/Code</p></td><td class="confluenceTd"><p>Microsoft</p></td><td class="confluenceTd"><p>Editor</p></td></tr><tr><td class="confluenceTd"><p>node</p></td><td class="confluenceTd"><p>neutral Node. js foundation</p></td><td class="confluenceTd"><p>Java script environment</p></td></tr><tr><td class="confluenceTd"><p>DC</p></td><td class="confluenceTd"><p>Synopsys</p></td><td class="confluenceTd"><p>7nm synthesis &amp; timing analysis tool</p></td></tr><tr><td class="confluenceTd"><p>DC_NXT</p></td><td class="confluenceTd"><p>Synopsys</p></td><td class="confluenceTd"><p>5nm synthesis &amp; timing analysis tool </p></td></tr><tr><td class="confluenceTd"><p>FUSION COMPILER</p></td><td class="confluenceTd"><p>Synopsys</p></td><td class="confluenceTd"><p>Synthesis &amp; timing analysis tool</p></td></tr><tr><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>Synopsys</p></td><td class="confluenceTd"><p>Synthesis &amp; timing analysis tool</p></td></tr><tr><td class="confluenceTd"><p>Synopsis Memory compiler</p></td><td class="confluenceTd"><p>Synopsys</p></td><td class="confluenceTd"><p>Memory compiler</p></td></tr><tr><td class="confluenceTd"><p>Synopsis Library compiler</p></td><td class="confluenceTd"><p>Synopsys</p></td><td class="confluenceTd"><p>Memory Library</p></td></tr><tr><td class="confluenceTd"><p>TSMC Memory compiler</p></td><td class="confluenceTd"><p> TSMC</p></td><td class="confluenceTd"><p>Memory compiler</p></td></tr><tr><td class="confluenceTd"><p>Spyglass - LINT</p></td><td class="confluenceTd"><p>Synopsys</p></td><td class="confluenceTd"><p>LINTER tool</p></td></tr><tr><td class="confluenceTd"><p>Formality - LEC</p></td><td class="confluenceTd"><p>Synopsys</p></td><td class="confluenceTd"><p>Logical equivalence checker.</p></td></tr><tr><td class="confluenceTd"><p> Verilator</p></td><td class="confluenceTd"><p>Veripool.org </p></td><td class="confluenceTd"><p> LINTER tool</p></td></tr><tr><td class="confluenceTd"><p>SGE [Sun grid engine] </p></td><td class="confluenceTd"><p>Oracle </p></td><td class="confluenceTd"><p>Grid computing computer cluster software system</p></td></tr><tr><td class="confluenceTd"><p>ARM v8 DSU RTL (Corinth Cluster/Hercules ARM A76AE core)</p></td><td class="confluenceTd"><p>ARM</p></td><td class="confluenceTd"><p>Multi-cluster DSU RTL integration on Veloce emulation w/ Ncore3.2 </p></td></tr><tr><td class="confluenceTd"><p>ARM v9 DSU RTL</p></td><td class="confluenceTd"><p>ARM</p></td><td class="confluenceTd"><p>TBD</p></td></tr><tr><td class="confluenceTd"><p>UART RTL <a href="https://arterisip.atlassian.net/wiki/download/attachments/16162103/UART_spec.pdf?version=1&amp;modificationDate=1623335149415&amp;cacheVersion=1&amp;api=v2" rel="nofollow">https://arterisip.atlassian.net/wiki/download/attachments/16162103/UART_spec.pdf?version=1&amp;modificationDate=1623335149415&amp;cacheVersion=1&amp;api=v2</a></p></td><td class="confluenceTd"><p>opencores.org</p></td><td class="confluenceTd"><p>Integrated with Veloce emulation to print debug messages. </p></td></tr><tr><td class="confluenceTd"><p>ACE SIMXL transactors</p></td><td class="confluenceTd"><p>Mentor</p></td><td class="confluenceTd"><p>Integrated with Veloce SIMXL flow</p></td></tr><tr><td class="confluenceTd"><p>CHI SIMXL transactors</p></td><td class="confluenceTd"><p>Mentor</p></td><td class="confluenceTd"><p>Integrated with Veloce directed testbench flow</p></td></tr><tr><td class="confluenceTd"><p>Coresight SoC 600</p></td><td class="confluenceTd"><p>ARM</p></td><td class="confluenceTd"><p>APB and ATB as well as Virtual JTAG DAPLITE2 connection for debug on Veloce. (enabling in progress)</p></td></tr><tr><td class="confluenceTd"><p>AXI4 Slave FLEXMEM transactor memory</p></td><td class="confluenceTd"><p>Mentor</p></td><td class="confluenceTd"><p>Integrated with Veloce flow to provide memory for BOOT, Linux, RTOS etc. </p></td></tr></tbody></table></div><p /><p />