{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575231398297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575231398299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 17:16:38 2019 " "Processing started: Sun Dec 01 17:16:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575231398299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575231398299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off micro2 -c micro2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off micro2 -c micro2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575231398299 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575231398729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memdados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memdados-SYN " "Found design unit 1: memdados-SYN" {  } { { "memdados.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399558 ""} { "Info" "ISGN_ENTITY_NAME" "1 memdados " "Found entity 1: memdados" {  } { { "memdados.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_sub_unsig/som_sub_unsig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som_sub_unsig/som_sub_unsig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_sub_unsig-arq_som_sub_unsig " "Found design unit 1: som_sub_unsig-arq_som_sub_unsig" {  } { { "som_sub_unsig/som_sub_unsig.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/som_sub_unsig/som_sub_unsig.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399613 ""} { "Info" "ISGN_ENTITY_NAME" "1 som_sub_unsig " "Found entity 1: som_sub_unsig" {  } { { "som_sub_unsig/som_sub_unsig.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/som_sub_unsig/som_sub_unsig.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_sub_sig/som_sub_sig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som_sub_sig/som_sub_sig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_sub_sig-arq_som_sub_sig " "Found design unit 1: som_sub_sig-arq_som_sub_sig" {  } { { "som_sub_sig/som_sub_sig.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/som_sub_sig/som_sub_sig.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399620 ""} { "Info" "ISGN_ENTITY_NAME" "1 som_sub_sig " "Found entity 1: som_sub_sig" {  } { { "som_sub_sig/som_sub_sig.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/som_sub_sig/som_sub_sig.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16/reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16/reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16-arq_reg16 " "Found design unit 1: reg16-arq_reg16" {  } { { "reg16/reg16.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/reg16/reg16.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399636 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16/reg16.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/reg16/reg16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg11/reg11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg11/reg11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg11-arq_reg11 " "Found design unit 1: reg11-arq_reg11" {  } { { "reg11/reg11.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/reg11/reg11.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399659 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg11 " "Found entity 1: reg11" {  } { { "reg11/reg11.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/reg11/reg11.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8/reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8/reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8-arq_reg8 " "Found design unit 1: reg8-arq_reg8" {  } { { "reg8/reg8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/reg8/reg8.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399674 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "reg8/reg8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/reg8/reg8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2/reg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg2/reg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg2-arq_reg2 " "Found design unit 1: reg2-arq_reg2" {  } { { "reg2/reg2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/reg2/reg2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399691 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg2 " "Found entity 1: reg2" {  } { { "reg2/reg2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/reg2/reg2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arq_PC " "Found design unit 1: PC-arq_PC" {  } { { "PC/PC.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/PC/PC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399703 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC/PC.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/PC/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1/mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1/mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1-arq_mux4x1 " "Found design unit 1: mux4x1-arq_mux4x1" {  } { { "mux4x1/mux4x1.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/mux4x1/mux4x1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399715 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1/mux4x1.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/mux4x1/mux4x1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memprog/memprog.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memprog/memprog.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memprog-SYN " "Found design unit 1: memprog-SYN" {  } { { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399732 ""} { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/dpcomp.vhd 1 0 " "Found 1 design units, including 0 entities, in source file datapath/dpcomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DPComp " "Found design unit 1: DPComp" {  } { { "datapath/DPComp.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/DPComp.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arqDP " "Found design unit 1: datapath-arqDP" {  } { { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399776 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-arq_controlador " "Found design unit 1: controlador-arq_controlador" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399807 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compu8/compu8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compu8/compu8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compU8-arq_compU8 " "Found design unit 1: compU8-arq_compU8" {  } { { "compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/compU8/compU8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399816 ""} { "Info" "ISGN_ENTITY_NAME" "1 compU8 " "Found entity 1: compU8" {  } { { "compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/compU8/compU8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp8/comp8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp8/comp8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp8-arq_comp8 " "Found design unit 1: comp8-arq_comp8" {  } { { "comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/comp8/comp8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399827 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp8 " "Found entity 1: comp8" {  } { { "comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/comp8/comp8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file alu/alu_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_components " "Found design unit 1: alu_components" {  } { { "alu/alu_components.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/alu/alu_components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arqALU " "Found design unit 1: alu-arqALU" {  } { { "alu/alu.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/alu/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399869 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu/alu.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/alu/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file micro2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 micro2-arq_micro2 " "Found design unit 1: micro2-arq_micro2" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399885 ""} { "Info" "ISGN_ENTITY_NAME" "1 micro2 " "Found entity 1: micro2" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231399885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231399885 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "micro2 " "Elaborating entity \"micro2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575231399967 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_outC micro2.vhd(32) " "Verilog HDL or VHDL warning at micro2.vhd(32): object \"flag_outC\" assigned a value but never read" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575231399988 "|micro2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s micro2.vhd(35) " "Verilog HDL or VHDL warning at micro2.vhd(35): object \"s\" assigned a value but never read" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575231399989 "|micro2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador controlador:Cont " "Elaborating entity \"controlador\" for hierarchy \"controlador:Cont\"" {  } { { "micro2.vhd" "Cont" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400044 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IR_clrC controlador.vhd(20) " "VHDL Signal Declaration warning at controlador.vhd(20): used implicit default value for signal \"IR_clrC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575231400048 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CompOutExtC controlador.vhd(805) " "VHDL Process Statement warning at controlador.vhd(805): signal \"CompOutExtC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 805 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575231400054 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CompOutExtC controlador.vhd(833) " "VHDL Process Statement warning at controlador.vhd(833): signal \"CompOutExtC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 833 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575231400054 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CompOutExtC controlador.vhd(861) " "VHDL Process Statement warning at controlador.vhd(861): signal \"CompOutExtC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 861 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575231400058 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_clrC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"PC_clrC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400060 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_fC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"PC_fC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400060 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_fos8C controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"PC_fos8C\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400060 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_ldC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"IR_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400062 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R1_ldC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"R1_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400062 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2_ldC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"R2_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400062 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R3_ldC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"R3_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400063 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RI1_ldC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"RI1_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400063 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RI2_ldC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"RI2_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400063 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RO1_ldC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"RO1_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400063 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RO2_ldC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"RO2_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400063 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flg_ldC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"flg_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400063 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MD_rwC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"MD_rwC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400063 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400064 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_ldC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"PC_ldC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400064 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outG1 controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"outG1\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400064 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mux_3sC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"Mux_3sC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400064 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mux_2sC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"Mux_2sC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400064 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mux_1sC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"Mux_1sC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400066 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_sC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"ALU_sC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400066 "|micro2|controlador:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mux_DsC controlador.vhd(142) " "VHDL Process Statement warning at controlador.vhd(142): inferring latch(es) for signal or variable \"Mux_DsC\", which holds its previous value in one or more paths through the process" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575231400066 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_DsC\[0\] controlador.vhd(142) " "Inferred latch for \"Mux_DsC\[0\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400067 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_DsC\[1\] controlador.vhd(142) " "Inferred latch for \"Mux_DsC\[1\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400067 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_sC\[0\] controlador.vhd(142) " "Inferred latch for \"ALU_sC\[0\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400068 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_sC\[1\] controlador.vhd(142) " "Inferred latch for \"ALU_sC\[1\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400068 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_sC\[2\] controlador.vhd(142) " "Inferred latch for \"ALU_sC\[2\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400068 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_sC\[3\] controlador.vhd(142) " "Inferred latch for \"ALU_sC\[3\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400068 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_1sC\[0\] controlador.vhd(142) " "Inferred latch for \"Mux_1sC\[0\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400068 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_1sC\[1\] controlador.vhd(142) " "Inferred latch for \"Mux_1sC\[1\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400068 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_2sC\[0\] controlador.vhd(142) " "Inferred latch for \"Mux_2sC\[0\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400068 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_2sC\[1\] controlador.vhd(142) " "Inferred latch for \"Mux_2sC\[1\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400070 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_3sC\[0\] controlador.vhd(142) " "Inferred latch for \"Mux_3sC\[0\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400070 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_3sC\[1\] controlador.vhd(142) " "Inferred latch for \"Mux_3sC\[1\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400070 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outG1 controlador.vhd(142) " "Inferred latch for \"outG1\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400070 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_ldC controlador.vhd(142) " "Inferred latch for \"PC_ldC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400070 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] controlador.vhd(142) " "Inferred latch for \"s\[0\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400070 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] controlador.vhd(142) " "Inferred latch for \"s\[1\]\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400070 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD_rwC controlador.vhd(142) " "Inferred latch for \"MD_rwC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400071 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flg_ldC controlador.vhd(142) " "Inferred latch for \"flg_ldC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400071 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RO2_ldC controlador.vhd(142) " "Inferred latch for \"RO2_ldC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400071 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RO1_ldC controlador.vhd(142) " "Inferred latch for \"RO1_ldC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400071 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RI2_ldC controlador.vhd(142) " "Inferred latch for \"RI2_ldC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400071 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RI1_ldC controlador.vhd(142) " "Inferred latch for \"RI1_ldC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400071 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3_ldC controlador.vhd(142) " "Inferred latch for \"R3_ldC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400071 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2_ldC controlador.vhd(142) " "Inferred latch for \"R2_ldC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400072 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1_ldC controlador.vhd(142) " "Inferred latch for \"R1_ldC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400072 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_ldC controlador.vhd(142) " "Inferred latch for \"IR_ldC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400072 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_fos8C controlador.vhd(142) " "Inferred latch for \"PC_fos8C\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400072 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_fC controlador.vhd(142) " "Inferred latch for \"PC_fC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400072 "|micro2|controlador:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_clrC controlador.vhd(142) " "Inferred latch for \"PC_clrC\" at controlador.vhd(142)" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400072 "|micro2|controlador:Cont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"datapath:DP\"" {  } { { "micro2.vhd" "DP" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400102 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clr datapath.vhd(64) " "VHDL Signal Declaration warning at datapath.vhd(64): used explicit default value for signal \"clr\" because signal was never assigned a value" {  } { { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1575231400102 "|micro2|datapath:DP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RZ_ld datapath.vhd(65) " "VHDL Signal Declaration warning at datapath.vhd(65): used explicit default value for signal \"RZ_ld\" because signal was never assigned a value" {  } { { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1575231400106 "|micro2|datapath:DP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RZ datapath.vhd(66) " "VHDL Signal Declaration warning at datapath.vhd(66): used explicit default value for signal \"RZ\" because signal was never assigned a value" {  } { { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1575231400106 "|micro2|datapath:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memdados datapath:DP\|memdados:MemData " "Elaborating entity \"memdados\" for hierarchy \"datapath:DP\|memdados:MemData\"" {  } { { "datapath/datapath.vhd" "MemData" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\"" {  } { { "memdados.vhd" "altsyncram_component" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\"" {  } { { "memdados.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400224 ""}  } { { "memdados.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575231400224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r4a1 " "Found entity 1: altsyncram_r4a1" {  } { { "db/altsyncram_r4a1.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_r4a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231400283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231400283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r4a1 datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated " "Elaborating entity \"altsyncram_r4a1\" for hierarchy \"datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog datapath:DP\|memprog:MemPro " "Elaborating entity \"memprog\" for hierarchy \"datapath:DP\|memprog:MemPro\"" {  } { { "datapath/datapath.vhd" "MemPro" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\"" {  } { { "memProg/memprog.vhd" "altsyncram_component" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\"" {  } { { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memProg/mif_memprog.mif " "Parameter \"init_file\" = \"memProg/mif_memprog.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400352 ""}  } { { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575231400352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d891 " "Found entity 1: altsyncram_d891" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575231400414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575231400414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d891 datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated " "Elaborating entity \"altsyncram_d891\" for hierarchy \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC datapath:DP\|PC:PC1 " "Elaborating entity \"PC\" for hierarchy \"datapath:DP\|PC:PC1\"" {  } { { "datapath/datapath.vhd" "PC1" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 datapath:DP\|reg16:IR " "Elaborating entity \"reg16\" for hierarchy \"datapath:DP\|reg16:IR\"" {  } { { "datapath/datapath.vhd" "IR" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 datapath:DP\|reg8:RI1 " "Elaborating entity \"reg8\" for hierarchy \"datapath:DP\|reg8:RI1\"" {  } { { "datapath/datapath.vhd" "RI1" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg2 datapath:DP\|reg2:flag " "Elaborating entity \"reg2\" for hierarchy \"datapath:DP\|reg2:flag\"" {  } { { "datapath/datapath.vhd" "flag" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:DP\|alu:ALU1 " "Elaborating entity \"alu\" for hierarchy \"datapath:DP\|alu:ALU1\"" {  } { { "datapath/datapath.vhd" "ALU1" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_sub_sig datapath:DP\|alu:ALU1\|som_sub_sig:som_sig " "Elaborating entity \"som_sub_sig\" for hierarchy \"datapath:DP\|alu:ALU1\|som_sub_sig:som_sig\"" {  } { { "alu/alu.vhd" "som_sig" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/alu/alu.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp8 datapath:DP\|alu:ALU1\|comp8:comp " "Elaborating entity \"comp8\" for hierarchy \"datapath:DP\|alu:ALU1\|comp8:comp\"" {  } { { "alu/alu.vhd" "comp" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/alu/alu.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400529 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] comp8.vhd(19) " "Inferred latch for \"result\[0\]\" at comp8.vhd(19)" {  } { { "comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/comp8/comp8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400529 "|micro2|datapath:DP|alu:ALU1|comp8:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] comp8.vhd(19) " "Inferred latch for \"result\[1\]\" at comp8.vhd(19)" {  } { { "comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/comp8/comp8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400529 "|micro2|datapath:DP|alu:ALU1|comp8:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] comp8.vhd(19) " "Inferred latch for \"result\[2\]\" at comp8.vhd(19)" {  } { { "comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/comp8/comp8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400533 "|micro2|datapath:DP|alu:ALU1|comp8:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] comp8.vhd(19) " "Inferred latch for \"result\[3\]\" at comp8.vhd(19)" {  } { { "comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/comp8/comp8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400533 "|micro2|datapath:DP|alu:ALU1|comp8:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] comp8.vhd(19) " "Inferred latch for \"result\[4\]\" at comp8.vhd(19)" {  } { { "comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/comp8/comp8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400533 "|micro2|datapath:DP|alu:ALU1|comp8:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] comp8.vhd(19) " "Inferred latch for \"result\[5\]\" at comp8.vhd(19)" {  } { { "comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/comp8/comp8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400533 "|micro2|datapath:DP|alu:ALU1|comp8:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] comp8.vhd(19) " "Inferred latch for \"result\[6\]\" at comp8.vhd(19)" {  } { { "comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/comp8/comp8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400533 "|micro2|datapath:DP|alu:ALU1|comp8:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] comp8.vhd(19) " "Inferred latch for \"result\[7\]\" at comp8.vhd(19)" {  } { { "comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/comp8/comp8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400533 "|micro2|datapath:DP|alu:ALU1|comp8:comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compU8 datapath:DP\|alu:ALU1\|compU8:compU " "Elaborating entity \"compU8\" for hierarchy \"datapath:DP\|alu:ALU1\|compU8:compU\"" {  } { { "alu/alu.vhd" "compU" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/alu/alu.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400543 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] compU8.vhd(19) " "Inferred latch for \"result\[0\]\" at compU8.vhd(19)" {  } { { "compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/compU8/compU8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400543 "|micro2|datapath:DP|alu:ALU1|compU8:compU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] compU8.vhd(19) " "Inferred latch for \"result\[1\]\" at compU8.vhd(19)" {  } { { "compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/compU8/compU8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400543 "|micro2|datapath:DP|alu:ALU1|compU8:compU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] compU8.vhd(19) " "Inferred latch for \"result\[2\]\" at compU8.vhd(19)" {  } { { "compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/compU8/compU8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400544 "|micro2|datapath:DP|alu:ALU1|compU8:compU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] compU8.vhd(19) " "Inferred latch for \"result\[3\]\" at compU8.vhd(19)" {  } { { "compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/compU8/compU8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400544 "|micro2|datapath:DP|alu:ALU1|compU8:compU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] compU8.vhd(19) " "Inferred latch for \"result\[4\]\" at compU8.vhd(19)" {  } { { "compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/compU8/compU8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400544 "|micro2|datapath:DP|alu:ALU1|compU8:compU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] compU8.vhd(19) " "Inferred latch for \"result\[5\]\" at compU8.vhd(19)" {  } { { "compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/compU8/compU8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400544 "|micro2|datapath:DP|alu:ALU1|compU8:compU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] compU8.vhd(19) " "Inferred latch for \"result\[6\]\" at compU8.vhd(19)" {  } { { "compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/compU8/compU8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400544 "|micro2|datapath:DP|alu:ALU1|compU8:compU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] compU8.vhd(19) " "Inferred latch for \"result\[7\]\" at compU8.vhd(19)" {  } { { "compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/compU8/compU8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575231400544 "|micro2|datapath:DP|alu:ALU1|compU8:compU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 datapath:DP\|mux4x1:Mux1 " "Elaborating entity \"mux4x1\" for hierarchy \"datapath:DP\|mux4x1:Mux1\"" {  } { { "datapath/datapath.vhd" "Mux1" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575231400554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|MD_rwC " "LATCH primitive \"controlador:Cont\|MD_rwC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|RO2_ldC " "LATCH primitive \"controlador:Cont\|RO2_ldC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|RO1_ldC " "LATCH primitive \"controlador:Cont\|RO1_ldC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|RI2_ldC " "LATCH primitive \"controlador:Cont\|RI2_ldC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|RI1_ldC " "LATCH primitive \"controlador:Cont\|RI1_ldC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|IR_ldC " "LATCH primitive \"controlador:Cont\|IR_ldC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400753 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|PC_fos8C " "LATCH primitive \"controlador:Cont\|PC_fos8C\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400753 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|PC_fC " "LATCH primitive \"controlador:Cont\|PC_fC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400753 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|PC_clrC " "LATCH primitive \"controlador:Cont\|PC_clrC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400753 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|RO1_ldC " "LATCH primitive \"controlador:Cont\|RO1_ldC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|RO2_ldC " "LATCH primitive \"controlador:Cont\|RO2_ldC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|PC_fC " "LATCH primitive \"controlador:Cont\|PC_fC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|PC_fos8C " "LATCH primitive \"controlador:Cont\|PC_fos8C\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|PC_clrC " "LATCH primitive \"controlador:Cont\|PC_clrC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|IR_ldC " "LATCH primitive \"controlador:Cont\|IR_ldC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|RI1_ldC " "LATCH primitive \"controlador:Cont\|RI1_ldC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|RI2_ldC " "LATCH primitive \"controlador:Cont\|RI2_ldC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|MD_rwC " "LATCH primitive \"controlador:Cont\|MD_rwC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400781 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[13\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[12\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 274 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[11\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[10\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[15\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[14\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[0\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[1\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 54 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[2\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[3\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[4\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[5\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[6\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[7\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[9\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[8\] " "Synthesized away node \"datapath:DP\|memprog:MemPro\|altsyncram:altsyncram_component\|altsyncram_d891:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_d891.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_d891.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memProg/memprog.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memProg/memprog.vhd" 84 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 72 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400814 "|micro2|datapath:DP|memprog:MemPro|altsyncram:altsyncram_component|altsyncram_d891:auto_generated|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1575231400814 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1575231400814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlador:Cont\|R1_ldC " "LATCH primitive \"controlador:Cont\|R1_ldC\" is permanently enabled" {  } { { "controlador/controlador.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/controlador/controlador.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575231400832 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[0\] " "Synthesized away node \"datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_r4a1.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_r4a1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memdados.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 88 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 71 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400836 "|micro2|datapath:DP|memdados:MemData|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[1\] " "Synthesized away node \"datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_r4a1.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_r4a1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memdados.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 88 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 71 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400836 "|micro2|datapath:DP|memdados:MemData|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[2\] " "Synthesized away node \"datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_r4a1.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_r4a1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memdados.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 88 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 71 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400836 "|micro2|datapath:DP|memdados:MemData|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[3\] " "Synthesized away node \"datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_r4a1.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_r4a1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memdados.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 88 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 71 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400836 "|micro2|datapath:DP|memdados:MemData|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[4\] " "Synthesized away node \"datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_r4a1.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_r4a1.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memdados.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 88 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 71 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400836 "|micro2|datapath:DP|memdados:MemData|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[5\] " "Synthesized away node \"datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_r4a1.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_r4a1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memdados.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 88 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 71 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400836 "|micro2|datapath:DP|memdados:MemData|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[6\] " "Synthesized away node \"datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_r4a1.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_r4a1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memdados.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 88 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 71 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400836 "|micro2|datapath:DP|memdados:MemData|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[7\] " "Synthesized away node \"datapath:DP\|memdados:MemData\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_r4a1.tdf" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/db/altsyncram_r4a1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memdados.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/memdados.vhd" 88 0 0 } } { "datapath/datapath.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/datapath/datapath.vhd" 71 0 0 } } { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231400836 "|micro2|datapath:DP|memdados:MemData|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1575231400836 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1575231400836 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1575231401052 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RO1_outC\[0\] GND " "Pin \"RO1_outC\[0\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO1_outC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO1_outC\[1\] GND " "Pin \"RO1_outC\[1\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO1_outC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO1_outC\[2\] GND " "Pin \"RO1_outC\[2\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO1_outC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO1_outC\[3\] GND " "Pin \"RO1_outC\[3\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO1_outC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO1_outC\[4\] GND " "Pin \"RO1_outC\[4\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO1_outC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO1_outC\[5\] GND " "Pin \"RO1_outC\[5\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO1_outC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO1_outC\[6\] GND " "Pin \"RO1_outC\[6\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO1_outC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO1_outC\[7\] GND " "Pin \"RO1_outC\[7\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO1_outC[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO2_outC\[0\] GND " "Pin \"RO2_outC\[0\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO2_outC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO2_outC\[1\] GND " "Pin \"RO2_outC\[1\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO2_outC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO2_outC\[2\] GND " "Pin \"RO2_outC\[2\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO2_outC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO2_outC\[3\] GND " "Pin \"RO2_outC\[3\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO2_outC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO2_outC\[4\] GND " "Pin \"RO2_outC\[4\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO2_outC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO2_outC\[5\] GND " "Pin \"RO2_outC\[5\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO2_outC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO2_outC\[6\] GND " "Pin \"RO2_outC\[6\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO2_outC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RO2_outC\[7\] GND " "Pin \"RO2_outC\[7\]\" is stuck at GND" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575231401139 "|micro2|RO2_outC[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1575231401139 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "39 " "39 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1575231401176 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575231401467 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401467 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI2_inC\[0\] " "No output dependent on input pin \"RI2_inC\[0\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI2_inC[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI2_inC\[1\] " "No output dependent on input pin \"RI2_inC\[1\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI2_inC[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI2_inC\[2\] " "No output dependent on input pin \"RI2_inC\[2\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI2_inC[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI2_inC\[3\] " "No output dependent on input pin \"RI2_inC\[3\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI2_inC[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI2_inC\[4\] " "No output dependent on input pin \"RI2_inC\[4\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI2_inC[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI2_inC\[5\] " "No output dependent on input pin \"RI2_inC\[5\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI2_inC[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI2_inC\[6\] " "No output dependent on input pin \"RI2_inC\[6\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI2_inC[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI2_inC\[7\] " "No output dependent on input pin \"RI2_inC\[7\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI2_inC[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI1_inC\[0\] " "No output dependent on input pin \"RI1_inC\[0\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI1_inC[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI1_inC\[1\] " "No output dependent on input pin \"RI1_inC\[1\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI1_inC[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI1_inC\[2\] " "No output dependent on input pin \"RI1_inC\[2\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI1_inC[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI1_inC\[3\] " "No output dependent on input pin \"RI1_inC\[3\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI1_inC[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI1_inC\[4\] " "No output dependent on input pin \"RI1_inC\[4\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI1_inC[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI1_inC\[5\] " "No output dependent on input pin \"RI1_inC\[5\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI1_inC[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI1_inC\[6\] " "No output dependent on input pin \"RI1_inC\[6\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI1_inC[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI1_inC\[7\] " "No output dependent on input pin \"RI1_inC\[7\]\"" {  } { { "micro2.vhd" "" { Text "C:/altera/13.0/microProjeto/micro2.0/microProjeto/micro2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575231401581 "|micro2|RI1_inC[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1575231401581 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575231401586 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575231401586 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575231401586 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575231401586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575231401660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 17:16:41 2019 " "Processing ended: Sun Dec 01 17:16:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575231401660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575231401660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575231401660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575231401660 ""}
