
*** Running vivado
    with args -log design_1_iris_module_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_iris_module_0_1.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_iris_module_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1417.219 ; gain = 24.887
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/HLS_Projects/iris_hls/iris_hls_vitis'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_iris_module_0_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20252
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 1417.219 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_iris_module_0_1' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ip/design_1_iris_module_0_1/synth/design_1_iris_module_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'iris_module' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module.v:10]
INFO: [Synth 8-6157] synthesizing module 'iris_module_control_s_axi' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_control_s_axi.v:213]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_control_s_axi' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_store' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_fifo' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_srl' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_srl' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_fifo' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_fifo__parameterized0' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_mem' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_mem' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_fifo__parameterized0' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_fifo__parameterized1' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_srl__parameterized0' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_srl__parameterized0' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_fifo__parameterized1' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_fifo__parameterized2' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_srl__parameterized1' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_srl__parameterized1' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_fifo__parameterized2' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_store' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_load' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_fifo__parameterized3' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_mem__parameterized0' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_mem__parameterized0' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_fifo__parameterized3' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_load' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_write' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_reg_slice' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_reg_slice' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_fifo__parameterized4' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_srl__parameterized2' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_srl__parameterized2' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_fifo__parameterized4' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_throttle' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_reg_slice__parameterized0' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_reg_slice__parameterized0' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_fifo__parameterized5' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_srl__parameterized3' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_srl__parameterized3' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_fifo__parameterized5' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_fifo__parameterized6' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_srl__parameterized4' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_srl__parameterized4' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_fifo__parameterized6' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_throttle' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_reg_slice__parameterized1' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_reg_slice__parameterized1' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_write' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_read' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'iris_module_gmem_m_axi_reg_slice__parameterized2' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_reg_slice__parameterized2' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi_read' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'iris_module_gmem_m_axi' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_gmem_m_axi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'iris_module' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_iris_module_0_1' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ip/design_1_iris_module_0_1/synth/design_1_iris_module_0_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ipshared/aca6/hdl/verilog/iris_module_control_s_axi.v:284]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module iris_module_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module iris_module_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module iris_module_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module iris_module_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module iris_module_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module iris_module_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module iris_module_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module iris_module_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module iris_module_gmem_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module iris_module_gmem_m_axi_srl__parameterized1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 1425.438 ; gain = 8.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 1425.438 ; gain = 8.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 1425.438 ; gain = 8.219
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1425.438 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ip/design_1_iris_module_0_1/constraints/iris_module_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ip/design_1_iris_module_0_1/constraints/iris_module_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.runs/design_1_iris_module_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.runs/design_1_iris_module_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1521.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.328 . Memory (MB): peak = 1533.043 ; gain = 11.551
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:51 ; elapsed = 00:01:17 . Memory (MB): peak = 1533.043 ; gain = 115.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:51 ; elapsed = 00:01:17 . Memory (MB): peak = 1533.043 ; gain = 115.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.runs/design_1_iris_module_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:17 . Memory (MB): peak = 1533.043 ; gain = 115.824
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'iris_module_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'iris_module_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iris_module_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iris_module_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iris_module_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iris_module_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'iris_module_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'iris_module_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'iris_module_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'iris_module_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'iris_module_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'iris_module_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:01:20 . Memory (MB): peak = 1533.043 ; gain = 115.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 2     
	   4 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 17    
	   2 Input    4 Bit       Adders := 15    
	   2 Input    3 Bit       Adders := 6     
+---Registers : 
	               96 Bit    Registers := 6     
	               72 Bit    Registers := 3     
	               64 Bit    Registers := 10    
	               63 Bit    Registers := 2     
	               52 Bit    Registers := 2     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 13    
	               31 Bit    Registers := 16    
	               30 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 80    
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	              540 Bit	(15 X 36 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  139 Bit        Muxes := 1     
	   2 Input  135 Bit        Muxes := 1     
	   2 Input  134 Bit        Muxes := 1     
	   2 Input  133 Bit        Muxes := 1     
	   2 Input  132 Bit        Muxes := 1     
	   2 Input  131 Bit        Muxes := 1     
	   2 Input  130 Bit        Muxes := 1     
	   2 Input  129 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 1     
	   2 Input  127 Bit        Muxes := 1     
	   2 Input  126 Bit        Muxes := 1     
	   2 Input  125 Bit        Muxes := 1     
	   2 Input  124 Bit        Muxes := 1     
	   2 Input  123 Bit        Muxes := 1     
	   2 Input  122 Bit        Muxes := 1     
	   2 Input  121 Bit        Muxes := 1     
	   2 Input  120 Bit        Muxes := 1     
	   2 Input  119 Bit        Muxes := 1     
	   2 Input  118 Bit        Muxes := 1     
	   2 Input  117 Bit        Muxes := 1     
	   2 Input  116 Bit        Muxes := 1     
	   2 Input  115 Bit        Muxes := 1     
	   2 Input  114 Bit        Muxes := 1     
	   2 Input  113 Bit        Muxes := 1     
	   2 Input  112 Bit        Muxes := 1     
	   2 Input  111 Bit        Muxes := 1     
	   2 Input  110 Bit        Muxes := 1     
	   2 Input  109 Bit        Muxes := 1     
	   2 Input  108 Bit        Muxes := 1     
	   2 Input  107 Bit        Muxes := 1     
	   2 Input  106 Bit        Muxes := 1     
	   2 Input  105 Bit        Muxes := 1     
	   2 Input  104 Bit        Muxes := 1     
	   2 Input  103 Bit        Muxes := 1     
	   2 Input  102 Bit        Muxes := 1     
	   2 Input  101 Bit        Muxes := 1     
	   2 Input  100 Bit        Muxes := 1     
	   2 Input   99 Bit        Muxes := 1     
	   2 Input   98 Bit        Muxes := 1     
	   2 Input   97 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 3     
	   2 Input   95 Bit        Muxes := 1     
	   2 Input   94 Bit        Muxes := 1     
	   2 Input   93 Bit        Muxes := 1     
	   2 Input   92 Bit        Muxes := 1     
	   2 Input   91 Bit        Muxes := 1     
	   2 Input   90 Bit        Muxes := 1     
	   2 Input   89 Bit        Muxes := 1     
	   2 Input   88 Bit        Muxes := 1     
	   2 Input   87 Bit        Muxes := 1     
	   2 Input   86 Bit        Muxes := 1     
	   2 Input   85 Bit        Muxes := 1     
	   2 Input   84 Bit        Muxes := 1     
	   2 Input   83 Bit        Muxes := 1     
	   2 Input   82 Bit        Muxes := 1     
	   2 Input   81 Bit        Muxes := 1     
	   2 Input   80 Bit        Muxes := 1     
	   2 Input   79 Bit        Muxes := 1     
	   2 Input   78 Bit        Muxes := 1     
	   2 Input   77 Bit        Muxes := 1     
	   2 Input   76 Bit        Muxes := 1     
	   2 Input   75 Bit        Muxes := 1     
	   2 Input   74 Bit        Muxes := 1     
	   2 Input   73 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 2     
	   2 Input   71 Bit        Muxes := 1     
	   2 Input   70 Bit        Muxes := 1     
	   2 Input   69 Bit        Muxes := 1     
	   2 Input   68 Bit        Muxes := 1     
	   2 Input   67 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 9     
	   2 Input   63 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   61 Bit        Muxes := 1     
	   2 Input   60 Bit        Muxes := 1     
	   2 Input   59 Bit        Muxes := 1     
	   2 Input   58 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 1     
	   2 Input   55 Bit        Muxes := 1     
	   2 Input   54 Bit        Muxes := 1     
	   2 Input   53 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 3     
	   2 Input   51 Bit        Muxes := 1     
	   2 Input   50 Bit        Muxes := 1     
	   2 Input   49 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   47 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 1     
	   2 Input   45 Bit        Muxes := 1     
	   2 Input   44 Bit        Muxes := 1     
	   2 Input   43 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 2     
	   9 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 3     
	   3 Input   31 Bit        Muxes := 8     
	   2 Input   31 Bit        Muxes := 9     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 6     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 17    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 16    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 63    
	   3 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 87    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module iris_module_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module iris_module_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module iris_module_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module iris_module_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module iris_module_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module iris_module_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module iris_module_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module iris_module_gmem_m_axi_write is either unconnected or has no load
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module iris_module_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module iris_module_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:49 . Memory (MB): peak = 1533.043 ; gain = 115.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/gmem_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:02:00 . Memory (MB): peak = 1533.043 ; gain = 115.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:02:02 . Memory (MB): peak = 1533.043 ; gain = 115.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/gmem_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:02:06 . Memory (MB): peak = 1533.043 ; gain = 115.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:48 ; elapsed = 00:02:15 . Memory (MB): peak = 1533.043 ; gain = 115.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:48 ; elapsed = 00:02:15 . Memory (MB): peak = 1533.043 ; gain = 115.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:49 ; elapsed = 00:02:16 . Memory (MB): peak = 1533.043 ; gain = 115.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:49 ; elapsed = 00:02:16 . Memory (MB): peak = 1533.043 ; gain = 115.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:49 ; elapsed = 00:02:16 . Memory (MB): peak = 1533.043 ; gain = 115.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:49 ; elapsed = 00:02:16 . Memory (MB): peak = 1533.043 ; gain = 115.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|iris_module | ap_CS_fsm_reg[137] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|iris_module | ap_CS_fsm_reg[7]   | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   135|
|2     |LUT1     |    89|
|3     |LUT2     |   130|
|4     |LUT3     |   867|
|5     |LUT4     |   367|
|6     |LUT5     |   237|
|7     |LUT6     |   494|
|8     |RAMB18E1 |     2|
|10    |SRL16E   |   241|
|11    |FDRE     |  2799|
|12    |FDSE     |     6|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:49 ; elapsed = 00:02:16 . Memory (MB): peak = 1533.043 ; gain = 115.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:02:03 . Memory (MB): peak = 1533.043 ; gain = 8.219
Synthesis Optimization Complete : Time (s): cpu = 00:01:49 ; elapsed = 00:02:16 . Memory (MB): peak = 1533.043 ; gain = 115.824
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1544.062 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1548.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5c75f194
INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:29 . Memory (MB): peak = 1548.746 ; gain = 131.527
INFO: [Common 17-1381] The checkpoint 'E:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.runs/design_1_iris_module_0_1_synth_1/design_1_iris_module_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_iris_module_0_1, cache-ID = f003ebdb76b3fb40
INFO: [Coretcl 2-1174] Renamed 35 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.runs/design_1_iris_module_0_1_synth_1/design_1_iris_module_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_iris_module_0_1_utilization_synth.rpt -pb design_1_iris_module_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 28 18:32:11 2022...
