{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 13:53:02 2017 " "Info: Processing started: Thu Dec 14 13:53:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DrowsinessDetector -c DrowsinessDetector " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DrowsinessDetector -c DrowsinessDetector" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user3/desktop/fyp_drowsinessdetector/weightoptimization/counter.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/user3/desktop/fyp_drowsinessdetector/weightoptimization/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "../WeightOptimization/counter.sv" "" { Text "C:/Users/user3/Desktop/FYP_DrowsinessDetector/WeightOptimization/counter.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user3/desktop/fyp_drowsinessdetector/weightinitiallize/lfsr.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/user3/desktop/fyp_drowsinessdetector/weightinitiallize/lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Info: Found entity 1: LFSR" {  } { { "../WeightInitiallize/LFSR.sv" "" { Text "C:/Users/user3/Desktop/FYP_DrowsinessDetector/WeightInitiallize/LFSR.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user3/desktop/fyp_drowsinessdetector/weightinitiallize/weightram.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/user3/desktop/fyp_drowsinessdetector/weightinitiallize/weightram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WeightRAM " "Info: Found entity 1: WeightRAM" {  } { { "../WeightInitiallize/WeightRAM.sv" "" { Text "C:/Users/user3/Desktop/FYP_DrowsinessDetector/WeightInitiallize/WeightRAM.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drowsinessdetector.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file drowsinessdetector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DrowsinessDetector " "Info: Found entity 1: DrowsinessDetector" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/user3/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data DrowsinessDetector.sv(47) " "Warning (10236): Verilog HDL Implicit Net warning at DrowsinessDetector.sv(47): created implicit net for \"data\"" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/user3/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DrowsinessDetector " "Info: Elaborating entity \"DrowsinessDetector\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextState DrowsinessDetector.sv(23) " "Warning (10240): Verilog HDL Always Construct warning at DrowsinessDetector.sv(23): inferring latch(es) for variable \"nextState\", which holds its previous value in one or more paths through the always construct" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/user3/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WE DrowsinessDetector.sv(23) " "Warning (10240): Verilog HDL Always Construct warning at DrowsinessDetector.sv(23): inferring latch(es) for variable \"WE\", which holds its previous value in one or more paths through the always construct" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/user3/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataIn DrowsinessDetector.sv(23) " "Warning (10240): Verilog HDL Always Construct warning at DrowsinessDetector.sv(23): inferring latch(es) for variable \"dataIn\", which holds its previous value in one or more paths through the always construct" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/user3/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "stop DrowsinessDetector.sv(48) " "Error (10663): Verilog HDL Port Connection error at DrowsinessDetector.sv(48): output or inout port \"stop\" must be connected to a structural net expression" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/user3/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 48 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Error: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 14 13:53:02 2017 " "Error: Processing ended: Thu Dec 14 13:53:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
