Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Downloads/Pos_Neg_Edge_detection/PN_Detect_Tb_isim_beh.exe -prj C:/Downloads/Pos_Neg_Edge_detection/PN_Detect_Tb_beh.prj work.PN_Detect_Tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Downloads/Pos_Neg_Edge_detection/Nor.v" into library work
Analyzing Verilog file "C:/Downloads/Pos_Neg_Edge_detection/Anddd.v" into library work
Analyzing Verilog file "C:/Downloads/Pos_Neg_Edge_detection/D_Flip.v" into library work
Analyzing Verilog file "C:/Downloads/Pos_Neg_Edge_detection/PN_Detect.v" into library work
Analyzing Verilog file "C:/Downloads/Pos_Neg_Edge_detection/PN_Detect_Tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Anddd
Compiling module Nor
Compiling module D_Flip
Compiling module PN_Detect
Compiling module PN_Detect_Tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/Downloads/Pos_Neg_Edge_detection/PN_Detect_Tb_isim_beh.exe
Fuse Memory Usage: 28292 KB
Fuse CPU Usage: 608 ms
