#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jul 26 16:54:08 2022
# Process ID: 1168
# Current directory: C:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board/GULF_Eval_Board.runs/GULF_Eval_Board_axi_data_transfer_1_0_synth_1
# Command line: vivado.exe -log GULF_Eval_Board_axi_data_transfer_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source GULF_Eval_Board_axi_data_transfer_1_0.tcl
# Log file: C:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board/GULF_Eval_Board.runs/GULF_Eval_Board_axi_data_transfer_1_0_synth_1/GULF_Eval_Board_axi_data_transfer_1_0.vds
# Journal file: C:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board/GULF_Eval_Board.runs/GULF_Eval_Board_axi_data_transfer_1_0_synth_1\vivado.jou
#-----------------------------------------------------------
source GULF_Eval_Board_axi_data_transfer_1_0.tcl -notrace
Command: synth_design -top GULF_Eval_Board_axi_data_transfer_1_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 446.594 ; gain = 95.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'GULF_Eval_Board_axi_data_transfer_1_0' [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board/GULF_Eval_Board.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_data_transfer_1_0/synth/GULF_Eval_Board_axi_data_transfer_1_0.vhd:90]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_data_transfer_v3_0' declared at 'c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board/GULF_Eval_Board.srcs/sources_1/bd/GULF_Eval_Board/ipshared/d4bf/hdl/axi_data_transfer_v3_0.vhd:5' bound to instance 'U0' of component 'axi_data_transfer_v3_0' [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board/GULF_Eval_Board.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_data_transfer_1_0/synth/GULF_Eval_Board_axi_data_transfer_1_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'axi_data_transfer_v3_0' [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board/GULF_Eval_Board.srcs/sources_1/bd/GULF_Eval_Board/ipshared/d4bf/hdl/axi_data_transfer_v3_0.vhd:58]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_transfer_v3_0_S00_AXI' [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board/GULF_Eval_Board.srcs/sources_1/bd/GULF_Eval_Board/ipshared/d4bf/hdl/axi_data_transfer_v3_0_S00_AXI.vhd:95]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board/GULF_Eval_Board.srcs/sources_1/bd/GULF_Eval_Board/ipshared/d4bf/hdl/axi_data_transfer_v3_0_S00_AXI.vhd:250]
INFO: [Synth 8-226] default block is never used [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board/GULF_Eval_Board.srcs/sources_1/bd/GULF_Eval_Board/ipshared/d4bf/hdl/axi_data_transfer_v3_0_S00_AXI.vhd:416]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board/GULF_Eval_Board.srcs/sources_1/bd/GULF_Eval_Board/ipshared/d4bf/hdl/axi_data_transfer_v3_0_S00_AXI.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'axi_data_transfer_v3_0_S00_AXI' (1#1) [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board/GULF_Eval_Board.srcs/sources_1/bd/GULF_Eval_Board/ipshared/d4bf/hdl/axi_data_transfer_v3_0_S00_AXI.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'axi_data_transfer_v3_0' (2#1) [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board/GULF_Eval_Board.srcs/sources_1/bd/GULF_Eval_Board/ipshared/d4bf/hdl/axi_data_transfer_v3_0.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'GULF_Eval_Board_axi_data_transfer_1_0' (3#1) [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board/GULF_Eval_Board.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_data_transfer_1_0/synth/GULF_Eval_Board_axi_data_transfer_1_0.vhd:90]
WARNING: [Synth 8-3331] design axi_data_transfer_v3_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_data_transfer_v3_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_data_transfer_v3_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_data_transfer_v3_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_data_transfer_v3_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_data_transfer_v3_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 501.691 ; gain = 150.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 501.691 ; gain = 150.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 501.691 ; gain = 150.316
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 839.922 ; gain = 3.750
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 839.922 ; gain = 488.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 839.922 ; gain = 488.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 839.922 ; gain = 488.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 839.922 ; gain = 488.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   8 Input     32 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_data_transfer_v3_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   8 Input     32 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design axi_data_transfer_v3_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_data_transfer_v3_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_data_transfer_v3_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_data_transfer_v3_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_data_transfer_v3_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_data_transfer_v3_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/axi_data_transfer_v3_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/axi_data_transfer_v3_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module GULF_Eval_Board_axi_data_transfer_1_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module GULF_Eval_Board_axi_data_transfer_1_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module GULF_Eval_Board_axi_data_transfer_1_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module GULF_Eval_Board_axi_data_transfer_1_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module GULF_Eval_Board_axi_data_transfer_1_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module GULF_Eval_Board_axi_data_transfer_1_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module GULF_Eval_Board_axi_data_transfer_1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 839.922 ; gain = 488.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 854.484 ; gain = 503.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 854.859 ; gain = 503.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 865.270 ; gain = 513.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 865.270 ; gain = 513.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 865.270 ; gain = 513.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 865.270 ; gain = 513.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 865.270 ; gain = 513.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 865.270 ; gain = 513.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 865.270 ; gain = 513.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     3|
|4     |LUT4  |     5|
|5     |LUT5  |    28|
|6     |LUT6  |   131|
|7     |MUXF7 |    32|
|8     |FDRE  |   296|
|9     |FDSE  |     3|
+------+------+------+

Report Instance Areas: 
+------+----------------------------------------+-------------------------------+------+
|      |Instance                                |Module                         |Cells |
+------+----------------------------------------+-------------------------------+------+
|1     |top                                     |                               |   500|
|2     |  U0                                    |axi_data_transfer_v3_0         |   500|
|3     |    axi_data_transfer_v3_0_S00_AXI_inst |axi_data_transfer_v3_0_S00_AXI |   497|
+------+----------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 865.270 ; gain = 513.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 865.270 ; gain = 175.664
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 865.270 ; gain = 513.895
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 876.043 ; gain = 536.172
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board/GULF_Eval_Board.runs/GULF_Eval_Board_axi_data_transfer_1_0_synth_1/GULF_Eval_Board_axi_data_transfer_1_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board/GULF_Eval_Board.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_data_transfer_1_0/GULF_Eval_Board_axi_data_transfer_1_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board/GULF_Eval_Board.runs/GULF_Eval_Board_axi_data_transfer_1_0_synth_1/GULF_Eval_Board_axi_data_transfer_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file GULF_Eval_Board_axi_data_transfer_1_0_utilization_synth.rpt -pb GULF_Eval_Board_axi_data_transfer_1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 876.043 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 26 16:54:55 2022...
