INFO: [VRFC 10-163] Analyzing VHDL file "/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/new/DxInMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DxInMux'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sim_1/imports/Downloads/TestRegisterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestRegisterBlock'
