Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Tue Feb 19 16:59:49 2019
| Host         : elsa running 64-bit Antergos Linux
| Command      : report_timing_summary -max_paths 10 -file GrayCounter_System_timing_summary_routed.rpt -pb GrayCounter_System_timing_summary_routed.pb -rpx GrayCounter_System_timing_summary_routed.rpx -warn_on_violation
| Design       : GrayCounter_System
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.248        0.000                      0                  273        0.178        0.000                      0                  273        4.500        0.000                       0                   217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.248        0.000                      0                  273        0.178        0.000                      0                  273        4.500        0.000                       0                   217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 pulse_inst/count_2_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/count_2_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 2.109ns (44.589%)  route 2.621ns (55.411%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.160ns = ( 15.160 - 10.000 ) 
    Source Clock Delay      (SCD):    5.614ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.852     5.614    pulse_inst/clk
    SLICE_X107Y71        FDPE                                         r  pulse_inst/count_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y71        FDPE (Prop_fdpe_C_Q)         0.456     6.070 r  pulse_inst/count_2_reg[1]/Q
                         net (fo=2, routed)           1.410     7.481    pulse_inst/count_2[1]
    SLICE_X106Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.137 r  pulse_inst/count_20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.137    pulse_inst/count_20_carry_n_0
    SLICE_X106Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  pulse_inst/count_20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.251    pulse_inst/count_20_carry__0_n_0
    SLICE_X106Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.365 r  pulse_inst/count_20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.365    pulse_inst/count_20_carry__1_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.479 r  pulse_inst/count_20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.479    pulse_inst/count_20_carry__2_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.593 r  pulse_inst/count_20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.593    pulse_inst/count_20_carry__3_n_0
    SLICE_X106Y71        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.832 r  pulse_inst/count_20_carry__4/O[2]
                         net (fo=1, routed)           1.210    10.042    pulse_inst/count_20[23]
    SLICE_X107Y67        LUT3 (Prop_lut3_I1_O)        0.302    10.344 r  pulse_inst/count_2[23]_i_1__0/O
                         net (fo=1, routed)           0.000    10.344    pulse_inst/count_2[23]_i_1__0_n_0
    SLICE_X107Y67        FDPE                                         r  pulse_inst/count_2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.678    15.160    pulse_inst/clk
    SLICE_X107Y67        FDPE                                         r  pulse_inst/count_2_reg[23]/C
                         clock pessimism              0.435    15.595    
                         clock uncertainty           -0.035    15.560    
    SLICE_X107Y67        FDPE (Setup_fdpe_C_D)        0.032    15.592    pulse_inst/count_2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.592    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 debounce_inst/clean_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/cmax_2_reg[17]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.890ns (20.119%)  route 3.534ns (79.881%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.861     5.623    debounce_inst/clk
    SLICE_X108Y64        FDCE                                         r  debounce_inst/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDCE (Prop_fdce_C_Q)         0.518     6.141 f  debounce_inst/clean_reg/Q
                         net (fo=89, routed)          1.381     7.523    pulse_inst/clean
    SLICE_X108Y69        LUT6 (Prop_lut6_I1_O)        0.124     7.647 r  pulse_inst/cmax_2[27]_i_12/O
                         net (fo=1, routed)           0.423     8.070    pulse_inst/cmax_2[27]_i_12_n_0
    SLICE_X108Y68        LUT6 (Prop_lut6_I0_O)        0.124     8.194 r  pulse_inst/cmax_2[27]_i_6/O
                         net (fo=1, routed)           0.929     9.122    pulse_inst/cmax_2[27]_i_6_n_0
    SLICE_X105Y68        LUT6 (Prop_lut6_I4_O)        0.124     9.246 r  pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.801    10.047    pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X108Y69        FDPE                                         r  pulse_inst/cmax_2_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.675    15.157    pulse_inst/clk
    SLICE_X108Y69        FDPE                                         r  pulse_inst/cmax_2_reg[17]/C
                         clock pessimism              0.435    15.592    
                         clock uncertainty           -0.035    15.557    
    SLICE_X108Y69        FDPE (Setup_fdpe_C_CE)      -0.169    15.388    pulse_inst/cmax_2_reg[17]
  -------------------------------------------------------------------
                         required time                         15.388    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 debounce_inst/clean_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/cmax_2_reg[19]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.890ns (20.119%)  route 3.534ns (79.881%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.861     5.623    debounce_inst/clk
    SLICE_X108Y64        FDCE                                         r  debounce_inst/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDCE (Prop_fdce_C_Q)         0.518     6.141 f  debounce_inst/clean_reg/Q
                         net (fo=89, routed)          1.381     7.523    pulse_inst/clean
    SLICE_X108Y69        LUT6 (Prop_lut6_I1_O)        0.124     7.647 r  pulse_inst/cmax_2[27]_i_12/O
                         net (fo=1, routed)           0.423     8.070    pulse_inst/cmax_2[27]_i_12_n_0
    SLICE_X108Y68        LUT6 (Prop_lut6_I0_O)        0.124     8.194 r  pulse_inst/cmax_2[27]_i_6/O
                         net (fo=1, routed)           0.929     9.122    pulse_inst/cmax_2[27]_i_6_n_0
    SLICE_X105Y68        LUT6 (Prop_lut6_I4_O)        0.124     9.246 r  pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.801    10.047    pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X108Y69        FDPE                                         r  pulse_inst/cmax_2_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.675    15.157    pulse_inst/clk
    SLICE_X108Y69        FDPE                                         r  pulse_inst/cmax_2_reg[19]/C
                         clock pessimism              0.435    15.592    
                         clock uncertainty           -0.035    15.557    
    SLICE_X108Y69        FDPE (Setup_fdpe_C_CE)      -0.169    15.388    pulse_inst/cmax_2_reg[19]
  -------------------------------------------------------------------
                         required time                         15.388    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 debounce_inst/clean_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/cmax_2_reg[24]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.890ns (20.119%)  route 3.534ns (79.881%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.861     5.623    debounce_inst/clk
    SLICE_X108Y64        FDCE                                         r  debounce_inst/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDCE (Prop_fdce_C_Q)         0.518     6.141 f  debounce_inst/clean_reg/Q
                         net (fo=89, routed)          1.381     7.523    pulse_inst/clean
    SLICE_X108Y69        LUT6 (Prop_lut6_I1_O)        0.124     7.647 r  pulse_inst/cmax_2[27]_i_12/O
                         net (fo=1, routed)           0.423     8.070    pulse_inst/cmax_2[27]_i_12_n_0
    SLICE_X108Y68        LUT6 (Prop_lut6_I0_O)        0.124     8.194 r  pulse_inst/cmax_2[27]_i_6/O
                         net (fo=1, routed)           0.929     9.122    pulse_inst/cmax_2[27]_i_6_n_0
    SLICE_X105Y68        LUT6 (Prop_lut6_I4_O)        0.124     9.246 r  pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.801    10.047    pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X108Y69        FDPE                                         r  pulse_inst/cmax_2_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.675    15.157    pulse_inst/clk
    SLICE_X108Y69        FDPE                                         r  pulse_inst/cmax_2_reg[24]/C
                         clock pessimism              0.435    15.592    
                         clock uncertainty           -0.035    15.557    
    SLICE_X108Y69        FDPE (Setup_fdpe_C_CE)      -0.169    15.388    pulse_inst/cmax_2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.388    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 debounce_inst/clean_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/cmax_2_reg[25]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.890ns (20.119%)  route 3.534ns (79.881%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.861     5.623    debounce_inst/clk
    SLICE_X108Y64        FDCE                                         r  debounce_inst/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDCE (Prop_fdce_C_Q)         0.518     6.141 f  debounce_inst/clean_reg/Q
                         net (fo=89, routed)          1.381     7.523    pulse_inst/clean
    SLICE_X108Y69        LUT6 (Prop_lut6_I1_O)        0.124     7.647 r  pulse_inst/cmax_2[27]_i_12/O
                         net (fo=1, routed)           0.423     8.070    pulse_inst/cmax_2[27]_i_12_n_0
    SLICE_X108Y68        LUT6 (Prop_lut6_I0_O)        0.124     8.194 r  pulse_inst/cmax_2[27]_i_6/O
                         net (fo=1, routed)           0.929     9.122    pulse_inst/cmax_2[27]_i_6_n_0
    SLICE_X105Y68        LUT6 (Prop_lut6_I4_O)        0.124     9.246 r  pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.801    10.047    pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X108Y69        FDPE                                         r  pulse_inst/cmax_2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.675    15.157    pulse_inst/clk
    SLICE_X108Y69        FDPE                                         r  pulse_inst/cmax_2_reg[25]/C
                         clock pessimism              0.435    15.592    
                         clock uncertainty           -0.035    15.557    
    SLICE_X108Y69        FDPE (Setup_fdpe_C_CE)      -0.169    15.388    pulse_inst/cmax_2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.388    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 debounce_inst/clean_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/cmax_2_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 0.890ns (20.302%)  route 3.494ns (79.698%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.861     5.623    debounce_inst/clk
    SLICE_X108Y64        FDCE                                         r  debounce_inst/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDCE (Prop_fdce_C_Q)         0.518     6.141 f  debounce_inst/clean_reg/Q
                         net (fo=89, routed)          1.381     7.523    pulse_inst/clean
    SLICE_X108Y69        LUT6 (Prop_lut6_I1_O)        0.124     7.647 r  pulse_inst/cmax_2[27]_i_12/O
                         net (fo=1, routed)           0.423     8.070    pulse_inst/cmax_2[27]_i_12_n_0
    SLICE_X108Y68        LUT6 (Prop_lut6_I0_O)        0.124     8.194 r  pulse_inst/cmax_2[27]_i_6/O
                         net (fo=1, routed)           0.929     9.122    pulse_inst/cmax_2[27]_i_6_n_0
    SLICE_X105Y68        LUT6 (Prop_lut6_I4_O)        0.124     9.246 r  pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.761    10.007    pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X109Y69        FDCE                                         r  pulse_inst/cmax_2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.675    15.157    pulse_inst/clk
    SLICE_X109Y69        FDCE                                         r  pulse_inst/cmax_2_reg[10]/C
                         clock pessimism              0.435    15.592    
                         clock uncertainty           -0.035    15.557    
    SLICE_X109Y69        FDCE (Setup_fdce_C_CE)      -0.205    15.352    pulse_inst/cmax_2_reg[10]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 debounce_inst/clean_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/cmax_2_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 0.890ns (20.302%)  route 3.494ns (79.698%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.861     5.623    debounce_inst/clk
    SLICE_X108Y64        FDCE                                         r  debounce_inst/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDCE (Prop_fdce_C_Q)         0.518     6.141 f  debounce_inst/clean_reg/Q
                         net (fo=89, routed)          1.381     7.523    pulse_inst/clean
    SLICE_X108Y69        LUT6 (Prop_lut6_I1_O)        0.124     7.647 r  pulse_inst/cmax_2[27]_i_12/O
                         net (fo=1, routed)           0.423     8.070    pulse_inst/cmax_2[27]_i_12_n_0
    SLICE_X108Y68        LUT6 (Prop_lut6_I0_O)        0.124     8.194 r  pulse_inst/cmax_2[27]_i_6/O
                         net (fo=1, routed)           0.929     9.122    pulse_inst/cmax_2[27]_i_6_n_0
    SLICE_X105Y68        LUT6 (Prop_lut6_I4_O)        0.124     9.246 r  pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.761    10.007    pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X109Y69        FDCE                                         r  pulse_inst/cmax_2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.675    15.157    pulse_inst/clk
    SLICE_X109Y69        FDCE                                         r  pulse_inst/cmax_2_reg[11]/C
                         clock pessimism              0.435    15.592    
                         clock uncertainty           -0.035    15.557    
    SLICE_X109Y69        FDCE (Setup_fdce_C_CE)      -0.205    15.352    pulse_inst/cmax_2_reg[11]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 debounce_inst/clean_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/cmax_2_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 0.890ns (20.302%)  route 3.494ns (79.698%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.861     5.623    debounce_inst/clk
    SLICE_X108Y64        FDCE                                         r  debounce_inst/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDCE (Prop_fdce_C_Q)         0.518     6.141 f  debounce_inst/clean_reg/Q
                         net (fo=89, routed)          1.381     7.523    pulse_inst/clean
    SLICE_X108Y69        LUT6 (Prop_lut6_I1_O)        0.124     7.647 r  pulse_inst/cmax_2[27]_i_12/O
                         net (fo=1, routed)           0.423     8.070    pulse_inst/cmax_2[27]_i_12_n_0
    SLICE_X108Y68        LUT6 (Prop_lut6_I0_O)        0.124     8.194 r  pulse_inst/cmax_2[27]_i_6/O
                         net (fo=1, routed)           0.929     9.122    pulse_inst/cmax_2[27]_i_6_n_0
    SLICE_X105Y68        LUT6 (Prop_lut6_I4_O)        0.124     9.246 r  pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.761    10.007    pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X109Y69        FDCE                                         r  pulse_inst/cmax_2_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.675    15.157    pulse_inst/clk
    SLICE_X109Y69        FDCE                                         r  pulse_inst/cmax_2_reg[18]/C
                         clock pessimism              0.435    15.592    
                         clock uncertainty           -0.035    15.557    
    SLICE_X109Y69        FDCE (Setup_fdce_C_CE)      -0.205    15.352    pulse_inst/cmax_2_reg[18]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 debounce_inst/clean_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/cmax_2_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.890ns (20.389%)  route 3.475ns (79.611%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.160ns = ( 15.160 - 10.000 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.861     5.623    debounce_inst/clk
    SLICE_X108Y64        FDCE                                         r  debounce_inst/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDCE (Prop_fdce_C_Q)         0.518     6.141 f  debounce_inst/clean_reg/Q
                         net (fo=89, routed)          1.381     7.523    pulse_inst/clean
    SLICE_X108Y69        LUT6 (Prop_lut6_I1_O)        0.124     7.647 r  pulse_inst/cmax_2[27]_i_12/O
                         net (fo=1, routed)           0.423     8.070    pulse_inst/cmax_2[27]_i_12_n_0
    SLICE_X108Y68        LUT6 (Prop_lut6_I0_O)        0.124     8.194 r  pulse_inst/cmax_2[27]_i_6/O
                         net (fo=1, routed)           0.929     9.122    pulse_inst/cmax_2[27]_i_6_n_0
    SLICE_X105Y68        LUT6 (Prop_lut6_I4_O)        0.124     9.246 r  pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.742     9.988    pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X108Y67        FDPE                                         r  pulse_inst/cmax_2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.678    15.160    pulse_inst/clk
    SLICE_X108Y67        FDPE                                         r  pulse_inst/cmax_2_reg[7]/C
                         clock pessimism              0.435    15.595    
                         clock uncertainty           -0.035    15.560    
    SLICE_X108Y67        FDPE (Setup_fdpe_C_CE)      -0.169    15.391    pulse_inst/cmax_2_reg[7]
  -------------------------------------------------------------------
                         required time                         15.391    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 debounce_inst/clean_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/cmax_2_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.890ns (20.389%)  route 3.475ns (79.611%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.160ns = ( 15.160 - 10.000 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.861     5.623    debounce_inst/clk
    SLICE_X108Y64        FDCE                                         r  debounce_inst/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDCE (Prop_fdce_C_Q)         0.518     6.141 f  debounce_inst/clean_reg/Q
                         net (fo=89, routed)          1.381     7.523    pulse_inst/clean
    SLICE_X108Y69        LUT6 (Prop_lut6_I1_O)        0.124     7.647 r  pulse_inst/cmax_2[27]_i_12/O
                         net (fo=1, routed)           0.423     8.070    pulse_inst/cmax_2[27]_i_12_n_0
    SLICE_X108Y68        LUT6 (Prop_lut6_I0_O)        0.124     8.194 r  pulse_inst/cmax_2[27]_i_6/O
                         net (fo=1, routed)           0.929     9.122    pulse_inst/cmax_2[27]_i_6_n_0
    SLICE_X105Y68        LUT6 (Prop_lut6_I4_O)        0.124     9.246 r  pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.742     9.988    pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X108Y67        FDPE                                         r  pulse_inst/cmax_2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.678    15.160    pulse_inst/clk
    SLICE_X108Y67        FDPE                                         r  pulse_inst/cmax_2_reg[8]/C
                         clock pessimism              0.435    15.595    
                         clock uncertainty           -0.035    15.560    
    SLICE_X108Y67        FDPE (Setup_fdpe_C_CE)      -0.169    15.391    pulse_inst/cmax_2_reg[8]
  -------------------------------------------------------------------
                         required time                         15.391    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  5.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 bincounter_inst/bin_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bincounter_inst/bin_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.636     1.583    bincounter_inst/CLK
    SLICE_X113Y60        FDCE                                         r  bincounter_inst/bin_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDCE (Prop_fdce_C_Q)         0.141     1.724 r  bincounter_inst/bin_out_reg[1]/Q
                         net (fo=7, routed)           0.133     1.856    bincounter_inst/Q[1]
    SLICE_X112Y60        LUT5 (Prop_lut5_I1_O)        0.048     1.904 r  bincounter_inst/bin_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.904    bincounter_inst/p_0_in[4]
    SLICE_X112Y60        FDCE                                         r  bincounter_inst/bin_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.908     2.102    bincounter_inst/CLK
    SLICE_X112Y60        FDCE                                         r  bincounter_inst/bin_out_reg[4]/C
                         clock pessimism             -0.506     1.596    
    SLICE_X112Y60        FDCE (Hold_fdce_C_D)         0.131     1.727    bincounter_inst/bin_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 bincounter_inst/bin_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bincounter_inst/bin_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.636     1.583    bincounter_inst/CLK
    SLICE_X113Y60        FDCE                                         r  bincounter_inst/bin_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDCE (Prop_fdce_C_Q)         0.141     1.724 r  bincounter_inst/bin_out_reg[1]/Q
                         net (fo=7, routed)           0.133     1.856    bincounter_inst/Q[1]
    SLICE_X112Y60        LUT4 (Prop_lut4_I2_O)        0.045     1.901 r  bincounter_inst/bin_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.901    bincounter_inst/p_0_in[3]
    SLICE_X112Y60        FDCE                                         r  bincounter_inst/bin_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.908     2.102    bincounter_inst/CLK
    SLICE_X112Y60        FDCE                                         r  bincounter_inst/bin_out_reg[3]/C
                         clock pessimism             -0.506     1.596    
    SLICE_X112Y60        FDCE (Hold_fdce_C_D)         0.120     1.716    bincounter_inst/bin_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 bincounter_inst/bin_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bincounter_inst/bin_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.636     1.583    bincounter_inst/CLK
    SLICE_X113Y60        FDCE                                         r  bincounter_inst/bin_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDCE (Prop_fdce_C_Q)         0.141     1.724 r  bincounter_inst/bin_out_reg[1]/Q
                         net (fo=7, routed)           0.137     1.860    bincounter_inst/Q[1]
    SLICE_X112Y60        LUT6 (Prop_lut6_I3_O)        0.045     1.905 r  bincounter_inst/bin_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.905    bincounter_inst/p_0_in[5]
    SLICE_X112Y60        FDCE                                         r  bincounter_inst/bin_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.908     2.102    bincounter_inst/CLK
    SLICE_X112Y60        FDCE                                         r  bincounter_inst/bin_out_reg[5]/C
                         clock pessimism             -0.506     1.596    
    SLICE_X112Y60        FDCE (Hold_fdce_C_D)         0.121     1.717    bincounter_inst/bin_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 onecold_inst/hotinst/hot_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            onecold_inst/hotinst/hot_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.569%)  route 0.121ns (42.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.637     1.584    onecold_inst/hotinst/clk
    SLICE_X112Y59        FDCE                                         r  onecold_inst/hotinst/hot_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.164     1.748 r  onecold_inst/hotinst/hot_out_reg[2]/Q
                         net (fo=2, routed)           0.121     1.869    onecold_inst/hotinst/hot_out_reg_n_0_[2]
    SLICE_X113Y60        FDCE                                         r  onecold_inst/hotinst/hot_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.908     2.102    onecold_inst/hotinst/clk
    SLICE_X113Y60        FDCE                                         r  onecold_inst/hotinst/hot_out_reg[3]/C
                         clock pessimism             -0.503     1.599    
    SLICE_X113Y60        FDCE (Hold_fdce_C_D)         0.071     1.670    onecold_inst/hotinst/hot_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 graycounter_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graycounter_inst/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.027%)  route 0.131ns (40.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.637     1.584    graycounter_inst/clk
    SLICE_X110Y58        FDCE                                         r  graycounter_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDCE (Prop_fdce_C_Q)         0.141     1.725 r  graycounter_inst/state_reg[0]/Q
                         net (fo=8, routed)           0.131     1.856    graycounter_inst/p_2_in
    SLICE_X111Y58        LUT4 (Prop_lut4_I1_O)        0.048     1.904 r  graycounter_inst/state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.904    graycounter_inst/p_16_out[3]
    SLICE_X111Y58        FDCE                                         r  graycounter_inst/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.909     2.103    graycounter_inst/clk
    SLICE_X111Y58        FDCE                                         r  graycounter_inst/state_reg[3]/C
                         clock pessimism             -0.506     1.597    
    SLICE_X111Y58        FDCE (Hold_fdce_C_D)         0.107     1.704    graycounter_inst/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 pulse_inst/cmax_2_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/cmax_2_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.154%)  route 0.151ns (44.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.629     1.576    pulse_inst/clk
    SLICE_X109Y69        FDCE                                         r  pulse_inst/cmax_2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDCE (Prop_fdce_C_Q)         0.141     1.717 r  pulse_inst/cmax_2_reg[18]/Q
                         net (fo=3, routed)           0.151     1.868    pulse_inst/cmax_2_reg_n_0_[18]
    SLICE_X108Y69        LUT2 (Prop_lut2_I0_O)        0.045     1.913 r  pulse_inst/cmax_2[17]_i_1/O
                         net (fo=1, routed)           0.000     1.913    pulse_inst/p_1_in[17]
    SLICE_X108Y69        FDPE                                         r  pulse_inst/cmax_2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.897     2.091    pulse_inst/clk
    SLICE_X108Y69        FDPE                                         r  pulse_inst/cmax_2_reg[17]/C
                         clock pessimism             -0.502     1.589    
    SLICE_X108Y69        FDPE (Hold_fdpe_C_D)         0.121     1.710    pulse_inst/cmax_2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 graycounter_inst/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graycounter_inst/state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.637     1.584    graycounter_inst/clk
    SLICE_X111Y58        FDCE                                         r  graycounter_inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDCE (Prop_fdce_C_Q)         0.141     1.725 r  graycounter_inst/state_reg[2]/Q
                         net (fo=7, routed)           0.132     1.857    graycounter_inst/Q[1]
    SLICE_X110Y58        LUT5 (Prop_lut5_I3_O)        0.049     1.906 r  graycounter_inst/state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.906    graycounter_inst/p_16_out[4]
    SLICE_X110Y58        FDCE                                         r  graycounter_inst/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.909     2.103    graycounter_inst/clk
    SLICE_X110Y58        FDCE                                         r  graycounter_inst/state_reg[4]/C
                         clock pessimism             -0.506     1.597    
    SLICE_X110Y58        FDCE (Hold_fdce_C_D)         0.104     1.701    graycounter_inst/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 graycounter_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graycounter_inst/state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.456%)  route 0.132ns (41.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.637     1.584    graycounter_inst/clk
    SLICE_X110Y58        FDCE                                         r  graycounter_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDCE (Prop_fdce_C_Q)         0.141     1.725 r  graycounter_inst/state_reg[0]/Q
                         net (fo=8, routed)           0.132     1.857    graycounter_inst/p_2_in
    SLICE_X111Y58        LUT6 (Prop_lut6_I2_O)        0.045     1.902 r  graycounter_inst/state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.902    graycounter_inst/p_16_out[5]
    SLICE_X111Y58        FDCE                                         r  graycounter_inst/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.909     2.103    graycounter_inst/clk
    SLICE_X111Y58        FDCE                                         r  graycounter_inst/state_reg[5]/C
                         clock pessimism             -0.506     1.597    
    SLICE_X111Y58        FDCE (Hold_fdce_C_D)         0.092     1.689    graycounter_inst/state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 graycounter_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graycounter_inst/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.637     1.584    graycounter_inst/clk
    SLICE_X110Y58        FDCE                                         r  graycounter_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDCE (Prop_fdce_C_Q)         0.141     1.725 r  graycounter_inst/state_reg[0]/Q
                         net (fo=8, routed)           0.131     1.856    graycounter_inst/p_2_in
    SLICE_X111Y58        LUT3 (Prop_lut3_I1_O)        0.045     1.901 r  graycounter_inst/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.901    graycounter_inst/p_16_out[2]
    SLICE_X111Y58        FDCE                                         r  graycounter_inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.909     2.103    graycounter_inst/clk
    SLICE_X111Y58        FDCE                                         r  graycounter_inst/state_reg[2]/C
                         clock pessimism             -0.506     1.597    
    SLICE_X111Y58        FDCE (Hold_fdce_C_D)         0.091     1.688    graycounter_inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 debounce_inst_upper/clean_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst_upper/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.628     1.575    debounce_inst_upper/clk
    SLICE_X112Y71        FDCE                                         r  debounce_inst_upper/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDCE (Prop_fdce_C_Q)         0.164     1.739 r  debounce_inst_upper/clean_reg/Q
                         net (fo=5, routed)           0.117     1.855    debounce_inst_upper/uclean
    SLICE_X113Y71        LUT6 (Prop_lut6_I1_O)        0.045     1.900 r  debounce_inst_upper/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.900    debounce_inst_upper/count[0]_i_1__0_n_0
    SLICE_X113Y71        FDCE                                         r  debounce_inst_upper/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.898     2.092    debounce_inst_upper/clk
    SLICE_X113Y71        FDCE                                         r  debounce_inst_upper/count_reg[0]/C
                         clock pessimism             -0.504     1.588    
    SLICE_X113Y71        FDCE (Hold_fdce_C_D)         0.091     1.679    debounce_inst_upper/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y60  bincounter_inst/bin_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y60  bincounter_inst/bin_out_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y60  bincounter_inst/bin_out_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y60  bincounter_inst/bin_out_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y60  bincounter_inst/bin_out_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y60  bincounter_inst/bin_out_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y58  bincounter_inst/bin_out_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y58  bincounter_inst/bin_out_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X108Y64  debounce_inst/clean_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y58  bincounter_inst/bin_out_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y58  bincounter_inst/bin_out_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y58  graycounter_inst/state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y58  graycounter_inst/state_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y58  graycounter_inst/state_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y58  graycounter_inst/state_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y58  graycounter_inst/state_reg[7]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X112Y58  graycounter_inst/state_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X113Y58  onecold_inst/hotinst/hot_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y58  onecold_inst/hotinst/hot_out_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y60  bincounter_inst/bin_out_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y60  bincounter_inst/bin_out_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y60  bincounter_inst/bin_out_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y60  bincounter_inst/bin_out_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y60  bincounter_inst/bin_out_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y60  bincounter_inst/bin_out_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X108Y64  debounce_inst/clean_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y61  debounce_inst/count_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y61  debounce_inst/count_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y61  debounce_inst/count_reg[7]/C



