name: RCC
description: Reset and clock control
groupName: RCC
source: STM32H723 SVD v2.1
registers:
  - name: CR
    displayName: CR
    description: clock control register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 131
    fields:
      - name: HSION
        description: "Internal high-speed clock\n              enable"
        bitOffset: 0
        bitWidth: 1
      - name: HSIKERON
        description: "High Speed Internal clock enable in Stop\n              mode"
        bitOffset: 1
        bitWidth: 1
      - name: HSIRDY
        description: HSI clock ready flag
        bitOffset: 2
        bitWidth: 1
      - name: HSIDIV
        description: HSI clock divider
        bitOffset: 3
        bitWidth: 2
      - name: HSIDIVF
        description: HSI divider flag
        bitOffset: 5
        bitWidth: 1
      - name: CSION
        description: CSI clock enable
        bitOffset: 7
        bitWidth: 1
      - name: CSIRDY
        description: CSI clock ready flag
        bitOffset: 8
        bitWidth: 1
      - name: CSIKERON
        description: "CSI clock enable in Stop\n              mode"
        bitOffset: 9
        bitWidth: 1
      - name: RC48ON
        description: RC48 clock enable
        bitOffset: 12
        bitWidth: 1
      - name: RC48RDY
        description: RC48 clock ready flag
        bitOffset: 13
        bitWidth: 1
      - name: D1CKRDY
        description: "D1 domain clocks ready\n              flag"
        bitOffset: 14
        bitWidth: 1
      - name: D2CKRDY
        description: "D2 domain clocks ready\n              flag"
        bitOffset: 15
        bitWidth: 1
      - name: HSEON
        description: HSE clock enable
        bitOffset: 16
        bitWidth: 1
      - name: HSERDY
        description: HSE clock ready flag
        bitOffset: 17
        bitWidth: 1
      - name: HSEBYP
        description: HSE clock bypass
        bitOffset: 18
        bitWidth: 1
      - name: HSECSSON
        description: "HSE Clock Security System\n              enable"
        bitOffset: 19
        bitWidth: 1
      - name: PLL1ON
        description: PLL1 enable
        bitOffset: 24
        bitWidth: 1
      - name: PLL1RDY
        description: PLL1 clock ready flag
        bitOffset: 25
        bitWidth: 1
      - name: PLL2ON
        description: PLL2 enable
        bitOffset: 26
        bitWidth: 1
      - name: PLL2RDY
        description: PLL2 clock ready flag
        bitOffset: 27
        bitWidth: 1
      - name: PLL3ON
        description: PLL3 enable
        bitOffset: 28
        bitWidth: 1
      - name: PLL3RDY
        description: PLL3 clock ready flag
        bitOffset: 29
        bitWidth: 1
  - name: HSICFGR
    displayName: HSICFGR
    description: RCC HSI configuration register
    addressOffset: 4
    size: 32
    resetValue: 1073741824
    resetMask: 4294963200
    fields:
      - name: HSICAL
        description: "HSI clock calibration\nSet by hardware by option byte loading during system reset nreset.\nAdjusted by software through trimming bits HSITRIM.\nThis field represents the sum of engineering option byte calibration value and HSITRIM bits value."
        bitOffset: 0
        bitWidth: 12
        access: read-only
      - name: HSITRIM
        description: "HSI clock trimming\nSet by software to adjust calibration.\nHSITRIM field is added to the engineering option bytes loaded during reset phase (FLASH_HSI_opt) in order to form the calibration trimming value. HSICAL=HSITRIM+FLASH_HSI_opt.\nNote: The reset value of the field is 0x40."
        bitOffset: 24
        bitWidth: 7
        access: read-write
  - name: CRRCR
    displayName: CRRCR
    description: RCC clock recovery RC register
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294963200
    fields:
      - name: HSI48CAL
        description: "Internal RC 48 MHz clock calibration\nSet by hardware by option byte loading during system reset nreset.\nRead-only."
        bitOffset: 0
        bitWidth: 10
        access: read-only
  - name: CSICFGR
    displayName: CSICFGR
    description: RCC CSI configuration register
    addressOffset: 12
    size: 32
    resetValue: 536870912
    resetMask: 4294963200
    fields:
      - name: CSICAL
        description: "CSI clock calibration\nSet by hardware by option byte loading during system reset nreset.\nAdjusted by software through trimming bits CSITRIM.\nThis field represents the sum of engineering option byte calibration value and CSITRIM bits value."
        bitOffset: 0
        bitWidth: 10
        access: read-only
      - name: CSITRIM
        description: "CSI clock trimming\nSet by software to adjust calibration.\nCSITRIM field is added to the engineering option bytes loaded during reset phase (FLASH_CSI_opt) in order to form the calibration trimming value.\nCSICAL=CSITRIM+FLASH_CSI_opt.\nNote: The reset value of the field is 0x20."
        bitOffset: 24
        bitWidth: 6
        access: read-write
  - name: CFGR
    displayName: CFGR
    description: "RCC Clock Configuration\n          Register"
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SW
        description: System clock switch
        bitOffset: 0
        bitWidth: 3
      - name: SWS
        description: System clock switch status
        bitOffset: 3
        bitWidth: 3
      - name: STOPWUCK
        description: "System clock selection after a wake up\n              from system Stop"
        bitOffset: 6
        bitWidth: 1
      - name: STOPKERWUCK
        description: "Kernel clock selection after a wake up\n              from system Stop"
        bitOffset: 7
        bitWidth: 1
      - name: RTCPRE
        description: "HSE division factor for RTC\n              clock"
        bitOffset: 8
        bitWidth: 6
      - name: TIMPRE
        description: "Timers clocks prescaler\n              selection"
        bitOffset: 15
        bitWidth: 1
      - name: MCO1PRE
        description: MCO1 prescaler
        bitOffset: 18
        bitWidth: 4
      - name: MCO1
        description: "Micro-controller clock output\n              1"
        bitOffset: 22
        bitWidth: 3
      - name: MCO2PRE
        description: MCO2 prescaler
        bitOffset: 25
        bitWidth: 4
      - name: MCO2
        description: "Micro-controller clock output\n              2"
        bitOffset: 29
        bitWidth: 3
  - name: D1CFGR
    displayName: D1CFGR
    description: "RCC Domain 1 Clock Configuration\n          Register"
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: HPRE
        description: D1 domain AHB prescaler
        bitOffset: 0
        bitWidth: 4
      - name: D1PPRE
        description: D1 domain APB3 prescaler
        bitOffset: 4
        bitWidth: 3
      - name: D1CPRE
        description: D1 domain Core prescaler
        bitOffset: 8
        bitWidth: 4
  - name: D2CFGR
    displayName: D2CFGR
    description: "RCC Domain 2 Clock Configuration\n          Register"
    addressOffset: 28
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: D2PPRE1
        description: D2 domain APB1 prescaler
        bitOffset: 4
        bitWidth: 3
      - name: D2PPRE2
        description: D2 domain APB2 prescaler
        bitOffset: 8
        bitWidth: 3
  - name: D3CFGR
    displayName: D3CFGR
    description: "RCC Domain 3 Clock Configuration\n          Register"
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: D3PPRE
        description: D3 domain APB4 prescaler
        bitOffset: 4
        bitWidth: 3
  - name: PLLCKSELR
    displayName: PLLCKSELR
    description: "RCC PLLs Clock Source Selection\n          Register"
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 33686016
    fields:
      - name: PLLSRC
        description: "DIVMx and PLLs clock source\n              selection"
        bitOffset: 0
        bitWidth: 2
      - name: DIVM1
        description: Prescaler for PLL1
        bitOffset: 4
        bitWidth: 6
      - name: DIVM2
        description: Prescaler for PLL2
        bitOffset: 12
        bitWidth: 6
      - name: DIVM3
        description: Prescaler for PLL3
        bitOffset: 20
        bitWidth: 6
  - name: PLLCFGR
    displayName: PLLCFGR
    description: "RCC PLLs Configuration\n          Register"
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 33488896
    fields:
      - name: PLL1FRACEN
        description: "PLL1 fractional latch\n              enable"
        bitOffset: 0
        bitWidth: 1
      - name: PLL1VCOSEL
        description: PLL1 VCO selection
        bitOffset: 1
        bitWidth: 1
      - name: PLL1RGE
        description: PLL1 input frequency range
        bitOffset: 2
        bitWidth: 2
      - name: PLL2FRACEN
        description: "PLL2 fractional latch\n              enable"
        bitOffset: 4
        bitWidth: 1
      - name: PLL2VCOSEL
        description: PLL2 VCO selection
        bitOffset: 5
        bitWidth: 1
      - name: PLL2RGE
        description: PLL2 input frequency range
        bitOffset: 6
        bitWidth: 2
      - name: PLL3FRACEN
        description: "PLL3 fractional latch\n              enable"
        bitOffset: 8
        bitWidth: 1
      - name: PLL3VCOSEL
        description: PLL3 VCO selection
        bitOffset: 9
        bitWidth: 1
      - name: PLL3RGE
        description: PLL3 input frequency range
        bitOffset: 10
        bitWidth: 2
      - name: DIVP1EN
        description: "PLL1 DIVP divider output\n              enable"
        bitOffset: 16
        bitWidth: 1
      - name: DIVQ1EN
        description: "PLL1 DIVQ divider output\n              enable"
        bitOffset: 17
        bitWidth: 1
      - name: DIVR1EN
        description: "PLL1 DIVR divider output\n              enable"
        bitOffset: 18
        bitWidth: 1
      - name: DIVP2EN
        description: "PLL2 DIVP divider output\n              enable"
        bitOffset: 19
        bitWidth: 1
      - name: DIVQ2EN
        description: "PLL2 DIVQ divider output\n              enable"
        bitOffset: 20
        bitWidth: 1
      - name: DIVR2EN
        description: "PLL2 DIVR divider output\n              enable"
        bitOffset: 21
        bitWidth: 1
      - name: DIVP3EN
        description: "PLL3 DIVP divider output\n              enable"
        bitOffset: 22
        bitWidth: 1
      - name: DIVQ3EN
        description: "PLL3 DIVQ divider output\n              enable"
        bitOffset: 23
        bitWidth: 1
      - name: DIVR3EN
        description: "PLL3 DIVR divider output\n              enable"
        bitOffset: 24
        bitWidth: 1
  - name: PLL1DIVR
    displayName: PLL1DIVR
    description: "RCC PLL1 Dividers Configuration\n          Register"
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 16843392
    fields:
      - name: DIVN1
        description: "Multiplication factor for PLL1\n              VCO"
        bitOffset: 0
        bitWidth: 9
      - name: DIVP1
        description: PLL1 DIVP division factor
        bitOffset: 9
        bitWidth: 7
      - name: DIVQ1
        description: PLL1 DIVQ division factor
        bitOffset: 16
        bitWidth: 7
      - name: DIVR1
        description: PLL1 DIVR division factor
        bitOffset: 24
        bitWidth: 7
  - name: PLL1FRACR
    displayName: PLL1FRACR
    description: "RCC PLL1 Fractional Divider\n          Register"
    addressOffset: 52
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: FRACN1
        description: "Fractional part of the multiplication\n              factor for PLL1 VCO"
        bitOffset: 3
        bitWidth: 13
  - name: PLL2DIVR
    displayName: PLL2DIVR
    description: "RCC PLL2 Dividers Configuration\n          Register"
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 16843392
    fields:
      - name: DIVN2
        description: "Multiplication factor for PLL1\n              VCO"
        bitOffset: 0
        bitWidth: 9
      - name: DIVP2
        description: PLL1 DIVP division factor
        bitOffset: 9
        bitWidth: 7
      - name: DIVQ2
        description: PLL1 DIVQ division factor
        bitOffset: 16
        bitWidth: 7
      - name: DIVR2
        description: PLL1 DIVR division factor
        bitOffset: 24
        bitWidth: 7
  - name: PLL2FRACR
    displayName: PLL2FRACR
    description: "RCC PLL2 Fractional Divider\n          Register"
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: FRACN2
        description: "Fractional part of the multiplication\n              factor for PLL VCO"
        bitOffset: 3
        bitWidth: 13
  - name: PLL3DIVR
    displayName: PLL3DIVR
    description: "RCC PLL3 Dividers Configuration\n          Register"
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 16843392
    fields:
      - name: DIVN3
        description: "Multiplication factor for PLL1\n              VCO"
        bitOffset: 0
        bitWidth: 9
      - name: DIVP3
        description: PLL DIVP division factor
        bitOffset: 9
        bitWidth: 7
      - name: DIVQ3
        description: PLL DIVQ division factor
        bitOffset: 16
        bitWidth: 7
      - name: DIVR3
        description: PLL DIVR division factor
        bitOffset: 24
        bitWidth: 7
  - name: PLL3FRACR
    displayName: PLL3FRACR
    description: "RCC PLL3 Fractional Divider\n          Register"
    addressOffset: 68
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: FRACN3
        description: "Fractional part of the multiplication\n              factor for PLL3 VCO"
        bitOffset: 3
        bitWidth: 13
  - name: D1CCIPR
    displayName: D1CCIPR
    description: "RCC Domain 1 Kernel Clock Configuration\n          Register"
    addressOffset: 76
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: FMCSEL
        description: "FMC kernel clock source\n              selection"
        bitOffset: 0
        bitWidth: 2
      - name: OCTOSPISEL
        description: "QUADSPI kernel clock source\n              selection"
        bitOffset: 4
        bitWidth: 2
      - name: SDMMCSEL
        description: "SDMMC kernel clock source\n              selection"
        bitOffset: 16
        bitWidth: 1
      - name: CKPERSEL
        description: "per_ck clock source\n              selection"
        bitOffset: 28
        bitWidth: 2
  - name: D2CCIP1R
    displayName: D2CCIP1R
    description: "RCC Domain 2 Kernel Clock Configuration\n          Register"
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SAI1SEL
        description: "SAI1 and DFSDM1 kernel Aclk clock source\n              selection"
        bitOffset: 0
        bitWidth: 3
      - name: SPI123SEL
        description: "SPI/I2S1,2 and 3 kernel clock source\n              selection"
        bitOffset: 12
        bitWidth: 3
      - name: SPI45SEL
        description: "SPI4 and 5 kernel clock source\n              selection"
        bitOffset: 16
        bitWidth: 3
      - name: SPDIFRXSEL
        description: "SPDIFRX kernel clock source\n              selection"
        bitOffset: 20
        bitWidth: 2
      - name: DFSDM1SEL
        description: "DFSDM1 kernel Clk clock source\n              selection"
        bitOffset: 24
        bitWidth: 1
      - name: FDCANSEL
        description: "FDCAN kernel clock source\n              selection"
        bitOffset: 28
        bitWidth: 2
      - name: SWPMISEL
        description: "SWPMI kernel clock source\n              selection"
        bitOffset: 31
        bitWidth: 1
  - name: D2CCIP2R
    displayName: D2CCIP2R
    description: "RCC Domain 2 Kernel Clock Configuration\n          Register"
    addressOffset: 84
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: USART234578SEL
        description: "USART2/3, UART4,5, 7/8 (APB1) kernel\n              clock source selection"
        bitOffset: 0
        bitWidth: 3
      - name: USART16910SEL
        description: "USART1 and 6 kernel clock source\n              selection"
        bitOffset: 3
        bitWidth: 3
      - name: RNGSEL
        description: "RNG kernel clock source\n              selection"
        bitOffset: 8
        bitWidth: 2
      - name: I2C123SEL
        description: "I2C1,2,3 kernel clock source\n              selection"
        bitOffset: 12
        bitWidth: 2
      - name: USBSEL
        description: "USBOTG 1 and 2 kernel clock source\n              selection"
        bitOffset: 20
        bitWidth: 2
      - name: CECSEL
        description: "HDMI-CEC kernel clock source\n              selection"
        bitOffset: 22
        bitWidth: 2
      - name: LPTIM1SEL
        description: "LPTIM1 kernel clock source\n              selection"
        bitOffset: 28
        bitWidth: 3
  - name: D3CCIPR
    displayName: D3CCIPR
    description: "RCC Domain 3 Kernel Clock Configuration\n          Register"
    addressOffset: 88
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LPUART1SEL
        description: "LPUART1 kernel clock source\n              selection"
        bitOffset: 0
        bitWidth: 3
      - name: I2C4SEL
        description: "I2C4 kernel clock source\n              selection"
        bitOffset: 8
        bitWidth: 2
      - name: LPTIM2SEL
        description: "LPTIM2 kernel clock source\n              selection"
        bitOffset: 10
        bitWidth: 3
      - name: LPTIM345SEL
        description: "LPTIM3,4,5 kernel clock source\n              selection"
        bitOffset: 13
        bitWidth: 3
      - name: ADCSEL
        description: "SAR ADC kernel clock source\n              selection"
        bitOffset: 16
        bitWidth: 2
      - name: SAI4ASEL
        description: "Sub-Block A of SAI4 kernel clock source\n              selection"
        bitOffset: 21
        bitWidth: 3
      - name: SAI4BSEL
        description: "Sub-Block B of SAI4 kernel clock source\n              selection"
        bitOffset: 24
        bitWidth: 3
      - name: SPI6SEL
        description: "SPI6 kernel clock source\n              selection"
        bitOffset: 28
        bitWidth: 3
  - name: CIER
    displayName: CIER
    description: "RCC Clock Source Interrupt Enable\n          Register"
    addressOffset: 96
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LSIRDYIE
        description: LSI ready Interrupt Enable
        bitOffset: 0
        bitWidth: 1
      - name: LSERDYIE
        description: LSE ready Interrupt Enable
        bitOffset: 1
        bitWidth: 1
      - name: HSIRDYIE
        description: HSI ready Interrupt Enable
        bitOffset: 2
        bitWidth: 1
      - name: HSERDYIE
        description: HSE ready Interrupt Enable
        bitOffset: 3
        bitWidth: 1
      - name: CSIRDYIE
        description: CSI ready Interrupt Enable
        bitOffset: 4
        bitWidth: 1
      - name: RC48RDYIE
        description: "RC48 ready Interrupt\n              Enable"
        bitOffset: 5
        bitWidth: 1
      - name: PLL1RDYIE
        description: "PLL1 ready Interrupt\n              Enable"
        bitOffset: 6
        bitWidth: 1
      - name: PLL2RDYIE
        description: "PLL2 ready Interrupt\n              Enable"
        bitOffset: 7
        bitWidth: 1
      - name: PLL3RDYIE
        description: "PLL3 ready Interrupt\n              Enable"
        bitOffset: 8
        bitWidth: 1
      - name: LSECSSIE
        description: "LSE clock security system Interrupt\n              Enable"
        bitOffset: 9
        bitWidth: 1
  - name: CIFR
    displayName: CIFR
    description: "RCC Clock Source Interrupt Flag\n          Register"
    addressOffset: 100
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LSIRDYF
        description: LSI ready Interrupt Flag
        bitOffset: 0
        bitWidth: 1
      - name: LSERDYF
        description: LSE ready Interrupt Flag
        bitOffset: 1
        bitWidth: 1
      - name: HSIRDYF
        description: HSI ready Interrupt Flag
        bitOffset: 2
        bitWidth: 1
      - name: HSERDYF
        description: HSE ready Interrupt Flag
        bitOffset: 3
        bitWidth: 1
      - name: CSIRDY
        description: CSI ready Interrupt Flag
        bitOffset: 4
        bitWidth: 1
      - name: RC48RDYF
        description: RC48 ready Interrupt Flag
        bitOffset: 5
        bitWidth: 1
      - name: PLL1RDYF
        description: PLL1 ready Interrupt Flag
        bitOffset: 6
        bitWidth: 1
      - name: PLL2RDYF
        description: PLL2 ready Interrupt Flag
        bitOffset: 7
        bitWidth: 1
      - name: PLL3RDYF
        description: PLL3 ready Interrupt Flag
        bitOffset: 8
        bitWidth: 1
      - name: LSECSSF
        description: "LSE clock security system Interrupt\n              Flag"
        bitOffset: 9
        bitWidth: 1
      - name: HSECSSF
        description: "HSE clock security system Interrupt\n              Flag"
        bitOffset: 10
        bitWidth: 1
  - name: CICR
    displayName: CICR
    description: "RCC Clock Source Interrupt Clear\n          Register"
    addressOffset: 104
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LSIRDYC
        description: LSI ready Interrupt Clear
        bitOffset: 0
        bitWidth: 1
      - name: LSERDYC
        description: LSE ready Interrupt Clear
        bitOffset: 1
        bitWidth: 1
      - name: HSIRDYC
        description: HSI ready Interrupt Clear
        bitOffset: 2
        bitWidth: 1
      - name: HSERDYC
        description: HSE ready Interrupt Clear
        bitOffset: 3
        bitWidth: 1
      - name: HSE_ready_Interrupt_Clear
        description: CSI ready Interrupt Clear
        bitOffset: 4
        bitWidth: 1
      - name: RC48RDYC
        description: RC48 ready Interrupt Clear
        bitOffset: 5
        bitWidth: 1
      - name: PLL1RDYC
        description: PLL1 ready Interrupt Clear
        bitOffset: 6
        bitWidth: 1
      - name: PLL2RDYC
        description: PLL2 ready Interrupt Clear
        bitOffset: 7
        bitWidth: 1
      - name: PLL3RDYC
        description: PLL3 ready Interrupt Clear
        bitOffset: 8
        bitWidth: 1
      - name: LSECSSC
        description: "LSE clock security system Interrupt\n              Clear"
        bitOffset: 9
        bitWidth: 1
      - name: HSECSSC
        description: "HSE clock security system Interrupt\n              Clear"
        bitOffset: 10
        bitWidth: 1
  - name: BDCR
    displayName: BDCR
    description: "RCC Backup Domain Control\n          Register"
    addressOffset: 112
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LSEON
        description: LSE oscillator enabled
        bitOffset: 0
        bitWidth: 1
      - name: LSERDY
        description: LSE oscillator ready
        bitOffset: 1
        bitWidth: 1
      - name: LSEBYP
        description: LSE oscillator bypass
        bitOffset: 2
        bitWidth: 1
      - name: LSEDRV
        description: "LSE oscillator driving\n              capability"
        bitOffset: 3
        bitWidth: 2
      - name: LSECSSON
        description: "LSE clock security system\n              enable"
        bitOffset: 5
        bitWidth: 1
      - name: LSECSSD
        description: "LSE clock security system failure\n              detection"
        bitOffset: 6
        bitWidth: 1
      - name: RTCSEL
        description: RTC clock source selection
        bitOffset: 8
        bitWidth: 2
      - name: RTCEN
        description: RTC clock enable
        bitOffset: 15
        bitWidth: 1
      - name: BDRST
        description: Backup domain software reset
        bitOffset: 16
        bitWidth: 1
  - name: CSR
    displayName: CSR
    description: "RCC Clock Control and Status\n          Register"
    addressOffset: 116
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LSION
        description: LSI oscillator enable
        bitOffset: 0
        bitWidth: 1
      - name: LSIRDY
        description: LSI oscillator ready
        bitOffset: 1
        bitWidth: 1
  - name: AHB3RSTR
    displayName: AHB3RSTR
    description: RCC AHB3 Reset Register
    addressOffset: 124
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MDMARST
        description: MDMA block reset
        bitOffset: 0
        bitWidth: 1
      - name: DMA2DRST
        description: DMA2D block reset
        bitOffset: 4
        bitWidth: 1
      - name: FMCRST
        description: FMC block reset
        bitOffset: 12
        bitWidth: 1
      - name: OCTOSPI1RST
        description: "QUADSPI and QUADSPI delay block\n              reset"
        bitOffset: 14
        bitWidth: 1
      - name: SDMMC1RST
        description: "SDMMC1 and SDMMC1 delay block\n              reset"
        bitOffset: 16
        bitWidth: 1
      - name: OCTOSPI2RST
        description: "OCTOSPI2 and OCTOSPI2 delay block reset\nSet and reset by software"
        bitOffset: 19
        bitWidth: 1
      - name: IOMNGRRST
        description: "OCTOSPIM reset\nSet and reset by software"
        bitOffset: 21
        bitWidth: 1
      - name: OTFD1RST
        description: "OTFD1 reset\nSet and reset by software\nTake care that resetting the OTFD means loosing the decryption key loaded during secure boot."
        bitOffset: 22
        bitWidth: 1
      - name: OTFD2RST
        description: "OTFD2 reset\nSet and reset by software\nTake care that resetting the OTFD means loosing the decryption key loaded during secure boot."
        bitOffset: 23
        bitWidth: 1
      - name: CPURST
        description: CPU reset
        bitOffset: 31
        bitWidth: 1
  - name: AHB1RSTR
    displayName: AHB1RSTR
    description: "RCC AHB1 Peripheral Reset\n          Register"
    addressOffset: 128
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DMA1RST
        description: DMA1 block reset
        bitOffset: 0
        bitWidth: 1
      - name: DMA2RST
        description: DMA2 block reset
        bitOffset: 1
        bitWidth: 1
      - name: ADC12RST
        description: ADC1&2 block reset
        bitOffset: 5
        bitWidth: 1
      - name: ETH1MACRST
        description: ETH1MAC block reset
        bitOffset: 15
        bitWidth: 1
      - name: USB1OTGRST
        description: USB1OTG block reset
        bitOffset: 25
        bitWidth: 1
  - name: AHB2RSTR
    displayName: AHB2RSTR
    description: "RCC AHB2 Peripheral Reset\n          Register"
    addressOffset: 132
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DCMI_PSSIRST
        description: DCMI_PSSIRST
        bitOffset: 0
        bitWidth: 1
      - name: CRYPTRST
        description: Cryptography block reset
        bitOffset: 4
        bitWidth: 1
      - name: HASHRST
        description: Hash block reset
        bitOffset: 5
        bitWidth: 1
      - name: RNGRST
        description: "Random Number Generator block\n              reset"
        bitOffset: 6
        bitWidth: 1
      - name: SDMMC2RST
        description: "SDMMC2 and SDMMC2 Delay block\n              reset"
        bitOffset: 9
        bitWidth: 1
      - name: FMACRST
        description: FMAC reset
        bitOffset: 16
        bitWidth: 1
      - name: CORDICRST
        description: CORDIC coprocessor block reset
        bitOffset: 17
        bitWidth: 1
  - name: AHB4RSTR
    displayName: AHB4RSTR
    description: "RCC AHB4 Peripheral Reset\n          Register"
    addressOffset: 136
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: GPIOARST
        description: GPIO block reset
        bitOffset: 0
        bitWidth: 1
      - name: GPIOBRST
        description: GPIO block reset
        bitOffset: 1
        bitWidth: 1
      - name: GPIOCRST
        description: GPIO block reset
        bitOffset: 2
        bitWidth: 1
      - name: GPIODRST
        description: GPIO block reset
        bitOffset: 3
        bitWidth: 1
      - name: GPIOERST
        description: GPIO block reset
        bitOffset: 4
        bitWidth: 1
      - name: GPIOFRST
        description: GPIO block reset
        bitOffset: 5
        bitWidth: 1
      - name: GPIOGRST
        description: GPIO block reset
        bitOffset: 6
        bitWidth: 1
      - name: GPIOHRST
        description: GPIO block reset
        bitOffset: 7
        bitWidth: 1
      - name: GPIOJRST
        description: GPIO block reset
        bitOffset: 9
        bitWidth: 1
      - name: GPIOKRST
        description: GPIO block reset
        bitOffset: 10
        bitWidth: 1
      - name: CRCRST
        description: CRC block reset
        bitOffset: 19
        bitWidth: 1
      - name: BDMARST
        description: BDMA block reset
        bitOffset: 21
        bitWidth: 1
      - name: ADC3RST
        description: ADC3 block reset
        bitOffset: 24
        bitWidth: 1
      - name: HSEMRST
        description: HSEM block reset
        bitOffset: 25
        bitWidth: 1
  - name: APB3RSTR
    displayName: APB3RSTR
    description: "RCC APB3 Peripheral Reset\n          Register"
    addressOffset: 140
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LTDCRST
        description: LTDC block reset
        bitOffset: 3
        bitWidth: 1
  - name: APB1LRSTR
    displayName: APB1LRSTR
    description: "RCC APB1 Peripheral Reset\n          Register"
    addressOffset: 144
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM2RST
        description: TIM block reset
        bitOffset: 0
        bitWidth: 1
      - name: TIM3RST
        description: TIM block reset
        bitOffset: 1
        bitWidth: 1
      - name: TIM4RST
        description: TIM block reset
        bitOffset: 2
        bitWidth: 1
      - name: TIM5RST
        description: TIM block reset
        bitOffset: 3
        bitWidth: 1
      - name: TIM6RST
        description: TIM block reset
        bitOffset: 4
        bitWidth: 1
      - name: TIM7RST
        description: TIM block reset
        bitOffset: 5
        bitWidth: 1
      - name: TIM12RST
        description: TIM block reset
        bitOffset: 6
        bitWidth: 1
      - name: TIM13RST
        description: TIM block reset
        bitOffset: 7
        bitWidth: 1
      - name: TIM14RST
        description: TIM block reset
        bitOffset: 8
        bitWidth: 1
      - name: LPTIM1RST
        description: TIM block reset
        bitOffset: 9
        bitWidth: 1
      - name: SPI2RST
        description: SPI2 block reset
        bitOffset: 14
        bitWidth: 1
      - name: SPI3RST
        description: SPI3 block reset
        bitOffset: 15
        bitWidth: 1
      - name: SPDIFRXRST
        description: SPDIFRX block reset
        bitOffset: 16
        bitWidth: 1
      - name: USART2RST
        description: USART2 block reset
        bitOffset: 17
        bitWidth: 1
      - name: USART3RST
        description: USART3 block reset
        bitOffset: 18
        bitWidth: 1
      - name: UART4RST
        description: UART4 block reset
        bitOffset: 19
        bitWidth: 1
      - name: UART5RST
        description: UART5 block reset
        bitOffset: 20
        bitWidth: 1
      - name: I2C1RST
        description: I2C1 block reset
        bitOffset: 21
        bitWidth: 1
      - name: I2C2RST
        description: I2C2 block reset
        bitOffset: 22
        bitWidth: 1
      - name: I2C3RST
        description: I2C3 block reset
        bitOffset: 23
        bitWidth: 1
      - name: I2C5RST
        description: I2C5 block reset
        bitOffset: 25
        bitWidth: 1
      - name: CECRST
        description: HDMI-CEC block reset
        bitOffset: 27
        bitWidth: 1
      - name: DAC12RST
        description: DAC1 and 2 Blocks Reset
        bitOffset: 29
        bitWidth: 1
      - name: USART7RST
        description: USART7 block reset
        bitOffset: 30
        bitWidth: 1
      - name: USART8RST
        description: USART8 block reset
        bitOffset: 31
        bitWidth: 1
  - name: APB1HRSTR
    displayName: APB1HRSTR
    description: "RCC APB1 Peripheral Reset\n          Register"
    addressOffset: 148
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CRSRST
        description: "Clock Recovery System\n              reset"
        bitOffset: 1
        bitWidth: 1
      - name: SWPMIRST
        description: SWPMI block reset
        bitOffset: 2
        bitWidth: 1
      - name: OPAMPRST
        description: OPAMP block reset
        bitOffset: 4
        bitWidth: 1
      - name: MDIOSRST
        description: MDIOS block reset
        bitOffset: 5
        bitWidth: 1
      - name: FDCANRST
        description: FDCAN block reset
        bitOffset: 8
        bitWidth: 1
      - name: TIM23RST
        description: TIM23 block reset
        bitOffset: 24
        bitWidth: 1
      - name: TIM24RST
        description: TIM24 block resett
        bitOffset: 25
        bitWidth: 1
  - name: APB2RSTR
    displayName: APB2RSTR
    description: "RCC APB2 Peripheral Reset\n          Register"
    addressOffset: 152
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM1RST
        description: TIM1 block reset
        bitOffset: 0
        bitWidth: 1
      - name: TIM8RST
        description: TIM8 block reset
        bitOffset: 1
        bitWidth: 1
      - name: USART1RST
        description: USART1 block reset
        bitOffset: 4
        bitWidth: 1
      - name: USART6RST
        description: USART6 block reset
        bitOffset: 5
        bitWidth: 1
      - name: UART9RST
        description: "UART9 block reset\nSet and reset by software."
        bitOffset: 6
        bitWidth: 1
      - name: USART10RST
        description: "USART10 block reset\nSet and reset by software."
        bitOffset: 7
        bitWidth: 1
      - name: SPI1RST
        description: SPI1 block reset
        bitOffset: 12
        bitWidth: 1
      - name: SPI4RST
        description: SPI4 block reset
        bitOffset: 13
        bitWidth: 1
      - name: TIM15RST
        description: TIM15 block reset
        bitOffset: 16
        bitWidth: 1
      - name: TIM16RST
        description: TIM16 block reset
        bitOffset: 17
        bitWidth: 1
      - name: TIM17RST
        description: TIM17 block reset
        bitOffset: 18
        bitWidth: 1
      - name: SPI5RST
        description: SPI5 block reset
        bitOffset: 20
        bitWidth: 1
      - name: SAI1RST
        description: SAI1 block reset
        bitOffset: 22
        bitWidth: 1
      - name: DFSDM1RST
        description: "DFSDM1 block reset\nSet and reset by software."
        bitOffset: 30
        bitWidth: 1
  - name: APB4RSTR
    displayName: APB4RSTR
    description: "RCC APB4 Peripheral Reset\n          Register"
    addressOffset: 156
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SYSCFGRST
        description: SYSCFG block reset
        bitOffset: 1
        bitWidth: 1
      - name: LPUART1RST
        description: LPUART1 block reset
        bitOffset: 3
        bitWidth: 1
      - name: SPI6RST
        description: SPI6 block reset
        bitOffset: 5
        bitWidth: 1
      - name: I2C4RST
        description: I2C4 block reset
        bitOffset: 7
        bitWidth: 1
      - name: LPTIM2RST
        description: LPTIM2 block reset
        bitOffset: 9
        bitWidth: 1
      - name: LPTIM3RST
        description: LPTIM3 block reset
        bitOffset: 10
        bitWidth: 1
      - name: LPTIM4RST
        description: LPTIM4 block reset
        bitOffset: 11
        bitWidth: 1
      - name: LPTIM5RST
        description: LPTIM5 block reset
        bitOffset: 12
        bitWidth: 1
      - name: COMP12RST
        description: COMP12 Blocks Reset
        bitOffset: 14
        bitWidth: 1
      - name: VREFRST
        description: VREF block reset
        bitOffset: 15
        bitWidth: 1
      - name: SAI4RST
        description: SAI4 block reset
        bitOffset: 21
        bitWidth: 1
      - name: DTSRST
        description: "Digital temperature sensor block reset\nSet and reset by software."
        bitOffset: 26
        bitWidth: 1
  - name: GCR
    displayName: GCR
    description: RCC Global Control Register
    addressOffset: 160
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: WW1RSC
        description: WWDG1 reset scope control
        bitOffset: 0
        bitWidth: 1
  - name: D3AMR
    displayName: D3AMR
    description: "RCC D3 Autonomous mode\n          Register"
    addressOffset: 168
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BDMAAMEN
        description: "BDMA and DMAMUX Autonomous mode\n              enable"
        bitOffset: 0
        bitWidth: 1
      - name: LPUART1AMEN
        description: "LPUART1 Autonomous mode\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: SPI6AMEN
        description: "SPI6 Autonomous mode\n              enable"
        bitOffset: 5
        bitWidth: 1
      - name: I2C4AMEN
        description: "I2C4 Autonomous mode\n              enable"
        bitOffset: 7
        bitWidth: 1
      - name: LPTIM2AMEN
        description: "LPTIM2 Autonomous mode\n              enable"
        bitOffset: 9
        bitWidth: 1
      - name: LPTIM3AMEN
        description: "LPTIM3 Autonomous mode\n              enable"
        bitOffset: 10
        bitWidth: 1
      - name: LPTIM4AMEN
        description: "LPTIM4 Autonomous mode\n              enable"
        bitOffset: 11
        bitWidth: 1
      - name: LPTIM5AMEN
        description: "LPTIM5 Autonomous mode\n              enable"
        bitOffset: 12
        bitWidth: 1
      - name: COMP12AMEN
        description: "COMP12 Autonomous mode\n              enable"
        bitOffset: 14
        bitWidth: 1
      - name: VREFAMEN
        description: "VREF Autonomous mode\n              enable"
        bitOffset: 15
        bitWidth: 1
      - name: RTCAMEN
        description: RTC Autonomous mode enable
        bitOffset: 16
        bitWidth: 1
      - name: CRCAMEN
        description: CRC Autonomous mode enable
        bitOffset: 19
        bitWidth: 1
      - name: SAI4AMEN
        description: "SAI4 Autonomous mode\n              enable"
        bitOffset: 21
        bitWidth: 1
      - name: ADC3AMEN
        description: "ADC3 Autonomous mode\n              enable"
        bitOffset: 24
        bitWidth: 1
      - name: DTSAMEN
        description: "Digital temperature sensor Autonomous mode enable\nSet and reset by software.\nRefer to  for additional information."
        bitOffset: 26
        bitWidth: 1
      - name: BKPSRAMAMEN
        description: "Backup RAM Autonomous mode\n              enable"
        bitOffset: 28
        bitWidth: 1
      - name: SRAM4AMEN
        description: "SRAM4 Autonomous mode\n              enable"
        bitOffset: 29
        bitWidth: 1
  - name: RSR
    displayName: RSR
    description: RCC Reset Status Register
    addressOffset: 208
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: RMVF
        description: Remove reset flag
        bitOffset: 16
        bitWidth: 1
      - name: CPURSTF
        description: CPU reset flag
        bitOffset: 17
        bitWidth: 1
      - name: D1RSTF
        description: "D1 domain power switch reset\n              flag"
        bitOffset: 19
        bitWidth: 1
      - name: D2RSTF
        description: "D2 domain power switch reset\n              flag"
        bitOffset: 20
        bitWidth: 1
      - name: BORRSTF
        description: BOR reset flag
        bitOffset: 21
        bitWidth: 1
      - name: PINRSTF
        description: Pin reset flag (NRST)
        bitOffset: 22
        bitWidth: 1
      - name: PORRSTF
        description: POR/PDR reset flag
        bitOffset: 23
        bitWidth: 1
      - name: SFTRSTF
        description: "System reset from CPU reset\n              flag"
        bitOffset: 24
        bitWidth: 1
      - name: IWDG1RSTF
        description: "Independent Watchdog reset\n              flag"
        bitOffset: 26
        bitWidth: 1
      - name: WWDG1RSTF
        description: Window Watchdog reset flag
        bitOffset: 28
        bitWidth: 1
      - name: LPWRRSTF
        description: "Reset due to illegal D1 DStandby or CPU\n              CStop flag"
        bitOffset: 30
        bitWidth: 1
  - name: AHB3ENR
    displayName: AHB3ENR
    description: RCC AHB3 Clock Register
    addressOffset: 212
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MDMAEN
        description: "MDMA Peripheral Clock\n              Enable"
        bitOffset: 0
        bitWidth: 1
      - name: DMA2DEN
        description: "DMA2D Peripheral Clock\n              Enable"
        bitOffset: 4
        bitWidth: 1
      - name: FMCEN
        description: "FMC Peripheral Clocks\n              Enable"
        bitOffset: 12
        bitWidth: 1
      - name: OCTOSPI1EN
        description: OCTOSPI1 and OCTOSPI1 delay clock enable
        bitOffset: 14
        bitWidth: 1
      - name: SDMMC1EN
        description: "SDMMC1 and SDMMC1 Delay Clock\n              Enable"
        bitOffset: 16
        bitWidth: 1
      - name: OCTOSPI2EN
        description: "OCTOSPI2 clock enable\nSet and reset by software."
        bitOffset: 19
        bitWidth: 1
      - name: IOMNGREN
        description: "OCTOSPIM clock enable\nSet and reset by software."
        bitOffset: 21
        bitWidth: 1
      - name: OTFD1EN
        description: "OTFD1 clock enable\nSet and reset by software."
        bitOffset: 22
        bitWidth: 1
      - name: OTFD2EN
        description: "OTFD2 clock enable\nSet and reset by software."
        bitOffset: 23
        bitWidth: 1
  - name: AHB1ENR
    displayName: AHB1ENR
    description: RCC AHB1 Clock Register
    addressOffset: 216
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DMA1EN
        description: DMA1 Clock Enable
        bitOffset: 0
        bitWidth: 1
      - name: DMA2EN
        description: DMA2 Clock Enable
        bitOffset: 1
        bitWidth: 1
      - name: ADC12EN
        description: "ADC1/2 Peripheral Clocks\n              Enable"
        bitOffset: 5
        bitWidth: 1
      - name: ETH1MACEN
        description: "Ethernet MAC bus interface Clock\n              Enable"
        bitOffset: 15
        bitWidth: 1
      - name: ETH1TXEN
        description: "Ethernet Transmission Clock\n              Enable"
        bitOffset: 16
        bitWidth: 1
      - name: ETH1RXEN
        description: "Ethernet Reception Clock\n              Enable"
        bitOffset: 17
        bitWidth: 1
      - name: USB1OTGHSEN
        description: "USB1OTG Peripheral Clocks\n              Enable"
        bitOffset: 25
        bitWidth: 1
      - name: USB1OTGHSULPIEN
        description: USB_PHY1 Clocks Enable
        bitOffset: 26
        bitWidth: 1
  - name: AHB2ENR
    displayName: AHB2ENR
    description: RCC AHB2 Clock Register
    addressOffset: 220
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DCMI_PSSIEN
        description: "CAMITF peripheral clock\n              enable"
        bitOffset: 0
        bitWidth: 1
      - name: CRYPTEN
        description: "CRYPT peripheral clock\n              enable"
        bitOffset: 4
        bitWidth: 1
      - name: HASHEN
        description: "HASH peripheral clock\n              enable"
        bitOffset: 5
        bitWidth: 1
      - name: RNGEN
        description: "RNG peripheral clocks\n              enable"
        bitOffset: 6
        bitWidth: 1
      - name: SDMMC2EN
        description: "SDMMC2 and SDMMC2 delay clock\n              enable"
        bitOffset: 9
        bitWidth: 1
      - name: FMACEN
        description: FMAC clock enable
        bitOffset: 16
        bitWidth: 1
      - name: CORDICEN
        description: CORDIC clock enable
        bitOffset: 17
        bitWidth: 1
      - name: SRAM1EN
        description: SRAM1 block enable
        bitOffset: 29
        bitWidth: 1
      - name: SRAM2EN
        description: SRAM2 block enable
        bitOffset: 30
        bitWidth: 1
  - name: AHB4ENR
    displayName: AHB4ENR
    description: RCC AHB4 Clock Register
    addressOffset: 224
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: GPIOAEN
        description: "0GPIO peripheral clock\n              enable"
        bitOffset: 0
        bitWidth: 1
      - name: GPIOBEN
        description: "0GPIO peripheral clock\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: GPIOCEN
        description: "0GPIO peripheral clock\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: GPIODEN
        description: "0GPIO peripheral clock\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: GPIOEEN
        description: "0GPIO peripheral clock\n              enable"
        bitOffset: 4
        bitWidth: 1
      - name: GPIOFEN
        description: "0GPIO peripheral clock\n              enable"
        bitOffset: 5
        bitWidth: 1
      - name: GPIOGEN
        description: "0GPIO peripheral clock\n              enable"
        bitOffset: 6
        bitWidth: 1
      - name: GPIOHEN
        description: "0GPIO peripheral clock\n              enable"
        bitOffset: 7
        bitWidth: 1
      - name: GPIOJEN
        description: "0GPIO peripheral clock\n              enable"
        bitOffset: 9
        bitWidth: 1
      - name: GPIOKEN
        description: "0GPIO peripheral clock\n              enable"
        bitOffset: 10
        bitWidth: 1
      - name: CRCEN
        description: "CRC peripheral clock\n              enable"
        bitOffset: 19
        bitWidth: 1
      - name: BDMAEN
        description: "BDMA and DMAMUX2 Clock\n              Enable"
        bitOffset: 21
        bitWidth: 1
      - name: ADC3EN
        description: "ADC3 Peripheral Clocks\n              Enable"
        bitOffset: 24
        bitWidth: 1
      - name: HSEMEN
        description: "HSEM peripheral clock\n              enable"
        bitOffset: 25
        bitWidth: 1
      - name: BKPRAMEN
        description: Backup RAM Clock Enable
        bitOffset: 28
        bitWidth: 1
  - name: APB3ENR
    displayName: APB3ENR
    description: RCC APB3 Clock Register
    addressOffset: 228
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LTDCEN
        description: "LTDC peripheral clock\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: WWDG1EN
        description: WWDG1 Clock Enable
        bitOffset: 6
        bitWidth: 1
  - name: APB1LENR
    displayName: APB1LENR
    description: RCC APB1 Clock Register
    addressOffset: 232
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM2EN
        description: "TIM peripheral clock\n              enable"
        bitOffset: 0
        bitWidth: 1
      - name: TIM3EN
        description: "TIM peripheral clock\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: TIM4EN
        description: "TIM peripheral clock\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: TIM5EN
        description: "TIM peripheral clock\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: TIM6EN
        description: "TIM peripheral clock\n              enable"
        bitOffset: 4
        bitWidth: 1
      - name: TIM7EN
        description: "TIM peripheral clock\n              enable"
        bitOffset: 5
        bitWidth: 1
      - name: TIM12EN
        description: "TIM peripheral clock\n              enable"
        bitOffset: 6
        bitWidth: 1
      - name: TIM13EN
        description: "TIM peripheral clock\n              enable"
        bitOffset: 7
        bitWidth: 1
      - name: TIM14EN
        description: "TIM peripheral clock\n              enable"
        bitOffset: 8
        bitWidth: 1
      - name: LPTIM1EN
        description: "LPTIM1 Peripheral Clocks\n              Enable"
        bitOffset: 9
        bitWidth: 1
      - name: SPI2EN
        description: "SPI2 Peripheral Clocks\n              Enable"
        bitOffset: 14
        bitWidth: 1
      - name: SPI3EN
        description: "SPI3 Peripheral Clocks\n              Enable"
        bitOffset: 15
        bitWidth: 1
      - name: SPDIFRXEN
        description: "SPDIFRX Peripheral Clocks\n              Enable"
        bitOffset: 16
        bitWidth: 1
      - name: USART2EN
        description: "USART2 Peripheral Clocks\n              Enable"
        bitOffset: 17
        bitWidth: 1
      - name: USART3EN
        description: "USART3 Peripheral Clocks\n              Enable"
        bitOffset: 18
        bitWidth: 1
      - name: UART4EN
        description: "UART4 Peripheral Clocks\n              Enable"
        bitOffset: 19
        bitWidth: 1
      - name: UART5EN
        description: "UART5 Peripheral Clocks\n              Enable"
        bitOffset: 20
        bitWidth: 1
      - name: I2C1EN
        description: "I2C1 Peripheral Clocks\n              Enable"
        bitOffset: 21
        bitWidth: 1
      - name: I2C2EN
        description: "I2C2 Peripheral Clocks\n              Enable"
        bitOffset: 22
        bitWidth: 1
      - name: I2C3EN
        description: "I2C3 Peripheral Clocks\n              Enable"
        bitOffset: 23
        bitWidth: 1
      - name: I2C5EN
        description: "I2C5 Peripheral Clocks\n              Enable"
        bitOffset: 25
        bitWidth: 1
      - name: CECEN
        description: "HDMI-CEC peripheral clock\n              enable"
        bitOffset: 27
        bitWidth: 1
      - name: DAC12EN
        description: "DAC1 and 2 peripheral clock\n              enable"
        bitOffset: 29
        bitWidth: 1
      - name: UART7EN
        description: "UART7 Peripheral Clocks\n              Enable"
        bitOffset: 30
        bitWidth: 1
      - name: UART8EN
        description: "UART8 Peripheral Clocks\n              Enable"
        bitOffset: 31
        bitWidth: 1
  - name: APB1HENR
    displayName: APB1HENR
    description: RCC APB1 Clock Register
    addressOffset: 236
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CRSEN
        description: "Clock Recovery System peripheral clock\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: SWPMIEN
        description: "SWPMI Peripheral Clocks\n              Enable"
        bitOffset: 2
        bitWidth: 1
      - name: OPAMPEN
        description: "OPAMP peripheral clock\n              enable"
        bitOffset: 4
        bitWidth: 1
      - name: MDIOSEN
        description: "MDIOS peripheral clock\n              enable"
        bitOffset: 5
        bitWidth: 1
      - name: FDCANEN
        description: "FDCAN Peripheral Clocks\n              Enable"
        bitOffset: 8
        bitWidth: 1
      - name: TIM23EN
        description: "TIM23 Peripheral Clocks\n              Enable"
        bitOffset: 24
        bitWidth: 1
      - name: TIM24EN
        description: "TIM24 Peripheral Clocks\n              Enable"
        bitOffset: 25
        bitWidth: 1
  - name: APB2ENR
    displayName: APB2ENR
    description: RCC APB2 Clock Register
    addressOffset: 240
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM1EN
        description: "TIM1 peripheral clock\n              enable"
        bitOffset: 0
        bitWidth: 1
      - name: TIM8EN
        description: "TIM8 peripheral clock\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: USART1EN
        description: "USART1 Peripheral Clocks\n              Enable"
        bitOffset: 4
        bitWidth: 1
      - name: USART6EN
        description: "USART6 Peripheral Clocks\n              Enable"
        bitOffset: 5
        bitWidth: 1
      - name: UART9EN
        description: "UART9 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the UART9 are the kernel clock selected by USART16910SEL and provided to UCKL input, and the rcc_pclk2 bus interface clock."
        bitOffset: 6
        bitWidth: 1
      - name: USART10EN
        description: "USART10 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the USART10 are the kernel clock selected by USART16910SEL and provided to UCKL input, and the rcc_pclk2 bus interface clock."
        bitOffset: 7
        bitWidth: 1
      - name: SPI1EN
        description: "SPI1 Peripheral Clocks\n              Enable"
        bitOffset: 12
        bitWidth: 1
      - name: SPI4EN
        description: "SPI4 Peripheral Clocks\n              Enable"
        bitOffset: 13
        bitWidth: 1
      - name: TIM15EN
        description: "TIM15 peripheral clock enable\nSet and reset by software."
        bitOffset: 16
        bitWidth: 1
      - name: TIM16EN
        description: "TIM16 peripheral clock\n              enable"
        bitOffset: 17
        bitWidth: 1
      - name: TIM17EN
        description: "TIM17 peripheral clock\n              enable"
        bitOffset: 18
        bitWidth: 1
      - name: SPI5EN
        description: "SPI5 Peripheral Clocks\n              Enable"
        bitOffset: 20
        bitWidth: 1
      - name: SAI1EN
        description: "SAI1 Peripheral Clocks\n              Enable"
        bitOffset: 22
        bitWidth: 1
      - name: DFSDM1EN
        description: "DFSDM1 peripheral clocks enable\nSet and reset by software.\nDFSDM1 peripheral clocks are the kernel clocks selected by SAI1SEL and DFSDM1SEL and provided to Aclk and clk inputs respectively,"
        bitOffset: 30
        bitWidth: 1
  - name: APB4ENR
    displayName: APB4ENR
    description: RCC APB4 Clock Register
    addressOffset: 244
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SYSCFGEN
        description: "SYSCFG peripheral clock\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: LPUART1EN
        description: "LPUART1 Peripheral Clocks\n              Enable"
        bitOffset: 3
        bitWidth: 1
      - name: SPI6EN
        description: "SPI6 Peripheral Clocks\n              Enable"
        bitOffset: 5
        bitWidth: 1
      - name: I2C4EN
        description: "I2C4 Peripheral Clocks\n              Enable"
        bitOffset: 7
        bitWidth: 1
      - name: LPTIM2EN
        description: "LPTIM2 Peripheral Clocks\n              Enable"
        bitOffset: 9
        bitWidth: 1
      - name: LPTIM3EN
        description: "LPTIM3 Peripheral Clocks\n              Enable"
        bitOffset: 10
        bitWidth: 1
      - name: LPTIM4EN
        description: "LPTIM4 Peripheral Clocks\n              Enable"
        bitOffset: 11
        bitWidth: 1
      - name: LPTIM5EN
        description: "LPTIM5 Peripheral Clocks\n              Enable"
        bitOffset: 12
        bitWidth: 1
      - name: COMP12EN
        description: "COMP1/2 peripheral clock\n              enable"
        bitOffset: 14
        bitWidth: 1
      - name: VREFEN
        description: "VREF peripheral clock\n              enable"
        bitOffset: 15
        bitWidth: 1
      - name: RTCAPBEN
        description: RTC APB Clock Enable
        bitOffset: 16
        bitWidth: 1
      - name: SAI4EN
        description: "SAI4 Peripheral Clocks\n              Enable"
        bitOffset: 21
        bitWidth: 1
      - name: DTSEN
        description: "Digital temperature sensor peripheral clock enable\nSet and reset by software."
        bitOffset: 26
        bitWidth: 1
  - name: AHB3LPENR
    displayName: AHB3LPENR
    description: RCC AHB3 Sleep Clock Register
    addressOffset: 252
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MDMALPEN
        description: "MDMA Clock Enable During CSleep\n              Mode"
        bitOffset: 0
        bitWidth: 1
      - name: DMA2DLPEN
        description: "DMA2D Clock Enable During CSleep\n              Mode"
        bitOffset: 4
        bitWidth: 1
      - name: FLASHLPEN
        description: Flash interface Clock Enable During CSleep Mode
        bitOffset: 8
        bitWidth: 1
      - name: FMCLPEN
        description: "FMC Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 12
        bitWidth: 1
      - name: OCTO1LPEN
        description: "QUADSPI and QUADSPI Delay Clock Enable\n              During CSleep Mode"
        bitOffset: 14
        bitWidth: 1
      - name: SDMMC1LPEN
        description: "SDMMC1 and SDMMC1 Delay Clock Enable\n              During CSleep Mode"
        bitOffset: 16
        bitWidth: 1
      - name: OCTO2LPEN
        description: "OCTOSPI2 and OCTOSPI2 delay clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 19
        bitWidth: 1
      - name: IOMNGRLPEN
        description: "OCTOSPIM block clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 21
        bitWidth: 1
      - name: OTFD1LPEN
        description: "OTFD1 block clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 22
        bitWidth: 1
      - name: OTFD2LPEN
        description: "OTFD2 block clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 23
        bitWidth: 1
      - name: DTCM1LPEN
        description: "D1DTCM1 Block Clock Enable During CSleep\n              mode"
        bitOffset: 28
        bitWidth: 1
      - name: DTCM2LPEN
        description: "D1 DTCM2 Block Clock Enable During\n              CSleep mode"
        bitOffset: 29
        bitWidth: 1
      - name: ITCMLPEN
        description: "D1ITCM Block Clock Enable During CSleep\n              mode"
        bitOffset: 30
        bitWidth: 1
      - name: AXISRAMLPEN
        description: "AXISRAM Block Clock Enable During CSleep\n              mode"
        bitOffset: 31
        bitWidth: 1
  - name: AHB1LPENR
    displayName: AHB1LPENR
    description: RCC AHB1 Sleep Clock Register
    addressOffset: 256
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DMA1LPEN
        description: "DMA1 Clock Enable During CSleep\n              Mode"
        bitOffset: 0
        bitWidth: 1
      - name: DMA2LPEN
        description: "DMA2 Clock Enable During CSleep\n              Mode"
        bitOffset: 1
        bitWidth: 1
      - name: ADC12LPEN
        description: "ADC1/2 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 5
        bitWidth: 1
      - name: ETH1MACLPEN
        description: "Ethernet MAC bus interface Clock Enable\n              During CSleep Mode"
        bitOffset: 15
        bitWidth: 1
      - name: ETH1TXLPEN
        description: "Ethernet Transmission Clock Enable\n              During CSleep Mode"
        bitOffset: 16
        bitWidth: 1
      - name: ETH1RXLPEN
        description: "Ethernet Reception Clock Enable During\n              CSleep Mode"
        bitOffset: 17
        bitWidth: 1
      - name: USB1OTGHSLPEN
        description: "USB1OTG peripheral clock enable during\n              CSleep mode"
        bitOffset: 25
        bitWidth: 1
      - name: USB1OTGHSULPILPEN
        description: "USB_PHY1 clock enable during CSleep\n              mode"
        bitOffset: 26
        bitWidth: 1
  - name: AHB2LPENR
    displayName: AHB2LPENR
    description: RCC AHB2 Sleep Clock Register
    addressOffset: 260
    size: 32
    access: read-write
    resetValue: 1610809969
    fields:
      - name: DCMI_PSSILPEN
        description: DCMI_PSSILPEN
        bitOffset: 0
        bitWidth: 1
      - name: CRYPTLPEN
        description: "CRYPT peripheral clock enable during\n              CSleep mode"
        bitOffset: 4
        bitWidth: 1
      - name: HASHLPEN
        description: "HASH peripheral clock enable during\n              CSleep mode"
        bitOffset: 5
        bitWidth: 1
      - name: RNGLPEN
        description: "RNG peripheral clock enable during\n              CSleep mode"
        bitOffset: 6
        bitWidth: 1
      - name: SDMMC2LPEN
        description: "SDMMC2 and SDMMC2 Delay Clock Enable\n              During CSleep Mode"
        bitOffset: 9
        bitWidth: 1
      - name: FMACLPEN
        description: "FMAC peripheral clock enable during\n              CSleep mode"
        bitOffset: 16
        bitWidth: 1
      - name: CORDICLPEN
        description: "CORDIC peripheral clock enable during\n              CSleep mode"
        bitOffset: 17
        bitWidth: 1
      - name: SRAM1LPEN
        description: "SRAM1 Clock Enable During CSleep\n              Mode"
        bitOffset: 29
        bitWidth: 1
      - name: SRAM2LPEN
        description: "SRAM2 Clock Enable During CSleep\n              Mode"
        bitOffset: 30
        bitWidth: 1
  - name: AHB4LPENR
    displayName: AHB4LPENR
    description: RCC AHB4 Sleep Clock Register
    addressOffset: 264
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: GPIOALPEN
        description: "GPIO peripheral clock enable during\n              CSleep mode"
        bitOffset: 0
        bitWidth: 1
      - name: GPIOBLPEN
        description: "GPIO peripheral clock enable during\n              CSleep mode"
        bitOffset: 1
        bitWidth: 1
      - name: GPIOCLPEN
        description: "GPIO peripheral clock enable during\n              CSleep mode"
        bitOffset: 2
        bitWidth: 1
      - name: GPIODLPEN
        description: "GPIO peripheral clock enable during\n              CSleep mode"
        bitOffset: 3
        bitWidth: 1
      - name: GPIOELPEN
        description: "GPIO peripheral clock enable during\n              CSleep mode"
        bitOffset: 4
        bitWidth: 1
      - name: GPIOFLPEN
        description: "GPIO peripheral clock enable during\n              CSleep mode"
        bitOffset: 5
        bitWidth: 1
      - name: GPIOGLPEN
        description: "GPIO peripheral clock enable during\n              CSleep mode"
        bitOffset: 6
        bitWidth: 1
      - name: GPIOHLPEN
        description: "GPIO peripheral clock enable during\n              CSleep mode"
        bitOffset: 7
        bitWidth: 1
      - name: GPIOJLPEN
        description: "GPIO peripheral clock enable during\n              CSleep mode"
        bitOffset: 9
        bitWidth: 1
      - name: GPIOKLPEN
        description: "GPIO peripheral clock enable during\n              CSleep mode"
        bitOffset: 10
        bitWidth: 1
      - name: CRCLPEN
        description: "CRC peripheral clock enable during\n              CSleep mode"
        bitOffset: 19
        bitWidth: 1
      - name: BDMALPEN
        description: "BDMA Clock Enable During CSleep\n              Mode"
        bitOffset: 21
        bitWidth: 1
      - name: ADC3LPEN
        description: "ADC3 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 24
        bitWidth: 1
      - name: BKPRAMLPEN
        description: "Backup RAM Clock Enable During CSleep\n              Mode"
        bitOffset: 28
        bitWidth: 1
      - name: SRAM4LPEN
        description: "SRAM4 Clock Enable During CSleep\n              Mode"
        bitOffset: 29
        bitWidth: 1
  - name: APB3LPENR
    displayName: APB3LPENR
    description: RCC APB3 Sleep Clock Register
    addressOffset: 268
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LTDCLPEN
        description: "LTDC peripheral clock enable during\n              CSleep mode"
        bitOffset: 3
        bitWidth: 1
      - name: WWDG1LPEN
        description: "WWDG1 Clock Enable During CSleep\n              Mode"
        bitOffset: 6
        bitWidth: 1
  - name: APB1LLPENR
    displayName: APB1LLPENR
    description: "RCC APB1 Low Sleep Clock\n          Register"
    addressOffset: 272
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM2LPEN
        description: "TIM2 peripheral clock enable during\n              CSleep mode"
        bitOffset: 0
        bitWidth: 1
      - name: TIM3LPEN
        description: "TIM3 peripheral clock enable during\n              CSleep mode"
        bitOffset: 1
        bitWidth: 1
      - name: TIM4LPEN
        description: "TIM4 peripheral clock enable during\n              CSleep mode"
        bitOffset: 2
        bitWidth: 1
      - name: TIM5LPEN
        description: "TIM5 peripheral clock enable during\n              CSleep mode"
        bitOffset: 3
        bitWidth: 1
      - name: TIM6LPEN
        description: "TIM6 peripheral clock enable during\n              CSleep mode"
        bitOffset: 4
        bitWidth: 1
      - name: TIM7LPEN
        description: "TIM7 peripheral clock enable during\n              CSleep mode"
        bitOffset: 5
        bitWidth: 1
      - name: TIM12LPEN
        description: "TIM12 peripheral clock enable during\n              CSleep mode"
        bitOffset: 6
        bitWidth: 1
      - name: TIM13LPEN
        description: "TIM13 peripheral clock enable during\n              CSleep mode"
        bitOffset: 7
        bitWidth: 1
      - name: TIM14LPEN
        description: "TIM14 peripheral clock enable during\n              CSleep mode"
        bitOffset: 8
        bitWidth: 1
      - name: LPTIM1LPEN
        description: "LPTIM1 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 9
        bitWidth: 1
      - name: SPI2LPEN
        description: "SPI2 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 14
        bitWidth: 1
      - name: SPI3LPEN
        description: "SPI3 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 15
        bitWidth: 1
      - name: SPDIFRXLPEN
        description: "SPDIFRX Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 16
        bitWidth: 1
      - name: USART2LPEN
        description: "USART2 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 17
        bitWidth: 1
      - name: USART3LPEN
        description: "USART3 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 18
        bitWidth: 1
      - name: UART4LPEN
        description: "UART4 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 19
        bitWidth: 1
      - name: UART5LPEN
        description: "UART5 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 20
        bitWidth: 1
      - name: I2C1LPEN
        description: "I2C1 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 21
        bitWidth: 1
      - name: I2C2LPEN
        description: "I2C2 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 22
        bitWidth: 1
      - name: I2C3LPEN
        description: "I2C3 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 23
        bitWidth: 1
      - name: I2C5LPEN
        description: "I2C5 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 25
        bitWidth: 1
      - name: CECLPEN
        description: "CEC Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 27
        bitWidth: 1
      - name: DAC12LPEN
        description: "DAC1/2 peripheral clock enable during\n              CSleep mode"
        bitOffset: 29
        bitWidth: 1
      - name: USART7LPEN
        description: "USART7 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 30
        bitWidth: 1
      - name: USART8LPEN
        description: "USART8 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 31
        bitWidth: 1
  - name: APB1HLPENR
    displayName: APB1HLPENR
    description: "RCC APB1 High Sleep Clock\n          Register"
    addressOffset: 276
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CRSLPEN
        description: "Clock Recovery System peripheral clock\n              enable during CSleep mode"
        bitOffset: 1
        bitWidth: 1
      - name: SWPMILPEN
        description: "SWPMI Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 2
        bitWidth: 1
      - name: OPAMPLPEN
        description: "OPAMP peripheral clock enable during\n              CSleep mode"
        bitOffset: 4
        bitWidth: 1
      - name: MDIOSLPEN
        description: "MDIOS peripheral clock enable during\n              CSleep mode"
        bitOffset: 5
        bitWidth: 1
      - name: FDCANLPEN
        description: "FDCAN Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 8
        bitWidth: 1
      - name: TIM23LPEN
        description: "TIM23 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 24
        bitWidth: 1
      - name: TIM24LPEN
        description: "TIM24 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 25
        bitWidth: 1
  - name: APB2LPENR
    displayName: APB2LPENR
    description: RCC APB2 Sleep Clock Register
    addressOffset: 280
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM1LPEN
        description: "TIM1 peripheral clock enable during\n              CSleep mode"
        bitOffset: 0
        bitWidth: 1
      - name: TIM8LPEN
        description: "TIM8 peripheral clock enable during\n              CSleep mode"
        bitOffset: 1
        bitWidth: 1
      - name: USART1LPEN
        description: "USART1 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 4
        bitWidth: 1
      - name: USART6LPEN
        description: "USART6 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 5
        bitWidth: 1
      - name: UART9LPEN
        description: "UART9 peripheral clock enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the UART9 are the kernel clock selected by USART16910SEL and provided to usart_ker_ck input, and the rcc_pclk2 bus interface clock."
        bitOffset: 6
        bitWidth: 1
      - name: USART10LPEN
        description: "USART10 peripheral clock enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the USART10 are the kernel clock selected by USART16910SEL and provided to usart_ker_ck input, and the rcc_pclk2 bus interface clock."
        bitOffset: 7
        bitWidth: 1
      - name: SPI1LPEN
        description: "SPI1 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 12
        bitWidth: 1
      - name: SPI4LPEN
        description: "SPI4 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 13
        bitWidth: 1
      - name: TIM15LPEN
        description: "TIM15 peripheral clock enable during\n              CSleep mode"
        bitOffset: 16
        bitWidth: 1
      - name: TIM16LPEN
        description: "TIM16 peripheral clock enable during\n              CSleep mode"
        bitOffset: 17
        bitWidth: 1
      - name: TIM17LPEN
        description: "TIM17 peripheral clock enable during\n              CSleep mode"
        bitOffset: 18
        bitWidth: 1
      - name: SPI5LPEN
        description: "SPI5 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 20
        bitWidth: 1
      - name: SAI1LPEN
        description: "SAI1 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 22
        bitWidth: 1
      - name: DFSDM1LPEN
        description: "DFSDM1 peripheral clocks enable during CSleep mode\nSet and reset by software.\nDFSDM1 peripheral clocks are the kernel clocks selected by SAI1SEL and DFSDM1SEL and provided to Aclk and clk inputs respectively, and the rcc_pclk2 bus interface clock."
        bitOffset: 30
        bitWidth: 1
  - name: APB4LPENR
    displayName: APB4LPENR
    description: RCC APB4 Sleep Clock Register
    addressOffset: 284
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SYSCFGLPEN
        description: "SYSCFG peripheral clock enable during\n              CSleep mode"
        bitOffset: 1
        bitWidth: 1
      - name: LPUART1LPEN
        description: "LPUART1 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 3
        bitWidth: 1
      - name: SPI6LPEN
        description: "SPI6 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 5
        bitWidth: 1
      - name: I2C4LPEN
        description: "I2C4 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 7
        bitWidth: 1
      - name: LPTIM2LPEN
        description: "LPTIM2 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 9
        bitWidth: 1
      - name: LPTIM3LPEN
        description: "LPTIM3 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 10
        bitWidth: 1
      - name: LPTIM4LPEN
        description: "LPTIM4 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 11
        bitWidth: 1
      - name: LPTIM5LPEN
        description: "LPTIM5 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 12
        bitWidth: 1
      - name: COMP12LPEN
        description: "COMP1/2 peripheral clock enable during\n              CSleep mode"
        bitOffset: 14
        bitWidth: 1
      - name: VREFLPEN
        description: "VREF peripheral clock enable during\n              CSleep mode"
        bitOffset: 15
        bitWidth: 1
      - name: RTCAPBLPEN
        description: "RTC APB Clock Enable During CSleep\n              Mode"
        bitOffset: 16
        bitWidth: 1
      - name: SAI4LPEN
        description: "SAI4 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 21
        bitWidth: 1
      - name: DTSLPEN
        description: Digital temperature sensor peripheral clock enable during CSleep mode
        bitOffset: 26
        bitWidth: 1
  - name: C1_RSR
    displayName: C1_RSR
    description: RCC Reset Status Register
    addressOffset: 304
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: RMVF
        description: Remove reset flag
        bitOffset: 16
        bitWidth: 1
      - name: CPURSTF
        description: CPU reset flag
        bitOffset: 17
        bitWidth: 1
      - name: D1RSTF
        description: "D1 domain power switch reset\n              flag"
        bitOffset: 19
        bitWidth: 1
      - name: D2RSTF
        description: "D2 domain power switch reset\n              flag"
        bitOffset: 20
        bitWidth: 1
      - name: BORRSTF
        description: BOR reset flag
        bitOffset: 21
        bitWidth: 1
      - name: PINRSTF
        description: Pin reset flag (NRST)
        bitOffset: 22
        bitWidth: 1
      - name: PORRSTF
        description: POR/PDR reset flag
        bitOffset: 23
        bitWidth: 1
      - name: SFTRSTF
        description: "System reset from CPU reset\n              flag"
        bitOffset: 24
        bitWidth: 1
      - name: IWDG1RSTF
        description: "Independent Watchdog reset\n              flag"
        bitOffset: 26
        bitWidth: 1
      - name: WWDG1RSTF
        description: Window Watchdog reset flag
        bitOffset: 28
        bitWidth: 1
      - name: LPWRRSTF
        description: "Reset due to illegal D1 DStandby or CPU\n              CStop flag"
        bitOffset: 30
        bitWidth: 1
  - name: C1_AHB3ENR
    displayName: C1_AHB3ENR
    description: RCC AHB3 Clock Register
    addressOffset: 308
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MDMAEN
        description: "MDMA Peripheral Clock\n              Enable"
        bitOffset: 0
        bitWidth: 1
      - name: DMA2DEN
        description: "DMA2D Peripheral Clock\n              Enable"
        bitOffset: 4
        bitWidth: 1
      - name: FMCEN
        description: "FMC Peripheral Clocks\n              Enable"
        bitOffset: 12
        bitWidth: 1
      - name: OCTOSPI1EN
        description: OCTOSPI1 and OCTOSPI1 delay clock enable
        bitOffset: 14
        bitWidth: 1
      - name: SDMMC1EN
        description: "SDMMC1 and SDMMC1 Delay Clock\n              Enable"
        bitOffset: 16
        bitWidth: 1
      - name: OCTOSPI2EN
        description: "OCTOSPI2 clock enable\nSet and reset by software."
        bitOffset: 19
        bitWidth: 1
      - name: IOMNGREN
        description: "OCTOSPIM clock enable\nSet and reset by software."
        bitOffset: 21
        bitWidth: 1
      - name: OTFD1EN
        description: "OTFD1 clock enable\nSet and reset by software."
        bitOffset: 22
        bitWidth: 1
      - name: OTFD2EN
        description: "OTFD2 clock enable\nSet and reset by software."
        bitOffset: 23
        bitWidth: 1
  - name: C1_AHB1ENR
    displayName: C1_AHB1ENR
    description: RCC AHB1 Clock Register
    addressOffset: 312
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DMA1EN
        description: DMA1 Clock Enable
        bitOffset: 0
        bitWidth: 1
      - name: DMA2EN
        description: DMA2 Clock Enable
        bitOffset: 1
        bitWidth: 1
      - name: ADC12EN
        description: "ADC1/2 Peripheral Clocks\n              Enable"
        bitOffset: 5
        bitWidth: 1
      - name: ETH1MACEN
        description: "Ethernet MAC bus interface Clock\n              Enable"
        bitOffset: 15
        bitWidth: 1
      - name: ETH1TXEN
        description: "Ethernet Transmission Clock\n              Enable"
        bitOffset: 16
        bitWidth: 1
      - name: ETH1RXEN
        description: "Ethernet Reception Clock\n              Enable"
        bitOffset: 17
        bitWidth: 1
      - name: USB1OTGHSEN
        description: "USB1OTG Peripheral Clocks\n              Enable"
        bitOffset: 25
        bitWidth: 1
      - name: USB1OTGHSULPIEN
        description: USB_PHY1 Clocks Enable
        bitOffset: 26
        bitWidth: 1
  - name: C1_AHB2ENR
    displayName: C1_AHB2ENR
    description: RCC AHB2 Clock Register
    addressOffset: 316
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DCMI_PSSIEN
        description: "CAMITF peripheral clock\n              enable"
        bitOffset: 0
        bitWidth: 1
      - name: CRYPTEN
        description: "CRYPT peripheral clock\n              enable"
        bitOffset: 4
        bitWidth: 1
      - name: HASHEN
        description: "HASH peripheral clock\n              enable"
        bitOffset: 5
        bitWidth: 1
      - name: RNGEN
        description: "RNG peripheral clocks\n              enable"
        bitOffset: 6
        bitWidth: 1
      - name: SDMMC2EN
        description: "SDMMC2 and SDMMC2 delay clock\n              enable"
        bitOffset: 9
        bitWidth: 1
      - name: FMACEN
        description: FMAC clock enable
        bitOffset: 16
        bitWidth: 1
      - name: CORDICEN
        description: CORDIC clock enable
        bitOffset: 17
        bitWidth: 1
      - name: SRAM1EN
        description: SRAM1 block enable
        bitOffset: 29
        bitWidth: 1
      - name: SRAM2EN
        description: SRAM2 block enable
        bitOffset: 30
        bitWidth: 1
  - name: C1_AHB4ENR
    displayName: C1_AHB4ENR
    description: RCC AHB4 Clock Register
    addressOffset: 320
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: GPIOAEN
        description: "0GPIO peripheral clock\n              enable"
        bitOffset: 0
        bitWidth: 1
      - name: GPIOBEN
        description: "0GPIO peripheral clock\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: GPIOCEN
        description: "0GPIO peripheral clock\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: GPIODEN
        description: "0GPIO peripheral clock\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: GPIOEEN
        description: "0GPIO peripheral clock\n              enable"
        bitOffset: 4
        bitWidth: 1
      - name: GPIOFEN
        description: "0GPIO peripheral clock\n              enable"
        bitOffset: 5
        bitWidth: 1
      - name: GPIOGEN
        description: "0GPIO peripheral clock\n              enable"
        bitOffset: 6
        bitWidth: 1
      - name: GPIOHEN
        description: "0GPIO peripheral clock\n              enable"
        bitOffset: 7
        bitWidth: 1
      - name: GPIOJEN
        description: "0GPIO peripheral clock\n              enable"
        bitOffset: 9
        bitWidth: 1
      - name: GPIOKEN
        description: "0GPIO peripheral clock\n              enable"
        bitOffset: 10
        bitWidth: 1
      - name: CRCEN
        description: "CRC peripheral clock\n              enable"
        bitOffset: 19
        bitWidth: 1
      - name: BDMAEN
        description: "BDMA and DMAMUX2 Clock\n              Enable"
        bitOffset: 21
        bitWidth: 1
      - name: ADC3EN
        description: "ADC3 Peripheral Clocks\n              Enable"
        bitOffset: 24
        bitWidth: 1
      - name: HSEMEN
        description: "HSEM peripheral clock\n              enable"
        bitOffset: 25
        bitWidth: 1
      - name: BKPRAMEN
        description: Backup RAM Clock Enable
        bitOffset: 28
        bitWidth: 1
  - name: C1_APB3ENR
    displayName: C1_APB3ENR
    description: RCC APB3 Clock Register
    addressOffset: 324
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LTDCEN
        description: "LTDC peripheral clock\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: WWDG1EN
        description: WWDG1 Clock Enable
        bitOffset: 6
        bitWidth: 1
  - name: C1_APB1LENR
    displayName: C1_APB1LENR
    description: RCC APB1 Clock Register
    addressOffset: 328
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM2EN
        description: "TIM peripheral clock\n              enable"
        bitOffset: 0
        bitWidth: 1
      - name: TIM3EN
        description: "TIM peripheral clock\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: TIM4EN
        description: "TIM peripheral clock\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: TIM5EN
        description: "TIM peripheral clock\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: TIM6EN
        description: "TIM peripheral clock\n              enable"
        bitOffset: 4
        bitWidth: 1
      - name: TIM7EN
        description: "TIM peripheral clock\n              enable"
        bitOffset: 5
        bitWidth: 1
      - name: TIM12EN
        description: "TIM peripheral clock\n              enable"
        bitOffset: 6
        bitWidth: 1
      - name: TIM13EN
        description: "TIM peripheral clock\n              enable"
        bitOffset: 7
        bitWidth: 1
      - name: TIM14EN
        description: "TIM peripheral clock\n              enable"
        bitOffset: 8
        bitWidth: 1
      - name: LPTIM1EN
        description: "LPTIM1 Peripheral Clocks\n              Enable"
        bitOffset: 9
        bitWidth: 1
      - name: SPI2EN
        description: "SPI2 Peripheral Clocks\n              Enable"
        bitOffset: 14
        bitWidth: 1
      - name: SPI3EN
        description: "SPI3 Peripheral Clocks\n              Enable"
        bitOffset: 15
        bitWidth: 1
      - name: SPDIFRXEN
        description: "SPDIFRX Peripheral Clocks\n              Enable"
        bitOffset: 16
        bitWidth: 1
      - name: USART2EN
        description: "USART2 Peripheral Clocks\n              Enable"
        bitOffset: 17
        bitWidth: 1
      - name: USART3EN
        description: "USART3 Peripheral Clocks\n              Enable"
        bitOffset: 18
        bitWidth: 1
      - name: UART4EN
        description: "UART4 Peripheral Clocks\n              Enable"
        bitOffset: 19
        bitWidth: 1
      - name: UART5EN
        description: "UART5 Peripheral Clocks\n              Enable"
        bitOffset: 20
        bitWidth: 1
      - name: I2C1EN
        description: "I2C1 Peripheral Clocks\n              Enable"
        bitOffset: 21
        bitWidth: 1
      - name: I2C2EN
        description: "I2C2 Peripheral Clocks\n              Enable"
        bitOffset: 22
        bitWidth: 1
      - name: I2C3EN
        description: "I2C3 Peripheral Clocks\n              Enable"
        bitOffset: 23
        bitWidth: 1
      - name: I2C5EN
        description: "I2C5 Peripheral Clocks\n              Enable"
        bitOffset: 25
        bitWidth: 1
      - name: CECEN
        description: "HDMI-CEC peripheral clock\n              enable"
        bitOffset: 27
        bitWidth: 1
      - name: DAC12EN
        description: "DAC1 and 2 peripheral clock\n              enable"
        bitOffset: 29
        bitWidth: 1
      - name: UART7EN
        description: "UART7 Peripheral Clocks\n              Enable"
        bitOffset: 30
        bitWidth: 1
      - name: UART8EN
        description: "UART8 Peripheral Clocks\n              Enable"
        bitOffset: 31
        bitWidth: 1
  - name: C1_APB1HENR
    displayName: C1_APB1HENR
    description: RCC APB1 Clock Register
    addressOffset: 332
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CRSEN
        description: "Clock Recovery System peripheral clock\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: SWPMIEN
        description: "SWPMI Peripheral Clocks\n              Enable"
        bitOffset: 2
        bitWidth: 1
      - name: OPAMPEN
        description: "OPAMP peripheral clock\n              enable"
        bitOffset: 4
        bitWidth: 1
      - name: MDIOSEN
        description: "MDIOS peripheral clock\n              enable"
        bitOffset: 5
        bitWidth: 1
      - name: FDCANEN
        description: "FDCAN Peripheral Clocks\n              Enable"
        bitOffset: 8
        bitWidth: 1
      - name: TIM23EN
        description: "TIM23 Peripheral Clocks\n              Enable"
        bitOffset: 24
        bitWidth: 1
      - name: TIM24EN
        description: "TIM24 Peripheral Clocks\n              Enable"
        bitOffset: 25
        bitWidth: 1
  - name: C1_APB2ENR
    displayName: C1_APB2ENR
    description: RCC APB2 Clock Register
    addressOffset: 336
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM1EN
        description: "TIM1 peripheral clock\n              enable"
        bitOffset: 0
        bitWidth: 1
      - name: TIM8EN
        description: "TIM8 peripheral clock\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: USART1EN
        description: "USART1 Peripheral Clocks\n              Enable"
        bitOffset: 4
        bitWidth: 1
      - name: USART6EN
        description: "USART6 Peripheral Clocks\n              Enable"
        bitOffset: 5
        bitWidth: 1
      - name: UART9EN
        description: "UART9 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the UART9 are the kernel clock selected by USART16910SEL and provided to UCKL input, and the rcc_pclk2 bus interface clock."
        bitOffset: 6
        bitWidth: 1
      - name: USART10EN
        description: "USART10 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the USART10 are the kernel clock selected by USART16910SEL and provided to UCKL input, and the rcc_pclk2 bus interface clock."
        bitOffset: 7
        bitWidth: 1
      - name: SPI1EN
        description: "SPI1 Peripheral Clocks\n              Enable"
        bitOffset: 12
        bitWidth: 1
      - name: SPI4EN
        description: "SPI4 Peripheral Clocks\n              Enable"
        bitOffset: 13
        bitWidth: 1
      - name: TIM15EN
        description: "TIM15 peripheral clock enable\nSet and reset by software."
        bitOffset: 16
        bitWidth: 1
      - name: TIM16EN
        description: "TIM16 peripheral clock\n              enable"
        bitOffset: 17
        bitWidth: 1
      - name: TIM17EN
        description: "TIM17 peripheral clock\n              enable"
        bitOffset: 18
        bitWidth: 1
      - name: SPI5EN
        description: "SPI5 Peripheral Clocks\n              Enable"
        bitOffset: 20
        bitWidth: 1
      - name: SAI1EN
        description: "SAI1 Peripheral Clocks\n              Enable"
        bitOffset: 22
        bitWidth: 1
      - name: DFSDM1EN
        description: "DFSDM1 peripheral clocks enable\nSet and reset by software.\nDFSDM1 peripheral clocks are the kernel clocks selected by SAI1SEL and DFSDM1SEL and provided to Aclk and clk inputs respectively,"
        bitOffset: 30
        bitWidth: 1
  - name: C1_APB4ENR
    displayName: C1_APB4ENR
    description: RCC APB4 Clock Register
    addressOffset: 340
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SYSCFGEN
        description: "SYSCFG peripheral clock\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: LPUART1EN
        description: "LPUART1 Peripheral Clocks\n              Enable"
        bitOffset: 3
        bitWidth: 1
      - name: SPI6EN
        description: "SPI6 Peripheral Clocks\n              Enable"
        bitOffset: 5
        bitWidth: 1
      - name: I2C4EN
        description: "I2C4 Peripheral Clocks\n              Enable"
        bitOffset: 7
        bitWidth: 1
      - name: LPTIM2EN
        description: "LPTIM2 Peripheral Clocks\n              Enable"
        bitOffset: 9
        bitWidth: 1
      - name: LPTIM3EN
        description: "LPTIM3 Peripheral Clocks\n              Enable"
        bitOffset: 10
        bitWidth: 1
      - name: LPTIM4EN
        description: "LPTIM4 Peripheral Clocks\n              Enable"
        bitOffset: 11
        bitWidth: 1
      - name: LPTIM5EN
        description: "LPTIM5 Peripheral Clocks\n              Enable"
        bitOffset: 12
        bitWidth: 1
      - name: COMP12EN
        description: "COMP1/2 peripheral clock\n              enable"
        bitOffset: 14
        bitWidth: 1
      - name: VREFEN
        description: "VREF peripheral clock\n              enable"
        bitOffset: 15
        bitWidth: 1
      - name: RTCAPBEN
        description: RTC APB Clock Enable
        bitOffset: 16
        bitWidth: 1
      - name: SAI4EN
        description: "SAI4 Peripheral Clocks\n              Enable"
        bitOffset: 21
        bitWidth: 1
      - name: DTSEN
        description: "Digital temperature sensor peripheral clock enable\nSet and reset by software."
        bitOffset: 26
        bitWidth: 1
  - name: C1_AHB3LPENR
    displayName: C1_AHB3LPENR
    description: RCC AHB3 Sleep Clock Register
    addressOffset: 348
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MDMALPEN
        description: "MDMA Clock Enable During CSleep\n              Mode"
        bitOffset: 0
        bitWidth: 1
      - name: DMA2DLPEN
        description: "DMA2D Clock Enable During CSleep\n              Mode"
        bitOffset: 4
        bitWidth: 1
      - name: FLASHLPEN
        description: Flash interface Clock Enable During CSleep Mode
        bitOffset: 8
        bitWidth: 1
      - name: FMCLPEN
        description: "FMC Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 12
        bitWidth: 1
      - name: OCTO1LPEN
        description: "QUADSPI and QUADSPI Delay Clock Enable\n              During CSleep Mode"
        bitOffset: 14
        bitWidth: 1
      - name: SDMMC1LPEN
        description: "SDMMC1 and SDMMC1 Delay Clock Enable\n              During CSleep Mode"
        bitOffset: 16
        bitWidth: 1
      - name: OCTO2LPEN
        description: "OCTOSPI2 and OCTOSPI2 delay clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 19
        bitWidth: 1
      - name: IOMNGRLPEN
        description: "OCTOSPIM block clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 21
        bitWidth: 1
      - name: OTFD1LPEN
        description: "OTFD1 block clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 22
        bitWidth: 1
      - name: OTFD2LPEN
        description: "OTFD2 block clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 23
        bitWidth: 1
      - name: DTCM1LPEN
        description: "D1DTCM1 Block Clock Enable During CSleep\n              mode"
        bitOffset: 28
        bitWidth: 1
      - name: DTCM2LPEN
        description: "D1 DTCM2 Block Clock Enable During\n              CSleep mode"
        bitOffset: 29
        bitWidth: 1
      - name: ITCMLPEN
        description: "D1ITCM Block Clock Enable During CSleep\n              mode"
        bitOffset: 30
        bitWidth: 1
      - name: AXISRAMLPEN
        description: "AXISRAM Block Clock Enable During CSleep\n              mode"
        bitOffset: 31
        bitWidth: 1
  - name: C1_AHB1LPENR
    displayName: C1_AHB1LPENR
    description: RCC AHB1 Sleep Clock Register
    addressOffset: 352
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DMA1LPEN
        description: "DMA1 Clock Enable During CSleep\n              Mode"
        bitOffset: 0
        bitWidth: 1
      - name: DMA2LPEN
        description: "DMA2 Clock Enable During CSleep\n              Mode"
        bitOffset: 1
        bitWidth: 1
      - name: ADC12LPEN
        description: "ADC1/2 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 5
        bitWidth: 1
      - name: ETH1MACLPEN
        description: "Ethernet MAC bus interface Clock Enable\n              During CSleep Mode"
        bitOffset: 15
        bitWidth: 1
      - name: ETH1TXLPEN
        description: "Ethernet Transmission Clock Enable\n              During CSleep Mode"
        bitOffset: 16
        bitWidth: 1
      - name: ETH1RXLPEN
        description: "Ethernet Reception Clock Enable During\n              CSleep Mode"
        bitOffset: 17
        bitWidth: 1
      - name: USB1OTGHSLPEN
        description: "USB1OTG peripheral clock enable during\n              CSleep mode"
        bitOffset: 25
        bitWidth: 1
      - name: USB1OTGHSULPILPEN
        description: "USB_PHY1 clock enable during CSleep\n              mode"
        bitOffset: 26
        bitWidth: 1
  - name: C1_AHB2LPENR
    displayName: C1_AHB2LPENR
    description: RCC AHB2 Sleep Clock Register
    addressOffset: 356
    size: 32
    access: read-write
    resetValue: 1610809969
    fields:
      - name: DCMI_PSSILPEN
        description: DCMI_PSSILPEN
        bitOffset: 0
        bitWidth: 1
      - name: CRYPTLPEN
        description: "CRYPT peripheral clock enable during\n              CSleep mode"
        bitOffset: 4
        bitWidth: 1
      - name: HASHLPEN
        description: "HASH peripheral clock enable during\n              CSleep mode"
        bitOffset: 5
        bitWidth: 1
      - name: RNGLPEN
        description: "RNG peripheral clock enable during\n              CSleep mode"
        bitOffset: 6
        bitWidth: 1
      - name: SDMMC2LPEN
        description: "SDMMC2 and SDMMC2 Delay Clock Enable\n              During CSleep Mode"
        bitOffset: 9
        bitWidth: 1
      - name: FMACLPEN
        description: "FMAC peripheral clock enable during\n              CSleep mode"
        bitOffset: 16
        bitWidth: 1
      - name: CORDICLPEN
        description: "CORDIC peripheral clock enable during\n              CSleep mode"
        bitOffset: 17
        bitWidth: 1
      - name: SRAM1LPEN
        description: "SRAM1 Clock Enable During CSleep\n              Mode"
        bitOffset: 29
        bitWidth: 1
      - name: SRAM2LPEN
        description: "SRAM2 Clock Enable During CSleep\n              Mode"
        bitOffset: 30
        bitWidth: 1
  - name: C1_AHB4LPENR
    displayName: C1_AHB4LPENR
    description: RCC AHB4 Sleep Clock Register
    addressOffset: 360
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: GPIOALPEN
        description: "GPIO peripheral clock enable during\n              CSleep mode"
        bitOffset: 0
        bitWidth: 1
      - name: GPIOBLPEN
        description: "GPIO peripheral clock enable during\n              CSleep mode"
        bitOffset: 1
        bitWidth: 1
      - name: GPIOCLPEN
        description: "GPIO peripheral clock enable during\n              CSleep mode"
        bitOffset: 2
        bitWidth: 1
      - name: GPIODLPEN
        description: "GPIO peripheral clock enable during\n              CSleep mode"
        bitOffset: 3
        bitWidth: 1
      - name: GPIOELPEN
        description: "GPIO peripheral clock enable during\n              CSleep mode"
        bitOffset: 4
        bitWidth: 1
      - name: GPIOFLPEN
        description: "GPIO peripheral clock enable during\n              CSleep mode"
        bitOffset: 5
        bitWidth: 1
      - name: GPIOGLPEN
        description: "GPIO peripheral clock enable during\n              CSleep mode"
        bitOffset: 6
        bitWidth: 1
      - name: GPIOHLPEN
        description: "GPIO peripheral clock enable during\n              CSleep mode"
        bitOffset: 7
        bitWidth: 1
      - name: GPIOJLPEN
        description: "GPIO peripheral clock enable during\n              CSleep mode"
        bitOffset: 9
        bitWidth: 1
      - name: GPIOKLPEN
        description: "GPIO peripheral clock enable during\n              CSleep mode"
        bitOffset: 10
        bitWidth: 1
      - name: CRCLPEN
        description: "CRC peripheral clock enable during\n              CSleep mode"
        bitOffset: 19
        bitWidth: 1
      - name: BDMALPEN
        description: "BDMA Clock Enable During CSleep\n              Mode"
        bitOffset: 21
        bitWidth: 1
      - name: ADC3LPEN
        description: "ADC3 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 24
        bitWidth: 1
      - name: BKPRAMLPEN
        description: "Backup RAM Clock Enable During CSleep\n              Mode"
        bitOffset: 28
        bitWidth: 1
      - name: SRAM4LPEN
        description: "SRAM4 Clock Enable During CSleep\n              Mode"
        bitOffset: 29
        bitWidth: 1
  - name: C1_APB3LPENR
    displayName: C1_APB3LPENR
    description: RCC APB3 Sleep Clock Register
    addressOffset: 364
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LTDCLPEN
        description: "LTDC peripheral clock enable during\n              CSleep mode"
        bitOffset: 3
        bitWidth: 1
      - name: WWDG1LPEN
        description: "WWDG1 Clock Enable During CSleep\n              Mode"
        bitOffset: 6
        bitWidth: 1
  - name: C1_APB1LLPENR
    displayName: C1_APB1LLPENR
    description: "RCC APB1 Low Sleep Clock\n          Register"
    addressOffset: 368
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM2LPEN
        description: "TIM2 peripheral clock enable during\n              CSleep mode"
        bitOffset: 0
        bitWidth: 1
      - name: TIM3LPEN
        description: "TIM3 peripheral clock enable during\n              CSleep mode"
        bitOffset: 1
        bitWidth: 1
      - name: TIM4LPEN
        description: "TIM4 peripheral clock enable during\n              CSleep mode"
        bitOffset: 2
        bitWidth: 1
      - name: TIM5LPEN
        description: "TIM5 peripheral clock enable during\n              CSleep mode"
        bitOffset: 3
        bitWidth: 1
      - name: TIM6LPEN
        description: "TIM6 peripheral clock enable during\n              CSleep mode"
        bitOffset: 4
        bitWidth: 1
      - name: TIM7LPEN
        description: "TIM7 peripheral clock enable during\n              CSleep mode"
        bitOffset: 5
        bitWidth: 1
      - name: TIM12LPEN
        description: "TIM12 peripheral clock enable during\n              CSleep mode"
        bitOffset: 6
        bitWidth: 1
      - name: TIM13LPEN
        description: "TIM13 peripheral clock enable during\n              CSleep mode"
        bitOffset: 7
        bitWidth: 1
      - name: TIM14LPEN
        description: "TIM14 peripheral clock enable during\n              CSleep mode"
        bitOffset: 8
        bitWidth: 1
      - name: LPTIM1LPEN
        description: "LPTIM1 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 9
        bitWidth: 1
      - name: SPI2LPEN
        description: "SPI2 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 14
        bitWidth: 1
      - name: SPI3LPEN
        description: "SPI3 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 15
        bitWidth: 1
      - name: SPDIFRXLPEN
        description: "SPDIFRX Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 16
        bitWidth: 1
      - name: USART2LPEN
        description: "USART2 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 17
        bitWidth: 1
      - name: USART3LPEN
        description: "USART3 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 18
        bitWidth: 1
      - name: UART4LPEN
        description: "UART4 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 19
        bitWidth: 1
      - name: UART5LPEN
        description: "UART5 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 20
        bitWidth: 1
      - name: I2C1LPEN
        description: "I2C1 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 21
        bitWidth: 1
      - name: I2C2LPEN
        description: "I2C2 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 22
        bitWidth: 1
      - name: I2C3LPEN
        description: "I2C3 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 23
        bitWidth: 1
      - name: I2C5LPEN
        description: "I2C5 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 25
        bitWidth: 1
      - name: CECLPEN
        description: "CEC Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 27
        bitWidth: 1
      - name: DAC12LPEN
        description: "DAC1/2 peripheral clock enable during\n              CSleep mode"
        bitOffset: 29
        bitWidth: 1
      - name: USART7LPEN
        description: "USART7 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 30
        bitWidth: 1
      - name: USART8LPEN
        description: "USART8 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 31
        bitWidth: 1
  - name: C1_APB1HLPENR
    displayName: C1_APB1HLPENR
    description: "RCC APB1 High Sleep Clock\n          Register"
    addressOffset: 372
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CRSLPEN
        description: "Clock Recovery System peripheral clock\n              enable during CSleep mode"
        bitOffset: 1
        bitWidth: 1
      - name: SWPMILPEN
        description: "SWPMI Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 2
        bitWidth: 1
      - name: OPAMPLPEN
        description: "OPAMP peripheral clock enable during\n              CSleep mode"
        bitOffset: 4
        bitWidth: 1
      - name: MDIOSLPEN
        description: "MDIOS peripheral clock enable during\n              CSleep mode"
        bitOffset: 5
        bitWidth: 1
      - name: FDCANLPEN
        description: "FDCAN Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 8
        bitWidth: 1
      - name: TIM23LPEN
        description: "TIM23 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 24
        bitWidth: 1
      - name: TIM24LPEN
        description: "TIM24 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 25
        bitWidth: 1
  - name: C1_APB2LPENR
    displayName: C1_APB2LPENR
    description: RCC APB2 Sleep Clock Register
    addressOffset: 376
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM1LPEN
        description: "TIM1 peripheral clock enable during\n              CSleep mode"
        bitOffset: 0
        bitWidth: 1
      - name: TIM8LPEN
        description: "TIM8 peripheral clock enable during\n              CSleep mode"
        bitOffset: 1
        bitWidth: 1
      - name: USART1LPEN
        description: "USART1 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 4
        bitWidth: 1
      - name: USART6LPEN
        description: "USART6 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 5
        bitWidth: 1
      - name: UART9LPEN
        description: "UART9 peripheral clock enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the UART9 are the kernel clock selected by USART16910SEL and provided to usart_ker_ck input, and the rcc_pclk2 bus interface clock."
        bitOffset: 6
        bitWidth: 1
      - name: USART10LPEN
        description: "USART10 peripheral clock enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the USART10 are the kernel clock selected by USART16910SEL and provided to usart_ker_ck input, and the rcc_pclk2 bus interface clock."
        bitOffset: 7
        bitWidth: 1
      - name: SPI1LPEN
        description: "SPI1 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 12
        bitWidth: 1
      - name: SPI4LPEN
        description: "SPI4 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 13
        bitWidth: 1
      - name: TIM15LPEN
        description: "TIM15 peripheral clock enable during\n              CSleep mode"
        bitOffset: 16
        bitWidth: 1
      - name: TIM16LPEN
        description: "TIM16 peripheral clock enable during\n              CSleep mode"
        bitOffset: 17
        bitWidth: 1
      - name: TIM17LPEN
        description: "TIM17 peripheral clock enable during\n              CSleep mode"
        bitOffset: 18
        bitWidth: 1
      - name: SPI5LPEN
        description: "SPI5 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 20
        bitWidth: 1
      - name: SAI1LPEN
        description: "SAI1 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 22
        bitWidth: 1
      - name: DFSDM1LPEN
        description: "DFSDM1 peripheral clocks enable during CSleep mode\nSet and reset by software.\nDFSDM1 peripheral clocks are the kernel clocks selected by SAI1SEL and DFSDM1SEL and provided to Aclk and clk inputs respectively, and the rcc_pclk2 bus interface clock."
        bitOffset: 30
        bitWidth: 1
  - name: C1_APB4LPENR
    displayName: C1_APB4LPENR
    description: RCC APB4 Sleep Clock Register
    addressOffset: 380
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SYSCFGLPEN
        description: "SYSCFG peripheral clock enable during\n              CSleep mode"
        bitOffset: 1
        bitWidth: 1
      - name: LPUART1LPEN
        description: "LPUART1 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 3
        bitWidth: 1
      - name: SPI6LPEN
        description: "SPI6 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 5
        bitWidth: 1
      - name: I2C4LPEN
        description: "I2C4 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 7
        bitWidth: 1
      - name: LPTIM2LPEN
        description: "LPTIM2 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 9
        bitWidth: 1
      - name: LPTIM3LPEN
        description: "LPTIM3 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 10
        bitWidth: 1
      - name: LPTIM4LPEN
        description: "LPTIM4 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 11
        bitWidth: 1
      - name: LPTIM5LPEN
        description: "LPTIM5 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 12
        bitWidth: 1
      - name: COMP12LPEN
        description: "COMP1/2 peripheral clock enable during\n              CSleep mode"
        bitOffset: 14
        bitWidth: 1
      - name: VREFLPEN
        description: "VREF peripheral clock enable during\n              CSleep mode"
        bitOffset: 15
        bitWidth: 1
      - name: RTCAPBLPEN
        description: "RTC APB Clock Enable During CSleep\n              Mode"
        bitOffset: 16
        bitWidth: 1
      - name: SAI4LPEN
        description: "SAI4 Peripheral Clocks Enable During\n              CSleep Mode"
        bitOffset: 21
        bitWidth: 1
      - name: DTSLPEN
        description: Digital temperature sensor peripheral clock enable during CSleep mode
        bitOffset: 26
        bitWidth: 1
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
interrupts:
  - name: INTR
    description: RCC global interrupt
