Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,10
design__inferred_latch__count,0
design__instance__count,12680
design__instance__area,103990
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,105
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,69
design__max_cap_violation__count__corner:nom_tt_025C_1v80,51
power__internal__total,0.3991730511188507
power__switching__total,0.7989059686660767
power__leakage__total,1.1099408681047862E-7
power__total,1.1980791091918945
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.30747857907880133
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.30519623803137913
timing__hold__ws__corner:nom_tt_025C_1v80,0.3755280637188098
timing__setup__ws__corner:nom_tt_025C_1v80,56.659897932753566
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.375528
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,98.068550
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1390
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,69
design__max_cap_violation__count__corner:nom_ss_100C_1v60,54
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.3397986155296447
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.3376174713137791
timing__hold__ws__corner:nom_ss_100C_1v60,0.933738335302684
timing__setup__ws__corner:nom_ss_100C_1v60,31.85358911244217
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.933738
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,96.565506
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,69
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,51
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2920867241858429
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2897490940302307
timing__hold__ws__corner:nom_ff_n40C_1v95,0.16866347684779698
timing__setup__ws__corner:nom_ff_n40C_1v95,66.06079426023562
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.168663
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,98.648430
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1731
design__max_fanout_violation__count,69
design__max_cap_violation__count,79
clock__skew__worst_hold,-0.2866914287116339
clock__skew__worst_setup,0.28495681620890134
timing__hold__ws,0.15725388103449253
timing__setup__ws,31.26463798568234
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.157254
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,96.461365
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 682.64 511.36
design__core__bbox,2.76 2.72 679.88 508.64
design__io,45
design__die__area,349075
design__core__area,342569
design__instance__count__stdcell,12680
design__instance__area__stdcell,103990
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.303559
design__instance__utilization__stdcell,0.303559
design__instance__count__class:inverter,145
design__instance__count__class:sequential_cell,252
design__instance__count__class:multi_input_combinational_cell,6262
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,24994
design__instance__count__class:tap_cell,4888
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,696820
design__violations,0
design__instance__count__class:timing_repair_buffer,587
design__instance__count__class:clock_buffer,55
design__instance__count__class:clock_inverter,45
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,176
antenna__violating__nets,68
antenna__violating__pins,80
route__antenna_violation__count,68
antenna_diodes_count,446
design__instance__count__class:antenna_cell,446
route__net,9868
route__net__special,2
route__drc_errors__iter:1,8087
route__wirelength__iter:1,819462
route__drc_errors__iter:2,3430
route__wirelength__iter:2,816753
route__drc_errors__iter:3,3366
route__wirelength__iter:3,815704
route__drc_errors__iter:4,527
route__wirelength__iter:4,816452
route__drc_errors__iter:5,49
route__wirelength__iter:5,816350
route__drc_errors__iter:6,8
route__wirelength__iter:6,816383
route__drc_errors__iter:7,0
route__wirelength__iter:7,816369
route__drc_errors,0
route__wirelength,816369
route__vias,70025
route__vias__singlecut,70025
route__vias__multicut,0
design__disconnected_pin__count,10
design__critical_disconnected_pin__count,0
route__wirelength__max,1384.37
timing__unannotated_net__count__corner:nom_tt_025C_1v80,89
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,89
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,89
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,34
design__max_fanout_violation__count__corner:min_tt_025C_1v80,69
design__max_cap_violation__count__corner:min_tt_025C_1v80,30
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.29945427540792646
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2978176400898881
timing__hold__ws__corner:min_tt_025C_1v80,0.36088855147976634
timing__setup__ws__corner:min_tt_025C_1v80,57.02980293873822
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.360889
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,98.135666
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,89
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,941
design__max_fanout_violation__count__corner:min_ss_100C_1v60,69
design__max_cap_violation__count__corner:min_ss_100C_1v60,31
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.32956613371149013
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.32806144840366025
timing__hold__ws__corner:min_ss_100C_1v60,0.8927289160592544
timing__setup__ws__corner:min_ss_100C_1v60,32.497493615939874
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.892729
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,96.678711
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,89
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,69
design__max_cap_violation__count__corner:min_ff_n40C_1v95,30
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2866914287116339
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.28495681620890134
timing__hold__ws__corner:min_ff_n40C_1v95,0.15725388103449253
timing__setup__ws__corner:min_ff_n40C_1v95,66.30917869140006
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.157254
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,98.690681
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,89
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,219
design__max_fanout_violation__count__corner:max_tt_025C_1v80,69
design__max_cap_violation__count__corner:max_tt_025C_1v80,76
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.32366418794566437
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.3182485753895301
timing__hold__ws__corner:max_tt_025C_1v80,0.3917932755787898
timing__setup__ws__corner:max_tt_025C_1v80,56.319871249652635
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.391793
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,98.008331
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,89
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1731
design__max_fanout_violation__count__corner:max_ss_100C_1v60,69
design__max_cap_violation__count__corner:max_ss_100C_1v60,79
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3599730337921922
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.35400292033072656
timing__hold__ws__corner:max_ss_100C_1v60,0.9691577814590308
timing__setup__ws__corner:max_ss_100C_1v60,31.26463798568234
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.969158
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,96.461365
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,89
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,10
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,69
design__max_cap_violation__count__corner:max_ff_n40C_1v95,76
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3044990179521958
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3003757605444267
timing__hold__ws__corner:max_ff_n40C_1v95,0.17849466854235152
timing__setup__ws__corner:max_ff_n40C_1v95,65.82267006646572
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.178495
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,98.610954
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,89
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,89
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.55408
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79898
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.245916
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.160925
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00111434
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.160925
design_powergrid__voltage__worst,0.160925
design_powergrid__voltage__worst__net:VPWR,1.55408
design_powergrid__drop__worst,0.245916
design_powergrid__drop__worst__net:VPWR,0.245916
design_powergrid__voltage__worst__net:VGND,0.160925
design_powergrid__drop__worst__net:VGND,0.160925
ir__voltage__worst,1.5500000000000000444089209850062616169452667236328125
ir__drop__avg,0.001020000000000000073274719625260331667959690093994140625
ir__drop__worst,0.245999999999999996447286321199499070644378662109375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
