<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width,initial-scale=1"><title>ROM乘法器 | 月见樽'blog</title><meta name="keywords" content="Verilog,数字信号处理"><meta name="author" content="月见樽"><meta name="copyright" content="月见樽"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta http-equiv="Cache-Control" content="no-transform"><meta http-equiv="Cache-Control" content="no-siteapp"><meta name="description" content="基本算法ROM乘法器的算法比较简单，即使用一个ROM保存乘法的结果，在需要运算的时候直接到相应的地址去查表即可。例如计算两个4位二进制数的乘法a*b，那么需要一个八位输入八位输出的ROM存储计算结果即可，其地址与存储数据的关系为：地址&amp;#123;a,b&amp;#125;（位拼接）存储a*b（例如地址为8&#39;b00010010存储的结果就是0001*0001&#x3D;8&#39;b00000010）这种情况">
<meta property="og:type" content="article">
<meta property="og:title" content="ROM乘法器">
<meta property="og:url" content="http://www.yuejianzun.xyz/2017/09/06/ROM%E4%B9%98%E6%B3%95%E5%99%A8/index.html">
<meta property="og:site_name" content="月见樽&#39;blog">
<meta property="og:description" content="基本算法ROM乘法器的算法比较简单，即使用一个ROM保存乘法的结果，在需要运算的时候直接到相应的地址去查表即可。例如计算两个4位二进制数的乘法a*b，那么需要一个八位输入八位输出的ROM存储计算结果即可，其地址与存储数据的关系为：地址&amp;#123;a,b&amp;#125;（位拼接）存储a*b（例如地址为8&#39;b00010010存储的结果就是0001*0001&#x3D;8&#39;b00000010）这种情况">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://www.yuejianzun.xyz/img/1.PNG">
<meta property="article:published_time" content="2017-09-06T04:35:50.000Z">
<meta property="article:modified_time" content="2020-11-27T16:47:57.126Z">
<meta property="article:author" content="月见樽">
<meta property="article:tag" content="Verilog">
<meta property="article:tag" content="数字信号处理">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://www.yuejianzun.xyz/img/1.PNG"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://www.yuejianzun.xyz/2017/09/06/ROM%E4%B9%98%E6%B3%95%E5%99%A8/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.css"><script>var GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"search.xml","languages":{"hits_empty":"找不到您查询的内容：${query}"}},
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  ClickShowText: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  justifiedGallery: {
    js: 'https://cdn.jsdelivr.net/npm/justifiedGallery/dist/js/jquery.justifiedGallery.min.js',
    css: 'https://cdn.jsdelivr.net/npm/justifiedGallery/dist/css/justifiedGallery.min.css'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isanchor: false
};

var saveToLocal = {
  set: function setWithExpiry(key, value, ttl) {
    const now = new Date()
    const expiryDay = ttl * 86400000
    const item = {
      value: value,
      expiry: now.getTime() + expiryDay,
    }
    localStorage.setItem(key, JSON.stringify(item))
  },

  get: function getWithExpiry(key) {
    const itemStr = localStorage.getItem(key)

    if (!itemStr) {
      return undefined
    }
    const item = JSON.parse(itemStr)
    const now = new Date()

    if (now.getTime() > item.expiry) {
      localStorage.removeItem(key)
      return undefined
    }
    return item.value
  }
}</script><script id="config_change">var GLOBAL_CONFIG_SITE = { 
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2020-11-28 00:47:57'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(function () {  window.activateDarkMode = function () {
    document.documentElement.setAttribute('data-theme', 'dark')
    if (document.querySelector('meta[name="theme-color"]') !== null) {
      document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
    }
  }
  window.activateLightMode = function () {
    document.documentElement.setAttribute('data-theme', 'light')
   if (document.querySelector('meta[name="theme-color"]') !== null) {
      document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
    }
  }
  const autoChangeMode = 'false'
  const t = saveToLocal.get('theme')
  if (autoChangeMode === '1') {
    const isDarkMode = window.matchMedia('(prefers-color-scheme: dark)').matches
    const isLightMode = window.matchMedia('(prefers-color-scheme: light)').matches
    const isNotSpecified = window.matchMedia('(prefers-color-scheme: no-preference)').matches
    const hasNoSupport = !isDarkMode && !isLightMode && !isNotSpecified
    if (t === undefined) {
      if (isLightMode) activateLightMode()
      else if (isDarkMode) activateDarkMode()
      else if (isNotSpecified || hasNoSupport) {
        const now = new Date()
        const hour = now.getHours()
        const isNight = hour <= 6 || hour >= 18
        isNight ? activateDarkMode() : activateLightMode()
      }
      window.matchMedia('(prefers-color-scheme: dark)').addListener(function (e) {
        if (saveToLocal.get('theme') === undefined) {
          e.matches ? activateDarkMode() : activateLightMode()
        }
      })
    } else if (t === 'light') activateLightMode()
    else activateDarkMode()
  } else if (autoChangeMode === '2') {
    const now = new Date()
    const hour = now.getHours()
    const isNight = hour <= 6 || hour >= 18
    if (t === undefined) isNight ? activateDarkMode() : activateLightMode()
    else if (t === 'light') activateLightMode()
    else activateDarkMode()
  } else {
    if (t === 'dark') activateDarkMode()
    else if (t === 'light') activateLightMode()
  }const asideStatus = saveToLocal.get('aside-status')
if (asideStatus !== undefined) {
   if (asideStatus === 'hide') {
     document.documentElement.classList.add('hide-aside')
   } else {
     document.documentElement.classList.remove('hide-aside')
   }
}})()</script><meta name="generator" content="Hexo 5.2.0"></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="author-avatar"><img class="avatar-img" src="/img/had.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data"><div class="data-item is-center"><div class="data-item-link"><a href="/archives/"><div class="headline">文章</div><div class="length-num">103</div></a></div></div><div class="data-item is-center"><div class="data-item-link"><a href="/tags/"><div class="headline">标签</div><div class="length-num">17</div></a></div></div><div class="data-item is-center"><div class="data-item-link"><a href="/categories/"><div class="headline">分类</div><div class="length-num">9</div></a></div></div></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div></div></div></div><div id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(/img/1.PNG)"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">月见樽'blog</a></span><span id="menus"><div id="search_button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div></div><span class="close" id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></span></span></nav><div id="post-info"><h1 class="post-title">ROM乘法器</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2017-09-06T04:35:50.000Z" title="发表于 2017-09-06 12:35:50">2017-09-06</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2020-11-27T16:47:57.126Z" title="更新于 2020-11-28 00:47:57">2020-11-28</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/Verilog%E5%B7%A9%E5%9B%BA%E6%89%8B%E8%AE%B0/">Verilog巩固手记</a></span></div><div class="meta-secondline"> <span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">1.7k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>8分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="基本算法"><a href="#基本算法" class="headerlink" title="基本算法"></a>基本算法</h1><p>ROM乘法器的算法比较简单，即使用一个ROM保存乘法的结果，在需要运算的时候直接到相应的地址去查表即可。例如计算两个4位二进制数的乘法<code>a*b</code>，那么需要一个八位输入八位输出的ROM存储计算结果即可，其地址与存储数据的关系为：地址<code>&#123;a,b&#125;</code>（位拼接）存储a*b（例如地址为<code>8&#39;b00010010</code>存储的结果就是<code>0001*0001=8&#39;b00000010</code>）<br>这种情况下使用的ROM比较大，所以在时序要求不严格的时候可以用时钟换面积，例如对于8位<em>8位的ROM乘法器，我们将其拆成乘数1高4位，低4位和乘数2高4位低4位两两相乘。高四位和高四位相乘后结果向左位移4位，高四位和低四位相乘结果往左移2位，低四位和低四位相乘结果不变累加（就是手算乘法常用的套路）可得在四个（最少）时钟周期后得到结果，使用的ROM可由16\</em>16降到4*4</p>
<h1 id="单个ROM乘法器"><a href="#单个ROM乘法器" class="headerlink" title="单个ROM乘法器"></a>单个ROM乘法器</h1><h2 id="Python生成器"><a href="#Python生成器" class="headerlink" title="Python生成器"></a>Python生成器</h2><p>单个ROM在Verilog中可以使用case语句模拟，手写这种重复化很高的case语句无疑是一种效率很低的方法，本次使用Python语句生成<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br></pre></td><td class="code"><pre><span class="line">class ROMGenerator(object):</span><br><span class="line">    &quot;&quot;&quot;docstring for ROMGenerator&quot;&quot;&quot;</span><br><span class="line"></span><br><span class="line">    def __init__(self, Width):</span><br><span class="line">        super(ROMGenerator, self).__init__()</span><br><span class="line">        self.Width &#x3D; Width</span><br><span class="line"></span><br><span class="line">    def GeneratorROM(self, FileName):</span><br><span class="line">        RomContent &#x3D; [&quot;&quot;&quot;</span><br><span class="line">module ROM_%s (</span><br><span class="line">    input [%s:0]addr,</span><br><span class="line">    output reg [%s:0]dout</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">always @(*) begin</span><br><span class="line">    case(addr)\</span><br><span class="line">&quot;&quot;&quot; % (self.Width, self.Width * 2 - 1, self.Width * 2 - 1)]</span><br><span class="line">        for i in range(2 ** self.Width):</span><br><span class="line">            for j in range(2 ** self.Width):</span><br><span class="line">                RomContent.append(</span><br><span class="line">                    &quot;\t\t%s\&#39;d%s:dout &#x3D; %s\&#39;d%s;&quot; %</span><br><span class="line">                    (2 * self.Width, i * (2 ** self.Width) + j,</span><br><span class="line">                        2 * self.Width, i * j))</span><br><span class="line">        RomContent.append(&quot;&quot;&quot;\t\tdefault:dout &#x3D; \&#39;b0;</span><br><span class="line">    endcase</span><br><span class="line">end</span><br><span class="line">endmodule</span><br><span class="line">&quot;&quot;&quot;)</span><br><span class="line">        with open(&quot;.&#x2F;%s.v&quot; % FileName, &quot;w&quot;) as filepoint:</span><br><span class="line">            filepoint.write(&quot;\n&quot;.join(RomContent))</span><br><span class="line">        return &quot;\n&quot;.join(RomContent)</span><br><span class="line"></span><br><span class="line">if __name__ &#x3D;&#x3D; &#39;__main__&#39;:</span><br><span class="line">    test &#x3D; ROMGenerator(4)</span><br><span class="line">    print(test.GeneratorROM(&quot;ROM_4&quot;))</span><br></pre></td></tr></table></figure><br>代码很简单，除了开头和结尾以外，就是对于批量化生成需要的<code>\t\t%s\&#39;d%s:dout = %s\&#39;d%s;</code></p>
<h2 id="测试平台"><a href="#测试平台" class="headerlink" title="测试平台"></a>测试平台</h2><p>测试时使用SystemVerilog编写的测试平台，使用<code>*</code>运算符和自己的模块的输出相比较<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br></pre></td><td class="code"><pre><span class="line">module mult_tb (</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">parameter WIDTH &#x3D; 4;</span><br><span class="line"></span><br><span class="line">logic clk,rst_n;</span><br><span class="line">logic [WIDTH - 1:0]multiplier1;</span><br><span class="line">logic [WIDTH - 1:0]multiplier2;</span><br><span class="line"></span><br><span class="line">logic [2 * WIDTH - 1:0]product;</span><br><span class="line"></span><br><span class="line">ROM_4 dut(</span><br><span class="line">    .addr(&#123;multiplier1,multiplier2&#125;),</span><br><span class="line">    .dout(product)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">initial begin</span><br><span class="line">	clk &#x3D; 1&#39;b0;</span><br><span class="line">	forever begin</span><br><span class="line">		#50 clk &#x3D; ~clk;</span><br><span class="line">	end</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">initial begin</span><br><span class="line">	rst_n &#x3D; 1&#39;b1;</span><br><span class="line">	#5 rst_n &#x3D; 1&#39;b0;</span><br><span class="line">	#10 rst_n &#x3D; 1&#39;b1;</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">initial begin</span><br><span class="line">	&#123;multiplier1,multiplier2&#125; &#x3D; &#39;b0;</span><br><span class="line">	repeat(100) begin</span><br><span class="line">		@(negedge clk);</span><br><span class="line">		multiplier1 &#x3D; (WIDTH)&#39;($urandom_range(0,2 ** WIDTH));</span><br><span class="line">		multiplier2 &#x3D; (WIDTH)&#39;($urandom_range(0,2 ** WIDTH));</span><br><span class="line">	end</span><br><span class="line">	$stop();</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">logic [2 * WIDTH - 1:0]exp;</span><br><span class="line">initial begin</span><br><span class="line">	exp &#x3D; &#39;b0;</span><br><span class="line">	forever begin</span><br><span class="line">		@(posedge clk);</span><br><span class="line">		exp &#x3D; multiplier1 * multiplier2;</span><br><span class="line">		if(exp &#x3D;&#x3D; product) begin</span><br><span class="line">			$display(&quot;successful&quot;);</span><br><span class="line">		end else begin</span><br><span class="line">			$display(&quot;fail&quot;);</span><br><span class="line">		end</span><br><span class="line">	end</span><br><span class="line">end</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure></p>
<h1 id="分时复用ROM乘法器"><a href="#分时复用ROM乘法器" class="headerlink" title="分时复用ROM乘法器"></a>分时复用ROM乘法器</h1><h2 id="RTL代码"><a href="#RTL代码" class="headerlink" title="RTL代码"></a>RTL代码</h2><h3 id="核心部分"><a href="#核心部分" class="headerlink" title="核心部分"></a>核心部分</h3><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br></pre></td><td class="code"><pre><span class="line">module serial_multrom_mult_core #(</span><br><span class="line">	parameter HALF_WIDTH &#x3D; 4</span><br><span class="line">)(</span><br><span class="line">	input clk,    &#x2F;&#x2F; Clock</span><br><span class="line">	input rst_n,  &#x2F;&#x2F; Asynchronous reset active low</span><br><span class="line"></span><br><span class="line">	input [2 * HALF_WIDTH - 1:0]mult1,mult2,</span><br><span class="line"></span><br><span class="line">	input start,</span><br><span class="line">	input [2 * HALF_WIDTH - 1:0]rom_dout,</span><br><span class="line">	output reg [2 * HALF_WIDTH - 1:0]rom_address,</span><br><span class="line">	output reg [4 * HALF_WIDTH - 1:0]dout</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">parameter INIT &#x3D; 1&#39;b0,</span><br><span class="line">	      WORK &#x3D; 1&#39;b1;</span><br><span class="line">reg mode;</span><br><span class="line">reg [1:0]counte_4_decay2;</span><br><span class="line">always @ (posedge clk or negedge rst_n) begin</span><br><span class="line">	if(~rst_n) begin</span><br><span class="line">		mode &lt;&#x3D; 1&#39;b0;</span><br><span class="line">	end else begin</span><br><span class="line">		case (mode)</span><br><span class="line">			INIT:begin</span><br><span class="line">				if(start &#x3D;&#x3D; 1&#39;b1) begin</span><br><span class="line">					mode &lt;&#x3D; WORK;</span><br><span class="line">				end else begin</span><br><span class="line">					mode &lt;&#x3D; INIT;</span><br><span class="line">				end</span><br><span class="line">			end</span><br><span class="line">			WORK:begin</span><br><span class="line">				if(counte_4_decay2 &#x3D;&#x3D; 2&#39;d3) begin</span><br><span class="line">					mode &lt;&#x3D; INIT;</span><br><span class="line">				end else begin</span><br><span class="line">					mode &lt;&#x3D; WORK;</span><br><span class="line">				end</span><br><span class="line">			end</span><br><span class="line">			default:mode &lt;&#x3D; INIT;</span><br><span class="line">		endcase</span><br><span class="line">	end</span><br><span class="line">end</span><br></pre></td></tr></table></figure>
<p>到这里是一个状态机的状态部分，开始信号有效时状态变为<code>WORK</code>，运算结束状态变为<code>INIT</code>。<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br></pre></td><td class="code"><pre><span class="line">reg [1:0]counte_4;</span><br><span class="line">always @(posedge clk or negedge rst_n) begin : proc_counte_4</span><br><span class="line">	if(~rst_n) begin</span><br><span class="line">		counte_4 &lt;&#x3D; &#39;b0;</span><br><span class="line">	end else if(mode &#x3D;&#x3D; WORK)begin</span><br><span class="line">		counte_4 &lt;&#x3D; counte_4 + 1&#39;b1;</span><br><span class="line">	end else begin</span><br><span class="line">		counte_4 &lt;&#x3D; &#39;b0;</span><br><span class="line">	end</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">reg [2 * HALF_WIDTH - 1:0]mult1_lock,mult2_lock;</span><br><span class="line">always @(posedge clk or negedge rst_n) begin</span><br><span class="line">	if(~rst_n) begin</span><br><span class="line">		&#123;mult1_lock,mult2_lock&#125; &lt;&#x3D; &#39;b0;</span><br><span class="line">	end else if(start &#x3D;&#x3D; 1&#39;b1)begin</span><br><span class="line">		&#123;mult1_lock,mult2_lock&#125; &lt;&#x3D; &#123;mult1,mult2&#125;;</span><br><span class="line">	end else begin</span><br><span class="line">		&#123;mult1_lock,mult2_lock&#125; &lt;&#x3D; &#123;mult1_lock,mult2_lock&#125;;</span><br><span class="line">	end</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">reg [1:0]counte_4_decay;</span><br><span class="line">always @ (posedge clk or negedge rst_n) begin</span><br><span class="line">	if(~rst_n) begin</span><br><span class="line">		&#123;rom_address,counte_4_decay&#125; &lt;&#x3D; &#39;b0;</span><br><span class="line">	end else if(start &#x3D;&#x3D; 1&#39;b1) begin</span><br><span class="line">		&#123;rom_address,counte_4_decay&#125; &lt;&#x3D; &#39;b0;</span><br><span class="line">	end else begin</span><br><span class="line">		case (counte_4)</span><br><span class="line">			2&#39;d0:rom_address &lt;&#x3D; &#123;mult1_lock[HALF_WIDTH - 1:0],mult2_lock[HALF_WIDTH - 1:0]&#125;;</span><br><span class="line">			2&#39;d1:rom_address &lt;&#x3D; &#123;mult1_lock[2 * HALF_WIDTH - 1:HALF_WIDTH],mult2_lock[HALF_WIDTH - 1:0]&#125;;</span><br><span class="line">			2&#39;d2:rom_address &lt;&#x3D; &#123;mult1_lock[HALF_WIDTH - 1:0],mult2_lock[2 * HALF_WIDTH - 1:HALF_WIDTH]&#125;;</span><br><span class="line">			2&#39;d3:rom_address &lt;&#x3D; &#123;mult1_lock[2 * HALF_WIDTH - 1:HALF_WIDTH],mult2_lock[2 * HALF_WIDTH - 1:HALF_WIDTH]&#125;;</span><br><span class="line">			default:rom_address &lt;&#x3D; &#39;b0;</span><br><span class="line">		endcase</span><br><span class="line">		counte_4_decay &lt;&#x3D; counte_4;</span><br><span class="line">	end</span><br><span class="line">end</span><br></pre></td></tr></table></figure><br>以上是输入控制部分，将乘数1高四位低四位，乘数2高四位低四位位拼接后送入ROM，获取乘积<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br></pre></td><td class="code"><pre><span class="line">wire [4 * HALF_WIDTH - 1:0]rom_dout_ex &#x3D; &#39;&#123;rom_dout&#125;;</span><br><span class="line">reg [4 * HALF_WIDTH - 1:0]rom_dout_lock;</span><br><span class="line"></span><br><span class="line">always @ (posedge clk or negedge rst_n) begin</span><br><span class="line">	if(~rst_n) begin</span><br><span class="line">		&#123;rom_dout_lock,counte_4_decay2&#125; &lt;&#x3D; &#39;b0;</span><br><span class="line">	end else if(start &#x3D;&#x3D; 1&#39;b1) begin</span><br><span class="line">		&#123;rom_dout_lock,counte_4_decay2&#125; &lt;&#x3D; &#39;b0;</span><br><span class="line">	end else begin</span><br><span class="line">		case (counte_4_decay)</span><br><span class="line">			2&#39;d0:rom_dout_lock &lt;&#x3D; rom_dout_ex;</span><br><span class="line">			2&#39;d1:rom_dout_lock &lt;&#x3D; rom_dout_ex &lt;&lt; HALF_WIDTH;</span><br><span class="line">			2&#39;d2:rom_dout_lock &lt;&#x3D; rom_dout_ex &lt;&lt; HALF_WIDTH;</span><br><span class="line">			2&#39;d3:rom_dout_lock &lt;&#x3D; rom_dout_ex &lt;&lt; (2 * HALF_WIDTH);</span><br><span class="line">			default:rom_dout_lock &lt;&#x3D; &#39;b0;</span><br><span class="line">		endcase</span><br><span class="line">		counte_4_decay2 &lt;&#x3D; counte_4_decay;</span><br><span class="line">	end</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">always @ (posedge clk or negedge rst_n) begin</span><br><span class="line">	if(~rst_n) begin</span><br><span class="line">		dout &lt;&#x3D; &#39;b0;</span><br><span class="line">	end else if(mode &#x3D;&#x3D; WORK) begin</span><br><span class="line">		dout &lt;&#x3D; dout + rom_dout_lock;</span><br><span class="line">	end else if(start &#x3D;&#x3D; 1&#39;b1) begin</span><br><span class="line">		dout &lt;&#x3D; &#39;b0;</span><br><span class="line">	end else begin</span><br><span class="line">		dout &lt;&#x3D; dout;</span><br><span class="line">	end</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure><br>从ROM获取数据后按乘数组成位移相应位数后累加</p>
<h3 id="顶层部分"><a href="#顶层部分" class="headerlink" title="顶层部分"></a>顶层部分</h3><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br></pre></td><td class="code"><pre><span class="line">module serial_multrom_mult_top #(</span><br><span class="line">	parameter HALF_WIDTH &#x3D; 2</span><br><span class="line">)(</span><br><span class="line">	input clk,    &#x2F;&#x2F; Clock</span><br><span class="line">	input rst_n,  &#x2F;&#x2F; Asynchronous reset active low</span><br><span class="line"></span><br><span class="line">	input start,</span><br><span class="line">	input [2 * HALF_WIDTH - 1:0]mult1,mult2,</span><br><span class="line">	output [4 * HALF_WIDTH - 1:0]dout</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">wire [2 * HALF_WIDTH - 1:0]rom_dout;</span><br><span class="line">wire [2 * HALF_WIDTH - 1:0]rom_address;</span><br><span class="line">serial_multrom_mult_core #(</span><br><span class="line">	.HALF_WIDTH(HALF_WIDTH)</span><br><span class="line">) u_serial_multrom_mult_core (</span><br><span class="line">	.clk(clk),    &#x2F;&#x2F; Clock</span><br><span class="line">	.rst_n(rst_n),  &#x2F;&#x2F; Asynchronous reset active low</span><br><span class="line"></span><br><span class="line">	.mult1(mult1),</span><br><span class="line">	.mult2(mult2),</span><br><span class="line"></span><br><span class="line">	.start(start),</span><br><span class="line">	.rom_dout(rom_dout),</span><br><span class="line">	.rom_address(rom_address),</span><br><span class="line">	.dout(dout)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">ROM_4 u_ROM_4(</span><br><span class="line">    .addr(rom_address),</span><br><span class="line">    .dout(rom_dout)</span><br><span class="line">);</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h2 id="Testbench"><a href="#Testbench" class="headerlink" title="Testbench"></a>Testbench</h2><p>testbench由单个ROM的Testbench加入时钟和开始信号等改进而来<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br></pre></td><td class="code"><pre><span class="line">&#96;timescale 1ns&#x2F;1ps</span><br><span class="line">module mult_tb (</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">parameter HALF_WIDTH &#x3D; 4;</span><br><span class="line">parameter WIDTH &#x3D; HALF_WIDTH * 2;</span><br><span class="line"></span><br><span class="line">logic clk,rst_n;</span><br><span class="line">logic start;</span><br><span class="line">logic [WIDTH - 1:0]multiplier1;</span><br><span class="line">logic [WIDTH - 1:0]multiplier2;</span><br><span class="line"></span><br><span class="line">logic [2 * WIDTH - 1:0]product;</span><br><span class="line"></span><br><span class="line">serial_multrom_mult_top #(</span><br><span class="line">	.HALF_WIDTH(HALF_WIDTH)</span><br><span class="line">) dut (</span><br><span class="line">	.clk(clk),    &#x2F;&#x2F; Clock</span><br><span class="line">	.rst_n(rst_n),  &#x2F;&#x2F; Asynchronous reset active low</span><br><span class="line"></span><br><span class="line">	.start(start),</span><br><span class="line">	.mult1(multiplier1),</span><br><span class="line">	.mult2(multiplier2),</span><br><span class="line">	.dout(product)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">initial begin</span><br><span class="line">	clk &#x3D; 1&#39;b0;</span><br><span class="line">	forever begin</span><br><span class="line">		#50 clk &#x3D; ~clk;</span><br><span class="line">	end</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">initial begin</span><br><span class="line">	rst_n &#x3D; 1&#39;b1;</span><br><span class="line">	#5 rst_n &#x3D; 1&#39;b0;</span><br><span class="line">	#10 rst_n &#x3D; 1&#39;b1;</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">logic [2 * WIDTH - 1:0]exp;</span><br><span class="line">initial begin</span><br><span class="line">	&#123;multiplier1,multiplier2&#125; &#x3D; &#39;b0;</span><br><span class="line">	repeat(100) begin</span><br><span class="line">		@(negedge clk);</span><br><span class="line">		start &#x3D; 1&#39;b1;</span><br><span class="line">		multiplier1 &#x3D; (WIDTH)&#39;($urandom_range(0,2 ** WIDTH));</span><br><span class="line">		multiplier2 &#x3D; (WIDTH)&#39;($urandom_range(0,2 ** WIDTH));</span><br><span class="line">		exp &#x3D; multiplier1 * multiplier2;</span><br><span class="line">		repeat(12) begin</span><br><span class="line">			@(negedge clk);</span><br><span class="line">			start &#x3D; &#39;b0;</span><br><span class="line">		end</span><br><span class="line">		if(product &#x3D;&#x3D; exp) begin</span><br><span class="line">			$display(&quot;successful&quot;);</span><br><span class="line">		end else begin</span><br><span class="line">			$display(&quot;fail&quot;);</span><br><span class="line">		end</span><br><span class="line">	end</span><br><span class="line">	$stop();</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure><br>需要注意的是，使用modelsim仿真的时候出现错误代码<code>211</code>，这是关闭波形优化功能即可正常仿真</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="mailto:undefined">月见樽</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://www.yuejianzun.xyz/2017/09/06/ROM%E4%B9%98%E6%B3%95%E5%99%A8/">http://www.yuejianzun.xyz/2017/09/06/ROM%E4%B9%98%E6%B3%95%E5%99%A8/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://www.yuejianzun.xyz" target="_blank">月见樽'blog</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/Verilog/">Verilog</a><a class="post-meta__tags" href="/tags/%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86/">数字信号处理</a></div><div class="post_share"><div class="social-share" data-image="/img/1.PNG" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/social-share.js/dist/css/share.min.css"><script src="https://cdn.jsdelivr.net/npm/social-share.js/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2017/09/06/PyTorch60%E5%88%86%E9%92%9F%E6%95%99%E7%A8%8B%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/"><img class="prev-cover" src="/img/1.PNG" onerror="onerror=null;src='/img/404.jpg'"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">Pytorch60分钟教程学习笔记</div></div></a></div><div class="next-post pull-right"><a href="/2017/09/06/%E5%85%A8%E5%B9%B6%E8%A1%8C%E6%B5%81%E6%B0%B4%E7%BA%BF%E7%A7%BB%E4%BD%8D%E7%9B%B8%E5%8A%A0%E4%B9%98%E6%B3%95%E5%99%A8/"><img class="next-cover" src="/img/1.PNG" onerror="onerror=null;src='/img/404.jpg'"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">全并行流水移位相加乘法器</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span> 相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2018/08/18/P2P接口串行FIR设计/" title="P2P接口串行FIR设计"><img class="cover" src="/img/1.PNG" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2018-08-18</div><div class="title">P2P接口串行FIR设计</div></div></a></div><div><a href="/2018/11/14/booth乘法器/" title="booth乘法器"><img class="cover" src="/img/1.PNG" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2018-11-14</div><div class="title">booth乘法器</div></div></a></div><div><a href="/2017/09/13/不恢复余数除法器/" title="不恢复余数除法器"><img class="cover" src="/img/1.PNG" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2017-09-13</div><div class="title">不恢复余数除法器</div></div></a></div><div><a href="/2017/09/06/全并行流水线移位相加乘法器/" title="全并行流水移位相加乘法器"><img class="cover" src="/img/1.PNG" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2017-09-06</div><div class="title">全并行流水移位相加乘法器</div></div></a></div><div><a href="/2017/09/06/分时复用的移位相加乘法器/" title="分时复用的移位相加乘法器"><img class="cover" src="/img/1.PNG" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2017-09-06</div><div class="title">分时复用的移位相加乘法器</div></div></a></div><div><a href="/2019/07/09/基2FFT原理/" title="基2FFT原理"><img class="cover" src="/img/1.PNG" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2019-07-09</div><div class="title">基2FFT原理</div></div></a></div></div></div></div><div class="aside_content" id="aside_content"><div class="card-widget card-info"><div class="card-content"><div class="card-info-avatar is-center"><img class="avatar-img" src="/img/had.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/><div class="author-info__name">月见樽</div><div class="author-info__description">日隐月现，潜龙在渊</div></div><div class="card-info-data"><div class="card-info-data-item is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">103</div></a></div><div class="card-info-data-item is-center"><a href="/tags/"><div class="headline">标签</div><div class="length-num">17</div></a></div><div class="card-info-data-item is-center"><a href="/categories/"><div class="headline">分类</div><div class="length-num">9</div></a></div></div><a class="button--animated" id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/qiankun214"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/qiankun214" target="_blank" title="Github"><i class="fab fa-github"></i></a><a class="social-icon" href="/qiankun96214@outlook.com" target="_blank" title="Email"><i class="fas fa-envelope"></i></a></div></div></div><div class="card-widget card-announcement"><div class="card-content"><div class="item-headline"><i class="fas fa-bullhorn card-announcement-animation"></i><span>公告</span></div><div class="announcement_content">This is my Blog</div></div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="card-content"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%9F%BA%E6%9C%AC%E7%AE%97%E6%B3%95"><span class="toc-number">1.</span> <span class="toc-text">基本算法</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%8D%95%E4%B8%AAROM%E4%B9%98%E6%B3%95%E5%99%A8"><span class="toc-number">2.</span> <span class="toc-text">单个ROM乘法器</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Python%E7%94%9F%E6%88%90%E5%99%A8"><span class="toc-number">2.1.</span> <span class="toc-text">Python生成器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%B5%8B%E8%AF%95%E5%B9%B3%E5%8F%B0"><span class="toc-number">2.2.</span> <span class="toc-text">测试平台</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%88%86%E6%97%B6%E5%A4%8D%E7%94%A8ROM%E4%B9%98%E6%B3%95%E5%99%A8"><span class="toc-number">3.</span> <span class="toc-text">分时复用ROM乘法器</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#RTL%E4%BB%A3%E7%A0%81"><span class="toc-number">3.1.</span> <span class="toc-text">RTL代码</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%A0%B8%E5%BF%83%E9%83%A8%E5%88%86"><span class="toc-number">3.1.1.</span> <span class="toc-text">核心部分</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%A1%B6%E5%B1%82%E9%83%A8%E5%88%86"><span class="toc-number">3.1.2.</span> <span class="toc-text">顶层部分</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Testbench"><span class="toc-number">3.2.</span> <span class="toc-text">Testbench</span></a></li></ol></li></ol></div></div></div><div class="card-widget card-recent-post"><div class="card-content"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2020/11/09/%E7%BD%91%E7%BB%9C%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B02%E2%80%94%E2%80%94%E7%89%A9%E7%90%86%E5%B1%82%E5%9F%BA%E7%A1%80%EF%BC%88%E4%BF%A1%E5%8F%B7%E4%B8%8E%E7%B3%BB%E7%BB%9F%EF%BC%89/" title="网络学习笔记2——信号与系统">网络学习笔记2——信号与系统</a><time datetime="2020-11-09T15:51:13.000Z" title="发表于 2020-11-09 23:51:13">2020-11-09</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2020/11/06/%E7%BD%91%E7%BB%9C%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B01%E2%80%94%E2%80%94%E5%8D%8F%E8%AE%AE%E5%88%86%E5%B1%82/" title="网络学习笔记1——协议分层">网络学习笔记1——协议分层</a><time datetime="2020-11-06T15:51:13.000Z" title="发表于 2020-11-06 23:51:13">2020-11-06</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2020/09/29/%E9%AB%98%E7%BA%A7%E7%BB%BC%E5%90%88%E5%B7%A5%E5%85%B7StratusHLS%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0(4)/" title="高级综合工具StratusHLS学习笔记(4)">高级综合工具StratusHLS学习笔记(4)</a><time datetime="2020-09-29T15:51:13.000Z" title="发表于 2020-09-29 23:51:13">2020-09-29</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2020/07/29/%E9%AB%98%E7%BA%A7%E7%BB%BC%E5%90%88%E5%B7%A5%E5%85%B7StratusHLS%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0(3)/" title="高级综合工具StratusHLS学习笔记(3)">高级综合工具StratusHLS学习笔记(3)</a><time datetime="2020-07-29T15:51:13.000Z" title="发表于 2020-07-29 23:51:13">2020-07-29</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2020/07/19/%E9%AB%98%E7%BA%A7%E7%BB%BC%E5%90%88%E5%B7%A5%E5%85%B7StratusHLS%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0(2)/" title="高级综合工具StratusHLS学习笔记(2)">高级综合工具StratusHLS学习笔记(2)</a><time datetime="2020-07-19T15:51:13.000Z" title="发表于 2020-07-19 23:51:13">2020-07-19</time></div></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 By 月见樽</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><div class="search-dialog__title" id="local-search-title">本地搜索</div><div id="local-input-panel"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div></div><hr/><div id="local-search-results"><div id="local-hits"></div><div id="local-stats"><div class="local-search-stats__hr" id="hr"><span>由</span> <a target="_blank" rel="noopener" href="https://github.com/wzpan/hexo-generator-search" style="color:#49B1F5;">hexo-generator-search</a>
 <span>提供支持</span></div></div></div><span class="search-close-button"><i class="fas fa-times"></i></span></div><div id="search-mask"></div></div><div><script src="https://cdn.jsdelivr.net/npm/jquery@latest/dist/jquery.min.js"></script><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.js"></script><script src="/js/search/local-search.js"></script><div class="js-pjax"><script>if (!window.MathJax) {
  window.MathJax = {
    loader: {
      source: {
        '[tex]/amsCd': '[tex]/amscd'
      }
    },
    tex: {
      inlineMath: [ ['$','$'], ["\\(","\\)"]],
      tags: 'ams'
    },
    options: {
      renderActions: {
        findScript: [10, doc => {
          for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
            const display = !!node.type.match(/; *mode=display/)
            const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
            const text = document.createTextNode('')
            node.parentNode.replaceChild(text, node)
            math.start = {node: text, delim: '', n: 0}
            math.end = {node: text, delim: '', n: 0}
            doc.math.push(math)
          }
        }, ''],
        addClass: [200,() => {
          document.querySelectorAll('mjx-container:not([display=\'true\']').forEach( node => {
            const target = node.parentNode
            if (!target.classList.contains('has-jax')) {
              target.classList.add('mathjax-overflow')
            }
          })
        }, '', false]
      }
    }
  }
  
  const script = document.createElement('script')
  script.src = 'https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js'
  script.id = 'MathJax-script'
  script.async = true
  document.head.appendChild(script)
} else {
  MathJax.startup.document.state(0)
  MathJax.texReset()
  MathJax.typeset()
}</script><script async src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></div></body></html>