`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2021/06/12 09:53:13
// Design Name: 
// Module Name: control_route
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module control_route(
    input logic [5:0] op,
    input logic [5:0] func,

    output logic memtoreg,
    output logic memwrite,
    output logic branch,
    output logic [2:0] alucontrol,
    output logic alusrc,
    output logic regdest,
    output logic regwrite
);

    

endmodule
