<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 731</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:14px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:14px;font-family:Times;color:#000000;}
	.ft06{font-size:16px;font-family:Times;color:#0860a8;}
	.ft07{font-size:18px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft011{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft012{font-size:11px;line-height:17px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page731-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce731.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3B&#160;18-95</p>
<p style="position:absolute;top:47px;left:672px;white-space:nowrap" class="ft01">PERFORMANCE MONITORING</p>
<p style="position:absolute;top:99px;left:69px;white-space:nowrap" class="ft02">18.15.5.8&#160;&#160;&#160;Generating&#160;an&#160;Interrupt on&#160;Overflow</p>
<p style="position:absolute;top:127px;left:69px;white-space:nowrap" class="ft09">Any&#160;performance&#160;counter&#160;can&#160;be configured to&#160;generate a&#160;performance&#160;monitor interrupt (PMI) if the counter over-<br/>flows. The&#160;PMI&#160;interrupt&#160;service routine&#160;can then&#160;collect&#160;information&#160;about the&#160;state of&#160;the processor or&#160;program&#160;<br/>when overflow occurred.&#160;This information&#160;can&#160;then be used with&#160;a tool&#160;like&#160;the Intel</p>
<p style="position:absolute;top:158px;left:632px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:157px;left:641px;white-space:nowrap" class="ft05">&#160;</p>
<p style="position:absolute;top:160px;left:646px;white-space:nowrap" class="ft03">VTune™ Performance&#160;</p>
<p style="position:absolute;top:177px;left:69px;white-space:nowrap" class="ft09">Analyzer&#160;to analyze and&#160;tune program&#160;performance.<br/>To&#160;enable an&#160;interrupt on&#160;counter&#160;overflow, the&#160;OVR_PMI&#160;flag&#160;in the&#160;counter’s associated&#160;CCCR&#160;MSR must be set.&#160;<br/>When overflow&#160;occurs, a&#160;PMI&#160;is generated through&#160;the local&#160;APIC.&#160;(Here,&#160;the&#160;performance&#160;counter entry in&#160;the local&#160;<br/>vector table [LVT] is&#160;set up&#160;to deliver the&#160;interrupt generated by&#160;the PMI to&#160;the processor.)<br/>The PMI service routine can&#160;use the OVF flag to determine&#160;which counter&#160;overflowed when multiple counters have&#160;<br/>been&#160;configured to&#160;generate PMIs. Also, note&#160;that these&#160;processors mask PMIs&#160;upon receiving&#160;an interrupt. Clear&#160;<br/>this&#160;condition before leaving&#160;the interrupt&#160;handler.<br/>When generating interrupts&#160;on&#160;overflow, the&#160;performance&#160;counter being used should&#160;be&#160;preset&#160;to value&#160;that will&#160;<br/>cause&#160;an overflow after&#160;a specified&#160;number of events&#160;are&#160;counted&#160;plus 1.&#160;The simplest way to&#160;select&#160;the preset&#160;<br/>value is&#160;to write a&#160;negative number&#160;into the&#160;counter,&#160;as&#160;described&#160;<a href="o_fe12b1e2a880e0ce-729.html">in Section 18.15.5.6,&#160;“Cascading&#160;Counters.”&#160;<br/></a>Here, however,&#160;if an interrupt is to be generated after 100 event counts,&#160;the counter should&#160;be preset to minus&#160;100&#160;<br/>plus 1&#160;(-100&#160;+ 1), or&#160;-99. The&#160;counter will then overflow&#160;after it counts 99&#160;events&#160;and generate&#160;an interrupt&#160;on&#160;the&#160;<br/>next (100th) event counted.&#160;The difference of 1&#160;for this&#160;count enables&#160;the interrupt&#160;to be generated immediately&#160;<br/>after&#160;the&#160;selected&#160;event count has been reached, instead of&#160;waiting for&#160;the overflow&#160;to be&#160;propagation&#160;through the&#160;<br/>counter.<br/>Because of&#160;latency in the&#160;microarchitecture between the&#160;generation of events&#160;and the&#160;generation of interrupts&#160;on&#160;<br/>overflow,&#160;it is&#160;sometimes&#160;difficult&#160;to generate&#160;an interrupt&#160;close&#160;to an&#160;event&#160;that caused it. In&#160;these situations, the&#160;<br/>FORCE_OVF&#160;flag&#160;in&#160;the&#160;CCCR&#160;can&#160;be&#160;used&#160;to&#160;improve&#160;reporting. Setting this flag causes the counter to overflow on&#160;<br/>every&#160;counter increment, which&#160;in turn triggers an&#160;interrupt after&#160;every&#160;counter&#160;increment.</p>
<p style="position:absolute;top:548px;left:69px;white-space:nowrap" class="ft02">18.15.5.9&#160;&#160;&#160;Counter&#160;Usage Guideline</p>
<p style="position:absolute;top:577px;left:69px;white-space:nowrap" class="ft09">There&#160;are&#160;some&#160;instances&#160;where&#160;the&#160;user&#160;must take&#160;care&#160;to&#160;configure&#160;counting logic&#160;properly, so&#160;that it&#160;is not&#160;<br/>powered&#160;down.&#160;To&#160;use&#160;any ESCR,&#160;even when&#160;it&#160;is being used&#160;just for tagging, (any)&#160;one of the&#160;counters that the&#160;<br/>particular ESCR (or&#160;its paired&#160;ESCR)&#160;can be connected to&#160;should&#160;be&#160;enabled.&#160;If this is&#160;not done, 0&#160;counts may&#160;<br/>result. Likewise, to&#160;use any&#160;counter, there must be some&#160;event selected in&#160;a corresponding&#160;ESCR&#160;(other&#160;than&#160;<br/>no_event,&#160;which generally has&#160;a select value&#160;of&#160;0).&#160;</p>
<p style="position:absolute;top:693px;left:69px;white-space:nowrap" class="ft06">18.15.6 At-Retirement&#160;</p>
<p style="position:absolute;top:693px;left:269px;white-space:nowrap" class="ft06">Counting</p>
<p style="position:absolute;top:724px;left:69px;white-space:nowrap" class="ft09">At-retirement counting provides a&#160;means counting&#160;only&#160;events&#160;that represent&#160;work committed&#160;to architectural&#160;<br/>state and&#160;ignoring&#160;work that was&#160;performed speculatively&#160;and later discarded.<br/>One example of this&#160;speculative activity&#160;is branch&#160;prediction.&#160;When a&#160;branch misprediction occurs, the&#160;results&#160;of&#160;<br/>instructions that&#160;were decoded and&#160;executed down the&#160;mispredicted&#160;path are canceled.&#160;If a&#160;performance counter&#160;<br/>was set up&#160;to&#160;count all&#160;executed instructions, the count would&#160;include instructions whose results were canceled&#160;as&#160;<br/>well as&#160;those&#160;whose results&#160;committed&#160;to architectural&#160;state.<br/>To&#160;provide&#160;finer granularity in event counting in these situations, the performance monitoring facilities provided in&#160;<br/>the Pentium 4&#160;and&#160;Intel Xeon processors provide&#160;a&#160;mechanism&#160;for&#160;tagging events and&#160;then counting only those&#160;<br/>tagged&#160;events&#160;that represent&#160;committed results. This&#160;mechanism is&#160;called&#160;“at-retirement counting.”&#160;<br/>Ta<a href="o_fe12b1e2a880e0ce-947.html">bles 19-29 throug</a><a href="o_fe12b1e2a880e0ce-952.html">h&#160;19-33&#160;list pre</a>defined&#160;at-retirement events and event metrics&#160;that can be used&#160;to for tagging&#160;<br/>events&#160;when using&#160;at retirement&#160;counting. The following&#160;terminology&#160;is&#160;used in describing at-retirement&#160;counting:</p>
<p style="position:absolute;top:933px;left:69px;white-space:nowrap" class="ft07">•</p>
<p style="position:absolute;top:934px;left:95px;white-space:nowrap" class="ft012"><b>Bogus,&#160;non-bogus,&#160;retire —&#160;</b>In at-retirement event&#160;descriptions, the&#160;term&#160;“bogus”&#160;refers to&#160;instructions&#160;or&#160;<br/>μops that must be canceled&#160;because&#160;they are on a path taken&#160;from a mispredicted branch. The&#160;terms “retired”&#160;</p>
<p style="position:absolute;top:967px;left:94px;white-space:nowrap" class="ft03">and “non-bogus”<b>&#160;</b>refer to instructions&#160;or&#160;μops along the&#160;path that&#160;results in&#160;committed architectural state&#160;</p>
<p style="position:absolute;top:983px;left:94px;white-space:nowrap" class="ft03">changes as&#160;required by&#160;the program being executed. Thus&#160;instructions&#160;and&#160;μops&#160;are either bogus&#160;or non-</p>
<p style="position:absolute;top:1000px;left:95px;white-space:nowrap" class="ft09">bogus, but&#160;not both. Several of the Pentium 4 and&#160;Intel Xeon processors’ performance&#160;monitoring events (such&#160;<br/>as, Instruction_Retired and&#160;Uops_Ret<a href="o_fe12b1e2a880e0ce-947.html">ired in Table 19-29) can count instructions or&#160;</a>μops&#160;that&#160;are retired based&#160;</p>
<p style="position:absolute;top:1033px;left:95px;white-space:nowrap" class="ft03">on the&#160;characterization of bogus” versus non-bogus.</p>
</div>
</body>
</html>
