Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Nov 16 10:55:13 2025
| Host         : JoeyBoy-MagicBook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file led_flash_timing_summary_routed.rpt -pb led_flash_timing_summary_routed.pb -rpx led_flash_timing_summary_routed.rpx -warn_on_violation
| Design       : led_flash
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (74)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (74)
-------------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   82          inf        0.000                      0                   82           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.450ns  (logic 3.745ns (68.710%)  route 1.705ns (31.290%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE                         0.000     0.000 r  led_reg[2]/C
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  led_reg[2]/Q
                         net (fo=1, routed)           1.705     2.053    led_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         3.397     5.450 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.450    led[2]
    R18                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.308ns  (logic 3.782ns (71.243%)  route 1.527ns (28.757%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE                         0.000     0.000 r  led_reg[6]/C
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  led_reg[6]/Q
                         net (fo=1, routed)           1.527     1.875    led_OBUF[6]
    R20                  OBUF (Prop_obuf_I_O)         3.434     5.308 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.308    led[6]
    R20                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.240ns  (logic 3.649ns (69.634%)  route 1.591ns (30.366%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE                         0.000     0.000 r  led_reg[3]/C
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  led_reg[3]/Q
                         net (fo=1, routed)           1.591     1.970    led_OBUF[3]
    T18                  OBUF (Prop_obuf_I_O)         3.270     5.240 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.240    led[3]
    T18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.234ns  (logic 3.752ns (71.674%)  route 1.483ns (28.326%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y64        FDCE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X113Y64        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  led_reg[1]/Q
                         net (fo=1, routed)           1.483     1.831    led_OBUF[1]
    P22                  OBUF (Prop_obuf_I_O)         3.404     5.234 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.234    led[1]
    P22                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.179ns  (logic 3.645ns (70.368%)  route 1.535ns (29.632%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y64        FDCE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X113Y64        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  led_reg[0]/Q
                         net (fo=1, routed)           1.535     1.914    led_OBUF[0]
    N22                  OBUF (Prop_obuf_I_O)         3.266     5.179 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.179    led[0]
    N22                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.152ns  (logic 3.772ns (73.221%)  route 1.380ns (26.779%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y64        FDCE                         0.000     0.000 r  led_reg[7]/C
    SLICE_X113Y64        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  led_reg[7]/Q
                         net (fo=1, routed)           1.380     1.728    led_OBUF[7]
    R21                  OBUF (Prop_obuf_I_O)         3.424     5.152 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.152    led[7]
    R21                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.036ns  (logic 3.659ns (72.654%)  route 1.377ns (27.346%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE                         0.000     0.000 r  led_reg[4]/C
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  led_reg[4]/Q
                         net (fo=1, routed)           1.377     1.756    led_OBUF[4]
    P20                  OBUF (Prop_obuf_I_O)         3.280     5.036 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.036    led[4]
    P20                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.008ns  (logic 3.645ns (72.779%)  route 1.363ns (27.221%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y64        FDCE                         0.000     0.000 r  led_reg[5]/C
    SLICE_X113Y64        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  led_reg[5]/Q
                         net (fo=1, routed)           1.363     1.742    led_OBUF[5]
    P21                  OBUF (Prop_obuf_I_O)         3.266     5.008 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.008    led[5]
    P21                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.231ns  (logic 1.740ns (41.126%)  route 2.491ns (58.874%))
  Logic Levels:           11  (CARRY4=7 FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDCE                         0.000     0.000 r  counter_reg[24]/C
    SLICE_X112Y66        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  counter_reg[24]/Q
                         net (fo=2, routed)           0.777     1.210    counter_reg[24]
    SLICE_X113Y64        LUT4 (Prop_lut4_I3_O)        0.105     1.315 r  LED_ctrl[2]_i_7/O
                         net (fo=1, routed)           0.836     2.151    LED_ctrl[2]_i_7_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I3_O)        0.105     2.256 r  LED_ctrl[2]_i_3/O
                         net (fo=18, routed)          0.878     3.134    LED_ctrl[2]_i_3_n_0
    SLICE_X112Y60        LUT2 (Prop_lut2_I1_O)        0.105     3.239 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     3.239    counter[0]_i_2_n_0
    SLICE_X112Y60        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     3.553 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.553    counter_reg[0]_i_1_n_0
    SLICE_X112Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.653 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.653    counter_reg[4]_i_1_n_0
    SLICE_X112Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.753 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.753    counter_reg[8]_i_1_n_0
    SLICE_X112Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.853 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.853    counter_reg[12]_i_1_n_0
    SLICE_X112Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.953 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.953    counter_reg[16]_i_1_n_0
    SLICE_X112Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.053 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.053    counter_reg[20]_i_1_n_0
    SLICE_X112Y66        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     4.231 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.231    counter_reg[24]_i_1_n_7
    SLICE_X112Y66        FDCE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.215ns  (logic 1.724ns (40.902%)  route 2.491ns (59.098%))
  Logic Levels:           10  (CARRY4=6 FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDCE                         0.000     0.000 r  counter_reg[24]/C
    SLICE_X112Y66        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  counter_reg[24]/Q
                         net (fo=2, routed)           0.777     1.210    counter_reg[24]
    SLICE_X113Y64        LUT4 (Prop_lut4_I3_O)        0.105     1.315 r  LED_ctrl[2]_i_7/O
                         net (fo=1, routed)           0.836     2.151    LED_ctrl[2]_i_7_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I3_O)        0.105     2.256 r  LED_ctrl[2]_i_3/O
                         net (fo=18, routed)          0.878     3.134    LED_ctrl[2]_i_3_n_0
    SLICE_X112Y60        LUT2 (Prop_lut2_I1_O)        0.105     3.239 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     3.239    counter[0]_i_2_n_0
    SLICE_X112Y60        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     3.553 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.553    counter_reg[0]_i_1_n_0
    SLICE_X112Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.653 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.653    counter_reg[4]_i_1_n_0
    SLICE_X112Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.753 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.753    counter_reg[8]_i_1_n_0
    SLICE_X112Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.853 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.853    counter_reg[12]_i_1_n_0
    SLICE_X112Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.953 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.953    counter_reg[16]_i_1_n_0
    SLICE_X112Y65        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.215 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.215    counter_reg[20]_i_1_n_4
    SLICE_X112Y65        FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_ctrl_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.226ns (62.639%)  route 0.135ns (37.361%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE                         0.000     0.000 r  LED_ctrl_reg[2]/C
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  LED_ctrl_reg[2]/Q
                         net (fo=10, routed)          0.135     0.263    LED_ctrl[2]
    SLICE_X113Y63        LUT3 (Prop_lut3_I0_O)        0.098     0.361 r  led[3]_i_1/O
                         net (fo=1, routed)           0.000     0.361    led[3]_i_1_n_0
    SLICE_X113Y63        FDCE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_ctrl_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.226ns (62.639%)  route 0.135ns (37.361%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE                         0.000     0.000 r  LED_ctrl_reg[2]/C
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  LED_ctrl_reg[2]/Q
                         net (fo=10, routed)          0.135     0.263    LED_ctrl[2]
    SLICE_X113Y63        LUT3 (Prop_lut3_I0_O)        0.098     0.361 r  led[4]_i_1/O
                         net (fo=1, routed)           0.000     0.361    p_0_in[4]
    SLICE_X113Y63        FDCE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_ctrl_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            order_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.230ns (63.049%)  route 0.135ns (36.951%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE                         0.000     0.000 r  LED_ctrl_reg[2]/C
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  LED_ctrl_reg[2]/Q
                         net (fo=10, routed)          0.135     0.263    LED_ctrl[2]
    SLICE_X113Y63        LUT4 (Prop_lut4_I0_O)        0.102     0.365 r  order_i_1/O
                         net (fo=1, routed)           0.000     0.365    order_i_1_n_0
    SLICE_X113Y63        FDCE                                         r  order_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_ctrl_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.232ns (63.250%)  route 0.135ns (36.750%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE                         0.000     0.000 r  LED_ctrl_reg[2]/C
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  LED_ctrl_reg[2]/Q
                         net (fo=10, routed)          0.135     0.263    LED_ctrl[2]
    SLICE_X113Y63        LUT3 (Prop_lut3_I2_O)        0.104     0.367 r  led[6]_i_1/O
                         net (fo=1, routed)           0.000     0.367    led[6]_i_1_n_0
    SLICE_X113Y63        FDCE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.183ns (49.186%)  route 0.189ns (50.814%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE                         0.000     0.000 r  LED_ctrl_reg[0]/C
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  LED_ctrl_reg[0]/Q
                         net (fo=12, routed)          0.189     0.330    LED_ctrl[0]
    SLICE_X113Y63        LUT3 (Prop_lut3_I2_O)        0.042     0.372 r  led[2]_i_1/O
                         net (fo=1, routed)           0.000     0.372    led[2]_i_1_n_0
    SLICE_X113Y63        FDCE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_ctrl_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.592%)  route 0.189ns (50.408%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE                         0.000     0.000 r  LED_ctrl_reg[0]/C
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  LED_ctrl_reg[0]/Q
                         net (fo=12, routed)          0.189     0.330    LED_ctrl[0]
    SLICE_X113Y63        LUT2 (Prop_lut2_I1_O)        0.045     0.375 r  LED_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     0.375    LED_ctrl[0]_i_1_n_0
    SLICE_X113Y63        FDCE                                         r  LED_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_ctrl_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.184ns (49.059%)  route 0.191ns (50.941%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE                         0.000     0.000 r  LED_ctrl_reg[0]/C
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  LED_ctrl_reg[0]/Q
                         net (fo=12, routed)          0.191     0.332    LED_ctrl[0]
    SLICE_X113Y63        LUT5 (Prop_lut5_I1_O)        0.043     0.375 r  LED_ctrl[2]_i_1/O
                         net (fo=1, routed)           0.000     0.375    LED_ctrl[2]_i_1_n_0
    SLICE_X113Y63        FDCE                                         r  LED_ctrl_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 order_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_ctrl_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.226ns (60.161%)  route 0.150ns (39.839%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE                         0.000     0.000 r  order_reg/C
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  order_reg/Q
                         net (fo=3, routed)           0.150     0.278    order_reg_n_0
    SLICE_X113Y63        LUT4 (Prop_lut4_I0_O)        0.098     0.376 r  LED_ctrl[1]_i_1/O
                         net (fo=1, routed)           0.000     0.376    LED_ctrl[1]_i_1_n_0
    SLICE_X113Y63        FDCE                                         r  LED_ctrl_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDCE                         0.000     0.000 r  counter_reg[18]/C
    SLICE_X112Y64        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.124     0.288    counter_reg[18]
    SLICE_X112Y64        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.398 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.398    counter_reg[16]_i_1_n_5
    SLICE_X112Y64        FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDCE                         0.000     0.000 r  counter_reg[14]/C
    SLICE_X112Y63        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_reg[14]/Q
                         net (fo=2, routed)           0.124     0.288    counter_reg[14]
    SLICE_X112Y63        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.398 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.398    counter_reg[12]_i_1_n_5
    SLICE_X112Y63        FDCE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------





