#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Feb  6 14:24:06 2019
# Process ID: 18602
# Current directory: /home/cgoins/gfe/added_ip/iobuf
# Command line: vivado
# Log file: /home/cgoins/gfe/added_ip/iobuf/vivado.log
# Journal file: /home/cgoins/gfe/added_ip/iobuf/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cgoins/gfe/chisel_processors/P1/xilinx_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cgoins/gfe/jtag'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cgoins/gfe/added_ip/iobuf/iobuf.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_mkP1_Core_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_mkP1_Core_0_0/design_1_mkP1_Core_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mkP1_Core_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_mkP1_Core_0_0/design_1_mkP1_Core_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mkP1_Core_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_mkP1_Core_0_0/design_1_mkP1_Core_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mkP1_Core_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_mkP1_Core_0_0/design_1_mkP1_Core_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mkP1_Core_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_mkP1_Core_0_0/design_1_mkP1_Core_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xilinx_jtag_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xilinx_jtag_0_0/design_1_xilinx_jtag_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xilinx_jtag_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xilinx_jtag_0_0/design_1_xilinx_jtag_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xilinx_jtag_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xilinx_jtag_0_0/design_1_xilinx_jtag_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xilinx_jtag_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xilinx_jtag_0_0/design_1_xilinx_jtag_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xilinx_jtag_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xilinx_jtag_0_0/design_1_xilinx_jtag_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_bram_ctrl_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_bram_ctrl_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_bram_ctrl_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_bram_ctrl_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_bram_ctrl_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_clock_converter_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_clock_converter_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_clock_converter_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_clock_converter_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_clock_converter_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_uart16550_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_uart16550_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_uart16550_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_uart16550_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_uart16550_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_blk_mem_gen_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_blk_mem_gen_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_blk_mem_gen_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_blk_mem_gen_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_blk_mem_gen_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ddr4_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ddr4_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ddr4_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ddr4_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ddr4_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconstant_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconstant_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconstant_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconstant_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconstant_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconstant_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconstant_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconstant_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconstant_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconstant_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xbar_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xbar_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xbar_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xbar_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xbar_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_iic_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_iic_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_iic_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_iic_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_iic_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iobuf_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_iobuf_0_0/design_1_iobuf_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iobuf_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_iobuf_0_0/design_1_iobuf_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iobuf_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_iobuf_0_0/design_1_iobuf_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iobuf_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_iobuf_0_0/design_1_iobuf_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iobuf_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_iobuf_0_0/design_1_iobuf_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iobuf_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_iobuf_1_0/design_1_iobuf_1_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iobuf_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_iobuf_1_0/design_1_iobuf_1_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iobuf_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_iobuf_1_0/design_1_iobuf_1_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iobuf_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_iobuf_1_0/design_1_iobuf_1_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iobuf_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_iobuf_1_0/design_1_iobuf_1_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_m03_regslice_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_m03_regslice_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_m03_regslice_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_m03_regslice_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_m03_regslice_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_2' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_2' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_2' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_2' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_2' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_rs_1' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_1/design_1_auto_rs_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_rs_1' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_1/design_1_auto_rs_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_rs_1' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_1/design_1_auto_rs_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_rs_1' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_1/design_1_auto_rs_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_rs_1' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_1/design_1_auto_rs_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_rs_w_2' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_2/design_1_auto_rs_w_2.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_rs_w_2' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_2/design_1_auto_rs_w_2_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_rs_w_2' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_2/design_1_auto_rs_w_2_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_rs_w_2' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_2/design_1_auto_rs_w_2_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_rs_w_2' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_2/design_1_auto_rs_w_2_sim_netlist.vhdl'. Please regenerate to continue.
INFO: [Common 17-14] Message 'IP_Flow 19-3664' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 6293.355 ; gain = 258.238 ; free physical = 38134 ; free virtual = 62583
open_bd_design {/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- bluespec:user:mkP1_Core:1.0 - mkP1_Core_0
Adding cell -- bluespec:user:xilinx_jtag:1.0 - xilinx_jtag_0
Adding cell -- user.org:user:iobuf:1.0 - iobuf_0
Adding cell -- user.org:user:iobuf:1.0 - iobuf_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /iic_scl(clk) and /iobuf_0/IO(undef)
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - axi_clock_converter_0
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:ddr4:2.2 - ddr4_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
WARNING: [BD 41-1731] Type mismatch between connected pins: /mkP1_Core_0/cpu_external_interrupt_req(undef) and /gfe_subsystem/interrupt(intr)
Successfully read diagram <design_1> from BD file </home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6350.672 ; gain = 22.117 ; free physical = 37813 ; free virtual = 62262
set_property CONFIG.FREQ_HZ 400000 [get_bd_ports iic_scl]
delete_bd_objs [get_bd_nets Net] [get_bd_ports iic_scl]
create_bd_port -dir IO iic_scl
connect_bd_net [get_bd_ports iic_scl] [get_bd_pins iobuf_0/IO]
delete_bd_objs [get_bd_nets Net1] [get_bd_ports iic_sda]
create_bd_port -dir IO iic_sda
connect_bd_net [get_bd_ports iic_sda] [get_bd_pins iobuf_1/IO]
save_bd_design
Wrote  : </home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
move_bd_cells [get_bd_cells gfe_subsystem] [get_bd_cells axi_quad_spi_0]
save_bd_design
Wrote  : </home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
set_property -dict [list CONFIG.C_TYPE_OF_AXI4_INTERFACE {1}] [get_bd_cells gfe_subsystem/axi_quad_spi_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property -dict [list CONFIG.NUM_MI {5}] [get_bd_cells gfe_subsystem/axi_interconnect_0]
delete_bd_objs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 6430.238 ; gain = 2.531 ; free physical = 39217 ; free virtual = 63682
endgroup
connect_bd_intf_net [get_bd_intf_pins gfe_subsystem/axi_quad_spi_0/AXI_FULL] -boundary_type upper [get_bd_intf_pins gfe_subsystem/axi_interconnect_0/M04_AXI]
save_bd_design
Wrote  : </home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_net [get_bd_pins gfe_subsystem/axi_interconnect_0/M04_ACLK] [get_bd_pins gfe_subsystem/ddr4_0/addn_ui_clkout1]
connect_bd_net [get_bd_pins gfe_subsystem/axi_interconnect_0/M04_ARESETN] [get_bd_pins gfe_subsystem/proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins gfe_subsystem/axi_quad_spi_0/s_axi4_aclk] [get_bd_pins gfe_subsystem/ddr4_0/addn_ui_clkout1]
connect_bd_net [get_bd_pins gfe_subsystem/axi_quad_spi_0/s_axi4_aresetn] [get_bd_pins gfe_subsystem/proc_sys_reset_0/peripheral_aresetn]
save_bd_design
Wrote  : </home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
regenerate_bd_layout
move_bd_cells [get_bd_cells gfe_subsystem] [get_bd_cells iobuf_0]
move_bd_cells [get_bd_cells gfe_subsystem] [get_bd_cells iobuf_1]
regenerate_bd_layout
save_bd_design
Wrote  : </home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property -dict [list CONFIG.C_NUM_SS_BITS {2}] [get_bd_cells gfe_subsystem/axi_quad_spi_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv user.org:user:iobuf:1.0 gfe_subsystem/iobuf_2
endgroup
startgroup
create_bd_cell -type ip -vlnv user.org:user:iobuf:1.0 gfe_subsystem/iobuf_3
endgroup
startgroup
create_bd_cell -type ip -vlnv user.org:user:iobuf:1.0 gfe_subsystem/iobuf_4
endgroup
move_bd_cells [get_bd_cells /] [get_bd_cells gfe_subsystem/iobuf_4]
move_bd_cells [get_bd_cells gfe_subsystem] [get_bd_cells iobuf_4]
move_bd_cells [get_bd_cells /] [get_bd_cells gfe_subsystem/iobuf_4]
move_bd_cells [get_bd_cells gfe_subsystem] [get_bd_cells iobuf_4]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
connect_bd_net [get_bd_pins gfe_subsystem/axi_quad_spi_0/io0_o] [get_bd_pins gfe_subsystem/iobuf_3/I]
delete_bd_objs [get_bd_nets gfe_subsystem/axi_quad_spi_0_io0_o]
connect_bd_net [get_bd_pins gfe_subsystem/axi_quad_spi_0/io0_o] [get_bd_pins gfe_subsystem/iobuf_2/I]
connect_bd_net [get_bd_pins gfe_subsystem/axi_quad_spi_0/io0_t] [get_bd_pins gfe_subsystem/iobuf_2/T]
connect_bd_net [get_bd_pins gfe_subsystem/axi_quad_spi_0/io0_i] [get_bd_pins gfe_subsystem/iobuf_2/O]
connect_bd_net [get_bd_pins gfe_subsystem/axi_quad_spi_0/io1_o] [get_bd_pins gfe_subsystem/iobuf_3/I]
connect_bd_net [get_bd_pins gfe_subsystem/axi_quad_spi_0/io1_t] [get_bd_pins gfe_subsystem/iobuf_3/T]
connect_bd_net [get_bd_pins gfe_subsystem/axi_quad_spi_0/io1_i] [get_bd_pins gfe_subsystem/iobuf_3/O]
connect_bd_net [get_bd_pins gfe_subsystem/axi_quad_spi_0/sck_i] [get_bd_pins gfe_subsystem/iobuf_4/O]
connect_bd_net [get_bd_pins gfe_subsystem/axi_quad_spi_0/sck_o] [get_bd_pins gfe_subsystem/iobuf_4/I]
connect_bd_net [get_bd_pins gfe_subsystem/axi_quad_spi_0/sck_t] [get_bd_pins gfe_subsystem/iobuf_4/T]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property -dict [list CONFIG.C_NUM_SS_BITS {1}] [get_bd_cells gfe_subsystem/axi_quad_spi_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv user.org:user:iobuf:1.0 gfe_subsystem/iobuf_5
endgroup
connect_bd_net [get_bd_pins gfe_subsystem/axi_quad_spi_0/ss_i] [get_bd_pins gfe_subsystem/iobuf_5/O]
connect_bd_net [get_bd_pins gfe_subsystem/axi_quad_spi_0/ss_o] [get_bd_pins gfe_subsystem/iobuf_5/I]
connect_bd_net [get_bd_pins gfe_subsystem/axi_quad_spi_0/ss_t] [get_bd_pins gfe_subsystem/iobuf_5/T]
save_bd_design
Wrote  : </home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
create_bd_port -dir IO spi_mosi
create_bd_port -dir IO spi_miso
create_bd_port -dir IO spi_sck
create_bd_port -dir IO spi_ss
connect_bd_net [get_bd_ports spi_mosi] [get_bd_pins gfe_subsystem/iobuf_2/IO]
connect_bd_net [get_bd_ports spi_miso] [get_bd_pins gfe_subsystem/iobuf_3/IO]
connect_bd_net [get_bd_ports spi_sck] [get_bd_pins gfe_subsystem/iobuf_4/IO]
connect_bd_net [get_bd_ports spi_ss] [get_bd_pins gfe_subsystem/iobuf_5/IO]
save_bd_design
Wrote  : </home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
assign_bd_address [get_bd_addr_segs {gfe_subsystem/axi_quad_spi_0/aximm/MEM0 }]
</gfe_subsystem/axi_quad_spi_0/aximm/MEM0> is being mapped into </mkP1_Core_0/master0> at <0x44A00000 [ 64K ]>
</gfe_subsystem/axi_quad_spi_0/aximm/MEM0> is being mapped into </mkP1_Core_0/master1> at <0x44A00000 [ 64K ]>
set_property offset 0x0000000062320000 [get_bd_addr_segs {mkP1_Core_0/master0/SEG_axi_quad_spi_0_MEM0}]
set_property offset 0x0000000062320000 [get_bd_addr_segs {mkP1_Core_0/master1/SEG_axi_quad_spi_0_MEM0}]
save_bd_design
Wrote  : </home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/design_1.bd> 
set_property range 4K [get_bd_addr_segs {mkP1_Core_0/master0/SEG_axi_quad_spi_0_MEM0}]
set_property range 4K [get_bd_addr_segs {mkP1_Core_0/master1/SEG_axi_quad_spi_0_MEM0}]
save_bd_design
Wrote  : </home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/design_1.bd> 
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/gfe_subsystem/axi_quad_spi_0/ext_spi_clk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
save_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property -dict [list CONFIG.C_SCK_RATIO {16} CONFIG.Multiples16 {52}] [get_bd_cells gfe_subsystem/axi_quad_spi_0]
endgroup
connect_bd_net [get_bd_pins gfe_subsystem/axi_quad_spi_0/ext_spi_clk] [get_bd_pins gfe_subsystem/ddr4_0/addn_ui_clkout1]
save_bd_design
Wrote  : </home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/design_1.bd> 
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_A' of cell '/gfe_subsystem/blk_mem_gen_0' is ignored
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2L-e
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /gfe_subsystem/axi_quad_spi_0 
			#################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are synchronous to each other.
			#################################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /gfe_subsystem/axi_quad_spi_0 
			#################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are synchronous to each other.
			#################################################################################################
CRITICAL WARNING: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /gfe_subsystem/axi_quad_spi_0/AXI_FULL(16) and /gfe_subsystem/axi_interconnect_0/m04_couplers/auto_ds/M_AXI(256)
WARNING: [BD 41-927] Following properties on pin /xilinx_jtag_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_ddr4_0_0_c0_ddr4_ui_clk 
validate_bd_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 7549.418 ; gain = 864.914 ; free physical = 40203 ; free virtual = 65011
startgroup
set_property -dict [list CONFIG.M04_HAS_REGSLICE {4}] [get_bd_cells gfe_subsystem/axi_interconnect_0]
endgroup
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_A' of cell '/gfe_subsystem/blk_mem_gen_0' is ignored
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /gfe_subsystem/axi_quad_spi_0 
			#################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are synchronous to each other.
			#################################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /gfe_subsystem/axi_quad_spi_0 
			#################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are synchronous to each other.
			#################################################################################################
CRITICAL WARNING: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /gfe_subsystem/axi_quad_spi_0/AXI_FULL(16) and /gfe_subsystem/axi_interconnect_0/m04_couplers/m04_regslice/M_AXI(256)
WARNING: [BD 41-927] Following properties on pin /xilinx_jtag_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_ddr4_0_0_c0_ddr4_ui_clk 
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 7602.223 ; gain = 0.008 ; free physical = 40191 ; free virtual = 64999
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property -dict [list CONFIG.C_FIFO_DEPTH {256}] [get_bd_cells gfe_subsystem/axi_quad_spi_0]
endgroup
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_A' of cell '/gfe_subsystem/blk_mem_gen_0' is ignored
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /gfe_subsystem/axi_quad_spi_0 
			#################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are synchronous to each other.
			#################################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /gfe_subsystem/axi_quad_spi_0 
			#################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are synchronous to each other.
			#################################################################################################
CRITICAL WARNING: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /gfe_subsystem/axi_quad_spi_0/AXI_FULL(16) and /gfe_subsystem/axi_interconnect_0/m04_couplers/m04_regslice/M_AXI(256)
WARNING: [BD 41-927] Following properties on pin /xilinx_jtag_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_ddr4_0_0_c0_ddr4_ui_clk 
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 7620.691 ; gain = 0.000 ; free physical = 40190 ; free virtual = 64999
save_bd_design
Wrote  : </home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
can't use empty string as operand of "*"
ERROR: [IP_Flow 19-3477] Update of parameter 'MODELPARAM_VALUE.C_SCK_RATIO' failed for IP 'gfe_subsystem/axi_quad_spi_0'. can't use empty string as operand of "*"
can't use empty string as operand of "*"
ERROR: [IP_Flow 19-3477] Update of parameter 'MODELPARAM_VALUE.C_SCK_RATIO' failed for IP 'gfe_subsystem/axi_quad_spi_0'. can't use empty string as operand of "*"
startgroup
set_property -dict [list CONFIG.C_SCK_RATIO {16} CONFIG.Multiples16 {1}] [get_bd_cells gfe_subsystem/axi_quad_spi_0]
endgroup
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_A' of cell '/gfe_subsystem/blk_mem_gen_0' is ignored
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /gfe_subsystem/axi_quad_spi_0 
			#################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are synchronous to each other.
			#################################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /gfe_subsystem/axi_quad_spi_0 
			#################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are synchronous to each other.
			#################################################################################################
CRITICAL WARNING: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /gfe_subsystem/axi_quad_spi_0/AXI_FULL(16) and /gfe_subsystem/axi_interconnect_0/m04_couplers/m04_regslice/M_AXI(256)
WARNING: [BD 41-927] Following properties on pin /xilinx_jtag_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_ddr4_0_0_c0_ddr4_ui_clk 
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 7652.816 ; gain = 0.000 ; free physical = 40182 ; free virtual = 64991
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property -dict [list CONFIG.C_FIFO_DEPTH {16} CONFIG.C_TYPE_OF_AXI4_INTERFACE {0}] [get_bd_cells gfe_subsystem/axi_quad_spi_0]
WARNING: [BD 41-1684] Pin /gfe_subsystem/axi_quad_spi_0/s_axi4_aclk is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /gfe_subsystem/axi_quad_spi_0/s_axi4_aresetn is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_intf_nets gfe_subsystem/axi_interconnect_0_M04_AXI]
