
EE5BoomBox3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b24  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08005d04  08005d04  00015d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d9c  08005d9c  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08005d9c  08005d9c  00015d9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005da4  08005da4  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005da4  08005da4  00015da4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005da8  08005da8  00015da8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08005dac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a48  20000010  08005dbc  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001a58  08005dbc  00021a58  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bfcd  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000329e  00000000  00000000  0003c00d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001730  00000000  00000000  0003f2b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000015b8  00000000  00000000  000409e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001f707  00000000  00000000  00041f98  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00012886  00000000  00000000  0006169f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ce54f  00000000  00000000  00073f25  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00142474  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061ec  00000000  00000000  001424f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000010 	.word	0x20000010
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005cec 	.word	0x08005cec

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000014 	.word	0x20000014
 800021c:	08005cec 	.word	0x08005cec

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000230:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000234:	f000 b972 	b.w	800051c <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9e08      	ldr	r6, [sp, #32]
 8000256:	4604      	mov	r4, r0
 8000258:	4688      	mov	r8, r1
 800025a:	2b00      	cmp	r3, #0
 800025c:	d14b      	bne.n	80002f6 <__udivmoddi4+0xa6>
 800025e:	428a      	cmp	r2, r1
 8000260:	4615      	mov	r5, r2
 8000262:	d967      	bls.n	8000334 <__udivmoddi4+0xe4>
 8000264:	fab2 f282 	clz	r2, r2
 8000268:	b14a      	cbz	r2, 800027e <__udivmoddi4+0x2e>
 800026a:	f1c2 0720 	rsb	r7, r2, #32
 800026e:	fa01 f302 	lsl.w	r3, r1, r2
 8000272:	fa20 f707 	lsr.w	r7, r0, r7
 8000276:	4095      	lsls	r5, r2
 8000278:	ea47 0803 	orr.w	r8, r7, r3
 800027c:	4094      	lsls	r4, r2
 800027e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000282:	0c23      	lsrs	r3, r4, #16
 8000284:	fbb8 f7fe 	udiv	r7, r8, lr
 8000288:	fa1f fc85 	uxth.w	ip, r5
 800028c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000290:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000294:	fb07 f10c 	mul.w	r1, r7, ip
 8000298:	4299      	cmp	r1, r3
 800029a:	d909      	bls.n	80002b0 <__udivmoddi4+0x60>
 800029c:	18eb      	adds	r3, r5, r3
 800029e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80002a2:	f080 811b 	bcs.w	80004dc <__udivmoddi4+0x28c>
 80002a6:	4299      	cmp	r1, r3
 80002a8:	f240 8118 	bls.w	80004dc <__udivmoddi4+0x28c>
 80002ac:	3f02      	subs	r7, #2
 80002ae:	442b      	add	r3, r5
 80002b0:	1a5b      	subs	r3, r3, r1
 80002b2:	b2a4      	uxth	r4, r4
 80002b4:	fbb3 f0fe 	udiv	r0, r3, lr
 80002b8:	fb0e 3310 	mls	r3, lr, r0, r3
 80002bc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002c0:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c4:	45a4      	cmp	ip, r4
 80002c6:	d909      	bls.n	80002dc <__udivmoddi4+0x8c>
 80002c8:	192c      	adds	r4, r5, r4
 80002ca:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002ce:	f080 8107 	bcs.w	80004e0 <__udivmoddi4+0x290>
 80002d2:	45a4      	cmp	ip, r4
 80002d4:	f240 8104 	bls.w	80004e0 <__udivmoddi4+0x290>
 80002d8:	3802      	subs	r0, #2
 80002da:	442c      	add	r4, r5
 80002dc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002e0:	eba4 040c 	sub.w	r4, r4, ip
 80002e4:	2700      	movs	r7, #0
 80002e6:	b11e      	cbz	r6, 80002f0 <__udivmoddi4+0xa0>
 80002e8:	40d4      	lsrs	r4, r2
 80002ea:	2300      	movs	r3, #0
 80002ec:	e9c6 4300 	strd	r4, r3, [r6]
 80002f0:	4639      	mov	r1, r7
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d909      	bls.n	800030e <__udivmoddi4+0xbe>
 80002fa:	2e00      	cmp	r6, #0
 80002fc:	f000 80eb 	beq.w	80004d6 <__udivmoddi4+0x286>
 8000300:	2700      	movs	r7, #0
 8000302:	e9c6 0100 	strd	r0, r1, [r6]
 8000306:	4638      	mov	r0, r7
 8000308:	4639      	mov	r1, r7
 800030a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030e:	fab3 f783 	clz	r7, r3
 8000312:	2f00      	cmp	r7, #0
 8000314:	d147      	bne.n	80003a6 <__udivmoddi4+0x156>
 8000316:	428b      	cmp	r3, r1
 8000318:	d302      	bcc.n	8000320 <__udivmoddi4+0xd0>
 800031a:	4282      	cmp	r2, r0
 800031c:	f200 80fa 	bhi.w	8000514 <__udivmoddi4+0x2c4>
 8000320:	1a84      	subs	r4, r0, r2
 8000322:	eb61 0303 	sbc.w	r3, r1, r3
 8000326:	2001      	movs	r0, #1
 8000328:	4698      	mov	r8, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d0e0      	beq.n	80002f0 <__udivmoddi4+0xa0>
 800032e:	e9c6 4800 	strd	r4, r8, [r6]
 8000332:	e7dd      	b.n	80002f0 <__udivmoddi4+0xa0>
 8000334:	b902      	cbnz	r2, 8000338 <__udivmoddi4+0xe8>
 8000336:	deff      	udf	#255	; 0xff
 8000338:	fab2 f282 	clz	r2, r2
 800033c:	2a00      	cmp	r2, #0
 800033e:	f040 808f 	bne.w	8000460 <__udivmoddi4+0x210>
 8000342:	1b49      	subs	r1, r1, r5
 8000344:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000348:	fa1f f885 	uxth.w	r8, r5
 800034c:	2701      	movs	r7, #1
 800034e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fb0e 111c 	mls	r1, lr, ip, r1
 8000358:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800035c:	fb08 f10c 	mul.w	r1, r8, ip
 8000360:	4299      	cmp	r1, r3
 8000362:	d907      	bls.n	8000374 <__udivmoddi4+0x124>
 8000364:	18eb      	adds	r3, r5, r3
 8000366:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x122>
 800036c:	4299      	cmp	r1, r3
 800036e:	f200 80cd 	bhi.w	800050c <__udivmoddi4+0x2bc>
 8000372:	4684      	mov	ip, r0
 8000374:	1a59      	subs	r1, r3, r1
 8000376:	b2a3      	uxth	r3, r4
 8000378:	fbb1 f0fe 	udiv	r0, r1, lr
 800037c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000380:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000384:	fb08 f800 	mul.w	r8, r8, r0
 8000388:	45a0      	cmp	r8, r4
 800038a:	d907      	bls.n	800039c <__udivmoddi4+0x14c>
 800038c:	192c      	adds	r4, r5, r4
 800038e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000392:	d202      	bcs.n	800039a <__udivmoddi4+0x14a>
 8000394:	45a0      	cmp	r8, r4
 8000396:	f200 80b6 	bhi.w	8000506 <__udivmoddi4+0x2b6>
 800039a:	4618      	mov	r0, r3
 800039c:	eba4 0408 	sub.w	r4, r4, r8
 80003a0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003a4:	e79f      	b.n	80002e6 <__udivmoddi4+0x96>
 80003a6:	f1c7 0c20 	rsb	ip, r7, #32
 80003aa:	40bb      	lsls	r3, r7
 80003ac:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003b0:	ea4e 0e03 	orr.w	lr, lr, r3
 80003b4:	fa01 f407 	lsl.w	r4, r1, r7
 80003b8:	fa20 f50c 	lsr.w	r5, r0, ip
 80003bc:	fa21 f30c 	lsr.w	r3, r1, ip
 80003c0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003c4:	4325      	orrs	r5, r4
 80003c6:	fbb3 f9f8 	udiv	r9, r3, r8
 80003ca:	0c2c      	lsrs	r4, r5, #16
 80003cc:	fb08 3319 	mls	r3, r8, r9, r3
 80003d0:	fa1f fa8e 	uxth.w	sl, lr
 80003d4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003d8:	fb09 f40a 	mul.w	r4, r9, sl
 80003dc:	429c      	cmp	r4, r3
 80003de:	fa02 f207 	lsl.w	r2, r2, r7
 80003e2:	fa00 f107 	lsl.w	r1, r0, r7
 80003e6:	d90b      	bls.n	8000400 <__udivmoddi4+0x1b0>
 80003e8:	eb1e 0303 	adds.w	r3, lr, r3
 80003ec:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80003f0:	f080 8087 	bcs.w	8000502 <__udivmoddi4+0x2b2>
 80003f4:	429c      	cmp	r4, r3
 80003f6:	f240 8084 	bls.w	8000502 <__udivmoddi4+0x2b2>
 80003fa:	f1a9 0902 	sub.w	r9, r9, #2
 80003fe:	4473      	add	r3, lr
 8000400:	1b1b      	subs	r3, r3, r4
 8000402:	b2ad      	uxth	r5, r5
 8000404:	fbb3 f0f8 	udiv	r0, r3, r8
 8000408:	fb08 3310 	mls	r3, r8, r0, r3
 800040c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000410:	fb00 fa0a 	mul.w	sl, r0, sl
 8000414:	45a2      	cmp	sl, r4
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1da>
 8000418:	eb1e 0404 	adds.w	r4, lr, r4
 800041c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000420:	d26b      	bcs.n	80004fa <__udivmoddi4+0x2aa>
 8000422:	45a2      	cmp	sl, r4
 8000424:	d969      	bls.n	80004fa <__udivmoddi4+0x2aa>
 8000426:	3802      	subs	r0, #2
 8000428:	4474      	add	r4, lr
 800042a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800042e:	fba0 8902 	umull	r8, r9, r0, r2
 8000432:	eba4 040a 	sub.w	r4, r4, sl
 8000436:	454c      	cmp	r4, r9
 8000438:	46c2      	mov	sl, r8
 800043a:	464b      	mov	r3, r9
 800043c:	d354      	bcc.n	80004e8 <__udivmoddi4+0x298>
 800043e:	d051      	beq.n	80004e4 <__udivmoddi4+0x294>
 8000440:	2e00      	cmp	r6, #0
 8000442:	d069      	beq.n	8000518 <__udivmoddi4+0x2c8>
 8000444:	ebb1 050a 	subs.w	r5, r1, sl
 8000448:	eb64 0403 	sbc.w	r4, r4, r3
 800044c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000450:	40fd      	lsrs	r5, r7
 8000452:	40fc      	lsrs	r4, r7
 8000454:	ea4c 0505 	orr.w	r5, ip, r5
 8000458:	e9c6 5400 	strd	r5, r4, [r6]
 800045c:	2700      	movs	r7, #0
 800045e:	e747      	b.n	80002f0 <__udivmoddi4+0xa0>
 8000460:	f1c2 0320 	rsb	r3, r2, #32
 8000464:	fa20 f703 	lsr.w	r7, r0, r3
 8000468:	4095      	lsls	r5, r2
 800046a:	fa01 f002 	lsl.w	r0, r1, r2
 800046e:	fa21 f303 	lsr.w	r3, r1, r3
 8000472:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000476:	4338      	orrs	r0, r7
 8000478:	0c01      	lsrs	r1, r0, #16
 800047a:	fbb3 f7fe 	udiv	r7, r3, lr
 800047e:	fa1f f885 	uxth.w	r8, r5
 8000482:	fb0e 3317 	mls	r3, lr, r7, r3
 8000486:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048a:	fb07 f308 	mul.w	r3, r7, r8
 800048e:	428b      	cmp	r3, r1
 8000490:	fa04 f402 	lsl.w	r4, r4, r2
 8000494:	d907      	bls.n	80004a6 <__udivmoddi4+0x256>
 8000496:	1869      	adds	r1, r5, r1
 8000498:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800049c:	d22f      	bcs.n	80004fe <__udivmoddi4+0x2ae>
 800049e:	428b      	cmp	r3, r1
 80004a0:	d92d      	bls.n	80004fe <__udivmoddi4+0x2ae>
 80004a2:	3f02      	subs	r7, #2
 80004a4:	4429      	add	r1, r5
 80004a6:	1acb      	subs	r3, r1, r3
 80004a8:	b281      	uxth	r1, r0
 80004aa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004ae:	fb0e 3310 	mls	r3, lr, r0, r3
 80004b2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b6:	fb00 f308 	mul.w	r3, r0, r8
 80004ba:	428b      	cmp	r3, r1
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x27e>
 80004be:	1869      	adds	r1, r5, r1
 80004c0:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80004c4:	d217      	bcs.n	80004f6 <__udivmoddi4+0x2a6>
 80004c6:	428b      	cmp	r3, r1
 80004c8:	d915      	bls.n	80004f6 <__udivmoddi4+0x2a6>
 80004ca:	3802      	subs	r0, #2
 80004cc:	4429      	add	r1, r5
 80004ce:	1ac9      	subs	r1, r1, r3
 80004d0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004d4:	e73b      	b.n	800034e <__udivmoddi4+0xfe>
 80004d6:	4637      	mov	r7, r6
 80004d8:	4630      	mov	r0, r6
 80004da:	e709      	b.n	80002f0 <__udivmoddi4+0xa0>
 80004dc:	4607      	mov	r7, r0
 80004de:	e6e7      	b.n	80002b0 <__udivmoddi4+0x60>
 80004e0:	4618      	mov	r0, r3
 80004e2:	e6fb      	b.n	80002dc <__udivmoddi4+0x8c>
 80004e4:	4541      	cmp	r1, r8
 80004e6:	d2ab      	bcs.n	8000440 <__udivmoddi4+0x1f0>
 80004e8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004ec:	eb69 020e 	sbc.w	r2, r9, lr
 80004f0:	3801      	subs	r0, #1
 80004f2:	4613      	mov	r3, r2
 80004f4:	e7a4      	b.n	8000440 <__udivmoddi4+0x1f0>
 80004f6:	4660      	mov	r0, ip
 80004f8:	e7e9      	b.n	80004ce <__udivmoddi4+0x27e>
 80004fa:	4618      	mov	r0, r3
 80004fc:	e795      	b.n	800042a <__udivmoddi4+0x1da>
 80004fe:	4667      	mov	r7, ip
 8000500:	e7d1      	b.n	80004a6 <__udivmoddi4+0x256>
 8000502:	4681      	mov	r9, r0
 8000504:	e77c      	b.n	8000400 <__udivmoddi4+0x1b0>
 8000506:	3802      	subs	r0, #2
 8000508:	442c      	add	r4, r5
 800050a:	e747      	b.n	800039c <__udivmoddi4+0x14c>
 800050c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000510:	442b      	add	r3, r5
 8000512:	e72f      	b.n	8000374 <__udivmoddi4+0x124>
 8000514:	4638      	mov	r0, r7
 8000516:	e708      	b.n	800032a <__udivmoddi4+0xda>
 8000518:	4637      	mov	r7, r6
 800051a:	e6e9      	b.n	80002f0 <__udivmoddi4+0xa0>

0800051c <__aeabi_idiv0>:
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop

08000520 <init_app>:

int iterate = 0;

/* Execute all configuration protocols */
void init_app()
{
 8000520:	b580      	push	{r7, lr}
 8000522:	af00      	add	r7, sp, #0
	lcd_init ();
 8000524:	f000 f8f2 	bl	800070c <lcd_init>
}
 8000528:	bf00      	nop
 800052a:	bd80      	pop	{r7, pc}

0800052c <tick_app>:

void tick_app()
{
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0
	osDelay(750);
 8000530:	f240 20ee 	movw	r0, #750	; 0x2ee
 8000534:	f002 ff72 	bl	800341c <osDelay>
	lcd_clear();
 8000538:	f000 f8c0 	bl	80006bc <lcd_clear>
	iterate++;
 800053c:	4b0d      	ldr	r3, [pc, #52]	; (8000574 <tick_app+0x48>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	3301      	adds	r3, #1
 8000542:	4a0c      	ldr	r2, [pc, #48]	; (8000574 <tick_app+0x48>)
 8000544:	6013      	str	r3, [r2, #0]
	if(iterate%2 == 0){
 8000546:	4b0b      	ldr	r3, [pc, #44]	; (8000574 <tick_app+0x48>)
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	f003 0301 	and.w	r3, r3, #1
 800054e:	2b00      	cmp	r3, #0
 8000550:	d107      	bne.n	8000562 <tick_app+0x36>
		lcd_put_cur(0, 0);
 8000552:	2100      	movs	r1, #0
 8000554:	2000      	movs	r0, #0
 8000556:	f000 f8bb 	bl	80006d0 <lcd_put_cur>
		lcd_send_string("Hello");
 800055a:	4807      	ldr	r0, [pc, #28]	; (8000578 <tick_app+0x4c>)
 800055c:	f000 f913 	bl	8000786 <lcd_send_string>
	}
	else {
		lcd_put_cur(1, 0);
		lcd_send_string("World");
	}
}
 8000560:	e006      	b.n	8000570 <tick_app+0x44>
		lcd_put_cur(1, 0);
 8000562:	2100      	movs	r1, #0
 8000564:	2001      	movs	r0, #1
 8000566:	f000 f8b3 	bl	80006d0 <lcd_put_cur>
		lcd_send_string("World");
 800056a:	4804      	ldr	r0, [pc, #16]	; (800057c <tick_app+0x50>)
 800056c:	f000 f90b 	bl	8000786 <lcd_send_string>
}
 8000570:	bf00      	nop
 8000572:	bd80      	pop	{r7, pc}
 8000574:	2000002c 	.word	0x2000002c
 8000578:	08005d04 	.word	0x08005d04
 800057c:	08005d0c 	.word	0x08005d0c

08000580 <delay>:
#define timer htim6


extern TIM_HandleTypeDef timer;
void delay (uint16_t us)
{
 8000580:	b480      	push	{r7}
 8000582:	b083      	sub	sp, #12
 8000584:	af00      	add	r7, sp, #0
 8000586:	4603      	mov	r3, r0
 8000588:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&timer, 0);
 800058a:	4b08      	ldr	r3, [pc, #32]	; (80005ac <delay+0x2c>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	2200      	movs	r2, #0
 8000590:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&timer) < us);
 8000592:	bf00      	nop
 8000594:	4b05      	ldr	r3, [pc, #20]	; (80005ac <delay+0x2c>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800059a:	88fb      	ldrh	r3, [r7, #6]
 800059c:	429a      	cmp	r2, r3
 800059e:	d3f9      	bcc.n	8000594 <delay+0x14>
}
 80005a0:	bf00      	nop
 80005a2:	370c      	adds	r7, #12
 80005a4:	46bd      	mov	sp, r7
 80005a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005aa:	4770      	bx	lr
 80005ac:	2000193c 	.word	0x2000193c

080005b0 <send_to_lcd>:

/****************************************************************************************************************************************************************/

void send_to_lcd (char data, int rs)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	4603      	mov	r3, r0
 80005b8:	6039      	str	r1, [r7, #0]
 80005ba:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, rs);  // rs = 1 for data, rs=0 for command
 80005bc:	683b      	ldr	r3, [r7, #0]
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	461a      	mov	r2, r3
 80005c2:	2101      	movs	r1, #1
 80005c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005c8:	f000 febc 	bl	8001344 <HAL_GPIO_WritePin>

	/* write the data to the respective pin */
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, ((data>>3)&0x01));
 80005cc:	79fb      	ldrb	r3, [r7, #7]
 80005ce:	08db      	lsrs	r3, r3, #3
 80005d0:	b2db      	uxtb	r3, r3
 80005d2:	f003 0301 	and.w	r3, r3, #1
 80005d6:	b2db      	uxtb	r3, r3
 80005d8:	461a      	mov	r2, r3
 80005da:	2180      	movs	r1, #128	; 0x80
 80005dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005e0:	f000 feb0 	bl	8001344 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, ((data>>2)&0x01));
 80005e4:	79fb      	ldrb	r3, [r7, #7]
 80005e6:	089b      	lsrs	r3, r3, #2
 80005e8:	b2db      	uxtb	r3, r3
 80005ea:	f003 0301 	and.w	r3, r3, #1
 80005ee:	b2db      	uxtb	r3, r3
 80005f0:	461a      	mov	r2, r3
 80005f2:	2140      	movs	r1, #64	; 0x40
 80005f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005f8:	f000 fea4 	bl	8001344 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, ((data>>1)&0x01));
 80005fc:	79fb      	ldrb	r3, [r7, #7]
 80005fe:	085b      	lsrs	r3, r3, #1
 8000600:	b2db      	uxtb	r3, r3
 8000602:	f003 0301 	and.w	r3, r3, #1
 8000606:	b2db      	uxtb	r3, r3
 8000608:	461a      	mov	r2, r3
 800060a:	2120      	movs	r1, #32
 800060c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000610:	f000 fe98 	bl	8001344 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, ((data>>0)&0x01));
 8000614:	79fb      	ldrb	r3, [r7, #7]
 8000616:	f003 0301 	and.w	r3, r3, #1
 800061a:	b2db      	uxtb	r3, r3
 800061c:	461a      	mov	r2, r3
 800061e:	2110      	movs	r1, #16
 8000620:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000624:	f000 fe8e 	bl	8001344 <HAL_GPIO_WritePin>

	/* Toggle EN PIN to send the data
	 * if the HCLK > 100 MHz, use the  20 us delay
	 * if the LCD still doesn't work, increase the delay to 50, 80 or 100..
	 */
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 1);
 8000628:	2201      	movs	r2, #1
 800062a:	2102      	movs	r1, #2
 800062c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000630:	f000 fe88 	bl	8001344 <HAL_GPIO_WritePin>
	delay (20);
 8000634:	2014      	movs	r0, #20
 8000636:	f7ff ffa3 	bl	8000580 <delay>
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 0);
 800063a:	2200      	movs	r2, #0
 800063c:	2102      	movs	r1, #2
 800063e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000642:	f000 fe7f 	bl	8001344 <HAL_GPIO_WritePin>
	delay (20);
 8000646:	2014      	movs	r0, #20
 8000648:	f7ff ff9a 	bl	8000580 <delay>
}
 800064c:	bf00      	nop
 800064e:	3708      	adds	r7, #8
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}

08000654 <lcd_send_cmd>:

void lcd_send_cmd (char cmd)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b084      	sub	sp, #16
 8000658:	af00      	add	r7, sp, #0
 800065a:	4603      	mov	r3, r0
 800065c:	71fb      	strb	r3, [r7, #7]
    char datatosend;

    /* send upper nibble first */
    datatosend = ((cmd>>4)&0x0f);
 800065e:	79fb      	ldrb	r3, [r7, #7]
 8000660:	091b      	lsrs	r3, r3, #4
 8000662:	73fb      	strb	r3, [r7, #15]
    send_to_lcd(datatosend,0);  // RS must be 0 while sending command
 8000664:	7bfb      	ldrb	r3, [r7, #15]
 8000666:	2100      	movs	r1, #0
 8000668:	4618      	mov	r0, r3
 800066a:	f7ff ffa1 	bl	80005b0 <send_to_lcd>

    /* send Lower Nibble */
    datatosend = ((cmd)&0x0f);
 800066e:	79fb      	ldrb	r3, [r7, #7]
 8000670:	f003 030f 	and.w	r3, r3, #15
 8000674:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 0);
 8000676:	7bfb      	ldrb	r3, [r7, #15]
 8000678:	2100      	movs	r1, #0
 800067a:	4618      	mov	r0, r3
 800067c:	f7ff ff98 	bl	80005b0 <send_to_lcd>
}
 8000680:	bf00      	nop
 8000682:	3710      	adds	r7, #16
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}

08000688 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b084      	sub	sp, #16
 800068c:	af00      	add	r7, sp, #0
 800068e:	4603      	mov	r3, r0
 8000690:	71fb      	strb	r3, [r7, #7]
	char datatosend;

	/* send higher nibble */
	datatosend = ((data>>4)&0x0f);
 8000692:	79fb      	ldrb	r3, [r7, #7]
 8000694:	091b      	lsrs	r3, r3, #4
 8000696:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 1);  // rs =1 for sending data
 8000698:	7bfb      	ldrb	r3, [r7, #15]
 800069a:	2101      	movs	r1, #1
 800069c:	4618      	mov	r0, r3
 800069e:	f7ff ff87 	bl	80005b0 <send_to_lcd>

	/* send Lower nibble */
	datatosend = ((data)&0x0f);
 80006a2:	79fb      	ldrb	r3, [r7, #7]
 80006a4:	f003 030f 	and.w	r3, r3, #15
 80006a8:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 1);
 80006aa:	7bfb      	ldrb	r3, [r7, #15]
 80006ac:	2101      	movs	r1, #1
 80006ae:	4618      	mov	r0, r3
 80006b0:	f7ff ff7e 	bl	80005b0 <send_to_lcd>
}
 80006b4:	bf00      	nop
 80006b6:	3710      	adds	r7, #16
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}

080006bc <lcd_clear>:

void lcd_clear (void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01);
 80006c0:	2001      	movs	r0, #1
 80006c2:	f7ff ffc7 	bl	8000654 <lcd_send_cmd>
	osDelay(2);
 80006c6:	2002      	movs	r0, #2
 80006c8:	f002 fea8 	bl	800341c <osDelay>
}
 80006cc:	bf00      	nop
 80006ce:	bd80      	pop	{r7, pc}

080006d0 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
 80006d8:	6039      	str	r1, [r7, #0]
    switch (row)
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d002      	beq.n	80006e6 <lcd_put_cur+0x16>
 80006e0:	2b01      	cmp	r3, #1
 80006e2:	d005      	beq.n	80006f0 <lcd_put_cur+0x20>
 80006e4:	e009      	b.n	80006fa <lcd_put_cur+0x2a>
    {
        case 0:
            col |= 0x80;
 80006e6:	683b      	ldr	r3, [r7, #0]
 80006e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006ec:	603b      	str	r3, [r7, #0]
            break;
 80006ee:	e004      	b.n	80006fa <lcd_put_cur+0x2a>
        case 1:
            col |= 0xC0;
 80006f0:	683b      	ldr	r3, [r7, #0]
 80006f2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80006f6:	603b      	str	r3, [r7, #0]
            break;
 80006f8:	bf00      	nop
    }

    lcd_send_cmd (col);
 80006fa:	683b      	ldr	r3, [r7, #0]
 80006fc:	b2db      	uxtb	r3, r3
 80006fe:	4618      	mov	r0, r3
 8000700:	f7ff ffa8 	bl	8000654 <lcd_send_cmd>
}
 8000704:	bf00      	nop
 8000706:	3708      	adds	r7, #8
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}

0800070c <lcd_init>:


void lcd_init (void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	osDelay(50);  // wait for >40ms
 8000710:	2032      	movs	r0, #50	; 0x32
 8000712:	f002 fe83 	bl	800341c <osDelay>
	lcd_send_cmd (0x30);
 8000716:	2030      	movs	r0, #48	; 0x30
 8000718:	f7ff ff9c 	bl	8000654 <lcd_send_cmd>
	osDelay(5);  // wait for >4.1ms
 800071c:	2005      	movs	r0, #5
 800071e:	f002 fe7d 	bl	800341c <osDelay>
	lcd_send_cmd (0x30);
 8000722:	2030      	movs	r0, #48	; 0x30
 8000724:	f7ff ff96 	bl	8000654 <lcd_send_cmd>
	osDelay(1);  // wait for >100us
 8000728:	2001      	movs	r0, #1
 800072a:	f002 fe77 	bl	800341c <osDelay>
	lcd_send_cmd (0x30);
 800072e:	2030      	movs	r0, #48	; 0x30
 8000730:	f7ff ff90 	bl	8000654 <lcd_send_cmd>
	osDelay(10);
 8000734:	200a      	movs	r0, #10
 8000736:	f002 fe71 	bl	800341c <osDelay>
	lcd_send_cmd (0x20);  // 4bit mode
 800073a:	2020      	movs	r0, #32
 800073c:	f7ff ff8a 	bl	8000654 <lcd_send_cmd>
	osDelay(10);
 8000740:	200a      	movs	r0, #10
 8000742:	f002 fe6b 	bl	800341c <osDelay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8000746:	2028      	movs	r0, #40	; 0x28
 8000748:	f7ff ff84 	bl	8000654 <lcd_send_cmd>
	osDelay(1);
 800074c:	2001      	movs	r0, #1
 800074e:	f002 fe65 	bl	800341c <osDelay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8000752:	2008      	movs	r0, #8
 8000754:	f7ff ff7e 	bl	8000654 <lcd_send_cmd>
	osDelay(1);
 8000758:	2001      	movs	r0, #1
 800075a:	f002 fe5f 	bl	800341c <osDelay>
	lcd_send_cmd (0x01);  // clear display
 800075e:	2001      	movs	r0, #1
 8000760:	f7ff ff78 	bl	8000654 <lcd_send_cmd>
	osDelay(1);
 8000764:	2001      	movs	r0, #1
 8000766:	f002 fe59 	bl	800341c <osDelay>
	osDelay(1);
 800076a:	2001      	movs	r0, #1
 800076c:	f002 fe56 	bl	800341c <osDelay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8000770:	2006      	movs	r0, #6
 8000772:	f7ff ff6f 	bl	8000654 <lcd_send_cmd>
	osDelay(1);
 8000776:	2001      	movs	r0, #1
 8000778:	f002 fe50 	bl	800341c <osDelay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 800077c:	200c      	movs	r0, #12
 800077e:	f7ff ff69 	bl	8000654 <lcd_send_cmd>
}
 8000782:	bf00      	nop
 8000784:	bd80      	pop	{r7, pc}

08000786 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000786:	b580      	push	{r7, lr}
 8000788:	b082      	sub	sp, #8
 800078a:	af00      	add	r7, sp, #0
 800078c:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 800078e:	e006      	b.n	800079e <lcd_send_string+0x18>
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	1c5a      	adds	r2, r3, #1
 8000794:	607a      	str	r2, [r7, #4]
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	4618      	mov	r0, r3
 800079a:	f7ff ff75 	bl	8000688 <lcd_send_data>
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d1f4      	bne.n	8000790 <lcd_send_string+0xa>
}
 80007a6:	bf00      	nop
 80007a8:	3708      	adds	r7, #8
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
	...

080007b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007b4:	f000 faab 	bl	8000d0e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007b8:	f000 f81e 	bl	80007f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007bc:	f000 f904 	bl	80009c8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80007c0:	f000 f8b6 	bl	8000930 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 80007c4:	f000 f87e 	bl	80008c4 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim6);
 80007c8:	4807      	ldr	r0, [pc, #28]	; (80007e8 <main+0x38>)
 80007ca:	f001 fe1b 	bl	8002404 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80007ce:	f002 fd15 	bl	80031fc <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of mainTask */
  mainTaskHandle = osThreadNew(StartMainTask, NULL, &mainTask_attributes);
 80007d2:	4a06      	ldr	r2, [pc, #24]	; (80007ec <main+0x3c>)
 80007d4:	2100      	movs	r1, #0
 80007d6:	4806      	ldr	r0, [pc, #24]	; (80007f0 <main+0x40>)
 80007d8:	f002 fd7a 	bl	80032d0 <osThreadNew>
 80007dc:	4602      	mov	r2, r0
 80007de:	4b05      	ldr	r3, [pc, #20]	; (80007f4 <main+0x44>)
 80007e0:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80007e2:	f002 fd3f 	bl	8003264 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007e6:	e7fe      	b.n	80007e6 <main+0x36>
 80007e8:	2000193c 	.word	0x2000193c
 80007ec:	08005d48 	.word	0x08005d48
 80007f0:	08000b07 	.word	0x08000b07
 80007f4:	20001938 	.word	0x20001938

080007f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b0a4      	sub	sp, #144	; 0x90
 80007fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007fe:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000802:	2238      	movs	r2, #56	; 0x38
 8000804:	2100      	movs	r1, #0
 8000806:	4618      	mov	r0, r3
 8000808:	f005 fa67 	bl	8005cda <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800080c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000810:	2200      	movs	r2, #0
 8000812:	601a      	str	r2, [r3, #0]
 8000814:	605a      	str	r2, [r3, #4]
 8000816:	609a      	str	r2, [r3, #8]
 8000818:	60da      	str	r2, [r3, #12]
 800081a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800081c:	463b      	mov	r3, r7
 800081e:	2244      	movs	r2, #68	; 0x44
 8000820:	2100      	movs	r1, #0
 8000822:	4618      	mov	r0, r3
 8000824:	f005 fa59 	bl	8005cda <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000828:	2000      	movs	r0, #0
 800082a:	f000 fdbb 	bl	80013a4 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800082e:	2302      	movs	r3, #2
 8000830:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000832:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000836:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000838:	2340      	movs	r3, #64	; 0x40
 800083a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800083c:	2302      	movs	r3, #2
 800083e:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000840:	2302      	movs	r3, #2
 8000842:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000844:	2304      	movs	r3, #4
 8000846:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000848:	2355      	movs	r3, #85	; 0x55
 800084a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800084e:	2302      	movs	r3, #2
 8000850:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000854:	2302      	movs	r3, #2
 8000856:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800085a:	2302      	movs	r3, #2
 800085c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000860:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000864:	4618      	mov	r0, r3
 8000866:	f000 fe51 	bl	800150c <HAL_RCC_OscConfig>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8000870:	f000 f952 	bl	8000b18 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000874:	230f      	movs	r3, #15
 8000876:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000878:	2303      	movs	r3, #3
 800087a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800087c:	2300      	movs	r3, #0
 800087e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000880:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000884:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000886:	2300      	movs	r3, #0
 8000888:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800088a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800088e:	2104      	movs	r1, #4
 8000890:	4618      	mov	r0, r3
 8000892:	f001 f953 	bl	8001b3c <HAL_RCC_ClockConfig>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 800089c:	f000 f93c 	bl	8000b18 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80008a0:	2302      	movs	r3, #2
 80008a2:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80008a4:	2300      	movs	r3, #0
 80008a6:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008a8:	463b      	mov	r3, r7
 80008aa:	4618      	mov	r0, r3
 80008ac:	f001 fb62 	bl	8001f74 <HAL_RCCEx_PeriphCLKConfig>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80008b6:	f000 f92f 	bl	8000b18 <Error_Handler>
  }
}
 80008ba:	bf00      	nop
 80008bc:	3790      	adds	r7, #144	; 0x90
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
	...

080008c4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b084      	sub	sp, #16
 80008c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008ca:	1d3b      	adds	r3, r7, #4
 80008cc:	2200      	movs	r2, #0
 80008ce:	601a      	str	r2, [r3, #0]
 80008d0:	605a      	str	r2, [r3, #4]
 80008d2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80008d4:	4b14      	ldr	r3, [pc, #80]	; (8000928 <MX_TIM6_Init+0x64>)
 80008d6:	4a15      	ldr	r2, [pc, #84]	; (800092c <MX_TIM6_Init+0x68>)
 80008d8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 170-1;
 80008da:	4b13      	ldr	r3, [pc, #76]	; (8000928 <MX_TIM6_Init+0x64>)
 80008dc:	22a9      	movs	r2, #169	; 0xa9
 80008de:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008e0:	4b11      	ldr	r3, [pc, #68]	; (8000928 <MX_TIM6_Init+0x64>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65534;
 80008e6:	4b10      	ldr	r3, [pc, #64]	; (8000928 <MX_TIM6_Init+0x64>)
 80008e8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80008ec:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008ee:	4b0e      	ldr	r3, [pc, #56]	; (8000928 <MX_TIM6_Init+0x64>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80008f4:	480c      	ldr	r0, [pc, #48]	; (8000928 <MX_TIM6_Init+0x64>)
 80008f6:	f001 fd2d 	bl	8002354 <HAL_TIM_Base_Init>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d001      	beq.n	8000904 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000900:	f000 f90a 	bl	8000b18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000904:	2300      	movs	r3, #0
 8000906:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000908:	2300      	movs	r3, #0
 800090a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800090c:	1d3b      	adds	r3, r7, #4
 800090e:	4619      	mov	r1, r3
 8000910:	4805      	ldr	r0, [pc, #20]	; (8000928 <MX_TIM6_Init+0x64>)
 8000912:	f001 fe69 	bl	80025e8 <HAL_TIMEx_MasterConfigSynchronization>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800091c:	f000 f8fc 	bl	8000b18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000920:	bf00      	nop
 8000922:	3710      	adds	r7, #16
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	2000193c 	.word	0x2000193c
 800092c:	40001000 	.word	0x40001000

08000930 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000934:	4b22      	ldr	r3, [pc, #136]	; (80009c0 <MX_USART2_UART_Init+0x90>)
 8000936:	4a23      	ldr	r2, [pc, #140]	; (80009c4 <MX_USART2_UART_Init+0x94>)
 8000938:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800093a:	4b21      	ldr	r3, [pc, #132]	; (80009c0 <MX_USART2_UART_Init+0x90>)
 800093c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000940:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000942:	4b1f      	ldr	r3, [pc, #124]	; (80009c0 <MX_USART2_UART_Init+0x90>)
 8000944:	2200      	movs	r2, #0
 8000946:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000948:	4b1d      	ldr	r3, [pc, #116]	; (80009c0 <MX_USART2_UART_Init+0x90>)
 800094a:	2200      	movs	r2, #0
 800094c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800094e:	4b1c      	ldr	r3, [pc, #112]	; (80009c0 <MX_USART2_UART_Init+0x90>)
 8000950:	2200      	movs	r2, #0
 8000952:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000954:	4b1a      	ldr	r3, [pc, #104]	; (80009c0 <MX_USART2_UART_Init+0x90>)
 8000956:	220c      	movs	r2, #12
 8000958:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800095a:	4b19      	ldr	r3, [pc, #100]	; (80009c0 <MX_USART2_UART_Init+0x90>)
 800095c:	2200      	movs	r2, #0
 800095e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000960:	4b17      	ldr	r3, [pc, #92]	; (80009c0 <MX_USART2_UART_Init+0x90>)
 8000962:	2200      	movs	r2, #0
 8000964:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000966:	4b16      	ldr	r3, [pc, #88]	; (80009c0 <MX_USART2_UART_Init+0x90>)
 8000968:	2200      	movs	r2, #0
 800096a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800096c:	4b14      	ldr	r3, [pc, #80]	; (80009c0 <MX_USART2_UART_Init+0x90>)
 800096e:	2200      	movs	r2, #0
 8000970:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000972:	4b13      	ldr	r3, [pc, #76]	; (80009c0 <MX_USART2_UART_Init+0x90>)
 8000974:	2200      	movs	r2, #0
 8000976:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000978:	4811      	ldr	r0, [pc, #68]	; (80009c0 <MX_USART2_UART_Init+0x90>)
 800097a:	f001 feb7 	bl	80026ec <HAL_UART_Init>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000984:	f000 f8c8 	bl	8000b18 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000988:	2100      	movs	r1, #0
 800098a:	480d      	ldr	r0, [pc, #52]	; (80009c0 <MX_USART2_UART_Init+0x90>)
 800098c:	f002 fb49 	bl	8003022 <HAL_UARTEx_SetTxFifoThreshold>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000996:	f000 f8bf 	bl	8000b18 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800099a:	2100      	movs	r1, #0
 800099c:	4808      	ldr	r0, [pc, #32]	; (80009c0 <MX_USART2_UART_Init+0x90>)
 800099e:	f002 fb7e 	bl	800309e <HAL_UARTEx_SetRxFifoThreshold>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80009a8:	f000 f8b6 	bl	8000b18 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80009ac:	4804      	ldr	r0, [pc, #16]	; (80009c0 <MX_USART2_UART_Init+0x90>)
 80009ae:	f002 faff 	bl	8002fb0 <HAL_UARTEx_DisableFifoMode>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d001      	beq.n	80009bc <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80009b8:	f000 f8ae 	bl	8000b18 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009bc:	bf00      	nop
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	20001988 	.word	0x20001988
 80009c4:	40004400 	.word	0x40004400

080009c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b088      	sub	sp, #32
 80009cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ce:	f107 030c 	add.w	r3, r7, #12
 80009d2:	2200      	movs	r2, #0
 80009d4:	601a      	str	r2, [r3, #0]
 80009d6:	605a      	str	r2, [r3, #4]
 80009d8:	609a      	str	r2, [r3, #8]
 80009da:	60da      	str	r2, [r3, #12]
 80009dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009de:	4b36      	ldr	r3, [pc, #216]	; (8000ab8 <MX_GPIO_Init+0xf0>)
 80009e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009e2:	4a35      	ldr	r2, [pc, #212]	; (8000ab8 <MX_GPIO_Init+0xf0>)
 80009e4:	f043 0301 	orr.w	r3, r3, #1
 80009e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009ea:	4b33      	ldr	r3, [pc, #204]	; (8000ab8 <MX_GPIO_Init+0xf0>)
 80009ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009ee:	f003 0301 	and.w	r3, r3, #1
 80009f2:	60bb      	str	r3, [r7, #8]
 80009f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f6:	4b30      	ldr	r3, [pc, #192]	; (8000ab8 <MX_GPIO_Init+0xf0>)
 80009f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009fa:	4a2f      	ldr	r2, [pc, #188]	; (8000ab8 <MX_GPIO_Init+0xf0>)
 80009fc:	f043 0302 	orr.w	r3, r3, #2
 8000a00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a02:	4b2d      	ldr	r3, [pc, #180]	; (8000ab8 <MX_GPIO_Init+0xf0>)
 8000a04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a06:	f003 0302 	and.w	r3, r3, #2
 8000a0a:	607b      	str	r3, [r7, #4]
 8000a0c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_RS_Pin|LCD_E_Pin|LCD_D4_Pin|LCD_D5_Pin
 8000a0e:	2200      	movs	r2, #0
 8000a10:	f241 01f3 	movw	r1, #4339	; 0x10f3
 8000a14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a18:	f000 fc94 	bl	8001344 <HAL_GPIO_WritePin>
                          |LCD_D6_Pin|LCD_D7_Pin|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a22:	4826      	ldr	r0, [pc, #152]	; (8000abc <MX_GPIO_Init+0xf4>)
 8000a24:	f000 fc8e 	bl	8001344 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCD_RS_Pin LCD_E_Pin LCD_D4_Pin LCD_D5_Pin
                           LCD_D6_Pin LCD_D7_Pin PA12 */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_E_Pin|LCD_D4_Pin|LCD_D5_Pin
 8000a28:	f241 03f3 	movw	r3, #4339	; 0x10f3
 8000a2c:	60fb      	str	r3, [r7, #12]
                          |LCD_D6_Pin|LCD_D7_Pin|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a2e:	2301      	movs	r3, #1
 8000a30:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a32:	2300      	movs	r3, #0
 8000a34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a36:	2300      	movs	r3, #0
 8000a38:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a3a:	f107 030c 	add.w	r3, r7, #12
 8000a3e:	4619      	mov	r1, r3
 8000a40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a44:	f000 fae4 	bl	8001010 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000a48:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000a4c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a4e:	4b1c      	ldr	r3, [pc, #112]	; (8000ac0 <MX_GPIO_Init+0xf8>)
 8000a50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a52:	2300      	movs	r3, #0
 8000a54:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a56:	f107 030c 	add.w	r3, r7, #12
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a60:	f000 fad6 	bl	8001010 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a68:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a72:	f107 030c 	add.w	r3, r7, #12
 8000a76:	4619      	mov	r1, r3
 8000a78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a7c:	f000 fac8 	bl	8001010 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000a80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a84:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a86:	2301      	movs	r3, #1
 8000a88:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a92:	f107 030c 	add.w	r3, r7, #12
 8000a96:	4619      	mov	r1, r3
 8000a98:	4808      	ldr	r0, [pc, #32]	; (8000abc <MX_GPIO_Init+0xf4>)
 8000a9a:	f000 fab9 	bl	8001010 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	2105      	movs	r1, #5
 8000aa2:	2017      	movs	r0, #23
 8000aa4:	f000 fa7f 	bl	8000fa6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000aa8:	2017      	movs	r0, #23
 8000aaa:	f000 fa96 	bl	8000fda <HAL_NVIC_EnableIRQ>

}
 8000aae:	bf00      	nop
 8000ab0:	3720      	adds	r7, #32
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	40021000 	.word	0x40021000
 8000abc:	48000400 	.word	0x48000400
 8000ac0:	10110000 	.word	0x10110000

08000ac4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	4603      	mov	r3, r0
 8000acc:	80fb      	strh	r3, [r7, #6]
	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) == 1)
 8000ace:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ad2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ad6:	f000 fc1d 	bl	8001314 <HAL_GPIO_ReadPin>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b01      	cmp	r3, #1
 8000ade:	d107      	bne.n	8000af0 <HAL_GPIO_EXTI_Callback+0x2c>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ae6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000aea:	f000 fc2b 	bl	8001344 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);
}
 8000aee:	e006      	b.n	8000afe <HAL_GPIO_EXTI_Callback+0x3a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);
 8000af0:	2200      	movs	r2, #0
 8000af2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000af6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000afa:	f000 fc23 	bl	8001344 <HAL_GPIO_WritePin>
}
 8000afe:	bf00      	nop
 8000b00:	3708      	adds	r7, #8
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}

08000b06 <StartMainTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartMainTask */
void StartMainTask(void *argument)
{
 8000b06:	b580      	push	{r7, lr}
 8000b08:	b082      	sub	sp, #8
 8000b0a:	af00      	add	r7, sp, #0
 8000b0c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	init_app();
 8000b0e:	f7ff fd07 	bl	8000520 <init_app>
	for(;;)
	{
		tick_app();
 8000b12:	f7ff fd0b 	bl	800052c <tick_app>
 8000b16:	e7fc      	b.n	8000b12 <StartMainTask+0xc>

08000b18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b1c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b1e:	e7fe      	b.n	8000b1e <Error_Handler+0x6>

08000b20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b082      	sub	sp, #8
 8000b24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b26:	4b12      	ldr	r3, [pc, #72]	; (8000b70 <HAL_MspInit+0x50>)
 8000b28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b2a:	4a11      	ldr	r2, [pc, #68]	; (8000b70 <HAL_MspInit+0x50>)
 8000b2c:	f043 0301 	orr.w	r3, r3, #1
 8000b30:	6613      	str	r3, [r2, #96]	; 0x60
 8000b32:	4b0f      	ldr	r3, [pc, #60]	; (8000b70 <HAL_MspInit+0x50>)
 8000b34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b36:	f003 0301 	and.w	r3, r3, #1
 8000b3a:	607b      	str	r3, [r7, #4]
 8000b3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b3e:	4b0c      	ldr	r3, [pc, #48]	; (8000b70 <HAL_MspInit+0x50>)
 8000b40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b42:	4a0b      	ldr	r2, [pc, #44]	; (8000b70 <HAL_MspInit+0x50>)
 8000b44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b48:	6593      	str	r3, [r2, #88]	; 0x58
 8000b4a:	4b09      	ldr	r3, [pc, #36]	; (8000b70 <HAL_MspInit+0x50>)
 8000b4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b52:	603b      	str	r3, [r7, #0]
 8000b54:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b56:	2200      	movs	r2, #0
 8000b58:	210f      	movs	r1, #15
 8000b5a:	f06f 0001 	mvn.w	r0, #1
 8000b5e:	f000 fa22 	bl	8000fa6 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000b62:	f000 fcc3 	bl	80014ec <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b66:	bf00      	nop
 8000b68:	3708      	adds	r7, #8
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	40021000 	.word	0x40021000

08000b74 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b74:	b480      	push	{r7}
 8000b76:	b085      	sub	sp, #20
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a0a      	ldr	r2, [pc, #40]	; (8000bac <HAL_TIM_Base_MspInit+0x38>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d10b      	bne.n	8000b9e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000b86:	4b0a      	ldr	r3, [pc, #40]	; (8000bb0 <HAL_TIM_Base_MspInit+0x3c>)
 8000b88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b8a:	4a09      	ldr	r2, [pc, #36]	; (8000bb0 <HAL_TIM_Base_MspInit+0x3c>)
 8000b8c:	f043 0310 	orr.w	r3, r3, #16
 8000b90:	6593      	str	r3, [r2, #88]	; 0x58
 8000b92:	4b07      	ldr	r3, [pc, #28]	; (8000bb0 <HAL_TIM_Base_MspInit+0x3c>)
 8000b94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b96:	f003 0310 	and.w	r3, r3, #16
 8000b9a:	60fb      	str	r3, [r7, #12]
 8000b9c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000b9e:	bf00      	nop
 8000ba0:	3714      	adds	r7, #20
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	40001000 	.word	0x40001000
 8000bb0:	40021000 	.word	0x40021000

08000bb4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b08a      	sub	sp, #40	; 0x28
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bbc:	f107 0314 	add.w	r3, r7, #20
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	601a      	str	r2, [r3, #0]
 8000bc4:	605a      	str	r2, [r3, #4]
 8000bc6:	609a      	str	r2, [r3, #8]
 8000bc8:	60da      	str	r2, [r3, #12]
 8000bca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a17      	ldr	r2, [pc, #92]	; (8000c30 <HAL_UART_MspInit+0x7c>)
 8000bd2:	4293      	cmp	r3, r2
 8000bd4:	d128      	bne.n	8000c28 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bd6:	4b17      	ldr	r3, [pc, #92]	; (8000c34 <HAL_UART_MspInit+0x80>)
 8000bd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bda:	4a16      	ldr	r2, [pc, #88]	; (8000c34 <HAL_UART_MspInit+0x80>)
 8000bdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000be0:	6593      	str	r3, [r2, #88]	; 0x58
 8000be2:	4b14      	ldr	r3, [pc, #80]	; (8000c34 <HAL_UART_MspInit+0x80>)
 8000be4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000be6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bea:	613b      	str	r3, [r7, #16]
 8000bec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bee:	4b11      	ldr	r3, [pc, #68]	; (8000c34 <HAL_UART_MspInit+0x80>)
 8000bf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bf2:	4a10      	ldr	r2, [pc, #64]	; (8000c34 <HAL_UART_MspInit+0x80>)
 8000bf4:	f043 0301 	orr.w	r3, r3, #1
 8000bf8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bfa:	4b0e      	ldr	r3, [pc, #56]	; (8000c34 <HAL_UART_MspInit+0x80>)
 8000bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bfe:	f003 0301 	and.w	r3, r3, #1
 8000c02:	60fb      	str	r3, [r7, #12]
 8000c04:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000c06:	230c      	movs	r3, #12
 8000c08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c0a:	2302      	movs	r3, #2
 8000c0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c12:	2300      	movs	r3, #0
 8000c14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c16:	2307      	movs	r3, #7
 8000c18:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c1a:	f107 0314 	add.w	r3, r7, #20
 8000c1e:	4619      	mov	r1, r3
 8000c20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c24:	f000 f9f4 	bl	8001010 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c28:	bf00      	nop
 8000c2a:	3728      	adds	r7, #40	; 0x28
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	40004400 	.word	0x40004400
 8000c34:	40021000 	.word	0x40021000

08000c38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c3c:	e7fe      	b.n	8000c3c <NMI_Handler+0x4>

08000c3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c3e:	b480      	push	{r7}
 8000c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c42:	e7fe      	b.n	8000c42 <HardFault_Handler+0x4>

08000c44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c48:	e7fe      	b.n	8000c48 <MemManage_Handler+0x4>

08000c4a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c4a:	b480      	push	{r7}
 8000c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c4e:	e7fe      	b.n	8000c4e <BusFault_Handler+0x4>

08000c50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c54:	e7fe      	b.n	8000c54 <UsageFault_Handler+0x4>

08000c56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c56:	b480      	push	{r7}
 8000c58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c5a:	bf00      	nop
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr

08000c64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c68:	f000 f8a4 	bl	8000db4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000c6c:	f003 ffc8 	bl	8004c00 <xTaskGetSchedulerState>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b01      	cmp	r3, #1
 8000c74:	d001      	beq.n	8000c7a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000c76:	f004 fd9f 	bl	80057b8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c7a:	bf00      	nop
 8000c7c:	bd80      	pop	{r7, pc}

08000c7e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000c7e:	b580      	push	{r7, lr}
 8000c80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8000c82:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000c86:	f000 fb75 	bl	8001374 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000c8a:	bf00      	nop
 8000c8c:	bd80      	pop	{r7, pc}
	...

08000c90 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000c94:	4b08      	ldr	r3, [pc, #32]	; (8000cb8 <SystemInit+0x28>)
 8000c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c9a:	4a07      	ldr	r2, [pc, #28]	; (8000cb8 <SystemInit+0x28>)
 8000c9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ca0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000ca4:	4b04      	ldr	r3, [pc, #16]	; (8000cb8 <SystemInit+0x28>)
 8000ca6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000caa:	609a      	str	r2, [r3, #8]
#endif
}
 8000cac:	bf00      	nop
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop
 8000cb8:	e000ed00 	.word	0xe000ed00

08000cbc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000cbc:	480d      	ldr	r0, [pc, #52]	; (8000cf4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cbe:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cc0:	480d      	ldr	r0, [pc, #52]	; (8000cf8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000cc2:	490e      	ldr	r1, [pc, #56]	; (8000cfc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cc4:	4a0e      	ldr	r2, [pc, #56]	; (8000d00 <LoopForever+0xe>)
  movs r3, #0
 8000cc6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000cc8:	e002      	b.n	8000cd0 <LoopCopyDataInit>

08000cca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ccc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cce:	3304      	adds	r3, #4

08000cd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cd4:	d3f9      	bcc.n	8000cca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cd6:	4a0b      	ldr	r2, [pc, #44]	; (8000d04 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000cd8:	4c0b      	ldr	r4, [pc, #44]	; (8000d08 <LoopForever+0x16>)
  movs r3, #0
 8000cda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cdc:	e001      	b.n	8000ce2 <LoopFillZerobss>

08000cde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ce0:	3204      	adds	r2, #4

08000ce2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ce2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ce4:	d3fb      	bcc.n	8000cde <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ce6:	f7ff ffd3 	bl	8000c90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000cea:	f004 ffc7 	bl	8005c7c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000cee:	f7ff fd5f 	bl	80007b0 <main>

08000cf2 <LoopForever>:

LoopForever:
    b LoopForever
 8000cf2:	e7fe      	b.n	8000cf2 <LoopForever>
  ldr   r0, =_estack
 8000cf4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000cf8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cfc:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000d00:	08005dac 	.word	0x08005dac
  ldr r2, =_sbss
 8000d04:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000d08:	20001a58 	.word	0x20001a58

08000d0c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d0c:	e7fe      	b.n	8000d0c <ADC1_2_IRQHandler>

08000d0e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d0e:	b580      	push	{r7, lr}
 8000d10:	b082      	sub	sp, #8
 8000d12:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d14:	2300      	movs	r3, #0
 8000d16:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d18:	2003      	movs	r0, #3
 8000d1a:	f000 f939 	bl	8000f90 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d1e:	200f      	movs	r0, #15
 8000d20:	f000 f80e 	bl	8000d40 <HAL_InitTick>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d002      	beq.n	8000d30 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	71fb      	strb	r3, [r7, #7]
 8000d2e:	e001      	b.n	8000d34 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d30:	f7ff fef6 	bl	8000b20 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d34:	79fb      	ldrb	r3, [r7, #7]

}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3708      	adds	r7, #8
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
	...

08000d40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000d4c:	4b16      	ldr	r3, [pc, #88]	; (8000da8 <HAL_InitTick+0x68>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d022      	beq.n	8000d9a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000d54:	4b15      	ldr	r3, [pc, #84]	; (8000dac <HAL_InitTick+0x6c>)
 8000d56:	681a      	ldr	r2, [r3, #0]
 8000d58:	4b13      	ldr	r3, [pc, #76]	; (8000da8 <HAL_InitTick+0x68>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000d60:	fbb1 f3f3 	udiv	r3, r1, r3
 8000d64:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f000 f944 	bl	8000ff6 <HAL_SYSTICK_Config>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d10f      	bne.n	8000d94 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2b0f      	cmp	r3, #15
 8000d78:	d809      	bhi.n	8000d8e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	6879      	ldr	r1, [r7, #4]
 8000d7e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000d82:	f000 f910 	bl	8000fa6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d86:	4a0a      	ldr	r2, [pc, #40]	; (8000db0 <HAL_InitTick+0x70>)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6013      	str	r3, [r2, #0]
 8000d8c:	e007      	b.n	8000d9e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	73fb      	strb	r3, [r7, #15]
 8000d92:	e004      	b.n	8000d9e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d94:	2301      	movs	r3, #1
 8000d96:	73fb      	strb	r3, [r7, #15]
 8000d98:	e001      	b.n	8000d9e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3710      	adds	r7, #16
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	20000008 	.word	0x20000008
 8000dac:	20000000 	.word	0x20000000
 8000db0:	20000004 	.word	0x20000004

08000db4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000db8:	4b05      	ldr	r3, [pc, #20]	; (8000dd0 <HAL_IncTick+0x1c>)
 8000dba:	681a      	ldr	r2, [r3, #0]
 8000dbc:	4b05      	ldr	r3, [pc, #20]	; (8000dd4 <HAL_IncTick+0x20>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4413      	add	r3, r2
 8000dc2:	4a03      	ldr	r2, [pc, #12]	; (8000dd0 <HAL_IncTick+0x1c>)
 8000dc4:	6013      	str	r3, [r2, #0]
}
 8000dc6:	bf00      	nop
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr
 8000dd0:	20001a14 	.word	0x20001a14
 8000dd4:	20000008 	.word	0x20000008

08000dd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  return uwTick;
 8000ddc:	4b03      	ldr	r3, [pc, #12]	; (8000dec <HAL_GetTick+0x14>)
 8000dde:	681b      	ldr	r3, [r3, #0]
}
 8000de0:	4618      	mov	r0, r3
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	20001a14 	.word	0x20001a14

08000df0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b085      	sub	sp, #20
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	f003 0307 	and.w	r3, r3, #7
 8000dfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e00:	4b0c      	ldr	r3, [pc, #48]	; (8000e34 <__NVIC_SetPriorityGrouping+0x44>)
 8000e02:	68db      	ldr	r3, [r3, #12]
 8000e04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e06:	68ba      	ldr	r2, [r7, #8]
 8000e08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e14:	68bb      	ldr	r3, [r7, #8]
 8000e16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e22:	4a04      	ldr	r2, [pc, #16]	; (8000e34 <__NVIC_SetPriorityGrouping+0x44>)
 8000e24:	68bb      	ldr	r3, [r7, #8]
 8000e26:	60d3      	str	r3, [r2, #12]
}
 8000e28:	bf00      	nop
 8000e2a:	3714      	adds	r7, #20
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr
 8000e34:	e000ed00 	.word	0xe000ed00

08000e38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e3c:	4b04      	ldr	r3, [pc, #16]	; (8000e50 <__NVIC_GetPriorityGrouping+0x18>)
 8000e3e:	68db      	ldr	r3, [r3, #12]
 8000e40:	0a1b      	lsrs	r3, r3, #8
 8000e42:	f003 0307 	and.w	r3, r3, #7
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr
 8000e50:	e000ed00 	.word	0xe000ed00

08000e54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b083      	sub	sp, #12
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	db0b      	blt.n	8000e7e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e66:	79fb      	ldrb	r3, [r7, #7]
 8000e68:	f003 021f 	and.w	r2, r3, #31
 8000e6c:	4907      	ldr	r1, [pc, #28]	; (8000e8c <__NVIC_EnableIRQ+0x38>)
 8000e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e72:	095b      	lsrs	r3, r3, #5
 8000e74:	2001      	movs	r0, #1
 8000e76:	fa00 f202 	lsl.w	r2, r0, r2
 8000e7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e7e:	bf00      	nop
 8000e80:	370c      	adds	r7, #12
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr
 8000e8a:	bf00      	nop
 8000e8c:	e000e100 	.word	0xe000e100

08000e90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b083      	sub	sp, #12
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	4603      	mov	r3, r0
 8000e98:	6039      	str	r1, [r7, #0]
 8000e9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	db0a      	blt.n	8000eba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	b2da      	uxtb	r2, r3
 8000ea8:	490c      	ldr	r1, [pc, #48]	; (8000edc <__NVIC_SetPriority+0x4c>)
 8000eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eae:	0112      	lsls	r2, r2, #4
 8000eb0:	b2d2      	uxtb	r2, r2
 8000eb2:	440b      	add	r3, r1
 8000eb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000eb8:	e00a      	b.n	8000ed0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	b2da      	uxtb	r2, r3
 8000ebe:	4908      	ldr	r1, [pc, #32]	; (8000ee0 <__NVIC_SetPriority+0x50>)
 8000ec0:	79fb      	ldrb	r3, [r7, #7]
 8000ec2:	f003 030f 	and.w	r3, r3, #15
 8000ec6:	3b04      	subs	r3, #4
 8000ec8:	0112      	lsls	r2, r2, #4
 8000eca:	b2d2      	uxtb	r2, r2
 8000ecc:	440b      	add	r3, r1
 8000ece:	761a      	strb	r2, [r3, #24]
}
 8000ed0:	bf00      	nop
 8000ed2:	370c      	adds	r7, #12
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr
 8000edc:	e000e100 	.word	0xe000e100
 8000ee0:	e000ed00 	.word	0xe000ed00

08000ee4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b089      	sub	sp, #36	; 0x24
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	60f8      	str	r0, [r7, #12]
 8000eec:	60b9      	str	r1, [r7, #8]
 8000eee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	f003 0307 	and.w	r3, r3, #7
 8000ef6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ef8:	69fb      	ldr	r3, [r7, #28]
 8000efa:	f1c3 0307 	rsb	r3, r3, #7
 8000efe:	2b04      	cmp	r3, #4
 8000f00:	bf28      	it	cs
 8000f02:	2304      	movcs	r3, #4
 8000f04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f06:	69fb      	ldr	r3, [r7, #28]
 8000f08:	3304      	adds	r3, #4
 8000f0a:	2b06      	cmp	r3, #6
 8000f0c:	d902      	bls.n	8000f14 <NVIC_EncodePriority+0x30>
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	3b03      	subs	r3, #3
 8000f12:	e000      	b.n	8000f16 <NVIC_EncodePriority+0x32>
 8000f14:	2300      	movs	r3, #0
 8000f16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f18:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f1c:	69bb      	ldr	r3, [r7, #24]
 8000f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f22:	43da      	mvns	r2, r3
 8000f24:	68bb      	ldr	r3, [r7, #8]
 8000f26:	401a      	ands	r2, r3
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f2c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	fa01 f303 	lsl.w	r3, r1, r3
 8000f36:	43d9      	mvns	r1, r3
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f3c:	4313      	orrs	r3, r2
         );
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3724      	adds	r7, #36	; 0x24
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
	...

08000f4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	3b01      	subs	r3, #1
 8000f58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f5c:	d301      	bcc.n	8000f62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f5e:	2301      	movs	r3, #1
 8000f60:	e00f      	b.n	8000f82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f62:	4a0a      	ldr	r2, [pc, #40]	; (8000f8c <SysTick_Config+0x40>)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	3b01      	subs	r3, #1
 8000f68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f6a:	210f      	movs	r1, #15
 8000f6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f70:	f7ff ff8e 	bl	8000e90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f74:	4b05      	ldr	r3, [pc, #20]	; (8000f8c <SysTick_Config+0x40>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f7a:	4b04      	ldr	r3, [pc, #16]	; (8000f8c <SysTick_Config+0x40>)
 8000f7c:	2207      	movs	r2, #7
 8000f7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f80:	2300      	movs	r3, #0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	e000e010 	.word	0xe000e010

08000f90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f98:	6878      	ldr	r0, [r7, #4]
 8000f9a:	f7ff ff29 	bl	8000df0 <__NVIC_SetPriorityGrouping>
}
 8000f9e:	bf00      	nop
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}

08000fa6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	b086      	sub	sp, #24
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	4603      	mov	r3, r0
 8000fae:	60b9      	str	r1, [r7, #8]
 8000fb0:	607a      	str	r2, [r7, #4]
 8000fb2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000fb4:	f7ff ff40 	bl	8000e38 <__NVIC_GetPriorityGrouping>
 8000fb8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fba:	687a      	ldr	r2, [r7, #4]
 8000fbc:	68b9      	ldr	r1, [r7, #8]
 8000fbe:	6978      	ldr	r0, [r7, #20]
 8000fc0:	f7ff ff90 	bl	8000ee4 <NVIC_EncodePriority>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fca:	4611      	mov	r1, r2
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff ff5f 	bl	8000e90 <__NVIC_SetPriority>
}
 8000fd2:	bf00      	nop
 8000fd4:	3718      	adds	r7, #24
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}

08000fda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	b082      	sub	sp, #8
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fe4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f7ff ff33 	bl	8000e54 <__NVIC_EnableIRQ>
}
 8000fee:	bf00      	nop
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ff6:	b580      	push	{r7, lr}
 8000ff8:	b082      	sub	sp, #8
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ffe:	6878      	ldr	r0, [r7, #4]
 8001000:	f7ff ffa4 	bl	8000f4c <SysTick_Config>
 8001004:	4603      	mov	r3, r0
}
 8001006:	4618      	mov	r0, r3
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
	...

08001010 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001010:	b480      	push	{r7}
 8001012:	b087      	sub	sp, #28
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800101a:	2300      	movs	r3, #0
 800101c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800101e:	e15a      	b.n	80012d6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	2101      	movs	r1, #1
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	fa01 f303 	lsl.w	r3, r1, r3
 800102c:	4013      	ands	r3, r2
 800102e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	2b00      	cmp	r3, #0
 8001034:	f000 814c 	beq.w	80012d0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	2b01      	cmp	r3, #1
 800103e:	d00b      	beq.n	8001058 <HAL_GPIO_Init+0x48>
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	2b02      	cmp	r3, #2
 8001046:	d007      	beq.n	8001058 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800104c:	2b11      	cmp	r3, #17
 800104e:	d003      	beq.n	8001058 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	2b12      	cmp	r3, #18
 8001056:	d130      	bne.n	80010ba <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	689b      	ldr	r3, [r3, #8]
 800105c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	005b      	lsls	r3, r3, #1
 8001062:	2203      	movs	r2, #3
 8001064:	fa02 f303 	lsl.w	r3, r2, r3
 8001068:	43db      	mvns	r3, r3
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	4013      	ands	r3, r2
 800106e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	68da      	ldr	r2, [r3, #12]
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	005b      	lsls	r3, r3, #1
 8001078:	fa02 f303 	lsl.w	r3, r2, r3
 800107c:	693a      	ldr	r2, [r7, #16]
 800107e:	4313      	orrs	r3, r2
 8001080:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	693a      	ldr	r2, [r7, #16]
 8001086:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800108e:	2201      	movs	r2, #1
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	fa02 f303 	lsl.w	r3, r2, r3
 8001096:	43db      	mvns	r3, r3
 8001098:	693a      	ldr	r2, [r7, #16]
 800109a:	4013      	ands	r3, r2
 800109c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	091b      	lsrs	r3, r3, #4
 80010a4:	f003 0201 	and.w	r2, r3, #1
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	693a      	ldr	r2, [r7, #16]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	68db      	ldr	r3, [r3, #12]
 80010be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	005b      	lsls	r3, r3, #1
 80010c4:	2203      	movs	r2, #3
 80010c6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ca:	43db      	mvns	r3, r3
 80010cc:	693a      	ldr	r2, [r7, #16]
 80010ce:	4013      	ands	r3, r2
 80010d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	689a      	ldr	r2, [r3, #8]
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	fa02 f303 	lsl.w	r3, r2, r3
 80010de:	693a      	ldr	r2, [r7, #16]
 80010e0:	4313      	orrs	r3, r2
 80010e2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	693a      	ldr	r2, [r7, #16]
 80010e8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	2b02      	cmp	r3, #2
 80010f0:	d003      	beq.n	80010fa <HAL_GPIO_Init+0xea>
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	2b12      	cmp	r3, #18
 80010f8:	d123      	bne.n	8001142 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	08da      	lsrs	r2, r3, #3
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3208      	adds	r2, #8
 8001102:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001106:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	f003 0307 	and.w	r3, r3, #7
 800110e:	009b      	lsls	r3, r3, #2
 8001110:	220f      	movs	r2, #15
 8001112:	fa02 f303 	lsl.w	r3, r2, r3
 8001116:	43db      	mvns	r3, r3
 8001118:	693a      	ldr	r2, [r7, #16]
 800111a:	4013      	ands	r3, r2
 800111c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	691a      	ldr	r2, [r3, #16]
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	f003 0307 	and.w	r3, r3, #7
 8001128:	009b      	lsls	r3, r3, #2
 800112a:	fa02 f303 	lsl.w	r3, r2, r3
 800112e:	693a      	ldr	r2, [r7, #16]
 8001130:	4313      	orrs	r3, r2
 8001132:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	08da      	lsrs	r2, r3, #3
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	3208      	adds	r2, #8
 800113c:	6939      	ldr	r1, [r7, #16]
 800113e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	005b      	lsls	r3, r3, #1
 800114c:	2203      	movs	r2, #3
 800114e:	fa02 f303 	lsl.w	r3, r2, r3
 8001152:	43db      	mvns	r3, r3
 8001154:	693a      	ldr	r2, [r7, #16]
 8001156:	4013      	ands	r3, r2
 8001158:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	f003 0203 	and.w	r2, r3, #3
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	005b      	lsls	r3, r3, #1
 8001166:	fa02 f303 	lsl.w	r3, r2, r3
 800116a:	693a      	ldr	r2, [r7, #16]
 800116c:	4313      	orrs	r3, r2
 800116e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800117e:	2b00      	cmp	r3, #0
 8001180:	f000 80a6 	beq.w	80012d0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001184:	4b5b      	ldr	r3, [pc, #364]	; (80012f4 <HAL_GPIO_Init+0x2e4>)
 8001186:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001188:	4a5a      	ldr	r2, [pc, #360]	; (80012f4 <HAL_GPIO_Init+0x2e4>)
 800118a:	f043 0301 	orr.w	r3, r3, #1
 800118e:	6613      	str	r3, [r2, #96]	; 0x60
 8001190:	4b58      	ldr	r3, [pc, #352]	; (80012f4 <HAL_GPIO_Init+0x2e4>)
 8001192:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001194:	f003 0301 	and.w	r3, r3, #1
 8001198:	60bb      	str	r3, [r7, #8]
 800119a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800119c:	4a56      	ldr	r2, [pc, #344]	; (80012f8 <HAL_GPIO_Init+0x2e8>)
 800119e:	697b      	ldr	r3, [r7, #20]
 80011a0:	089b      	lsrs	r3, r3, #2
 80011a2:	3302      	adds	r3, #2
 80011a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	f003 0303 	and.w	r3, r3, #3
 80011b0:	009b      	lsls	r3, r3, #2
 80011b2:	220f      	movs	r2, #15
 80011b4:	fa02 f303 	lsl.w	r3, r2, r3
 80011b8:	43db      	mvns	r3, r3
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	4013      	ands	r3, r2
 80011be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80011c6:	d01f      	beq.n	8001208 <HAL_GPIO_Init+0x1f8>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	4a4c      	ldr	r2, [pc, #304]	; (80012fc <HAL_GPIO_Init+0x2ec>)
 80011cc:	4293      	cmp	r3, r2
 80011ce:	d019      	beq.n	8001204 <HAL_GPIO_Init+0x1f4>
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	4a4b      	ldr	r2, [pc, #300]	; (8001300 <HAL_GPIO_Init+0x2f0>)
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d013      	beq.n	8001200 <HAL_GPIO_Init+0x1f0>
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	4a4a      	ldr	r2, [pc, #296]	; (8001304 <HAL_GPIO_Init+0x2f4>)
 80011dc:	4293      	cmp	r3, r2
 80011de:	d00d      	beq.n	80011fc <HAL_GPIO_Init+0x1ec>
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	4a49      	ldr	r2, [pc, #292]	; (8001308 <HAL_GPIO_Init+0x2f8>)
 80011e4:	4293      	cmp	r3, r2
 80011e6:	d007      	beq.n	80011f8 <HAL_GPIO_Init+0x1e8>
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	4a48      	ldr	r2, [pc, #288]	; (800130c <HAL_GPIO_Init+0x2fc>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d101      	bne.n	80011f4 <HAL_GPIO_Init+0x1e4>
 80011f0:	2305      	movs	r3, #5
 80011f2:	e00a      	b.n	800120a <HAL_GPIO_Init+0x1fa>
 80011f4:	2306      	movs	r3, #6
 80011f6:	e008      	b.n	800120a <HAL_GPIO_Init+0x1fa>
 80011f8:	2304      	movs	r3, #4
 80011fa:	e006      	b.n	800120a <HAL_GPIO_Init+0x1fa>
 80011fc:	2303      	movs	r3, #3
 80011fe:	e004      	b.n	800120a <HAL_GPIO_Init+0x1fa>
 8001200:	2302      	movs	r3, #2
 8001202:	e002      	b.n	800120a <HAL_GPIO_Init+0x1fa>
 8001204:	2301      	movs	r3, #1
 8001206:	e000      	b.n	800120a <HAL_GPIO_Init+0x1fa>
 8001208:	2300      	movs	r3, #0
 800120a:	697a      	ldr	r2, [r7, #20]
 800120c:	f002 0203 	and.w	r2, r2, #3
 8001210:	0092      	lsls	r2, r2, #2
 8001212:	4093      	lsls	r3, r2
 8001214:	693a      	ldr	r2, [r7, #16]
 8001216:	4313      	orrs	r3, r2
 8001218:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800121a:	4937      	ldr	r1, [pc, #220]	; (80012f8 <HAL_GPIO_Init+0x2e8>)
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	089b      	lsrs	r3, r3, #2
 8001220:	3302      	adds	r3, #2
 8001222:	693a      	ldr	r2, [r7, #16]
 8001224:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001228:	4b39      	ldr	r3, [pc, #228]	; (8001310 <HAL_GPIO_Init+0x300>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	43db      	mvns	r3, r3
 8001232:	693a      	ldr	r2, [r7, #16]
 8001234:	4013      	ands	r3, r2
 8001236:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001240:	2b00      	cmp	r3, #0
 8001242:	d003      	beq.n	800124c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001244:	693a      	ldr	r2, [r7, #16]
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	4313      	orrs	r3, r2
 800124a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800124c:	4a30      	ldr	r2, [pc, #192]	; (8001310 <HAL_GPIO_Init+0x300>)
 800124e:	693b      	ldr	r3, [r7, #16]
 8001250:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001252:	4b2f      	ldr	r3, [pc, #188]	; (8001310 <HAL_GPIO_Init+0x300>)
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	43db      	mvns	r3, r3
 800125c:	693a      	ldr	r2, [r7, #16]
 800125e:	4013      	ands	r3, r2
 8001260:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800126a:	2b00      	cmp	r3, #0
 800126c:	d003      	beq.n	8001276 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800126e:	693a      	ldr	r2, [r7, #16]
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	4313      	orrs	r3, r2
 8001274:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001276:	4a26      	ldr	r2, [pc, #152]	; (8001310 <HAL_GPIO_Init+0x300>)
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800127c:	4b24      	ldr	r3, [pc, #144]	; (8001310 <HAL_GPIO_Init+0x300>)
 800127e:	689b      	ldr	r3, [r3, #8]
 8001280:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	43db      	mvns	r3, r3
 8001286:	693a      	ldr	r2, [r7, #16]
 8001288:	4013      	ands	r3, r2
 800128a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001294:	2b00      	cmp	r3, #0
 8001296:	d003      	beq.n	80012a0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001298:	693a      	ldr	r2, [r7, #16]
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	4313      	orrs	r3, r2
 800129e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80012a0:	4a1b      	ldr	r2, [pc, #108]	; (8001310 <HAL_GPIO_Init+0x300>)
 80012a2:	693b      	ldr	r3, [r7, #16]
 80012a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80012a6:	4b1a      	ldr	r3, [pc, #104]	; (8001310 <HAL_GPIO_Init+0x300>)
 80012a8:	68db      	ldr	r3, [r3, #12]
 80012aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	43db      	mvns	r3, r3
 80012b0:	693a      	ldr	r2, [r7, #16]
 80012b2:	4013      	ands	r3, r2
 80012b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d003      	beq.n	80012ca <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80012c2:	693a      	ldr	r2, [r7, #16]
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	4313      	orrs	r3, r2
 80012c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80012ca:	4a11      	ldr	r2, [pc, #68]	; (8001310 <HAL_GPIO_Init+0x300>)
 80012cc:	693b      	ldr	r3, [r7, #16]
 80012ce:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	3301      	adds	r3, #1
 80012d4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	fa22 f303 	lsr.w	r3, r2, r3
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	f47f ae9d 	bne.w	8001020 <HAL_GPIO_Init+0x10>
  }
}
 80012e6:	bf00      	nop
 80012e8:	371c      	adds	r7, #28
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	40021000 	.word	0x40021000
 80012f8:	40010000 	.word	0x40010000
 80012fc:	48000400 	.word	0x48000400
 8001300:	48000800 	.word	0x48000800
 8001304:	48000c00 	.word	0x48000c00
 8001308:	48001000 	.word	0x48001000
 800130c:	48001400 	.word	0x48001400
 8001310:	40010400 	.word	0x40010400

08001314 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001314:	b480      	push	{r7}
 8001316:	b085      	sub	sp, #20
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	460b      	mov	r3, r1
 800131e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	691a      	ldr	r2, [r3, #16]
 8001324:	887b      	ldrh	r3, [r7, #2]
 8001326:	4013      	ands	r3, r2
 8001328:	2b00      	cmp	r3, #0
 800132a:	d002      	beq.n	8001332 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800132c:	2301      	movs	r3, #1
 800132e:	73fb      	strb	r3, [r7, #15]
 8001330:	e001      	b.n	8001336 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001332:	2300      	movs	r3, #0
 8001334:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001336:	7bfb      	ldrb	r3, [r7, #15]
}
 8001338:	4618      	mov	r0, r3
 800133a:	3714      	adds	r7, #20
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr

08001344 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	460b      	mov	r3, r1
 800134e:	807b      	strh	r3, [r7, #2]
 8001350:	4613      	mov	r3, r2
 8001352:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001354:	787b      	ldrb	r3, [r7, #1]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d003      	beq.n	8001362 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800135a:	887a      	ldrh	r2, [r7, #2]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001360:	e002      	b.n	8001368 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001362:	887a      	ldrh	r2, [r7, #2]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001368:	bf00      	nop
 800136a:	370c      	adds	r7, #12
 800136c:	46bd      	mov	sp, r7
 800136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001372:	4770      	bx	lr

08001374 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800137e:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001380:	695a      	ldr	r2, [r3, #20]
 8001382:	88fb      	ldrh	r3, [r7, #6]
 8001384:	4013      	ands	r3, r2
 8001386:	2b00      	cmp	r3, #0
 8001388:	d006      	beq.n	8001398 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800138a:	4a05      	ldr	r2, [pc, #20]	; (80013a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800138c:	88fb      	ldrh	r3, [r7, #6]
 800138e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001390:	88fb      	ldrh	r3, [r7, #6]
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff fb96 	bl	8000ac4 <HAL_GPIO_EXTI_Callback>
  }
}
 8001398:	bf00      	nop
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	40010400 	.word	0x40010400

080013a4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b085      	sub	sp, #20
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d141      	bne.n	8001436 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80013b2:	4b4b      	ldr	r3, [pc, #300]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80013ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80013be:	d131      	bne.n	8001424 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80013c0:	4b47      	ldr	r3, [pc, #284]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80013c6:	4a46      	ldr	r2, [pc, #280]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80013cc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80013d0:	4b43      	ldr	r3, [pc, #268]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80013d8:	4a41      	ldr	r2, [pc, #260]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80013de:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80013e0:	4b40      	ldr	r3, [pc, #256]	; (80014e4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2232      	movs	r2, #50	; 0x32
 80013e6:	fb02 f303 	mul.w	r3, r2, r3
 80013ea:	4a3f      	ldr	r2, [pc, #252]	; (80014e8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80013ec:	fba2 2303 	umull	r2, r3, r2, r3
 80013f0:	0c9b      	lsrs	r3, r3, #18
 80013f2:	3301      	adds	r3, #1
 80013f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80013f6:	e002      	b.n	80013fe <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	3b01      	subs	r3, #1
 80013fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80013fe:	4b38      	ldr	r3, [pc, #224]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001400:	695b      	ldr	r3, [r3, #20]
 8001402:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001406:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800140a:	d102      	bne.n	8001412 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d1f2      	bne.n	80013f8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001412:	4b33      	ldr	r3, [pc, #204]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001414:	695b      	ldr	r3, [r3, #20]
 8001416:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800141a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800141e:	d158      	bne.n	80014d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001420:	2303      	movs	r3, #3
 8001422:	e057      	b.n	80014d4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001424:	4b2e      	ldr	r3, [pc, #184]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001426:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800142a:	4a2d      	ldr	r2, [pc, #180]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800142c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001430:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001434:	e04d      	b.n	80014d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800143c:	d141      	bne.n	80014c2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800143e:	4b28      	ldr	r3, [pc, #160]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001446:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800144a:	d131      	bne.n	80014b0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800144c:	4b24      	ldr	r3, [pc, #144]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800144e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001452:	4a23      	ldr	r2, [pc, #140]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001454:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001458:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800145c:	4b20      	ldr	r3, [pc, #128]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001464:	4a1e      	ldr	r2, [pc, #120]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001466:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800146a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800146c:	4b1d      	ldr	r3, [pc, #116]	; (80014e4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	2232      	movs	r2, #50	; 0x32
 8001472:	fb02 f303 	mul.w	r3, r2, r3
 8001476:	4a1c      	ldr	r2, [pc, #112]	; (80014e8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001478:	fba2 2303 	umull	r2, r3, r2, r3
 800147c:	0c9b      	lsrs	r3, r3, #18
 800147e:	3301      	adds	r3, #1
 8001480:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001482:	e002      	b.n	800148a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	3b01      	subs	r3, #1
 8001488:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800148a:	4b15      	ldr	r3, [pc, #84]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800148c:	695b      	ldr	r3, [r3, #20]
 800148e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001492:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001496:	d102      	bne.n	800149e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d1f2      	bne.n	8001484 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800149e:	4b10      	ldr	r3, [pc, #64]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014a0:	695b      	ldr	r3, [r3, #20]
 80014a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014aa:	d112      	bne.n	80014d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80014ac:	2303      	movs	r3, #3
 80014ae:	e011      	b.n	80014d4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80014b0:	4b0b      	ldr	r3, [pc, #44]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80014b6:	4a0a      	ldr	r2, [pc, #40]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014bc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80014c0:	e007      	b.n	80014d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80014c2:	4b07      	ldr	r3, [pc, #28]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80014ca:	4a05      	ldr	r2, [pc, #20]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014cc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80014d0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80014d2:	2300      	movs	r3, #0
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3714      	adds	r7, #20
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr
 80014e0:	40007000 	.word	0x40007000
 80014e4:	20000000 	.word	0x20000000
 80014e8:	431bde83 	.word	0x431bde83

080014ec <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80014f0:	4b05      	ldr	r3, [pc, #20]	; (8001508 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80014f2:	689b      	ldr	r3, [r3, #8]
 80014f4:	4a04      	ldr	r2, [pc, #16]	; (8001508 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80014f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014fa:	6093      	str	r3, [r2, #8]
}
 80014fc:	bf00      	nop
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	40007000 	.word	0x40007000

0800150c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b088      	sub	sp, #32
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d101      	bne.n	800151e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e308      	b.n	8001b30 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f003 0301 	and.w	r3, r3, #1
 8001526:	2b00      	cmp	r3, #0
 8001528:	d075      	beq.n	8001616 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800152a:	4ba3      	ldr	r3, [pc, #652]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	f003 030c 	and.w	r3, r3, #12
 8001532:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001534:	4ba0      	ldr	r3, [pc, #640]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 8001536:	68db      	ldr	r3, [r3, #12]
 8001538:	f003 0303 	and.w	r3, r3, #3
 800153c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800153e:	69bb      	ldr	r3, [r7, #24]
 8001540:	2b0c      	cmp	r3, #12
 8001542:	d102      	bne.n	800154a <HAL_RCC_OscConfig+0x3e>
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	2b03      	cmp	r3, #3
 8001548:	d002      	beq.n	8001550 <HAL_RCC_OscConfig+0x44>
 800154a:	69bb      	ldr	r3, [r7, #24]
 800154c:	2b08      	cmp	r3, #8
 800154e:	d10b      	bne.n	8001568 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001550:	4b99      	ldr	r3, [pc, #612]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001558:	2b00      	cmp	r3, #0
 800155a:	d05b      	beq.n	8001614 <HAL_RCC_OscConfig+0x108>
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d157      	bne.n	8001614 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001564:	2301      	movs	r3, #1
 8001566:	e2e3      	b.n	8001b30 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001570:	d106      	bne.n	8001580 <HAL_RCC_OscConfig+0x74>
 8001572:	4b91      	ldr	r3, [pc, #580]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a90      	ldr	r2, [pc, #576]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 8001578:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800157c:	6013      	str	r3, [r2, #0]
 800157e:	e01d      	b.n	80015bc <HAL_RCC_OscConfig+0xb0>
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001588:	d10c      	bne.n	80015a4 <HAL_RCC_OscConfig+0x98>
 800158a:	4b8b      	ldr	r3, [pc, #556]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4a8a      	ldr	r2, [pc, #552]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 8001590:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001594:	6013      	str	r3, [r2, #0]
 8001596:	4b88      	ldr	r3, [pc, #544]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4a87      	ldr	r2, [pc, #540]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 800159c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015a0:	6013      	str	r3, [r2, #0]
 80015a2:	e00b      	b.n	80015bc <HAL_RCC_OscConfig+0xb0>
 80015a4:	4b84      	ldr	r3, [pc, #528]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a83      	ldr	r2, [pc, #524]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 80015aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015ae:	6013      	str	r3, [r2, #0]
 80015b0:	4b81      	ldr	r3, [pc, #516]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a80      	ldr	r2, [pc, #512]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 80015b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d013      	beq.n	80015ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c4:	f7ff fc08 	bl	8000dd8 <HAL_GetTick>
 80015c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015ca:	e008      	b.n	80015de <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015cc:	f7ff fc04 	bl	8000dd8 <HAL_GetTick>
 80015d0:	4602      	mov	r2, r0
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	2b64      	cmp	r3, #100	; 0x64
 80015d8:	d901      	bls.n	80015de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80015da:	2303      	movs	r3, #3
 80015dc:	e2a8      	b.n	8001b30 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015de:	4b76      	ldr	r3, [pc, #472]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d0f0      	beq.n	80015cc <HAL_RCC_OscConfig+0xc0>
 80015ea:	e014      	b.n	8001616 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015ec:	f7ff fbf4 	bl	8000dd8 <HAL_GetTick>
 80015f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015f2:	e008      	b.n	8001606 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015f4:	f7ff fbf0 	bl	8000dd8 <HAL_GetTick>
 80015f8:	4602      	mov	r2, r0
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	1ad3      	subs	r3, r2, r3
 80015fe:	2b64      	cmp	r3, #100	; 0x64
 8001600:	d901      	bls.n	8001606 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001602:	2303      	movs	r3, #3
 8001604:	e294      	b.n	8001b30 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001606:	4b6c      	ldr	r3, [pc, #432]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800160e:	2b00      	cmp	r3, #0
 8001610:	d1f0      	bne.n	80015f4 <HAL_RCC_OscConfig+0xe8>
 8001612:	e000      	b.n	8001616 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001614:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f003 0302 	and.w	r3, r3, #2
 800161e:	2b00      	cmp	r3, #0
 8001620:	d075      	beq.n	800170e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001622:	4b65      	ldr	r3, [pc, #404]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	f003 030c 	and.w	r3, r3, #12
 800162a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800162c:	4b62      	ldr	r3, [pc, #392]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	f003 0303 	and.w	r3, r3, #3
 8001634:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001636:	69bb      	ldr	r3, [r7, #24]
 8001638:	2b0c      	cmp	r3, #12
 800163a:	d102      	bne.n	8001642 <HAL_RCC_OscConfig+0x136>
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	2b02      	cmp	r3, #2
 8001640:	d002      	beq.n	8001648 <HAL_RCC_OscConfig+0x13c>
 8001642:	69bb      	ldr	r3, [r7, #24]
 8001644:	2b04      	cmp	r3, #4
 8001646:	d11f      	bne.n	8001688 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001648:	4b5b      	ldr	r3, [pc, #364]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001650:	2b00      	cmp	r3, #0
 8001652:	d005      	beq.n	8001660 <HAL_RCC_OscConfig+0x154>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	68db      	ldr	r3, [r3, #12]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d101      	bne.n	8001660 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800165c:	2301      	movs	r3, #1
 800165e:	e267      	b.n	8001b30 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001660:	4b55      	ldr	r3, [pc, #340]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	691b      	ldr	r3, [r3, #16]
 800166c:	061b      	lsls	r3, r3, #24
 800166e:	4952      	ldr	r1, [pc, #328]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 8001670:	4313      	orrs	r3, r2
 8001672:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001674:	4b51      	ldr	r3, [pc, #324]	; (80017bc <HAL_RCC_OscConfig+0x2b0>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4618      	mov	r0, r3
 800167a:	f7ff fb61 	bl	8000d40 <HAL_InitTick>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d043      	beq.n	800170c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001684:	2301      	movs	r3, #1
 8001686:	e253      	b.n	8001b30 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d023      	beq.n	80016d8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001690:	4b49      	ldr	r3, [pc, #292]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a48      	ldr	r2, [pc, #288]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 8001696:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800169a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800169c:	f7ff fb9c 	bl	8000dd8 <HAL_GetTick>
 80016a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016a2:	e008      	b.n	80016b6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016a4:	f7ff fb98 	bl	8000dd8 <HAL_GetTick>
 80016a8:	4602      	mov	r2, r0
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	d901      	bls.n	80016b6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80016b2:	2303      	movs	r3, #3
 80016b4:	e23c      	b.n	8001b30 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016b6:	4b40      	ldr	r3, [pc, #256]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d0f0      	beq.n	80016a4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016c2:	4b3d      	ldr	r3, [pc, #244]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	691b      	ldr	r3, [r3, #16]
 80016ce:	061b      	lsls	r3, r3, #24
 80016d0:	4939      	ldr	r1, [pc, #228]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 80016d2:	4313      	orrs	r3, r2
 80016d4:	604b      	str	r3, [r1, #4]
 80016d6:	e01a      	b.n	800170e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016d8:	4b37      	ldr	r3, [pc, #220]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a36      	ldr	r2, [pc, #216]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 80016de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80016e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016e4:	f7ff fb78 	bl	8000dd8 <HAL_GetTick>
 80016e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016ea:	e008      	b.n	80016fe <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016ec:	f7ff fb74 	bl	8000dd8 <HAL_GetTick>
 80016f0:	4602      	mov	r2, r0
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	2b02      	cmp	r3, #2
 80016f8:	d901      	bls.n	80016fe <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80016fa:	2303      	movs	r3, #3
 80016fc:	e218      	b.n	8001b30 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016fe:	4b2e      	ldr	r3, [pc, #184]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001706:	2b00      	cmp	r3, #0
 8001708:	d1f0      	bne.n	80016ec <HAL_RCC_OscConfig+0x1e0>
 800170a:	e000      	b.n	800170e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800170c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f003 0308 	and.w	r3, r3, #8
 8001716:	2b00      	cmp	r3, #0
 8001718:	d03c      	beq.n	8001794 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	695b      	ldr	r3, [r3, #20]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d01c      	beq.n	800175c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001722:	4b25      	ldr	r3, [pc, #148]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 8001724:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001728:	4a23      	ldr	r2, [pc, #140]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 800172a:	f043 0301 	orr.w	r3, r3, #1
 800172e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001732:	f7ff fb51 	bl	8000dd8 <HAL_GetTick>
 8001736:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001738:	e008      	b.n	800174c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800173a:	f7ff fb4d 	bl	8000dd8 <HAL_GetTick>
 800173e:	4602      	mov	r2, r0
 8001740:	693b      	ldr	r3, [r7, #16]
 8001742:	1ad3      	subs	r3, r2, r3
 8001744:	2b02      	cmp	r3, #2
 8001746:	d901      	bls.n	800174c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001748:	2303      	movs	r3, #3
 800174a:	e1f1      	b.n	8001b30 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800174c:	4b1a      	ldr	r3, [pc, #104]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 800174e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001752:	f003 0302 	and.w	r3, r3, #2
 8001756:	2b00      	cmp	r3, #0
 8001758:	d0ef      	beq.n	800173a <HAL_RCC_OscConfig+0x22e>
 800175a:	e01b      	b.n	8001794 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800175c:	4b16      	ldr	r3, [pc, #88]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 800175e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001762:	4a15      	ldr	r2, [pc, #84]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 8001764:	f023 0301 	bic.w	r3, r3, #1
 8001768:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800176c:	f7ff fb34 	bl	8000dd8 <HAL_GetTick>
 8001770:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001772:	e008      	b.n	8001786 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001774:	f7ff fb30 	bl	8000dd8 <HAL_GetTick>
 8001778:	4602      	mov	r2, r0
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	2b02      	cmp	r3, #2
 8001780:	d901      	bls.n	8001786 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8001782:	2303      	movs	r3, #3
 8001784:	e1d4      	b.n	8001b30 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001786:	4b0c      	ldr	r3, [pc, #48]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 8001788:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800178c:	f003 0302 	and.w	r3, r3, #2
 8001790:	2b00      	cmp	r3, #0
 8001792:	d1ef      	bne.n	8001774 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f003 0304 	and.w	r3, r3, #4
 800179c:	2b00      	cmp	r3, #0
 800179e:	f000 80ab 	beq.w	80018f8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017a2:	2300      	movs	r3, #0
 80017a4:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80017a6:	4b04      	ldr	r3, [pc, #16]	; (80017b8 <HAL_RCC_OscConfig+0x2ac>)
 80017a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d106      	bne.n	80017c0 <HAL_RCC_OscConfig+0x2b4>
 80017b2:	2301      	movs	r3, #1
 80017b4:	e005      	b.n	80017c2 <HAL_RCC_OscConfig+0x2b6>
 80017b6:	bf00      	nop
 80017b8:	40021000 	.word	0x40021000
 80017bc:	20000004 	.word	0x20000004
 80017c0:	2300      	movs	r3, #0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d00d      	beq.n	80017e2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017c6:	4baf      	ldr	r3, [pc, #700]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 80017c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017ca:	4aae      	ldr	r2, [pc, #696]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 80017cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017d0:	6593      	str	r3, [r2, #88]	; 0x58
 80017d2:	4bac      	ldr	r3, [pc, #688]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 80017d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80017de:	2301      	movs	r3, #1
 80017e0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017e2:	4ba9      	ldr	r3, [pc, #676]	; (8001a88 <HAL_RCC_OscConfig+0x57c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d118      	bne.n	8001820 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80017ee:	4ba6      	ldr	r3, [pc, #664]	; (8001a88 <HAL_RCC_OscConfig+0x57c>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4aa5      	ldr	r2, [pc, #660]	; (8001a88 <HAL_RCC_OscConfig+0x57c>)
 80017f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017fa:	f7ff faed 	bl	8000dd8 <HAL_GetTick>
 80017fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001800:	e008      	b.n	8001814 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001802:	f7ff fae9 	bl	8000dd8 <HAL_GetTick>
 8001806:	4602      	mov	r2, r0
 8001808:	693b      	ldr	r3, [r7, #16]
 800180a:	1ad3      	subs	r3, r2, r3
 800180c:	2b02      	cmp	r3, #2
 800180e:	d901      	bls.n	8001814 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001810:	2303      	movs	r3, #3
 8001812:	e18d      	b.n	8001b30 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001814:	4b9c      	ldr	r3, [pc, #624]	; (8001a88 <HAL_RCC_OscConfig+0x57c>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800181c:	2b00      	cmp	r3, #0
 800181e:	d0f0      	beq.n	8001802 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	2b01      	cmp	r3, #1
 8001826:	d108      	bne.n	800183a <HAL_RCC_OscConfig+0x32e>
 8001828:	4b96      	ldr	r3, [pc, #600]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 800182a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800182e:	4a95      	ldr	r2, [pc, #596]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 8001830:	f043 0301 	orr.w	r3, r3, #1
 8001834:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001838:	e024      	b.n	8001884 <HAL_RCC_OscConfig+0x378>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	2b05      	cmp	r3, #5
 8001840:	d110      	bne.n	8001864 <HAL_RCC_OscConfig+0x358>
 8001842:	4b90      	ldr	r3, [pc, #576]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 8001844:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001848:	4a8e      	ldr	r2, [pc, #568]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 800184a:	f043 0304 	orr.w	r3, r3, #4
 800184e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001852:	4b8c      	ldr	r3, [pc, #560]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 8001854:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001858:	4a8a      	ldr	r2, [pc, #552]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 800185a:	f043 0301 	orr.w	r3, r3, #1
 800185e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001862:	e00f      	b.n	8001884 <HAL_RCC_OscConfig+0x378>
 8001864:	4b87      	ldr	r3, [pc, #540]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 8001866:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800186a:	4a86      	ldr	r2, [pc, #536]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 800186c:	f023 0301 	bic.w	r3, r3, #1
 8001870:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001874:	4b83      	ldr	r3, [pc, #524]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 8001876:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800187a:	4a82      	ldr	r2, [pc, #520]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 800187c:	f023 0304 	bic.w	r3, r3, #4
 8001880:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d016      	beq.n	80018ba <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800188c:	f7ff faa4 	bl	8000dd8 <HAL_GetTick>
 8001890:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001892:	e00a      	b.n	80018aa <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001894:	f7ff faa0 	bl	8000dd8 <HAL_GetTick>
 8001898:	4602      	mov	r2, r0
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	f241 3288 	movw	r2, #5000	; 0x1388
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d901      	bls.n	80018aa <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80018a6:	2303      	movs	r3, #3
 80018a8:	e142      	b.n	8001b30 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80018aa:	4b76      	ldr	r3, [pc, #472]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 80018ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018b0:	f003 0302 	and.w	r3, r3, #2
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d0ed      	beq.n	8001894 <HAL_RCC_OscConfig+0x388>
 80018b8:	e015      	b.n	80018e6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018ba:	f7ff fa8d 	bl	8000dd8 <HAL_GetTick>
 80018be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80018c0:	e00a      	b.n	80018d8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018c2:	f7ff fa89 	bl	8000dd8 <HAL_GetTick>
 80018c6:	4602      	mov	r2, r0
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d901      	bls.n	80018d8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80018d4:	2303      	movs	r3, #3
 80018d6:	e12b      	b.n	8001b30 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80018d8:	4b6a      	ldr	r3, [pc, #424]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 80018da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018de:	f003 0302 	and.w	r3, r3, #2
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d1ed      	bne.n	80018c2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80018e6:	7ffb      	ldrb	r3, [r7, #31]
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	d105      	bne.n	80018f8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018ec:	4b65      	ldr	r3, [pc, #404]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 80018ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018f0:	4a64      	ldr	r2, [pc, #400]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 80018f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018f6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f003 0320 	and.w	r3, r3, #32
 8001900:	2b00      	cmp	r3, #0
 8001902:	d03c      	beq.n	800197e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	699b      	ldr	r3, [r3, #24]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d01c      	beq.n	8001946 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800190c:	4b5d      	ldr	r3, [pc, #372]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 800190e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001912:	4a5c      	ldr	r2, [pc, #368]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 8001914:	f043 0301 	orr.w	r3, r3, #1
 8001918:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800191c:	f7ff fa5c 	bl	8000dd8 <HAL_GetTick>
 8001920:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001922:	e008      	b.n	8001936 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001924:	f7ff fa58 	bl	8000dd8 <HAL_GetTick>
 8001928:	4602      	mov	r2, r0
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	2b02      	cmp	r3, #2
 8001930:	d901      	bls.n	8001936 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001932:	2303      	movs	r3, #3
 8001934:	e0fc      	b.n	8001b30 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001936:	4b53      	ldr	r3, [pc, #332]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 8001938:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800193c:	f003 0302 	and.w	r3, r3, #2
 8001940:	2b00      	cmp	r3, #0
 8001942:	d0ef      	beq.n	8001924 <HAL_RCC_OscConfig+0x418>
 8001944:	e01b      	b.n	800197e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001946:	4b4f      	ldr	r3, [pc, #316]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 8001948:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800194c:	4a4d      	ldr	r2, [pc, #308]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 800194e:	f023 0301 	bic.w	r3, r3, #1
 8001952:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001956:	f7ff fa3f 	bl	8000dd8 <HAL_GetTick>
 800195a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800195c:	e008      	b.n	8001970 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800195e:	f7ff fa3b 	bl	8000dd8 <HAL_GetTick>
 8001962:	4602      	mov	r2, r0
 8001964:	693b      	ldr	r3, [r7, #16]
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	2b02      	cmp	r3, #2
 800196a:	d901      	bls.n	8001970 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800196c:	2303      	movs	r3, #3
 800196e:	e0df      	b.n	8001b30 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001970:	4b44      	ldr	r3, [pc, #272]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 8001972:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001976:	f003 0302 	and.w	r3, r3, #2
 800197a:	2b00      	cmp	r3, #0
 800197c:	d1ef      	bne.n	800195e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	69db      	ldr	r3, [r3, #28]
 8001982:	2b00      	cmp	r3, #0
 8001984:	f000 80d3 	beq.w	8001b2e <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001988:	4b3e      	ldr	r3, [pc, #248]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	f003 030c 	and.w	r3, r3, #12
 8001990:	2b0c      	cmp	r3, #12
 8001992:	f000 808d 	beq.w	8001ab0 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	69db      	ldr	r3, [r3, #28]
 800199a:	2b02      	cmp	r3, #2
 800199c:	d15a      	bne.n	8001a54 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800199e:	4b39      	ldr	r3, [pc, #228]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a38      	ldr	r2, [pc, #224]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 80019a4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80019a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019aa:	f7ff fa15 	bl	8000dd8 <HAL_GetTick>
 80019ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019b0:	e008      	b.n	80019c4 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019b2:	f7ff fa11 	bl	8000dd8 <HAL_GetTick>
 80019b6:	4602      	mov	r2, r0
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	1ad3      	subs	r3, r2, r3
 80019bc:	2b02      	cmp	r3, #2
 80019be:	d901      	bls.n	80019c4 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 80019c0:	2303      	movs	r3, #3
 80019c2:	e0b5      	b.n	8001b30 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019c4:	4b2f      	ldr	r3, [pc, #188]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d1f0      	bne.n	80019b2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019d0:	4b2c      	ldr	r3, [pc, #176]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 80019d2:	68da      	ldr	r2, [r3, #12]
 80019d4:	4b2d      	ldr	r3, [pc, #180]	; (8001a8c <HAL_RCC_OscConfig+0x580>)
 80019d6:	4013      	ands	r3, r2
 80019d8:	687a      	ldr	r2, [r7, #4]
 80019da:	6a11      	ldr	r1, [r2, #32]
 80019dc:	687a      	ldr	r2, [r7, #4]
 80019de:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80019e0:	3a01      	subs	r2, #1
 80019e2:	0112      	lsls	r2, r2, #4
 80019e4:	4311      	orrs	r1, r2
 80019e6:	687a      	ldr	r2, [r7, #4]
 80019e8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80019ea:	0212      	lsls	r2, r2, #8
 80019ec:	4311      	orrs	r1, r2
 80019ee:	687a      	ldr	r2, [r7, #4]
 80019f0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80019f2:	0852      	lsrs	r2, r2, #1
 80019f4:	3a01      	subs	r2, #1
 80019f6:	0552      	lsls	r2, r2, #21
 80019f8:	4311      	orrs	r1, r2
 80019fa:	687a      	ldr	r2, [r7, #4]
 80019fc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80019fe:	0852      	lsrs	r2, r2, #1
 8001a00:	3a01      	subs	r2, #1
 8001a02:	0652      	lsls	r2, r2, #25
 8001a04:	4311      	orrs	r1, r2
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001a0a:	06d2      	lsls	r2, r2, #27
 8001a0c:	430a      	orrs	r2, r1
 8001a0e:	491d      	ldr	r1, [pc, #116]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 8001a10:	4313      	orrs	r3, r2
 8001a12:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a14:	4b1b      	ldr	r3, [pc, #108]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a1a      	ldr	r2, [pc, #104]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 8001a1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a1e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a20:	4b18      	ldr	r3, [pc, #96]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	4a17      	ldr	r2, [pc, #92]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 8001a26:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a2a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a2c:	f7ff f9d4 	bl	8000dd8 <HAL_GetTick>
 8001a30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a32:	e008      	b.n	8001a46 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a34:	f7ff f9d0 	bl	8000dd8 <HAL_GetTick>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	2b02      	cmp	r3, #2
 8001a40:	d901      	bls.n	8001a46 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e074      	b.n	8001b30 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a46:	4b0f      	ldr	r3, [pc, #60]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d0f0      	beq.n	8001a34 <HAL_RCC_OscConfig+0x528>
 8001a52:	e06c      	b.n	8001b2e <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a54:	4b0b      	ldr	r3, [pc, #44]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a0a      	ldr	r2, [pc, #40]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 8001a5a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001a5e:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001a60:	4b08      	ldr	r3, [pc, #32]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	4a07      	ldr	r2, [pc, #28]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 8001a66:	f023 0303 	bic.w	r3, r3, #3
 8001a6a:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001a6c:	4b05      	ldr	r3, [pc, #20]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 8001a6e:	68db      	ldr	r3, [r3, #12]
 8001a70:	4a04      	ldr	r2, [pc, #16]	; (8001a84 <HAL_RCC_OscConfig+0x578>)
 8001a72:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001a76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a7a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a7c:	f7ff f9ac 	bl	8000dd8 <HAL_GetTick>
 8001a80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a82:	e00e      	b.n	8001aa2 <HAL_RCC_OscConfig+0x596>
 8001a84:	40021000 	.word	0x40021000
 8001a88:	40007000 	.word	0x40007000
 8001a8c:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a90:	f7ff f9a2 	bl	8000dd8 <HAL_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	2b02      	cmp	r3, #2
 8001a9c:	d901      	bls.n	8001aa2 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	e046      	b.n	8001b30 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001aa2:	4b25      	ldr	r3, [pc, #148]	; (8001b38 <HAL_RCC_OscConfig+0x62c>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d1f0      	bne.n	8001a90 <HAL_RCC_OscConfig+0x584>
 8001aae:	e03e      	b.n	8001b2e <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	69db      	ldr	r3, [r3, #28]
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d101      	bne.n	8001abc <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	e039      	b.n	8001b30 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001abc:	4b1e      	ldr	r3, [pc, #120]	; (8001b38 <HAL_RCC_OscConfig+0x62c>)
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	f003 0203 	and.w	r2, r3, #3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6a1b      	ldr	r3, [r3, #32]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d12c      	bne.n	8001b2a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ada:	3b01      	subs	r3, #1
 8001adc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d123      	bne.n	8001b2a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aec:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d11b      	bne.n	8001b2a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001afc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001afe:	429a      	cmp	r2, r3
 8001b00:	d113      	bne.n	8001b2a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0c:	085b      	lsrs	r3, r3, #1
 8001b0e:	3b01      	subs	r3, #1
 8001b10:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d109      	bne.n	8001b2a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b20:	085b      	lsrs	r3, r3, #1
 8001b22:	3b01      	subs	r3, #1
 8001b24:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d001      	beq.n	8001b2e <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e000      	b.n	8001b30 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8001b2e:	2300      	movs	r3, #0
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3720      	adds	r7, #32
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	40021000 	.word	0x40021000

08001b3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b086      	sub	sp, #24
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001b46:	2300      	movs	r3, #0
 8001b48:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d101      	bne.n	8001b54 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	e11e      	b.n	8001d92 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b54:	4b91      	ldr	r3, [pc, #580]	; (8001d9c <HAL_RCC_ClockConfig+0x260>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f003 030f 	and.w	r3, r3, #15
 8001b5c:	683a      	ldr	r2, [r7, #0]
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	d910      	bls.n	8001b84 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b62:	4b8e      	ldr	r3, [pc, #568]	; (8001d9c <HAL_RCC_ClockConfig+0x260>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f023 020f 	bic.w	r2, r3, #15
 8001b6a:	498c      	ldr	r1, [pc, #560]	; (8001d9c <HAL_RCC_ClockConfig+0x260>)
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b72:	4b8a      	ldr	r3, [pc, #552]	; (8001d9c <HAL_RCC_ClockConfig+0x260>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 030f 	and.w	r3, r3, #15
 8001b7a:	683a      	ldr	r2, [r7, #0]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d001      	beq.n	8001b84 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b80:	2301      	movs	r3, #1
 8001b82:	e106      	b.n	8001d92 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f003 0301 	and.w	r3, r3, #1
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d073      	beq.n	8001c78 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	2b03      	cmp	r3, #3
 8001b96:	d129      	bne.n	8001bec <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b98:	4b81      	ldr	r3, [pc, #516]	; (8001da0 <HAL_RCC_ClockConfig+0x264>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d101      	bne.n	8001ba8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e0f4      	b.n	8001d92 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001ba8:	f000 f99e 	bl	8001ee8 <RCC_GetSysClockFreqFromPLLSource>
 8001bac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	4a7c      	ldr	r2, [pc, #496]	; (8001da4 <HAL_RCC_ClockConfig+0x268>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d93f      	bls.n	8001c36 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001bb6:	4b7a      	ldr	r3, [pc, #488]	; (8001da0 <HAL_RCC_ClockConfig+0x264>)
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d009      	beq.n	8001bd6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d033      	beq.n	8001c36 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d12f      	bne.n	8001c36 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001bd6:	4b72      	ldr	r3, [pc, #456]	; (8001da0 <HAL_RCC_ClockConfig+0x264>)
 8001bd8:	689b      	ldr	r3, [r3, #8]
 8001bda:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001bde:	4a70      	ldr	r2, [pc, #448]	; (8001da0 <HAL_RCC_ClockConfig+0x264>)
 8001be0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001be4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001be6:	2380      	movs	r3, #128	; 0x80
 8001be8:	617b      	str	r3, [r7, #20]
 8001bea:	e024      	b.n	8001c36 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d107      	bne.n	8001c04 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bf4:	4b6a      	ldr	r3, [pc, #424]	; (8001da0 <HAL_RCC_ClockConfig+0x264>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d109      	bne.n	8001c14 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e0c6      	b.n	8001d92 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c04:	4b66      	ldr	r3, [pc, #408]	; (8001da0 <HAL_RCC_ClockConfig+0x264>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d101      	bne.n	8001c14 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e0be      	b.n	8001d92 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001c14:	f000 f8ce 	bl	8001db4 <HAL_RCC_GetSysClockFreq>
 8001c18:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	4a61      	ldr	r2, [pc, #388]	; (8001da4 <HAL_RCC_ClockConfig+0x268>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d909      	bls.n	8001c36 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001c22:	4b5f      	ldr	r3, [pc, #380]	; (8001da0 <HAL_RCC_ClockConfig+0x264>)
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c2a:	4a5d      	ldr	r2, [pc, #372]	; (8001da0 <HAL_RCC_ClockConfig+0x264>)
 8001c2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c30:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001c32:	2380      	movs	r3, #128	; 0x80
 8001c34:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c36:	4b5a      	ldr	r3, [pc, #360]	; (8001da0 <HAL_RCC_ClockConfig+0x264>)
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	f023 0203 	bic.w	r2, r3, #3
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	4957      	ldr	r1, [pc, #348]	; (8001da0 <HAL_RCC_ClockConfig+0x264>)
 8001c44:	4313      	orrs	r3, r2
 8001c46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c48:	f7ff f8c6 	bl	8000dd8 <HAL_GetTick>
 8001c4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c4e:	e00a      	b.n	8001c66 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c50:	f7ff f8c2 	bl	8000dd8 <HAL_GetTick>
 8001c54:	4602      	mov	r2, r0
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d901      	bls.n	8001c66 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001c62:	2303      	movs	r3, #3
 8001c64:	e095      	b.n	8001d92 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c66:	4b4e      	ldr	r3, [pc, #312]	; (8001da0 <HAL_RCC_ClockConfig+0x264>)
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	f003 020c 	and.w	r2, r3, #12
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	009b      	lsls	r3, r3, #2
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d1eb      	bne.n	8001c50 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 0302 	and.w	r3, r3, #2
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d023      	beq.n	8001ccc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f003 0304 	and.w	r3, r3, #4
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d005      	beq.n	8001c9c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c90:	4b43      	ldr	r3, [pc, #268]	; (8001da0 <HAL_RCC_ClockConfig+0x264>)
 8001c92:	689b      	ldr	r3, [r3, #8]
 8001c94:	4a42      	ldr	r2, [pc, #264]	; (8001da0 <HAL_RCC_ClockConfig+0x264>)
 8001c96:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001c9a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f003 0308 	and.w	r3, r3, #8
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d007      	beq.n	8001cb8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001ca8:	4b3d      	ldr	r3, [pc, #244]	; (8001da0 <HAL_RCC_ClockConfig+0x264>)
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8001cb0:	4a3b      	ldr	r2, [pc, #236]	; (8001da0 <HAL_RCC_ClockConfig+0x264>)
 8001cb2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001cb6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cb8:	4b39      	ldr	r3, [pc, #228]	; (8001da0 <HAL_RCC_ClockConfig+0x264>)
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	4936      	ldr	r1, [pc, #216]	; (8001da0 <HAL_RCC_ClockConfig+0x264>)
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	608b      	str	r3, [r1, #8]
 8001cca:	e008      	b.n	8001cde <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	2b80      	cmp	r3, #128	; 0x80
 8001cd0:	d105      	bne.n	8001cde <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001cd2:	4b33      	ldr	r3, [pc, #204]	; (8001da0 <HAL_RCC_ClockConfig+0x264>)
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	4a32      	ldr	r2, [pc, #200]	; (8001da0 <HAL_RCC_ClockConfig+0x264>)
 8001cd8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001cdc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001cde:	4b2f      	ldr	r3, [pc, #188]	; (8001d9c <HAL_RCC_ClockConfig+0x260>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 030f 	and.w	r3, r3, #15
 8001ce6:	683a      	ldr	r2, [r7, #0]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d21d      	bcs.n	8001d28 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cec:	4b2b      	ldr	r3, [pc, #172]	; (8001d9c <HAL_RCC_ClockConfig+0x260>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f023 020f 	bic.w	r2, r3, #15
 8001cf4:	4929      	ldr	r1, [pc, #164]	; (8001d9c <HAL_RCC_ClockConfig+0x260>)
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001cfc:	f7ff f86c 	bl	8000dd8 <HAL_GetTick>
 8001d00:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d02:	e00a      	b.n	8001d1a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d04:	f7ff f868 	bl	8000dd8 <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d901      	bls.n	8001d1a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e03b      	b.n	8001d92 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d1a:	4b20      	ldr	r3, [pc, #128]	; (8001d9c <HAL_RCC_ClockConfig+0x260>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f003 030f 	and.w	r3, r3, #15
 8001d22:	683a      	ldr	r2, [r7, #0]
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d1ed      	bne.n	8001d04 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f003 0304 	and.w	r3, r3, #4
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d008      	beq.n	8001d46 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d34:	4b1a      	ldr	r3, [pc, #104]	; (8001da0 <HAL_RCC_ClockConfig+0x264>)
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	4917      	ldr	r1, [pc, #92]	; (8001da0 <HAL_RCC_ClockConfig+0x264>)
 8001d42:	4313      	orrs	r3, r2
 8001d44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 0308 	and.w	r3, r3, #8
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d009      	beq.n	8001d66 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d52:	4b13      	ldr	r3, [pc, #76]	; (8001da0 <HAL_RCC_ClockConfig+0x264>)
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	691b      	ldr	r3, [r3, #16]
 8001d5e:	00db      	lsls	r3, r3, #3
 8001d60:	490f      	ldr	r1, [pc, #60]	; (8001da0 <HAL_RCC_ClockConfig+0x264>)
 8001d62:	4313      	orrs	r3, r2
 8001d64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d66:	f000 f825 	bl	8001db4 <HAL_RCC_GetSysClockFreq>
 8001d6a:	4601      	mov	r1, r0
 8001d6c:	4b0c      	ldr	r3, [pc, #48]	; (8001da0 <HAL_RCC_ClockConfig+0x264>)
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	091b      	lsrs	r3, r3, #4
 8001d72:	f003 030f 	and.w	r3, r3, #15
 8001d76:	4a0c      	ldr	r2, [pc, #48]	; (8001da8 <HAL_RCC_ClockConfig+0x26c>)
 8001d78:	5cd3      	ldrb	r3, [r2, r3]
 8001d7a:	f003 031f 	and.w	r3, r3, #31
 8001d7e:	fa21 f303 	lsr.w	r3, r1, r3
 8001d82:	4a0a      	ldr	r2, [pc, #40]	; (8001dac <HAL_RCC_ClockConfig+0x270>)
 8001d84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001d86:	4b0a      	ldr	r3, [pc, #40]	; (8001db0 <HAL_RCC_ClockConfig+0x274>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7fe ffd8 	bl	8000d40 <HAL_InitTick>
 8001d90:	4603      	mov	r3, r0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3718      	adds	r7, #24
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40022000 	.word	0x40022000
 8001da0:	40021000 	.word	0x40021000
 8001da4:	04c4b400 	.word	0x04c4b400
 8001da8:	08005d6c 	.word	0x08005d6c
 8001dac:	20000000 	.word	0x20000000
 8001db0:	20000004 	.word	0x20000004

08001db4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b087      	sub	sp, #28
 8001db8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001dba:	4b2c      	ldr	r3, [pc, #176]	; (8001e6c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	f003 030c 	and.w	r3, r3, #12
 8001dc2:	2b04      	cmp	r3, #4
 8001dc4:	d102      	bne.n	8001dcc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001dc6:	4b2a      	ldr	r3, [pc, #168]	; (8001e70 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001dc8:	613b      	str	r3, [r7, #16]
 8001dca:	e047      	b.n	8001e5c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001dcc:	4b27      	ldr	r3, [pc, #156]	; (8001e6c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	f003 030c 	and.w	r3, r3, #12
 8001dd4:	2b08      	cmp	r3, #8
 8001dd6:	d102      	bne.n	8001dde <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001dd8:	4b26      	ldr	r3, [pc, #152]	; (8001e74 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001dda:	613b      	str	r3, [r7, #16]
 8001ddc:	e03e      	b.n	8001e5c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001dde:	4b23      	ldr	r3, [pc, #140]	; (8001e6c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	f003 030c 	and.w	r3, r3, #12
 8001de6:	2b0c      	cmp	r3, #12
 8001de8:	d136      	bne.n	8001e58 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001dea:	4b20      	ldr	r3, [pc, #128]	; (8001e6c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dec:	68db      	ldr	r3, [r3, #12]
 8001dee:	f003 0303 	and.w	r3, r3, #3
 8001df2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001df4:	4b1d      	ldr	r3, [pc, #116]	; (8001e6c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	091b      	lsrs	r3, r3, #4
 8001dfa:	f003 030f 	and.w	r3, r3, #15
 8001dfe:	3301      	adds	r3, #1
 8001e00:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	2b03      	cmp	r3, #3
 8001e06:	d10c      	bne.n	8001e22 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e08:	4a1a      	ldr	r2, [pc, #104]	; (8001e74 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e0a:	68bb      	ldr	r3, [r7, #8]
 8001e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e10:	4a16      	ldr	r2, [pc, #88]	; (8001e6c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e12:	68d2      	ldr	r2, [r2, #12]
 8001e14:	0a12      	lsrs	r2, r2, #8
 8001e16:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001e1a:	fb02 f303 	mul.w	r3, r2, r3
 8001e1e:	617b      	str	r3, [r7, #20]
      break;
 8001e20:	e00c      	b.n	8001e3c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e22:	4a13      	ldr	r2, [pc, #76]	; (8001e70 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e2a:	4a10      	ldr	r2, [pc, #64]	; (8001e6c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e2c:	68d2      	ldr	r2, [r2, #12]
 8001e2e:	0a12      	lsrs	r2, r2, #8
 8001e30:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001e34:	fb02 f303 	mul.w	r3, r2, r3
 8001e38:	617b      	str	r3, [r7, #20]
      break;
 8001e3a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001e3c:	4b0b      	ldr	r3, [pc, #44]	; (8001e6c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	0e5b      	lsrs	r3, r3, #25
 8001e42:	f003 0303 	and.w	r3, r3, #3
 8001e46:	3301      	adds	r3, #1
 8001e48:	005b      	lsls	r3, r3, #1
 8001e4a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001e4c:	697a      	ldr	r2, [r7, #20]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e54:	613b      	str	r3, [r7, #16]
 8001e56:	e001      	b.n	8001e5c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001e5c:	693b      	ldr	r3, [r7, #16]
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	371c      	adds	r7, #28
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	40021000 	.word	0x40021000
 8001e70:	00f42400 	.word	0x00f42400
 8001e74:	007a1200 	.word	0x007a1200

08001e78 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e7c:	4b03      	ldr	r3, [pc, #12]	; (8001e8c <HAL_RCC_GetHCLKFreq+0x14>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	20000000 	.word	0x20000000

08001e90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001e94:	f7ff fff0 	bl	8001e78 <HAL_RCC_GetHCLKFreq>
 8001e98:	4601      	mov	r1, r0
 8001e9a:	4b06      	ldr	r3, [pc, #24]	; (8001eb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	0a1b      	lsrs	r3, r3, #8
 8001ea0:	f003 0307 	and.w	r3, r3, #7
 8001ea4:	4a04      	ldr	r2, [pc, #16]	; (8001eb8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001ea6:	5cd3      	ldrb	r3, [r2, r3]
 8001ea8:	f003 031f 	and.w	r3, r3, #31
 8001eac:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	40021000 	.word	0x40021000
 8001eb8:	08005d7c 	.word	0x08005d7c

08001ebc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001ec0:	f7ff ffda 	bl	8001e78 <HAL_RCC_GetHCLKFreq>
 8001ec4:	4601      	mov	r1, r0
 8001ec6:	4b06      	ldr	r3, [pc, #24]	; (8001ee0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	0adb      	lsrs	r3, r3, #11
 8001ecc:	f003 0307 	and.w	r3, r3, #7
 8001ed0:	4a04      	ldr	r2, [pc, #16]	; (8001ee4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001ed2:	5cd3      	ldrb	r3, [r2, r3]
 8001ed4:	f003 031f 	and.w	r3, r3, #31
 8001ed8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	08005d7c 	.word	0x08005d7c

08001ee8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b087      	sub	sp, #28
 8001eec:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001eee:	4b1e      	ldr	r3, [pc, #120]	; (8001f68 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001ef0:	68db      	ldr	r3, [r3, #12]
 8001ef2:	f003 0303 	and.w	r3, r3, #3
 8001ef6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001ef8:	4b1b      	ldr	r3, [pc, #108]	; (8001f68 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	091b      	lsrs	r3, r3, #4
 8001efe:	f003 030f 	and.w	r3, r3, #15
 8001f02:	3301      	adds	r3, #1
 8001f04:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	2b03      	cmp	r3, #3
 8001f0a:	d10c      	bne.n	8001f26 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001f0c:	4a17      	ldr	r2, [pc, #92]	; (8001f6c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f14:	4a14      	ldr	r2, [pc, #80]	; (8001f68 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001f16:	68d2      	ldr	r2, [r2, #12]
 8001f18:	0a12      	lsrs	r2, r2, #8
 8001f1a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001f1e:	fb02 f303 	mul.w	r3, r2, r3
 8001f22:	617b      	str	r3, [r7, #20]
    break;
 8001f24:	e00c      	b.n	8001f40 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001f26:	4a12      	ldr	r2, [pc, #72]	; (8001f70 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f2e:	4a0e      	ldr	r2, [pc, #56]	; (8001f68 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001f30:	68d2      	ldr	r2, [r2, #12]
 8001f32:	0a12      	lsrs	r2, r2, #8
 8001f34:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001f38:	fb02 f303 	mul.w	r3, r2, r3
 8001f3c:	617b      	str	r3, [r7, #20]
    break;
 8001f3e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001f40:	4b09      	ldr	r3, [pc, #36]	; (8001f68 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	0e5b      	lsrs	r3, r3, #25
 8001f46:	f003 0303 	and.w	r3, r3, #3
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	005b      	lsls	r3, r3, #1
 8001f4e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001f50:	697a      	ldr	r2, [r7, #20]
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f58:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001f5a:	687b      	ldr	r3, [r7, #4]
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	371c      	adds	r7, #28
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr
 8001f68:	40021000 	.word	0x40021000
 8001f6c:	007a1200 	.word	0x007a1200
 8001f70:	00f42400 	.word	0x00f42400

08001f74 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b086      	sub	sp, #24
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001f80:	2300      	movs	r3, #0
 8001f82:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	f000 8098 	beq.w	80020c2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f92:	2300      	movs	r3, #0
 8001f94:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f96:	4b43      	ldr	r3, [pc, #268]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d10d      	bne.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fa2:	4b40      	ldr	r3, [pc, #256]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fa6:	4a3f      	ldr	r2, [pc, #252]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fa8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fac:	6593      	str	r3, [r2, #88]	; 0x58
 8001fae:	4b3d      	ldr	r3, [pc, #244]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fb6:	60bb      	str	r3, [r7, #8]
 8001fb8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001fbe:	4b3a      	ldr	r3, [pc, #232]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a39      	ldr	r2, [pc, #228]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001fc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fc8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001fca:	f7fe ff05 	bl	8000dd8 <HAL_GetTick>
 8001fce:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001fd0:	e009      	b.n	8001fe6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fd2:	f7fe ff01 	bl	8000dd8 <HAL_GetTick>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	1ad3      	subs	r3, r2, r3
 8001fdc:	2b02      	cmp	r3, #2
 8001fde:	d902      	bls.n	8001fe6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8001fe0:	2303      	movs	r3, #3
 8001fe2:	74fb      	strb	r3, [r7, #19]
        break;
 8001fe4:	e005      	b.n	8001ff2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001fe6:	4b30      	ldr	r3, [pc, #192]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d0ef      	beq.n	8001fd2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8001ff2:	7cfb      	ldrb	r3, [r7, #19]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d159      	bne.n	80020ac <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001ff8:	4b2a      	ldr	r3, [pc, #168]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ffe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002002:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d01e      	beq.n	8002048 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200e:	697a      	ldr	r2, [r7, #20]
 8002010:	429a      	cmp	r2, r3
 8002012:	d019      	beq.n	8002048 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002014:	4b23      	ldr	r3, [pc, #140]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002016:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800201a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800201e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002020:	4b20      	ldr	r3, [pc, #128]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002022:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002026:	4a1f      	ldr	r2, [pc, #124]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002028:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800202c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002030:	4b1c      	ldr	r3, [pc, #112]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002032:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002036:	4a1b      	ldr	r2, [pc, #108]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002038:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800203c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002040:	4a18      	ldr	r2, [pc, #96]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	f003 0301 	and.w	r3, r3, #1
 800204e:	2b00      	cmp	r3, #0
 8002050:	d016      	beq.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002052:	f7fe fec1 	bl	8000dd8 <HAL_GetTick>
 8002056:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002058:	e00b      	b.n	8002072 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800205a:	f7fe febd 	bl	8000dd8 <HAL_GetTick>
 800205e:	4602      	mov	r2, r0
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	1ad3      	subs	r3, r2, r3
 8002064:	f241 3288 	movw	r2, #5000	; 0x1388
 8002068:	4293      	cmp	r3, r2
 800206a:	d902      	bls.n	8002072 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800206c:	2303      	movs	r3, #3
 800206e:	74fb      	strb	r3, [r7, #19]
            break;
 8002070:	e006      	b.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002072:	4b0c      	ldr	r3, [pc, #48]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002074:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002078:	f003 0302 	and.w	r3, r3, #2
 800207c:	2b00      	cmp	r3, #0
 800207e:	d0ec      	beq.n	800205a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002080:	7cfb      	ldrb	r3, [r7, #19]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d10b      	bne.n	800209e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002086:	4b07      	ldr	r3, [pc, #28]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002088:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800208c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002094:	4903      	ldr	r1, [pc, #12]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002096:	4313      	orrs	r3, r2
 8002098:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800209c:	e008      	b.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800209e:	7cfb      	ldrb	r3, [r7, #19]
 80020a0:	74bb      	strb	r3, [r7, #18]
 80020a2:	e005      	b.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80020a4:	40021000 	.word	0x40021000
 80020a8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80020ac:	7cfb      	ldrb	r3, [r7, #19]
 80020ae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80020b0:	7c7b      	ldrb	r3, [r7, #17]
 80020b2:	2b01      	cmp	r3, #1
 80020b4:	d105      	bne.n	80020c2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020b6:	4ba6      	ldr	r3, [pc, #664]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020ba:	4aa5      	ldr	r2, [pc, #660]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020c0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 0301 	and.w	r3, r3, #1
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d00a      	beq.n	80020e4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80020ce:	4ba0      	ldr	r3, [pc, #640]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020d4:	f023 0203 	bic.w	r2, r3, #3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	499c      	ldr	r1, [pc, #624]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020de:	4313      	orrs	r3, r2
 80020e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f003 0302 	and.w	r3, r3, #2
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d00a      	beq.n	8002106 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80020f0:	4b97      	ldr	r3, [pc, #604]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020f6:	f023 020c 	bic.w	r2, r3, #12
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	4994      	ldr	r1, [pc, #592]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002100:	4313      	orrs	r3, r2
 8002102:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0304 	and.w	r3, r3, #4
 800210e:	2b00      	cmp	r3, #0
 8002110:	d00a      	beq.n	8002128 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002112:	4b8f      	ldr	r3, [pc, #572]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002114:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002118:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	498b      	ldr	r1, [pc, #556]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002122:	4313      	orrs	r3, r2
 8002124:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 0308 	and.w	r3, r3, #8
 8002130:	2b00      	cmp	r3, #0
 8002132:	d00a      	beq.n	800214a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002134:	4b86      	ldr	r3, [pc, #536]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002136:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800213a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	691b      	ldr	r3, [r3, #16]
 8002142:	4983      	ldr	r1, [pc, #524]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002144:	4313      	orrs	r3, r2
 8002146:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0320 	and.w	r3, r3, #32
 8002152:	2b00      	cmp	r3, #0
 8002154:	d00a      	beq.n	800216c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002156:	4b7e      	ldr	r3, [pc, #504]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002158:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800215c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	695b      	ldr	r3, [r3, #20]
 8002164:	497a      	ldr	r1, [pc, #488]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002166:	4313      	orrs	r3, r2
 8002168:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002174:	2b00      	cmp	r3, #0
 8002176:	d00a      	beq.n	800218e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002178:	4b75      	ldr	r3, [pc, #468]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800217a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800217e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	699b      	ldr	r3, [r3, #24]
 8002186:	4972      	ldr	r1, [pc, #456]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002188:	4313      	orrs	r3, r2
 800218a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002196:	2b00      	cmp	r3, #0
 8002198:	d00a      	beq.n	80021b0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800219a:	4b6d      	ldr	r3, [pc, #436]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800219c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021a0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	69db      	ldr	r3, [r3, #28]
 80021a8:	4969      	ldr	r1, [pc, #420]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021aa:	4313      	orrs	r3, r2
 80021ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d00a      	beq.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80021bc:	4b64      	ldr	r3, [pc, #400]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021c2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6a1b      	ldr	r3, [r3, #32]
 80021ca:	4961      	ldr	r1, [pc, #388]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021cc:	4313      	orrs	r3, r2
 80021ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d00a      	beq.n	80021f4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80021de:	4b5c      	ldr	r3, [pc, #368]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021e4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ec:	4958      	ldr	r1, [pc, #352]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021ee:	4313      	orrs	r3, r2
 80021f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d015      	beq.n	800222c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002200:	4b53      	ldr	r3, [pc, #332]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002202:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002206:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800220e:	4950      	ldr	r1, [pc, #320]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002210:	4313      	orrs	r3, r2
 8002212:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800221a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800221e:	d105      	bne.n	800222c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002220:	4b4b      	ldr	r3, [pc, #300]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	4a4a      	ldr	r2, [pc, #296]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002226:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800222a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002234:	2b00      	cmp	r3, #0
 8002236:	d015      	beq.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002238:	4b45      	ldr	r3, [pc, #276]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800223a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800223e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002246:	4942      	ldr	r1, [pc, #264]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002248:	4313      	orrs	r3, r2
 800224a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002252:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002256:	d105      	bne.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002258:	4b3d      	ldr	r3, [pc, #244]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	4a3c      	ldr	r2, [pc, #240]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800225e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002262:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800226c:	2b00      	cmp	r3, #0
 800226e:	d015      	beq.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002270:	4b37      	ldr	r3, [pc, #220]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002272:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002276:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227e:	4934      	ldr	r1, [pc, #208]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002280:	4313      	orrs	r3, r2
 8002282:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800228e:	d105      	bne.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002290:	4b2f      	ldr	r3, [pc, #188]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	4a2e      	ldr	r2, [pc, #184]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002296:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800229a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d015      	beq.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80022a8:	4b29      	ldr	r3, [pc, #164]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022ae:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022b6:	4926      	ldr	r1, [pc, #152]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022b8:	4313      	orrs	r3, r2
 80022ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80022c6:	d105      	bne.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022c8:	4b21      	ldr	r3, [pc, #132]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022ca:	68db      	ldr	r3, [r3, #12]
 80022cc:	4a20      	ldr	r2, [pc, #128]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80022d2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d015      	beq.n	800230c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80022e0:	4b1b      	ldr	r3, [pc, #108]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022e6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022ee:	4918      	ldr	r1, [pc, #96]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022f0:	4313      	orrs	r3, r2
 80022f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022fa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80022fe:	d105      	bne.n	800230c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002300:	4b13      	ldr	r3, [pc, #76]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	4a12      	ldr	r2, [pc, #72]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002306:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800230a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002314:	2b00      	cmp	r3, #0
 8002316:	d015      	beq.n	8002344 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002318:	4b0d      	ldr	r3, [pc, #52]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800231a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800231e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002326:	490a      	ldr	r1, [pc, #40]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002328:	4313      	orrs	r3, r2
 800232a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002332:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002336:	d105      	bne.n	8002344 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002338:	4b05      	ldr	r3, [pc, #20]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	4a04      	ldr	r2, [pc, #16]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800233e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002342:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002344:	7cbb      	ldrb	r3, [r7, #18]
}
 8002346:	4618      	mov	r0, r3
 8002348:	3718      	adds	r7, #24
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	40021000 	.word	0x40021000

08002354 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d101      	bne.n	8002366 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e049      	b.n	80023fa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800236c:	b2db      	uxtb	r3, r3
 800236e:	2b00      	cmp	r3, #0
 8002370:	d106      	bne.n	8002380 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2200      	movs	r2, #0
 8002376:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	f7fe fbfa 	bl	8000b74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2202      	movs	r2, #2
 8002384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	3304      	adds	r3, #4
 8002390:	4619      	mov	r1, r3
 8002392:	4610      	mov	r0, r2
 8002394:	f000 f898 	bl	80024c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2201      	movs	r2, #1
 800239c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2201      	movs	r2, #1
 80023a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2201      	movs	r2, #1
 80023ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2201      	movs	r2, #1
 80023b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2201      	movs	r2, #1
 80023bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2201      	movs	r2, #1
 80023c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2201      	movs	r2, #1
 80023cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2201      	movs	r2, #1
 80023d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2201      	movs	r2, #1
 80023dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2201      	movs	r2, #1
 80023e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2201      	movs	r2, #1
 80023ec:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2201      	movs	r2, #1
 80023f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80023f8:	2300      	movs	r3, #0
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3708      	adds	r7, #8
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
	...

08002404 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002404:	b480      	push	{r7}
 8002406:	b085      	sub	sp, #20
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002412:	b2db      	uxtb	r3, r3
 8002414:	2b01      	cmp	r3, #1
 8002416:	d001      	beq.n	800241c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	e042      	b.n	80024a2 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2202      	movs	r2, #2
 8002420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a21      	ldr	r2, [pc, #132]	; (80024b0 <HAL_TIM_Base_Start+0xac>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d018      	beq.n	8002460 <HAL_TIM_Base_Start+0x5c>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002436:	d013      	beq.n	8002460 <HAL_TIM_Base_Start+0x5c>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a1d      	ldr	r2, [pc, #116]	; (80024b4 <HAL_TIM_Base_Start+0xb0>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d00e      	beq.n	8002460 <HAL_TIM_Base_Start+0x5c>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a1c      	ldr	r2, [pc, #112]	; (80024b8 <HAL_TIM_Base_Start+0xb4>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d009      	beq.n	8002460 <HAL_TIM_Base_Start+0x5c>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a1a      	ldr	r2, [pc, #104]	; (80024bc <HAL_TIM_Base_Start+0xb8>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d004      	beq.n	8002460 <HAL_TIM_Base_Start+0x5c>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a19      	ldr	r2, [pc, #100]	; (80024c0 <HAL_TIM_Base_Start+0xbc>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d115      	bne.n	800248c <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	689a      	ldr	r2, [r3, #8]
 8002466:	4b17      	ldr	r3, [pc, #92]	; (80024c4 <HAL_TIM_Base_Start+0xc0>)
 8002468:	4013      	ands	r3, r2
 800246a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2b06      	cmp	r3, #6
 8002470:	d015      	beq.n	800249e <HAL_TIM_Base_Start+0x9a>
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002478:	d011      	beq.n	800249e <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f042 0201 	orr.w	r2, r2, #1
 8002488:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800248a:	e008      	b.n	800249e <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f042 0201 	orr.w	r2, r2, #1
 800249a:	601a      	str	r2, [r3, #0]
 800249c:	e000      	b.n	80024a0 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800249e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80024a0:	2300      	movs	r3, #0
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3714      	adds	r7, #20
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	40012c00 	.word	0x40012c00
 80024b4:	40000400 	.word	0x40000400
 80024b8:	40000800 	.word	0x40000800
 80024bc:	40013400 	.word	0x40013400
 80024c0:	40014000 	.word	0x40014000
 80024c4:	00010007 	.word	0x00010007

080024c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b085      	sub	sp, #20
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	4a3c      	ldr	r2, [pc, #240]	; (80025cc <TIM_Base_SetConfig+0x104>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d00f      	beq.n	8002500 <TIM_Base_SetConfig+0x38>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024e6:	d00b      	beq.n	8002500 <TIM_Base_SetConfig+0x38>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	4a39      	ldr	r2, [pc, #228]	; (80025d0 <TIM_Base_SetConfig+0x108>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d007      	beq.n	8002500 <TIM_Base_SetConfig+0x38>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	4a38      	ldr	r2, [pc, #224]	; (80025d4 <TIM_Base_SetConfig+0x10c>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d003      	beq.n	8002500 <TIM_Base_SetConfig+0x38>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	4a37      	ldr	r2, [pc, #220]	; (80025d8 <TIM_Base_SetConfig+0x110>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d108      	bne.n	8002512 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002506:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	68fa      	ldr	r2, [r7, #12]
 800250e:	4313      	orrs	r3, r2
 8002510:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4a2d      	ldr	r2, [pc, #180]	; (80025cc <TIM_Base_SetConfig+0x104>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d01b      	beq.n	8002552 <TIM_Base_SetConfig+0x8a>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002520:	d017      	beq.n	8002552 <TIM_Base_SetConfig+0x8a>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4a2a      	ldr	r2, [pc, #168]	; (80025d0 <TIM_Base_SetConfig+0x108>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d013      	beq.n	8002552 <TIM_Base_SetConfig+0x8a>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a29      	ldr	r2, [pc, #164]	; (80025d4 <TIM_Base_SetConfig+0x10c>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d00f      	beq.n	8002552 <TIM_Base_SetConfig+0x8a>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a28      	ldr	r2, [pc, #160]	; (80025d8 <TIM_Base_SetConfig+0x110>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d00b      	beq.n	8002552 <TIM_Base_SetConfig+0x8a>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4a27      	ldr	r2, [pc, #156]	; (80025dc <TIM_Base_SetConfig+0x114>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d007      	beq.n	8002552 <TIM_Base_SetConfig+0x8a>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	4a26      	ldr	r2, [pc, #152]	; (80025e0 <TIM_Base_SetConfig+0x118>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d003      	beq.n	8002552 <TIM_Base_SetConfig+0x8a>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4a25      	ldr	r2, [pc, #148]	; (80025e4 <TIM_Base_SetConfig+0x11c>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d108      	bne.n	8002564 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002558:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	68fa      	ldr	r2, [r7, #12]
 8002560:	4313      	orrs	r3, r2
 8002562:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	695b      	ldr	r3, [r3, #20]
 800256e:	4313      	orrs	r3, r2
 8002570:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	68fa      	ldr	r2, [r7, #12]
 8002576:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	689a      	ldr	r2, [r3, #8]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	4a10      	ldr	r2, [pc, #64]	; (80025cc <TIM_Base_SetConfig+0x104>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d00f      	beq.n	80025b0 <TIM_Base_SetConfig+0xe8>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	4a11      	ldr	r2, [pc, #68]	; (80025d8 <TIM_Base_SetConfig+0x110>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d00b      	beq.n	80025b0 <TIM_Base_SetConfig+0xe8>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	4a10      	ldr	r2, [pc, #64]	; (80025dc <TIM_Base_SetConfig+0x114>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d007      	beq.n	80025b0 <TIM_Base_SetConfig+0xe8>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	4a0f      	ldr	r2, [pc, #60]	; (80025e0 <TIM_Base_SetConfig+0x118>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d003      	beq.n	80025b0 <TIM_Base_SetConfig+0xe8>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	4a0e      	ldr	r2, [pc, #56]	; (80025e4 <TIM_Base_SetConfig+0x11c>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d103      	bne.n	80025b8 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	691a      	ldr	r2, [r3, #16]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2201      	movs	r2, #1
 80025bc:	615a      	str	r2, [r3, #20]
}
 80025be:	bf00      	nop
 80025c0:	3714      	adds	r7, #20
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr
 80025ca:	bf00      	nop
 80025cc:	40012c00 	.word	0x40012c00
 80025d0:	40000400 	.word	0x40000400
 80025d4:	40000800 	.word	0x40000800
 80025d8:	40013400 	.word	0x40013400
 80025dc:	40014000 	.word	0x40014000
 80025e0:	40014400 	.word	0x40014400
 80025e4:	40014800 	.word	0x40014800

080025e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b085      	sub	sp, #20
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d101      	bne.n	8002600 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80025fc:	2302      	movs	r3, #2
 80025fe:	e065      	b.n	80026cc <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2201      	movs	r2, #1
 8002604:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2202      	movs	r2, #2
 800260c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a2c      	ldr	r2, [pc, #176]	; (80026d8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d004      	beq.n	8002634 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a2b      	ldr	r2, [pc, #172]	; (80026dc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d108      	bne.n	8002646 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800263a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	68fa      	ldr	r2, [r7, #12]
 8002642:	4313      	orrs	r3, r2
 8002644:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800264c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002650:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	68fa      	ldr	r2, [r7, #12]
 8002658:	4313      	orrs	r3, r2
 800265a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	68fa      	ldr	r2, [r7, #12]
 8002662:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a1b      	ldr	r2, [pc, #108]	; (80026d8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d018      	beq.n	80026a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002676:	d013      	beq.n	80026a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a18      	ldr	r2, [pc, #96]	; (80026e0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d00e      	beq.n	80026a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a17      	ldr	r2, [pc, #92]	; (80026e4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d009      	beq.n	80026a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a12      	ldr	r2, [pc, #72]	; (80026dc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d004      	beq.n	80026a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a13      	ldr	r2, [pc, #76]	; (80026e8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d10c      	bne.n	80026ba <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80026a6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	68ba      	ldr	r2, [r7, #8]
 80026ae:	4313      	orrs	r3, r2
 80026b0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	68ba      	ldr	r2, [r7, #8]
 80026b8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2201      	movs	r2, #1
 80026be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2200      	movs	r2, #0
 80026c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80026ca:	2300      	movs	r3, #0
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3714      	adds	r7, #20
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr
 80026d8:	40012c00 	.word	0x40012c00
 80026dc:	40013400 	.word	0x40013400
 80026e0:	40000400 	.word	0x40000400
 80026e4:	40000800 	.word	0x40000800
 80026e8:	40014000 	.word	0x40014000

080026ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d101      	bne.n	80026fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e042      	b.n	8002784 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002704:	2b00      	cmp	r3, #0
 8002706:	d106      	bne.n	8002716 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2200      	movs	r2, #0
 800270c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f7fe fa4f 	bl	8000bb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2224      	movs	r2, #36	; 0x24
 800271a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f022 0201 	bic.w	r2, r2, #1
 800272c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f000 f82c 	bl	800278c <UART_SetConfig>
 8002734:	4603      	mov	r3, r0
 8002736:	2b01      	cmp	r3, #1
 8002738:	d101      	bne.n	800273e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e022      	b.n	8002784 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002742:	2b00      	cmp	r3, #0
 8002744:	d002      	beq.n	800274c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f000 fac8 	bl	8002cdc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	685a      	ldr	r2, [r3, #4]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800275a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	689a      	ldr	r2, [r3, #8]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800276a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f042 0201 	orr.w	r2, r2, #1
 800277a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800277c:	6878      	ldr	r0, [r7, #4]
 800277e:	f000 fb4f 	bl	8002e20 <UART_CheckIdleState>
 8002782:	4603      	mov	r3, r0
}
 8002784:	4618      	mov	r0, r3
 8002786:	3708      	adds	r7, #8
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}

0800278c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800278c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8002790:	b088      	sub	sp, #32
 8002792:	af00      	add	r7, sp, #0
 8002794:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002796:	2300      	movs	r3, #0
 8002798:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	689a      	ldr	r2, [r3, #8]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	691b      	ldr	r3, [r3, #16]
 80027a2:	431a      	orrs	r2, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	695b      	ldr	r3, [r3, #20]
 80027a8:	431a      	orrs	r2, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	69db      	ldr	r3, [r3, #28]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	61fb      	str	r3, [r7, #28]
  tmpreg |= (uint32_t)huart->FifoMode;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80027b6:	69fa      	ldr	r2, [r7, #28]
 80027b8:	4313      	orrs	r3, r2
 80027ba:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	4bb0      	ldr	r3, [pc, #704]	; (8002a84 <UART_SetConfig+0x2f8>)
 80027c4:	4013      	ands	r3, r2
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	6812      	ldr	r2, [r2, #0]
 80027ca:	69f9      	ldr	r1, [r7, #28]
 80027cc:	430b      	orrs	r3, r1
 80027ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	68da      	ldr	r2, [r3, #12]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	430a      	orrs	r2, r1
 80027e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	699b      	ldr	r3, [r3, #24]
 80027ea:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4aa5      	ldr	r2, [pc, #660]	; (8002a88 <UART_SetConfig+0x2fc>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d004      	beq.n	8002800 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6a1b      	ldr	r3, [r3, #32]
 80027fa:	69fa      	ldr	r2, [r7, #28]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800280a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	6812      	ldr	r2, [r2, #0]
 8002812:	69f9      	ldr	r1, [r7, #28]
 8002814:	430b      	orrs	r3, r1
 8002816:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800281e:	f023 010f 	bic.w	r1, r3, #15
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	430a      	orrs	r2, r1
 800282c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a96      	ldr	r2, [pc, #600]	; (8002a8c <UART_SetConfig+0x300>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d121      	bne.n	800287c <UART_SetConfig+0xf0>
 8002838:	4b95      	ldr	r3, [pc, #596]	; (8002a90 <UART_SetConfig+0x304>)
 800283a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800283e:	f003 0303 	and.w	r3, r3, #3
 8002842:	2b03      	cmp	r3, #3
 8002844:	d816      	bhi.n	8002874 <UART_SetConfig+0xe8>
 8002846:	a201      	add	r2, pc, #4	; (adr r2, 800284c <UART_SetConfig+0xc0>)
 8002848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800284c:	0800285d 	.word	0x0800285d
 8002850:	08002869 	.word	0x08002869
 8002854:	08002863 	.word	0x08002863
 8002858:	0800286f 	.word	0x0800286f
 800285c:	2301      	movs	r3, #1
 800285e:	76fb      	strb	r3, [r7, #27]
 8002860:	e0be      	b.n	80029e0 <UART_SetConfig+0x254>
 8002862:	2302      	movs	r3, #2
 8002864:	76fb      	strb	r3, [r7, #27]
 8002866:	e0bb      	b.n	80029e0 <UART_SetConfig+0x254>
 8002868:	2304      	movs	r3, #4
 800286a:	76fb      	strb	r3, [r7, #27]
 800286c:	e0b8      	b.n	80029e0 <UART_SetConfig+0x254>
 800286e:	2308      	movs	r3, #8
 8002870:	76fb      	strb	r3, [r7, #27]
 8002872:	e0b5      	b.n	80029e0 <UART_SetConfig+0x254>
 8002874:	2310      	movs	r3, #16
 8002876:	76fb      	strb	r3, [r7, #27]
 8002878:	bf00      	nop
 800287a:	e0b1      	b.n	80029e0 <UART_SetConfig+0x254>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a84      	ldr	r2, [pc, #528]	; (8002a94 <UART_SetConfig+0x308>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d134      	bne.n	80028f0 <UART_SetConfig+0x164>
 8002886:	4b82      	ldr	r3, [pc, #520]	; (8002a90 <UART_SetConfig+0x304>)
 8002888:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800288c:	f003 030c 	and.w	r3, r3, #12
 8002890:	2b0c      	cmp	r3, #12
 8002892:	d829      	bhi.n	80028e8 <UART_SetConfig+0x15c>
 8002894:	a201      	add	r2, pc, #4	; (adr r2, 800289c <UART_SetConfig+0x110>)
 8002896:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800289a:	bf00      	nop
 800289c:	080028d1 	.word	0x080028d1
 80028a0:	080028e9 	.word	0x080028e9
 80028a4:	080028e9 	.word	0x080028e9
 80028a8:	080028e9 	.word	0x080028e9
 80028ac:	080028dd 	.word	0x080028dd
 80028b0:	080028e9 	.word	0x080028e9
 80028b4:	080028e9 	.word	0x080028e9
 80028b8:	080028e9 	.word	0x080028e9
 80028bc:	080028d7 	.word	0x080028d7
 80028c0:	080028e9 	.word	0x080028e9
 80028c4:	080028e9 	.word	0x080028e9
 80028c8:	080028e9 	.word	0x080028e9
 80028cc:	080028e3 	.word	0x080028e3
 80028d0:	2300      	movs	r3, #0
 80028d2:	76fb      	strb	r3, [r7, #27]
 80028d4:	e084      	b.n	80029e0 <UART_SetConfig+0x254>
 80028d6:	2302      	movs	r3, #2
 80028d8:	76fb      	strb	r3, [r7, #27]
 80028da:	e081      	b.n	80029e0 <UART_SetConfig+0x254>
 80028dc:	2304      	movs	r3, #4
 80028de:	76fb      	strb	r3, [r7, #27]
 80028e0:	e07e      	b.n	80029e0 <UART_SetConfig+0x254>
 80028e2:	2308      	movs	r3, #8
 80028e4:	76fb      	strb	r3, [r7, #27]
 80028e6:	e07b      	b.n	80029e0 <UART_SetConfig+0x254>
 80028e8:	2310      	movs	r3, #16
 80028ea:	76fb      	strb	r3, [r7, #27]
 80028ec:	bf00      	nop
 80028ee:	e077      	b.n	80029e0 <UART_SetConfig+0x254>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a68      	ldr	r2, [pc, #416]	; (8002a98 <UART_SetConfig+0x30c>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d120      	bne.n	800293c <UART_SetConfig+0x1b0>
 80028fa:	4b65      	ldr	r3, [pc, #404]	; (8002a90 <UART_SetConfig+0x304>)
 80028fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002900:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002904:	2b10      	cmp	r3, #16
 8002906:	d00f      	beq.n	8002928 <UART_SetConfig+0x19c>
 8002908:	2b10      	cmp	r3, #16
 800290a:	d802      	bhi.n	8002912 <UART_SetConfig+0x186>
 800290c:	2b00      	cmp	r3, #0
 800290e:	d005      	beq.n	800291c <UART_SetConfig+0x190>
 8002910:	e010      	b.n	8002934 <UART_SetConfig+0x1a8>
 8002912:	2b20      	cmp	r3, #32
 8002914:	d005      	beq.n	8002922 <UART_SetConfig+0x196>
 8002916:	2b30      	cmp	r3, #48	; 0x30
 8002918:	d009      	beq.n	800292e <UART_SetConfig+0x1a2>
 800291a:	e00b      	b.n	8002934 <UART_SetConfig+0x1a8>
 800291c:	2300      	movs	r3, #0
 800291e:	76fb      	strb	r3, [r7, #27]
 8002920:	e05e      	b.n	80029e0 <UART_SetConfig+0x254>
 8002922:	2302      	movs	r3, #2
 8002924:	76fb      	strb	r3, [r7, #27]
 8002926:	e05b      	b.n	80029e0 <UART_SetConfig+0x254>
 8002928:	2304      	movs	r3, #4
 800292a:	76fb      	strb	r3, [r7, #27]
 800292c:	e058      	b.n	80029e0 <UART_SetConfig+0x254>
 800292e:	2308      	movs	r3, #8
 8002930:	76fb      	strb	r3, [r7, #27]
 8002932:	e055      	b.n	80029e0 <UART_SetConfig+0x254>
 8002934:	2310      	movs	r3, #16
 8002936:	76fb      	strb	r3, [r7, #27]
 8002938:	bf00      	nop
 800293a:	e051      	b.n	80029e0 <UART_SetConfig+0x254>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a56      	ldr	r2, [pc, #344]	; (8002a9c <UART_SetConfig+0x310>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d120      	bne.n	8002988 <UART_SetConfig+0x1fc>
 8002946:	4b52      	ldr	r3, [pc, #328]	; (8002a90 <UART_SetConfig+0x304>)
 8002948:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800294c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002950:	2b40      	cmp	r3, #64	; 0x40
 8002952:	d00f      	beq.n	8002974 <UART_SetConfig+0x1e8>
 8002954:	2b40      	cmp	r3, #64	; 0x40
 8002956:	d802      	bhi.n	800295e <UART_SetConfig+0x1d2>
 8002958:	2b00      	cmp	r3, #0
 800295a:	d005      	beq.n	8002968 <UART_SetConfig+0x1dc>
 800295c:	e010      	b.n	8002980 <UART_SetConfig+0x1f4>
 800295e:	2b80      	cmp	r3, #128	; 0x80
 8002960:	d005      	beq.n	800296e <UART_SetConfig+0x1e2>
 8002962:	2bc0      	cmp	r3, #192	; 0xc0
 8002964:	d009      	beq.n	800297a <UART_SetConfig+0x1ee>
 8002966:	e00b      	b.n	8002980 <UART_SetConfig+0x1f4>
 8002968:	2300      	movs	r3, #0
 800296a:	76fb      	strb	r3, [r7, #27]
 800296c:	e038      	b.n	80029e0 <UART_SetConfig+0x254>
 800296e:	2302      	movs	r3, #2
 8002970:	76fb      	strb	r3, [r7, #27]
 8002972:	e035      	b.n	80029e0 <UART_SetConfig+0x254>
 8002974:	2304      	movs	r3, #4
 8002976:	76fb      	strb	r3, [r7, #27]
 8002978:	e032      	b.n	80029e0 <UART_SetConfig+0x254>
 800297a:	2308      	movs	r3, #8
 800297c:	76fb      	strb	r3, [r7, #27]
 800297e:	e02f      	b.n	80029e0 <UART_SetConfig+0x254>
 8002980:	2310      	movs	r3, #16
 8002982:	76fb      	strb	r3, [r7, #27]
 8002984:	bf00      	nop
 8002986:	e02b      	b.n	80029e0 <UART_SetConfig+0x254>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a3e      	ldr	r2, [pc, #248]	; (8002a88 <UART_SetConfig+0x2fc>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d124      	bne.n	80029dc <UART_SetConfig+0x250>
 8002992:	4b3f      	ldr	r3, [pc, #252]	; (8002a90 <UART_SetConfig+0x304>)
 8002994:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002998:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800299c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029a0:	d012      	beq.n	80029c8 <UART_SetConfig+0x23c>
 80029a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029a6:	d802      	bhi.n	80029ae <UART_SetConfig+0x222>
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d007      	beq.n	80029bc <UART_SetConfig+0x230>
 80029ac:	e012      	b.n	80029d4 <UART_SetConfig+0x248>
 80029ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80029b2:	d006      	beq.n	80029c2 <UART_SetConfig+0x236>
 80029b4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80029b8:	d009      	beq.n	80029ce <UART_SetConfig+0x242>
 80029ba:	e00b      	b.n	80029d4 <UART_SetConfig+0x248>
 80029bc:	2300      	movs	r3, #0
 80029be:	76fb      	strb	r3, [r7, #27]
 80029c0:	e00e      	b.n	80029e0 <UART_SetConfig+0x254>
 80029c2:	2302      	movs	r3, #2
 80029c4:	76fb      	strb	r3, [r7, #27]
 80029c6:	e00b      	b.n	80029e0 <UART_SetConfig+0x254>
 80029c8:	2304      	movs	r3, #4
 80029ca:	76fb      	strb	r3, [r7, #27]
 80029cc:	e008      	b.n	80029e0 <UART_SetConfig+0x254>
 80029ce:	2308      	movs	r3, #8
 80029d0:	76fb      	strb	r3, [r7, #27]
 80029d2:	e005      	b.n	80029e0 <UART_SetConfig+0x254>
 80029d4:	2310      	movs	r3, #16
 80029d6:	76fb      	strb	r3, [r7, #27]
 80029d8:	bf00      	nop
 80029da:	e001      	b.n	80029e0 <UART_SetConfig+0x254>
 80029dc:	2310      	movs	r3, #16
 80029de:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a28      	ldr	r2, [pc, #160]	; (8002a88 <UART_SetConfig+0x2fc>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	f040 80a1 	bne.w	8002b2e <UART_SetConfig+0x3a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80029ec:	7efb      	ldrb	r3, [r7, #27]
 80029ee:	2b08      	cmp	r3, #8
 80029f0:	d823      	bhi.n	8002a3a <UART_SetConfig+0x2ae>
 80029f2:	a201      	add	r2, pc, #4	; (adr r2, 80029f8 <UART_SetConfig+0x26c>)
 80029f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029f8:	08002a1d 	.word	0x08002a1d
 80029fc:	08002a3b 	.word	0x08002a3b
 8002a00:	08002a25 	.word	0x08002a25
 8002a04:	08002a3b 	.word	0x08002a3b
 8002a08:	08002a2b 	.word	0x08002a2b
 8002a0c:	08002a3b 	.word	0x08002a3b
 8002a10:	08002a3b 	.word	0x08002a3b
 8002a14:	08002a3b 	.word	0x08002a3b
 8002a18:	08002a33 	.word	0x08002a33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002a1c:	f7ff fa38 	bl	8001e90 <HAL_RCC_GetPCLK1Freq>
 8002a20:	6178      	str	r0, [r7, #20]
        break;
 8002a22:	e00f      	b.n	8002a44 <UART_SetConfig+0x2b8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002a24:	4b1e      	ldr	r3, [pc, #120]	; (8002aa0 <UART_SetConfig+0x314>)
 8002a26:	617b      	str	r3, [r7, #20]
        break;
 8002a28:	e00c      	b.n	8002a44 <UART_SetConfig+0x2b8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002a2a:	f7ff f9c3 	bl	8001db4 <HAL_RCC_GetSysClockFreq>
 8002a2e:	6178      	str	r0, [r7, #20]
        break;
 8002a30:	e008      	b.n	8002a44 <UART_SetConfig+0x2b8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002a32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002a36:	617b      	str	r3, [r7, #20]
        break;
 8002a38:	e004      	b.n	8002a44 <UART_SetConfig+0x2b8>
      default:
        pclk = 0U;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	76bb      	strb	r3, [r7, #26]
        break;
 8002a42:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	f000 8130 	beq.w	8002cac <UART_SetConfig+0x520>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a50:	4a14      	ldr	r2, [pc, #80]	; (8002aa4 <UART_SetConfig+0x318>)
 8002a52:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a56:	461a      	mov	r2, r3
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	fbb3 f3f2 	udiv	r3, r3, r2
 8002a5e:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	685a      	ldr	r2, [r3, #4]
 8002a64:	4613      	mov	r3, r2
 8002a66:	005b      	lsls	r3, r3, #1
 8002a68:	4413      	add	r3, r2
 8002a6a:	68ba      	ldr	r2, [r7, #8]
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d305      	bcc.n	8002a7c <UART_SetConfig+0x2f0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002a76:	68ba      	ldr	r2, [r7, #8]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d915      	bls.n	8002aa8 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	76bb      	strb	r3, [r7, #26]
 8002a80:	e114      	b.n	8002cac <UART_SetConfig+0x520>
 8002a82:	bf00      	nop
 8002a84:	cfff69f3 	.word	0xcfff69f3
 8002a88:	40008000 	.word	0x40008000
 8002a8c:	40013800 	.word	0x40013800
 8002a90:	40021000 	.word	0x40021000
 8002a94:	40004400 	.word	0x40004400
 8002a98:	40004800 	.word	0x40004800
 8002a9c:	40004c00 	.word	0x40004c00
 8002aa0:	00f42400 	.word	0x00f42400
 8002aa4:	08005d84 	.word	0x08005d84
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f04f 0100 	mov.w	r1, #0
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab4:	4a87      	ldr	r2, [pc, #540]	; (8002cd4 <UART_SetConfig+0x548>)
 8002ab6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002aba:	b29b      	uxth	r3, r3
 8002abc:	f04f 0400 	mov.w	r4, #0
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	4623      	mov	r3, r4
 8002ac4:	f7fd fbac 	bl	8000220 <__aeabi_uldivmod>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	460c      	mov	r4, r1
 8002acc:	4619      	mov	r1, r3
 8002ace:	4622      	mov	r2, r4
 8002ad0:	f04f 0300 	mov.w	r3, #0
 8002ad4:	f04f 0400 	mov.w	r4, #0
 8002ad8:	0214      	lsls	r4, r2, #8
 8002ada:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8002ade:	020b      	lsls	r3, r1, #8
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	6852      	ldr	r2, [r2, #4]
 8002ae4:	0852      	lsrs	r2, r2, #1
 8002ae6:	4611      	mov	r1, r2
 8002ae8:	f04f 0200 	mov.w	r2, #0
 8002aec:	eb13 0b01 	adds.w	fp, r3, r1
 8002af0:	eb44 0c02 	adc.w	ip, r4, r2
 8002af4:	4658      	mov	r0, fp
 8002af6:	4661      	mov	r1, ip
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f04f 0400 	mov.w	r4, #0
 8002b00:	461a      	mov	r2, r3
 8002b02:	4623      	mov	r3, r4
 8002b04:	f7fd fb8c 	bl	8000220 <__aeabi_uldivmod>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	460c      	mov	r4, r1
 8002b0c:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002b14:	d308      	bcc.n	8002b28 <UART_SetConfig+0x39c>
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b1c:	d204      	bcs.n	8002b28 <UART_SetConfig+0x39c>
        {
          huart->Instance->BRR = usartdiv;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	693a      	ldr	r2, [r7, #16]
 8002b24:	60da      	str	r2, [r3, #12]
 8002b26:	e0c1      	b.n	8002cac <UART_SetConfig+0x520>
        }
        else
        {
          ret = HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	76bb      	strb	r3, [r7, #26]
 8002b2c:	e0be      	b.n	8002cac <UART_SetConfig+0x520>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	69db      	ldr	r3, [r3, #28]
 8002b32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b36:	d164      	bne.n	8002c02 <UART_SetConfig+0x476>
  {
    switch (clocksource)
 8002b38:	7efb      	ldrb	r3, [r7, #27]
 8002b3a:	2b08      	cmp	r3, #8
 8002b3c:	d827      	bhi.n	8002b8e <UART_SetConfig+0x402>
 8002b3e:	a201      	add	r2, pc, #4	; (adr r2, 8002b44 <UART_SetConfig+0x3b8>)
 8002b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b44:	08002b69 	.word	0x08002b69
 8002b48:	08002b71 	.word	0x08002b71
 8002b4c:	08002b79 	.word	0x08002b79
 8002b50:	08002b8f 	.word	0x08002b8f
 8002b54:	08002b7f 	.word	0x08002b7f
 8002b58:	08002b8f 	.word	0x08002b8f
 8002b5c:	08002b8f 	.word	0x08002b8f
 8002b60:	08002b8f 	.word	0x08002b8f
 8002b64:	08002b87 	.word	0x08002b87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b68:	f7ff f992 	bl	8001e90 <HAL_RCC_GetPCLK1Freq>
 8002b6c:	6178      	str	r0, [r7, #20]
        break;
 8002b6e:	e013      	b.n	8002b98 <UART_SetConfig+0x40c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002b70:	f7ff f9a4 	bl	8001ebc <HAL_RCC_GetPCLK2Freq>
 8002b74:	6178      	str	r0, [r7, #20]
        break;
 8002b76:	e00f      	b.n	8002b98 <UART_SetConfig+0x40c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002b78:	4b57      	ldr	r3, [pc, #348]	; (8002cd8 <UART_SetConfig+0x54c>)
 8002b7a:	617b      	str	r3, [r7, #20]
        break;
 8002b7c:	e00c      	b.n	8002b98 <UART_SetConfig+0x40c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b7e:	f7ff f919 	bl	8001db4 <HAL_RCC_GetSysClockFreq>
 8002b82:	6178      	str	r0, [r7, #20]
        break;
 8002b84:	e008      	b.n	8002b98 <UART_SetConfig+0x40c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b8a:	617b      	str	r3, [r7, #20]
        break;
 8002b8c:	e004      	b.n	8002b98 <UART_SetConfig+0x40c>
      default:
        pclk = 0U;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	76bb      	strb	r3, [r7, #26]
        break;
 8002b96:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	f000 8086 	beq.w	8002cac <UART_SetConfig+0x520>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba4:	4a4b      	ldr	r2, [pc, #300]	; (8002cd4 <UART_SetConfig+0x548>)
 8002ba6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002baa:	461a      	mov	r2, r3
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	fbb3 f3f2 	udiv	r3, r3, r2
 8002bb2:	005a      	lsls	r2, r3, #1
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	085b      	lsrs	r3, r3, #1
 8002bba:	441a      	add	r2, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bc4:	b29b      	uxth	r3, r3
 8002bc6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	2b0f      	cmp	r3, #15
 8002bcc:	d916      	bls.n	8002bfc <UART_SetConfig+0x470>
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bd4:	d212      	bcs.n	8002bfc <UART_SetConfig+0x470>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	b29b      	uxth	r3, r3
 8002bda:	f023 030f 	bic.w	r3, r3, #15
 8002bde:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	085b      	lsrs	r3, r3, #1
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	f003 0307 	and.w	r3, r3, #7
 8002bea:	b29a      	uxth	r2, r3
 8002bec:	89fb      	ldrh	r3, [r7, #14]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	89fa      	ldrh	r2, [r7, #14]
 8002bf8:	60da      	str	r2, [r3, #12]
 8002bfa:	e057      	b.n	8002cac <UART_SetConfig+0x520>
      }
      else
      {
        ret = HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	76bb      	strb	r3, [r7, #26]
 8002c00:	e054      	b.n	8002cac <UART_SetConfig+0x520>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002c02:	7efb      	ldrb	r3, [r7, #27]
 8002c04:	2b08      	cmp	r3, #8
 8002c06:	d828      	bhi.n	8002c5a <UART_SetConfig+0x4ce>
 8002c08:	a201      	add	r2, pc, #4	; (adr r2, 8002c10 <UART_SetConfig+0x484>)
 8002c0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c0e:	bf00      	nop
 8002c10:	08002c35 	.word	0x08002c35
 8002c14:	08002c3d 	.word	0x08002c3d
 8002c18:	08002c45 	.word	0x08002c45
 8002c1c:	08002c5b 	.word	0x08002c5b
 8002c20:	08002c4b 	.word	0x08002c4b
 8002c24:	08002c5b 	.word	0x08002c5b
 8002c28:	08002c5b 	.word	0x08002c5b
 8002c2c:	08002c5b 	.word	0x08002c5b
 8002c30:	08002c53 	.word	0x08002c53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c34:	f7ff f92c 	bl	8001e90 <HAL_RCC_GetPCLK1Freq>
 8002c38:	6178      	str	r0, [r7, #20]
        break;
 8002c3a:	e013      	b.n	8002c64 <UART_SetConfig+0x4d8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002c3c:	f7ff f93e 	bl	8001ebc <HAL_RCC_GetPCLK2Freq>
 8002c40:	6178      	str	r0, [r7, #20]
        break;
 8002c42:	e00f      	b.n	8002c64 <UART_SetConfig+0x4d8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c44:	4b24      	ldr	r3, [pc, #144]	; (8002cd8 <UART_SetConfig+0x54c>)
 8002c46:	617b      	str	r3, [r7, #20]
        break;
 8002c48:	e00c      	b.n	8002c64 <UART_SetConfig+0x4d8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c4a:	f7ff f8b3 	bl	8001db4 <HAL_RCC_GetSysClockFreq>
 8002c4e:	6178      	str	r0, [r7, #20]
        break;
 8002c50:	e008      	b.n	8002c64 <UART_SetConfig+0x4d8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c56:	617b      	str	r3, [r7, #20]
        break;
 8002c58:	e004      	b.n	8002c64 <UART_SetConfig+0x4d8>
      default:
        pclk = 0U;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	76bb      	strb	r3, [r7, #26]
        break;
 8002c62:	bf00      	nop
    }

    if (pclk != 0U)
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d020      	beq.n	8002cac <UART_SetConfig+0x520>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c6e:	4a19      	ldr	r2, [pc, #100]	; (8002cd4 <UART_SetConfig+0x548>)
 8002c70:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002c74:	461a      	mov	r2, r3
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	fbb3 f2f2 	udiv	r2, r3, r2
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	085b      	lsrs	r3, r3, #1
 8002c82:	441a      	add	r2, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c8c:	b29b      	uxth	r3, r3
 8002c8e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	2b0f      	cmp	r3, #15
 8002c94:	d908      	bls.n	8002ca8 <UART_SetConfig+0x51c>
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c9c:	d204      	bcs.n	8002ca8 <UART_SetConfig+0x51c>
      {
        huart->Instance->BRR = usartdiv;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	693a      	ldr	r2, [r7, #16]
 8002ca4:	60da      	str	r2, [r3, #12]
 8002ca6:	e001      	b.n	8002cac <UART_SetConfig+0x520>
      }
      else
      {
        ret = HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2201      	movs	r2, #1
 8002cb0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8002cc8:	7ebb      	ldrb	r3, [r7, #26]
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3720      	adds	r7, #32
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8002cd4:	08005d84 	.word	0x08005d84
 8002cd8:	00f42400 	.word	0x00f42400

08002cdc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce8:	f003 0301 	and.w	r3, r3, #1
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d00a      	beq.n	8002d06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	430a      	orrs	r2, r1
 8002d04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d0a:	f003 0302 	and.w	r3, r3, #2
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d00a      	beq.n	8002d28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	430a      	orrs	r2, r1
 8002d26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d2c:	f003 0304 	and.w	r3, r3, #4
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d00a      	beq.n	8002d4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	430a      	orrs	r2, r1
 8002d48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d4e:	f003 0308 	and.w	r3, r3, #8
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d00a      	beq.n	8002d6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	430a      	orrs	r2, r1
 8002d6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d70:	f003 0310 	and.w	r3, r3, #16
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d00a      	beq.n	8002d8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	430a      	orrs	r2, r1
 8002d8c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d92:	f003 0320 	and.w	r3, r3, #32
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d00a      	beq.n	8002db0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	430a      	orrs	r2, r1
 8002dae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002db4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d01a      	beq.n	8002df2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	430a      	orrs	r2, r1
 8002dd0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dd6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002dda:	d10a      	bne.n	8002df2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	430a      	orrs	r2, r1
 8002df0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002df6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d00a      	beq.n	8002e14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	430a      	orrs	r2, r1
 8002e12:	605a      	str	r2, [r3, #4]
  }
}
 8002e14:	bf00      	nop
 8002e16:	370c      	adds	r7, #12
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr

08002e20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b086      	sub	sp, #24
 8002e24:	af02      	add	r7, sp, #8
 8002e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002e30:	f7fd ffd2 	bl	8000dd8 <HAL_GetTick>
 8002e34:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f003 0308 	and.w	r3, r3, #8
 8002e40:	2b08      	cmp	r3, #8
 8002e42:	d10e      	bne.n	8002e62 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002e44:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002e48:	9300      	str	r3, [sp, #0]
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f000 f82c 	bl	8002eb0 <UART_WaitOnFlagUntilTimeout>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d001      	beq.n	8002e62 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e022      	b.n	8002ea8 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0304 	and.w	r3, r3, #4
 8002e6c:	2b04      	cmp	r3, #4
 8002e6e:	d10e      	bne.n	8002e8e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002e70:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002e74:	9300      	str	r3, [sp, #0]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	f000 f816 	bl	8002eb0 <UART_WaitOnFlagUntilTimeout>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d001      	beq.n	8002e8e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	e00c      	b.n	8002ea8 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2220      	movs	r2, #32
 8002e92:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2220      	movs	r2, #32
 8002e9a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8002ea6:	2300      	movs	r3, #0
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3710      	adds	r7, #16
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}

08002eb0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b084      	sub	sp, #16
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	60f8      	str	r0, [r7, #12]
 8002eb8:	60b9      	str	r1, [r7, #8]
 8002eba:	603b      	str	r3, [r7, #0]
 8002ebc:	4613      	mov	r3, r2
 8002ebe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ec0:	e062      	b.n	8002f88 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ec2:	69bb      	ldr	r3, [r7, #24]
 8002ec4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ec8:	d05e      	beq.n	8002f88 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eca:	f7fd ff85 	bl	8000dd8 <HAL_GetTick>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	1ad3      	subs	r3, r2, r3
 8002ed4:	69ba      	ldr	r2, [r7, #24]
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d302      	bcc.n	8002ee0 <UART_WaitOnFlagUntilTimeout+0x30>
 8002eda:	69bb      	ldr	r3, [r7, #24]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d11d      	bne.n	8002f1c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002eee:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	689a      	ldr	r2, [r3, #8]
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f022 0201 	bic.w	r2, r2, #1
 8002efe:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2220      	movs	r2, #32
 8002f04:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2220      	movs	r2, #32
 8002f0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2200      	movs	r2, #0
 8002f14:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	e045      	b.n	8002fa8 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f003 0304 	and.w	r3, r3, #4
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d02e      	beq.n	8002f88 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	69db      	ldr	r3, [r3, #28]
 8002f30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f38:	d126      	bne.n	8002f88 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f42:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002f52:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	689a      	ldr	r2, [r3, #8]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f022 0201 	bic.w	r2, r2, #1
 8002f62:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	2220      	movs	r2, #32
 8002f68:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2220      	movs	r2, #32
 8002f70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2220      	movs	r2, #32
 8002f78:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8002f84:	2303      	movs	r3, #3
 8002f86:	e00f      	b.n	8002fa8 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	69da      	ldr	r2, [r3, #28]
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	4013      	ands	r3, r2
 8002f92:	68ba      	ldr	r2, [r7, #8]
 8002f94:	429a      	cmp	r2, r3
 8002f96:	bf0c      	ite	eq
 8002f98:	2301      	moveq	r3, #1
 8002f9a:	2300      	movne	r3, #0
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	461a      	mov	r2, r3
 8002fa0:	79fb      	ldrb	r3, [r7, #7]
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d08d      	beq.n	8002ec2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002fa6:	2300      	movs	r3, #0
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3710      	adds	r7, #16
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b085      	sub	sp, #20
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d101      	bne.n	8002fc6 <HAL_UARTEx_DisableFifoMode+0x16>
 8002fc2:	2302      	movs	r3, #2
 8002fc4:	e027      	b.n	8003016 <HAL_UARTEx_DisableFifoMode+0x66>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2201      	movs	r2, #1
 8002fca:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2224      	movs	r2, #36	; 0x24
 8002fd2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f022 0201 	bic.w	r2, r2, #1
 8002fec:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8002ff4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	68fa      	ldr	r2, [r7, #12]
 8003002:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2220      	movs	r2, #32
 8003008:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2200      	movs	r2, #0
 8003010:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8003014:	2300      	movs	r3, #0
}
 8003016:	4618      	mov	r0, r3
 8003018:	3714      	adds	r7, #20
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr

08003022 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003022:	b580      	push	{r7, lr}
 8003024:	b084      	sub	sp, #16
 8003026:	af00      	add	r7, sp, #0
 8003028:	6078      	str	r0, [r7, #4]
 800302a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8003032:	2b01      	cmp	r3, #1
 8003034:	d101      	bne.n	800303a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003036:	2302      	movs	r3, #2
 8003038:	e02d      	b.n	8003096 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2201      	movs	r2, #1
 800303e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2224      	movs	r2, #36	; 0x24
 8003046:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f022 0201 	bic.w	r2, r2, #1
 8003060:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	683a      	ldr	r2, [r7, #0]
 8003072:	430a      	orrs	r2, r1
 8003074:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f000 f850 	bl	800311c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	68fa      	ldr	r2, [r7, #12]
 8003082:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2220      	movs	r2, #32
 8003088:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2200      	movs	r2, #0
 8003090:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8003094:	2300      	movs	r3, #0
}
 8003096:	4618      	mov	r0, r3
 8003098:	3710      	adds	r7, #16
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}

0800309e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800309e:	b580      	push	{r7, lr}
 80030a0:	b084      	sub	sp, #16
 80030a2:	af00      	add	r7, sp, #0
 80030a4:	6078      	str	r0, [r7, #4]
 80030a6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d101      	bne.n	80030b6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80030b2:	2302      	movs	r3, #2
 80030b4:	e02d      	b.n	8003112 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2201      	movs	r2, #1
 80030ba:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2224      	movs	r2, #36	; 0x24
 80030c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f022 0201 	bic.w	r2, r2, #1
 80030dc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	683a      	ldr	r2, [r7, #0]
 80030ee:	430a      	orrs	r2, r1
 80030f0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f000 f812 	bl	800311c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	68fa      	ldr	r2, [r7, #12]
 80030fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2220      	movs	r2, #32
 8003104:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2200      	movs	r2, #0
 800310c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8003110:	2300      	movs	r3, #0
}
 8003112:	4618      	mov	r0, r3
 8003114:	3710      	adds	r7, #16
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
	...

0800311c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800311c:	b480      	push	{r7}
 800311e:	b089      	sub	sp, #36	; 0x24
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8003124:	4a2f      	ldr	r2, [pc, #188]	; (80031e4 <UARTEx_SetNbDataToProcess+0xc8>)
 8003126:	f107 0314 	add.w	r3, r7, #20
 800312a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800312e:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8003132:	4a2d      	ldr	r2, [pc, #180]	; (80031e8 <UARTEx_SetNbDataToProcess+0xcc>)
 8003134:	f107 030c 	add.w	r3, r7, #12
 8003138:	e892 0003 	ldmia.w	r2, {r0, r1}
 800313c:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003144:	2b00      	cmp	r3, #0
 8003146:	d108      	bne.n	800315a <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2201      	movs	r2, #1
 800314c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2201      	movs	r2, #1
 8003154:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003158:	e03d      	b.n	80031d6 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800315a:	2308      	movs	r3, #8
 800315c:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800315e:	2308      	movs	r3, #8
 8003160:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	0e5b      	lsrs	r3, r3, #25
 800316a:	b2db      	uxtb	r3, r3
 800316c:	f003 0307 	and.w	r3, r3, #7
 8003170:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	0f5b      	lsrs	r3, r3, #29
 800317a:	b2db      	uxtb	r3, r3
 800317c:	f003 0307 	and.w	r3, r3, #7
 8003180:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003182:	7fbb      	ldrb	r3, [r7, #30]
 8003184:	7f3a      	ldrb	r2, [r7, #28]
 8003186:	f107 0120 	add.w	r1, r7, #32
 800318a:	440a      	add	r2, r1
 800318c:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8003190:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003194:	7f3a      	ldrb	r2, [r7, #28]
 8003196:	f107 0120 	add.w	r1, r7, #32
 800319a:	440a      	add	r2, r1
 800319c:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80031a0:	fb93 f3f2 	sdiv	r3, r3, r2
 80031a4:	b29a      	uxth	r2, r3
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80031ac:	7ffb      	ldrb	r3, [r7, #31]
 80031ae:	7f7a      	ldrb	r2, [r7, #29]
 80031b0:	f107 0120 	add.w	r1, r7, #32
 80031b4:	440a      	add	r2, r1
 80031b6:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80031ba:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80031be:	7f7a      	ldrb	r2, [r7, #29]
 80031c0:	f107 0120 	add.w	r1, r7, #32
 80031c4:	440a      	add	r2, r1
 80031c6:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80031ca:	fb93 f3f2 	sdiv	r3, r3, r2
 80031ce:	b29a      	uxth	r2, r3
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80031d6:	bf00      	nop
 80031d8:	3724      	adds	r7, #36	; 0x24
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	08005d20 	.word	0x08005d20
 80031e8:	08005d28 	.word	0x08005d28

080031ec <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80031ec:	b480      	push	{r7}
 80031ee:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 80031f0:	bf00      	nop
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr
	...

080031fc <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80031fc:	b480      	push	{r7}
 80031fe:	b085      	sub	sp, #20
 8003200:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003202:	f3ef 8305 	mrs	r3, IPSR
 8003206:	60bb      	str	r3, [r7, #8]
  return(result);
 8003208:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800320a:	2b00      	cmp	r3, #0
 800320c:	d10f      	bne.n	800322e <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800320e:	f3ef 8310 	mrs	r3, PRIMASK
 8003212:	607b      	str	r3, [r7, #4]
  return(result);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d105      	bne.n	8003226 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800321a:	f3ef 8311 	mrs	r3, BASEPRI
 800321e:	603b      	str	r3, [r7, #0]
  return(result);
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d007      	beq.n	8003236 <osKernelInitialize+0x3a>
 8003226:	4b0e      	ldr	r3, [pc, #56]	; (8003260 <osKernelInitialize+0x64>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	2b02      	cmp	r3, #2
 800322c:	d103      	bne.n	8003236 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800322e:	f06f 0305 	mvn.w	r3, #5
 8003232:	60fb      	str	r3, [r7, #12]
 8003234:	e00c      	b.n	8003250 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003236:	4b0a      	ldr	r3, [pc, #40]	; (8003260 <osKernelInitialize+0x64>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d105      	bne.n	800324a <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800323e:	4b08      	ldr	r3, [pc, #32]	; (8003260 <osKernelInitialize+0x64>)
 8003240:	2201      	movs	r2, #1
 8003242:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003244:	2300      	movs	r3, #0
 8003246:	60fb      	str	r3, [r7, #12]
 8003248:	e002      	b.n	8003250 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800324a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800324e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003250:	68fb      	ldr	r3, [r7, #12]
}
 8003252:	4618      	mov	r0, r3
 8003254:	3714      	adds	r7, #20
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr
 800325e:	bf00      	nop
 8003260:	20000030 	.word	0x20000030

08003264 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003264:	b580      	push	{r7, lr}
 8003266:	b084      	sub	sp, #16
 8003268:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800326a:	f3ef 8305 	mrs	r3, IPSR
 800326e:	60bb      	str	r3, [r7, #8]
  return(result);
 8003270:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003272:	2b00      	cmp	r3, #0
 8003274:	d10f      	bne.n	8003296 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003276:	f3ef 8310 	mrs	r3, PRIMASK
 800327a:	607b      	str	r3, [r7, #4]
  return(result);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d105      	bne.n	800328e <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003282:	f3ef 8311 	mrs	r3, BASEPRI
 8003286:	603b      	str	r3, [r7, #0]
  return(result);
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d007      	beq.n	800329e <osKernelStart+0x3a>
 800328e:	4b0f      	ldr	r3, [pc, #60]	; (80032cc <osKernelStart+0x68>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	2b02      	cmp	r3, #2
 8003294:	d103      	bne.n	800329e <osKernelStart+0x3a>
    stat = osErrorISR;
 8003296:	f06f 0305 	mvn.w	r3, #5
 800329a:	60fb      	str	r3, [r7, #12]
 800329c:	e010      	b.n	80032c0 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800329e:	4b0b      	ldr	r3, [pc, #44]	; (80032cc <osKernelStart+0x68>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d109      	bne.n	80032ba <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80032a6:	f7ff ffa1 	bl	80031ec <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80032aa:	4b08      	ldr	r3, [pc, #32]	; (80032cc <osKernelStart+0x68>)
 80032ac:	2202      	movs	r2, #2
 80032ae:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80032b0:	f001 f870 	bl	8004394 <vTaskStartScheduler>
      stat = osOK;
 80032b4:	2300      	movs	r3, #0
 80032b6:	60fb      	str	r3, [r7, #12]
 80032b8:	e002      	b.n	80032c0 <osKernelStart+0x5c>
    } else {
      stat = osError;
 80032ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80032be:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80032c0:	68fb      	ldr	r3, [r7, #12]
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	3710      	adds	r7, #16
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	20000030 	.word	0x20000030

080032d0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b090      	sub	sp, #64	; 0x40
 80032d4:	af04      	add	r7, sp, #16
 80032d6:	60f8      	str	r0, [r7, #12]
 80032d8:	60b9      	str	r1, [r7, #8]
 80032da:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80032dc:	2300      	movs	r3, #0
 80032de:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80032e0:	f3ef 8305 	mrs	r3, IPSR
 80032e4:	61fb      	str	r3, [r7, #28]
  return(result);
 80032e6:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	f040 808f 	bne.w	800340c <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032ee:	f3ef 8310 	mrs	r3, PRIMASK
 80032f2:	61bb      	str	r3, [r7, #24]
  return(result);
 80032f4:	69bb      	ldr	r3, [r7, #24]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d105      	bne.n	8003306 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80032fa:	f3ef 8311 	mrs	r3, BASEPRI
 80032fe:	617b      	str	r3, [r7, #20]
  return(result);
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d003      	beq.n	800330e <osThreadNew+0x3e>
 8003306:	4b44      	ldr	r3, [pc, #272]	; (8003418 <osThreadNew+0x148>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	2b02      	cmp	r3, #2
 800330c:	d07e      	beq.n	800340c <osThreadNew+0x13c>
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d07b      	beq.n	800340c <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8003314:	2380      	movs	r3, #128	; 0x80
 8003316:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8003318:	2318      	movs	r3, #24
 800331a:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800331c:	2300      	movs	r3, #0
 800331e:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8003320:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003324:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d045      	beq.n	80033b8 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d002      	beq.n	800333a <osThreadNew+0x6a>
        name = attr->name;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	699b      	ldr	r3, [r3, #24]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d002      	beq.n	8003348 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	699b      	ldr	r3, [r3, #24]
 8003346:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800334a:	2b00      	cmp	r3, #0
 800334c:	d008      	beq.n	8003360 <osThreadNew+0x90>
 800334e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003350:	2b38      	cmp	r3, #56	; 0x38
 8003352:	d805      	bhi.n	8003360 <osThreadNew+0x90>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	f003 0301 	and.w	r3, r3, #1
 800335c:	2b00      	cmp	r3, #0
 800335e:	d001      	beq.n	8003364 <osThreadNew+0x94>
        return (NULL);
 8003360:	2300      	movs	r3, #0
 8003362:	e054      	b.n	800340e <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	695b      	ldr	r3, [r3, #20]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d003      	beq.n	8003374 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	695b      	ldr	r3, [r3, #20]
 8003370:	089b      	lsrs	r3, r3, #2
 8003372:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d00e      	beq.n	800339a <osThreadNew+0xca>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	68db      	ldr	r3, [r3, #12]
 8003380:	2b5b      	cmp	r3, #91	; 0x5b
 8003382:	d90a      	bls.n	800339a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003388:	2b00      	cmp	r3, #0
 800338a:	d006      	beq.n	800339a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	695b      	ldr	r3, [r3, #20]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d002      	beq.n	800339a <osThreadNew+0xca>
        mem = 1;
 8003394:	2301      	movs	r3, #1
 8003396:	623b      	str	r3, [r7, #32]
 8003398:	e010      	b.n	80033bc <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d10c      	bne.n	80033bc <osThreadNew+0xec>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d108      	bne.n	80033bc <osThreadNew+0xec>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	691b      	ldr	r3, [r3, #16]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d104      	bne.n	80033bc <osThreadNew+0xec>
          mem = 0;
 80033b2:	2300      	movs	r3, #0
 80033b4:	623b      	str	r3, [r7, #32]
 80033b6:	e001      	b.n	80033bc <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 80033b8:	2300      	movs	r3, #0
 80033ba:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80033bc:	6a3b      	ldr	r3, [r7, #32]
 80033be:	2b01      	cmp	r3, #1
 80033c0:	d110      	bne.n	80033e4 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80033c6:	687a      	ldr	r2, [r7, #4]
 80033c8:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80033ca:	9202      	str	r2, [sp, #8]
 80033cc:	9301      	str	r3, [sp, #4]
 80033ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d0:	9300      	str	r3, [sp, #0]
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80033d6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80033d8:	68f8      	ldr	r0, [r7, #12]
 80033da:	f000 fe09 	bl	8003ff0 <xTaskCreateStatic>
 80033de:	4603      	mov	r3, r0
 80033e0:	613b      	str	r3, [r7, #16]
 80033e2:	e013      	b.n	800340c <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 80033e4:	6a3b      	ldr	r3, [r7, #32]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d110      	bne.n	800340c <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80033ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033ec:	b29a      	uxth	r2, r3
 80033ee:	f107 0310 	add.w	r3, r7, #16
 80033f2:	9301      	str	r3, [sp, #4]
 80033f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033f6:	9300      	str	r3, [sp, #0]
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80033fc:	68f8      	ldr	r0, [r7, #12]
 80033fe:	f000 fe51 	bl	80040a4 <xTaskCreate>
 8003402:	4603      	mov	r3, r0
 8003404:	2b01      	cmp	r3, #1
 8003406:	d001      	beq.n	800340c <osThreadNew+0x13c>
          hTask = NULL;
 8003408:	2300      	movs	r3, #0
 800340a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800340c:	693b      	ldr	r3, [r7, #16]
}
 800340e:	4618      	mov	r0, r3
 8003410:	3730      	adds	r7, #48	; 0x30
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	20000030 	.word	0x20000030

0800341c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800341c:	b580      	push	{r7, lr}
 800341e:	b086      	sub	sp, #24
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003424:	f3ef 8305 	mrs	r3, IPSR
 8003428:	613b      	str	r3, [r7, #16]
  return(result);
 800342a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800342c:	2b00      	cmp	r3, #0
 800342e:	d10f      	bne.n	8003450 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003430:	f3ef 8310 	mrs	r3, PRIMASK
 8003434:	60fb      	str	r3, [r7, #12]
  return(result);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d105      	bne.n	8003448 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800343c:	f3ef 8311 	mrs	r3, BASEPRI
 8003440:	60bb      	str	r3, [r7, #8]
  return(result);
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d007      	beq.n	8003458 <osDelay+0x3c>
 8003448:	4b0a      	ldr	r3, [pc, #40]	; (8003474 <osDelay+0x58>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	2b02      	cmp	r3, #2
 800344e:	d103      	bne.n	8003458 <osDelay+0x3c>
    stat = osErrorISR;
 8003450:	f06f 0305 	mvn.w	r3, #5
 8003454:	617b      	str	r3, [r7, #20]
 8003456:	e007      	b.n	8003468 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8003458:	2300      	movs	r3, #0
 800345a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d002      	beq.n	8003468 <osDelay+0x4c>
      vTaskDelay(ticks);
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f000 ff62 	bl	800432c <vTaskDelay>
    }
  }

  return (stat);
 8003468:	697b      	ldr	r3, [r7, #20]
}
 800346a:	4618      	mov	r0, r3
 800346c:	3718      	adds	r7, #24
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
 8003472:	bf00      	nop
 8003474:	20000030 	.word	0x20000030

08003478 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003478:	b480      	push	{r7}
 800347a:	b085      	sub	sp, #20
 800347c:	af00      	add	r7, sp, #0
 800347e:	60f8      	str	r0, [r7, #12]
 8003480:	60b9      	str	r1, [r7, #8]
 8003482:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	4a07      	ldr	r2, [pc, #28]	; (80034a4 <vApplicationGetIdleTaskMemory+0x2c>)
 8003488:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	4a06      	ldr	r2, [pc, #24]	; (80034a8 <vApplicationGetIdleTaskMemory+0x30>)
 800348e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2280      	movs	r2, #128	; 0x80
 8003494:	601a      	str	r2, [r3, #0]
}
 8003496:	bf00      	nop
 8003498:	3714      	adds	r7, #20
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop
 80034a4:	20000034 	.word	0x20000034
 80034a8:	20000090 	.word	0x20000090

080034ac <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80034ac:	b480      	push	{r7}
 80034ae:	b085      	sub	sp, #20
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	60f8      	str	r0, [r7, #12]
 80034b4:	60b9      	str	r1, [r7, #8]
 80034b6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	4a07      	ldr	r2, [pc, #28]	; (80034d8 <vApplicationGetTimerTaskMemory+0x2c>)
 80034bc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	4a06      	ldr	r2, [pc, #24]	; (80034dc <vApplicationGetTimerTaskMemory+0x30>)
 80034c2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80034ca:	601a      	str	r2, [r3, #0]
}
 80034cc:	bf00      	nop
 80034ce:	3714      	adds	r7, #20
 80034d0:	46bd      	mov	sp, r7
 80034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d6:	4770      	bx	lr
 80034d8:	20000290 	.word	0x20000290
 80034dc:	200002ec 	.word	0x200002ec

080034e0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80034e0:	b480      	push	{r7}
 80034e2:	b083      	sub	sp, #12
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f103 0208 	add.w	r2, r3, #8
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80034f8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	f103 0208 	add.w	r2, r3, #8
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	f103 0208 	add.w	r2, r3, #8
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2200      	movs	r2, #0
 8003512:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003514:	bf00      	nop
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr

08003520 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800352e:	bf00      	nop
 8003530:	370c      	adds	r7, #12
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr

0800353a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800353a:	b480      	push	{r7}
 800353c:	b085      	sub	sp, #20
 800353e:	af00      	add	r7, sp, #0
 8003540:	6078      	str	r0, [r7, #4]
 8003542:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	68fa      	ldr	r2, [r7, #12]
 800354e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	689a      	ldr	r2, [r3, #8]
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	683a      	ldr	r2, [r7, #0]
 800355e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	683a      	ldr	r2, [r7, #0]
 8003564:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	1c5a      	adds	r2, r3, #1
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	601a      	str	r2, [r3, #0]
}
 8003576:	bf00      	nop
 8003578:	3714      	adds	r7, #20
 800357a:	46bd      	mov	sp, r7
 800357c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003580:	4770      	bx	lr

08003582 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003582:	b480      	push	{r7}
 8003584:	b085      	sub	sp, #20
 8003586:	af00      	add	r7, sp, #0
 8003588:	6078      	str	r0, [r7, #4]
 800358a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003598:	d103      	bne.n	80035a2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	691b      	ldr	r3, [r3, #16]
 800359e:	60fb      	str	r3, [r7, #12]
 80035a0:	e00c      	b.n	80035bc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	3308      	adds	r3, #8
 80035a6:	60fb      	str	r3, [r7, #12]
 80035a8:	e002      	b.n	80035b0 <vListInsert+0x2e>
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	60fb      	str	r3, [r7, #12]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	68ba      	ldr	r2, [r7, #8]
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d2f6      	bcs.n	80035aa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	685a      	ldr	r2, [r3, #4]
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	683a      	ldr	r2, [r7, #0]
 80035ca:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	68fa      	ldr	r2, [r7, #12]
 80035d0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	683a      	ldr	r2, [r7, #0]
 80035d6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	1c5a      	adds	r2, r3, #1
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	601a      	str	r2, [r3, #0]
}
 80035e8:	bf00      	nop
 80035ea:	3714      	adds	r7, #20
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr

080035f4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80035f4:	b480      	push	{r7}
 80035f6:	b085      	sub	sp, #20
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	691b      	ldr	r3, [r3, #16]
 8003600:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	687a      	ldr	r2, [r7, #4]
 8003608:	6892      	ldr	r2, [r2, #8]
 800360a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	687a      	ldr	r2, [r7, #4]
 8003612:	6852      	ldr	r2, [r2, #4]
 8003614:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	429a      	cmp	r2, r3
 800361e:	d103      	bne.n	8003628 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	689a      	ldr	r2, [r3, #8]
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2200      	movs	r2, #0
 800362c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	1e5a      	subs	r2, r3, #1
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
}
 800363c:	4618      	mov	r0, r3
 800363e:	3714      	adds	r7, #20
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr

08003648 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d109      	bne.n	8003670 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800365c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003660:	f383 8811 	msr	BASEPRI, r3
 8003664:	f3bf 8f6f 	isb	sy
 8003668:	f3bf 8f4f 	dsb	sy
 800366c:	60bb      	str	r3, [r7, #8]
 800366e:	e7fe      	b.n	800366e <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8003670:	f002 f814 	bl	800569c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800367c:	68f9      	ldr	r1, [r7, #12]
 800367e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003680:	fb01 f303 	mul.w	r3, r1, r3
 8003684:	441a      	add	r2, r3
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2200      	movs	r2, #0
 800368e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036a0:	3b01      	subs	r3, #1
 80036a2:	68f9      	ldr	r1, [r7, #12]
 80036a4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80036a6:	fb01 f303 	mul.w	r3, r1, r3
 80036aa:	441a      	add	r2, r3
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	22ff      	movs	r2, #255	; 0xff
 80036b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	22ff      	movs	r2, #255	; 0xff
 80036bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d114      	bne.n	80036f0 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	691b      	ldr	r3, [r3, #16]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d01a      	beq.n	8003704 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	3310      	adds	r3, #16
 80036d2:	4618      	mov	r0, r3
 80036d4:	f001 f8de 	bl	8004894 <xTaskRemoveFromEventList>
 80036d8:	4603      	mov	r3, r0
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d012      	beq.n	8003704 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80036de:	4b0d      	ldr	r3, [pc, #52]	; (8003714 <xQueueGenericReset+0xcc>)
 80036e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80036e4:	601a      	str	r2, [r3, #0]
 80036e6:	f3bf 8f4f 	dsb	sy
 80036ea:	f3bf 8f6f 	isb	sy
 80036ee:	e009      	b.n	8003704 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	3310      	adds	r3, #16
 80036f4:	4618      	mov	r0, r3
 80036f6:	f7ff fef3 	bl	80034e0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	3324      	adds	r3, #36	; 0x24
 80036fe:	4618      	mov	r0, r3
 8003700:	f7ff feee 	bl	80034e0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003704:	f001 fff8 	bl	80056f8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003708:	2301      	movs	r3, #1
}
 800370a:	4618      	mov	r0, r3
 800370c:	3710      	adds	r7, #16
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	e000ed04 	.word	0xe000ed04

08003718 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003718:	b580      	push	{r7, lr}
 800371a:	b08e      	sub	sp, #56	; 0x38
 800371c:	af02      	add	r7, sp, #8
 800371e:	60f8      	str	r0, [r7, #12]
 8003720:	60b9      	str	r1, [r7, #8]
 8003722:	607a      	str	r2, [r7, #4]
 8003724:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d109      	bne.n	8003740 <xQueueGenericCreateStatic+0x28>
 800372c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003730:	f383 8811 	msr	BASEPRI, r3
 8003734:	f3bf 8f6f 	isb	sy
 8003738:	f3bf 8f4f 	dsb	sy
 800373c:	62bb      	str	r3, [r7, #40]	; 0x28
 800373e:	e7fe      	b.n	800373e <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d109      	bne.n	800375a <xQueueGenericCreateStatic+0x42>
 8003746:	f04f 0350 	mov.w	r3, #80	; 0x50
 800374a:	f383 8811 	msr	BASEPRI, r3
 800374e:	f3bf 8f6f 	isb	sy
 8003752:	f3bf 8f4f 	dsb	sy
 8003756:	627b      	str	r3, [r7, #36]	; 0x24
 8003758:	e7fe      	b.n	8003758 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d002      	beq.n	8003766 <xQueueGenericCreateStatic+0x4e>
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d001      	beq.n	800376a <xQueueGenericCreateStatic+0x52>
 8003766:	2301      	movs	r3, #1
 8003768:	e000      	b.n	800376c <xQueueGenericCreateStatic+0x54>
 800376a:	2300      	movs	r3, #0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d109      	bne.n	8003784 <xQueueGenericCreateStatic+0x6c>
 8003770:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003774:	f383 8811 	msr	BASEPRI, r3
 8003778:	f3bf 8f6f 	isb	sy
 800377c:	f3bf 8f4f 	dsb	sy
 8003780:	623b      	str	r3, [r7, #32]
 8003782:	e7fe      	b.n	8003782 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d102      	bne.n	8003790 <xQueueGenericCreateStatic+0x78>
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d101      	bne.n	8003794 <xQueueGenericCreateStatic+0x7c>
 8003790:	2301      	movs	r3, #1
 8003792:	e000      	b.n	8003796 <xQueueGenericCreateStatic+0x7e>
 8003794:	2300      	movs	r3, #0
 8003796:	2b00      	cmp	r3, #0
 8003798:	d109      	bne.n	80037ae <xQueueGenericCreateStatic+0x96>
 800379a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800379e:	f383 8811 	msr	BASEPRI, r3
 80037a2:	f3bf 8f6f 	isb	sy
 80037a6:	f3bf 8f4f 	dsb	sy
 80037aa:	61fb      	str	r3, [r7, #28]
 80037ac:	e7fe      	b.n	80037ac <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80037ae:	2350      	movs	r3, #80	; 0x50
 80037b0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	2b50      	cmp	r3, #80	; 0x50
 80037b6:	d009      	beq.n	80037cc <xQueueGenericCreateStatic+0xb4>
 80037b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037bc:	f383 8811 	msr	BASEPRI, r3
 80037c0:	f3bf 8f6f 	isb	sy
 80037c4:	f3bf 8f4f 	dsb	sy
 80037c8:	61bb      	str	r3, [r7, #24]
 80037ca:	e7fe      	b.n	80037ca <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80037cc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80037d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00d      	beq.n	80037f4 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80037d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037da:	2201      	movs	r2, #1
 80037dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80037e0:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80037e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037e6:	9300      	str	r3, [sp, #0]
 80037e8:	4613      	mov	r3, r2
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	68b9      	ldr	r1, [r7, #8]
 80037ee:	68f8      	ldr	r0, [r7, #12]
 80037f0:	f000 f805 	bl	80037fe <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80037f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3730      	adds	r7, #48	; 0x30
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80037fe:	b580      	push	{r7, lr}
 8003800:	b084      	sub	sp, #16
 8003802:	af00      	add	r7, sp, #0
 8003804:	60f8      	str	r0, [r7, #12]
 8003806:	60b9      	str	r1, [r7, #8]
 8003808:	607a      	str	r2, [r7, #4]
 800380a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d103      	bne.n	800381a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003812:	69bb      	ldr	r3, [r7, #24]
 8003814:	69ba      	ldr	r2, [r7, #24]
 8003816:	601a      	str	r2, [r3, #0]
 8003818:	e002      	b.n	8003820 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800381a:	69bb      	ldr	r3, [r7, #24]
 800381c:	687a      	ldr	r2, [r7, #4]
 800381e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003820:	69bb      	ldr	r3, [r7, #24]
 8003822:	68fa      	ldr	r2, [r7, #12]
 8003824:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003826:	69bb      	ldr	r3, [r7, #24]
 8003828:	68ba      	ldr	r2, [r7, #8]
 800382a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800382c:	2101      	movs	r1, #1
 800382e:	69b8      	ldr	r0, [r7, #24]
 8003830:	f7ff ff0a 	bl	8003648 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003834:	69bb      	ldr	r3, [r7, #24]
 8003836:	78fa      	ldrb	r2, [r7, #3]
 8003838:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800383c:	bf00      	nop
 800383e:	3710      	adds	r7, #16
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}

08003844 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b08e      	sub	sp, #56	; 0x38
 8003848:	af00      	add	r7, sp, #0
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	60b9      	str	r1, [r7, #8]
 800384e:	607a      	str	r2, [r7, #4]
 8003850:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003852:	2300      	movs	r3, #0
 8003854:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800385a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800385c:	2b00      	cmp	r3, #0
 800385e:	d109      	bne.n	8003874 <xQueueGenericSend+0x30>
 8003860:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003864:	f383 8811 	msr	BASEPRI, r3
 8003868:	f3bf 8f6f 	isb	sy
 800386c:	f3bf 8f4f 	dsb	sy
 8003870:	62bb      	str	r3, [r7, #40]	; 0x28
 8003872:	e7fe      	b.n	8003872 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d103      	bne.n	8003882 <xQueueGenericSend+0x3e>
 800387a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800387c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387e:	2b00      	cmp	r3, #0
 8003880:	d101      	bne.n	8003886 <xQueueGenericSend+0x42>
 8003882:	2301      	movs	r3, #1
 8003884:	e000      	b.n	8003888 <xQueueGenericSend+0x44>
 8003886:	2300      	movs	r3, #0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d109      	bne.n	80038a0 <xQueueGenericSend+0x5c>
 800388c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003890:	f383 8811 	msr	BASEPRI, r3
 8003894:	f3bf 8f6f 	isb	sy
 8003898:	f3bf 8f4f 	dsb	sy
 800389c:	627b      	str	r3, [r7, #36]	; 0x24
 800389e:	e7fe      	b.n	800389e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	2b02      	cmp	r3, #2
 80038a4:	d103      	bne.n	80038ae <xQueueGenericSend+0x6a>
 80038a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	d101      	bne.n	80038b2 <xQueueGenericSend+0x6e>
 80038ae:	2301      	movs	r3, #1
 80038b0:	e000      	b.n	80038b4 <xQueueGenericSend+0x70>
 80038b2:	2300      	movs	r3, #0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d109      	bne.n	80038cc <xQueueGenericSend+0x88>
 80038b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038bc:	f383 8811 	msr	BASEPRI, r3
 80038c0:	f3bf 8f6f 	isb	sy
 80038c4:	f3bf 8f4f 	dsb	sy
 80038c8:	623b      	str	r3, [r7, #32]
 80038ca:	e7fe      	b.n	80038ca <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80038cc:	f001 f998 	bl	8004c00 <xTaskGetSchedulerState>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d102      	bne.n	80038dc <xQueueGenericSend+0x98>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d101      	bne.n	80038e0 <xQueueGenericSend+0x9c>
 80038dc:	2301      	movs	r3, #1
 80038de:	e000      	b.n	80038e2 <xQueueGenericSend+0x9e>
 80038e0:	2300      	movs	r3, #0
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d109      	bne.n	80038fa <xQueueGenericSend+0xb6>
 80038e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038ea:	f383 8811 	msr	BASEPRI, r3
 80038ee:	f3bf 8f6f 	isb	sy
 80038f2:	f3bf 8f4f 	dsb	sy
 80038f6:	61fb      	str	r3, [r7, #28]
 80038f8:	e7fe      	b.n	80038f8 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80038fa:	f001 fecf 	bl	800569c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80038fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003900:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003904:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003906:	429a      	cmp	r2, r3
 8003908:	d302      	bcc.n	8003910 <xQueueGenericSend+0xcc>
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	2b02      	cmp	r3, #2
 800390e:	d129      	bne.n	8003964 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003910:	683a      	ldr	r2, [r7, #0]
 8003912:	68b9      	ldr	r1, [r7, #8]
 8003914:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003916:	f000 f9ff 	bl	8003d18 <prvCopyDataToQueue>
 800391a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800391c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800391e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003920:	2b00      	cmp	r3, #0
 8003922:	d010      	beq.n	8003946 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003926:	3324      	adds	r3, #36	; 0x24
 8003928:	4618      	mov	r0, r3
 800392a:	f000 ffb3 	bl	8004894 <xTaskRemoveFromEventList>
 800392e:	4603      	mov	r3, r0
 8003930:	2b00      	cmp	r3, #0
 8003932:	d013      	beq.n	800395c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003934:	4b3f      	ldr	r3, [pc, #252]	; (8003a34 <xQueueGenericSend+0x1f0>)
 8003936:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800393a:	601a      	str	r2, [r3, #0]
 800393c:	f3bf 8f4f 	dsb	sy
 8003940:	f3bf 8f6f 	isb	sy
 8003944:	e00a      	b.n	800395c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003948:	2b00      	cmp	r3, #0
 800394a:	d007      	beq.n	800395c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800394c:	4b39      	ldr	r3, [pc, #228]	; (8003a34 <xQueueGenericSend+0x1f0>)
 800394e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003952:	601a      	str	r2, [r3, #0]
 8003954:	f3bf 8f4f 	dsb	sy
 8003958:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800395c:	f001 fecc 	bl	80056f8 <vPortExitCritical>
				return pdPASS;
 8003960:	2301      	movs	r3, #1
 8003962:	e063      	b.n	8003a2c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d103      	bne.n	8003972 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800396a:	f001 fec5 	bl	80056f8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800396e:	2300      	movs	r3, #0
 8003970:	e05c      	b.n	8003a2c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003972:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003974:	2b00      	cmp	r3, #0
 8003976:	d106      	bne.n	8003986 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003978:	f107 0314 	add.w	r3, r7, #20
 800397c:	4618      	mov	r0, r3
 800397e:	f000 ffeb 	bl	8004958 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003982:	2301      	movs	r3, #1
 8003984:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003986:	f001 feb7 	bl	80056f8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800398a:	f000 fd67 	bl	800445c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800398e:	f001 fe85 	bl	800569c <vPortEnterCritical>
 8003992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003994:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003998:	b25b      	sxtb	r3, r3
 800399a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800399e:	d103      	bne.n	80039a8 <xQueueGenericSend+0x164>
 80039a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039a2:	2200      	movs	r2, #0
 80039a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80039a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039aa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80039ae:	b25b      	sxtb	r3, r3
 80039b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80039b4:	d103      	bne.n	80039be <xQueueGenericSend+0x17a>
 80039b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039b8:	2200      	movs	r2, #0
 80039ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80039be:	f001 fe9b 	bl	80056f8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80039c2:	1d3a      	adds	r2, r7, #4
 80039c4:	f107 0314 	add.w	r3, r7, #20
 80039c8:	4611      	mov	r1, r2
 80039ca:	4618      	mov	r0, r3
 80039cc:	f000 ffda 	bl	8004984 <xTaskCheckForTimeOut>
 80039d0:	4603      	mov	r3, r0
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d124      	bne.n	8003a20 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80039d6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80039d8:	f000 fa96 	bl	8003f08 <prvIsQueueFull>
 80039dc:	4603      	mov	r3, r0
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d018      	beq.n	8003a14 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80039e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039e4:	3310      	adds	r3, #16
 80039e6:	687a      	ldr	r2, [r7, #4]
 80039e8:	4611      	mov	r1, r2
 80039ea:	4618      	mov	r0, r3
 80039ec:	f000 ff04 	bl	80047f8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80039f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80039f2:	f000 fa21 	bl	8003e38 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80039f6:	f000 fd3f 	bl	8004478 <xTaskResumeAll>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	f47f af7c 	bne.w	80038fa <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8003a02:	4b0c      	ldr	r3, [pc, #48]	; (8003a34 <xQueueGenericSend+0x1f0>)
 8003a04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a08:	601a      	str	r2, [r3, #0]
 8003a0a:	f3bf 8f4f 	dsb	sy
 8003a0e:	f3bf 8f6f 	isb	sy
 8003a12:	e772      	b.n	80038fa <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003a14:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003a16:	f000 fa0f 	bl	8003e38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003a1a:	f000 fd2d 	bl	8004478 <xTaskResumeAll>
 8003a1e:	e76c      	b.n	80038fa <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003a20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003a22:	f000 fa09 	bl	8003e38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003a26:	f000 fd27 	bl	8004478 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003a2a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3738      	adds	r7, #56	; 0x38
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	e000ed04 	.word	0xe000ed04

08003a38 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b08e      	sub	sp, #56	; 0x38
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	607a      	str	r2, [r7, #4]
 8003a44:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003a4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d109      	bne.n	8003a64 <xQueueGenericSendFromISR+0x2c>
 8003a50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a54:	f383 8811 	msr	BASEPRI, r3
 8003a58:	f3bf 8f6f 	isb	sy
 8003a5c:	f3bf 8f4f 	dsb	sy
 8003a60:	627b      	str	r3, [r7, #36]	; 0x24
 8003a62:	e7fe      	b.n	8003a62 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d103      	bne.n	8003a72 <xQueueGenericSendFromISR+0x3a>
 8003a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d101      	bne.n	8003a76 <xQueueGenericSendFromISR+0x3e>
 8003a72:	2301      	movs	r3, #1
 8003a74:	e000      	b.n	8003a78 <xQueueGenericSendFromISR+0x40>
 8003a76:	2300      	movs	r3, #0
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d109      	bne.n	8003a90 <xQueueGenericSendFromISR+0x58>
 8003a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a80:	f383 8811 	msr	BASEPRI, r3
 8003a84:	f3bf 8f6f 	isb	sy
 8003a88:	f3bf 8f4f 	dsb	sy
 8003a8c:	623b      	str	r3, [r7, #32]
 8003a8e:	e7fe      	b.n	8003a8e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d103      	bne.n	8003a9e <xQueueGenericSendFromISR+0x66>
 8003a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d101      	bne.n	8003aa2 <xQueueGenericSendFromISR+0x6a>
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e000      	b.n	8003aa4 <xQueueGenericSendFromISR+0x6c>
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d109      	bne.n	8003abc <xQueueGenericSendFromISR+0x84>
 8003aa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aac:	f383 8811 	msr	BASEPRI, r3
 8003ab0:	f3bf 8f6f 	isb	sy
 8003ab4:	f3bf 8f4f 	dsb	sy
 8003ab8:	61fb      	str	r3, [r7, #28]
 8003aba:	e7fe      	b.n	8003aba <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003abc:	f001 feca 	bl	8005854 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003ac0:	f3ef 8211 	mrs	r2, BASEPRI
 8003ac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ac8:	f383 8811 	msr	BASEPRI, r3
 8003acc:	f3bf 8f6f 	isb	sy
 8003ad0:	f3bf 8f4f 	dsb	sy
 8003ad4:	61ba      	str	r2, [r7, #24]
 8003ad6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003ad8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003ada:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003adc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ade:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ae2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	d302      	bcc.n	8003aee <xQueueGenericSendFromISR+0xb6>
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	2b02      	cmp	r3, #2
 8003aec:	d12c      	bne.n	8003b48 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003af0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003af4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003af8:	683a      	ldr	r2, [r7, #0]
 8003afa:	68b9      	ldr	r1, [r7, #8]
 8003afc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003afe:	f000 f90b 	bl	8003d18 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003b02:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8003b06:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b0a:	d112      	bne.n	8003b32 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d016      	beq.n	8003b42 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003b14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b16:	3324      	adds	r3, #36	; 0x24
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f000 febb 	bl	8004894 <xTaskRemoveFromEventList>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d00e      	beq.n	8003b42 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d00b      	beq.n	8003b42 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	601a      	str	r2, [r3, #0]
 8003b30:	e007      	b.n	8003b42 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003b32:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003b36:	3301      	adds	r3, #1
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	b25a      	sxtb	r2, r3
 8003b3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003b42:	2301      	movs	r3, #1
 8003b44:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8003b46:	e001      	b.n	8003b4c <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	637b      	str	r3, [r7, #52]	; 0x34
 8003b4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b4e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003b56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3738      	adds	r7, #56	; 0x38
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}

08003b60 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b08c      	sub	sp, #48	; 0x30
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	60f8      	str	r0, [r7, #12]
 8003b68:	60b9      	str	r1, [r7, #8]
 8003b6a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003b74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d109      	bne.n	8003b8e <xQueueReceive+0x2e>
	__asm volatile
 8003b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b7e:	f383 8811 	msr	BASEPRI, r3
 8003b82:	f3bf 8f6f 	isb	sy
 8003b86:	f3bf 8f4f 	dsb	sy
 8003b8a:	623b      	str	r3, [r7, #32]
 8003b8c:	e7fe      	b.n	8003b8c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d103      	bne.n	8003b9c <xQueueReceive+0x3c>
 8003b94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d101      	bne.n	8003ba0 <xQueueReceive+0x40>
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e000      	b.n	8003ba2 <xQueueReceive+0x42>
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d109      	bne.n	8003bba <xQueueReceive+0x5a>
 8003ba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003baa:	f383 8811 	msr	BASEPRI, r3
 8003bae:	f3bf 8f6f 	isb	sy
 8003bb2:	f3bf 8f4f 	dsb	sy
 8003bb6:	61fb      	str	r3, [r7, #28]
 8003bb8:	e7fe      	b.n	8003bb8 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003bba:	f001 f821 	bl	8004c00 <xTaskGetSchedulerState>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d102      	bne.n	8003bca <xQueueReceive+0x6a>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d101      	bne.n	8003bce <xQueueReceive+0x6e>
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e000      	b.n	8003bd0 <xQueueReceive+0x70>
 8003bce:	2300      	movs	r3, #0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d109      	bne.n	8003be8 <xQueueReceive+0x88>
 8003bd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bd8:	f383 8811 	msr	BASEPRI, r3
 8003bdc:	f3bf 8f6f 	isb	sy
 8003be0:	f3bf 8f4f 	dsb	sy
 8003be4:	61bb      	str	r3, [r7, #24]
 8003be6:	e7fe      	b.n	8003be6 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003be8:	f001 fd58 	bl	800569c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003bec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bf0:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d01f      	beq.n	8003c38 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003bf8:	68b9      	ldr	r1, [r7, #8]
 8003bfa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003bfc:	f000 f8f6 	bl	8003dec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c02:	1e5a      	subs	r2, r3, #1
 8003c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c06:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c0a:	691b      	ldr	r3, [r3, #16]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d00f      	beq.n	8003c30 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003c10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c12:	3310      	adds	r3, #16
 8003c14:	4618      	mov	r0, r3
 8003c16:	f000 fe3d 	bl	8004894 <xTaskRemoveFromEventList>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d007      	beq.n	8003c30 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003c20:	4b3c      	ldr	r3, [pc, #240]	; (8003d14 <xQueueReceive+0x1b4>)
 8003c22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c26:	601a      	str	r2, [r3, #0]
 8003c28:	f3bf 8f4f 	dsb	sy
 8003c2c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003c30:	f001 fd62 	bl	80056f8 <vPortExitCritical>
				return pdPASS;
 8003c34:	2301      	movs	r3, #1
 8003c36:	e069      	b.n	8003d0c <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d103      	bne.n	8003c46 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003c3e:	f001 fd5b 	bl	80056f8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003c42:	2300      	movs	r3, #0
 8003c44:	e062      	b.n	8003d0c <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d106      	bne.n	8003c5a <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003c4c:	f107 0310 	add.w	r3, r7, #16
 8003c50:	4618      	mov	r0, r3
 8003c52:	f000 fe81 	bl	8004958 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003c56:	2301      	movs	r3, #1
 8003c58:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003c5a:	f001 fd4d 	bl	80056f8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003c5e:	f000 fbfd 	bl	800445c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003c62:	f001 fd1b 	bl	800569c <vPortEnterCritical>
 8003c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c68:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003c6c:	b25b      	sxtb	r3, r3
 8003c6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c72:	d103      	bne.n	8003c7c <xQueueReceive+0x11c>
 8003c74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c7e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003c82:	b25b      	sxtb	r3, r3
 8003c84:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c88:	d103      	bne.n	8003c92 <xQueueReceive+0x132>
 8003c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003c92:	f001 fd31 	bl	80056f8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003c96:	1d3a      	adds	r2, r7, #4
 8003c98:	f107 0310 	add.w	r3, r7, #16
 8003c9c:	4611      	mov	r1, r2
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f000 fe70 	bl	8004984 <xTaskCheckForTimeOut>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d123      	bne.n	8003cf2 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003caa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003cac:	f000 f916 	bl	8003edc <prvIsQueueEmpty>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d017      	beq.n	8003ce6 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003cb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cb8:	3324      	adds	r3, #36	; 0x24
 8003cba:	687a      	ldr	r2, [r7, #4]
 8003cbc:	4611      	mov	r1, r2
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f000 fd9a 	bl	80047f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003cc4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003cc6:	f000 f8b7 	bl	8003e38 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003cca:	f000 fbd5 	bl	8004478 <xTaskResumeAll>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d189      	bne.n	8003be8 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8003cd4:	4b0f      	ldr	r3, [pc, #60]	; (8003d14 <xQueueReceive+0x1b4>)
 8003cd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003cda:	601a      	str	r2, [r3, #0]
 8003cdc:	f3bf 8f4f 	dsb	sy
 8003ce0:	f3bf 8f6f 	isb	sy
 8003ce4:	e780      	b.n	8003be8 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003ce6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003ce8:	f000 f8a6 	bl	8003e38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003cec:	f000 fbc4 	bl	8004478 <xTaskResumeAll>
 8003cf0:	e77a      	b.n	8003be8 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003cf2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003cf4:	f000 f8a0 	bl	8003e38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003cf8:	f000 fbbe 	bl	8004478 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003cfc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003cfe:	f000 f8ed 	bl	8003edc <prvIsQueueEmpty>
 8003d02:	4603      	mov	r3, r0
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	f43f af6f 	beq.w	8003be8 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003d0a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3730      	adds	r7, #48	; 0x30
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	e000ed04 	.word	0xe000ed04

08003d18 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b086      	sub	sp, #24
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	60f8      	str	r0, [r7, #12]
 8003d20:	60b9      	str	r1, [r7, #8]
 8003d22:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003d24:	2300      	movs	r3, #0
 8003d26:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d2c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d10d      	bne.n	8003d52 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d14d      	bne.n	8003dda <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	4618      	mov	r0, r3
 8003d44:	f000 ff7a 	bl	8004c3c <xTaskPriorityDisinherit>
 8003d48:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	609a      	str	r2, [r3, #8]
 8003d50:	e043      	b.n	8003dda <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d119      	bne.n	8003d8c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	6858      	ldr	r0, [r3, #4]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d60:	461a      	mov	r2, r3
 8003d62:	68b9      	ldr	r1, [r7, #8]
 8003d64:	f001 ffae 	bl	8005cc4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	685a      	ldr	r2, [r3, #4]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d70:	441a      	add	r2, r3
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	685a      	ldr	r2, [r3, #4]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d32b      	bcc.n	8003dda <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	605a      	str	r2, [r3, #4]
 8003d8a:	e026      	b.n	8003dda <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	68d8      	ldr	r0, [r3, #12]
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d94:	461a      	mov	r2, r3
 8003d96:	68b9      	ldr	r1, [r7, #8]
 8003d98:	f001 ff94 	bl	8005cc4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	68da      	ldr	r2, [r3, #12]
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da4:	425b      	negs	r3, r3
 8003da6:	441a      	add	r2, r3
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	68da      	ldr	r2, [r3, #12]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d207      	bcs.n	8003dc8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	689a      	ldr	r2, [r3, #8]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc0:	425b      	negs	r3, r3
 8003dc2:	441a      	add	r2, r3
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d105      	bne.n	8003dda <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d002      	beq.n	8003dda <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	3b01      	subs	r3, #1
 8003dd8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	1c5a      	adds	r2, r3, #1
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003de2:	697b      	ldr	r3, [r7, #20]
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	3718      	adds	r7, #24
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}

08003dec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b082      	sub	sp, #8
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d018      	beq.n	8003e30 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	68da      	ldr	r2, [r3, #12]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e06:	441a      	add	r2, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	68da      	ldr	r2, [r3, #12]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d303      	bcc.n	8003e20 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	68d9      	ldr	r1, [r3, #12]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e28:	461a      	mov	r2, r3
 8003e2a:	6838      	ldr	r0, [r7, #0]
 8003e2c:	f001 ff4a 	bl	8005cc4 <memcpy>
	}
}
 8003e30:	bf00      	nop
 8003e32:	3708      	adds	r7, #8
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}

08003e38 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003e40:	f001 fc2c 	bl	800569c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003e4a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003e4c:	e011      	b.n	8003e72 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d012      	beq.n	8003e7c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	3324      	adds	r3, #36	; 0x24
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f000 fd1a 	bl	8004894 <xTaskRemoveFromEventList>
 8003e60:	4603      	mov	r3, r0
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d001      	beq.n	8003e6a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003e66:	f000 fded 	bl	8004a44 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003e6a:	7bfb      	ldrb	r3, [r7, #15]
 8003e6c:	3b01      	subs	r3, #1
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003e72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	dce9      	bgt.n	8003e4e <prvUnlockQueue+0x16>
 8003e7a:	e000      	b.n	8003e7e <prvUnlockQueue+0x46>
					break;
 8003e7c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	22ff      	movs	r2, #255	; 0xff
 8003e82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003e86:	f001 fc37 	bl	80056f8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003e8a:	f001 fc07 	bl	800569c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003e94:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003e96:	e011      	b.n	8003ebc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	691b      	ldr	r3, [r3, #16]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d012      	beq.n	8003ec6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	3310      	adds	r3, #16
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f000 fcf5 	bl	8004894 <xTaskRemoveFromEventList>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d001      	beq.n	8003eb4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003eb0:	f000 fdc8 	bl	8004a44 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003eb4:	7bbb      	ldrb	r3, [r7, #14]
 8003eb6:	3b01      	subs	r3, #1
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003ebc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	dce9      	bgt.n	8003e98 <prvUnlockQueue+0x60>
 8003ec4:	e000      	b.n	8003ec8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003ec6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	22ff      	movs	r2, #255	; 0xff
 8003ecc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003ed0:	f001 fc12 	bl	80056f8 <vPortExitCritical>
}
 8003ed4:	bf00      	nop
 8003ed6:	3710      	adds	r7, #16
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b084      	sub	sp, #16
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003ee4:	f001 fbda 	bl	800569c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d102      	bne.n	8003ef6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	60fb      	str	r3, [r7, #12]
 8003ef4:	e001      	b.n	8003efa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003efa:	f001 fbfd 	bl	80056f8 <vPortExitCritical>

	return xReturn;
 8003efe:	68fb      	ldr	r3, [r7, #12]
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	3710      	adds	r7, #16
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}

08003f08 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b084      	sub	sp, #16
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003f10:	f001 fbc4 	bl	800569c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d102      	bne.n	8003f26 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003f20:	2301      	movs	r3, #1
 8003f22:	60fb      	str	r3, [r7, #12]
 8003f24:	e001      	b.n	8003f2a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003f26:	2300      	movs	r3, #0
 8003f28:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003f2a:	f001 fbe5 	bl	80056f8 <vPortExitCritical>

	return xReturn;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3710      	adds	r7, #16
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003f38:	b480      	push	{r7}
 8003f3a:	b085      	sub	sp, #20
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
 8003f40:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003f42:	2300      	movs	r3, #0
 8003f44:	60fb      	str	r3, [r7, #12]
 8003f46:	e014      	b.n	8003f72 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003f48:	4a0e      	ldr	r2, [pc, #56]	; (8003f84 <vQueueAddToRegistry+0x4c>)
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d10b      	bne.n	8003f6c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003f54:	490b      	ldr	r1, [pc, #44]	; (8003f84 <vQueueAddToRegistry+0x4c>)
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	683a      	ldr	r2, [r7, #0]
 8003f5a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003f5e:	4a09      	ldr	r2, [pc, #36]	; (8003f84 <vQueueAddToRegistry+0x4c>)
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	00db      	lsls	r3, r3, #3
 8003f64:	4413      	add	r3, r2
 8003f66:	687a      	ldr	r2, [r7, #4]
 8003f68:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003f6a:	e005      	b.n	8003f78 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	3301      	adds	r3, #1
 8003f70:	60fb      	str	r3, [r7, #12]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2b07      	cmp	r3, #7
 8003f76:	d9e7      	bls.n	8003f48 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003f78:	bf00      	nop
 8003f7a:	3714      	adds	r7, #20
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr
 8003f84:	20001a18 	.word	0x20001a18

08003f88 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b086      	sub	sp, #24
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	60b9      	str	r1, [r7, #8]
 8003f92:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003f98:	f001 fb80 	bl	800569c <vPortEnterCritical>
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003fa2:	b25b      	sxtb	r3, r3
 8003fa4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003fa8:	d103      	bne.n	8003fb2 <vQueueWaitForMessageRestricted+0x2a>
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	2200      	movs	r2, #0
 8003fae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003fb8:	b25b      	sxtb	r3, r3
 8003fba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003fbe:	d103      	bne.n	8003fc8 <vQueueWaitForMessageRestricted+0x40>
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003fc8:	f001 fb96 	bl	80056f8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d106      	bne.n	8003fe2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	3324      	adds	r3, #36	; 0x24
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	68b9      	ldr	r1, [r7, #8]
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f000 fc2f 	bl	8004840 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003fe2:	6978      	ldr	r0, [r7, #20]
 8003fe4:	f7ff ff28 	bl	8003e38 <prvUnlockQueue>
	}
 8003fe8:	bf00      	nop
 8003fea:	3718      	adds	r7, #24
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b08e      	sub	sp, #56	; 0x38
 8003ff4:	af04      	add	r7, sp, #16
 8003ff6:	60f8      	str	r0, [r7, #12]
 8003ff8:	60b9      	str	r1, [r7, #8]
 8003ffa:	607a      	str	r2, [r7, #4]
 8003ffc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003ffe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004000:	2b00      	cmp	r3, #0
 8004002:	d109      	bne.n	8004018 <xTaskCreateStatic+0x28>
 8004004:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004008:	f383 8811 	msr	BASEPRI, r3
 800400c:	f3bf 8f6f 	isb	sy
 8004010:	f3bf 8f4f 	dsb	sy
 8004014:	623b      	str	r3, [r7, #32]
 8004016:	e7fe      	b.n	8004016 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8004018:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800401a:	2b00      	cmp	r3, #0
 800401c:	d109      	bne.n	8004032 <xTaskCreateStatic+0x42>
 800401e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004022:	f383 8811 	msr	BASEPRI, r3
 8004026:	f3bf 8f6f 	isb	sy
 800402a:	f3bf 8f4f 	dsb	sy
 800402e:	61fb      	str	r3, [r7, #28]
 8004030:	e7fe      	b.n	8004030 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004032:	235c      	movs	r3, #92	; 0x5c
 8004034:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	2b5c      	cmp	r3, #92	; 0x5c
 800403a:	d009      	beq.n	8004050 <xTaskCreateStatic+0x60>
 800403c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004040:	f383 8811 	msr	BASEPRI, r3
 8004044:	f3bf 8f6f 	isb	sy
 8004048:	f3bf 8f4f 	dsb	sy
 800404c:	61bb      	str	r3, [r7, #24]
 800404e:	e7fe      	b.n	800404e <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004050:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004052:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004054:	2b00      	cmp	r3, #0
 8004056:	d01e      	beq.n	8004096 <xTaskCreateStatic+0xa6>
 8004058:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800405a:	2b00      	cmp	r3, #0
 800405c:	d01b      	beq.n	8004096 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800405e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004060:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004064:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004066:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800406a:	2202      	movs	r2, #2
 800406c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004070:	2300      	movs	r3, #0
 8004072:	9303      	str	r3, [sp, #12]
 8004074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004076:	9302      	str	r3, [sp, #8]
 8004078:	f107 0314 	add.w	r3, r7, #20
 800407c:	9301      	str	r3, [sp, #4]
 800407e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004080:	9300      	str	r3, [sp, #0]
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	687a      	ldr	r2, [r7, #4]
 8004086:	68b9      	ldr	r1, [r7, #8]
 8004088:	68f8      	ldr	r0, [r7, #12]
 800408a:	f000 f850 	bl	800412e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800408e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004090:	f000 f8dc 	bl	800424c <prvAddNewTaskToReadyList>
 8004094:	e001      	b.n	800409a <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8004096:	2300      	movs	r3, #0
 8004098:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800409a:	697b      	ldr	r3, [r7, #20]
	}
 800409c:	4618      	mov	r0, r3
 800409e:	3728      	adds	r7, #40	; 0x28
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}

080040a4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b08c      	sub	sp, #48	; 0x30
 80040a8:	af04      	add	r7, sp, #16
 80040aa:	60f8      	str	r0, [r7, #12]
 80040ac:	60b9      	str	r1, [r7, #8]
 80040ae:	603b      	str	r3, [r7, #0]
 80040b0:	4613      	mov	r3, r2
 80040b2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80040b4:	88fb      	ldrh	r3, [r7, #6]
 80040b6:	009b      	lsls	r3, r3, #2
 80040b8:	4618      	mov	r0, r3
 80040ba:	f001 fc09 	bl	80058d0 <pvPortMalloc>
 80040be:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d00e      	beq.n	80040e4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80040c6:	205c      	movs	r0, #92	; 0x5c
 80040c8:	f001 fc02 	bl	80058d0 <pvPortMalloc>
 80040cc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80040ce:	69fb      	ldr	r3, [r7, #28]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d003      	beq.n	80040dc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	697a      	ldr	r2, [r7, #20]
 80040d8:	631a      	str	r2, [r3, #48]	; 0x30
 80040da:	e005      	b.n	80040e8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80040dc:	6978      	ldr	r0, [r7, #20]
 80040de:	f001 fcb9 	bl	8005a54 <vPortFree>
 80040e2:	e001      	b.n	80040e8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80040e4:	2300      	movs	r3, #0
 80040e6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80040e8:	69fb      	ldr	r3, [r7, #28]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d017      	beq.n	800411e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80040ee:	69fb      	ldr	r3, [r7, #28]
 80040f0:	2200      	movs	r2, #0
 80040f2:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80040f6:	88fa      	ldrh	r2, [r7, #6]
 80040f8:	2300      	movs	r3, #0
 80040fa:	9303      	str	r3, [sp, #12]
 80040fc:	69fb      	ldr	r3, [r7, #28]
 80040fe:	9302      	str	r3, [sp, #8]
 8004100:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004102:	9301      	str	r3, [sp, #4]
 8004104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004106:	9300      	str	r3, [sp, #0]
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	68b9      	ldr	r1, [r7, #8]
 800410c:	68f8      	ldr	r0, [r7, #12]
 800410e:	f000 f80e 	bl	800412e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004112:	69f8      	ldr	r0, [r7, #28]
 8004114:	f000 f89a 	bl	800424c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004118:	2301      	movs	r3, #1
 800411a:	61bb      	str	r3, [r7, #24]
 800411c:	e002      	b.n	8004124 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800411e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004122:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004124:	69bb      	ldr	r3, [r7, #24]
	}
 8004126:	4618      	mov	r0, r3
 8004128:	3720      	adds	r7, #32
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}

0800412e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800412e:	b580      	push	{r7, lr}
 8004130:	b088      	sub	sp, #32
 8004132:	af00      	add	r7, sp, #0
 8004134:	60f8      	str	r0, [r7, #12]
 8004136:	60b9      	str	r1, [r7, #8]
 8004138:	607a      	str	r2, [r7, #4]
 800413a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800413c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800413e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	461a      	mov	r2, r3
 8004146:	21a5      	movs	r1, #165	; 0xa5
 8004148:	f001 fdc7 	bl	8005cda <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800414c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800414e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004156:	3b01      	subs	r3, #1
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	4413      	add	r3, r2
 800415c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800415e:	69bb      	ldr	r3, [r7, #24]
 8004160:	f023 0307 	bic.w	r3, r3, #7
 8004164:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004166:	69bb      	ldr	r3, [r7, #24]
 8004168:	f003 0307 	and.w	r3, r3, #7
 800416c:	2b00      	cmp	r3, #0
 800416e:	d009      	beq.n	8004184 <prvInitialiseNewTask+0x56>
 8004170:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004174:	f383 8811 	msr	BASEPRI, r3
 8004178:	f3bf 8f6f 	isb	sy
 800417c:	f3bf 8f4f 	dsb	sy
 8004180:	617b      	str	r3, [r7, #20]
 8004182:	e7fe      	b.n	8004182 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d01f      	beq.n	80041ca <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800418a:	2300      	movs	r3, #0
 800418c:	61fb      	str	r3, [r7, #28]
 800418e:	e012      	b.n	80041b6 <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004190:	68ba      	ldr	r2, [r7, #8]
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	4413      	add	r3, r2
 8004196:	7819      	ldrb	r1, [r3, #0]
 8004198:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800419a:	69fb      	ldr	r3, [r7, #28]
 800419c:	4413      	add	r3, r2
 800419e:	3334      	adds	r3, #52	; 0x34
 80041a0:	460a      	mov	r2, r1
 80041a2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80041a4:	68ba      	ldr	r2, [r7, #8]
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	4413      	add	r3, r2
 80041aa:	781b      	ldrb	r3, [r3, #0]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d006      	beq.n	80041be <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80041b0:	69fb      	ldr	r3, [r7, #28]
 80041b2:	3301      	adds	r3, #1
 80041b4:	61fb      	str	r3, [r7, #28]
 80041b6:	69fb      	ldr	r3, [r7, #28]
 80041b8:	2b0f      	cmp	r3, #15
 80041ba:	d9e9      	bls.n	8004190 <prvInitialiseNewTask+0x62>
 80041bc:	e000      	b.n	80041c0 <prvInitialiseNewTask+0x92>
			{
				break;
 80041be:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80041c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041c2:	2200      	movs	r2, #0
 80041c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80041c8:	e003      	b.n	80041d2 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80041ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80041d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041d4:	2b37      	cmp	r3, #55	; 0x37
 80041d6:	d901      	bls.n	80041dc <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80041d8:	2337      	movs	r3, #55	; 0x37
 80041da:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80041dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80041e0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80041e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80041e6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80041e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ea:	2200      	movs	r2, #0
 80041ec:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80041ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041f0:	3304      	adds	r3, #4
 80041f2:	4618      	mov	r0, r3
 80041f4:	f7ff f994 	bl	8003520 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80041f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041fa:	3318      	adds	r3, #24
 80041fc:	4618      	mov	r0, r3
 80041fe:	f7ff f98f 	bl	8003520 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004204:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004206:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800420a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800420e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004210:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004214:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004216:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004218:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800421a:	2200      	movs	r2, #0
 800421c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800421e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004220:	2200      	movs	r2, #0
 8004222:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004226:	683a      	ldr	r2, [r7, #0]
 8004228:	68f9      	ldr	r1, [r7, #12]
 800422a:	69b8      	ldr	r0, [r7, #24]
 800422c:	f001 f90c 	bl	8005448 <pxPortInitialiseStack>
 8004230:	4602      	mov	r2, r0
 8004232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004234:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004238:	2b00      	cmp	r3, #0
 800423a:	d002      	beq.n	8004242 <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800423c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800423e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004240:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004242:	bf00      	nop
 8004244:	3720      	adds	r7, #32
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
	...

0800424c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b082      	sub	sp, #8
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004254:	f001 fa22 	bl	800569c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004258:	4b2d      	ldr	r3, [pc, #180]	; (8004310 <prvAddNewTaskToReadyList+0xc4>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	3301      	adds	r3, #1
 800425e:	4a2c      	ldr	r2, [pc, #176]	; (8004310 <prvAddNewTaskToReadyList+0xc4>)
 8004260:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004262:	4b2c      	ldr	r3, [pc, #176]	; (8004314 <prvAddNewTaskToReadyList+0xc8>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d109      	bne.n	800427e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800426a:	4a2a      	ldr	r2, [pc, #168]	; (8004314 <prvAddNewTaskToReadyList+0xc8>)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004270:	4b27      	ldr	r3, [pc, #156]	; (8004310 <prvAddNewTaskToReadyList+0xc4>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2b01      	cmp	r3, #1
 8004276:	d110      	bne.n	800429a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004278:	f000 fc08 	bl	8004a8c <prvInitialiseTaskLists>
 800427c:	e00d      	b.n	800429a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800427e:	4b26      	ldr	r3, [pc, #152]	; (8004318 <prvAddNewTaskToReadyList+0xcc>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d109      	bne.n	800429a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004286:	4b23      	ldr	r3, [pc, #140]	; (8004314 <prvAddNewTaskToReadyList+0xc8>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004290:	429a      	cmp	r2, r3
 8004292:	d802      	bhi.n	800429a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004294:	4a1f      	ldr	r2, [pc, #124]	; (8004314 <prvAddNewTaskToReadyList+0xc8>)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800429a:	4b20      	ldr	r3, [pc, #128]	; (800431c <prvAddNewTaskToReadyList+0xd0>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	3301      	adds	r3, #1
 80042a0:	4a1e      	ldr	r2, [pc, #120]	; (800431c <prvAddNewTaskToReadyList+0xd0>)
 80042a2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80042a4:	4b1d      	ldr	r3, [pc, #116]	; (800431c <prvAddNewTaskToReadyList+0xd0>)
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042b0:	4b1b      	ldr	r3, [pc, #108]	; (8004320 <prvAddNewTaskToReadyList+0xd4>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d903      	bls.n	80042c0 <prvAddNewTaskToReadyList+0x74>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042bc:	4a18      	ldr	r2, [pc, #96]	; (8004320 <prvAddNewTaskToReadyList+0xd4>)
 80042be:	6013      	str	r3, [r2, #0]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042c4:	4613      	mov	r3, r2
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	4413      	add	r3, r2
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	4a15      	ldr	r2, [pc, #84]	; (8004324 <prvAddNewTaskToReadyList+0xd8>)
 80042ce:	441a      	add	r2, r3
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	3304      	adds	r3, #4
 80042d4:	4619      	mov	r1, r3
 80042d6:	4610      	mov	r0, r2
 80042d8:	f7ff f92f 	bl	800353a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80042dc:	f001 fa0c 	bl	80056f8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80042e0:	4b0d      	ldr	r3, [pc, #52]	; (8004318 <prvAddNewTaskToReadyList+0xcc>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d00e      	beq.n	8004306 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80042e8:	4b0a      	ldr	r3, [pc, #40]	; (8004314 <prvAddNewTaskToReadyList+0xc8>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d207      	bcs.n	8004306 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80042f6:	4b0c      	ldr	r3, [pc, #48]	; (8004328 <prvAddNewTaskToReadyList+0xdc>)
 80042f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042fc:	601a      	str	r2, [r3, #0]
 80042fe:	f3bf 8f4f 	dsb	sy
 8004302:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004306:	bf00      	nop
 8004308:	3708      	adds	r7, #8
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}
 800430e:	bf00      	nop
 8004310:	20000bc0 	.word	0x20000bc0
 8004314:	200006ec 	.word	0x200006ec
 8004318:	20000bcc 	.word	0x20000bcc
 800431c:	20000bdc 	.word	0x20000bdc
 8004320:	20000bc8 	.word	0x20000bc8
 8004324:	200006f0 	.word	0x200006f0
 8004328:	e000ed04 	.word	0xe000ed04

0800432c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004334:	2300      	movs	r3, #0
 8004336:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d016      	beq.n	800436c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800433e:	4b13      	ldr	r3, [pc, #76]	; (800438c <vTaskDelay+0x60>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d009      	beq.n	800435a <vTaskDelay+0x2e>
 8004346:	f04f 0350 	mov.w	r3, #80	; 0x50
 800434a:	f383 8811 	msr	BASEPRI, r3
 800434e:	f3bf 8f6f 	isb	sy
 8004352:	f3bf 8f4f 	dsb	sy
 8004356:	60bb      	str	r3, [r7, #8]
 8004358:	e7fe      	b.n	8004358 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800435a:	f000 f87f 	bl	800445c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800435e:	2100      	movs	r1, #0
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	f000 fcd7 	bl	8004d14 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004366:	f000 f887 	bl	8004478 <xTaskResumeAll>
 800436a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d107      	bne.n	8004382 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8004372:	4b07      	ldr	r3, [pc, #28]	; (8004390 <vTaskDelay+0x64>)
 8004374:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004378:	601a      	str	r2, [r3, #0]
 800437a:	f3bf 8f4f 	dsb	sy
 800437e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004382:	bf00      	nop
 8004384:	3710      	adds	r7, #16
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}
 800438a:	bf00      	nop
 800438c:	20000be8 	.word	0x20000be8
 8004390:	e000ed04 	.word	0xe000ed04

08004394 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b08a      	sub	sp, #40	; 0x28
 8004398:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800439a:	2300      	movs	r3, #0
 800439c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800439e:	2300      	movs	r3, #0
 80043a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80043a2:	463a      	mov	r2, r7
 80043a4:	1d39      	adds	r1, r7, #4
 80043a6:	f107 0308 	add.w	r3, r7, #8
 80043aa:	4618      	mov	r0, r3
 80043ac:	f7ff f864 	bl	8003478 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80043b0:	6839      	ldr	r1, [r7, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	68ba      	ldr	r2, [r7, #8]
 80043b6:	9202      	str	r2, [sp, #8]
 80043b8:	9301      	str	r3, [sp, #4]
 80043ba:	2300      	movs	r3, #0
 80043bc:	9300      	str	r3, [sp, #0]
 80043be:	2300      	movs	r3, #0
 80043c0:	460a      	mov	r2, r1
 80043c2:	4920      	ldr	r1, [pc, #128]	; (8004444 <vTaskStartScheduler+0xb0>)
 80043c4:	4820      	ldr	r0, [pc, #128]	; (8004448 <vTaskStartScheduler+0xb4>)
 80043c6:	f7ff fe13 	bl	8003ff0 <xTaskCreateStatic>
 80043ca:	4602      	mov	r2, r0
 80043cc:	4b1f      	ldr	r3, [pc, #124]	; (800444c <vTaskStartScheduler+0xb8>)
 80043ce:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80043d0:	4b1e      	ldr	r3, [pc, #120]	; (800444c <vTaskStartScheduler+0xb8>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d002      	beq.n	80043de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80043d8:	2301      	movs	r3, #1
 80043da:	617b      	str	r3, [r7, #20]
 80043dc:	e001      	b.n	80043e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80043de:	2300      	movs	r3, #0
 80043e0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d102      	bne.n	80043ee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80043e8:	f000 fce8 	bl	8004dbc <xTimerCreateTimerTask>
 80043ec:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	2b01      	cmp	r3, #1
 80043f2:	d115      	bne.n	8004420 <vTaskStartScheduler+0x8c>
 80043f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043f8:	f383 8811 	msr	BASEPRI, r3
 80043fc:	f3bf 8f6f 	isb	sy
 8004400:	f3bf 8f4f 	dsb	sy
 8004404:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004406:	4b12      	ldr	r3, [pc, #72]	; (8004450 <vTaskStartScheduler+0xbc>)
 8004408:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800440c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800440e:	4b11      	ldr	r3, [pc, #68]	; (8004454 <vTaskStartScheduler+0xc0>)
 8004410:	2201      	movs	r2, #1
 8004412:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004414:	4b10      	ldr	r3, [pc, #64]	; (8004458 <vTaskStartScheduler+0xc4>)
 8004416:	2200      	movs	r2, #0
 8004418:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800441a:	f001 f8a1 	bl	8005560 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800441e:	e00d      	b.n	800443c <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004426:	d109      	bne.n	800443c <vTaskStartScheduler+0xa8>
 8004428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800442c:	f383 8811 	msr	BASEPRI, r3
 8004430:	f3bf 8f6f 	isb	sy
 8004434:	f3bf 8f4f 	dsb	sy
 8004438:	60fb      	str	r3, [r7, #12]
 800443a:	e7fe      	b.n	800443a <vTaskStartScheduler+0xa6>
}
 800443c:	bf00      	nop
 800443e:	3718      	adds	r7, #24
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}
 8004444:	08005d30 	.word	0x08005d30
 8004448:	08004a5d 	.word	0x08004a5d
 800444c:	20000be4 	.word	0x20000be4
 8004450:	20000be0 	.word	0x20000be0
 8004454:	20000bcc 	.word	0x20000bcc
 8004458:	20000bc4 	.word	0x20000bc4

0800445c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800445c:	b480      	push	{r7}
 800445e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004460:	4b04      	ldr	r3, [pc, #16]	; (8004474 <vTaskSuspendAll+0x18>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	3301      	adds	r3, #1
 8004466:	4a03      	ldr	r2, [pc, #12]	; (8004474 <vTaskSuspendAll+0x18>)
 8004468:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800446a:	bf00      	nop
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr
 8004474:	20000be8 	.word	0x20000be8

08004478 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b084      	sub	sp, #16
 800447c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800447e:	2300      	movs	r3, #0
 8004480:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004482:	2300      	movs	r3, #0
 8004484:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004486:	4b41      	ldr	r3, [pc, #260]	; (800458c <xTaskResumeAll+0x114>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d109      	bne.n	80044a2 <xTaskResumeAll+0x2a>
 800448e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004492:	f383 8811 	msr	BASEPRI, r3
 8004496:	f3bf 8f6f 	isb	sy
 800449a:	f3bf 8f4f 	dsb	sy
 800449e:	603b      	str	r3, [r7, #0]
 80044a0:	e7fe      	b.n	80044a0 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80044a2:	f001 f8fb 	bl	800569c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80044a6:	4b39      	ldr	r3, [pc, #228]	; (800458c <xTaskResumeAll+0x114>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	3b01      	subs	r3, #1
 80044ac:	4a37      	ldr	r2, [pc, #220]	; (800458c <xTaskResumeAll+0x114>)
 80044ae:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80044b0:	4b36      	ldr	r3, [pc, #216]	; (800458c <xTaskResumeAll+0x114>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d162      	bne.n	800457e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80044b8:	4b35      	ldr	r3, [pc, #212]	; (8004590 <xTaskResumeAll+0x118>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d05e      	beq.n	800457e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80044c0:	e02f      	b.n	8004522 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80044c2:	4b34      	ldr	r3, [pc, #208]	; (8004594 <xTaskResumeAll+0x11c>)
 80044c4:	68db      	ldr	r3, [r3, #12]
 80044c6:	68db      	ldr	r3, [r3, #12]
 80044c8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	3318      	adds	r3, #24
 80044ce:	4618      	mov	r0, r3
 80044d0:	f7ff f890 	bl	80035f4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	3304      	adds	r3, #4
 80044d8:	4618      	mov	r0, r3
 80044da:	f7ff f88b 	bl	80035f4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044e2:	4b2d      	ldr	r3, [pc, #180]	; (8004598 <xTaskResumeAll+0x120>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	429a      	cmp	r2, r3
 80044e8:	d903      	bls.n	80044f2 <xTaskResumeAll+0x7a>
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ee:	4a2a      	ldr	r2, [pc, #168]	; (8004598 <xTaskResumeAll+0x120>)
 80044f0:	6013      	str	r3, [r2, #0]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044f6:	4613      	mov	r3, r2
 80044f8:	009b      	lsls	r3, r3, #2
 80044fa:	4413      	add	r3, r2
 80044fc:	009b      	lsls	r3, r3, #2
 80044fe:	4a27      	ldr	r2, [pc, #156]	; (800459c <xTaskResumeAll+0x124>)
 8004500:	441a      	add	r2, r3
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	3304      	adds	r3, #4
 8004506:	4619      	mov	r1, r3
 8004508:	4610      	mov	r0, r2
 800450a:	f7ff f816 	bl	800353a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004512:	4b23      	ldr	r3, [pc, #140]	; (80045a0 <xTaskResumeAll+0x128>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004518:	429a      	cmp	r2, r3
 800451a:	d302      	bcc.n	8004522 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800451c:	4b21      	ldr	r3, [pc, #132]	; (80045a4 <xTaskResumeAll+0x12c>)
 800451e:	2201      	movs	r2, #1
 8004520:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004522:	4b1c      	ldr	r3, [pc, #112]	; (8004594 <xTaskResumeAll+0x11c>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d1cb      	bne.n	80044c2 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d001      	beq.n	8004534 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004530:	f000 fb46 	bl	8004bc0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004534:	4b1c      	ldr	r3, [pc, #112]	; (80045a8 <xTaskResumeAll+0x130>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d010      	beq.n	8004562 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004540:	f000 f846 	bl	80045d0 <xTaskIncrementTick>
 8004544:	4603      	mov	r3, r0
 8004546:	2b00      	cmp	r3, #0
 8004548:	d002      	beq.n	8004550 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800454a:	4b16      	ldr	r3, [pc, #88]	; (80045a4 <xTaskResumeAll+0x12c>)
 800454c:	2201      	movs	r2, #1
 800454e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	3b01      	subs	r3, #1
 8004554:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d1f1      	bne.n	8004540 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800455c:	4b12      	ldr	r3, [pc, #72]	; (80045a8 <xTaskResumeAll+0x130>)
 800455e:	2200      	movs	r2, #0
 8004560:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004562:	4b10      	ldr	r3, [pc, #64]	; (80045a4 <xTaskResumeAll+0x12c>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d009      	beq.n	800457e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800456a:	2301      	movs	r3, #1
 800456c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800456e:	4b0f      	ldr	r3, [pc, #60]	; (80045ac <xTaskResumeAll+0x134>)
 8004570:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004574:	601a      	str	r2, [r3, #0]
 8004576:	f3bf 8f4f 	dsb	sy
 800457a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800457e:	f001 f8bb 	bl	80056f8 <vPortExitCritical>

	return xAlreadyYielded;
 8004582:	68bb      	ldr	r3, [r7, #8]
}
 8004584:	4618      	mov	r0, r3
 8004586:	3710      	adds	r7, #16
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}
 800458c:	20000be8 	.word	0x20000be8
 8004590:	20000bc0 	.word	0x20000bc0
 8004594:	20000b80 	.word	0x20000b80
 8004598:	20000bc8 	.word	0x20000bc8
 800459c:	200006f0 	.word	0x200006f0
 80045a0:	200006ec 	.word	0x200006ec
 80045a4:	20000bd4 	.word	0x20000bd4
 80045a8:	20000bd0 	.word	0x20000bd0
 80045ac:	e000ed04 	.word	0xe000ed04

080045b0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80045b6:	4b05      	ldr	r3, [pc, #20]	; (80045cc <xTaskGetTickCount+0x1c>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80045bc:	687b      	ldr	r3, [r7, #4]
}
 80045be:	4618      	mov	r0, r3
 80045c0:	370c      	adds	r7, #12
 80045c2:	46bd      	mov	sp, r7
 80045c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c8:	4770      	bx	lr
 80045ca:	bf00      	nop
 80045cc:	20000bc4 	.word	0x20000bc4

080045d0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b086      	sub	sp, #24
 80045d4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80045d6:	2300      	movs	r3, #0
 80045d8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80045da:	4b4e      	ldr	r3, [pc, #312]	; (8004714 <xTaskIncrementTick+0x144>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	f040 8088 	bne.w	80046f4 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80045e4:	4b4c      	ldr	r3, [pc, #304]	; (8004718 <xTaskIncrementTick+0x148>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	3301      	adds	r3, #1
 80045ea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80045ec:	4a4a      	ldr	r2, [pc, #296]	; (8004718 <xTaskIncrementTick+0x148>)
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d11f      	bne.n	8004638 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80045f8:	4b48      	ldr	r3, [pc, #288]	; (800471c <xTaskIncrementTick+0x14c>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d009      	beq.n	8004616 <xTaskIncrementTick+0x46>
 8004602:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004606:	f383 8811 	msr	BASEPRI, r3
 800460a:	f3bf 8f6f 	isb	sy
 800460e:	f3bf 8f4f 	dsb	sy
 8004612:	603b      	str	r3, [r7, #0]
 8004614:	e7fe      	b.n	8004614 <xTaskIncrementTick+0x44>
 8004616:	4b41      	ldr	r3, [pc, #260]	; (800471c <xTaskIncrementTick+0x14c>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	60fb      	str	r3, [r7, #12]
 800461c:	4b40      	ldr	r3, [pc, #256]	; (8004720 <xTaskIncrementTick+0x150>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a3e      	ldr	r2, [pc, #248]	; (800471c <xTaskIncrementTick+0x14c>)
 8004622:	6013      	str	r3, [r2, #0]
 8004624:	4a3e      	ldr	r2, [pc, #248]	; (8004720 <xTaskIncrementTick+0x150>)
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6013      	str	r3, [r2, #0]
 800462a:	4b3e      	ldr	r3, [pc, #248]	; (8004724 <xTaskIncrementTick+0x154>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	3301      	adds	r3, #1
 8004630:	4a3c      	ldr	r2, [pc, #240]	; (8004724 <xTaskIncrementTick+0x154>)
 8004632:	6013      	str	r3, [r2, #0]
 8004634:	f000 fac4 	bl	8004bc0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004638:	4b3b      	ldr	r3, [pc, #236]	; (8004728 <xTaskIncrementTick+0x158>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	693a      	ldr	r2, [r7, #16]
 800463e:	429a      	cmp	r2, r3
 8004640:	d349      	bcc.n	80046d6 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004642:	4b36      	ldr	r3, [pc, #216]	; (800471c <xTaskIncrementTick+0x14c>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d104      	bne.n	8004656 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800464c:	4b36      	ldr	r3, [pc, #216]	; (8004728 <xTaskIncrementTick+0x158>)
 800464e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004652:	601a      	str	r2, [r3, #0]
					break;
 8004654:	e03f      	b.n	80046d6 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004656:	4b31      	ldr	r3, [pc, #196]	; (800471c <xTaskIncrementTick+0x14c>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	68db      	ldr	r3, [r3, #12]
 800465c:	68db      	ldr	r3, [r3, #12]
 800465e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004666:	693a      	ldr	r2, [r7, #16]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	429a      	cmp	r2, r3
 800466c:	d203      	bcs.n	8004676 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800466e:	4a2e      	ldr	r2, [pc, #184]	; (8004728 <xTaskIncrementTick+0x158>)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004674:	e02f      	b.n	80046d6 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	3304      	adds	r3, #4
 800467a:	4618      	mov	r0, r3
 800467c:	f7fe ffba 	bl	80035f4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004684:	2b00      	cmp	r3, #0
 8004686:	d004      	beq.n	8004692 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	3318      	adds	r3, #24
 800468c:	4618      	mov	r0, r3
 800468e:	f7fe ffb1 	bl	80035f4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004696:	4b25      	ldr	r3, [pc, #148]	; (800472c <xTaskIncrementTick+0x15c>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	429a      	cmp	r2, r3
 800469c:	d903      	bls.n	80046a6 <xTaskIncrementTick+0xd6>
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a2:	4a22      	ldr	r2, [pc, #136]	; (800472c <xTaskIncrementTick+0x15c>)
 80046a4:	6013      	str	r3, [r2, #0]
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046aa:	4613      	mov	r3, r2
 80046ac:	009b      	lsls	r3, r3, #2
 80046ae:	4413      	add	r3, r2
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	4a1f      	ldr	r2, [pc, #124]	; (8004730 <xTaskIncrementTick+0x160>)
 80046b4:	441a      	add	r2, r3
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	3304      	adds	r3, #4
 80046ba:	4619      	mov	r1, r3
 80046bc:	4610      	mov	r0, r2
 80046be:	f7fe ff3c 	bl	800353a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046c6:	4b1b      	ldr	r3, [pc, #108]	; (8004734 <xTaskIncrementTick+0x164>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d3b8      	bcc.n	8004642 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80046d0:	2301      	movs	r3, #1
 80046d2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80046d4:	e7b5      	b.n	8004642 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80046d6:	4b17      	ldr	r3, [pc, #92]	; (8004734 <xTaskIncrementTick+0x164>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046dc:	4914      	ldr	r1, [pc, #80]	; (8004730 <xTaskIncrementTick+0x160>)
 80046de:	4613      	mov	r3, r2
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	4413      	add	r3, r2
 80046e4:	009b      	lsls	r3, r3, #2
 80046e6:	440b      	add	r3, r1
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	2b01      	cmp	r3, #1
 80046ec:	d907      	bls.n	80046fe <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 80046ee:	2301      	movs	r3, #1
 80046f0:	617b      	str	r3, [r7, #20]
 80046f2:	e004      	b.n	80046fe <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80046f4:	4b10      	ldr	r3, [pc, #64]	; (8004738 <xTaskIncrementTick+0x168>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	3301      	adds	r3, #1
 80046fa:	4a0f      	ldr	r2, [pc, #60]	; (8004738 <xTaskIncrementTick+0x168>)
 80046fc:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80046fe:	4b0f      	ldr	r3, [pc, #60]	; (800473c <xTaskIncrementTick+0x16c>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d001      	beq.n	800470a <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8004706:	2301      	movs	r3, #1
 8004708:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800470a:	697b      	ldr	r3, [r7, #20]
}
 800470c:	4618      	mov	r0, r3
 800470e:	3718      	adds	r7, #24
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}
 8004714:	20000be8 	.word	0x20000be8
 8004718:	20000bc4 	.word	0x20000bc4
 800471c:	20000b78 	.word	0x20000b78
 8004720:	20000b7c 	.word	0x20000b7c
 8004724:	20000bd8 	.word	0x20000bd8
 8004728:	20000be0 	.word	0x20000be0
 800472c:	20000bc8 	.word	0x20000bc8
 8004730:	200006f0 	.word	0x200006f0
 8004734:	200006ec 	.word	0x200006ec
 8004738:	20000bd0 	.word	0x20000bd0
 800473c:	20000bd4 	.word	0x20000bd4

08004740 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004740:	b480      	push	{r7}
 8004742:	b085      	sub	sp, #20
 8004744:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004746:	4b27      	ldr	r3, [pc, #156]	; (80047e4 <vTaskSwitchContext+0xa4>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d003      	beq.n	8004756 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800474e:	4b26      	ldr	r3, [pc, #152]	; (80047e8 <vTaskSwitchContext+0xa8>)
 8004750:	2201      	movs	r2, #1
 8004752:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004754:	e040      	b.n	80047d8 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8004756:	4b24      	ldr	r3, [pc, #144]	; (80047e8 <vTaskSwitchContext+0xa8>)
 8004758:	2200      	movs	r2, #0
 800475a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800475c:	4b23      	ldr	r3, [pc, #140]	; (80047ec <vTaskSwitchContext+0xac>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	60fb      	str	r3, [r7, #12]
 8004762:	e00f      	b.n	8004784 <vTaskSwitchContext+0x44>
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d109      	bne.n	800477e <vTaskSwitchContext+0x3e>
 800476a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800476e:	f383 8811 	msr	BASEPRI, r3
 8004772:	f3bf 8f6f 	isb	sy
 8004776:	f3bf 8f4f 	dsb	sy
 800477a:	607b      	str	r3, [r7, #4]
 800477c:	e7fe      	b.n	800477c <vTaskSwitchContext+0x3c>
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	3b01      	subs	r3, #1
 8004782:	60fb      	str	r3, [r7, #12]
 8004784:	491a      	ldr	r1, [pc, #104]	; (80047f0 <vTaskSwitchContext+0xb0>)
 8004786:	68fa      	ldr	r2, [r7, #12]
 8004788:	4613      	mov	r3, r2
 800478a:	009b      	lsls	r3, r3, #2
 800478c:	4413      	add	r3, r2
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	440b      	add	r3, r1
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d0e5      	beq.n	8004764 <vTaskSwitchContext+0x24>
 8004798:	68fa      	ldr	r2, [r7, #12]
 800479a:	4613      	mov	r3, r2
 800479c:	009b      	lsls	r3, r3, #2
 800479e:	4413      	add	r3, r2
 80047a0:	009b      	lsls	r3, r3, #2
 80047a2:	4a13      	ldr	r2, [pc, #76]	; (80047f0 <vTaskSwitchContext+0xb0>)
 80047a4:	4413      	add	r3, r2
 80047a6:	60bb      	str	r3, [r7, #8]
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	685a      	ldr	r2, [r3, #4]
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	605a      	str	r2, [r3, #4]
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	685a      	ldr	r2, [r3, #4]
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	3308      	adds	r3, #8
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d104      	bne.n	80047c8 <vTaskSwitchContext+0x88>
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	685a      	ldr	r2, [r3, #4]
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	605a      	str	r2, [r3, #4]
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	68db      	ldr	r3, [r3, #12]
 80047ce:	4a09      	ldr	r2, [pc, #36]	; (80047f4 <vTaskSwitchContext+0xb4>)
 80047d0:	6013      	str	r3, [r2, #0]
 80047d2:	4a06      	ldr	r2, [pc, #24]	; (80047ec <vTaskSwitchContext+0xac>)
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	6013      	str	r3, [r2, #0]
}
 80047d8:	bf00      	nop
 80047da:	3714      	adds	r7, #20
 80047dc:	46bd      	mov	sp, r7
 80047de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e2:	4770      	bx	lr
 80047e4:	20000be8 	.word	0x20000be8
 80047e8:	20000bd4 	.word	0x20000bd4
 80047ec:	20000bc8 	.word	0x20000bc8
 80047f0:	200006f0 	.word	0x200006f0
 80047f4:	200006ec 	.word	0x200006ec

080047f8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b084      	sub	sp, #16
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
 8004800:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d109      	bne.n	800481c <vTaskPlaceOnEventList+0x24>
 8004808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800480c:	f383 8811 	msr	BASEPRI, r3
 8004810:	f3bf 8f6f 	isb	sy
 8004814:	f3bf 8f4f 	dsb	sy
 8004818:	60fb      	str	r3, [r7, #12]
 800481a:	e7fe      	b.n	800481a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800481c:	4b07      	ldr	r3, [pc, #28]	; (800483c <vTaskPlaceOnEventList+0x44>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	3318      	adds	r3, #24
 8004822:	4619      	mov	r1, r3
 8004824:	6878      	ldr	r0, [r7, #4]
 8004826:	f7fe feac 	bl	8003582 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800482a:	2101      	movs	r1, #1
 800482c:	6838      	ldr	r0, [r7, #0]
 800482e:	f000 fa71 	bl	8004d14 <prvAddCurrentTaskToDelayedList>
}
 8004832:	bf00      	nop
 8004834:	3710      	adds	r7, #16
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	200006ec 	.word	0x200006ec

08004840 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004840:	b580      	push	{r7, lr}
 8004842:	b086      	sub	sp, #24
 8004844:	af00      	add	r7, sp, #0
 8004846:	60f8      	str	r0, [r7, #12]
 8004848:	60b9      	str	r1, [r7, #8]
 800484a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d109      	bne.n	8004866 <vTaskPlaceOnEventListRestricted+0x26>
 8004852:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004856:	f383 8811 	msr	BASEPRI, r3
 800485a:	f3bf 8f6f 	isb	sy
 800485e:	f3bf 8f4f 	dsb	sy
 8004862:	617b      	str	r3, [r7, #20]
 8004864:	e7fe      	b.n	8004864 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004866:	4b0a      	ldr	r3, [pc, #40]	; (8004890 <vTaskPlaceOnEventListRestricted+0x50>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	3318      	adds	r3, #24
 800486c:	4619      	mov	r1, r3
 800486e:	68f8      	ldr	r0, [r7, #12]
 8004870:	f7fe fe63 	bl	800353a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d002      	beq.n	8004880 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800487a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800487e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004880:	6879      	ldr	r1, [r7, #4]
 8004882:	68b8      	ldr	r0, [r7, #8]
 8004884:	f000 fa46 	bl	8004d14 <prvAddCurrentTaskToDelayedList>
	}
 8004888:	bf00      	nop
 800488a:	3718      	adds	r7, #24
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}
 8004890:	200006ec 	.word	0x200006ec

08004894 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b086      	sub	sp, #24
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	68db      	ldr	r3, [r3, #12]
 80048a0:	68db      	ldr	r3, [r3, #12]
 80048a2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d109      	bne.n	80048be <xTaskRemoveFromEventList+0x2a>
 80048aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048ae:	f383 8811 	msr	BASEPRI, r3
 80048b2:	f3bf 8f6f 	isb	sy
 80048b6:	f3bf 8f4f 	dsb	sy
 80048ba:	60fb      	str	r3, [r7, #12]
 80048bc:	e7fe      	b.n	80048bc <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	3318      	adds	r3, #24
 80048c2:	4618      	mov	r0, r3
 80048c4:	f7fe fe96 	bl	80035f4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80048c8:	4b1d      	ldr	r3, [pc, #116]	; (8004940 <xTaskRemoveFromEventList+0xac>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d11d      	bne.n	800490c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80048d0:	693b      	ldr	r3, [r7, #16]
 80048d2:	3304      	adds	r3, #4
 80048d4:	4618      	mov	r0, r3
 80048d6:	f7fe fe8d 	bl	80035f4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048de:	4b19      	ldr	r3, [pc, #100]	; (8004944 <xTaskRemoveFromEventList+0xb0>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	429a      	cmp	r2, r3
 80048e4:	d903      	bls.n	80048ee <xTaskRemoveFromEventList+0x5a>
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048ea:	4a16      	ldr	r2, [pc, #88]	; (8004944 <xTaskRemoveFromEventList+0xb0>)
 80048ec:	6013      	str	r3, [r2, #0]
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048f2:	4613      	mov	r3, r2
 80048f4:	009b      	lsls	r3, r3, #2
 80048f6:	4413      	add	r3, r2
 80048f8:	009b      	lsls	r3, r3, #2
 80048fa:	4a13      	ldr	r2, [pc, #76]	; (8004948 <xTaskRemoveFromEventList+0xb4>)
 80048fc:	441a      	add	r2, r3
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	3304      	adds	r3, #4
 8004902:	4619      	mov	r1, r3
 8004904:	4610      	mov	r0, r2
 8004906:	f7fe fe18 	bl	800353a <vListInsertEnd>
 800490a:	e005      	b.n	8004918 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	3318      	adds	r3, #24
 8004910:	4619      	mov	r1, r3
 8004912:	480e      	ldr	r0, [pc, #56]	; (800494c <xTaskRemoveFromEventList+0xb8>)
 8004914:	f7fe fe11 	bl	800353a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800491c:	4b0c      	ldr	r3, [pc, #48]	; (8004950 <xTaskRemoveFromEventList+0xbc>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004922:	429a      	cmp	r2, r3
 8004924:	d905      	bls.n	8004932 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004926:	2301      	movs	r3, #1
 8004928:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800492a:	4b0a      	ldr	r3, [pc, #40]	; (8004954 <xTaskRemoveFromEventList+0xc0>)
 800492c:	2201      	movs	r2, #1
 800492e:	601a      	str	r2, [r3, #0]
 8004930:	e001      	b.n	8004936 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8004932:	2300      	movs	r3, #0
 8004934:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004936:	697b      	ldr	r3, [r7, #20]
}
 8004938:	4618      	mov	r0, r3
 800493a:	3718      	adds	r7, #24
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}
 8004940:	20000be8 	.word	0x20000be8
 8004944:	20000bc8 	.word	0x20000bc8
 8004948:	200006f0 	.word	0x200006f0
 800494c:	20000b80 	.word	0x20000b80
 8004950:	200006ec 	.word	0x200006ec
 8004954:	20000bd4 	.word	0x20000bd4

08004958 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004958:	b480      	push	{r7}
 800495a:	b083      	sub	sp, #12
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004960:	4b06      	ldr	r3, [pc, #24]	; (800497c <vTaskInternalSetTimeOutState+0x24>)
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004968:	4b05      	ldr	r3, [pc, #20]	; (8004980 <vTaskInternalSetTimeOutState+0x28>)
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	605a      	str	r2, [r3, #4]
}
 8004970:	bf00      	nop
 8004972:	370c      	adds	r7, #12
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr
 800497c:	20000bd8 	.word	0x20000bd8
 8004980:	20000bc4 	.word	0x20000bc4

08004984 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b088      	sub	sp, #32
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
 800498c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d109      	bne.n	80049a8 <xTaskCheckForTimeOut+0x24>
 8004994:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004998:	f383 8811 	msr	BASEPRI, r3
 800499c:	f3bf 8f6f 	isb	sy
 80049a0:	f3bf 8f4f 	dsb	sy
 80049a4:	613b      	str	r3, [r7, #16]
 80049a6:	e7fe      	b.n	80049a6 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d109      	bne.n	80049c2 <xTaskCheckForTimeOut+0x3e>
 80049ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049b2:	f383 8811 	msr	BASEPRI, r3
 80049b6:	f3bf 8f6f 	isb	sy
 80049ba:	f3bf 8f4f 	dsb	sy
 80049be:	60fb      	str	r3, [r7, #12]
 80049c0:	e7fe      	b.n	80049c0 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80049c2:	f000 fe6b 	bl	800569c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80049c6:	4b1d      	ldr	r3, [pc, #116]	; (8004a3c <xTaskCheckForTimeOut+0xb8>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	69ba      	ldr	r2, [r7, #24]
 80049d2:	1ad3      	subs	r3, r2, r3
 80049d4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80049de:	d102      	bne.n	80049e6 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80049e0:	2300      	movs	r3, #0
 80049e2:	61fb      	str	r3, [r7, #28]
 80049e4:	e023      	b.n	8004a2e <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	4b15      	ldr	r3, [pc, #84]	; (8004a40 <xTaskCheckForTimeOut+0xbc>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	429a      	cmp	r2, r3
 80049f0:	d007      	beq.n	8004a02 <xTaskCheckForTimeOut+0x7e>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	69ba      	ldr	r2, [r7, #24]
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d302      	bcc.n	8004a02 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80049fc:	2301      	movs	r3, #1
 80049fe:	61fb      	str	r3, [r7, #28]
 8004a00:	e015      	b.n	8004a2e <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	697a      	ldr	r2, [r7, #20]
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d20b      	bcs.n	8004a24 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	1ad2      	subs	r2, r2, r3
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	f7ff ff9d 	bl	8004958 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	61fb      	str	r3, [r7, #28]
 8004a22:	e004      	b.n	8004a2e <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	2200      	movs	r2, #0
 8004a28:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004a2e:	f000 fe63 	bl	80056f8 <vPortExitCritical>

	return xReturn;
 8004a32:	69fb      	ldr	r3, [r7, #28]
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3720      	adds	r7, #32
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}
 8004a3c:	20000bc4 	.word	0x20000bc4
 8004a40:	20000bd8 	.word	0x20000bd8

08004a44 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004a44:	b480      	push	{r7}
 8004a46:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004a48:	4b03      	ldr	r3, [pc, #12]	; (8004a58 <vTaskMissedYield+0x14>)
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	601a      	str	r2, [r3, #0]
}
 8004a4e:	bf00      	nop
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr
 8004a58:	20000bd4 	.word	0x20000bd4

08004a5c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b082      	sub	sp, #8
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004a64:	f000 f852 	bl	8004b0c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004a68:	4b06      	ldr	r3, [pc, #24]	; (8004a84 <prvIdleTask+0x28>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d9f9      	bls.n	8004a64 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004a70:	4b05      	ldr	r3, [pc, #20]	; (8004a88 <prvIdleTask+0x2c>)
 8004a72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a76:	601a      	str	r2, [r3, #0]
 8004a78:	f3bf 8f4f 	dsb	sy
 8004a7c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004a80:	e7f0      	b.n	8004a64 <prvIdleTask+0x8>
 8004a82:	bf00      	nop
 8004a84:	200006f0 	.word	0x200006f0
 8004a88:	e000ed04 	.word	0xe000ed04

08004a8c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b082      	sub	sp, #8
 8004a90:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004a92:	2300      	movs	r3, #0
 8004a94:	607b      	str	r3, [r7, #4]
 8004a96:	e00c      	b.n	8004ab2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004a98:	687a      	ldr	r2, [r7, #4]
 8004a9a:	4613      	mov	r3, r2
 8004a9c:	009b      	lsls	r3, r3, #2
 8004a9e:	4413      	add	r3, r2
 8004aa0:	009b      	lsls	r3, r3, #2
 8004aa2:	4a12      	ldr	r2, [pc, #72]	; (8004aec <prvInitialiseTaskLists+0x60>)
 8004aa4:	4413      	add	r3, r2
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f7fe fd1a 	bl	80034e0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	3301      	adds	r3, #1
 8004ab0:	607b      	str	r3, [r7, #4]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2b37      	cmp	r3, #55	; 0x37
 8004ab6:	d9ef      	bls.n	8004a98 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004ab8:	480d      	ldr	r0, [pc, #52]	; (8004af0 <prvInitialiseTaskLists+0x64>)
 8004aba:	f7fe fd11 	bl	80034e0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004abe:	480d      	ldr	r0, [pc, #52]	; (8004af4 <prvInitialiseTaskLists+0x68>)
 8004ac0:	f7fe fd0e 	bl	80034e0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004ac4:	480c      	ldr	r0, [pc, #48]	; (8004af8 <prvInitialiseTaskLists+0x6c>)
 8004ac6:	f7fe fd0b 	bl	80034e0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004aca:	480c      	ldr	r0, [pc, #48]	; (8004afc <prvInitialiseTaskLists+0x70>)
 8004acc:	f7fe fd08 	bl	80034e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004ad0:	480b      	ldr	r0, [pc, #44]	; (8004b00 <prvInitialiseTaskLists+0x74>)
 8004ad2:	f7fe fd05 	bl	80034e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004ad6:	4b0b      	ldr	r3, [pc, #44]	; (8004b04 <prvInitialiseTaskLists+0x78>)
 8004ad8:	4a05      	ldr	r2, [pc, #20]	; (8004af0 <prvInitialiseTaskLists+0x64>)
 8004ada:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004adc:	4b0a      	ldr	r3, [pc, #40]	; (8004b08 <prvInitialiseTaskLists+0x7c>)
 8004ade:	4a05      	ldr	r2, [pc, #20]	; (8004af4 <prvInitialiseTaskLists+0x68>)
 8004ae0:	601a      	str	r2, [r3, #0]
}
 8004ae2:	bf00      	nop
 8004ae4:	3708      	adds	r7, #8
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}
 8004aea:	bf00      	nop
 8004aec:	200006f0 	.word	0x200006f0
 8004af0:	20000b50 	.word	0x20000b50
 8004af4:	20000b64 	.word	0x20000b64
 8004af8:	20000b80 	.word	0x20000b80
 8004afc:	20000b94 	.word	0x20000b94
 8004b00:	20000bac 	.word	0x20000bac
 8004b04:	20000b78 	.word	0x20000b78
 8004b08:	20000b7c 	.word	0x20000b7c

08004b0c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b082      	sub	sp, #8
 8004b10:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004b12:	e019      	b.n	8004b48 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004b14:	f000 fdc2 	bl	800569c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b18:	4b0f      	ldr	r3, [pc, #60]	; (8004b58 <prvCheckTasksWaitingTermination+0x4c>)
 8004b1a:	68db      	ldr	r3, [r3, #12]
 8004b1c:	68db      	ldr	r3, [r3, #12]
 8004b1e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	3304      	adds	r3, #4
 8004b24:	4618      	mov	r0, r3
 8004b26:	f7fe fd65 	bl	80035f4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004b2a:	4b0c      	ldr	r3, [pc, #48]	; (8004b5c <prvCheckTasksWaitingTermination+0x50>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	3b01      	subs	r3, #1
 8004b30:	4a0a      	ldr	r2, [pc, #40]	; (8004b5c <prvCheckTasksWaitingTermination+0x50>)
 8004b32:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004b34:	4b0a      	ldr	r3, [pc, #40]	; (8004b60 <prvCheckTasksWaitingTermination+0x54>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	3b01      	subs	r3, #1
 8004b3a:	4a09      	ldr	r2, [pc, #36]	; (8004b60 <prvCheckTasksWaitingTermination+0x54>)
 8004b3c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004b3e:	f000 fddb 	bl	80056f8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f000 f80e 	bl	8004b64 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004b48:	4b05      	ldr	r3, [pc, #20]	; (8004b60 <prvCheckTasksWaitingTermination+0x54>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d1e1      	bne.n	8004b14 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004b50:	bf00      	nop
 8004b52:	3708      	adds	r7, #8
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	20000b94 	.word	0x20000b94
 8004b5c:	20000bc0 	.word	0x20000bc0
 8004b60:	20000ba8 	.word	0x20000ba8

08004b64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b084      	sub	sp, #16
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d108      	bne.n	8004b88 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f000 ff6a 	bl	8005a54 <vPortFree>
				vPortFree( pxTCB );
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f000 ff67 	bl	8005a54 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004b86:	e017      	b.n	8004bb8 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d103      	bne.n	8004b9a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f000 ff5e 	bl	8005a54 <vPortFree>
	}
 8004b98:	e00e      	b.n	8004bb8 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004ba0:	2b02      	cmp	r3, #2
 8004ba2:	d009      	beq.n	8004bb8 <prvDeleteTCB+0x54>
 8004ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ba8:	f383 8811 	msr	BASEPRI, r3
 8004bac:	f3bf 8f6f 	isb	sy
 8004bb0:	f3bf 8f4f 	dsb	sy
 8004bb4:	60fb      	str	r3, [r7, #12]
 8004bb6:	e7fe      	b.n	8004bb6 <prvDeleteTCB+0x52>
	}
 8004bb8:	bf00      	nop
 8004bba:	3710      	adds	r7, #16
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b083      	sub	sp, #12
 8004bc4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004bc6:	4b0c      	ldr	r3, [pc, #48]	; (8004bf8 <prvResetNextTaskUnblockTime+0x38>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d104      	bne.n	8004bda <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004bd0:	4b0a      	ldr	r3, [pc, #40]	; (8004bfc <prvResetNextTaskUnblockTime+0x3c>)
 8004bd2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004bd6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004bd8:	e008      	b.n	8004bec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004bda:	4b07      	ldr	r3, [pc, #28]	; (8004bf8 <prvResetNextTaskUnblockTime+0x38>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	68db      	ldr	r3, [r3, #12]
 8004be0:	68db      	ldr	r3, [r3, #12]
 8004be2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	4a04      	ldr	r2, [pc, #16]	; (8004bfc <prvResetNextTaskUnblockTime+0x3c>)
 8004bea:	6013      	str	r3, [r2, #0]
}
 8004bec:	bf00      	nop
 8004bee:	370c      	adds	r7, #12
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf6:	4770      	bx	lr
 8004bf8:	20000b78 	.word	0x20000b78
 8004bfc:	20000be0 	.word	0x20000be0

08004c00 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004c00:	b480      	push	{r7}
 8004c02:	b083      	sub	sp, #12
 8004c04:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004c06:	4b0b      	ldr	r3, [pc, #44]	; (8004c34 <xTaskGetSchedulerState+0x34>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d102      	bne.n	8004c14 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	607b      	str	r3, [r7, #4]
 8004c12:	e008      	b.n	8004c26 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c14:	4b08      	ldr	r3, [pc, #32]	; (8004c38 <xTaskGetSchedulerState+0x38>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d102      	bne.n	8004c22 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004c1c:	2302      	movs	r3, #2
 8004c1e:	607b      	str	r3, [r7, #4]
 8004c20:	e001      	b.n	8004c26 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004c22:	2300      	movs	r3, #0
 8004c24:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004c26:	687b      	ldr	r3, [r7, #4]
	}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	370c      	adds	r7, #12
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr
 8004c34:	20000bcc 	.word	0x20000bcc
 8004c38:	20000be8 	.word	0x20000be8

08004c3c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b086      	sub	sp, #24
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d054      	beq.n	8004cfc <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004c52:	4b2d      	ldr	r3, [pc, #180]	; (8004d08 <xTaskPriorityDisinherit+0xcc>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	693a      	ldr	r2, [r7, #16]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d009      	beq.n	8004c70 <xTaskPriorityDisinherit+0x34>
 8004c5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c60:	f383 8811 	msr	BASEPRI, r3
 8004c64:	f3bf 8f6f 	isb	sy
 8004c68:	f3bf 8f4f 	dsb	sy
 8004c6c:	60fb      	str	r3, [r7, #12]
 8004c6e:	e7fe      	b.n	8004c6e <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8004c70:	693b      	ldr	r3, [r7, #16]
 8004c72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d109      	bne.n	8004c8c <xTaskPriorityDisinherit+0x50>
 8004c78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c7c:	f383 8811 	msr	BASEPRI, r3
 8004c80:	f3bf 8f6f 	isb	sy
 8004c84:	f3bf 8f4f 	dsb	sy
 8004c88:	60bb      	str	r3, [r7, #8]
 8004c8a:	e7fe      	b.n	8004c8a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c90:	1e5a      	subs	r2, r3, #1
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004c96:	693b      	ldr	r3, [r7, #16]
 8004c98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c9e:	429a      	cmp	r2, r3
 8004ca0:	d02c      	beq.n	8004cfc <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d128      	bne.n	8004cfc <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	3304      	adds	r3, #4
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f7fe fca0 	bl	80035f4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004cb4:	693b      	ldr	r3, [r7, #16]
 8004cb6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cc0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ccc:	4b0f      	ldr	r3, [pc, #60]	; (8004d0c <xTaskPriorityDisinherit+0xd0>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d903      	bls.n	8004cdc <xTaskPriorityDisinherit+0xa0>
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cd8:	4a0c      	ldr	r2, [pc, #48]	; (8004d0c <xTaskPriorityDisinherit+0xd0>)
 8004cda:	6013      	str	r3, [r2, #0]
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	009b      	lsls	r3, r3, #2
 8004ce4:	4413      	add	r3, r2
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	4a09      	ldr	r2, [pc, #36]	; (8004d10 <xTaskPriorityDisinherit+0xd4>)
 8004cea:	441a      	add	r2, r3
 8004cec:	693b      	ldr	r3, [r7, #16]
 8004cee:	3304      	adds	r3, #4
 8004cf0:	4619      	mov	r1, r3
 8004cf2:	4610      	mov	r0, r2
 8004cf4:	f7fe fc21 	bl	800353a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004cfc:	697b      	ldr	r3, [r7, #20]
	}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	3718      	adds	r7, #24
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	bf00      	nop
 8004d08:	200006ec 	.word	0x200006ec
 8004d0c:	20000bc8 	.word	0x20000bc8
 8004d10:	200006f0 	.word	0x200006f0

08004d14 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b084      	sub	sp, #16
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
 8004d1c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004d1e:	4b21      	ldr	r3, [pc, #132]	; (8004da4 <prvAddCurrentTaskToDelayedList+0x90>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004d24:	4b20      	ldr	r3, [pc, #128]	; (8004da8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	3304      	adds	r3, #4
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f7fe fc62 	bl	80035f4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d36:	d10a      	bne.n	8004d4e <prvAddCurrentTaskToDelayedList+0x3a>
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d007      	beq.n	8004d4e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d3e:	4b1a      	ldr	r3, [pc, #104]	; (8004da8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	3304      	adds	r3, #4
 8004d44:	4619      	mov	r1, r3
 8004d46:	4819      	ldr	r0, [pc, #100]	; (8004dac <prvAddCurrentTaskToDelayedList+0x98>)
 8004d48:	f7fe fbf7 	bl	800353a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004d4c:	e026      	b.n	8004d9c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004d4e:	68fa      	ldr	r2, [r7, #12]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	4413      	add	r3, r2
 8004d54:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004d56:	4b14      	ldr	r3, [pc, #80]	; (8004da8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	68ba      	ldr	r2, [r7, #8]
 8004d5c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004d5e:	68ba      	ldr	r2, [r7, #8]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	429a      	cmp	r2, r3
 8004d64:	d209      	bcs.n	8004d7a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d66:	4b12      	ldr	r3, [pc, #72]	; (8004db0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	4b0f      	ldr	r3, [pc, #60]	; (8004da8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	3304      	adds	r3, #4
 8004d70:	4619      	mov	r1, r3
 8004d72:	4610      	mov	r0, r2
 8004d74:	f7fe fc05 	bl	8003582 <vListInsert>
}
 8004d78:	e010      	b.n	8004d9c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d7a:	4b0e      	ldr	r3, [pc, #56]	; (8004db4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	4b0a      	ldr	r3, [pc, #40]	; (8004da8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	3304      	adds	r3, #4
 8004d84:	4619      	mov	r1, r3
 8004d86:	4610      	mov	r0, r2
 8004d88:	f7fe fbfb 	bl	8003582 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004d8c:	4b0a      	ldr	r3, [pc, #40]	; (8004db8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	68ba      	ldr	r2, [r7, #8]
 8004d92:	429a      	cmp	r2, r3
 8004d94:	d202      	bcs.n	8004d9c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004d96:	4a08      	ldr	r2, [pc, #32]	; (8004db8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	6013      	str	r3, [r2, #0]
}
 8004d9c:	bf00      	nop
 8004d9e:	3710      	adds	r7, #16
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}
 8004da4:	20000bc4 	.word	0x20000bc4
 8004da8:	200006ec 	.word	0x200006ec
 8004dac:	20000bac 	.word	0x20000bac
 8004db0:	20000b7c 	.word	0x20000b7c
 8004db4:	20000b78 	.word	0x20000b78
 8004db8:	20000be0 	.word	0x20000be0

08004dbc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b08a      	sub	sp, #40	; 0x28
 8004dc0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004dc6:	f000 faff 	bl	80053c8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004dca:	4b1c      	ldr	r3, [pc, #112]	; (8004e3c <xTimerCreateTimerTask+0x80>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d021      	beq.n	8004e16 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004dda:	1d3a      	adds	r2, r7, #4
 8004ddc:	f107 0108 	add.w	r1, r7, #8
 8004de0:	f107 030c 	add.w	r3, r7, #12
 8004de4:	4618      	mov	r0, r3
 8004de6:	f7fe fb61 	bl	80034ac <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004dea:	6879      	ldr	r1, [r7, #4]
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	68fa      	ldr	r2, [r7, #12]
 8004df0:	9202      	str	r2, [sp, #8]
 8004df2:	9301      	str	r3, [sp, #4]
 8004df4:	2302      	movs	r3, #2
 8004df6:	9300      	str	r3, [sp, #0]
 8004df8:	2300      	movs	r3, #0
 8004dfa:	460a      	mov	r2, r1
 8004dfc:	4910      	ldr	r1, [pc, #64]	; (8004e40 <xTimerCreateTimerTask+0x84>)
 8004dfe:	4811      	ldr	r0, [pc, #68]	; (8004e44 <xTimerCreateTimerTask+0x88>)
 8004e00:	f7ff f8f6 	bl	8003ff0 <xTaskCreateStatic>
 8004e04:	4602      	mov	r2, r0
 8004e06:	4b10      	ldr	r3, [pc, #64]	; (8004e48 <xTimerCreateTimerTask+0x8c>)
 8004e08:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004e0a:	4b0f      	ldr	r3, [pc, #60]	; (8004e48 <xTimerCreateTimerTask+0x8c>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d001      	beq.n	8004e16 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004e12:	2301      	movs	r3, #1
 8004e14:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d109      	bne.n	8004e30 <xTimerCreateTimerTask+0x74>
 8004e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e20:	f383 8811 	msr	BASEPRI, r3
 8004e24:	f3bf 8f6f 	isb	sy
 8004e28:	f3bf 8f4f 	dsb	sy
 8004e2c:	613b      	str	r3, [r7, #16]
 8004e2e:	e7fe      	b.n	8004e2e <xTimerCreateTimerTask+0x72>
	return xReturn;
 8004e30:	697b      	ldr	r3, [r7, #20]
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3718      	adds	r7, #24
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	20000c1c 	.word	0x20000c1c
 8004e40:	08005d38 	.word	0x08005d38
 8004e44:	08004f7d 	.word	0x08004f7d
 8004e48:	20000c20 	.word	0x20000c20

08004e4c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b08a      	sub	sp, #40	; 0x28
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	60f8      	str	r0, [r7, #12]
 8004e54:	60b9      	str	r1, [r7, #8]
 8004e56:	607a      	str	r2, [r7, #4]
 8004e58:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d109      	bne.n	8004e78 <xTimerGenericCommand+0x2c>
 8004e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e68:	f383 8811 	msr	BASEPRI, r3
 8004e6c:	f3bf 8f6f 	isb	sy
 8004e70:	f3bf 8f4f 	dsb	sy
 8004e74:	623b      	str	r3, [r7, #32]
 8004e76:	e7fe      	b.n	8004e76 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004e78:	4b19      	ldr	r3, [pc, #100]	; (8004ee0 <xTimerGenericCommand+0x94>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d02a      	beq.n	8004ed6 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	2b05      	cmp	r3, #5
 8004e90:	dc18      	bgt.n	8004ec4 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004e92:	f7ff feb5 	bl	8004c00 <xTaskGetSchedulerState>
 8004e96:	4603      	mov	r3, r0
 8004e98:	2b02      	cmp	r3, #2
 8004e9a:	d109      	bne.n	8004eb0 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004e9c:	4b10      	ldr	r3, [pc, #64]	; (8004ee0 <xTimerGenericCommand+0x94>)
 8004e9e:	6818      	ldr	r0, [r3, #0]
 8004ea0:	f107 0110 	add.w	r1, r7, #16
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ea8:	f7fe fccc 	bl	8003844 <xQueueGenericSend>
 8004eac:	6278      	str	r0, [r7, #36]	; 0x24
 8004eae:	e012      	b.n	8004ed6 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004eb0:	4b0b      	ldr	r3, [pc, #44]	; (8004ee0 <xTimerGenericCommand+0x94>)
 8004eb2:	6818      	ldr	r0, [r3, #0]
 8004eb4:	f107 0110 	add.w	r1, r7, #16
 8004eb8:	2300      	movs	r3, #0
 8004eba:	2200      	movs	r2, #0
 8004ebc:	f7fe fcc2 	bl	8003844 <xQueueGenericSend>
 8004ec0:	6278      	str	r0, [r7, #36]	; 0x24
 8004ec2:	e008      	b.n	8004ed6 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004ec4:	4b06      	ldr	r3, [pc, #24]	; (8004ee0 <xTimerGenericCommand+0x94>)
 8004ec6:	6818      	ldr	r0, [r3, #0]
 8004ec8:	f107 0110 	add.w	r1, r7, #16
 8004ecc:	2300      	movs	r3, #0
 8004ece:	683a      	ldr	r2, [r7, #0]
 8004ed0:	f7fe fdb2 	bl	8003a38 <xQueueGenericSendFromISR>
 8004ed4:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3728      	adds	r7, #40	; 0x28
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}
 8004ee0:	20000c1c 	.word	0x20000c1c

08004ee4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b088      	sub	sp, #32
 8004ee8:	af02      	add	r7, sp, #8
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004eee:	4b22      	ldr	r3, [pc, #136]	; (8004f78 <prvProcessExpiredTimer+0x94>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	68db      	ldr	r3, [r3, #12]
 8004ef4:	68db      	ldr	r3, [r3, #12]
 8004ef6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	3304      	adds	r3, #4
 8004efc:	4618      	mov	r0, r3
 8004efe:	f7fe fb79 	bl	80035f4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004f08:	f003 0304 	and.w	r3, r3, #4
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d021      	beq.n	8004f54 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004f10:	697b      	ldr	r3, [r7, #20]
 8004f12:	699a      	ldr	r2, [r3, #24]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	18d1      	adds	r1, r2, r3
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	683a      	ldr	r2, [r7, #0]
 8004f1c:	6978      	ldr	r0, [r7, #20]
 8004f1e:	f000 f8d1 	bl	80050c4 <prvInsertTimerInActiveList>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d01e      	beq.n	8004f66 <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004f28:	2300      	movs	r3, #0
 8004f2a:	9300      	str	r3, [sp, #0]
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	687a      	ldr	r2, [r7, #4]
 8004f30:	2100      	movs	r1, #0
 8004f32:	6978      	ldr	r0, [r7, #20]
 8004f34:	f7ff ff8a 	bl	8004e4c <xTimerGenericCommand>
 8004f38:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d112      	bne.n	8004f66 <prvProcessExpiredTimer+0x82>
 8004f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f44:	f383 8811 	msr	BASEPRI, r3
 8004f48:	f3bf 8f6f 	isb	sy
 8004f4c:	f3bf 8f4f 	dsb	sy
 8004f50:	60fb      	str	r3, [r7, #12]
 8004f52:	e7fe      	b.n	8004f52 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004f5a:	f023 0301 	bic.w	r3, r3, #1
 8004f5e:	b2da      	uxtb	r2, r3
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	6a1b      	ldr	r3, [r3, #32]
 8004f6a:	6978      	ldr	r0, [r7, #20]
 8004f6c:	4798      	blx	r3
}
 8004f6e:	bf00      	nop
 8004f70:	3718      	adds	r7, #24
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}
 8004f76:	bf00      	nop
 8004f78:	20000c14 	.word	0x20000c14

08004f7c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b084      	sub	sp, #16
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004f84:	f107 0308 	add.w	r3, r7, #8
 8004f88:	4618      	mov	r0, r3
 8004f8a:	f000 f857 	bl	800503c <prvGetNextExpireTime>
 8004f8e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	4619      	mov	r1, r3
 8004f94:	68f8      	ldr	r0, [r7, #12]
 8004f96:	f000 f803 	bl	8004fa0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004f9a:	f000 f8d5 	bl	8005148 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004f9e:	e7f1      	b.n	8004f84 <prvTimerTask+0x8>

08004fa0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b084      	sub	sp, #16
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
 8004fa8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004faa:	f7ff fa57 	bl	800445c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004fae:	f107 0308 	add.w	r3, r7, #8
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f000 f866 	bl	8005084 <prvSampleTimeNow>
 8004fb8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d130      	bne.n	8005022 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d10a      	bne.n	8004fdc <prvProcessTimerOrBlockTask+0x3c>
 8004fc6:	687a      	ldr	r2, [r7, #4]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	429a      	cmp	r2, r3
 8004fcc:	d806      	bhi.n	8004fdc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004fce:	f7ff fa53 	bl	8004478 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004fd2:	68f9      	ldr	r1, [r7, #12]
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f7ff ff85 	bl	8004ee4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004fda:	e024      	b.n	8005026 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d008      	beq.n	8004ff4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004fe2:	4b13      	ldr	r3, [pc, #76]	; (8005030 <prvProcessTimerOrBlockTask+0x90>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d101      	bne.n	8004ff0 <prvProcessTimerOrBlockTask+0x50>
 8004fec:	2301      	movs	r3, #1
 8004fee:	e000      	b.n	8004ff2 <prvProcessTimerOrBlockTask+0x52>
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004ff4:	4b0f      	ldr	r3, [pc, #60]	; (8005034 <prvProcessTimerOrBlockTask+0x94>)
 8004ff6:	6818      	ldr	r0, [r3, #0]
 8004ff8:	687a      	ldr	r2, [r7, #4]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	683a      	ldr	r2, [r7, #0]
 8005000:	4619      	mov	r1, r3
 8005002:	f7fe ffc1 	bl	8003f88 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005006:	f7ff fa37 	bl	8004478 <xTaskResumeAll>
 800500a:	4603      	mov	r3, r0
 800500c:	2b00      	cmp	r3, #0
 800500e:	d10a      	bne.n	8005026 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005010:	4b09      	ldr	r3, [pc, #36]	; (8005038 <prvProcessTimerOrBlockTask+0x98>)
 8005012:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005016:	601a      	str	r2, [r3, #0]
 8005018:	f3bf 8f4f 	dsb	sy
 800501c:	f3bf 8f6f 	isb	sy
}
 8005020:	e001      	b.n	8005026 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005022:	f7ff fa29 	bl	8004478 <xTaskResumeAll>
}
 8005026:	bf00      	nop
 8005028:	3710      	adds	r7, #16
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	20000c18 	.word	0x20000c18
 8005034:	20000c1c 	.word	0x20000c1c
 8005038:	e000ed04 	.word	0xe000ed04

0800503c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800503c:	b480      	push	{r7}
 800503e:	b085      	sub	sp, #20
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005044:	4b0e      	ldr	r3, [pc, #56]	; (8005080 <prvGetNextExpireTime+0x44>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d101      	bne.n	8005052 <prvGetNextExpireTime+0x16>
 800504e:	2201      	movs	r2, #1
 8005050:	e000      	b.n	8005054 <prvGetNextExpireTime+0x18>
 8005052:	2200      	movs	r2, #0
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d105      	bne.n	800506c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005060:	4b07      	ldr	r3, [pc, #28]	; (8005080 <prvGetNextExpireTime+0x44>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	68db      	ldr	r3, [r3, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	60fb      	str	r3, [r7, #12]
 800506a:	e001      	b.n	8005070 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800506c:	2300      	movs	r3, #0
 800506e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005070:	68fb      	ldr	r3, [r7, #12]
}
 8005072:	4618      	mov	r0, r3
 8005074:	3714      	adds	r7, #20
 8005076:	46bd      	mov	sp, r7
 8005078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507c:	4770      	bx	lr
 800507e:	bf00      	nop
 8005080:	20000c14 	.word	0x20000c14

08005084 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b084      	sub	sp, #16
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800508c:	f7ff fa90 	bl	80045b0 <xTaskGetTickCount>
 8005090:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005092:	4b0b      	ldr	r3, [pc, #44]	; (80050c0 <prvSampleTimeNow+0x3c>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	68fa      	ldr	r2, [r7, #12]
 8005098:	429a      	cmp	r2, r3
 800509a:	d205      	bcs.n	80050a8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800509c:	f000 f930 	bl	8005300 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2201      	movs	r2, #1
 80050a4:	601a      	str	r2, [r3, #0]
 80050a6:	e002      	b.n	80050ae <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80050ae:	4a04      	ldr	r2, [pc, #16]	; (80050c0 <prvSampleTimeNow+0x3c>)
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80050b4:	68fb      	ldr	r3, [r7, #12]
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	3710      	adds	r7, #16
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	20000c24 	.word	0x20000c24

080050c4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b086      	sub	sp, #24
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	60f8      	str	r0, [r7, #12]
 80050cc:	60b9      	str	r1, [r7, #8]
 80050ce:	607a      	str	r2, [r7, #4]
 80050d0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80050d2:	2300      	movs	r3, #0
 80050d4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	68ba      	ldr	r2, [r7, #8]
 80050da:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	68fa      	ldr	r2, [r7, #12]
 80050e0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80050e2:	68ba      	ldr	r2, [r7, #8]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	429a      	cmp	r2, r3
 80050e8:	d812      	bhi.n	8005110 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80050ea:	687a      	ldr	r2, [r7, #4]
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	1ad2      	subs	r2, r2, r3
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	699b      	ldr	r3, [r3, #24]
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d302      	bcc.n	80050fe <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80050f8:	2301      	movs	r3, #1
 80050fa:	617b      	str	r3, [r7, #20]
 80050fc:	e01b      	b.n	8005136 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80050fe:	4b10      	ldr	r3, [pc, #64]	; (8005140 <prvInsertTimerInActiveList+0x7c>)
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	3304      	adds	r3, #4
 8005106:	4619      	mov	r1, r3
 8005108:	4610      	mov	r0, r2
 800510a:	f7fe fa3a 	bl	8003582 <vListInsert>
 800510e:	e012      	b.n	8005136 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005110:	687a      	ldr	r2, [r7, #4]
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	429a      	cmp	r2, r3
 8005116:	d206      	bcs.n	8005126 <prvInsertTimerInActiveList+0x62>
 8005118:	68ba      	ldr	r2, [r7, #8]
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	429a      	cmp	r2, r3
 800511e:	d302      	bcc.n	8005126 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005120:	2301      	movs	r3, #1
 8005122:	617b      	str	r3, [r7, #20]
 8005124:	e007      	b.n	8005136 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005126:	4b07      	ldr	r3, [pc, #28]	; (8005144 <prvInsertTimerInActiveList+0x80>)
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	3304      	adds	r3, #4
 800512e:	4619      	mov	r1, r3
 8005130:	4610      	mov	r0, r2
 8005132:	f7fe fa26 	bl	8003582 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005136:	697b      	ldr	r3, [r7, #20]
}
 8005138:	4618      	mov	r0, r3
 800513a:	3718      	adds	r7, #24
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}
 8005140:	20000c18 	.word	0x20000c18
 8005144:	20000c14 	.word	0x20000c14

08005148 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b08e      	sub	sp, #56	; 0x38
 800514c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800514e:	e0c6      	b.n	80052de <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2b00      	cmp	r3, #0
 8005154:	da17      	bge.n	8005186 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005156:	1d3b      	adds	r3, r7, #4
 8005158:	3304      	adds	r3, #4
 800515a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800515c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800515e:	2b00      	cmp	r3, #0
 8005160:	d109      	bne.n	8005176 <prvProcessReceivedCommands+0x2e>
 8005162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005166:	f383 8811 	msr	BASEPRI, r3
 800516a:	f3bf 8f6f 	isb	sy
 800516e:	f3bf 8f4f 	dsb	sy
 8005172:	61fb      	str	r3, [r7, #28]
 8005174:	e7fe      	b.n	8005174 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800517c:	6850      	ldr	r0, [r2, #4]
 800517e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005180:	6892      	ldr	r2, [r2, #8]
 8005182:	4611      	mov	r1, r2
 8005184:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2b00      	cmp	r3, #0
 800518a:	f2c0 80a7 	blt.w	80052dc <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005192:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005194:	695b      	ldr	r3, [r3, #20]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d004      	beq.n	80051a4 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800519a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800519c:	3304      	adds	r3, #4
 800519e:	4618      	mov	r0, r3
 80051a0:	f7fe fa28 	bl	80035f4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80051a4:	463b      	mov	r3, r7
 80051a6:	4618      	mov	r0, r3
 80051a8:	f7ff ff6c 	bl	8005084 <prvSampleTimeNow>
 80051ac:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2b09      	cmp	r3, #9
 80051b2:	f200 8094 	bhi.w	80052de <prvProcessReceivedCommands+0x196>
 80051b6:	a201      	add	r2, pc, #4	; (adr r2, 80051bc <prvProcessReceivedCommands+0x74>)
 80051b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051bc:	080051e5 	.word	0x080051e5
 80051c0:	080051e5 	.word	0x080051e5
 80051c4:	080051e5 	.word	0x080051e5
 80051c8:	08005257 	.word	0x08005257
 80051cc:	0800526b 	.word	0x0800526b
 80051d0:	080052b3 	.word	0x080052b3
 80051d4:	080051e5 	.word	0x080051e5
 80051d8:	080051e5 	.word	0x080051e5
 80051dc:	08005257 	.word	0x08005257
 80051e0:	0800526b 	.word	0x0800526b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80051e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80051ea:	f043 0301 	orr.w	r3, r3, #1
 80051ee:	b2da      	uxtb	r2, r3
 80051f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80051f6:	68ba      	ldr	r2, [r7, #8]
 80051f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051fa:	699b      	ldr	r3, [r3, #24]
 80051fc:	18d1      	adds	r1, r2, r3
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005202:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005204:	f7ff ff5e 	bl	80050c4 <prvInsertTimerInActiveList>
 8005208:	4603      	mov	r3, r0
 800520a:	2b00      	cmp	r3, #0
 800520c:	d067      	beq.n	80052de <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800520e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005210:	6a1b      	ldr	r3, [r3, #32]
 8005212:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005214:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005218:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800521c:	f003 0304 	and.w	r3, r3, #4
 8005220:	2b00      	cmp	r3, #0
 8005222:	d05c      	beq.n	80052de <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005224:	68ba      	ldr	r2, [r7, #8]
 8005226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005228:	699b      	ldr	r3, [r3, #24]
 800522a:	441a      	add	r2, r3
 800522c:	2300      	movs	r3, #0
 800522e:	9300      	str	r3, [sp, #0]
 8005230:	2300      	movs	r3, #0
 8005232:	2100      	movs	r1, #0
 8005234:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005236:	f7ff fe09 	bl	8004e4c <xTimerGenericCommand>
 800523a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800523c:	6a3b      	ldr	r3, [r7, #32]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d14d      	bne.n	80052de <prvProcessReceivedCommands+0x196>
 8005242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005246:	f383 8811 	msr	BASEPRI, r3
 800524a:	f3bf 8f6f 	isb	sy
 800524e:	f3bf 8f4f 	dsb	sy
 8005252:	61bb      	str	r3, [r7, #24]
 8005254:	e7fe      	b.n	8005254 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005258:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800525c:	f023 0301 	bic.w	r3, r3, #1
 8005260:	b2da      	uxtb	r2, r3
 8005262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005264:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8005268:	e039      	b.n	80052de <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800526a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800526c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005270:	f043 0301 	orr.w	r3, r3, #1
 8005274:	b2da      	uxtb	r2, r3
 8005276:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005278:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800527c:	68ba      	ldr	r2, [r7, #8]
 800527e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005280:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005284:	699b      	ldr	r3, [r3, #24]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d109      	bne.n	800529e <prvProcessReceivedCommands+0x156>
 800528a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800528e:	f383 8811 	msr	BASEPRI, r3
 8005292:	f3bf 8f6f 	isb	sy
 8005296:	f3bf 8f4f 	dsb	sy
 800529a:	617b      	str	r3, [r7, #20]
 800529c:	e7fe      	b.n	800529c <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800529e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052a0:	699a      	ldr	r2, [r3, #24]
 80052a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a4:	18d1      	adds	r1, r2, r3
 80052a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80052ac:	f7ff ff0a 	bl	80050c4 <prvInsertTimerInActiveList>
					break;
 80052b0:	e015      	b.n	80052de <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80052b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80052b8:	f003 0302 	and.w	r3, r3, #2
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d103      	bne.n	80052c8 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 80052c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80052c2:	f000 fbc7 	bl	8005a54 <vPortFree>
 80052c6:	e00a      	b.n	80052de <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80052c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80052ce:	f023 0301 	bic.w	r3, r3, #1
 80052d2:	b2da      	uxtb	r2, r3
 80052d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80052da:	e000      	b.n	80052de <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80052dc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80052de:	4b07      	ldr	r3, [pc, #28]	; (80052fc <prvProcessReceivedCommands+0x1b4>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	1d39      	adds	r1, r7, #4
 80052e4:	2200      	movs	r2, #0
 80052e6:	4618      	mov	r0, r3
 80052e8:	f7fe fc3a 	bl	8003b60 <xQueueReceive>
 80052ec:	4603      	mov	r3, r0
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	f47f af2e 	bne.w	8005150 <prvProcessReceivedCommands+0x8>
	}
}
 80052f4:	bf00      	nop
 80052f6:	3730      	adds	r7, #48	; 0x30
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}
 80052fc:	20000c1c 	.word	0x20000c1c

08005300 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b088      	sub	sp, #32
 8005304:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005306:	e047      	b.n	8005398 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005308:	4b2d      	ldr	r3, [pc, #180]	; (80053c0 <prvSwitchTimerLists+0xc0>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	68db      	ldr	r3, [r3, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005312:	4b2b      	ldr	r3, [pc, #172]	; (80053c0 <prvSwitchTimerLists+0xc0>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	68db      	ldr	r3, [r3, #12]
 8005318:	68db      	ldr	r3, [r3, #12]
 800531a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	3304      	adds	r3, #4
 8005320:	4618      	mov	r0, r3
 8005322:	f7fe f967 	bl	80035f4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	6a1b      	ldr	r3, [r3, #32]
 800532a:	68f8      	ldr	r0, [r7, #12]
 800532c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005334:	f003 0304 	and.w	r3, r3, #4
 8005338:	2b00      	cmp	r3, #0
 800533a:	d02d      	beq.n	8005398 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	699b      	ldr	r3, [r3, #24]
 8005340:	693a      	ldr	r2, [r7, #16]
 8005342:	4413      	add	r3, r2
 8005344:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005346:	68ba      	ldr	r2, [r7, #8]
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	429a      	cmp	r2, r3
 800534c:	d90e      	bls.n	800536c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	68ba      	ldr	r2, [r7, #8]
 8005352:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	68fa      	ldr	r2, [r7, #12]
 8005358:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800535a:	4b19      	ldr	r3, [pc, #100]	; (80053c0 <prvSwitchTimerLists+0xc0>)
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	3304      	adds	r3, #4
 8005362:	4619      	mov	r1, r3
 8005364:	4610      	mov	r0, r2
 8005366:	f7fe f90c 	bl	8003582 <vListInsert>
 800536a:	e015      	b.n	8005398 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800536c:	2300      	movs	r3, #0
 800536e:	9300      	str	r3, [sp, #0]
 8005370:	2300      	movs	r3, #0
 8005372:	693a      	ldr	r2, [r7, #16]
 8005374:	2100      	movs	r1, #0
 8005376:	68f8      	ldr	r0, [r7, #12]
 8005378:	f7ff fd68 	bl	8004e4c <xTimerGenericCommand>
 800537c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d109      	bne.n	8005398 <prvSwitchTimerLists+0x98>
 8005384:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005388:	f383 8811 	msr	BASEPRI, r3
 800538c:	f3bf 8f6f 	isb	sy
 8005390:	f3bf 8f4f 	dsb	sy
 8005394:	603b      	str	r3, [r7, #0]
 8005396:	e7fe      	b.n	8005396 <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005398:	4b09      	ldr	r3, [pc, #36]	; (80053c0 <prvSwitchTimerLists+0xc0>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d1b2      	bne.n	8005308 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80053a2:	4b07      	ldr	r3, [pc, #28]	; (80053c0 <prvSwitchTimerLists+0xc0>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80053a8:	4b06      	ldr	r3, [pc, #24]	; (80053c4 <prvSwitchTimerLists+0xc4>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a04      	ldr	r2, [pc, #16]	; (80053c0 <prvSwitchTimerLists+0xc0>)
 80053ae:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80053b0:	4a04      	ldr	r2, [pc, #16]	; (80053c4 <prvSwitchTimerLists+0xc4>)
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	6013      	str	r3, [r2, #0]
}
 80053b6:	bf00      	nop
 80053b8:	3718      	adds	r7, #24
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
 80053be:	bf00      	nop
 80053c0:	20000c14 	.word	0x20000c14
 80053c4:	20000c18 	.word	0x20000c18

080053c8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b082      	sub	sp, #8
 80053cc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80053ce:	f000 f965 	bl	800569c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80053d2:	4b15      	ldr	r3, [pc, #84]	; (8005428 <prvCheckForValidListAndQueue+0x60>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d120      	bne.n	800541c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80053da:	4814      	ldr	r0, [pc, #80]	; (800542c <prvCheckForValidListAndQueue+0x64>)
 80053dc:	f7fe f880 	bl	80034e0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80053e0:	4813      	ldr	r0, [pc, #76]	; (8005430 <prvCheckForValidListAndQueue+0x68>)
 80053e2:	f7fe f87d 	bl	80034e0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80053e6:	4b13      	ldr	r3, [pc, #76]	; (8005434 <prvCheckForValidListAndQueue+0x6c>)
 80053e8:	4a10      	ldr	r2, [pc, #64]	; (800542c <prvCheckForValidListAndQueue+0x64>)
 80053ea:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80053ec:	4b12      	ldr	r3, [pc, #72]	; (8005438 <prvCheckForValidListAndQueue+0x70>)
 80053ee:	4a10      	ldr	r2, [pc, #64]	; (8005430 <prvCheckForValidListAndQueue+0x68>)
 80053f0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80053f2:	2300      	movs	r3, #0
 80053f4:	9300      	str	r3, [sp, #0]
 80053f6:	4b11      	ldr	r3, [pc, #68]	; (800543c <prvCheckForValidListAndQueue+0x74>)
 80053f8:	4a11      	ldr	r2, [pc, #68]	; (8005440 <prvCheckForValidListAndQueue+0x78>)
 80053fa:	2110      	movs	r1, #16
 80053fc:	200a      	movs	r0, #10
 80053fe:	f7fe f98b 	bl	8003718 <xQueueGenericCreateStatic>
 8005402:	4602      	mov	r2, r0
 8005404:	4b08      	ldr	r3, [pc, #32]	; (8005428 <prvCheckForValidListAndQueue+0x60>)
 8005406:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005408:	4b07      	ldr	r3, [pc, #28]	; (8005428 <prvCheckForValidListAndQueue+0x60>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d005      	beq.n	800541c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005410:	4b05      	ldr	r3, [pc, #20]	; (8005428 <prvCheckForValidListAndQueue+0x60>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	490b      	ldr	r1, [pc, #44]	; (8005444 <prvCheckForValidListAndQueue+0x7c>)
 8005416:	4618      	mov	r0, r3
 8005418:	f7fe fd8e 	bl	8003f38 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800541c:	f000 f96c 	bl	80056f8 <vPortExitCritical>
}
 8005420:	bf00      	nop
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}
 8005426:	bf00      	nop
 8005428:	20000c1c 	.word	0x20000c1c
 800542c:	20000bec 	.word	0x20000bec
 8005430:	20000c00 	.word	0x20000c00
 8005434:	20000c14 	.word	0x20000c14
 8005438:	20000c18 	.word	0x20000c18
 800543c:	20000cc8 	.word	0x20000cc8
 8005440:	20000c28 	.word	0x20000c28
 8005444:	08005d40 	.word	0x08005d40

08005448 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005448:	b480      	push	{r7}
 800544a:	b085      	sub	sp, #20
 800544c:	af00      	add	r7, sp, #0
 800544e:	60f8      	str	r0, [r7, #12]
 8005450:	60b9      	str	r1, [r7, #8]
 8005452:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	3b04      	subs	r3, #4
 8005458:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005460:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	3b04      	subs	r3, #4
 8005466:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	f023 0201 	bic.w	r2, r3, #1
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	3b04      	subs	r3, #4
 8005476:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005478:	4a0c      	ldr	r2, [pc, #48]	; (80054ac <pxPortInitialiseStack+0x64>)
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	3b14      	subs	r3, #20
 8005482:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005484:	687a      	ldr	r2, [r7, #4]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	3b04      	subs	r3, #4
 800548e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f06f 0202 	mvn.w	r2, #2
 8005496:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	3b20      	subs	r3, #32
 800549c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800549e:	68fb      	ldr	r3, [r7, #12]
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	3714      	adds	r7, #20
 80054a4:	46bd      	mov	sp, r7
 80054a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054aa:	4770      	bx	lr
 80054ac:	080054b1 	.word	0x080054b1

080054b0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80054b0:	b480      	push	{r7}
 80054b2:	b085      	sub	sp, #20
 80054b4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80054b6:	2300      	movs	r3, #0
 80054b8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80054ba:	4b11      	ldr	r3, [pc, #68]	; (8005500 <prvTaskExitError+0x50>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80054c2:	d009      	beq.n	80054d8 <prvTaskExitError+0x28>
 80054c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054c8:	f383 8811 	msr	BASEPRI, r3
 80054cc:	f3bf 8f6f 	isb	sy
 80054d0:	f3bf 8f4f 	dsb	sy
 80054d4:	60fb      	str	r3, [r7, #12]
 80054d6:	e7fe      	b.n	80054d6 <prvTaskExitError+0x26>
 80054d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054dc:	f383 8811 	msr	BASEPRI, r3
 80054e0:	f3bf 8f6f 	isb	sy
 80054e4:	f3bf 8f4f 	dsb	sy
 80054e8:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80054ea:	bf00      	nop
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d0fc      	beq.n	80054ec <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80054f2:	bf00      	nop
 80054f4:	3714      	adds	r7, #20
 80054f6:	46bd      	mov	sp, r7
 80054f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fc:	4770      	bx	lr
 80054fe:	bf00      	nop
 8005500:	2000000c 	.word	0x2000000c
	...

08005510 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005510:	4b07      	ldr	r3, [pc, #28]	; (8005530 <pxCurrentTCBConst2>)
 8005512:	6819      	ldr	r1, [r3, #0]
 8005514:	6808      	ldr	r0, [r1, #0]
 8005516:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800551a:	f380 8809 	msr	PSP, r0
 800551e:	f3bf 8f6f 	isb	sy
 8005522:	f04f 0000 	mov.w	r0, #0
 8005526:	f380 8811 	msr	BASEPRI, r0
 800552a:	4770      	bx	lr
 800552c:	f3af 8000 	nop.w

08005530 <pxCurrentTCBConst2>:
 8005530:	200006ec 	.word	0x200006ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005534:	bf00      	nop
 8005536:	bf00      	nop

08005538 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005538:	4808      	ldr	r0, [pc, #32]	; (800555c <prvPortStartFirstTask+0x24>)
 800553a:	6800      	ldr	r0, [r0, #0]
 800553c:	6800      	ldr	r0, [r0, #0]
 800553e:	f380 8808 	msr	MSP, r0
 8005542:	f04f 0000 	mov.w	r0, #0
 8005546:	f380 8814 	msr	CONTROL, r0
 800554a:	b662      	cpsie	i
 800554c:	b661      	cpsie	f
 800554e:	f3bf 8f4f 	dsb	sy
 8005552:	f3bf 8f6f 	isb	sy
 8005556:	df00      	svc	0
 8005558:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800555a:	bf00      	nop
 800555c:	e000ed08 	.word	0xe000ed08

08005560 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b086      	sub	sp, #24
 8005564:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005566:	4b44      	ldr	r3, [pc, #272]	; (8005678 <xPortStartScheduler+0x118>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a44      	ldr	r2, [pc, #272]	; (800567c <xPortStartScheduler+0x11c>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d109      	bne.n	8005584 <xPortStartScheduler+0x24>
 8005570:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005574:	f383 8811 	msr	BASEPRI, r3
 8005578:	f3bf 8f6f 	isb	sy
 800557c:	f3bf 8f4f 	dsb	sy
 8005580:	613b      	str	r3, [r7, #16]
 8005582:	e7fe      	b.n	8005582 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005584:	4b3c      	ldr	r3, [pc, #240]	; (8005678 <xPortStartScheduler+0x118>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a3d      	ldr	r2, [pc, #244]	; (8005680 <xPortStartScheduler+0x120>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d109      	bne.n	80055a2 <xPortStartScheduler+0x42>
 800558e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005592:	f383 8811 	msr	BASEPRI, r3
 8005596:	f3bf 8f6f 	isb	sy
 800559a:	f3bf 8f4f 	dsb	sy
 800559e:	60fb      	str	r3, [r7, #12]
 80055a0:	e7fe      	b.n	80055a0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80055a2:	4b38      	ldr	r3, [pc, #224]	; (8005684 <xPortStartScheduler+0x124>)
 80055a4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	781b      	ldrb	r3, [r3, #0]
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80055ae:	697b      	ldr	r3, [r7, #20]
 80055b0:	22ff      	movs	r2, #255	; 0xff
 80055b2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	781b      	ldrb	r3, [r3, #0]
 80055b8:	b2db      	uxtb	r3, r3
 80055ba:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80055bc:	78fb      	ldrb	r3, [r7, #3]
 80055be:	b2db      	uxtb	r3, r3
 80055c0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80055c4:	b2da      	uxtb	r2, r3
 80055c6:	4b30      	ldr	r3, [pc, #192]	; (8005688 <xPortStartScheduler+0x128>)
 80055c8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80055ca:	4b30      	ldr	r3, [pc, #192]	; (800568c <xPortStartScheduler+0x12c>)
 80055cc:	2207      	movs	r2, #7
 80055ce:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80055d0:	e009      	b.n	80055e6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 80055d2:	4b2e      	ldr	r3, [pc, #184]	; (800568c <xPortStartScheduler+0x12c>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	3b01      	subs	r3, #1
 80055d8:	4a2c      	ldr	r2, [pc, #176]	; (800568c <xPortStartScheduler+0x12c>)
 80055da:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80055dc:	78fb      	ldrb	r3, [r7, #3]
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	005b      	lsls	r3, r3, #1
 80055e2:	b2db      	uxtb	r3, r3
 80055e4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80055e6:	78fb      	ldrb	r3, [r7, #3]
 80055e8:	b2db      	uxtb	r3, r3
 80055ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055ee:	2b80      	cmp	r3, #128	; 0x80
 80055f0:	d0ef      	beq.n	80055d2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80055f2:	4b26      	ldr	r3, [pc, #152]	; (800568c <xPortStartScheduler+0x12c>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f1c3 0307 	rsb	r3, r3, #7
 80055fa:	2b04      	cmp	r3, #4
 80055fc:	d009      	beq.n	8005612 <xPortStartScheduler+0xb2>
 80055fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005602:	f383 8811 	msr	BASEPRI, r3
 8005606:	f3bf 8f6f 	isb	sy
 800560a:	f3bf 8f4f 	dsb	sy
 800560e:	60bb      	str	r3, [r7, #8]
 8005610:	e7fe      	b.n	8005610 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005612:	4b1e      	ldr	r3, [pc, #120]	; (800568c <xPortStartScheduler+0x12c>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	021b      	lsls	r3, r3, #8
 8005618:	4a1c      	ldr	r2, [pc, #112]	; (800568c <xPortStartScheduler+0x12c>)
 800561a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800561c:	4b1b      	ldr	r3, [pc, #108]	; (800568c <xPortStartScheduler+0x12c>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005624:	4a19      	ldr	r2, [pc, #100]	; (800568c <xPortStartScheduler+0x12c>)
 8005626:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	b2da      	uxtb	r2, r3
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005630:	4b17      	ldr	r3, [pc, #92]	; (8005690 <xPortStartScheduler+0x130>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a16      	ldr	r2, [pc, #88]	; (8005690 <xPortStartScheduler+0x130>)
 8005636:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800563a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800563c:	4b14      	ldr	r3, [pc, #80]	; (8005690 <xPortStartScheduler+0x130>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a13      	ldr	r2, [pc, #76]	; (8005690 <xPortStartScheduler+0x130>)
 8005642:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005646:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005648:	f000 f8d6 	bl	80057f8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800564c:	4b11      	ldr	r3, [pc, #68]	; (8005694 <xPortStartScheduler+0x134>)
 800564e:	2200      	movs	r2, #0
 8005650:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005652:	f000 f8f5 	bl	8005840 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005656:	4b10      	ldr	r3, [pc, #64]	; (8005698 <xPortStartScheduler+0x138>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4a0f      	ldr	r2, [pc, #60]	; (8005698 <xPortStartScheduler+0x138>)
 800565c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005660:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005662:	f7ff ff69 	bl	8005538 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005666:	f7ff f86b 	bl	8004740 <vTaskSwitchContext>
	prvTaskExitError();
 800566a:	f7ff ff21 	bl	80054b0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800566e:	2300      	movs	r3, #0
}
 8005670:	4618      	mov	r0, r3
 8005672:	3718      	adds	r7, #24
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}
 8005678:	e000ed00 	.word	0xe000ed00
 800567c:	410fc271 	.word	0x410fc271
 8005680:	410fc270 	.word	0x410fc270
 8005684:	e000e400 	.word	0xe000e400
 8005688:	20000d18 	.word	0x20000d18
 800568c:	20000d1c 	.word	0x20000d1c
 8005690:	e000ed20 	.word	0xe000ed20
 8005694:	2000000c 	.word	0x2000000c
 8005698:	e000ef34 	.word	0xe000ef34

0800569c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800569c:	b480      	push	{r7}
 800569e:	b083      	sub	sp, #12
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056a6:	f383 8811 	msr	BASEPRI, r3
 80056aa:	f3bf 8f6f 	isb	sy
 80056ae:	f3bf 8f4f 	dsb	sy
 80056b2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80056b4:	4b0e      	ldr	r3, [pc, #56]	; (80056f0 <vPortEnterCritical+0x54>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	3301      	adds	r3, #1
 80056ba:	4a0d      	ldr	r2, [pc, #52]	; (80056f0 <vPortEnterCritical+0x54>)
 80056bc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80056be:	4b0c      	ldr	r3, [pc, #48]	; (80056f0 <vPortEnterCritical+0x54>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	2b01      	cmp	r3, #1
 80056c4:	d10e      	bne.n	80056e4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80056c6:	4b0b      	ldr	r3, [pc, #44]	; (80056f4 <vPortEnterCritical+0x58>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d009      	beq.n	80056e4 <vPortEnterCritical+0x48>
 80056d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056d4:	f383 8811 	msr	BASEPRI, r3
 80056d8:	f3bf 8f6f 	isb	sy
 80056dc:	f3bf 8f4f 	dsb	sy
 80056e0:	603b      	str	r3, [r7, #0]
 80056e2:	e7fe      	b.n	80056e2 <vPortEnterCritical+0x46>
	}
}
 80056e4:	bf00      	nop
 80056e6:	370c      	adds	r7, #12
 80056e8:	46bd      	mov	sp, r7
 80056ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ee:	4770      	bx	lr
 80056f0:	2000000c 	.word	0x2000000c
 80056f4:	e000ed04 	.word	0xe000ed04

080056f8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80056f8:	b480      	push	{r7}
 80056fa:	b083      	sub	sp, #12
 80056fc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80056fe:	4b11      	ldr	r3, [pc, #68]	; (8005744 <vPortExitCritical+0x4c>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d109      	bne.n	800571a <vPortExitCritical+0x22>
 8005706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800570a:	f383 8811 	msr	BASEPRI, r3
 800570e:	f3bf 8f6f 	isb	sy
 8005712:	f3bf 8f4f 	dsb	sy
 8005716:	607b      	str	r3, [r7, #4]
 8005718:	e7fe      	b.n	8005718 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800571a:	4b0a      	ldr	r3, [pc, #40]	; (8005744 <vPortExitCritical+0x4c>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	3b01      	subs	r3, #1
 8005720:	4a08      	ldr	r2, [pc, #32]	; (8005744 <vPortExitCritical+0x4c>)
 8005722:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005724:	4b07      	ldr	r3, [pc, #28]	; (8005744 <vPortExitCritical+0x4c>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d104      	bne.n	8005736 <vPortExitCritical+0x3e>
 800572c:	2300      	movs	r3, #0
 800572e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8005736:	bf00      	nop
 8005738:	370c      	adds	r7, #12
 800573a:	46bd      	mov	sp, r7
 800573c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005740:	4770      	bx	lr
 8005742:	bf00      	nop
 8005744:	2000000c 	.word	0x2000000c
	...

08005750 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005750:	f3ef 8009 	mrs	r0, PSP
 8005754:	f3bf 8f6f 	isb	sy
 8005758:	4b15      	ldr	r3, [pc, #84]	; (80057b0 <pxCurrentTCBConst>)
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	f01e 0f10 	tst.w	lr, #16
 8005760:	bf08      	it	eq
 8005762:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005766:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800576a:	6010      	str	r0, [r2, #0]
 800576c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005770:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005774:	f380 8811 	msr	BASEPRI, r0
 8005778:	f3bf 8f4f 	dsb	sy
 800577c:	f3bf 8f6f 	isb	sy
 8005780:	f7fe ffde 	bl	8004740 <vTaskSwitchContext>
 8005784:	f04f 0000 	mov.w	r0, #0
 8005788:	f380 8811 	msr	BASEPRI, r0
 800578c:	bc09      	pop	{r0, r3}
 800578e:	6819      	ldr	r1, [r3, #0]
 8005790:	6808      	ldr	r0, [r1, #0]
 8005792:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005796:	f01e 0f10 	tst.w	lr, #16
 800579a:	bf08      	it	eq
 800579c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80057a0:	f380 8809 	msr	PSP, r0
 80057a4:	f3bf 8f6f 	isb	sy
 80057a8:	4770      	bx	lr
 80057aa:	bf00      	nop
 80057ac:	f3af 8000 	nop.w

080057b0 <pxCurrentTCBConst>:
 80057b0:	200006ec 	.word	0x200006ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80057b4:	bf00      	nop
 80057b6:	bf00      	nop

080057b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b082      	sub	sp, #8
 80057bc:	af00      	add	r7, sp, #0
	__asm volatile
 80057be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057c2:	f383 8811 	msr	BASEPRI, r3
 80057c6:	f3bf 8f6f 	isb	sy
 80057ca:	f3bf 8f4f 	dsb	sy
 80057ce:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80057d0:	f7fe fefe 	bl	80045d0 <xTaskIncrementTick>
 80057d4:	4603      	mov	r3, r0
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d003      	beq.n	80057e2 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80057da:	4b06      	ldr	r3, [pc, #24]	; (80057f4 <xPortSysTickHandler+0x3c>)
 80057dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80057e0:	601a      	str	r2, [r3, #0]
 80057e2:	2300      	movs	r3, #0
 80057e4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80057ec:	bf00      	nop
 80057ee:	3708      	adds	r7, #8
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}
 80057f4:	e000ed04 	.word	0xe000ed04

080057f8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80057f8:	b480      	push	{r7}
 80057fa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80057fc:	4b0b      	ldr	r3, [pc, #44]	; (800582c <vPortSetupTimerInterrupt+0x34>)
 80057fe:	2200      	movs	r2, #0
 8005800:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005802:	4b0b      	ldr	r3, [pc, #44]	; (8005830 <vPortSetupTimerInterrupt+0x38>)
 8005804:	2200      	movs	r2, #0
 8005806:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005808:	4b0a      	ldr	r3, [pc, #40]	; (8005834 <vPortSetupTimerInterrupt+0x3c>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a0a      	ldr	r2, [pc, #40]	; (8005838 <vPortSetupTimerInterrupt+0x40>)
 800580e:	fba2 2303 	umull	r2, r3, r2, r3
 8005812:	099b      	lsrs	r3, r3, #6
 8005814:	4a09      	ldr	r2, [pc, #36]	; (800583c <vPortSetupTimerInterrupt+0x44>)
 8005816:	3b01      	subs	r3, #1
 8005818:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800581a:	4b04      	ldr	r3, [pc, #16]	; (800582c <vPortSetupTimerInterrupt+0x34>)
 800581c:	2207      	movs	r2, #7
 800581e:	601a      	str	r2, [r3, #0]
}
 8005820:	bf00      	nop
 8005822:	46bd      	mov	sp, r7
 8005824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005828:	4770      	bx	lr
 800582a:	bf00      	nop
 800582c:	e000e010 	.word	0xe000e010
 8005830:	e000e018 	.word	0xe000e018
 8005834:	20000000 	.word	0x20000000
 8005838:	10624dd3 	.word	0x10624dd3
 800583c:	e000e014 	.word	0xe000e014

08005840 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005840:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005850 <vPortEnableVFP+0x10>
 8005844:	6801      	ldr	r1, [r0, #0]
 8005846:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800584a:	6001      	str	r1, [r0, #0]
 800584c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800584e:	bf00      	nop
 8005850:	e000ed88 	.word	0xe000ed88

08005854 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005854:	b480      	push	{r7}
 8005856:	b085      	sub	sp, #20
 8005858:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800585a:	f3ef 8305 	mrs	r3, IPSR
 800585e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	2b0f      	cmp	r3, #15
 8005864:	d913      	bls.n	800588e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005866:	4a16      	ldr	r2, [pc, #88]	; (80058c0 <vPortValidateInterruptPriority+0x6c>)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	4413      	add	r3, r2
 800586c:	781b      	ldrb	r3, [r3, #0]
 800586e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005870:	4b14      	ldr	r3, [pc, #80]	; (80058c4 <vPortValidateInterruptPriority+0x70>)
 8005872:	781b      	ldrb	r3, [r3, #0]
 8005874:	7afa      	ldrb	r2, [r7, #11]
 8005876:	429a      	cmp	r2, r3
 8005878:	d209      	bcs.n	800588e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800587a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800587e:	f383 8811 	msr	BASEPRI, r3
 8005882:	f3bf 8f6f 	isb	sy
 8005886:	f3bf 8f4f 	dsb	sy
 800588a:	607b      	str	r3, [r7, #4]
 800588c:	e7fe      	b.n	800588c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800588e:	4b0e      	ldr	r3, [pc, #56]	; (80058c8 <vPortValidateInterruptPriority+0x74>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005896:	4b0d      	ldr	r3, [pc, #52]	; (80058cc <vPortValidateInterruptPriority+0x78>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	429a      	cmp	r2, r3
 800589c:	d909      	bls.n	80058b2 <vPortValidateInterruptPriority+0x5e>
 800589e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058a2:	f383 8811 	msr	BASEPRI, r3
 80058a6:	f3bf 8f6f 	isb	sy
 80058aa:	f3bf 8f4f 	dsb	sy
 80058ae:	603b      	str	r3, [r7, #0]
 80058b0:	e7fe      	b.n	80058b0 <vPortValidateInterruptPriority+0x5c>
	}
 80058b2:	bf00      	nop
 80058b4:	3714      	adds	r7, #20
 80058b6:	46bd      	mov	sp, r7
 80058b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058bc:	4770      	bx	lr
 80058be:	bf00      	nop
 80058c0:	e000e3f0 	.word	0xe000e3f0
 80058c4:	20000d18 	.word	0x20000d18
 80058c8:	e000ed0c 	.word	0xe000ed0c
 80058cc:	20000d1c 	.word	0x20000d1c

080058d0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b08a      	sub	sp, #40	; 0x28
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80058d8:	2300      	movs	r3, #0
 80058da:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80058dc:	f7fe fdbe 	bl	800445c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80058e0:	4b57      	ldr	r3, [pc, #348]	; (8005a40 <pvPortMalloc+0x170>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d101      	bne.n	80058ec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80058e8:	f000 f90c 	bl	8005b04 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80058ec:	4b55      	ldr	r3, [pc, #340]	; (8005a44 <pvPortMalloc+0x174>)
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	4013      	ands	r3, r2
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	f040 808c 	bne.w	8005a12 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d01c      	beq.n	800593a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8005900:	2208      	movs	r2, #8
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	4413      	add	r3, r2
 8005906:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f003 0307 	and.w	r3, r3, #7
 800590e:	2b00      	cmp	r3, #0
 8005910:	d013      	beq.n	800593a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f023 0307 	bic.w	r3, r3, #7
 8005918:	3308      	adds	r3, #8
 800591a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	f003 0307 	and.w	r3, r3, #7
 8005922:	2b00      	cmp	r3, #0
 8005924:	d009      	beq.n	800593a <pvPortMalloc+0x6a>
 8005926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800592a:	f383 8811 	msr	BASEPRI, r3
 800592e:	f3bf 8f6f 	isb	sy
 8005932:	f3bf 8f4f 	dsb	sy
 8005936:	617b      	str	r3, [r7, #20]
 8005938:	e7fe      	b.n	8005938 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d068      	beq.n	8005a12 <pvPortMalloc+0x142>
 8005940:	4b41      	ldr	r3, [pc, #260]	; (8005a48 <pvPortMalloc+0x178>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	687a      	ldr	r2, [r7, #4]
 8005946:	429a      	cmp	r2, r3
 8005948:	d863      	bhi.n	8005a12 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800594a:	4b40      	ldr	r3, [pc, #256]	; (8005a4c <pvPortMalloc+0x17c>)
 800594c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800594e:	4b3f      	ldr	r3, [pc, #252]	; (8005a4c <pvPortMalloc+0x17c>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005954:	e004      	b.n	8005960 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8005956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005958:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800595a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	687a      	ldr	r2, [r7, #4]
 8005966:	429a      	cmp	r2, r3
 8005968:	d903      	bls.n	8005972 <pvPortMalloc+0xa2>
 800596a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d1f1      	bne.n	8005956 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005972:	4b33      	ldr	r3, [pc, #204]	; (8005a40 <pvPortMalloc+0x170>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005978:	429a      	cmp	r2, r3
 800597a:	d04a      	beq.n	8005a12 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800597c:	6a3b      	ldr	r3, [r7, #32]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	2208      	movs	r2, #8
 8005982:	4413      	add	r3, r2
 8005984:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	6a3b      	ldr	r3, [r7, #32]
 800598c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800598e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005990:	685a      	ldr	r2, [r3, #4]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	1ad2      	subs	r2, r2, r3
 8005996:	2308      	movs	r3, #8
 8005998:	005b      	lsls	r3, r3, #1
 800599a:	429a      	cmp	r2, r3
 800599c:	d91e      	bls.n	80059dc <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800599e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	4413      	add	r3, r2
 80059a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80059a6:	69bb      	ldr	r3, [r7, #24]
 80059a8:	f003 0307 	and.w	r3, r3, #7
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d009      	beq.n	80059c4 <pvPortMalloc+0xf4>
 80059b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059b4:	f383 8811 	msr	BASEPRI, r3
 80059b8:	f3bf 8f6f 	isb	sy
 80059bc:	f3bf 8f4f 	dsb	sy
 80059c0:	613b      	str	r3, [r7, #16]
 80059c2:	e7fe      	b.n	80059c2 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80059c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c6:	685a      	ldr	r2, [r3, #4]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	1ad2      	subs	r2, r2, r3
 80059cc:	69bb      	ldr	r3, [r7, #24]
 80059ce:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80059d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d2:	687a      	ldr	r2, [r7, #4]
 80059d4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80059d6:	69b8      	ldr	r0, [r7, #24]
 80059d8:	f000 f8f6 	bl	8005bc8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80059dc:	4b1a      	ldr	r3, [pc, #104]	; (8005a48 <pvPortMalloc+0x178>)
 80059de:	681a      	ldr	r2, [r3, #0]
 80059e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	1ad3      	subs	r3, r2, r3
 80059e6:	4a18      	ldr	r2, [pc, #96]	; (8005a48 <pvPortMalloc+0x178>)
 80059e8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80059ea:	4b17      	ldr	r3, [pc, #92]	; (8005a48 <pvPortMalloc+0x178>)
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	4b18      	ldr	r3, [pc, #96]	; (8005a50 <pvPortMalloc+0x180>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	429a      	cmp	r2, r3
 80059f4:	d203      	bcs.n	80059fe <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80059f6:	4b14      	ldr	r3, [pc, #80]	; (8005a48 <pvPortMalloc+0x178>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a15      	ldr	r2, [pc, #84]	; (8005a50 <pvPortMalloc+0x180>)
 80059fc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80059fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a00:	685a      	ldr	r2, [r3, #4]
 8005a02:	4b10      	ldr	r3, [pc, #64]	; (8005a44 <pvPortMalloc+0x174>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	431a      	orrs	r2, r3
 8005a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a0a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a0e:	2200      	movs	r2, #0
 8005a10:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005a12:	f7fe fd31 	bl	8004478 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005a16:	69fb      	ldr	r3, [r7, #28]
 8005a18:	f003 0307 	and.w	r3, r3, #7
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d009      	beq.n	8005a34 <pvPortMalloc+0x164>
 8005a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a24:	f383 8811 	msr	BASEPRI, r3
 8005a28:	f3bf 8f6f 	isb	sy
 8005a2c:	f3bf 8f4f 	dsb	sy
 8005a30:	60fb      	str	r3, [r7, #12]
 8005a32:	e7fe      	b.n	8005a32 <pvPortMalloc+0x162>
	return pvReturn;
 8005a34:	69fb      	ldr	r3, [r7, #28]
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3728      	adds	r7, #40	; 0x28
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}
 8005a3e:	bf00      	nop
 8005a40:	20001928 	.word	0x20001928
 8005a44:	20001934 	.word	0x20001934
 8005a48:	2000192c 	.word	0x2000192c
 8005a4c:	20001920 	.word	0x20001920
 8005a50:	20001930 	.word	0x20001930

08005a54 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b086      	sub	sp, #24
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d046      	beq.n	8005af4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005a66:	2308      	movs	r3, #8
 8005a68:	425b      	negs	r3, r3
 8005a6a:	697a      	ldr	r2, [r7, #20]
 8005a6c:	4413      	add	r3, r2
 8005a6e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	685a      	ldr	r2, [r3, #4]
 8005a78:	4b20      	ldr	r3, [pc, #128]	; (8005afc <vPortFree+0xa8>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4013      	ands	r3, r2
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d109      	bne.n	8005a96 <vPortFree+0x42>
 8005a82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a86:	f383 8811 	msr	BASEPRI, r3
 8005a8a:	f3bf 8f6f 	isb	sy
 8005a8e:	f3bf 8f4f 	dsb	sy
 8005a92:	60fb      	str	r3, [r7, #12]
 8005a94:	e7fe      	b.n	8005a94 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d009      	beq.n	8005ab2 <vPortFree+0x5e>
 8005a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005aa2:	f383 8811 	msr	BASEPRI, r3
 8005aa6:	f3bf 8f6f 	isb	sy
 8005aaa:	f3bf 8f4f 	dsb	sy
 8005aae:	60bb      	str	r3, [r7, #8]
 8005ab0:	e7fe      	b.n	8005ab0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	685a      	ldr	r2, [r3, #4]
 8005ab6:	4b11      	ldr	r3, [pc, #68]	; (8005afc <vPortFree+0xa8>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4013      	ands	r3, r2
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d019      	beq.n	8005af4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d115      	bne.n	8005af4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	685a      	ldr	r2, [r3, #4]
 8005acc:	4b0b      	ldr	r3, [pc, #44]	; (8005afc <vPortFree+0xa8>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	43db      	mvns	r3, r3
 8005ad2:	401a      	ands	r2, r3
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005ad8:	f7fe fcc0 	bl	800445c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	685a      	ldr	r2, [r3, #4]
 8005ae0:	4b07      	ldr	r3, [pc, #28]	; (8005b00 <vPortFree+0xac>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4413      	add	r3, r2
 8005ae6:	4a06      	ldr	r2, [pc, #24]	; (8005b00 <vPortFree+0xac>)
 8005ae8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005aea:	6938      	ldr	r0, [r7, #16]
 8005aec:	f000 f86c 	bl	8005bc8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005af0:	f7fe fcc2 	bl	8004478 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005af4:	bf00      	nop
 8005af6:	3718      	adds	r7, #24
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}
 8005afc:	20001934 	.word	0x20001934
 8005b00:	2000192c 	.word	0x2000192c

08005b04 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005b04:	b480      	push	{r7}
 8005b06:	b085      	sub	sp, #20
 8005b08:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005b0a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005b0e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005b10:	4b27      	ldr	r3, [pc, #156]	; (8005bb0 <prvHeapInit+0xac>)
 8005b12:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f003 0307 	and.w	r3, r3, #7
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d00c      	beq.n	8005b38 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	3307      	adds	r3, #7
 8005b22:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f023 0307 	bic.w	r3, r3, #7
 8005b2a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005b2c:	68ba      	ldr	r2, [r7, #8]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	1ad3      	subs	r3, r2, r3
 8005b32:	4a1f      	ldr	r2, [pc, #124]	; (8005bb0 <prvHeapInit+0xac>)
 8005b34:	4413      	add	r3, r2
 8005b36:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005b3c:	4a1d      	ldr	r2, [pc, #116]	; (8005bb4 <prvHeapInit+0xb0>)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005b42:	4b1c      	ldr	r3, [pc, #112]	; (8005bb4 <prvHeapInit+0xb0>)
 8005b44:	2200      	movs	r2, #0
 8005b46:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	68ba      	ldr	r2, [r7, #8]
 8005b4c:	4413      	add	r3, r2
 8005b4e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005b50:	2208      	movs	r2, #8
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	1a9b      	subs	r3, r3, r2
 8005b56:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	f023 0307 	bic.w	r3, r3, #7
 8005b5e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	4a15      	ldr	r2, [pc, #84]	; (8005bb8 <prvHeapInit+0xb4>)
 8005b64:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005b66:	4b14      	ldr	r3, [pc, #80]	; (8005bb8 <prvHeapInit+0xb4>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005b6e:	4b12      	ldr	r3, [pc, #72]	; (8005bb8 <prvHeapInit+0xb4>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	2200      	movs	r2, #0
 8005b74:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	68fa      	ldr	r2, [r7, #12]
 8005b7e:	1ad2      	subs	r2, r2, r3
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005b84:	4b0c      	ldr	r3, [pc, #48]	; (8005bb8 <prvHeapInit+0xb4>)
 8005b86:	681a      	ldr	r2, [r3, #0]
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	4a0a      	ldr	r2, [pc, #40]	; (8005bbc <prvHeapInit+0xb8>)
 8005b92:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	4a09      	ldr	r2, [pc, #36]	; (8005bc0 <prvHeapInit+0xbc>)
 8005b9a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005b9c:	4b09      	ldr	r3, [pc, #36]	; (8005bc4 <prvHeapInit+0xc0>)
 8005b9e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005ba2:	601a      	str	r2, [r3, #0]
}
 8005ba4:	bf00      	nop
 8005ba6:	3714      	adds	r7, #20
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bae:	4770      	bx	lr
 8005bb0:	20000d20 	.word	0x20000d20
 8005bb4:	20001920 	.word	0x20001920
 8005bb8:	20001928 	.word	0x20001928
 8005bbc:	20001930 	.word	0x20001930
 8005bc0:	2000192c 	.word	0x2000192c
 8005bc4:	20001934 	.word	0x20001934

08005bc8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b085      	sub	sp, #20
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005bd0:	4b28      	ldr	r3, [pc, #160]	; (8005c74 <prvInsertBlockIntoFreeList+0xac>)
 8005bd2:	60fb      	str	r3, [r7, #12]
 8005bd4:	e002      	b.n	8005bdc <prvInsertBlockIntoFreeList+0x14>
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	60fb      	str	r3, [r7, #12]
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	687a      	ldr	r2, [r7, #4]
 8005be2:	429a      	cmp	r2, r3
 8005be4:	d8f7      	bhi.n	8005bd6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	68ba      	ldr	r2, [r7, #8]
 8005bf0:	4413      	add	r3, r2
 8005bf2:	687a      	ldr	r2, [r7, #4]
 8005bf4:	429a      	cmp	r2, r3
 8005bf6:	d108      	bne.n	8005c0a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	685a      	ldr	r2, [r3, #4]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	441a      	add	r2, r3
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	68ba      	ldr	r2, [r7, #8]
 8005c14:	441a      	add	r2, r3
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	429a      	cmp	r2, r3
 8005c1c:	d118      	bne.n	8005c50 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	4b15      	ldr	r3, [pc, #84]	; (8005c78 <prvInsertBlockIntoFreeList+0xb0>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d00d      	beq.n	8005c46 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	685a      	ldr	r2, [r3, #4]
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	441a      	add	r2, r3
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	601a      	str	r2, [r3, #0]
 8005c44:	e008      	b.n	8005c58 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005c46:	4b0c      	ldr	r3, [pc, #48]	; (8005c78 <prvInsertBlockIntoFreeList+0xb0>)
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	601a      	str	r2, [r3, #0]
 8005c4e:	e003      	b.n	8005c58 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681a      	ldr	r2, [r3, #0]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005c58:	68fa      	ldr	r2, [r7, #12]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	429a      	cmp	r2, r3
 8005c5e:	d002      	beq.n	8005c66 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	687a      	ldr	r2, [r7, #4]
 8005c64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005c66:	bf00      	nop
 8005c68:	3714      	adds	r7, #20
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr
 8005c72:	bf00      	nop
 8005c74:	20001920 	.word	0x20001920
 8005c78:	20001928 	.word	0x20001928

08005c7c <__libc_init_array>:
 8005c7c:	b570      	push	{r4, r5, r6, lr}
 8005c7e:	4e0d      	ldr	r6, [pc, #52]	; (8005cb4 <__libc_init_array+0x38>)
 8005c80:	4c0d      	ldr	r4, [pc, #52]	; (8005cb8 <__libc_init_array+0x3c>)
 8005c82:	1ba4      	subs	r4, r4, r6
 8005c84:	10a4      	asrs	r4, r4, #2
 8005c86:	2500      	movs	r5, #0
 8005c88:	42a5      	cmp	r5, r4
 8005c8a:	d109      	bne.n	8005ca0 <__libc_init_array+0x24>
 8005c8c:	4e0b      	ldr	r6, [pc, #44]	; (8005cbc <__libc_init_array+0x40>)
 8005c8e:	4c0c      	ldr	r4, [pc, #48]	; (8005cc0 <__libc_init_array+0x44>)
 8005c90:	f000 f82c 	bl	8005cec <_init>
 8005c94:	1ba4      	subs	r4, r4, r6
 8005c96:	10a4      	asrs	r4, r4, #2
 8005c98:	2500      	movs	r5, #0
 8005c9a:	42a5      	cmp	r5, r4
 8005c9c:	d105      	bne.n	8005caa <__libc_init_array+0x2e>
 8005c9e:	bd70      	pop	{r4, r5, r6, pc}
 8005ca0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005ca4:	4798      	blx	r3
 8005ca6:	3501      	adds	r5, #1
 8005ca8:	e7ee      	b.n	8005c88 <__libc_init_array+0xc>
 8005caa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005cae:	4798      	blx	r3
 8005cb0:	3501      	adds	r5, #1
 8005cb2:	e7f2      	b.n	8005c9a <__libc_init_array+0x1e>
 8005cb4:	08005da4 	.word	0x08005da4
 8005cb8:	08005da4 	.word	0x08005da4
 8005cbc:	08005da4 	.word	0x08005da4
 8005cc0:	08005da8 	.word	0x08005da8

08005cc4 <memcpy>:
 8005cc4:	b510      	push	{r4, lr}
 8005cc6:	1e43      	subs	r3, r0, #1
 8005cc8:	440a      	add	r2, r1
 8005cca:	4291      	cmp	r1, r2
 8005ccc:	d100      	bne.n	8005cd0 <memcpy+0xc>
 8005cce:	bd10      	pop	{r4, pc}
 8005cd0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005cd4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005cd8:	e7f7      	b.n	8005cca <memcpy+0x6>

08005cda <memset>:
 8005cda:	4402      	add	r2, r0
 8005cdc:	4603      	mov	r3, r0
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d100      	bne.n	8005ce4 <memset+0xa>
 8005ce2:	4770      	bx	lr
 8005ce4:	f803 1b01 	strb.w	r1, [r3], #1
 8005ce8:	e7f9      	b.n	8005cde <memset+0x4>
	...

08005cec <_init>:
 8005cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cee:	bf00      	nop
 8005cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cf2:	bc08      	pop	{r3}
 8005cf4:	469e      	mov	lr, r3
 8005cf6:	4770      	bx	lr

08005cf8 <_fini>:
 8005cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cfa:	bf00      	nop
 8005cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cfe:	bc08      	pop	{r3}
 8005d00:	469e      	mov	lr, r3
 8005d02:	4770      	bx	lr
