# ğŸ” Crypto Pipeline Verilog (3-Stage Encrypted Hardware System)

This project implements a 3-stage pipelined cryptographic transformation system using Verilog, simulating a real-world asynchronous hardware pipeline with multi-clock domains. It includes:

âœ… Input transformation  
âœ… FSM-driven state logic  
âœ… Cleanup and post-processing  
âœ… Reverse module to restore original input  
âœ… GTKWave trace of full pipeline and FSM  

---

## ğŸš€ Features

- ğŸ”„ **16-bit input processing** through 3 modular stages
- ğŸ”‘ 6-bit compact control key used to drive transformations
- â±ï¸ Three independent clocks (`clk1`, `clk2`, `clk3`)
- ğŸ§  FSM with 4 states (logic, parity, sign-ext, transitions)
- ğŸ“¦ Handshake-controlled buffers between each stage
- â™»ï¸ **Reverse pipeline** included to recover original input
- ğŸ“Š GTKWave waveform analysis (`gtkwave.png`)

---

## ğŸ“ Architecture Overview

![architecture_overview](./images/arch.png)


---

## ğŸ” Reverse Module

The `cryptoveril_reverse.v` module performs a **step-by-step undo** of all pipeline transformations. It receives the encrypted output and same `key_bits`, then:

1. **Stage 3 Reverse**: Removes padding/parity/sign-extension
2. **Stage 2 Reverse**: Runs the FSM transitions in reverse
3. **Stage 1 Reverse**: Reverses the left-shift and subtraction

> The reverse design ensures end-to-end testability and functional correctness in cryptographic pipelines â€” ideal for embedded and secure hardware systems.

---

## ğŸ“¸ Waveform Snapshot

![GTKWave Screenshot](./images/gtkwave.png)

This screenshot from GTKWave (`gtkwave.png`) shows:

- ğŸŸ¢ All 3 clocks (`clk1`, `clk2`, `clk3`) running with correct frequency ratios
- ğŸŸ¢ Input and key updates at intervals
- âœ… Output reflecting valid transformations with pipeline delay
- ğŸŸ¨ Output changes roughly every 150â€“200ns after new input â€” confirming 3-stage latency
- ğŸ“ˆ Proven pipeline correctness and timing

---

## ğŸ§ª Testbench

Testbench (`cryptoveril_tb.v`) includes:

- 3+ input-key combinations
- Reset and clock generation
- Output validation and FSM tracing via `$display`
- Waveform generation using `$dumpfile("fsm_trace.vcd")`

---

## ğŸ”§ Compilation & Simulation

### Used Verilator Simulator
