// Seed: 680681844
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wire id_2,
    input tri void id_3,
    input tri id_4
);
  bit id_6;
  always id_6 = -1 * id_4 === id_6;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd39,
    parameter id_6 = 32'd2
) (
    output uwire id_0,
    output tri0 _id_1,
    output wire id_2,
    output tri0 id_3,
    output tri id_4,
    input uwire id_5,
    input supply1 _id_6,
    input tri id_7,
    output supply0 id_8,
    output uwire id_9,
    input wor id_10,
    input tri id_11,
    output wire id_12,
    output tri id_13,
    input tri id_14,
    input tri0 id_15,
    input wor id_16,
    output logic id_17,
    output wand id_18,
    input tri0 id_19[id_1  -  -1 : id_6]
);
  assign id_13 = (1);
  logic id_21 = 1;
  logic id_22;
  ;
  module_0 modCall_1 (
      id_16,
      id_10,
      id_5,
      id_14,
      id_5
  );
  always if (1) force id_22 = id_11;
  nor primCall (id_3, id_19, id_10, id_11, id_22, id_14, id_15, id_16, id_7, id_21);
  logic id_23;
  ;
  wire ["" : -1] id_24;
  logic id_25;
  ;
  always @(negedge 1) id_17 <= id_14;
  assign id_13 = id_7;
  assign id_8  = -1;
endmodule
