"""Python Wrapper for the {{top_node.inst_name}} register model

This code was generated from the PeakRDL-python package

"""
{% if uses_enum %}from enum import IntEnum, unique{% endif %}
from typing import Tuple
from typing import Iterator
from typing import List
from typing import Optional
from typing import Union
from typing import cast
from typing import Dict

from ..lib import AddressMap, RegFile, Memory
from ..lib  import AddressMapArray, RegFileArray
from ..lib import MemoryReadOnlyArray, MemoryWriteOnlyArray, MemoryReadWriteArray
from ..lib import RegReadOnly, RegWriteOnly, RegReadWrite
from ..lib import RegReadOnlyArray, RegWriteOnlyArray, RegReadWriteArray
from ..lib import FieldReadOnly, FieldWriteOnly, FieldReadWrite, Field
{% if uses_enum %}from ..lib import FieldEnumReadOnly, FieldEnumWriteOnly, FieldEnumReadWrite, FieldEnum{% endif %}
from ..lib import FieldSizeProps, FieldMiscProps
from ..lib import ReadableRegister, WritableRegister
from ..lib import ReadableRegisterArray, WritableRegisterArray
from ..lib import CallbackSet
{% if uses_memory %}from ..lib import MemoryReadOnly, MemoryWriteOnly, MemoryReadWrite {% endif %}

{% from 'addrmap_field.py.jinja' import field_class with context %}
{% from 'addrmap_register.py.jinja' import register_class with context %}
{% from 'addrmap_memory.py.jinja' import memory_class with context %}
{% from 'reg_definitions.py.jinja' import register_class_attributes with context %}
{% from 'reg_definitions.py.jinja' import child_register_getter with context %}

{%- macro regfile_or_addr_instance(node) %}
    {%- if isinstance(node, systemrdlRegNode) %}
        {{ register_class_attributes(node) }}
    {%- elif isinstance(node, systemrdlMemNode) %}
        {%- if node.is_array %}
    self.__{{node.inst_name}}:{{get_fully_qualified_type_name(node)}}_array_cls = {{get_fully_qualified_type_name(node)}}_array_cls(address=self.address+{{node.raw_address_offset}},
                                                                                  stride={{node.array_stride}},
                                                                                  length={{get_array_dim(node)}},
                                                                                  logger_handle=logger_handle+'.{{node.inst_name}}',
                                                                                  inst_name='{{node.inst_name}}', parent=self,
                                                                                  callbacks=callbacks)
        {%- else %}
            {%- if node.is_sw_readable and node.is_sw_writable %}
    self.__{{node.inst_name}}:{{get_fully_qualified_type_name(node)}}_cls = {{get_fully_qualified_type_name(node)}}_cls(callbacks=callbacks,
                                                                 address=self.address+{{node.address_offset}},
                                                                 logger_handle=logger_handle+'.{{node.inst_name}}',
                                                                                   inst_name='{{node.inst_name}}', parent=self)
            {%- elif node.is_sw_readable and not node.is_sw_writable %}
    self.__{{node.inst_name}}:{{get_fully_qualified_type_name(node)}}_cls = {{get_fully_qualified_type_name(node)}}_cls(callbacks=callbacks,
                                                                 address=self.address+{{node.address_offset}},
                                                                 logger_handle=logger_handle+'.{{node.inst_name}}',
                                                                                   inst_name='{{node.inst_name}}', parent=self)
            {%- elif not node.is_sw_readable and node.is_sw_writable %}
    self.__{{node.inst_name}}:{{get_fully_qualified_type_name(node)}}_cls = {{get_fully_qualified_type_name(node)}}_cls(callbacks=callbacks,
                                                                             address=self.address+{{node.address_offset}},
                                                                             logger_handle=logger_handle+'.{{node.inst_name}}',
                                                                             inst_name='{{node.inst_name}}', parent=self)
            {%- endif %}
        {%- endif %}
    {%- elif isinstance(node, systemrdlRegfileNode) or isinstance(node, systemrdlAddrmapNode) %}
        {%- if node.is_array %}
    self.__{{node.inst_name}}:{{get_fully_qualified_type_name(node)}}_array_cls = {{get_fully_qualified_type_name(node)}}_array_cls(address=self.address+{{node.raw_address_offset}},
                                                                                  stride={{node.array_stride}},
                                                                                  length={{get_array_dim(node)}},
                                                                                  logger_handle=logger_handle+'.{{node.inst_name}}',
                                                                                  inst_name='{{node.inst_name}}', parent=self,
                                                                                  callbacks=callbacks)
        {%- else -%}
    self.__{{node.inst_name}}:{{get_fully_qualified_type_name(node)}}_cls = {{get_fully_qualified_type_name(node)}}_cls(callbacks=callbacks,
                                                                            address=self.address+{{node.address_offset}},
                                                                            logger_handle=logger_handle+'.{{node.inst_name}}',
                                                                            inst_name='{{node.inst_name}}', parent=self)
        {%- endif %}
    {%- endif %}
{%- endmacro %}

{%- macro regfile_class(node) %}
class {{get_fully_qualified_type_name(node)}}_cls(RegFile):
    """
    Class to represent a register file in the register model

    {{get_table_block(node) | indent}}
    """

    __slots__ : List[str] = [{%- for child_node in node.children(unroll=False) -%}'__{{child_node.inst_name}}'{% if not loop.last %}, {% endif %}{%- endfor %}]

    def __init__(self,
                 callbacks: CallbackSet,
                 address: int,
                 logger_handle:str,
                 inst_name:str,
                 parent:Union[AddressMap,RegFile]):

        super().__init__(callbacks=callbacks,
                         address=address,
                         logger_handle=logger_handle,
                         inst_name=inst_name,
                         parent=parent)

        # instance of objects within the class
        {% for child_node in node.children(unroll=False) -%}
            {{ regfile_or_addr_instance(child_node) | indent }}
        {% endfor %}

    # properties for Register and RegisterFiles
    {%- for child_node in node.children(unroll=False) %}
        {%- if isinstance(child_node, systemrdlRegNode) or isinstance(child_node, systemrdlRegfileNode) %}
    @property
    {%- if isinstance(child_node, systemrdlRegNode) -%}
    {%- set property_name = safe_node_name(child_node) -%}
    {%- elif isinstance(child_node, systemrdlRegfileNode) -%}
    {%- set property_name = safe_node_name(child_node) -%}
    {% else %}
    {{ raise_template_error('unexpected type') }}
    {%- endif %}
    def {{property_name}}(self) -> {% if child_node.is_array -%}{{get_fully_qualified_type_name(child_node)}}_array_cls{% else %}{{get_fully_qualified_type_name(child_node)}}_cls{%- endif -%}:
        """
        Property to access {{child_node.inst_name}} {% if child_node.is_array -%}array{% endif %}

        {{get_table_block(child_node) | indent(8)}}
        """
        return self.__{{child_node.inst_name}}
        {%- endif %}
    {% endfor %}

    @property
    def systemrdl_python_child_name_map(self) -> Dict[str, str]:
        """
        In some cases systemRDL names need to be converted make them python safe, this dictionary
        is used to map the original systemRDL names to the names of the python attributes of this
        class

        Returns: dictionary whose key is the systemRDL names and value it the property name
        """
        return {
            {%- for child_node in node.children(unroll=False) -%}
            {%- if isinstance(child_node, systemrdlRegNode) -%}
            '{{child_node.inst_name}}':'{{safe_node_name(child_node)}}',
            {%- elif isinstance(child_node, systemrdlRegfileNode) -%}
            '{{child_node.inst_name}}':'{{safe_node_name(child_node)}}',
            {% else %}
            {{ raise_template_error('unexpected type') }}
            {%- endif %}
            {%- endfor %}
            }

    {{ child_register_getter(node) }}
    {{ child_getter(node, "get_sections",  "RegFile", systemrdlRegfileNode) }}

     {%- if node.is_array %}
class {{get_fully_qualified_type_name(node)}}_array_cls(RegFileArray):
    """
    Class to represent a regfile array in the register model
    """
    __slots__: List[str] = []

    def __init__(self, logger_handle: str, inst_name: str,
                 parent: Union[AddressMap, RegFile],
                 address: int,
                 length: int,
                 stride: int,
                 callbacks: CallbackSet):

        elements = tuple([{{get_fully_qualified_type_name(node)}}_cls(callbacks=callbacks,address=address+(index * stride),
                          logger_handle=f'{logger_handle}.{inst_name}[{index:d}]',
                          inst_name=f'{inst_name}[{index:d}]', parent=parent) for index in range(length)])

        super().__init__(logger_handle=logger_handle, inst_name=inst_name,
                         parent=parent, elements=elements)

    def __getitem__(self, item) -> Union[{{get_fully_qualified_type_name(node)}}_cls, Tuple[{{get_fully_qualified_type_name(node)}}_cls, ...]]:
        # this cast is OK because an explict typing check was done in the __init__
        return cast(Union[{{get_fully_qualified_type_name(node)}}_cls, Tuple[{{get_fully_qualified_type_name(node)}}_cls, ...]], super().__getitem__(item))
    {%- endif %}
{%- endmacro %}

{%- macro addrmap_class(node) %}
class {{get_fully_qualified_type_name(node)}}_cls(AddressMap):
    """
    Class to represent a address map in the register model

    {{get_table_block(node) | indent}}
    """

    __slots__ : List[str] = [{%- for child_node in node.children(unroll=False) -%}{%- if isinstance(child_node, systemrdlRegNode) or isinstance(child_node, systemrdlRegfileNode) or isinstance(child_node, systemrdlAddrmapNode) or isinstance(child_node, systemrdlMemNode) -%}'__{{child_node.inst_name}}'{% if not loop.last %}, {% endif %}{% endif %}{%- endfor %}]

    def __init__(self,
                 callbacks: CallbackSet,
                 address:int {%- if node == top_node -%}={{top_node.absolute_address}}{%- endif -%},
                 logger_handle:str {%- if node == top_node -%}='reg_model.{{top_node.get_path()}}'{%- endif -%},
                 inst_name{%- if node == top_node -%}='{{node.inst_name}}'{%- endif -%},
                 parent:Optional[AddressMap]=None):

        super().__init__(callbacks=callbacks,
                         address=address,
                         logger_handle=logger_handle,
                         inst_name=inst_name,
                         parent=parent)

        {% for child_node in node.children(unroll=False) -%}
            {{ regfile_or_addr_instance(child_node) | indent }}
        {% endfor %}

        {%- for child_node in node.children(unroll=False) -%}
            {%- if isinstance(child_node, systemrdlRegNode) or isinstance(child_node, systemrdlRegfileNode) or isinstance(child_node, systemrdlAddrmapNode) or isinstance(child_node, systemrdlMemNode) %}
    @property
    {%- if isinstance(child_node, systemrdlRegNode) -%}
    {%- set property_name = safe_node_name(child_node) -%}
    {%- elif isinstance(child_node, systemrdlRegfileNode) -%}
    {%- set property_name = safe_node_name(child_node) -%}
    {%- elif isinstance(child_node, systemrdlAddrmapNode) -%}
    {%- set property_name = safe_node_name(child_node) -%}
    {%- elif isinstance(child_node, systemrdlMemNode) %}
    {%- set property_name = safe_node_name(child_node) -%}
    {% else %}
    {{ raise_template_error('unexpected type') }}
    {%- endif %}
    def {{property_name}}(self) -> {% if child_node.is_array -%}{{get_fully_qualified_type_name(child_node)}}_array_cls{% else %}{{get_fully_qualified_type_name(child_node)}}_cls{%- endif -%}:
        """
        Property to access {{child_node.inst_name}} {% if child_node.is_array -%}array{% endif %}

        {{get_table_block(child_node) | indent(8)}}
        """
        return self.__{{child_node.inst_name}}
            {%- endif %}
        {% endfor %}

    @property
    def systemrdl_python_child_name_map(self) -> Dict[str, str]:
        """
        In some cases systemRDL names need to be converted make them python safe, this dictionary
        is used to map the original systemRDL names to the names of the python attributes of this
        class

        Returns: dictionary whose key is the systemRDL names and value it the property name
        """
        return {
            {%- for child_node in node.children(unroll=False) -%}
            {%- if isinstance(child_node, systemrdlRegNode) -%}
            '{{child_node.inst_name}}':'{{safe_node_name(child_node)}}',
            {%- elif isinstance(child_node, systemrdlRegfileNode) -%}
            '{{child_node.inst_name}}':'{{safe_node_name(child_node)}}',
            {%- elif isinstance(child_node, systemrdlAddrmapNode) -%}
            '{{child_node.inst_name}}':'{{safe_node_name(child_node)}}',
            {%- elif isinstance(child_node, systemrdlMemNode) %}
            '{{child_node.inst_name}}':'{{safe_node_name(child_node)}}',
            {% else %}
            {{ raise_template_error('unexpected type') }}
            {%- endif %}
            {%- endfor %}
            }

    {{ child_register_getter(node) }}
    {{ child_getter(node, "get_memories",    "Memory",     systemrdlMemNode) }}
    {{ child_getter(node, "get_sections", "Union[AddressMap, RegFile]", (systemrdlAddrmapNode, systemrdlRegfileNode)) }}

    {%- if node.is_array %}
class {{get_fully_qualified_type_name(node)}}_array_cls(AddressMapArray):
    """
    Class to represent a addrmap array in the register model
    """
    __slots__: List[str] = []

    def __init__(self, logger_handle: str, inst_name: str,
                 parent: AddressMap,
                 address: int,
                 length: int,
                 stride: int,
                 callbacks: CallbackSet):

        elements = tuple([{{get_fully_qualified_type_name(node)}}_cls(callbacks=callbacks,address=address+(index * stride),
                          logger_handle=f'{logger_handle}.{inst_name}[{index:d}]',
                          inst_name=f'{inst_name}[{index:d}]', parent=parent) for index in range(length)])

        super().__init__(logger_handle=logger_handle, inst_name=inst_name,
                         parent=parent, elements=elements)

    def __getitem__(self, item) -> Union[{{get_fully_qualified_type_name(node)}}_cls, Tuple[{{get_fully_qualified_type_name(node)}}_cls, ...]]:
        # this cast is OK because an explict typing check was done in the __init__
        return cast(Union[{{get_fully_qualified_type_name(node)}}_cls, Tuple[{{get_fully_qualified_type_name(node)}}_cls, ...]], super().__getitem__(item))
    {%- endif %}
{%- endmacro %}

{%- macro child_getter(node, getter_name, child_type, child_rdltype) %}
    def {{getter_name}}(self, unroll=False) -> Iterator[Union[{{child_type}},Tuple[{{child_type}},...]]]:
        """
        generator that produces all the {{child_type}} children of this node
        """
        {% for child_node in node.children(unroll=False) -%}
            {%- if isinstance(child_node, child_rdltype) %}

                {%- if isinstance(child_node, systemrdlRegNode) -%}
                {%- set property_name = safe_node_name(child_node) -%}
                {%- elif isinstance(child_node, systemrdlRegfileNode) -%}
                {%- set property_name = safe_node_name(child_node) -%}
                {%- elif isinstance(child_node, systemrdlAddrmapNode) -%}
                {%- set property_name = safe_node_name(child_node) -%}
                {%- elif isinstance(child_node, systemrdlMemNode) %}
                {%- set property_name = safe_node_name(child_node) -%}
                {% else %}
                {{ raise_template_error('unexpected type') }}
                {%- endif %}


                {% if child_node.is_array %}
        if unroll:
            for child in self.{{property_name}}:
                yield cast({{child_type}}, child)
        else:
            yield cast(Tuple[{{child_type}},...], self.{{property_name}})
                 {% else %}
        yield cast({{child_type}}, self.{{property_name}})
                {%- endif %}
            {%- endif -%}
        {% endfor %}

        # Empty generator in case there are no children of this type
        if False: yield
{%- endmacro %}




{% if uses_enum %}
# root level enum definitions
{%- for enum_needed in get_dependent_enum(top_node.parent) %}
@unique
class {{get_fully_qualified_enum_type(enum_needed, top_node.parent)}}_enumcls(IntEnum):

    {% for value_of_enum_needed in enum_needed -%}
    {{ value_of_enum_needed.name.upper() }} = {{ value_of_enum_needed.value }}  {%- if value_of_enum_needed.rdl_desc is not none -%}# {{ value_of_enum_needed.rdl_desc }} {%- endif %}
    {% endfor %}
{% endfor -%}
{% endif %}


# regfile, register and field definitions
{%- for node in get_dependent_component(top_node.parent) -%}
    {% if isinstance(node, systemrdlRegNode) %}
        {{ register_class(node)  }}
    {% elif isinstance(node, systemrdlRegfileNode) %}
        {{ regfile_class(node) }}
    {% elif isinstance(node, systemrdlAddrmapNode) %}
        {{ addrmap_class(node) }}
    {% elif isinstance(node, systemrdlFieldNode) %}
        {{ field_class(node)  }}
    {% elif isinstance(node, systemrdlMemNode) %}
        {{ memory_class(node)  }}
    {% endif %}
{% endfor %}


if __name__ == '__main__':
    # dummy functions to demonstrate the class
    def read_addr_space(addr: int, width: int, accesswidth: int) -> int:
        """
        Callback to simulate the operation of the package, everytime the read is called, it will
        request the user input the value to be read back.

        Args:
            addr: Address to write to
            width: Width of the register in bits
            accesswidth: Minimum access width of the register in bits

        Returns:
            value inputted by the used
        """
        assert isinstance(addr, int)
        assert isinstance(width, int)
        assert isinstance(accesswidth, int)
        return int(input('value to read from address:0x%X'%addr))

    def write_addr_space(addr: int, width: int, accesswidth: int, data: int) -> None:
        """
        Callback to simulate the operation of the package, everytime the read is called, it will
        request the user input the value to be read back.

        Args:
            addr: Address to write to
            width: Width of the register in bits
            accesswidth: Minimum access width of the register in bits
            data: value to be written to the register

        Returns:
            None
        """
        assert isinstance(addr, int)
        assert isinstance(width, int)
        assert isinstance(accesswidth, int)
        assert isinstance(data, int)
        print('write data:0x%X to address:0x%X'%(data, addr))

    # create an instance of the class
    {{top_node.inst_name}} = {{get_fully_qualified_type_name(top_node)}}_cls(callbacks = CallbackSet(read_callback=read_addr_space,
                                                                                                     write_callback=write_addr_space))
