[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ClockingBlock/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ClockingBlock/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<98> s<97> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<11> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<11> s<10> l<1:8> el<1:11>
n<> u<4> t<PortDir_Inp> p<7> s<6> l<2:2> el<2:7>
n<> u<5> t<Data_type_or_implicit> p<6> l<2:8> el<2:8>
n<> u<6> t<Net_port_type> p<7> c<5> l<2:8> el<2:8>
n<> u<7> t<Net_port_header> p<9> c<4> s<8> l<2:2> el<2:7>
n<clk> u<8> t<StringConst> p<9> l<2:8> el<2:11>
n<> u<9> t<Ansi_port_declaration> p<10> c<7> l<2:2> el<2:11>
n<> u<10> t<List_of_port_declarations> p<11> c<9> l<1:12> el<3:2>
n<> u<11> t<Module_ansi_header> p<95> c<2> s<34> l<1:1> el<3:3>
n<> u<12> t<Edge_Posedge> p<17> s<16> l<5:22> el<5:29>
n<clk> u<13> t<StringConst> p<14> l<5:30> el<5:33>
n<> u<14> t<Primary_literal> p<15> c<13> l<5:30> el<5:33>
n<> u<15> t<Primary> p<16> c<14> l<5:30> el<5:33>
n<> u<16> t<Expression> p<17> c<15> l<5:30> el<5:33>
n<> u<17> t<Event_expression> p<18> c<12> l<5:22> el<5:33>
n<> u<18> t<Clocking_event> p<30> c<17> s<27> l<5:20> el<5:34>
n<step> u<19> t<StringConst> p<20> l<6:21> el<6:25>
n<> u<20> t<Name_of_instance> p<21> c<19> l<6:21> el<6:25>
n<#1> u<21> t<IntConst> p<22> c<20> l<6:19> el<6:25>
n<> u<22> t<Delay_control> p<23> c<21> l<6:19> el<6:25>
n<> u<23> t<Clocking_skew> p<26> c<22> s<25> l<6:19> el<6:25>
n<> u<24> t<Edge_Negedge> p<25> l<6:33> el<6:40>
n<> u<25> t<Clocking_skew> p<26> c<24> l<6:33> el<6:40>
n<> u<26> t<DefaultSkew_IntputOutput> p<27> c<23> l<6:13> el<6:40>
n<> u<27> t<Clocking_item> p<30> c<26> s<29> l<6:5> el<6:41>
n<> u<28> t<Default> p<30> s<18> l<5:3> el<5:10>
n<> u<29> t<Endclocking> p<30> l<7:3> el<7:14>
n<> u<30> t<Clocking_declaration> p<31> c<28> l<5:3> el<7:14>
n<> u<31> t<Module_or_generate_item_declaration> p<32> c<30> l<5:3> el<7:14>
n<> u<32> t<Module_common_item> p<33> c<31> l<5:3> el<7:14>
n<> u<33> t<Module_or_generate_item> p<34> c<32> l<5:3> el<7:14>
n<> u<34> t<Non_port_module_item> p<95> c<33> s<49> l<5:3> el<7:14>
n<cb> u<35> t<StringConst> p<45> s<42> l<9:19> el<9:21>
n<> u<36> t<Edge_Posedge> p<41> s<40> l<9:24> el<9:31>
n<clk> u<37> t<StringConst> p<38> l<9:32> el<9:35>
n<> u<38> t<Primary_literal> p<39> c<37> l<9:32> el<9:35>
n<> u<39> t<Primary> p<40> c<38> l<9:32> el<9:35>
n<> u<40> t<Expression> p<41> c<39> l<9:32> el<9:35>
n<> u<41> t<Event_expression> p<42> c<36> l<9:24> el<9:35>
n<> u<42> t<Clocking_event> p<45> c<41> s<44> l<9:22> el<9:36>
n<> u<43> t<Global> p<45> s<35> l<9:3> el<9:9>
n<> u<44> t<Endclocking> p<45> l<9:38> el<9:49>
n<> u<45> t<Clocking_declaration> p<46> c<43> l<9:3> el<9:49>
n<> u<46> t<Module_or_generate_item_declaration> p<47> c<45> l<9:3> el<9:49>
n<> u<47> t<Module_common_item> p<48> c<46> l<9:3> el<9:49>
n<> u<48> t<Module_or_generate_item> p<49> c<47> l<9:3> el<9:49>
n<> u<49> t<Non_port_module_item> p<95> c<48> s<93> l<9:3> el<9:49>
n<cb1> u<50> t<StringConst> p<89> s<57> l<11:12> el<11:15>
n<> u<51> t<Edge_Posedge> p<56> s<55> l<11:18> el<11:25>
n<clk> u<52> t<StringConst> p<53> l<11:26> el<11:29>
n<> u<53> t<Primary_literal> p<54> c<52> l<11:26> el<11:29>
n<> u<54> t<Primary> p<55> c<53> l<11:26> el<11:29>
n<> u<55> t<Expression> p<56> c<54> l<11:26> el<11:29>
n<> u<56> t<Event_expression> p<57> c<51> l<11:18> el<11:29>
n<> u<57> t<Clocking_event> p<89> c<56> s<65> l<11:16> el<11:30>
n<#1> u<58> t<IntConst> p<59> l<12:19> el<12:21>
n<> u<59> t<Delay_control> p<60> c<58> l<12:19> el<12:21>
n<> u<60> t<Clocking_skew> p<64> c<59> s<63> l<12:19> el<12:21>
n<#2> u<61> t<IntConst> p<62> l<12:29> el<12:31>
n<> u<62> t<Delay_control> p<63> c<61> l<12:29> el<12:31>
n<> u<63> t<Clocking_skew> p<64> c<62> l<12:29> el<12:31>
n<> u<64> t<DefaultSkew_IntputOutput> p<65> c<60> l<12:13> el<12:31>
n<> u<65> t<Clocking_item> p<89> c<64> s<73> l<12:5> el<12:32>
n<#1> u<66> t<IntConst> p<67> l<13:11> el<13:13>
n<> u<67> t<Delay_control> p<68> c<66> l<13:11> el<13:13>
n<> u<68> t<Clocking_skew> p<69> c<67> l<13:11> el<13:13>
n<> u<69> t<ClockingDir_Input> p<73> c<68> s<72> l<13:5> el<13:13>
n<from_Dut> u<70> t<StringConst> p<71> l<13:14> el<13:22>
n<> u<71> t<Clocking_decl_assign> p<72> c<70> l<13:14> el<13:22>
n<> u<72> t<List_of_clocking_decl_assign> p<73> c<71> l<13:14> el<13:22>
n<> u<73> t<Clocking_item> p<89> c<69> s<87> l<13:5> el<13:23>
n<> u<74> t<Edge_Posedge> p<75> l<14:12> el<14:19>
n<> u<75> t<Clocking_skew> p<76> c<74> l<14:12> el<14:19>
n<> u<76> t<ClockingDir_Output> p<87> c<75> s<86> l<14:5> el<14:19>
n<to_Dut> u<77> t<StringConst> p<85> s<84> l<14:20> el<14:26>
n<top> u<78> t<StringConst> p<82> s<79> l<14:29> el<14:32>
n<to> u<79> t<StringConst> p<82> s<81> l<14:33> el<14:35>
n<> u<80> t<Bit_select> p<81> l<14:35> el<14:35>
n<> u<81> t<Select> p<82> c<80> l<14:35> el<14:35>
n<> u<82> t<Complex_func_call> p<83> c<78> l<14:29> el<14:35>
n<> u<83> t<Primary> p<84> c<82> l<14:29> el<14:35>
n<> u<84> t<Expression> p<85> c<83> l<14:29> el<14:35>
n<> u<85> t<Clocking_decl_assign> p<86> c<77> l<14:20> el<14:35>
n<> u<86> t<List_of_clocking_decl_assign> p<87> c<85> l<14:20> el<14:35>
n<> u<87> t<Clocking_item> p<89> c<76> s<88> l<14:5> el<14:36>
n<> u<88> t<Endclocking> p<89> l<15:3> el<15:14>
n<> u<89> t<Clocking_declaration> p<90> c<50> l<11:3> el<15:14>
n<> u<90> t<Module_or_generate_item_declaration> p<91> c<89> l<11:3> el<15:14>
n<> u<91> t<Module_common_item> p<92> c<90> l<11:3> el<15:14>
n<> u<92> t<Module_or_generate_item> p<93> c<91> l<11:3> el<15:14>
n<> u<93> t<Non_port_module_item> p<95> c<92> s<94> l<11:3> el<15:14>
n<> u<94> t<Endmodule> p<95> l<17:1> el<17:10>
n<> u<95> t<Module_declaration> p<96> c<11> l<1:1> el<17:10>
n<> u<96> t<Description> p<97> c<95> l<1:1> el<17:10>
n<> u<97> t<Source_text> p<98> c<96> l<1:1> el<17:10>
n<> u<98> t<Top_level_rule> c<1> l<1:1> el<19:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ClockingBlock/dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/ClockingBlock/dut.sv:1:1: Compile module "work@top".

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ClockingBlock/builtin.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<249> s<248> f<0> l<1:3> el<1:3>
n<mailbox> u<2> t<StringConst> p<102> s<16> f<0> l<1:9> el<1:16>
n<> u<3> t<IntegerAtomType_Int> p<4> f<0> l<3:19> el<3:22>
n<> u<4> t<Data_type> p<5> c<3> f<0> l<3:19> el<3:22>
n<> u<5> t<Data_type_or_implicit> p<11> c<4> s<6> f<0> l<3:19> el<3:22>
n<bound> u<6> t<StringConst> p<11> s<10> f<0> l<3:23> el<3:28>
n<0> u<7> t<IntConst> p<8> f<0> l<3:31> el<3:32>
n<> u<8> t<Primary_literal> p<9> c<7> f<0> l<3:31> el<3:32>
n<> u<9> t<Primary> p<10> c<8> f<0> l<3:31> el<3:32>
n<> u<10> t<Expression> p<11> c<9> f<0> l<3:31> el<3:32>
n<> u<11> t<Tf_port_item> p<12> c<5> f<0> l<3:19> el<3:32>
n<> u<12> t<Tf_port_list> p<14> c<11> s<13> f<0> l<3:19> el<3:32>
n<> u<13> t<Endfunction> p<14> f<0> l<4:5> el<4:16>
n<> u<14> t<Class_constructor_declaration> p<15> c<12> f<0> l<3:5> el<4:16>
n<> u<15> t<Class_method> p<16> c<14> f<0> l<3:5> el<4:16>
n<> u<16> t<Class_item> p<102> c<15> s<26> f<0> l<3:5> el<4:16>
n<> u<17> t<IntegerAtomType_Int> p<18> f<0> l<6:14> el<6:17>
n<> u<18> t<Data_type> p<19> c<17> f<0> l<6:14> el<6:17>
n<> u<19> t<Function_data_type> p<20> c<18> f<0> l<6:14> el<6:17>
n<> u<20> t<Function_data_type_or_implicit> p<23> c<19> s<21> f<0> l<6:14> el<6:17>
n<num> u<21> t<StringConst> p<23> s<22> f<0> l<6:18> el<6:21>
n<> u<22> t<Endfunction> p<23> f<0> l<7:5> el<7:16>
n<> u<23> t<Function_body_declaration> p<24> c<20> f<0> l<6:14> el<7:16>
n<> u<24> t<Function_declaration> p<25> c<23> f<0> l<6:5> el<7:16>
n<> u<25> t<Class_method> p<26> c<24> f<0> l<6:5> el<7:16>
n<> u<26> t<Class_item> p<102> c<25> s<36> f<0> l<6:5> el<7:16>
n<put> u<27> t<StringConst> p<33> s<31> f<0> l<9:10> el<9:13>
n<> u<28> t<Data_type_or_implicit> p<30> s<29> f<0> l<9:15> el<9:15>
n<message> u<29> t<StringConst> p<30> f<0> l<9:15> el<9:22>
n<> u<30> t<Tf_port_item> p<31> c<28> f<0> l<9:15> el<9:22>
n<> u<31> t<Tf_port_list> p<33> c<30> s<32> f<0> l<9:15> el<9:22>
n<> u<32> t<Endtask> p<33> f<0> l<10:5> el<10:12>
n<> u<33> t<Task_body_declaration> p<34> c<27> f<0> l<9:10> el<10:12>
n<> u<34> t<Task_declaration> p<35> c<33> f<0> l<9:5> el<10:12>
n<> u<35> t<Class_method> p<36> c<34> f<0> l<9:5> el<10:12>
n<> u<36> t<Class_item> p<102> c<35> s<47> f<0> l<9:5> el<10:12>
n<> u<37> t<Function_data_type_or_implicit> p<44> s<38> f<0> l<12:14> el<12:14>
n<try_put> u<38> t<StringConst> p<44> s<42> f<0> l<12:14> el<12:21>
n<> u<39> t<Data_type_or_implicit> p<41> s<40> f<0> l<12:23> el<12:23>
n<message> u<40> t<StringConst> p<41> f<0> l<12:23> el<12:30>
n<> u<41> t<Tf_port_item> p<42> c<39> f<0> l<12:23> el<12:30>
n<> u<42> t<Tf_port_list> p<44> c<41> s<43> f<0> l<12:23> el<12:30>
n<> u<43> t<Endfunction> p<44> f<0> l<13:5> el<13:16>
n<> u<44> t<Function_body_declaration> p<45> c<37> f<0> l<12:14> el<13:16>
n<> u<45> t<Function_declaration> p<46> c<44> f<0> l<12:5> el<13:16>
n<> u<46> t<Class_method> p<47> c<45> f<0> l<12:5> el<13:16>
n<> u<47> t<Class_item> p<102> c<46> s<58> f<0> l<12:5> el<13:16>
n<get> u<48> t<StringConst> p<55> s<53> f<0> l<15:10> el<15:13>
n<> u<49> t<TfPortDir_Ref> p<52> s<50> f<0> l<15:15> el<15:18>
n<> u<50> t<Data_type_or_implicit> p<52> s<51> f<0> l<15:19> el<15:19>
n<message> u<51> t<StringConst> p<52> f<0> l<15:19> el<15:26>
n<> u<52> t<Tf_port_item> p<53> c<49> f<0> l<15:15> el<15:26>
n<> u<53> t<Tf_port_list> p<55> c<52> s<54> f<0> l<15:15> el<15:26>
n<> u<54> t<Endtask> p<55> f<0> l<16:5> el<16:12>
n<> u<55> t<Task_body_declaration> p<56> c<48> f<0> l<15:10> el<16:12>
n<> u<56> t<Task_declaration> p<57> c<55> f<0> l<15:5> el<16:12>
n<> u<57> t<Class_method> p<58> c<56> f<0> l<15:5> el<16:12>
n<> u<58> t<Class_item> p<102> c<57> s<73> f<0> l<15:5> el<16:12>
n<> u<59> t<IntegerAtomType_Int> p<60> f<0> l<18:14> el<18:17>
n<> u<60> t<Data_type> p<61> c<59> f<0> l<18:14> el<18:17>
n<> u<61> t<Function_data_type> p<62> c<60> f<0> l<18:14> el<18:17>
n<> u<62> t<Function_data_type_or_implicit> p<70> c<61> s<63> f<0> l<18:14> el<18:17>
n<try_get> u<63> t<StringConst> p<70> s<68> f<0> l<18:18> el<18:25>
n<> u<64> t<TfPortDir_Ref> p<67> s<65> f<0> l<18:27> el<18:30>
n<> u<65> t<Data_type_or_implicit> p<67> s<66> f<0> l<18:31> el<18:31>
n<message> u<66> t<StringConst> p<67> f<0> l<18:31> el<18:38>
n<> u<67> t<Tf_port_item> p<68> c<64> f<0> l<18:27> el<18:38>
n<> u<68> t<Tf_port_list> p<70> c<67> s<69> f<0> l<18:27> el<18:38>
n<> u<69> t<Endfunction> p<70> f<0> l<19:5> el<19:16>
n<> u<70> t<Function_body_declaration> p<71> c<62> f<0> l<18:14> el<19:16>
n<> u<71> t<Function_declaration> p<72> c<70> f<0> l<18:5> el<19:16>
n<> u<72> t<Class_method> p<73> c<71> f<0> l<18:5> el<19:16>
n<> u<73> t<Class_item> p<102> c<72> s<84> f<0> l<18:5> el<19:16>
n<peek> u<74> t<StringConst> p<81> s<79> f<0> l<21:10> el<21:14>
n<> u<75> t<TfPortDir_Ref> p<78> s<76> f<0> l<21:16> el<21:19>
n<> u<76> t<Data_type_or_implicit> p<78> s<77> f<0> l<21:20> el<21:20>
n<message> u<77> t<StringConst> p<78> f<0> l<21:20> el<21:27>
n<> u<78> t<Tf_port_item> p<79> c<75> f<0> l<21:16> el<21:27>
n<> u<79> t<Tf_port_list> p<81> c<78> s<80> f<0> l<21:16> el<21:27>
n<> u<80> t<Endtask> p<81> f<0> l<22:5> el<22:12>
n<> u<81> t<Task_body_declaration> p<82> c<74> f<0> l<21:10> el<22:12>
n<> u<82> t<Task_declaration> p<83> c<81> f<0> l<21:5> el<22:12>
n<> u<83> t<Class_method> p<84> c<82> f<0> l<21:5> el<22:12>
n<> u<84> t<Class_item> p<102> c<83> s<99> f<0> l<21:5> el<22:12>
n<> u<85> t<IntegerAtomType_Int> p<86> f<0> l<24:14> el<24:17>
n<> u<86> t<Data_type> p<87> c<85> f<0> l<24:14> el<24:17>
n<> u<87> t<Function_data_type> p<88> c<86> f<0> l<24:14> el<24:17>
n<> u<88> t<Function_data_type_or_implicit> p<96> c<87> s<89> f<0> l<24:14> el<24:17>
n<try_peek> u<89> t<StringConst> p<96> s<94> f<0> l<24:18> el<24:26>
n<> u<90> t<TfPortDir_Ref> p<93> s<91> f<0> l<24:27> el<24:30>
n<> u<91> t<Data_type_or_implicit> p<93> s<92> f<0> l<24:31> el<24:31>
n<message> u<92> t<StringConst> p<93> f<0> l<24:31> el<24:38>
n<> u<93> t<Tf_port_item> p<94> c<90> f<0> l<24:27> el<24:38>
n<> u<94> t<Tf_port_list> p<96> c<93> s<95> f<0> l<24:27> el<24:38>
n<> u<95> t<Endfunction> p<96> f<0> l<25:5> el<25:16>
n<> u<96> t<Function_body_declaration> p<97> c<88> f<0> l<24:14> el<25:16>
n<> u<97> t<Function_declaration> p<98> c<96> f<0> l<24:5> el<25:16>
n<> u<98> t<Class_method> p<99> c<97> f<0> l<24:5> el<25:16>
n<> u<99> t<Class_item> p<102> c<98> s<101> f<0> l<24:5> el<25:16>
n<> u<100> t<Class> p<102> s<2> f<0> l<1:3> el<1:8>
n<> u<101> t<Endclass> p<102> f<0> l<27:3> el<27:11>
n<> u<102> t<Class_declaration> p<103> c<100> f<0> l<1:3> el<27:11>
n<> u<103> t<Package_or_generate_item_declaration> p<104> c<102> f<0> l<1:3> el<27:11>
n<> u<104> t<Package_item> p<105> c<103> f<0> l<1:3> el<27:11>
n<> u<105> t<Description> p<248> c<104> s<174> f<0> l<1:3> el<27:11>
n<process> u<106> t<StringConst> p<171> s<122> f<0> l<30:9> el<30:16>
n<FINISHED> u<107> t<StringConst> p<108> f<0> l<32:20> el<32:28>
n<> u<108> t<Enum_name_declaration> p<117> c<107> s<110> f<0> l<32:20> el<32:28>
n<RUNNING> u<109> t<StringConst> p<110> f<0> l<32:30> el<32:37>
n<> u<110> t<Enum_name_declaration> p<117> c<109> s<112> f<0> l<32:30> el<32:37>
n<WAITING> u<111> t<StringConst> p<112> f<0> l<32:39> el<32:46>
n<> u<112> t<Enum_name_declaration> p<117> c<111> s<114> f<0> l<32:39> el<32:46>
n<SUSPENDED> u<113> t<StringConst> p<114> f<0> l<32:48> el<32:57>
n<> u<114> t<Enum_name_declaration> p<117> c<113> s<116> f<0> l<32:48> el<32:57>
n<KILLED> u<115> t<StringConst> p<116> f<0> l<32:59> el<32:65>
n<> u<116> t<Enum_name_declaration> p<117> c<115> f<0> l<32:59> el<32:65>
n<> u<117> t<Data_type> p<119> c<108> s<118> f<0> l<32:13> el<32:67>
n<state> u<118> t<StringConst> p<119> f<0> l<32:68> el<32:73>
n<> u<119> t<Type_declaration> p<120> c<117> f<0> l<32:5> el<32:74>
n<> u<120> t<Data_declaration> p<121> c<119> f<0> l<32:5> el<32:74>
n<> u<121> t<Class_property> p<122> c<120> f<0> l<32:5> el<32:74>
n<> u<122> t<Class_item> p<171> c<121> s<134> f<0> l<32:5> el<32:74>
n<> u<123> t<ClassItemQualifier_Static> p<124> f<0> l<34:5> el<34:11>
n<> u<124> t<MethodQualifier_ClassItem> p<133> c<123> s<132> f<0> l<34:5> el<34:11>
n<process> u<125> t<StringConst> p<126> f<0> l<34:21> el<34:28>
n<> u<126> t<Data_type> p<127> c<125> f<0> l<34:21> el<34:28>
n<> u<127> t<Function_data_type> p<128> c<126> f<0> l<34:21> el<34:28>
n<> u<128> t<Function_data_type_or_implicit> p<131> c<127> s<129> f<0> l<34:21> el<34:28>
n<self> u<129> t<StringConst> p<131> s<130> f<0> l<34:29> el<34:33>
n<> u<130> t<Endfunction> p<131> f<0> l<35:5> el<35:16>
n<> u<131> t<Function_body_declaration> p<132> c<128> f<0> l<34:21> el<35:16>
n<> u<132> t<Function_declaration> p<133> c<131> f<0> l<34:12> el<35:16>
n<> u<133> t<Class_method> p<134> c<124> f<0> l<34:5> el<35:16>
n<> u<134> t<Class_item> p<171> c<133> s<144> f<0> l<34:5> el<35:16>
n<state> u<135> t<StringConst> p<136> f<0> l<37:14> el<37:19>
n<> u<136> t<Data_type> p<137> c<135> f<0> l<37:14> el<37:19>
n<> u<137> t<Function_data_type> p<138> c<136> f<0> l<37:14> el<37:19>
n<> u<138> t<Function_data_type_or_implicit> p<141> c<137> s<139> f<0> l<37:14> el<37:19>
n<status> u<139> t<StringConst> p<141> s<140> f<0> l<37:20> el<37:26>
n<> u<140> t<Endfunction> p<141> f<0> l<38:5> el<38:16>
n<> u<141> t<Function_body_declaration> p<142> c<138> f<0> l<37:14> el<38:16>
n<> u<142> t<Function_declaration> p<143> c<141> f<0> l<37:5> el<38:16>
n<> u<143> t<Class_method> p<144> c<142> f<0> l<37:5> el<38:16>
n<> u<144> t<Class_item> p<171> c<143> s<150> f<0> l<37:5> el<38:16>
n<kill> u<145> t<StringConst> p<147> s<146> f<0> l<40:10> el<40:14>
n<> u<146> t<Endtask> p<147> f<0> l<41:5> el<41:12>
n<> u<147> t<Task_body_declaration> p<148> c<145> f<0> l<40:10> el<41:12>
n<> u<148> t<Task_declaration> p<149> c<147> f<0> l<40:5> el<41:12>
n<> u<149> t<Class_method> p<150> c<148> f<0> l<40:5> el<41:12>
n<> u<150> t<Class_item> p<171> c<149> s<156> f<0> l<40:5> el<41:12>
n<await> u<151> t<StringConst> p<153> s<152> f<0> l<43:10> el<43:15>
n<> u<152> t<Endtask> p<153> f<0> l<44:5> el<44:12>
n<> u<153> t<Task_body_declaration> p<154> c<151> f<0> l<43:10> el<44:12>
n<> u<154> t<Task_declaration> p<155> c<153> f<0> l<43:5> el<44:12>
n<> u<155> t<Class_method> p<156> c<154> f<0> l<43:5> el<44:12>
n<> u<156> t<Class_item> p<171> c<155> s<162> f<0> l<43:5> el<44:12>
n<suspend> u<157> t<StringConst> p<159> s<158> f<0> l<46:10> el<46:17>
n<> u<158> t<Endtask> p<159> f<0> l<47:5> el<47:12>
n<> u<159> t<Task_body_declaration> p<160> c<157> f<0> l<46:10> el<47:12>
n<> u<160> t<Task_declaration> p<161> c<159> f<0> l<46:5> el<47:12>
n<> u<161> t<Class_method> p<162> c<160> f<0> l<46:5> el<47:12>
n<> u<162> t<Class_item> p<171> c<161> s<168> f<0> l<46:5> el<47:12>
n<resume> u<163> t<StringConst> p<165> s<164> f<0> l<49:10> el<49:16>
n<> u<164> t<Endtask> p<165> f<0> l<50:5> el<50:12>
n<> u<165> t<Task_body_declaration> p<166> c<163> f<0> l<49:10> el<50:12>
n<> u<166> t<Task_declaration> p<167> c<165> f<0> l<49:5> el<50:12>
n<> u<167> t<Class_method> p<168> c<166> f<0> l<49:5> el<50:12>
n<> u<168> t<Class_item> p<171> c<167> s<170> f<0> l<49:5> el<50:12>
n<> u<169> t<Class> p<171> s<106> f<0> l<30:3> el<30:8>
n<> u<170> t<Endclass> p<171> f<0> l<52:3> el<52:11>
n<> u<171> t<Class_declaration> p<172> c<169> f<0> l<30:3> el<52:11>
n<> u<172> t<Package_or_generate_item_declaration> p<173> c<171> f<0> l<30:3> el<52:11>
n<> u<173> t<Package_item> p<174> c<172> f<0> l<30:3> el<52:11>
n<> u<174> t<Description> p<248> c<173> s<247> f<0> l<30:3> el<52:11>
n<semaphore> u<175> t<StringConst> p<244> s<189> f<0> l<55:9> el<55:18>
n<> u<176> t<IntegerAtomType_Int> p<177> f<0> l<57:18> el<57:21>
n<> u<177> t<Data_type> p<178> c<176> f<0> l<57:18> el<57:21>
n<> u<178> t<Data_type_or_implicit> p<184> c<177> s<179> f<0> l<57:18> el<57:21>
n<keyCount> u<179> t<StringConst> p<184> s<183> f<0> l<57:22> el<57:30>
n<0> u<180> t<IntConst> p<181> f<0> l<57:33> el<57:34>
n<> u<181> t<Primary_literal> p<182> c<180> f<0> l<57:33> el<57:34>
n<> u<182> t<Primary> p<183> c<181> f<0> l<57:33> el<57:34>
n<> u<183> t<Expression> p<184> c<182> f<0> l<57:33> el<57:34>
n<> u<184> t<Tf_port_item> p<185> c<178> f<0> l<57:18> el<57:34>
n<> u<185> t<Tf_port_list> p<187> c<184> s<186> f<0> l<57:18> el<57:34>
n<> u<186> t<Endfunction> p<187> f<0> l<58:5> el<58:16>
n<> u<187> t<Class_constructor_declaration> p<188> c<185> f<0> l<57:5> el<58:16>
n<> u<188> t<Class_method> p<189> c<187> f<0> l<57:5> el<58:16>
n<> u<189> t<Class_item> p<244> c<188> s<205> f<0> l<57:5> el<58:16>
n<put> u<190> t<StringConst> p<202> s<200> f<0> l<60:10> el<60:13>
n<> u<191> t<IntegerAtomType_Int> p<192> f<0> l<60:14> el<60:17>
n<> u<192> t<Data_type> p<193> c<191> f<0> l<60:14> el<60:17>
n<> u<193> t<Data_type_or_implicit> p<199> c<192> s<194> f<0> l<60:14> el<60:17>
n<keyCount> u<194> t<StringConst> p<199> s<198> f<0> l<60:18> el<60:26>
n<1> u<195> t<IntConst> p<196> f<0> l<60:29> el<60:30>
n<> u<196> t<Primary_literal> p<197> c<195> f<0> l<60:29> el<60:30>
n<> u<197> t<Primary> p<198> c<196> f<0> l<60:29> el<60:30>
n<> u<198> t<Expression> p<199> c<197> f<0> l<60:29> el<60:30>
n<> u<199> t<Tf_port_item> p<200> c<193> f<0> l<60:14> el<60:30>
n<> u<200> t<Tf_port_list> p<202> c<199> s<201> f<0> l<60:14> el<60:30>
n<> u<201> t<Endtask> p<202> f<0> l<61:5> el<61:12>
n<> u<202> t<Task_body_declaration> p<203> c<190> f<0> l<60:10> el<61:12>
n<> u<203> t<Task_declaration> p<204> c<202> f<0> l<60:5> el<61:12>
n<> u<204> t<Class_method> p<205> c<203> f<0> l<60:5> el<61:12>
n<> u<205> t<Class_item> p<244> c<204> s<221> f<0> l<60:5> el<61:12>
n<get> u<206> t<StringConst> p<218> s<216> f<0> l<63:10> el<63:13>
n<> u<207> t<IntegerAtomType_Int> p<208> f<0> l<63:14> el<63:17>
n<> u<208> t<Data_type> p<209> c<207> f<0> l<63:14> el<63:17>
n<> u<209> t<Data_type_or_implicit> p<215> c<208> s<210> f<0> l<63:14> el<63:17>
n<keyCount> u<210> t<StringConst> p<215> s<214> f<0> l<63:18> el<63:26>
n<1> u<211> t<IntConst> p<212> f<0> l<63:29> el<63:30>
n<> u<212> t<Primary_literal> p<213> c<211> f<0> l<63:29> el<63:30>
n<> u<213> t<Primary> p<214> c<212> f<0> l<63:29> el<63:30>
n<> u<214> t<Expression> p<215> c<213> f<0> l<63:29> el<63:30>
n<> u<215> t<Tf_port_item> p<216> c<209> f<0> l<63:14> el<63:30>
n<> u<216> t<Tf_port_list> p<218> c<215> s<217> f<0> l<63:14> el<63:30>
n<> u<217> t<Endtask> p<218> f<0> l<64:5> el<64:12>
n<> u<218> t<Task_body_declaration> p<219> c<206> f<0> l<63:10> el<64:12>
n<> u<219> t<Task_declaration> p<220> c<218> f<0> l<63:5> el<64:12>
n<> u<220> t<Class_method> p<221> c<219> f<0> l<63:5> el<64:12>
n<> u<221> t<Class_item> p<244> c<220> s<241> f<0> l<63:5> el<64:12>
n<> u<222> t<IntegerAtomType_Int> p<223> f<0> l<66:14> el<66:17>
n<> u<223> t<Data_type> p<224> c<222> f<0> l<66:14> el<66:17>
n<> u<224> t<Function_data_type> p<225> c<223> f<0> l<66:14> el<66:17>
n<> u<225> t<Function_data_type_or_implicit> p<238> c<224> s<226> f<0> l<66:14> el<66:17>
n<try_get> u<226> t<StringConst> p<238> s<236> f<0> l<66:18> el<66:25>
n<> u<227> t<IntegerAtomType_Int> p<228> f<0> l<66:26> el<66:29>
n<> u<228> t<Data_type> p<229> c<227> f<0> l<66:26> el<66:29>
n<> u<229> t<Data_type_or_implicit> p<235> c<228> s<230> f<0> l<66:26> el<66:29>
n<keyCount> u<230> t<StringConst> p<235> s<234> f<0> l<66:30> el<66:38>
n<1> u<231> t<IntConst> p<232> f<0> l<66:41> el<66:42>
n<> u<232> t<Primary_literal> p<233> c<231> f<0> l<66:41> el<66:42>
n<> u<233> t<Primary> p<234> c<232> f<0> l<66:41> el<66:42>
n<> u<234> t<Expression> p<235> c<233> f<0> l<66:41> el<66:42>
n<> u<235> t<Tf_port_item> p<236> c<229> f<0> l<66:26> el<66:42>
n<> u<236> t<Tf_port_list> p<238> c<235> s<237> f<0> l<66:26> el<66:42>
n<> u<237> t<Endfunction> p<238> f<0> l<67:5> el<67:16>
n<> u<238> t<Function_body_declaration> p<239> c<225> f<0> l<66:14> el<67:16>
n<> u<239> t<Function_declaration> p<240> c<238> f<0> l<66:5> el<67:16>
n<> u<240> t<Class_method> p<241> c<239> f<0> l<66:5> el<67:16>
n<> u<241> t<Class_item> p<244> c<240> s<243> f<0> l<66:5> el<67:16>
n<> u<242> t<Class> p<244> s<175> f<0> l<55:3> el<55:8>
n<> u<243> t<Endclass> p<244> f<0> l<69:3> el<69:11>
n<> u<244> t<Class_declaration> p<245> c<242> f<0> l<55:3> el<69:11>
n<> u<245> t<Package_or_generate_item_declaration> p<246> c<244> f<0> l<55:3> el<69:11>
n<> u<246> t<Package_item> p<247> c<245> f<0> l<55:3> el<69:11>
n<> u<247> t<Description> p<248> c<246> f<0> l<55:3> el<69:11>
n<> u<248> t<Source_text> p<249> c<105> f<0> l<1:3> el<69:11>
n<> u<249> t<Top_level_rule> c<1> f<0> l<1:3> el<71:9>
AST_DEBUG_END
[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/ClockingBlock/dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
class_defn                                             8
class_typespec                                         4
class_var                                              3
clocking_block                                         6
clocking_io_decl                                       4
constant                                               5
delay_control                                          8
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                          6
function                                               9
hier_path                                              2
int_typespec                                           9
int_var                                                4
io_decl                                               11
logic_net                                              2
logic_typespec                                         3
logic_var                                              1
module_inst                                            2
operation                                              6
package                                                2
port                                                   2
ref_obj                                               12
ref_typespec                                          18
task                                                   9
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
class_defn                                             8
class_typespec                                         4
class_var                                              3
clocking_block                                         9
clocking_io_decl                                       6
constant                                               5
delay_control                                         12
design                                                 1
enum_const                                            10
enum_typespec                                          2
enum_var                                               1
event_control                                          9
function                                              18
hier_path                                              3
int_typespec                                           9
int_var                                                4
io_decl                                               22
logic_net                                              2
logic_typespec                                         3
logic_var                                              1
module_inst                                            2
operation                                              9
package                                                2
port                                                   3
ref_obj                                               18
ref_typespec                                          24
task                                                  18
=== UHDM Object Stats End ===
[ERR:UH0725] ${SURELOG_DIR}/tests/ClockingBlock/dut.sv:14:29: Unresolved hierarchical reference "top.to".

[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ClockingBlock/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ClockingBlock/slpp_unit/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ClockingBlock/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::new)
        |vpiParent:
        \_class_var: (work@mailbox::new), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@mailbox::new::bound)
        |vpiParent:
        \_io_decl: (bound), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new::bound
        |vpiActual:
        \_int_typespec: , line:3:19, endln:3:22
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::num)
        |vpiParent:
        \_int_var: (work@mailbox::num), line:6:14, endln:6:17
        |vpiFullName:work@mailbox::num
        |vpiActual:
        \_int_typespec: , line:6:14, endln:6:17
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_get)
        |vpiParent:
        \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
        |vpiFullName:work@mailbox::try_get
        |vpiActual:
        \_int_typespec: , line:18:14, endln:18:17
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_peek)
        |vpiParent:
        \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
        |vpiFullName:work@mailbox::try_peek
        |vpiActual:
        \_int_typespec: , line:24:14, endln:24:17
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_ref_typespec: (work@process::self)
        |vpiParent:
        \_class_var: (work@process::self), line:34:21, endln:34:28
        |vpiFullName:work@process::self
        |vpiActual:
        \_class_typespec: , line:34:21, endln:34:28
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_ref_typespec: (work@process::status)
        |vpiParent:
        \_enum_var: (work@process::status), line:37:14, endln:37:19
        |vpiFullName:work@process::status
        |vpiActual:
        \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::new)
        |vpiParent:
        \_class_var: (work@semaphore::new), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::new::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new::keyCount
        |vpiActual:
        \_int_typespec: , line:57:18, endln:57:21
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::put::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:60:18, endln:60:26
        |vpiFullName:work@semaphore::put::keyCount
        |vpiActual:
        \_int_typespec: , line:60:14, endln:60:17
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:63:18, endln:63:26
        |vpiFullName:work@semaphore::get::keyCount
        |vpiActual:
        \_int_typespec: , line:63:14, endln:63:17
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::try_get)
        |vpiParent:
        \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
        |vpiFullName:work@semaphore::try_get
        |vpiActual:
        \_int_typespec: , line:66:14, endln:66:17
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::try_get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:66:30, endln:66:38
        |vpiFullName:work@semaphore::try_get::keyCount
        |vpiActual:
        \_int_typespec: , line:66:26, endln:66:29
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingBlock/dut.sv, line:1:1, endln:17:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.clk), line:2:8, endln:2:11
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingBlock/dut.sv, line:1:1, endln:17:10
    |vpiName:clk
    |vpiFullName:work@top.clk
  |vpiGlobalClocking:
  \_clocking_block: (work@top.cb), line:9:3, endln:9:49
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingBlock/dut.sv, line:1:1, endln:17:10
    |vpiName:cb
    |vpiFullName:work@top.cb
    |vpiClockingEvent:
    \_event_control: , line:9:22, endln:9:36
      |vpiParent:
      \_clocking_block: (work@top.cb), line:9:3, endln:9:49
      |vpiCondition:
      \_operation: , line:9:24, endln:9:35
        |vpiParent:
        \_event_control: , line:9:22, endln:9:36
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.cb.clk), line:9:32, endln:9:35
          |vpiParent:
          \_operation: , line:9:24, endln:9:35
          |vpiName:clk
          |vpiFullName:work@top.cb.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:2:8, endln:2:11
  |vpiDefaultClocking:
  \_clocking_block: (work@top.unnamed_clocking_block), line:5:3, endln:7:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingBlock/dut.sv, line:1:1, endln:17:10
    |vpiName:unnamed_clocking_block
    |vpiFullName:work@top.unnamed_clocking_block
    |vpiOutputEdge:50
    |vpiInputSkew:
    \_delay_control: , line:6:19, endln:6:25
      |vpiParent:
      \_clocking_block: (work@top.unnamed_clocking_block), line:5:3, endln:7:14
      |#1
    |vpiClockingEvent:
    \_event_control: , line:5:20, endln:5:34
      |vpiParent:
      \_clocking_block: (work@top.unnamed_clocking_block), line:5:3, endln:7:14
      |vpiCondition:
      \_operation: , line:5:22, endln:5:33
        |vpiParent:
        \_event_control: , line:5:20, endln:5:34
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.unnamed_clocking_block.clk), line:5:30, endln:5:33
          |vpiParent:
          \_operation: , line:5:22, endln:5:33
          |vpiName:clk
          |vpiFullName:work@top.unnamed_clocking_block.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:2:8, endln:2:11
  |vpiPort:
  \_port: (clk), line:2:8, endln:2:11
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingBlock/dut.sv, line:1:1, endln:17:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.clk.clk), line:2:8, endln:2:11
      |vpiParent:
      \_port: (clk), line:2:8, endln:2:11
      |vpiName:clk
      |vpiFullName:work@top.clk.clk
      |vpiActual:
      \_logic_net: (work@top.clk), line:2:8, endln:2:11
    |vpiTypedef:
    \_ref_typespec: (work@top.clk)
      |vpiParent:
      \_port: (clk), line:2:8, endln:2:11
      |vpiFullName:work@top.clk
      |vpiActual:
      \_logic_typespec: , line:2:8, endln:2:8
  |vpiClockingBlock:
  \_clocking_block: (work@top.cb1), line:11:3, endln:15:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingBlock/dut.sv, line:1:1, endln:17:10
    |vpiName:cb1
    |vpiFullName:work@top.cb1
    |vpiInputSkew:
    \_delay_control: , line:12:19, endln:12:21
      |vpiParent:
      \_clocking_block: (work@top.cb1), line:11:3, endln:15:14
      |#1
    |vpiOutputSkew:
    \_delay_control: , line:12:29, endln:12:31
      |vpiParent:
      \_clocking_block: (work@top.cb1), line:11:3, endln:15:14
      |#2
    |vpiClockingEvent:
    \_event_control: , line:11:16, endln:11:30
      |vpiParent:
      \_clocking_block: (work@top.cb1), line:11:3, endln:15:14
      |vpiCondition:
      \_operation: , line:11:18, endln:11:29
        |vpiParent:
        \_event_control: , line:11:16, endln:11:30
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.cb1.clk), line:11:26, endln:11:29
          |vpiParent:
          \_operation: , line:11:18, endln:11:29
          |vpiName:clk
          |vpiFullName:work@top.cb1.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:2:8, endln:2:11
    |vpiClockingIODecl:
    \_clocking_io_decl: (from_Dut), line:13:14, endln:13:22
      |vpiParent:
      \_clocking_block: (work@top.cb1), line:11:3, endln:15:14
      |vpiDirection:1
      |vpiName:from_Dut
      |vpiInputSkew:
      \_delay_control: , line:13:11, endln:13:13
        |vpiParent:
        \_clocking_block: (work@top.cb1), line:11:3, endln:15:14
        |#1
    |vpiClockingIODecl:
    \_clocking_io_decl: (to_Dut), line:14:20, endln:14:35
      |vpiParent:
      \_clocking_block: (work@top.cb1), line:11:3, endln:15:14
      |vpiDirection:2
      |vpiName:to_Dut
      |vpiOutputEdge:13
      |vpiExpr:
      \_hier_path: (top.to), line:14:29, endln:14:35
        |vpiParent:
        \_clocking_io_decl: (to_Dut), line:14:20, endln:14:35
        |vpiName:top.to
        |vpiActual:
        \_ref_obj: (top), line:14:29, endln:14:32
          |vpiParent:
          \_hier_path: (top.to), line:14:29, endln:14:35
          |vpiName:top
        |vpiActual:
        \_ref_obj: (work@top.cb1.to_Dut.to), line:14:33, endln:14:35
          |vpiParent:
          \_hier_path: (top.to), line:14:29, endln:14:35
          |vpiName:to
          |vpiFullName:work@top.cb1.to_Dut.to
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingBlock/dut.sv, line:1:1, endln:17:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.clk), line:2:8, endln:2:11
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingBlock/dut.sv, line:1:1, endln:17:10
    |vpiTypespec:
    \_ref_typespec: (work@top.clk)
      |vpiParent:
      \_logic_net: (work@top.clk), line:2:8, endln:2:11
      |vpiFullName:work@top.clk
      |vpiActual:
      \_logic_typespec: , line:2:8, endln:2:8
    |vpiName:clk
    |vpiFullName:work@top.clk
  |vpiTopModule:1
  |vpiGlobalClocking:
  \_clocking_block: (work@top.cb), line:9:3, endln:9:49
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingBlock/dut.sv, line:1:1, endln:17:10
    |vpiName:cb
    |vpiFullName:work@top.cb
    |vpiClockingEvent:
    \_event_control: , line:9:22, endln:9:36
      |vpiParent:
      \_clocking_block: (work@top.cb), line:9:3, endln:9:49
      |vpiCondition:
      \_operation: , line:9:24, endln:9:35
        |vpiParent:
        \_event_control: , line:9:22, endln:9:36
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.cb.clk), line:9:32, endln:9:35
          |vpiParent:
          \_operation: , line:9:24, endln:9:35
          |vpiName:clk
          |vpiFullName:work@top.cb.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:2:8, endln:2:11
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingBlock/dut.sv, line:1:1, endln:17:10
  |vpiDefaultClocking:
  \_clocking_block: (work@top.unnamed_clocking_block), line:5:3, endln:7:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingBlock/dut.sv, line:1:1, endln:17:10
    |vpiName:unnamed_clocking_block
    |vpiFullName:work@top.unnamed_clocking_block
    |vpiOutputEdge:50
    |vpiInputSkew:
    \_delay_control: , line:6:19, endln:6:25
      |vpiParent:
      \_clocking_block: (work@top.unnamed_clocking_block), line:5:3, endln:7:14
      |#1
    |vpiClockingEvent:
    \_event_control: , line:5:20, endln:5:34
      |vpiParent:
      \_clocking_block: (work@top.unnamed_clocking_block), line:5:3, endln:7:14
      |vpiCondition:
      \_operation: , line:5:22, endln:5:33
        |vpiParent:
        \_event_control: , line:5:20, endln:5:34
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.unnamed_clocking_block.clk), line:5:30, endln:5:33
          |vpiParent:
          \_operation: , line:5:22, endln:5:33
          |vpiName:clk
          |vpiFullName:work@top.unnamed_clocking_block.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:2:8, endln:2:11
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingBlock/dut.sv, line:1:1, endln:17:10
  |vpiPort:
  \_port: (clk), line:2:8, endln:2:11
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingBlock/dut.sv, line:1:1, endln:17:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.clk), line:2:8, endln:2:11
      |vpiParent:
      \_port: (clk), line:2:8, endln:2:11
      |vpiName:clk
      |vpiFullName:work@top.clk
      |vpiActual:
      \_logic_net: (work@top.clk), line:2:8, endln:2:11
    |vpiTypedef:
    \_ref_typespec: (work@top.clk)
      |vpiParent:
      \_port: (clk), line:2:8, endln:2:11
      |vpiFullName:work@top.clk
      |vpiActual:
      \_logic_typespec: , line:2:8, endln:2:8
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingBlock/dut.sv, line:1:1, endln:17:10
  |vpiClockingBlock:
  \_clocking_block: (work@top.cb1), line:11:3, endln:15:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingBlock/dut.sv, line:1:1, endln:17:10
    |vpiName:cb1
    |vpiFullName:work@top.cb1
    |vpiInputSkew:
    \_delay_control: , line:12:19, endln:12:21
      |vpiParent:
      \_clocking_block: (work@top.cb1), line:11:3, endln:15:14
      |#1
    |vpiOutputSkew:
    \_delay_control: , line:12:29, endln:12:31
      |vpiParent:
      \_clocking_block: (work@top.cb1), line:11:3, endln:15:14
      |#2
    |vpiClockingEvent:
    \_event_control: , line:11:16, endln:11:30
      |vpiParent:
      \_clocking_block: (work@top.cb1), line:11:3, endln:15:14
      |vpiCondition:
      \_operation: , line:11:18, endln:11:29
        |vpiParent:
        \_event_control: , line:11:16, endln:11:30
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.cb1.clk), line:11:26, endln:11:29
          |vpiParent:
          \_operation: , line:11:18, endln:11:29
          |vpiName:clk
          |vpiFullName:work@top.cb1.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:2:8, endln:2:11
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingBlock/dut.sv, line:1:1, endln:17:10
    |vpiClockingIODecl:
    \_clocking_io_decl: (from_Dut), line:13:14, endln:13:22
      |vpiParent:
      \_clocking_block: (work@top.cb1), line:11:3, endln:15:14
      |vpiDirection:1
      |vpiName:from_Dut
      |vpiInputSkew:
      \_delay_control: , line:13:11, endln:13:13
        |vpiParent:
        \_clocking_io_decl: (from_Dut), line:13:14, endln:13:22
        |#1
    |vpiClockingIODecl:
    \_clocking_io_decl: (to_Dut), line:14:20, endln:14:35
      |vpiParent:
      \_clocking_block: (work@top.cb1), line:11:3, endln:15:14
      |vpiDirection:2
      |vpiName:to_Dut
      |vpiOutputEdge:13
      |vpiExpr:
      \_hier_path: (top.to), line:14:29, endln:14:35
        |vpiParent:
        \_clocking_io_decl: (to_Dut), line:14:20, endln:14:35
        |vpiName:top.to
        |vpiActual:
        \_ref_obj: (top), line:14:29, endln:14:32
          |vpiParent:
          \_hier_path: (top.to), line:14:29, endln:14:35
          |vpiName:top
          |vpiActual:
          \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingBlock/dut.sv, line:1:1, endln:17:10
        |vpiActual:
        \_ref_obj: (work@top.cb1.to_Dut.to), line:14:33, endln:14:35
          |vpiParent:
          \_hier_path: (top.to), line:14:29, endln:14:35
          |vpiName:to
          |vpiFullName:work@top.cb1.to_Dut.to
\_weaklyReferenced:
\_function: (work@mailbox::new), line:3:5, endln:4:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
  |vpiName:new
  |vpiFullName:work@mailbox::new
  |vpiMethod:1
  |vpiReturn:
  \_class_var: (work@mailbox::new), line:3:23, endln:3:28
  |vpiIODecl:
  \_io_decl: (bound), line:3:23, endln:3:28
    |vpiParent:
    \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiDirection:1
    |vpiName:bound
    |vpiExpr:
    \_constant: , line:3:31, endln:3:32
    |vpiTypedef:
    \_ref_typespec: (work@mailbox::new::bound)
      |vpiParent:
      \_io_decl: (bound), line:3:23, endln:3:28
      |vpiFullName:work@mailbox::new::bound
      |vpiActual:
      \_int_typespec: , line:3:19, endln:3:22
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
\_int_typespec: , line:3:19, endln:3:22
  |vpiSigned:1
\_function: (work@mailbox::num), line:6:5, endln:7:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
  |vpiName:num
  |vpiFullName:work@mailbox::num
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@mailbox::num), line:6:14, endln:6:17
\_int_typespec: , line:6:14, endln:6:17
  |vpiSigned:1
\_function: (work@mailbox::try_put), line:12:5, endln:13:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
  |vpiName:try_put
  |vpiFullName:work@mailbox::try_put
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_logic_var: (work@mailbox::try_put)
  |vpiIODecl:
  \_io_decl: (message), line:12:23, endln:12:30
    |vpiParent:
    \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiDirection:1
    |vpiName:message
\_function: (work@mailbox::try_get), line:18:5, endln:19:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
  |vpiName:try_get
  |vpiFullName:work@mailbox::try_get
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
  |vpiIODecl:
  \_io_decl: (message), line:18:31, endln:18:38
    |vpiParent:
    \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiDirection:6
    |vpiName:message
\_int_typespec: , line:18:14, endln:18:17
  |vpiSigned:1
\_function: (work@mailbox::try_peek), line:24:5, endln:25:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
  |vpiName:try_peek
  |vpiFullName:work@mailbox::try_peek
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
  |vpiIODecl:
  \_io_decl: (message), line:24:31, endln:24:38
    |vpiParent:
    \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiDirection:6
    |vpiName:message
\_int_typespec: , line:24:14, endln:24:17
  |vpiSigned:1
\_enum_typespec: (state), line:32:5, endln:32:74
  |vpiParent:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:30:3, endln:52:11
  |vpiName:state
  |vpiEnumConst:
  \_enum_const: (FINISHED), line:32:20, endln:32:28
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:FINISHED
    |INT:0
    |vpiDecompile:0
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (RUNNING), line:32:30, endln:32:37
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:RUNNING
    |INT:1
    |vpiDecompile:1
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (WAITING), line:32:39, endln:32:46
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:WAITING
    |INT:2
    |vpiDecompile:2
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (SUSPENDED), line:32:48, endln:32:57
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:SUSPENDED
    |INT:3
    |vpiDecompile:3
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (KILLED), line:32:59, endln:32:65
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:KILLED
    |INT:4
    |vpiDecompile:4
    |vpiSize:64
\_function: (work@process::self), line:34:5, endln:34:11
  |vpiParent:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:30:3, endln:52:11
  |vpiName:self
  |vpiFullName:work@process::self
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_class_var: (work@process::self), line:34:21, endln:34:28
\_class_typespec: , line:34:21, endln:34:28
  |vpiClassDefn:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:30:3, endln:52:11
\_function: (work@process::status), line:37:5, endln:38:16
  |vpiParent:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:30:3, endln:52:11
  |vpiName:status
  |vpiFullName:work@process::status
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_enum_var: (work@process::status), line:37:14, endln:37:19
\_function: (work@semaphore::new), line:57:5, endln:58:16
  |vpiParent:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:55:3, endln:69:11
  |vpiName:new
  |vpiFullName:work@semaphore::new
  |vpiMethod:1
  |vpiReturn:
  \_class_var: (work@semaphore::new), line:57:22, endln:57:30
  |vpiIODecl:
  \_io_decl: (keyCount), line:57:22, endln:57:30
    |vpiParent:
    \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiDirection:1
    |vpiName:keyCount
    |vpiExpr:
    \_constant: , line:57:33, endln:57:34
    |vpiTypedef:
    \_ref_typespec: (work@semaphore::new::keyCount)
      |vpiParent:
      \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiFullName:work@semaphore::new::keyCount
      |vpiActual:
      \_int_typespec: , line:57:18, endln:57:21
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:55:3, endln:69:11
\_int_typespec: , line:57:18, endln:57:21
  |vpiSigned:1
\_int_typespec: , line:60:14, endln:60:17
  |vpiSigned:1
\_int_typespec: , line:63:14, endln:63:17
  |vpiSigned:1
\_function: (work@semaphore::try_get), line:66:5, endln:67:16
  |vpiParent:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:55:3, endln:69:11
  |vpiName:try_get
  |vpiFullName:work@semaphore::try_get
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
  |vpiIODecl:
  \_io_decl: (keyCount), line:66:30, endln:66:38
    |vpiParent:
    \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiDirection:1
    |vpiName:keyCount
    |vpiExpr:
    \_constant: , line:66:41, endln:66:42
    |vpiTypedef:
    \_ref_typespec: (work@semaphore::try_get::keyCount)
      |vpiParent:
      \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiFullName:work@semaphore::try_get::keyCount
      |vpiActual:
      \_int_typespec: , line:66:26, endln:66:29
\_int_typespec: , line:66:14, endln:66:17
  |vpiSigned:1
\_int_typespec: , line:66:26, endln:66:29
  |vpiSigned:1
\_logic_typespec: , line:2:8, endln:2:8
\_logic_typespec: , line:2:8, endln:2:8
  |vpiParent:
  \_logic_net: (work@top.clk), line:2:8, endln:2:11
\_logic_typespec: , line:2:8, endln:2:8
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ClockingBlock/builtin.sv | ${SURELOG_DIR}/build/regression/ClockingBlock/roundtrip/builtin_000.sv | 0 | 0 |
[roundtrip]: ${SURELOG_DIR}/tests/ClockingBlock/dut.sv     | ${SURELOG_DIR}/build/regression/ClockingBlock/roundtrip/dut_000.sv     | 4 | 17 |