// Seed: 2730602258
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = 1 ? 1 : 1;
  tri1 id_10;
  id_11(
      .id_0(""), .id_1(id_9 * 1)
  ); specify
    if (id_8) (id_12 => id_13) = (id_10, id_2  : 1'd0 - 1'd0 : id_3);
    (id_14 => id_15) = (1);
    specparam id_16 = 1;
  endspecify
endmodule
module module_1 ();
  wire id_1;
  assign id_1 = id_1 != 1'b0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.type_17 = 0;
endmodule
