<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP_Automatique_doxygen: Drivers/CMSIS/Include/core_sc300.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">TP_Automatique_doxygen
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_bd09ff09a9c7d83a4c030dbdaee94d76.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_5d6a8c3e4e61116f4938be35d8adfd18.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">core_sc300.h</div></div>
</div><!--header-->
<div class="contents">
<a href="core__sc300_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/**************************************************************************/</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">/*</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * Copyright (c) 2009-2019 Arm Limited. All rights reserved.</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> *</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * Licensed under the Apache License, Version 2.0 (the License); you may</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * not use this file except in compliance with the License.</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * You may obtain a copy of the License at</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> *</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> * distributed under the License is distributed on an AS IS BASIS, WITHOUT</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> * See the License for the specific language governing permissions and</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * limitations under the License.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#if   defined ( __ICCARM__ )</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">  #pragma system_include         </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#elif defined (__clang__)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">  #pragma clang system_header   </span><span class="comment">/* treat file as system include file */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#ifndef __CORE_SC300_H_GENERIC</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#define __CORE_SC300_H_GENERIC</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> *                 CMSIS definitions</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">#include &quot;<a class="code" href="cmsis__version_8h.html">cmsis_version.h</a>&quot;</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">/*  CMSIS SC300 definitions */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="core__sc300_8h.html#a0e2124db4f74f2b355904314accf1790">   66</a></span><span class="preprocessor">#define __SC300_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                </span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="core__sc300_8h.html#a664c9e59952455ddeee28173b864fe9d">   67</a></span><span class="preprocessor">#define __SC300_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                 </span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#define __SC300_CMSIS_VERSION       ((__SC300_CMSIS_VERSION_MAIN &lt;&lt; 16U) | \</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="core__sc300_8h.html#a2f960c3c99ab33e1cf4b5287821c44dd">   69</a></span><span class="preprocessor">                                      __SC300_CMSIS_VERSION_SUB           )  </span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="core__sc300_8h.html#aeaaf66c86e5ae02a0e1fe542cb7f4d8c">   71</a></span><span class="preprocessor">#define __CORTEX_SC                 (300U)                                   </span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="core__sc300_8h.html#aa167d0f532a7c2b2e3a6395db2fa0776">   76</a></span><span class="preprocessor">#define __FPU_USED       0U</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#if defined ( __CC_ARM )</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">  #if defined __TARGET_FPU_VFP</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#elif defined (__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">  #if defined __ARM_FP</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#elif defined ( __ICCARM__ )</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">  #if defined __ARMVFP__</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#elif defined ( __TI_ARM__ )</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">  #if defined __TI_VFP_SUPPORT__</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#elif defined ( __TASKING__ )</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">  #if defined __FPU_VFP__</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#elif defined ( __CSMC__ )</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">  #if ( __CSMC__ &amp; 0x400U)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#include &quot;<a class="code" href="cmsis__compiler_8h.html">cmsis_compiler.h</a>&quot;</span>               <span class="comment">/* CMSIS compiler specific defines */</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>}</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#endif </span><span class="comment">/* __CORE_SC300_H_GENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#ifndef __CORE_SC300_H_DEPENDANT</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#define __CORE_SC300_H_DEPENDANT</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/* check device defines and use defaults */</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">  #ifndef __SC300_REV</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">    #define __SC300_REV               0x0000U</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">    #warning &quot;__SC300_REV not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">  #ifndef __MPU_PRESENT</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">    #define __MPU_PRESENT             0U</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">    #define __NVIC_PRIO_BITS          3U</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">    #define __Vendor_SysTickConfig    0U</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">  #define   __I     volatile             </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">  167</a></span><span class="preprocessor">  #define   __I     volatile const       </span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">  169</a></span><span class="preprocessor">#define     __O     volatile             </span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">  170</a></span><span class="preprocessor">#define     __IO    volatile             </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">/* following defines should be used for structure members */</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define     __IM     volatile const      </span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#define     __OM     volatile            </span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define     __IOM    volatile            </span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> *                 Register Abstraction</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">  Core Register contain:</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">  - Core Register</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">  - Core NVIC Register</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">  - Core SCB Register</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">  - Core SysTick Register</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">  - Core Debug Register</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">  - Core MPU Register</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>{</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  {</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac14b294eb0de2793c56c79e38cefc327">  210</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gac14b294eb0de2793c56c79e38cefc327">_reserved0</a>:27;              </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga42958b1e3fea184e94d20bbcc39484c6">  211</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga42958b1e3fea184e94d20bbcc39484c6">Q</a>:1;                        </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga4b88752b0b5d59a4f908101d87f59015">  212</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga4b88752b0b5d59a4f908101d87f59015">V</a>:1;                        </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga3e25afdf4afe97b1bb7eac9f9f0faa82">  213</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga3e25afdf4afe97b1bb7eac9f9f0faa82">C</a>:1;                        </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaddc72f6ff32326c477a38e1b07fa79c7">  214</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaddc72f6ff32326c477a38e1b07fa79c7">Z</a>:1;                        </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gafe3a7fe09dc8be76bfa1bd30c76acc87">  215</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gafe3a7fe09dc8be76bfa1bd30c76acc87">N</a>:1;                        </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga9adadcff597d30f6223acb3f6f2d7d72">  216</a></span>  } b;                                   </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  uint32_t w;                            </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>} <a class="code hl_union" href="union_a_p_s_r___type.html">APSR_Type</a>;</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">/* APSR Register Definitions */</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766">  221</a></span><span class="preprocessor">#define APSR_N_Pos                         31U                                            </span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1">  222</a></span><span class="preprocessor">#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            </span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a">  224</a></span><span class="preprocessor">#define APSR_Z_Pos                         30U                                            </span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711">  225</a></span><span class="preprocessor">#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            </span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">  227</a></span><span class="preprocessor">#define APSR_C_Pos                         29U                                            </span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d">  228</a></span><span class="preprocessor">#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            </span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7">  230</a></span><span class="preprocessor">#define APSR_V_Pos                         28U                                            </span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489">  231</a></span><span class="preprocessor">#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            </span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411">  233</a></span><span class="preprocessor">#define APSR_Q_Pos                         27U                                            </span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002">  234</a></span><span class="preprocessor">#define APSR_Q_Msk                         (1UL &lt;&lt; APSR_Q_Pos)                            </span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>{</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  {</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf7f7cadb3046f0482f50c5a53ba86679">  244</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaf7f7cadb3046f0482f50c5a53ba86679">ISR</a>:9;                      </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa505da355719c9c1978095d19994bd0f">  245</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaa505da355719c9c1978095d19994bd0f">_reserved0</a>:23;              </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga8e920ba3514f98a20ce47e1a21074023">  246</a></span>  } b;                                   </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>  uint32_t w;                            </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>} <a class="code hl_union" href="union_i_p_s_r___type.html">IPSR_Type</a>;</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">/* IPSR Register Definitions */</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0e34027584d02c43811ae908a5ca9adf">  251</a></span><span class="preprocessor">#define IPSR_ISR_Pos                        0U                                            </span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf013a4579a64d1f21f56ea9f1b33ab56">  252</a></span><span class="preprocessor">#define IPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; IPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>{</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  {</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf66438e955bbd754ed5dccaf0a6605ab">  262</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaf66438e955bbd754ed5dccaf0a6605ab">ISR</a>:9;                      </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga79e0c92e3f4419243d75bde48b001273">  263</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga79e0c92e3f4419243d75bde48b001273">_reserved0</a>:1;               </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga28f8c1e280135316a7cffc79c8892663">  264</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga28f8c1e280135316a7cffc79c8892663">ICI_IT_1</a>:6;                 </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad892ad5c869b831dd5719440546b3088">  265</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gad892ad5c869b831dd5719440546b3088">_reserved1</a>:8;               </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga8ebd6a94eb1bad9e654fb12a107e3eec">  266</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga8ebd6a94eb1bad9e654fb12a107e3eec">T</a>:1;                        </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac4123605f1d947413a4f94ed592ecb3f">  267</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gac4123605f1d947413a4f94ed592ecb3f">ICI_IT_2</a>:2;                 </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga38edfbf145546df3d6cfcc9f1ff03af2">  268</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga38edfbf145546df3d6cfcc9f1ff03af2">Q</a>:1;                        </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga81980810bd12870f81ed35aa9c061a97">  269</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga81980810bd12870f81ed35aa9c061a97">V</a>:1;                        </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae61191b97e2aa16847ded4e0788bb430">  270</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gae61191b97e2aa16847ded4e0788bb430">C</a>:1;                        </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaebbf194bd26444b20b4939f6922eef43">  271</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaebbf194bd26444b20b4939f6922eef43">Z</a>:1;                        </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga065c3df976f3224a95ad15d475194291">  272</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga065c3df976f3224a95ad15d475194291">N</a>:1;                        </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga5f735388f254c139be26547d3db666e5">  273</a></span>  } b;                                   </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  uint32_t w;                            </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>} <a class="code hl_union" href="unionx_p_s_r___type.html">xPSR_Type</a>;</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">/* xPSR Register Definitions */</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">  278</a></span><span class="preprocessor">#define xPSR_N_Pos                         31U                                            </span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">  279</a></span><span class="preprocessor">#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            </span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">  281</a></span><span class="preprocessor">#define xPSR_Z_Pos                         30U                                            </span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">  282</a></span><span class="preprocessor">#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            </span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">  284</a></span><span class="preprocessor">#define xPSR_C_Pos                         29U                                            </span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">  285</a></span><span class="preprocessor">#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            </span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">  287</a></span><span class="preprocessor">#define xPSR_V_Pos                         28U                                            </span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">  288</a></span><span class="preprocessor">#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            </span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaabb4178d50676a8f19cf8f727f38ace8">  290</a></span><span class="preprocessor">#define xPSR_Q_Pos                         27U                                            </span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga133ac393c38559ae43ac36383e731dd4">  291</a></span><span class="preprocessor">#define xPSR_Q_Msk                         (1UL &lt;&lt; xPSR_Q_Pos)                            </span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaffb36d1bb0280b1caafcf9b00f6a6da0">  293</a></span><span class="preprocessor">#define xPSR_ICI_IT_2_Pos                  25U                                            </span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa47c89b028499f8d9ebe6d554439a2b3">  294</a></span><span class="preprocessor">#define xPSR_ICI_IT_2_Msk                  (3UL &lt;&lt; xPSR_ICI_IT_2_Pos)                     </span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">  296</a></span><span class="preprocessor">#define xPSR_T_Pos                         24U                                            </span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">  297</a></span><span class="preprocessor">#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            </span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafdcd08cbd7116d65ae1a5b8182dc55ae">  299</a></span><span class="preprocessor">#define xPSR_ICI_IT_1_Pos                  10U                                            </span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae98918458d70d79b32ce200b55ffe744">  300</a></span><span class="preprocessor">#define xPSR_ICI_IT_1_Msk                  (0x3FUL &lt;&lt; xPSR_ICI_IT_1_Pos)                  </span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">  302</a></span><span class="preprocessor">#define xPSR_ISR_Pos                        0U                                            </span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">  303</a></span><span class="preprocessor">#define xPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; xPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>{</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>  {</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga33726cb4cb8d18594c67fe43237d0f0c">  313</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga33726cb4cb8d18594c67fe43237d0f0c">nPRIV</a>:1;                    </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad615c6fe921b411629f6a3b8fb1c2f51">  314</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gad615c6fe921b411629f6a3b8fb1c2f51">SPSEL</a>:1;                    </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaff89780f2ba37c91d48727b4ac2731f9">  315</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaff89780f2ba37c91d48727b4ac2731f9">_reserved1</a>:30;              </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga4055edd474771297d23a9e86b27cb5aa">  316</a></span>  } b;                                   </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  uint32_t w;                            </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>} <a class="code hl_union" href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a>;</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">/* CONTROL Register Definitions */</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga07eafc53e609895342c6a530e9d01310">  321</a></span><span class="preprocessor">#define CONTROL_SPSEL_Pos                   1U                                            </span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga70b29840969b06909da21369b0b05b53">  322</a></span><span class="preprocessor">#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     </span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga51b95bc03ec0d815b459bde0b14a5908">  324</a></span><span class="preprocessor">#define CONTROL_nPRIV_Pos                   0U                                            </span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaef3b20d77acb213338f89ce5e7bc36b0">  325</a></span><span class="preprocessor">#define CONTROL_nPRIV_Msk                  (1UL </span><span class="comment">/*&lt;&lt; CONTROL_nPRIV_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>{</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>  __IOM uint32_t ISER[8U];               </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>        uint32_t RESERVED0[24U];</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  __IOM uint32_t ICER[8U];               </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>        uint32_t RESERVED1[24U];</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>  __IOM uint32_t ISPR[8U];               </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>        uint32_t RESERVED2[24U];</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  __IOM uint32_t ICPR[8U];               </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>        uint32_t RESERVED3[24U];</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  __IOM uint32_t IABR[8U];               </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>        uint32_t RESERVED4[56U];</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>  __IOM uint8_t  IP[240U];               </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>        uint32_t RESERVED5[644U];</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>  __OM  uint32_t STIR;                   </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>}  <a class="code hl_struct" href="struct_n_v_i_c___type.html">NVIC_Type</a>;</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">/* Software Triggered Interrupt Register Definitions */</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___n_v_i_c.html#ga9eebe495e2e48d302211108837a2b3e8">  358</a></span><span class="preprocessor">#define NVIC_STIR_INTID_Pos                 0U                                         </span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___n_v_i_c.html#gae4060c4dfcebb08871ca4244176ce752">  359</a></span><span class="preprocessor">#define NVIC_STIR_INTID_Msk                (0x1FFUL </span><span class="comment">/*&lt;&lt; NVIC_STIR_INTID_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>{</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>  __IM  uint32_t CPUID;                  </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>  __IOM uint32_t ICSR;                   </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>  __IOM uint32_t VTOR;                   </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>  __IOM uint32_t AIRCR;                  </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>  __IOM uint32_t SCR;                    </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>  __IOM uint32_t CCR;                    </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>  __IOM uint8_t  SHP[12U];               </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>  __IOM uint32_t SHCSR;                  </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>  __IOM uint32_t CFSR;                   </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  __IOM uint32_t HFSR;                   </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  __IOM uint32_t DFSR;                   </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  __IOM uint32_t MMFAR;                  </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  __IOM uint32_t BFAR;                   </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>  __IOM uint32_t AFSR;                   </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  __IM  uint32_t PFR[2U];                </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>  __IM  uint32_t DFR;                    </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  __IM  uint32_t ADR;                    </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  __IM  uint32_t MMFR[4U];               </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  __IM  uint32_t ISAR[5U];               </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>        uint32_t RESERVED0[5U];</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>  __IOM uint32_t CPACR;                  </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>        uint32_t RESERVED1[129U];</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  __IOM uint32_t SFCR;                   </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>} <a class="code hl_struct" href="struct_s_c_b___type.html">SCB_Type</a>;</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span> </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">/* SCB CPUID Register Definitions */</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga58686b88f94f789d4e6f429fe1ff58cf">  402</a></span><span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            </span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0932b31faafd47656a03ced75a31d99b">  403</a></span><span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga104462bd0815391b4044a70bd15d3a71">  405</a></span><span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20U                                            </span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad358dfbd04300afc1824329d128b99e8">  406</a></span><span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf8b3236b08fb8e840efb682645fb0e98">  408</a></span><span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            </span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafae4a1f27a927338ae9dc51a0e146213">  409</a></span><span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga705f68eaa9afb042ca2407dc4e4629ac">  411</a></span><span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4U                                            </span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga98e581423ca016680c238c469aba546d">  412</a></span><span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3c3d9071e574de11fb27ba57034838b1">  414</a></span><span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0U                                            </span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2ec0448b6483f77e7f5d08b4b81d85df">  415</a></span><span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CPUID_REVISION_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga750d4b52624a46d71356db4ea769573b">  418</a></span><span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31U                                            </span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga340e3f79e9c3607dee9f2c048b6b22e8">  419</a></span><span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  421</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28U                                            </span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1e40d93efb402763c8c00ddcc56724ff">  422</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae218d9022288f89faf57187c4d542ecd">  424</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27U                                            </span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4a901ace381d3c1c74ac82b22fae2e1e">  425</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9dbb3358c6167c9c3f85661b90fb2794">  427</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26U                                            </span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7325b61ea0ec323ef2d5c893b112e546">  428</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gadbe25e4b333ece1341beb1a740168fdc">  430</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25U                                            </span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab241827d2a793269d8cd99b9b28c2157">  431</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga11cb5b1f9ce167b81f31787a77e575df">  433</a></span><span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            </span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa966600396290808d596fe96e92ca2b5">  434</a></span><span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga10749d92b9b744094b845c2eb46d4319">  436</a></span><span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22U                                            </span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga056d74fd538e5d36d3be1f28d399c877">  437</a></span><span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gada60c92bf88d6fd21a8f49efa4a127b8">  439</a></span><span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12U                                            </span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacb6992e7c7ddc27a370f62878a21ef72">  440</a></span><span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga403d154200242629e6d2764bfc12a7ec">  442</a></span><span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11U                                            </span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">  443</a></span><span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae4f602c7c5c895d5fb687b71b0979fc3">  445</a></span><span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0U                                            </span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5533791a4ecf1b9301c883047b3e8396">  446</a></span><span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">/* SCB Vector Table Offset Register Definitions */</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad9720a44320c053883d03b883b955751">  449</a></span><span class="preprocessor">#define SCB_VTOR_TBLBASE_Pos               29U                                            </span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga778dd0ba178466b2a8877a6b8aa345ee">  450</a></span><span class="preprocessor">#define SCB_VTOR_TBLBASE_Msk               (1UL &lt;&lt; SCB_VTOR_TBLBASE_Pos)                  </span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac6a55451ddd38bffcff5a211d29cea78">  452</a></span><span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7U                                            </span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga75e395ed74042923e8c93edf50f0996c">  453</a></span><span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)            </span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">  456</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16U                                            </span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">  457</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaec404750ff5ca07f499a3c06b62051ef">  459</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            </span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabacedaefeefc73d666bbe59ece904493">  460</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad31dec98fbc0d33ace63cb1f1a927923">  462</a></span><span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15U                                            </span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2f571f93d3d4a6eac9a3040756d3d951">  463</a></span><span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">  465</a></span><span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8U                                            </span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">  466</a></span><span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaffb2737eca1eac0fc1c282a76a40953c">  468</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            </span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">  469</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa30a12e892bb696e61626d71359a9029">  471</a></span><span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            </span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga212c5ab1c1c82c807d30d2307aa8d218">  472</a></span><span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0d483d9569cd9d1b46ec0d171b1f18d8">  474</a></span><span class="preprocessor">#define SCB_AIRCR_VECTRESET_Pos             0U                                            </span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3006e31968bb9725e7b4ee0784d99f7f">  475</a></span><span class="preprocessor">#define SCB_AIRCR_VECTRESET_Msk            (1UL </span><span class="comment">/*&lt;&lt; SCB_AIRCR_VECTRESET_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">/* SCB System Control Register Definitions */</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3bddcec40aeaf3d3a998446100fa0e44">  478</a></span><span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4U                                            </span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">  479</a></span><span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab304f6258ec03bd9a6e7a360515c3cfe">  481</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2U                                            </span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">  482</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3680a15114d7fdc1e25043b881308fe9">  484</a></span><span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            </span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga50a243e317b9a70781b02758d45b05ee">  485</a></span><span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">/* SCB Configuration Control Register Definitions */</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac2d20a250960a432cc74da59d20e2f86">  488</a></span><span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9U                                            </span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga33cf22d3d46af158a03aad25ddea1bcb">  489</a></span><span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4010a4f9e2a745af1b58abe1f791ebbf">  491</a></span><span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8U                                            </span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">  492</a></span><span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac8d512998bb8cd9333fb7627ddf59bba">  494</a></span><span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4U                                            </span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabb9aeac71b3abd8586d0297070f61dcb">  495</a></span><span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac4e4928b864ea10fc24dbbc57d976229">  497</a></span><span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            </span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga68c96ad594af70c007923979085c99e0">  498</a></span><span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga789e41f45f59a8cd455fd59fa7652e5e">  500</a></span><span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1U                                            </span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4cf59b6343ca962c80e1885710da90aa">  501</a></span><span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab4615f7deb07386350365b10240a3c83">  503</a></span><span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            </span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafe0f6be81b35d72d0736a0a1e3b4fbb3">  504</a></span><span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Msk         (1UL </span><span class="comment">/*&lt;&lt; SCB_CCR_NONBASETHRDENA_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae71949507636fda388ec11d5c2d30b52">  507</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            </span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga056fb6be590857bbc029bed48b21dd79">  508</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3d32edbe4a5c0335f808cfc19ec7e844">  510</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            </span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga43e8cbe619c9980e0d1aacc85d9b9e47">  511</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga685b4564a8760b4506f14ec4307b7251">  513</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            </span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf084424fa1f69bea36a1c44899d83d17">  514</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">  516</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            </span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6095a7acfbad66f52822b1392be88652">  517</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa22551e24a72b65f1e817f7ab462203b">  519</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            </span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga677c23749c4d348f30fb471d1223e783">  520</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">  522</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            </span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9abc6c2e395f9e5af4ce05fc420fb04c">  523</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">  525</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            </span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga122b4f732732010895e438803a29d3cc">  526</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaec9ca3b1213c49e2442373445e1697de">  528</a></span><span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            </span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafef530088dc6d6bfc9f1893d52853684">  529</a></span><span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">  531</a></span><span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10U                                            </span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae0e837241a515d4cbadaaae1faa8e039">  532</a></span><span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8b71cf4c61803752a41c96deb00d26af">  534</a></span><span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8U                                            </span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaad09b4bc36e9bccccc2e110d20b16e1a">  535</a></span><span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga977f5176be2bc8b123873861b38bc02f">  537</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7U                                            </span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga634c0f69a233475289023ae5cb158fdf">  538</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae06f54f5081f01ed3f6824e451ad3656">  540</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            </span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab3166103b5a5f7931d0df90949c47dfe">  541</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">  543</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            </span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9d7a8b1054b655ad08d85c3c535d4f73">  544</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7c856f79a75dcc1d1517b19a67691803">  546</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            </span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9147fd4e1b12394ae26eadf900a023a3">  547</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL </span><span class="comment">/*&lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos*/</span><span class="preprocessor">)         </span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">/* SCB Configurable Fault Status Register Definitions */</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac8e4197b295c8560e68e2d71285c7879">  550</a></span><span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16U                                            </span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga565807b1a3f31891f1f967d0fa30d03f">  551</a></span><span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">  553</a></span><span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            </span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga26dc1ddfdc37a6b92597a6f7e498c1d6">  554</a></span><span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga91f41491cec5b5acca3fbc94efbd799e">  556</a></span><span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            </span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad46716159a3808c9e7da22067d6bec98">  557</a></span><span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; SCB_CFSR_MEMFAULTSR_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment">/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf9a595a3a8e0171473d486b490669165">  560</a></span><span class="preprocessor">#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               </span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga33f17b24b05b0405de908ce185bef5c3">  561</a></span><span class="preprocessor">#define SCB_CFSR_MMARVALID_Msk             (1UL &lt;&lt; SCB_CFSR_MMARVALID_Pos)                </span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga76517c60f54396e7cf075876e8af7a62">  563</a></span><span class="preprocessor">#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               </span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga30331822fa13db8ee288173cfbcbbf72">  564</a></span><span class="preprocessor">#define SCB_CFSR_MSTKERR_Msk               (1UL &lt;&lt; SCB_CFSR_MSTKERR_Pos)                  </span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9e5bd9bcd654e271a3e78c5c0a39444d">  566</a></span><span class="preprocessor">#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               </span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2d77850270c5ca96e63e456315609876">  567</a></span><span class="preprocessor">#define SCB_CFSR_MUNSTKERR_Msk             (1UL &lt;&lt; SCB_CFSR_MUNSTKERR_Pos)                </span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa9c22daf6e72e64259673b55ae095725">  569</a></span><span class="preprocessor">#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               </span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacd585d5b620c175f80dd99aecbe42bcf">  570</a></span><span class="preprocessor">#define SCB_CFSR_DACCVIOL_Msk              (1UL &lt;&lt; SCB_CFSR_DACCVIOL_Pos)                 </span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga964f0465dfaca775e31db26e50f395d5">  572</a></span><span class="preprocessor">#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               </span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac0a8e6525cd6c610f05d99640b40e6b7">  573</a></span><span class="preprocessor">#define SCB_CFSR_IACCVIOL_Msk              (1UL </span><span class="comment">/*&lt;&lt; SCB_CFSR_IACCVIOL_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment">/* BusFault Status Register (part of SCB Configurable Fault Status Register) */</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1cdff62f1f5730c14c809fef9009bfbb">  576</a></span><span class="preprocessor">#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  </span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga56dd2218996bebbf2a38180ae6f9fcf7">  577</a></span><span class="preprocessor">#define SCB_CFSR_BFARVALID_Msk            (1UL &lt;&lt; SCB_CFSR_BFARVALID_Pos)                 </span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga62a8fe875fb6cc28e0e36ddf27d81a8f">  579</a></span><span class="preprocessor">#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  </span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga77076fdfa5941327d4d8f0cb99653872">  580</a></span><span class="preprocessor">#define SCB_CFSR_STKERR_Msk               (1UL &lt;&lt; SCB_CFSR_STKERR_Pos)                    </span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7f70b590d3d8f11145e4ff20f7c9f3e8">  582</a></span><span class="preprocessor">#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  </span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2dfce5c289681884651f92377d09380e">  583</a></span><span class="preprocessor">#define SCB_CFSR_UNSTKERR_Msk             (1UL &lt;&lt; SCB_CFSR_UNSTKERR_Pos)                  </span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaec426f59eb8d75acd48b32953ac154f5">  585</a></span><span class="preprocessor">#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  </span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6e6b3b643e1c2e14c96f10b42d59fc64">  586</a></span><span class="preprocessor">#define SCB_CFSR_IMPRECISERR_Msk          (1UL &lt;&lt; SCB_CFSR_IMPRECISERR_Pos)               </span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf4744e87d7f6eddbff803977901d6ad0">  588</a></span><span class="preprocessor">#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  </span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad8fc0d1f80364470e52d3dcf941f38cc">  589</a></span><span class="preprocessor">#define SCB_CFSR_PRECISERR_Msk            (1UL &lt;&lt; SCB_CFSR_PRECISERR_Pos)                 </span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad01f4e7c1daa67e2ca8eb4411fd80df4">  591</a></span><span class="preprocessor">#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  </span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2a0907c95aabc4b9d77c3e28d14a717f">  592</a></span><span class="preprocessor">#define SCB_CFSR_IBUSERR_Msk              (1UL &lt;&lt; SCB_CFSR_IBUSERR_Pos)                   </span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment">/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa8fc61d57be3e94db000367f521aa1fc">  595</a></span><span class="preprocessor">#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  </span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9d91a0850b4962ad1335b2eadac6777e">  596</a></span><span class="preprocessor">#define SCB_CFSR_DIVBYZERO_Msk            (1UL &lt;&lt; SCB_CFSR_DIVBYZERO_Pos)                 </span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8836da99a7e569d7a5a79ab4eaa85690">  598</a></span><span class="preprocessor">#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  </span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac7d2aa508a08a2cab97aa8683c87d125">  599</a></span><span class="preprocessor">#define SCB_CFSR_UNALIGNED_Msk            (1UL &lt;&lt; SCB_CFSR_UNALIGNED_Pos)                 </span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga769b841a38d4e7b8c5e7e74cf0455754">  601</a></span><span class="preprocessor">#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  </span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6cbafe22a9550ca20427cd7e2f2bed7f">  602</a></span><span class="preprocessor">#define SCB_CFSR_NOCP_Msk                 (1UL &lt;&lt; SCB_CFSR_NOCP_Pos)                      </span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga526d3cebe0e96962941e5e3a729307c2">  604</a></span><span class="preprocessor">#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  </span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafd7f0192bfedbde5d313fe7e637f55f1">  605</a></span><span class="preprocessor">#define SCB_CFSR_INVPC_Msk                (1UL &lt;&lt; SCB_CFSR_INVPC_Pos)                     </span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga85ecc14a387d790129e9a3fb1312407a">  607</a></span><span class="preprocessor">#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  </span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8088a459ac3900a43a54f5cd4252484d">  608</a></span><span class="preprocessor">#define SCB_CFSR_INVSTATE_Msk             (1UL &lt;&lt; SCB_CFSR_INVSTATE_Pos)                  </span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga28219a6a1ae6b6118ffd1682c362c63d">  610</a></span><span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  </span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga96e201c8da2bd76df35e184f31b89f1e">  611</a></span><span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_Msk           (1UL &lt;&lt; SCB_CFSR_UNDEFINSTR_Pos)                </span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment">/* SCB Hard Fault Status Register Definitions */</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga300c90cfb7b35c82b4d44ad16c757ffb">  614</a></span><span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31U                                            </span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gababd60e94756bb33929d5e6f25d8dba3">  615</a></span><span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab361e54183a378474cb419ae2a55d6f4">  617</a></span><span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30U                                            </span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6560d97ed043bc01152a7247bafa3157">  618</a></span><span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga77993da8de35adea7bda6a4475f036ab">  620</a></span><span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1U                                            </span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaac5e289211d0a63fe879a9691cb9e1a9">  621</a></span><span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">/* SCB Debug Fault Status Register Definitions */</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga13f502fb5ac673df9c287488c40b0c1d">  624</a></span><span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4U                                            </span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3cba2ec1f588ce0b10b191d6b0d23399">  625</a></span><span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad02d3eaf062ac184c18a7889c9b6de57">  627</a></span><span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3U                                            </span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacbb931575c07b324ec793775b7c44d05">  628</a></span><span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaccf82364c6d0ed7206f1084277b7cc61">  630</a></span><span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2U                                            </span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3f7384b8a761704655fd45396a305663">  631</a></span><span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf28fdce48655f0dcefb383aebf26b050">  633</a></span><span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1U                                            </span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga609edf8f50bc49adb51ae28bcecefe1f">  634</a></span><span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaef4ec28427f9f88ac70a13ae4e541378">  636</a></span><span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0U                                            </span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga200bcf918d57443b5e29e8ce552e4bdf">  637</a></span><span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL </span><span class="comment">/*&lt;&lt; SCB_DFSR_HALTED_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>{</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>        uint32_t RESERVED0[1U];</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>  __IM  uint32_t ICTR;                   </div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>  __IOM uint32_t ACTLR;                  </div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>} <a class="code hl_struct" href="struct_s_cn_s_c_b___type.html">SCnSCB_Type</a>;</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span> </div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment">/* Interrupt Controller Type Register Definitions */</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga0777ddf379af50f9ca41d40573bfffc5">  660</a></span><span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         </span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga3efa0f5210051464e1034b19fc7b33c7">  661</a></span><span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL </span><span class="comment">/*&lt;&lt; SCnSCB_ICTR_INTLINESNUM_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment">/* Auxiliary Control Register Definitions */</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaab395870643a0bee78906bb15ca5bd02">  664</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         </span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaa9dd2d4a2350499188f438d0aa9fd982">  665</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISFOLD_Pos)           </span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#gafa2eb37493c0f8dae77cde81ecf80f77">  667</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         </span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga6cda7b7219232a008ec52cc8e89d5d08">  668</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL &lt;&lt; SCnSCB_ACTLR_DISDEFWBUF_Pos)        </span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaaa3e79f5ead4a32c0ea742b2a9ffc0cd">  670</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         </span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga2a2818f0489ad10b6ea2964e899d4cbc">  671</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL </span><span class="comment">/*&lt;&lt; SCnSCB_ACTLR_DISMCYCINT_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>{</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>  __IOM uint32_t CTRL;                   </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>  __IOM uint32_t LOAD;                   </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>  __IOM uint32_t VAL;                    </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>  __IM  uint32_t CALIB;                  </div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>} <a class="code hl_struct" href="struct_sys_tick___type.html">SysTick_Type</a>;</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span> </div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment">/* SysTick Control / Status Register Definitions */</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gadbb65d4a815759649db41df216ed4d60">  695</a></span><span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            </span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga1bf3033ecccf200f59baefe15dbb367c">  696</a></span><span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga24fbc69a5f0b78d67fda2300257baff1">  698</a></span><span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            </span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">  699</a></span><span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">  701</a></span><span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1U                                            </span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">  702</a></span><span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga0b48cc1e36d92a92e4bf632890314810">  704</a></span><span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0U                                            </span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">  705</a></span><span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL </span><span class="comment">/*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment">/* SysTick Reload Register Definitions */</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaf44d10df359dc5bf5752b0894ae3bad2">  708</a></span><span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0U                                            </span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">  709</a></span><span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment">/* SysTick Current Register Definitions */</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga3208104c3b019b5de35ae8c21d5c34dd">  712</a></span><span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0U                                            </span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gafc77b56d568930b49a2474debc75ab45">  713</a></span><span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_VAL_CURRENT_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment">/* SysTick Calibration Register Definitions */</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga534dbe414e7a46a6ce4c1eca1fbff409">  716</a></span><span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31U                                            </span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga3af0d891fdd99bcc8d8912d37830edb6">  717</a></span><span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gadd0c9cd6641b9f6a0c618e7982954860">  719</a></span><span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30U                                            </span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga8a6a85a87334776f33d77fd147587431">  720</a></span><span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gacae558f6e75a0bed5d826f606d8e695e">  722</a></span><span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0U                                            </span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaf1e68865c5aece2ad58971225bd3e95e">  723</a></span><span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_CALIB_TENMS_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>{</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>  __OM  <span class="keyword">union</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>  {</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga3080b82f8ecc9962a13176d1d342ff03">  742</a></span>    __OM  uint8_t    <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga3080b82f8ecc9962a13176d1d342ff03">u8</a>;                 </div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga6bb8820c99b9cc30bfddd34e01f5a1c9">  743</a></span>    __OM  uint16_t   <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga6bb8820c99b9cc30bfddd34e01f5a1c9">u16</a>;                </div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac4b61bfd2b58fbd16afaf612941ce640">  744</a></span>    __OM  uint32_t   <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gac4b61bfd2b58fbd16afaf612941ce640">u32</a>;                </div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga140282752596c4966f2a25cb993a5cd2">  745</a></span>  }  PORT [32U];                         </div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>        uint32_t RESERVED0[864U];</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>  __IOM uint32_t TER;                    </div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>        uint32_t RESERVED1[15U];</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>  __IOM uint32_t TPR;                    </div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>        uint32_t RESERVED2[15U];</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>  __IOM uint32_t TCR;                    </div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>        uint32_t RESERVED3[32U];</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>        uint32_t RESERVED4[43U];</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>  __OM  uint32_t LAR;                    </div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>  __IM  uint32_t LSR;                    </div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>        uint32_t RESERVED5[6U];</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>  __IM  uint32_t PID4;                   </div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>  __IM  uint32_t PID5;                   </div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>  __IM  uint32_t PID6;                   </div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>  __IM  uint32_t PID7;                   </div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>  __IM  uint32_t PID0;                   </div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>  __IM  uint32_t PID1;                   </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>  __IM  uint32_t PID2;                   </div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>  __IM  uint32_t PID3;                   </div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>  __IM  uint32_t CID0;                   </div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>  __IM  uint32_t CID1;                   </div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>  __IM  uint32_t CID2;                   </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>  __IM  uint32_t CID3;                   </div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>} <a class="code hl_struct" href="struct_i_t_m___type.html">ITM_Type</a>;</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span> </div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment">/* ITM Trace Privilege Register Definitions */</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7abe5e590d1611599df87a1884a352e8">  772</a></span><span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0U                                            </span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga168e089d882df325a387aab3a802a46b">  773</a></span><span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFUL </span><span class="comment">/*&lt;&lt; ITM_TPR_PRIVMASK_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment">/* ITM Trace Control Register Definitions */</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga9174ad4a36052c377cef4e6aba2ed484">  776</a></span><span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23U                                            </span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga43ad7cf33de12f2ef3a412d4f354c60f">  777</a></span><span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      </span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaca0281de867f33114aac0636f7ce65d3">  779</a></span><span class="preprocessor">#define ITM_TCR_TraceBusID_Pos             16U                                            </span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga60c20bd9649d1da5a2be8e656ba19a60">  780</a></span><span class="preprocessor">#define ITM_TCR_TraceBusID_Msk             (0x7FUL &lt;&lt; ITM_TCR_TraceBusID_Pos)             </span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga96c7c7cbc0d98426c408090b41f583f1">  782</a></span><span class="preprocessor">#define ITM_TCR_GTSFREQ_Pos                10U                                            </span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gade862cf009827f7f6748fc44c541b067">  783</a></span><span class="preprocessor">#define ITM_TCR_GTSFREQ_Msk                (3UL &lt;&lt; ITM_TCR_GTSFREQ_Pos)                   </span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gad7bc9ee1732032c6e0de035f0978e473">  785</a></span><span class="preprocessor">#define ITM_TCR_TSPrescale_Pos              8U                                            </span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7a723f71bfb0204c264d8dbe8cc7ae52">  786</a></span><span class="preprocessor">#define ITM_TCR_TSPrescale_Msk             (3UL &lt;&lt; ITM_TCR_TSPrescale_Pos)                </span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7a380f0c8078f6560051406583ecd6a5">  788</a></span><span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4U                                            </span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga97476cb65bab16a328b35f81fd02010a">  789</a></span><span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga30e83ebb33aa766070fe3d1f27ae820e">  791</a></span><span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3U                                            </span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga98ea1c596d43d3633a202f9ee746cf70">  792</a></span><span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaa93a1147a39fc63980d299231252a30e">  794</a></span><span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2U                                            </span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gac89b74a78701c25b442105d7fe2bbefb">  795</a></span><span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga5aa381845f810114ab519b90753922a1">  797</a></span><span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1U                                            </span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga436b2e8fa24328f48f2da31c00fc9e65">  798</a></span><span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     </span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga3286b86004bce7ffe17ee269f87f8d9d">  800</a></span><span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0U                                            </span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">  801</a></span><span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL </span><span class="comment">/*&lt;&lt; ITM_TCR_ITMENA_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment">/* ITM Lock Status Register Definitions */</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gabfae3e570edc8759597311ed6dfb478e">  804</a></span><span class="preprocessor">#define ITM_LSR_ByteAcc_Pos                 2U                                            </span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga91f492b2891bb8b7eac5b58de7b220f4">  805</a></span><span class="preprocessor">#define ITM_LSR_ByteAcc_Msk                (1UL &lt;&lt; ITM_LSR_ByteAcc_Pos)                   </span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga144a49e12b83ad9809fdd2769094fdc0">  807</a></span><span class="preprocessor">#define ITM_LSR_Access_Pos                  1U                                            </span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gac8ae69f11c0311da226c0c8ec40b3d37">  808</a></span><span class="preprocessor">#define ITM_LSR_Access_Msk                 (1UL &lt;&lt; ITM_LSR_Access_Pos)                    </span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaf5740689cf14564d3f3fd91299b6c88d">  810</a></span><span class="preprocessor">#define ITM_LSR_Present_Pos                 0U                                            </span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaa5bc2a7f5f1d69ff819531f5508bb017">  811</a></span><span class="preprocessor">#define ITM_LSR_Present_Msk                (1UL </span><span class="comment">/*&lt;&lt; ITM_LSR_Present_Pos*/</span><span class="preprocessor">)                </span><span class="comment">/* end of group CMSIS_ITM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span> </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span> </div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>{</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>  __IOM uint32_t CTRL;                   </div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>  __IOM uint32_t CYCCNT;                 </div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>  __IOM uint32_t CPICNT;                 </div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>  __IOM uint32_t EXCCNT;                 </div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>  __IOM uint32_t SLEEPCNT;               </div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>  __IOM uint32_t LSUCNT;                 </div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>  __IOM uint32_t FOLDCNT;                </div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>  __IM  uint32_t PCSR;                   </div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>  __IOM uint32_t COMP0;                  </div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>  __IOM uint32_t MASK0;                  </div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>  __IOM uint32_t FUNCTION0;              </div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>        uint32_t RESERVED0[1U];</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>  __IOM uint32_t COMP1;                  </div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>  __IOM uint32_t MASK1;                  </div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>  __IOM uint32_t FUNCTION1;              </div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>        uint32_t RESERVED1[1U];</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>  __IOM uint32_t COMP2;                  </div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>  __IOM uint32_t MASK2;                  </div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>  __IOM uint32_t FUNCTION2;              </div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>        uint32_t RESERVED2[1U];</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>  __IOM uint32_t COMP3;                  </div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>  __IOM uint32_t MASK3;                  </div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>  __IOM uint32_t FUNCTION3;              </div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>} <a class="code hl_struct" href="struct_d_w_t___type.html">DWT_Type</a>;</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span> </div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment">/* DWT Control Register Definitions */</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaac44b9b7d5391a7ffef129b7f6c84cd7">  854</a></span><span class="preprocessor">#define DWT_CTRL_NUMCOMP_Pos               28U                                         </span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaa3d37d68c2ba73f2026265584c2815e7">  855</a></span><span class="preprocessor">#define DWT_CTRL_NUMCOMP_Msk               (0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)             </span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaa82840323a2628e7f4a2b09b74fa73fd">  857</a></span><span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Pos              27U                                         </span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga04d8bb0a065ca38e2e5f13a97e1f7073">  858</a></span><span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)            </span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gad997b9026715d5609b5a3b144eca42d0">  860</a></span><span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         </span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gacc7d15edf7a27147c422099ab475953e">  861</a></span><span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)           </span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga337f6167d960f57f12aa382ffecce522">  863</a></span><span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Pos              25U                                         </span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf40c8d7a4fd978034c137e90f714c143">  864</a></span><span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)            </span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gad52a0e5be84363ab166cc17beca0d048">  866</a></span><span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Pos              24U                                         </span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gafd8448d7db4bc51f27f202e6e1f27823">  867</a></span><span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)            </span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga0cb0640aaeb18a626d7823570d5c3cb6">  869</a></span><span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Pos             22U                                         </span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga40554bd81460e39abf08810f45fac1a2">  870</a></span><span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CYCEVTENA_Pos)           </span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga5602b0707f446ce78d88ff2a3a82bfff">  872</a></span><span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         </span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga717e679d775562ae09185a3776b1582f">  873</a></span><span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_FOLDEVTENA_Pos)          </span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaea5d1ee72188dc1d57b54c60a9f5233e">  875</a></span><span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Pos             20U                                         </span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gac47427f455fbc29d4b6f8a479169f2b2">  876</a></span><span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_LSUEVTENA_Pos)           </span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga9c6d62d121164013a8e3ee372f17f3e5">  878</a></span><span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         </span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga2f431b3734fb840daf5b361034856da9">  879</a></span><span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL &lt;&lt; DWT_CTRL_SLEEPEVTENA_Pos)         </span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf4e73f548ae3e945ef8b1d9ff1281544">  881</a></span><span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Pos             18U                                         </span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gab7ee0def33423b5859ca4030dff63b58">  882</a></span><span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCEVTENA_Pos)           </span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga9fff0b71fb0be1499f5180c6bce1fc8f">  884</a></span><span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Pos             17U                                         </span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga189089c30aade60b983df17ad2412f6f">  885</a></span><span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CPIEVTENA_Pos)           </span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga05f13b547a9a1e63e003ee0bc6446d0d">  887</a></span><span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Pos             16U                                         </span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf4fbb509ab3cbb768f16484c660a24c3">  888</a></span><span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCTRCENA_Pos)           </span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga1e14afc7790fcb424fcf619e192554c9">  890</a></span><span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         </span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gafdcf1c86f43fbeaf2780ce797c9ef3d6">  891</a></span><span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_PCSAMPLENA_Pos)          </span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga678ef08786edcbef964479217efb9284">  893</a></span><span class="preprocessor">#define DWT_CTRL_SYNCTAP_Pos               10U                                         </span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf1e6c3729d56ecadeb6eeff4d225968c">  894</a></span><span class="preprocessor">#define DWT_CTRL_SYNCTAP_Msk               (0x3UL &lt;&lt; DWT_CTRL_SYNCTAP_Pos)             </span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf70b80936c7db60bf84fb6dadb8a3559">  896</a></span><span class="preprocessor">#define DWT_CTRL_CYCTAP_Pos                 9U                                         </span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga6c12e2868b8989a69445646698b8c331">  897</a></span><span class="preprocessor">#define DWT_CTRL_CYCTAP_Msk                (0x1UL &lt;&lt; DWT_CTRL_CYCTAP_Pos)              </span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga2868c0b28eb13be930afb819f55f6f25">  899</a></span><span class="preprocessor">#define DWT_CTRL_POSTINIT_Pos               5U                                         </span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gab8cbbee1e1d94d09f9a1f86379a08ee8">  900</a></span><span class="preprocessor">#define DWT_CTRL_POSTINIT_Msk              (0xFUL &lt;&lt; DWT_CTRL_POSTINIT_Pos)            </span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga129bc152febfddd67a0c20c6814cba69">  902</a></span><span class="preprocessor">#define DWT_CTRL_POSTPRESET_Pos             1U                                         </span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga11d9e1e2a758fdd2657aa68ce61b9c9d">  903</a></span><span class="preprocessor">#define DWT_CTRL_POSTPRESET_Msk            (0xFUL &lt;&lt; DWT_CTRL_POSTPRESET_Pos)          </span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaa4509f5f8514a7200be61691f0e01f10">  905</a></span><span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Pos              0U                                         </span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga4a9d209dc2a81ea6bfa0ea21331769d3">  906</a></span><span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; DWT_CTRL_CYCCNTENA_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment">/* DWT CPI Count Register Definitions */</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga80e9ad8f6a9e2344af8a3cf989bebe3d">  909</a></span><span class="preprocessor">#define DWT_CPICNT_CPICNT_Pos               0U                                         </span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga76f39e7bca3fa86a4dbf7b8f6adb7217">  910</a></span><span class="preprocessor">#define DWT_CPICNT_CPICNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_CPICNT_CPICNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment">/* DWT Exception Overhead Count Register Definitions */</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga031c693654030d4cba398b45d2925b1d">  913</a></span><span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Pos               0U                                         </span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga057fa604a107b58a198bbbadb47e69c9">  914</a></span><span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_EXCCNT_EXCCNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment">/* DWT Sleep Count Register Definitions */</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga0371a84a7996dc5852c56afb2676ba1c">  917</a></span><span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         </span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga1e340751d71413fef400a0a1d76cc828">  918</a></span><span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_SLEEPCNT_SLEEPCNT_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment">/* DWT LSU Count Register Definitions */</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gab9394c7911b0b4312a096dad91d53a3d">  921</a></span><span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Pos               0U                                         </span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga2186d7fc9317e20bad61336ee2925615">  922</a></span><span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_LSUCNT_LSUCNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment">/* DWT Folded-instruction Count Register Definitions */</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga7f8af5ac12d178ba31a516f6ed141455">  925</a></span><span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         </span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga9cb73d0342d38b14e41027d3c5c02647">  926</a></span><span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_FOLDCNT_FOLDCNT_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment">/* DWT Comparator Mask Register Definitions */</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf798ae34e2b9280ea64f4d9920cd2e7d">  929</a></span><span class="preprocessor">#define DWT_MASK_MASK_Pos                   0U                                         </span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gadd798deb0f1312feab4fb05dcddc229b">  930</a></span><span class="preprocessor">#define DWT_MASK_MASK_Msk                  (0x1FUL </span><span class="comment">/*&lt;&lt; DWT_MASK_MASK_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment">/* DWT Comparator Function Register Definitions */</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga22c5787493f74a6bacf6ffb103a190ba">  933</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCHED_Pos           24U                                         </span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gac8b1a655947490280709037808eec8ac">  934</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCHED_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)         </span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga8b75e8ab3ffd5ea2fa762d028dc30e8c">  936</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         </span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gafdbf5a8c367befe8661a4f6945c83445">  937</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR1_Pos)      </span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga9854cd8bf16f7dce0fb196a8029b018e">  939</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         </span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gafc5efbe8f9b51e04aecd00c8a4eb50fb">  940</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR0_Pos)      </span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga0517a186d4d448aa6416440f40fe7a4d">  942</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         </span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaab42cbc1e6084c44d5de70971613ea76">  943</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)       </span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga89d7c48858b4d4de96cdadfac91856a1">  945</a></span><span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         </span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga64bd419260c3337cacf93607d1ad27ac">  946</a></span><span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_LNK1ENA_Pos)         </span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga106f3672cd4be7c7c846e20497ebe5a6">  948</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         </span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga32af1f1c0fcd2d8d9afd1ad79cd9970e">  949</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL &lt;&lt; DWT_FUNCTION_DATAVMATCH_Pos)      </span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga4b65d79ca37ae8010b4a726312413efd">  951</a></span><span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         </span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga8e2ed09bdd33a8f7f7ce0444f5f3bb25">  952</a></span><span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL &lt;&lt; DWT_FUNCTION_CYCMATCH_Pos)        </span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga41d5b332216baa8d29561260a1b85659">  954</a></span><span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         </span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gad46dd5aba29f2e28d4d3f50b1d291f41">  955</a></span><span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL &lt;&lt; DWT_FUNCTION_EMITRANGE_Pos)       </span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga5797b556edde2bbaa4d33dcdb1a891bb">  957</a></span><span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Pos           0U                                         </span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga3b2cda708755ecf5f921d08b25d774d1">  958</a></span><span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL </span><span class="comment">/*&lt;&lt; DWT_FUNCTION_FUNCTION_Pos*/</span><span class="preprocessor">)     </span><span class="comment">/* end of group CMSIS_DWT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span> </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span> </div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>{</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>  __IM  uint32_t SSPSR;                  </div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>  __IOM uint32_t CSPSR;                  </div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>        uint32_t RESERVED0[2U];</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>  __IOM uint32_t ACPR;                   </div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>        uint32_t RESERVED1[55U];</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>  __IOM uint32_t SPPR;                   </div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>        uint32_t RESERVED2[131U];</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>  __IM  uint32_t FFSR;                   </div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>  __IOM uint32_t FFCR;                   </div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>  __IM  uint32_t FSCR;                   </div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>        uint32_t RESERVED3[759U];</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>  __IM  uint32_t TRIGGER;                </div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>  __IM  uint32_t FIFO0;                  </div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>  __IM  uint32_t ITATBCTR2;              </div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>        uint32_t RESERVED4[1U];</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>  __IM  uint32_t ITATBCTR0;              </div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>  __IM  uint32_t FIFO1;                  </div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>  __IOM uint32_t ITCTRL;                 </div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>        uint32_t RESERVED5[39U];</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>  __IOM uint32_t CLAIMSET;               </div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>  __IOM uint32_t CLAIMCLR;               </div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>        uint32_t RESERVED7[8U];</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>  __IM  uint32_t DEVID;                  </div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>  __IM  uint32_t DEVTYPE;                </div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>} <a class="code hl_struct" href="struct_t_p_i___type.html">TPI_Type</a>;</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span> </div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment">/* TPI Asynchronous Clock Prescaler Register Definitions */</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga5a82d274eb2df8b0c92dd4ed63535928"> 1002</a></span><span class="preprocessor">#define TPI_ACPR_PRESCALER_Pos              0U                                         </span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga4fcacd27208419929921aec8457a8c13"> 1003</a></span><span class="preprocessor">#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL </span><span class="comment">/*&lt;&lt; TPI_ACPR_PRESCALER_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment">/* TPI Selected Pin Protocol Register Definitions */</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga0f302797b94bb2da24052082ab630858"> 1006</a></span><span class="preprocessor">#define TPI_SPPR_TXMODE_Pos                 0U                                         </span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaca085c8a954393d70dbd7240bb02cc1f"> 1007</a></span><span class="preprocessor">#define TPI_SPPR_TXMODE_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_SPPR_TXMODE_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment">/* TPI Formatter and Flush Status Register Definitions */</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga9537b8a660cc8803f57cbbee320b2fc8"> 1010</a></span><span class="preprocessor">#define TPI_FFSR_FtNonStop_Pos              3U                                         </span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaaa313f980974a8cfc7dac68c4d805ab1"> 1011</a></span><span class="preprocessor">#define TPI_FFSR_FtNonStop_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtNonStop_Pos)           </span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gad30fde0c058da2ffb2b0a213be7a1b5c"> 1013</a></span><span class="preprocessor">#define TPI_FFSR_TCPresent_Pos              2U                                         </span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga0d6bfd263ff2fdec72d6ec9415fb1135"> 1014</a></span><span class="preprocessor">#define TPI_FFSR_TCPresent_Msk             (0x1UL &lt;&lt; TPI_FFSR_TCPresent_Pos)           </span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaedf31fd453a878021b542b644e2869d2"> 1016</a></span><span class="preprocessor">#define TPI_FFSR_FtStopped_Pos              1U                                         </span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga1ab6c3abe1cf6311ee07e7c479ce5f78"> 1017</a></span><span class="preprocessor">#define TPI_FFSR_FtStopped_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtStopped_Pos)           </span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga542ca74a081588273e6d5275ba5da6bf"> 1019</a></span><span class="preprocessor">#define TPI_FFSR_FlInProg_Pos               0U                                         </span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga63dfb09259893958962914fc3a9e3824"> 1020</a></span><span class="preprocessor">#define TPI_FFSR_FlInProg_Msk              (0x1UL </span><span class="comment">/*&lt;&lt; TPI_FFSR_FlInProg_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment">/* TPI Formatter and Flush Control Register Definitions */</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa7ea11ba6ea75b541cd82e185c725b5b"> 1023</a></span><span class="preprocessor">#define TPI_FFCR_TrigIn_Pos                 8U                                         </span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga360b413bc5da61f751546a7133c3e4dd"> 1024</a></span><span class="preprocessor">#define TPI_FFCR_TrigIn_Msk                (0x1UL &lt;&lt; TPI_FFCR_TrigIn_Pos)              </span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga99e58a0960b275a773b245e2b69b9a64"> 1026</a></span><span class="preprocessor">#define TPI_FFCR_EnFCont_Pos                1U                                         </span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga27d1ecf2e0ff496df03457a2a97cb2c9"> 1027</a></span><span class="preprocessor">#define TPI_FFCR_EnFCont_Msk               (0x1UL &lt;&lt; TPI_FFCR_EnFCont_Pos)             </span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="comment">/* TPI TRIGGER Register Definitions */</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga5517fa2ced64efbbd413720329c50b99"> 1030</a></span><span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Pos             0U                                         </span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga814227af2b2665a0687bb49345e21110"> 1031</a></span><span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL </span><span class="comment">/*&lt;&lt; TPI_TRIGGER_TRIGGER_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment">/* TPI Integration ETM Data Register Definitions (FIFO0) */</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa7e050e9eb6528241ebc6835783b6bae"> 1034</a></span><span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         </span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga94cb2493ed35d2dab7bd4092b88a05bc"> 1035</a></span><span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL &lt;&lt; TPI_FIFO0_ITM_ATVALID_Pos)        </span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gac2b6f7f13a2fa0be4aa7645a47dcac52"> 1037</a></span><span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         </span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga07bafa971b8daf0d63b3f92b9ae7fa16"> 1038</a></span><span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ITM_bytecount_Pos)      </span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d"> 1040</a></span><span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         </span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga4f0005dc420b28f2369179a935b9a9d3"> 1041</a></span><span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL &lt;&lt; TPI_FIFO0_ETM_ATVALID_Pos)        </span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga2f738e45386ebf58c4d406f578e7ddaf"> 1043</a></span><span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         </span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gad2536b3a935361c68453cd068640af92"> 1044</a></span><span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ETM_bytecount_Pos)      </span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga5f0037cc80c65e86d9e94e5005077a48"> 1046</a></span><span class="preprocessor">#define TPI_FIFO0_ETM2_Pos                 16U                                         </span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa82a7b9b99c990fb12eafb3c84b68254"> 1047</a></span><span class="preprocessor">#define TPI_FIFO0_ETM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM2_Pos)              </span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gac5a2ef4b7f811d1f3d81ec919d794413"> 1049</a></span><span class="preprocessor">#define TPI_FIFO0_ETM1_Pos                  8U                                         </span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaad9c1a6ed34a70905005a0cc14d5f01b"> 1050</a></span><span class="preprocessor">#define TPI_FIFO0_ETM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM1_Pos)              </span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga48783ce3c695d8c06b1352a526110a87"> 1052</a></span><span class="preprocessor">#define TPI_FIFO0_ETM0_Pos                  0U                                         </span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaf924f7d1662f3f6c1da12052390cb118"> 1053</a></span><span class="preprocessor">#define TPI_FIFO0_ETM0_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_FIFO0_ETM0_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment">/* TPI ITATBCTR2 Register Definitions */</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga36b77b6a6a9808dec534802232ffcaa4"> 1056</a></span><span class="preprocessor">#define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         </span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaef520d45da3808f8ffde92b915cd6c7c"> 1057</a></span><span class="preprocessor">#define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR2_ATREADY2_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gae0edc53203a2373fef7734be91e6125a"> 1059</a></span><span class="preprocessor">#define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         </span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga32573fb2508a35660ab785a85c5b38a7"> 1060</a></span><span class="preprocessor">#define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR2_ATREADY1_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="comment">/* TPI Integration ITM Data Register Definitions (FIFO1) */</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga08edfc862b2c8c415854cc4ae2067dfb"> 1063</a></span><span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         </span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gabc1f6a3b6cac0099d7c01ca949b4dd08"> 1064</a></span><span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL &lt;&lt; TPI_FIFO1_ITM_ATVALID_Pos)        </span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa22ebf7c86e4f4b2c98cfd0b5981375a"> 1066</a></span><span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         </span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gacba2edfc0499828019550141356b0dcb"> 1067</a></span><span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ITM_bytecount_Pos)      </span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga3177b8d815cf4a707a2d3d3d5499315d"> 1069</a></span><span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         </span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga0e8f29a1e9378d1ceb0708035edbb86d"> 1070</a></span><span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL &lt;&lt; TPI_FIFO1_ETM_ATVALID_Pos)        </span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaab31238152b5691af633a7475eaf1f06"> 1072</a></span><span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         </span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gab554305459953b80554fdb1908b73291"> 1073</a></span><span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ETM_bytecount_Pos)      </span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga1828c228f3940005f48fb8dd88ada35b"> 1075</a></span><span class="preprocessor">#define TPI_FIFO1_ITM2_Pos                 16U                                         </span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gae54512f926ebc00f2e056232aa21d335"> 1076</a></span><span class="preprocessor">#define TPI_FIFO1_ITM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM2_Pos)              </span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaece86ab513bc3d0e0a9dbd82258af49f"> 1078</a></span><span class="preprocessor">#define TPI_FIFO1_ITM1_Pos                  8U                                         </span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga3347f42828920dfe56e3130ad319a9e6"> 1079</a></span><span class="preprocessor">#define TPI_FIFO1_ITM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM1_Pos)              </span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga2188671488417a52abb075bcd4d73440"> 1081</a></span><span class="preprocessor">#define TPI_FIFO1_ITM0_Pos                  0U                                         </span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga8ae09f544fc1a428797e2a150f14a4c9"> 1082</a></span><span class="preprocessor">#define TPI_FIFO1_ITM0_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_FIFO1_ITM0_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment">/* TPI ITATBCTR0 Register Definitions */</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga3f0249dfcfd58090c08fd4a0adea6b22"> 1085</a></span><span class="preprocessor">#define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         </span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaf985067de6e6e68fbbd2350646b9125e"> 1086</a></span><span class="preprocessor">#define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR0_ATREADY2_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaded82241155665db59493d912d44c65c"> 1088</a></span><span class="preprocessor">#define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         </span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga21e1f9c5532e75ee2edc8eb4cf69b1f0"> 1089</a></span><span class="preprocessor">#define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR0_ATREADY1_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment">/* TPI Integration Mode Control Register Definitions */</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa847adb71a1bc811d2e3190528f495f0"> 1092</a></span><span class="preprocessor">#define TPI_ITCTRL_Mode_Pos                 0U                                         </span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gad6f87550b468ad0920d5f405bfd3f017"> 1093</a></span><span class="preprocessor">#define TPI_ITCTRL_Mode_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_ITCTRL_Mode_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment">/* TPI DEVID Register Definitions */</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga9f46cf1a1708575f56d6b827766277f4"> 1096</a></span><span class="preprocessor">#define TPI_DEVID_NRZVALID_Pos             11U                                         </span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gacecc8710a8f6a23a7d1d4f5674daf02a"> 1097</a></span><span class="preprocessor">#define TPI_DEVID_NRZVALID_Msk             (0x1UL &lt;&lt; TPI_DEVID_NRZVALID_Pos)           </span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga675534579d9e25477bb38970e3ef973c"> 1099</a></span><span class="preprocessor">#define TPI_DEVID_MANCVALID_Pos            10U                                         </span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga4c3ee4b1a34ad1960a6b2d6e7e0ff942"> 1100</a></span><span class="preprocessor">#define TPI_DEVID_MANCVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_MANCVALID_Pos)          </span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga974cccf4c958b4a45cb71c7b5de39b7b"> 1102</a></span><span class="preprocessor">#define TPI_DEVID_PTINVALID_Pos             9U                                         </span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga1ca84d62243e475836bba02516ba6b97"> 1103</a></span><span class="preprocessor">#define TPI_DEVID_PTINVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_PTINVALID_Pos)          </span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga3f7da5de2a34be41a092e5eddd22ac4d"> 1105</a></span><span class="preprocessor">#define TPI_DEVID_MinBufSz_Pos              6U                                         </span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga939e068ff3f1a65b35187ab34a342cd8"> 1106</a></span><span class="preprocessor">#define TPI_DEVID_MinBufSz_Msk             (0x7UL &lt;&lt; TPI_DEVID_MinBufSz_Pos)           </span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gab382b1296b5efd057be606eb8f768df8"> 1108</a></span><span class="preprocessor">#define TPI_DEVID_AsynClkIn_Pos             5U                                         </span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gab67830557d2d10be882284275025a2d3"> 1109</a></span><span class="preprocessor">#define TPI_DEVID_AsynClkIn_Msk            (0x1UL &lt;&lt; TPI_DEVID_AsynClkIn_Pos)          </span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga80ecae7fec479e80e583f545996868ed"> 1111</a></span><span class="preprocessor">#define TPI_DEVID_NrTraceInput_Pos          0U                                         </span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gabed454418d2140043cd65ec899abd97f"> 1112</a></span><span class="preprocessor">#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; TPI_DEVID_NrTraceInput_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment">/* TPI DEVTYPE Register Definitions */</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga0c799ff892af5eb3162d152abc00af7a"> 1115</a></span><span class="preprocessor">#define TPI_DEVTYPE_SubType_Pos             4U                                         </span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga5b2fd7dddaf5f64855d9c0696acd65c1"> 1116</a></span><span class="preprocessor">#define TPI_DEVTYPE_SubType_Msk            (0xFUL </span><span class="comment">/*&lt;&lt; TPI_DEVTYPE_SubType_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga69c4892d332755a9f64c1680497cebdd"> 1118</a></span><span class="preprocessor">#define TPI_DEVTYPE_MajorType_Pos           0U                                         </span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaecbceed6d08ec586403b37ad47b38c88"> 1119</a></span><span class="preprocessor">#define TPI_DEVTYPE_MajorType_Msk          (0xFUL &lt;&lt; TPI_DEVTYPE_MajorType_Pos)         </span><span class="comment">/* end of group CMSIS_TPI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span> </div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span> </div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>{</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>  __IM  uint32_t TYPE;                   </div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>  __IOM uint32_t CTRL;                   </div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span>  __IOM uint32_t RNR;                    </div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>  __IOM uint32_t RBAR;                   </div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>  __IOM uint32_t RASR;                   </div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>  __IOM uint32_t RBAR_A1;                </div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>  __IOM uint32_t RASR_A1;                </div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>  __IOM uint32_t RBAR_A2;                </div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>  __IOM uint32_t RASR_A2;                </div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>  __IOM uint32_t RBAR_A3;                </div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>  __IOM uint32_t RASR_A3;                </div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>} MPU_Type;</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span> </div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="comment">/* MPU Type Register Definitions */</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16U                                            </span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8U                                            </span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0U                                            </span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL </span><span class="comment">/*&lt;&lt; MPU_TYPE_SEPARATE_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment">/* MPU Control Register Definitions */</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            </span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1U                                            </span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="comment">/* MPU Region Number Register Definitions */</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="preprocessor">#define MPU_RNR_REGION_Pos                  0U                                            </span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment">/* MPU Region Base Address Register Definitions */</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   5U                                            </span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)             </span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4U                                            </span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    </span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0U                                            </span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFUL </span><span class="comment">/*&lt;&lt; MPU_RBAR_REGION_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="comment">/* MPU Region Attribute and Size Register Definitions */</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="preprocessor">#define MPU_RASR_ATTRS_Pos                 16U                                            </span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="preprocessor">#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL &lt;&lt; MPU_RASR_ATTRS_Pos)               </span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="preprocessor">#define MPU_RASR_XN_Pos                    28U                                            </span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="preprocessor">#define MPU_RASR_XN_Msk                    (1UL &lt;&lt; MPU_RASR_XN_Pos)                       </span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="preprocessor">#define MPU_RASR_AP_Pos                    24U                                            </span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="preprocessor">#define MPU_RASR_AP_Msk                    (0x7UL &lt;&lt; MPU_RASR_AP_Pos)                     </span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="preprocessor">#define MPU_RASR_TEX_Pos                   19U                                            </span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="preprocessor">#define MPU_RASR_TEX_Msk                   (0x7UL &lt;&lt; MPU_RASR_TEX_Pos)                    </span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="preprocessor">#define MPU_RASR_S_Pos                     18U                                            </span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="preprocessor">#define MPU_RASR_S_Msk                     (1UL &lt;&lt; MPU_RASR_S_Pos)                        </span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="preprocessor">#define MPU_RASR_C_Pos                     17U                                            </span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="preprocessor">#define MPU_RASR_C_Msk                     (1UL &lt;&lt; MPU_RASR_C_Pos)                        </span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="preprocessor">#define MPU_RASR_B_Pos                     16U                                            </span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="preprocessor">#define MPU_RASR_B_Msk                     (1UL &lt;&lt; MPU_RASR_B_Pos)                        </span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="preprocessor">#define MPU_RASR_SRD_Pos                    8U                                            </span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   </span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1U                                            </span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  </span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="preprocessor">#define MPU_RASR_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="preprocessor">#define MPU_RASR_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_RASR_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span> </div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span> </div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>{</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>  __IOM uint32_t DHCSR;                  </div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>  __OM  uint32_t DCRSR;                  </div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>  __IOM uint32_t DCRDR;                  </div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>  __IOM uint32_t DEMCR;                  </div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>} <a class="code hl_struct" href="struct_core_debug___type.html">CoreDebug_Type</a>;</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span> </div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="comment">/* Debug Halting Control and Status Register Definitions */</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac91280edd0ce932665cf75a23d11d842"> 1238</a></span><span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            </span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1ce997cee15edaafe4aed77751816ffc"> 1239</a></span><span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga6f934c5427ea057394268e541fa97753"> 1241</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            </span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac474394bcceb31a8e09566c90b3f8922"> 1242</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2328118f8b3574c871a53605eb17e730"> 1244</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            </span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga89dceb5325f6bcb36a0473d65fbfcfa6"> 1245</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2900dd56a988a4ed27ad664d5642807e"> 1247</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            </span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga7b67e4506d7f464ef5dafd6219739756"> 1248</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga349ccea33accc705595624c2d334fbcb"> 1250</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            </span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga98d51538e645c2c1a422279cd85a0a25"> 1251</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga760a9a0d7f39951dc3f07d01f1f64772"> 1253</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            </span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9f881ade3151a73bc5b02b73fe6473ca"> 1254</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga20a71871ca8768019c51168c70c3f41d"> 1256</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            </span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac4cd6f3178de48f473d8903e8c847c07"> 1257</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga85747214e2656df6b05ec72e4d22bd6d"> 1259</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            </span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga53aa99b2e39a67622f3b9973e079c2b4"> 1260</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga0d2907400eb948a4ea3886ca083ec8e3"> 1262</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            </span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga77fe1ef3c4a729c1c82fb62a94a51c31"> 1263</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae1fc39e80de54c0339cbb1b298a9f0f9"> 1265</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            </span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae6bda72fbd32cc5734ff3542170dc00d"> 1266</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaddf1d43f8857e4efc3dc4e6b15509692"> 1268</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            </span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1d905a3aa594eb2e8bb78bcc4da05b3f"> 1269</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab557abb5b172b74d2cf44efb9d824e4e"> 1271</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            </span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab815c741a4fc2a61988cd2fb7594210b"> 1272</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="comment">/* Debug Core Register Selector Register Definitions */</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga51e75942fc0614bc9bb2c0e96fcdda9a"> 1275</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            </span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1eef4992d8f84bc6c0dffed1c87f90a5"> 1276</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga52182c8a9f63a52470244c0bc2064f7b"> 1278</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            </span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga17cafbd72b55030219ce5609baa7c01d"> 1279</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; CoreDebug_DCRSR_REGSEL_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment">/* Debug Exception and Monitor Control Register Definitions */</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga6ff2102b98f86540224819a1b767ba39"> 1282</a></span><span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            </span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga5e99652c1df93b441257389f49407834"> 1283</a></span><span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga341020a3b7450416d72544eaf8e57a64"> 1285</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            </span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae6384cbe8045051186d13ef9cdeace95"> 1286</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9ae10710684e14a1a534e785ef390e1b"> 1288</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            </span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2ded814556de96fc369de7ae9a7ceb98"> 1289</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1e2f706a59e0d8131279af1c7e152f8d"> 1291</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            </span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga68ec55930269fab78e733dcfa32392f8"> 1292</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga802829678f6871863ae9ecf60a10425c"> 1294</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            </span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac2b46b9b65bf8d23027f255fc9641977"> 1295</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaed9f42053031a9a30cd8054623304c0a"> 1297</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            </span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga803fc98c5bb85f10f0347b23794847d1"> 1298</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga22079a6e436f23b90308be97e19cf07e"> 1300</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            </span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gad6815d8e3df302d2f0ff2c2c734ed29a"> 1301</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab8e3d8f0f9590a51bbf10f6da3ad6933"> 1303</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            </span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9d29546aefe3ca8662a7fe48dd4a5b2b"> 1304</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga16f0d3d2ce1e1e8cd762d938ac56c4ac"> 1306</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            </span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaa38b947d77672c48bba1280c0a642e19"> 1307</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga10fc7c53bca904c128bc8e1a03072d50"> 1309</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            </span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2f98b461d19746ab2febfddebb73da6f"> 1310</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac9d13eb2add61f610d5ced1f7ad2adf8"> 1312</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            </span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga03ee58b1b02fdbf21612809034562f1c"> 1313</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga444454f7c7748e76cd76c3809c887c41"> 1315</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            </span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gad420a9b60620584faaca6289e83d3a87"> 1316</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9fcf09666f7063a7303117aa32a85d5a"> 1318</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            </span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga906476e53c1e1487c30f3a1181df9e30"> 1319</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e"> 1337</a></span><span class="preprocessor">#define _VAL2FLD(field, value)    (((uint32_t)(value) &lt;&lt; field ## _Pos) &amp; field ## _Msk)</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span> </div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444"> 1345</a></span><span class="preprocessor">#define _FLD2VAL(field, value)    (((uint32_t)(value) &amp; field ## _Msk) &gt;&gt; field ## _Pos)</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span> </div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="comment">/* Memory mapping of Core Hardware */</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga3c14ed93192c8d9143322bbf77ebf770"> 1358</a></span><span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gadd76251e412a195ec0a8f47227a8359e"> 1359</a></span><span class="preprocessor">#define ITM_BASE            (0xE0000000UL)                            </span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gafdab534f961bf8935eb456cb7700dcd2"> 1360</a></span><span class="preprocessor">#define DWT_BASE            (0xE0001000UL)                            </span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga2b1eeff850a7e418844ca847145a1a68"> 1361</a></span><span class="preprocessor">#define TPI_BASE            (0xE0040000UL)                            </span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga680604dbcda9e9b31a1639fcffe5230b"> 1362</a></span><span class="preprocessor">#define CoreDebug_BASE      (0xE000EDF0UL)                            </span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga58effaac0b93006b756d33209e814646"> 1363</a></span><span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gaa0288691785a5f868238e0468b39523d"> 1364</a></span><span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd"> 1365</a></span><span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga9fe0cd2eef83a8adad94490d9ecca63f"> 1367</a></span><span class="preprocessor">#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   </span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01"> 1368</a></span><span class="preprocessor">#define SCB                 ((SCB_Type       *)     SCB_BASE      )   </span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de"> 1369</a></span><span class="preprocessor">#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   </span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17"> 1370</a></span><span class="preprocessor">#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   </span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43"> 1371</a></span><span class="preprocessor">#define ITM                 ((ITM_Type       *)     ITM_BASE      )   </span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gabbe5a060185e1d5afa3f85b14e10a6ce"> 1372</a></span><span class="preprocessor">#define DWT                 ((DWT_Type       *)     DWT_BASE      )   </span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga8b4dd00016aed25a0ea54e9a9acd1239"> 1373</a></span><span class="preprocessor">#define TPI                 ((TPI_Type       *)     TPI_BASE      )   </span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gab6e30a2b802d9021619dbb0be7f5d63d"> 1374</a></span><span class="preprocessor">#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   </span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="preprocessor">  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    </span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="preprocessor">  #define MPU               ((MPU_Type       *)     MPU_BASE      )   </span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span> </div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="comment"> *                Hardware Abstraction Layer</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="comment">  Core Function Interface contains:</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="comment">  - Core NVIC Functions</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="comment">  - Core SysTick Functions</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="comment">  - Core Debug Functions</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="comment">  - Core Register Access Functions</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="comment">/* ##########################   NVIC functions  #################################### */</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="preprocessor">#ifdef CMSIS_NVIC_VIRTUAL</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="preprocessor">  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="preprocessor">    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE &quot;cmsis_nvic_virtual.h&quot;</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="preprocessor">  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="preprocessor">  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="preprocessor">  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="preprocessor">  #define NVIC_EnableIRQ              __NVIC_EnableIRQ</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="preprocessor">  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="preprocessor">  #define NVIC_DisableIRQ             __NVIC_DisableIRQ</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="preprocessor">  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="preprocessor">  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="preprocessor">  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="preprocessor">  #define NVIC_GetActive              __NVIC_GetActive</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="preprocessor">  #define NVIC_SetPriority            __NVIC_SetPriority</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="preprocessor">  #define NVIC_GetPriority            __NVIC_GetPriority</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="preprocessor">  #define NVIC_SystemReset            __NVIC_SystemReset</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="preprocessor">#endif </span><span class="comment">/* CMSIS_NVIC_VIRTUAL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span> </div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="preprocessor">#ifdef CMSIS_VECTAB_VIRTUAL</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span><span class="preprocessor">  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span><span class="preprocessor">    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE &quot;cmsis_vectab_virtual.h&quot;</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="preprocessor">  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="preprocessor">  #define NVIC_SetVector              __NVIC_SetVector</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="preprocessor">  #define NVIC_GetVector              __NVIC_GetVector</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="preprocessor">#endif  </span><span class="comment">/* (CMSIS_VECTAB_VIRTUAL) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span> </div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="preprocessor">#define NVIC_USER_IRQ_OFFSET          16</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span> </div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span> </div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="comment">/* The following EXC_RETURN values are saved the LR on exception entry */</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="preprocessor">#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     </span><span class="comment">/* return to Handler mode, uses MSP after return                               */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="preprocessor">#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     </span><span class="comment">/* return to Thread mode, uses MSP after return                                */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="preprocessor">#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     </span><span class="comment">/* return to Thread mode, uses PSP after return                                */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span> </div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span> </div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span>__STATIC_INLINE <span class="keywordtype">void</span> __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)</div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span>{</div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span>  uint32_t reg_value;</div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);             <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span> </div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>  reg_value  =  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>  reg_value &amp;= ~((uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>)); <span class="comment">/* clear bits to change               */</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>  reg_value  =  (reg_value                                   |</div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>                ((uint32_t)0x5FAUL &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>                (PriorityGroupTmp &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>)  );              <span class="comment">/* Insert write key and priority group */</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  reg_value;</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span>}</div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span> </div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span> </div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span>__STATIC_INLINE uint32_t <a class="code hl_define" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gae1de06155d072758b3453edb07d12459">__NVIC_GetPriorityGrouping</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span>{</div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span>  <span class="keywordflow">return</span> ((uint32_t)((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>));</div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span>}</div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span> </div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span> </div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>{</div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>  {</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>    __COMPILER_BARRIER();</div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span>    __COMPILER_BARRIER();</div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span>  }</div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span>}</div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span> </div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span> </div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span>{</div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span>  {</div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>  }</div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span>  {</div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span>  }</div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span>}</div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span> </div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span> </div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span>{</div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>  {</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span>  }</div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span>}</div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span> </div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span> </div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>{</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>  {</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>  }</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span>  {</div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span>  }</div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span>}</div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span> </div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span> </div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>{</div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>  {</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span>  }</div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span>}</div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span> </div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span> </div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span>{</div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span>  {</div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span>  }</div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span>}</div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span> </div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span> </div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span>{</div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span>  {</div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span>  }</div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span>  {</div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span>  }</div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span>}</div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span> </div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span> </div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t priority)</div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span>{</div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span>  {</div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[((uint32_t)IRQn)]               = (uint8_t)((priority &lt;&lt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span>  }</div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span>  {</div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] = (uint8_t)((priority &lt;&lt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>  }</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>}</div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span> </div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span> </div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span>{</div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span> </div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span>  {</div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>    <span class="keywordflow">return</span>(((uint32_t)<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[((uint32_t)IRQn)]               &gt;&gt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>  }</div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>  {</div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span>    <span class="keywordflow">return</span>(((uint32_t)<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] &gt;&gt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span>  }</div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span>}</div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span> </div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span> </div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a> (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>{</div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span>  uint32_t PreemptPriorityBits;</div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span>  uint32_t SubPriorityBits;</div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span> </div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span>  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);</div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span>  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span> </div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>  <span class="keywordflow">return</span> (</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span>           ((PreemptPriority &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL)) &lt;&lt; SubPriorityBits) |</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>           ((SubPriority     &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL)))</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>         );</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>}</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span> </div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span> </div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a> (uint32_t Priority, uint32_t PriorityGroup, uint32_t* <span class="keyword">const</span> pPreemptPriority, uint32_t* <span class="keyword">const</span> pSubPriority)</div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span>{</div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span>  uint32_t PreemptPriorityBits;</div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span>  uint32_t SubPriorityBits;</div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span> </div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span>  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);</div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span>  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span> </div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span>  *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL);</div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span>  *pSubPriority     = (Priority                   ) &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL);</div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span>}</div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span> </div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span> </div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t vector)</div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span>{</div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span>  uint32_t vectors = (uint32_t )<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span>  (* (<span class="keywordtype">int</span> *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;</div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span>  <span class="comment">/* ARM Application Note 321 states that the M3 does not require the architectural barrier */</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>}</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span> </div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span> </div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span>{</div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span>  uint32_t vectors = (uint32_t )<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span>  return (uint32_t)(* (<span class="keywordtype">int</span> *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4));</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span>}</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span> </div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span> </div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span>__NO_RETURN __STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span>{</div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span>  <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();                                                          <span class="comment">/* Ensure all outstanding memory accesses included</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><span class="comment">                                                                       buffered write are completed before reset */</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = (uint32_t)((0x5FAUL &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)    |</div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span>                           (<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) |</div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>                            <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>    );         <span class="comment">/* Keep priority group unchanged */</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span>  <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();                                                          <span class="comment">/* Ensure completion of memory access */</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span> </div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span>  <span class="keywordflow">for</span>(;;)                                                           <span class="comment">/* wait until reset */</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span>  {</div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a>();</div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span>  }</div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span>}</div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span> </div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span><span class="comment">/* ##########################  FPU functions  #################################### */</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span>{</div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span>    <span class="keywordflow">return</span> 0U;           <span class="comment">/* No FPU */</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span>}</div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span> </div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span> </div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span><span class="comment">/* ##################################    SysTick function  ############################################ */</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><span class="preprocessor">#if defined (__Vendor_SysTickConfig) &amp;&amp; (__Vendor_SysTickConfig == 0U)</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span> </div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span>__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)</div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span>{</div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span>  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span>  {</div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span>    <span class="keywordflow">return</span> (1UL);                                                   <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span>  }</div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span> </div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (uint32_t)(ticks - 1UL);                         <span class="comment">/* set reload register */</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span>  NVIC_SetPriority (<a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0UL;                                             <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span>                   <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span>                   <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                         <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span>  <span class="keywordflow">return</span> (0UL);                                                     <span class="comment">/* Function successful */</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span>}</div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span> </div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span> </div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="comment">/* ##################################### Debug In/Output function ########################################### */</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span><span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;                              </div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a"> 1836</a></span><span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) </span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a> (uint32_t ch)</div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span>{</div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span>  <span class="keywordflow">if</span> (((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>) != 0UL) &amp;&amp;      <span class="comment">/* ITM enabled */</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span>      ((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; 1UL               ) != 0UL)   )     <span class="comment">/* ITM Port #0 enabled */</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span>  {</div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span>    <span class="keywordflow">while</span> (<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0U].u32 == 0UL)</div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span>    {</div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a>();</div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span>    }</div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0U].u8 = (uint8_t)ch;</div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span>  }</div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span>  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span>}</div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span> </div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span> </div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span>__STATIC_INLINE int32_t <a class="code hl_function" href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span>{</div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span>  int32_t ch = -1;                           <span class="comment">/* no character available */</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span> </div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> != <a class="code hl_define" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>)</div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>  {</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span>    ch = <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;</div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span>    <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> = <a class="code hl_define" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span>  }</div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span> </div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span>  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span>}</div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span> </div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span> </div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span>__STATIC_INLINE int32_t <a class="code hl_function" href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span>{</div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span> </div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> == <a class="code hl_define" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>)</div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span>  {</div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span>    <span class="keywordflow">return</span> (0);                              <span class="comment">/* no character available */</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>  }</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span>  {</div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span>    <span class="keywordflow">return</span> (1);                              <span class="comment">/*    character available */</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span>  }</div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span>}</div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span> </div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span>}</div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span> </div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span><span class="preprocessor">#endif </span><span class="comment">/* __CORE_SC300_H_DEPENDANT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span> </div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span><span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acmsis__compiler_8h_html"><div class="ttname"><a href="cmsis__compiler_8h.html">cmsis_compiler.h</a></div><div class="ttdoc">CMSIS compiler generic header file.</div></div>
<div class="ttc" id="acmsis__version_8h_html"><div class="ttname"><a href="cmsis__version_8h.html">cmsis_version.h</a></div><div class="ttdoc">CMSIS Core(M) Version definitions.</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_ga067d257a2b34565410acefb5afef2203"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a></div><div class="ttdeci">#define __DSB()</div><div class="ttdoc">Data Synchronization Barrier.</div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:458</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gaad233022e850a009fc6f7602be1182f6"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a></div><div class="ttdeci">#define __ISB()</div><div class="ttdoc">Instruction Synchronization Barrier.</div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:447</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gabd585ddc865fb9b7f2493af1eee1a572"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a></div><div class="ttdeci">#define __NOP</div><div class="ttdoc">No Operation.</div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:416</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga0d9aa2d30fa54b41eb780c16e35b676c"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a></div><div class="ttdeci">__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)</div><div class="ttdoc">System Reset.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2506</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga0df355460bc1783d58f9d72ee4884208"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)</div><div class="ttdoc">Set Interrupt Vector.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2479</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga3387607fd8a1a32cccd77d2ac672dd96"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DecodePriority(uint32_t Priority, uint32_t PriorityGroup, uint32_t *const pPreemptPriority, uint32_t *const pSubPriority)</div><div class="ttdoc">Decode Priority.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2456</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga44b665d2afb708121d9b10c76ff00ee5"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Vector.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2495</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga505338e23563a9c074910fb14e7d45fd"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2382</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga562a86dbdf14827d0fee8fdafb04d191"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Clear Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2276</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga5a92ca5fa801ad7adb92be7257ab9694"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2242</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga6bcad99ce80a0e7e4ddc6f2379081756"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SCB_GetFPUType(void)</div><div class="ttdoc">get FPU type</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2749</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga71227e1376cde11eda03fcb62f1b33ea"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Enable Interrupt.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2187</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaa2837003c28c45abf193fe5e8d27f593"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)</div><div class="ttdoc">Get Active Interrupt.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2293</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaabefdd4b790b9a7308929938c0c1e1ad"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Set Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2261</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaaeb5e7cc0eaad4e2817272e7bf742083"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Enable status.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2204</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gadb94ac5d892b376e4f3555ae0418ebac"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="ttdoc">Encode Priority.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2429</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gae016e4c1986312044ee768806537d52f"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Disable Interrupt.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2223</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gae1de06155d072758b3453edb07d12459"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gae1de06155d072758b3453edb07d12459">__NVIC_GetPriorityGrouping</a></div><div class="ttdeci">#define __NVIC_GetPriorityGrouping()</div><div class="ttdoc">Get Priority Grouping.</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1244</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaeb9dc99c8e7700668813144261b0bc73"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2404</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___i_t_m_html_ga7dd53e3bff24ac09d94e61cb595cb2d9"><div class="ttname"><a href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a></div><div class="ttdeci">#define ITM_TCR_ITMENA_Msk</div><div class="ttdef"><b>Definition:</b> core_sc300.h:801</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_ga8be60fff03f48d0d345868060dc6dae7"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Msk</div><div class="ttdef"><b>Definition:</b> core_sc300.h:466</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_ga90c7cf0c490e7ae55f9503a7fda1dd22"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Msk</div><div class="ttdef"><b>Definition:</b> core_sc300.h:457</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition:</b> core_sc300.h:456</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition:</b> core_sc300.h:469</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gaca155deccdeca0f2c76b8100d24196c8"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Pos</div><div class="ttdef"><b>Definition:</b> core_sc300.h:465</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition:</b> core_sc300.h:705</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition:</b> core_sc300.h:709</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition:</b> core_sc300.h:702</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition:</b> core_sc300.h:699</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga065c3df976f3224a95ad15d475194291"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga065c3df976f3224a95ad15d475194291">xPSR_Type::@61::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> core_sc300.h:272</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga12e68e55a7badc271b948d6c7230b2a8"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></div><div class="ttdeci">volatile int32_t ITM_RxBuffer</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga28f8c1e280135316a7cffc79c8892663"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga28f8c1e280135316a7cffc79c8892663">xPSR_Type::@61::ICI_IT_1</a></div><div class="ttdeci">uint32_t ICI_IT_1</div><div class="ttdef"><b>Definition:</b> core_sc300.h:264</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga3080b82f8ecc9962a13176d1d342ff03"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga3080b82f8ecc9962a13176d1d342ff03">ITM_Type::@63::u8</a></div><div class="ttdeci">__OM uint8_t u8</div><div class="ttdef"><b>Definition:</b> core_sc300.h:742</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga33726cb4cb8d18594c67fe43237d0f0c"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga33726cb4cb8d18594c67fe43237d0f0c">CONTROL_Type::@62::nPRIV</a></div><div class="ttdeci">uint32_t nPRIV</div><div class="ttdef"><b>Definition:</b> core_sc300.h:313</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga38edfbf145546df3d6cfcc9f1ff03af2"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga38edfbf145546df3d6cfcc9f1ff03af2">xPSR_Type::@61::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition:</b> core_sc300.h:268</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga3e25afdf4afe97b1bb7eac9f9f0faa82"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga3e25afdf4afe97b1bb7eac9f9f0faa82">APSR_Type::@59::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> core_sc300.h:213</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga42958b1e3fea184e94d20bbcc39484c6"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga42958b1e3fea184e94d20bbcc39484c6">APSR_Type::@59::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition:</b> core_sc300.h:211</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga4b88752b0b5d59a4f908101d87f59015"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga4b88752b0b5d59a4f908101d87f59015">APSR_Type::@59::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> core_sc300.h:212</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga6bb8820c99b9cc30bfddd34e01f5a1c9"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga6bb8820c99b9cc30bfddd34e01f5a1c9">ITM_Type::@63::u16</a></div><div class="ttdeci">__OM uint16_t u16</div><div class="ttdef"><b>Definition:</b> core_sc300.h:743</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga79e0c92e3f4419243d75bde48b001273"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga79e0c92e3f4419243d75bde48b001273">xPSR_Type::@61::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_sc300.h:263</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga81980810bd12870f81ed35aa9c061a97"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga81980810bd12870f81ed35aa9c061a97">xPSR_Type::@61::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> core_sc300.h:269</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga8ebd6a94eb1bad9e654fb12a107e3eec"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga8ebd6a94eb1bad9e654fb12a107e3eec">xPSR_Type::@61::T</a></div><div class="ttdeci">uint32_t T</div><div class="ttdef"><b>Definition:</b> core_sc300.h:266</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaa505da355719c9c1978095d19994bd0f"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaa505da355719c9c1978095d19994bd0f">IPSR_Type::@60::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_sc300.h:245</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaa822cb398ee022b59e9e6c5d7bbb228a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a></div><div class="ttdeci">#define ITM_RXBUFFER_EMPTY</div><div class="ttdef"><b>Definition:</b> core_sc300.h:1836</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac14b294eb0de2793c56c79e38cefc327"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac14b294eb0de2793c56c79e38cefc327">APSR_Type::@59::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_sc300.h:210</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac3ee2c30a1ac4ed34c8a866a17decd53"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_ReceiveChar(void)</div><div class="ttdoc">ITM Receive Character.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2924</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac4123605f1d947413a4f94ed592ecb3f"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac4123605f1d947413a4f94ed592ecb3f">xPSR_Type::@61::ICI_IT_2</a></div><div class="ttdeci">uint32_t ICI_IT_2</div><div class="ttdef"><b>Definition:</b> core_sc300.h:267</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac4b61bfd2b58fbd16afaf612941ce640"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac4b61bfd2b58fbd16afaf612941ce640">ITM_Type::@63::u32</a></div><div class="ttdeci">__OM uint32_t u32</div><div class="ttdef"><b>Definition:</b> core_sc300.h:744</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac90a497bd64286b84552c2c553d3419e"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a></div><div class="ttdeci">__STATIC_INLINE uint32_t ITM_SendChar(uint32_t ch)</div><div class="ttdoc">ITM Send Character.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2903</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gad615c6fe921b411629f6a3b8fb1c2f51"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gad615c6fe921b411629f6a3b8fb1c2f51">CONTROL_Type::@62::SPSEL</a></div><div class="ttdeci">uint32_t SPSEL</div><div class="ttdef"><b>Definition:</b> core_sc300.h:314</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gad892ad5c869b831dd5719440546b3088"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gad892ad5c869b831dd5719440546b3088">xPSR_Type::@61::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> core_sc300.h:265</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaddc72f6ff32326c477a38e1b07fa79c7"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaddc72f6ff32326c477a38e1b07fa79c7">APSR_Type::@59::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> core_sc300.h:214</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae61191b97e2aa16847ded4e0788bb430"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae61191b97e2aa16847ded4e0788bb430">xPSR_Type::@61::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> core_sc300.h:270</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae61ce9ca5917735325cd93b0fb21dd29"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_CheckChar(void)</div><div class="ttdoc">ITM Check Character.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2944</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaebbf194bd26444b20b4939f6922eef43"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaebbf194bd26444b20b4939f6922eef43">xPSR_Type::@61::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> core_sc300.h:271</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaf66438e955bbd754ed5dccaf0a6605ab"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaf66438e955bbd754ed5dccaf0a6605ab">xPSR_Type::@61::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> core_sc300.h:262</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaf7f7cadb3046f0482f50c5a53ba86679"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaf7f7cadb3046f0482f50c5a53ba86679">IPSR_Type::@60::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> core_sc300.h:244</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gafe3a7fe09dc8be76bfa1bd30c76acc87"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gafe3a7fe09dc8be76bfa1bd30c76acc87">APSR_Type::@59::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> core_sc300.h:215</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaff89780f2ba37c91d48727b4ac2731f9"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaff89780f2ba37c91d48727b4ac2731f9">CONTROL_Type::@62::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> core_sc300.h:315</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> core_sc300.h:1368</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gabae7cdf882def602cb787bb039ff6a43"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a></div><div class="ttdeci">#define ITM</div><div class="ttdef"><b>Definition:</b> core_sc300.h:1371</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition:</b> core_sc300.h:1370</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> core_sc300.h:1369</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:49</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32G4XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:66</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:76</div></div>
<div class="ttc" id="astruct_core_debug___type_html"><div class="ttname"><a href="struct_core_debug___type.html">CoreDebug_Type</a></div><div class="ttdoc">Structure type to access the Core Debug Register (CoreDebug).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1877</div></div>
<div class="ttc" id="astruct_d_w_t___type_html"><div class="ttname"><a href="struct_d_w_t___type.html">DWT_Type</a></div><div class="ttdoc">Structure type to access the Data Watchpoint and Trace Register (DWT).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1203</div></div>
<div class="ttc" id="astruct_i_t_m___type_html"><div class="ttname"><a href="struct_i_t_m___type.html">ITM_Type</a></div><div class="ttdoc">Structure type to access the Instrumentation Trace Macrocell Register (ITM).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1088</div></div>
<div class="ttc" id="astruct_n_v_i_c___type_html"><div class="ttname"><a href="struct_n_v_i_c___type.html">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:463</div></div>
<div class="ttc" id="astruct_s_c_b___type_html"><div class="ttname"><a href="struct_s_c_b___type.html">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:499</div></div>
<div class="ttc" id="astruct_s_cn_s_c_b___type_html"><div class="ttname"><a href="struct_s_cn_s_c_b___type.html">SCnSCB_Type</a></div><div class="ttdoc">Structure type to access the System Control and ID Register not in the SCB.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1011</div></div>
<div class="ttc" id="astruct_sys_tick___type_html"><div class="ttname"><a href="struct_sys_tick___type.html">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1036</div></div>
<div class="ttc" id="astruct_t_p_i___type_html"><div class="ttname"><a href="struct_t_p_i___type.html">TPI_Type</a></div><div class="ttdoc">Structure type to access the Trace Port Interface Register (TPI).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1389</div></div>
<div class="ttc" id="aunion_a_p_s_r___type_html"><div class="ttname"><a href="union_a_p_s_r___type.html">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:316</div></div>
<div class="ttc" id="aunion_c_o_n_t_r_o_l___type_html"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:424</div></div>
<div class="ttc" id="aunion_i_p_s_r___type_html"><div class="ttname"><a href="union_i_p_s_r___type.html">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:355</div></div>
<div class="ttc" id="aunionx_p_s_r___type_html"><div class="ttname"><a href="unionx_p_s_r___type.html">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:373</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
