// Seed: 366726518
`timescale 1ps / 1ps
module module_0;
  type_4(
      "", 1'b0
  ); type_5(
      id_0, 1'b0 == (1'h0)
  );
  byte id_2;
  always @(posedge id_2 or id_1 or posedge id_0) id_2 = 1'h0;
  logic id_3;
endmodule
