/*Icron Technologies ***** Copyright 2015 All Rights Reserved. ******/
/**/
/**** This file is auto generated by IDesignSpec (http://www.agnisys.com) . Please do not edit this file. ****/
/* created by        : Mohsen Nahvi*/
/* generated by      : Mohsen.Nahvi*/
/* generated from    : C:\cygwin64\home\Mohsen.Nahvi\blackbird_current\m_layer3\regs\ids\layer3_tx\layer3_tx_regs.docx*/
/* IDesignSpec rev   : 6.8.10.0*/

/**** This code is generated with following settings ****/
/* Reg Width                  : 32*/
/* Address Unit               : 8*/
/* C++ Types int              : uint%d_t*/
/* Bus Type                   : APB*/
/* BigEndian                  : true*/
/* LittleEndian               : true*/
/* Dist. Decode and Readback  : false*/
/*--------------------------------------------------------------------------------------------------------------- */

/*block : layer3_tx */

#ifndef _LAYER3_TX_REGS_H_
#define _LAYER3_TX_REGS_H_

#ifndef __ASSEMBLER__
#ifndef __ASSEMBLER__
typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv24 : 8;
            uint32_t major : 8;           /* 23:16 SW=ro HW=ro 0x4 */
            uint32_t minor : 8;           /* 15:8 SW=ro HW=ro 0x2 */
            uint32_t patch : 8;           /* 7:0 SW=ro HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t patch : 8;           /* 0:7 SW=ro HW=ro 0x0 */
            uint32_t minor : 8;           /* 8:15 SW=ro HW=ro 0x2 */
            uint32_t major : 8;           /* 16:23 SW=ro HW=ro 0x4 */
            uint32_t resv24 : 8;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_version;

/*section : eth_framer */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv24 : 8;
            uint32_t major : 8;           /* 23:16 SW=ro HW=na 0x3 */
            uint32_t minor : 8;           /* 15:8 SW=ro HW=na 0x0 */
            uint32_t patch : 8;           /* 7:0 SW=ro HW=na 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t patch : 8;           /* 0:7 SW=ro HW=na 0x0 */
            uint32_t minor : 8;           /* 8:15 SW=ro HW=na 0x0 */
            uint32_t major : 8;           /* 16:23 SW=ro HW=na 0x3 */
            uint32_t resv24 : 8;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_version;

/*section : config0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv14 : 18;
            uint32_t max_byte : 14;           /* 13:0 SW=rw HW=ro 0x80 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t max_byte : 14;           /* 0:13 SW=rw HW=ro 0x80 */
            uint32_t resv14 : 18;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_config0_max_byte;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t mac_dg_type : 8;           /* 7:0 SW=rw HW=ro 0x4 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t mac_dg_type : 8;           /* 0:7 SW=rw HW=ro 0x4 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_config0_mac_dg_type;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv12 : 20;
            uint32_t timer_wait : 12;           /* 11:0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t timer_wait : 12;           /* 0:11 SW=rw HW=ro 0x0 */
            uint32_t resv12 : 20;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_config0_timer_wait;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv14 : 18;
            uint32_t mtu_size : 14;           /* 13:0 SW=rw HW=ro 0x5DC */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t mtu_size : 14;           /* 0:13 SW=rw HW=ro 0x5DC */
            uint32_t resv14 : 18;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_config0_mtu_size;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv14 : 18;
            uint32_t max_mtu_size : 14;           /* 13:0 SW=ro HW=wo 0x5DC */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t max_mtu_size : 14;           /* 0:13 SW=ro HW=wo 0x5DC */
            uint32_t resv14 : 18;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_config0_max_mtu_size;

typedef struct {
    layer3_tx_eth_framer_config0_max_byte  max_byte;
    layer3_tx_eth_framer_config0_mac_dg_type  mac_dg_type;
    layer3_tx_eth_framer_config0_timer_wait  timer_wait;
    layer3_tx_eth_framer_config0_mtu_size  mtu_size;
    layer3_tx_eth_framer_config0_max_mtu_size  max_mtu_size;
    
} layer3_tx_eth_framer_config0;


/*section : stats0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv7 : 25;
            uint32_t mac_dg_size_err : 1;           /* 6 SW=rw HW=ro 0x0 */
            uint32_t in_sop : 1;           /* 5 SW=rw HW=ro 0x0 */
            uint32_t in_eop : 1;           /* 4 SW=rw HW=ro 0x0 */
            uint32_t inbuff_sop : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t inbuff_eop : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t out_sop : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t out_eop : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t out_eop : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t out_sop : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t inbuff_eop : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t inbuff_sop : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t in_eop : 1;           /* 4 SW=rw HW=ro 0x0 */
            uint32_t in_sop : 1;           /* 5 SW=rw HW=ro 0x0 */
            uint32_t mac_dg_size_err : 1;           /* 6 SW=rw HW=ro 0x0 */
            uint32_t resv7 : 25;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_stats0_rd2clr_config;

typedef union {
    struct {
        uint32_t out_eop : 32;           /* 31:0 SW=ro HW=wo 0x0 */
    } bf;
    uint32_t  dw;
} layer3_tx_eth_framer_stats0_out_eop;

typedef union {
    struct {
        uint32_t out_sop : 32;           /* 31:0 SW=ro HW=wo 0x0 */
    } bf;
    uint32_t  dw;
} layer3_tx_eth_framer_stats0_out_sop;

typedef union {
    struct {
        uint32_t inbuff_eop : 32;           /* 31:0 SW=ro HW=wo 0x0 */
    } bf;
    uint32_t  dw;
} layer3_tx_eth_framer_stats0_inbuff_eop;

typedef union {
    struct {
        uint32_t inbuff_sop : 32;           /* 31:0 SW=ro HW=wo 0x0 */
    } bf;
    uint32_t  dw;
} layer3_tx_eth_framer_stats0_inbuff_sop;

typedef union {
    struct {
        uint32_t in_eop : 32;           /* 31:0 SW=ro HW=wo 0x0 */
    } bf;
    uint32_t  dw;
} layer3_tx_eth_framer_stats0_in_eop;

typedef union {
    struct {
        uint32_t in_sop : 32;           /* 31:0 SW=ro HW=wo 0x0 */
    } bf;
    uint32_t  dw;
} layer3_tx_eth_framer_stats0_in_sop;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t mac_dg_size_err : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t mac_dg_size_err : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_stats0_mac_dg_size_err;

typedef struct {
    layer3_tx_eth_framer_stats0_rd2clr_config  rd2clr_config;
    layer3_tx_eth_framer_stats0_out_eop  out_eop;
    layer3_tx_eth_framer_stats0_out_sop  out_sop;
    layer3_tx_eth_framer_stats0_inbuff_eop  inbuff_eop;
    layer3_tx_eth_framer_stats0_inbuff_sop  inbuff_sop;
    layer3_tx_eth_framer_stats0_in_eop  in_eop;
    layer3_tx_eth_framer_stats0_in_sop  in_sop;
    layer3_tx_eth_framer_stats0_mac_dg_size_err  mac_dg_size_err;
    
} layer3_tx_eth_framer_stats0;


/*section : pfifo */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv24 : 8;
            uint32_t major : 8;           /* 23:16 SW=ro HW=na 0x1 */
            uint32_t minor : 8;           /* 15:8 SW=ro HW=na 0x1 */
            uint32_t patch : 8;           /* 7:0 SW=ro HW=na 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t patch : 8;           /* 0:7 SW=ro HW=na 0x0 */
            uint32_t minor : 8;           /* 8:15 SW=ro HW=na 0x1 */
            uint32_t major : 8;           /* 16:23 SW=ro HW=na 0x1 */
            uint32_t resv24 : 8;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_pfifo_version;

/*section : write_engine */

/*section : config0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv1 : 31;
            uint32_t wclr : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t wclr : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t resv1 : 31;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_pfifo_write_engine_config0_clear;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv4 : 28;
            uint32_t drp_on_sop : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t drp_on_pkt_err : 1;           /* 2 SW=rw HW=ro 0x1 */
            uint32_t pkt_strm : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t flw_ctrl_en : 1;           /* 0 SW=rw HW=ro 0x1 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t flw_ctrl_en : 1;           /* 0 SW=rw HW=ro 0x1 */
            uint32_t pkt_strm : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t drp_on_pkt_err : 1;           /* 2 SW=rw HW=ro 0x1 */
            uint32_t drp_on_sop : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t resv4 : 28;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_pfifo_write_engine_config0_mode;

typedef union {
    struct {
        uint32_t ntfy_lmt : 32;           /* 31:0 SW=rw HW=ro 0x0 */
    } bf;
    uint32_t  dw;
} layer3_tx_eth_framer_pfifo_write_engine_config0_notify_limit;

typedef struct {
    layer3_tx_eth_framer_pfifo_write_engine_config0_clear  clear;
    layer3_tx_eth_framer_pfifo_write_engine_config0_mode  mode;
    layer3_tx_eth_framer_pfifo_write_engine_config0_notify_limit  notify_limit;
    
} layer3_tx_eth_framer_pfifo_write_engine_config0;


/*section : stats0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv10 : 22;
            uint32_t flow_ctrl : 1;           /* 9 SW=rw HW=ro 0x0 */
            uint32_t drp_pkt_wr : 1;           /* 8 SW=rw HW=ro 0x0 */
            uint32_t drp_pkt_rd : 1;           /* 7 SW=rw HW=ro 0x0 */
            uint32_t wflush_act : 1;           /* 6 SW=rw HW=ro 0x0 */
            uint32_t pkt_sop_err : 1;           /* 5 SW=rw HW=ro 0x0 */
            uint32_t pkt_err : 1;           /* 4 SW=rw HW=ro 0x0 */
            uint32_t fifo_full_err : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t pkt_max_byte_cnt_err : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t pfifo_dcount : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t nfifo_dcount : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t nfifo_dcount : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t pfifo_dcount : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t pkt_max_byte_cnt_err : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t fifo_full_err : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t pkt_err : 1;           /* 4 SW=rw HW=ro 0x0 */
            uint32_t pkt_sop_err : 1;           /* 5 SW=rw HW=ro 0x0 */
            uint32_t wflush_act : 1;           /* 6 SW=rw HW=ro 0x0 */
            uint32_t drp_pkt_rd : 1;           /* 7 SW=rw HW=ro 0x0 */
            uint32_t drp_pkt_wr : 1;           /* 8 SW=rw HW=ro 0x0 */
            uint32_t flow_ctrl : 1;           /* 9 SW=rw HW=ro 0x0 */
            uint32_t resv10 : 22;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_pfifo_write_engine_stats0_rd2clr_config;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t nfifo_dcount : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t nfifo_dcount : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_pfifo_write_engine_stats0_nfifo_dcount;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t pfifo_dcount : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t pfifo_dcount : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_pfifo_write_engine_stats0_pfifo_dcount;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t pkt_max_byte_cnt_err : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t pkt_max_byte_cnt_err : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_max_byte_cnt_err;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t fifo_full_err : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t fifo_full_err : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_pfifo_write_engine_stats0_fifo_full_err;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t pkt_err : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t pkt_err : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_err;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t pkt_sop_err : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t pkt_sop_err : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_sop_err;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t wflush_act : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t wflush_act : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_pfifo_write_engine_stats0_wflush_act;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t drp_pkt_rd : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t drp_pkt_rd : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_pfifo_write_engine_stats0_drp_pkt_rd;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t drp_pkt_wr : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t drp_pkt_wr : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_pfifo_write_engine_stats0_drp_pkt_wr;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t flow_ctrl : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t flow_ctrl : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_pfifo_write_engine_stats0_flow_ctrl;

typedef struct {
    layer3_tx_eth_framer_pfifo_write_engine_stats0_rd2clr_config  rd2clr_config;
    layer3_tx_eth_framer_pfifo_write_engine_stats0_nfifo_dcount  nfifo_dcount;
    layer3_tx_eth_framer_pfifo_write_engine_stats0_pfifo_dcount  pfifo_dcount;
    layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_max_byte_cnt_err  pkt_max_byte_cnt_err;
    layer3_tx_eth_framer_pfifo_write_engine_stats0_fifo_full_err  fifo_full_err;
    layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_err  pkt_err;
    layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_sop_err  pkt_sop_err;
    layer3_tx_eth_framer_pfifo_write_engine_stats0_wflush_act  wflush_act;
    layer3_tx_eth_framer_pfifo_write_engine_stats0_drp_pkt_rd  drp_pkt_rd;
    layer3_tx_eth_framer_pfifo_write_engine_stats0_drp_pkt_wr  drp_pkt_wr;
    layer3_tx_eth_framer_pfifo_write_engine_stats0_flow_ctrl  flow_ctrl;
    
} layer3_tx_eth_framer_pfifo_write_engine_stats0;


typedef struct {
    
    union {
        layer3_tx_eth_framer_pfifo_write_engine_config0 s;
        uint8_t filler[0xC];
    } config0;
    
    union {
        layer3_tx_eth_framer_pfifo_write_engine_stats0 s;
        uint8_t filler[0x2C];
    } stats0;
    
} layer3_tx_eth_framer_pfifo_write_engine;


/*section : read_engine */

/*section : config0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv1 : 31;
            uint32_t rclr : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t rclr : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t resv1 : 31;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_pfifo_read_engine_config0_clear;

typedef struct {
    layer3_tx_eth_framer_pfifo_read_engine_config0_clear  clear;
    
} layer3_tx_eth_framer_pfifo_read_engine_config0;


/*section : stats0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv3 : 29;
            uint32_t flow_ctrl : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t drp_pkt : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t rflush_act : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t rflush_act : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t drp_pkt : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t flow_ctrl : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t resv3 : 29;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_pfifo_read_engine_stats0_rd2clr_config;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t rflush_act : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t rflush_act : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_pfifo_read_engine_stats0_rflush_act;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t drp_pkt : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t drp_pkt : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_pfifo_read_engine_stats0_drp_pkt;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t flow_ctrl : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t flow_ctrl : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_pfifo_read_engine_stats0_flow_ctrl;

typedef struct {
    layer3_tx_eth_framer_pfifo_read_engine_stats0_rd2clr_config  rd2clr_config;
    layer3_tx_eth_framer_pfifo_read_engine_stats0_rflush_act  rflush_act;
    layer3_tx_eth_framer_pfifo_read_engine_stats0_drp_pkt  drp_pkt;
    layer3_tx_eth_framer_pfifo_read_engine_stats0_flow_ctrl  flow_ctrl;
    
} layer3_tx_eth_framer_pfifo_read_engine_stats0;


typedef struct {
    
    union {
        layer3_tx_eth_framer_pfifo_read_engine_config0 s;
        uint8_t filler[0x4];
    } config0;
    
    union {
        layer3_tx_eth_framer_pfifo_read_engine_stats0 s;
        uint8_t filler[0x10];
    } stats0;
    
} layer3_tx_eth_framer_pfifo_read_engine;


typedef struct {
    layer3_tx_eth_framer_pfifo_version  version;
    
    union {
        layer3_tx_eth_framer_pfifo_write_engine s;
        uint8_t filler[0x38];
    } write_engine;
    
    union {
        layer3_tx_eth_framer_pfifo_read_engine s;
        uint8_t filler[0x14];
    } read_engine;
    
} layer3_tx_eth_framer_pfifo;


/*section : ptp_guard */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv24 : 8;
            uint32_t major : 8;           /* 23:16 SW=ro HW=na 0x3 */
            uint32_t minor : 8;           /* 15:8 SW=ro HW=na 0x3 */
            uint32_t patch : 8;           /* 7:0 SW=ro HW=na 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t patch : 8;           /* 0:7 SW=ro HW=na 0x0 */
            uint32_t minor : 8;           /* 8:15 SW=ro HW=na 0x3 */
            uint32_t major : 8;           /* 16:23 SW=ro HW=na 0x3 */
            uint32_t resv24 : 8;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_ptp_guard_version;

/*section : config0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv2 : 30;
            uint32_t implemented : 1;           /* 1 SW=ro HW=wo 0x0 */
            uint32_t activate : 1;           /* 0 SW=rw HW=ro 0x1 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t activate : 1;           /* 0 SW=rw HW=ro 0x1 */
            uint32_t implemented : 1;           /* 1 SW=ro HW=wo 0x0 */
            uint32_t resv2 : 30;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_ptp_guard_config0_fix_ptp_violations;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv20 : 12;
            uint32_t max_cycle_mode : 4;           /* 19:16 SW=rw HW=ro 0x3 */
            uint32_t max_cycles : 16;           /* 15:0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t max_cycles : 16;           /* 0:15 SW=rw HW=ro 0x0 */
            uint32_t max_cycle_mode : 4;           /* 16:19 SW=rw HW=ro 0x3 */
            uint32_t resv20 : 12;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_ptp_guard_config0_max_cycles;

typedef struct {
    layer3_tx_eth_framer_ptp_guard_config0_fix_ptp_violations  fix_ptp_violations;
    layer3_tx_eth_framer_ptp_guard_config0_max_cycles  max_cycles;
    
} layer3_tx_eth_framer_ptp_guard_config0;


/*section : stats0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv3 : 29;
            uint32_t max_cycle_err : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t missing_eop_err : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t missing_sop_err : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t missing_sop_err : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t missing_eop_err : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t max_cycle_err : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t resv3 : 29;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_ptp_guard_stats0_rd2clr_config;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t missing_sop_err : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t missing_sop_err : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_ptp_guard_stats0_missing_sop_err;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t missing_eop_err : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t missing_eop_err : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_ptp_guard_stats0_missing_eop_err;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t max_cycle_err : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t max_cycle_err : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_ptp_guard_stats0_max_cycle_err;

typedef struct {
    layer3_tx_eth_framer_ptp_guard_stats0_rd2clr_config  rd2clr_config;
    layer3_tx_eth_framer_ptp_guard_stats0_missing_sop_err  missing_sop_err;
    layer3_tx_eth_framer_ptp_guard_stats0_missing_eop_err  missing_eop_err;
    layer3_tx_eth_framer_ptp_guard_stats0_max_cycle_err  max_cycle_err;
    
} layer3_tx_eth_framer_ptp_guard_stats0;


/*section : irq0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv3 : 29;
            uint32_t max_cycle_err : 1;           /* 2 SW=rw HW=na 0x0 */
            uint32_t missing_eop_err : 1;           /* 1 SW=rw HW=na 0x0 */
            uint32_t missing_sop_err : 1;           /* 0 SW=rw HW=na 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t missing_sop_err : 1;           /* 0 SW=rw HW=na 0x0 */
            uint32_t missing_eop_err : 1;           /* 1 SW=rw HW=na 0x0 */
            uint32_t max_cycle_err : 1;           /* 2 SW=rw HW=na 0x0 */
            uint32_t resv3 : 29;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_ptp_guard_irq0_enable;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv3 : 29;
            uint32_t max_cycle_err : 1;           /* 2 SW=r/w1c HW=wo 0x0 */
            uint32_t missing_eop_err : 1;           /* 1 SW=r/w1c HW=wo 0x0 */
            uint32_t missing_sop_err : 1;           /* 0 SW=r/w1c HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t missing_sop_err : 1;           /* 0 SW=r/w1c HW=wo 0x0 */
            uint32_t missing_eop_err : 1;           /* 1 SW=r/w1c HW=wo 0x0 */
            uint32_t max_cycle_err : 1;           /* 2 SW=r/w1c HW=wo 0x0 */
            uint32_t resv3 : 29;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_ptp_guard_irq0_pending;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv3 : 29;
            uint32_t max_cycle_err : 1;           /* 2 SW=ro HW=na 0x0 */
            uint32_t missing_eop_err : 1;           /* 1 SW=ro HW=na 0x0 */
            uint32_t missing_sop_err : 1;           /* 0 SW=ro HW=na 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t missing_sop_err : 1;           /* 0 SW=ro HW=na 0x0 */
            uint32_t missing_eop_err : 1;           /* 1 SW=ro HW=na 0x0 */
            uint32_t max_cycle_err : 1;           /* 2 SW=ro HW=na 0x0 */
            uint32_t resv3 : 29;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_ptp_guard_irq0_pending_irq;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv3 : 29;
            uint32_t max_cycle_err : 1;           /* 2 SW=ro HW=wo 0x0 */
            uint32_t missing_eop_err : 1;           /* 1 SW=ro HW=wo 0x0 */
            uint32_t missing_sop_err : 1;           /* 0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t missing_sop_err : 1;           /* 0 SW=ro HW=wo 0x0 */
            uint32_t missing_eop_err : 1;           /* 1 SW=ro HW=wo 0x0 */
            uint32_t max_cycle_err : 1;           /* 2 SW=ro HW=wo 0x0 */
            uint32_t resv3 : 29;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_eth_framer_ptp_guard_irq0_raw;

typedef struct {
    layer3_tx_eth_framer_ptp_guard_irq0_enable  enable;
    layer3_tx_eth_framer_ptp_guard_irq0_pending  pending;
    layer3_tx_eth_framer_ptp_guard_irq0_pending_irq  pending_irq;
    layer3_tx_eth_framer_ptp_guard_irq0_raw  raw;
    
} layer3_tx_eth_framer_ptp_guard_irq0;


typedef struct {
    layer3_tx_eth_framer_ptp_guard_version  version;
    
    union {
        layer3_tx_eth_framer_ptp_guard_config0 s;
        uint8_t filler[0x8];
    } config0;
    
    union {
        layer3_tx_eth_framer_ptp_guard_stats0 s;
        uint8_t filler[0x10];
    } stats0;
    
    union {
        layer3_tx_eth_framer_ptp_guard_irq0 s;
        uint8_t filler[0x10];
    } irq0;
    
} layer3_tx_eth_framer_ptp_guard;


typedef struct {
    layer3_tx_eth_framer_version  version;
    
    union {
        layer3_tx_eth_framer_config0 s;
        uint8_t filler[0x14];
    } config0;
    
    union {
        layer3_tx_eth_framer_stats0 s;
        uint8_t filler[0x20];
    } stats0;
    
    union {
        layer3_tx_eth_framer_pfifo s;
        uint8_t filler[0x50];
    } pfifo;
    
    union {
        layer3_tx_eth_framer_ptp_guard s;
        uint8_t filler[0x2C];
    } ptp_guard;
    
} layer3_tx_eth_framer;


/*section : irq0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv19 : 13;
            uint32_t framer_stats0_out_eop_irq_rollover : 1;           /* 18 SW=rw HW=na 0x0 */
            uint32_t framer_stats0_out_sop_irq_rollover : 1;           /* 17 SW=rw HW=na 0x0 */
            uint32_t framer_stats0_inbuff_eop_irq_rollover : 1;           /* 16 SW=rw HW=na 0x0 */
            uint32_t framer_stats0_inbuff_sop_irq_rollover : 1;           /* 15 SW=rw HW=na 0x0 */
            uint32_t framer_stats0_in_eop_irq_rollover : 1;           /* 14 SW=rw HW=na 0x0 */
            uint32_t framer_stats0_in_sop_irq_rollover : 1;           /* 13 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_nfifo_dcount_irq_rollover : 1;           /* 12 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pfifo_dcount_irq_rollover : 1;           /* 11 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pkt_max_byte_cnt_err_irq_rollover : 1;           /* 10 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_fifo_full_err_irq_rollover : 1;           /* 9 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pkt_err_irq_rollover : 1;           /* 8 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pkt_sop_err_irq_rollover : 1;           /* 7 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_wflush_act_irq_rollover : 1;           /* 6 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_drp_pkt_rd_irq_rollover : 1;           /* 5 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_drp_pkt_wr_irq_rollover : 1;           /* 4 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_flow_ctrl_irq_rollover : 1;           /* 3 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_read_engine_stats0_rflush_act_irq_rollover : 1;           /* 2 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_read_engine_stats0_drp_pkt_irq_rollover : 1;           /* 1 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_read_engine_stats0_flow_ctrl_irq_rollover : 1;           /* 0 SW=rw HW=na 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t framer_pfifo_read_engine_stats0_flow_ctrl_irq_rollover : 1;           /* 0 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_read_engine_stats0_drp_pkt_irq_rollover : 1;           /* 1 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_read_engine_stats0_rflush_act_irq_rollover : 1;           /* 2 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_flow_ctrl_irq_rollover : 1;           /* 3 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_drp_pkt_wr_irq_rollover : 1;           /* 4 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_drp_pkt_rd_irq_rollover : 1;           /* 5 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_wflush_act_irq_rollover : 1;           /* 6 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pkt_sop_err_irq_rollover : 1;           /* 7 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pkt_err_irq_rollover : 1;           /* 8 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_fifo_full_err_irq_rollover : 1;           /* 9 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pkt_max_byte_cnt_err_irq_rollover : 1;           /* 10 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pfifo_dcount_irq_rollover : 1;           /* 11 SW=rw HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_nfifo_dcount_irq_rollover : 1;           /* 12 SW=rw HW=na 0x0 */
            uint32_t framer_stats0_in_sop_irq_rollover : 1;           /* 13 SW=rw HW=na 0x0 */
            uint32_t framer_stats0_in_eop_irq_rollover : 1;           /* 14 SW=rw HW=na 0x0 */
            uint32_t framer_stats0_inbuff_sop_irq_rollover : 1;           /* 15 SW=rw HW=na 0x0 */
            uint32_t framer_stats0_inbuff_eop_irq_rollover : 1;           /* 16 SW=rw HW=na 0x0 */
            uint32_t framer_stats0_out_sop_irq_rollover : 1;           /* 17 SW=rw HW=na 0x0 */
            uint32_t framer_stats0_out_eop_irq_rollover : 1;           /* 18 SW=rw HW=na 0x0 */
            uint32_t resv19 : 13;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_irq0_enable;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv19 : 13;
            uint32_t framer_stats0_out_eop_irq_rollover : 1;           /* 18 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_stats0_out_sop_irq_rollover : 1;           /* 17 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_stats0_inbuff_eop_irq_rollover : 1;           /* 16 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_stats0_inbuff_sop_irq_rollover : 1;           /* 15 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_stats0_in_eop_irq_rollover : 1;           /* 14 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_stats0_in_sop_irq_rollover : 1;           /* 13 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_nfifo_dcount_irq_rollover : 1;           /* 12 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pfifo_dcount_irq_rollover : 1;           /* 11 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pkt_max_byte_cnt_err_irq_rollover : 1;           /* 10 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_fifo_full_err_irq_rollover : 1;           /* 9 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pkt_err_irq_rollover : 1;           /* 8 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pkt_sop_err_irq_rollover : 1;           /* 7 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_wflush_act_irq_rollover : 1;           /* 6 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_drp_pkt_rd_irq_rollover : 1;           /* 5 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_drp_pkt_wr_irq_rollover : 1;           /* 4 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_flow_ctrl_irq_rollover : 1;           /* 3 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_read_engine_stats0_rflush_act_irq_rollover : 1;           /* 2 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_read_engine_stats0_drp_pkt_irq_rollover : 1;           /* 1 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_read_engine_stats0_flow_ctrl_irq_rollover : 1;           /* 0 SW=r/w1c HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t framer_pfifo_read_engine_stats0_flow_ctrl_irq_rollover : 1;           /* 0 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_read_engine_stats0_drp_pkt_irq_rollover : 1;           /* 1 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_read_engine_stats0_rflush_act_irq_rollover : 1;           /* 2 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_flow_ctrl_irq_rollover : 1;           /* 3 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_drp_pkt_wr_irq_rollover : 1;           /* 4 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_drp_pkt_rd_irq_rollover : 1;           /* 5 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_wflush_act_irq_rollover : 1;           /* 6 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pkt_sop_err_irq_rollover : 1;           /* 7 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pkt_err_irq_rollover : 1;           /* 8 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_fifo_full_err_irq_rollover : 1;           /* 9 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pkt_max_byte_cnt_err_irq_rollover : 1;           /* 10 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pfifo_dcount_irq_rollover : 1;           /* 11 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_nfifo_dcount_irq_rollover : 1;           /* 12 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_stats0_in_sop_irq_rollover : 1;           /* 13 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_stats0_in_eop_irq_rollover : 1;           /* 14 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_stats0_inbuff_sop_irq_rollover : 1;           /* 15 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_stats0_inbuff_eop_irq_rollover : 1;           /* 16 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_stats0_out_sop_irq_rollover : 1;           /* 17 SW=r/w1c HW=wo 0x0 */
            uint32_t framer_stats0_out_eop_irq_rollover : 1;           /* 18 SW=r/w1c HW=wo 0x0 */
            uint32_t resv19 : 13;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_irq0_pending;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv19 : 13;
            uint32_t framer_stats0_out_eop_irq_rollover : 1;           /* 18 SW=ro HW=na 0x0 */
            uint32_t framer_stats0_out_sop_irq_rollover : 1;           /* 17 SW=ro HW=na 0x0 */
            uint32_t framer_stats0_inbuff_eop_irq_rollover : 1;           /* 16 SW=ro HW=na 0x0 */
            uint32_t framer_stats0_inbuff_sop_irq_rollover : 1;           /* 15 SW=ro HW=na 0x0 */
            uint32_t framer_stats0_in_eop_irq_rollover : 1;           /* 14 SW=ro HW=na 0x0 */
            uint32_t framer_stats0_in_sop_irq_rollover : 1;           /* 13 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_nfifo_dcount_irq_rollover : 1;           /* 12 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pfifo_dcount_irq_rollover : 1;           /* 11 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pkt_max_byte_cnt_err_irq_rollover : 1;           /* 10 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_fifo_full_err_irq_rollover : 1;           /* 9 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pkt_err_irq_rollover : 1;           /* 8 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pkt_sop_err_irq_rollover : 1;           /* 7 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_wflush_act_irq_rollover : 1;           /* 6 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_drp_pkt_rd_irq_rollover : 1;           /* 5 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_drp_pkt_wr_irq_rollover : 1;           /* 4 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_flow_ctrl_irq_rollover : 1;           /* 3 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_read_engine_stats0_rflush_act_irq_rollover : 1;           /* 2 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_read_engine_stats0_drp_pkt_irq_rollover : 1;           /* 1 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_read_engine_stats0_flow_ctrl_irq_rollover : 1;           /* 0 SW=ro HW=na 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t framer_pfifo_read_engine_stats0_flow_ctrl_irq_rollover : 1;           /* 0 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_read_engine_stats0_drp_pkt_irq_rollover : 1;           /* 1 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_read_engine_stats0_rflush_act_irq_rollover : 1;           /* 2 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_flow_ctrl_irq_rollover : 1;           /* 3 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_drp_pkt_wr_irq_rollover : 1;           /* 4 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_drp_pkt_rd_irq_rollover : 1;           /* 5 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_wflush_act_irq_rollover : 1;           /* 6 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pkt_sop_err_irq_rollover : 1;           /* 7 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pkt_err_irq_rollover : 1;           /* 8 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_fifo_full_err_irq_rollover : 1;           /* 9 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pkt_max_byte_cnt_err_irq_rollover : 1;           /* 10 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pfifo_dcount_irq_rollover : 1;           /* 11 SW=ro HW=na 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_nfifo_dcount_irq_rollover : 1;           /* 12 SW=ro HW=na 0x0 */
            uint32_t framer_stats0_in_sop_irq_rollover : 1;           /* 13 SW=ro HW=na 0x0 */
            uint32_t framer_stats0_in_eop_irq_rollover : 1;           /* 14 SW=ro HW=na 0x0 */
            uint32_t framer_stats0_inbuff_sop_irq_rollover : 1;           /* 15 SW=ro HW=na 0x0 */
            uint32_t framer_stats0_inbuff_eop_irq_rollover : 1;           /* 16 SW=ro HW=na 0x0 */
            uint32_t framer_stats0_out_sop_irq_rollover : 1;           /* 17 SW=ro HW=na 0x0 */
            uint32_t framer_stats0_out_eop_irq_rollover : 1;           /* 18 SW=ro HW=na 0x0 */
            uint32_t resv19 : 13;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_irq0_pending_irq;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv19 : 13;
            uint32_t framer_stats0_out_eop_irq_rollover : 1;           /* 18 SW=ro HW=wo 0x0 */
            uint32_t framer_stats0_out_sop_irq_rollover : 1;           /* 17 SW=ro HW=wo 0x0 */
            uint32_t framer_stats0_inbuff_eop_irq_rollover : 1;           /* 16 SW=ro HW=wo 0x0 */
            uint32_t framer_stats0_inbuff_sop_irq_rollover : 1;           /* 15 SW=ro HW=wo 0x0 */
            uint32_t framer_stats0_in_eop_irq_rollover : 1;           /* 14 SW=ro HW=wo 0x0 */
            uint32_t framer_stats0_in_sop_irq_rollover : 1;           /* 13 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_nfifo_dcount_irq_rollover : 1;           /* 12 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pfifo_dcount_irq_rollover : 1;           /* 11 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pkt_max_byte_cnt_err_irq_rollover : 1;           /* 10 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_fifo_full_err_irq_rollover : 1;           /* 9 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pkt_err_irq_rollover : 1;           /* 8 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pkt_sop_err_irq_rollover : 1;           /* 7 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_wflush_act_irq_rollover : 1;           /* 6 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_drp_pkt_rd_irq_rollover : 1;           /* 5 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_drp_pkt_wr_irq_rollover : 1;           /* 4 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_flow_ctrl_irq_rollover : 1;           /* 3 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_read_engine_stats0_rflush_act_irq_rollover : 1;           /* 2 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_read_engine_stats0_drp_pkt_irq_rollover : 1;           /* 1 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_read_engine_stats0_flow_ctrl_irq_rollover : 1;           /* 0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t framer_pfifo_read_engine_stats0_flow_ctrl_irq_rollover : 1;           /* 0 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_read_engine_stats0_drp_pkt_irq_rollover : 1;           /* 1 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_read_engine_stats0_rflush_act_irq_rollover : 1;           /* 2 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_flow_ctrl_irq_rollover : 1;           /* 3 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_drp_pkt_wr_irq_rollover : 1;           /* 4 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_drp_pkt_rd_irq_rollover : 1;           /* 5 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_wflush_act_irq_rollover : 1;           /* 6 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pkt_sop_err_irq_rollover : 1;           /* 7 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pkt_err_irq_rollover : 1;           /* 8 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_fifo_full_err_irq_rollover : 1;           /* 9 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pkt_max_byte_cnt_err_irq_rollover : 1;           /* 10 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_pfifo_dcount_irq_rollover : 1;           /* 11 SW=ro HW=wo 0x0 */
            uint32_t framer_pfifo_write_engine_stats0_nfifo_dcount_irq_rollover : 1;           /* 12 SW=ro HW=wo 0x0 */
            uint32_t framer_stats0_in_sop_irq_rollover : 1;           /* 13 SW=ro HW=wo 0x0 */
            uint32_t framer_stats0_in_eop_irq_rollover : 1;           /* 14 SW=ro HW=wo 0x0 */
            uint32_t framer_stats0_inbuff_sop_irq_rollover : 1;           /* 15 SW=ro HW=wo 0x0 */
            uint32_t framer_stats0_inbuff_eop_irq_rollover : 1;           /* 16 SW=ro HW=wo 0x0 */
            uint32_t framer_stats0_out_sop_irq_rollover : 1;           /* 17 SW=ro HW=wo 0x0 */
            uint32_t framer_stats0_out_eop_irq_rollover : 1;           /* 18 SW=ro HW=wo 0x0 */
            uint32_t resv19 : 13;
        } bf;
        
    #endif
    uint32_t  dw;
} layer3_tx_irq0_raw;

typedef struct {
    layer3_tx_irq0_enable  enable;
    layer3_tx_irq0_pending  pending;
    layer3_tx_irq0_pending_irq  pending_irq;
    layer3_tx_irq0_raw  raw;
    
    
    
} layer3_tx_irq0;


typedef struct {
    layer3_tx_version  version;
    
    union {
        layer3_tx_eth_framer s;
        uint8_t filler[0xB4];
    } eth_framer;
    
    union {
        layer3_tx_irq0 s;
        uint8_t filler[0x10];
    } irq0;
    
    
    uint8_t filler11[0x38];
    
    
} layer3_tx_s;


#endif   //__ASSEMBLER__


#endif // __ASSEMBLER__
#define layer3_tx_version_READMASK 0xFFFFFF
#define layer3_tx_version_WRITEMASK 0x0
#define layer3_tx_version_VOLATILEMASK 0x0
#define layer3_tx_version_RESETMASK 0xFFFFFF
#define layer3_tx_version_DEFAULT 0x00040200

#define layer3_tx_eth_framer_version_READMASK 0xFFFFFF
#define layer3_tx_eth_framer_version_WRITEMASK 0x0
#define layer3_tx_eth_framer_version_VOLATILEMASK 0x0
#define layer3_tx_eth_framer_version_RESETMASK 0xFFFFFF
#define layer3_tx_eth_framer_version_DEFAULT 0x00030000

#define layer3_tx_eth_framer_config0_max_byte_READMASK 0x3FFF
#define layer3_tx_eth_framer_config0_max_byte_WRITEMASK 0x3FFF
#define layer3_tx_eth_framer_config0_max_byte_VOLATILEMASK 0x0
#define layer3_tx_eth_framer_config0_max_byte_RESETMASK 0x3FFF
#define layer3_tx_eth_framer_config0_max_byte_DEFAULT 0x00000080

#define layer3_tx_eth_framer_config0_mac_dg_type_READMASK 0xFF
#define layer3_tx_eth_framer_config0_mac_dg_type_WRITEMASK 0xFF
#define layer3_tx_eth_framer_config0_mac_dg_type_VOLATILEMASK 0x0
#define layer3_tx_eth_framer_config0_mac_dg_type_RESETMASK 0xFF
#define layer3_tx_eth_framer_config0_mac_dg_type_DEFAULT 0x00000004

#define layer3_tx_eth_framer_config0_timer_wait_READMASK 0xFFF
#define layer3_tx_eth_framer_config0_timer_wait_WRITEMASK 0xFFF
#define layer3_tx_eth_framer_config0_timer_wait_VOLATILEMASK 0x0
#define layer3_tx_eth_framer_config0_timer_wait_RESETMASK 0xFFF
#define layer3_tx_eth_framer_config0_timer_wait_DEFAULT 0x00000000

#define layer3_tx_eth_framer_config0_mtu_size_READMASK 0x3FFF
#define layer3_tx_eth_framer_config0_mtu_size_WRITEMASK 0x3FFF
#define layer3_tx_eth_framer_config0_mtu_size_VOLATILEMASK 0x0
#define layer3_tx_eth_framer_config0_mtu_size_RESETMASK 0x3FFF
#define layer3_tx_eth_framer_config0_mtu_size_DEFAULT 0x000005DC

#define layer3_tx_eth_framer_config0_max_mtu_size_READMASK 0x3FFF
#define layer3_tx_eth_framer_config0_max_mtu_size_WRITEMASK 0x0
#define layer3_tx_eth_framer_config0_max_mtu_size_VOLATILEMASK 0x3FFF
#define layer3_tx_eth_framer_config0_max_mtu_size_RESETMASK 0x3FFF
#define layer3_tx_eth_framer_config0_max_mtu_size_DEFAULT 0x000005DC

#define layer3_tx_eth_framer_stats0_rd2clr_config_READMASK 0x7F
#define layer3_tx_eth_framer_stats0_rd2clr_config_WRITEMASK 0x7F
#define layer3_tx_eth_framer_stats0_rd2clr_config_VOLATILEMASK 0x0
#define layer3_tx_eth_framer_stats0_rd2clr_config_RESETMASK 0x7F
#define layer3_tx_eth_framer_stats0_rd2clr_config_DEFAULT 0x00000000

#define layer3_tx_eth_framer_stats0_out_eop_READMASK 0xFFFFFFFF
#define layer3_tx_eth_framer_stats0_out_eop_WRITEMASK 0x0
#define layer3_tx_eth_framer_stats0_out_eop_VOLATILEMASK 0xFFFFFFFF
#define layer3_tx_eth_framer_stats0_out_eop_RESETMASK 0xFFFFFFFF
#define layer3_tx_eth_framer_stats0_out_eop_DEFAULT 0x00000000

#define layer3_tx_eth_framer_stats0_out_sop_READMASK 0xFFFFFFFF
#define layer3_tx_eth_framer_stats0_out_sop_WRITEMASK 0x0
#define layer3_tx_eth_framer_stats0_out_sop_VOLATILEMASK 0xFFFFFFFF
#define layer3_tx_eth_framer_stats0_out_sop_RESETMASK 0xFFFFFFFF
#define layer3_tx_eth_framer_stats0_out_sop_DEFAULT 0x00000000

#define layer3_tx_eth_framer_stats0_inbuff_eop_READMASK 0xFFFFFFFF
#define layer3_tx_eth_framer_stats0_inbuff_eop_WRITEMASK 0x0
#define layer3_tx_eth_framer_stats0_inbuff_eop_VOLATILEMASK 0xFFFFFFFF
#define layer3_tx_eth_framer_stats0_inbuff_eop_RESETMASK 0xFFFFFFFF
#define layer3_tx_eth_framer_stats0_inbuff_eop_DEFAULT 0x00000000

#define layer3_tx_eth_framer_stats0_inbuff_sop_READMASK 0xFFFFFFFF
#define layer3_tx_eth_framer_stats0_inbuff_sop_WRITEMASK 0x0
#define layer3_tx_eth_framer_stats0_inbuff_sop_VOLATILEMASK 0xFFFFFFFF
#define layer3_tx_eth_framer_stats0_inbuff_sop_RESETMASK 0xFFFFFFFF
#define layer3_tx_eth_framer_stats0_inbuff_sop_DEFAULT 0x00000000

#define layer3_tx_eth_framer_stats0_in_eop_READMASK 0xFFFFFFFF
#define layer3_tx_eth_framer_stats0_in_eop_WRITEMASK 0x0
#define layer3_tx_eth_framer_stats0_in_eop_VOLATILEMASK 0xFFFFFFFF
#define layer3_tx_eth_framer_stats0_in_eop_RESETMASK 0xFFFFFFFF
#define layer3_tx_eth_framer_stats0_in_eop_DEFAULT 0x00000000

#define layer3_tx_eth_framer_stats0_in_sop_READMASK 0xFFFFFFFF
#define layer3_tx_eth_framer_stats0_in_sop_WRITEMASK 0x0
#define layer3_tx_eth_framer_stats0_in_sop_VOLATILEMASK 0xFFFFFFFF
#define layer3_tx_eth_framer_stats0_in_sop_RESETMASK 0xFFFFFFFF
#define layer3_tx_eth_framer_stats0_in_sop_DEFAULT 0x00000000

#define layer3_tx_eth_framer_stats0_mac_dg_size_err_READMASK 0xFF
#define layer3_tx_eth_framer_stats0_mac_dg_size_err_WRITEMASK 0x0
#define layer3_tx_eth_framer_stats0_mac_dg_size_err_VOLATILEMASK 0xFF
#define layer3_tx_eth_framer_stats0_mac_dg_size_err_RESETMASK 0xFF
#define layer3_tx_eth_framer_stats0_mac_dg_size_err_DEFAULT 0x00000000

#define layer3_tx_eth_framer_pfifo_version_READMASK 0xFFFFFF
#define layer3_tx_eth_framer_pfifo_version_WRITEMASK 0x0
#define layer3_tx_eth_framer_pfifo_version_VOLATILEMASK 0x0
#define layer3_tx_eth_framer_pfifo_version_RESETMASK 0xFFFFFF
#define layer3_tx_eth_framer_pfifo_version_DEFAULT 0x00010100

#define layer3_tx_eth_framer_pfifo_write_engine_config0_clear_READMASK 0x1
#define layer3_tx_eth_framer_pfifo_write_engine_config0_clear_WRITEMASK 0x1
#define layer3_tx_eth_framer_pfifo_write_engine_config0_clear_VOLATILEMASK 0x0
#define layer3_tx_eth_framer_pfifo_write_engine_config0_clear_RESETMASK 0x1
#define layer3_tx_eth_framer_pfifo_write_engine_config0_clear_DEFAULT 0x00000000

#define layer3_tx_eth_framer_pfifo_write_engine_config0_mode_READMASK 0xF
#define layer3_tx_eth_framer_pfifo_write_engine_config0_mode_WRITEMASK 0xF
#define layer3_tx_eth_framer_pfifo_write_engine_config0_mode_VOLATILEMASK 0x0
#define layer3_tx_eth_framer_pfifo_write_engine_config0_mode_RESETMASK 0xF
#define layer3_tx_eth_framer_pfifo_write_engine_config0_mode_DEFAULT 0x00000005

#define layer3_tx_eth_framer_pfifo_write_engine_config0_notify_limit_READMASK 0xFFFFFFFF
#define layer3_tx_eth_framer_pfifo_write_engine_config0_notify_limit_WRITEMASK 0xFFFFFFFF
#define layer3_tx_eth_framer_pfifo_write_engine_config0_notify_limit_VOLATILEMASK 0x0
#define layer3_tx_eth_framer_pfifo_write_engine_config0_notify_limit_RESETMASK 0xFFFFFFFF
#define layer3_tx_eth_framer_pfifo_write_engine_config0_notify_limit_DEFAULT 0x00000000

#define layer3_tx_eth_framer_pfifo_write_engine_stats0_rd2clr_config_READMASK 0x3FF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_rd2clr_config_WRITEMASK 0x3FF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_rd2clr_config_VOLATILEMASK 0x0
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_rd2clr_config_RESETMASK 0x3FF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_rd2clr_config_DEFAULT 0x00000000

#define layer3_tx_eth_framer_pfifo_write_engine_stats0_nfifo_dcount_READMASK 0xFFFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_nfifo_dcount_WRITEMASK 0x0
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_nfifo_dcount_VOLATILEMASK 0xFFFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_nfifo_dcount_RESETMASK 0xFFFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_nfifo_dcount_DEFAULT 0x00000000

#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pfifo_dcount_READMASK 0xFFFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pfifo_dcount_WRITEMASK 0x0
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pfifo_dcount_VOLATILEMASK 0xFFFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pfifo_dcount_RESETMASK 0xFFFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pfifo_dcount_DEFAULT 0x00000000

#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_max_byte_cnt_err_READMASK 0xFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_max_byte_cnt_err_WRITEMASK 0x0
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_max_byte_cnt_err_VOLATILEMASK 0xFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_max_byte_cnt_err_RESETMASK 0xFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_max_byte_cnt_err_DEFAULT 0x00000000

#define layer3_tx_eth_framer_pfifo_write_engine_stats0_fifo_full_err_READMASK 0xFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_fifo_full_err_WRITEMASK 0x0
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_fifo_full_err_VOLATILEMASK 0xFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_fifo_full_err_RESETMASK 0xFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_fifo_full_err_DEFAULT 0x00000000

#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_err_READMASK 0xFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_err_WRITEMASK 0x0
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_err_VOLATILEMASK 0xFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_err_RESETMASK 0xFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_err_DEFAULT 0x00000000

#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_sop_err_READMASK 0xFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_sop_err_WRITEMASK 0x0
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_sop_err_VOLATILEMASK 0xFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_sop_err_RESETMASK 0xFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_sop_err_DEFAULT 0x00000000

#define layer3_tx_eth_framer_pfifo_write_engine_stats0_wflush_act_READMASK 0xFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_wflush_act_WRITEMASK 0x0
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_wflush_act_VOLATILEMASK 0xFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_wflush_act_RESETMASK 0xFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_wflush_act_DEFAULT 0x00000000

#define layer3_tx_eth_framer_pfifo_write_engine_stats0_drp_pkt_rd_READMASK 0xFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_drp_pkt_rd_WRITEMASK 0x0
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_drp_pkt_rd_VOLATILEMASK 0xFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_drp_pkt_rd_RESETMASK 0xFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_drp_pkt_rd_DEFAULT 0x00000000

#define layer3_tx_eth_framer_pfifo_write_engine_stats0_drp_pkt_wr_READMASK 0xFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_drp_pkt_wr_WRITEMASK 0x0
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_drp_pkt_wr_VOLATILEMASK 0xFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_drp_pkt_wr_RESETMASK 0xFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_drp_pkt_wr_DEFAULT 0x00000000

#define layer3_tx_eth_framer_pfifo_write_engine_stats0_flow_ctrl_READMASK 0xFFFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_flow_ctrl_WRITEMASK 0x0
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_flow_ctrl_VOLATILEMASK 0xFFFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_flow_ctrl_RESETMASK 0xFFFF
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_flow_ctrl_DEFAULT 0x00000000

#define layer3_tx_eth_framer_pfifo_read_engine_config0_clear_READMASK 0x1
#define layer3_tx_eth_framer_pfifo_read_engine_config0_clear_WRITEMASK 0x1
#define layer3_tx_eth_framer_pfifo_read_engine_config0_clear_VOLATILEMASK 0x0
#define layer3_tx_eth_framer_pfifo_read_engine_config0_clear_RESETMASK 0x1
#define layer3_tx_eth_framer_pfifo_read_engine_config0_clear_DEFAULT 0x00000000

#define layer3_tx_eth_framer_pfifo_read_engine_stats0_rd2clr_config_READMASK 0x7
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_rd2clr_config_WRITEMASK 0x7
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_rd2clr_config_VOLATILEMASK 0x0
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_rd2clr_config_RESETMASK 0x7
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_rd2clr_config_DEFAULT 0x00000000

#define layer3_tx_eth_framer_pfifo_read_engine_stats0_rflush_act_READMASK 0xFF
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_rflush_act_WRITEMASK 0x0
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_rflush_act_VOLATILEMASK 0xFF
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_rflush_act_RESETMASK 0xFF
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_rflush_act_DEFAULT 0x00000000

#define layer3_tx_eth_framer_pfifo_read_engine_stats0_drp_pkt_READMASK 0xFF
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_drp_pkt_WRITEMASK 0x0
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_drp_pkt_VOLATILEMASK 0xFF
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_drp_pkt_RESETMASK 0xFF
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_drp_pkt_DEFAULT 0x00000000

#define layer3_tx_eth_framer_pfifo_read_engine_stats0_flow_ctrl_READMASK 0xFFFF
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_flow_ctrl_WRITEMASK 0x0
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_flow_ctrl_VOLATILEMASK 0xFFFF
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_flow_ctrl_RESETMASK 0xFFFF
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_flow_ctrl_DEFAULT 0x00000000

#define layer3_tx_eth_framer_ptp_guard_version_READMASK 0xFFFFFF
#define layer3_tx_eth_framer_ptp_guard_version_WRITEMASK 0x0
#define layer3_tx_eth_framer_ptp_guard_version_VOLATILEMASK 0x0
#define layer3_tx_eth_framer_ptp_guard_version_RESETMASK 0xFFFFFF
#define layer3_tx_eth_framer_ptp_guard_version_DEFAULT 0x00030300

#define layer3_tx_eth_framer_ptp_guard_config0_fix_ptp_violations_READMASK 0x3
#define layer3_tx_eth_framer_ptp_guard_config0_fix_ptp_violations_WRITEMASK 0x1
#define layer3_tx_eth_framer_ptp_guard_config0_fix_ptp_violations_VOLATILEMASK 0x2
#define layer3_tx_eth_framer_ptp_guard_config0_fix_ptp_violations_RESETMASK 0x3
#define layer3_tx_eth_framer_ptp_guard_config0_fix_ptp_violations_DEFAULT 0x00000001

#define layer3_tx_eth_framer_ptp_guard_config0_max_cycles_READMASK 0xFFFFF
#define layer3_tx_eth_framer_ptp_guard_config0_max_cycles_WRITEMASK 0xFFFFF
#define layer3_tx_eth_framer_ptp_guard_config0_max_cycles_VOLATILEMASK 0x0
#define layer3_tx_eth_framer_ptp_guard_config0_max_cycles_RESETMASK 0xFFFFF
#define layer3_tx_eth_framer_ptp_guard_config0_max_cycles_DEFAULT 0x00030000

#define layer3_tx_eth_framer_ptp_guard_stats0_rd2clr_config_READMASK 0x7
#define layer3_tx_eth_framer_ptp_guard_stats0_rd2clr_config_WRITEMASK 0x7
#define layer3_tx_eth_framer_ptp_guard_stats0_rd2clr_config_VOLATILEMASK 0x0
#define layer3_tx_eth_framer_ptp_guard_stats0_rd2clr_config_RESETMASK 0x7
#define layer3_tx_eth_framer_ptp_guard_stats0_rd2clr_config_DEFAULT 0x00000000

#define layer3_tx_eth_framer_ptp_guard_stats0_missing_sop_err_READMASK 0xFFFF
#define layer3_tx_eth_framer_ptp_guard_stats0_missing_sop_err_WRITEMASK 0x0
#define layer3_tx_eth_framer_ptp_guard_stats0_missing_sop_err_VOLATILEMASK 0xFFFF
#define layer3_tx_eth_framer_ptp_guard_stats0_missing_sop_err_RESETMASK 0xFFFF
#define layer3_tx_eth_framer_ptp_guard_stats0_missing_sop_err_DEFAULT 0x00000000

#define layer3_tx_eth_framer_ptp_guard_stats0_missing_eop_err_READMASK 0xFFFF
#define layer3_tx_eth_framer_ptp_guard_stats0_missing_eop_err_WRITEMASK 0x0
#define layer3_tx_eth_framer_ptp_guard_stats0_missing_eop_err_VOLATILEMASK 0xFFFF
#define layer3_tx_eth_framer_ptp_guard_stats0_missing_eop_err_RESETMASK 0xFFFF
#define layer3_tx_eth_framer_ptp_guard_stats0_missing_eop_err_DEFAULT 0x00000000

#define layer3_tx_eth_framer_ptp_guard_stats0_max_cycle_err_READMASK 0xFFFF
#define layer3_tx_eth_framer_ptp_guard_stats0_max_cycle_err_WRITEMASK 0x0
#define layer3_tx_eth_framer_ptp_guard_stats0_max_cycle_err_VOLATILEMASK 0xFFFF
#define layer3_tx_eth_framer_ptp_guard_stats0_max_cycle_err_RESETMASK 0xFFFF
#define layer3_tx_eth_framer_ptp_guard_stats0_max_cycle_err_DEFAULT 0x00000000

#define layer3_tx_eth_framer_ptp_guard_irq0_enable_READMASK 0x7
#define layer3_tx_eth_framer_ptp_guard_irq0_enable_WRITEMASK 0x7
#define layer3_tx_eth_framer_ptp_guard_irq0_enable_VOLATILEMASK 0x0
#define layer3_tx_eth_framer_ptp_guard_irq0_enable_RESETMASK 0x7
#define layer3_tx_eth_framer_ptp_guard_irq0_enable_DEFAULT 0x00000000

#define layer3_tx_eth_framer_ptp_guard_irq0_pending_READMASK 0x7
#define layer3_tx_eth_framer_ptp_guard_irq0_pending_WRITEMASK 0x7
#define layer3_tx_eth_framer_ptp_guard_irq0_pending_VOLATILEMASK 0x7
#define layer3_tx_eth_framer_ptp_guard_irq0_pending_RESETMASK 0x7
#define layer3_tx_eth_framer_ptp_guard_irq0_pending_DEFAULT 0x00000000

#define layer3_tx_eth_framer_ptp_guard_irq0_pending_irq_READMASK 0x7
#define layer3_tx_eth_framer_ptp_guard_irq0_pending_irq_WRITEMASK 0x0
#define layer3_tx_eth_framer_ptp_guard_irq0_pending_irq_VOLATILEMASK 0x0
#define layer3_tx_eth_framer_ptp_guard_irq0_pending_irq_RESETMASK 0x7
#define layer3_tx_eth_framer_ptp_guard_irq0_pending_irq_DEFAULT 0x00000000

#define layer3_tx_eth_framer_ptp_guard_irq0_raw_READMASK 0x7
#define layer3_tx_eth_framer_ptp_guard_irq0_raw_WRITEMASK 0x0
#define layer3_tx_eth_framer_ptp_guard_irq0_raw_VOLATILEMASK 0x7
#define layer3_tx_eth_framer_ptp_guard_irq0_raw_RESETMASK 0x7
#define layer3_tx_eth_framer_ptp_guard_irq0_raw_DEFAULT 0x00000000

#define layer3_tx_irq0_enable_READMASK 0x7FFFF
#define layer3_tx_irq0_enable_WRITEMASK 0x7FFFF
#define layer3_tx_irq0_enable_VOLATILEMASK 0x0
#define layer3_tx_irq0_enable_RESETMASK 0x7FFFF
#define layer3_tx_irq0_enable_DEFAULT 0x00000000

#define layer3_tx_irq0_pending_READMASK 0x7FFFF
#define layer3_tx_irq0_pending_WRITEMASK 0x7FFFF
#define layer3_tx_irq0_pending_VOLATILEMASK 0x7FFFF
#define layer3_tx_irq0_pending_RESETMASK 0x7FFFF
#define layer3_tx_irq0_pending_DEFAULT 0x00000000

#define layer3_tx_irq0_pending_irq_READMASK 0x7FFFF
#define layer3_tx_irq0_pending_irq_WRITEMASK 0x0
#define layer3_tx_irq0_pending_irq_VOLATILEMASK 0x0
#define layer3_tx_irq0_pending_irq_RESETMASK 0x7FFFF
#define layer3_tx_irq0_pending_irq_DEFAULT 0x00000000

#define layer3_tx_irq0_raw_READMASK 0x7FFFF
#define layer3_tx_irq0_raw_WRITEMASK 0x0
#define layer3_tx_irq0_raw_VOLATILEMASK 0x7FFFF
#define layer3_tx_irq0_raw_RESETMASK 0x7FFFF
#define layer3_tx_irq0_raw_DEFAULT 0x00000000

#define layer3_tx_s_SIZE 0x100
#define layer3_tx_version_SIZE 0x4
#define layer3_tx_eth_framer_SIZE 0xB4
#define layer3_tx_eth_framer_version_SIZE 0x4
#define layer3_tx_eth_framer_config0_SIZE 0x14
#define layer3_tx_eth_framer_config0_max_byte_SIZE 0x4
#define layer3_tx_eth_framer_config0_mac_dg_type_SIZE 0x4
#define layer3_tx_eth_framer_config0_timer_wait_SIZE 0x4
#define layer3_tx_eth_framer_config0_mtu_size_SIZE 0x4
#define layer3_tx_eth_framer_config0_max_mtu_size_SIZE 0x4
#define layer3_tx_eth_framer_stats0_SIZE 0x20
#define layer3_tx_eth_framer_stats0_rd2clr_config_SIZE 0x4
#define layer3_tx_eth_framer_stats0_out_eop_SIZE 0x4
#define layer3_tx_eth_framer_stats0_out_sop_SIZE 0x4
#define layer3_tx_eth_framer_stats0_inbuff_eop_SIZE 0x4
#define layer3_tx_eth_framer_stats0_inbuff_sop_SIZE 0x4
#define layer3_tx_eth_framer_stats0_in_eop_SIZE 0x4
#define layer3_tx_eth_framer_stats0_in_sop_SIZE 0x4
#define layer3_tx_eth_framer_stats0_mac_dg_size_err_SIZE 0x4
#define layer3_tx_eth_framer_pfifo_SIZE 0x50
#define layer3_tx_eth_framer_pfifo_version_SIZE 0x4
#define layer3_tx_eth_framer_pfifo_write_engine_SIZE 0x38
#define layer3_tx_eth_framer_pfifo_write_engine_config0_SIZE 0xC
#define layer3_tx_eth_framer_pfifo_write_engine_config0_clear_SIZE 0x4
#define layer3_tx_eth_framer_pfifo_write_engine_config0_mode_SIZE 0x4
#define layer3_tx_eth_framer_pfifo_write_engine_config0_notify_limit_SIZE 0x4
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_SIZE 0x2C
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_rd2clr_config_SIZE 0x4
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_nfifo_dcount_SIZE 0x4
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pfifo_dcount_SIZE 0x4
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_max_byte_cnt_err_SIZE 0x4
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_fifo_full_err_SIZE 0x4
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_err_SIZE 0x4
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_sop_err_SIZE 0x4
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_wflush_act_SIZE 0x4
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_drp_pkt_rd_SIZE 0x4
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_drp_pkt_wr_SIZE 0x4
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_flow_ctrl_SIZE 0x4
#define layer3_tx_eth_framer_pfifo_read_engine_SIZE 0x14
#define layer3_tx_eth_framer_pfifo_read_engine_config0_SIZE 0x4
#define layer3_tx_eth_framer_pfifo_read_engine_config0_clear_SIZE 0x4
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_SIZE 0x10
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_rd2clr_config_SIZE 0x4
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_rflush_act_SIZE 0x4
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_drp_pkt_SIZE 0x4
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_flow_ctrl_SIZE 0x4
#define layer3_tx_eth_framer_ptp_guard_SIZE 0x2C
#define layer3_tx_eth_framer_ptp_guard_version_SIZE 0x4
#define layer3_tx_eth_framer_ptp_guard_config0_SIZE 0x8
#define layer3_tx_eth_framer_ptp_guard_config0_fix_ptp_violations_SIZE 0x4
#define layer3_tx_eth_framer_ptp_guard_config0_max_cycles_SIZE 0x4
#define layer3_tx_eth_framer_ptp_guard_stats0_SIZE 0x10
#define layer3_tx_eth_framer_ptp_guard_stats0_rd2clr_config_SIZE 0x4
#define layer3_tx_eth_framer_ptp_guard_stats0_missing_sop_err_SIZE 0x4
#define layer3_tx_eth_framer_ptp_guard_stats0_missing_eop_err_SIZE 0x4
#define layer3_tx_eth_framer_ptp_guard_stats0_max_cycle_err_SIZE 0x4
#define layer3_tx_eth_framer_ptp_guard_irq0_SIZE 0x10
#define layer3_tx_eth_framer_ptp_guard_irq0_enable_SIZE 0x4
#define layer3_tx_eth_framer_ptp_guard_irq0_pending_SIZE 0x4
#define layer3_tx_eth_framer_ptp_guard_irq0_pending_irq_SIZE 0x4
#define layer3_tx_eth_framer_ptp_guard_irq0_raw_SIZE 0x4
#define layer3_tx_irq0_SIZE 0x10
#define layer3_tx_irq0_enable_SIZE 0x4
#define layer3_tx_irq0_pending_SIZE 0x4
#define layer3_tx_irq0_pending_irq_SIZE 0x4
#define layer3_tx_irq0_raw_SIZE 0x4

#define layer3_tx_s_OFFSET 0x0
#define layer3_tx_version_OFFSET 0x0
#define layer3_tx_eth_framer_OFFSET 0x4
#define layer3_tx_eth_framer_version_OFFSET 0x0
#define layer3_tx_eth_framer_config0_OFFSET 0x4
#define layer3_tx_eth_framer_config0_max_byte_OFFSET 0x0
#define layer3_tx_eth_framer_config0_mac_dg_type_OFFSET 0x4
#define layer3_tx_eth_framer_config0_timer_wait_OFFSET 0x8
#define layer3_tx_eth_framer_config0_mtu_size_OFFSET 0xC
#define layer3_tx_eth_framer_config0_max_mtu_size_OFFSET 0x10
#define layer3_tx_eth_framer_stats0_OFFSET 0x18
#define layer3_tx_eth_framer_stats0_rd2clr_config_OFFSET 0x0
#define layer3_tx_eth_framer_stats0_out_eop_OFFSET 0x4
#define layer3_tx_eth_framer_stats0_out_sop_OFFSET 0x8
#define layer3_tx_eth_framer_stats0_inbuff_eop_OFFSET 0xC
#define layer3_tx_eth_framer_stats0_inbuff_sop_OFFSET 0x10
#define layer3_tx_eth_framer_stats0_in_eop_OFFSET 0x14
#define layer3_tx_eth_framer_stats0_in_sop_OFFSET 0x18
#define layer3_tx_eth_framer_stats0_mac_dg_size_err_OFFSET 0x1C
#define layer3_tx_eth_framer_pfifo_OFFSET 0x38
#define layer3_tx_eth_framer_pfifo_version_OFFSET 0x0
#define layer3_tx_eth_framer_pfifo_write_engine_OFFSET 0x4
#define layer3_tx_eth_framer_pfifo_write_engine_config0_OFFSET 0x0
#define layer3_tx_eth_framer_pfifo_write_engine_config0_clear_OFFSET 0x0
#define layer3_tx_eth_framer_pfifo_write_engine_config0_mode_OFFSET 0x4
#define layer3_tx_eth_framer_pfifo_write_engine_config0_notify_limit_OFFSET 0x8
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_OFFSET 0xC
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_rd2clr_config_OFFSET 0x0
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_nfifo_dcount_OFFSET 0x4
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pfifo_dcount_OFFSET 0x8
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_max_byte_cnt_err_OFFSET 0xC
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_fifo_full_err_OFFSET 0x10
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_err_OFFSET 0x14
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_sop_err_OFFSET 0x18
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_wflush_act_OFFSET 0x1C
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_drp_pkt_rd_OFFSET 0x20
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_drp_pkt_wr_OFFSET 0x24
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_flow_ctrl_OFFSET 0x28
#define layer3_tx_eth_framer_pfifo_read_engine_OFFSET 0x3C
#define layer3_tx_eth_framer_pfifo_read_engine_config0_OFFSET 0x0
#define layer3_tx_eth_framer_pfifo_read_engine_config0_clear_OFFSET 0x0
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_OFFSET 0x4
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_rd2clr_config_OFFSET 0x0
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_rflush_act_OFFSET 0x4
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_drp_pkt_OFFSET 0x8
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_flow_ctrl_OFFSET 0xC
#define layer3_tx_eth_framer_ptp_guard_OFFSET 0x88
#define layer3_tx_eth_framer_ptp_guard_version_OFFSET 0x0
#define layer3_tx_eth_framer_ptp_guard_config0_OFFSET 0x4
#define layer3_tx_eth_framer_ptp_guard_config0_fix_ptp_violations_OFFSET 0x0
#define layer3_tx_eth_framer_ptp_guard_config0_max_cycles_OFFSET 0x4
#define layer3_tx_eth_framer_ptp_guard_stats0_OFFSET 0xC
#define layer3_tx_eth_framer_ptp_guard_stats0_rd2clr_config_OFFSET 0x0
#define layer3_tx_eth_framer_ptp_guard_stats0_missing_sop_err_OFFSET 0x4
#define layer3_tx_eth_framer_ptp_guard_stats0_missing_eop_err_OFFSET 0x8
#define layer3_tx_eth_framer_ptp_guard_stats0_max_cycle_err_OFFSET 0xC
#define layer3_tx_eth_framer_ptp_guard_irq0_OFFSET 0x1C
#define layer3_tx_eth_framer_ptp_guard_irq0_enable_OFFSET 0x0
#define layer3_tx_eth_framer_ptp_guard_irq0_pending_OFFSET 0x4
#define layer3_tx_eth_framer_ptp_guard_irq0_pending_irq_OFFSET 0x8
#define layer3_tx_eth_framer_ptp_guard_irq0_raw_OFFSET 0xC
#define layer3_tx_irq0_OFFSET 0xB8
#define layer3_tx_irq0_enable_OFFSET 0x0
#define layer3_tx_irq0_pending_OFFSET 0x4
#define layer3_tx_irq0_pending_irq_OFFSET 0x8
#define layer3_tx_irq0_raw_OFFSET 0xC

#define layer3_tx_s_ADDRESS 0x000
#define layer3_tx_version_ADDRESS 0x000
#define layer3_tx_eth_framer_ADDRESS 0x004
#define layer3_tx_eth_framer_version_ADDRESS 0x004
#define layer3_tx_eth_framer_config0_ADDRESS 0x008
#define layer3_tx_eth_framer_config0_max_byte_ADDRESS 0x008
#define layer3_tx_eth_framer_config0_mac_dg_type_ADDRESS 0x00C
#define layer3_tx_eth_framer_config0_timer_wait_ADDRESS 0x010
#define layer3_tx_eth_framer_config0_mtu_size_ADDRESS 0x014
#define layer3_tx_eth_framer_config0_max_mtu_size_ADDRESS 0x018
#define layer3_tx_eth_framer_stats0_ADDRESS 0x01C
#define layer3_tx_eth_framer_stats0_rd2clr_config_ADDRESS 0x01C
#define layer3_tx_eth_framer_stats0_out_eop_ADDRESS 0x020
#define layer3_tx_eth_framer_stats0_out_sop_ADDRESS 0x024
#define layer3_tx_eth_framer_stats0_inbuff_eop_ADDRESS 0x028
#define layer3_tx_eth_framer_stats0_inbuff_sop_ADDRESS 0x02C
#define layer3_tx_eth_framer_stats0_in_eop_ADDRESS 0x030
#define layer3_tx_eth_framer_stats0_in_sop_ADDRESS 0x034
#define layer3_tx_eth_framer_stats0_mac_dg_size_err_ADDRESS 0x038
#define layer3_tx_eth_framer_pfifo_ADDRESS 0x03C
#define layer3_tx_eth_framer_pfifo_version_ADDRESS 0x03C
#define layer3_tx_eth_framer_pfifo_write_engine_ADDRESS 0x040
#define layer3_tx_eth_framer_pfifo_write_engine_config0_ADDRESS 0x040
#define layer3_tx_eth_framer_pfifo_write_engine_config0_clear_ADDRESS 0x040
#define layer3_tx_eth_framer_pfifo_write_engine_config0_mode_ADDRESS 0x044
#define layer3_tx_eth_framer_pfifo_write_engine_config0_notify_limit_ADDRESS 0x048
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_ADDRESS 0x04C
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_rd2clr_config_ADDRESS 0x04C
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_nfifo_dcount_ADDRESS 0x050
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pfifo_dcount_ADDRESS 0x054
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_max_byte_cnt_err_ADDRESS 0x058
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_fifo_full_err_ADDRESS 0x05C
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_err_ADDRESS 0x060
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_pkt_sop_err_ADDRESS 0x064
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_wflush_act_ADDRESS 0x068
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_drp_pkt_rd_ADDRESS 0x06C
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_drp_pkt_wr_ADDRESS 0x070
#define layer3_tx_eth_framer_pfifo_write_engine_stats0_flow_ctrl_ADDRESS 0x074
#define layer3_tx_eth_framer_pfifo_read_engine_ADDRESS 0x078
#define layer3_tx_eth_framer_pfifo_read_engine_config0_ADDRESS 0x078
#define layer3_tx_eth_framer_pfifo_read_engine_config0_clear_ADDRESS 0x078
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_ADDRESS 0x07C
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_rd2clr_config_ADDRESS 0x07C
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_rflush_act_ADDRESS 0x080
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_drp_pkt_ADDRESS 0x084
#define layer3_tx_eth_framer_pfifo_read_engine_stats0_flow_ctrl_ADDRESS 0x088
#define layer3_tx_eth_framer_ptp_guard_ADDRESS 0x08C
#define layer3_tx_eth_framer_ptp_guard_version_ADDRESS 0x08C
#define layer3_tx_eth_framer_ptp_guard_config0_ADDRESS 0x090
#define layer3_tx_eth_framer_ptp_guard_config0_fix_ptp_violations_ADDRESS 0x090
#define layer3_tx_eth_framer_ptp_guard_config0_max_cycles_ADDRESS 0x094
#define layer3_tx_eth_framer_ptp_guard_stats0_ADDRESS 0x098
#define layer3_tx_eth_framer_ptp_guard_stats0_rd2clr_config_ADDRESS 0x098
#define layer3_tx_eth_framer_ptp_guard_stats0_missing_sop_err_ADDRESS 0x09C
#define layer3_tx_eth_framer_ptp_guard_stats0_missing_eop_err_ADDRESS 0x0A0
#define layer3_tx_eth_framer_ptp_guard_stats0_max_cycle_err_ADDRESS 0x0A4
#define layer3_tx_eth_framer_ptp_guard_irq0_ADDRESS 0x0A8
#define layer3_tx_eth_framer_ptp_guard_irq0_enable_ADDRESS 0x0A8
#define layer3_tx_eth_framer_ptp_guard_irq0_pending_ADDRESS 0x0AC
#define layer3_tx_eth_framer_ptp_guard_irq0_pending_irq_ADDRESS 0x0B0
#define layer3_tx_eth_framer_ptp_guard_irq0_raw_ADDRESS 0x0B4
#define layer3_tx_irq0_ADDRESS 0x0B8
#define layer3_tx_irq0_enable_ADDRESS 0x0B8
#define layer3_tx_irq0_pending_ADDRESS 0x0BC
#define layer3_tx_irq0_pending_irq_ADDRESS 0x0C0
#define layer3_tx_irq0_raw_ADDRESS 0x0C4
#define LAYER3_TX_VERSION_MAJOR_OFFSET 16
#define LAYER3_TX_VERSION_MAJOR_MASK 0xFF0000
#define LAYER3_TX_VERSION_MINOR_OFFSET 8
#define LAYER3_TX_VERSION_MINOR_MASK 0xFF00
#define LAYER3_TX_VERSION_PATCH_OFFSET 0
#define LAYER3_TX_VERSION_PATCH_MASK 0xFF
#define LAYER3_TX_ETH_FRAMER_VERSION_MAJOR_OFFSET 16
#define LAYER3_TX_ETH_FRAMER_VERSION_MAJOR_MASK 0xFF0000
#define LAYER3_TX_ETH_FRAMER_VERSION_MINOR_OFFSET 8
#define LAYER3_TX_ETH_FRAMER_VERSION_MINOR_MASK 0xFF00
#define LAYER3_TX_ETH_FRAMER_VERSION_PATCH_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_VERSION_PATCH_MASK 0xFF
#define LAYER3_TX_ETH_FRAMER_CONFIG0_MAX_BYTE_MAX_BYTE_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_CONFIG0_MAX_BYTE_MAX_BYTE_MASK 0x3FFF
#define LAYER3_TX_ETH_FRAMER_CONFIG0_MAC_DG_TYPE_MAC_DG_TYPE_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_CONFIG0_MAC_DG_TYPE_MAC_DG_TYPE_MASK 0xFF
#define LAYER3_TX_ETH_FRAMER_CONFIG0_TIMER_WAIT_TIMER_WAIT_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_CONFIG0_TIMER_WAIT_TIMER_WAIT_MASK 0xFFF
#define LAYER3_TX_ETH_FRAMER_CONFIG0_MTU_SIZE_MTU_SIZE_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_CONFIG0_MTU_SIZE_MTU_SIZE_MASK 0x3FFF
#define LAYER3_TX_ETH_FRAMER_CONFIG0_MAX_MTU_SIZE_MAX_MTU_SIZE_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_CONFIG0_MAX_MTU_SIZE_MAX_MTU_SIZE_MASK 0x3FFF
#define LAYER3_TX_ETH_FRAMER_STATS0_RD2CLR_CONFIG_MAC_DG_SIZE_ERR_OFFSET 6
#define LAYER3_TX_ETH_FRAMER_STATS0_RD2CLR_CONFIG_MAC_DG_SIZE_ERR_MASK 0x40
#define LAYER3_TX_ETH_FRAMER_STATS0_RD2CLR_CONFIG_MAC_DG_SIZE_ERR 0x40
#define LAYER3_TX_ETH_FRAMER_STATS0_RD2CLR_CONFIG_IN_SOP_OFFSET 5
#define LAYER3_TX_ETH_FRAMER_STATS0_RD2CLR_CONFIG_IN_SOP_MASK 0x20
#define LAYER3_TX_ETH_FRAMER_STATS0_RD2CLR_CONFIG_IN_SOP 0x20
#define LAYER3_TX_ETH_FRAMER_STATS0_RD2CLR_CONFIG_IN_EOP_OFFSET 4
#define LAYER3_TX_ETH_FRAMER_STATS0_RD2CLR_CONFIG_IN_EOP_MASK 0x10
#define LAYER3_TX_ETH_FRAMER_STATS0_RD2CLR_CONFIG_IN_EOP 0x10
#define LAYER3_TX_ETH_FRAMER_STATS0_RD2CLR_CONFIG_INBUFF_SOP_OFFSET 3
#define LAYER3_TX_ETH_FRAMER_STATS0_RD2CLR_CONFIG_INBUFF_SOP_MASK 0x8
#define LAYER3_TX_ETH_FRAMER_STATS0_RD2CLR_CONFIG_INBUFF_SOP 0x8
#define LAYER3_TX_ETH_FRAMER_STATS0_RD2CLR_CONFIG_INBUFF_EOP_OFFSET 2
#define LAYER3_TX_ETH_FRAMER_STATS0_RD2CLR_CONFIG_INBUFF_EOP_MASK 0x4
#define LAYER3_TX_ETH_FRAMER_STATS0_RD2CLR_CONFIG_INBUFF_EOP 0x4
#define LAYER3_TX_ETH_FRAMER_STATS0_RD2CLR_CONFIG_OUT_SOP_OFFSET 1
#define LAYER3_TX_ETH_FRAMER_STATS0_RD2CLR_CONFIG_OUT_SOP_MASK 0x2
#define LAYER3_TX_ETH_FRAMER_STATS0_RD2CLR_CONFIG_OUT_SOP 0x2
#define LAYER3_TX_ETH_FRAMER_STATS0_RD2CLR_CONFIG_OUT_EOP_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_STATS0_RD2CLR_CONFIG_OUT_EOP_MASK 0x1
#define LAYER3_TX_ETH_FRAMER_STATS0_RD2CLR_CONFIG_OUT_EOP 0x1
#define LAYER3_TX_ETH_FRAMER_STATS0_OUT_EOP_OUT_EOP_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_STATS0_OUT_EOP_OUT_EOP_MASK 0xFFFFFFFF
#define LAYER3_TX_ETH_FRAMER_STATS0_OUT_SOP_OUT_SOP_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_STATS0_OUT_SOP_OUT_SOP_MASK 0xFFFFFFFF
#define LAYER3_TX_ETH_FRAMER_STATS0_INBUFF_EOP_INBUFF_EOP_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_STATS0_INBUFF_EOP_INBUFF_EOP_MASK 0xFFFFFFFF
#define LAYER3_TX_ETH_FRAMER_STATS0_INBUFF_SOP_INBUFF_SOP_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_STATS0_INBUFF_SOP_INBUFF_SOP_MASK 0xFFFFFFFF
#define LAYER3_TX_ETH_FRAMER_STATS0_IN_EOP_IN_EOP_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_STATS0_IN_EOP_IN_EOP_MASK 0xFFFFFFFF
#define LAYER3_TX_ETH_FRAMER_STATS0_IN_SOP_IN_SOP_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_STATS0_IN_SOP_IN_SOP_MASK 0xFFFFFFFF
#define LAYER3_TX_ETH_FRAMER_STATS0_MAC_DG_SIZE_ERR_MAC_DG_SIZE_ERR_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_STATS0_MAC_DG_SIZE_ERR_MAC_DG_SIZE_ERR_MASK 0xFF
#define LAYER3_TX_ETH_FRAMER_PFIFO_VERSION_MAJOR_OFFSET 16
#define LAYER3_TX_ETH_FRAMER_PFIFO_VERSION_MAJOR_MASK 0xFF0000
#define LAYER3_TX_ETH_FRAMER_PFIFO_VERSION_MINOR_OFFSET 8
#define LAYER3_TX_ETH_FRAMER_PFIFO_VERSION_MINOR_MASK 0xFF00
#define LAYER3_TX_ETH_FRAMER_PFIFO_VERSION_PATCH_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PFIFO_VERSION_PATCH_MASK 0xFF
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_CONFIG0_CLEAR_WCLR_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_CONFIG0_CLEAR_WCLR_MASK 0x1
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_CONFIG0_CLEAR_WCLR 0x1
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP_OFFSET 3
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP_MASK 0x8
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP 0x8
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR_OFFSET 2
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR_MASK 0x4
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR 0x4
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM_OFFSET 1
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM_MASK 0x2
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM 0x2
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN_MASK 0x1
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN 0x1
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_CONFIG0_NOTIFY_LIMIT_NTFY_LMT_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_CONFIG0_NOTIFY_LIMIT_NTFY_LMT_MASK 0xFFFFFFFF
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_OFFSET 9
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_MASK 0x200
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL 0x200
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR_OFFSET 8
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR_MASK 0x100
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR 0x100
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD_OFFSET 7
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD_MASK 0x80
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD 0x80
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT_OFFSET 6
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT_MASK 0x40
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT 0x40
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR_OFFSET 5
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR_MASK 0x20
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR 0x20
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR_OFFSET 4
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR_MASK 0x10
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR 0x10
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR_OFFSET 3
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR_MASK 0x8
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR 0x8
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR_OFFSET 2
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR_MASK 0x4
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR 0x4
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT_OFFSET 1
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT_MASK 0x2
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT 0x2
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT_MASK 0x1
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT 0x1
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_NFIFO_DCOUNT_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_NFIFO_DCOUNT_MASK 0xFFFF
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_PFIFO_DCOUNT_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_PFIFO_DCOUNT_MASK 0xFFFF
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_PKT_MAX_BYTE_CNT_ERR_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_PKT_MAX_BYTE_CNT_ERR_MASK 0xFF
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_FIFO_FULL_ERR_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_FIFO_FULL_ERR_MASK 0xFF
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_ERR_PKT_ERR_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_ERR_PKT_ERR_MASK 0xFF
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_SOP_ERR_PKT_SOP_ERR_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_SOP_ERR_PKT_SOP_ERR_MASK 0xFF
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_WFLUSH_ACT_WFLUSH_ACT_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_WFLUSH_ACT_WFLUSH_ACT_MASK 0xFF
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_RD_DRP_PKT_RD_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_RD_DRP_PKT_RD_MASK 0xFF
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_WR_DRP_PKT_WR_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_WR_DRP_PKT_WR_MASK 0xFF
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_MASK 0xFFFF
#define LAYER3_TX_ETH_FRAMER_PFIFO_READ_ENGINE_CONFIG0_CLEAR_RCLR_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PFIFO_READ_ENGINE_CONFIG0_CLEAR_RCLR_MASK 0x1
#define LAYER3_TX_ETH_FRAMER_PFIFO_READ_ENGINE_CONFIG0_CLEAR_RCLR 0x1
#define LAYER3_TX_ETH_FRAMER_PFIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_OFFSET 2
#define LAYER3_TX_ETH_FRAMER_PFIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_MASK 0x4
#define LAYER3_TX_ETH_FRAMER_PFIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL 0x4
#define LAYER3_TX_ETH_FRAMER_PFIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_OFFSET 1
#define LAYER3_TX_ETH_FRAMER_PFIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_MASK 0x2
#define LAYER3_TX_ETH_FRAMER_PFIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT 0x2
#define LAYER3_TX_ETH_FRAMER_PFIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PFIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT_MASK 0x1
#define LAYER3_TX_ETH_FRAMER_PFIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT 0x1
#define LAYER3_TX_ETH_FRAMER_PFIFO_READ_ENGINE_STATS0_RFLUSH_ACT_RFLUSH_ACT_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PFIFO_READ_ENGINE_STATS0_RFLUSH_ACT_RFLUSH_ACT_MASK 0xFF
#define LAYER3_TX_ETH_FRAMER_PFIFO_READ_ENGINE_STATS0_DRP_PKT_DRP_PKT_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PFIFO_READ_ENGINE_STATS0_DRP_PKT_DRP_PKT_MASK 0xFF
#define LAYER3_TX_ETH_FRAMER_PFIFO_READ_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PFIFO_READ_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_MASK 0xFFFF
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_VERSION_MAJOR_OFFSET 16
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_VERSION_MAJOR_MASK 0xFF0000
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_VERSION_MINOR_OFFSET 8
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_VERSION_MINOR_MASK 0xFF00
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_VERSION_PATCH_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_VERSION_PATCH_MASK 0xFF
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_CONFIG0_FIX_PTP_VIOLATIONS_IMPLEMENTED_OFFSET 1
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_CONFIG0_FIX_PTP_VIOLATIONS_IMPLEMENTED_MASK 0x2
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_CONFIG0_FIX_PTP_VIOLATIONS_IMPLEMENTED 0x2
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_CONFIG0_FIX_PTP_VIOLATIONS_ACTIVATE_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_CONFIG0_FIX_PTP_VIOLATIONS_ACTIVATE_MASK 0x1
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_CONFIG0_FIX_PTP_VIOLATIONS_ACTIVATE 0x1
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_CONFIG0_MAX_CYCLES_MAX_CYCLE_MODE_OFFSET 16
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_CONFIG0_MAX_CYCLES_MAX_CYCLE_MODE_MASK 0xF0000
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_CONFIG0_MAX_CYCLES_MAX_CYCLES_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_CONFIG0_MAX_CYCLES_MAX_CYCLES_MASK 0xFFFF
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_STATS0_RD2CLR_CONFIG_MAX_CYCLE_ERR_OFFSET 2
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_STATS0_RD2CLR_CONFIG_MAX_CYCLE_ERR_MASK 0x4
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_STATS0_RD2CLR_CONFIG_MAX_CYCLE_ERR 0x4
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_STATS0_RD2CLR_CONFIG_MISSING_EOP_ERR_OFFSET 1
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_STATS0_RD2CLR_CONFIG_MISSING_EOP_ERR_MASK 0x2
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_STATS0_RD2CLR_CONFIG_MISSING_EOP_ERR 0x2
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_STATS0_RD2CLR_CONFIG_MISSING_SOP_ERR_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_STATS0_RD2CLR_CONFIG_MISSING_SOP_ERR_MASK 0x1
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_STATS0_RD2CLR_CONFIG_MISSING_SOP_ERR 0x1
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_STATS0_MISSING_SOP_ERR_MISSING_SOP_ERR_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_STATS0_MISSING_SOP_ERR_MISSING_SOP_ERR_MASK 0xFFFF
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_STATS0_MISSING_EOP_ERR_MISSING_EOP_ERR_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_STATS0_MISSING_EOP_ERR_MISSING_EOP_ERR_MASK 0xFFFF
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_STATS0_MAX_CYCLE_ERR_MAX_CYCLE_ERR_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_STATS0_MAX_CYCLE_ERR_MAX_CYCLE_ERR_MASK 0xFFFF
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_ENABLE_MAX_CYCLE_ERR_OFFSET 2
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_ENABLE_MAX_CYCLE_ERR_MASK 0x4
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_ENABLE_MAX_CYCLE_ERR 0x4
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_ENABLE_MISSING_EOP_ERR_OFFSET 1
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_ENABLE_MISSING_EOP_ERR_MASK 0x2
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_ENABLE_MISSING_EOP_ERR 0x2
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_ENABLE_MISSING_SOP_ERR_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_ENABLE_MISSING_SOP_ERR_MASK 0x1
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_ENABLE_MISSING_SOP_ERR 0x1
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_PENDING_MAX_CYCLE_ERR_OFFSET 2
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_PENDING_MAX_CYCLE_ERR_MASK 0x4
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_PENDING_MAX_CYCLE_ERR 0x4
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_PENDING_MISSING_EOP_ERR_OFFSET 1
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_PENDING_MISSING_EOP_ERR_MASK 0x2
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_PENDING_MISSING_EOP_ERR 0x2
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_PENDING_MISSING_SOP_ERR_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_PENDING_MISSING_SOP_ERR_MASK 0x1
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_PENDING_MISSING_SOP_ERR 0x1
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_PENDING_IRQ_MAX_CYCLE_ERR_OFFSET 2
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_PENDING_IRQ_MAX_CYCLE_ERR_MASK 0x4
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_PENDING_IRQ_MAX_CYCLE_ERR 0x4
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_PENDING_IRQ_MISSING_EOP_ERR_OFFSET 1
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_PENDING_IRQ_MISSING_EOP_ERR_MASK 0x2
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_PENDING_IRQ_MISSING_EOP_ERR 0x2
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_PENDING_IRQ_MISSING_SOP_ERR_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_PENDING_IRQ_MISSING_SOP_ERR_MASK 0x1
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_PENDING_IRQ_MISSING_SOP_ERR 0x1
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_RAW_MAX_CYCLE_ERR_OFFSET 2
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_RAW_MAX_CYCLE_ERR_MASK 0x4
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_RAW_MAX_CYCLE_ERR 0x4
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_RAW_MISSING_EOP_ERR_OFFSET 1
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_RAW_MISSING_EOP_ERR_MASK 0x2
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_RAW_MISSING_EOP_ERR 0x2
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_RAW_MISSING_SOP_ERR_OFFSET 0
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_RAW_MISSING_SOP_ERR_MASK 0x1
#define LAYER3_TX_ETH_FRAMER_PTP_GUARD_IRQ0_RAW_MISSING_SOP_ERR 0x1
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_STATS0_OUT_EOP_IRQ_ROLLOVER_OFFSET 18
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_STATS0_OUT_EOP_IRQ_ROLLOVER_MASK 0x40000
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_STATS0_OUT_EOP_IRQ_ROLLOVER 0x40000
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_STATS0_OUT_SOP_IRQ_ROLLOVER_OFFSET 17
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_STATS0_OUT_SOP_IRQ_ROLLOVER_MASK 0x20000
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_STATS0_OUT_SOP_IRQ_ROLLOVER 0x20000
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_STATS0_INBUFF_EOP_IRQ_ROLLOVER_OFFSET 16
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_STATS0_INBUFF_EOP_IRQ_ROLLOVER_MASK 0x10000
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_STATS0_INBUFF_EOP_IRQ_ROLLOVER 0x10000
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_STATS0_INBUFF_SOP_IRQ_ROLLOVER_OFFSET 15
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_STATS0_INBUFF_SOP_IRQ_ROLLOVER_MASK 0x8000
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_STATS0_INBUFF_SOP_IRQ_ROLLOVER 0x8000
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_STATS0_IN_EOP_IRQ_ROLLOVER_OFFSET 14
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_STATS0_IN_EOP_IRQ_ROLLOVER_MASK 0x4000
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_STATS0_IN_EOP_IRQ_ROLLOVER 0x4000
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_STATS0_IN_SOP_IRQ_ROLLOVER_OFFSET 13
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_STATS0_IN_SOP_IRQ_ROLLOVER_MASK 0x2000
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_STATS0_IN_SOP_IRQ_ROLLOVER 0x2000
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_IRQ_ROLLOVER_OFFSET 12
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_IRQ_ROLLOVER_MASK 0x1000
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_IRQ_ROLLOVER 0x1000
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_IRQ_ROLLOVER_OFFSET 11
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_IRQ_ROLLOVER_MASK 0x800
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_IRQ_ROLLOVER 0x800
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_IRQ_ROLLOVER_OFFSET 10
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_IRQ_ROLLOVER_MASK 0x400
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_IRQ_ROLLOVER 0x400
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_IRQ_ROLLOVER_OFFSET 9
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_IRQ_ROLLOVER_MASK 0x200
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_IRQ_ROLLOVER 0x200
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_ERR_IRQ_ROLLOVER_OFFSET 8
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_ERR_IRQ_ROLLOVER_MASK 0x100
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_ERR_IRQ_ROLLOVER 0x100
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_SOP_ERR_IRQ_ROLLOVER_OFFSET 7
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_SOP_ERR_IRQ_ROLLOVER_MASK 0x80
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_SOP_ERR_IRQ_ROLLOVER 0x80
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_WFLUSH_ACT_IRQ_ROLLOVER_OFFSET 6
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_WFLUSH_ACT_IRQ_ROLLOVER_MASK 0x40
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_WFLUSH_ACT_IRQ_ROLLOVER 0x40
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_RD_IRQ_ROLLOVER_OFFSET 5
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_RD_IRQ_ROLLOVER_MASK 0x20
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_RD_IRQ_ROLLOVER 0x20
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_WR_IRQ_ROLLOVER_OFFSET 4
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_WR_IRQ_ROLLOVER_MASK 0x10
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_WR_IRQ_ROLLOVER 0x10
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FLOW_CTRL_IRQ_ROLLOVER_OFFSET 3
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FLOW_CTRL_IRQ_ROLLOVER_MASK 0x8
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FLOW_CTRL_IRQ_ROLLOVER 0x8
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_READ_ENGINE_STATS0_RFLUSH_ACT_IRQ_ROLLOVER_OFFSET 2
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_READ_ENGINE_STATS0_RFLUSH_ACT_IRQ_ROLLOVER_MASK 0x4
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_READ_ENGINE_STATS0_RFLUSH_ACT_IRQ_ROLLOVER 0x4
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_READ_ENGINE_STATS0_DRP_PKT_IRQ_ROLLOVER_OFFSET 1
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_READ_ENGINE_STATS0_DRP_PKT_IRQ_ROLLOVER_MASK 0x2
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_READ_ENGINE_STATS0_DRP_PKT_IRQ_ROLLOVER 0x2
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_READ_ENGINE_STATS0_FLOW_CTRL_IRQ_ROLLOVER_OFFSET 0
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_READ_ENGINE_STATS0_FLOW_CTRL_IRQ_ROLLOVER_MASK 0x1
#define LAYER3_TX_IRQ0_ENABLE_FRAMER_PFIFO_READ_ENGINE_STATS0_FLOW_CTRL_IRQ_ROLLOVER 0x1
#define LAYER3_TX_IRQ0_PENDING_FRAMER_STATS0_OUT_EOP_IRQ_ROLLOVER_OFFSET 18
#define LAYER3_TX_IRQ0_PENDING_FRAMER_STATS0_OUT_EOP_IRQ_ROLLOVER_MASK 0x40000
#define LAYER3_TX_IRQ0_PENDING_FRAMER_STATS0_OUT_EOP_IRQ_ROLLOVER 0x40000
#define LAYER3_TX_IRQ0_PENDING_FRAMER_STATS0_OUT_SOP_IRQ_ROLLOVER_OFFSET 17
#define LAYER3_TX_IRQ0_PENDING_FRAMER_STATS0_OUT_SOP_IRQ_ROLLOVER_MASK 0x20000
#define LAYER3_TX_IRQ0_PENDING_FRAMER_STATS0_OUT_SOP_IRQ_ROLLOVER 0x20000
#define LAYER3_TX_IRQ0_PENDING_FRAMER_STATS0_INBUFF_EOP_IRQ_ROLLOVER_OFFSET 16
#define LAYER3_TX_IRQ0_PENDING_FRAMER_STATS0_INBUFF_EOP_IRQ_ROLLOVER_MASK 0x10000
#define LAYER3_TX_IRQ0_PENDING_FRAMER_STATS0_INBUFF_EOP_IRQ_ROLLOVER 0x10000
#define LAYER3_TX_IRQ0_PENDING_FRAMER_STATS0_INBUFF_SOP_IRQ_ROLLOVER_OFFSET 15
#define LAYER3_TX_IRQ0_PENDING_FRAMER_STATS0_INBUFF_SOP_IRQ_ROLLOVER_MASK 0x8000
#define LAYER3_TX_IRQ0_PENDING_FRAMER_STATS0_INBUFF_SOP_IRQ_ROLLOVER 0x8000
#define LAYER3_TX_IRQ0_PENDING_FRAMER_STATS0_IN_EOP_IRQ_ROLLOVER_OFFSET 14
#define LAYER3_TX_IRQ0_PENDING_FRAMER_STATS0_IN_EOP_IRQ_ROLLOVER_MASK 0x4000
#define LAYER3_TX_IRQ0_PENDING_FRAMER_STATS0_IN_EOP_IRQ_ROLLOVER 0x4000
#define LAYER3_TX_IRQ0_PENDING_FRAMER_STATS0_IN_SOP_IRQ_ROLLOVER_OFFSET 13
#define LAYER3_TX_IRQ0_PENDING_FRAMER_STATS0_IN_SOP_IRQ_ROLLOVER_MASK 0x2000
#define LAYER3_TX_IRQ0_PENDING_FRAMER_STATS0_IN_SOP_IRQ_ROLLOVER 0x2000
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_IRQ_ROLLOVER_OFFSET 12
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_IRQ_ROLLOVER_MASK 0x1000
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_IRQ_ROLLOVER 0x1000
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_IRQ_ROLLOVER_OFFSET 11
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_IRQ_ROLLOVER_MASK 0x800
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_IRQ_ROLLOVER 0x800
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_IRQ_ROLLOVER_OFFSET 10
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_IRQ_ROLLOVER_MASK 0x400
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_IRQ_ROLLOVER 0x400
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_IRQ_ROLLOVER_OFFSET 9
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_IRQ_ROLLOVER_MASK 0x200
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_IRQ_ROLLOVER 0x200
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_ERR_IRQ_ROLLOVER_OFFSET 8
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_ERR_IRQ_ROLLOVER_MASK 0x100
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_ERR_IRQ_ROLLOVER 0x100
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_SOP_ERR_IRQ_ROLLOVER_OFFSET 7
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_SOP_ERR_IRQ_ROLLOVER_MASK 0x80
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_SOP_ERR_IRQ_ROLLOVER 0x80
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_WFLUSH_ACT_IRQ_ROLLOVER_OFFSET 6
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_WFLUSH_ACT_IRQ_ROLLOVER_MASK 0x40
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_WFLUSH_ACT_IRQ_ROLLOVER 0x40
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_RD_IRQ_ROLLOVER_OFFSET 5
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_RD_IRQ_ROLLOVER_MASK 0x20
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_RD_IRQ_ROLLOVER 0x20
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_WR_IRQ_ROLLOVER_OFFSET 4
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_WR_IRQ_ROLLOVER_MASK 0x10
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_WR_IRQ_ROLLOVER 0x10
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FLOW_CTRL_IRQ_ROLLOVER_OFFSET 3
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FLOW_CTRL_IRQ_ROLLOVER_MASK 0x8
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FLOW_CTRL_IRQ_ROLLOVER 0x8
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_READ_ENGINE_STATS0_RFLUSH_ACT_IRQ_ROLLOVER_OFFSET 2
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_READ_ENGINE_STATS0_RFLUSH_ACT_IRQ_ROLLOVER_MASK 0x4
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_READ_ENGINE_STATS0_RFLUSH_ACT_IRQ_ROLLOVER 0x4
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_READ_ENGINE_STATS0_DRP_PKT_IRQ_ROLLOVER_OFFSET 1
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_READ_ENGINE_STATS0_DRP_PKT_IRQ_ROLLOVER_MASK 0x2
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_READ_ENGINE_STATS0_DRP_PKT_IRQ_ROLLOVER 0x2
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_READ_ENGINE_STATS0_FLOW_CTRL_IRQ_ROLLOVER_OFFSET 0
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_READ_ENGINE_STATS0_FLOW_CTRL_IRQ_ROLLOVER_MASK 0x1
#define LAYER3_TX_IRQ0_PENDING_FRAMER_PFIFO_READ_ENGINE_STATS0_FLOW_CTRL_IRQ_ROLLOVER 0x1
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_STATS0_OUT_EOP_IRQ_ROLLOVER_OFFSET 18
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_STATS0_OUT_EOP_IRQ_ROLLOVER_MASK 0x40000
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_STATS0_OUT_EOP_IRQ_ROLLOVER 0x40000
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_STATS0_OUT_SOP_IRQ_ROLLOVER_OFFSET 17
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_STATS0_OUT_SOP_IRQ_ROLLOVER_MASK 0x20000
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_STATS0_OUT_SOP_IRQ_ROLLOVER 0x20000
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_STATS0_INBUFF_EOP_IRQ_ROLLOVER_OFFSET 16
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_STATS0_INBUFF_EOP_IRQ_ROLLOVER_MASK 0x10000
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_STATS0_INBUFF_EOP_IRQ_ROLLOVER 0x10000
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_STATS0_INBUFF_SOP_IRQ_ROLLOVER_OFFSET 15
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_STATS0_INBUFF_SOP_IRQ_ROLLOVER_MASK 0x8000
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_STATS0_INBUFF_SOP_IRQ_ROLLOVER 0x8000
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_STATS0_IN_EOP_IRQ_ROLLOVER_OFFSET 14
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_STATS0_IN_EOP_IRQ_ROLLOVER_MASK 0x4000
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_STATS0_IN_EOP_IRQ_ROLLOVER 0x4000
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_STATS0_IN_SOP_IRQ_ROLLOVER_OFFSET 13
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_STATS0_IN_SOP_IRQ_ROLLOVER_MASK 0x2000
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_STATS0_IN_SOP_IRQ_ROLLOVER 0x2000
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_IRQ_ROLLOVER_OFFSET 12
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_IRQ_ROLLOVER_MASK 0x1000
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_IRQ_ROLLOVER 0x1000
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_IRQ_ROLLOVER_OFFSET 11
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_IRQ_ROLLOVER_MASK 0x800
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_IRQ_ROLLOVER 0x800
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_IRQ_ROLLOVER_OFFSET 10
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_IRQ_ROLLOVER_MASK 0x400
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_IRQ_ROLLOVER 0x400
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_IRQ_ROLLOVER_OFFSET 9
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_IRQ_ROLLOVER_MASK 0x200
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_IRQ_ROLLOVER 0x200
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_ERR_IRQ_ROLLOVER_OFFSET 8
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_ERR_IRQ_ROLLOVER_MASK 0x100
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_ERR_IRQ_ROLLOVER 0x100
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_SOP_ERR_IRQ_ROLLOVER_OFFSET 7
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_SOP_ERR_IRQ_ROLLOVER_MASK 0x80
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_SOP_ERR_IRQ_ROLLOVER 0x80
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_WFLUSH_ACT_IRQ_ROLLOVER_OFFSET 6
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_WFLUSH_ACT_IRQ_ROLLOVER_MASK 0x40
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_WFLUSH_ACT_IRQ_ROLLOVER 0x40
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_RD_IRQ_ROLLOVER_OFFSET 5
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_RD_IRQ_ROLLOVER_MASK 0x20
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_RD_IRQ_ROLLOVER 0x20
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_WR_IRQ_ROLLOVER_OFFSET 4
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_WR_IRQ_ROLLOVER_MASK 0x10
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_WR_IRQ_ROLLOVER 0x10
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FLOW_CTRL_IRQ_ROLLOVER_OFFSET 3
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FLOW_CTRL_IRQ_ROLLOVER_MASK 0x8
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FLOW_CTRL_IRQ_ROLLOVER 0x8
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_READ_ENGINE_STATS0_RFLUSH_ACT_IRQ_ROLLOVER_OFFSET 2
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_READ_ENGINE_STATS0_RFLUSH_ACT_IRQ_ROLLOVER_MASK 0x4
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_READ_ENGINE_STATS0_RFLUSH_ACT_IRQ_ROLLOVER 0x4
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_READ_ENGINE_STATS0_DRP_PKT_IRQ_ROLLOVER_OFFSET 1
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_READ_ENGINE_STATS0_DRP_PKT_IRQ_ROLLOVER_MASK 0x2
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_READ_ENGINE_STATS0_DRP_PKT_IRQ_ROLLOVER 0x2
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_READ_ENGINE_STATS0_FLOW_CTRL_IRQ_ROLLOVER_OFFSET 0
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_READ_ENGINE_STATS0_FLOW_CTRL_IRQ_ROLLOVER_MASK 0x1
#define LAYER3_TX_IRQ0_PENDING_IRQ_FRAMER_PFIFO_READ_ENGINE_STATS0_FLOW_CTRL_IRQ_ROLLOVER 0x1
#define LAYER3_TX_IRQ0_RAW_FRAMER_STATS0_OUT_EOP_IRQ_ROLLOVER_OFFSET 18
#define LAYER3_TX_IRQ0_RAW_FRAMER_STATS0_OUT_EOP_IRQ_ROLLOVER_MASK 0x40000
#define LAYER3_TX_IRQ0_RAW_FRAMER_STATS0_OUT_EOP_IRQ_ROLLOVER 0x40000
#define LAYER3_TX_IRQ0_RAW_FRAMER_STATS0_OUT_SOP_IRQ_ROLLOVER_OFFSET 17
#define LAYER3_TX_IRQ0_RAW_FRAMER_STATS0_OUT_SOP_IRQ_ROLLOVER_MASK 0x20000
#define LAYER3_TX_IRQ0_RAW_FRAMER_STATS0_OUT_SOP_IRQ_ROLLOVER 0x20000
#define LAYER3_TX_IRQ0_RAW_FRAMER_STATS0_INBUFF_EOP_IRQ_ROLLOVER_OFFSET 16
#define LAYER3_TX_IRQ0_RAW_FRAMER_STATS0_INBUFF_EOP_IRQ_ROLLOVER_MASK 0x10000
#define LAYER3_TX_IRQ0_RAW_FRAMER_STATS0_INBUFF_EOP_IRQ_ROLLOVER 0x10000
#define LAYER3_TX_IRQ0_RAW_FRAMER_STATS0_INBUFF_SOP_IRQ_ROLLOVER_OFFSET 15
#define LAYER3_TX_IRQ0_RAW_FRAMER_STATS0_INBUFF_SOP_IRQ_ROLLOVER_MASK 0x8000
#define LAYER3_TX_IRQ0_RAW_FRAMER_STATS0_INBUFF_SOP_IRQ_ROLLOVER 0x8000
#define LAYER3_TX_IRQ0_RAW_FRAMER_STATS0_IN_EOP_IRQ_ROLLOVER_OFFSET 14
#define LAYER3_TX_IRQ0_RAW_FRAMER_STATS0_IN_EOP_IRQ_ROLLOVER_MASK 0x4000
#define LAYER3_TX_IRQ0_RAW_FRAMER_STATS0_IN_EOP_IRQ_ROLLOVER 0x4000
#define LAYER3_TX_IRQ0_RAW_FRAMER_STATS0_IN_SOP_IRQ_ROLLOVER_OFFSET 13
#define LAYER3_TX_IRQ0_RAW_FRAMER_STATS0_IN_SOP_IRQ_ROLLOVER_MASK 0x2000
#define LAYER3_TX_IRQ0_RAW_FRAMER_STATS0_IN_SOP_IRQ_ROLLOVER 0x2000
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_IRQ_ROLLOVER_OFFSET 12
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_IRQ_ROLLOVER_MASK 0x1000
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_IRQ_ROLLOVER 0x1000
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_IRQ_ROLLOVER_OFFSET 11
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_IRQ_ROLLOVER_MASK 0x800
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_IRQ_ROLLOVER 0x800
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_IRQ_ROLLOVER_OFFSET 10
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_IRQ_ROLLOVER_MASK 0x400
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_IRQ_ROLLOVER 0x400
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_IRQ_ROLLOVER_OFFSET 9
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_IRQ_ROLLOVER_MASK 0x200
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_IRQ_ROLLOVER 0x200
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_ERR_IRQ_ROLLOVER_OFFSET 8
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_ERR_IRQ_ROLLOVER_MASK 0x100
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_ERR_IRQ_ROLLOVER 0x100
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_SOP_ERR_IRQ_ROLLOVER_OFFSET 7
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_SOP_ERR_IRQ_ROLLOVER_MASK 0x80
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_PKT_SOP_ERR_IRQ_ROLLOVER 0x80
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_WFLUSH_ACT_IRQ_ROLLOVER_OFFSET 6
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_WFLUSH_ACT_IRQ_ROLLOVER_MASK 0x40
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_WFLUSH_ACT_IRQ_ROLLOVER 0x40
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_RD_IRQ_ROLLOVER_OFFSET 5
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_RD_IRQ_ROLLOVER_MASK 0x20
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_RD_IRQ_ROLLOVER 0x20
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_WR_IRQ_ROLLOVER_OFFSET 4
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_WR_IRQ_ROLLOVER_MASK 0x10
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_WR_IRQ_ROLLOVER 0x10
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FLOW_CTRL_IRQ_ROLLOVER_OFFSET 3
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FLOW_CTRL_IRQ_ROLLOVER_MASK 0x8
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_WRITE_ENGINE_STATS0_FLOW_CTRL_IRQ_ROLLOVER 0x8
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_READ_ENGINE_STATS0_RFLUSH_ACT_IRQ_ROLLOVER_OFFSET 2
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_READ_ENGINE_STATS0_RFLUSH_ACT_IRQ_ROLLOVER_MASK 0x4
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_READ_ENGINE_STATS0_RFLUSH_ACT_IRQ_ROLLOVER 0x4
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_READ_ENGINE_STATS0_DRP_PKT_IRQ_ROLLOVER_OFFSET 1
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_READ_ENGINE_STATS0_DRP_PKT_IRQ_ROLLOVER_MASK 0x2
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_READ_ENGINE_STATS0_DRP_PKT_IRQ_ROLLOVER 0x2
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_READ_ENGINE_STATS0_FLOW_CTRL_IRQ_ROLLOVER_OFFSET 0
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_READ_ENGINE_STATS0_FLOW_CTRL_IRQ_ROLLOVER_MASK 0x1
#define LAYER3_TX_IRQ0_RAW_FRAMER_PFIFO_READ_ENGINE_STATS0_FLOW_CTRL_IRQ_ROLLOVER 0x1
#endif /* _LAYER3_TX_REGS_H_ */

/* end */
