# Tue Sep  3 03:58:51 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03LR-SP1
Install: C:\lscc\radiant\1.1\synpbase
OS: Windows 6.1

Hostname: IVAN-PC

Implementation : impl_1
Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 030R, Built Feb 27 2019 10:02:28


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

@N: MO111 :"c:\development\fpga\spin_clock_ice\top.sv":5:14:5:23|Tristate driver tlc_sclk_o (in view: work.top(verilog)) on net tlc_sclk_o (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":37:39:37:65|ROM bit_offset[8:4] (in view: work.TLC5957(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":37:39:37:65|ROM bit_offset[8:4] (in view: work.TLC5957(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":37:39:37:65|Found ROM bit_offset[8:4] (in view: work.TLC5957(verilog)) with 11 words by 5 bits.
@W: FX1039 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":1172:36:1172:41|User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.EBR.u_fifo_mem0.NON_MIX.genblk2._nreg.rd_addr_0_r[12:9] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":431:24:431:29|User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.afull_flag_impl.sync.afull_flag_r is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":744:24:744:29|User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.aempty_flag_impl.sync.aempty_flag_r is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":308:16:308:21|User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.sync_wr_controller.full_r is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":621:16:621:21|User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.sync_rd_controller.empty_r is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":656:16:656:21|User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.genblk14.wp_sync1_r[13:0] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":343:16:343:21|User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.genblk5.rp_sync1_r[13:0] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":529:16:529:21|User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.rd_encode_sync.rd_grey_sync_r[13:0] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":216:16:216:21|User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.wr_encode_sync.wr_grey_sync_r[13:0] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":621:16:621:21|User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.sync_rd_controller.rd_addr_r[13:0] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":308:16:308:21|User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.sync_wr_controller.wr_addr_r[13:0] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":656:16:656:21|User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.genblk14.wp_sync2_r[13:0] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":343:16:343:21|User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.genblk5.rp_sync2_r[13:0] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.sout is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[543] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[542] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[541] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[540] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[539] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[538] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[537] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[536] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[535] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[534] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[533] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[532] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[531] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[530] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[529] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[528] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[495] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[494] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[493] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[492] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[491] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[490] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[489] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[488] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[487] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[486] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[485] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[484] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[483] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[482] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[481] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[480] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[447] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[446] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[445] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[444] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[443] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[442] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[441] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[440] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[439] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[438] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[437] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[436] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[435] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[434] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[433] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[432] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[399] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[398] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[397] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[396] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[395] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[394] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[393] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[392] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[391] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[390] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[389] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[388] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[387] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[386] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[385] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[384] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[351] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[350] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[349] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[348] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[347] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[346] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[345] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[344] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[343] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[342] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[341] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[340] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[339] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[338] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[337] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[336] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[303] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[302] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[301] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[300] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[299] is being ignored. 
@W: FX1039 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|User-specified initial value defined for instance tlc0.data[298] is being ignored. 

Only the first 100 messages of id 'FX1039' are reported. To see all messages use 'report_messages -log C:\development\FPGA\spin_clock_ice\impl_1\synlog\spin_clock_impl_1_fpga_mapper.srr -id FX1039' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX1039} -count unlimited' in the Tcl shell.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

@N: MF179 :|Found 13 by 13 bit equality operator ('==') full_nxt_r7 (in view: work.smi_fifo_ipgen_lscc_fifo_dc_Z2_layer0(verilog))
@N: MF179 :|Found 14 by 14 bit equality operator ('==') un1_sync_wr_controller\.wr_addr_r_2 (in view: work.smi_fifo_ipgen_lscc_fifo_dc_Z2_layer0(verilog))
@N: MF179 :|Found 13 by 13 bit equality operator ('==') empty_nxt_r8 (in view: work.smi_fifo_ipgen_lscc_fifo_dc_Z2_layer0(verilog))
@N: MF179 :|Found 14 by 14 bit equality operator ('==') empty_nxt_r4 (in view: work.smi_fifo_ipgen_lscc_fifo_dc_Z2_layer0(verilog))
@N: MF179 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":300:29:300:63|Found 13 by 13 bit equality operator ('==') un1_bin_val_1 (in view: work.smi_fifo_ipgen_lscc_fifo_dc_Z2_layer0(verilog))
@N: MF179 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":613:29:613:63|Found 13 by 13 bit equality operator ('==') un1_bin_val_2 (in view: work.smi_fifo_ipgen_lscc_fifo_dc_Z2_layer0(verilog))
@W: BN132 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":216:16:216:21|Removing instance color_fifo.lscc_fifo_dc_inst.wr_encode_sync.wr_grey_sync_r[3] because it is equivalent to instance color_fifo.lscc_fifo_dc_inst.sync_wr_controller.wr_addr_r[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":216:16:216:21|Removing instance color_fifo.lscc_fifo_dc_inst.wr_encode_sync.wr_grey_sync_r[7] because it is equivalent to instance color_fifo.lscc_fifo_dc_inst.sync_wr_controller.wr_addr_r[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":216:16:216:21|Removing instance color_fifo.lscc_fifo_dc_inst.wr_encode_sync.wr_grey_sync_r[11] because it is equivalent to instance color_fifo.lscc_fifo_dc_inst.sync_wr_controller.wr_addr_r[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":216:16:216:21|Removing instance color_fifo.lscc_fifo_dc_inst.wr_encode_sync.wr_grey_sync_r[13] because it is equivalent to instance color_fifo.lscc_fifo_dc_inst.sync_wr_controller.wr_addr_r[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":621:16:621:21|Removing instance color_fifo.lscc_fifo_dc_inst.sync_rd_controller.rd_addr_r[3] because it is equivalent to instance color_fifo.lscc_fifo_dc_inst.rd_encode_sync.rd_grey_sync_r[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":621:16:621:21|Removing instance color_fifo.lscc_fifo_dc_inst.sync_rd_controller.rd_addr_r[7] because it is equivalent to instance color_fifo.lscc_fifo_dc_inst.rd_encode_sync.rd_grey_sync_r[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":621:16:621:21|Removing instance color_fifo.lscc_fifo_dc_inst.sync_rd_controller.rd_addr_r[11] because it is equivalent to instance color_fifo.lscc_fifo_dc_inst.rd_encode_sync.rd_grey_sync_r[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":621:16:621:21|Removing instance color_fifo.lscc_fifo_dc_inst.sync_rd_controller.rd_addr_r[13] because it is equivalent to instance color_fifo.lscc_fifo_dc_inst.rd_encode_sync.rd_grey_sync_r[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 153MB)


Finished factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 186MB peak: 187MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 163MB peak: 188MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 164MB peak: 188MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 169MB peak: 188MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 168MB peak: 188MB)

@W: FX553 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":125:16:125:32|Could not implement Block ROM for tlc0.cvt_color_2[10:0].
@N: MO106 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":125:16:125:32|Found ROM tlc0.cvt_color_2[10:0] (in view: work.top(verilog)) with 256 words by 11 bits.

Finished preparing to map (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 170MB peak: 188MB)


Finished technology mapping (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 203MB peak: 247MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:18s		   -13.71ns		4436 /       811
   2		0h:00m:18s		   -13.71ns		4234 /       811
@N: FX271 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":1172:36:1172:41|Replicating instance color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r[12] (in view: work.top(verilog)) with 56 loads 3 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:20s		   -13.71ns		4242 /       814
   4		0h:00m:20s		   -10.94ns		4242 /       814
   5		0h:00m:20s		   -10.94ns		4242 /       814


   6		0h:00m:21s		   -10.94ns		4243 /       814
   7		0h:00m:21s		   -10.94ns		4259 /       814
   8		0h:00m:22s		   -10.94ns		4259 /       814
@A: BN291 :"c:\development\fpga\spin_clock_ice\tlc5957.sv":47:1:47:6|Boundary register tlc0.sout (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 216MB peak: 247MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 217MB peak: 247MB)


Start Writing Netlists (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 182MB peak: 247MB)

Writing Analyst data base C:\development\FPGA\spin_clock_ice\impl_1\synwork\spin_clock_impl_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 215MB peak: 247MB)

Writing Verilog Simulation files

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 211MB peak: 247MB)


Start final timing analysis (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 211MB peak: 247MB)

@W: MT246 :"c:\development\fpga\spin_clock_ice\top.sv":37:7:37:14|Blackbox HSOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\development\fpga\spin_clock_ice\pll\rtl\pll.v":138:69:138:75|Blackbox PLL_B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock with period 24.28ns. Please declare a user-defined clock on net my_pll.lscc_pll_inst.sys_clk.


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Sep  3 03:59:16 2019
#


Top view:               top
Requested Frequency:    41.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.284

                                                          Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                            Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------------------------------
pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     41.2 MHz      35.0 MHz      24.276        28.561        -4.284     inferred     Autoconstr_clkgroup_0
System                                                    159.4 MHz     135.5 MHz     6.272         7.378         -1.107     system       system_clkgroup      
===============================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                               Ending                                                 |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                 System                                                 |  6.272       -1.107  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                 pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  |  24.277      -4.159  |  No paths    -      |  No paths    -      |  No paths    -    
pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  System                                                 |  24.277      10.552  |  No paths    -      |  No paths    -      |  No paths    -    
pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  |  24.277      -4.284  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                Starting                                                                                               Arrival           
Instance                                                                                        Reference                                                 Type        Pin     Net                      Time        Slack 
                                                                                                Clock                                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_12_rep1      pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       rd_addr_0_r_12_rep1      0.796       -4.284
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_12_rep2      pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       rd_addr_0_r_12_rep2      0.796       -4.253
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_fast[12]     pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       rd_addr_0_r_fast[12]     0.796       -4.181
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r[11]          pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       rd_addr_0_r[11]          0.796       -4.139
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r[12]          pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       rd_addr_0_r[12]          0.796       -2.448
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r[10]          pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       rd_addr_0_r[10]          0.796       -2.252
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r[9]           pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       rd_addr_0_r[9]           0.796       1.441 
tlc0.data[16]                                                                                   pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       data[16]                 0.796       3.670 
tlc0.data[20]                                                                                   pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       data[20]                 0.796       3.681 
tlc0.data[24]                                                                                   pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       data[24]                 0.796       3.681 
=========================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                                                      Required           
Instance           Reference                                                 Type        Pin     Net             Time         Slack 
                   Clock                                                                                                            
------------------------------------------------------------------------------------------------------------------------------------
tlc0.data[336]     pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       data_9[336]     24.122       -4.284
tlc0.data[337]     pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       data_9[337]     24.122       -4.284
tlc0.data[338]     pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       data_9[338]     24.122       -4.284
tlc0.data[339]     pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       data_9[339]     24.122       -4.284
tlc0.data[340]     pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       data_9[340]     24.122       -4.284
tlc0.data[341]     pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       data_9[341]     24.122       -4.284
tlc0.data[342]     pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       data_9[342]     24.122       -4.284
tlc0.data[343]     pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       data_9[343]     24.122       -4.284
tlc0.data[344]     pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       data_9[344]     24.122       -4.284
tlc0.data[345]     pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       data_9[345]     24.122       -4.284
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      24.276
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.122

    - Propagation time:                      28.406
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.284

    Number of logic level(s):                13
    Starting point:                          color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_12_rep1 / Q
    Ending point:                            tlc0.data[336] / D
    The start point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_12_rep1                                           FD1P3DZ     Q        Out     0.796     0.796       -         
rd_addr_0_r_12_rep1                                                                                                                  Net         -        -       1.599     -           5         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        C        In      -         2.395       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        Z        Out     0.558     2.953       -         
u_mem0_RNIJQ4U                                                                                                                       Net         -        -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        A        In      -         4.324       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        Z        Out     0.661     4.986       -         
rd_data_o_7_ns_1[0]                                                                                                                  Net         -        -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        D        In      -         6.356       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        Z        Out     0.465     6.822       -         
rd_addr_0_r_RNIR0744[10]                                                                                                             Net         -        -       1.371     -           2         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        B        In      -         8.193       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        Z        Out     0.589     8.782       -         
tlc_data[0]                                                                                                                          Net         -        -       1.371     -           82        
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        A        In      -         10.153      -         
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        Z        Out     0.661     10.814      -         
m177                                                                                                                                 Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        A        In      -         12.185      -         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        Z        Out     0.661     12.847      -         
m184_ns_1                                                                                                                            Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        C        In      -         14.218      -         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        Z        Out     0.558     14.776      -         
m184_ns                                                                                                                              Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        A        In      -         16.147      -         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        Z        Out     0.661     16.808      -         
m185_ns                                                                                                                              Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        A        In      -         18.179      -         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        Z        Out     0.661     18.841      -         
m196_ns_1                                                                                                                            Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        B        In      -         20.212      -         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        Z        Out     0.589     20.801      -         
cvt_color_2[4]                                                                                                                       Net         -        -       1.371     -           291       
tlc0.data_RNO_3[336]                                                                                                                 LUT4        A        In      -         22.172      -         
tlc0.data_RNO_3[336]                                                                                                                 LUT4        Z        Out     0.661     22.834      -         
N_2238                                                                                                                               Net         -        -       1.371     -           1         
tlc0.data_RNO_0[336]                                                                                                                 LUT4        A        In      -         24.205      -         
tlc0.data_RNO_0[336]                                                                                                                 LUT4        Z        Out     0.661     24.866      -         
N_2244                                                                                                                               Net         -        -       1.371     -           1         
tlc0.data_RNO[336]                                                                                                                   LUT4        A        In      -         26.237      -         
tlc0.data_RNO[336]                                                                                                                   LUT4        Z        Out     0.661     26.899      -         
data_9[336]                                                                                                                          Net         -        -       1.507     -           1         
tlc0.data[336]                                                                                                                       FD1P3DZ     D        In      -         28.406      -         
==================================================================================================================================================================================================
Total path delay (propagation time + setup) of 28.561 is 9.003(31.5%) logic and 19.558(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      24.276
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.122

    - Propagation time:                      28.406
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.284

    Number of logic level(s):                13
    Starting point:                          color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_12_rep1 / Q
    Ending point:                            tlc0.data[343] / D
    The start point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_12_rep1                                           FD1P3DZ     Q        Out     0.796     0.796       -         
rd_addr_0_r_12_rep1                                                                                                                  Net         -        -       1.599     -           5         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        C        In      -         2.395       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        Z        Out     0.558     2.953       -         
u_mem0_RNIJQ4U                                                                                                                       Net         -        -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        A        In      -         4.324       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        Z        Out     0.661     4.986       -         
rd_data_o_7_ns_1[0]                                                                                                                  Net         -        -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        D        In      -         6.356       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        Z        Out     0.465     6.822       -         
rd_addr_0_r_RNIR0744[10]                                                                                                             Net         -        -       1.371     -           2         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        B        In      -         8.193       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        Z        Out     0.589     8.782       -         
tlc_data[0]                                                                                                                          Net         -        -       1.371     -           82        
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        A        In      -         10.153      -         
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        Z        Out     0.661     10.814      -         
m177                                                                                                                                 Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        A        In      -         12.185      -         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        Z        Out     0.661     12.847      -         
m184_ns_1                                                                                                                            Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        C        In      -         14.218      -         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        Z        Out     0.558     14.776      -         
m184_ns                                                                                                                              Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        A        In      -         16.147      -         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        Z        Out     0.661     16.808      -         
m185_ns                                                                                                                              Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        A        In      -         18.179      -         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        Z        Out     0.661     18.841      -         
m196_ns_1                                                                                                                            Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        B        In      -         20.212      -         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        Z        Out     0.589     20.801      -         
cvt_color_2[4]                                                                                                                       Net         -        -       1.371     -           291       
tlc0.data_RNO_3[343]                                                                                                                 LUT4        A        In      -         22.172      -         
tlc0.data_RNO_3[343]                                                                                                                 LUT4        Z        Out     0.661     22.834      -         
N_1824                                                                                                                               Net         -        -       1.371     -           1         
tlc0.data_RNO_0[343]                                                                                                                 LUT4        A        In      -         24.205      -         
tlc0.data_RNO_0[343]                                                                                                                 LUT4        Z        Out     0.661     24.866      -         
N_1830                                                                                                                               Net         -        -       1.371     -           1         
tlc0.data_RNO[343]                                                                                                                   LUT4        A        In      -         26.237      -         
tlc0.data_RNO[343]                                                                                                                   LUT4        Z        Out     0.661     26.899      -         
data_9[343]                                                                                                                          Net         -        -       1.507     -           1         
tlc0.data[343]                                                                                                                       FD1P3DZ     D        In      -         28.406      -         
==================================================================================================================================================================================================
Total path delay (propagation time + setup) of 28.561 is 9.003(31.5%) logic and 19.558(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      24.276
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.122

    - Propagation time:                      28.406
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.284

    Number of logic level(s):                13
    Starting point:                          color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_12_rep1 / Q
    Ending point:                            tlc0.data[351] / D
    The start point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_12_rep1                                           FD1P3DZ     Q        Out     0.796     0.796       -         
rd_addr_0_r_12_rep1                                                                                                                  Net         -        -       1.599     -           5         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        C        In      -         2.395       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        Z        Out     0.558     2.953       -         
u_mem0_RNIJQ4U                                                                                                                       Net         -        -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        A        In      -         4.324       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        Z        Out     0.661     4.986       -         
rd_data_o_7_ns_1[0]                                                                                                                  Net         -        -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        D        In      -         6.356       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        Z        Out     0.465     6.822       -         
rd_addr_0_r_RNIR0744[10]                                                                                                             Net         -        -       1.371     -           2         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        B        In      -         8.193       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        Z        Out     0.589     8.782       -         
tlc_data[0]                                                                                                                          Net         -        -       1.371     -           82        
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        A        In      -         10.153      -         
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        Z        Out     0.661     10.814      -         
m177                                                                                                                                 Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        A        In      -         12.185      -         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        Z        Out     0.661     12.847      -         
m184_ns_1                                                                                                                            Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        C        In      -         14.218      -         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        Z        Out     0.558     14.776      -         
m184_ns                                                                                                                              Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        A        In      -         16.147      -         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        Z        Out     0.661     16.808      -         
m185_ns                                                                                                                              Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        A        In      -         18.179      -         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        Z        Out     0.661     18.841      -         
m196_ns_1                                                                                                                            Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        B        In      -         20.212      -         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        Z        Out     0.589     20.801      -         
cvt_color_2[4]                                                                                                                       Net         -        -       1.371     -           291       
tlc0.data_RNO_3[351]                                                                                                                 LUT4        A        In      -         22.172      -         
tlc0.data_RNO_3[351]                                                                                                                 LUT4        Z        Out     0.661     22.834      -         
N_1968                                                                                                                               Net         -        -       1.371     -           1         
tlc0.data_RNO_0[351]                                                                                                                 LUT4        A        In      -         24.205      -         
tlc0.data_RNO_0[351]                                                                                                                 LUT4        Z        Out     0.661     24.866      -         
N_1974                                                                                                                               Net         -        -       1.371     -           1         
tlc0.data_RNO[351]                                                                                                                   LUT4        A        In      -         26.237      -         
tlc0.data_RNO[351]                                                                                                                   LUT4        Z        Out     0.661     26.899      -         
data_9[351]                                                                                                                          Net         -        -       1.507     -           1         
tlc0.data[351]                                                                                                                       FD1P3DZ     D        In      -         28.406      -         
==================================================================================================================================================================================================
Total path delay (propagation time + setup) of 28.561 is 9.003(31.5%) logic and 19.558(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      24.276
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.122

    - Propagation time:                      28.406
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.284

    Number of logic level(s):                13
    Starting point:                          color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_12_rep1 / Q
    Ending point:                            tlc0.data[342] / D
    The start point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_12_rep1                                           FD1P3DZ     Q        Out     0.796     0.796       -         
rd_addr_0_r_12_rep1                                                                                                                  Net         -        -       1.599     -           5         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        C        In      -         2.395       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        Z        Out     0.558     2.953       -         
u_mem0_RNIJQ4U                                                                                                                       Net         -        -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        A        In      -         4.324       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        Z        Out     0.661     4.986       -         
rd_data_o_7_ns_1[0]                                                                                                                  Net         -        -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        D        In      -         6.356       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        Z        Out     0.465     6.822       -         
rd_addr_0_r_RNIR0744[10]                                                                                                             Net         -        -       1.371     -           2         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        B        In      -         8.193       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        Z        Out     0.589     8.782       -         
tlc_data[0]                                                                                                                          Net         -        -       1.371     -           82        
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        A        In      -         10.153      -         
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        Z        Out     0.661     10.814      -         
m177                                                                                                                                 Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        A        In      -         12.185      -         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        Z        Out     0.661     12.847      -         
m184_ns_1                                                                                                                            Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        C        In      -         14.218      -         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        Z        Out     0.558     14.776      -         
m184_ns                                                                                                                              Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        A        In      -         16.147      -         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        Z        Out     0.661     16.808      -         
m185_ns                                                                                                                              Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        A        In      -         18.179      -         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        Z        Out     0.661     18.841      -         
m196_ns_1                                                                                                                            Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        B        In      -         20.212      -         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        Z        Out     0.589     20.801      -         
cvt_color_2[4]                                                                                                                       Net         -        -       1.371     -           291       
tlc0.data_RNO_3[342]                                                                                                                 LUT4        A        In      -         22.172      -         
tlc0.data_RNO_3[342]                                                                                                                 LUT4        Z        Out     0.661     22.834      -         
N_1806                                                                                                                               Net         -        -       1.371     -           1         
tlc0.data_RNO_0[342]                                                                                                                 LUT4        A        In      -         24.205      -         
tlc0.data_RNO_0[342]                                                                                                                 LUT4        Z        Out     0.661     24.866      -         
N_1812                                                                                                                               Net         -        -       1.371     -           1         
tlc0.data_RNO[342]                                                                                                                   LUT4        A        In      -         26.237      -         
tlc0.data_RNO[342]                                                                                                                   LUT4        Z        Out     0.661     26.899      -         
data_9[342]                                                                                                                          Net         -        -       1.507     -           1         
tlc0.data[342]                                                                                                                       FD1P3DZ     D        In      -         28.406      -         
==================================================================================================================================================================================================
Total path delay (propagation time + setup) of 28.561 is 9.003(31.5%) logic and 19.558(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      24.276
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.122

    - Propagation time:                      28.406
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.284

    Number of logic level(s):                13
    Starting point:                          color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_12_rep1 / Q
    Ending point:                            tlc0.data[347] / D
    The start point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_12_rep1                                           FD1P3DZ     Q        Out     0.796     0.796       -         
rd_addr_0_r_12_rep1                                                                                                                  Net         -        -       1.599     -           5         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        C        In      -         2.395       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        Z        Out     0.558     2.953       -         
u_mem0_RNIJQ4U                                                                                                                       Net         -        -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        A        In      -         4.324       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        Z        Out     0.661     4.986       -         
rd_data_o_7_ns_1[0]                                                                                                                  Net         -        -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        D        In      -         6.356       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        Z        Out     0.465     6.822       -         
rd_addr_0_r_RNIR0744[10]                                                                                                             Net         -        -       1.371     -           2         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        B        In      -         8.193       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        Z        Out     0.589     8.782       -         
tlc_data[0]                                                                                                                          Net         -        -       1.371     -           82        
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        A        In      -         10.153      -         
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        Z        Out     0.661     10.814      -         
m177                                                                                                                                 Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        A        In      -         12.185      -         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        Z        Out     0.661     12.847      -         
m184_ns_1                                                                                                                            Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        C        In      -         14.218      -         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        Z        Out     0.558     14.776      -         
m184_ns                                                                                                                              Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        A        In      -         16.147      -         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        Z        Out     0.661     16.808      -         
m185_ns                                                                                                                              Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        A        In      -         18.179      -         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        Z        Out     0.661     18.841      -         
m196_ns_1                                                                                                                            Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        B        In      -         20.212      -         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        Z        Out     0.589     20.801      -         
cvt_color_2[4]                                                                                                                       Net         -        -       1.371     -           291       
tlc0.data_RNO_3[347]                                                                                                                 LUT4        A        In      -         22.172      -         
tlc0.data_RNO_3[347]                                                                                                                 LUT4        Z        Out     0.661     22.834      -         
N_1896                                                                                                                               Net         -        -       1.371     -           1         
tlc0.data_RNO_0[347]                                                                                                                 LUT4        A        In      -         24.205      -         
tlc0.data_RNO_0[347]                                                                                                                 LUT4        Z        Out     0.661     24.866      -         
N_1902                                                                                                                               Net         -        -       1.371     -           1         
tlc0.data_RNO[347]                                                                                                                   LUT4        A        In      -         26.237      -         
tlc0.data_RNO[347]                                                                                                                   LUT4        Z        Out     0.661     26.899      -         
data_9[347]                                                                                                                          Net         -        -       1.507     -           1         
tlc0.data[347]                                                                                                                       FD1P3DZ     D        In      -         28.406      -         
==================================================================================================================================================================================================
Total path delay (propagation time + setup) of 28.561 is 9.003(31.5%) logic and 19.558(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                                                             Starting                                              Arrival           
Instance                                                                                                                     Reference     Type      Pin       Net                 Time        Slack 
                                                                                                                             Clock                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[8\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0     System        PDP4K     DO[0]     act_out_w_11[0]     0.000       -4.159
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[8\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0     System        PDP4K     DO[0]     act_out_w_11[0]     0.000       -4.159
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[4\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0     System        PDP4K     DO[0]     act_out_w_5[0]      0.000       -4.148
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0     System        PDP4K     DO[0]     act_out_w_13[0]     0.000       -4.148
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0     System        PDP4K     DO[0]     act_out_w_13[0]     0.000       -4.148
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[4\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0     System        PDP4K     DO[0]     act_out_w_5[0]      0.000       -4.148
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[9\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0     System        PDP4K     DO[0]     act_out_w_2[0]      0.000       -4.128
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[9\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0     System        PDP4K     DO[0]     act_out_w_2[0]      0.000       -4.128
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[5\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0     System        PDP4K     DO[0]     act_out_w_7[0]      0.000       -4.117
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[1\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0     System        PDP4K     DO[0]     act_out_w_12[0]     0.000       -4.117
=====================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                          Required           
Instance           Reference     Type        Pin     Net             Time         Slack 
                   Clock                                                                
----------------------------------------------------------------------------------------
tlc0.data[336]     System        FD1P3DZ     D       data_9[336]     24.122       -4.159
tlc0.data[337]     System        FD1P3DZ     D       data_9[337]     24.122       -4.159
tlc0.data[338]     System        FD1P3DZ     D       data_9[338]     24.122       -4.159
tlc0.data[339]     System        FD1P3DZ     D       data_9[339]     24.122       -4.159
tlc0.data[340]     System        FD1P3DZ     D       data_9[340]     24.122       -4.159
tlc0.data[341]     System        FD1P3DZ     D       data_9[341]     24.122       -4.159
tlc0.data[342]     System        FD1P3DZ     D       data_9[342]     24.122       -4.159
tlc0.data[343]     System        FD1P3DZ     D       data_9[343]     24.122       -4.159
tlc0.data[344]     System        FD1P3DZ     D       data_9[344]     24.122       -4.159
tlc0.data[345]     System        FD1P3DZ     D       data_9[345]     24.122       -4.159
========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      24.276
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.122

    - Propagation time:                      28.280
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.159

    Number of logic level(s):                13
    Starting point:                          color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[8\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0 / DO[0]
    Ending point:                            tlc0.data[336] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                                                                                                   Pin       Pin               Arrival     No. of    
Name                                                                                                                                 Type        Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[8\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0             PDP4K       DO[0]     Out     0.000     0.000       -         
act_out_w_11[0]                                                                                                                      Net         -         -       2.259     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        A         In      -         2.259       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        Z         Out     0.661     2.921       -         
u_mem0_RNIJQ4U                                                                                                                       Net         -         -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        A         In      -         4.292       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        Z         Out     0.569     4.860       -         
rd_data_o_7_ns_1[0]                                                                                                                  Net         -         -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        D         In      -         6.231       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        Z         Out     0.465     6.696       -         
rd_addr_0_r_RNIR0744[10]                                                                                                             Net         -         -       1.371     -           2         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        B         In      -         8.067       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        Z         Out     0.589     8.656       -         
tlc_data[0]                                                                                                                          Net         -         -       1.371     -           82        
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        A         In      -         10.027      -         
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        Z         Out     0.661     10.689      -         
m177                                                                                                                                 Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        A         In      -         12.060      -         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        Z         Out     0.661     12.721      -         
m184_ns_1                                                                                                                            Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        C         In      -         14.092      -         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        Z         Out     0.558     14.650      -         
m184_ns                                                                                                                              Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        A         In      -         16.021      -         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        Z         Out     0.661     16.683      -         
m185_ns                                                                                                                              Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        A         In      -         18.054      -         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        Z         Out     0.661     18.715      -         
m196_ns_1                                                                                                                            Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        B         In      -         20.086      -         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        Z         Out     0.589     20.676      -         
cvt_color_2[4]                                                                                                                       Net         -         -       1.371     -           291       
tlc0.data_RNO_3[336]                                                                                                                 LUT4        A         In      -         22.047      -         
tlc0.data_RNO_3[336]                                                                                                                 LUT4        Z         Out     0.661     22.708      -         
N_2238                                                                                                                               Net         -         -       1.371     -           1         
tlc0.data_RNO_0[336]                                                                                                                 LUT4        A         In      -         24.079      -         
tlc0.data_RNO_0[336]                                                                                                                 LUT4        Z         Out     0.661     24.741      -         
N_2244                                                                                                                               Net         -         -       1.371     -           1         
tlc0.data_RNO[336]                                                                                                                   LUT4        A         In      -         26.112      -         
tlc0.data_RNO[336]                                                                                                                   LUT4        Z         Out     0.661     26.773      -         
data_9[336]                                                                                                                          Net         -         -       1.507     -           1         
tlc0.data[336]                                                                                                                       FD1P3DZ     D         In      -         28.280      -         
===================================================================================================================================================================================================
Total path delay (propagation time + setup) of 28.435 is 8.217(28.9%) logic and 20.218(71.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      24.276
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.122

    - Propagation time:                      28.280
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.159

    Number of logic level(s):                13
    Starting point:                          color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[8\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0 / DO[0]
    Ending point:                            tlc0.data[336] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                                                                                                   Pin       Pin               Arrival     No. of    
Name                                                                                                                                 Type        Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[8\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0             PDP4K       DO[0]     Out     0.000     0.000       -         
act_out_w_11[0]                                                                                                                      Net         -         -       2.259     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        A         In      -         2.259       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        Z         Out     0.661     2.921       -         
u_mem0_RNIJQ4U                                                                                                                       Net         -         -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        A         In      -         4.292       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        Z         Out     0.569     4.860       -         
rd_data_o_7_ns_1[0]                                                                                                                  Net         -         -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        D         In      -         6.231       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        Z         Out     0.465     6.696       -         
rd_addr_0_r_RNIR0744[10]                                                                                                             Net         -         -       1.371     -           2         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        B         In      -         8.067       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        Z         Out     0.589     8.656       -         
tlc_data[0]                                                                                                                          Net         -         -       1.371     -           82        
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        A         In      -         10.027      -         
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        Z         Out     0.661     10.689      -         
m177                                                                                                                                 Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        A         In      -         12.060      -         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        Z         Out     0.661     12.721      -         
m184_ns_1                                                                                                                            Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        C         In      -         14.092      -         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        Z         Out     0.558     14.650      -         
m184_ns                                                                                                                              Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        A         In      -         16.021      -         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        Z         Out     0.661     16.683      -         
m185_ns                                                                                                                              Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        A         In      -         18.054      -         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        Z         Out     0.661     18.715      -         
m196_ns_1                                                                                                                            Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        B         In      -         20.086      -         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        Z         Out     0.589     20.676      -         
cvt_color_2[4]                                                                                                                       Net         -         -       1.371     -           291       
tlc0.data_RNO_3[336]                                                                                                                 LUT4        A         In      -         22.047      -         
tlc0.data_RNO_3[336]                                                                                                                 LUT4        Z         Out     0.661     22.708      -         
N_2238                                                                                                                               Net         -         -       1.371     -           1         
tlc0.data_RNO_0[336]                                                                                                                 LUT4        A         In      -         24.079      -         
tlc0.data_RNO_0[336]                                                                                                                 LUT4        Z         Out     0.661     24.741      -         
N_2244                                                                                                                               Net         -         -       1.371     -           1         
tlc0.data_RNO[336]                                                                                                                   LUT4        A         In      -         26.112      -         
tlc0.data_RNO[336]                                                                                                                   LUT4        Z         Out     0.661     26.773      -         
data_9[336]                                                                                                                          Net         -         -       1.507     -           1         
tlc0.data[336]                                                                                                                       FD1P3DZ     D         In      -         28.280      -         
===================================================================================================================================================================================================
Total path delay (propagation time + setup) of 28.435 is 8.217(28.9%) logic and 20.218(71.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      24.276
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.122

    - Propagation time:                      28.280
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.159

    Number of logic level(s):                13
    Starting point:                          color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[8\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0 / DO[0]
    Ending point:                            tlc0.data[343] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                                                                                                   Pin       Pin               Arrival     No. of    
Name                                                                                                                                 Type        Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[8\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0             PDP4K       DO[0]     Out     0.000     0.000       -         
act_out_w_11[0]                                                                                                                      Net         -         -       2.259     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        A         In      -         2.259       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        Z         Out     0.661     2.921       -         
u_mem0_RNIJQ4U                                                                                                                       Net         -         -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        A         In      -         4.292       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        Z         Out     0.569     4.860       -         
rd_data_o_7_ns_1[0]                                                                                                                  Net         -         -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        D         In      -         6.231       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        Z         Out     0.465     6.696       -         
rd_addr_0_r_RNIR0744[10]                                                                                                             Net         -         -       1.371     -           2         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        B         In      -         8.067       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        Z         Out     0.589     8.656       -         
tlc_data[0]                                                                                                                          Net         -         -       1.371     -           82        
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        A         In      -         10.027      -         
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        Z         Out     0.661     10.689      -         
m177                                                                                                                                 Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        A         In      -         12.060      -         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        Z         Out     0.661     12.721      -         
m184_ns_1                                                                                                                            Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        C         In      -         14.092      -         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        Z         Out     0.558     14.650      -         
m184_ns                                                                                                                              Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        A         In      -         16.021      -         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        Z         Out     0.661     16.683      -         
m185_ns                                                                                                                              Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        A         In      -         18.054      -         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        Z         Out     0.661     18.715      -         
m196_ns_1                                                                                                                            Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        B         In      -         20.086      -         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        Z         Out     0.589     20.676      -         
cvt_color_2[4]                                                                                                                       Net         -         -       1.371     -           291       
tlc0.data_RNO_3[343]                                                                                                                 LUT4        A         In      -         22.047      -         
tlc0.data_RNO_3[343]                                                                                                                 LUT4        Z         Out     0.661     22.708      -         
N_1824                                                                                                                               Net         -         -       1.371     -           1         
tlc0.data_RNO_0[343]                                                                                                                 LUT4        A         In      -         24.079      -         
tlc0.data_RNO_0[343]                                                                                                                 LUT4        Z         Out     0.661     24.741      -         
N_1830                                                                                                                               Net         -         -       1.371     -           1         
tlc0.data_RNO[343]                                                                                                                   LUT4        A         In      -         26.112      -         
tlc0.data_RNO[343]                                                                                                                   LUT4        Z         Out     0.661     26.773      -         
data_9[343]                                                                                                                          Net         -         -       1.507     -           1         
tlc0.data[343]                                                                                                                       FD1P3DZ     D         In      -         28.280      -         
===================================================================================================================================================================================================
Total path delay (propagation time + setup) of 28.435 is 8.217(28.9%) logic and 20.218(71.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      24.276
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.122

    - Propagation time:                      28.280
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.159

    Number of logic level(s):                13
    Starting point:                          color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[8\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0 / DO[0]
    Ending point:                            tlc0.data[351] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                                                                                                   Pin       Pin               Arrival     No. of    
Name                                                                                                                                 Type        Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[8\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0             PDP4K       DO[0]     Out     0.000     0.000       -         
act_out_w_11[0]                                                                                                                      Net         -         -       2.259     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        A         In      -         2.259       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        Z         Out     0.661     2.921       -         
u_mem0_RNIJQ4U                                                                                                                       Net         -         -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        A         In      -         4.292       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        Z         Out     0.569     4.860       -         
rd_data_o_7_ns_1[0]                                                                                                                  Net         -         -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        D         In      -         6.231       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        Z         Out     0.465     6.696       -         
rd_addr_0_r_RNIR0744[10]                                                                                                             Net         -         -       1.371     -           2         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        B         In      -         8.067       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        Z         Out     0.589     8.656       -         
tlc_data[0]                                                                                                                          Net         -         -       1.371     -           82        
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        A         In      -         10.027      -         
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        Z         Out     0.661     10.689      -         
m177                                                                                                                                 Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        A         In      -         12.060      -         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        Z         Out     0.661     12.721      -         
m184_ns_1                                                                                                                            Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        C         In      -         14.092      -         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        Z         Out     0.558     14.650      -         
m184_ns                                                                                                                              Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        A         In      -         16.021      -         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        Z         Out     0.661     16.683      -         
m185_ns                                                                                                                              Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        A         In      -         18.054      -         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        Z         Out     0.661     18.715      -         
m196_ns_1                                                                                                                            Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        B         In      -         20.086      -         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        Z         Out     0.589     20.676      -         
cvt_color_2[4]                                                                                                                       Net         -         -       1.371     -           291       
tlc0.data_RNO_3[351]                                                                                                                 LUT4        A         In      -         22.047      -         
tlc0.data_RNO_3[351]                                                                                                                 LUT4        Z         Out     0.661     22.708      -         
N_1968                                                                                                                               Net         -         -       1.371     -           1         
tlc0.data_RNO_0[351]                                                                                                                 LUT4        A         In      -         24.079      -         
tlc0.data_RNO_0[351]                                                                                                                 LUT4        Z         Out     0.661     24.741      -         
N_1974                                                                                                                               Net         -         -       1.371     -           1         
tlc0.data_RNO[351]                                                                                                                   LUT4        A         In      -         26.112      -         
tlc0.data_RNO[351]                                                                                                                   LUT4        Z         Out     0.661     26.773      -         
data_9[351]                                                                                                                          Net         -         -       1.507     -           1         
tlc0.data[351]                                                                                                                       FD1P3DZ     D         In      -         28.280      -         
===================================================================================================================================================================================================
Total path delay (propagation time + setup) of 28.435 is 8.217(28.9%) logic and 20.218(71.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      24.276
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.122

    - Propagation time:                      28.280
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.159

    Number of logic level(s):                13
    Starting point:                          color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[8\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0 / DO[0]
    Ending point:                            tlc0.data[342] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                                                                                                   Pin       Pin               Arrival     No. of    
Name                                                                                                                                 Type        Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[8\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0             PDP4K       DO[0]     Out     0.000     0.000       -         
act_out_w_11[0]                                                                                                                      Net         -         -       2.259     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        A         In      -         2.259       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        Z         Out     0.661     2.921       -         
u_mem0_RNIJQ4U                                                                                                                       Net         -         -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        A         In      -         4.292       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        Z         Out     0.569     4.860       -         
rd_data_o_7_ns_1[0]                                                                                                                  Net         -         -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        D         In      -         6.231       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        Z         Out     0.465     6.696       -         
rd_addr_0_r_RNIR0744[10]                                                                                                             Net         -         -       1.371     -           2         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        B         In      -         8.067       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        Z         Out     0.589     8.656       -         
tlc_data[0]                                                                                                                          Net         -         -       1.371     -           82        
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        A         In      -         10.027      -         
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        Z         Out     0.661     10.689      -         
m177                                                                                                                                 Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        A         In      -         12.060      -         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        Z         Out     0.661     12.721      -         
m184_ns_1                                                                                                                            Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        C         In      -         14.092      -         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        Z         Out     0.558     14.650      -         
m184_ns                                                                                                                              Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        A         In      -         16.021      -         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        Z         Out     0.661     16.683      -         
m185_ns                                                                                                                              Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        A         In      -         18.054      -         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        Z         Out     0.661     18.715      -         
m196_ns_1                                                                                                                            Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        B         In      -         20.086      -         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        Z         Out     0.589     20.676      -         
cvt_color_2[4]                                                                                                                       Net         -         -       1.371     -           291       
tlc0.data_RNO_3[342]                                                                                                                 LUT4        A         In      -         22.047      -         
tlc0.data_RNO_3[342]                                                                                                                 LUT4        Z         Out     0.661     22.708      -         
N_1806                                                                                                                               Net         -         -       1.371     -           1         
tlc0.data_RNO_0[342]                                                                                                                 LUT4        A         In      -         24.079      -         
tlc0.data_RNO_0[342]                                                                                                                 LUT4        Z         Out     0.661     24.741      -         
N_1812                                                                                                                               Net         -         -       1.371     -           1         
tlc0.data_RNO[342]                                                                                                                   LUT4        A         In      -         26.112      -         
tlc0.data_RNO[342]                                                                                                                   LUT4        Z         Out     0.661     26.773      -         
data_9[342]                                                                                                                          Net         -         -       1.507     -           1         
tlc0.data[342]                                                                                                                       FD1P3DZ     D         In      -         28.280      -         
===================================================================================================================================================================================================
Total path delay (propagation time + setup) of 28.435 is 8.217(28.9%) logic and 20.218(71.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 211MB peak: 247MB)


Finished timing report (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 211MB peak: 247MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48high-performance_1.2v
Cell usage:
CCU2_B          169 uses
FD1P3DZ         622 uses
FD1P3IZ         188 uses
FD1P3JZ         4 uses
GND             22 uses
HSOSC           1 use
INV             63 uses
PDP4K           16 uses
PLL_B           1 use
VCC             22 uses
LUT4            4423 uses

I/O ports: 20
I/O primitives: 17
IB             11 uses
OB             5 uses
OBZ_B          1 use

I/O Register bits:                  0
Register bits not including I/Os:   814 of 5280 (15%)

RAM/ROM usage summary
Block Rams : 16 of 30 (53%)

Total load per clock:
   pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock: 846

@S |Mapping Summary:
Total  LUTs: 4423 (83%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 4423 = 4423 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 37MB peak: 247MB)

Process took 0h:00m:25s realtime, 0h:00m:25s cputime
# Tue Sep  3 03:59:17 2019

###########################################################]
