<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1582813225">
  <File Type="PA-TCL" Name="d_latch.tcl"/>
  <File Type="BITSTR-BMM" Name="d_latch_bd.bmm"/>
  <File Type="REPORTS-TCL" Name="d_latch_reports.tcl"/>
  <File Type="OPT-DCP" Name="d_latch_opt.dcp"/>
  <File Type="OPT-HWDEF" Name="d_latch.hwdef"/>
  <File Type="PWROPT-DCP" Name="d_latch_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="d_latch_placed.dcp"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="d_latch_incremental_reuse_pre_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="d_latch_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="d_latch.bin"/>
  <File Type="PHYSOPT-DCP" Name="d_latch_physopt.dcp"/>
  <File Type="BITSTR-MSK" Name="d_latch.msk"/>
  <File Type="ROUTE-ERROR-DCP" Name="d_latch_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="d_latch_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="d_latch_routed_bb.dcp"/>
  <File Type="BITSTR-MMI" Name="d_latch.mmi"/>
  <File Type="ROUTE-TIMING-PB" Name="d_latch_timing_summary_routed.pb"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="d_latch_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="d_latch_postroute_physopt_bb.dcp"/>
  <File Type="BG-BIT" Name="d_latch.bit"/>
  <File Type="BITSTR-RBT" Name="d_latch.rbt"/>
  <File Type="BITSTR-NKY" Name="d_latch.nky"/>
  <File Type="PDI-FILE" Name="d_latch.pdi"/>
  <File Type="RCFI_FILE" Name="d_latch.rcfi"/>
  <File Type="CFI_FILE" Name="d_latch.cfi"/>
  <File Type="RNPI_FILE" Name="d_latch.rnpi"/>
  <File Type="NPI_FILE" Name="d_latch.npi"/>
  <File Type="RBD_FILE" Name="d_latch.rbd"/>
  <File Type="BITSTR-LTX" Name="d_latch.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="d_latch.sysdef"/>
  <File Type="BG-BGN" Name="d_latch.bgn"/>
  <File Type="BG-DRC" Name="d_latch.drc"/>
  <File Type="RDI-RDI" Name="d_latch.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/d_latch.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/d_latch_tb.v">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="d_latch"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/fpga/nexys_constraint_file.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../nexys_constraint_file.xdc"/>
        <Attr Name="ImportTime" Val="1580771156"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PPRDIR/../lab5_prehook.tcl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="UsedInSteps" Val="impl_1;OPT_DESIGN;TCL.PRE"/>
        <Attr Name="UsedInSteps" Val="impl_1;WRITE_BITSTREAM;TCL.PRE"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
    <Step Id="init_design"/>
    <Step Id="opt_design" PreStepTclHook="$PPRDIR/../lab5_prehook.tcl"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design" EnableStepBool="1"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream" PreStepTclHook="$PPRDIR/../lab5_prehook.tcl"/>
    <Step Id="write_device_image"/>
  </Strategy>
</GenRun>
