$date
	Sat Apr 20 10:53:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$var wire 1 ! Sum $end
$var wire 1 " Carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module u0 $end
$var wire 1 " Carry $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & w3 $end
$var wire 1 ' w2 $end
$var wire 1 ( w1 $end
$var wire 1 ! Sum $end
$scope module HA1 $end
$var wire 1 ' Carry $end
$var wire 1 ( Sum $end
$var wire 1 # a $end
$var wire 1 $ b $end
$upscope $end
$scope module HA2 $end
$var wire 1 & Carry $end
$var wire 1 ! Sum $end
$var wire 1 % a $end
$var wire 1 ( b $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#4
1!
1%
#6
1(
0%
1$
#8
1"
0!
1&
1%
#10
0"
1!
0&
0%
0$
1#
#12
1"
0!
1&
1%
#14
0&
0(
1'
0%
1$
#16
1!
1%
#18
