#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Feb 11 17:25:40 2021
# Process ID: 9901
# Current directory: /net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/project_2/project_2.runs/impl_1
# Command line: vivado -log PGCD.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source PGCD.tcl -notrace
# Log file: /net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/project_2/project_2.runs/impl_1/PGCD.vdi
# Journal file: /net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/project_2/project_2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source PGCD.tcl -notrace
Command: link_design -top PGCD -part xc7a50tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TXD_IN'. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RXD_OUT'. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 21 Warnings, 21 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 1580.680 ; gain = 258.941 ; free physical = 7631 ; free virtual = 27067
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1672.707 ; gain = 92.027 ; free physical = 7622 ; free virtual = 27059

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: aceb491e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:42 . Memory (MB): peak = 2119.203 ; gain = 446.496 ; free physical = 7186 ; free virtual = 26622

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: aceb491e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2119.203 ; gain = 0.000 ; free physical = 7249 ; free virtual = 26686
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: aceb491e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2119.203 ; gain = 0.000 ; free physical = 7249 ; free virtual = 26686
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c8685e18

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2119.203 ; gain = 0.000 ; free physical = 7249 ; free virtual = 26686
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c8685e18

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2119.203 ; gain = 0.000 ; free physical = 7249 ; free virtual = 26686
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 114b704d4

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2119.203 ; gain = 0.000 ; free physical = 7249 ; free virtual = 26686
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 114b704d4

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2119.203 ; gain = 0.000 ; free physical = 7249 ; free virtual = 26686
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2119.203 ; gain = 0.000 ; free physical = 7249 ; free virtual = 26686
Ending Logic Optimization Task | Checksum: 114b704d4

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2119.203 ; gain = 0.000 ; free physical = 7249 ; free virtual = 26686

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 114b704d4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2119.207 ; gain = 0.004 ; free physical = 7249 ; free virtual = 26686

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 114b704d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2119.207 ; gain = 0.000 ; free physical = 7249 ; free virtual = 26686
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 21 Warnings, 21 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:44 . Memory (MB): peak = 2119.207 ; gain = 538.527 ; free physical = 7249 ; free virtual = 26686
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/project_2/project_2.runs/impl_1/PGCD_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file PGCD_drc_opted.rpt -pb PGCD_drc_opted.pb -rpx PGCD_drc_opted.rpx
Command: report_drc -file PGCD_drc_opted.rpt -pb PGCD_drc_opted.pb -rpx PGCD_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/vivado/2018.2/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/project_2/project_2.runs/impl_1/PGCD_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2183.238 ; gain = 0.000 ; free physical = 7201 ; free virtual = 26637
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 85db397a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2183.238 ; gain = 0.000 ; free physical = 7201 ; free virtual = 26637
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2183.238 ; gain = 0.000 ; free physical = 7201 ; free virtual = 26637

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e497121a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2216.250 ; gain = 33.012 ; free physical = 7219 ; free virtual = 26656

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ab914c00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2216.250 ; gain = 33.012 ; free physical = 7220 ; free virtual = 26656

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ab914c00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2216.250 ; gain = 33.012 ; free physical = 7220 ; free virtual = 26656
Phase 1 Placer Initialization | Checksum: 1ab914c00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2216.250 ; gain = 33.012 ; free physical = 7220 ; free virtual = 26656

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ab914c00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2216.250 ; gain = 33.012 ; free physical = 7220 ; free virtual = 26657
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: f72684dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2344.309 ; gain = 161.070 ; free physical = 7211 ; free virtual = 26647

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f72684dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2344.309 ; gain = 161.070 ; free physical = 7211 ; free virtual = 26647

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a32c5c0e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2344.309 ; gain = 161.070 ; free physical = 7211 ; free virtual = 26648

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11bbcaf11

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2344.309 ; gain = 161.070 ; free physical = 7211 ; free virtual = 26648

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11bbcaf11

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2344.309 ; gain = 161.070 ; free physical = 7211 ; free virtual = 26648

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1de4781ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2344.309 ; gain = 161.070 ; free physical = 7209 ; free virtual = 26646

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1de4781ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2344.309 ; gain = 161.070 ; free physical = 7209 ; free virtual = 26646

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1de4781ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2344.309 ; gain = 161.070 ; free physical = 7209 ; free virtual = 26646
Phase 3 Detail Placement | Checksum: 1de4781ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2344.309 ; gain = 161.070 ; free physical = 7209 ; free virtual = 26646

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1de4781ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2344.309 ; gain = 161.070 ; free physical = 7209 ; free virtual = 26646

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1de4781ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2344.309 ; gain = 161.070 ; free physical = 7209 ; free virtual = 26646

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1de4781ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2344.309 ; gain = 161.070 ; free physical = 7209 ; free virtual = 26646

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 223e37afe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2344.309 ; gain = 161.070 ; free physical = 7209 ; free virtual = 26646
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 223e37afe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2344.309 ; gain = 161.070 ; free physical = 7209 ; free virtual = 26646
Ending Placer Task | Checksum: 1804001ef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2344.309 ; gain = 161.070 ; free physical = 7219 ; free virtual = 26655
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 22 Warnings, 21 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2344.309 ; gain = 0.000 ; free physical = 7218 ; free virtual = 26656
INFO: [Common 17-1381] The checkpoint '/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/project_2/project_2.runs/impl_1/PGCD_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file PGCD_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2344.309 ; gain = 0.000 ; free physical = 7203 ; free virtual = 26640
INFO: [runtcl-4] Executing : report_utilization -file PGCD_utilization_placed.rpt -pb PGCD_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2344.309 ; gain = 0.000 ; free physical = 7209 ; free virtual = 26646
INFO: [runtcl-4] Executing : report_control_sets -verbose -file PGCD_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2344.309 ; gain = 0.000 ; free physical = 7210 ; free virtual = 26647
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: fa64c875 ConstDB: 0 ShapeSum: 85db397a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12b0dad81

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2344.309 ; gain = 0.000 ; free physical = 7103 ; free virtual = 26540
Post Restoration Checksum: NetGraph: 8540f7f9 NumContArr: a5ccb588 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 12b0dad81

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2349.922 ; gain = 5.613 ; free physical = 7073 ; free virtual = 26511

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12b0dad81

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2349.922 ; gain = 5.613 ; free physical = 7073 ; free virtual = 26511
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: f4a1e610

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2357.922 ; gain = 13.613 ; free physical = 7066 ; free virtual = 26503

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e8b37223

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2357.922 ; gain = 13.613 ; free physical = 7066 ; free virtual = 26503

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 130142332

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2357.922 ; gain = 13.613 ; free physical = 7068 ; free virtual = 26505
Phase 4 Rip-up And Reroute | Checksum: 130142332

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2357.922 ; gain = 13.613 ; free physical = 7068 ; free virtual = 26505

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 130142332

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2357.922 ; gain = 13.613 ; free physical = 7068 ; free virtual = 26505

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 130142332

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2357.922 ; gain = 13.613 ; free physical = 7068 ; free virtual = 26505
Phase 6 Post Hold Fix | Checksum: 130142332

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2357.922 ; gain = 13.613 ; free physical = 7068 ; free virtual = 26505

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.215499 %
  Global Horizontal Routing Utilization  = 0.242452 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 22.5225%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 25.2252%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 19.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 130142332

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2357.922 ; gain = 13.613 ; free physical = 7068 ; free virtual = 26505

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 130142332

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2359.922 ; gain = 15.613 ; free physical = 7068 ; free virtual = 26505

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1881a5fe8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2359.922 ; gain = 15.613 ; free physical = 7068 ; free virtual = 26505
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2359.922 ; gain = 15.613 ; free physical = 7099 ; free virtual = 26536

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 22 Warnings, 21 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2359.926 ; gain = 15.617 ; free physical = 7099 ; free virtual = 26536
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2359.926 ; gain = 0.000 ; free physical = 7093 ; free virtual = 26531
INFO: [Common 17-1381] The checkpoint '/net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/project_2/project_2.runs/impl_1/PGCD_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file PGCD_drc_routed.rpt -pb PGCD_drc_routed.pb -rpx PGCD_drc_routed.rpx
Command: report_drc -file PGCD_drc_routed.rpt -pb PGCD_drc_routed.pb -rpx PGCD_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/project_2/project_2.runs/impl_1/PGCD_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file PGCD_methodology_drc_routed.rpt -pb PGCD_methodology_drc_routed.pb -rpx PGCD_methodology_drc_routed.rpx
Command: report_methodology -file PGCD_methodology_drc_routed.rpt -pb PGCD_methodology_drc_routed.pb -rpx PGCD_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /net/s/lmartin042/S8/verif/EN224-Test-et-verification/2_Hardware/Etape_7/project_2/project_2.runs/impl_1/PGCD_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file PGCD_power_routed.rpt -pb PGCD_power_summary_routed.pb -rpx PGCD_power_routed.rpx
Command: report_power -file PGCD_power_routed.rpt -pb PGCD_power_summary_routed.pb -rpx PGCD_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 23 Warnings, 21 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file PGCD_route_status.rpt -pb PGCD_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file PGCD_timing_summary_routed.rpt -pb PGCD_timing_summary_routed.pb -rpx PGCD_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file PGCD_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file PGCD_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file PGCD_bus_skew_routed.rpt -pb PGCD_bus_skew_routed.pb -rpx PGCD_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force PGCD.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 100 out of 100 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: idata_a[31:0], idata_b[31:0], odata[31:0], CLK, RESET, idata_en, and odata_en.
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 100 out of 100 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: idata_a[31:0], idata_b[31:0], odata[31:0], CLK, RESET, idata_en, and odata_en.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 25 Warnings, 21 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2486.039 ; gain = 0.000 ; free physical = 7078 ; free virtual = 26515
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Thu Feb 11 17:27:41 2021...
