Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Nov  8 22:54:54 2019
| Host         : LAPTOP-ATT53B95 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file i2s_playback_timing_summary_routed.rpt -rpx i2s_playback_timing_summary_routed.rpx
| Design       : i2s_playback
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.108        0.000                      0                51753        0.053        0.000                      0                51753        3.000        0.000                       0                 25910  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
i2s_clock/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1    {0.000 44.286}     88.571          11.290          
  clkfbout_clk_wiz_1    {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i2s_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1         65.237        0.000                      0                51730        0.053        0.000                      0                51730       43.306        0.000                       0                 25883  
  clkfbout_clk_wiz_1                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                   5.108        0.000                      0                   23        0.097        0.000                      0                   23        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i2s_clock/inst/clk_in1
  To Clock:  i2s_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i2s_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i2s_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  i2s_clock/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  i2s_clock/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  i2s_clock/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  i2s_clock/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  i2s_clock/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  i2s_clock/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       65.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       43.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.237ns  (required time - arrival time)
  Source:                 unit_i2s/scount_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8900/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_1 rise@88.571ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        22.878ns  (logic 1.105ns (4.830%)  route 21.773ns (95.170%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.281ns = ( 85.291 - 88.571 ) 
    Source Clock Delay      (SCD):    -3.904ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.253     1.253    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       1.624    -3.904    unit_i2s/clk_out1
    SLICE_X45Y81         FDCE                                         r  unit_i2s/scount_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDCE (Prop_fdce_C_Q)         0.456    -3.448 r  unit_i2s/scount_reg_reg[1]/Q
                         net (fo=8, routed)           1.126    -2.323    unit_i2s/scount_reg[1]
    SLICE_X45Y84         LUT5 (Prop_lut5_I1_O)        0.124    -2.199 r  unit_i2s/r_out_reg[30]_i_3/O
                         net (fo=13, routed)          0.834    -1.365    unit_i2s/r_out_reg[30]_i_3_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.124    -1.241 f  unit_i2s/l_data_out[15]_i_11/O
                         net (fo=1, routed)           0.797    -0.444    unit_i2s/l_data_out[15]_i_11_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    -0.320 f  unit_i2s/l_data_out[15]_i_8/O
                         net (fo=3, routed)           0.459     0.139    unit_i2s/l_data_out[15]_i_8_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.124     0.263 r  unit_i2s/l_data_out[15]_i_3/O
                         net (fo=22, routed)          1.113     1.376    unit_i2s/en_rx
    SLICE_X40Y69         LUT4 (Prop_lut4_I3_O)        0.153     1.529 r  unit_i2s/l_data_out_aux[15]_i_1/O
                         net (fo=12488, routed)      17.445    18.974    unit_digital_efects/Unit_EfectECO/enable_in16_out
    SLICE_X62Y156        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8900/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     88.571    88.571 r  
    E3                   IBUF                         0.000    88.571 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.181    89.752    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    81.897 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    83.531    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.622 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       1.669    85.291    unit_digital_efects/Unit_EfectECO/clk_out1
    SLICE_X62Y156        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8900/C
                         clock pessimism             -0.579    84.712    
                         clock uncertainty           -0.129    84.582    
    SLICE_X62Y156        FDCE (Setup_fdce_C_CE)      -0.372    84.210    unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8900
  -------------------------------------------------------------------
                         required time                         84.210    
                         arrival time                         -18.974    
  -------------------------------------------------------------------
                         slack                                 65.237    

Slack (MET) :             65.237ns  (required time - arrival time)
  Source:                 unit_i2s/scount_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8901/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_1 rise@88.571ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        22.878ns  (logic 1.105ns (4.830%)  route 21.773ns (95.170%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.281ns = ( 85.291 - 88.571 ) 
    Source Clock Delay      (SCD):    -3.904ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.253     1.253    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       1.624    -3.904    unit_i2s/clk_out1
    SLICE_X45Y81         FDCE                                         r  unit_i2s/scount_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDCE (Prop_fdce_C_Q)         0.456    -3.448 r  unit_i2s/scount_reg_reg[1]/Q
                         net (fo=8, routed)           1.126    -2.323    unit_i2s/scount_reg[1]
    SLICE_X45Y84         LUT5 (Prop_lut5_I1_O)        0.124    -2.199 r  unit_i2s/r_out_reg[30]_i_3/O
                         net (fo=13, routed)          0.834    -1.365    unit_i2s/r_out_reg[30]_i_3_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.124    -1.241 f  unit_i2s/l_data_out[15]_i_11/O
                         net (fo=1, routed)           0.797    -0.444    unit_i2s/l_data_out[15]_i_11_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    -0.320 f  unit_i2s/l_data_out[15]_i_8/O
                         net (fo=3, routed)           0.459     0.139    unit_i2s/l_data_out[15]_i_8_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.124     0.263 r  unit_i2s/l_data_out[15]_i_3/O
                         net (fo=22, routed)          1.113     1.376    unit_i2s/en_rx
    SLICE_X40Y69         LUT4 (Prop_lut4_I3_O)        0.153     1.529 r  unit_i2s/l_data_out_aux[15]_i_1/O
                         net (fo=12488, routed)      17.445    18.974    unit_digital_efects/Unit_EfectECO/enable_in16_out
    SLICE_X62Y156        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8901/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     88.571    88.571 r  
    E3                   IBUF                         0.000    88.571 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.181    89.752    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    81.897 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    83.531    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.622 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       1.669    85.291    unit_digital_efects/Unit_EfectECO/clk_out1
    SLICE_X62Y156        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8901/C
                         clock pessimism             -0.579    84.712    
                         clock uncertainty           -0.129    84.582    
    SLICE_X62Y156        FDCE (Setup_fdce_C_CE)      -0.372    84.210    unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8901
  -------------------------------------------------------------------
                         required time                         84.210    
                         arrival time                         -18.974    
  -------------------------------------------------------------------
                         slack                                 65.237    

Slack (MET) :             65.237ns  (required time - arrival time)
  Source:                 unit_i2s/scount_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8902/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_1 rise@88.571ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        22.878ns  (logic 1.105ns (4.830%)  route 21.773ns (95.170%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.281ns = ( 85.291 - 88.571 ) 
    Source Clock Delay      (SCD):    -3.904ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.253     1.253    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       1.624    -3.904    unit_i2s/clk_out1
    SLICE_X45Y81         FDCE                                         r  unit_i2s/scount_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDCE (Prop_fdce_C_Q)         0.456    -3.448 r  unit_i2s/scount_reg_reg[1]/Q
                         net (fo=8, routed)           1.126    -2.323    unit_i2s/scount_reg[1]
    SLICE_X45Y84         LUT5 (Prop_lut5_I1_O)        0.124    -2.199 r  unit_i2s/r_out_reg[30]_i_3/O
                         net (fo=13, routed)          0.834    -1.365    unit_i2s/r_out_reg[30]_i_3_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.124    -1.241 f  unit_i2s/l_data_out[15]_i_11/O
                         net (fo=1, routed)           0.797    -0.444    unit_i2s/l_data_out[15]_i_11_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    -0.320 f  unit_i2s/l_data_out[15]_i_8/O
                         net (fo=3, routed)           0.459     0.139    unit_i2s/l_data_out[15]_i_8_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.124     0.263 r  unit_i2s/l_data_out[15]_i_3/O
                         net (fo=22, routed)          1.113     1.376    unit_i2s/en_rx
    SLICE_X40Y69         LUT4 (Prop_lut4_I3_O)        0.153     1.529 r  unit_i2s/l_data_out_aux[15]_i_1/O
                         net (fo=12488, routed)      17.445    18.974    unit_digital_efects/Unit_EfectECO/enable_in16_out
    SLICE_X62Y156        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8902/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     88.571    88.571 r  
    E3                   IBUF                         0.000    88.571 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.181    89.752    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    81.897 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    83.531    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.622 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       1.669    85.291    unit_digital_efects/Unit_EfectECO/clk_out1
    SLICE_X62Y156        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8902/C
                         clock pessimism             -0.579    84.712    
                         clock uncertainty           -0.129    84.582    
    SLICE_X62Y156        FDCE (Setup_fdce_C_CE)      -0.372    84.210    unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8902
  -------------------------------------------------------------------
                         required time                         84.210    
                         arrival time                         -18.974    
  -------------------------------------------------------------------
                         slack                                 65.237    

Slack (MET) :             65.237ns  (required time - arrival time)
  Source:                 unit_i2s/scount_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8903/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_1 rise@88.571ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        22.878ns  (logic 1.105ns (4.830%)  route 21.773ns (95.170%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.281ns = ( 85.291 - 88.571 ) 
    Source Clock Delay      (SCD):    -3.904ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.253     1.253    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       1.624    -3.904    unit_i2s/clk_out1
    SLICE_X45Y81         FDCE                                         r  unit_i2s/scount_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDCE (Prop_fdce_C_Q)         0.456    -3.448 r  unit_i2s/scount_reg_reg[1]/Q
                         net (fo=8, routed)           1.126    -2.323    unit_i2s/scount_reg[1]
    SLICE_X45Y84         LUT5 (Prop_lut5_I1_O)        0.124    -2.199 r  unit_i2s/r_out_reg[30]_i_3/O
                         net (fo=13, routed)          0.834    -1.365    unit_i2s/r_out_reg[30]_i_3_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.124    -1.241 f  unit_i2s/l_data_out[15]_i_11/O
                         net (fo=1, routed)           0.797    -0.444    unit_i2s/l_data_out[15]_i_11_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    -0.320 f  unit_i2s/l_data_out[15]_i_8/O
                         net (fo=3, routed)           0.459     0.139    unit_i2s/l_data_out[15]_i_8_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.124     0.263 r  unit_i2s/l_data_out[15]_i_3/O
                         net (fo=22, routed)          1.113     1.376    unit_i2s/en_rx
    SLICE_X40Y69         LUT4 (Prop_lut4_I3_O)        0.153     1.529 r  unit_i2s/l_data_out_aux[15]_i_1/O
                         net (fo=12488, routed)      17.445    18.974    unit_digital_efects/Unit_EfectECO/enable_in16_out
    SLICE_X62Y156        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8903/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     88.571    88.571 r  
    E3                   IBUF                         0.000    88.571 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.181    89.752    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    81.897 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    83.531    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.622 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       1.669    85.291    unit_digital_efects/Unit_EfectECO/clk_out1
    SLICE_X62Y156        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8903/C
                         clock pessimism             -0.579    84.712    
                         clock uncertainty           -0.129    84.582    
    SLICE_X62Y156        FDCE (Setup_fdce_C_CE)      -0.372    84.210    unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8903
  -------------------------------------------------------------------
                         required time                         84.210    
                         arrival time                         -18.974    
  -------------------------------------------------------------------
                         slack                                 65.237    

Slack (MET) :             65.237ns  (required time - arrival time)
  Source:                 unit_i2s/scount_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8904/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_1 rise@88.571ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        22.878ns  (logic 1.105ns (4.830%)  route 21.773ns (95.170%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.281ns = ( 85.291 - 88.571 ) 
    Source Clock Delay      (SCD):    -3.904ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.253     1.253    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       1.624    -3.904    unit_i2s/clk_out1
    SLICE_X45Y81         FDCE                                         r  unit_i2s/scount_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDCE (Prop_fdce_C_Q)         0.456    -3.448 r  unit_i2s/scount_reg_reg[1]/Q
                         net (fo=8, routed)           1.126    -2.323    unit_i2s/scount_reg[1]
    SLICE_X45Y84         LUT5 (Prop_lut5_I1_O)        0.124    -2.199 r  unit_i2s/r_out_reg[30]_i_3/O
                         net (fo=13, routed)          0.834    -1.365    unit_i2s/r_out_reg[30]_i_3_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.124    -1.241 f  unit_i2s/l_data_out[15]_i_11/O
                         net (fo=1, routed)           0.797    -0.444    unit_i2s/l_data_out[15]_i_11_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    -0.320 f  unit_i2s/l_data_out[15]_i_8/O
                         net (fo=3, routed)           0.459     0.139    unit_i2s/l_data_out[15]_i_8_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.124     0.263 r  unit_i2s/l_data_out[15]_i_3/O
                         net (fo=22, routed)          1.113     1.376    unit_i2s/en_rx
    SLICE_X40Y69         LUT4 (Prop_lut4_I3_O)        0.153     1.529 r  unit_i2s/l_data_out_aux[15]_i_1/O
                         net (fo=12488, routed)      17.445    18.974    unit_digital_efects/Unit_EfectECO/enable_in16_out
    SLICE_X62Y156        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8904/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     88.571    88.571 r  
    E3                   IBUF                         0.000    88.571 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.181    89.752    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    81.897 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    83.531    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.622 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       1.669    85.291    unit_digital_efects/Unit_EfectECO/clk_out1
    SLICE_X62Y156        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8904/C
                         clock pessimism             -0.579    84.712    
                         clock uncertainty           -0.129    84.582    
    SLICE_X62Y156        FDCE (Setup_fdce_C_CE)      -0.372    84.210    unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8904
  -------------------------------------------------------------------
                         required time                         84.210    
                         arrival time                         -18.974    
  -------------------------------------------------------------------
                         slack                                 65.237    

Slack (MET) :             65.237ns  (required time - arrival time)
  Source:                 unit_i2s/scount_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8905/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_1 rise@88.571ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        22.878ns  (logic 1.105ns (4.830%)  route 21.773ns (95.170%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.281ns = ( 85.291 - 88.571 ) 
    Source Clock Delay      (SCD):    -3.904ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.253     1.253    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       1.624    -3.904    unit_i2s/clk_out1
    SLICE_X45Y81         FDCE                                         r  unit_i2s/scount_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDCE (Prop_fdce_C_Q)         0.456    -3.448 r  unit_i2s/scount_reg_reg[1]/Q
                         net (fo=8, routed)           1.126    -2.323    unit_i2s/scount_reg[1]
    SLICE_X45Y84         LUT5 (Prop_lut5_I1_O)        0.124    -2.199 r  unit_i2s/r_out_reg[30]_i_3/O
                         net (fo=13, routed)          0.834    -1.365    unit_i2s/r_out_reg[30]_i_3_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.124    -1.241 f  unit_i2s/l_data_out[15]_i_11/O
                         net (fo=1, routed)           0.797    -0.444    unit_i2s/l_data_out[15]_i_11_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    -0.320 f  unit_i2s/l_data_out[15]_i_8/O
                         net (fo=3, routed)           0.459     0.139    unit_i2s/l_data_out[15]_i_8_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.124     0.263 r  unit_i2s/l_data_out[15]_i_3/O
                         net (fo=22, routed)          1.113     1.376    unit_i2s/en_rx
    SLICE_X40Y69         LUT4 (Prop_lut4_I3_O)        0.153     1.529 r  unit_i2s/l_data_out_aux[15]_i_1/O
                         net (fo=12488, routed)      17.445    18.974    unit_digital_efects/Unit_EfectECO/enable_in16_out
    SLICE_X62Y156        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8905/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     88.571    88.571 r  
    E3                   IBUF                         0.000    88.571 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.181    89.752    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    81.897 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    83.531    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.622 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       1.669    85.291    unit_digital_efects/Unit_EfectECO/clk_out1
    SLICE_X62Y156        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8905/C
                         clock pessimism             -0.579    84.712    
                         clock uncertainty           -0.129    84.582    
    SLICE_X62Y156        FDCE (Setup_fdce_C_CE)      -0.372    84.210    unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8905
  -------------------------------------------------------------------
                         required time                         84.210    
                         arrival time                         -18.974    
  -------------------------------------------------------------------
                         slack                                 65.237    

Slack (MET) :             65.237ns  (required time - arrival time)
  Source:                 unit_i2s/scount_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8906/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_1 rise@88.571ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        22.878ns  (logic 1.105ns (4.830%)  route 21.773ns (95.170%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.281ns = ( 85.291 - 88.571 ) 
    Source Clock Delay      (SCD):    -3.904ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.253     1.253    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       1.624    -3.904    unit_i2s/clk_out1
    SLICE_X45Y81         FDCE                                         r  unit_i2s/scount_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDCE (Prop_fdce_C_Q)         0.456    -3.448 r  unit_i2s/scount_reg_reg[1]/Q
                         net (fo=8, routed)           1.126    -2.323    unit_i2s/scount_reg[1]
    SLICE_X45Y84         LUT5 (Prop_lut5_I1_O)        0.124    -2.199 r  unit_i2s/r_out_reg[30]_i_3/O
                         net (fo=13, routed)          0.834    -1.365    unit_i2s/r_out_reg[30]_i_3_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.124    -1.241 f  unit_i2s/l_data_out[15]_i_11/O
                         net (fo=1, routed)           0.797    -0.444    unit_i2s/l_data_out[15]_i_11_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    -0.320 f  unit_i2s/l_data_out[15]_i_8/O
                         net (fo=3, routed)           0.459     0.139    unit_i2s/l_data_out[15]_i_8_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.124     0.263 r  unit_i2s/l_data_out[15]_i_3/O
                         net (fo=22, routed)          1.113     1.376    unit_i2s/en_rx
    SLICE_X40Y69         LUT4 (Prop_lut4_I3_O)        0.153     1.529 r  unit_i2s/l_data_out_aux[15]_i_1/O
                         net (fo=12488, routed)      17.445    18.974    unit_digital_efects/Unit_EfectECO/enable_in16_out
    SLICE_X62Y156        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8906/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     88.571    88.571 r  
    E3                   IBUF                         0.000    88.571 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.181    89.752    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    81.897 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    83.531    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.622 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       1.669    85.291    unit_digital_efects/Unit_EfectECO/clk_out1
    SLICE_X62Y156        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8906/C
                         clock pessimism             -0.579    84.712    
                         clock uncertainty           -0.129    84.582    
    SLICE_X62Y156        FDCE (Setup_fdce_C_CE)      -0.372    84.210    unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8906
  -------------------------------------------------------------------
                         required time                         84.210    
                         arrival time                         -18.974    
  -------------------------------------------------------------------
                         slack                                 65.237    

Slack (MET) :             65.237ns  (required time - arrival time)
  Source:                 unit_i2s/scount_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8907/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_1 rise@88.571ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        22.878ns  (logic 1.105ns (4.830%)  route 21.773ns (95.170%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.281ns = ( 85.291 - 88.571 ) 
    Source Clock Delay      (SCD):    -3.904ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.253     1.253    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       1.624    -3.904    unit_i2s/clk_out1
    SLICE_X45Y81         FDCE                                         r  unit_i2s/scount_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDCE (Prop_fdce_C_Q)         0.456    -3.448 r  unit_i2s/scount_reg_reg[1]/Q
                         net (fo=8, routed)           1.126    -2.323    unit_i2s/scount_reg[1]
    SLICE_X45Y84         LUT5 (Prop_lut5_I1_O)        0.124    -2.199 r  unit_i2s/r_out_reg[30]_i_3/O
                         net (fo=13, routed)          0.834    -1.365    unit_i2s/r_out_reg[30]_i_3_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.124    -1.241 f  unit_i2s/l_data_out[15]_i_11/O
                         net (fo=1, routed)           0.797    -0.444    unit_i2s/l_data_out[15]_i_11_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    -0.320 f  unit_i2s/l_data_out[15]_i_8/O
                         net (fo=3, routed)           0.459     0.139    unit_i2s/l_data_out[15]_i_8_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.124     0.263 r  unit_i2s/l_data_out[15]_i_3/O
                         net (fo=22, routed)          1.113     1.376    unit_i2s/en_rx
    SLICE_X40Y69         LUT4 (Prop_lut4_I3_O)        0.153     1.529 r  unit_i2s/l_data_out_aux[15]_i_1/O
                         net (fo=12488, routed)      17.445    18.974    unit_digital_efects/Unit_EfectECO/enable_in16_out
    SLICE_X62Y156        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8907/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     88.571    88.571 r  
    E3                   IBUF                         0.000    88.571 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.181    89.752    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    81.897 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    83.531    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.622 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       1.669    85.291    unit_digital_efects/Unit_EfectECO/clk_out1
    SLICE_X62Y156        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8907/C
                         clock pessimism             -0.579    84.712    
                         clock uncertainty           -0.129    84.582    
    SLICE_X62Y156        FDCE (Setup_fdce_C_CE)      -0.372    84.210    unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_8907
  -------------------------------------------------------------------
                         required time                         84.210    
                         arrival time                         -18.974    
  -------------------------------------------------------------------
                         slack                                 65.237    

Slack (MET) :             65.263ns  (required time - arrival time)
  Source:                 unit_i2s/scount_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectECO/r_data_reg_reg[4255][9]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_9750/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_1 rise@88.571ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        22.416ns  (logic 1.105ns (4.929%)  route 21.311ns (95.071%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.368ns = ( 85.203 - 88.571 ) 
    Source Clock Delay      (SCD):    -3.904ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.253     1.253    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       1.624    -3.904    unit_i2s/clk_out1
    SLICE_X45Y81         FDCE                                         r  unit_i2s/scount_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDCE (Prop_fdce_C_Q)         0.456    -3.448 r  unit_i2s/scount_reg_reg[1]/Q
                         net (fo=8, routed)           1.126    -2.323    unit_i2s/scount_reg[1]
    SLICE_X45Y84         LUT5 (Prop_lut5_I1_O)        0.124    -2.199 r  unit_i2s/r_out_reg[30]_i_3/O
                         net (fo=13, routed)          0.834    -1.365    unit_i2s/r_out_reg[30]_i_3_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.124    -1.241 f  unit_i2s/l_data_out[15]_i_11/O
                         net (fo=1, routed)           0.797    -0.444    unit_i2s/l_data_out[15]_i_11_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    -0.320 f  unit_i2s/l_data_out[15]_i_8/O
                         net (fo=3, routed)           0.459     0.139    unit_i2s/l_data_out[15]_i_8_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.124     0.263 r  unit_i2s/l_data_out[15]_i_3/O
                         net (fo=22, routed)          1.113     1.376    unit_i2s/en_rx
    SLICE_X40Y69         LUT4 (Prop_lut4_I3_O)        0.153     1.529 r  unit_i2s/l_data_out_aux[15]_i_1/O
                         net (fo=12488, routed)      16.983    18.512    unit_digital_efects/Unit_EfectECO/enable_in16_out
    SLICE_X76Y149        SRLC32E                                      r  unit_digital_efects/Unit_EfectECO/r_data_reg_reg[4255][9]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_9750/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     88.571    88.571 r  
    E3                   IBUF                         0.000    88.571 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.181    89.752    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    81.897 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    83.531    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.622 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       1.582    85.203    unit_digital_efects/Unit_EfectECO/clk_out1
    SLICE_X76Y149        SRLC32E                                      r  unit_digital_efects/Unit_EfectECO/r_data_reg_reg[4255][9]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_9750/CLK
                         clock pessimism             -0.579    84.624    
                         clock uncertainty           -0.129    84.495    
    SLICE_X76Y149        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.720    83.775    unit_digital_efects/Unit_EfectECO/r_data_reg_reg[4255][9]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_9750
  -------------------------------------------------------------------
                         required time                         83.775    
                         arrival time                         -18.512    
  -------------------------------------------------------------------
                         slack                                 65.263    

Slack (MET) :             65.263ns  (required time - arrival time)
  Source:                 unit_i2s/scount_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectECO/r_data_reg_reg[4287][9]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_9782/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_1 rise@88.571ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        22.416ns  (logic 1.105ns (4.929%)  route 21.311ns (95.071%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.368ns = ( 85.203 - 88.571 ) 
    Source Clock Delay      (SCD):    -3.904ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.253     1.253    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       1.624    -3.904    unit_i2s/clk_out1
    SLICE_X45Y81         FDCE                                         r  unit_i2s/scount_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDCE (Prop_fdce_C_Q)         0.456    -3.448 r  unit_i2s/scount_reg_reg[1]/Q
                         net (fo=8, routed)           1.126    -2.323    unit_i2s/scount_reg[1]
    SLICE_X45Y84         LUT5 (Prop_lut5_I1_O)        0.124    -2.199 r  unit_i2s/r_out_reg[30]_i_3/O
                         net (fo=13, routed)          0.834    -1.365    unit_i2s/r_out_reg[30]_i_3_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.124    -1.241 f  unit_i2s/l_data_out[15]_i_11/O
                         net (fo=1, routed)           0.797    -0.444    unit_i2s/l_data_out[15]_i_11_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124    -0.320 f  unit_i2s/l_data_out[15]_i_8/O
                         net (fo=3, routed)           0.459     0.139    unit_i2s/l_data_out[15]_i_8_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.124     0.263 r  unit_i2s/l_data_out[15]_i_3/O
                         net (fo=22, routed)          1.113     1.376    unit_i2s/en_rx
    SLICE_X40Y69         LUT4 (Prop_lut4_I3_O)        0.153     1.529 r  unit_i2s/l_data_out_aux[15]_i_1/O
                         net (fo=12488, routed)      16.983    18.512    unit_digital_efects/Unit_EfectECO/enable_in16_out
    SLICE_X76Y149        SRLC32E                                      r  unit_digital_efects/Unit_EfectECO/r_data_reg_reg[4287][9]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_9782/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     88.571    88.571 r  
    E3                   IBUF                         0.000    88.571 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.181    89.752    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    81.897 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    83.531    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.622 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       1.582    85.203    unit_digital_efects/Unit_EfectECO/clk_out1
    SLICE_X76Y149        SRLC32E                                      r  unit_digital_efects/Unit_EfectECO/r_data_reg_reg[4287][9]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_9782/CLK
                         clock pessimism             -0.579    84.624    
                         clock uncertainty           -0.129    84.495    
    SLICE_X76Y149        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.720    83.775    unit_digital_efects/Unit_EfectECO/r_data_reg_reg[4287][9]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_9782
  -------------------------------------------------------------------
                         required time                         83.775    
                         arrival time                         -18.512    
  -------------------------------------------------------------------
                         slack                                 65.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg_c_980/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg_c_981/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.083%)  route 0.141ns (49.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       0.645    -0.716    unit_digital_efects/Unit_EfectDELAY/clk_out1
    SLICE_X43Y150        FDCE                                         r  unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg_c_980/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y150        FDCE (Prop_fdce_C_Q)         0.141    -0.575 r  unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg_c_980/Q
                         net (fo=1, routed)           0.141    -0.435    unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg_c_980_n_0
    SLICE_X43Y149        FDCE                                         r  unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg_c_981/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.481     0.481    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       0.833    -0.757    unit_digital_efects/Unit_EfectDELAY/clk_out1
    SLICE_X43Y149        FDCE                                         r  unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg_c_981/C
                         clock pessimism              0.223    -0.534    
    SLICE_X43Y149        FDCE (Hold_fdce_C_D)         0.046    -0.488    unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg_c_981
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg_c_1857/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg_c_1858/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.948%)  route 0.209ns (62.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       0.549    -0.813    unit_digital_efects/Unit_EfectDELAY/clk_out1
    SLICE_X51Y122        FDCE                                         r  unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg_c_1857/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDCE (Prop_fdce_C_Q)         0.128    -0.685 r  unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg_c_1857/Q
                         net (fo=1, routed)           0.209    -0.475    unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg_c_1857_n_0
    SLICE_X53Y122        FDCE                                         r  unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg_c_1858/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.481     0.481    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       0.814    -0.775    unit_digital_efects/Unit_EfectDELAY/clk_out1
    SLICE_X53Y122        FDCE                                         r  unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg_c_1858/C
                         clock pessimism              0.223    -0.552    
    SLICE_X53Y122        FDCE (Hold_fdce_C_D)         0.017    -0.535    unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg_c_1858
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_9379/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_9380/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.386%)  route 0.189ns (59.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       0.561    -0.801    unit_digital_efects/Unit_EfectECO/clk_out1
    SLICE_X49Y147        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_9379/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y147        FDCE (Prop_fdce_C_Q)         0.128    -0.673 r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_9379/Q
                         net (fo=1, routed)           0.189    -0.484    unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_9379_n_0
    SLICE_X57Y147        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_9380/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.481     0.481    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       0.830    -0.760    unit_digital_efects/Unit_EfectECO/clk_out1
    SLICE_X57Y147        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_9380/C
                         clock pessimism              0.223    -0.537    
    SLICE_X57Y147        FDCE (Hold_fdce_C_D)        -0.007    -0.544    unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_9380
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg_c_11339/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg_c_11340/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.461%)  route 0.268ns (65.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       0.602    -0.760    unit_digital_efects/Unit_EfectCHORUS/clk_out1
    SLICE_X86Y100        FDCE                                         r  unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg_c_11339/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.619 r  unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg_c_11339/Q
                         net (fo=1, routed)           0.268    -0.351    unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg_c_11339_n_0
    SLICE_X86Y92         FDCE                                         r  unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg_c_11340/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.481     0.481    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       0.878    -0.712    unit_digital_efects/Unit_EfectCHORUS/clk_out1
    SLICE_X86Y92         FDCE                                         r  unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg_c_11340/C
                         clock pessimism              0.228    -0.484    
    SLICE_X86Y92         FDCE (Hold_fdce_C_D)         0.070    -0.414    unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg_c_11340
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg_c_850/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg_c_851/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.388%)  route 0.214ns (62.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    -0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       0.641    -0.720    unit_digital_efects/Unit_EfectDELAY/clk_out1
    SLICE_X52Y151        FDCE                                         r  unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg_c_850/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y151        FDCE (Prop_fdce_C_Q)         0.128    -0.592 r  unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg_c_850/Q
                         net (fo=1, routed)           0.214    -0.378    unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg_c_850_n_0
    SLICE_X50Y152        FDCE                                         r  unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg_c_851/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.481     0.481    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       0.916    -0.673    unit_digital_efects/Unit_EfectDELAY/clk_out1
    SLICE_X50Y152        FDCE                                         r  unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg_c_851/C
                         clock pessimism              0.219    -0.455    
    SLICE_X50Y152        FDCE (Hold_fdce_C_D)         0.006    -0.449    unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg_c_851
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_5500/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_5501/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.209%)  route 0.226ns (63.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       0.556    -0.806    unit_digital_efects/Unit_EfectECO/clk_out1
    SLICE_X47Y115        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_5500/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y115        FDCE (Prop_fdce_C_Q)         0.128    -0.678 r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_5500/Q
                         net (fo=1, routed)           0.226    -0.452    unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_5500_n_0
    SLICE_X52Y115        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_5501/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.481     0.481    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       0.822    -0.768    unit_digital_efects/Unit_EfectECO/clk_out1
    SLICE_X52Y115        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_5501/C
                         clock pessimism              0.223    -0.545    
    SLICE_X52Y115        FDCE (Hold_fdce_C_D)         0.017    -0.528    unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_5501
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_6282/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_6283/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.237%)  route 0.207ns (61.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       0.558    -0.804    unit_digital_efects/Unit_EfectECO/clk_out1
    SLICE_X51Y141        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_6282/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y141        FDCE (Prop_fdce_C_Q)         0.128    -0.676 r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_6282/Q
                         net (fo=1, routed)           0.207    -0.469    unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_6282_n_0
    SLICE_X53Y141        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_6283/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.481     0.481    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       0.826    -0.763    unit_digital_efects/Unit_EfectECO/clk_out1
    SLICE_X53Y141        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_6283/C
                         clock pessimism              0.223    -0.540    
    SLICE_X53Y141        FDCE (Hold_fdce_C_D)        -0.007    -0.547    unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_6283
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 unit_digital_efects/Unit_EfectREVERB/l_data_reg_reg_c_5493/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectREVERB/l_data_reg_reg_c_5494/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.371%)  route 0.208ns (59.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       0.638    -0.723    unit_digital_efects/Unit_EfectREVERB/clk_out1
    SLICE_X36Y47         FDCE                                         r  unit_digital_efects/Unit_EfectREVERB/l_data_reg_reg_c_5493/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.582 r  unit_digital_efects/Unit_EfectREVERB/l_data_reg_reg_c_5493/Q
                         net (fo=1, routed)           0.208    -0.374    unit_digital_efects/Unit_EfectREVERB/l_data_reg_reg_c_5493_n_0
    SLICE_X36Y55         FDCE                                         r  unit_digital_efects/Unit_EfectREVERB/l_data_reg_reg_c_5494/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.481     0.481    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       0.841    -0.749    unit_digital_efects/Unit_EfectREVERB/clk_out1
    SLICE_X36Y55         FDCE                                         r  unit_digital_efects/Unit_EfectREVERB/l_data_reg_reg_c_5494/C
                         clock pessimism              0.223    -0.526    
    SLICE_X36Y55         FDCE (Hold_fdce_C_D)         0.070    -0.456    unit_digital_efects/Unit_EfectREVERB/l_data_reg_reg_c_5494
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 unit_digital_efects/Unit_EfectECO/r_data_reg_reg[4999][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectECO/r_data_out_aux_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.252ns (55.386%)  route 0.203ns (44.614%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       0.555    -0.807    unit_digital_efects/Unit_EfectECO/clk_out1
    SLICE_X55Y70         FDCE                                         r  unit_digital_efects/Unit_EfectECO/r_data_reg_reg[4999][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.666 r  unit_digital_efects/Unit_EfectECO/r_data_reg_reg[4999][10]/Q
                         net (fo=2, routed)           0.203    -0.463    unit_digital_efects/Unit_EfectECO/r_data_reg_reg[4999]__0[10]
    SLICE_X48Y68         LUT4 (Prop_lut4_I0_O)        0.045    -0.418 r  unit_digital_efects/Unit_EfectECO/r_data_out_aux[11]_i_7__0/O
                         net (fo=1, routed)           0.000    -0.418    unit_digital_efects/Unit_EfectECO/r_data_out_aux[11]_i_7__0_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.352 r  unit_digital_efects/Unit_EfectECO/r_data_out_aux_reg[11]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.352    unit_digital_efects/Unit_EfectECO/p_0_in[10]
    SLICE_X48Y68         FDRE                                         r  unit_digital_efects/Unit_EfectECO/r_data_out_aux_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.481     0.481    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       0.828    -0.762    unit_digital_efects/Unit_EfectECO/clk_out1
    SLICE_X48Y68         FDRE                                         r  unit_digital_efects/Unit_EfectECO/r_data_out_aux_reg[10]/C
                         clock pessimism              0.223    -0.539    
    SLICE_X48Y68         FDRE (Hold_fdre_C_D)         0.105    -0.434    unit_digital_efects/Unit_EfectECO/r_data_out_aux_reg[10]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_5663/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_5664/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.504%)  route 0.256ns (64.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       0.545    -0.817    unit_digital_efects/Unit_EfectECO/clk_out1
    SLICE_X53Y125        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_5663/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.676 r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_5663/Q
                         net (fo=1, routed)           0.256    -0.420    unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_5663_n_0
    SLICE_X49Y123        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_5664/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.481     0.481    i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    i2s_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=25883, routed)       0.816    -0.774    unit_digital_efects/Unit_EfectECO/clk_out1
    SLICE_X49Y123        FDCE                                         r  unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_5664/C
                         clock pessimism              0.223    -0.551    
    SLICE_X49Y123        FDCE (Hold_fdce_C_D)         0.046    -0.505    unit_digital_efects/Unit_EfectECO/l_data_reg_reg_c_5664
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 44.286 }
Period(ns):         88.571
Sources:            { i2s_clock/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         88.571      86.416     BUFGCTRL_X0Y16  i2s_clock/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         88.571      87.322     PLLE2_ADV_X1Y2  i2s_clock/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         88.571      87.571     SLICE_X14Y65    unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg[3998][5]_unit_digital_efects_Unit_EfectDELAY_l_data_reg_reg_c_3997/C
Min Period        n/a     FDRE/C             n/a            1.000         88.571      87.571     SLICE_X42Y58    unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg[3998][6]_unit_digital_efects_Unit_EfectDELAY_l_data_reg_reg_c_3997/C
Min Period        n/a     FDRE/C             n/a            1.000         88.571      87.571     SLICE_X42Y58    unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg[3998][7]_unit_digital_efects_Unit_EfectDELAY_l_data_reg_reg_c_3997/C
Min Period        n/a     FDRE/C             n/a            1.000         88.571      87.571     SLICE_X54Y105   unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg[3998][8]_unit_digital_efects_Unit_EfectDELAY_l_data_reg_reg_c_3997/C
Min Period        n/a     FDRE/C             n/a            1.000         88.571      87.571     SLICE_X56Y73    unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg[3998][9]_unit_digital_efects_Unit_EfectDELAY_l_data_reg_reg_c_3997/C
Min Period        n/a     FDCE/C             n/a            1.000         88.571      87.571     SLICE_X55Y83    unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg[3999][10]/C
Min Period        n/a     FDCE/C             n/a            1.000         88.571      87.571     SLICE_X55Y83    unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg[3999][11]/C
Min Period        n/a     FDCE/C             n/a            1.000         88.571      87.571     SLICE_X44Y81    unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg[3999][12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       88.571      71.429     PLLE2_ADV_X1Y2  i2s_clock/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X10Y52    unit_digital_efects/Unit_EfectDELAY/r_data_reg_reg[319][1]_srl32_unit_digital_efects_Unit_EfectDELAY_l_data_reg_reg_c_318/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X76Y156   unit_digital_efects/Unit_EfectECO/r_data_reg_reg[2463][12]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_7958/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X74Y153   unit_digital_efects/Unit_EfectECO/r_data_reg_reg[511][10]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_6006/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X8Y52     unit_digital_efects/Unit_EfectDELAY/r_data_reg_reg[319][7]_srl32_unit_digital_efects_Unit_EfectDELAY_l_data_reg_reg_c_318/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X76Y156   unit_digital_efects/Unit_EfectECO/r_data_reg_reg[2495][12]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_7990/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X74Y156   unit_digital_efects/Unit_EfectECO/r_data_reg_reg[543][10]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_6038/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X8Y98     unit_digital_efects/Unit_EfectDELAY/r_data_reg_reg[3231][10]_srl32_unit_digital_efects_Unit_EfectDELAY_l_data_reg_reg_c_3230/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X76Y156   unit_digital_efects/Unit_EfectECO/r_data_reg_reg[2527][12]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_8022/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X74Y156   unit_digital_efects/Unit_EfectECO/r_data_reg_reg[575][10]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_6070/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X8Y98     unit_digital_efects/Unit_EfectDELAY/r_data_reg_reg[3263][10]_srl32_unit_digital_efects_Unit_EfectDELAY_l_data_reg_reg_c_3262/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X30Y31    unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg[1247][2]_srl32_unit_digital_efects_Unit_EfectDELAY_l_data_reg_reg_c_1246/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X30Y74    unit_digital_efects/Unit_EfectREVERB/l_data_reg_reg[255][4]_srl32_unit_digital_efects_Unit_EfectREVERB_l_data_reg_reg_c_4252/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X30Y31    unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg[1279][2]_srl32_unit_digital_efects_Unit_EfectDELAY_l_data_reg_reg_c_1278/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X56Y120   unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg[415][13]_srl32_unit_digital_efects_Unit_EfectDELAY_l_data_reg_reg_c_414/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X10Y52    unit_digital_efects/Unit_EfectDELAY/r_data_reg_reg[319][1]_srl32_unit_digital_efects_Unit_EfectDELAY_l_data_reg_reg_c_318/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X56Y129   unit_digital_efects/Unit_EfectECO/l_data_reg_aux_reg[223][5]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_5718/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X88Y87    unit_digital_efects/Unit_EfectECO/l_data_reg_reg[3167][10]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_8662/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X84Y128   unit_digital_efects/Unit_EfectECO/l_data_reg_reg[3167][14]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_8662/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X66Y12    unit_digital_efects/Unit_EfectECO/l_data_reg_reg[3167][1]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_8662/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X62Y2     unit_digital_efects/Unit_EfectECO/r_data_reg_reg[2431][7]_srl32_unit_digital_efects_Unit_EfectECO_l_data_reg_reg_c_7926/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i2s_clock/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  i2s_clock/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  i2s_clock/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  i2s_clock/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  i2s_clock/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  i2s_clock/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.942ns (45.156%)  route 2.359ns (54.844%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 13.865 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=24, routed)          3.089     4.571    displays/counter_assig/clock
    SLICE_X0Y105         FDCE                                         r  displays/counter_assig/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456     5.027 f  displays/counter_assig/counter_reg[13]/Q
                         net (fo=2, routed)           0.807     5.834    displays/counter_assig/counter_reg[13]
    SLICE_X1Y104         LUT4 (Prop_lut4_I0_O)        0.124     5.958 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=1, routed)           0.340     6.297    displays/counter_assig/curr_display[2]_i_5_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I3_O)        0.124     6.421 f  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=2, routed)           0.416     6.838    displays/counter_assig/curr_display[2]_i_4_n_0
    SLICE_X1Y105         LUT4 (Prop_lut4_I3_O)        0.124     6.962 f  displays/counter_assig/curr_display[2]_i_3/O
                         net (fo=5, routed)           0.480     7.441    displays/counter_assig/curr_display[2]_i_3_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  displays/counter_assig/curr_display[2]_i_2/O
                         net (fo=4, routed)           0.316     7.881    displays/counter_assig/ref_rate
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.124     8.005 r  displays/counter_assig/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.005    displays/counter_assig/counter[0]_i_5_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.537 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.871 r  displays/counter_assig/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.871    displays/counter_assig/counter_reg[4]_i_1_n_6
    SLICE_X0Y103         FDCE                                         r  displays/counter_assig/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.454    13.865    displays/counter_assig/clock
    SLICE_X0Y103         FDCE                                         r  displays/counter_assig/counter_reg[5]/C
                         clock pessimism              0.088    13.953    
                         clock uncertainty           -0.035    13.917    
    SLICE_X0Y103         FDCE (Setup_fdce_C_D)        0.062    13.979    displays/counter_assig/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.979    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.921ns (44.887%)  route 2.359ns (55.113%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 13.865 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=24, routed)          3.089     4.571    displays/counter_assig/clock
    SLICE_X0Y105         FDCE                                         r  displays/counter_assig/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456     5.027 f  displays/counter_assig/counter_reg[13]/Q
                         net (fo=2, routed)           0.807     5.834    displays/counter_assig/counter_reg[13]
    SLICE_X1Y104         LUT4 (Prop_lut4_I0_O)        0.124     5.958 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=1, routed)           0.340     6.297    displays/counter_assig/curr_display[2]_i_5_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I3_O)        0.124     6.421 f  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=2, routed)           0.416     6.838    displays/counter_assig/curr_display[2]_i_4_n_0
    SLICE_X1Y105         LUT4 (Prop_lut4_I3_O)        0.124     6.962 f  displays/counter_assig/curr_display[2]_i_3/O
                         net (fo=5, routed)           0.480     7.441    displays/counter_assig/curr_display[2]_i_3_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  displays/counter_assig/curr_display[2]_i_2/O
                         net (fo=4, routed)           0.316     7.881    displays/counter_assig/ref_rate
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.124     8.005 r  displays/counter_assig/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.005    displays/counter_assig/counter[0]_i_5_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.537 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.850 r  displays/counter_assig/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.850    displays/counter_assig/counter_reg[4]_i_1_n_4
    SLICE_X0Y103         FDCE                                         r  displays/counter_assig/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.454    13.865    displays/counter_assig/clock
    SLICE_X0Y103         FDCE                                         r  displays/counter_assig/counter_reg[7]/C
                         clock pessimism              0.088    13.953    
                         clock uncertainty           -0.035    13.917    
    SLICE_X0Y103         FDCE (Setup_fdce_C_D)        0.062    13.979    displays/counter_assig/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.979    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 1.847ns (43.917%)  route 2.359ns (56.083%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 13.865 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=24, routed)          3.089     4.571    displays/counter_assig/clock
    SLICE_X0Y105         FDCE                                         r  displays/counter_assig/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456     5.027 f  displays/counter_assig/counter_reg[13]/Q
                         net (fo=2, routed)           0.807     5.834    displays/counter_assig/counter_reg[13]
    SLICE_X1Y104         LUT4 (Prop_lut4_I0_O)        0.124     5.958 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=1, routed)           0.340     6.297    displays/counter_assig/curr_display[2]_i_5_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I3_O)        0.124     6.421 f  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=2, routed)           0.416     6.838    displays/counter_assig/curr_display[2]_i_4_n_0
    SLICE_X1Y105         LUT4 (Prop_lut4_I3_O)        0.124     6.962 f  displays/counter_assig/curr_display[2]_i_3/O
                         net (fo=5, routed)           0.480     7.441    displays/counter_assig/curr_display[2]_i_3_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  displays/counter_assig/curr_display[2]_i_2/O
                         net (fo=4, routed)           0.316     7.881    displays/counter_assig/ref_rate
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.124     8.005 r  displays/counter_assig/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.005    displays/counter_assig/counter[0]_i_5_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.537 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.776 r  displays/counter_assig/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.776    displays/counter_assig/counter_reg[4]_i_1_n_5
    SLICE_X0Y103         FDCE                                         r  displays/counter_assig/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.454    13.865    displays/counter_assig/clock
    SLICE_X0Y103         FDCE                                         r  displays/counter_assig/counter_reg[6]/C
                         clock pessimism              0.088    13.953    
                         clock uncertainty           -0.035    13.917    
    SLICE_X0Y103         FDCE (Setup_fdce_C_D)        0.062    13.979    displays/counter_assig/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.979    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 2.284ns (49.196%)  route 2.359ns (50.804%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns = ( 13.925 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=24, routed)          3.089     4.571    displays/counter_assig/clock
    SLICE_X0Y105         FDCE                                         r  displays/counter_assig/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456     5.027 f  displays/counter_assig/counter_reg[13]/Q
                         net (fo=2, routed)           0.807     5.834    displays/counter_assig/counter_reg[13]
    SLICE_X1Y104         LUT4 (Prop_lut4_I0_O)        0.124     5.958 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=1, routed)           0.340     6.297    displays/counter_assig/curr_display[2]_i_5_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I3_O)        0.124     6.421 f  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=2, routed)           0.416     6.838    displays/counter_assig/curr_display[2]_i_4_n_0
    SLICE_X1Y105         LUT4 (Prop_lut4_I3_O)        0.124     6.962 f  displays/counter_assig/curr_display[2]_i_3/O
                         net (fo=5, routed)           0.480     7.441    displays/counter_assig/curr_display[2]_i_3_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  displays/counter_assig/curr_display[2]_i_2/O
                         net (fo=4, routed)           0.316     7.881    displays/counter_assig/ref_rate
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.124     8.005 r  displays/counter_assig/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.005    displays/counter_assig/counter[0]_i_5_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.537 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.765    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.879    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.213 r  displays/counter_assig/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.213    displays/counter_assig/counter_reg[16]_i_1_n_6
    SLICE_X0Y106         FDCE                                         r  displays/counter_assig/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.514    13.925    displays/counter_assig/clock
    SLICE_X0Y106         FDCE                                         r  displays/counter_assig/counter_reg[17]/C
                         clock pessimism              0.474    14.399    
                         clock uncertainty           -0.035    14.364    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.062    14.426    displays/counter_assig/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 1.831ns (43.703%)  route 2.359ns (56.297%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 13.865 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=24, routed)          3.089     4.571    displays/counter_assig/clock
    SLICE_X0Y105         FDCE                                         r  displays/counter_assig/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456     5.027 f  displays/counter_assig/counter_reg[13]/Q
                         net (fo=2, routed)           0.807     5.834    displays/counter_assig/counter_reg[13]
    SLICE_X1Y104         LUT4 (Prop_lut4_I0_O)        0.124     5.958 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=1, routed)           0.340     6.297    displays/counter_assig/curr_display[2]_i_5_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I3_O)        0.124     6.421 f  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=2, routed)           0.416     6.838    displays/counter_assig/curr_display[2]_i_4_n_0
    SLICE_X1Y105         LUT4 (Prop_lut4_I3_O)        0.124     6.962 f  displays/counter_assig/curr_display[2]_i_3/O
                         net (fo=5, routed)           0.480     7.441    displays/counter_assig/curr_display[2]_i_3_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  displays/counter_assig/curr_display[2]_i_2/O
                         net (fo=4, routed)           0.316     7.881    displays/counter_assig/ref_rate
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.124     8.005 r  displays/counter_assig/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.005    displays/counter_assig/counter[0]_i_5_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.537 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.760 r  displays/counter_assig/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.760    displays/counter_assig/counter_reg[4]_i_1_n_7
    SLICE_X0Y103         FDCE                                         r  displays/counter_assig/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.454    13.865    displays/counter_assig/clock
    SLICE_X0Y103         FDCE                                         r  displays/counter_assig/counter_reg[4]/C
                         clock pessimism              0.088    13.953    
                         clock uncertainty           -0.035    13.917    
    SLICE_X0Y103         FDCE (Setup_fdce_C_D)        0.062    13.979    displays/counter_assig/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.979    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  5.219    

Slack (MET) :             5.323ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 2.173ns (47.952%)  route 2.359ns (52.048%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns = ( 13.925 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=24, routed)          3.089     4.571    displays/counter_assig/clock
    SLICE_X0Y105         FDCE                                         r  displays/counter_assig/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456     5.027 f  displays/counter_assig/counter_reg[13]/Q
                         net (fo=2, routed)           0.807     5.834    displays/counter_assig/counter_reg[13]
    SLICE_X1Y104         LUT4 (Prop_lut4_I0_O)        0.124     5.958 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=1, routed)           0.340     6.297    displays/counter_assig/curr_display[2]_i_5_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I3_O)        0.124     6.421 f  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=2, routed)           0.416     6.838    displays/counter_assig/curr_display[2]_i_4_n_0
    SLICE_X1Y105         LUT4 (Prop_lut4_I3_O)        0.124     6.962 f  displays/counter_assig/curr_display[2]_i_3/O
                         net (fo=5, routed)           0.480     7.441    displays/counter_assig/curr_display[2]_i_3_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  displays/counter_assig/curr_display[2]_i_2/O
                         net (fo=4, routed)           0.316     7.881    displays/counter_assig/ref_rate
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.124     8.005 r  displays/counter_assig/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.005    displays/counter_assig/counter[0]_i_5_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.537 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.765    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.879    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.102 r  displays/counter_assig/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.102    displays/counter_assig/counter_reg[16]_i_1_n_7
    SLICE_X0Y106         FDCE                                         r  displays/counter_assig/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.514    13.925    displays/counter_assig/clock
    SLICE_X0Y106         FDCE                                         r  displays/counter_assig/counter_reg[16]/C
                         clock pessimism              0.474    14.399    
                         clock uncertainty           -0.035    14.364    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.062    14.426    displays/counter_assig/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  5.323    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 2.170ns (47.917%)  route 2.359ns (52.083%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.052ns = ( 14.052 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=24, routed)          3.089     4.571    displays/counter_assig/clock
    SLICE_X0Y105         FDCE                                         r  displays/counter_assig/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456     5.027 f  displays/counter_assig/counter_reg[13]/Q
                         net (fo=2, routed)           0.807     5.834    displays/counter_assig/counter_reg[13]
    SLICE_X1Y104         LUT4 (Prop_lut4_I0_O)        0.124     5.958 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=1, routed)           0.340     6.297    displays/counter_assig/curr_display[2]_i_5_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I3_O)        0.124     6.421 f  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=2, routed)           0.416     6.838    displays/counter_assig/curr_display[2]_i_4_n_0
    SLICE_X1Y105         LUT4 (Prop_lut4_I3_O)        0.124     6.962 f  displays/counter_assig/curr_display[2]_i_3/O
                         net (fo=5, routed)           0.480     7.441    displays/counter_assig/curr_display[2]_i_3_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  displays/counter_assig/curr_display[2]_i_2/O
                         net (fo=4, routed)           0.316     7.881    displays/counter_assig/ref_rate
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.124     8.005 r  displays/counter_assig/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.005    displays/counter_assig/counter[0]_i_5_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.537 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.765    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.099 r  displays/counter_assig/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.099    displays/counter_assig/counter_reg[12]_i_1_n_6
    SLICE_X0Y105         FDCE                                         r  displays/counter_assig/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.641    14.052    displays/counter_assig/clock
    SLICE_X0Y105         FDCE                                         r  displays/counter_assig/counter_reg[13]/C
                         clock pessimism              0.519    14.571    
                         clock uncertainty           -0.035    14.535    
    SLICE_X0Y105         FDCE (Setup_fdce_C_D)        0.062    14.597    displays/counter_assig/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 2.056ns (46.572%)  route 2.359ns (53.428%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 14.035 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=24, routed)          3.089     4.571    displays/counter_assig/clock
    SLICE_X0Y105         FDCE                                         r  displays/counter_assig/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456     5.027 f  displays/counter_assig/counter_reg[13]/Q
                         net (fo=2, routed)           0.807     5.834    displays/counter_assig/counter_reg[13]
    SLICE_X1Y104         LUT4 (Prop_lut4_I0_O)        0.124     5.958 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=1, routed)           0.340     6.297    displays/counter_assig/curr_display[2]_i_5_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I3_O)        0.124     6.421 f  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=2, routed)           0.416     6.838    displays/counter_assig/curr_display[2]_i_4_n_0
    SLICE_X1Y105         LUT4 (Prop_lut4_I3_O)        0.124     6.962 f  displays/counter_assig/curr_display[2]_i_3/O
                         net (fo=5, routed)           0.480     7.441    displays/counter_assig/curr_display[2]_i_3_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  displays/counter_assig/curr_display[2]_i_2/O
                         net (fo=4, routed)           0.316     7.881    displays/counter_assig/ref_rate
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.124     8.005 r  displays/counter_assig/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.005    displays/counter_assig/counter[0]_i_5_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.537 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.985 r  displays/counter_assig/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.985    displays/counter_assig/counter_reg[8]_i_1_n_6
    SLICE_X0Y104         FDCE                                         r  displays/counter_assig/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.624    14.035    displays/counter_assig/clock
    SLICE_X0Y104         FDCE                                         r  displays/counter_assig/counter_reg[9]/C
                         clock pessimism              0.424    14.458    
                         clock uncertainty           -0.035    14.423    
    SLICE_X0Y104         FDCE (Setup_fdce_C_D)        0.062    14.485    displays/counter_assig/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 2.149ns (47.675%)  route 2.359ns (52.325%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.052ns = ( 14.052 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=24, routed)          3.089     4.571    displays/counter_assig/clock
    SLICE_X0Y105         FDCE                                         r  displays/counter_assig/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456     5.027 f  displays/counter_assig/counter_reg[13]/Q
                         net (fo=2, routed)           0.807     5.834    displays/counter_assig/counter_reg[13]
    SLICE_X1Y104         LUT4 (Prop_lut4_I0_O)        0.124     5.958 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=1, routed)           0.340     6.297    displays/counter_assig/curr_display[2]_i_5_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I3_O)        0.124     6.421 f  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=2, routed)           0.416     6.838    displays/counter_assig/curr_display[2]_i_4_n_0
    SLICE_X1Y105         LUT4 (Prop_lut4_I3_O)        0.124     6.962 f  displays/counter_assig/curr_display[2]_i_3/O
                         net (fo=5, routed)           0.480     7.441    displays/counter_assig/curr_display[2]_i_3_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  displays/counter_assig/curr_display[2]_i_2/O
                         net (fo=4, routed)           0.316     7.881    displays/counter_assig/ref_rate
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.124     8.005 r  displays/counter_assig/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.005    displays/counter_assig/counter[0]_i_5_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.537 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.765    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.078 r  displays/counter_assig/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.078    displays/counter_assig/counter_reg[12]_i_1_n_4
    SLICE_X0Y105         FDCE                                         r  displays/counter_assig/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.641    14.052    displays/counter_assig/clock
    SLICE_X0Y105         FDCE                                         r  displays/counter_assig/counter_reg[15]/C
                         clock pessimism              0.519    14.571    
                         clock uncertainty           -0.035    14.535    
    SLICE_X0Y105         FDCE (Setup_fdce_C_D)        0.062    14.597    displays/counter_assig/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 2.035ns (46.317%)  route 2.359ns (53.683%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 14.035 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=24, routed)          3.089     4.571    displays/counter_assig/clock
    SLICE_X0Y105         FDCE                                         r  displays/counter_assig/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456     5.027 f  displays/counter_assig/counter_reg[13]/Q
                         net (fo=2, routed)           0.807     5.834    displays/counter_assig/counter_reg[13]
    SLICE_X1Y104         LUT4 (Prop_lut4_I0_O)        0.124     5.958 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=1, routed)           0.340     6.297    displays/counter_assig/curr_display[2]_i_5_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I3_O)        0.124     6.421 f  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=2, routed)           0.416     6.838    displays/counter_assig/curr_display[2]_i_4_n_0
    SLICE_X1Y105         LUT4 (Prop_lut4_I3_O)        0.124     6.962 f  displays/counter_assig/curr_display[2]_i_3/O
                         net (fo=5, routed)           0.480     7.441    displays/counter_assig/curr_display[2]_i_3_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  displays/counter_assig/curr_display[2]_i_2/O
                         net (fo=4, routed)           0.316     7.881    displays/counter_assig/ref_rate
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.124     8.005 r  displays/counter_assig/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.005    displays/counter_assig/counter[0]_i_5_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.537 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.964 r  displays/counter_assig/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.964    displays/counter_assig/counter_reg[8]_i_1_n_4
    SLICE_X0Y104         FDCE                                         r  displays/counter_assig/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=24, routed)          2.624    14.035    displays/counter_assig/clock
    SLICE_X0Y104         FDCE                                         r  displays/counter_assig/counter_reg[11]/C
                         clock pessimism              0.424    14.458    
                         clock uncertainty           -0.035    14.423    
    SLICE_X0Y104         FDCE (Setup_fdce_C_D)        0.062    14.485    displays/counter_assig/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  5.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.252ns (28.460%)  route 0.633ns (71.540%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.856     1.106    displays/counter_assig/clock
    SLICE_X0Y103         FDCE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.247 f  displays/counter_assig/counter_reg[7]/Q
                         net (fo=6, routed)           0.633     1.880    displays/counter_assig/counter_reg[7]
    SLICE_X0Y105         LUT5 (Prop_lut5_I0_O)        0.045     1.925 r  displays/counter_assig/counter[12]_i_3/O
                         net (fo=1, routed)           0.000     1.925    displays/counter_assig/counter[12]_i_3_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.991 r  displays/counter_assig/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.991    displays/counter_assig/counter_reg[12]_i_1_n_5
    SLICE_X0Y105         FDCE                                         r  displays/counter_assig/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.547     1.984    displays/counter_assig/clock
    SLICE_X0Y105         FDCE                                         r  displays/counter_assig/counter_reg[14]/C
                         clock pessimism             -0.195     1.790    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.105     1.895    displays/counter_assig/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.355ns (40.504%)  route 0.521ns (59.496%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.856     1.106    displays/counter_assig/clock
    SLICE_X0Y103         FDCE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.247 r  displays/counter_assig/counter_reg[7]/Q
                         net (fo=6, routed)           0.521     1.768    displays/counter_assig/counter_reg[7]
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.045     1.813 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.813    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.928 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.928    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.982 r  displays/counter_assig/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.982    displays/counter_assig/counter_reg[8]_i_1_n_7
    SLICE_X0Y104         FDCE                                         r  displays/counter_assig/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.534     1.971    displays/counter_assig/clock
    SLICE_X0Y104         FDCE                                         r  displays/counter_assig/counter_reg[8]/C
                         clock pessimism             -0.195     1.776    
    SLICE_X0Y104         FDCE (Hold_fdce_C_D)         0.105     1.881    displays/counter_assig/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.256ns (28.621%)  route 0.638ns (71.379%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.856     1.106    displays/counter_assig/clock
    SLICE_X0Y103         FDCE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.247 f  displays/counter_assig/counter_reg[7]/Q
                         net (fo=6, routed)           0.638     1.885    displays/counter_assig/counter_reg[7]
    SLICE_X0Y105         LUT5 (Prop_lut5_I4_O)        0.045     1.930 r  displays/counter_assig/counter[12]_i_5/O
                         net (fo=1, routed)           0.000     1.930    displays/counter_assig/counter[12]_i_5_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.000 r  displays/counter_assig/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.000    displays/counter_assig/counter_reg[12]_i_1_n_7
    SLICE_X0Y105         FDCE                                         r  displays/counter_assig/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.547     1.984    displays/counter_assig/clock
    SLICE_X0Y105         FDCE                                         r  displays/counter_assig/counter_reg[12]/C
                         clock pessimism             -0.195     1.790    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.105     1.895    displays/counter_assig/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.366ns (41.241%)  route 0.521ns (58.759%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.856     1.106    displays/counter_assig/clock
    SLICE_X0Y103         FDCE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.247 r  displays/counter_assig/counter_reg[7]/Q
                         net (fo=6, routed)           0.521     1.768    displays/counter_assig/counter_reg[7]
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.045     1.813 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.813    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.928 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.928    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.993 r  displays/counter_assig/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.993    displays/counter_assig/counter_reg[8]_i_1_n_5
    SLICE_X0Y104         FDCE                                         r  displays/counter_assig/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.534     1.971    displays/counter_assig/clock
    SLICE_X0Y104         FDCE                                         r  displays/counter_assig/counter_reg[10]/C
                         clock pessimism             -0.195     1.776    
    SLICE_X0Y104         FDCE (Hold_fdce_C_D)         0.105     1.881    displays/counter_assig/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.285ns (31.031%)  route 0.633ns (68.969%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.856     1.106    displays/counter_assig/clock
    SLICE_X0Y103         FDCE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.247 f  displays/counter_assig/counter_reg[7]/Q
                         net (fo=6, routed)           0.633     1.880    displays/counter_assig/counter_reg[7]
    SLICE_X0Y105         LUT5 (Prop_lut5_I0_O)        0.045     1.925 r  displays/counter_assig/counter[12]_i_3/O
                         net (fo=1, routed)           0.000     1.925    displays/counter_assig/counter[12]_i_3_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.024 r  displays/counter_assig/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.024    displays/counter_assig/counter_reg[12]_i_1_n_4
    SLICE_X0Y105         FDCE                                         r  displays/counter_assig/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.547     1.984    displays/counter_assig/clock
    SLICE_X0Y105         FDCE                                         r  displays/counter_assig/counter_reg[15]/C
                         clock pessimism             -0.195     1.790    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.105     1.895    displays/counter_assig/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.391ns (42.851%)  route 0.521ns (57.149%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.856     1.106    displays/counter_assig/clock
    SLICE_X0Y103         FDCE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.247 r  displays/counter_assig/counter_reg[7]/Q
                         net (fo=6, routed)           0.521     1.768    displays/counter_assig/counter_reg[7]
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.045     1.813 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.813    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.928 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.928    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.018 r  displays/counter_assig/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.018    displays/counter_assig/counter_reg[8]_i_1_n_4
    SLICE_X0Y104         FDCE                                         r  displays/counter_assig/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.534     1.971    displays/counter_assig/clock
    SLICE_X0Y104         FDCE                                         r  displays/counter_assig/counter_reg[11]/C
                         clock pessimism             -0.195     1.776    
    SLICE_X0Y104         FDCE (Hold_fdce_C_D)         0.105     1.881    displays/counter_assig/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.391ns (42.851%)  route 0.521ns (57.149%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.856     1.106    displays/counter_assig/clock
    SLICE_X0Y103         FDCE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.247 r  displays/counter_assig/counter_reg[7]/Q
                         net (fo=6, routed)           0.521     1.768    displays/counter_assig/counter_reg[7]
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.045     1.813 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.813    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.928 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.928    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.018 r  displays/counter_assig/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.018    displays/counter_assig/counter_reg[8]_i_1_n_6
    SLICE_X0Y104         FDCE                                         r  displays/counter_assig/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.534     1.971    displays/counter_assig/clock
    SLICE_X0Y104         FDCE                                         r  displays/counter_assig/counter_reg[9]/C
                         clock pessimism             -0.195     1.776    
    SLICE_X0Y104         FDCE (Hold_fdce_C_D)         0.105     1.881    displays/counter_assig/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.292ns (31.382%)  route 0.638ns (68.618%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.856     1.106    displays/counter_assig/clock
    SLICE_X0Y103         FDCE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.247 f  displays/counter_assig/counter_reg[7]/Q
                         net (fo=6, routed)           0.638     1.885    displays/counter_assig/counter_reg[7]
    SLICE_X0Y105         LUT5 (Prop_lut5_I4_O)        0.045     1.930 r  displays/counter_assig/counter[12]_i_5/O
                         net (fo=1, routed)           0.000     1.930    displays/counter_assig/counter[12]_i_5_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.036 r  displays/counter_assig/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.036    displays/counter_assig/counter_reg[12]_i_1_n_6
    SLICE_X0Y105         FDCE                                         r  displays/counter_assig/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.547     1.984    displays/counter_assig/clock
    SLICE_X0Y105         FDCE                                         r  displays/counter_assig/counter_reg[13]/C
                         clock pessimism             -0.195     1.790    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.105     1.895    displays/counter_assig/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/curr_display_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.235ns (24.485%)  route 0.725ns (75.515%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.856     1.106    displays/counter_assig/clock
    SLICE_X0Y103         FDCE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.247 r  displays/counter_assig/counter_reg[7]/Q
                         net (fo=6, routed)           0.455     1.702    displays/counter_assig/counter_reg[7]
    SLICE_X1Y103         LUT5 (Prop_lut5_I0_O)        0.045     1.747 r  displays/counter_assig/curr_display[2]_i_2/O
                         net (fo=4, routed)           0.269     2.017    displays/ref_rate
    SLICE_X0Y95          LUT4 (Prop_lut4_I2_O)        0.049     2.066 r  displays/curr_display[2]_i_1/O
                         net (fo=1, routed)           0.000     2.066    displays/curr_display[2]_i_1_n_0
    SLICE_X0Y95          FDRE                                         r  displays/curr_display_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.568     2.006    displays/clock
    SLICE_X0Y95          FDRE                                         r  displays/curr_display_reg[2]/C
                         clock pessimism             -0.195     1.811    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.107     1.918    displays/curr_display_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.301ns (34.068%)  route 0.583ns (65.932%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=24, routed)          0.856     1.106    displays/counter_assig/clock
    SLICE_X0Y103         FDCE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.247 r  displays/counter_assig/counter_reg[7]/Q
                         net (fo=6, routed)           0.455     1.702    displays/counter_assig/counter_reg[7]
    SLICE_X1Y103         LUT5 (Prop_lut5_I0_O)        0.045     1.747 r  displays/counter_assig/curr_display[2]_i_2/O
                         net (fo=4, routed)           0.127     1.874    displays/counter_assig/ref_rate
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.045     1.919 r  displays/counter_assig/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     1.919    displays/counter_assig/counter[0]_i_5_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.989 r  displays/counter_assig/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.989    displays/counter_assig/counter_reg[0]_i_1_n_7
    SLICE_X0Y102         FDCE                                         r  displays/counter_assig/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=24, routed)          1.484     1.922    displays/counter_assig/clock
    SLICE_X0Y102         FDCE                                         r  displays/counter_assig/counter_reg[0]/C
                         clock pessimism             -0.195     1.727    
    SLICE_X0Y102         FDCE (Hold_fdce_C_D)         0.105     1.832    displays/counter_assig/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102  displays/counter_assig/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104  displays/counter_assig/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104  displays/counter_assig/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105  displays/counter_assig/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105  displays/counter_assig/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105  displays/counter_assig/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105  displays/counter_assig/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106  displays/counter_assig/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106  displays/counter_assig/counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102  displays/counter_assig/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95   displays/curr_display_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95   displays/curr_display_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95   displays/curr_display_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104  displays/counter_assig/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104  displays/counter_assig/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105  displays/counter_assig/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105  displays/counter_assig/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105  displays/counter_assig/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105  displays/counter_assig/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106  displays/counter_assig/counter_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106  displays/counter_assig/counter_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106  displays/counter_assig/counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102  displays/counter_assig/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102  displays/counter_assig/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104  displays/counter_assig/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104  displays/counter_assig/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104  displays/counter_assig/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104  displays/counter_assig/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105  displays/counter_assig/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105  displays/counter_assig/counter_reg[13]/C



