[{"DBLP title": "Predicting system-level test and in-field customer failures using data mining.", "DBLP authors": ["Harry H. Chen", "Roger Hsu", "PaulYoung Yang", "J. J. Shyr"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651892", "OA papers": [{"PaperId": "https://openalex.org/W2036805968", "PaperTitle": "Predicting system-level test and in-field customer failures using data mining", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"MediaTek (Taiwan)": 4.0}, "Authors": ["Harry Chen", "Roger Hsu", "PaulYoung Yang", "J. J. Shyr"]}]}, {"DBLP title": "A pattern mining framework for inter-wafer abnormality analysis.", "DBLP authors": ["Nik Sumikawa", "Li-C. Wang", "Magdy S. Abadir"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651890", "OA papers": [{"PaperId": "https://openalex.org/W2023670504", "PaperTitle": "A pattern mining framework for inter-wafer abnormality analysis", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of California, Santa Barbara": 2.0, "Freescale Semiconductor Inc., USA": 1.0}, "Authors": ["Nik Sumikawa", "Li-C. Wang", "Magdy S. Abadir"]}]}, {"DBLP title": "On the generation of compact test sets.", "DBLP authors": ["Amit Kumar", "Janusz Rajski", "Sudhakar M. Reddy", "Chen Wang"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651914", "OA papers": [{"PaperId": "https://openalex.org/W2003676354", "PaperTitle": "On the generation of compact test sets", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Iowa": 2.0, "Mentor Technologies": 2.0}, "Authors": ["Amit Kumar", "Janusz Rajski", "Sudhakar M. Reddy", "Cheng Wang"]}]}, {"DBLP title": "Test-yield improvement of high-density probing technology using optimized metal backer with plastic patch.", "DBLP authors": ["Sen-Kuei Hsu", "Hao Chen", "Chung-Han Huang", "Der-Jiann Liu", "Wei-Hsun Lin", "Hung-Chih Lin", "Ching-Nen Peng", "Min-Jer Wang"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651888", "OA papers": [{"PaperId": "https://openalex.org/W2023332801", "PaperTitle": "Test-yield improvement of high-density probing technology using optimized metal backer with plastic patch", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Taiwan Semiconductor Manufacturing Company (Taiwan)": 8.0}, "Authors": ["Sen-Kuei Hsu", "Hao Chen", "Chung-Han Huang", "Der-Jiann Liu", "Wei-Hsun Lin", "Hung-Chih Lin", "Ching-Nen Peng", "Min-Jer Wang"]}]}, {"DBLP title": "Diagnosis and Layout Aware (DLA) scan chain stitching.", "DBLP authors": ["Jing Ye", "Yu Huang", "Yu Hu", "Wu-Tung Cheng", "Ruifeng Guo", "Liyang Lai", "Ting-Pu Tai", "Xiaowei Li", "Wei-pin Changchien", "Daw-Ming Lee", "Ji-Jan Chen", "Sandeep C. Eruvathi", "Kartik K. Kumara", "Charles C. C. Liu", "Sam Pan"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651929", "OA papers": [{"PaperId": "https://openalex.org/W2015108039", "PaperTitle": "Diagnosis and Layout Aware (DLA) scan chain stitching", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Institute of Computing Technology": 1.5, "Chinese Academy of Sciences": 1.5, "Mentor Technologies": 5.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 7.0}, "Authors": ["Jing Yong Ye", "Yu Huang", "Yu Hu", "Wu-Tung Cheng", "Ruifeng Guo", "Liyang Lai", "Ting-Pu Tai", "Xiaowei Li", "Wei-Pin Changchien", "Daw-Ming Lee", "Ji-Jan Chen", "Sandeep C. Eruvathi", "Kartik K. Kumara", "Charles Y. Liu", "S. Pan"]}]}, {"DBLP title": "Module diversification: Fault tolerance and aging mitigation for runtime reconfigurable architectures.", "DBLP authors": ["Hongyan Zhang", "Lars Bauer", "Michael A. Kochte", "Eric Schneider", "Claus Braun", "Michael E. Imhof", "Hans-Joachim Wunderlich", "J\u00f6rg Henkel"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651926", "OA papers": [{"PaperId": "https://openalex.org/W1980981621", "PaperTitle": "Module diversification: Fault tolerance and aging mitigation for runtime reconfigurable architectures", "Year": 2013, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Embedded Syst., Karlsruhe Inst. of Technol., Karlsruhe, Germany": 3.0, "University of Stuttgart": 5.0}, "Authors": ["Hongyan Zhang", "Lars Bauer", "Michael A. Kochte", "Eric C. Schneider", "Claus Braun", "Michael A. Imhof", "Hans-Joachim Wunderlich", "Jorg Henkel"]}]}, {"DBLP title": "Theory, model, and applications of non-Gaussian probability density functions for random jitter/noise with non-white power spectral densities.", "DBLP authors": ["Daniel Chow", "Masashi Shimanouchi", "Mike Peng Li"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651910", "OA papers": [{"PaperId": "https://openalex.org/W2170187690", "PaperTitle": "Theory, model, and applications of non-Gaussian probability density functions for random jitter/noise with non-white power spectral densities", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Altera (United States)": 3.0}, "Authors": ["Daniel H. K. Chow", "Masashi Shimanouchi", "Mike Peng Li"]}]}, {"DBLP title": "VLSI testing based security metric for IC camouflaging.", "DBLP authors": ["Jeyavijayan Rajendran", "Ozgur Sinanoglu", "Ramesh Karri"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651879", "OA papers": [{"PaperId": "https://openalex.org/W2047466300", "PaperTitle": "VLSI testing based security metric for IC camouflaging", "Year": 2013, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"SUNY Polytechnic Institute": 1.0, "New York University": 2.0}, "Authors": ["Jeyavijayan Rajendran", "Ozgur Sinanoglu", "Ramesh Karri"]}]}, {"DBLP title": "FPGA-based universal embedded digital instrument.", "DBLP authors": ["Joshua Ferry"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651917", "OA papers": [{"PaperId": "https://openalex.org/W2063146338", "PaperTitle": "FPGA-based universal embedded digital instrument", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Teradyne (United States)": 1.0}, "Authors": ["Joshua Ferry"]}]}, {"DBLP title": "Self-repair of uncore components in robust system-on-chips: An OpenSPARC T2 case study.", "DBLP authors": ["Yanjing Li", "Eric Cheng", "Samy Makar", "Subhasish Mitra"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651907", "OA papers": [{"PaperId": "https://openalex.org/W2035960619", "PaperTitle": "Self-repair of uncore components in robust system-on-chips: An OpenSPARC T2 case study", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Stanford University": 4.0}, "Authors": ["Yanjing Li", "Eric M. Cheng", "Samy Makar", "Subhasish Mitra"]}]}, {"DBLP title": "Design rule check on the clock gating logic for testability and beyond.", "DBLP authors": ["Kun-Han Tsai", "Shuo Sheng"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651930", "OA papers": [{"PaperId": "https://openalex.org/W1981661491", "PaperTitle": "Design rule check on the clock gating logic for testability and beyond", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Mentor Graphics, Silicon Test Solutions, Wilsonville, OR, USA": 2.0}, "Authors": ["Kun-Han Tsai", "Shuo Sheng"]}]}, {"DBLP title": "On the reuse of read and write assist circuits to improve test efficiency in low-power SRAMs.", "DBLP authors": ["Leonardo Bonet Zordan", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Aida Todri", "Arnaud Virazel", "Nabil Badereddine"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651927", "OA papers": [{"PaperId": "https://openalex.org/W2013307327", "PaperTitle": "On the reuse of read and write assist circuits to improve test efficiency in low-power SRAMs", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 6.0, "Intel Mobile Communication, Sophia Antipolis, France": 1.0}, "Authors": ["L. B. Zordan", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "A. Todri", "Arnaud Virazel", "N. Badereddine"]}]}, {"DBLP title": "AgentDiag: An agent-assisted diagnostic framework for board-level functional failures.", "DBLP authors": ["Zelong Sun", "Li Jiang", "Qiang Xu", "Zhaobo Zhang", "Zhiyuan Wang", "Xinli Gu"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651918", "OA papers": [{"PaperId": "https://openalex.org/W2057042872", "PaperTitle": "AgentDiag: An agent-assisted diagnostic framework for board-level functional failures", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Chinese University of Hong Kong": 3.0, "Huawei Technologies (United States)": 3.0}, "Authors": ["Zelong Sun", "Li Jun Jiang", "Qiang Xu", "Zhaobo Zhang", "Zhiyuan Wang", "Xinli Gu"]}]}, {"DBLP title": "A novel test structure for measuring the threshold voltage variance in MOSFETs.", "DBLP authors": ["Takahiro J. Yamaguchi", "James S. Tandon", "Satoshi Komatsu", "Kunihiro Asada"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651878", "OA papers": [{"PaperId": "https://openalex.org/W2029575390", "PaperTitle": "A novel test structure for measuring the threshold voltage variance in MOSFETs", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Advantest (Japan)": 1.0, "The University of Tokyo": 3.0}, "Authors": ["Takahiro Yamaguchi", "James S. Tandon", "Satoshi Komatsu", "Kunihiro Asada"]}]}, {"DBLP title": "Representative critical-path selection for aging-induced delay monitoring.", "DBLP authors": ["Farshad Firouzi", "Fangming Ye", "Krishnendu Chakrabarty", "Mehdi Baradaran Tahoori"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651924", "OA papers": [{"PaperId": "https://openalex.org/W2033750734", "PaperTitle": "Representative critical-path selection for aging-induced delay monitoring", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Karlsruhe Institute of Technology": 2.0, "Duke University": 2.0}, "Authors": ["Farshad Firouzi", "Fangming Ye", "Krishnendu Chakrabarty", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Differential scan-path: A novel solution for secure design-for-testability.", "DBLP authors": ["Salvador Manich", "Markus S. Wamser", "Oscar M. Guillen", "Georg Sigl"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651902", "OA papers": [{"PaperId": "https://openalex.org/W2015461148", "PaperTitle": "Differential scan-path: A novel solution for secure design-for-testability", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 1.0, "Technical University of Munich": 3.0}, "Authors": ["Salvador Manich", "Markus S. Wamser", "Oscar M. Guillen", "G\u00fcnter Sigl"]}]}, {"DBLP title": "A design-for-reliability approach based on grading library cells for aging effects.", "DBLP authors": ["Senthil Arasu", "Mehrdad Nourani", "John M. Carulli", "Kenneth M. Butler", "Vijay Reddy"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651923", "OA papers": [{"PaperId": "https://openalex.org/W2084734875", "PaperTitle": "A design-for-reliability approach based on grading library cells for aging effects", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"The University of Texas at Dallas": 2.0, "Analogic (United States)": 2.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Senthil Arasu", "Mehrdad Nourani", "John P. Carulli", "Kenneth R. Butler", "Vijay S. Reddy"]}]}, {"DBLP title": "EDT bandwidth management - Practical scenarios for large SoC designs.", "DBLP authors": ["Jakub Janicki", "Jerzy Tyszer", "Wu-Tung Cheng", "Yu Huang", "Mark Kassab", "Nilanjan Mukherjee", "Janusz Rajski", "Yan Dong", "Grady Giles"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651898", "OA papers": [{"PaperId": "https://openalex.org/W2050470996", "PaperTitle": "EDT bandwidth management - Practical scenarios for large SoC designs", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Pozna\u0144 University of Technology": 2.0, "Mentor Graphics Corporation , Wilsonville, OR, USA": 5.0, "Advanced Micro Devices (United States)": 2.0}, "Authors": ["Jakub Janicki", "Jerzy Tyszer", "W. S. Cheng", "Y. Huang", "Mark Kassab", "Nilanjan Mukherjee", "Janusz Rajski", "Yongwei Dong", "Grady Giles"]}]}, {"DBLP title": "Don't forget to lock your SIB: Hiding instruments using P16871.", "DBLP authors": ["Jennifer Dworak", "Al Crouch", "John C. Potter", "Adam Zygmontowicz", "Micah Thornton"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651903", "OA papers": [{"PaperId": "https://openalex.org/W2004467081", "PaperTitle": "Don't forget to lock your SIB: hiding instruments using P1687", "Year": 2013, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Southern Methodist University": 3.0, "Asset InterTech, Inc., Richardson, TX, USA": 2.0}, "Authors": ["Jennifer Dworak", "Al Crouch", "John D. Potter", "Adam Zygmontowicz", "Micah Thornton"]}]}, {"DBLP title": "Towards data reliable crossbar-based memristive memories.", "DBLP authors": ["Amirali Ghofrani", "Miguel Angel Lastras-Monta\u00f1o", "Kwang-Ting Cheng"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651928", "OA papers": [{"PaperId": "https://openalex.org/W1965970229", "PaperTitle": "Towards data reliable crossbar-based memristive memories", "Year": 2013, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of California, Santa Barbara": 3.0}, "Authors": ["Amirali Ghofrani", "Miguel Angel Lastras-Montano", "Kwang-Ting Cheng"]}]}, {"DBLP title": "Performance enhancement of a WCDMA/HSDPA+ receiver via minimizing error vector magnitude.", "DBLP authors": ["Wei Gao", "Chris Liu"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651881", "OA papers": [{"PaperId": "https://openalex.org/W2057876625", "PaperTitle": "Performance enhancement of a WCDMA/HSDPA+ receiver via minimizing error vector magnitude", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Broadcom (United States)": 2.0}, "Authors": ["Wei Gao", "Chris Liu"]}]}, {"DBLP title": "True non-intrusive sensors for RF built-in test.", "DBLP authors": ["Louay Abdallah", "Haralampos-G. D. Stratigopoulos", "Salvador Mir"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651885", "OA papers": [{"PaperId": "https://openalex.org/W2081079037", "PaperTitle": "True non-intrusive sensors for RF built-in test", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Louay Abdallah", "Haralampos-G. Stratigopoulos", "Salvador Mir"]}]}, {"DBLP title": "SmartScan - Hierarchical test compression for pin-limited low power designs.", "DBLP authors": ["Krishna Chakravadhanula", "Vivek Chickermane", "Don Pearl", "Akhil Garg", "R. Khurana", "Subhasish Mukherjee", "P. Nagaraj"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651897", "OA papers": [{"PaperId": "https://openalex.org/W2048968819", "PaperTitle": "SmartScan - Hierarchical test compression for pin-limited low power designs", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Cadence Design Systems (United States)": 4.0, "Cadence Design Systems (India)": 3.0}, "Authors": ["Krishna Chakravadhanula", "Vivek Chickermane", "Dennis K. Pearl", "A. N. Garg", "Raman Khurana", "Swagata Mukherjee", "P. Nagaraj"]}]}, {"DBLP title": "Delay testing and characterization of post-bond interposer wires in 2.5-D ICs.", "DBLP authors": ["Shi-Yu Huang", "Li-Ren Huang", "Kun-Han Tsai", "Wu-Tung Cheng"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651906", "OA papers": [{"PaperId": "https://openalex.org/W2146532765", "PaperTitle": "Delay testing and characterization of post-bond interposer wires in 2.5-D ICs", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"National Tsing Hua University": 2.0, "Siemens (Hungary)": 1.0, "Mentor": 1.0}, "Authors": ["Shi-Yu Huang", "Liren Huang", "Kun-Han Tsai", "Wu-Tung Cheng"]}]}, {"DBLP title": "High sensitivity test signatures for unconventional analog circuit test paradigms.", "DBLP authors": ["Suraj Sindia", "Vishwani D. Agrawal"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651884", "OA papers": [{"PaperId": "https://openalex.org/W2035736773", "PaperTitle": "High sensitivity test signatures for unconventional analog circuit test paradigms", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Auburn University": 2.0}, "Authors": ["Suraj Sindia", "Vishwani D. Agrawal"]}]}, {"DBLP title": "SCAN-PUF: A low overhead Physically Unclonable Function from scan chain power-up states.", "DBLP authors": ["Ben Niewenhuis", "Ronald D. Blanton", "Mudit Bhargava", "Ken Mai"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651904", "OA papers": [{"PaperId": "https://openalex.org/W1998889272", "PaperTitle": "SCAN-PUF: A low overhead Physically Unclonable Function from scan chain power-up states", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Carnegie Mellon University": 4.0}, "Authors": ["Ben Niewenhuis", "R.D. Blanton", "Mudit Bhargava", "Ken Mai"]}]}, {"DBLP title": "Accurate full spectrum test robust to simultaneous non-coherent sampling and amplitude clipping.", "DBLP authors": ["Siva Sudani", "Li Xu", "Degang Chen"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651920", "OA papers": [{"PaperId": "https://openalex.org/W1969647076", "PaperTitle": "Accurate full spectrum test robust to simultaneous non-coherent sampling and amplitude clipping", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Iowa State University": 3.0}, "Authors": ["Siva Kumar Sudani", "Li Xu", "Degang Chen"]}]}, {"DBLP title": "The implementation and application of a protocol aware architecture.", "DBLP authors": ["Timothy Lyons", "George Conner", "John Aslanian", "Shawn Sullivan"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651911", "OA papers": [{"PaperId": "https://openalex.org/W2058331517", "PaperTitle": "The implementation and application of a protocol aware architecture", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Teradyne (United States)": 4.0}, "Authors": ["Timothy W. Lyons", "George H. Conner", "John Aslanian", "Shawn Sullivan"]}]}, {"DBLP title": "A circular pipeline processing based deterministic parallel test pattern generator.", "DBLP authors": ["Kuen-Wei Yeh", "Jiun-Lang Huang", "Hao-Jan Chao", "Laung-Terng Wang"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651913", "OA papers": [{"PaperId": "https://openalex.org/W2063193331", "PaperTitle": "A circular pipeline processing based deterministic parallel test pattern generator", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Kuen-Wei Yeh", "Jiun-Lang Huang", "Hao-Jan Chao", "Laung-Terng Wang"]}]}, {"DBLP title": "Uncertainty-aware robust optimization of test-access architectures for 3D stacked ICs.", "DBLP authors": ["Sergej Deutsch", "Krishnendu Chakrabarty", "Erik Jan Marinissen"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651905", "OA papers": [{"PaperId": "https://openalex.org/W2036981801", "PaperTitle": "Uncertainty-aware robust optimization of test-access architectures for 3D stacked ICs", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Duke University": 2.0, "Imec": 1.0}, "Authors": ["Sergej Deutsch", "Krishnendu Chakrabarty", "Erik Jan Marinissen"]}]}, {"DBLP title": "Two-level compression through selective reseeding.", "DBLP authors": ["Peter Wohl", "John A. Waicukauski", "Frederic Neuveux", "Gregory A. Maston", "Nadir Achouri", "Jonathon E. Colburn"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651896", "OA papers": [{"PaperId": "https://openalex.org/W1975005917", "PaperTitle": "Two-level compression through selective reseeding", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Synopsys (United States)": 5.0, "Nvidia (United States)": 1.0}, "Authors": ["Peter Wohl", "John A. Waicukauski", "Frederic J. Neuveux", "Gregory A. Maston", "N. Achouri", "Jonathon E. Colburn"]}]}, {"DBLP title": "A functional test of 2-GHz/4-GHz RF digital communication device using digital tester.", "DBLP authors": ["Kiyotaka Ichiyama", "Masahiro Ishida", "Kenichi Nagatani", "Toshifumi Watanabe"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651909", "OA papers": [{"PaperId": "https://openalex.org/W2023353253", "PaperTitle": "A functional test of 2-GHz/4-GHz RF digital communication device using digital tester", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Advantest (Japan)": 4.0}, "Authors": ["Kiyotaka Ichiyama", "Masahiro Ishida", "Kenichi Nagatani", "Toshifumi Watanabe"]}]}, {"DBLP title": "A distributed-multicore hybrid ATPG system.", "DBLP authors": ["X. Cai", "Peter Wohl"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651916", "OA papers": [{"PaperId": "https://openalex.org/W2089540425", "PaperTitle": "A distributed-multicore hybrid ATPG system", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Synopsys (United States)": 2.0}, "Authors": ["Ximing Cai", "Peter Wohl"]}]}, {"DBLP title": "Adaptive testing - Cost reduction through test pattern sampling.", "DBLP authors": ["Matt Grady", "Bradley Pepper", "Joshua Patch", "Michael Degregorio", "Phil Nigh"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651891", "OA papers": [{"PaperId": "https://openalex.org/W2033291878", "PaperTitle": "Adaptive testing - Cost reduction through test pattern sampling", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"IBM (United States)": 5.0}, "Authors": ["Matt Grady", "Bradley D. Pepper", "Joshua Patch", "Michael Degregorio", "Phil Nigh"]}]}, {"DBLP title": "Test and debug strategy for TSMC CoWoS\u2122 stacking process based heterogeneous 3D IC: A silicon case study.", "DBLP authors": ["Sandeep Kumar Goel", "Saman Adham", "Min-Jer Wang", "Ji-Jan Chen", "Tze-Chiang Huang", "Ashok Mehta", "Frank Lee", "Vivek Chickermane", "Brion L. Keller", "Thomas Valind", "Subhasish Mukherjee", "Navdeep Sood", "Jeongho Cho", "Hayden Hyungdong Lee", "Jungi Choi", "Sangdoo Kim"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651893", "OA papers": [{"PaperId": "https://openalex.org/W1977546455", "PaperTitle": "Test and debug strategy for TSMC CoWoS&amp;#x2122; stacking process based heterogeneous 3D IC: A silicon case study", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Taiwan Semiconductor Manufacturing Company (United States)": 3.0, "National Defence Medical Centre": 1.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 3.0, "Cadence Design Systems (United States)": 3.0, "Cadence Design Systems (India)": 2.0, "SK Group (South Korea)": 4.0}, "Authors": ["Sandeep Kumar Goel", "Saman M. I. Adham", "Min-Jer Wang", "Ji-Jan Chen", "Tze-Chiang Huang", "Ashok K. Mehta", "Frank X. Lee", "Vivek Chickermane", "Brion Keller", "Thomas Valind", "Subhasish Mukherjee", "Navdeep Sood", "Jeong Ho Cho", "Hayden Lee", "Jungi Choi", "Sangdoo Kim"]}]}, {"DBLP title": "Practical methods for extending ATE to 40 and 50Gbps.", "DBLP authors": ["David C. Keezer", "Carl Edward Gray", "Te-Hui Chen", "Ashraf Majid"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651876", "OA papers": [{"PaperId": "https://openalex.org/W2156873452", "PaperTitle": "Practical methods for extending ATE to 40 and 50Gbps", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Georgia Institute of Technology": 3.0, "Display Syst., L-3Com, Alpharetta, GA, USA": 1.0}, "Authors": ["David Keezer", "Carl Gray", "Te-Hui Chen", "Ashraf Ganganguie Majid"]}]}, {"DBLP title": "30-Gb/s optical and electrical test solution for high-volume testing.", "DBLP authors": ["Daisuke Watanabe", "Shin Masuda", "Hideo Hara", "Tsuyoshi Ataka", "Atsushi Seki", "Atsushi Ono", "Toshiyuki Okayasu"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651887", "OA papers": [{"PaperId": "https://openalex.org/W2137198298", "PaperTitle": "30-Gb/s optical and electrical test solution for high-volume testing", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Advantest (Japan)": 7.0}, "Authors": ["Daisuke Watanabe", "Shin Masuda", "Hideo Hara", "Tsuyoshi Ataka", "Atsushi Seki", "Atsushi Ono", "Toshiyuki Okayasu"]}]}, {"DBLP title": "Test data analytics - Exploring spatial and test-item correlations in production test data.", "DBLP authors": ["Chun-Kai Hsu", "Fan Lin", "Kwang-Ting Cheng", "Wangyang Zhang", "Xin Li", "John M. Carulli", "Kenneth M. Butler"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651900", "OA papers": [{"PaperId": "https://openalex.org/W2001881266", "PaperTitle": "Test data analytics &amp;#x2014; Exploring spatial and test-item correlations in production test data", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of California, Santa Barbara": 3.0, "Carnegie Mellon University": 2.0, "Texas Instruments (United States)": 2.0}, "Authors": ["Chun-Kai Hsu", "Fan Lin", "Kwang-Ting Cheng", "Wangyang Zhang", "Xin Li", "John P. Carulli", "Kenneth R. Butler"]}]}, {"DBLP title": "Advanced method to refine waveform smeared by jitter in waveform sampler measurement.", "DBLP authors": ["Hideo Okawara"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651883", "OA papers": [{"PaperId": "https://openalex.org/W1980440789", "PaperTitle": "Advanced method to refine waveform smeared by jitter in waveform sampler measurement", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Advantest (Japan)": 1.0}, "Authors": ["Hideo Okawara"]}]}, {"DBLP title": "ATE test time reduction using asynchronous clock period.", "DBLP authors": ["Praveen Venkataramani", "Vishwani D. Agrawal"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651931", "OA papers": [{"PaperId": "https://openalex.org/W2074316276", "PaperTitle": "ATE test time reduction using asynchronous clock period", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Auburn University": 2.0}, "Authors": ["Praveen Venkataramani", "Vishwani D. Agrawal"]}]}, {"DBLP title": "Fault modeling and diagnosis for nanometric analog circuits.", "DBLP authors": ["Ke Huang", "Haralampos-G. D. Stratigopoulos", "Salvador Mir"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651886", "OA papers": [{"PaperId": "https://openalex.org/W2050075946", "PaperTitle": "Fault modeling and diagnosis for nanometric analog circuits", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Ke Huang", "Stratigopoulosy", "Salvador Miry"]}]}, {"DBLP title": "PADRE: Physically-Aware Diagnostic Resolution Enhancement.", "DBLP authors": ["Yang Xue", "Osei Poku", "Xin Li", "Ronald D. Blanton"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651899", "OA papers": [{"PaperId": "https://openalex.org/W2146990954", "PaperTitle": "PADRE: Physically-Aware Diagnostic Resolution Enhancement", "Year": 2013, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Carnegie Mellon University": 4.0}, "Authors": ["Yang Xue", "Osei Poku", "Xin Li", "Ronald E. Blanton"]}]}, {"DBLP title": "In-system diagnosis of RF ICs for tolerance against on-chip in-band interferers.", "DBLP authors": ["Naoya Azuma", "T. Makita", "S. Ueyama", "Makoto Nagata", "Satoru Takahashi", "Motoki Murakami", "Kazuaki Hori", "Satoshi Tanaka", "Masahiro Yamaguchi"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651922", "OA papers": [{"PaperId": "https://openalex.org/W2062664760", "PaperTitle": "In-system diagnosis of RF ICs for tolerance against on-chip in-band interferers", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Kobe University": 4.0, "Renesas Electronics (Japan)": 3.0, "Tohoku University": 2.0}, "Authors": ["Nagao Azuma", "T. Makita", "S. Ueyama", "Masayoshi Nagata", "Satoru Takahashi", "Masato Murakami", "Katsuji Hori", "S. Tanaka", "Masafumi Yamaguchi"]}]}, {"DBLP title": "Test time reduction with SATOM: Simultaneous AC-DC Test with Orthogonal Multi-excitations.", "DBLP authors": ["Degang Chen", "Zhongjun Yu", "Krunal Maniar", "Mojtaba Nowrozi"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651912", "OA papers": [{"PaperId": "https://openalex.org/W2067983124", "PaperTitle": "Test time reduction with SATOM: Simultaneous AC-DC Test with Orthogonal Multi-excitations", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Iowa State University": 2.0, "Texas Instruments (United States)": 2.0}, "Authors": ["Degang Chen", "Zhongjun Yu", "Krunal Maniar", "Mojtaba Nowrozi"]}]}, {"DBLP title": "Process monitoring through wafer-level spatial variation decomposition.", "DBLP authors": ["Ke Huang", "Nathan Kupp", "John M. Carulli Jr.", "Yiorgos Makris"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651901", "OA papers": [{"PaperId": "https://openalex.org/W2035907685", "PaperTitle": "Process monitoring through wafer-level spatial variation decomposition", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"The University of Texas at Dallas": 2.0, "Yale University": 1.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Ke Huang", "Nathan Kupp", "John P. Carulli", "Yiorgos Makris"]}]}, {"DBLP title": "12Gbps SerDes Jitter Tolerance BIST in production loopback testing with enhanced spread spectrum clock generation circuit.", "DBLP authors": ["Yi Cai", "Liming Fang", "Ivan Chan", "Max Olsen", "Kevin Richter"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651882", "OA papers": [{"PaperId": "https://openalex.org/W2091946342", "PaperTitle": "12Gbps SerDes Jitter Tolerance BIST in production loopback testing with enhanced spread spectrum clock generation circuit", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"LSI, Inc., Allentown, PA, USA": 5.0}, "Authors": ["Yi Cai", "Liming Fang", "Ivan Chan", "Max Olsen", "Kevin Richter"]}]}, {"DBLP title": "A graph-theoretic approach for minimizing the number of wrapper cells for pre-bond testing of 3D-stacked ICs.", "DBLP authors": ["Mukesh Agrawal", "Krishnendu Chakrabarty"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651895", "OA papers": [{"PaperId": "https://openalex.org/W2068175300", "PaperTitle": "A graph-theoretic approach for minimizing the number of wrapper cells for pre-bond testing of 3D-stacked ICs", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Duke University": 2.0}, "Authors": ["Mukesh Agrawal", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "RF MEMS switches for Wide I/O data bus applications.", "DBLP authors": ["Michael B. Cohn", "Kaosio Saechao", "Michael Whitlock", "Daniel Brenman", "Wallace T. Tang", "Robert M. Proie"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651889", "OA papers": [{"PaperId": "https://openalex.org/W2136393168", "PaperTitle": "RF MEMS switches for Wide I/O data bus applications", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"MicroAssembly Technologies (United States)": 5.0, "DEVCOM Army Research Laboratory": 1.0}, "Authors": ["Michael Cohn", "Kaosio Saechao", "Michael C. Whitlock", "Daniel Brenman", "Wallace T. Tang", "Robert M. Proie"]}]}, {"DBLP title": "Counterfeit electronics: A rising threat in the semiconductor manufacturing industry.", "DBLP authors": ["Ke Huang", "John M. Carulli", "Yiorgos Makris"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651880", "OA papers": [{"PaperId": "https://openalex.org/W1979218049", "PaperTitle": "Counterfeit electronics: A rising threat in the semiconductor manufacturing industry", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"The University of Texas at Dallas": 2.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Ke Huang", "John P. Carulli", "Yiorgos Makris"]}]}, {"DBLP title": "Fault diagnosis of TSV-based interconnects in 3-D stacked designs.", "DBLP authors": ["Janusz Rajski", "Jerzy Tyszer"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651894", "OA papers": [{"PaperId": "https://openalex.org/W2083758827", "PaperTitle": "Fault diagnosis of TSV-based interconnects in 3-D stacked designs", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Mentor Technologies": 1.0, "Pozna\u0144 University of Technology": 1.0}, "Authors": ["Janusz Rajski", "Jerzy Tyszer"]}]}, {"DBLP title": "Application of under-approximation techniques to functional test generation targeting hard to detect stuck-at faults.", "DBLP authors": ["Mahesh Prabhu", "Jacob A. Abraham"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651915", "OA papers": [{"PaperId": "https://openalex.org/W2091519188", "PaperTitle": "Application of under-approximation techniques to functional test generation targeting hard to detect stuck-at faults", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Mahesh Prabhu", "Jacob A. Abraham"]}]}, {"DBLP title": "Zero-overhead self test and calibration of RF transceivers.", "DBLP authors": ["Afsaneh Nassery", "Jae Woong Jeong", "Sule Ozev"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651921", "OA papers": [{"PaperId": "https://openalex.org/W2086671265", "PaperTitle": "Zero-overhead self test and calibration of RF transceivers", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Afsaneh Nassery", "Jae-Woong Jeong", "Sule Ozev"]}]}, {"DBLP title": "Early-life-failure detection using SAT-based ATPG.", "DBLP authors": ["Matthias Sauer", "Young Moon Kim", "Jun Seomun", "Hyung-Ock Kim", "Kyung Tae Do", "Jung Yun Choi", "Kee Sup Kim", "Subhasish Mitra", "Bernd Becker"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651925", "OA papers": [{"PaperId": "https://openalex.org/W2100178956", "PaperTitle": "Early-life-failure detection using SAT-based ATPG", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Freiburg": 2.0, "Stanford University": 2.0, "Samsung (South Korea)": 5.0}, "Authors": ["Matthias Sauer", "Young Ho Kim", "Jun Seomun", "Hyung-Ock Kim", "Kyung-Hyun Do", "Jung Choi", "Kee Hoon Kim", "Subhasish Mitra", "Bernd Becker"]}]}, {"DBLP title": "Fault mitigation strategies for CUDA GPUs.", "DBLP authors": ["Stefano Di Carlo", "Giulio Gambardella", "Ippazio Martella", "Paolo Prinetto", "Daniele Rolfo", "Pascal Trotta"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651908", "OA papers": [{"PaperId": "https://openalex.org/W2125614145", "PaperTitle": "Fault mitigation strategies for CUDA GPUs", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Polytechnic University of Turin": 6.0}, "Authors": ["Stefano Di Carlo", "Giulio Gambardella", "Ippazio Martella", "Paolo Prinetto", "Daniele Rolfo", "Pascal Trotta"]}]}, {"DBLP title": "An enhanced procedure for calculating dynamic properties of high-performance DAC on ATE.", "DBLP authors": ["Ming Lu"], "year": 2013, "doi": "https://doi.org/10.1109/TEST.2013.6651877", "OA papers": [{"PaperId": "https://openalex.org/W2090917858", "PaperTitle": "An enhanced procedure for calculating dynamic properties of high-performance DAC on ATE", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Global Application Development Center, Advantest, China": 1.0}, "Authors": ["Ming Lu"]}]}]