// Seed: 1665069676
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = $unsigned(32);
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd21
) (
    id_1,
    _id_2
);
  input wire _id_2;
  inout wire id_1;
  always begin : LABEL_0
    return -1;
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  logic [1 'd0 : id_2] id_3;
  wire id_4;
  wire id_5;
endmodule
