#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fbdc8506b30 .scope module, "tb_two_divide" "tb_two_divide" 2 2;
 .timescale -9 -9;
v0x7fbdc851f2f0_0 .net "Q0", 0 0, v0x7fbdc850ef80_0;  1 drivers
v0x7fbdc851f3c0_0 .net "Q1", 0 0, v0x7fbdc851ebf0_0;  1 drivers
v0x7fbdc851f490_0 .var "cp", 0 0;
v0x7fbdc851f560_0 .var "rst", 0 0;
S_0x7fbdc8506ca0 .scope module, "U1" "two_four_divider" 2 45, 3 15 0, S_0x7fbdc8506b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q0";
    .port_info 1 /OUTPUT 1 "Q1";
    .port_info 2 /INPUT 1 "cp";
    .port_info 3 /INPUT 1 "rst";
v0x7fbdc851eef0_0 .net "Q0", 0 0, v0x7fbdc850ef80_0;  alias, 1 drivers
v0x7fbdc851ef90_0 .net "Q1", 0 0, v0x7fbdc851ebf0_0;  alias, 1 drivers
v0x7fbdc851f040_0 .net "cp", 0 0, v0x7fbdc851f490_0;  1 drivers
v0x7fbdc851f110_0 .net "rst", 0 0, v0x7fbdc851f560_0;  1 drivers
v0x7fbdc851f1e0_0 .net "w1", 0 0, L_0x7fbdc851f5f0;  1 drivers
S_0x7fbdc85051e0 .scope module, "U1" "two_divider" 3 20, 3 1 0, S_0x7fbdc8506ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cp";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "Q0";
    .port_info 3 /OUTPUT 1 "q";
L_0x7fbdc851f5f0 .functor NOT 1, v0x7fbdc850ef80_0, C4<0>, C4<0>, C4<0>;
v0x7fbdc850ef80_0 .var "Q0", 0 0;
v0x7fbdc851e730_0 .net "cp", 0 0, v0x7fbdc851f490_0;  alias, 1 drivers
v0x7fbdc851e7d0_0 .net "q", 0 0, L_0x7fbdc851f5f0;  alias, 1 drivers
v0x7fbdc851e880_0 .net "rst", 0 0, v0x7fbdc851f560_0;  alias, 1 drivers
E_0x7fbdc8507980/0 .event negedge, v0x7fbdc851e880_0;
E_0x7fbdc8507980/1 .event posedge, v0x7fbdc851e730_0;
E_0x7fbdc8507980 .event/or E_0x7fbdc8507980/0, E_0x7fbdc8507980/1;
S_0x7fbdc851e980 .scope module, "U2" "two_divider" 3 21, 3 1 0, S_0x7fbdc8506ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cp";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "Q0";
    .port_info 3 /OUTPUT 1 "q";
L_0x7fbdc851f660 .functor NOT 1, v0x7fbdc851ebf0_0, C4<0>, C4<0>, C4<0>;
v0x7fbdc851ebf0_0 .var "Q0", 0 0;
v0x7fbdc851eca0_0 .net "cp", 0 0, L_0x7fbdc851f5f0;  alias, 1 drivers
v0x7fbdc851ed60_0 .net "q", 0 0, L_0x7fbdc851f660;  1 drivers
v0x7fbdc851ee10_0 .net "rst", 0 0, v0x7fbdc851f560_0;  alias, 1 drivers
E_0x7fbdc851ebb0/0 .event negedge, v0x7fbdc851e880_0;
E_0x7fbdc851ebb0/1 .event posedge, v0x7fbdc851e7d0_0;
E_0x7fbdc851ebb0 .event/or E_0x7fbdc851ebb0/0, E_0x7fbdc851ebb0/1;
    .scope S_0x7fbdc85051e0;
T_0 ;
    %wait E_0x7fbdc8507980;
    %load/vec4 v0x7fbdc851e880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbdc850ef80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fbdc850ef80_0;
    %inv;
    %assign/vec4 v0x7fbdc850ef80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fbdc851e980;
T_1 ;
    %wait E_0x7fbdc851ebb0;
    %load/vec4 v0x7fbdc851ee10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbdc851ebf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fbdc851ebf0_0;
    %inv;
    %assign/vec4 v0x7fbdc851ebf0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fbdc8506b30;
T_2 ;
    %vpi_call 2 7 "$display", "start a clock pulse" {0 0 0};
    %vpi_call 2 8 "$dumpfile", "tb_two_divide.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fbdc8506b30 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc851f490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc851f560_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc851f490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc851f560_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc851f490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc851f560_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc851f490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc851f560_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc851f490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc851f560_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc851f490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc851f560_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc851f490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc851f560_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc851f490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc851f560_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc851f490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc851f560_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc851f490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc851f560_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc851f490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc851f560_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc851f490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc851f560_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc851f490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc851f560_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc851f490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc851f560_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc851f490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc851f560_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc851f490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc851f560_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 42 "$stop" {0 0 0};
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./src/tb_two_divide.v";
    "./src/2_4divider.v";
