
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/prim/rtl/prim_fifo_sync.sv Cov: 86% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Generic synchronous fifo for use in a variety of devices.</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">`include "prim_assert.sv"</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">module prim_fifo_sync #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter int unsigned Width       = 16,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter bit Pass                 = 1'b1, // if == 1 allow requests to pass through empty FIFO</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter int unsigned Depth       = 4,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter bit OutputZeroIfEmpty    = 1'b1, // if == 1 always output 0 when FIFO is empty</pre>
<pre style="margin:0; padding:0 ">  // derived parameter</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int unsigned DepthWNorm = $clog2(Depth+1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int unsigned DepthW     = (DepthWNorm == 0) ? 1 : DepthWNorm</pre>
<pre style="margin:0; padding:0 ">) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                   clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                   rst_ni,</pre>
<pre style="margin:0; padding:0 ">  // synchronous clear / flush port</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                   clr_i,</pre>
<pre style="margin:0; padding:0 ">  // write port</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                   wvalid,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output                  wready,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input   [Width-1:0]     wdata,</pre>
<pre style="margin:0; padding:0 ">  // read port</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output                  rvalid,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                   rready,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output  [Width-1:0]     rdata,</pre>
<pre style="margin:0; padding:0 ">  // occupancy</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output  [DepthW-1:0]    depth</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // FIFO is in complete passthrough mode</pre>
<pre style="margin:0; padding:0 ">  if (Depth == 0) begin : gen_passthru_fifo</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    `ASSERT_INIT(paramCheckPass, Pass == 1)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    assign depth = 1'b0; //output is meaningless</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // devie facing</pre>
<pre style="margin:0; padding:0 ">    assign rvalid = wvalid;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign rdata = wdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // host facing</pre>
<pre style="margin:0; padding:0 ">    assign wready = rready;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // this avoids lint warnings</pre>
<pre style="margin:0; padding:0 ">    logic unused_clr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign unused_clr = clr_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Normal FIFO construction</pre>
<pre style="margin:0; padding:0 ">  end else begin : gen_normal_fifo</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // consider Depth == 1 case when $clog2(1) == 0</pre>
<pre style="margin:0; padding:0 ">    localparam int unsigned PTRV_W    = $clog2(Depth) + ~|$clog2(Depth);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    localparam int unsigned PTR_WIDTH = PTRV_W+1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    logic [PTR_WIDTH-1:0] fifo_wptr, fifo_rptr;</pre>
<pre id="id59" style="background-color: #FFB6C1; margin:0; padding:0 ">    logic                 fifo_incr_wptr, fifo_incr_rptr, fifo_empty;</pre>
<pre id="id60" style="background-color: #FFB6C1; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // create the write and read pointers</pre>
<pre style="margin:0; padding:0 ">    logic  full, empty;</pre>
<pre id="id63" style="background-color: #FFB6C1; margin:0; padding:0 ">    logic  wptr_msb;</pre>
<pre id="id64" style="background-color: #FFB6C1; margin:0; padding:0 ">    logic  rptr_msb;</pre>
<pre id="id65" style="background-color: #FFB6C1; margin:0; padding:0 ">    logic  [PTRV_W-1:0] wptr_value;</pre>
<pre id="id66" style="background-color: #FFB6C1; margin:0; padding:0 ">    logic  [PTRV_W-1:0] rptr_value;</pre>
<pre id="id67" style="background-color: #FFB6C1; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    assign wptr_msb = fifo_wptr[PTR_WIDTH-1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign rptr_msb = fifo_rptr[PTR_WIDTH-1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign wptr_value = fifo_wptr[0+:PTRV_W];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign rptr_value = fifo_rptr[0+:PTRV_W];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign depth = (full)                 ? DepthW'(Depth) :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                   (wptr_msb == rptr_msb) ? DepthW'(wptr_value) - DepthW'(rptr_value) :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                   (DepthW'(Depth) - DepthW'(rptr_value) + DepthW'(wptr_value)) ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    assign fifo_incr_wptr = wvalid & wready;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign fifo_incr_rptr = rvalid & rready;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    assign wready = ~full;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign rvalid = ~empty;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        fifo_wptr <= {(PTR_WIDTH){1'b0}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      end else if (clr_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        fifo_wptr <= {(PTR_WIDTH){1'b0}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      end else if (fifo_incr_wptr) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        if (fifo_wptr[PTR_WIDTH-2:0] == (Depth-1)) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">          fifo_wptr <= {~fifo_wptr[PTR_WIDTH-1],{(PTR_WIDTH-1){1'b0}}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">          fifo_wptr <= fifo_wptr + {{(PTR_WIDTH-1){1'b0}},1'b1};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        end</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        fifo_rptr <= {(PTR_WIDTH){1'b0}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      end else if (clr_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        fifo_rptr <= {(PTR_WIDTH){1'b0}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      end else if (fifo_incr_rptr) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        if (fifo_rptr[PTR_WIDTH-2:0] == (Depth-1)) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">          fifo_rptr <= {~fifo_rptr[PTR_WIDTH-1],{(PTR_WIDTH-1){1'b0}}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">          fifo_rptr <= fifo_rptr + {{(PTR_WIDTH-1){1'b0}},1'b1};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        end</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    assign  full       = (fifo_wptr == (fifo_rptr ^ {1'b1,{(PTR_WIDTH-1){1'b0}}}));</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign  fifo_empty = (fifo_wptr ==  fifo_rptr);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // the generate blocks below are needed to avoid lint errors due to array indexing</pre>
<pre style="margin:0; padding:0 ">    // in the where the fifo only has one storage element</pre>
<pre style="margin:0; padding:0 ">    logic [Depth-1:0][Width-1:0] storage;</pre>
<pre id="id117" style="background-color: #FFB6C1; margin:0; padding:0 ">    logic [Width-1:0] storage_rdata;</pre>
<pre id="id118" style="background-color: #FFB6C1; margin:0; padding:0 ">    if (Depth == 1) begin : gen_depth_eq1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      assign storage_rdata = storage[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">      always_ff @(posedge clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        if (fifo_incr_wptr) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">          storage[0] <= wdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        end</pre>
<pre style="margin:0; padding:0 ">    // fifo with more than one storage element</pre>
<pre style="margin:0; padding:0 ">    end else begin : gen_depth_gt1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      assign storage_rdata = storage[fifo_rptr[PTR_WIDTH-2:0]];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">      always_ff @(posedge clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        if (fifo_incr_wptr) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">          storage[fifo_wptr[PTR_WIDTH-2:0]] <= wdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        end</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    logic [Width-1:0] rdata_int;</pre>
<pre id="id136" style="background-color: #FFB6C1; margin:0; padding:0 ">    if (Pass == 1'b1) begin : gen_pass</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      assign rdata_int = (fifo_empty && wvalid) ? wdata : storage_rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      assign empty = fifo_empty & ~wvalid;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else begin : gen_nopass</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      assign rdata_int = storage_rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      assign empty = fifo_empty;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    if (OutputZeroIfEmpty == 1'b1) begin : gen_output_zero</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      assign rdata = empty ? 'b0 : rdata_int;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else begin : gen_no_output_zero</pre>
<pre id="id147" style="background-color: #FFB6C1; margin:0; padding:0 ">      assign rdata = rdata_int;</pre>
<pre id="id148" style="background-color: #FFB6C1; margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    `ASSERT(depthShallNotExceedParamDepth, !empty |-> depth <= DepthW'(Depth))</pre>
<pre style="margin:0; padding:0 ">  end // block: gen_normal_fifo</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //////////////////////</pre>
<pre style="margin:0; padding:0 ">  // Known Assertions //</pre>
<pre style="margin:0; padding:0 ">  //////////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  `ASSERT(DataKnown_A, rvalid |-> !$isunknown(rdata))</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(DepthKnown_A, depth)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(RvalidKnown_A, rvalid)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(WreadyKnown_A, wready)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
