cell { name: "MipiDphyRx1_RESET_N" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RST0_N" type: "outbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_STOPSTATE_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_STOPSTATE_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_ERR_ESC_LAN0" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_ERR_ESC_LAN1" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_ERR_CONTROL_LAN0" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_ERR_CONTROL_LAN1" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_REQUEST_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TURN_REQUEST" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_FORCE_RX_MODE" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_TRIGGER_ESC[3]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_TRIGGER_ESC[2]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_TRIGGER_ESC[1]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_TRIGGER_ESC[0]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_VALID_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_VALID_HS_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_SYNC_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_SYNC_HS_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[7]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[6]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[5]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[4]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[3]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[2]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[1]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[0]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[7]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[6]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[5]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[4]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[3]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[2]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[1]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[0]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_ERR_SOT_SYNC_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_ERR_SOT_SYNC_HS_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_LPDT_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[7]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[6]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[5]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[4]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[3]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[2]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[1]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[0]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_VALID_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_READY_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_ULPS_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_ULPS_EXIT" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_ULPS_CLK_NOT" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_ULPS_ACTIVE_CLK_NOT" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_ULPS_ESC_LAN0" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_ULPS_ESC_LAN1" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_ULPS_ACTIVE_NOT_LAN0" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_ULPS_ACTIVE_NOT_LAN1" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_WORD_CLKOUT_HS" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_CLK_ESC" type: "output" is_synchronizer: 0 }
cell { name: "DDR_CFG_PHY_RSTN" type: "output" is_synchronizer: 0 }
cell { name: "DDR_CFG_RST" type: "output" is_synchronizer: 0 }
cell { name: "DDR_CFG_START" type: "output" is_synchronizer: 0 }
cell { name: "DDR_CFG_SEL" type: "output" is_synchronizer: 0 }
cell { name: "DDR_CTRL_RSTN" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARST_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[32]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[31]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[30]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[29]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[28]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[27]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[26]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[25]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[24]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[23]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[22]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[21]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[20]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[19]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[18]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[17]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[16]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[15]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[14]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[13]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[12]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[11]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[10]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[9]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[8]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARBURST_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARBURST_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_0[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_0[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_0[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_0[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_0[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_0[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARSIZE_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARSIZE_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARSIZE_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARVALID_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLOCK_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARAPCMD_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARQOS_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[32]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[31]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[30]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[29]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[28]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[27]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[26]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[25]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[24]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[23]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[22]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[21]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[20]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[19]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[18]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[17]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[16]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[15]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[14]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[13]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[12]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[11]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[10]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[9]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[8]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWBURST_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWBURST_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_0[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_0[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_0[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_0[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_0[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_0[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWSIZE_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWSIZE_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWSIZE_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWVALID_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLOCK_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWAPCMD_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWQOS_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCACHE_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCACHE_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCACHE_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCACHE_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWALLSTRB_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCOBUF_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_BREADY_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_RREADY_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[511]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[510]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[509]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[508]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[507]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[506]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[505]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[504]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[503]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[502]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[501]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[500]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[499]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[498]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[497]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[496]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[495]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[494]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[493]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[492]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[491]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[490]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[489]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[488]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[487]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[486]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[485]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[484]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[483]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[482]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[481]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[480]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[479]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[478]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[477]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[476]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[475]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[474]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[473]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[472]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[471]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[470]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[469]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[468]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[467]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[466]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[465]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[464]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[463]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[462]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[461]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[460]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[459]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[458]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[457]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[456]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[455]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[454]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[453]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[452]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[451]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[450]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[449]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[448]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[447]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[446]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[445]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[444]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[443]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[442]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[441]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[440]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[439]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[438]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[437]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[436]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[435]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[434]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[433]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[432]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[431]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[430]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[429]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[428]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[427]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[426]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[425]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[424]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[423]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[422]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[421]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[420]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[419]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[418]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[417]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[416]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[415]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[414]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[413]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[412]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[411]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[410]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[409]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[408]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[407]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[406]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[405]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[404]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[403]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[402]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[401]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[400]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[399]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[398]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[397]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[396]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[395]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[394]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[393]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[392]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[391]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[390]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[389]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[388]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[387]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[386]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[385]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[384]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[383]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[382]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[381]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[380]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[379]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[378]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[377]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[376]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[375]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[374]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[373]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[372]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[371]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[370]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[369]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[368]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[367]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[366]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[365]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[364]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[363]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[362]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[361]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[360]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[359]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[358]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[357]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[356]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[355]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[354]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[353]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[352]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[351]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[350]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[349]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[348]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[347]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[346]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[345]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[344]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[343]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[342]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[341]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[340]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[339]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[338]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[337]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[336]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[335]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[334]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[333]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[332]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[331]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[330]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[329]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[328]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[327]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[326]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[325]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[324]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[323]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[322]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[321]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[320]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[319]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[318]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[317]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[316]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[315]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[314]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[313]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[312]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[311]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[310]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[309]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[308]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[307]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[306]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[305]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[304]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[303]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[302]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[301]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[300]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[299]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[298]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[297]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[296]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[295]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[294]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[293]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[292]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[291]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[290]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[289]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[288]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[287]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[286]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[285]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[284]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[283]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[282]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[281]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[280]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[279]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[278]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[277]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[276]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[275]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[274]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[273]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[272]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[271]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[270]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[269]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[268]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[267]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[266]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[265]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[264]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[263]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[262]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[261]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[260]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[259]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[258]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[257]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[256]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[255]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[254]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[253]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[252]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[251]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[250]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[249]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[248]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[247]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[246]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[245]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[244]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[243]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[242]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[241]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[240]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[239]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[238]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[237]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[236]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[235]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[234]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[233]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[232]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[231]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[230]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[229]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[228]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[227]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[226]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[225]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[224]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[223]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[222]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[221]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[220]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[219]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[218]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[217]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[216]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[215]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[214]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[213]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[212]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[211]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[210]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[209]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[208]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[207]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[206]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[205]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[204]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[203]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[202]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[201]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[200]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[199]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[198]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[197]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[196]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[195]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[194]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[193]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[192]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[191]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[190]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[189]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[188]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[187]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[186]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[185]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[184]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[183]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[182]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[181]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[180]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[179]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[178]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[177]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[176]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[175]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[174]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[173]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[172]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[171]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[170]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[169]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[168]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[167]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[166]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[165]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[164]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[163]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[162]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[161]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[160]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[159]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[158]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[157]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[156]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[155]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[154]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[153]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[152]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[151]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[150]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[149]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[148]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[147]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[146]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[145]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[144]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[143]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[142]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[141]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[140]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[139]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[138]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[137]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[136]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[135]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[134]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[133]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[132]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[131]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[130]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[129]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[128]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[127]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[126]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[125]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[124]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[123]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[122]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[121]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[120]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[119]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[118]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[117]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[116]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[115]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[114]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[113]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[112]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[111]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[110]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[109]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[108]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[107]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[106]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[105]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[104]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[103]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[102]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[101]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[100]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[99]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[98]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[97]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[96]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[95]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[94]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[93]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[92]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[91]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[90]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[89]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[88]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[87]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[86]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[85]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[84]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[83]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[82]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[81]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[80]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[79]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[78]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[77]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[76]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[75]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[74]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[73]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[72]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[71]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[70]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[69]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[68]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[67]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[66]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[65]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[64]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[63]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[62]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[61]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[60]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[59]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[58]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[57]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[56]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[55]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[54]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[53]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[52]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[51]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[50]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[49]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[48]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[47]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[46]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[45]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[44]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[43]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[42]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[41]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[40]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[39]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[38]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[37]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[36]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[35]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[34]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[33]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[32]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[31]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[30]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[29]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[28]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[27]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[26]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[25]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[24]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[23]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[22]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[21]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[20]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[19]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[18]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[17]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[16]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[15]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[14]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[13]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[12]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[11]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[10]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[9]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[8]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WLAST_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[63]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[62]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[61]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[60]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[59]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[58]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[57]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[56]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[55]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[54]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[53]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[52]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[51]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[50]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[49]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[48]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[47]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[46]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[45]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[44]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[43]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[42]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[41]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[40]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[39]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[38]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[37]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[36]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[35]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[34]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[33]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[32]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[31]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[30]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[29]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[28]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[27]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[26]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[25]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[24]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[23]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[22]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[21]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[20]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[19]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[18]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[17]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[16]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[15]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[14]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[13]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[12]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[11]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[10]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[9]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[8]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WVALID_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARST_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[32]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[31]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[30]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[29]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[28]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[27]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[26]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[25]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[24]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[23]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[22]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[21]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[20]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[19]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[18]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[17]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[16]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[15]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[14]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[13]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[12]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[11]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[10]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[9]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[8]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARBURST_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARBURST_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_1[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_1[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_1[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_1[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_1[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_1[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARSIZE_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARSIZE_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARSIZE_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARVALID_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLOCK_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARAPCMD_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARQOS_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[32]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[31]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[30]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[29]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[28]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[27]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[26]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[25]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[24]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[23]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[22]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[21]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[20]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[19]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[18]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[17]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[16]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[15]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[14]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[13]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[12]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[11]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[10]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[9]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[8]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWBURST_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWBURST_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_1[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_1[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_1[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_1[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_1[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_1[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWSIZE_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWSIZE_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWSIZE_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWVALID_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLOCK_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWAPCMD_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWQOS_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCACHE_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCACHE_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCACHE_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCACHE_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWALLSTRB_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCOBUF_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_BREADY_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_RREADY_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[511]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[510]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[509]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[508]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[507]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[506]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[505]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[504]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[503]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[502]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[501]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[500]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[499]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[498]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[497]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[496]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[495]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[494]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[493]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[492]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[491]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[490]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[489]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[488]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[487]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[486]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[485]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[484]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[483]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[482]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[481]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[480]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[479]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[478]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[477]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[476]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[475]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[474]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[473]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[472]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[471]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[470]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[469]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[468]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[467]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[466]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[465]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[464]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[463]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[462]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[461]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[460]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[459]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[458]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[457]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[456]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[455]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[454]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[453]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[452]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[451]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[450]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[449]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[448]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[447]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[446]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[445]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[444]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[443]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[442]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[441]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[440]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[439]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[438]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[437]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[436]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[435]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[434]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[433]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[432]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[431]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[430]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[429]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[428]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[427]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[426]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[425]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[424]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[423]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[422]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[421]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[420]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[419]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[418]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[417]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[416]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[415]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[414]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[413]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[412]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[411]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[410]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[409]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[408]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[407]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[406]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[405]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[404]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[403]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[402]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[401]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[400]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[399]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[398]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[397]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[396]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[395]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[394]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[393]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[392]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[391]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[390]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[389]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[388]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[387]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[386]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[385]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[384]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[383]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[382]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[381]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[380]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[379]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[378]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[377]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[376]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[375]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[374]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[373]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[372]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[371]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[370]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[369]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[368]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[367]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[366]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[365]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[364]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[363]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[362]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[361]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[360]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[359]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[358]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[357]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[356]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[355]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[354]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[353]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[352]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[351]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[350]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[349]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[348]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[347]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[346]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[345]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[344]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[343]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[342]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[341]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[340]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[339]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[338]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[337]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[336]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[335]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[334]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[333]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[332]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[331]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[330]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[329]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[328]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[327]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[326]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[325]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[324]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[323]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[322]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[321]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[320]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[319]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[318]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[317]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[316]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[315]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[314]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[313]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[312]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[311]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[310]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[309]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[308]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[307]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[306]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[305]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[304]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[303]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[302]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[301]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[300]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[299]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[298]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[297]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[296]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[295]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[294]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[293]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[292]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[291]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[290]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[289]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[288]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[287]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[286]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[285]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[284]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[283]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[282]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[281]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[280]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[279]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[278]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[277]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[276]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[275]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[274]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[273]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[272]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[271]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[270]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[269]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[268]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[267]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[266]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[265]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[264]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[263]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[262]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[261]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[260]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[259]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[258]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[257]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[256]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[255]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[254]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[253]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[252]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[251]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[250]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[249]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[248]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[247]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[246]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[245]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[244]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[243]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[242]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[241]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[240]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[239]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[238]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[237]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[236]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[235]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[234]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[233]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[232]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[231]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[230]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[229]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[228]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[227]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[226]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[225]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[224]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[223]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[222]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[221]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[220]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[219]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[218]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[217]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[216]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[215]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[214]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[213]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[212]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[211]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[210]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[209]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[208]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[207]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[206]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[205]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[204]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[203]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[202]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[201]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[200]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[199]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[198]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[197]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[196]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[195]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[194]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[193]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[192]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[191]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[190]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[189]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[188]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[187]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[186]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[185]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[184]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[183]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[182]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[181]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[180]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[179]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[178]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[177]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[176]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[175]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[174]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[173]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[172]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[171]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[170]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[169]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[168]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[167]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[166]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[165]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[164]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[163]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[162]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[161]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[160]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[159]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[158]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[157]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[156]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[155]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[154]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[153]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[152]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[151]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[150]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[149]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[148]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[147]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[146]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[145]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[144]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[143]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[142]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[141]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[140]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[139]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[138]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[137]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[136]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[135]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[134]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[133]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[132]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[131]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[130]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[129]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[128]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[127]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[126]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[125]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[124]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[123]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[122]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[121]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[120]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[119]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[118]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[117]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[116]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[115]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[114]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[113]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[112]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[111]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[110]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[109]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[108]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[107]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[106]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[105]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[104]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[103]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[102]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[101]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[100]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[99]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[98]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[97]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[96]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[95]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[94]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[93]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[92]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[91]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[90]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[89]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[88]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[87]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[86]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[85]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[84]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[83]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[82]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[81]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[80]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[79]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[78]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[77]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[76]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[75]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[74]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[73]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[72]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[71]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[70]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[69]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[68]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[67]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[66]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[65]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[64]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[63]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[62]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[61]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[60]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[59]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[58]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[57]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[56]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[55]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[54]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[53]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[52]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[51]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[50]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[49]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[48]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[47]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[46]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[45]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[44]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[43]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[42]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[41]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[40]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[39]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[38]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[37]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[36]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[35]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[34]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[33]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[32]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[31]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[30]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[29]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[28]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[27]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[26]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[25]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[24]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[23]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[22]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[21]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[20]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[19]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[18]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[17]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[16]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[15]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[14]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[13]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[12]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[11]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[10]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[9]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[8]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WLAST_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[63]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[62]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[61]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[60]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[59]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[58]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[57]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[56]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[55]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[54]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[53]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[52]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[51]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[50]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[49]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[48]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[47]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[46]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[45]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[44]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[43]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[42]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[41]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[40]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[39]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[38]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[37]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[36]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[35]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[34]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[33]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[32]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[31]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[30]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[29]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[28]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[27]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[26]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[25]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[24]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[23]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[22]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[21]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[20]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[19]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[18]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[17]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[16]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[15]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[14]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[13]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[12]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[11]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[10]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[9]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[8]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WVALID_1" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Vs" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Hs" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511De" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[15]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[14]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[13]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[12]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[11]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[10]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[9]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[8]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[7]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[6]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[5]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[4]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[3]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[2]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[1]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[0]" type: "output" is_synchronizer: 0 }
cell { name: "iAdv7511Sda" type: "inbuf" is_synchronizer: 0 }
cell { name: "oAdv7511SdaOe" type: "outbuf" is_synchronizer: 0 }
cell { name: "iAdv7511Scl" type: "inbuf" is_synchronizer: 0 }
cell { name: "oAdv7511SclOe" type: "outbuf" is_synchronizer: 0 }
cell { name: "oLed[5]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[4]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[3]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[2]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[1]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[0]" type: "output" is_synchronizer: 0 }
cell { name: "iPushSw[0]" type: "input" is_synchronizer: 0 }
cell { name: "iSCLK" type: "input" is_synchronizer: 0 }
cell { name: "iBCLK" type: "input" is_synchronizer: 0 }
cell { name: "iPCLK" type: "input" is_synchronizer: 0 }
cell { name: "iFCLK" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst1_LOCKED" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst1_RSTN" type: "output" is_synchronizer: 0 }
cell { name: "iVCLK" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst2_LOCKED" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst2_RSTN" type: "output" is_synchronizer: 0 }
cell { name: "pll_ddr_RSTN" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[11]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[10]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[9]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[8]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[7]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[6]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[5]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[4]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[3]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[2]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[1]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[0]" type: "output" is_synchronizer: 0 }
cell { name: "jtag_inst1_TDI" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst1_TCK" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst1_TDO" type: "output" is_synchronizer: 0 }
cell { name: "jtag_inst1_SEL" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst1_CAPTURE" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst1_SHIFT" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst1_UPDATE" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst1_RESET" type: "input" is_synchronizer: 0 }
cell { name: "VCC" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "GND" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12050" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "rAxiRdata[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RST0_N~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rAxiRdata[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rPRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rAxiRdata[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rAxiRdata[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rnPRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rFRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rAxiRdata[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rAxiRdata[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rAxiRdata[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rBRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rAxiRdata[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rAxiRdata[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rAxiRdata[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rVRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rAxiRdata[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rAxiRdata[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rAxiRdata[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rAxiRdata[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rAxiArvalid~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rAxiRdata[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rSRST_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxValidHS_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_0/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_1/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/receive_error~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsyncCntMonitor[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rPplCnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wPplCntMonitor[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rIpCoreHsnRST[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rPplMonitorSel~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rHsyncCnt[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxErrSotSyncHS_o[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxErrSotSyncHS_o[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrSotSyncHS_sync[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_19/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_18/async_reg[0][1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrControl_sync[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrControl_sync[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_18/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_17/async_reg[0][1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrEsc_sync[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrEsc_sync[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_17/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_14/async_reg[0][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/undersize_pkt_error_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_13/async_reg[0][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/crc_error_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_12/async_reg[0][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc3_error_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_11/async_reg[0][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc2_error_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_10/async_reg[0][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc1_error_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_9/async_reg[0][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc0_error_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_8/async_reg[0][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc3_error_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_7/async_reg[0][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc2_error_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_6/async_reg[0][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc1_error_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_5/async_reg[0][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc0_error_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_3/async_reg[0][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/ecc_1bit_error_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_2/async_reg[0][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wAxiRdata[14]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wAxiRdata[13]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wAxiRdata[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wAxiRdata[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wAxiRdata[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wAxiRdata[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wAxiRdata[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wAxiRdata[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wAxiRdata[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wAxiRdata[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wAxiRdata[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wAxiRdata[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wAxiRdata[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wAxiRdata[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wAxiRdata[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr_vld~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wAxiArready~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wAxiRvalid_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_24/async_reg[0][1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/crc_error_reg~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/pixel_fifo_empty_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_1/async_reg[0][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/pixel_fifo_full_sync_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_0/async_reg[0][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/receive_error_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxStopState_sync[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/ecc_1bit_error_reg~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/undersize_pkt_error_reg~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc0_error_reg~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc1_error_reg~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc2_error_reg~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc3_error_reg~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc0_error_reg~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc1_error_reg~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc2_error_reg~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc3_error_reg~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/receive_error_reg~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxStopState_sync[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_24/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_23/async_reg[0][1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxSkewCalHS_sync[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxSkewCalHS_sync[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_23/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_22/async_reg[0][1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsActiveNot_sync[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsActiveNot_sync[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_22/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_20/async_reg[0][1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsEsc_sync[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsEsc_sync[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_20/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_19/async_reg[0][1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrSotSyncHS_sync[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/odd_line~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/trigger_extra_byte_reg~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/undersize_pkt_error_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc0_error_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc1_error_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc2_error_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc3_error_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc0_error_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc1_error_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc2_error_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc3_error_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW6_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW7_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW8_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW10_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW12_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW14_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW20_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB444_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB555_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB565_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB888_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_8_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_10_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_legacy_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_10_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/user_define_8bit_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/gen_long_pkt_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/embed_8bit_nonvideo_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc8_en~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc16_en~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/check_crc_1p~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/crc_error_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/vld_pkt_header_reg~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/actual_pixel_count[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/actual_pixel_count[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/actual_pixel_count[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[40]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[41]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[42]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[43]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[44]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[45]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[46]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[47]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[48]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[49]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[50]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[51]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[52]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[53]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[54]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[55]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[56]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[57]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[58]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[59]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[60]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[61]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[62]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[63]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[16]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[17]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[18]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[19]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[20]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[21]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[22]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[23]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[24]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[25]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[26]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[27]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[28]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[29]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[30]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[31]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ecc_1bit_error_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxOutDatatype[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/vld_pkt_header_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/vc[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/vc[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxOutDatatype[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxOutDatatype[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxOutDatatype[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxOutDatatype[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxOutDatatype[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[13]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[14]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wMipiRxWordCnt[15]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/crc16_en_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/crc8_en_r~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/start_fifo_read~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/hsync_int~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/prog_empty_o_reg~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_reg~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pixel_fifo_full_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW6_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_0/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW7_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_1/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW8_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_2/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW10_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_3/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW12_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_4/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW14_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_5/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW20_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_6/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB444_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_7/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB555_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_8/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB565_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_9/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB888_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_10/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_8_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_11/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_10_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_12/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_legacy_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_13/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_14/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_10_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_15/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/gen_long_pkt_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_16/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/user_define_8bit_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_17/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/embed_8bit_nonvideo_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_18/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/odd_line_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_19/async_reg[0][0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_23/async_reg[0][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "oTestPort[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/extra_pixel_count[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/extra_pixel_count[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/extra_pixel_count[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "LUT__12051" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_40bit~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[40]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[41]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[42]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[43]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[44]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[45]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[46]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[47]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[48]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[49]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[50]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[51]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[52]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[53]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[54]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[55]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[56]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[57]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[58]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[59]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[60]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[61]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[62]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[63]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[48]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[49]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[50]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[51]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[52]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[53]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[54]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[55]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[56]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[57]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[58]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[59]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[60]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[61]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[62]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[63]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_48bit~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[40]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[41]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[42]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[43]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[44]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[45]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[46]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[47]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_56bit~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[40]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[41]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[42]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[43]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[44]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[45]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[46]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[47]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[48]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[49]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[50]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[51]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[52]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[53]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[54]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[55]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_64bit~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[40]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[41]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[42]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[43]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[44]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[45]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[46]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[47]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[48]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[49]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[50]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[51]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[52]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[53]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[54]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[55]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[56]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[57]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[58]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[59]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[60]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[61]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[62]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[63]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pixel_fifo_empty_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk4.rd_prog_empty_int~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/waddr_cntr[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsyncCntMonitor[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsyncCntMonitor[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsyncCntMonitor[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsyncCntMonitor[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsyncCntMonitor[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsyncCntMonitor[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsyncCntMonitor[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsyncCntMonitor[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsyncCntMonitor[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsyncCntMonitor[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsyncCntMonitor[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rPplCnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rPplCnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rPplCnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rPplCnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rPplCnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rPplCnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rPplCnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rPplCnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rPplCnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rPplCnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rPplCnt[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wPplCntMonitor[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wPplCntMonitor[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wPplCntMonitor[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wPplCntMonitor[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wPplCntMonitor[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wPplCntMonitor[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wPplCntMonitor[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wPplCntMonitor[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wPplCntMonitor[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wPplCntMonitor[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wPplCntMonitor[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rIpCoreHsnRST[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RESET_N~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wCdcFifoFull~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wCdcFifoEmp[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wCdcFifoRvd[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcRe~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWe~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rRvd~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rConvertCnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rConvertCnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[3][15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[2][15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rWd[1][15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcWd[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mPixelFormatConverter/rSt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcFifoFull[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wPfcFifoEmp[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wVideoVd~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i15" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i16" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i17" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i18" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i19" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i15" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i16" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i17" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rHsyncCnt[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rHsyncCnt[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rHsyncCnt[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rHsyncCnt[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rHsyncCnt[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rHsyncCnt[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rHsyncCnt[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rHsyncCnt[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rHsyncCnt[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rHsyncCnt[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/rHsyncCnt[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRST[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstSel_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_byte_cnt_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_reg_cnt_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511SdaOe~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511SclOe~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i18" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i19" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i1" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i1" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVde[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oTestPort[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oTestPort[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVde[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVde[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oTestPort[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/wVgaGenFDe_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wVideofull~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRST[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRST[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[1].mPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[1].mPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[1].mPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/internal_reg_r0[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/bit_count[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/word_count[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/word_count[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/word_count[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/word_count[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/word_count[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/word_count[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/word_count[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/word_count[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/module_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/word_count[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/bit_count[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/bit_count[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/bit_count[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/bit_count[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/bit_count[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/opcode[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/opcode[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/address_counter[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/address_counter[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/address_counter[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/internal_reg_r0[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/internal_reg_r0[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/word_count[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/commit_sync1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/word_count[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/commit_sync2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/word_count[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/word_count[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/word_count[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/word_count[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/word_count[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/internal_register_select[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/module_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/module_state[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/module_state[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[40]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[41]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[42]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[43]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[44]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[45]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[46]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[47]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[48]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[49]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[50]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[51]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[52]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[53]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[54]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[55]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[56]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[57]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[58]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[59]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[60]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[61]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[78]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[79]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[80]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[81]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[82]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[83]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[84]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[85]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[86]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[87]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[88]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[89]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[90]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[91]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[92]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[93]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[94]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[95]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[96]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clkb~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[97]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clka_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wAxiAraddr[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wAxiAraddr[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wAxiAraddr[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wAxiAraddr[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/internal_register_select[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/internal_register_select[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/internal_register_select[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_2_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_1_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[45]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[46]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[47]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[48]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[49]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[50]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[51]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[52]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[53]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[54]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[55]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[56]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[57]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[58]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[59]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[60]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[61]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[62]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[63]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[64]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[65]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[66]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[67]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[68]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[69]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[70]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[71]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[72]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[73]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[74]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[75]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[76]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[77]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[78]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[79]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[80]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[81]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_38/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_39/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i1" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i1" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/add_41/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/add_41/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/add_41/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/add_41/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/add_33/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/add_33/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/add_8/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/add_8/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/add_8/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/add_8/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/add_8/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/add_8/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/add_8/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/add_8/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/add_8/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/add_8/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/add_8/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[2].mPulseGenerator/add_8/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/add_33/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/vio0/vio_core_inst/add_41/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i19" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i18" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i17" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i16" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i15" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i19" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i18" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i17" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i16" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i15" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i19" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i18" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i17" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i16" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i15" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i19" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i18" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i17" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i16" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i15" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_39/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_39/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_39/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_39/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_39/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_39/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_39/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_39/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_39/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_39/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_38/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_38/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_38/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_38/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_38/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_38/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_38/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_38/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_38/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_38/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i22_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i21_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 1 }
cell { name: "edb_top_inst/CLKBUF_JTAG_TCK" type: "EFX_GBUFCE" is_synchronizer: 0 }
cell { name: "LUT__12052" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12053" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12054" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12055" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12056" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12057" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12058" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12059" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12060" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12061" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12062" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12063" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12064" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12065" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12066" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12067" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12068" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12069" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12070" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12071" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12072" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12073" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12074" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12075" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12076" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12077" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12078" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12079" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12080" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12081" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12082" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12083" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12084" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12085" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12086" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12087" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12088" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12089" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12090" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12091" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12092" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12093" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12094" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12095" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12096" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12097" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12098" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12099" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12100" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12101" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12102" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12103" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12104" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12105" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12106" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12107" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12108" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12109" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12110" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12111" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12112" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12113" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12114" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12115" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12116" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12117" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12118" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12119" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12120" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12121" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12122" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12123" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12124" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12125" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12126" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12127" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12128" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12129" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12130" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12131" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12132" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12133" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12134" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12135" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12136" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12137" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12138" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12139" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12140" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12141" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12142" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12143" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12144" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12145" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12146" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12147" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12148" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12149" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12150" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12151" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12152" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12153" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12154" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12155" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12156" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12157" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12158" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12159" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12160" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12161" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12162" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12163" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12164" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12165" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12166" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12167" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12168" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12169" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12170" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12171" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12172" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12173" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12174" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12175" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12176" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12177" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12178" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12179" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12180" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12181" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12182" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12183" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12184" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12185" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12186" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12187" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12188" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12189" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12190" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12191" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12192" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12193" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12194" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12195" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12196" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12197" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12198" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12199" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12200" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12201" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12202" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12203" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12204" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12205" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12206" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12207" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12208" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12209" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12210" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12211" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12212" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12213" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12214" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12215" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12216" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12217" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12218" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12219" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12220" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12221" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12222" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12223" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12224" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12225" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12226" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12227" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12228" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12229" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12230" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12231" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12232" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12233" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12234" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12235" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12236" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12237" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12238" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12239" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12240" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12241" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12242" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12243" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12244" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12245" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12246" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12247" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12248" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12249" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12250" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12251" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12252" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12253" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12254" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12255" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12256" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12257" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12258" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12259" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12260" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12261" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12262" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12263" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12264" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12265" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12266" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12267" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12268" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12269" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12270" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12271" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12272" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12273" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12274" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12275" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12276" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12277" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12278" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12279" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12280" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12281" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12282" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12283" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12284" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12285" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12286" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12287" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12288" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12289" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12290" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12291" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12292" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12293" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12294" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12295" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12296" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12297" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12298" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12299" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12300" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12301" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12302" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12303" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12304" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12305" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12306" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12307" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12308" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12309" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12310" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12311" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12312" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12313" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12314" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12315" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12316" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12317" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12318" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12319" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12320" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12321" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12322" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12323" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12324" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12325" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12326" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12327" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12328" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12329" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12330" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12331" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12332" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12333" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12334" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12335" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12336" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12337" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12338" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12339" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12340" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12341" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12342" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12343" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12344" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12345" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12346" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12347" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12348" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12349" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12350" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12351" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12352" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12353" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12354" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12355" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12356" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12357" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12358" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12359" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12360" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12361" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12362" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12363" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12364" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12365" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12366" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12367" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12368" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12369" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12370" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12371" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12372" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12373" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12374" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12375" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12376" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12377" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12378" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12379" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12380" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12381" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12382" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12383" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12384" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12385" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12386" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12387" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12388" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12389" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12390" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12391" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12392" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12393" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12394" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12395" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12396" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12397" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12398" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12399" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12400" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12401" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12402" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12403" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12404" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12405" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12406" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12407" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12408" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12409" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12410" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12411" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12412" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12413" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12414" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12415" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12416" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12417" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12418" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12419" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12420" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12421" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12422" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12423" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12424" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12425" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12426" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12427" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12428" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12429" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12430" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12431" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12432" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12433" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12434" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12435" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12436" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12437" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12438" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12439" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12440" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12441" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12442" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12443" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12444" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12445" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12446" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12447" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12448" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12449" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12450" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12451" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12452" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12453" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12454" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12455" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12456" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12457" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12458" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12459" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12460" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12461" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12462" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12463" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12464" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12465" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12466" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12467" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12468" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12469" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12470" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12471" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12472" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12473" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12474" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12475" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12476" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12477" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12478" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12479" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12480" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12481" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12482" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12483" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12484" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12485" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12486" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12487" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12488" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12489" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12490" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12491" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12492" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12493" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12494" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12495" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12496" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12497" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12498" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12499" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12500" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12501" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12502" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12503" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12504" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12505" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12506" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12507" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12508" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12509" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12510" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12511" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12512" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12513" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12514" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12515" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12516" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12517" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12518" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12519" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12520" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12521" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12522" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12523" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12524" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12525" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12526" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12527" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12528" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12529" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12530" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12531" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12532" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12533" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12534" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12535" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12536" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12537" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12538" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12539" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12540" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12541" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12542" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12543" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12544" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12545" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12546" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12547" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12548" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12549" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12550" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12551" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12552" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12553" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12554" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12555" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12556" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12557" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12558" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12559" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12560" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12561" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12562" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12563" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12564" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12565" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12566" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12567" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12568" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12569" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12570" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12571" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12572" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12573" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12574" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12575" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12576" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12577" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12578" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12579" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12580" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12581" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12582" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12583" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12584" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12585" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12586" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12587" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12588" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12589" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12590" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12591" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12592" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12593" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12594" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12595" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12596" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12597" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12598" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12599" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12600" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12601" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12602" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12603" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12604" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12605" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12606" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12607" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12608" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12609" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12610" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12611" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12612" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12613" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12614" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12615" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12616" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12617" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12618" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12619" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12620" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12621" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12622" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12623" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12624" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12625" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12626" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12627" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12628" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12629" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12630" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12631" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12632" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12633" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12634" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12635" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12636" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12637" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12638" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12639" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12640" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12641" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12642" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12643" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12644" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12645" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12646" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12647" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12648" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12649" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12650" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12651" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12652" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12653" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12654" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12655" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12656" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12657" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12658" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12659" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12660" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12661" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12662" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12663" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12664" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12665" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12666" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12667" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12668" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12669" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12670" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12671" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12672" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12673" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12674" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12675" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12676" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12677" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12678" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12679" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12680" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12681" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12682" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12683" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12684" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12685" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12686" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12687" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12688" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12689" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12690" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12691" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12692" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12693" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12694" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12695" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12696" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12697" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12698" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12699" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12700" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12701" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12702" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12703" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12704" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12705" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12706" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12707" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12708" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12709" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12710" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12711" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12712" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12713" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12714" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12715" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12716" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12717" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12718" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12719" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12720" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12721" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12722" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12723" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12724" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12725" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12726" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12727" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12728" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12729" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12730" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12731" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12732" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12733" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12734" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12735" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12736" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12737" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12738" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12739" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12740" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12741" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12742" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12743" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12744" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12745" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12746" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12747" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12748" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12749" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12750" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12751" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12752" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12753" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12754" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12755" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12756" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12757" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12758" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12759" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12760" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12761" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12762" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12763" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12764" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12766" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12767" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12768" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12769" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12770" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12771" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12772" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12773" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12774" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12775" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12776" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12777" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12780" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12782" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12785" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12786" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12787" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12788" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12789" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12790" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12791" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12792" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12793" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12794" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12795" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12796" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12797" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12798" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12799" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12800" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12801" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12802" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12803" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12804" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12805" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12806" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12807" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12808" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12809" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12810" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12811" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12812" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12813" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12814" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12815" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12816" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12817" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12818" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12819" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12820" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12821" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12822" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12823" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12824" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12825" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12826" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12827" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12828" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12829" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12830" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12831" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12832" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12833" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12834" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12835" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12836" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12837" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12838" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12839" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12840" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12841" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12842" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12843" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12844" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12845" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12846" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12847" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12848" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12849" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12850" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12851" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12852" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12853" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12854" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12855" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12856" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12857" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12858" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12859" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12860" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12861" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12862" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12863" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12864" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12865" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12866" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12867" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12868" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12869" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12870" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12871" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12872" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12873" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12874" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12875" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12876" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12877" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12878" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12879" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12880" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12881" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12882" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12883" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12884" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12885" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12886" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12887" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12888" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12889" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12890" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12891" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12892" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12893" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12894" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12895" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12896" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12897" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12898" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12899" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12900" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12901" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12902" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12903" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12904" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12905" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12906" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12907" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12908" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12909" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12910" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12911" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12912" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12913" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12914" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12915" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12916" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12917" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12918" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12919" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12920" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12921" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12922" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12923" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12924" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12925" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12926" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12927" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12928" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12929" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12930" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12931" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12932" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12933" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12934" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12935" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12936" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12937" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12938" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12939" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12940" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12941" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12942" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12943" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12944" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12945" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12946" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12947" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12948" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12949" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12950" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12951" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12952" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12953" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12954" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12955" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12956" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12957" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12958" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12959" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12960" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12961" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12962" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12963" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12964" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12965" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12966" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12967" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12968" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12969" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12970" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12971" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12972" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12973" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12974" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12975" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12976" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12977" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12978" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12979" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12980" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12981" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12982" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12983" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12984" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12985" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12986" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12987" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12988" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12989" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12990" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12991" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12992" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12993" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12994" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12995" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12996" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12997" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12998" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__12999" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13000" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13001" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13002" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13003" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13004" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13005" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13006" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13007" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13008" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13009" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13010" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13011" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13012" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13013" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13014" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13015" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13016" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13017" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13018" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13019" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13020" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13021" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13022" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13023" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13024" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13025" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13026" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13027" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13028" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13029" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13030" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13031" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13032" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13033" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13034" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13035" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13036" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13037" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13038" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13039" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13040" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13041" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13042" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13043" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13044" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13045" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13046" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13047" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13048" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13049" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13050" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13051" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13052" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13053" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13054" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13055" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13056" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13057" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13058" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13059" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13060" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13061" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13062" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13063" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13064" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13065" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13066" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13067" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13068" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13069" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13070" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13071" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13072" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13073" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13074" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13075" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13076" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13077" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13078" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13079" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13080" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13081" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13082" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13083" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13084" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13085" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13086" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13087" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13088" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13089" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13090" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13091" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13092" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13093" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13094" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13095" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13096" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13097" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13098" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13099" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13100" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13101" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13102" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13103" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13104" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13105" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13106" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13107" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13108" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13109" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13110" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13111" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13112" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13113" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13114" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13115" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13116" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13117" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13118" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13119" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13120" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13121" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13122" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13123" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13124" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13125" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13126" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13127" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13128" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13129" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13130" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13131" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13132" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13133" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13134" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13135" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13136" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13137" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13138" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13139" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13140" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13141" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13142" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13143" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13144" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13145" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13146" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13147" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13148" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13149" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13150" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13151" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13152" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13153" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13154" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13155" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13156" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13157" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13158" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13159" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13160" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13161" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13162" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13163" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13164" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13165" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13166" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13167" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13168" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13169" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13170" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13171" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13172" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13173" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13174" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13175" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13176" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13177" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13178" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13179" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13180" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13181" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13182" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13183" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13184" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13185" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13186" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13187" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13188" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13189" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13190" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13191" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13192" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13193" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13194" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13195" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13196" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13197" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13198" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13199" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13200" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13201" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13202" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13203" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13204" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13205" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13206" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13207" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13208" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13209" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13210" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13211" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13212" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13213" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13214" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13215" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13216" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13217" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13218" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13219" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13220" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13221" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13222" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13223" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13224" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13225" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13226" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13227" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13228" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13229" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13230" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13231" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13232" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13233" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13234" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13235" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13236" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13237" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13238" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13239" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13240" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13241" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13242" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13243" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13244" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13245" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13246" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13247" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13248" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13249" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13250" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13251" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13252" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13253" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13254" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13255" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13256" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13257" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13258" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13259" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13260" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13261" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13262" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13263" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13264" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13265" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13266" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13267" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13268" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13269" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13270" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13271" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13272" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13273" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13274" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13275" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13276" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13277" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13278" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13279" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13280" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13281" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13282" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13283" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13284" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13285" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13286" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13287" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13288" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13289" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13290" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13291" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13292" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13293" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13294" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13295" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13296" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13297" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13298" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13299" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13300" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13301" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13302" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13303" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13304" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13305" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13306" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13307" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13308" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13309" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13310" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13311" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13312" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13313" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13314" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13315" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13316" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13317" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13318" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13319" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13320" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13321" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13322" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13323" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13324" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13325" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13326" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13327" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13328" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13329" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13330" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13331" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13332" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13333" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13334" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13335" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13336" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13337" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13338" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13339" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13340" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13341" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13342" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13343" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13344" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13345" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13346" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13347" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13348" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13349" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13350" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13351" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13352" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13353" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13354" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13355" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13356" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13357" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13358" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13359" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13360" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13361" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13362" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13363" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13364" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13365" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13366" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13367" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13368" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13369" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13370" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13371" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13372" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13373" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13374" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13375" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13376" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13377" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13378" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13379" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13380" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13381" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13382" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13383" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13384" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13385" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13386" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13387" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13388" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13389" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13390" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13391" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13392" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13393" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13394" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13395" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13396" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13397" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13398" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13399" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13400" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13401" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13402" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13403" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13404" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13405" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13406" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13407" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13408" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13409" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13410" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13411" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13412" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13413" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13414" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13415" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13416" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13417" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13418" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13419" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13420" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13421" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13422" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13423" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13424" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13425" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13426" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13427" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13428" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13429" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13430" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13431" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13432" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13433" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13434" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13435" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13436" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13437" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13438" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13439" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13440" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13441" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13442" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13443" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13444" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13445" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13446" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13447" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13448" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13449" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13450" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13451" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13452" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13453" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13454" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13455" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13456" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13457" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13458" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13459" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13460" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13461" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13462" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13463" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13464" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13465" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13466" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13467" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13468" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13469" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13470" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13471" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13472" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13473" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13474" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13475" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13476" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13477" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13478" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13479" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13480" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13481" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13482" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13483" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13484" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13485" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13486" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13487" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13488" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13489" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13490" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13491" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13492" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13493" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13494" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13495" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13496" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13497" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13498" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13499" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13500" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13501" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13502" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13503" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13504" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13505" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13506" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13507" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13508" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13509" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13510" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13511" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13512" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13513" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13514" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13515" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13516" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13517" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13518" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13519" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13520" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13521" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13522" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13523" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13524" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13525" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13526" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13527" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13528" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13529" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13530" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13531" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13532" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13533" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13534" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13535" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13536" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13537" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13538" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13539" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13540" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13541" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13542" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13543" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13544" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13545" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13546" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13547" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13548" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13549" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13550" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13551" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13552" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13553" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13554" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13555" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13556" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13557" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13558" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13559" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13560" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13561" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13562" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13563" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13564" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13565" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13566" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13567" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13568" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13569" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13570" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13571" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13572" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13573" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13574" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13575" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13576" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13577" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13578" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13579" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13580" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13581" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13582" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13583" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13584" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13585" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13586" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13587" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13588" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13589" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13590" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13591" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13592" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13593" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13594" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13595" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13596" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13597" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13598" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13599" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13600" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13601" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13602" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13603" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13604" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13605" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13606" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13607" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13608" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13609" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13610" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13611" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13612" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13613" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13614" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13615" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13616" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13617" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13618" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13619" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13620" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13621" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13622" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13623" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13624" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13625" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13626" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13627" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13628" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13629" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13630" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13631" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13632" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13633" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13634" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13635" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13636" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13637" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13638" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13639" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13640" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13641" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13642" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13643" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13644" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13645" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13646" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13647" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13648" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13649" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13650" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13651" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13652" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13653" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13654" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13655" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13656" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13657" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13658" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13659" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13660" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13661" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13662" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13663" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13664" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13665" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13666" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13667" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13668" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13669" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13670" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13671" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13672" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13673" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13674" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13675" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13676" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13677" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13678" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13679" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13680" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13681" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13682" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13683" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13684" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13685" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13686" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13687" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13688" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13689" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13690" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13691" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13692" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13693" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13694" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13695" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13696" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13697" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13698" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13699" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13700" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13701" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13702" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13703" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13704" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13705" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13706" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13707" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13708" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13709" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13710" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13711" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13712" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13713" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13714" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13715" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13716" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13717" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13718" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13719" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13720" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13721" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13722" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13723" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13724" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13725" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13726" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13727" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13728" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13729" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13730" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13731" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13732" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13733" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13734" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13735" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13736" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13737" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13738" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13739" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13740" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13741" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13742" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13743" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13744" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13745" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13746" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13747" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13748" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13749" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13750" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13751" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13752" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13753" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13754" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13755" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13756" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13757" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13758" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13759" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13760" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13761" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13762" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13763" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13764" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13765" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13766" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13767" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13768" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13769" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13770" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13771" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13772" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13773" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13774" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13775" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13776" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13777" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13778" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13779" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13780" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13781" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13782" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13783" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13784" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13785" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13786" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13787" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13788" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13789" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13790" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13791" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13792" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13793" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13794" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13795" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13796" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13797" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13798" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13799" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13800" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13801" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13802" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13803" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13804" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13805" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13806" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13807" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13808" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13809" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13810" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13811" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13812" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13813" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13814" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13815" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13816" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13817" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13818" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13819" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13820" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13821" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13822" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13823" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13824" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13825" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13826" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13827" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13828" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13829" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13830" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13831" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13832" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13833" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13834" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13835" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13836" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13837" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13838" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13839" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13840" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13841" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13842" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13843" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13844" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13845" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13846" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13847" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13848" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13849" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13850" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13851" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13852" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13853" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13854" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13855" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13856" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13857" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13858" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13859" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13860" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13861" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13862" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13863" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13864" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13865" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13866" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13867" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13868" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13869" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13870" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13871" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13872" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13873" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13874" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13875" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13876" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13877" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13878" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13879" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13880" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13881" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13882" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13883" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13884" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13885" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13886" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13887" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13888" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13889" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13890" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13891" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13892" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13893" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13894" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13895" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13896" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13897" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13898" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13899" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13900" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13901" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13902" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13903" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13904" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13905" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13906" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13907" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13908" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13909" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13910" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13911" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13912" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13913" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13914" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13915" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13916" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13917" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13918" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13919" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13920" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13921" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13922" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13923" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13924" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13925" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13926" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13927" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13928" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13929" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13930" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13931" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13932" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13933" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13934" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13935" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13936" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13937" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13938" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13939" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13940" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13941" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13942" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13943" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13944" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13945" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13946" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13947" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13948" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13949" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13950" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13951" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13952" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13953" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13954" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13955" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13956" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13957" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13958" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13959" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13960" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13961" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13962" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13963" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13964" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13965" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13966" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13967" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13968" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13969" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13970" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13971" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13972" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13973" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13974" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13975" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13976" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13977" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13978" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13979" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13980" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13981" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13982" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13983" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13984" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13985" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13986" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13987" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13988" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13989" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13990" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13991" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13992" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13993" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13994" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13995" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13996" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13997" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13998" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13999" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14000" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14001" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14002" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14003" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14004" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14005" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14006" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14007" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14008" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14009" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14010" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14011" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14012" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14013" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14014" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14015" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14016" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14017" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14018" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14019" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14020" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14021" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14022" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14023" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14024" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14025" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14026" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14027" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14028" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14029" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14030" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14031" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14032" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14033" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14034" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14035" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14036" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14037" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14038" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14039" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14040" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14041" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14042" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14043" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14044" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14045" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14046" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14047" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14048" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14049" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14050" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14051" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14052" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14053" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14054" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14055" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14056" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14057" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14058" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14059" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14060" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14061" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14062" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14063" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14064" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14065" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14066" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14067" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14068" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14069" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14070" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14071" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14072" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14073" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14074" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14075" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14076" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14077" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14078" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14079" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14080" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14081" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14082" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14083" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14084" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14085" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14086" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14087" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14088" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14089" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14090" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14091" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14092" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14093" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14094" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14095" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14096" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14097" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14098" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14099" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14100" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14101" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14102" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14103" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14104" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14105" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14106" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14107" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14108" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14109" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14110" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14111" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14112" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14113" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14114" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14115" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14116" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14117" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14118" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14119" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14120" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14121" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14122" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14123" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14124" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14125" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14126" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14127" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14128" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14129" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14130" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14131" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14132" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14133" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14134" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14135" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14136" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14137" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14138" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14139" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14140" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14141" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14142" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14143" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14144" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14145" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14146" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14147" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14148" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14149" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14150" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14151" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14152" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14153" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14154" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14155" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14156" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14157" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14158" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14159" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14160" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14161" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14162" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14163" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14164" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14165" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14166" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14167" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14168" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14169" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14170" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14171" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14172" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14173" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14174" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14175" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14176" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14177" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14178" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14179" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14180" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14181" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14182" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14183" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14184" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14185" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14186" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14187" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14188" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14189" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14190" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14191" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14192" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14193" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14194" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14195" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14196" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14197" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14198" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14199" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14200" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14201" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14202" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14203" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14204" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14205" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14206" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14207" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14208" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14209" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14210" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14211" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14212" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14213" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14214" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14215" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14216" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14217" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14218" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14219" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14220" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14221" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14222" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14223" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14224" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14225" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14226" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14227" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14228" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14229" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14230" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14231" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14232" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14233" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14234" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14235" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14236" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14237" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14238" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14239" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14240" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14241" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14242" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14243" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14244" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14245" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14246" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14247" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14248" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14249" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14250" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14251" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14252" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14253" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14254" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14255" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14256" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14257" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14258" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14259" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14260" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14261" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14262" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14263" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14264" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14265" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14266" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14267" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14268" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14269" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14272" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14273" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14274" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14275" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14276" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14277" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14278" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14279" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14280" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14281" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14282" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14283" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14284" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14285" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14286" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14287" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14288" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14289" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14290" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14291" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14292" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14293" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14294" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14295" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14296" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14297" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14298" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14299" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14300" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14301" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14302" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14303" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14304" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14305" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14306" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14307" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14308" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14309" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14310" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14311" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14312" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14313" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14314" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14315" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14316" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14317" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14318" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14319" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14320" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14321" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14322" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14323" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14324" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14325" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14326" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14327" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14328" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14329" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14330" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14331" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14332" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14333" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14334" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14335" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14336" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14337" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14338" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14339" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14340" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14341" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14342" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14343" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14344" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14345" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14346" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14347" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14348" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14349" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14350" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14351" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14352" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14353" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14354" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14355" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14356" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14357" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14358" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14359" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14360" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14361" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14362" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14363" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14364" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14365" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14366" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14367" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14368" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14369" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14370" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14371" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14372" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14373" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14374" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14375" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14376" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14377" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14378" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14379" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14380" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14381" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14382" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14383" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14384" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14385" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14386" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14387" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14388" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14389" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14390" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14391" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14392" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14393" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14394" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14395" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14396" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14397" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14398" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14399" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14400" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14401" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14402" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14403" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14404" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14405" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14406" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14407" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14408" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14409" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14410" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14411" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14412" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14413" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14414" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14415" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14416" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14417" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14418" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14419" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14420" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14421" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14422" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14423" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14424" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14425" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14426" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14427" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14428" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14429" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14430" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14431" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14432" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14433" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14434" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14435" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14436" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14437" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14438" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14439" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14440" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14441" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14442" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14443" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14444" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14445" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14446" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14447" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14448" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14449" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14450" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14451" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14452" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14453" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14454" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14455" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14456" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14457" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14458" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14459" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14460" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14461" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14462" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14463" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14464" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14465" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14466" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14467" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14468" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14469" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14470" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14471" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14472" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14473" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14474" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14475" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14476" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14477" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14478" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14479" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14480" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14481" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14482" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14483" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14484" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14485" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14486" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14487" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14488" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14489" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14490" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14491" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14492" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14493" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14494" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14495" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14496" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14497" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14498" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14499" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14500" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14501" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14502" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14503" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14504" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14505" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14506" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14507" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14508" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14509" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14510" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14511" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14512" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14513" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14514" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14515" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14516" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14517" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14518" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14519" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14520" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14521" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14522" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14523" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14524" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14525" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14526" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14527" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14528" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14529" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14530" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14531" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14532" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14533" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14534" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14535" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14536" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14537" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14538" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14539" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14540" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14541" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14542" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14543" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14544" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14545" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14546" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14547" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14548" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14549" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14550" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14551" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14552" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14553" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14554" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14555" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14556" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14557" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14558" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14559" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14560" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14561" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14562" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14563" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14564" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14565" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14566" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14567" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14568" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14569" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14570" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14571" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14572" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14573" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14574" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14575" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14576" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14577" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14578" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14579" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14580" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14581" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14582" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14583" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14584" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14585" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14586" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14587" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14588" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14589" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14590" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14591" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14592" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14593" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14594" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14595" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14596" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14597" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14598" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14599" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14600" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14601" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14602" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14603" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14604" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14605" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14606" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14607" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14608" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14609" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14610" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14611" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14612" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14613" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14614" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14615" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14616" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14617" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14618" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14619" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14620" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14621" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14622" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14623" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14624" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14625" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14626" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14627" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14628" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14629" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14630" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14631" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14632" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14633" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14634" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14635" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14636" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14637" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14638" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14639" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14640" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14641" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14642" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14643" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14644" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14645" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14646" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14647" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14648" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14649" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14650" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14651" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14652" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14653" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14654" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14655" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14656" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14657" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14658" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14659" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14660" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14661" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14662" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14663" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14664" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14665" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14666" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14667" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14668" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14669" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14670" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14671" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14672" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14673" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14674" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14675" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14676" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14677" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14678" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14679" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14680" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14681" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14682" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14683" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14684" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14685" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14686" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14687" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14688" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14689" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14690" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14691" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14692" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14693" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14694" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14695" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14696" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14697" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14698" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14699" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14700" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14701" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14702" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14703" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14704" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14705" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14706" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14707" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14708" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14709" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14710" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14711" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14712" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14713" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14714" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14715" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14716" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14717" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14718" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14719" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14720" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14721" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14722" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14723" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14724" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14725" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14726" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14727" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14728" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14729" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14730" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14731" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14732" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14733" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14734" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14735" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14736" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14737" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14738" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14739" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14740" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14741" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14742" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14743" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14744" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14745" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14746" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14747" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14748" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14749" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14750" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14751" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14752" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14753" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14754" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14755" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14756" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14757" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14758" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14759" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14760" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14761" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14762" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14763" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14764" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14765" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14766" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14767" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14768" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14769" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14770" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14771" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14772" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14773" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14774" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14775" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14776" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14777" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14778" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14779" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14780" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14781" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14782" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14783" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14784" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14785" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14786" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14787" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14788" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14789" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14790" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14791" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14792" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14793" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14794" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14795" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14796" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14797" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14798" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14799" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14800" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14801" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14802" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14803" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14804" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14805" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14806" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14807" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14808" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14809" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14810" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14811" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14812" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14813" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14814" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14815" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14816" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14817" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14818" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14819" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14820" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14821" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14822" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14823" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14824" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14825" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14830" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14831" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14832" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14833" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14834" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14835" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14836" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14837" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14838" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14839" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14840" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14841" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14842" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14843" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14844" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14845" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14846" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14847" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14848" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14849" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14850" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14851" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14852" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14853" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14854" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14855" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14870" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14871" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14872" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14873" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14874" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14875" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14876" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14877" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14878" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14879" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14880" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14881" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14882" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14883" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14884" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14885" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14886" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14887" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14888" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14889" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14890" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14891" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14892" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14893" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14894" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14895" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14896" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14897" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14898" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14899" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14900" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14901" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14902" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14903" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14904" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14905" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14906" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14907" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14908" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14909" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14910" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14918" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14919" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14920" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14921" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14922" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14923" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14924" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14925" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14926" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14927" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14928" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14929" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14930" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14931" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14932" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14933" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14934" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14935" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14936" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14937" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14938" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14939" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14940" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14941" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14942" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14943" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14944" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14945" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14946" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14947" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14948" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14949" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14950" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14951" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14952" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14953" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14954" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14955" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14956" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14957" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14958" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14959" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14960" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14961" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14962" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14963" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14964" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14965" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14966" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14967" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14968" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14969" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14970" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14971" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14972" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14973" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14974" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14975" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14976" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14977" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14978" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14979" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14980" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14981" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14982" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14983" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14984" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14985" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14986" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14987" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14988" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14989" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14990" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14991" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14992" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14993" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14994" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14995" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14996" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14997" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14998" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14999" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15000" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15001" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15002" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15003" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15004" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15005" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15006" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15007" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15008" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15009" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15010" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15011" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15012" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15013" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15014" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15015" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15016" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15017" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15018" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15019" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15020" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15021" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15022" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15023" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15024" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15025" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15026" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15027" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15028" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15029" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15030" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15031" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15032" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15033" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15034" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15035" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15036" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15037" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15038" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15039" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15040" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15041" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15042" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15043" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15044" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15045" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15046" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15047" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15048" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15049" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15050" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15051" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15052" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15053" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15054" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15055" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15056" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15057" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15058" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15059" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15060" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15061" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15062" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15063" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15064" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15065" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15066" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15067" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15068" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15069" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15070" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15071" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15072" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15073" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15074" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15075" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15076" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15077" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15078" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15079" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15080" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15081" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15082" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15083" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15084" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15085" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15086" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15087" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15088" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15089" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15090" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15091" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15092" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15093" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15094" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15095" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15096" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15097" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15098" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15099" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15100" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15101" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15102" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15103" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15104" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15105" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15106" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15107" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15108" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15109" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15110" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15111" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15112" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15113" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15114" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15115" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15116" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15117" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15118" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15119" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15120" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15121" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15122" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15123" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15124" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15125" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15126" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15127" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15128" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15129" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15130" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15131" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15132" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15133" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15134" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15135" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15136" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15137" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15138" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15139" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15140" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15141" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15142" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15143" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15144" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15145" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15146" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15147" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15148" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15149" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15150" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15151" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15152" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15153" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15154" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15155" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15156" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15157" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15158" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15159" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15160" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15161" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15162" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15163" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15164" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15166" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15167" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15168" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15169" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15170" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15171" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15172" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15173" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15174" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15175" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15176" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15177" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15178" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15179" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15180" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15181" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15182" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15183" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15184" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15185" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15186" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15187" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15188" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15189" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15190" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15191" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15192" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15193" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15194" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15195" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15196" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15197" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15198" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15199" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15200" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15201" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15202" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15203" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15204" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15205" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15206" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15207" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15208" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15209" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15210" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15211" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15212" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15213" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15214" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15215" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15216" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15217" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15246" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15247" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15248" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15249" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15250" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15251" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15252" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15253" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15254" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15255" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15256" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15257" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15258" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15259" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15260" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15261" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15262" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15263" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15264" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15265" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15266" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15267" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15268" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15269" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15270" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15271" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15272" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15273" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15274" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15275" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15276" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15277" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15278" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15279" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15280" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15281" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15282" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15283" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15284" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15285" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15286" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15287" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15288" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15289" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15290" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15291" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15292" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15293" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15294" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15295" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15296" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15297" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15298" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15299" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15300" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15301" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15302" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15303" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15304" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15305" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15306" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15307" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15308" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15309" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15310" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15311" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15312" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15313" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15314" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15315" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15316" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15317" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15318" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15319" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15320" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15321" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15322" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15323" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15324" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15325" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15326" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15327" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15328" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15329" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15330" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15331" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15332" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15333" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15334" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15335" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15336" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15337" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15338" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15339" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15340" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15341" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15342" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15343" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15344" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15345" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15346" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15347" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15348" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15349" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15350" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15351" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15352" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15353" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15354" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15355" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15356" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15357" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15358" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15359" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15360" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15361" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15362" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15363" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15364" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15365" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15366" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15367" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15368" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15369" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15370" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15371" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15372" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15373" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15374" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15375" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15376" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15377" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15378" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15379" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15380" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15381" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15382" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15383" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15384" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15385" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15386" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15387" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15388" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15389" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15390" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15391" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15392" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15393" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15394" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15395" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15396" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15397" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15398" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15399" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15400" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15401" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15402" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15403" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15404" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15405" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15406" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15407" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15408" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15409" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15410" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15411" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15412" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15413" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15414" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15415" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15416" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15417" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15418" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15419" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15420" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15421" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15422" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15423" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15424" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15425" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15426" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15427" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15428" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15429" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15430" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15431" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15432" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15433" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15434" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15435" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15436" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15437" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15438" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15439" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15440" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15441" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15442" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15443" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i15" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i16" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i17" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i18" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i19" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i15" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i16" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i17" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i18" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i19" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "iCfgCLK" type: "input" is_synchronizer: 0 }
cell { name: "iCfgCLK~CLKOUT~1~37" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38" type: "outbuf" is_synchronizer: 0 }
cell { name: "iSCLK~CLKOUT~1~338" type: "output" is_synchronizer: 0 }
cell { name: "iSCLK~CLKOUT~1~491" type: "output" is_synchronizer: 0 }
cell { name: "iSCLK~CLKOUT~2~150" type: "output" is_synchronizer: 0 }
cell { name: "iVCLK~CLKOUT~2~605" type: "output" is_synchronizer: 0 }
cell { name: "iVCLK~CLKOUT~333~329" type: "output" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~334" type: "outbuf" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~335" type: "outbuf" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~336" type: "outbuf" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~337" type: "outbuf" is_synchronizer: 0 }
cell { name: "pt_input_flop_0" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_1" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_2" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_3" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_4" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_5" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_6" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_7" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_8" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_9" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_10" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_11" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_12" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_13" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_14" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_15" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_16" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_17" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_18" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_19" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_20" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_21" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_22" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_23" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_24" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_25" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_26" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_27" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_output_flop_28" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_output_flop_29" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_output_flop_30" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
net {
	name: "vcc"
	type: CONSTANT
	terminal	{ cell: "VCC" port: "out" }
	terminal	{ cell: "DDR_CTRL_RSTN" port: "outpad" }
	terminal	{ cell: "pll_inst1_RSTN" port: "outpad" }
	terminal	{ cell: "pll_inst2_RSTN" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_RST0_N~FF" port: "CE" }
	terminal	{ cell: "rPRST~FF" port: "CE" }
	terminal	{ cell: "rnPRST~FF" port: "CE" }
	terminal	{ cell: "rFRST~FF" port: "CE" }
	terminal	{ cell: "rBRST~FF" port: "CE" }
	terminal	{ cell: "rVRST~FF" port: "CE" }
	terminal	{ cell: "rSRST_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxValidHS_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_0/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_1/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][1]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/receive_error~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/rIpCoreHsnRST[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxErrSotSyncHS_o[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxErrSotSyncHS_o[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrSotSyncHS_sync[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_19/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_18/async_reg[0][1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrControl_sync[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrControl_sync[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_18/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_17/async_reg[0][1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrEsc_sync[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrEsc_sync[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_17/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_14/async_reg[0][0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/undersize_pkt_error_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_13/async_reg[0][0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/crc_error_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_12/async_reg[0][0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc3_error_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_11/async_reg[0][0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc2_error_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_10/async_reg[0][0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc1_error_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_9/async_reg[0][0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc0_error_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_8/async_reg[0][0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc3_error_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_7/async_reg[0][0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc2_error_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_6/async_reg[0][0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc1_error_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_5/async_reg[0][0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc0_error_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_3/async_reg[0][0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/ecc_1bit_error_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_2/async_reg[0][0]~FF" port: "CE" }
	terminal	{ cell: "wAxiRvalid_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_24/async_reg[0][1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/crc_error_reg~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/pixel_fifo_empty_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_1/async_reg[0][0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/pixel_fifo_full_sync_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_0/async_reg[0][0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/receive_error_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxStopState_sync[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/ecc_1bit_error_reg~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/undersize_pkt_error_reg~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc0_error_reg~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc1_error_reg~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc2_error_reg~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc3_error_reg~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc0_error_reg~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc1_error_reg~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc2_error_reg~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc3_error_reg~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/receive_error_reg~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxStopState_sync[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_24/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_23/async_reg[0][1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxSkewCalHS_sync[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxSkewCalHS_sync[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_23/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_22/async_reg[0][1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsActiveNot_sync[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsActiveNot_sync[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_22/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_20/async_reg[0][1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsEsc_sync[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsEsc_sync[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_20/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_19/async_reg[0][1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrSotSyncHS_sync[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[9]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[10]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[11]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[12]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[13]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[14]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/undersize_pkt_error_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc8_en~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc16_en~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/check_crc_1p~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/vld_pkt_header_reg~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[16]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[17]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[18]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[19]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[20]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[21]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[22]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[23]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[24]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[25]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[26]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[27]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[28]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[29]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[30]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[31]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[32]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[33]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[34]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[35]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[36]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[37]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[38]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[39]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[40]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[41]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[42]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[43]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[44]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[45]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[46]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[47]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[48]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[49]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[50]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[51]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[52]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[53]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[54]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[55]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[56]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[57]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[58]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[59]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[60]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[61]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[62]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[63]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/vld_pkt_header_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/crc16_en_r~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/crc8_en_r~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[1]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[1]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/prog_empty_o_reg~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_reg~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pixel_fifo_full_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW6_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_0/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW7_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_1/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW8_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_2/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW10_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_3/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW12_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_4/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW14_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_5/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW20_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_6/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB444_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_7/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB555_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_8/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB565_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_9/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB888_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_10/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_8_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_11/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_10_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_12/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_legacy_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_13/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_14/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_10_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_15/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/gen_long_pkt_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_16/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/user_define_8bit_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_17/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/embed_8bit_nonvideo_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_18/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/odd_line_sync~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_19/async_reg[0][0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][1]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_23/async_reg[0][0]~FF" port: "CE" }
	terminal	{ cell: "oTestPort[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/extra_pixel_count[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/extra_pixel_count[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/extra_pixel_count[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_40bit~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[16]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[17]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[18]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[19]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[20]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[21]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[22]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[23]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[24]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[25]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[26]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[27]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[28]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[29]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[30]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[31]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[32]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[33]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[34]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[35]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[36]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[37]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[38]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[39]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[40]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[41]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[42]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[43]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[44]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[45]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[46]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[47]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[48]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[49]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[50]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[51]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[52]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[53]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[54]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[55]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[56]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[57]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[58]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[59]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[60]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[61]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[62]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[63]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[48]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[49]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[50]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[51]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[52]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[53]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[54]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[55]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[56]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[57]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[58]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[59]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[60]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[61]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[62]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[63]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[16]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[17]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[18]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[19]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[20]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[21]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[22]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[23]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[24]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[25]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[26]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[27]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[28]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[29]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[30]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[31]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[32]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[33]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[34]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[35]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[36]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[37]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[38]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[39]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_48bit~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[16]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[17]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[18]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[19]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[20]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[21]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[22]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[23]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[24]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[25]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[26]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[27]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[28]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[29]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[30]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[31]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[32]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[33]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[34]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[35]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[36]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[37]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[38]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[39]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[40]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[41]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[42]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[43]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[44]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[45]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[46]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[47]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_56bit~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[16]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[17]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[18]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[19]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[20]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[21]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[22]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[23]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[24]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[25]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[26]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[27]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[28]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[29]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[30]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[31]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[32]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[33]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[34]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[35]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[36]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[37]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[38]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[39]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[40]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[41]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[42]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[43]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[44]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[45]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[46]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[47]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[48]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[49]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[50]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[51]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[52]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[53]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[54]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[55]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_64bit~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk4.rd_prog_empty_int~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[1]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/rIpCoreHsnRST[1]~FF" port: "CE" }
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "wCdcFifoFull~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wCdcFifoEmp[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wCdcFifoRvd[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcRe~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWe~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rSt[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcFifoFull[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcFifoEmp[0]~FF" port: "CE" }
	terminal	{ cell: "wVideoVd~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i14" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i15" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i16" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i17" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i18" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i19" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i8" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i9" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i10" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i11" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i12" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i13" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i14" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i15" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i16" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i17" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "CE" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i18" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i19" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i1" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i1" port: "I0" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i1" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i1" port: "I0" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "I0" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "CE" }
	terminal	{ cell: "oTestPort[5]~FF" port: "CE" }
	terminal	{ cell: "oTestPort[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[3]~FF" port: "CE" }
	terminal	{ cell: "oTestPort[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "CE" }
	terminal	{ cell: "wVideofull~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/module_state[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/commit_sync1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/commit_sync2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/module_state[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/module_state[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/module_state[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[78]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[79]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[80]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[81]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[82]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[83]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[84]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[85]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[86]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[87]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[88]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[89]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[90]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[91]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[92]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[93]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[94]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[95]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[96]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[97]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_3~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_2_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_1_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i19" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i18" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i17" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i16" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i15" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i14" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i13" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i12" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i19" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i18" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i17" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i16" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i15" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i14" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i13" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i12" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i19" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i18" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i17" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i16" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i15" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i14" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i13" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i12" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i19" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i18" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i17" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i16" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i15" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i14" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i13" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i12" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i22_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i22_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i22_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2" port: "A[2]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i21_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i21_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i21_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_2" port: "A[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "A[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_2" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "CE" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i5" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i6" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i8" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i9" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i10" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i11" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i12" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i13" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i14" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i15" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i16" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i17" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i18" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i19" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i6" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i8" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i9" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i10" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i11" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i12" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i13" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i14" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i15" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i16" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i17" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i18" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i19" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i5" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i8" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i9" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i10" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i11" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i12" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i13" port: "I1" }
 }
net {
	name: "gnd"
	type: CONSTANT
	terminal	{ cell: "GND" port: "out" }
	terminal	{ cell: "MipiDphyRx1_TX_REQUEST_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TURN_REQUEST" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_FORCE_RX_MODE" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_TRIGGER_ESC[3]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_TRIGGER_ESC[2]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_TRIGGER_ESC[1]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_TRIGGER_ESC[0]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_LPDT_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[7]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[6]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[5]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[4]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[3]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[2]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[1]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[0]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_VALID_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_READY_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_ULPS_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_ULPS_EXIT" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_CLK_ESC" port: "outpad" }
	terminal	{ cell: "DDR_CFG_PHY_RSTN" port: "outpad" }
	terminal	{ cell: "DDR_CFG_RST" port: "outpad" }
	terminal	{ cell: "DDR_CFG_START" port: "outpad" }
	terminal	{ cell: "DDR_CFG_SEL" port: "outpad" }
	terminal	{ cell: "DDR_ARST_0" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[32]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[31]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[30]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[29]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[28]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[27]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[26]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[25]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[24]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[23]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[22]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[21]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[20]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[19]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[18]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[17]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[16]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[15]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[14]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[13]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[12]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[11]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[10]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[9]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[8]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[7]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[6]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[5]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[4]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARBURST_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARBURST_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_0[5]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_0[4]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_0[7]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_0[6]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_0[5]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_0[4]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARSIZE_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_ARSIZE_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARSIZE_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARVALID_0" port: "outpad" }
	terminal	{ cell: "DDR_ARLOCK_0" port: "outpad" }
	terminal	{ cell: "DDR_ARAPCMD_0" port: "outpad" }
	terminal	{ cell: "DDR_ARQOS_0" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[32]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[31]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[30]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[29]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[28]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[27]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[26]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[25]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[24]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[23]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[22]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[21]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[20]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[19]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[18]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[17]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[16]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[15]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[14]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[13]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[12]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[11]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[10]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[9]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[8]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[7]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[6]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[5]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[4]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWBURST_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWBURST_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_0[5]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_0[4]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_0[7]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_0[6]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_0[5]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_0[4]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWSIZE_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWSIZE_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWSIZE_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWVALID_0" port: "outpad" }
	terminal	{ cell: "DDR_AWLOCK_0" port: "outpad" }
	terminal	{ cell: "DDR_AWAPCMD_0" port: "outpad" }
	terminal	{ cell: "DDR_AWQOS_0" port: "outpad" }
	terminal	{ cell: "DDR_AWCACHE_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_AWCACHE_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWCACHE_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWCACHE_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWALLSTRB_0" port: "outpad" }
	terminal	{ cell: "DDR_AWCOBUF_0" port: "outpad" }
	terminal	{ cell: "DDR_BREADY_0" port: "outpad" }
	terminal	{ cell: "DDR_RREADY_0" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[511]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[510]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[509]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[508]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[507]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[506]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[505]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[504]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[503]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[502]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[501]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[500]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[499]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[498]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[497]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[496]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[495]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[494]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[493]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[492]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[491]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[490]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[489]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[488]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[487]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[486]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[485]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[484]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[483]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[482]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[481]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[480]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[479]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[478]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[477]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[476]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[475]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[474]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[473]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[472]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[471]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[470]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[469]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[468]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[467]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[466]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[465]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[464]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[463]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[462]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[461]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[460]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[459]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[458]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[457]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[456]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[455]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[454]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[453]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[452]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[451]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[450]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[449]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[448]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[447]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[446]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[445]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[444]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[443]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[442]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[441]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[440]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[439]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[438]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[437]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[436]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[435]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[434]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[433]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[432]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[431]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[430]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[429]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[428]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[427]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[426]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[425]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[424]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[423]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[422]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[421]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[420]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[419]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[418]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[417]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[416]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[415]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[414]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[413]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[412]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[411]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[410]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[409]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[408]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[407]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[406]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[405]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[404]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[403]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[402]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[401]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[400]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[399]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[398]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[397]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[396]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[395]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[394]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[393]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[392]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[391]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[390]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[389]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[388]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[387]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[386]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[385]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[384]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[383]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[382]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[381]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[380]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[379]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[378]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[377]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[376]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[375]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[374]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[373]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[372]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[371]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[370]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[369]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[368]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[367]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[366]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[365]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[364]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[363]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[362]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[361]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[360]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[359]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[358]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[357]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[356]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[355]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[354]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[353]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[352]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[351]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[350]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[349]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[348]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[347]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[346]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[345]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[344]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[343]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[342]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[341]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[340]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[339]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[338]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[337]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[336]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[335]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[334]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[333]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[332]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[331]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[330]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[329]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[328]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[327]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[326]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[325]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[324]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[323]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[322]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[321]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[320]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[319]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[318]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[317]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[316]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[315]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[314]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[313]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[312]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[311]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[310]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[309]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[308]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[307]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[306]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[305]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[304]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[303]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[302]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[301]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[300]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[299]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[298]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[297]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[296]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[295]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[294]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[293]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[292]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[291]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[290]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[289]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[288]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[287]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[286]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[285]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[284]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[283]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[282]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[281]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[280]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[279]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[278]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[277]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[276]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[275]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[274]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[273]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[272]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[271]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[270]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[269]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[268]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[267]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[266]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[265]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[264]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[263]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[262]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[261]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[260]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[259]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[258]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[257]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[256]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[255]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[254]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[253]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[252]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[251]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[250]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[249]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[248]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[247]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[246]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[245]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[244]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[243]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[242]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[241]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[240]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[239]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[238]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[237]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[236]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[235]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[234]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[233]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[232]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[231]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[230]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[229]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[228]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[227]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[226]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[225]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[224]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[223]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[222]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[221]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[220]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[219]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[218]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[217]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[216]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[215]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[214]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[213]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[212]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[211]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[210]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[209]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[208]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[207]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[206]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[205]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[204]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[203]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[202]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[201]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[200]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[199]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[198]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[197]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[196]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[195]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[194]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[193]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[192]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[191]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[190]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[189]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[188]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[187]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[186]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[185]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[184]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[183]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[182]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[181]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[180]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[179]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[178]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[177]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[176]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[175]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[174]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[173]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[172]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[171]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[170]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[169]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[168]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[167]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[166]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[165]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[164]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[163]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[162]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[161]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[160]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[159]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[158]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[157]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[156]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[155]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[154]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[153]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[152]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[151]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[150]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[149]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[148]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[147]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[146]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[145]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[144]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[143]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[142]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[141]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[140]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[139]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[138]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[137]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[136]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[135]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[134]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[133]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[132]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[131]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[130]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[129]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[128]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[127]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[126]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[125]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[124]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[123]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[122]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[121]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[120]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[119]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[118]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[117]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[116]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[115]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[114]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[113]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[112]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[111]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[110]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[109]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[108]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[107]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[106]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[105]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[104]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[103]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[102]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[101]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[100]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[99]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[98]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[97]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[96]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[95]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[94]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[93]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[92]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[91]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[90]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[89]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[88]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[87]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[86]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[85]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[84]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[83]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[82]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[81]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[80]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[79]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[78]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[77]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[76]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[75]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[74]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[73]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[72]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[71]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[70]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[69]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[68]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[67]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[66]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[65]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[64]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[63]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[62]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[61]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[60]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[59]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[58]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[57]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[56]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[55]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[54]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[53]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[52]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[51]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[50]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[49]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[48]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[47]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[46]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[45]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[44]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[43]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[42]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[41]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[40]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[39]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[38]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[37]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[36]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[35]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[34]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[33]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[32]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[31]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[30]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[29]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[28]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[27]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[26]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[25]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[24]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[23]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[22]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[21]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[20]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[19]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[18]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[17]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[16]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[15]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[14]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[13]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[12]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[11]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[10]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[9]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[8]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[7]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[6]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[5]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[4]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_WLAST_0" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[63]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[62]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[61]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[60]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[59]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[58]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[57]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[56]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[55]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[54]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[53]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[52]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[51]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[50]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[49]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[48]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[47]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[46]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[45]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[44]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[43]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[42]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[41]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[40]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[39]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[38]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[37]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[36]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[35]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[34]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[33]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[32]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[31]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[30]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[29]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[28]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[27]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[26]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[25]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[24]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[23]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[22]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[21]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[20]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[19]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[18]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[17]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[16]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[15]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[14]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[13]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[12]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[11]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[10]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[9]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[8]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[7]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[6]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[5]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[4]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_WVALID_0" port: "outpad" }
	terminal	{ cell: "DDR_ARST_1" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[32]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[31]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[30]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[29]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[28]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[27]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[26]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[25]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[24]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[23]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[22]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[21]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[20]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[19]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[18]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[17]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[16]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[15]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[14]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[13]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[12]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[11]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[10]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[9]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[8]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[7]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[6]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[5]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[4]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARBURST_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARBURST_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_1[5]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_1[4]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_1[7]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_1[6]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_1[5]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_1[4]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARSIZE_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_ARSIZE_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARSIZE_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARVALID_1" port: "outpad" }
	terminal	{ cell: "DDR_ARLOCK_1" port: "outpad" }
	terminal	{ cell: "DDR_ARAPCMD_1" port: "outpad" }
	terminal	{ cell: "DDR_ARQOS_1" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[32]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[31]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[30]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[29]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[28]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[27]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[26]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[25]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[24]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[23]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[22]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[21]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[20]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[19]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[18]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[17]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[16]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[15]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[14]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[13]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[12]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[11]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[10]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[9]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[8]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[7]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[6]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[5]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[4]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWBURST_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWBURST_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_1[5]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_1[4]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_1[7]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_1[6]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_1[5]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_1[4]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWSIZE_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWSIZE_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWSIZE_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWVALID_1" port: "outpad" }
	terminal	{ cell: "DDR_AWLOCK_1" port: "outpad" }
	terminal	{ cell: "DDR_AWAPCMD_1" port: "outpad" }
	terminal	{ cell: "DDR_AWQOS_1" port: "outpad" }
	terminal	{ cell: "DDR_AWCACHE_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_AWCACHE_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWCACHE_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWCACHE_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWALLSTRB_1" port: "outpad" }
	terminal	{ cell: "DDR_AWCOBUF_1" port: "outpad" }
	terminal	{ cell: "DDR_BREADY_1" port: "outpad" }
	terminal	{ cell: "DDR_RREADY_1" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[511]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[510]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[509]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[508]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[507]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[506]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[505]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[504]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[503]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[502]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[501]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[500]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[499]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[498]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[497]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[496]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[495]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[494]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[493]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[492]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[491]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[490]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[489]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[488]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[487]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[486]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[485]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[484]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[483]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[482]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[481]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[480]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[479]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[478]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[477]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[476]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[475]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[474]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[473]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[472]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[471]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[470]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[469]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[468]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[467]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[466]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[465]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[464]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[463]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[462]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[461]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[460]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[459]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[458]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[457]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[456]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[455]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[454]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[453]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[452]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[451]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[450]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[449]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[448]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[447]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[446]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[445]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[444]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[443]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[442]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[441]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[440]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[439]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[438]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[437]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[436]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[435]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[434]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[433]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[432]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[431]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[430]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[429]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[428]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[427]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[426]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[425]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[424]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[423]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[422]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[421]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[420]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[419]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[418]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[417]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[416]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[415]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[414]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[413]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[412]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[411]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[410]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[409]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[408]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[407]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[406]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[405]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[404]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[403]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[402]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[401]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[400]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[399]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[398]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[397]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[396]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[395]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[394]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[393]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[392]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[391]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[390]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[389]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[388]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[387]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[386]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[385]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[384]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[383]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[382]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[381]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[380]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[379]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[378]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[377]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[376]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[375]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[374]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[373]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[372]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[371]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[370]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[369]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[368]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[367]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[366]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[365]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[364]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[363]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[362]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[361]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[360]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[359]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[358]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[357]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[356]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[355]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[354]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[353]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[352]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[351]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[350]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[349]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[348]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[347]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[346]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[345]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[344]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[343]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[342]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[341]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[340]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[339]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[338]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[337]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[336]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[335]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[334]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[333]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[332]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[331]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[330]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[329]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[328]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[327]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[326]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[325]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[324]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[323]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[322]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[321]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[320]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[319]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[318]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[317]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[316]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[315]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[314]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[313]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[312]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[311]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[310]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[309]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[308]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[307]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[306]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[305]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[304]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[303]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[302]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[301]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[300]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[299]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[298]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[297]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[296]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[295]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[294]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[293]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[292]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[291]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[290]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[289]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[288]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[287]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[286]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[285]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[284]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[283]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[282]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[281]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[280]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[279]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[278]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[277]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[276]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[275]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[274]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[273]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[272]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[271]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[270]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[269]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[268]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[267]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[266]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[265]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[264]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[263]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[262]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[261]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[260]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[259]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[258]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[257]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[256]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[255]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[254]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[253]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[252]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[251]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[250]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[249]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[248]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[247]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[246]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[245]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[244]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[243]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[242]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[241]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[240]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[239]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[238]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[237]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[236]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[235]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[234]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[233]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[232]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[231]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[230]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[229]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[228]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[227]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[226]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[225]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[224]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[223]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[222]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[221]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[220]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[219]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[218]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[217]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[216]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[215]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[214]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[213]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[212]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[211]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[210]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[209]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[208]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[207]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[206]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[205]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[204]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[203]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[202]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[201]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[200]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[199]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[198]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[197]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[196]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[195]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[194]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[193]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[192]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[191]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[190]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[189]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[188]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[187]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[186]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[185]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[184]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[183]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[182]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[181]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[180]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[179]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[178]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[177]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[176]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[175]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[174]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[173]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[172]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[171]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[170]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[169]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[168]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[167]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[166]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[165]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[164]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[163]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[162]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[161]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[160]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[159]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[158]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[157]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[156]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[155]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[154]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[153]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[152]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[151]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[150]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[149]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[148]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[147]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[146]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[145]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[144]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[143]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[142]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[141]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[140]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[139]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[138]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[137]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[136]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[135]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[134]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[133]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[132]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[131]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[130]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[129]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[128]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[127]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[126]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[125]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[124]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[123]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[122]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[121]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[120]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[119]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[118]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[117]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[116]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[115]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[114]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[113]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[112]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[111]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[110]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[109]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[108]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[107]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[106]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[105]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[104]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[103]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[102]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[101]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[100]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[99]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[98]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[97]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[96]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[95]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[94]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[93]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[92]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[91]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[90]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[89]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[88]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[87]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[86]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[85]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[84]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[83]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[82]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[81]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[80]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[79]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[78]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[77]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[76]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[75]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[74]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[73]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[72]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[71]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[70]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[69]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[68]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[67]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[66]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[65]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[64]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[63]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[62]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[61]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[60]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[59]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[58]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[57]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[56]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[55]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[54]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[53]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[52]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[51]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[50]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[49]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[48]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[47]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[46]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[45]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[44]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[43]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[42]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[41]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[40]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[39]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[38]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[37]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[36]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[35]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[34]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[33]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[32]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[31]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[30]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[29]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[28]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[27]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[26]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[25]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[24]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[23]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[22]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[21]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[20]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[19]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[18]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[17]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[16]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[15]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[14]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[13]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[12]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[11]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[10]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[9]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[8]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[7]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[6]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[5]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[4]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_WLAST_1" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[63]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[62]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[61]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[60]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[59]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[58]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[57]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[56]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[55]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[54]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[53]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[52]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[51]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[50]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[49]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[48]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[47]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[46]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[45]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[44]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[43]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[42]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[41]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[40]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[39]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[38]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[37]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[36]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[35]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[34]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[33]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[32]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[31]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[30]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[29]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[28]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[27]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[26]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[25]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[24]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[23]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[22]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[21]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[20]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[19]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[18]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[17]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[16]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[15]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[14]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[13]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[12]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[11]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[10]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[9]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[8]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[7]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[6]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[5]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[4]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_WVALID_1" port: "outpad" }
	terminal	{ cell: "pll_ddr_RSTN" port: "outpad" }
	terminal	{ cell: "oTestPort[8]" port: "outpad" }
	terminal	{ cell: "oTestPort[4]" port: "outpad" }
	terminal	{ cell: "oTestPort[3]" port: "outpad" }
	terminal	{ cell: "oTestPort[2]" port: "outpad" }
	terminal	{ cell: "oTestPort[1]" port: "outpad" }
	terminal	{ cell: "oTestPort[0]" port: "outpad" }
	terminal	{ cell: "rAxiRdata[7]~FF" port: "SR" }
	terminal	{ cell: "rAxiRdata[1]~FF" port: "SR" }
	terminal	{ cell: "rAxiRdata[14]~FF" port: "SR" }
	terminal	{ cell: "rAxiRdata[6]~FF" port: "SR" }
	terminal	{ cell: "rAxiRdata[13]~FF" port: "SR" }
	terminal	{ cell: "rAxiRdata[12]~FF" port: "SR" }
	terminal	{ cell: "rAxiRdata[5]~FF" port: "SR" }
	terminal	{ cell: "rAxiRdata[11]~FF" port: "SR" }
	terminal	{ cell: "rAxiRdata[10]~FF" port: "SR" }
	terminal	{ cell: "rAxiRdata[4]~FF" port: "SR" }
	terminal	{ cell: "rAxiRdata[9]~FF" port: "SR" }
	terminal	{ cell: "rAxiRdata[8]~FF" port: "SR" }
	terminal	{ cell: "rAxiRdata[3]~FF" port: "SR" }
	terminal	{ cell: "rAxiRdata[2]~FF" port: "SR" }
	terminal	{ cell: "rAxiRdata[0]~FF" port: "SR" }
	terminal	{ cell: "wHsyncCntMonitor[0]~FF" port: "SR" }
	terminal	{ cell: "wPplCntMonitor[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[0]_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[0]~FF" port: "D" }
	terminal	{ cell: "wHsyncCntMonitor[1]~FF" port: "SR" }
	terminal	{ cell: "wHsyncCntMonitor[2]~FF" port: "SR" }
	terminal	{ cell: "wHsyncCntMonitor[3]~FF" port: "SR" }
	terminal	{ cell: "wHsyncCntMonitor[4]~FF" port: "SR" }
	terminal	{ cell: "wHsyncCntMonitor[5]~FF" port: "SR" }
	terminal	{ cell: "wHsyncCntMonitor[6]~FF" port: "SR" }
	terminal	{ cell: "wHsyncCntMonitor[7]~FF" port: "SR" }
	terminal	{ cell: "wHsyncCntMonitor[8]~FF" port: "SR" }
	terminal	{ cell: "wHsyncCntMonitor[9]~FF" port: "SR" }
	terminal	{ cell: "wHsyncCntMonitor[10]~FF" port: "SR" }
	terminal	{ cell: "wHsyncCntMonitor[11]~FF" port: "SR" }
	terminal	{ cell: "wPplCntMonitor[1]~FF" port: "SR" }
	terminal	{ cell: "wPplCntMonitor[2]~FF" port: "SR" }
	terminal	{ cell: "wPplCntMonitor[3]~FF" port: "SR" }
	terminal	{ cell: "wPplCntMonitor[4]~FF" port: "SR" }
	terminal	{ cell: "wPplCntMonitor[5]~FF" port: "SR" }
	terminal	{ cell: "wPplCntMonitor[6]~FF" port: "SR" }
	terminal	{ cell: "wPplCntMonitor[7]~FF" port: "SR" }
	terminal	{ cell: "wPplCntMonitor[8]~FF" port: "SR" }
	terminal	{ cell: "wPplCntMonitor[9]~FF" port: "SR" }
	terminal	{ cell: "wPplCntMonitor[10]~FF" port: "SR" }
	terminal	{ cell: "wPplCntMonitor[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcWd[15]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "SR" }
	terminal	{ cell: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i12" port: "I1" }
	terminal	{ cell: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i12" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/commit_sync1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/commit_sync2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[32]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[33]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[34]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[35]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[36]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[37]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[38]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[39]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[40]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[41]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[42]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[43]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[44]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[45]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[46]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[47]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[48]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[49]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[50]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[51]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[52]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[53]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[54]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[55]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[56]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[57]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[58]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[59]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[60]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[61]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[78]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[79]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[80]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[81]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[82]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[83]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[84]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[85]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[86]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[87]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[88]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[89]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[90]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[91]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[92]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[93]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[94]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[95]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[96]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clkb~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[97]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clka_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_41/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_41/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_41/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_41/i3" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_33/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_33/i3" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i13" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i12" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i11" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i10" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i9" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i8" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i7" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i6" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i5" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i4" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i3" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i13" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i12" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i12" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_39/i12" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_39/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_39/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_39/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_39/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_39/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_39/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_39/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_39/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_39/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_38/i12" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_38/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_38/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_38/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_38/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_38/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_38/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_38/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_38/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_38/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i14" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i13" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i12" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i22_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2" port: "A[0]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "A[0]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "A[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i21_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_2" port: "A[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "A[0]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "A[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RST" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_2" port: "A[0]" }
	terminal	{ cell: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "I1" }
	terminal	{ cell: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "I0" }
	terminal	{ cell: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "I1" }
	terminal	{ cell: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "I0" }
 }
net {
	name: "jtag_inst1_TCK"
	terminal	{ cell: "jtag_inst1_TCK" port: "inpad" }
	terminal	{ cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "I" }
 }
net {
	name: "rAxiRdata[7]"
	terminal	{ cell: "rAxiRdata[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RST0_N"
	terminal	{ cell: "MipiDphyRx1_RST0_N~FF" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RST0_N" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxValidHS_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_0/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/receive_error~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rIpCoreHsnRST[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rIpCoreHsnRST[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrSotSyncHS_sync[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_19/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_18/async_reg[0][1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrControl_sync[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrControl_sync[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_18/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_17/async_reg[0][1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrEsc_sync[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrEsc_sync[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_17/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_14/async_reg[0][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/undersize_pkt_error_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_13/async_reg[0][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/crc_error_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_12/async_reg[0][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc3_error_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_11/async_reg[0][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc2_error_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_10/async_reg[0][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc1_error_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_9/async_reg[0][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc0_error_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_8/async_reg[0][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc3_error_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_7/async_reg[0][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc2_error_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_6/async_reg[0][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc1_error_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_5/async_reg[0][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc0_error_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_3/async_reg[0][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/ecc_1bit_error_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_2/async_reg[0][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[0]~FF" port: "SR" }
	terminal	{ cell: "wAxiRdata[14]_2~FF" port: "SR" }
	terminal	{ cell: "wAxiRdata[13]_2~FF" port: "SR" }
	terminal	{ cell: "wAxiRdata[12]_2~FF" port: "SR" }
	terminal	{ cell: "wAxiRdata[11]_2~FF" port: "SR" }
	terminal	{ cell: "wAxiRdata[10]_2~FF" port: "SR" }
	terminal	{ cell: "wAxiRdata[9]_2~FF" port: "SR" }
	terminal	{ cell: "wAxiRdata[8]_2~FF" port: "SR" }
	terminal	{ cell: "wAxiRdata[7]_2~FF" port: "SR" }
	terminal	{ cell: "wAxiRdata[6]_2~FF" port: "SR" }
	terminal	{ cell: "wAxiRdata[5]_2~FF" port: "SR" }
	terminal	{ cell: "wAxiRdata[4]_2~FF" port: "SR" }
	terminal	{ cell: "wAxiRdata[3]_2~FF" port: "SR" }
	terminal	{ cell: "wAxiRdata[2]_2~FF" port: "SR" }
	terminal	{ cell: "wAxiRdata[1]_2~FF" port: "SR" }
	terminal	{ cell: "wAxiRdata[0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr_vld~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[2]~FF" port: "SR" }
	terminal	{ cell: "wAxiArready~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[1]~FF" port: "SR" }
	terminal	{ cell: "wAxiRvalid_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_24/async_reg[0][1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/crc_error_reg~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/pixel_fifo_empty_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_1/async_reg[0][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/pixel_fifo_full_sync_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_0/async_reg[0][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/receive_error_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxStopState_sync[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/ecc_1bit_error_reg~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/undersize_pkt_error_reg~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc0_error_reg~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc1_error_reg~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc2_error_reg~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc3_error_reg~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc0_error_reg~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc1_error_reg~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc2_error_reg~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc3_error_reg~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/receive_error_reg~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxStopState_sync[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_24/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_23/async_reg[0][1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxSkewCalHS_sync[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxSkewCalHS_sync[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_23/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_22/async_reg[0][1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsActiveNot_sync[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsActiveNot_sync[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_22/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_20/async_reg[0][1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsEsc_sync[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsEsc_sync[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_20/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_19/async_reg[0][1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrSotSyncHS_sync[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rIpCoreHsnRST[1]~FF" port: "SR" }
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "SR" }
 }
net {
	name: "rAxiRdata[1]"
	terminal	{ cell: "rAxiRdata[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "rPRST"
	terminal	{ cell: "rPRST~FF" port: "Q" }
	terminal	{ cell: "wCdcFifoFull~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[9]~FF" port: "SR" }
 }
net {
	name: "rAxiRdata[14]"
	terminal	{ cell: "rAxiRdata[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "rAxiRdata[6]"
	terminal	{ cell: "rAxiRdata[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "rnPRST"
	terminal	{ cell: "rnPRST~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/start_fifo_read~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/hsync_int~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/prog_empty_o_reg~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_reg~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW6_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_0/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW7_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_1/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW8_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_2/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW10_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_3/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW12_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_4/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW14_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_5/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW20_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_6/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB444_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_7/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB555_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_8/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB565_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_9/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB888_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_10/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_8_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_11/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_10_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_12/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_legacy_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_13/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_14/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_10_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_15/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/gen_long_pkt_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_16/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/user_define_8bit_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_17/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/embed_8bit_nonvideo_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_18/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/odd_line_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_19/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][1]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_23/async_reg[0][0]~FF" port: "SR" }
	terminal	{ cell: "oTestPort[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/extra_pixel_count[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/extra_pixel_count[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/extra_pixel_count[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_40bit~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[16]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[17]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[18]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[19]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[20]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[21]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[22]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[23]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[24]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[25]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[26]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[27]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[28]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[29]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[30]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[31]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[32]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[33]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[34]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[35]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[36]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[37]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[38]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[39]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[40]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[41]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[42]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[43]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[44]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[45]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[46]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[47]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[48]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[49]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[50]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[51]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[52]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[53]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[54]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[55]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[56]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[57]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[58]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[59]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[60]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[61]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[62]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[63]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[48]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[49]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[50]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[51]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[52]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[53]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[54]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[55]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[56]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[57]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[58]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[59]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[60]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[61]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[62]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[63]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[16]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[17]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[18]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[19]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[20]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[21]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[22]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[23]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[24]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[25]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[26]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[27]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[28]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[29]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[30]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[31]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[32]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[33]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[34]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[35]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[36]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[37]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[38]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[39]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_48bit~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[16]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[17]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[18]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[19]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[20]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[21]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[22]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[23]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[24]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[25]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[26]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[27]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[28]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[29]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[30]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[31]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[32]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[33]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[34]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[35]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[36]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[37]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[38]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[39]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[40]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[41]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[42]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[43]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[44]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[45]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[46]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[47]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_56bit~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[16]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[17]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[18]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[19]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[20]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[21]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[22]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[23]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[24]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[25]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[26]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[27]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[28]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[29]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[30]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[31]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[32]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[33]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[34]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[35]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[36]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[37]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[38]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[39]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[40]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[41]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[42]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[43]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[44]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[45]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[46]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[47]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[48]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[49]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[50]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[51]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[52]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[53]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[54]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[55]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_64bit~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[16]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[17]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[18]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[19]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[20]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[21]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[22]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[23]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[24]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[25]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[26]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[27]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[28]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[29]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[30]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[31]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[32]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[33]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[34]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[35]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[36]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[37]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[38]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[39]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[40]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[41]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[42]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[43]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[44]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[45]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[46]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[47]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[48]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[49]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[50]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[51]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[52]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[53]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[54]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[55]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[56]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[57]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[58]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[59]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[60]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[61]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[62]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[63]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[16]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[17]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[18]~FF" port: "SR" }
	terminal	{ cell: "LUT__14252" port: "in[0]" }
 }
net {
	name: "rFRST"
	terminal	{ cell: "rFRST~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wCdcFifoEmp[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wCdcFifoRvd[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rRvd~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rSt[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcFifoFull[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wPfcFifoEmp[0]~FF" port: "SR" }
	terminal	{ cell: "wVideoVd~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "SR" }
	terminal	{ cell: "wVideofull~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "SR" }
	terminal	{ cell: "oLed[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "SR" }
	terminal	{ cell: "oLed[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[2]~FF" port: "SR" }
	terminal	{ cell: "oLed[2]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rSft[2]~FF" port: "SR" }
	terminal	{ cell: "oLed[3]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "SR" }
	terminal	{ cell: "oLed[4]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "SR" }
	terminal	{ cell: "LUT__14638" port: "in[0]" }
 }
net {
	name: "rAxiRdata[13]"
	terminal	{ cell: "rAxiRdata[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "rAxiRdata[12]"
	terminal	{ cell: "rAxiRdata[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "rAxiRdata[5]"
	terminal	{ cell: "rAxiRdata[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "rBRST"
	terminal	{ cell: "rBRST~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_byte_cnt_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_reg_cnt_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "SR" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "SR" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "SR" }
	terminal	{ cell: "LUT__14752" port: "in[3]" }
	terminal	{ cell: "LUT__14765" port: "in[0]" }
 }
net {
	name: "rAxiRdata[11]"
	terminal	{ cell: "rAxiRdata[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "rAxiRdata[10]"
	terminal	{ cell: "rAxiRdata[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "rAxiRdata[4]"
	terminal	{ cell: "rAxiRdata[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "rVRST"
	terminal	{ cell: "rVRST~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "SR" }
 }
net {
	name: "rAxiRdata[9]"
	terminal	{ cell: "rAxiRdata[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "rAxiRdata[8]"
	terminal	{ cell: "rAxiRdata[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "rAxiRdata[3]"
	terminal	{ cell: "rAxiRdata[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "rAxiRdata[2]"
	terminal	{ cell: "rAxiRdata[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "rAxiArvalid"
	terminal	{ cell: "rAxiArvalid~FF" port: "Q" }
	terminal	{ cell: "rAxiArvalid~FF" port: "D" }
	terminal	{ cell: "LUT__12092" port: "in[1]" }
	terminal	{ cell: "LUT__12131" port: "in[0]" }
 }
net {
	name: "rAxiRdata[0]"
	terminal	{ cell: "rAxiRdata[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxValidHS_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxValidHS_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__12100" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__12126" port: "in[1]" }
	terminal	{ cell: "LUT__12777" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12094" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12094" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/receive_error"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/receive_error~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_0/async_reg[0][0]~FF" port: "D" }
 }
net {
	name: "n1202"
	terminal	{ cell: "MCsiRxController/add_38/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[1]_2~FF" port: "D" }
 }
net {
	name: "n1203"
	terminal	{ cell: "MCsiRxController/add_38/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_38/i3" port: "CI" }
 }
net {
	name: "n1204"
	terminal	{ cell: "MCsiRxController/add_39/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/rPplCnt[1]~FF" port: "D" }
 }
net {
	name: "n1205"
	terminal	{ cell: "MCsiRxController/add_39/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_39/i3" port: "CI" }
 }
net {
	name: "wHsyncCntMonitor[0]"
	terminal	{ cell: "wHsyncCntMonitor[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/rPplCnt[0]"
	terminal	{ cell: "MCsiRxController/rPplCnt[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/rPplCnt[0]~FF" port: "D" }
	terminal	{ cell: "wPplCntMonitor[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_39/i2" port: "I1" }
 }
net {
	name: "wPplCntMonitor[0]"
	terminal	{ cell: "wPplCntMonitor[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/rIpCoreHsnRST[0]"
	terminal	{ cell: "MCsiRxController/rIpCoreHsnRST[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/rIpCoreHsnRST[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/rPplMonitorSel"
	terminal	{ cell: "MCsiRxController/rPplMonitorSel~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/rPplMonitorSel~FF" port: "D" }
	terminal	{ cell: "LUT__12128" port: "in[1]" }
	terminal	{ cell: "LUT__12130" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxErrSotSyncHS_o[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxErrSotSyncHS_o[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_19/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxErrSotSyncHS_o[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxErrSotSyncHS_o[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_19/async_reg[0][1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__12204" port: "in[1]" }
	terminal	{ cell: "LUT__12205" port: "in[1]" }
	terminal	{ cell: "LUT__12212" port: "in[0]" }
	terminal	{ cell: "LUT__12214" port: "in[1]" }
	terminal	{ cell: "LUT__12221" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrSotSyncHS_sync[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrSotSyncHS_sync[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12157" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_18/async_reg[0][1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_18/async_reg[0][1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrControl_sync[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrControl_sync[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrControl_sync[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12154" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrControl_sync[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrControl_sync[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12154" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_17/async_reg[0][1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_17/async_reg[0][1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrEsc_sync[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrEsc_sync[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrEsc_sync[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12151" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrEsc_sync[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrEsc_sync[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12151" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_14/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_14/async_reg[0][0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/undersize_pkt_error_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/undersize_pkt_error_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/undersize_pkt_error_sync~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/undersize_pkt_error_reg~FF" port: "D" }
	terminal	{ cell: "LUT__12163" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_13/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_13/async_reg[0][0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/crc_error_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/crc_error_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/crc_error_sync~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/crc_error_reg~FF" port: "D" }
	terminal	{ cell: "LUT__12161" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_12/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_12/async_reg[0][0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc3_error_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc3_error_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc3_error_sync~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc3_error_reg~FF" port: "D" }
	terminal	{ cell: "LUT__12167" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_11/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_11/async_reg[0][0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc2_error_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc2_error_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc2_error_sync~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc2_error_reg~FF" port: "D" }
	terminal	{ cell: "LUT__12166" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_10/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_10/async_reg[0][0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc1_error_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc1_error_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc1_error_sync~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc1_error_reg~FF" port: "D" }
	terminal	{ cell: "LUT__12165" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_9/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_9/async_reg[0][0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc0_error_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc0_error_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc0_error_sync~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc0_error_reg~FF" port: "D" }
	terminal	{ cell: "LUT__12164" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_8/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_8/async_reg[0][0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc3_error_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc3_error_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc3_error_sync~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc3_error_reg~FF" port: "D" }
	terminal	{ cell: "LUT__12171" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_7/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_7/async_reg[0][0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc2_error_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc2_error_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc2_error_sync~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc2_error_reg~FF" port: "D" }
	terminal	{ cell: "LUT__12170" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_6/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_6/async_reg[0][0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc1_error_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc1_error_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc1_error_sync~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc1_error_reg~FF" port: "D" }
	terminal	{ cell: "LUT__12169" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_5/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_5/async_reg[0][0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc0_error_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc0_error_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc0_error_sync~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc0_error_reg~FF" port: "D" }
	terminal	{ cell: "LUT__12168" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_3/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_3/async_reg[0][0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/ecc_1bit_error_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/ecc_1bit_error_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/ecc_1bit_error_sync~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/ecc_1bit_error_reg~FF" port: "D" }
	terminal	{ cell: "LUT__12162" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_2/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_2/async_reg[0][0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/pixel_fifo_empty_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12132" port: "in[0]" }
	terminal	{ cell: "LUT__12134" port: "in[0]" }
	terminal	{ cell: "LUT__12143" port: "in[2]" }
	terminal	{ cell: "LUT__12146" port: "in[2]" }
	terminal	{ cell: "LUT__12148" port: "in[2]" }
	terminal	{ cell: "LUT__12149" port: "in[2]" }
	terminal	{ cell: "LUT__12151" port: "in[2]" }
	terminal	{ cell: "LUT__12154" port: "in[2]" }
	terminal	{ cell: "LUT__12157" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr_vld"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr_vld~FF" port: "Q" }
	terminal	{ cell: "wAxiRvalid_2~FF" port: "D" }
	terminal	{ cell: "LUT__12135" port: "in[1]" }
	terminal	{ cell: "LUT__12159" port: "in[0]" }
	terminal	{ cell: "LUT__12160" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__12132" port: "in[1]" }
	terminal	{ cell: "LUT__12134" port: "in[3]" }
	terminal	{ cell: "LUT__12144" port: "in[0]" }
	terminal	{ cell: "LUT__12153" port: "in[1]" }
	terminal	{ cell: "LUT__12156" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12132" port: "in[2]" }
	terminal	{ cell: "LUT__12134" port: "in[2]" }
	terminal	{ cell: "LUT__12144" port: "in[1]" }
 }
net {
	name: "wAxiArready"
	terminal	{ cell: "wAxiArready~FF" port: "Q" }
	terminal	{ cell: "LUT__12092" port: "in[0]" }
	terminal	{ cell: "LUT__12131" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12132" port: "in[3]" }
	terminal	{ cell: "LUT__12134" port: "in[1]" }
	terminal	{ cell: "LUT__12144" port: "in[2]" }
	terminal	{ cell: "LUT__12153" port: "in[2]" }
	terminal	{ cell: "LUT__12156" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_24/async_reg[0][1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_24/async_reg[0][1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxStopState_sync[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12158" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/crc_error_reg"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/crc_error_reg~FF" port: "Q" }
	terminal	{ cell: "LUT__12161" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/pixel_fifo_empty_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/pixel_fifo_empty_sync~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_1/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_1/async_reg[0][0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/pixel_fifo_full_sync_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_0/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_0/async_reg[0][0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/receive_error_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/receive_error_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/receive_error_sync~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/receive_error_reg~FF" port: "D" }
	terminal	{ cell: "LUT__12172" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxStopState_sync[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxStopState_sync[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12149" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/ecc_1bit_error_reg"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/ecc_1bit_error_reg~FF" port: "Q" }
	terminal	{ cell: "LUT__12162" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/undersize_pkt_error_reg"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/undersize_pkt_error_reg~FF" port: "Q" }
	terminal	{ cell: "LUT__12163" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc0_error_reg"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc0_error_reg~FF" port: "Q" }
	terminal	{ cell: "LUT__12164" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc1_error_reg"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc1_error_reg~FF" port: "Q" }
	terminal	{ cell: "LUT__12165" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc2_error_reg"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc2_error_reg~FF" port: "Q" }
	terminal	{ cell: "LUT__12166" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc3_error_reg"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc3_error_reg~FF" port: "Q" }
	terminal	{ cell: "LUT__12167" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc0_error_reg"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc0_error_reg~FF" port: "Q" }
	terminal	{ cell: "LUT__12168" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc1_error_reg"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc1_error_reg~FF" port: "Q" }
	terminal	{ cell: "LUT__12169" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc2_error_reg"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc2_error_reg~FF" port: "Q" }
	terminal	{ cell: "LUT__12170" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc3_error_reg"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc3_error_reg~FF" port: "Q" }
	terminal	{ cell: "LUT__12171" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/receive_error_reg"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/receive_error_reg~FF" port: "Q" }
	terminal	{ cell: "LUT__12172" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxStopState_sync[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxStopState_sync[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12149" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_23/async_reg[0][1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_23/async_reg[0][1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxSkewCalHS_sync[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxSkewCalHS_sync[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxSkewCalHS_sync[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12148" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxSkewCalHS_sync[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxSkewCalHS_sync[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12148" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_22/async_reg[0][1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_22/async_reg[0][1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsActiveNot_sync[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsActiveNot_sync[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsActiveNot_sync[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12146" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsActiveNot_sync[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsActiveNot_sync[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12146" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_20/async_reg[0][1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_20/async_reg[0][1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsEsc_sync[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsEsc_sync[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsEsc_sync[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12143" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsEsc_sync[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsEsc_sync[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12143" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_19/async_reg[0][1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_19/async_reg[0][1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrSotSyncHS_sync[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrSotSyncHS_sync[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrSotSyncHS_sync[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12157" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12155" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12152" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__12150" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__12147" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__12145" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__12142" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__12141" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__12140" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__12139" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__12138" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__12137" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__12136" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__12133" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/odd_line"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/odd_line~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/odd_line~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_19/async_reg[0][0]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12381" port: "in[1]" }
	terminal	{ cell: "LUT__12390" port: "in[1]" }
	terminal	{ cell: "LUT__12392" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12107" port: "in[1]" }
	terminal	{ cell: "LUT__12181" port: "in[0]" }
	terminal	{ cell: "LUT__12191" port: "in[0]" }
	terminal	{ cell: "LUT__12311" port: "in[1]" }
	terminal	{ cell: "LUT__12315" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/trigger_extra_byte_reg"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/trigger_extra_byte_reg~FF" port: "Q" }
	terminal	{ cell: "LUT__12394" port: "in[2]" }
	terminal	{ cell: "LUT__12398" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12108" port: "in[1]" }
	terminal	{ cell: "LUT__12182" port: "in[2]" }
	terminal	{ cell: "LUT__12193" port: "in[0]" }
	terminal	{ cell: "LUT__12195" port: "in[0]" }
	terminal	{ cell: "LUT__12335" port: "in[1]" }
	terminal	{ cell: "LUT__12336" port: "in[0]" }
	terminal	{ cell: "LUT__12448" port: "in[0]" }
	terminal	{ cell: "LUT__12549" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12112" port: "in[2]" }
	terminal	{ cell: "LUT__12113" port: "in[3]" }
	terminal	{ cell: "LUT__12114" port: "in[0]" }
	terminal	{ cell: "LUT__12183" port: "in[0]" }
	terminal	{ cell: "LUT__12186" port: "in[0]" }
	terminal	{ cell: "LUT__12192" port: "in[3]" }
	terminal	{ cell: "LUT__12206" port: "in[1]" }
	terminal	{ cell: "LUT__12305" port: "in[0]" }
	terminal	{ cell: "LUT__12323" port: "in[2]" }
	terminal	{ cell: "LUT__12558" port: "in[3]" }
	terminal	{ cell: "LUT__12562" port: "in[3]" }
	terminal	{ cell: "LUT__12566" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_23/async_reg[0][0]~FF" port: "D" }
	terminal	{ cell: "LUT__12225" port: "in[3]" }
	terminal	{ cell: "LUT__12233" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12110" port: "in[1]" }
	terminal	{ cell: "LUT__12111" port: "in[1]" }
	terminal	{ cell: "LUT__12115" port: "in[2]" }
	terminal	{ cell: "LUT__12178" port: "in[0]" }
	terminal	{ cell: "LUT__12180" port: "in[1]" }
	terminal	{ cell: "LUT__12183" port: "in[1]" }
	terminal	{ cell: "LUT__12186" port: "in[1]" }
	terminal	{ cell: "LUT__12187" port: "in[1]" }
	terminal	{ cell: "LUT__12192" port: "in[1]" }
	terminal	{ cell: "LUT__12205" port: "in[2]" }
	terminal	{ cell: "LUT__12212" port: "in[2]" }
	terminal	{ cell: "LUT__12312" port: "in[0]" }
	terminal	{ cell: "LUT__12323" port: "in[0]" }
	terminal	{ cell: "LUT__12555" port: "in[0]" }
	terminal	{ cell: "LUT__12556" port: "in[2]" }
	terminal	{ cell: "LUT__12560" port: "in[2]" }
	terminal	{ cell: "LUT__12564" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12111" port: "in[3]" }
	terminal	{ cell: "LUT__12113" port: "in[2]" }
	terminal	{ cell: "LUT__12114" port: "in[1]" }
	terminal	{ cell: "LUT__12116" port: "in[1]" }
	terminal	{ cell: "LUT__12180" port: "in[0]" }
	terminal	{ cell: "LUT__12183" port: "in[2]" }
	terminal	{ cell: "LUT__12186" port: "in[2]" }
	terminal	{ cell: "LUT__12187" port: "in[0]" }
	terminal	{ cell: "LUT__12194" port: "in[3]" }
	terminal	{ cell: "LUT__12205" port: "in[3]" }
	terminal	{ cell: "LUT__12212" port: "in[3]" }
	terminal	{ cell: "LUT__12305" port: "in[1]" }
	terminal	{ cell: "LUT__12323" port: "in[1]" }
	terminal	{ cell: "LUT__12555" port: "in[1]" }
	terminal	{ cell: "LUT__12556" port: "in[1]" }
	terminal	{ cell: "LUT__12560" port: "in[1]" }
	terminal	{ cell: "LUT__12564" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12235" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12248" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12260" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW6_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW6_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_0/async_reg[0][0]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12386" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW7_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW7_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_1/async_reg[0][0]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12386" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW8_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW8_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_2/async_reg[0][0]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12386" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW10_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW10_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_3/async_reg[0][0]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12384" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW12_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW12_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_4/async_reg[0][0]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12384" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW14_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW14_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_5/async_reg[0][0]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12384" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW20_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW20_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_6/async_reg[0][0]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12378" port: "in[0]" }
	terminal	{ cell: "LUT__12383" port: "in[0]" }
	terminal	{ cell: "LUT__12388" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB444_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB444_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_7/async_reg[0][0]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12377" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB555_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB555_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_8/async_reg[0][0]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12377" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB565_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB565_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_9/async_reg[0][0]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12377" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB888_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB888_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_10/async_reg[0][0]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12378" port: "in[2]" }
	terminal	{ cell: "LUT__12383" port: "in[1]" }
	terminal	{ cell: "LUT__12388" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_8_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_8_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_11/async_reg[0][0]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12378" port: "in[3]" }
	terminal	{ cell: "LUT__12383" port: "in[2]" }
	terminal	{ cell: "LUT__12389" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_10_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_10_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_12/async_reg[0][0]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12379" port: "in[1]" }
	terminal	{ cell: "LUT__12383" port: "in[3]" }
	terminal	{ cell: "LUT__12389" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_legacy_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_legacy_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_13/async_reg[0][0]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12379" port: "in[3]" }
	terminal	{ cell: "LUT__12382" port: "in[0]" }
	terminal	{ cell: "LUT__12389" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_14/async_reg[0][0]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12379" port: "in[2]" }
	terminal	{ cell: "LUT__12382" port: "in[1]" }
	terminal	{ cell: "LUT__12390" port: "in[2]" }
	terminal	{ cell: "LUT__12392" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_10_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_10_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_15/async_reg[0][0]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12381" port: "in[2]" }
	terminal	{ cell: "LUT__12386" port: "in[3]" }
	terminal	{ cell: "LUT__12390" port: "in[3]" }
	terminal	{ cell: "LUT__12393" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/user_define_8bit_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/user_define_8bit_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_17/async_reg[0][0]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12380" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/gen_long_pkt_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/gen_long_pkt_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_16/async_reg[0][0]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12380" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/embed_8bit_nonvideo_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/embed_8bit_nonvideo_r~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_18/async_reg[0][0]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12380" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12633" port: "in[0]" }
	terminal	{ cell: "LUT__12640" port: "in[0]" }
	terminal	{ cell: "LUT__12666" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[0]~FF" port: "D" }
	terminal	{ cell: "LUT__12309" port: "in[1]" }
	terminal	{ cell: "LUT__12313" port: "in[1]" }
	terminal	{ cell: "LUT__12314" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc8_en"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc8_en~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/crc8_en_r~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc16_en"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc16_en~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/crc16_en_r~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12329" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/check_crc_1p"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/check_crc_1p~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/crc_error_2~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/vld_pkt_header_reg"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/vld_pkt_header_reg~FF" port: "Q" }
	terminal	{ cell: "LUT__12387" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12108" port: "in[0]" }
	terminal	{ cell: "LUT__12182" port: "in[1]" }
	terminal	{ cell: "LUT__12193" port: "in[2]" }
	terminal	{ cell: "LUT__12335" port: "in[2]" }
	terminal	{ cell: "LUT__12336" port: "in[1]" }
	terminal	{ cell: "LUT__12448" port: "in[1]" }
	terminal	{ cell: "LUT__12549" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12109" port: "in[0]" }
	terminal	{ cell: "LUT__12182" port: "in[0]" }
	terminal	{ cell: "LUT__12193" port: "in[1]" }
	terminal	{ cell: "LUT__12337" port: "in[1]" }
	terminal	{ cell: "LUT__12397" port: "in[2]" }
	terminal	{ cell: "LUT__12401" port: "in[2]" }
	terminal	{ cell: "LUT__12404" port: "in[2]" }
	terminal	{ cell: "LUT__12407" port: "in[2]" }
	terminal	{ cell: "LUT__12410" port: "in[2]" }
	terminal	{ cell: "LUT__12413" port: "in[2]" }
	terminal	{ cell: "LUT__12416" port: "in[2]" }
	terminal	{ cell: "LUT__12419" port: "in[2]" }
	terminal	{ cell: "LUT__12424" port: "in[1]" }
	terminal	{ cell: "LUT__12450" port: "in[2]" }
	terminal	{ cell: "LUT__12453" port: "in[2]" }
	terminal	{ cell: "LUT__12456" port: "in[2]" }
	terminal	{ cell: "LUT__12459" port: "in[2]" }
	terminal	{ cell: "LUT__12462" port: "in[2]" }
	terminal	{ cell: "LUT__12465" port: "in[2]" }
	terminal	{ cell: "LUT__12468" port: "in[2]" }
	terminal	{ cell: "LUT__12471" port: "in[2]" }
	terminal	{ cell: "LUT__12474" port: "in[2]" }
	terminal	{ cell: "LUT__12477" port: "in[2]" }
	terminal	{ cell: "LUT__12480" port: "in[2]" }
	terminal	{ cell: "LUT__12483" port: "in[2]" }
	terminal	{ cell: "LUT__12486" port: "in[2]" }
	terminal	{ cell: "LUT__12489" port: "in[2]" }
	terminal	{ cell: "LUT__12492" port: "in[2]" }
	terminal	{ cell: "LUT__12495" port: "in[2]" }
	terminal	{ cell: "LUT__12498" port: "in[2]" }
	terminal	{ cell: "LUT__12501" port: "in[2]" }
	terminal	{ cell: "LUT__12504" port: "in[2]" }
	terminal	{ cell: "LUT__12507" port: "in[2]" }
	terminal	{ cell: "LUT__12510" port: "in[2]" }
	terminal	{ cell: "LUT__12513" port: "in[2]" }
	terminal	{ cell: "LUT__12516" port: "in[2]" }
	terminal	{ cell: "LUT__12519" port: "in[2]" }
	terminal	{ cell: "LUT__12524" port: "in[1]" }
	terminal	{ cell: "LUT__12549" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12107" port: "in[0]" }
	terminal	{ cell: "LUT__12181" port: "in[2]" }
	terminal	{ cell: "LUT__12191" port: "in[1]" }
	terminal	{ cell: "LUT__12220" port: "in[0]" }
	terminal	{ cell: "LUT__12311" port: "in[0]" }
	terminal	{ cell: "LUT__12340" port: "in[0]" }
	terminal	{ cell: "LUT__12342" port: "in[0]" }
	terminal	{ cell: "LUT__12344" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12102" port: "in[0]" }
	terminal	{ cell: "LUT__12181" port: "in[1]" }
	terminal	{ cell: "LUT__12220" port: "in[1]" }
	terminal	{ cell: "LUT__12342" port: "in[1]" }
	terminal	{ cell: "LUT__12344" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__12102" port: "in[1]" }
	terminal	{ cell: "LUT__12181" port: "in[3]" }
	terminal	{ cell: "LUT__12220" port: "in[2]" }
	terminal	{ cell: "LUT__12344" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__12104" port: "in[0]" }
	terminal	{ cell: "LUT__12307" port: "in[0]" }
	terminal	{ cell: "LUT__12346" port: "in[0]" }
	terminal	{ cell: "LUT__12348" port: "in[0]" }
	terminal	{ cell: "LUT__12350" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__12104" port: "in[1]" }
	terminal	{ cell: "LUT__12307" port: "in[1]" }
	terminal	{ cell: "LUT__12348" port: "in[2]" }
	terminal	{ cell: "LUT__12350" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__12105" port: "in[0]" }
	terminal	{ cell: "LUT__12306" port: "in[0]" }
	terminal	{ cell: "LUT__12351" port: "in[0]" }
	terminal	{ cell: "LUT__12353" port: "in[0]" }
	terminal	{ cell: "LUT__12355" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__12105" port: "in[1]" }
	terminal	{ cell: "LUT__12306" port: "in[1]" }
	terminal	{ cell: "LUT__12353" port: "in[2]" }
	terminal	{ cell: "LUT__12355" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__12105" port: "in[2]" }
	terminal	{ cell: "LUT__12306" port: "in[2]" }
	terminal	{ cell: "LUT__12355" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__12105" port: "in[3]" }
	terminal	{ cell: "LUT__12358" port: "in[0]" }
	terminal	{ cell: "LUT__12360" port: "in[0]" }
	terminal	{ cell: "LUT__12362" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__12103" port: "in[0]" }
	terminal	{ cell: "LUT__12360" port: "in[2]" }
	terminal	{ cell: "LUT__12362" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__12103" port: "in[1]" }
	terminal	{ cell: "LUT__12363" port: "in[2]" }
	terminal	{ cell: "LUT__12365" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__12103" port: "in[2]" }
	terminal	{ cell: "LUT__12366" port: "in[0]" }
	terminal	{ cell: "LUT__12368" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__12104" port: "in[2]" }
	terminal	{ cell: "LUT__12369" port: "in[0]" }
	terminal	{ cell: "LUT__12371" port: "in[0]" }
	terminal	{ cell: "LUT__12374" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__12104" port: "in[3]" }
	terminal	{ cell: "LUT__12371" port: "in[2]" }
	terminal	{ cell: "LUT__12374" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__12103" port: "in[3]" }
	terminal	{ cell: "LUT__12373" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12237" port: "in[3]" }
	terminal	{ cell: "LUT__12245" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12250" port: "in[3]" }
	terminal	{ cell: "LUT__12258" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__12262" port: "in[3]" }
	terminal	{ cell: "LUT__12270" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12223" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12226" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12225" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__12229" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__12228" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__12227" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__12224" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__12222" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__12228" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__12227" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__12229" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__12232" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__12223" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__12224" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__12226" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__12222" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12238" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12237" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__12241" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__12240" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__12239" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__12236" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__12234" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__12240" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__12239" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__12241" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__12244" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__12235" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__12236" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__12238" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__12234" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12251" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12250" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__12254" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__12253" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__12252" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__12249" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__12247" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__12253" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__12252" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__12254" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__12257" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__12248" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__12249" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__12251" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__12247" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12263" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12262" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__12266" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__12265" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__12264" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__12261" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__12259" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__12265" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__12264" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__12266" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__12269" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__12260" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__12261" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__12263" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__12259" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/actual_pixel_count[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/actual_pixel_count[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15397" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/actual_pixel_count[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/actual_pixel_count[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15398" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/actual_pixel_count[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/actual_pixel_count[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15399" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WDATA[0]" }
	terminal	{ cell: "LUT__12397" port: "in[0]" }
	terminal	{ cell: "LUT__12399" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WDATA[1]" }
	terminal	{ cell: "LUT__12401" port: "in[0]" }
	terminal	{ cell: "LUT__12402" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WDATA[2]" }
	terminal	{ cell: "LUT__12404" port: "in[0]" }
	terminal	{ cell: "LUT__12405" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WDATA[3]" }
	terminal	{ cell: "LUT__12407" port: "in[0]" }
	terminal	{ cell: "LUT__12408" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WDATA[0]" }
	terminal	{ cell: "LUT__12410" port: "in[0]" }
	terminal	{ cell: "LUT__12411" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WDATA[1]" }
	terminal	{ cell: "LUT__12413" port: "in[0]" }
	terminal	{ cell: "LUT__12414" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WDATA[2]" }
	terminal	{ cell: "LUT__12416" port: "in[0]" }
	terminal	{ cell: "LUT__12417" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WDATA[3]" }
	terminal	{ cell: "LUT__12419" port: "in[0]" }
	terminal	{ cell: "LUT__12420" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WDATA[4]" }
	terminal	{ cell: "LUT__12426" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WDATA[0]" }
	terminal	{ cell: "LUT__12429" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WDATA[1]" }
	terminal	{ cell: "LUT__12432" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WDATA[2]" }
	terminal	{ cell: "LUT__12435" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[12]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WDATA[3]" }
	terminal	{ cell: "LUT__12438" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[13]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WDATA[4]" }
	terminal	{ cell: "LUT__12441" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[14]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WDATA[0]" }
	terminal	{ cell: "LUT__12444" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[15]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WDATA[1]" }
	terminal	{ cell: "LUT__12447" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[16]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[16]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WDATA[2]" }
	terminal	{ cell: "LUT__12400" port: "in[1]" }
	terminal	{ cell: "LUT__12452" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[17]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[17]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WDATA[3]" }
	terminal	{ cell: "LUT__12403" port: "in[1]" }
	terminal	{ cell: "LUT__12455" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[18]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[18]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WDATA[4]" }
	terminal	{ cell: "LUT__12406" port: "in[1]" }
	terminal	{ cell: "LUT__12458" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[19]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[19]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WDATA[0]" }
	terminal	{ cell: "LUT__12409" port: "in[1]" }
	terminal	{ cell: "LUT__12461" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[20]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[20]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WDATA[1]" }
	terminal	{ cell: "LUT__12412" port: "in[1]" }
	terminal	{ cell: "LUT__12464" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[21]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[21]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WDATA[2]" }
	terminal	{ cell: "LUT__12415" port: "in[1]" }
	terminal	{ cell: "LUT__12467" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[22]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[22]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WDATA[3]" }
	terminal	{ cell: "LUT__12418" port: "in[1]" }
	terminal	{ cell: "LUT__12470" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[23]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[23]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WDATA[4]" }
	terminal	{ cell: "LUT__12421" port: "in[1]" }
	terminal	{ cell: "LUT__12473" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[24]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[24]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WDATA[0]" }
	terminal	{ cell: "LUT__12425" port: "in[2]" }
	terminal	{ cell: "LUT__12476" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[25]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[25]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WDATA[1]" }
	terminal	{ cell: "LUT__12428" port: "in[2]" }
	terminal	{ cell: "LUT__12479" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[26]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[26]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WDATA[2]" }
	terminal	{ cell: "LUT__12431" port: "in[2]" }
	terminal	{ cell: "LUT__12482" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[27]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[27]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WDATA[3]" }
	terminal	{ cell: "LUT__12434" port: "in[2]" }
	terminal	{ cell: "LUT__12485" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[28]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[28]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WDATA[4]" }
	terminal	{ cell: "LUT__12437" port: "in[2]" }
	terminal	{ cell: "LUT__12488" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[29]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[29]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WDATA[0]" }
	terminal	{ cell: "LUT__12440" port: "in[2]" }
	terminal	{ cell: "LUT__12491" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[30]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[30]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WDATA[1]" }
	terminal	{ cell: "LUT__12443" port: "in[2]" }
	terminal	{ cell: "LUT__12494" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[31]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[31]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WDATA[2]" }
	terminal	{ cell: "LUT__12446" port: "in[2]" }
	terminal	{ cell: "LUT__12497" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[32]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[32]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WDATA[3]" }
	terminal	{ cell: "LUT__12451" port: "in[2]" }
	terminal	{ cell: "LUT__12498" port: "in[0]" }
	terminal	{ cell: "LUT__12499" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[33]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[33]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WDATA[4]" }
	terminal	{ cell: "LUT__12454" port: "in[2]" }
	terminal	{ cell: "LUT__12501" port: "in[0]" }
	terminal	{ cell: "LUT__12502" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[34]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[34]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WDATA[0]" }
	terminal	{ cell: "LUT__12457" port: "in[2]" }
	terminal	{ cell: "LUT__12504" port: "in[0]" }
	terminal	{ cell: "LUT__12505" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[35]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[35]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WDATA[1]" }
	terminal	{ cell: "LUT__12460" port: "in[2]" }
	terminal	{ cell: "LUT__12507" port: "in[0]" }
	terminal	{ cell: "LUT__12508" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[36]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[36]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WDATA[2]" }
	terminal	{ cell: "LUT__12463" port: "in[2]" }
	terminal	{ cell: "LUT__12510" port: "in[0]" }
	terminal	{ cell: "LUT__12511" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[37]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[37]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WDATA[3]" }
	terminal	{ cell: "LUT__12466" port: "in[2]" }
	terminal	{ cell: "LUT__12513" port: "in[0]" }
	terminal	{ cell: "LUT__12514" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[38]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[38]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WDATA[4]" }
	terminal	{ cell: "LUT__12469" port: "in[2]" }
	terminal	{ cell: "LUT__12516" port: "in[0]" }
	terminal	{ cell: "LUT__12517" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[39]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[39]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WDATA[0]" }
	terminal	{ cell: "LUT__12472" port: "in[2]" }
	terminal	{ cell: "LUT__12519" port: "in[0]" }
	terminal	{ cell: "LUT__12520" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[40]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[40]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WDATA[1]" }
	terminal	{ cell: "LUT__12475" port: "in[2]" }
	terminal	{ cell: "LUT__12526" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[41]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[41]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WDATA[2]" }
	terminal	{ cell: "LUT__12478" port: "in[2]" }
	terminal	{ cell: "LUT__12529" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[42]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[42]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WDATA[3]" }
	terminal	{ cell: "LUT__12481" port: "in[2]" }
	terminal	{ cell: "LUT__12532" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[43]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[43]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WDATA[4]" }
	terminal	{ cell: "LUT__12484" port: "in[2]" }
	terminal	{ cell: "LUT__12535" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[44]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[44]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WDATA[0]" }
	terminal	{ cell: "LUT__12487" port: "in[2]" }
	terminal	{ cell: "LUT__12538" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[45]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[45]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WDATA[1]" }
	terminal	{ cell: "LUT__12490" port: "in[2]" }
	terminal	{ cell: "LUT__12541" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[46]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[46]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WDATA[2]" }
	terminal	{ cell: "LUT__12493" port: "in[2]" }
	terminal	{ cell: "LUT__12544" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[47]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[47]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WDATA[3]" }
	terminal	{ cell: "LUT__12496" port: "in[2]" }
	terminal	{ cell: "LUT__12547" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[48]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[48]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WDATA[4]" }
	terminal	{ cell: "LUT__12500" port: "in[1]" }
	terminal	{ cell: "LUT__12551" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[49]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[49]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WDATA[0]" }
	terminal	{ cell: "LUT__12503" port: "in[1]" }
	terminal	{ cell: "LUT__12552" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[50]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[50]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WDATA[1]" }
	terminal	{ cell: "LUT__12506" port: "in[1]" }
	terminal	{ cell: "LUT__12553" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[51]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[51]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WDATA[2]" }
	terminal	{ cell: "LUT__12509" port: "in[1]" }
	terminal	{ cell: "LUT__12554" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[52]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[52]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WDATA[3]" }
	terminal	{ cell: "LUT__12512" port: "in[1]" }
	terminal	{ cell: "LUT__12557" port: "in[1]" }
	terminal	{ cell: "LUT__12559" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[53]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[53]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WDATA[4]" }
	terminal	{ cell: "LUT__12515" port: "in[1]" }
	terminal	{ cell: "LUT__12561" port: "in[1]" }
	terminal	{ cell: "LUT__12563" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[54]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[54]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WDATA[0]" }
	terminal	{ cell: "LUT__12518" port: "in[1]" }
	terminal	{ cell: "LUT__12565" port: "in[1]" }
	terminal	{ cell: "LUT__12567" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[55]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[55]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WDATA[1]" }
	terminal	{ cell: "LUT__12521" port: "in[1]" }
	terminal	{ cell: "LUT__12568" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[56]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[56]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WDATA[2]" }
	terminal	{ cell: "LUT__12525" port: "in[2]" }
	terminal	{ cell: "LUT__12569" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[57]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[57]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WDATA[3]" }
	terminal	{ cell: "LUT__12528" port: "in[2]" }
	terminal	{ cell: "LUT__12570" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[58]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[58]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WDATA[4]" }
	terminal	{ cell: "LUT__12531" port: "in[2]" }
	terminal	{ cell: "LUT__12571" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[59]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[59]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WDATA[0]" }
	terminal	{ cell: "LUT__12534" port: "in[2]" }
	terminal	{ cell: "LUT__12572" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[60]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[60]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WDATA[1]" }
	terminal	{ cell: "LUT__12537" port: "in[2]" }
	terminal	{ cell: "LUT__12573" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[61]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[61]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WDATA[2]" }
	terminal	{ cell: "LUT__12540" port: "in[2]" }
	terminal	{ cell: "LUT__12574" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[62]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[62]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WDATA[3]" }
	terminal	{ cell: "LUT__12543" port: "in[2]" }
	terminal	{ cell: "LUT__12575" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[63]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[63]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WDATA[4]" }
	terminal	{ cell: "LUT__12546" port: "in[2]" }
	terminal	{ cell: "LUT__12576" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12631" port: "in[0]" }
	terminal	{ cell: "LUT__12640" port: "in[1]" }
	terminal	{ cell: "LUT__12678" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12638" port: "in[0]" }
	terminal	{ cell: "LUT__12647" port: "in[0]" }
	terminal	{ cell: "LUT__12680" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__12633" port: "in[1]" }
	terminal	{ cell: "LUT__12642" port: "in[0]" }
	terminal	{ cell: "LUT__12681" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__12635" port: "in[0]" }
	terminal	{ cell: "LUT__12636" port: "in[0]" }
	terminal	{ cell: "LUT__12682" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__12636" port: "in[1]" }
	terminal	{ cell: "LUT__12646" port: "in[0]" }
	terminal	{ cell: "LUT__12683" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__12634" port: "in[0]" }
	terminal	{ cell: "LUT__12651" port: "in[0]" }
	terminal	{ cell: "LUT__12672" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__12636" port: "in[2]" }
	terminal	{ cell: "LUT__12643" port: "in[0]" }
	terminal	{ cell: "LUT__12675" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__12631" port: "in[1]" }
	terminal	{ cell: "LUT__12651" port: "in[1]" }
	terminal	{ cell: "LUT__12670" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__12643" port: "in[1]" }
	terminal	{ cell: "LUT__12647" port: "in[1]" }
	terminal	{ cell: "LUT__12651" port: "in[2]" }
	terminal	{ cell: "LUT__12685" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__12629" port: "in[0]" }
	terminal	{ cell: "LUT__12640" port: "in[2]" }
	terminal	{ cell: "LUT__12687" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__12639" port: "in[0]" }
	terminal	{ cell: "LUT__12645" port: "in[0]" }
	terminal	{ cell: "LUT__12654" port: "in[0]" }
	terminal	{ cell: "LUT__12688" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__12629" port: "in[1]" }
	terminal	{ cell: "LUT__12645" port: "in[1]" }
	terminal	{ cell: "LUT__12689" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__12637" port: "in[0]" }
	terminal	{ cell: "LUT__12691" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__12629" port: "in[2]" }
	terminal	{ cell: "LUT__12643" port: "in[2]" }
	terminal	{ cell: "LUT__12692" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__12643" port: "in[3]" }
	terminal	{ cell: "LUT__12645" port: "in[2]" }
	terminal	{ cell: "LUT__12654" port: "in[1]" }
	terminal	{ cell: "LUT__12693" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[1]~FF" port: "D" }
	terminal	{ cell: "LUT__12577" port: "in[1]" }
	terminal	{ cell: "LUT__12579" port: "in[1]" }
	terminal	{ cell: "LUT__12580" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[2]~FF" port: "D" }
	terminal	{ cell: "LUT__12581" port: "in[1]" }
	terminal	{ cell: "LUT__12583" port: "in[1]" }
	terminal	{ cell: "LUT__12584" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[3]~FF" port: "D" }
	terminal	{ cell: "LUT__12585" port: "in[1]" }
	terminal	{ cell: "LUT__12587" port: "in[1]" }
	terminal	{ cell: "LUT__12588" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[4]~FF" port: "D" }
	terminal	{ cell: "LUT__12589" port: "in[1]" }
	terminal	{ cell: "LUT__12591" port: "in[1]" }
	terminal	{ cell: "LUT__12592" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[5]~FF" port: "D" }
	terminal	{ cell: "LUT__12593" port: "in[1]" }
	terminal	{ cell: "LUT__12595" port: "in[1]" }
	terminal	{ cell: "LUT__12596" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[6]~FF" port: "D" }
	terminal	{ cell: "LUT__12597" port: "in[1]" }
	terminal	{ cell: "LUT__12599" port: "in[1]" }
	terminal	{ cell: "LUT__12600" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[7]~FF" port: "D" }
	terminal	{ cell: "LUT__12601" port: "in[1]" }
	terminal	{ cell: "LUT__12603" port: "in[1]" }
	terminal	{ cell: "LUT__12604" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[8]~FF" port: "D" }
	terminal	{ cell: "LUT__12309" port: "in[0]" }
	terminal	{ cell: "LUT__12313" port: "in[0]" }
	terminal	{ cell: "LUT__12605" port: "in[0]" }
	terminal	{ cell: "LUT__12606" port: "in[1]" }
	terminal	{ cell: "LUT__12607" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[9]~FF" port: "D" }
	terminal	{ cell: "LUT__12577" port: "in[0]" }
	terminal	{ cell: "LUT__12579" port: "in[0]" }
	terminal	{ cell: "LUT__12608" port: "in[0]" }
	terminal	{ cell: "LUT__12609" port: "in[1]" }
	terminal	{ cell: "LUT__12610" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[10]~FF" port: "D" }
	terminal	{ cell: "LUT__12581" port: "in[0]" }
	terminal	{ cell: "LUT__12583" port: "in[0]" }
	terminal	{ cell: "LUT__12611" port: "in[0]" }
	terminal	{ cell: "LUT__12612" port: "in[1]" }
	terminal	{ cell: "LUT__12613" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[11]~FF" port: "D" }
	terminal	{ cell: "LUT__12585" port: "in[0]" }
	terminal	{ cell: "LUT__12587" port: "in[0]" }
	terminal	{ cell: "LUT__12614" port: "in[0]" }
	terminal	{ cell: "LUT__12615" port: "in[1]" }
	terminal	{ cell: "LUT__12616" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[12]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[12]~FF" port: "D" }
	terminal	{ cell: "LUT__12589" port: "in[0]" }
	terminal	{ cell: "LUT__12591" port: "in[0]" }
	terminal	{ cell: "LUT__12617" port: "in[0]" }
	terminal	{ cell: "LUT__12618" port: "in[1]" }
	terminal	{ cell: "LUT__12619" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[13]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[13]~FF" port: "D" }
	terminal	{ cell: "LUT__12593" port: "in[0]" }
	terminal	{ cell: "LUT__12595" port: "in[0]" }
	terminal	{ cell: "LUT__12620" port: "in[0]" }
	terminal	{ cell: "LUT__12621" port: "in[1]" }
	terminal	{ cell: "LUT__12622" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[14]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[14]~FF" port: "D" }
	terminal	{ cell: "LUT__12597" port: "in[0]" }
	terminal	{ cell: "LUT__12599" port: "in[0]" }
	terminal	{ cell: "LUT__12623" port: "in[0]" }
	terminal	{ cell: "LUT__12624" port: "in[1]" }
	terminal	{ cell: "LUT__12625" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[15]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[15]~FF" port: "D" }
	terminal	{ cell: "LUT__12601" port: "in[0]" }
	terminal	{ cell: "LUT__12603" port: "in[0]" }
	terminal	{ cell: "LUT__12626" port: "in[0]" }
	terminal	{ cell: "LUT__12627" port: "in[1]" }
	terminal	{ cell: "LUT__12628" port: "in[1]" }
 }
net {
	name: "wMipiRxOutDatatype[0]"
	terminal	{ cell: "wMipiRxOutDatatype[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clka_2~FF" port: "D" }
	terminal	{ cell: "LUT__12196" port: "in[3]" }
	terminal	{ cell: "LUT__12197" port: "in[0]" }
	terminal	{ cell: "LUT__12199" port: "in[2]" }
	terminal	{ cell: "LUT__12200" port: "in[0]" }
	terminal	{ cell: "LUT__12209" port: "in[0]" }
	terminal	{ cell: "LUT__12217" port: "in[0]" }
	terminal	{ cell: "LUT__12219" port: "in[0]" }
	terminal	{ cell: "LUT__12225" port: "in[2]" }
	terminal	{ cell: "LUT__12233" port: "in[0]" }
	terminal	{ cell: "LUT__12237" port: "in[2]" }
	terminal	{ cell: "LUT__12245" port: "in[0]" }
	terminal	{ cell: "LUT__12250" port: "in[2]" }
	terminal	{ cell: "LUT__12258" port: "in[0]" }
	terminal	{ cell: "LUT__12262" port: "in[2]" }
	terminal	{ cell: "LUT__12270" port: "in[0]" }
	terminal	{ cell: "LUT__12272" port: "in[0]" }
	terminal	{ cell: "LUT__12279" port: "in[0]" }
	terminal	{ cell: "LUT__12282" port: "in[1]" }
	terminal	{ cell: "LUT__12284" port: "in[0]" }
	terminal	{ cell: "LUT__12300" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/vc[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/vc[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][0]~FF" port: "D" }
	terminal	{ cell: "LUT__12210" port: "in[0]" }
	terminal	{ cell: "LUT__12215" port: "in[1]" }
	terminal	{ cell: "LUT__12216" port: "in[0]" }
	terminal	{ cell: "LUT__12218" port: "in[0]" }
	terminal	{ cell: "LUT__12246" port: "in[1]" }
	terminal	{ cell: "LUT__12273" port: "in[0]" }
	terminal	{ cell: "LUT__12274" port: "in[1]" }
	terminal	{ cell: "LUT__12275" port: "in[0]" }
	terminal	{ cell: "LUT__12276" port: "in[0]" }
	terminal	{ cell: "LUT__12376" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/vc[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/vc[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][1]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12210" port: "in[1]" }
	terminal	{ cell: "LUT__12215" port: "in[0]" }
	terminal	{ cell: "LUT__12216" port: "in[1]" }
	terminal	{ cell: "LUT__12218" port: "in[1]" }
	terminal	{ cell: "LUT__12246" port: "in[0]" }
	terminal	{ cell: "LUT__12273" port: "in[1]" }
	terminal	{ cell: "LUT__12274" port: "in[0]" }
	terminal	{ cell: "LUT__12275" port: "in[1]" }
	terminal	{ cell: "LUT__12276" port: "in[1]" }
	terminal	{ cell: "LUT__12376" port: "in[1]" }
 }
net {
	name: "wMipiRxOutDatatype[1]"
	terminal	{ cell: "wMipiRxOutDatatype[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clka_2~FF" port: "D" }
	terminal	{ cell: "LUT__12175" port: "in[0]" }
	terminal	{ cell: "LUT__12177" port: "in[1]" }
	terminal	{ cell: "LUT__12196" port: "in[0]" }
	terminal	{ cell: "LUT__12197" port: "in[2]" }
	terminal	{ cell: "LUT__12199" port: "in[1]" }
	terminal	{ cell: "LUT__12200" port: "in[1]" }
	terminal	{ cell: "LUT__12208" port: "in[0]" }
	terminal	{ cell: "LUT__12271" port: "in[1]" }
	terminal	{ cell: "LUT__12279" port: "in[1]" }
	terminal	{ cell: "LUT__12282" port: "in[0]" }
	terminal	{ cell: "LUT__12284" port: "in[1]" }
 }
net {
	name: "wMipiRxOutDatatype[2]"
	terminal	{ cell: "wMipiRxOutDatatype[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clka_2~FF" port: "D" }
	terminal	{ cell: "LUT__12176" port: "in[1]" }
	terminal	{ cell: "LUT__12198" port: "in[3]" }
	terminal	{ cell: "LUT__12199" port: "in[0]" }
	terminal	{ cell: "LUT__12207" port: "in[0]" }
	terminal	{ cell: "LUT__12281" port: "in[0]" }
	terminal	{ cell: "LUT__12283" port: "in[0]" }
	terminal	{ cell: "LUT__12285" port: "in[0]" }
	terminal	{ cell: "LUT__12286" port: "in[0]" }
	terminal	{ cell: "LUT__12287" port: "in[1]" }
	terminal	{ cell: "LUT__12288" port: "in[1]" }
	terminal	{ cell: "LUT__12289" port: "in[2]" }
	terminal	{ cell: "LUT__12294" port: "in[1]" }
	terminal	{ cell: "LUT__12296" port: "in[0]" }
	terminal	{ cell: "LUT__12297" port: "in[0]" }
	terminal	{ cell: "LUT__12298" port: "in[0]" }
	terminal	{ cell: "LUT__12303" port: "in[2]" }
	terminal	{ cell: "LUT__12304" port: "in[0]" }
 }
net {
	name: "wMipiRxOutDatatype[3]"
	terminal	{ cell: "wMipiRxOutDatatype[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clka_2~FF" port: "D" }
	terminal	{ cell: "LUT__12174" port: "in[1]" }
	terminal	{ cell: "LUT__12176" port: "in[0]" }
	terminal	{ cell: "LUT__12177" port: "in[0]" }
	terminal	{ cell: "LUT__12198" port: "in[0]" }
	terminal	{ cell: "LUT__12201" port: "in[3]" }
	terminal	{ cell: "LUT__12207" port: "in[1]" }
	terminal	{ cell: "LUT__12278" port: "in[0]" }
	terminal	{ cell: "LUT__12294" port: "in[0]" }
	terminal	{ cell: "LUT__12301" port: "in[0]" }
	terminal	{ cell: "LUT__12302" port: "in[0]" }
 }
net {
	name: "wMipiRxOutDatatype[4]"
	terminal	{ cell: "wMipiRxOutDatatype[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clka_2~FF" port: "D" }
	terminal	{ cell: "LUT__12173" port: "in[1]" }
	terminal	{ cell: "LUT__12177" port: "in[2]" }
	terminal	{ cell: "LUT__12196" port: "in[1]" }
	terminal	{ cell: "LUT__12197" port: "in[1]" }
	terminal	{ cell: "LUT__12201" port: "in[2]" }
	terminal	{ cell: "LUT__12207" port: "in[2]" }
	terminal	{ cell: "LUT__12277" port: "in[0]" }
 }
net {
	name: "wMipiRxOutDatatype[5]"
	terminal	{ cell: "wMipiRxOutDatatype[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clka_2~FF" port: "D" }
	terminal	{ cell: "LUT__12174" port: "in[0]" }
	terminal	{ cell: "LUT__12176" port: "in[2]" }
	terminal	{ cell: "LUT__12196" port: "in[2]" }
	terminal	{ cell: "LUT__12199" port: "in[3]" }
	terminal	{ cell: "LUT__12208" port: "in[1]" }
	terminal	{ cell: "LUT__12271" port: "in[0]" }
	terminal	{ cell: "LUT__12277" port: "in[2]" }
	terminal	{ cell: "LUT__12290" port: "in[1]" }
	terminal	{ cell: "LUT__12301" port: "in[2]" }
	terminal	{ cell: "LUT__12302" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[12]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[13]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[14]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[15]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12333" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12331" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__12330" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__12330" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__12332" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__12332" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__12329" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__12326" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__12324" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__12324" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__12325" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__12325" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__12327" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__12327" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__12326" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__12321" port: "in[0]" }
	terminal	{ cell: "LUT__12704" port: "in[0]" }
	terminal	{ cell: "LUT__12708" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__12708" port: "in[1]" }
	terminal	{ cell: "LUT__12711" port: "in[0]" }
	terminal	{ cell: "LUT__12715" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__12715" port: "in[1]" }
	terminal	{ cell: "LUT__12719" port: "in[0]" }
	terminal	{ cell: "LUT__12721" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/crc16_en_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/crc16_en_r~FF" port: "Q" }
	terminal	{ cell: "LUT__12322" port: "in[3]" }
	terminal	{ cell: "LUT__12709" port: "in[3]" }
	terminal	{ cell: "LUT__12716" port: "in[3]" }
	terminal	{ cell: "LUT__12724" port: "in[2]" }
	terminal	{ cell: "LUT__12728" port: "in[3]" }
	terminal	{ cell: "LUT__12732" port: "in[3]" }
	terminal	{ cell: "LUT__12736" port: "in[3]" }
	terminal	{ cell: "LUT__12740" port: "in[3]" }
	terminal	{ cell: "LUT__12745" port: "in[3]" }
	terminal	{ cell: "LUT__12749" port: "in[3]" }
	terminal	{ cell: "LUT__12753" port: "in[3]" }
	terminal	{ cell: "LUT__12755" port: "in[3]" }
	terminal	{ cell: "LUT__12757" port: "in[2]" }
	terminal	{ cell: "LUT__12759" port: "in[2]" }
	terminal	{ cell: "LUT__12761" port: "in[2]" }
	terminal	{ cell: "LUT__12763" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/crc8_en_r"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/crc8_en_r~FF" port: "Q" }
	terminal	{ cell: "LUT__12319" port: "in[3]" }
	terminal	{ cell: "LUT__12706" port: "in[3]" }
	terminal	{ cell: "LUT__12713" port: "in[3]" }
	terminal	{ cell: "LUT__12723" port: "in[3]" }
	terminal	{ cell: "LUT__12726" port: "in[3]" }
	terminal	{ cell: "LUT__12730" port: "in[3]" }
	terminal	{ cell: "LUT__12734" port: "in[3]" }
	terminal	{ cell: "LUT__12738" port: "in[3]" }
	terminal	{ cell: "LUT__12742" port: "in[3]" }
	terminal	{ cell: "LUT__12747" port: "in[3]" }
	terminal	{ cell: "LUT__12751" port: "in[3]" }
	terminal	{ cell: "LUT__12754" port: "in[3]" }
	terminal	{ cell: "LUT__12756" port: "in[3]" }
	terminal	{ cell: "LUT__12758" port: "in[3]" }
	terminal	{ cell: "LUT__12760" port: "in[3]" }
	terminal	{ cell: "LUT__12762" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__12317" port: "in[0]" }
	terminal	{ cell: "LUT__12718" port: "in[0]" }
	terminal	{ cell: "LUT__12722" port: "in[0]" }
	terminal	{ cell: "LUT__12741" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__12704" port: "in[1]" }
	terminal	{ cell: "LUT__12725" port: "in[0]" }
	terminal	{ cell: "LUT__12739" port: "in[0]" }
	terminal	{ cell: "LUT__12746" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__12710" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__12720" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__12317" port: "in[1]" }
	terminal	{ cell: "LUT__12321" port: "in[1]" }
	terminal	{ cell: "LUT__12752" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12717" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12717" port: "in[1]" }
	terminal	{ cell: "LUT__12737" port: "in[0]" }
	terminal	{ cell: "LUT__12762" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12714" port: "in[0]" }
	terminal	{ cell: "LUT__12748" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12707" port: "in[0]" }
	terminal	{ cell: "LUT__12743" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__12320" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__12717" port: "in[2]" }
	terminal	{ cell: "LUT__12735" port: "in[0]" }
	terminal	{ cell: "LUT__12755" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__12714" port: "in[1]" }
	terminal	{ cell: "LUT__12731" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__12707" port: "in[1]" }
	terminal	{ cell: "LUT__12727" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__12320" port: "in[1]" }
	terminal	{ cell: "LUT__12719" port: "in[1]" }
	terminal	{ cell: "LUT__12744" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12714" port: "in[2]" }
	terminal	{ cell: "LUT__12733" port: "in[0]" }
	terminal	{ cell: "LUT__12760" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12707" port: "in[2]" }
	terminal	{ cell: "LUT__12729" port: "in[0]" }
	terminal	{ cell: "LUT__12758" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__12320" port: "in[2]" }
	terminal	{ cell: "LUT__12725" port: "in[1]" }
	terminal	{ cell: "LUT__12756" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__12717" port: "in[3]" }
	terminal	{ cell: "LUT__12722" port: "in[1]" }
	terminal	{ cell: "LUT__12754" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__12712" port: "in[0]" }
	terminal	{ cell: "LUT__12714" port: "in[3]" }
	terminal	{ cell: "LUT__12751" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__12705" port: "in[0]" }
	terminal	{ cell: "LUT__12707" port: "in[3]" }
	terminal	{ cell: "LUT__12747" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__12318" port: "in[0]" }
	terminal	{ cell: "LUT__12320" port: "in[3]" }
	terminal	{ cell: "LUT__12718" port: "in[1]" }
	terminal	{ cell: "LUT__12742" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__12715" port: "in[2]" }
	terminal	{ cell: "LUT__12718" port: "in[2]" }
	terminal	{ cell: "LUT__12721" port: "in[1]" }
	terminal	{ cell: "LUT__12738" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__12708" port: "in[2]" }
	terminal	{ cell: "LUT__12711" port: "in[1]" }
	terminal	{ cell: "LUT__12715" port: "in[3]" }
	terminal	{ cell: "LUT__12734" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__12321" port: "in[2]" }
	terminal	{ cell: "LUT__12704" port: "in[2]" }
	terminal	{ cell: "LUT__12708" port: "in[3]" }
	terminal	{ cell: "LUT__12730" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__12317" port: "in[2]" }
	terminal	{ cell: "LUT__12321" port: "in[3]" }
	terminal	{ cell: "LUT__12726" port: "in[0]" }
	terminal	{ cell: "LUT__12752" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__12720" port: "in[1]" }
	terminal	{ cell: "LUT__12723" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__12710" port: "in[1]" }
	terminal	{ cell: "LUT__12713" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__12704" port: "in[3]" }
	terminal	{ cell: "LUT__12706" port: "in[0]" }
	terminal	{ cell: "LUT__12725" port: "in[2]" }
	terminal	{ cell: "LUT__12739" port: "in[1]" }
	terminal	{ cell: "LUT__12746" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__12317" port: "in[3]" }
	terminal	{ cell: "LUT__12319" port: "in[0]" }
	terminal	{ cell: "LUT__12718" port: "in[3]" }
	terminal	{ cell: "LUT__12722" port: "in[2]" }
	terminal	{ cell: "LUT__12741" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12329" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12333" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12331" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__12330" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__12330" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__12332" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__12332" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__12329" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__12326" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__12324" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__12324" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__12325" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__12325" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__12327" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__12327" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__12326" port: "in[3]" }
 }
net {
	name: "n1681"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i2" port: "O" }
	terminal	{ cell: "LUT__12117" port: "in[0]" }
 }
net {
	name: "n1682"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i3" port: "CI" }
 }
net {
	name: "n1683"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "O" }
	terminal	{ cell: "LUT__12117" port: "in[1]" }
 }
net {
	name: "n1684"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i2" port: "CI" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12126" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[1]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i5" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "I0" }
	terminal	{ cell: "LUT__12120" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WADDR[8]" }
	terminal	{ cell: "LUT__12125" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WADDR[1]" }
	terminal	{ cell: "LUT__12122" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WADDR[0]" }
	terminal	{ cell: "LUT__12121" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12111" port: "in[2]" }
	terminal	{ cell: "LUT__12113" port: "in[0]" }
	terminal	{ cell: "LUT__12119" port: "in[1]" }
	terminal	{ cell: "LUT__12120" port: "in[2]" }
	terminal	{ cell: "LUT__12121" port: "in[2]" }
	terminal	{ cell: "LUT__12122" port: "in[2]" }
	terminal	{ cell: "LUT__12124" port: "in[2]" }
	terminal	{ cell: "LUT__12125" port: "in[2]" }
	terminal	{ cell: "LUT__12188" port: "in[1]" }
	terminal	{ cell: "LUT__12766" port: "in[1]" }
 }
net {
	name: "n1692"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[1]~FF" port: "D" }
 }
net {
	name: "n1693"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WADDR[9]" }
	terminal	{ cell: "LUT__12124" port: "in[3]" }
 }
net {
	name: "n1695"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[1]~FF" port: "D" }
 }
net {
	name: "n1696"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RADDR[8]" }
	terminal	{ cell: "LUT__12125" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12125" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RADDR[9]" }
	terminal	{ cell: "LUT__12124" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RADDR[0]" }
	terminal	{ cell: "LUT__12121" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RADDR[1]" }
	terminal	{ cell: "LUT__12122" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i5" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "I1" }
	terminal	{ cell: "LUT__12120" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12124" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12121" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__12122" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__12120" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12777" port: "in[2]" }
 }
net {
	name: "n1718"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i2" port: "O" }
	terminal	{ cell: "LUT__12767" port: "in[0]" }
 }
net {
	name: "n1719"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i3" port: "CI" }
 }
net {
	name: "n1720"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "O" }
	terminal	{ cell: "LUT__12767" port: "in[1]" }
 }
net {
	name: "n1721"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i2" port: "CI" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[1]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/waddr_cntr[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i5" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "I0" }
	terminal	{ cell: "LUT__12770" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WADDR[8]" }
	terminal	{ cell: "LUT__12771" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WADDR[1]" }
	terminal	{ cell: "LUT__12772" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WADDR[0]" }
	terminal	{ cell: "LUT__12774" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12111" port: "in[0]" }
	terminal	{ cell: "LUT__12113" port: "in[1]" }
	terminal	{ cell: "LUT__12188" port: "in[0]" }
	terminal	{ cell: "LUT__12769" port: "in[1]" }
	terminal	{ cell: "LUT__12770" port: "in[2]" }
	terminal	{ cell: "LUT__12771" port: "in[2]" }
	terminal	{ cell: "LUT__12772" port: "in[2]" }
	terminal	{ cell: "LUT__12773" port: "in[2]" }
	terminal	{ cell: "LUT__12774" port: "in[2]" }
	terminal	{ cell: "LUT__12782" port: "in[1]" }
 }
net {
	name: "n1728"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[1]~FF" port: "D" }
 }
net {
	name: "n1729"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WADDR[9]" }
	terminal	{ cell: "LUT__12773" port: "in[3]" }
 }
net {
	name: "n1731"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[1]~FF" port: "D" }
 }
net {
	name: "n1732"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RADDR[8]" }
	terminal	{ cell: "LUT__12771" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12771" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RADDR[9]" }
	terminal	{ cell: "LUT__12773" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RADDR[0]" }
	terminal	{ cell: "LUT__12774" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RADDR[1]" }
	terminal	{ cell: "LUT__12772" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i5" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "I1" }
	terminal	{ cell: "LUT__12770" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12773" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12774" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__12772" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__12770" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/start_fifo_read"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/start_fifo_read~FF" port: "Q" }
	terminal	{ cell: "LUT__12828" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/hsync_int"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/hsync_int~FF" port: "Q" }
	terminal	{ cell: "LUT__12059" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/prog_empty_o_reg"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/prog_empty_o_reg~FF" port: "Q" }
	terminal	{ cell: "LUT__12789" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_reg"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_reg~FF" port: "Q" }
	terminal	{ cell: "LUT__12800" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW6_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW6_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__12052" port: "in[0]" }
	terminal	{ cell: "LUT__12815" port: "in[0]" }
	terminal	{ cell: "LUT__12824" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW7_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW7_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__12053" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW8_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW8_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__12056" port: "in[0]" }
	terminal	{ cell: "LUT__12818" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW10_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW10_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__12055" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW12_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW12_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__12052" port: "in[1]" }
	terminal	{ cell: "LUT__12816" port: "in[0]" }
	terminal	{ cell: "LUT__12822" port: "in[1]" }
	terminal	{ cell: "LUT__13260" port: "in[2]" }
	terminal	{ cell: "LUT__13261" port: "in[2]" }
	terminal	{ cell: "LUT__13263" port: "in[2]" }
	terminal	{ cell: "LUT__13265" port: "in[2]" }
	terminal	{ cell: "LUT__13268" port: "in[2]" }
	terminal	{ cell: "LUT__13269" port: "in[2]" }
	terminal	{ cell: "LUT__13270" port: "in[2]" }
	terminal	{ cell: "LUT__13271" port: "in[2]" }
	terminal	{ cell: "LUT__13273" port: "in[2]" }
	terminal	{ cell: "LUT__13274" port: "in[2]" }
	terminal	{ cell: "LUT__13275" port: "in[2]" }
	terminal	{ cell: "LUT__13276" port: "in[2]" }
	terminal	{ cell: "LUT__13278" port: "in[2]" }
	terminal	{ cell: "LUT__13279" port: "in[2]" }
	terminal	{ cell: "LUT__13280" port: "in[2]" }
	terminal	{ cell: "LUT__13281" port: "in[2]" }
	terminal	{ cell: "LUT__13283" port: "in[2]" }
	terminal	{ cell: "LUT__13284" port: "in[2]" }
	terminal	{ cell: "LUT__13285" port: "in[2]" }
	terminal	{ cell: "LUT__13286" port: "in[2]" }
	terminal	{ cell: "LUT__13288" port: "in[2]" }
	terminal	{ cell: "LUT__13289" port: "in[2]" }
	terminal	{ cell: "LUT__13290" port: "in[2]" }
	terminal	{ cell: "LUT__13291" port: "in[2]" }
	terminal	{ cell: "LUT__13293" port: "in[2]" }
	terminal	{ cell: "LUT__13294" port: "in[2]" }
	terminal	{ cell: "LUT__13295" port: "in[2]" }
	terminal	{ cell: "LUT__13296" port: "in[2]" }
	terminal	{ cell: "LUT__13298" port: "in[2]" }
	terminal	{ cell: "LUT__13299" port: "in[2]" }
	terminal	{ cell: "LUT__13300" port: "in[2]" }
	terminal	{ cell: "LUT__13301" port: "in[2]" }
	terminal	{ cell: "LUT__13303" port: "in[2]" }
	terminal	{ cell: "LUT__13304" port: "in[2]" }
	terminal	{ cell: "LUT__13305" port: "in[2]" }
	terminal	{ cell: "LUT__13306" port: "in[2]" }
	terminal	{ cell: "LUT__13308" port: "in[2]" }
	terminal	{ cell: "LUT__13309" port: "in[2]" }
	terminal	{ cell: "LUT__13310" port: "in[2]" }
	terminal	{ cell: "LUT__13311" port: "in[2]" }
	terminal	{ cell: "LUT__13313" port: "in[2]" }
	terminal	{ cell: "LUT__13314" port: "in[2]" }
	terminal	{ cell: "LUT__13315" port: "in[2]" }
	terminal	{ cell: "LUT__13316" port: "in[2]" }
	terminal	{ cell: "LUT__13318" port: "in[2]" }
	terminal	{ cell: "LUT__13319" port: "in[2]" }
	terminal	{ cell: "LUT__13320" port: "in[2]" }
	terminal	{ cell: "LUT__13321" port: "in[2]" }
	terminal	{ cell: "LUT__13323" port: "in[2]" }
	terminal	{ cell: "LUT__13324" port: "in[2]" }
	terminal	{ cell: "LUT__13325" port: "in[2]" }
	terminal	{ cell: "LUT__13326" port: "in[2]" }
	terminal	{ cell: "LUT__13328" port: "in[2]" }
	terminal	{ cell: "LUT__13329" port: "in[2]" }
	terminal	{ cell: "LUT__13330" port: "in[2]" }
	terminal	{ cell: "LUT__13331" port: "in[2]" }
	terminal	{ cell: "LUT__13333" port: "in[2]" }
	terminal	{ cell: "LUT__13334" port: "in[2]" }
	terminal	{ cell: "LUT__13335" port: "in[2]" }
	terminal	{ cell: "LUT__13336" port: "in[2]" }
	terminal	{ cell: "LUT__13338" port: "in[2]" }
	terminal	{ cell: "LUT__13339" port: "in[2]" }
	terminal	{ cell: "LUT__13340" port: "in[2]" }
	terminal	{ cell: "LUT__13341" port: "in[2]" }
	terminal	{ cell: "LUT__13343" port: "in[2]" }
	terminal	{ cell: "LUT__13344" port: "in[2]" }
	terminal	{ cell: "LUT__13345" port: "in[2]" }
	terminal	{ cell: "LUT__13346" port: "in[2]" }
	terminal	{ cell: "LUT__13348" port: "in[2]" }
	terminal	{ cell: "LUT__13349" port: "in[2]" }
	terminal	{ cell: "LUT__13350" port: "in[2]" }
	terminal	{ cell: "LUT__13351" port: "in[2]" }
	terminal	{ cell: "LUT__13353" port: "in[2]" }
	terminal	{ cell: "LUT__13354" port: "in[2]" }
	terminal	{ cell: "LUT__13355" port: "in[2]" }
	terminal	{ cell: "LUT__13356" port: "in[2]" }
	terminal	{ cell: "LUT__13358" port: "in[2]" }
	terminal	{ cell: "LUT__13359" port: "in[2]" }
	terminal	{ cell: "LUT__13360" port: "in[2]" }
	terminal	{ cell: "LUT__13361" port: "in[2]" }
	terminal	{ cell: "LUT__13363" port: "in[2]" }
	terminal	{ cell: "LUT__13364" port: "in[2]" }
	terminal	{ cell: "LUT__13365" port: "in[2]" }
	terminal	{ cell: "LUT__13366" port: "in[2]" }
	terminal	{ cell: "LUT__13368" port: "in[2]" }
	terminal	{ cell: "LUT__13369" port: "in[2]" }
	terminal	{ cell: "LUT__13370" port: "in[2]" }
	terminal	{ cell: "LUT__13371" port: "in[2]" }
	terminal	{ cell: "LUT__13373" port: "in[2]" }
	terminal	{ cell: "LUT__13374" port: "in[2]" }
	terminal	{ cell: "LUT__13375" port: "in[2]" }
	terminal	{ cell: "LUT__13376" port: "in[2]" }
	terminal	{ cell: "LUT__13378" port: "in[2]" }
	terminal	{ cell: "LUT__13379" port: "in[2]" }
	terminal	{ cell: "LUT__13380" port: "in[2]" }
	terminal	{ cell: "LUT__13381" port: "in[2]" }
	terminal	{ cell: "LUT__13383" port: "in[2]" }
	terminal	{ cell: "LUT__13384" port: "in[2]" }
	terminal	{ cell: "LUT__13385" port: "in[2]" }
	terminal	{ cell: "LUT__13386" port: "in[2]" }
	terminal	{ cell: "LUT__13388" port: "in[2]" }
	terminal	{ cell: "LUT__13389" port: "in[2]" }
	terminal	{ cell: "LUT__13390" port: "in[2]" }
	terminal	{ cell: "LUT__13391" port: "in[2]" }
	terminal	{ cell: "LUT__13393" port: "in[2]" }
	terminal	{ cell: "LUT__13394" port: "in[2]" }
	terminal	{ cell: "LUT__13395" port: "in[2]" }
	terminal	{ cell: "LUT__13396" port: "in[2]" }
	terminal	{ cell: "LUT__13398" port: "in[2]" }
	terminal	{ cell: "LUT__13399" port: "in[2]" }
	terminal	{ cell: "LUT__13400" port: "in[2]" }
	terminal	{ cell: "LUT__13401" port: "in[2]" }
	terminal	{ cell: "LUT__13403" port: "in[2]" }
	terminal	{ cell: "LUT__13404" port: "in[2]" }
	terminal	{ cell: "LUT__13405" port: "in[2]" }
	terminal	{ cell: "LUT__13406" port: "in[2]" }
	terminal	{ cell: "LUT__13408" port: "in[2]" }
	terminal	{ cell: "LUT__13409" port: "in[2]" }
	terminal	{ cell: "LUT__13410" port: "in[2]" }
	terminal	{ cell: "LUT__13411" port: "in[2]" }
	terminal	{ cell: "LUT__13413" port: "in[2]" }
	terminal	{ cell: "LUT__13414" port: "in[2]" }
	terminal	{ cell: "LUT__13415" port: "in[2]" }
	terminal	{ cell: "LUT__13416" port: "in[2]" }
	terminal	{ cell: "LUT__13418" port: "in[2]" }
	terminal	{ cell: "LUT__13419" port: "in[2]" }
	terminal	{ cell: "LUT__13420" port: "in[2]" }
	terminal	{ cell: "LUT__13421" port: "in[2]" }
	terminal	{ cell: "LUT__13423" port: "in[2]" }
	terminal	{ cell: "LUT__13424" port: "in[2]" }
	terminal	{ cell: "LUT__13425" port: "in[2]" }
	terminal	{ cell: "LUT__13426" port: "in[2]" }
	terminal	{ cell: "LUT__13428" port: "in[2]" }
	terminal	{ cell: "LUT__13429" port: "in[2]" }
	terminal	{ cell: "LUT__13430" port: "in[2]" }
	terminal	{ cell: "LUT__13431" port: "in[2]" }
	terminal	{ cell: "LUT__13433" port: "in[2]" }
	terminal	{ cell: "LUT__13434" port: "in[2]" }
	terminal	{ cell: "LUT__13435" port: "in[2]" }
	terminal	{ cell: "LUT__13436" port: "in[2]" }
	terminal	{ cell: "LUT__13438" port: "in[2]" }
	terminal	{ cell: "LUT__13439" port: "in[2]" }
	terminal	{ cell: "LUT__13440" port: "in[2]" }
	terminal	{ cell: "LUT__13441" port: "in[2]" }
	terminal	{ cell: "LUT__13443" port: "in[2]" }
	terminal	{ cell: "LUT__13444" port: "in[2]" }
	terminal	{ cell: "LUT__13445" port: "in[2]" }
	terminal	{ cell: "LUT__13446" port: "in[2]" }
	terminal	{ cell: "LUT__13448" port: "in[2]" }
	terminal	{ cell: "LUT__13449" port: "in[2]" }
	terminal	{ cell: "LUT__13450" port: "in[2]" }
	terminal	{ cell: "LUT__13451" port: "in[2]" }
	terminal	{ cell: "LUT__13453" port: "in[2]" }
	terminal	{ cell: "LUT__13454" port: "in[2]" }
	terminal	{ cell: "LUT__13455" port: "in[2]" }
	terminal	{ cell: "LUT__13456" port: "in[2]" }
	terminal	{ cell: "LUT__13458" port: "in[2]" }
	terminal	{ cell: "LUT__13459" port: "in[2]" }
	terminal	{ cell: "LUT__13460" port: "in[2]" }
	terminal	{ cell: "LUT__13461" port: "in[2]" }
	terminal	{ cell: "LUT__13463" port: "in[2]" }
	terminal	{ cell: "LUT__13464" port: "in[2]" }
	terminal	{ cell: "LUT__13465" port: "in[2]" }
	terminal	{ cell: "LUT__13466" port: "in[2]" }
	terminal	{ cell: "LUT__13468" port: "in[2]" }
	terminal	{ cell: "LUT__13469" port: "in[2]" }
	terminal	{ cell: "LUT__13470" port: "in[2]" }
	terminal	{ cell: "LUT__13471" port: "in[2]" }
	terminal	{ cell: "LUT__13473" port: "in[2]" }
	terminal	{ cell: "LUT__13474" port: "in[2]" }
	terminal	{ cell: "LUT__13475" port: "in[2]" }
	terminal	{ cell: "LUT__13476" port: "in[2]" }
	terminal	{ cell: "LUT__13478" port: "in[2]" }
	terminal	{ cell: "LUT__13479" port: "in[2]" }
	terminal	{ cell: "LUT__13480" port: "in[2]" }
	terminal	{ cell: "LUT__13481" port: "in[2]" }
	terminal	{ cell: "LUT__13483" port: "in[2]" }
	terminal	{ cell: "LUT__13484" port: "in[2]" }
	terminal	{ cell: "LUT__13485" port: "in[2]" }
	terminal	{ cell: "LUT__13486" port: "in[2]" }
	terminal	{ cell: "LUT__13488" port: "in[2]" }
	terminal	{ cell: "LUT__13489" port: "in[2]" }
	terminal	{ cell: "LUT__13490" port: "in[2]" }
	terminal	{ cell: "LUT__13491" port: "in[2]" }
	terminal	{ cell: "LUT__13493" port: "in[2]" }
	terminal	{ cell: "LUT__13494" port: "in[2]" }
	terminal	{ cell: "LUT__13495" port: "in[2]" }
	terminal	{ cell: "LUT__13496" port: "in[2]" }
	terminal	{ cell: "LUT__13498" port: "in[2]" }
	terminal	{ cell: "LUT__13499" port: "in[2]" }
	terminal	{ cell: "LUT__13500" port: "in[2]" }
	terminal	{ cell: "LUT__13501" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW14_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW14_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__12053" port: "in[1]" }
	terminal	{ cell: "LUT__13508" port: "in[0]" }
	terminal	{ cell: "LUT__13509" port: "in[0]" }
	terminal	{ cell: "LUT__13510" port: "in[0]" }
	terminal	{ cell: "LUT__13512" port: "in[1]" }
	terminal	{ cell: "LUT__13513" port: "in[2]" }
	terminal	{ cell: "LUT__13514" port: "in[2]" }
	terminal	{ cell: "LUT__13518" port: "in[2]" }
	terminal	{ cell: "LUT__13520" port: "in[2]" }
	terminal	{ cell: "LUT__13522" port: "in[2]" }
	terminal	{ cell: "LUT__13523" port: "in[0]" }
	terminal	{ cell: "LUT__13525" port: "in[0]" }
	terminal	{ cell: "LUT__13534" port: "in[2]" }
	terminal	{ cell: "LUT__13535" port: "in[0]" }
	terminal	{ cell: "LUT__13536" port: "in[1]" }
	terminal	{ cell: "LUT__13537" port: "in[2]" }
	terminal	{ cell: "LUT__13538" port: "in[2]" }
	terminal	{ cell: "LUT__13540" port: "in[2]" }
	terminal	{ cell: "LUT__13541" port: "in[2]" }
	terminal	{ cell: "LUT__13542" port: "in[2]" }
	terminal	{ cell: "LUT__13543" port: "in[0]" }
	terminal	{ cell: "LUT__13544" port: "in[0]" }
	terminal	{ cell: "LUT__13547" port: "in[2]" }
	terminal	{ cell: "LUT__13548" port: "in[2]" }
	terminal	{ cell: "LUT__13549" port: "in[2]" }
	terminal	{ cell: "LUT__13550" port: "in[2]" }
	terminal	{ cell: "LUT__13552" port: "in[2]" }
	terminal	{ cell: "LUT__13553" port: "in[0]" }
	terminal	{ cell: "LUT__13554" port: "in[1]" }
	terminal	{ cell: "LUT__13555" port: "in[2]" }
	terminal	{ cell: "LUT__13556" port: "in[2]" }
	terminal	{ cell: "LUT__13559" port: "in[0]" }
	terminal	{ cell: "LUT__13560" port: "in[1]" }
	terminal	{ cell: "LUT__13561" port: "in[2]" }
	terminal	{ cell: "LUT__13562" port: "in[2]" }
	terminal	{ cell: "LUT__13563" port: "in[2]" }
	terminal	{ cell: "LUT__13565" port: "in[0]" }
	terminal	{ cell: "LUT__13566" port: "in[0]" }
	terminal	{ cell: "LUT__13567" port: "in[2]" }
	terminal	{ cell: "LUT__13568" port: "in[2]" }
	terminal	{ cell: "LUT__13569" port: "in[2]" }
	terminal	{ cell: "LUT__13572" port: "in[2]" }
	terminal	{ cell: "LUT__13573" port: "in[2]" }
	terminal	{ cell: "LUT__13574" port: "in[2]" }
	terminal	{ cell: "LUT__13575" port: "in[2]" }
	terminal	{ cell: "LUT__13577" port: "in[2]" }
	terminal	{ cell: "LUT__13578" port: "in[2]" }
	terminal	{ cell: "LUT__13579" port: "in[2]" }
	terminal	{ cell: "LUT__13580" port: "in[0]" }
	terminal	{ cell: "LUT__13581" port: "in[0]" }
	terminal	{ cell: "LUT__13584" port: "in[0]" }
	terminal	{ cell: "LUT__13585" port: "in[1]" }
	terminal	{ cell: "LUT__13586" port: "in[0]" }
	terminal	{ cell: "LUT__13587" port: "in[0]" }
	terminal	{ cell: "LUT__13588" port: "in[2]" }
	terminal	{ cell: "LUT__13589" port: "in[2]" }
	terminal	{ cell: "LUT__13591" port: "in[0]" }
	terminal	{ cell: "LUT__13592" port: "in[0]" }
	terminal	{ cell: "LUT__13593" port: "in[2]" }
	terminal	{ cell: "LUT__13594" port: "in[2]" }
	terminal	{ cell: "LUT__13595" port: "in[2]" }
	terminal	{ cell: "LUT__13598" port: "in[2]" }
	terminal	{ cell: "LUT__13599" port: "in[2]" }
	terminal	{ cell: "LUT__13600" port: "in[2]" }
	terminal	{ cell: "LUT__13601" port: "in[2]" }
	terminal	{ cell: "LUT__13602" port: "in[0]" }
	terminal	{ cell: "LUT__13603" port: "in[2]" }
	terminal	{ cell: "LUT__13605" port: "in[2]" }
	terminal	{ cell: "LUT__13606" port: "in[2]" }
	terminal	{ cell: "LUT__13609" port: "in[2]" }
	terminal	{ cell: "LUT__13610" port: "in[2]" }
	terminal	{ cell: "LUT__13611" port: "in[0]" }
	terminal	{ cell: "LUT__13612" port: "in[2]" }
	terminal	{ cell: "LUT__13614" port: "in[2]" }
	terminal	{ cell: "LUT__13615" port: "in[2]" }
	terminal	{ cell: "LUT__13616" port: "in[2]" }
	terminal	{ cell: "LUT__13617" port: "in[2]" }
	terminal	{ cell: "LUT__13620" port: "in[2]" }
	terminal	{ cell: "LUT__13621" port: "in[2]" }
	terminal	{ cell: "LUT__13623" port: "in[2]" }
	terminal	{ cell: "LUT__13624" port: "in[2]" }
	terminal	{ cell: "LUT__13625" port: "in[2]" }
	terminal	{ cell: "LUT__13626" port: "in[2]" }
	terminal	{ cell: "LUT__13627" port: "in[2]" }
	terminal	{ cell: "LUT__13628" port: "in[0]" }
	terminal	{ cell: "LUT__13629" port: "in[1]" }
	terminal	{ cell: "LUT__13632" port: "in[2]" }
	terminal	{ cell: "LUT__13633" port: "in[2]" }
	terminal	{ cell: "LUT__13634" port: "in[2]" }
	terminal	{ cell: "LUT__13636" port: "in[2]" }
	terminal	{ cell: "LUT__13637" port: "in[2]" }
	terminal	{ cell: "LUT__13638" port: "in[2]" }
	terminal	{ cell: "LUT__13639" port: "in[2]" }
	terminal	{ cell: "LUT__13642" port: "in[2]" }
	terminal	{ cell: "LUT__13643" port: "in[2]" }
	terminal	{ cell: "LUT__13644" port: "in[2]" }
	terminal	{ cell: "LUT__13645" port: "in[2]" }
	terminal	{ cell: "LUT__13646" port: "in[2]" }
	terminal	{ cell: "LUT__13647" port: "in[2]" }
	terminal	{ cell: "LUT__13649" port: "in[2]" }
	terminal	{ cell: "LUT__13652" port: "in[2]" }
	terminal	{ cell: "LUT__13653" port: "in[0]" }
	terminal	{ cell: "LUT__13654" port: "in[2]" }
	terminal	{ cell: "LUT__13656" port: "in[2]" }
	terminal	{ cell: "LUT__13657" port: "in[2]" }
	terminal	{ cell: "LUT__13658" port: "in[2]" }
	terminal	{ cell: "LUT__13659" port: "in[2]" }
	terminal	{ cell: "LUT__13662" port: "in[2]" }
	terminal	{ cell: "LUT__13663" port: "in[2]" }
	terminal	{ cell: "LUT__13664" port: "in[2]" }
	terminal	{ cell: "LUT__13665" port: "in[2]" }
	terminal	{ cell: "LUT__13667" port: "in[2]" }
	terminal	{ cell: "LUT__13668" port: "in[2]" }
	terminal	{ cell: "LUT__13669" port: "in[2]" }
	terminal	{ cell: "LUT__13670" port: "in[0]" }
	terminal	{ cell: "LUT__13671" port: "in[0]" }
	terminal	{ cell: "LUT__13674" port: "in[2]" }
	terminal	{ cell: "LUT__13675" port: "in[2]" }
	terminal	{ cell: "LUT__13676" port: "in[0]" }
	terminal	{ cell: "LUT__13677" port: "in[0]" }
	terminal	{ cell: "LUT__13678" port: "in[2]" }
	terminal	{ cell: "LUT__13680" port: "in[1]" }
	terminal	{ cell: "LUT__13681" port: "in[0]" }
	terminal	{ cell: "LUT__13682" port: "in[0]" }
	terminal	{ cell: "LUT__13683" port: "in[2]" }
	terminal	{ cell: "LUT__13684" port: "in[2]" }
	terminal	{ cell: "LUT__13687" port: "in[2]" }
	terminal	{ cell: "LUT__13688" port: "in[2]" }
	terminal	{ cell: "LUT__13689" port: "in[2]" }
	terminal	{ cell: "LUT__13690" port: "in[2]" }
	terminal	{ cell: "LUT__13692" port: "in[0]" }
	terminal	{ cell: "LUT__13693" port: "in[2]" }
	terminal	{ cell: "LUT__13694" port: "in[2]" }
	terminal	{ cell: "LUT__13695" port: "in[2]" }
	terminal	{ cell: "LUT__13698" port: "in[2]" }
	terminal	{ cell: "LUT__13699" port: "in[0]" }
	terminal	{ cell: "LUT__13700" port: "in[0]" }
	terminal	{ cell: "LUT__13701" port: "in[2]" }
	terminal	{ cell: "LUT__13702" port: "in[2]" }
	terminal	{ cell: "LUT__13704" port: "in[2]" }
	terminal	{ cell: "LUT__13705" port: "in[2]" }
	terminal	{ cell: "LUT__13706" port: "in[2]" }
	terminal	{ cell: "LUT__13707" port: "in[0]" }
	terminal	{ cell: "LUT__13710" port: "in[2]" }
	terminal	{ cell: "LUT__13711" port: "in[0]" }
	terminal	{ cell: "LUT__13712" port: "in[0]" }
	terminal	{ cell: "LUT__13713" port: "in[2]" }
	terminal	{ cell: "LUT__13714" port: "in[2]" }
	terminal	{ cell: "LUT__13715" port: "in[1]" }
	terminal	{ cell: "LUT__13717" port: "in[2]" }
	terminal	{ cell: "LUT__13718" port: "in[2]" }
	terminal	{ cell: "LUT__13721" port: "in[2]" }
	terminal	{ cell: "LUT__13722" port: "in[2]" }
	terminal	{ cell: "LUT__13723" port: "in[2]" }
	terminal	{ cell: "LUT__13724" port: "in[2]" }
	terminal	{ cell: "LUT__13726" port: "in[0]" }
	terminal	{ cell: "LUT__13727" port: "in[2]" }
	terminal	{ cell: "LUT__13728" port: "in[2]" }
	terminal	{ cell: "LUT__13729" port: "in[0]" }
	terminal	{ cell: "LUT__13730" port: "in[1]" }
	terminal	{ cell: "LUT__13733" port: "in[2]" }
	terminal	{ cell: "LUT__13734" port: "in[2]" }
	terminal	{ cell: "LUT__13735" port: "in[2]" }
	terminal	{ cell: "LUT__13736" port: "in[2]" }
	terminal	{ cell: "LUT__13738" port: "in[2]" }
	terminal	{ cell: "LUT__13739" port: "in[2]" }
	terminal	{ cell: "LUT__13740" port: "in[2]" }
	terminal	{ cell: "LUT__13741" port: "in[2]" }
	terminal	{ cell: "LUT__13744" port: "in[2]" }
	terminal	{ cell: "LUT__13745" port: "in[1]" }
	terminal	{ cell: "LUT__13746" port: "in[2]" }
	terminal	{ cell: "LUT__13747" port: "in[2]" }
	terminal	{ cell: "LUT__13749" port: "in[2]" }
	terminal	{ cell: "LUT__13750" port: "in[0]" }
	terminal	{ cell: "LUT__13751" port: "in[2]" }
	terminal	{ cell: "LUT__13752" port: "in[2]" }
	terminal	{ cell: "LUT__13755" port: "in[2]" }
	terminal	{ cell: "LUT__13756" port: "in[0]" }
	terminal	{ cell: "LUT__13757" port: "in[0]" }
	terminal	{ cell: "LUT__13758" port: "in[2]" }
	terminal	{ cell: "LUT__13760" port: "in[2]" }
	terminal	{ cell: "LUT__13761" port: "in[2]" }
	terminal	{ cell: "LUT__13762" port: "in[2]" }
	terminal	{ cell: "LUT__13763" port: "in[2]" }
	terminal	{ cell: "LUT__13766" port: "in[2]" }
	terminal	{ cell: "LUT__13767" port: "in[2]" }
	terminal	{ cell: "LUT__13768" port: "in[2]" }
	terminal	{ cell: "LUT__13769" port: "in[1]" }
	terminal	{ cell: "LUT__13770" port: "in[2]" }
	terminal	{ cell: "LUT__13771" port: "in[2]" }
	terminal	{ cell: "LUT__13773" port: "in[2]" }
	terminal	{ cell: "LUT__13776" port: "in[2]" }
	terminal	{ cell: "LUT__13777" port: "in[2]" }
	terminal	{ cell: "LUT__13778" port: "in[2]" }
	terminal	{ cell: "LUT__13779" port: "in[2]" }
	terminal	{ cell: "LUT__13781" port: "in[2]" }
	terminal	{ cell: "LUT__13782" port: "in[2]" }
	terminal	{ cell: "LUT__13783" port: "in[2]" }
	terminal	{ cell: "LUT__13784" port: "in[2]" }
	terminal	{ cell: "LUT__13787" port: "in[2]" }
	terminal	{ cell: "LUT__13788" port: "in[2]" }
	terminal	{ cell: "LUT__13789" port: "in[2]" }
	terminal	{ cell: "LUT__13791" port: "in[2]" }
	terminal	{ cell: "LUT__13792" port: "in[2]" }
	terminal	{ cell: "LUT__13793" port: "in[2]" }
	terminal	{ cell: "LUT__13794" port: "in[2]" }
	terminal	{ cell: "LUT__13797" port: "in[2]" }
	terminal	{ cell: "LUT__13798" port: "in[2]" }
	terminal	{ cell: "LUT__13799" port: "in[2]" }
	terminal	{ cell: "LUT__13800" port: "in[2]" }
	terminal	{ cell: "LUT__13801" port: "in[1]" }
	terminal	{ cell: "LUT__13802" port: "in[2]" }
	terminal	{ cell: "LUT__13804" port: "in[2]" }
	terminal	{ cell: "LUT__13807" port: "in[2]" }
	terminal	{ cell: "LUT__13808" port: "in[2]" }
	terminal	{ cell: "LUT__13809" port: "in[2]" }
	terminal	{ cell: "LUT__13811" port: "in[2]" }
	terminal	{ cell: "LUT__13813" port: "in[2]" }
	terminal	{ cell: "LUT__13814" port: "in[2]" }
	terminal	{ cell: "LUT__13817" port: "in[2]" }
	terminal	{ cell: "LUT__13818" port: "in[2]" }
	terminal	{ cell: "LUT__13819" port: "in[2]" }
	terminal	{ cell: "LUT__13820" port: "in[2]" }
	terminal	{ cell: "LUT__13821" port: "in[2]" }
	terminal	{ cell: "LUT__13822" port: "in[2]" }
	terminal	{ cell: "LUT__13824" port: "in[2]" }
	terminal	{ cell: "LUT__13827" port: "in[0]" }
	terminal	{ cell: "LUT__13828" port: "in[2]" }
	terminal	{ cell: "LUT__13829" port: "in[0]" }
	terminal	{ cell: "LUT__13831" port: "in[2]" }
	terminal	{ cell: "LUT__13832" port: "in[2]" }
	terminal	{ cell: "LUT__13833" port: "in[2]" }
	terminal	{ cell: "LUT__13834" port: "in[2]" }
	terminal	{ cell: "LUT__13837" port: "in[2]" }
	terminal	{ cell: "LUT__13838" port: "in[1]" }
	terminal	{ cell: "LUT__13839" port: "in[2]" }
	terminal	{ cell: "LUT__13840" port: "in[2]" }
	terminal	{ cell: "LUT__13842" port: "in[2]" }
	terminal	{ cell: "LUT__13843" port: "in[0]" }
	terminal	{ cell: "LUT__13844" port: "in[2]" }
	terminal	{ cell: "LUT__13845" port: "in[2]" }
	terminal	{ cell: "LUT__13848" port: "in[2]" }
	terminal	{ cell: "LUT__13849" port: "in[2]" }
	terminal	{ cell: "LUT__13850" port: "in[2]" }
	terminal	{ cell: "LUT__13851" port: "in[2]" }
	terminal	{ cell: "LUT__13853" port: "in[2]" }
	terminal	{ cell: "LUT__13854" port: "in[0]" }
	terminal	{ cell: "LUT__13855" port: "in[1]" }
	terminal	{ cell: "LUT__13856" port: "in[2]" }
	terminal	{ cell: "LUT__13859" port: "in[2]" }
	terminal	{ cell: "LUT__13860" port: "in[2]" }
	terminal	{ cell: "LUT__13861" port: "in[2]" }
	terminal	{ cell: "LUT__13862" port: "in[2]" }
	terminal	{ cell: "LUT__13864" port: "in[2]" }
	terminal	{ cell: "LUT__13865" port: "in[0]" }
	terminal	{ cell: "LUT__13866" port: "in[2]" }
	terminal	{ cell: "LUT__13867" port: "in[2]" }
	terminal	{ cell: "LUT__13870" port: "in[2]" }
	terminal	{ cell: "LUT__13871" port: "in[2]" }
	terminal	{ cell: "LUT__13872" port: "in[0]" }
	terminal	{ cell: "LUT__13874" port: "in[2]" }
	terminal	{ cell: "LUT__13875" port: "in[2]" }
	terminal	{ cell: "LUT__13876" port: "in[2]" }
	terminal	{ cell: "LUT__13877" port: "in[2]" }
	terminal	{ cell: "LUT__13880" port: "in[2]" }
	terminal	{ cell: "LUT__13881" port: "in[2]" }
	terminal	{ cell: "LUT__13882" port: "in[2]" }
	terminal	{ cell: "LUT__13883" port: "in[2]" }
	terminal	{ cell: "LUT__13884" port: "in[2]" }
	terminal	{ cell: "LUT__13885" port: "in[2]" }
	terminal	{ cell: "LUT__13887" port: "in[1]" }
	terminal	{ cell: "LUT__13890" port: "in[2]" }
	terminal	{ cell: "LUT__13891" port: "in[2]" }
	terminal	{ cell: "LUT__13892" port: "in[1]" }
	terminal	{ cell: "LUT__13893" port: "in[0]" }
	terminal	{ cell: "LUT__13895" port: "in[2]" }
	terminal	{ cell: "LUT__13896" port: "in[2]" }
	terminal	{ cell: "LUT__13897" port: "in[2]" }
	terminal	{ cell: "LUT__13898" port: "in[1]" }
	terminal	{ cell: "LUT__13901" port: "in[2]" }
	terminal	{ cell: "LUT__13902" port: "in[2]" }
	terminal	{ cell: "LUT__13903" port: "in[2]" }
	terminal	{ cell: "LUT__13905" port: "in[2]" }
	terminal	{ cell: "LUT__13906" port: "in[2]" }
	terminal	{ cell: "LUT__13907" port: "in[2]" }
	terminal	{ cell: "LUT__13908" port: "in[0]" }
	terminal	{ cell: "LUT__13911" port: "in[2]" }
	terminal	{ cell: "LUT__13912" port: "in[0]" }
	terminal	{ cell: "LUT__13913" port: "in[2]" }
	terminal	{ cell: "LUT__13914" port: "in[2]" }
	terminal	{ cell: "LUT__13916" port: "in[1]" }
	terminal	{ cell: "LUT__13917" port: "in[2]" }
	terminal	{ cell: "LUT__13918" port: "in[2]" }
	terminal	{ cell: "LUT__13919" port: "in[2]" }
	terminal	{ cell: "LUT__13922" port: "in[2]" }
	terminal	{ cell: "LUT__13923" port: "in[2]" }
	terminal	{ cell: "LUT__13924" port: "in[2]" }
	terminal	{ cell: "LUT__13925" port: "in[2]" }
	terminal	{ cell: "LUT__13927" port: "in[1]" }
	terminal	{ cell: "LUT__13928" port: "in[2]" }
	terminal	{ cell: "LUT__13929" port: "in[2]" }
	terminal	{ cell: "LUT__13930" port: "in[2]" }
	terminal	{ cell: "LUT__13933" port: "in[2]" }
	terminal	{ cell: "LUT__13934" port: "in[1]" }
	terminal	{ cell: "LUT__13935" port: "in[2]" }
	terminal	{ cell: "LUT__13936" port: "in[2]" }
	terminal	{ cell: "LUT__13937" port: "in[2]" }
	terminal	{ cell: "LUT__13938" port: "in[2]" }
	terminal	{ cell: "LUT__13940" port: "in[2]" }
	terminal	{ cell: "LUT__13943" port: "in[2]" }
	terminal	{ cell: "LUT__13944" port: "in[0]" }
	terminal	{ cell: "LUT__13945" port: "in[2]" }
	terminal	{ cell: "LUT__13946" port: "in[2]" }
	terminal	{ cell: "LUT__13947" port: "in[2]" }
	terminal	{ cell: "LUT__13948" port: "in[2]" }
	terminal	{ cell: "LUT__13950" port: "in[2]" }
	terminal	{ cell: "LUT__13951" port: "in[2]" }
	terminal	{ cell: "LUT__13954" port: "in[2]" }
	terminal	{ cell: "LUT__13955" port: "in[2]" }
	terminal	{ cell: "LUT__13956" port: "in[2]" }
	terminal	{ cell: "LUT__13957" port: "in[2]" }
	terminal	{ cell: "LUT__13958" port: "in[0]" }
	terminal	{ cell: "LUT__13959" port: "in[2]" }
	terminal	{ cell: "LUT__13961" port: "in[2]" }
	terminal	{ cell: "LUT__13964" port: "in[2]" }
	terminal	{ cell: "LUT__13965" port: "in[1]" }
	terminal	{ cell: "LUT__13966" port: "in[2]" }
	terminal	{ cell: "LUT__13967" port: "in[2]" }
	terminal	{ cell: "LUT__13968" port: "in[2]" }
	terminal	{ cell: "LUT__13969" port: "in[2]" }
	terminal	{ cell: "LUT__13971" port: "in[2]" }
	terminal	{ cell: "LUT__13974" port: "in[1]" }
	terminal	{ cell: "LUT__13975" port: "in[2]" }
	terminal	{ cell: "LUT__13976" port: "in[2]" }
	terminal	{ cell: "LUT__13977" port: "in[2]" }
	terminal	{ cell: "LUT__13978" port: "in[2]" }
	terminal	{ cell: "LUT__13979" port: "in[0]" }
	terminal	{ cell: "LUT__13981" port: "in[0]" }
	terminal	{ cell: "LUT__13984" port: "in[2]" }
	terminal	{ cell: "LUT__13985" port: "in[2]" }
	terminal	{ cell: "LUT__13987" port: "in[1]" }
	terminal	{ cell: "LUT__13988" port: "in[2]" }
	terminal	{ cell: "LUT__13989" port: "in[2]" }
	terminal	{ cell: "LUT__13990" port: "in[2]" }
	terminal	{ cell: "LUT__13991" port: "in[2]" }
	terminal	{ cell: "LUT__13992" port: "in[2]" }
	terminal	{ cell: "LUT__13995" port: "in[2]" }
	terminal	{ cell: "LUT__13996" port: "in[2]" }
	terminal	{ cell: "LUT__13998" port: "in[2]" }
	terminal	{ cell: "LUT__13999" port: "in[2]" }
	terminal	{ cell: "LUT__14000" port: "in[2]" }
	terminal	{ cell: "LUT__14001" port: "in[2]" }
	terminal	{ cell: "LUT__14002" port: "in[2]" }
	terminal	{ cell: "LUT__14003" port: "in[2]" }
	terminal	{ cell: "LUT__14006" port: "in[2]" }
	terminal	{ cell: "LUT__14007" port: "in[2]" }
	terminal	{ cell: "LUT__14008" port: "in[2]" }
	terminal	{ cell: "LUT__14009" port: "in[2]" }
	terminal	{ cell: "LUT__14011" port: "in[2]" }
	terminal	{ cell: "LUT__14012" port: "in[2]" }
	terminal	{ cell: "LUT__14013" port: "in[1]" }
	terminal	{ cell: "LUT__14014" port: "in[2]" }
	terminal	{ cell: "LUT__14017" port: "in[1]" }
	terminal	{ cell: "LUT__14018" port: "in[2]" }
	terminal	{ cell: "LUT__14019" port: "in[2]" }
	terminal	{ cell: "LUT__14020" port: "in[2]" }
	terminal	{ cell: "LUT__14022" port: "in[2]" }
	terminal	{ cell: "LUT__14023" port: "in[2]" }
	terminal	{ cell: "LUT__14024" port: "in[2]" }
	terminal	{ cell: "LUT__14025" port: "in[0]" }
	terminal	{ cell: "LUT__14028" port: "in[2]" }
	terminal	{ cell: "LUT__14029" port: "in[2]" }
	terminal	{ cell: "LUT__14030" port: "in[2]" }
	terminal	{ cell: "LUT__14031" port: "in[2]" }
	terminal	{ cell: "LUT__14033" port: "in[2]" }
	terminal	{ cell: "LUT__14034" port: "in[2]" }
	terminal	{ cell: "LUT__14035" port: "in[2]" }
	terminal	{ cell: "LUT__14036" port: "in[2]" }
	terminal	{ cell: "LUT__14039" port: "in[2]" }
	terminal	{ cell: "LUT__14040" port: "in[2]" }
	terminal	{ cell: "LUT__14041" port: "in[2]" }
	terminal	{ cell: "LUT__14042" port: "in[2]" }
	terminal	{ cell: "LUT__14043" port: "in[2]" }
	terminal	{ cell: "LUT__14044" port: "in[0]" }
	terminal	{ cell: "LUT__14046" port: "in[2]" }
	terminal	{ cell: "LUT__14049" port: "in[2]" }
	terminal	{ cell: "LUT__14050" port: "in[2]" }
	terminal	{ cell: "LUT__14051" port: "in[2]" }
	terminal	{ cell: "LUT__14053" port: "in[2]" }
	terminal	{ cell: "LUT__14054" port: "in[0]" }
	terminal	{ cell: "LUT__14055" port: "in[2]" }
	terminal	{ cell: "LUT__14056" port: "in[2]" }
	terminal	{ cell: "LUT__14059" port: "in[2]" }
	terminal	{ cell: "LUT__14060" port: "in[1]" }
	terminal	{ cell: "LUT__14061" port: "in[2]" }
	terminal	{ cell: "LUT__14063" port: "in[2]" }
	terminal	{ cell: "LUT__14064" port: "in[2]" }
	terminal	{ cell: "LUT__14065" port: "in[2]" }
	terminal	{ cell: "LUT__14066" port: "in[2]" }
	terminal	{ cell: "LUT__14069" port: "in[2]" }
	terminal	{ cell: "LUT__14070" port: "in[2]" }
	terminal	{ cell: "LUT__14071" port: "in[2]" }
	terminal	{ cell: "LUT__14072" port: "in[2]" }
	terminal	{ cell: "LUT__14074" port: "in[2]" }
	terminal	{ cell: "LUT__14075" port: "in[2]" }
	terminal	{ cell: "LUT__14076" port: "in[2]" }
	terminal	{ cell: "LUT__14077" port: "in[2]" }
	terminal	{ cell: "LUT__14080" port: "in[2]" }
	terminal	{ cell: "LUT__14081" port: "in[2]" }
	terminal	{ cell: "LUT__14082" port: "in[2]" }
	terminal	{ cell: "LUT__14083" port: "in[2]" }
	terminal	{ cell: "LUT__14085" port: "in[0]" }
	terminal	{ cell: "LUT__14086" port: "in[2]" }
	terminal	{ cell: "LUT__14087" port: "in[2]" }
	terminal	{ cell: "LUT__14088" port: "in[2]" }
	terminal	{ cell: "LUT__14091" port: "in[2]" }
	terminal	{ cell: "LUT__14092" port: "in[2]" }
	terminal	{ cell: "LUT__14094" port: "in[1]" }
	terminal	{ cell: "LUT__14095" port: "in[2]" }
	terminal	{ cell: "LUT__14096" port: "in[2]" }
	terminal	{ cell: "LUT__14097" port: "in[2]" }
	terminal	{ cell: "LUT__14098" port: "in[0]" }
	terminal	{ cell: "LUT__14099" port: "in[2]" }
	terminal	{ cell: "LUT__14102" port: "in[2]" }
	terminal	{ cell: "LUT__14104" port: "in[2]" }
	terminal	{ cell: "LUT__14105" port: "in[2]" }
	terminal	{ cell: "LUT__14107" port: "in[2]" }
	terminal	{ cell: "LUT__14108" port: "in[0]" }
	terminal	{ cell: "LUT__14109" port: "in[2]" }
	terminal	{ cell: "LUT__14110" port: "in[2]" }
	terminal	{ cell: "LUT__14113" port: "in[2]" }
	terminal	{ cell: "LUT__14114" port: "in[2]" }
	terminal	{ cell: "LUT__14115" port: "in[2]" }
	terminal	{ cell: "LUT__14116" port: "in[2]" }
	terminal	{ cell: "LUT__14118" port: "in[2]" }
	terminal	{ cell: "LUT__14119" port: "in[2]" }
	terminal	{ cell: "LUT__14120" port: "in[0]" }
	terminal	{ cell: "LUT__14121" port: "in[2]" }
	terminal	{ cell: "LUT__14124" port: "in[2]" }
	terminal	{ cell: "LUT__14125" port: "in[0]" }
	terminal	{ cell: "LUT__14126" port: "in[0]" }
	terminal	{ cell: "LUT__14128" port: "in[2]" }
	terminal	{ cell: "LUT__14129" port: "in[2]" }
	terminal	{ cell: "LUT__14130" port: "in[2]" }
	terminal	{ cell: "LUT__14131" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW20_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW20_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__12055" port: "in[1]" }
	terminal	{ cell: "LUT__12835" port: "in[2]" }
	terminal	{ cell: "LUT__12837" port: "in[2]" }
	terminal	{ cell: "LUT__12839" port: "in[2]" }
	terminal	{ cell: "LUT__12841" port: "in[2]" }
	terminal	{ cell: "LUT__12844" port: "in[2]" }
	terminal	{ cell: "LUT__12845" port: "in[2]" }
	terminal	{ cell: "LUT__12847" port: "in[2]" }
	terminal	{ cell: "LUT__12849" port: "in[2]" }
	terminal	{ cell: "LUT__12855" port: "in[2]" }
	terminal	{ cell: "LUT__12856" port: "in[2]" }
	terminal	{ cell: "LUT__12857" port: "in[2]" }
	terminal	{ cell: "LUT__12858" port: "in[2]" }
	terminal	{ cell: "LUT__12859" port: "in[2]" }
	terminal	{ cell: "LUT__12860" port: "in[2]" }
	terminal	{ cell: "LUT__12862" port: "in[2]" }
	terminal	{ cell: "LUT__12863" port: "in[2]" }
	terminal	{ cell: "LUT__12866" port: "in[2]" }
	terminal	{ cell: "LUT__12867" port: "in[2]" }
	terminal	{ cell: "LUT__12868" port: "in[2]" }
	terminal	{ cell: "LUT__12870" port: "in[2]" }
	terminal	{ cell: "LUT__12871" port: "in[2]" }
	terminal	{ cell: "LUT__12872" port: "in[2]" }
	terminal	{ cell: "LUT__12875" port: "in[2]" }
	terminal	{ cell: "LUT__12876" port: "in[2]" }
	terminal	{ cell: "LUT__12879" port: "in[2]" }
	terminal	{ cell: "LUT__12880" port: "in[2]" }
	terminal	{ cell: "LUT__12881" port: "in[2]" }
	terminal	{ cell: "LUT__12882" port: "in[2]" }
	terminal	{ cell: "LUT__12884" port: "in[2]" }
	terminal	{ cell: "LUT__12885" port: "in[2]" }
	terminal	{ cell: "LUT__12886" port: "in[2]" }
	terminal	{ cell: "LUT__12887" port: "in[2]" }
	terminal	{ cell: "LUT__12892" port: "in[2]" }
	terminal	{ cell: "LUT__12893" port: "in[2]" }
	terminal	{ cell: "LUT__12894" port: "in[2]" }
	terminal	{ cell: "LUT__12895" port: "in[2]" }
	terminal	{ cell: "LUT__12896" port: "in[2]" }
	terminal	{ cell: "LUT__12897" port: "in[2]" }
	terminal	{ cell: "LUT__12901" port: "in[2]" }
	terminal	{ cell: "LUT__12904" port: "in[2]" }
	terminal	{ cell: "LUT__12905" port: "in[2]" }
	terminal	{ cell: "LUT__12906" port: "in[2]" }
	terminal	{ cell: "LUT__12907" port: "in[2]" }
	terminal	{ cell: "LUT__12908" port: "in[2]" }
	terminal	{ cell: "LUT__12909" port: "in[2]" }
	terminal	{ cell: "LUT__12912" port: "in[2]" }
	terminal	{ cell: "LUT__12913" port: "in[2]" }
	terminal	{ cell: "LUT__12914" port: "in[2]" }
	terminal	{ cell: "LUT__12917" port: "in[2]" }
	terminal	{ cell: "LUT__12918" port: "in[2]" }
	terminal	{ cell: "LUT__12919" port: "in[2]" }
	terminal	{ cell: "LUT__12920" port: "in[2]" }
	terminal	{ cell: "LUT__12921" port: "in[2]" }
	terminal	{ cell: "LUT__12925" port: "in[2]" }
	terminal	{ cell: "LUT__12926" port: "in[2]" }
	terminal	{ cell: "LUT__12927" port: "in[2]" }
	terminal	{ cell: "LUT__12928" port: "in[2]" }
	terminal	{ cell: "LUT__12930" port: "in[2]" }
	terminal	{ cell: "LUT__12931" port: "in[2]" }
	terminal	{ cell: "LUT__12932" port: "in[2]" }
	terminal	{ cell: "LUT__12933" port: "in[2]" }
	terminal	{ cell: "LUT__12936" port: "in[2]" }
	terminal	{ cell: "LUT__12937" port: "in[2]" }
	terminal	{ cell: "LUT__12939" port: "in[2]" }
	terminal	{ cell: "LUT__12940" port: "in[2]" }
	terminal	{ cell: "LUT__12942" port: "in[2]" }
	terminal	{ cell: "LUT__12943" port: "in[2]" }
	terminal	{ cell: "LUT__12944" port: "in[2]" }
	terminal	{ cell: "LUT__12945" port: "in[2]" }
	terminal	{ cell: "LUT__12948" port: "in[2]" }
	terminal	{ cell: "LUT__12949" port: "in[2]" }
	terminal	{ cell: "LUT__12951" port: "in[2]" }
	terminal	{ cell: "LUT__12952" port: "in[2]" }
	terminal	{ cell: "LUT__12953" port: "in[2]" }
	terminal	{ cell: "LUT__12954" port: "in[2]" }
	terminal	{ cell: "LUT__12955" port: "in[2]" }
	terminal	{ cell: "LUT__12956" port: "in[2]" }
	terminal	{ cell: "LUT__12959" port: "in[2]" }
	terminal	{ cell: "LUT__12960" port: "in[2]" }
	terminal	{ cell: "LUT__12961" port: "in[2]" }
	terminal	{ cell: "LUT__12962" port: "in[2]" }
	terminal	{ cell: "LUT__12964" port: "in[2]" }
	terminal	{ cell: "LUT__12965" port: "in[2]" }
	terminal	{ cell: "LUT__12966" port: "in[2]" }
	terminal	{ cell: "LUT__12967" port: "in[2]" }
	terminal	{ cell: "LUT__12970" port: "in[2]" }
	terminal	{ cell: "LUT__12971" port: "in[2]" }
	terminal	{ cell: "LUT__12972" port: "in[2]" }
	terminal	{ cell: "LUT__12973" port: "in[2]" }
	terminal	{ cell: "LUT__12975" port: "in[2]" }
	terminal	{ cell: "LUT__12976" port: "in[2]" }
	terminal	{ cell: "LUT__12977" port: "in[2]" }
	terminal	{ cell: "LUT__12978" port: "in[2]" }
	terminal	{ cell: "LUT__12981" port: "in[2]" }
	terminal	{ cell: "LUT__12982" port: "in[2]" }
	terminal	{ cell: "LUT__12983" port: "in[2]" }
	terminal	{ cell: "LUT__12984" port: "in[2]" }
	terminal	{ cell: "LUT__12985" port: "in[2]" }
	terminal	{ cell: "LUT__12987" port: "in[2]" }
	terminal	{ cell: "LUT__12989" port: "in[2]" }
	terminal	{ cell: "LUT__12990" port: "in[2]" }
	terminal	{ cell: "LUT__12993" port: "in[2]" }
	terminal	{ cell: "LUT__12994" port: "in[2]" }
	terminal	{ cell: "LUT__12995" port: "in[2]" }
	terminal	{ cell: "LUT__12996" port: "in[2]" }
	terminal	{ cell: "LUT__12998" port: "in[2]" }
	terminal	{ cell: "LUT__12999" port: "in[2]" }
	terminal	{ cell: "LUT__13000" port: "in[2]" }
	terminal	{ cell: "LUT__13001" port: "in[2]" }
	terminal	{ cell: "LUT__13004" port: "in[2]" }
	terminal	{ cell: "LUT__13006" port: "in[2]" }
	terminal	{ cell: "LUT__13007" port: "in[2]" }
	terminal	{ cell: "LUT__13008" port: "in[2]" }
	terminal	{ cell: "LUT__13010" port: "in[2]" }
	terminal	{ cell: "LUT__13011" port: "in[2]" }
	terminal	{ cell: "LUT__13014" port: "in[2]" }
	terminal	{ cell: "LUT__13015" port: "in[2]" }
	terminal	{ cell: "LUT__13016" port: "in[2]" }
	terminal	{ cell: "LUT__13017" port: "in[2]" }
	terminal	{ cell: "LUT__13019" port: "in[2]" }
	terminal	{ cell: "LUT__13020" port: "in[2]" }
	terminal	{ cell: "LUT__13021" port: "in[2]" }
	terminal	{ cell: "LUT__13024" port: "in[2]" }
	terminal	{ cell: "LUT__13025" port: "in[2]" }
	terminal	{ cell: "LUT__13026" port: "in[2]" }
	terminal	{ cell: "LUT__13027" port: "in[2]" }
	terminal	{ cell: "LUT__13028" port: "in[2]" }
	terminal	{ cell: "LUT__13029" port: "in[2]" }
	terminal	{ cell: "LUT__13030" port: "in[2]" }
	terminal	{ cell: "LUT__13033" port: "in[2]" }
	terminal	{ cell: "LUT__13034" port: "in[2]" }
	terminal	{ cell: "LUT__13035" port: "in[2]" }
	terminal	{ cell: "LUT__13036" port: "in[2]" }
	terminal	{ cell: "LUT__13037" port: "in[2]" }
	terminal	{ cell: "LUT__13039" port: "in[2]" }
	terminal	{ cell: "LUT__13040" port: "in[2]" }
	terminal	{ cell: "LUT__13041" port: "in[2]" }
	terminal	{ cell: "LUT__13042" port: "in[2]" }
	terminal	{ cell: "LUT__13045" port: "in[2]" }
	terminal	{ cell: "LUT__13046" port: "in[2]" }
	terminal	{ cell: "LUT__13047" port: "in[2]" }
	terminal	{ cell: "LUT__13048" port: "in[2]" }
	terminal	{ cell: "LUT__13050" port: "in[2]" }
	terminal	{ cell: "LUT__13051" port: "in[2]" }
	terminal	{ cell: "LUT__13052" port: "in[2]" }
	terminal	{ cell: "LUT__13053" port: "in[2]" }
	terminal	{ cell: "LUT__13056" port: "in[2]" }
	terminal	{ cell: "LUT__13057" port: "in[2]" }
	terminal	{ cell: "LUT__13058" port: "in[2]" }
	terminal	{ cell: "LUT__13059" port: "in[2]" }
	terminal	{ cell: "LUT__13061" port: "in[2]" }
	terminal	{ cell: "LUT__13062" port: "in[2]" }
	terminal	{ cell: "LUT__13063" port: "in[2]" }
	terminal	{ cell: "LUT__13064" port: "in[2]" }
	terminal	{ cell: "LUT__13068" port: "in[2]" }
	terminal	{ cell: "LUT__13069" port: "in[2]" }
	terminal	{ cell: "LUT__13070" port: "in[2]" }
	terminal	{ cell: "LUT__13071" port: "in[2]" }
	terminal	{ cell: "LUT__13073" port: "in[2]" }
	terminal	{ cell: "LUT__13074" port: "in[2]" }
	terminal	{ cell: "LUT__13075" port: "in[2]" }
	terminal	{ cell: "LUT__13076" port: "in[2]" }
	terminal	{ cell: "LUT__13079" port: "in[2]" }
	terminal	{ cell: "LUT__13080" port: "in[2]" }
	terminal	{ cell: "LUT__13081" port: "in[2]" }
	terminal	{ cell: "LUT__13082" port: "in[2]" }
	terminal	{ cell: "LUT__13084" port: "in[2]" }
	terminal	{ cell: "LUT__13085" port: "in[2]" }
	terminal	{ cell: "LUT__13086" port: "in[2]" }
	terminal	{ cell: "LUT__13087" port: "in[2]" }
	terminal	{ cell: "LUT__13090" port: "in[2]" }
	terminal	{ cell: "LUT__13091" port: "in[2]" }
	terminal	{ cell: "LUT__13093" port: "in[2]" }
	terminal	{ cell: "LUT__13094" port: "in[2]" }
	terminal	{ cell: "LUT__13098" port: "in[2]" }
	terminal	{ cell: "LUT__13099" port: "in[2]" }
	terminal	{ cell: "LUT__13100" port: "in[2]" }
	terminal	{ cell: "LUT__13102" port: "in[2]" }
	terminal	{ cell: "LUT__13103" port: "in[2]" }
	terminal	{ cell: "LUT__13105" port: "in[2]" }
	terminal	{ cell: "LUT__13108" port: "in[2]" }
	terminal	{ cell: "LUT__13109" port: "in[2]" }
	terminal	{ cell: "LUT__13111" port: "in[2]" }
	terminal	{ cell: "LUT__13112" port: "in[2]" }
	terminal	{ cell: "LUT__13118" port: "in[2]" }
	terminal	{ cell: "LUT__13119" port: "in[2]" }
	terminal	{ cell: "LUT__13120" port: "in[2]" }
	terminal	{ cell: "LUT__13122" port: "in[2]" }
	terminal	{ cell: "LUT__13123" port: "in[2]" }
	terminal	{ cell: "LUT__13126" port: "in[2]" }
	terminal	{ cell: "LUT__13129" port: "in[2]" }
	terminal	{ cell: "LUT__13130" port: "in[2]" }
	terminal	{ cell: "LUT__13133" port: "in[2]" }
	terminal	{ cell: "LUT__13134" port: "in[2]" }
	terminal	{ cell: "LUT__13137" port: "in[2]" }
	terminal	{ cell: "LUT__13139" port: "in[1]" }
	terminal	{ cell: "LUT__13141" port: "in[1]" }
	terminal	{ cell: "LUT__13142" port: "in[1]" }
	terminal	{ cell: "LUT__13143" port: "in[2]" }
	terminal	{ cell: "LUT__13146" port: "in[2]" }
	terminal	{ cell: "LUT__13147" port: "in[2]" }
	terminal	{ cell: "LUT__13150" port: "in[2]" }
	terminal	{ cell: "LUT__13151" port: "in[2]" }
	terminal	{ cell: "LUT__13152" port: "in[2]" }
	terminal	{ cell: "LUT__13154" port: "in[2]" }
	terminal	{ cell: "LUT__13158" port: "in[2]" }
	terminal	{ cell: "LUT__13159" port: "in[2]" }
	terminal	{ cell: "LUT__13160" port: "in[2]" }
	terminal	{ cell: "LUT__13161" port: "in[2]" }
	terminal	{ cell: "LUT__13163" port: "in[2]" }
	terminal	{ cell: "LUT__13164" port: "in[2]" }
	terminal	{ cell: "LUT__13165" port: "in[2]" }
	terminal	{ cell: "LUT__13169" port: "in[2]" }
	terminal	{ cell: "LUT__13170" port: "in[2]" }
	terminal	{ cell: "LUT__13171" port: "in[2]" }
	terminal	{ cell: "LUT__13172" port: "in[2]" }
	terminal	{ cell: "LUT__13174" port: "in[2]" }
	terminal	{ cell: "LUT__13175" port: "in[2]" }
	terminal	{ cell: "LUT__13176" port: "in[2]" }
	terminal	{ cell: "LUT__13177" port: "in[2]" }
	terminal	{ cell: "LUT__13180" port: "in[2]" }
	terminal	{ cell: "LUT__13181" port: "in[2]" }
	terminal	{ cell: "LUT__13182" port: "in[2]" }
	terminal	{ cell: "LUT__13183" port: "in[2]" }
	terminal	{ cell: "LUT__13185" port: "in[2]" }
	terminal	{ cell: "LUT__13186" port: "in[2]" }
	terminal	{ cell: "LUT__13187" port: "in[2]" }
	terminal	{ cell: "LUT__13188" port: "in[2]" }
	terminal	{ cell: "LUT__13191" port: "in[2]" }
	terminal	{ cell: "LUT__13194" port: "in[2]" }
	terminal	{ cell: "LUT__13195" port: "in[2]" }
	terminal	{ cell: "LUT__13196" port: "in[2]" }
	terminal	{ cell: "LUT__13200" port: "in[2]" }
	terminal	{ cell: "LUT__13201" port: "in[2]" }
	terminal	{ cell: "LUT__13202" port: "in[2]" }
	terminal	{ cell: "LUT__13203" port: "in[2]" }
	terminal	{ cell: "LUT__13205" port: "in[2]" }
	terminal	{ cell: "LUT__13209" port: "in[2]" }
	terminal	{ cell: "LUT__13210" port: "in[2]" }
	terminal	{ cell: "LUT__13211" port: "in[2]" }
	terminal	{ cell: "LUT__13216" port: "in[2]" }
	terminal	{ cell: "LUT__13217" port: "in[2]" }
	terminal	{ cell: "LUT__13218" port: "in[2]" }
	terminal	{ cell: "LUT__13220" port: "in[2]" }
	terminal	{ cell: "LUT__13224" port: "in[2]" }
	terminal	{ cell: "LUT__13225" port: "in[2]" }
	terminal	{ cell: "LUT__13227" port: "in[3]" }
	terminal	{ cell: "LUT__13230" port: "in[2]" }
	terminal	{ cell: "LUT__13232" port: "in[2]" }
	terminal	{ cell: "LUT__13233" port: "in[2]" }
	terminal	{ cell: "LUT__13234" port: "in[2]" }
	terminal	{ cell: "LUT__13235" port: "in[2]" }
	terminal	{ cell: "LUT__13238" port: "in[2]" }
	terminal	{ cell: "LUT__13239" port: "in[2]" }
	terminal	{ cell: "LUT__13240" port: "in[2]" }
	terminal	{ cell: "LUT__13243" port: "in[2]" }
	terminal	{ cell: "LUT__13244" port: "in[2]" }
	terminal	{ cell: "LUT__13245" port: "in[2]" }
	terminal	{ cell: "LUT__13247" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB444_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB444_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__12057" port: "in[0]" }
	terminal	{ cell: "LUT__14134" port: "in[2]" }
	terminal	{ cell: "LUT__14138" port: "in[2]" }
	terminal	{ cell: "LUT__14140" port: "in[2]" }
	terminal	{ cell: "LUT__14142" port: "in[3]" }
	terminal	{ cell: "LUT__14143" port: "in[2]" }
	terminal	{ cell: "LUT__14145" port: "in[3]" }
	terminal	{ cell: "LUT__14146" port: "in[3]" }
	terminal	{ cell: "LUT__14147" port: "in[3]" }
	terminal	{ cell: "LUT__14148" port: "in[3]" }
	terminal	{ cell: "LUT__14149" port: "in[2]" }
	terminal	{ cell: "LUT__14151" port: "in[2]" }
	terminal	{ cell: "LUT__14153" port: "in[2]" }
	terminal	{ cell: "LUT__14155" port: "in[2]" }
	terminal	{ cell: "LUT__14157" port: "in[2]" }
	terminal	{ cell: "LUT__14159" port: "in[2]" }
	terminal	{ cell: "LUT__14161" port: "in[2]" }
	terminal	{ cell: "LUT__14163" port: "in[2]" }
	terminal	{ cell: "LUT__14165" port: "in[2]" }
	terminal	{ cell: "LUT__14167" port: "in[2]" }
	terminal	{ cell: "LUT__14169" port: "in[2]" }
	terminal	{ cell: "LUT__14171" port: "in[2]" }
	terminal	{ cell: "LUT__14173" port: "in[2]" }
	terminal	{ cell: "LUT__14175" port: "in[2]" }
	terminal	{ cell: "LUT__14177" port: "in[2]" }
	terminal	{ cell: "LUT__14179" port: "in[2]" }
	terminal	{ cell: "LUT__14181" port: "in[2]" }
	terminal	{ cell: "LUT__14183" port: "in[2]" }
	terminal	{ cell: "LUT__14185" port: "in[2]" }
	terminal	{ cell: "LUT__14187" port: "in[2]" }
	terminal	{ cell: "LUT__14189" port: "in[2]" }
	terminal	{ cell: "LUT__14191" port: "in[2]" }
	terminal	{ cell: "LUT__14193" port: "in[2]" }
	terminal	{ cell: "LUT__14195" port: "in[2]" }
	terminal	{ cell: "LUT__14197" port: "in[2]" }
	terminal	{ cell: "LUT__14199" port: "in[2]" }
	terminal	{ cell: "LUT__14201" port: "in[2]" }
	terminal	{ cell: "LUT__14203" port: "in[2]" }
	terminal	{ cell: "LUT__14205" port: "in[2]" }
	terminal	{ cell: "LUT__14207" port: "in[2]" }
	terminal	{ cell: "LUT__14209" port: "in[2]" }
	terminal	{ cell: "LUT__14211" port: "in[2]" }
	terminal	{ cell: "LUT__14213" port: "in[2]" }
	terminal	{ cell: "LUT__14215" port: "in[2]" }
	terminal	{ cell: "LUT__14217" port: "in[2]" }
	terminal	{ cell: "LUT__14219" port: "in[2]" }
	terminal	{ cell: "LUT__14221" port: "in[2]" }
	terminal	{ cell: "LUT__14223" port: "in[2]" }
	terminal	{ cell: "LUT__14225" port: "in[2]" }
	terminal	{ cell: "LUT__14227" port: "in[0]" }
	terminal	{ cell: "LUT__14228" port: "in[0]" }
	terminal	{ cell: "LUT__14229" port: "in[0]" }
	terminal	{ cell: "LUT__14230" port: "in[0]" }
	terminal	{ cell: "LUT__14231" port: "in[0]" }
	terminal	{ cell: "LUT__14232" port: "in[0]" }
	terminal	{ cell: "LUT__14233" port: "in[0]" }
	terminal	{ cell: "LUT__14234" port: "in[0]" }
	terminal	{ cell: "LUT__14235" port: "in[0]" }
	terminal	{ cell: "LUT__14236" port: "in[0]" }
	terminal	{ cell: "LUT__14237" port: "in[0]" }
	terminal	{ cell: "LUT__14238" port: "in[0]" }
	terminal	{ cell: "LUT__14239" port: "in[0]" }
	terminal	{ cell: "LUT__14240" port: "in[0]" }
	terminal	{ cell: "LUT__14241" port: "in[0]" }
	terminal	{ cell: "LUT__14242" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB555_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB555_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__12057" port: "in[1]" }
	terminal	{ cell: "LUT__14135" port: "in[2]" }
	terminal	{ cell: "LUT__14139" port: "in[2]" }
	terminal	{ cell: "LUT__14141" port: "in[2]" }
	terminal	{ cell: "LUT__14142" port: "in[2]" }
	terminal	{ cell: "LUT__14144" port: "in[2]" }
	terminal	{ cell: "LUT__14145" port: "in[2]" }
	terminal	{ cell: "LUT__14146" port: "in[2]" }
	terminal	{ cell: "LUT__14147" port: "in[2]" }
	terminal	{ cell: "LUT__14148" port: "in[2]" }
	terminal	{ cell: "LUT__14150" port: "in[2]" }
	terminal	{ cell: "LUT__14152" port: "in[2]" }
	terminal	{ cell: "LUT__14154" port: "in[2]" }
	terminal	{ cell: "LUT__14156" port: "in[2]" }
	terminal	{ cell: "LUT__14158" port: "in[2]" }
	terminal	{ cell: "LUT__14160" port: "in[2]" }
	terminal	{ cell: "LUT__14162" port: "in[2]" }
	terminal	{ cell: "LUT__14164" port: "in[2]" }
	terminal	{ cell: "LUT__14166" port: "in[2]" }
	terminal	{ cell: "LUT__14168" port: "in[2]" }
	terminal	{ cell: "LUT__14170" port: "in[2]" }
	terminal	{ cell: "LUT__14172" port: "in[2]" }
	terminal	{ cell: "LUT__14174" port: "in[2]" }
	terminal	{ cell: "LUT__14176" port: "in[2]" }
	terminal	{ cell: "LUT__14178" port: "in[2]" }
	terminal	{ cell: "LUT__14180" port: "in[2]" }
	terminal	{ cell: "LUT__14182" port: "in[2]" }
	terminal	{ cell: "LUT__14184" port: "in[2]" }
	terminal	{ cell: "LUT__14186" port: "in[2]" }
	terminal	{ cell: "LUT__14188" port: "in[2]" }
	terminal	{ cell: "LUT__14190" port: "in[2]" }
	terminal	{ cell: "LUT__14192" port: "in[2]" }
	terminal	{ cell: "LUT__14194" port: "in[2]" }
	terminal	{ cell: "LUT__14196" port: "in[2]" }
	terminal	{ cell: "LUT__14198" port: "in[2]" }
	terminal	{ cell: "LUT__14200" port: "in[2]" }
	terminal	{ cell: "LUT__14202" port: "in[2]" }
	terminal	{ cell: "LUT__14204" port: "in[2]" }
	terminal	{ cell: "LUT__14206" port: "in[2]" }
	terminal	{ cell: "LUT__14208" port: "in[2]" }
	terminal	{ cell: "LUT__14210" port: "in[2]" }
	terminal	{ cell: "LUT__14212" port: "in[2]" }
	terminal	{ cell: "LUT__14214" port: "in[2]" }
	terminal	{ cell: "LUT__14216" port: "in[2]" }
	terminal	{ cell: "LUT__14218" port: "in[2]" }
	terminal	{ cell: "LUT__14220" port: "in[2]" }
	terminal	{ cell: "LUT__14222" port: "in[2]" }
	terminal	{ cell: "LUT__14224" port: "in[2]" }
	terminal	{ cell: "LUT__14226" port: "in[2]" }
	terminal	{ cell: "LUT__14227" port: "in[3]" }
	terminal	{ cell: "LUT__14228" port: "in[3]" }
	terminal	{ cell: "LUT__14229" port: "in[3]" }
	terminal	{ cell: "LUT__14230" port: "in[3]" }
	terminal	{ cell: "LUT__14231" port: "in[3]" }
	terminal	{ cell: "LUT__14232" port: "in[3]" }
	terminal	{ cell: "LUT__14233" port: "in[3]" }
	terminal	{ cell: "LUT__14234" port: "in[3]" }
	terminal	{ cell: "LUT__14235" port: "in[3]" }
	terminal	{ cell: "LUT__14236" port: "in[3]" }
	terminal	{ cell: "LUT__14237" port: "in[3]" }
	terminal	{ cell: "LUT__14238" port: "in[3]" }
	terminal	{ cell: "LUT__14239" port: "in[1]" }
	terminal	{ cell: "LUT__14240" port: "in[1]" }
	terminal	{ cell: "LUT__14241" port: "in[1]" }
	terminal	{ cell: "LUT__14242" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB565_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB565_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__12057" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB888_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB888_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__12052" port: "in[2]" }
	terminal	{ cell: "LUT__12816" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_8_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_8_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__12057" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_10_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_10_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__12055" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_legacy_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_legacy_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__12052" port: "in[3]" }
	terminal	{ cell: "LUT__12816" port: "in[1]" }
	terminal	{ cell: "LUT__12822" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__12058" port: "in[0]" }
	terminal	{ cell: "LUT__12819" port: "in[1]" }
	terminal	{ cell: "LUT__14136" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_10_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_10_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__12055" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/gen_long_pkt_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/gen_long_pkt_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__12056" port: "in[1]" }
	terminal	{ cell: "LUT__12818" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/user_define_8bit_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/user_define_8bit_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__12056" port: "in[2]" }
	terminal	{ cell: "LUT__12818" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/embed_8bit_nonvideo_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/embed_8bit_nonvideo_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__12818" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/odd_line_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/odd_line_sync~FF" port: "Q" }
	terminal	{ cell: "LUT__12819" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12059" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12059" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_23/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_23/async_reg[0][0]~FF" port: "Q" }
	terminal	{ cell: "oTestPort[10]~FF" port: "D" }
 }
net {
	name: "oTestPort[10]"
	terminal	{ cell: "oTestPort[10]~FF" port: "Q" }
	terminal	{ cell: "oTestPort[10]" port: "outpad" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/extra_pixel_count[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/extra_pixel_count[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15394" port: "in[0]" }
	terminal	{ cell: "LUT__15396" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/extra_pixel_count[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/extra_pixel_count[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15394" port: "in[1]" }
	terminal	{ cell: "LUT__15397" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/extra_pixel_count[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/extra_pixel_count[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15394" port: "in[2]" }
	terminal	{ cell: "LUT__15398" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_40bit"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_40bit~FF" port: "Q" }
	terminal	{ cell: "LUT__12051" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12825" port: "in[2]" }
	terminal	{ cell: "LUT__12831" port: "in[0]" }
	terminal	{ cell: "LUT__12833" port: "in[3]" }
	terminal	{ cell: "LUT__12834" port: "in[0]" }
	terminal	{ cell: "LUT__12836" port: "in[1]" }
	terminal	{ cell: "LUT__12840" port: "in[2]" }
	terminal	{ cell: "LUT__12843" port: "in[0]" }
	terminal	{ cell: "LUT__12846" port: "in[0]" }
	terminal	{ cell: "LUT__12848" port: "in[0]" }
	terminal	{ cell: "LUT__12852" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14272" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__12870" port: "in[0]" }
	terminal	{ cell: "LUT__12982" port: "in[1]" }
	terminal	{ cell: "LUT__13513" port: "in[0]" }
	terminal	{ cell: "LUT__13600" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__12884" port: "in[0]" }
	terminal	{ cell: "LUT__12993" port: "in[1]" }
	terminal	{ cell: "LUT__13538" port: "in[0]" }
	terminal	{ cell: "LUT__13612" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__12895" port: "in[0]" }
	terminal	{ cell: "LUT__13011" port: "in[1]" }
	terminal	{ cell: "LUT__13549" port: "in[0]" }
	terminal	{ cell: "LUT__13620" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__12906" port: "in[0]" }
	terminal	{ cell: "LUT__13020" port: "in[1]" }
	terminal	{ cell: "LUT__13562" port: "in[0]" }
	terminal	{ cell: "LUT__13632" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__12914" port: "in[0]" }
	terminal	{ cell: "LUT__13027" port: "in[1]" }
	terminal	{ cell: "LUT__13577" port: "in[0]" }
	terminal	{ cell: "LUT__13644" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__12932" port: "in[0]" }
	terminal	{ cell: "LUT__13042" port: "in[1]" }
	terminal	{ cell: "LUT__13592" port: "in[1]" }
	terminal	{ cell: "LUT__13654" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__12942" port: "in[0]" }
	terminal	{ cell: "LUT__13050" port: "in[1]" }
	terminal	{ cell: "LUT__13600" port: "in[0]" }
	terminal	{ cell: "LUT__13667" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__12952" port: "in[0]" }
	terminal	{ cell: "LUT__13062" port: "in[1]" }
	terminal	{ cell: "LUT__13612" port: "in[0]" }
	terminal	{ cell: "LUT__13675" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[16]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[16]~FF" port: "Q" }
	terminal	{ cell: "LUT__12866" port: "in[0]" }
	terminal	{ cell: "LUT__12870" port: "in[1]" }
	terminal	{ cell: "LUT__12982" port: "in[0]" }
	terminal	{ cell: "LUT__12987" port: "in[1]" }
	terminal	{ cell: "LUT__13263" port: "in[0]" }
	terminal	{ cell: "LUT__13285" port: "in[1]" }
	terminal	{ cell: "LUT__13509" port: "in[1]" }
	terminal	{ cell: "LUT__13598" port: "in[1]" }
	terminal	{ cell: "LUT__13620" port: "in[0]" }
	terminal	{ cell: "LUT__13755" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[17]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[17]~FF" port: "Q" }
	terminal	{ cell: "LUT__12884" port: "in[1]" }
	terminal	{ cell: "LUT__12886" port: "in[0]" }
	terminal	{ cell: "LUT__12993" port: "in[0]" }
	terminal	{ cell: "LUT__12994" port: "in[1]" }
	terminal	{ cell: "LUT__13269" port: "in[0]" }
	terminal	{ cell: "LUT__13290" port: "in[1]" }
	terminal	{ cell: "LUT__13537" port: "in[0]" }
	terminal	{ cell: "LUT__13614" port: "in[1]" }
	terminal	{ cell: "LUT__13632" port: "in[0]" }
	terminal	{ cell: "LUT__13771" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[18]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[18]~FF" port: "Q" }
	terminal	{ cell: "LUT__12893" port: "in[0]" }
	terminal	{ cell: "LUT__12895" port: "in[1]" }
	terminal	{ cell: "LUT__13006" port: "in[1]" }
	terminal	{ cell: "LUT__13011" port: "in[0]" }
	terminal	{ cell: "LUT__13273" port: "in[0]" }
	terminal	{ cell: "LUT__13295" port: "in[1]" }
	terminal	{ cell: "LUT__13556" port: "in[0]" }
	terminal	{ cell: "LUT__13626" port: "in[1]" }
	terminal	{ cell: "LUT__13644" port: "in[0]" }
	terminal	{ cell: "LUT__13781" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[19]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[19]~FF" port: "Q" }
	terminal	{ cell: "LUT__12906" port: "in[1]" }
	terminal	{ cell: "LUT__12908" port: "in[0]" }
	terminal	{ cell: "LUT__13016" port: "in[1]" }
	terminal	{ cell: "LUT__13020" port: "in[0]" }
	terminal	{ cell: "LUT__13279" port: "in[0]" }
	terminal	{ cell: "LUT__13300" port: "in[1]" }
	terminal	{ cell: "LUT__13566" port: "in[1]" }
	terminal	{ cell: "LUT__13636" port: "in[1]" }
	terminal	{ cell: "LUT__13654" port: "in[0]" }
	terminal	{ cell: "LUT__13791" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[20]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[20]~FF" port: "Q" }
	terminal	{ cell: "LUT__12914" port: "in[1]" }
	terminal	{ cell: "LUT__12918" port: "in[0]" }
	terminal	{ cell: "LUT__13027" port: "in[0]" }
	terminal	{ cell: "LUT__13030" port: "in[1]" }
	terminal	{ cell: "LUT__13285" port: "in[0]" }
	terminal	{ cell: "LUT__13305" port: "in[1]" }
	terminal	{ cell: "LUT__13574" port: "in[0]" }
	terminal	{ cell: "LUT__13642" port: "in[1]" }
	terminal	{ cell: "LUT__13667" port: "in[0]" }
	terminal	{ cell: "LUT__13797" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[21]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[21]~FF" port: "Q" }
	terminal	{ cell: "LUT__12931" port: "in[0]" }
	terminal	{ cell: "LUT__12932" port: "in[1]" }
	terminal	{ cell: "LUT__13034" port: "in[1]" }
	terminal	{ cell: "LUT__13042" port: "in[0]" }
	terminal	{ cell: "LUT__13290" port: "in[0]" }
	terminal	{ cell: "LUT__13310" port: "in[1]" }
	terminal	{ cell: "LUT__13595" port: "in[0]" }
	terminal	{ cell: "LUT__13657" port: "in[1]" }
	terminal	{ cell: "LUT__13675" port: "in[0]" }
	terminal	{ cell: "LUT__13807" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[22]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[22]~FF" port: "Q" }
	terminal	{ cell: "LUT__12942" port: "in[1]" }
	terminal	{ cell: "LUT__12945" port: "in[0]" }
	terminal	{ cell: "LUT__13050" port: "in[0]" }
	terminal	{ cell: "LUT__13052" port: "in[1]" }
	terminal	{ cell: "LUT__13295" port: "in[0]" }
	terminal	{ cell: "LUT__13315" port: "in[1]" }
	terminal	{ cell: "LUT__13598" port: "in[0]" }
	terminal	{ cell: "LUT__13662" port: "in[1]" }
	terminal	{ cell: "LUT__13689" port: "in[0]" }
	terminal	{ cell: "LUT__13824" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[23]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[23]~FF" port: "Q" }
	terminal	{ cell: "LUT__12952" port: "in[1]" }
	terminal	{ cell: "LUT__12953" port: "in[0]" }
	terminal	{ cell: "LUT__13057" port: "in[1]" }
	terminal	{ cell: "LUT__13062" port: "in[0]" }
	terminal	{ cell: "LUT__13300" port: "in[0]" }
	terminal	{ cell: "LUT__13320" port: "in[1]" }
	terminal	{ cell: "LUT__13614" port: "in[0]" }
	terminal	{ cell: "LUT__13678" port: "in[1]" }
	terminal	{ cell: "LUT__13698" port: "in[0]" }
	terminal	{ cell: "LUT__13834" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[24]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[24]~FF" port: "Q" }
	terminal	{ cell: "LUT__12866" port: "in[1]" }
	terminal	{ cell: "LUT__12868" port: "in[0]" }
	terminal	{ cell: "LUT__12985" port: "in[1]" }
	terminal	{ cell: "LUT__12987" port: "in[0]" }
	terminal	{ cell: "LUT__13305" port: "in[0]" }
	terminal	{ cell: "LUT__13345" port: "in[1]" }
	terminal	{ cell: "LUT__13518" port: "in[0]" }
	terminal	{ cell: "LUT__13605" port: "in[1]" }
	terminal	{ cell: "LUT__13626" port: "in[0]" }
	terminal	{ cell: "LUT__13711" port: "in[1]" }
	terminal	{ cell: "LUT__13761" port: "in[1]" }
	terminal	{ cell: "LUT__13907" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[25]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[25]~FF" port: "Q" }
	terminal	{ cell: "LUT__12886" port: "in[1]" }
	terminal	{ cell: "LUT__12887" port: "in[0]" }
	terminal	{ cell: "LUT__12994" port: "in[0]" }
	terminal	{ cell: "LUT__13001" port: "in[1]" }
	terminal	{ cell: "LUT__13105" port: "in[0]" }
	terminal	{ cell: "LUT__13201" port: "in[1]" }
	terminal	{ cell: "LUT__13310" port: "in[0]" }
	terminal	{ cell: "LUT__13350" port: "in[1]" }
	terminal	{ cell: "LUT__13544" port: "in[1]" }
	terminal	{ cell: "LUT__13617" port: "in[1]" }
	terminal	{ cell: "LUT__13636" port: "in[0]" }
	terminal	{ cell: "LUT__13723" port: "in[0]" }
	terminal	{ cell: "LUT__13767" port: "in[1]" }
	terminal	{ cell: "LUT__13917" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[26]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[26]~FF" port: "Q" }
	terminal	{ cell: "LUT__12893" port: "in[1]" }
	terminal	{ cell: "LUT__12894" port: "in[0]" }
	terminal	{ cell: "LUT__13006" port: "in[0]" }
	terminal	{ cell: "LUT__13008" port: "in[1]" }
	terminal	{ cell: "LUT__13315" port: "in[0]" }
	terminal	{ cell: "LUT__13355" port: "in[1]" }
	terminal	{ cell: "LUT__13547" port: "in[0]" }
	terminal	{ cell: "LUT__13623" port: "in[1]" }
	terminal	{ cell: "LUT__13642" port: "in[0]" }
	terminal	{ cell: "LUT__13738" port: "in[0]" }
	terminal	{ cell: "LUT__13783" port: "in[1]" }
	terminal	{ cell: "LUT__13928" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[27]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[27]~FF" port: "Q" }
	terminal	{ cell: "LUT__12908" port: "in[1]" }
	terminal	{ cell: "LUT__12909" port: "in[0]" }
	terminal	{ cell: "LUT__13015" port: "in[1]" }
	terminal	{ cell: "LUT__13016" port: "in[0]" }
	terminal	{ cell: "LUT__13123" port: "in[0]" }
	terminal	{ cell: "LUT__13320" port: "in[0]" }
	terminal	{ cell: "LUT__13360" port: "in[1]" }
	terminal	{ cell: "LUT__13569" port: "in[0]" }
	terminal	{ cell: "LUT__13639" port: "in[1]" }
	terminal	{ cell: "LUT__13657" port: "in[0]" }
	terminal	{ cell: "LUT__13750" port: "in[1]" }
	terminal	{ cell: "LUT__13793" port: "in[1]" }
	terminal	{ cell: "LUT__13933" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[28]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[28]~FF" port: "Q" }
	terminal	{ cell: "LUT__12913" port: "in[0]" }
	terminal	{ cell: "LUT__12918" port: "in[1]" }
	terminal	{ cell: "LUT__13029" port: "in[1]" }
	terminal	{ cell: "LUT__13030" port: "in[0]" }
	terminal	{ cell: "LUT__13128" port: "in[2]" }
	terminal	{ cell: "LUT__13325" port: "in[0]" }
	terminal	{ cell: "LUT__13365" port: "in[1]" }
	terminal	{ cell: "LUT__13581" port: "in[1]" }
	terminal	{ cell: "LUT__13647" port: "in[1]" }
	terminal	{ cell: "LUT__13662" port: "in[0]" }
	terminal	{ cell: "LUT__13755" port: "in[0]" }
	terminal	{ cell: "LUT__13800" port: "in[1]" }
	terminal	{ cell: "LUT__13943" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[29]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[29]~FF" port: "Q" }
	terminal	{ cell: "LUT__12930" port: "in[0]" }
	terminal	{ cell: "LUT__12931" port: "in[1]" }
	terminal	{ cell: "LUT__13034" port: "in[0]" }
	terminal	{ cell: "LUT__13035" port: "in[1]" }
	terminal	{ cell: "LUT__13138" port: "in[2]" }
	terminal	{ cell: "LUT__13330" port: "in[0]" }
	terminal	{ cell: "LUT__13370" port: "in[1]" }
	terminal	{ cell: "LUT__13593" port: "in[0]" }
	terminal	{ cell: "LUT__13652" port: "in[1]" }
	terminal	{ cell: "LUT__13678" port: "in[0]" }
	terminal	{ cell: "LUT__13771" port: "in[0]" }
	terminal	{ cell: "LUT__13811" port: "in[1]" }
	terminal	{ cell: "LUT__13954" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[30]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[30]~FF" port: "Q" }
	terminal	{ cell: "LUT__12936" port: "in[0]" }
	terminal	{ cell: "LUT__12945" port: "in[1]" }
	terminal	{ cell: "LUT__13045" port: "in[1]" }
	terminal	{ cell: "LUT__13052" port: "in[0]" }
	terminal	{ cell: "LUT__13238" port: "in[1]" }
	terminal	{ cell: "LUT__13335" port: "in[0]" }
	terminal	{ cell: "LUT__13375" port: "in[1]" }
	terminal	{ cell: "LUT__13605" port: "in[0]" }
	terminal	{ cell: "LUT__13664" port: "in[1]" }
	terminal	{ cell: "LUT__13692" port: "in[1]" }
	terminal	{ cell: "LUT__13781" port: "in[0]" }
	terminal	{ cell: "LUT__13818" port: "in[1]" }
	terminal	{ cell: "LUT__13965" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[31]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[31]~FF" port: "Q" }
	terminal	{ cell: "LUT__12948" port: "in[0]" }
	terminal	{ cell: "LUT__12953" port: "in[1]" }
	terminal	{ cell: "LUT__13057" port: "in[0]" }
	terminal	{ cell: "LUT__13063" port: "in[1]" }
	terminal	{ cell: "LUT__13340" port: "in[0]" }
	terminal	{ cell: "LUT__13380" port: "in[1]" }
	terminal	{ cell: "LUT__13617" port: "in[0]" }
	terminal	{ cell: "LUT__13674" port: "in[1]" }
	terminal	{ cell: "LUT__13705" port: "in[0]" }
	terminal	{ cell: "LUT__13791" port: "in[0]" }
	terminal	{ cell: "LUT__13833" port: "in[1]" }
	terminal	{ cell: "LUT__13977" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[32]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[32]~FF" port: "Q" }
	terminal	{ cell: "LUT__12868" port: "in[1]" }
	terminal	{ cell: "LUT__12875" port: "in[0]" }
	terminal	{ cell: "LUT__12985" port: "in[0]" }
	terminal	{ cell: "LUT__12989" port: "in[1]" }
	terminal	{ cell: "LUT__13261" port: "in[0]" }
	terminal	{ cell: "LUT__13263" port: "in[1]" }
	terminal	{ cell: "LUT__13286" port: "in[1]" }
	terminal	{ cell: "LUT__13345" port: "in[0]" }
	terminal	{ cell: "LUT__13525" port: "in[1]" }
	terminal	{ cell: "LUT__13599" port: "in[1]" }
	terminal	{ cell: "LUT__13623" port: "in[0]" }
	terminal	{ cell: "LUT__13713" port: "in[0]" }
	terminal	{ cell: "LUT__13762" port: "in[1]" }
	terminal	{ cell: "LUT__13797" port: "in[0]" }
	terminal	{ cell: "LUT__13901" port: "in[1]" }
	terminal	{ cell: "LUT__14051" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[33]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[33]~FF" port: "Q" }
	terminal	{ cell: "LUT__12881" port: "in[0]" }
	terminal	{ cell: "LUT__12887" port: "in[1]" }
	terminal	{ cell: "LUT__12999" port: "in[1]" }
	terminal	{ cell: "LUT__13001" port: "in[0]" }
	terminal	{ cell: "LUT__13105" port: "in[1]" }
	terminal	{ cell: "LUT__13201" port: "in[0]" }
	terminal	{ cell: "LUT__13205" port: "in[1]" }
	terminal	{ cell: "LUT__13269" port: "in[1]" }
	terminal	{ cell: "LUT__13270" port: "in[0]" }
	terminal	{ cell: "LUT__13291" port: "in[1]" }
	terminal	{ cell: "LUT__13350" port: "in[0]" }
	terminal	{ cell: "LUT__13542" port: "in[0]" }
	terminal	{ cell: "LUT__13616" port: "in[1]" }
	terminal	{ cell: "LUT__13639" port: "in[0]" }
	terminal	{ cell: "LUT__13726" port: "in[1]" }
	terminal	{ cell: "LUT__13768" port: "in[1]" }
	terminal	{ cell: "LUT__13807" port: "in[0]" }
	terminal	{ cell: "LUT__13916" port: "in[0]" }
	terminal	{ cell: "LUT__14060" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[34]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[34]~FF" port: "Q" }
	terminal	{ cell: "LUT__12892" port: "in[0]" }
	terminal	{ cell: "LUT__12894" port: "in[1]" }
	terminal	{ cell: "LUT__13008" port: "in[0]" }
	terminal	{ cell: "LUT__13010" port: "in[1]" }
	terminal	{ cell: "LUT__13273" port: "in[1]" }
	terminal	{ cell: "LUT__13274" port: "in[0]" }
	terminal	{ cell: "LUT__13294" port: "in[1]" }
	terminal	{ cell: "LUT__13355" port: "in[0]" }
	terminal	{ cell: "LUT__13552" port: "in[0]" }
	terminal	{ cell: "LUT__13627" port: "in[1]" }
	terminal	{ cell: "LUT__13647" port: "in[0]" }
	terminal	{ cell: "LUT__13741" port: "in[0]" }
	terminal	{ cell: "LUT__13784" port: "in[1]" }
	terminal	{ cell: "LUT__13824" port: "in[0]" }
	terminal	{ cell: "LUT__13924" port: "in[1]" }
	terminal	{ cell: "LUT__14070" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[35]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[35]~FF" port: "Q" }
	terminal	{ cell: "LUT__12904" port: "in[0]" }
	terminal	{ cell: "LUT__12909" port: "in[1]" }
	terminal	{ cell: "LUT__13015" port: "in[0]" }
	terminal	{ cell: "LUT__13021" port: "in[1]" }
	terminal	{ cell: "LUT__13123" port: "in[1]" }
	terminal	{ cell: "LUT__13217" port: "in[1]" }
	terminal	{ cell: "LUT__13279" port: "in[1]" }
	terminal	{ cell: "LUT__13280" port: "in[0]" }
	terminal	{ cell: "LUT__13301" port: "in[1]" }
	terminal	{ cell: "LUT__13360" port: "in[0]" }
	terminal	{ cell: "LUT__13568" port: "in[0]" }
	terminal	{ cell: "LUT__13637" port: "in[1]" }
	terminal	{ cell: "LUT__13652" port: "in[0]" }
	terminal	{ cell: "LUT__13751" port: "in[0]" }
	terminal	{ cell: "LUT__13792" port: "in[1]" }
	terminal	{ cell: "LUT__13834" port: "in[0]" }
	terminal	{ cell: "LUT__13935" port: "in[1]" }
	terminal	{ cell: "LUT__14081" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[36]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[36]~FF" port: "Q" }
	terminal	{ cell: "LUT__12913" port: "in[1]" }
	terminal	{ cell: "LUT__12920" port: "in[0]" }
	terminal	{ cell: "LUT__13028" port: "in[1]" }
	terminal	{ cell: "LUT__13029" port: "in[0]" }
	terminal	{ cell: "LUT__13127" port: "in[2]" }
	terminal	{ cell: "LUT__13128" port: "in[0]" }
	terminal	{ cell: "LUT__13286" port: "in[0]" }
	terminal	{ cell: "LUT__13306" port: "in[1]" }
	terminal	{ cell: "LUT__13325" port: "in[1]" }
	terminal	{ cell: "LUT__13365" port: "in[0]" }
	terminal	{ cell: "LUT__13573" port: "in[0]" }
	terminal	{ cell: "LUT__13645" port: "in[1]" }
	terminal	{ cell: "LUT__13664" port: "in[0]" }
	terminal	{ cell: "LUT__13761" port: "in[0]" }
	terminal	{ cell: "LUT__13801" port: "in[0]" }
	terminal	{ cell: "LUT__13837" port: "in[0]" }
	terminal	{ cell: "LUT__13946" port: "in[1]" }
	terminal	{ cell: "LUT__14091" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[37]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[37]~FF" port: "Q" }
	terminal	{ cell: "LUT__12927" port: "in[0]" }
	terminal	{ cell: "LUT__12930" port: "in[1]" }
	terminal	{ cell: "LUT__13035" port: "in[0]" }
	terminal	{ cell: "LUT__13040" port: "in[1]" }
	terminal	{ cell: "LUT__13138" port: "in[0]" }
	terminal	{ cell: "LUT__13140" port: "in[2]" }
	terminal	{ cell: "LUT__13291" port: "in[0]" }
	terminal	{ cell: "LUT__13311" port: "in[1]" }
	terminal	{ cell: "LUT__13330" port: "in[1]" }
	terminal	{ cell: "LUT__13370" port: "in[0]" }
	terminal	{ cell: "LUT__13587" port: "in[1]" }
	terminal	{ cell: "LUT__13656" port: "in[1]" }
	terminal	{ cell: "LUT__13674" port: "in[0]" }
	terminal	{ cell: "LUT__13767" port: "in[0]" }
	terminal	{ cell: "LUT__13813" port: "in[1]" }
	terminal	{ cell: "LUT__13851" port: "in[0]" }
	terminal	{ cell: "LUT__13956" port: "in[1]" }
	terminal	{ cell: "LUT__14107" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[38]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[38]~FF" port: "Q" }
	terminal	{ cell: "LUT__12936" port: "in[1]" }
	terminal	{ cell: "LUT__12937" port: "in[0]" }
	terminal	{ cell: "LUT__13045" port: "in[0]" }
	terminal	{ cell: "LUT__13048" port: "in[1]" }
	terminal	{ cell: "LUT__13238" port: "in[0]" }
	terminal	{ cell: "LUT__13294" port: "in[0]" }
	terminal	{ cell: "LUT__13316" port: "in[1]" }
	terminal	{ cell: "LUT__13335" port: "in[1]" }
	terminal	{ cell: "LUT__13375" port: "in[0]" }
	terminal	{ cell: "LUT__13599" port: "in[0]" }
	terminal	{ cell: "LUT__13668" port: "in[1]" }
	terminal	{ cell: "LUT__13690" port: "in[0]" }
	terminal	{ cell: "LUT__13783" port: "in[0]" }
	terminal	{ cell: "LUT__13822" port: "in[1]" }
	terminal	{ cell: "LUT__13865" port: "in[1]" }
	terminal	{ cell: "LUT__13971" port: "in[1]" }
	terminal	{ cell: "LUT__14121" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[39]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[39]~FF" port: "Q" }
	terminal	{ cell: "LUT__12948" port: "in[1]" }
	terminal	{ cell: "LUT__12956" port: "in[0]" }
	terminal	{ cell: "LUT__13063" port: "in[0]" }
	terminal	{ cell: "LUT__13064" port: "in[1]" }
	terminal	{ cell: "LUT__13164" port: "in[0]" }
	terminal	{ cell: "LUT__13301" port: "in[0]" }
	terminal	{ cell: "LUT__13319" port: "in[1]" }
	terminal	{ cell: "LUT__13340" port: "in[1]" }
	terminal	{ cell: "LUT__13380" port: "in[0]" }
	terminal	{ cell: "LUT__13616" port: "in[0]" }
	terminal	{ cell: "LUT__13681" port: "in[1]" }
	terminal	{ cell: "LUT__13706" port: "in[0]" }
	terminal	{ cell: "LUT__13793" port: "in[0]" }
	terminal	{ cell: "LUT__13874" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[40]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[40]~FF" port: "Q" }
	terminal	{ cell: "LUT__12837" port: "in[0]" }
	terminal	{ cell: "LUT__12872" port: "in[0]" }
	terminal	{ cell: "LUT__12875" port: "in[1]" }
	terminal	{ cell: "LUT__12965" port: "in[1]" }
	terminal	{ cell: "LUT__12981" port: "in[1]" }
	terminal	{ cell: "LUT__12989" port: "in[0]" }
	terminal	{ cell: "LUT__13194" port: "in[1]" }
	terminal	{ cell: "LUT__13306" port: "in[0]" }
	terminal	{ cell: "LUT__13344" port: "in[1]" }
	terminal	{ cell: "LUT__13385" port: "in[0]" }
	terminal	{ cell: "LUT__13404" port: "in[1]" }
	terminal	{ cell: "LUT__13513" port: "in[1]" }
	terminal	{ cell: "LUT__13514" port: "in[0]" }
	terminal	{ cell: "LUT__13601" port: "in[1]" }
	terminal	{ cell: "LUT__13627" port: "in[0]" }
	terminal	{ cell: "LUT__13712" port: "in[1]" }
	terminal	{ cell: "LUT__13758" port: "in[1]" }
	terminal	{ cell: "LUT__13800" port: "in[0]" }
	terminal	{ cell: "LUT__13881" port: "in[0]" }
	terminal	{ cell: "LUT__13903" port: "in[1]" }
	terminal	{ cell: "LUT__14055" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[41]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[41]~FF" port: "Q" }
	terminal	{ cell: "LUT__12863" port: "in[0]" }
	terminal	{ cell: "LUT__12881" port: "in[1]" }
	terminal	{ cell: "LUT__12885" port: "in[0]" }
	terminal	{ cell: "LUT__12978" port: "in[1]" }
	terminal	{ cell: "LUT__12995" port: "in[1]" }
	terminal	{ cell: "LUT__12999" port: "in[0]" }
	terminal	{ cell: "LUT__13099" port: "in[0]" }
	terminal	{ cell: "LUT__13205" port: "in[0]" }
	terminal	{ cell: "LUT__13311" port: "in[0]" }
	terminal	{ cell: "LUT__13349" port: "in[1]" }
	terminal	{ cell: "LUT__13390" port: "in[0]" }
	terminal	{ cell: "LUT__13409" port: "in[1]" }
	terminal	{ cell: "LUT__13534" port: "in[0]" }
	terminal	{ cell: "LUT__13538" port: "in[1]" }
	terminal	{ cell: "LUT__13610" port: "in[1]" }
	terminal	{ cell: "LUT__13637" port: "in[0]" }
	terminal	{ cell: "LUT__13721" port: "in[0]" }
	terminal	{ cell: "LUT__13766" port: "in[1]" }
	terminal	{ cell: "LUT__13811" port: "in[0]" }
	terminal	{ cell: "LUT__13893" port: "in[1]" }
	terminal	{ cell: "LUT__13913" port: "in[1]" }
	terminal	{ cell: "LUT__14064" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[42]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[42]~FF" port: "Q" }
	terminal	{ cell: "LUT__12837" port: "in[1]" }
	terminal	{ cell: "LUT__12892" port: "in[1]" }
	terminal	{ cell: "LUT__12896" port: "in[0]" }
	terminal	{ cell: "LUT__12965" port: "in[0]" }
	terminal	{ cell: "LUT__13007" port: "in[1]" }
	terminal	{ cell: "LUT__13010" port: "in[0]" }
	terminal	{ cell: "LUT__13316" port: "in[0]" }
	terminal	{ cell: "LUT__13356" port: "in[1]" }
	terminal	{ cell: "LUT__13395" port: "in[0]" }
	terminal	{ cell: "LUT__13414" port: "in[1]" }
	terminal	{ cell: "LUT__13549" port: "in[1]" }
	terminal	{ cell: "LUT__13550" port: "in[0]" }
	terminal	{ cell: "LUT__13621" port: "in[1]" }
	terminal	{ cell: "LUT__13645" port: "in[0]" }
	terminal	{ cell: "LUT__13735" port: "in[0]" }
	terminal	{ cell: "LUT__13777" port: "in[1]" }
	terminal	{ cell: "LUT__13818" port: "in[0]" }
	terminal	{ cell: "LUT__13907" port: "in[0]" }
	terminal	{ cell: "LUT__13930" port: "in[1]" }
	terminal	{ cell: "LUT__14071" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[43]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[43]~FF" port: "Q" }
	terminal	{ cell: "LUT__12863" port: "in[1]" }
	terminal	{ cell: "LUT__12904" port: "in[1]" }
	terminal	{ cell: "LUT__12907" port: "in[0]" }
	terminal	{ cell: "LUT__12978" port: "in[0]" }
	terminal	{ cell: "LUT__13017" port: "in[1]" }
	terminal	{ cell: "LUT__13021" port: "in[0]" }
	terminal	{ cell: "LUT__13119" port: "in[0]" }
	terminal	{ cell: "LUT__13217" port: "in[0]" }
	terminal	{ cell: "LUT__13319" port: "in[0]" }
	terminal	{ cell: "LUT__13361" port: "in[1]" }
	terminal	{ cell: "LUT__13400" port: "in[0]" }
	terminal	{ cell: "LUT__13419" port: "in[1]" }
	terminal	{ cell: "LUT__13562" port: "in[1]" }
	terminal	{ cell: "LUT__13567" port: "in[0]" }
	terminal	{ cell: "LUT__13633" port: "in[1]" }
	terminal	{ cell: "LUT__13656" port: "in[0]" }
	terminal	{ cell: "LUT__13746" port: "in[0]" }
	terminal	{ cell: "LUT__13787" port: "in[1]" }
	terminal	{ cell: "LUT__13833" port: "in[0]" }
	terminal	{ cell: "LUT__13917" port: "in[0]" }
	terminal	{ cell: "LUT__13937" port: "in[1]" }
	terminal	{ cell: "LUT__14083" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[44]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[44]~FF" port: "Q" }
	terminal	{ cell: "LUT__12920" port: "in[1]" }
	terminal	{ cell: "LUT__12921" port: "in[0]" }
	terminal	{ cell: "LUT__13025" port: "in[1]" }
	terminal	{ cell: "LUT__13028" port: "in[0]" }
	terminal	{ cell: "LUT__13076" port: "in[0]" }
	terminal	{ cell: "LUT__13127" port: "in[0]" }
	terminal	{ cell: "LUT__13175" port: "in[1]" }
	terminal	{ cell: "LUT__13324" port: "in[0]" }
	terminal	{ cell: "LUT__13364" port: "in[1]" }
	terminal	{ cell: "LUT__13404" port: "in[0]" }
	terminal	{ cell: "LUT__13424" port: "in[1]" }
	terminal	{ cell: "LUT__13575" port: "in[0]" }
	terminal	{ cell: "LUT__13577" port: "in[1]" }
	terminal	{ cell: "LUT__13646" port: "in[1]" }
	terminal	{ cell: "LUT__13668" port: "in[0]" }
	terminal	{ cell: "LUT__13762" port: "in[0]" }
	terminal	{ cell: "LUT__13802" port: "in[1]" }
	terminal	{ cell: "LUT__13843" port: "in[1]" }
	terminal	{ cell: "LUT__13928" port: "in[0]" }
	terminal	{ cell: "LUT__13948" port: "in[1]" }
	terminal	{ cell: "LUT__14097" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[45]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[45]~FF" port: "Q" }
	terminal	{ cell: "LUT__12925" port: "in[0]" }
	terminal	{ cell: "LUT__12927" port: "in[1]" }
	terminal	{ cell: "LUT__13036" port: "in[1]" }
	terminal	{ cell: "LUT__13040" port: "in[0]" }
	terminal	{ cell: "LUT__13087" port: "in[0]" }
	terminal	{ cell: "LUT__13140" port: "in[0]" }
	terminal	{ cell: "LUT__13143" port: "in[0]" }
	terminal	{ cell: "LUT__13188" port: "in[1]" }
	terminal	{ cell: "LUT__13329" port: "in[0]" }
	terminal	{ cell: "LUT__13371" port: "in[1]" }
	terminal	{ cell: "LUT__13409" port: "in[0]" }
	terminal	{ cell: "LUT__13428" port: "in[1]" }
	terminal	{ cell: "LUT__13589" port: "in[0]" }
	terminal	{ cell: "LUT__13591" port: "in[1]" }
	terminal	{ cell: "LUT__13682" port: "in[1]" }
	terminal	{ cell: "LUT__13768" port: "in[0]" }
	terminal	{ cell: "LUT__13849" port: "in[0]" }
	terminal	{ cell: "LUT__13933" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[46]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[46]~FF" port: "Q" }
	terminal	{ cell: "LUT__12937" port: "in[1]" }
	terminal	{ cell: "LUT__12939" port: "in[0]" }
	terminal	{ cell: "LUT__13047" port: "in[1]" }
	terminal	{ cell: "LUT__13048" port: "in[0]" }
	terminal	{ cell: "LUT__13076" port: "in[1]" }
	terminal	{ cell: "LUT__13175" port: "in[0]" }
	terminal	{ cell: "LUT__13334" port: "in[0]" }
	terminal	{ cell: "LUT__13374" port: "in[1]" }
	terminal	{ cell: "LUT__13414" port: "in[0]" }
	terminal	{ cell: "LUT__13433" port: "in[1]" }
	terminal	{ cell: "LUT__13601" port: "in[0]" }
	terminal	{ cell: "LUT__13669" port: "in[1]" }
	terminal	{ cell: "LUT__13689" port: "in[1]" }
	terminal	{ cell: "LUT__13693" port: "in[0]" }
	terminal	{ cell: "LUT__13784" port: "in[0]" }
	terminal	{ cell: "LUT__13820" port: "in[1]" }
	terminal	{ cell: "LUT__13860" port: "in[0]" }
	terminal	{ cell: "LUT__13943" port: "in[0]" }
	terminal	{ cell: "LUT__13969" port: "in[1]" }
	terminal	{ cell: "LUT__14115" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[47]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[47]~FF" port: "Q" }
	terminal	{ cell: "LUT__12951" port: "in[0]" }
	terminal	{ cell: "LUT__12956" port: "in[1]" }
	terminal	{ cell: "LUT__13058" port: "in[1]" }
	terminal	{ cell: "LUT__13064" port: "in[0]" }
	terminal	{ cell: "LUT__13087" port: "in[1]" }
	terminal	{ cell: "LUT__13158" port: "in[0]" }
	terminal	{ cell: "LUT__13164" port: "in[1]" }
	terminal	{ cell: "LUT__13188" port: "in[0]" }
	terminal	{ cell: "LUT__13339" port: "in[0]" }
	terminal	{ cell: "LUT__13379" port: "in[1]" }
	terminal	{ cell: "LUT__13419" port: "in[0]" }
	terminal	{ cell: "LUT__13438" port: "in[1]" }
	terminal	{ cell: "LUT__13610" port: "in[0]" }
	terminal	{ cell: "LUT__13683" port: "in[1]" }
	terminal	{ cell: "LUT__13698" port: "in[1]" }
	terminal	{ cell: "LUT__13707" port: "in[1]" }
	terminal	{ cell: "LUT__13792" port: "in[0]" }
	terminal	{ cell: "LUT__13832" port: "in[1]" }
	terminal	{ cell: "LUT__13875" port: "in[0]" }
	terminal	{ cell: "LUT__13954" port: "in[0]" }
	terminal	{ cell: "LUT__13978" port: "in[1]" }
	terminal	{ cell: "LUT__14129" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[48]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[48]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[48]~FF" port: "D" }
	terminal	{ cell: "LUT__12844" port: "in[0]" }
	terminal	{ cell: "LUT__12872" port: "in[1]" }
	terminal	{ cell: "LUT__12967" port: "in[1]" }
	terminal	{ cell: "LUT__12981" port: "in[0]" }
	terminal	{ cell: "LUT__13090" port: "in[0]" }
	terminal	{ cell: "LUT__13194" port: "in[0]" }
	terminal	{ cell: "LUT__13196" port: "in[1]" }
	terminal	{ cell: "LUT__13260" port: "in[0]" }
	terminal	{ cell: "LUT__13261" port: "in[1]" }
	terminal	{ cell: "LUT__13283" port: "in[1]" }
	terminal	{ cell: "LUT__13344" port: "in[0]" }
	terminal	{ cell: "LUT__13424" port: "in[0]" }
	terminal	{ cell: "LUT__13463" port: "in[1]" }
	terminal	{ cell: "LUT__13508" port: "in[1]" }
	terminal	{ cell: "LUT__13510" port: "in[1]" }
	terminal	{ cell: "LUT__13606" port: "in[1]" }
	terminal	{ cell: "LUT__13621" port: "in[0]" }
	terminal	{ cell: "LUT__13717" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[49]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[49]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[49]~FF" port: "D" }
	terminal	{ cell: "LUT__12858" port: "in[0]" }
	terminal	{ cell: "LUT__12885" port: "in[1]" }
	terminal	{ cell: "LUT__12976" port: "in[1]" }
	terminal	{ cell: "LUT__12995" port: "in[0]" }
	terminal	{ cell: "LUT__13099" port: "in[1]" }
	terminal	{ cell: "LUT__13102" port: "in[0]" }
	terminal	{ cell: "LUT__13202" port: "in[1]" }
	terminal	{ cell: "LUT__13268" port: "in[0]" }
	terminal	{ cell: "LUT__13270" port: "in[1]" }
	terminal	{ cell: "LUT__13289" port: "in[1]" }
	terminal	{ cell: "LUT__13349" port: "in[0]" }
	terminal	{ cell: "LUT__13428" port: "in[0]" }
	terminal	{ cell: "LUT__13468" port: "in[1]" }
	terminal	{ cell: "LUT__13537" port: "in[1]" }
	terminal	{ cell: "LUT__13540" port: "in[0]" }
	terminal	{ cell: "LUT__13615" port: "in[1]" }
	terminal	{ cell: "LUT__13633" port: "in[0]" }
	terminal	{ cell: "LUT__13723" port: "in[1]" }
	terminal	{ cell: "LUT__13727" port: "in[0]" }
	terminal	{ cell: "LUT__13770" port: "in[1]" }
	terminal	{ cell: "LUT__13813" port: "in[0]" }
	terminal	{ cell: "LUT__13895" port: "in[0]" }
	terminal	{ cell: "LUT__13919" port: "in[1]" }
	terminal	{ cell: "LUT__13977" port: "in[0]" }
	terminal	{ cell: "LUT__14063" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[50]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[50]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[50]~FF" port: "D" }
	terminal	{ cell: "LUT__12844" port: "in[1]" }
	terminal	{ cell: "LUT__12896" port: "in[1]" }
	terminal	{ cell: "LUT__12967" port: "in[0]" }
	terminal	{ cell: "LUT__13007" port: "in[0]" }
	terminal	{ cell: "LUT__13111" port: "in[0]" }
	terminal	{ cell: "LUT__13209" port: "in[1]" }
	terminal	{ cell: "LUT__13274" port: "in[1]" }
	terminal	{ cell: "LUT__13275" port: "in[0]" }
	terminal	{ cell: "LUT__13296" port: "in[1]" }
	terminal	{ cell: "LUT__13356" port: "in[0]" }
	terminal	{ cell: "LUT__13433" port: "in[0]" }
	terminal	{ cell: "LUT__13476" port: "in[1]" }
	terminal	{ cell: "LUT__13555" port: "in[0]" }
	terminal	{ cell: "LUT__13556" port: "in[1]" }
	terminal	{ cell: "LUT__13624" port: "in[1]" }
	terminal	{ cell: "LUT__13646" port: "in[0]" }
	terminal	{ cell: "LUT__13733" port: "in[0]" }
	terminal	{ cell: "LUT__13738" port: "in[1]" }
	terminal	{ cell: "LUT__13779" port: "in[1]" }
	terminal	{ cell: "LUT__13822" port: "in[0]" }
	terminal	{ cell: "LUT__13901" port: "in[0]" }
	terminal	{ cell: "LUT__13923" port: "in[1]" }
	terminal	{ cell: "LUT__13984" port: "in[0]" }
	terminal	{ cell: "LUT__14072" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[51]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[51]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[51]~FF" port: "D" }
	terminal	{ cell: "LUT__12858" port: "in[1]" }
	terminal	{ cell: "LUT__12907" port: "in[1]" }
	terminal	{ cell: "LUT__12976" port: "in[0]" }
	terminal	{ cell: "LUT__13017" port: "in[0]" }
	terminal	{ cell: "LUT__13119" port: "in[1]" }
	terminal	{ cell: "LUT__13122" port: "in[0]" }
	terminal	{ cell: "LUT__13220" port: "in[1]" }
	terminal	{ cell: "LUT__13278" port: "in[0]" }
	terminal	{ cell: "LUT__13280" port: "in[1]" }
	terminal	{ cell: "LUT__13298" port: "in[1]" }
	terminal	{ cell: "LUT__13361" port: "in[0]" }
	terminal	{ cell: "LUT__13438" port: "in[0]" }
	terminal	{ cell: "LUT__13479" port: "in[1]" }
	terminal	{ cell: "LUT__13559" port: "in[1]" }
	terminal	{ cell: "LUT__13565" port: "in[1]" }
	terminal	{ cell: "LUT__13995" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[52]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[52]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[52]~FF" port: "D" }
	terminal	{ cell: "LUT__12921" port: "in[1]" }
	terminal	{ cell: "LUT__13025" port: "in[0]" }
	terminal	{ cell: "LUT__13069" port: "in[0]" }
	terminal	{ cell: "LUT__13132" port: "in[2]" }
	terminal	{ cell: "LUT__13169" port: "in[1]" }
	terminal	{ cell: "LUT__13283" port: "in[0]" }
	terminal	{ cell: "LUT__13304" port: "in[1]" }
	terminal	{ cell: "LUT__13324" port: "in[1]" }
	terminal	{ cell: "LUT__13364" port: "in[0]" }
	terminal	{ cell: "LUT__13446" port: "in[0]" }
	terminal	{ cell: "LUT__13483" port: "in[1]" }
	terminal	{ cell: "LUT__13574" port: "in[1]" }
	terminal	{ cell: "LUT__13578" port: "in[0]" }
	terminal	{ cell: "LUT__13649" port: "in[1]" }
	terminal	{ cell: "LUT__13669" port: "in[0]" }
	terminal	{ cell: "LUT__13758" port: "in[0]" }
	terminal	{ cell: "LUT__13798" port: "in[1]" }
	terminal	{ cell: "LUT__13837" port: "in[1]" }
	terminal	{ cell: "LUT__13844" port: "in[0]" }
	terminal	{ cell: "LUT__13924" port: "in[0]" }
	terminal	{ cell: "LUT__13947" port: "in[1]" }
	terminal	{ cell: "LUT__14008" port: "in[0]" }
	terminal	{ cell: "LUT__14094" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[53]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[53]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[53]~FF" port: "D" }
	terminal	{ cell: "LUT__12925" port: "in[1]" }
	terminal	{ cell: "LUT__13036" port: "in[0]" }
	terminal	{ cell: "LUT__13082" port: "in[0]" }
	terminal	{ cell: "LUT__13143" port: "in[1]" }
	terminal	{ cell: "LUT__13145" port: "in[2]" }
	terminal	{ cell: "LUT__13186" port: "in[1]" }
	terminal	{ cell: "LUT__13289" port: "in[0]" }
	terminal	{ cell: "LUT__13309" port: "in[1]" }
	terminal	{ cell: "LUT__13329" port: "in[1]" }
	terminal	{ cell: "LUT__13371" port: "in[0]" }
	terminal	{ cell: "LUT__13451" port: "in[0]" }
	terminal	{ cell: "LUT__13488" port: "in[1]" }
	terminal	{ cell: "LUT__13594" port: "in[0]" }
	terminal	{ cell: "LUT__13595" port: "in[1]" }
	terminal	{ cell: "LUT__13658" port: "in[1]" }
	terminal	{ cell: "LUT__13683" port: "in[0]" }
	terminal	{ cell: "LUT__13766" port: "in[0]" }
	terminal	{ cell: "LUT__13808" port: "in[1]" }
	terminal	{ cell: "LUT__13851" port: "in[1]" }
	terminal	{ cell: "LUT__13854" port: "in[1]" }
	terminal	{ cell: "LUT__13935" port: "in[0]" }
	terminal	{ cell: "LUT__13961" port: "in[1]" }
	terminal	{ cell: "LUT__14024" port: "in[0]" }
	terminal	{ cell: "LUT__14104" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[54]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[54]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[54]~FF" port: "D" }
	terminal	{ cell: "LUT__12939" port: "in[1]" }
	terminal	{ cell: "LUT__13047" port: "in[0]" }
	terminal	{ cell: "LUT__13069" port: "in[1]" }
	terminal	{ cell: "LUT__13154" port: "in[0]" }
	terminal	{ cell: "LUT__13169" port: "in[0]" }
	terminal	{ cell: "LUT__13240" port: "in[1]" }
	terminal	{ cell: "LUT__13296" port: "in[0]" }
	terminal	{ cell: "LUT__13313" port: "in[1]" }
	terminal	{ cell: "LUT__13334" port: "in[1]" }
	terminal	{ cell: "LUT__13374" port: "in[0]" }
	terminal	{ cell: "LUT__13455" port: "in[0]" }
	terminal	{ cell: "LUT__13493" port: "in[1]" }
	terminal	{ cell: "LUT__13606" port: "in[0]" }
	terminal	{ cell: "LUT__13670" port: "in[1]" }
	terminal	{ cell: "LUT__13694" port: "in[0]" }
	terminal	{ cell: "LUT__13777" port: "in[0]" }
	terminal	{ cell: "LUT__13866" port: "in[0]" }
	terminal	{ cell: "LUT__13946" port: "in[0]" }
	terminal	{ cell: "LUT__14033" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[55]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[55]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[55]~FF" port: "D" }
	terminal	{ cell: "LUT__12951" port: "in[1]" }
	terminal	{ cell: "LUT__13058" port: "in[0]" }
	terminal	{ cell: "LUT__13082" port: "in[1]" }
	terminal	{ cell: "LUT__13158" port: "in[1]" }
	terminal	{ cell: "LUT__13161" port: "in[0]" }
	terminal	{ cell: "LUT__13186" port: "in[0]" }
	terminal	{ cell: "LUT__13247" port: "in[1]" }
	terminal	{ cell: "LUT__13298" port: "in[0]" }
	terminal	{ cell: "LUT__13321" port: "in[1]" }
	terminal	{ cell: "LUT__13339" port: "in[1]" }
	terminal	{ cell: "LUT__13379" port: "in[0]" }
	terminal	{ cell: "LUT__13460" port: "in[0]" }
	terminal	{ cell: "LUT__13498" port: "in[1]" }
	terminal	{ cell: "LUT__13615" port: "in[0]" }
	terminal	{ cell: "LUT__13684" port: "in[1]" }
	terminal	{ cell: "LUT__13700" port: "in[1]" }
	terminal	{ cell: "LUT__13705" port: "in[1]" }
	terminal	{ cell: "LUT__13787" port: "in[0]" }
	terminal	{ cell: "LUT__13828" port: "in[1]" }
	terminal	{ cell: "LUT__13872" port: "in[1]" }
	terminal	{ cell: "LUT__13874" port: "in[1]" }
	terminal	{ cell: "LUT__13956" port: "in[0]" }
	terminal	{ cell: "LUT__13975" port: "in[1]" }
	terminal	{ cell: "LUT__14046" port: "in[0]" }
	terminal	{ cell: "LUT__14128" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[56]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[56]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[56]~FF" port: "D" }
	terminal	{ cell: "LUT__12845" port: "in[0]" }
	terminal	{ cell: "LUT__12964" port: "in[1]" }
	terminal	{ cell: "LUT__13090" port: "in[1]" }
	terminal	{ cell: "LUT__13093" port: "in[0]" }
	terminal	{ cell: "LUT__13191" port: "in[1]" }
	terminal	{ cell: "LUT__13196" port: "in[0]" }
	terminal	{ cell: "LUT__13304" port: "in[0]" }
	terminal	{ cell: "LUT__13346" port: "in[1]" }
	terminal	{ cell: "LUT__13384" port: "in[0]" }
	terminal	{ cell: "LUT__13405" port: "in[1]" }
	terminal	{ cell: "LUT__13463" port: "in[0]" }
	terminal	{ cell: "LUT__13518" port: "in[1]" }
	terminal	{ cell: "LUT__13520" port: "in[0]" }
	terminal	{ cell: "LUT__13603" port: "in[1]" }
	terminal	{ cell: "LUT__13624" port: "in[0]" }
	terminal	{ cell: "LUT__13710" port: "in[0]" }
	terminal	{ cell: "LUT__13713" port: "in[1]" }
	terminal	{ cell: "LUT__13763" port: "in[1]" }
	terminal	{ cell: "LUT__13802" port: "in[0]" }
	terminal	{ cell: "LUT__13881" port: "in[1]" }
	terminal	{ cell: "LUT__13882" port: "in[0]" }
	terminal	{ cell: "LUT__13902" port: "in[1]" }
	terminal	{ cell: "LUT__13971" port: "in[0]" }
	terminal	{ cell: "LUT__14049" port: "in[1]" }
	terminal	{ cell: "LUT__14051" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[57]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[57]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[57]~FF" port: "D" }
	terminal	{ cell: "LUT__12856" port: "in[0]" }
	terminal	{ cell: "LUT__12977" port: "in[1]" }
	terminal	{ cell: "LUT__13102" port: "in[1]" }
	terminal	{ cell: "LUT__13103" port: "in[0]" }
	terminal	{ cell: "LUT__13200" port: "in[1]" }
	terminal	{ cell: "LUT__13202" port: "in[0]" }
	terminal	{ cell: "LUT__13309" port: "in[0]" }
	terminal	{ cell: "LUT__13351" port: "in[1]" }
	terminal	{ cell: "LUT__13389" port: "in[0]" }
	terminal	{ cell: "LUT__13410" port: "in[1]" }
	terminal	{ cell: "LUT__13468" port: "in[0]" }
	terminal	{ cell: "LUT__13535" port: "in[1]" }
	terminal	{ cell: "LUT__13543" port: "in[1]" }
	terminal	{ cell: "LUT__13724" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[58]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[58]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[58]~FF" port: "D" }
	terminal	{ cell: "LUT__12845" port: "in[1]" }
	terminal	{ cell: "LUT__12964" port: "in[0]" }
	terminal	{ cell: "LUT__13108" port: "in[0]" }
	terminal	{ cell: "LUT__13111" port: "in[1]" }
	terminal	{ cell: "LUT__13209" port: "in[0]" }
	terminal	{ cell: "LUT__13210" port: "in[1]" }
	terminal	{ cell: "LUT__13313" port: "in[0]" }
	terminal	{ cell: "LUT__13353" port: "in[1]" }
	terminal	{ cell: "LUT__13394" port: "in[0]" }
	terminal	{ cell: "LUT__13413" port: "in[1]" }
	terminal	{ cell: "LUT__13476" port: "in[0]" }
	terminal	{ cell: "LUT__13547" port: "in[1]" }
	terminal	{ cell: "LUT__13548" port: "in[0]" }
	terminal	{ cell: "LUT__13625" port: "in[1]" }
	terminal	{ cell: "LUT__13649" port: "in[0]" }
	terminal	{ cell: "LUT__13740" port: "in[0]" }
	terminal	{ cell: "LUT__13741" port: "in[1]" }
	terminal	{ cell: "LUT__13782" port: "in[1]" }
	terminal	{ cell: "LUT__13820" port: "in[0]" }
	terminal	{ cell: "LUT__13903" port: "in[0]" }
	terminal	{ cell: "LUT__13927" port: "in[0]" }
	terminal	{ cell: "LUT__13992" port: "in[0]" }
	terminal	{ cell: "LUT__14069" port: "in[1]" }
	terminal	{ cell: "LUT__14070" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[59]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[59]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[59]~FF" port: "D" }
	terminal	{ cell: "LUT__12856" port: "in[1]" }
	terminal	{ cell: "LUT__12977" port: "in[0]" }
	terminal	{ cell: "LUT__13117" port: "in[2]" }
	terminal	{ cell: "LUT__13122" port: "in[1]" }
	terminal	{ cell: "LUT__13220" port: "in[0]" }
	terminal	{ cell: "LUT__13321" port: "in[0]" }
	terminal	{ cell: "LUT__13358" port: "in[1]" }
	terminal	{ cell: "LUT__13398" port: "in[0]" }
	terminal	{ cell: "LUT__13420" port: "in[1]" }
	terminal	{ cell: "LUT__13479" port: "in[0]" }
	terminal	{ cell: "LUT__13561" port: "in[0]" }
	terminal	{ cell: "LUT__13569" port: "in[1]" }
	terminal	{ cell: "LUT__13638" port: "in[1]" }
	terminal	{ cell: "LUT__13658" port: "in[0]" }
	terminal	{ cell: "LUT__13751" port: "in[1]" }
	terminal	{ cell: "LUT__13752" port: "in[0]" }
	terminal	{ cell: "LUT__13794" port: "in[1]" }
	terminal	{ cell: "LUT__13832" port: "in[0]" }
	terminal	{ cell: "LUT__13913" port: "in[0]" }
	terminal	{ cell: "LUT__13934" port: "in[0]" }
	terminal	{ cell: "LUT__14002" port: "in[0]" }
	terminal	{ cell: "LUT__14081" port: "in[0]" }
	terminal	{ cell: "LUT__14088" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[60]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[60]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[60]~FF" port: "D" }
	terminal	{ cell: "LUT__13070" port: "in[0]" }
	terminal	{ cell: "LUT__13131" port: "in[2]" }
	terminal	{ cell: "LUT__13132" port: "in[1]" }
	terminal	{ cell: "LUT__13176" port: "in[1]" }
	terminal	{ cell: "LUT__13326" port: "in[0]" }
	terminal	{ cell: "LUT__13366" port: "in[1]" }
	terminal	{ cell: "LUT__13405" port: "in[0]" }
	terminal	{ cell: "LUT__13425" port: "in[1]" }
	terminal	{ cell: "LUT__13483" port: "in[0]" }
	terminal	{ cell: "LUT__13579" port: "in[0]" }
	terminal	{ cell: "LUT__13580" port: "in[1]" }
	terminal	{ cell: "LUT__13671" port: "in[1]" }
	terminal	{ cell: "LUT__13756" port: "in[1]" }
	terminal	{ cell: "LUT__13845" port: "in[0]" }
	terminal	{ cell: "LUT__13930" port: "in[0]" }
	terminal	{ cell: "LUT__14011" port: "in[0]" }
	terminal	{ cell: "LUT__14091" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[61]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[61]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[61]~FF" port: "D" }
	terminal	{ cell: "LUT__13081" port: "in[0]" }
	terminal	{ cell: "LUT__13144" port: "in[2]" }
	terminal	{ cell: "LUT__13145" port: "in[1]" }
	terminal	{ cell: "LUT__13187" port: "in[1]" }
	terminal	{ cell: "LUT__13331" port: "in[0]" }
	terminal	{ cell: "LUT__13368" port: "in[1]" }
	terminal	{ cell: "LUT__13410" port: "in[0]" }
	terminal	{ cell: "LUT__13431" port: "in[1]" }
	terminal	{ cell: "LUT__13488" port: "in[0]" }
	terminal	{ cell: "LUT__13588" port: "in[0]" }
	terminal	{ cell: "LUT__13593" port: "in[1]" }
	terminal	{ cell: "LUT__13659" port: "in[1]" }
	terminal	{ cell: "LUT__13684" port: "in[0]" }
	terminal	{ cell: "LUT__13770" port: "in[0]" }
	terminal	{ cell: "LUT__13814" port: "in[1]" }
	terminal	{ cell: "LUT__13849" port: "in[1]" }
	terminal	{ cell: "LUT__13856" port: "in[0]" }
	terminal	{ cell: "LUT__13937" port: "in[0]" }
	terminal	{ cell: "LUT__13959" port: "in[1]" }
	terminal	{ cell: "LUT__14025" port: "in[1]" }
	terminal	{ cell: "LUT__14107" port: "in[0]" }
	terminal	{ cell: "LUT__14110" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[62]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[62]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[62]~FF" port: "D" }
	terminal	{ cell: "LUT__13070" port: "in[1]" }
	terminal	{ cell: "LUT__13151" port: "in[0]" }
	terminal	{ cell: "LUT__13154" port: "in[1]" }
	terminal	{ cell: "LUT__13176" port: "in[0]" }
	terminal	{ cell: "LUT__13235" port: "in[1]" }
	terminal	{ cell: "LUT__13240" port: "in[0]" }
	terminal	{ cell: "LUT__13336" port: "in[0]" }
	terminal	{ cell: "LUT__13376" port: "in[1]" }
	terminal	{ cell: "LUT__13413" port: "in[0]" }
	terminal	{ cell: "LUT__13434" port: "in[1]" }
	terminal	{ cell: "LUT__13493" port: "in[0]" }
	terminal	{ cell: "LUT__13603" port: "in[0]" }
	terminal	{ cell: "LUT__13663" port: "in[1]" }
	terminal	{ cell: "LUT__13688" port: "in[0]" }
	terminal	{ cell: "LUT__13690" port: "in[1]" }
	terminal	{ cell: "LUT__13779" port: "in[0]" }
	terminal	{ cell: "LUT__13817" port: "in[1]" }
	terminal	{ cell: "LUT__13860" port: "in[1]" }
	terminal	{ cell: "LUT__13861" port: "in[0]" }
	terminal	{ cell: "LUT__13948" port: "in[0]" }
	terminal	{ cell: "LUT__13964" port: "in[1]" }
	terminal	{ cell: "LUT__14036" port: "in[0]" }
	terminal	{ cell: "LUT__14114" port: "in[1]" }
	terminal	{ cell: "LUT__14121" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[63]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[63]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[63]~FF" port: "D" }
	terminal	{ cell: "LUT__13081" port: "in[1]" }
	terminal	{ cell: "LUT__13160" port: "in[0]" }
	terminal	{ cell: "LUT__13161" port: "in[1]" }
	terminal	{ cell: "LUT__13187" port: "in[0]" }
	terminal	{ cell: "LUT__13245" port: "in[1]" }
	terminal	{ cell: "LUT__13247" port: "in[0]" }
	terminal	{ cell: "LUT__13341" port: "in[0]" }
	terminal	{ cell: "LUT__13381" port: "in[1]" }
	terminal	{ cell: "LUT__13420" port: "in[0]" }
	terminal	{ cell: "LUT__13439" port: "in[1]" }
	terminal	{ cell: "LUT__13498" port: "in[0]" }
	terminal	{ cell: "LUT__13611" port: "in[1]" }
	terminal	{ cell: "LUT__13680" port: "in[0]" }
	terminal	{ cell: "LUT__13702" port: "in[0]" }
	terminal	{ cell: "LUT__13706" port: "in[1]" }
	terminal	{ cell: "LUT__13831" port: "in[1]" }
	terminal	{ cell: "LUT__13875" port: "in[1]" }
	terminal	{ cell: "LUT__13974" port: "in[0]" }
	terminal	{ cell: "LUT__14130" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[48]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[48]~FF" port: "Q" }
	terminal	{ cell: "LUT__12867" port: "in[0]" }
	terminal	{ cell: "LUT__12984" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[49]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[49]~FF" port: "Q" }
	terminal	{ cell: "LUT__12880" port: "in[0]" }
	terminal	{ cell: "LUT__12998" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[50]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[50]~FF" port: "Q" }
	terminal	{ cell: "LUT__12891" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[51]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[51]~FF" port: "Q" }
	terminal	{ cell: "LUT__12905" port: "in[0]" }
	terminal	{ cell: "LUT__13019" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[52]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[52]~FF" port: "Q" }
	terminal	{ cell: "LUT__12919" port: "in[0]" }
	terminal	{ cell: "LUT__13026" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[53]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[53]~FF" port: "Q" }
	terminal	{ cell: "LUT__12928" port: "in[0]" }
	terminal	{ cell: "LUT__13039" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[54]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[54]~FF" port: "Q" }
	terminal	{ cell: "LUT__12944" port: "in[0]" }
	terminal	{ cell: "LUT__13051" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[55]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[55]~FF" port: "Q" }
	terminal	{ cell: "LUT__12954" port: "in[0]" }
	terminal	{ cell: "LUT__13059" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[56]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[56]~FF" port: "Q" }
	terminal	{ cell: "LUT__12867" port: "in[1]" }
	terminal	{ cell: "LUT__12871" port: "in[0]" }
	terminal	{ cell: "LUT__12983" port: "in[1]" }
	terminal	{ cell: "LUT__12984" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[57]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[57]~FF" port: "Q" }
	terminal	{ cell: "LUT__12879" port: "in[0]" }
	terminal	{ cell: "LUT__12880" port: "in[1]" }
	terminal	{ cell: "LUT__12998" port: "in[0]" }
	terminal	{ cell: "LUT__13000" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[58]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[58]~FF" port: "Q" }
	terminal	{ cell: "LUT__12890" port: "in[2]" }
	terminal	{ cell: "LUT__12891" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[59]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[59]~FF" port: "Q" }
	terminal	{ cell: "LUT__12903" port: "in[2]" }
	terminal	{ cell: "LUT__12905" port: "in[1]" }
	terminal	{ cell: "LUT__13019" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[60]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[60]~FF" port: "Q" }
	terminal	{ cell: "LUT__12916" port: "in[2]" }
	terminal	{ cell: "LUT__12919" port: "in[1]" }
	terminal	{ cell: "LUT__13026" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[61]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[61]~FF" port: "Q" }
	terminal	{ cell: "LUT__12926" port: "in[0]" }
	terminal	{ cell: "LUT__12928" port: "in[1]" }
	terminal	{ cell: "LUT__13039" port: "in[0]" }
	terminal	{ cell: "LUT__13041" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[62]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[62]~FF" port: "Q" }
	terminal	{ cell: "LUT__12943" port: "in[0]" }
	terminal	{ cell: "LUT__12944" port: "in[1]" }
	terminal	{ cell: "LUT__13051" port: "in[0]" }
	terminal	{ cell: "LUT__13053" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[63]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[63]~FF" port: "Q" }
	terminal	{ cell: "LUT__12949" port: "in[0]" }
	terminal	{ cell: "LUT__12954" port: "in[1]" }
	terminal	{ cell: "LUT__13056" port: "in[1]" }
	terminal	{ cell: "LUT__13059" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12825" port: "in[0]" }
	terminal	{ cell: "LUT__12831" port: "in[1]" }
	terminal	{ cell: "LUT__12834" port: "in[1]" }
	terminal	{ cell: "LUT__12836" port: "in[0]" }
	terminal	{ cell: "LUT__12840" port: "in[0]" }
	terminal	{ cell: "LUT__12843" port: "in[2]" }
	terminal	{ cell: "LUT__12846" port: "in[1]" }
	terminal	{ cell: "LUT__12848" port: "in[1]" }
	terminal	{ cell: "LUT__12852" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12825" port: "in[1]" }
	terminal	{ cell: "LUT__12832" port: "in[0]" }
	terminal	{ cell: "LUT__12834" port: "in[2]" }
	terminal	{ cell: "LUT__12836" port: "in[2]" }
	terminal	{ cell: "LUT__12838" port: "in[0]" }
	terminal	{ cell: "LUT__12840" port: "in[1]" }
	terminal	{ cell: "LUT__12843" port: "in[1]" }
	terminal	{ cell: "LUT__12846" port: "in[2]" }
	terminal	{ cell: "LUT__12848" port: "in[2]" }
	terminal	{ cell: "LUT__12852" port: "in[0]" }
	terminal	{ cell: "LUT__12854" port: "in[2]" }
	terminal	{ cell: "LUT__12950" port: "in[2]" }
	terminal	{ cell: "LUT__13219" port: "in[2]" }
	terminal	{ cell: "LUT__13223" port: "in[2]" }
	terminal	{ cell: "LUT__13229" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14276" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14279" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__14282" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__14285" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__14288" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__14291" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__14294" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__14481" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__14484" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__14487" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__14490" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__14493" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__14496" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__14499" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__14502" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[16]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[16]~FF" port: "Q" }
	terminal	{ cell: "LUT__14524" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[17]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[17]~FF" port: "Q" }
	terminal	{ cell: "LUT__14527" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[18]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[18]~FF" port: "Q" }
	terminal	{ cell: "LUT__14530" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[19]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[19]~FF" port: "Q" }
	terminal	{ cell: "LUT__14533" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[20]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[20]~FF" port: "Q" }
	terminal	{ cell: "LUT__14536" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[21]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[21]~FF" port: "Q" }
	terminal	{ cell: "LUT__14539" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[22]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[22]~FF" port: "Q" }
	terminal	{ cell: "LUT__14542" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[23]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[23]~FF" port: "Q" }
	terminal	{ cell: "LUT__14545" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[24]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[24]~FF" port: "Q" }
	terminal	{ cell: "LUT__14548" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[25]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[25]~FF" port: "Q" }
	terminal	{ cell: "LUT__14551" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[26]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[26]~FF" port: "Q" }
	terminal	{ cell: "LUT__14554" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[27]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[27]~FF" port: "Q" }
	terminal	{ cell: "LUT__14557" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[28]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[28]~FF" port: "Q" }
	terminal	{ cell: "LUT__14560" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[29]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[29]~FF" port: "Q" }
	terminal	{ cell: "LUT__14563" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[30]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[30]~FF" port: "Q" }
	terminal	{ cell: "LUT__14566" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[31]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[31]~FF" port: "Q" }
	terminal	{ cell: "LUT__14569" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[32]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[32]~FF" port: "Q" }
	terminal	{ cell: "LUT__14572" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[33]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[33]~FF" port: "Q" }
	terminal	{ cell: "LUT__14575" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[34]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[34]~FF" port: "Q" }
	terminal	{ cell: "LUT__14578" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[35]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[35]~FF" port: "Q" }
	terminal	{ cell: "LUT__14581" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[36]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[36]~FF" port: "Q" }
	terminal	{ cell: "LUT__14584" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[37]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[37]~FF" port: "Q" }
	terminal	{ cell: "LUT__14587" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[38]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[38]~FF" port: "Q" }
	terminal	{ cell: "LUT__14590" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[39]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[39]~FF" port: "Q" }
	terminal	{ cell: "LUT__14593" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_48bit"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_48bit~FF" port: "Q" }
	terminal	{ cell: "LUT__12051" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__13255" port: "in[0]" }
	terminal	{ cell: "LUT__13258" port: "in[1]" }
	terminal	{ cell: "LUT__13259" port: "in[2]" }
	terminal	{ cell: "LUT__13262" port: "in[0]" }
	terminal	{ cell: "LUT__13264" port: "in[0]" }
	terminal	{ cell: "LUT__13267" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14273" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__13255" port: "in[1]" }
	terminal	{ cell: "LUT__13258" port: "in[0]" }
	terminal	{ cell: "LUT__13262" port: "in[1]" }
	terminal	{ cell: "LUT__13264" port: "in[1]" }
	terminal	{ cell: "LUT__13267" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14277" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14280" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__14283" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__14286" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__14289" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__14292" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__14295" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__14482" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__14485" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__14488" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__14491" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__14494" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__14497" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__14500" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__14503" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[16]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[16]~FF" port: "Q" }
	terminal	{ cell: "LUT__14525" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[17]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[17]~FF" port: "Q" }
	terminal	{ cell: "LUT__14528" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[18]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[18]~FF" port: "Q" }
	terminal	{ cell: "LUT__14531" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[19]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[19]~FF" port: "Q" }
	terminal	{ cell: "LUT__14534" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[20]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[20]~FF" port: "Q" }
	terminal	{ cell: "LUT__14537" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[21]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[21]~FF" port: "Q" }
	terminal	{ cell: "LUT__14540" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[22]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[22]~FF" port: "Q" }
	terminal	{ cell: "LUT__14543" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[23]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[23]~FF" port: "Q" }
	terminal	{ cell: "LUT__14546" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[24]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[24]~FF" port: "Q" }
	terminal	{ cell: "LUT__14549" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[25]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[25]~FF" port: "Q" }
	terminal	{ cell: "LUT__14552" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[26]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[26]~FF" port: "Q" }
	terminal	{ cell: "LUT__14555" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[27]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[27]~FF" port: "Q" }
	terminal	{ cell: "LUT__14558" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[28]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[28]~FF" port: "Q" }
	terminal	{ cell: "LUT__14561" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[29]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[29]~FF" port: "Q" }
	terminal	{ cell: "LUT__14564" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[30]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[30]~FF" port: "Q" }
	terminal	{ cell: "LUT__14567" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[31]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[31]~FF" port: "Q" }
	terminal	{ cell: "LUT__14570" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[32]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[32]~FF" port: "Q" }
	terminal	{ cell: "LUT__14573" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[33]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[33]~FF" port: "Q" }
	terminal	{ cell: "LUT__14576" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[34]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[34]~FF" port: "Q" }
	terminal	{ cell: "LUT__14579" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[35]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[35]~FF" port: "Q" }
	terminal	{ cell: "LUT__14582" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[36]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[36]~FF" port: "Q" }
	terminal	{ cell: "LUT__14585" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[37]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[37]~FF" port: "Q" }
	terminal	{ cell: "LUT__14588" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[38]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[38]~FF" port: "Q" }
	terminal	{ cell: "LUT__14591" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[39]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[39]~FF" port: "Q" }
	terminal	{ cell: "LUT__14594" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[40]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[40]~FF" port: "Q" }
	terminal	{ cell: "LUT__14597" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[41]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[41]~FF" port: "Q" }
	terminal	{ cell: "LUT__14599" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[42]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[42]~FF" port: "Q" }
	terminal	{ cell: "LUT__14601" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[43]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[43]~FF" port: "Q" }
	terminal	{ cell: "LUT__14603" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[44]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[44]~FF" port: "Q" }
	terminal	{ cell: "LUT__14605" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[45]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[45]~FF" port: "Q" }
	terminal	{ cell: "LUT__14607" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[46]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[46]~FF" port: "Q" }
	terminal	{ cell: "LUT__14609" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[47]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[47]~FF" port: "Q" }
	terminal	{ cell: "LUT__14611" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_56bit"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_56bit~FF" port: "Q" }
	terminal	{ cell: "LUT__12051" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14272" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__13503" port: "in[0]" }
	terminal	{ cell: "LUT__13511" port: "in[0]" }
	terminal	{ cell: "LUT__13515" port: "in[0]" }
	terminal	{ cell: "LUT__13517" port: "in[1]" }
	terminal	{ cell: "LUT__13519" port: "in[2]" }
	terminal	{ cell: "LUT__13521" port: "in[0]" }
	terminal	{ cell: "LUT__13524" port: "in[0]" }
	terminal	{ cell: "LUT__13529" port: "in[3]" }
	terminal	{ cell: "LUT__13530" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__13503" port: "in[1]" }
	terminal	{ cell: "LUT__13511" port: "in[2]" }
	terminal	{ cell: "LUT__13515" port: "in[1]" }
	terminal	{ cell: "LUT__13517" port: "in[0]" }
	terminal	{ cell: "LUT__13519" port: "in[0]" }
	terminal	{ cell: "LUT__13521" port: "in[1]" }
	terminal	{ cell: "LUT__13524" port: "in[1]" }
	terminal	{ cell: "LUT__13530" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__13503" port: "in[2]" }
	terminal	{ cell: "LUT__13511" port: "in[1]" }
	terminal	{ cell: "LUT__13516" port: "in[2]" }
	terminal	{ cell: "LUT__13517" port: "in[2]" }
	terminal	{ cell: "LUT__13519" port: "in[1]" }
	terminal	{ cell: "LUT__13521" port: "in[2]" }
	terminal	{ cell: "LUT__13524" port: "in[2]" }
	terminal	{ cell: "LUT__13528" port: "in[0]" }
	terminal	{ cell: "LUT__13530" port: "in[0]" }
	terminal	{ cell: "LUT__13532" port: "in[2]" }
	terminal	{ cell: "LUT__13533" port: "in[0]" }
	terminal	{ cell: "LUT__13551" port: "in[2]" }
	terminal	{ cell: "LUT__13622" port: "in[2]" }
	terminal	{ cell: "LUT__13725" port: "in[2]" }
	terminal	{ cell: "LUT__13986" port: "in[2]" }
	terminal	{ cell: "LUT__13997" port: "in[2]" }
	terminal	{ cell: "LUT__14093" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14276" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14279" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__14282" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__14285" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__14288" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__14291" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__14294" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__14481" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__14484" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__14487" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__14490" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__14493" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__14496" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__14499" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__14502" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[16]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[16]~FF" port: "Q" }
	terminal	{ cell: "LUT__14524" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[17]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[17]~FF" port: "Q" }
	terminal	{ cell: "LUT__14527" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[18]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[18]~FF" port: "Q" }
	terminal	{ cell: "LUT__14530" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[19]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[19]~FF" port: "Q" }
	terminal	{ cell: "LUT__14533" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[20]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[20]~FF" port: "Q" }
	terminal	{ cell: "LUT__14536" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[21]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[21]~FF" port: "Q" }
	terminal	{ cell: "LUT__14539" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[22]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[22]~FF" port: "Q" }
	terminal	{ cell: "LUT__14542" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[23]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[23]~FF" port: "Q" }
	terminal	{ cell: "LUT__14545" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[24]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[24]~FF" port: "Q" }
	terminal	{ cell: "LUT__14548" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[25]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[25]~FF" port: "Q" }
	terminal	{ cell: "LUT__14551" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[26]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[26]~FF" port: "Q" }
	terminal	{ cell: "LUT__14554" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[27]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[27]~FF" port: "Q" }
	terminal	{ cell: "LUT__14557" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[28]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[28]~FF" port: "Q" }
	terminal	{ cell: "LUT__14560" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[29]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[29]~FF" port: "Q" }
	terminal	{ cell: "LUT__14563" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[30]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[30]~FF" port: "Q" }
	terminal	{ cell: "LUT__14566" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[31]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[31]~FF" port: "Q" }
	terminal	{ cell: "LUT__14569" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[32]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[32]~FF" port: "Q" }
	terminal	{ cell: "LUT__14572" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[33]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[33]~FF" port: "Q" }
	terminal	{ cell: "LUT__14575" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[34]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[34]~FF" port: "Q" }
	terminal	{ cell: "LUT__14578" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[35]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[35]~FF" port: "Q" }
	terminal	{ cell: "LUT__14581" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[36]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[36]~FF" port: "Q" }
	terminal	{ cell: "LUT__14584" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[37]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[37]~FF" port: "Q" }
	terminal	{ cell: "LUT__14587" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[38]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[38]~FF" port: "Q" }
	terminal	{ cell: "LUT__14590" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[39]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[39]~FF" port: "Q" }
	terminal	{ cell: "LUT__14593" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[40]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[40]~FF" port: "Q" }
	terminal	{ cell: "LUT__14596" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[41]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[41]~FF" port: "Q" }
	terminal	{ cell: "LUT__14598" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[42]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[42]~FF" port: "Q" }
	terminal	{ cell: "LUT__14600" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[43]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[43]~FF" port: "Q" }
	terminal	{ cell: "LUT__14602" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[44]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[44]~FF" port: "Q" }
	terminal	{ cell: "LUT__14604" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[45]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[45]~FF" port: "Q" }
	terminal	{ cell: "LUT__14606" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[46]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[46]~FF" port: "Q" }
	terminal	{ cell: "LUT__14608" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[47]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[47]~FF" port: "Q" }
	terminal	{ cell: "LUT__14610" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[48]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[48]~FF" port: "Q" }
	terminal	{ cell: "LUT__14612" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[49]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[49]~FF" port: "Q" }
	terminal	{ cell: "LUT__14614" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[50]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[50]~FF" port: "Q" }
	terminal	{ cell: "LUT__14616" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[51]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[51]~FF" port: "Q" }
	terminal	{ cell: "LUT__14618" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[52]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[52]~FF" port: "Q" }
	terminal	{ cell: "LUT__14620" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[53]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[53]~FF" port: "Q" }
	terminal	{ cell: "LUT__14622" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[54]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[54]~FF" port: "Q" }
	terminal	{ cell: "LUT__14624" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[55]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[55]~FF" port: "Q" }
	terminal	{ cell: "LUT__14626" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__14482" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__14295" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__14292" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14273" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__14289" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__14286" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__14283" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14280" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14277" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__14485" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_64bit"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_64bit~FF" port: "Q" }
	terminal	{ cell: "LUT__12051" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__14488" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__14491" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__14494" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__14497" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__14500" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__14503" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[16]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[16]~FF" port: "Q" }
	terminal	{ cell: "LUT__14525" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[17]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[17]~FF" port: "Q" }
	terminal	{ cell: "LUT__14528" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[18]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[18]~FF" port: "Q" }
	terminal	{ cell: "LUT__14531" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[19]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[19]~FF" port: "Q" }
	terminal	{ cell: "LUT__14534" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[20]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[20]~FF" port: "Q" }
	terminal	{ cell: "LUT__14537" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[21]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[21]~FF" port: "Q" }
	terminal	{ cell: "LUT__14540" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[22]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[22]~FF" port: "Q" }
	terminal	{ cell: "LUT__14543" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[23]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[23]~FF" port: "Q" }
	terminal	{ cell: "LUT__14546" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[24]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[24]~FF" port: "Q" }
	terminal	{ cell: "LUT__14549" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[25]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[25]~FF" port: "Q" }
	terminal	{ cell: "LUT__14552" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[26]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[26]~FF" port: "Q" }
	terminal	{ cell: "LUT__14555" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[27]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[27]~FF" port: "Q" }
	terminal	{ cell: "LUT__14558" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[28]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[28]~FF" port: "Q" }
	terminal	{ cell: "LUT__14561" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[29]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[29]~FF" port: "Q" }
	terminal	{ cell: "LUT__14564" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[30]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[30]~FF" port: "Q" }
	terminal	{ cell: "LUT__14567" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[31]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[31]~FF" port: "Q" }
	terminal	{ cell: "LUT__14570" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[32]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[32]~FF" port: "Q" }
	terminal	{ cell: "LUT__14573" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[33]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[33]~FF" port: "Q" }
	terminal	{ cell: "LUT__14576" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[34]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[34]~FF" port: "Q" }
	terminal	{ cell: "LUT__14579" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[35]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[35]~FF" port: "Q" }
	terminal	{ cell: "LUT__14582" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[36]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[36]~FF" port: "Q" }
	terminal	{ cell: "LUT__14585" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[37]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[37]~FF" port: "Q" }
	terminal	{ cell: "LUT__14588" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[38]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[38]~FF" port: "Q" }
	terminal	{ cell: "LUT__14591" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[39]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[39]~FF" port: "Q" }
	terminal	{ cell: "LUT__14594" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[40]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[40]~FF" port: "Q" }
	terminal	{ cell: "LUT__14596" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[41]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[41]~FF" port: "Q" }
	terminal	{ cell: "LUT__14598" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[42]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[42]~FF" port: "Q" }
	terminal	{ cell: "LUT__14600" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[43]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[43]~FF" port: "Q" }
	terminal	{ cell: "LUT__14602" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[44]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[44]~FF" port: "Q" }
	terminal	{ cell: "LUT__14604" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[45]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[45]~FF" port: "Q" }
	terminal	{ cell: "LUT__14606" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[46]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[46]~FF" port: "Q" }
	terminal	{ cell: "LUT__14608" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[47]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[47]~FF" port: "Q" }
	terminal	{ cell: "LUT__14610" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[48]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[48]~FF" port: "Q" }
	terminal	{ cell: "LUT__14612" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[49]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[49]~FF" port: "Q" }
	terminal	{ cell: "LUT__14614" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[50]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[50]~FF" port: "Q" }
	terminal	{ cell: "LUT__14616" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[51]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[51]~FF" port: "Q" }
	terminal	{ cell: "LUT__14618" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[52]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[52]~FF" port: "Q" }
	terminal	{ cell: "LUT__14620" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[53]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[53]~FF" port: "Q" }
	terminal	{ cell: "LUT__14622" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[54]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[54]~FF" port: "Q" }
	terminal	{ cell: "LUT__14624" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[55]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[55]~FF" port: "Q" }
	terminal	{ cell: "LUT__14626" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[56]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[56]~FF" port: "Q" }
	terminal	{ cell: "LUT__14629" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[57]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[57]~FF" port: "Q" }
	terminal	{ cell: "LUT__14630" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[58]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[58]~FF" port: "Q" }
	terminal	{ cell: "LUT__14631" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[59]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[59]~FF" port: "Q" }
	terminal	{ cell: "LUT__14632" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[60]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[60]~FF" port: "Q" }
	terminal	{ cell: "LUT__14633" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[61]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[61]~FF" port: "Q" }
	terminal	{ cell: "LUT__14634" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[62]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[62]~FF" port: "Q" }
	terminal	{ cell: "LUT__14635" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[63]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[63]~FF" port: "Q" }
	terminal	{ cell: "LUT__14636" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RDATA[0]" }
	terminal	{ cell: "LUT__12915" port: "in[2]" }
	terminal	{ cell: "LUT__12916" port: "in[0]" }
	terminal	{ cell: "LUT__13075" port: "in[0]" }
	terminal	{ cell: "LUT__13130" port: "in[0]" }
	terminal	{ cell: "LUT__13131" port: "in[1]" }
	terminal	{ cell: "LUT__13177" port: "in[1]" }
	terminal	{ cell: "LUT__13224" port: "in[1]" }
	terminal	{ cell: "LUT__13284" port: "in[0]" }
	terminal	{ cell: "LUT__13303" port: "in[1]" }
	terminal	{ cell: "LUT__13326" port: "in[1]" }
	terminal	{ cell: "LUT__13366" port: "in[0]" }
	terminal	{ cell: "LUT__13444" port: "in[0]" }
	terminal	{ cell: "LUT__13486" port: "in[1]" }
	terminal	{ cell: "LUT__13572" port: "in[0]" }
	terminal	{ cell: "LUT__13573" port: "in[1]" }
	terminal	{ cell: "LUT__13643" port: "in[1]" }
	terminal	{ cell: "LUT__13663" port: "in[0]" }
	terminal	{ cell: "LUT__13763" port: "in[0]" }
	terminal	{ cell: "LUT__13799" port: "in[1]" }
	terminal	{ cell: "LUT__13842" port: "in[0]" }
	terminal	{ cell: "LUT__13844" port: "in[1]" }
	terminal	{ cell: "LUT__13923" port: "in[0]" }
	terminal	{ cell: "LUT__13945" port: "in[1]" }
	terminal	{ cell: "LUT__14011" port: "in[1]" }
	terminal	{ cell: "LUT__14014" port: "in[0]" }
	terminal	{ cell: "LUT__14092" port: "in[1]" }
	terminal	{ cell: "LUT__14097" port: "in[0]" }
	terminal	{ cell: "LUT__14145" port: "in[1]" }
	terminal	{ cell: "LUT__14146" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RDATA[1]" }
	terminal	{ cell: "LUT__12926" port: "in[1]" }
	terminal	{ cell: "LUT__12933" port: "in[0]" }
	terminal	{ cell: "LUT__13037" port: "in[1]" }
	terminal	{ cell: "LUT__13041" port: "in[0]" }
	terminal	{ cell: "LUT__13085" port: "in[0]" }
	terminal	{ cell: "LUT__13139" port: "in[0]" }
	terminal	{ cell: "LUT__13144" port: "in[1]" }
	terminal	{ cell: "LUT__13180" port: "in[1]" }
	terminal	{ cell: "LUT__13288" port: "in[0]" }
	terminal	{ cell: "LUT__13308" port: "in[1]" }
	terminal	{ cell: "LUT__13331" port: "in[1]" }
	terminal	{ cell: "LUT__13368" port: "in[0]" }
	terminal	{ cell: "LUT__13449" port: "in[0]" }
	terminal	{ cell: "LUT__13491" port: "in[1]" }
	terminal	{ cell: "LUT__13584" port: "in[1]" }
	terminal	{ cell: "LUT__13586" port: "in[1]" }
	terminal	{ cell: "LUT__14143" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RDATA[2]" }
	terminal	{ cell: "LUT__12940" port: "in[0]" }
	terminal	{ cell: "LUT__12943" port: "in[1]" }
	terminal	{ cell: "LUT__13046" port: "in[1]" }
	terminal	{ cell: "LUT__13053" port: "in[0]" }
	terminal	{ cell: "LUT__13075" port: "in[1]" }
	terminal	{ cell: "LUT__13151" port: "in[1]" }
	terminal	{ cell: "LUT__13177" port: "in[0]" }
	terminal	{ cell: "LUT__13235" port: "in[0]" }
	terminal	{ cell: "LUT__13239" port: "in[1]" }
	terminal	{ cell: "LUT__13293" port: "in[0]" }
	terminal	{ cell: "LUT__13314" port: "in[1]" }
	terminal	{ cell: "LUT__13336" port: "in[1]" }
	terminal	{ cell: "LUT__13376" port: "in[0]" }
	terminal	{ cell: "LUT__13454" port: "in[0]" }
	terminal	{ cell: "LUT__13496" port: "in[1]" }
	terminal	{ cell: "LUT__13602" port: "in[1]" }
	terminal	{ cell: "LUT__13665" port: "in[1]" }
	terminal	{ cell: "LUT__13693" port: "in[1]" }
	terminal	{ cell: "LUT__13695" port: "in[0]" }
	terminal	{ cell: "LUT__13782" port: "in[0]" }
	terminal	{ cell: "LUT__13821" port: "in[1]" }
	terminal	{ cell: "LUT__13866" port: "in[1]" }
	terminal	{ cell: "LUT__13867" port: "in[0]" }
	terminal	{ cell: "LUT__13947" port: "in[0]" }
	terminal	{ cell: "LUT__13967" port: "in[1]" }
	terminal	{ cell: "LUT__14035" port: "in[0]" }
	terminal	{ cell: "LUT__14036" port: "in[1]" }
	terminal	{ cell: "LUT__14115" port: "in[0]" }
	terminal	{ cell: "LUT__14118" port: "in[1]" }
	terminal	{ cell: "LUT__14140" port: "in[0]" }
	terminal	{ cell: "LUT__14144" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RDATA[3]" }
	terminal	{ cell: "LUT__12949" port: "in[1]" }
	terminal	{ cell: "LUT__12955" port: "in[0]" }
	terminal	{ cell: "LUT__13056" port: "in[0]" }
	terminal	{ cell: "LUT__13061" port: "in[1]" }
	terminal	{ cell: "LUT__13085" port: "in[1]" }
	terminal	{ cell: "LUT__13159" port: "in[0]" }
	terminal	{ cell: "LUT__13160" port: "in[1]" }
	terminal	{ cell: "LUT__13180" port: "in[0]" }
	terminal	{ cell: "LUT__13245" port: "in[0]" }
	terminal	{ cell: "LUT__13299" port: "in[0]" }
	terminal	{ cell: "LUT__13318" port: "in[1]" }
	terminal	{ cell: "LUT__13341" port: "in[1]" }
	terminal	{ cell: "LUT__13381" port: "in[0]" }
	terminal	{ cell: "LUT__13459" port: "in[0]" }
	terminal	{ cell: "LUT__13499" port: "in[1]" }
	terminal	{ cell: "LUT__13609" port: "in[0]" }
	terminal	{ cell: "LUT__13677" port: "in[1]" }
	terminal	{ cell: "LUT__13701" port: "in[0]" }
	terminal	{ cell: "LUT__13794" port: "in[0]" }
	terminal	{ cell: "LUT__13871" port: "in[0]" }
	terminal	{ cell: "LUT__13961" port: "in[0]" }
	terminal	{ cell: "LUT__14044" port: "in[1]" }
	terminal	{ cell: "LUT__14129" port: "in[0]" }
	terminal	{ cell: "LUT__14138" port: "in[0]" }
	terminal	{ cell: "LUT__14141" port: "in[1]" }
	terminal	{ cell: "LUT__14145" port: "in[0]" }
 }
net {
	name: "n2117"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RDATA[0]" }
	terminal	{ cell: "LUT__12835" port: "in[0]" }
	terminal	{ cell: "LUT__12871" port: "in[1]" }
	terminal	{ cell: "LUT__12876" port: "in[0]" }
	terminal	{ cell: "LUT__12960" port: "in[1]" }
	terminal	{ cell: "LUT__12983" port: "in[0]" }
	terminal	{ cell: "LUT__12990" port: "in[1]" }
	terminal	{ cell: "LUT__13093" port: "in[1]" }
	terminal	{ cell: "LUT__13191" port: "in[0]" }
	terminal	{ cell: "LUT__13260" port: "in[1]" }
	terminal	{ cell: "LUT__13265" port: "in[0]" }
	terminal	{ cell: "LUT__13284" port: "in[1]" }
	terminal	{ cell: "LUT__13346" port: "in[0]" }
	terminal	{ cell: "LUT__13425" port: "in[0]" }
	terminal	{ cell: "LUT__13466" port: "in[1]" }
	terminal	{ cell: "LUT__13522" port: "in[0]" }
	terminal	{ cell: "LUT__13523" port: "in[1]" }
	terminal	{ cell: "LUT__13625" port: "in[0]" }
	terminal	{ cell: "LUT__13718" port: "in[0]" }
	terminal	{ cell: "LUT__13798" port: "in[0]" }
	terminal	{ cell: "LUT__13884" port: "in[0]" }
	terminal	{ cell: "LUT__13969" port: "in[0]" }
	terminal	{ cell: "LUT__14055" port: "in[0]" }
	terminal	{ cell: "LUT__14142" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RDATA[1]" }
	terminal	{ cell: "LUT__12859" port: "in[0]" }
	terminal	{ cell: "LUT__12879" port: "in[1]" }
	terminal	{ cell: "LUT__12882" port: "in[0]" }
	terminal	{ cell: "LUT__12972" port: "in[1]" }
	terminal	{ cell: "LUT__12996" port: "in[1]" }
	terminal	{ cell: "LUT__13000" port: "in[0]" }
	terminal	{ cell: "LUT__13103" port: "in[1]" }
	terminal	{ cell: "LUT__13200" port: "in[0]" }
	terminal	{ cell: "LUT__13268" port: "in[1]" }
	terminal	{ cell: "LUT__13271" port: "in[0]" }
	terminal	{ cell: "LUT__13288" port: "in[1]" }
	terminal	{ cell: "LUT__13351" port: "in[0]" }
	terminal	{ cell: "LUT__13431" port: "in[0]" }
	terminal	{ cell: "LUT__13471" port: "in[1]" }
	terminal	{ cell: "LUT__13541" port: "in[0]" }
	terminal	{ cell: "LUT__13542" port: "in[1]" }
	terminal	{ cell: "LUT__13609" port: "in[1]" }
	terminal	{ cell: "LUT__13638" port: "in[0]" }
	terminal	{ cell: "LUT__13721" port: "in[1]" }
	terminal	{ cell: "LUT__13722" port: "in[0]" }
	terminal	{ cell: "LUT__13769" port: "in[0]" }
	terminal	{ cell: "LUT__13808" port: "in[0]" }
	terminal	{ cell: "LUT__13891" port: "in[0]" }
	terminal	{ cell: "LUT__13895" port: "in[1]" }
	terminal	{ cell: "LUT__13911" port: "in[1]" }
	terminal	{ cell: "LUT__13978" port: "in[0]" }
	terminal	{ cell: "LUT__14059" port: "in[1]" }
	terminal	{ cell: "LUT__14064" port: "in[0]" }
	terminal	{ cell: "LUT__14142" port: "in[0]" }
	terminal	{ cell: "LUT__14148" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RDATA[2]" }
	terminal	{ cell: "LUT__12835" port: "in[1]" }
	terminal	{ cell: "LUT__12890" port: "in[1]" }
	terminal	{ cell: "LUT__12897" port: "in[0]" }
	terminal	{ cell: "LUT__12960" port: "in[0]" }
	terminal	{ cell: "LUT__13004" port: "in[1]" }
	terminal	{ cell: "LUT__13108" port: "in[1]" }
	terminal	{ cell: "LUT__13210" port: "in[0]" }
	terminal	{ cell: "LUT__13275" port: "in[1]" }
	terminal	{ cell: "LUT__13276" port: "in[0]" }
	terminal	{ cell: "LUT__13293" port: "in[1]" }
	terminal	{ cell: "LUT__13353" port: "in[0]" }
	terminal	{ cell: "LUT__13434" port: "in[0]" }
	terminal	{ cell: "LUT__13473" port: "in[1]" }
	terminal	{ cell: "LUT__13552" port: "in[1]" }
	terminal	{ cell: "LUT__13553" port: "in[1]" }
	terminal	{ cell: "LUT__13629" port: "in[0]" }
	terminal	{ cell: "LUT__13735" port: "in[1]" }
	terminal	{ cell: "LUT__13736" port: "in[0]" }
	terminal	{ cell: "LUT__13778" port: "in[1]" }
	terminal	{ cell: "LUT__13922" port: "in[1]" }
	terminal	{ cell: "LUT__13992" port: "in[1]" }
	terminal	{ cell: "LUT__14071" port: "in[0]" }
	terminal	{ cell: "LUT__14076" port: "in[1]" }
	terminal	{ cell: "LUT__14147" port: "in[1]" }
	terminal	{ cell: "LUT__14148" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RDATA[3]" }
	terminal	{ cell: "LUT__12859" port: "in[1]" }
	terminal	{ cell: "LUT__12902" port: "in[1]" }
	terminal	{ cell: "LUT__12903" port: "in[0]" }
	terminal	{ cell: "LUT__12972" port: "in[0]" }
	terminal	{ cell: "LUT__13116" port: "in[1]" }
	terminal	{ cell: "LUT__13117" port: "in[0]" }
	terminal	{ cell: "LUT__13278" port: "in[1]" }
	terminal	{ cell: "LUT__13281" port: "in[0]" }
	terminal	{ cell: "LUT__13299" port: "in[1]" }
	terminal	{ cell: "LUT__13358" port: "in[0]" }
	terminal	{ cell: "LUT__13439" port: "in[0]" }
	terminal	{ cell: "LUT__13478" port: "in[1]" }
	terminal	{ cell: "LUT__13563" port: "in[0]" }
	terminal	{ cell: "LUT__13568" port: "in[1]" }
	terminal	{ cell: "LUT__13634" port: "in[1]" }
	terminal	{ cell: "LUT__13659" port: "in[0]" }
	terminal	{ cell: "LUT__13746" port: "in[1]" }
	terminal	{ cell: "LUT__13747" port: "in[0]" }
	terminal	{ cell: "LUT__13788" port: "in[1]" }
	terminal	{ cell: "LUT__13828" port: "in[0]" }
	terminal	{ cell: "LUT__13919" port: "in[0]" }
	terminal	{ cell: "LUT__13940" port: "in[1]" }
	terminal	{ cell: "LUT__13999" port: "in[0]" }
	terminal	{ cell: "LUT__14002" port: "in[1]" }
	terminal	{ cell: "LUT__14083" port: "in[0]" }
	terminal	{ cell: "LUT__14086" port: "in[1]" }
	terminal	{ cell: "LUT__14146" port: "in[1]" }
	terminal	{ cell: "LUT__14147" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pixel_fifo_empty_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk4.rd_prog_empty_int~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "SR" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[1]_2~FF" port: "D" }
 }
net {
	name: "n2155"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[2]~FF" port: "D" }
 }
net {
	name: "n2156"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i4" port: "CI" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk4.rd_prog_empty_int"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk4.rd_prog_empty_int~FF" port: "Q" }
	terminal	{ cell: "LUT__12788" port: "in[0]" }
 }
net {
	name: "n2159"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[1]~FF" port: "D" }
 }
net {
	name: "n2160"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i1" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RADDR[12]" }
	terminal	{ cell: "LUT__14267" port: "in[1]" }
 }
net {
	name: "n2162"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i1" port: "O" }
	terminal	{ cell: "LUT__14249" port: "in[0]" }
 }
net {
	name: "n2163"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i1" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i2" port: "CI" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14267" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12804" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i1" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i1" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WADDR[12]" }
	terminal	{ cell: "LUT__12804" port: "in[1]" }
	terminal	{ cell: "LUT__14269" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WADDR[8]" }
	terminal	{ cell: "LUT__12803" port: "in[0]" }
	terminal	{ cell: "LUT__14269" port: "in[1]" }
	terminal	{ cell: "LUT__14328" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WADDR[9]" }
	terminal	{ cell: "LUT__12802" port: "in[0]" }
	terminal	{ cell: "LUT__14328" port: "in[1]" }
	terminal	{ cell: "LUT__14329" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WADDR[0]" }
	terminal	{ cell: "LUT__12808" port: "in[0]" }
	terminal	{ cell: "LUT__14329" port: "in[1]" }
	terminal	{ cell: "LUT__14330" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i5" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WADDR[1]" }
	terminal	{ cell: "LUT__12807" port: "in[0]" }
	terminal	{ cell: "LUT__14330" port: "in[1]" }
	terminal	{ cell: "LUT__14331" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i6" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WADDR[2]" }
	terminal	{ cell: "LUT__12808" port: "in[2]" }
	terminal	{ cell: "LUT__14331" port: "in[1]" }
	terminal	{ cell: "LUT__14332" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i7" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WADDR[3]" }
	terminal	{ cell: "LUT__12805" port: "in[0]" }
	terminal	{ cell: "LUT__14332" port: "in[1]" }
	terminal	{ cell: "LUT__14333" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i8" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WADDR[4]" }
	terminal	{ cell: "LUT__12807" port: "in[2]" }
	terminal	{ cell: "LUT__14333" port: "in[1]" }
	terminal	{ cell: "LUT__14334" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i9" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WADDR[5]" }
	terminal	{ cell: "LUT__12804" port: "in[2]" }
	terminal	{ cell: "LUT__14334" port: "in[1]" }
	terminal	{ cell: "LUT__14335" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i10" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WADDR[6]" }
	terminal	{ cell: "LUT__12802" port: "in[2]" }
	terminal	{ cell: "LUT__14335" port: "in[1]" }
	terminal	{ cell: "LUT__14336" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i11" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WADDR[7]" }
	terminal	{ cell: "LUT__12805" port: "in[2]" }
	terminal	{ cell: "LUT__14336" port: "in[1]" }
	terminal	{ cell: "LUT__14337" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/waddr_cntr[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/waddr_cntr[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i12" port: "I0" }
	terminal	{ cell: "LUT__12803" port: "in[2]" }
	terminal	{ cell: "LUT__14337" port: "in[1]" }
 }
net {
	name: "n2182"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i1" port: "O" }
	terminal	{ cell: "LUT__12788" port: "in[1]" }
 }
net {
	name: "n2183"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i1" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i2" port: "CI" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "LUT__14699" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[1]" }
	terminal	{ cell: "LUT__14700" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[2]" }
	terminal	{ cell: "LUT__14701" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[3]" }
	terminal	{ cell: "LUT__14702" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[5]" }
	terminal	{ cell: "LUT__14703" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[6]" }
	terminal	{ cell: "LUT__14704" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[7]" }
	terminal	{ cell: "LUT__14705" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[8]" }
	terminal	{ cell: "LUT__14706" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RADDR[8]" }
	terminal	{ cell: "LUT__14266" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RADDR[9]" }
	terminal	{ cell: "LUT__14308" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RADDR[0]" }
	terminal	{ cell: "LUT__14310" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i5" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RADDR[1]" }
	terminal	{ cell: "LUT__14312" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i6" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RADDR[2]" }
	terminal	{ cell: "LUT__14314" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i7" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RADDR[3]" }
	terminal	{ cell: "LUT__14316" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i8" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RADDR[4]" }
	terminal	{ cell: "LUT__14318" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i9" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RADDR[5]" }
	terminal	{ cell: "LUT__14320" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i10" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RADDR[6]" }
	terminal	{ cell: "LUT__14322" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i11" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RADDR[7]" }
	terminal	{ cell: "LUT__14324" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i12" port: "I1" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i12" port: "I0" }
	terminal	{ cell: "LUT__14326" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14266" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14308" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__14310" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__14312" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__14314" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__14316" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__14318" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__14320" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__14322" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__14324" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__14326" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12803" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12802" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__12808" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__12807" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__12808" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__12805" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__12807" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__12804" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__12802" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__12805" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__12803" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i2" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i3" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i4" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i5" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i5" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i6" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i6" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i7" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i7" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i8" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i8" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i9" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i9" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i10" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i10" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i11" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i11" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i12" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i12" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i21_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i22_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i22_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i22_2" port: "Q" }
	terminal	{ cell: "LUT__14261" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" port: "Q" }
	terminal	{ cell: "LUT__14259" port: "in[0]" }
	terminal	{ cell: "LUT__14298" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2" port: "Q" }
	terminal	{ cell: "LUT__14259" port: "in[1]" }
	terminal	{ cell: "LUT__14298" port: "in[1]" }
	terminal	{ cell: "LUT__14299" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2" port: "Q" }
	terminal	{ cell: "LUT__14258" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2" port: "Q" }
	terminal	{ cell: "LUT__14258" port: "in[1]" }
	terminal	{ cell: "LUT__14301" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2" port: "Q" }
	terminal	{ cell: "LUT__14258" port: "in[2]" }
	terminal	{ cell: "LUT__14300" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2" port: "Q" }
	terminal	{ cell: "LUT__14257" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2" port: "Q" }
	terminal	{ cell: "LUT__14257" port: "in[1]" }
	terminal	{ cell: "LUT__14302" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_2" port: "Q" }
	terminal	{ cell: "LUT__14256" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2" port: "Q" }
	terminal	{ cell: "LUT__14259" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2" port: "Q" }
	terminal	{ cell: "LUT__14254" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_pre"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "Q" }
	terminal	{ cell: "LUT__15001" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" port: "Q" }
	terminal	{ cell: "LUT__14265" port: "in[0]" }
	terminal	{ cell: "LUT__14303" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2" port: "Q" }
	terminal	{ cell: "LUT__14264" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2" port: "Q" }
	terminal	{ cell: "LUT__14264" port: "in[1]" }
	terminal	{ cell: "LUT__14305" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2" port: "Q" }
	terminal	{ cell: "LUT__14264" port: "in[2]" }
	terminal	{ cell: "LUT__14304" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2" port: "Q" }
	terminal	{ cell: "LUT__14263" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2" port: "Q" }
	terminal	{ cell: "LUT__14263" port: "in[1]" }
	terminal	{ cell: "LUT__14306" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2" port: "Q" }
	terminal	{ cell: "LUT__14262" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i21_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i21_2" port: "Q" }
	terminal	{ cell: "LUT__14262" port: "in[1]" }
	terminal	{ cell: "LUT__14307" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2" port: "Q" }
	terminal	{ cell: "LUT__14265" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_2" port: "Q" }
	terminal	{ cell: "LUT__14260" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__12796" port: "in[0]" }
	terminal	{ cell: "LUT__12810" port: "in[0]" }
	terminal	{ cell: "LUT__12820" port: "in[2]" }
	terminal	{ cell: "LUT__13504" port: "in[0]" }
	terminal	{ cell: "LUT__14350" port: "in[3]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i5" port: "I0" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i5" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i5" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i5" port: "I0" }
	terminal	{ cell: "LUT__12796" port: "in[1]" }
	terminal	{ cell: "LUT__12810" port: "in[2]" }
	terminal	{ cell: "LUT__12817" port: "in[1]" }
	terminal	{ cell: "LUT__12823" port: "in[1]" }
	terminal	{ cell: "LUT__13252" port: "in[0]" }
	terminal	{ cell: "LUT__14358" port: "in[1]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i6" port: "I0" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i6" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i6" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i6" port: "I0" }
	terminal	{ cell: "LUT__12797" port: "in[0]" }
	terminal	{ cell: "LUT__12810" port: "in[1]" }
	terminal	{ cell: "LUT__12821" port: "in[1]" }
	terminal	{ cell: "LUT__12824" port: "in[2]" }
	terminal	{ cell: "LUT__12826" port: "in[0]" }
	terminal	{ cell: "LUT__13252" port: "in[1]" }
	terminal	{ cell: "LUT__14361" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[6]~FF" port: "Q" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i8" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i7" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i7" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i7" port: "I0" }
	terminal	{ cell: "LUT__12790" port: "in[0]" }
	terminal	{ cell: "LUT__14365" port: "in[0]" }
	terminal	{ cell: "LUT__15405" port: "in[0]" }
	terminal	{ cell: "LUT__15418" port: "in[0]" }
	terminal	{ cell: "LUT__15431" port: "in[0]" }
	terminal	{ cell: "LUT__15443" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i8" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i8" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i8" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i8" port: "I0" }
	terminal	{ cell: "LUT__12790" port: "in[1]" }
	terminal	{ cell: "LUT__15405" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i9" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i9" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i9" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i9" port: "I0" }
	terminal	{ cell: "LUT__12790" port: "in[2]" }
	terminal	{ cell: "LUT__15406" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i10" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i10" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i10" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i10" port: "I0" }
	terminal	{ cell: "LUT__12790" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i11" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i11" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i11" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i11" port: "I0" }
	terminal	{ cell: "LUT__12791" port: "in[0]" }
	terminal	{ cell: "LUT__12813" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i12" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i12" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i12" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i12" port: "I0" }
	terminal	{ cell: "LUT__12792" port: "in[0]" }
	terminal	{ cell: "LUT__12812" port: "in[0]" }
	terminal	{ cell: "LUT__15433" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[12]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i13" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i13" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i13" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i13" port: "I0" }
	terminal	{ cell: "LUT__12793" port: "in[0]" }
	terminal	{ cell: "LUT__12812" port: "in[1]" }
	terminal	{ cell: "LUT__15402" port: "in[0]" }
	terminal	{ cell: "LUT__15433" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[13]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i14" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i14" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i14" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i14" port: "I0" }
	terminal	{ cell: "LUT__12793" port: "in[1]" }
	terminal	{ cell: "LUT__12812" port: "in[2]" }
	terminal	{ cell: "LUT__15433" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[14]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i15" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i15" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i15" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i15" port: "I0" }
	terminal	{ cell: "LUT__12795" port: "in[0]" }
	terminal	{ cell: "LUT__12812" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[15]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i16" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i16" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i16" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i16" port: "I0" }
	terminal	{ cell: "LUT__12794" port: "in[0]" }
	terminal	{ cell: "LUT__12811" port: "in[0]" }
	terminal	{ cell: "LUT__15401" port: "in[0]" }
	terminal	{ cell: "LUT__15437" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[16]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[16]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i17" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i17" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i17" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i17" port: "I0" }
	terminal	{ cell: "LUT__12794" port: "in[1]" }
	terminal	{ cell: "LUT__12811" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[17]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[17]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i18" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i18" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i18" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i18" port: "I0" }
	terminal	{ cell: "LUT__12795" port: "in[1]" }
	terminal	{ cell: "LUT__12811" port: "in[2]" }
	terminal	{ cell: "LUT__15400" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[18]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[18]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i19" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i19" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i19" port: "I0" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i19" port: "I0" }
	terminal	{ cell: "LUT__12797" port: "in[1]" }
	terminal	{ cell: "LUT__12811" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i2" port: "I1" }
	terminal	{ cell: "LUT__12095" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i2" port: "I0" }
	terminal	{ cell: "LUT__12098" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i3" port: "I0" }
	terminal	{ cell: "LUT__12098" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i4" port: "I0" }
	terminal	{ cell: "LUT__12095" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i5" port: "I0" }
	terminal	{ cell: "LUT__12095" port: "in[2]" }
	terminal	{ cell: "LUT__14416" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i6" port: "I0" }
	terminal	{ cell: "LUT__12096" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i7" port: "I0" }
	terminal	{ cell: "LUT__12096" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i8" port: "I0" }
	terminal	{ cell: "LUT__12096" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i9" port: "I0" }
	terminal	{ cell: "LUT__12097" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i10" port: "I0" }
	terminal	{ cell: "LUT__12097" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i11" port: "I0" }
	terminal	{ cell: "LUT__12097" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i12" port: "I0" }
	terminal	{ cell: "LUT__12098" port: "in[2]" }
	terminal	{ cell: "LUT__14417" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[12]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i13" port: "I0" }
	terminal	{ cell: "LUT__12098" port: "in[3]" }
	terminal	{ cell: "LUT__14417" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[13]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i14" port: "I0" }
	terminal	{ cell: "LUT__12095" port: "in[3]" }
	terminal	{ cell: "LUT__14417" port: "in[3]" }
 }
net {
	name: "wHsyncCntMonitor[1]"
	terminal	{ cell: "wHsyncCntMonitor[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "wHsyncCntMonitor[2]"
	terminal	{ cell: "wHsyncCntMonitor[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "wHsyncCntMonitor[3]"
	terminal	{ cell: "wHsyncCntMonitor[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "wHsyncCntMonitor[4]"
	terminal	{ cell: "wHsyncCntMonitor[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "wHsyncCntMonitor[5]"
	terminal	{ cell: "wHsyncCntMonitor[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "wHsyncCntMonitor[6]"
	terminal	{ cell: "wHsyncCntMonitor[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "wHsyncCntMonitor[7]"
	terminal	{ cell: "wHsyncCntMonitor[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "wHsyncCntMonitor[8]"
	terminal	{ cell: "wHsyncCntMonitor[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "wHsyncCntMonitor[9]"
	terminal	{ cell: "wHsyncCntMonitor[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "wHsyncCntMonitor[10]"
	terminal	{ cell: "wHsyncCntMonitor[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "wHsyncCntMonitor[11]"
	terminal	{ cell: "wHsyncCntMonitor[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/rPplCnt[1]"
	terminal	{ cell: "MCsiRxController/rPplCnt[1]~FF" port: "Q" }
	terminal	{ cell: "wPplCntMonitor[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_39/i2" port: "I0" }
 }
net {
	name: "MCsiRxController/rPplCnt[2]"
	terminal	{ cell: "MCsiRxController/rPplCnt[2]~FF" port: "Q" }
	terminal	{ cell: "wPplCntMonitor[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_39/i3" port: "I0" }
 }
net {
	name: "MCsiRxController/rPplCnt[3]"
	terminal	{ cell: "MCsiRxController/rPplCnt[3]~FF" port: "Q" }
	terminal	{ cell: "wPplCntMonitor[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_39/i4" port: "I0" }
 }
net {
	name: "MCsiRxController/rPplCnt[4]"
	terminal	{ cell: "MCsiRxController/rPplCnt[4]~FF" port: "Q" }
	terminal	{ cell: "wPplCntMonitor[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_39/i5" port: "I0" }
 }
net {
	name: "MCsiRxController/rPplCnt[5]"
	terminal	{ cell: "MCsiRxController/rPplCnt[5]~FF" port: "Q" }
	terminal	{ cell: "wPplCntMonitor[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_39/i6" port: "I0" }
 }
net {
	name: "MCsiRxController/rPplCnt[6]"
	terminal	{ cell: "MCsiRxController/rPplCnt[6]~FF" port: "Q" }
	terminal	{ cell: "wPplCntMonitor[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_39/i7" port: "I0" }
 }
net {
	name: "MCsiRxController/rPplCnt[7]"
	terminal	{ cell: "MCsiRxController/rPplCnt[7]~FF" port: "Q" }
	terminal	{ cell: "wPplCntMonitor[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_39/i8" port: "I0" }
 }
net {
	name: "MCsiRxController/rPplCnt[8]"
	terminal	{ cell: "MCsiRxController/rPplCnt[8]~FF" port: "Q" }
	terminal	{ cell: "wPplCntMonitor[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_39/i9" port: "I0" }
 }
net {
	name: "MCsiRxController/rPplCnt[9]"
	terminal	{ cell: "MCsiRxController/rPplCnt[9]~FF" port: "Q" }
	terminal	{ cell: "wPplCntMonitor[9]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_39/i10" port: "I0" }
 }
net {
	name: "MCsiRxController/rPplCnt[10]"
	terminal	{ cell: "MCsiRxController/rPplCnt[10]~FF" port: "Q" }
	terminal	{ cell: "wPplCntMonitor[10]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_39/i11" port: "I0" }
 }
net {
	name: "MCsiRxController/rPplCnt[11]"
	terminal	{ cell: "MCsiRxController/rPplCnt[11]~FF" port: "Q" }
	terminal	{ cell: "wPplCntMonitor[11]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_39/i12" port: "I0" }
 }
net {
	name: "wPplCntMonitor[1]"
	terminal	{ cell: "wPplCntMonitor[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "wPplCntMonitor[2]"
	terminal	{ cell: "wPplCntMonitor[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "wPplCntMonitor[3]"
	terminal	{ cell: "wPplCntMonitor[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "wPplCntMonitor[4]"
	terminal	{ cell: "wPplCntMonitor[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "wPplCntMonitor[5]"
	terminal	{ cell: "wPplCntMonitor[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "wPplCntMonitor[6]"
	terminal	{ cell: "wPplCntMonitor[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "wPplCntMonitor[7]"
	terminal	{ cell: "wPplCntMonitor[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "wPplCntMonitor[8]"
	terminal	{ cell: "wPplCntMonitor[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "wPplCntMonitor[9]"
	terminal	{ cell: "wPplCntMonitor[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "wPplCntMonitor[10]"
	terminal	{ cell: "wPplCntMonitor[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "wPplCntMonitor[11]"
	terminal	{ cell: "wPplCntMonitor[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/rIpCoreHsnRST[1]"
	terminal	{ cell: "MCsiRxController/rIpCoreHsnRST[1]~FF" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14475" port: "in[0]" }
 }
net {
	name: "wCdcFifoFull"
	terminal	{ cell: "wCdcFifoFull~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "D" }
	terminal	{ cell: "LUT__14297" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wCdcFifoEmp[0]"
	terminal	{ cell: "MCsiRxController/wCdcFifoEmp[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14637" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRvd[0]"
	terminal	{ cell: "MCsiRxController/wCdcFifoRvd[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/wPfcWe~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rConvertCnt[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rConvertCnt[0]~FF" port: "SR" }
	terminal	{ cell: "LUT__14639" port: "in[2]" }
	terminal	{ cell: "LUT__14640" port: "in[2]" }
	terminal	{ cell: "LUT__14642" port: "in[2]" }
	terminal	{ cell: "LUT__14644" port: "in[2]" }
	terminal	{ cell: "LUT__14645" port: "in[2]" }
	terminal	{ cell: "LUT__14646" port: "in[2]" }
	terminal	{ cell: "LUT__14647" port: "in[2]" }
	terminal	{ cell: "LUT__14648" port: "in[2]" }
	terminal	{ cell: "LUT__14649" port: "in[2]" }
	terminal	{ cell: "LUT__14650" port: "in[2]" }
	terminal	{ cell: "LUT__14651" port: "in[2]" }
	terminal	{ cell: "LUT__14652" port: "in[2]" }
	terminal	{ cell: "LUT__14653" port: "in[2]" }
	terminal	{ cell: "LUT__14654" port: "in[2]" }
	terminal	{ cell: "LUT__14655" port: "in[2]" }
	terminal	{ cell: "LUT__14656" port: "in[2]" }
	terminal	{ cell: "LUT__14657" port: "in[2]" }
	terminal	{ cell: "LUT__14658" port: "in[2]" }
	terminal	{ cell: "LUT__14659" port: "in[2]" }
	terminal	{ cell: "LUT__14660" port: "in[2]" }
	terminal	{ cell: "LUT__14661" port: "in[2]" }
	terminal	{ cell: "LUT__14662" port: "in[2]" }
	terminal	{ cell: "LUT__14663" port: "in[2]" }
	terminal	{ cell: "LUT__14664" port: "in[2]" }
	terminal	{ cell: "LUT__14665" port: "in[2]" }
	terminal	{ cell: "LUT__14666" port: "in[2]" }
	terminal	{ cell: "LUT__14667" port: "in[2]" }
	terminal	{ cell: "LUT__14668" port: "in[2]" }
	terminal	{ cell: "LUT__14669" port: "in[2]" }
	terminal	{ cell: "LUT__14670" port: "in[2]" }
	terminal	{ cell: "LUT__14671" port: "in[2]" }
	terminal	{ cell: "LUT__14672" port: "in[2]" }
	terminal	{ cell: "LUT__14673" port: "in[2]" }
	terminal	{ cell: "LUT__14674" port: "in[2]" }
	terminal	{ cell: "LUT__14675" port: "in[2]" }
	terminal	{ cell: "LUT__14676" port: "in[2]" }
	terminal	{ cell: "LUT__14677" port: "in[2]" }
	terminal	{ cell: "LUT__14678" port: "in[2]" }
	terminal	{ cell: "LUT__14679" port: "in[2]" }
	terminal	{ cell: "LUT__14680" port: "in[2]" }
	terminal	{ cell: "LUT__14681" port: "in[2]" }
	terminal	{ cell: "LUT__14682" port: "in[2]" }
	terminal	{ cell: "LUT__14683" port: "in[2]" }
	terminal	{ cell: "LUT__14684" port: "in[2]" }
	terminal	{ cell: "LUT__14685" port: "in[2]" }
	terminal	{ cell: "LUT__14686" port: "in[2]" }
	terminal	{ cell: "LUT__14687" port: "in[2]" }
	terminal	{ cell: "LUT__14688" port: "in[2]" }
	terminal	{ cell: "LUT__14689" port: "in[2]" }
	terminal	{ cell: "LUT__14690" port: "in[2]" }
	terminal	{ cell: "LUT__14691" port: "in[2]" }
	terminal	{ cell: "LUT__14692" port: "in[2]" }
	terminal	{ cell: "LUT__14693" port: "in[2]" }
	terminal	{ cell: "LUT__14694" port: "in[2]" }
	terminal	{ cell: "LUT__14695" port: "in[2]" }
	terminal	{ cell: "LUT__14696" port: "in[2]" }
	terminal	{ cell: "LUT__14697" port: "in[2]" }
	terminal	{ cell: "LUT__14698" port: "in[2]" }
	terminal	{ cell: "LUT__14699" port: "in[2]" }
	terminal	{ cell: "LUT__14700" port: "in[2]" }
	terminal	{ cell: "LUT__14701" port: "in[2]" }
	terminal	{ cell: "LUT__14702" port: "in[2]" }
	terminal	{ cell: "LUT__14703" port: "in[2]" }
	terminal	{ cell: "LUT__14704" port: "in[2]" }
	terminal	{ cell: "LUT__14705" port: "in[2]" }
	terminal	{ cell: "LUT__14706" port: "in[2]" }
	terminal	{ cell: "LUT__14707" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[8]"
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "LUT__14691" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[9]"
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[1]" }
	terminal	{ cell: "LUT__14692" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[10]"
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[2]" }
	terminal	{ cell: "LUT__14693" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[11]"
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[3]" }
	terminal	{ cell: "LUT__14694" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[12]"
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[5]" }
	terminal	{ cell: "LUT__14695" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[13]"
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[6]" }
	terminal	{ cell: "LUT__14696" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[14]"
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[7]" }
	terminal	{ cell: "LUT__14697" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[15]"
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[8]" }
	terminal	{ cell: "LUT__14698" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "LUT__14428" port: "in[1]" }
	terminal	{ cell: "LUT__14436" port: "in[3]" }
	terminal	{ cell: "LUT__14443" port: "in[0]" }
	terminal	{ cell: "LUT__14462" port: "in[0]" }
	terminal	{ cell: "LUT__14514" port: "in[0]" }
	terminal	{ cell: "LUT__14515" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14475" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14477" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__14477" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__14478" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__14478" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__14476" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__14476" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__14474" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[9]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__14474" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "LUT__14428" port: "in[3]" }
	terminal	{ cell: "LUT__14436" port: "in[2]" }
	terminal	{ cell: "LUT__14443" port: "in[1]" }
	terminal	{ cell: "LUT__14453" port: "in[0]" }
	terminal	{ cell: "LUT__14455" port: "in[0]" }
	terminal	{ cell: "LUT__14456" port: "in[1]" }
	terminal	{ cell: "LUT__14459" port: "in[3]" }
	terminal	{ cell: "LUT__14460" port: "in[0]" }
	terminal	{ cell: "LUT__14462" port: "in[1]" }
	terminal	{ cell: "LUT__14514" port: "in[1]" }
	terminal	{ cell: "LUT__14515" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "LUT__14419" port: "in[1]" }
	terminal	{ cell: "LUT__14438" port: "in[2]" }
	terminal	{ cell: "LUT__14444" port: "in[0]" }
	terminal	{ cell: "LUT__14446" port: "in[0]" }
	terminal	{ cell: "LUT__14451" port: "in[2]" }
	terminal	{ cell: "LUT__14455" port: "in[1]" }
	terminal	{ cell: "LUT__14456" port: "in[2]" }
	terminal	{ cell: "LUT__14468" port: "in[1]" }
	terminal	{ cell: "LUT__14516" port: "in[0]" }
	terminal	{ cell: "LUT__14517" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "LUT__14418" port: "in[1]" }
	terminal	{ cell: "LUT__14444" port: "in[1]" }
	terminal	{ cell: "LUT__14446" port: "in[1]" }
	terminal	{ cell: "LUT__14457" port: "in[2]" }
	terminal	{ cell: "LUT__14517" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "LUT__14424" port: "in[1]" }
	terminal	{ cell: "LUT__14445" port: "in[2]" }
	terminal	{ cell: "LUT__14446" port: "in[2]" }
	terminal	{ cell: "LUT__14518" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "LUT__14425" port: "in[1]" }
	terminal	{ cell: "LUT__14434" port: "in[2]" }
	terminal	{ cell: "LUT__14447" port: "in[0]" }
	terminal	{ cell: "LUT__14449" port: "in[0]" }
	terminal	{ cell: "LUT__14453" port: "in[1]" }
	terminal	{ cell: "LUT__14464" port: "in[2]" }
	terminal	{ cell: "LUT__14519" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "LUT__14423" port: "in[1]" }
	terminal	{ cell: "LUT__14447" port: "in[1]" }
	terminal	{ cell: "LUT__14453" port: "in[2]" }
	terminal	{ cell: "LUT__14520" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "LUT__14421" port: "in[1]" }
	terminal	{ cell: "LUT__14435" port: "in[3]" }
	terminal	{ cell: "LUT__14448" port: "in[2]" }
	terminal	{ cell: "LUT__14454" port: "in[2]" }
	terminal	{ cell: "LUT__14466" port: "in[2]" }
	terminal	{ cell: "LUT__14470" port: "in[0]" }
	terminal	{ cell: "LUT__14521" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "LUT__14420" port: "in[1]" }
	terminal	{ cell: "LUT__14432" port: "in[2]" }
	terminal	{ cell: "LUT__14471" port: "in[1]" }
	terminal	{ cell: "LUT__14522" port: "in[2]" }
	terminal	{ cell: "LUT__14523" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[9]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "LUT__14422" port: "in[1]" }
	terminal	{ cell: "LUT__14523" port: "in[3]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[16]"
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "LUT__14683" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[17]"
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[1]" }
	terminal	{ cell: "LUT__14684" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[18]"
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[2]" }
	terminal	{ cell: "LUT__14685" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[19]"
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[3]" }
	terminal	{ cell: "LUT__14686" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[20]"
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[5]" }
	terminal	{ cell: "LUT__14687" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[21]"
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[6]" }
	terminal	{ cell: "LUT__14688" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[22]"
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[7]" }
	terminal	{ cell: "LUT__14689" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[23]"
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[8]" }
	terminal	{ cell: "LUT__14690" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[24]"
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "LUT__14675" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[25]"
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[1]" }
	terminal	{ cell: "LUT__14676" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[26]"
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[2]" }
	terminal	{ cell: "LUT__14677" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[27]"
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[3]" }
	terminal	{ cell: "LUT__14678" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[28]"
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[5]" }
	terminal	{ cell: "LUT__14679" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[29]"
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[6]" }
	terminal	{ cell: "LUT__14680" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[30]"
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[7]" }
	terminal	{ cell: "LUT__14681" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[31]"
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[8]" }
	terminal	{ cell: "LUT__14682" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[32]"
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "LUT__14667" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[33]"
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[1]" }
	terminal	{ cell: "LUT__14668" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[34]"
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[2]" }
	terminal	{ cell: "LUT__14669" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[35]"
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[3]" }
	terminal	{ cell: "LUT__14670" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[36]"
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[5]" }
	terminal	{ cell: "LUT__14671" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[37]"
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[6]" }
	terminal	{ cell: "LUT__14672" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[38]"
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[7]" }
	terminal	{ cell: "LUT__14673" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[39]"
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[8]" }
	terminal	{ cell: "LUT__14674" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[40]"
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "LUT__14659" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[41]"
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[1]" }
	terminal	{ cell: "LUT__14660" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[42]"
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[2]" }
	terminal	{ cell: "LUT__14661" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[43]"
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[3]" }
	terminal	{ cell: "LUT__14662" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[44]"
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[5]" }
	terminal	{ cell: "LUT__14663" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[45]"
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[6]" }
	terminal	{ cell: "LUT__14664" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[46]"
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[7]" }
	terminal	{ cell: "LUT__14665" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[47]"
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[8]" }
	terminal	{ cell: "LUT__14666" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[48]"
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "LUT__14651" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[49]"
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[1]" }
	terminal	{ cell: "LUT__14652" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[50]"
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[2]" }
	terminal	{ cell: "LUT__14653" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[51]"
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[3]" }
	terminal	{ cell: "LUT__14654" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[52]"
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[5]" }
	terminal	{ cell: "LUT__14655" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[53]"
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[6]" }
	terminal	{ cell: "LUT__14656" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[54]"
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[7]" }
	terminal	{ cell: "LUT__14657" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[55]"
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[8]" }
	terminal	{ cell: "LUT__14658" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[56]"
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "LUT__14639" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[57]"
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[1]" }
	terminal	{ cell: "LUT__14644" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[58]"
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[2]" }
	terminal	{ cell: "LUT__14645" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[59]"
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[3]" }
	terminal	{ cell: "LUT__14646" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[60]"
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[5]" }
	terminal	{ cell: "LUT__14647" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[61]"
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[6]" }
	terminal	{ cell: "LUT__14648" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[62]"
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[7]" }
	terminal	{ cell: "LUT__14649" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[63]"
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[8]" }
	terminal	{ cell: "LUT__14650" port: "in[1]" }
 }
net {
	name: "n2437"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[1]~FF" port: "D" }
 }
net {
	name: "n2438"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i3" port: "CI" }
 }
net {
	name: "n2439"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[2]~FF" port: "D" }
 }
net {
	name: "n2440"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i4" port: "CI" }
 }
net {
	name: "MCsiRxController/wPfcRe"
	terminal	{ cell: "MCsiRxController/wPfcRe~FF" port: "Q" }
	terminal	{ cell: "LUT__14442" port: "in[1]" }
	terminal	{ cell: "LUT__14638" port: "in[1]" }
	terminal	{ cell: "LUT__14707" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][0]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14659" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wPfcWe"
	terminal	{ cell: "MCsiRxController/wPfcWe~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WE[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rRvd"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rRvd~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rRvd~FF" port: "D" }
	terminal	{ cell: "LUT__14640" port: "in[1]" }
	terminal	{ cell: "LUT__14641" port: "in[3]" }
	terminal	{ cell: "LUT__14642" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rConvertCnt[1]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rConvertCnt[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14637" port: "in[1]" }
	terminal	{ cell: "LUT__14641" port: "in[1]" }
	terminal	{ cell: "LUT__14642" port: "in[0]" }
	terminal	{ cell: "LUT__14643" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rConvertCnt[0]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rConvertCnt[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rConvertCnt[0]~FF" port: "D" }
	terminal	{ cell: "LUT__14637" port: "in[2]" }
	terminal	{ cell: "LUT__14641" port: "in[0]" }
	terminal	{ cell: "LUT__14642" port: "in[1]" }
	terminal	{ cell: "LUT__14643" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][1]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14660" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][2]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14661" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][3]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][3]~FF" port: "Q" }
	terminal	{ cell: "LUT__14662" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][4]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][4]~FF" port: "Q" }
	terminal	{ cell: "LUT__14663" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][5]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][5]~FF" port: "Q" }
	terminal	{ cell: "LUT__14664" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][6]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][6]~FF" port: "Q" }
	terminal	{ cell: "LUT__14665" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][7]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][7]~FF" port: "Q" }
	terminal	{ cell: "LUT__14666" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][8]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][8]~FF" port: "Q" }
	terminal	{ cell: "LUT__14667" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][9]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][9]~FF" port: "Q" }
	terminal	{ cell: "LUT__14668" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][10]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][10]~FF" port: "Q" }
	terminal	{ cell: "LUT__14669" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][11]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][11]~FF" port: "Q" }
	terminal	{ cell: "LUT__14670" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][12]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][12]~FF" port: "Q" }
	terminal	{ cell: "LUT__14671" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][13]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][13]~FF" port: "Q" }
	terminal	{ cell: "LUT__14672" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][14]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][14]~FF" port: "Q" }
	terminal	{ cell: "LUT__14673" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[3][15]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][15]~FF" port: "Q" }
	terminal	{ cell: "LUT__14674" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][0]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14675" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][1]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14676" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][2]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14677" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][3]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][3]~FF" port: "Q" }
	terminal	{ cell: "LUT__14678" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][4]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][4]~FF" port: "Q" }
	terminal	{ cell: "LUT__14679" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][5]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][5]~FF" port: "Q" }
	terminal	{ cell: "LUT__14680" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][6]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][6]~FF" port: "Q" }
	terminal	{ cell: "LUT__14681" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][7]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][7]~FF" port: "Q" }
	terminal	{ cell: "LUT__14682" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][8]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][8]~FF" port: "Q" }
	terminal	{ cell: "LUT__14683" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][9]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][9]~FF" port: "Q" }
	terminal	{ cell: "LUT__14684" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][10]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][10]~FF" port: "Q" }
	terminal	{ cell: "LUT__14685" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][11]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][11]~FF" port: "Q" }
	terminal	{ cell: "LUT__14686" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][12]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][12]~FF" port: "Q" }
	terminal	{ cell: "LUT__14687" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][13]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][13]~FF" port: "Q" }
	terminal	{ cell: "LUT__14688" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][14]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][14]~FF" port: "Q" }
	terminal	{ cell: "LUT__14689" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[2][15]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][15]~FF" port: "Q" }
	terminal	{ cell: "LUT__14690" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][0]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14691" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][1]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14692" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][2]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14693" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][3]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][3]~FF" port: "Q" }
	terminal	{ cell: "LUT__14694" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][4]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][4]~FF" port: "Q" }
	terminal	{ cell: "LUT__14695" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][5]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][5]~FF" port: "Q" }
	terminal	{ cell: "LUT__14696" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][6]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][6]~FF" port: "Q" }
	terminal	{ cell: "LUT__14697" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][7]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][7]~FF" port: "Q" }
	terminal	{ cell: "LUT__14698" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][8]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][8]~FF" port: "Q" }
	terminal	{ cell: "LUT__14699" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][9]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][9]~FF" port: "Q" }
	terminal	{ cell: "LUT__14700" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][10]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][10]~FF" port: "Q" }
	terminal	{ cell: "LUT__14701" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][11]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][11]~FF" port: "Q" }
	terminal	{ cell: "LUT__14702" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][12]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][12]~FF" port: "Q" }
	terminal	{ cell: "LUT__14703" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][13]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][13]~FF" port: "Q" }
	terminal	{ cell: "LUT__14704" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][14]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][14]~FF" port: "Q" }
	terminal	{ cell: "LUT__14705" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rWd[1][15]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][15]~FF" port: "Q" }
	terminal	{ cell: "LUT__14706" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wPfcWd[0]"
	terminal	{ cell: "MCsiRxController/wPfcWd[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WDATA[10]" }
	terminal	{ cell: "LUT__14639" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wPfcWd[1]"
	terminal	{ cell: "MCsiRxController/wPfcWd[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WDATA[11]" }
	terminal	{ cell: "LUT__14644" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wPfcWd[2]"
	terminal	{ cell: "MCsiRxController/wPfcWd[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WDATA[12]" }
	terminal	{ cell: "LUT__14645" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wPfcWd[3]"
	terminal	{ cell: "MCsiRxController/wPfcWd[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WDATA[13]" }
	terminal	{ cell: "LUT__14646" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wPfcWd[4]"
	terminal	{ cell: "MCsiRxController/wPfcWd[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WDATA[15]" }
	terminal	{ cell: "LUT__14647" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wPfcWd[5]"
	terminal	{ cell: "MCsiRxController/wPfcWd[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WDATA[16]" }
	terminal	{ cell: "LUT__14648" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wPfcWd[6]"
	terminal	{ cell: "MCsiRxController/wPfcWd[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WDATA[17]" }
	terminal	{ cell: "LUT__14649" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wPfcWd[7]"
	terminal	{ cell: "MCsiRxController/wPfcWd[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WDATA[18]" }
	terminal	{ cell: "LUT__14650" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wPfcWd[8]"
	terminal	{ cell: "MCsiRxController/wPfcWd[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WDATA[0]" }
	terminal	{ cell: "LUT__14651" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wPfcWd[9]"
	terminal	{ cell: "MCsiRxController/wPfcWd[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WDATA[1]" }
	terminal	{ cell: "LUT__14652" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wPfcWd[10]"
	terminal	{ cell: "MCsiRxController/wPfcWd[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WDATA[2]" }
	terminal	{ cell: "LUT__14653" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wPfcWd[11]"
	terminal	{ cell: "MCsiRxController/wPfcWd[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WDATA[3]" }
	terminal	{ cell: "LUT__14654" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wPfcWd[12]"
	terminal	{ cell: "MCsiRxController/wPfcWd[12]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WDATA[5]" }
	terminal	{ cell: "LUT__14655" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wPfcWd[13]"
	terminal	{ cell: "MCsiRxController/wPfcWd[13]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WDATA[6]" }
	terminal	{ cell: "LUT__14656" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wPfcWd[14]"
	terminal	{ cell: "MCsiRxController/wPfcWd[14]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WDATA[7]" }
	terminal	{ cell: "LUT__14657" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wPfcWd[15]"
	terminal	{ cell: "MCsiRxController/wPfcWd[15]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WDATA[8]" }
	terminal	{ cell: "LUT__14658" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/rSt[1]"
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rSt[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14638" port: "in[2]" }
	terminal	{ cell: "LUT__14707" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[0]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "LUT__14714" port: "in[0]" }
	terminal	{ cell: "LUT__14728" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[0]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14728" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wPfcFifoFull[0]"
	terminal	{ cell: "MCsiRxController/wPfcFifoFull[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14640" port: "in[0]" }
	terminal	{ cell: "LUT__14641" port: "in[2]" }
 }
net {
	name: "MCsiRxController/wPfcFifoEmp[0]"
	terminal	{ cell: "MCsiRxController/wPfcFifoEmp[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14717" port: "in[0]" }
 }
net {
	name: "wVideoVd"
	terminal	{ cell: "wVideoVd~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "LUT__14741" port: "in[0]" }
 }
net {
	name: "n2532"
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "D" }
 }
net {
	name: "n2533"
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[1]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "LUT__14714" port: "in[2]" }
	terminal	{ cell: "LUT__14722" port: "in[0]" }
	terminal	{ cell: "LUT__14729" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[2]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "LUT__14715" port: "in[0]" }
	terminal	{ cell: "LUT__14723" port: "in[0]" }
	terminal	{ cell: "LUT__14727" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[3]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "LUT__14713" port: "in[0]" }
	terminal	{ cell: "LUT__14724" port: "in[0]" }
	terminal	{ cell: "LUT__14726" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[4]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i5" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "LUT__14711" port: "in[0]" }
	terminal	{ cell: "LUT__14721" port: "in[2]" }
	terminal	{ cell: "LUT__14728" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[5]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i6" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "LUT__14711" port: "in[2]" }
	terminal	{ cell: "LUT__14720" port: "in[0]" }
	terminal	{ cell: "LUT__14729" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[6]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i7" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "LUT__14709" port: "in[0]" }
	terminal	{ cell: "LUT__14726" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[7]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i8" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "LUT__14710" port: "in[0]" }
	terminal	{ cell: "LUT__14719" port: "in[0]" }
	terminal	{ cell: "LUT__14727" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[8]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i9" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "LUT__14708" port: "in[0]" }
	terminal	{ cell: "LUT__14731" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[1]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14729" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[2]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14727" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[3]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__14726" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[4]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__14728" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[5]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__14729" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[6]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__14726" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[7]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__14727" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[8]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__14731" port: "in[1]" }
 }
net {
	name: "wVideoData[0]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[1]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RDATA[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[2]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RDATA[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[3]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RDATA[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[4]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RDATA[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[5]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RDATA[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[6]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RDATA[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[7]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RDATA[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[8]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RDATA[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[9]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RDATA[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[10]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RDATA[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[11]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RDATA[13]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[12]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RDATA[15]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[13]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RDATA[16]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[14]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RDATA[17]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoData[15]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RDATA[18]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "n2566"
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "D" }
 }
net {
	name: "n2567"
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "CI" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[0]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "LUT__14714" port: "in[1]" }
	terminal	{ cell: "LUT__14722" port: "in[1]" }
	terminal	{ cell: "LUT__14732" port: "in[0]" }
	terminal	{ cell: "LUT__14733" port: "in[0]" }
	terminal	{ cell: "LUT__14734" port: "in[0]" }
	terminal	{ cell: "LUT__14735" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[1]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "LUT__14714" port: "in[3]" }
	terminal	{ cell: "LUT__14722" port: "in[2]" }
	terminal	{ cell: "LUT__14732" port: "in[1]" }
	terminal	{ cell: "LUT__14733" port: "in[1]" }
	terminal	{ cell: "LUT__14734" port: "in[1]" }
	terminal	{ cell: "LUT__14735" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[2]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "LUT__14715" port: "in[1]" }
	terminal	{ cell: "LUT__14723" port: "in[2]" }
	terminal	{ cell: "LUT__14733" port: "in[2]" }
	terminal	{ cell: "LUT__14734" port: "in[2]" }
	terminal	{ cell: "LUT__14735" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[3]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "LUT__14713" port: "in[1]" }
	terminal	{ cell: "LUT__14724" port: "in[1]" }
	terminal	{ cell: "LUT__14734" port: "in[3]" }
	terminal	{ cell: "LUT__14735" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[4]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "LUT__14711" port: "in[1]" }
	terminal	{ cell: "LUT__14718" port: "in[0]" }
	terminal	{ cell: "LUT__14720" port: "in[2]" }
	terminal	{ cell: "LUT__14721" port: "in[3]" }
	terminal	{ cell: "LUT__14736" port: "in[0]" }
	terminal	{ cell: "LUT__14737" port: "in[0]" }
	terminal	{ cell: "LUT__14738" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[5]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "LUT__14711" port: "in[3]" }
	terminal	{ cell: "LUT__14718" port: "in[1]" }
	terminal	{ cell: "LUT__14720" port: "in[3]" }
	terminal	{ cell: "LUT__14737" port: "in[2]" }
	terminal	{ cell: "LUT__14738" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[6]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "LUT__14709" port: "in[1]" }
	terminal	{ cell: "LUT__14718" port: "in[2]" }
	terminal	{ cell: "LUT__14738" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[7]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "LUT__14710" port: "in[1]" }
	terminal	{ cell: "LUT__14719" port: "in[2]" }
	terminal	{ cell: "LUT__14739" port: "in[2]" }
	terminal	{ cell: "LUT__14740" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[8]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "LUT__14708" port: "in[1]" }
	terminal	{ cell: "LUT__14740" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[0]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "I1" }
	terminal	{ cell: "LUT__14742" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/rVtgRST[0]"
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_byte_cnt_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_byte_cnt_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[8]" }
	terminal	{ cell: "LUT__14746" port: "in[0]" }
	terminal	{ cell: "LUT__14754" port: "in[1]" }
	terminal	{ cell: "LUT__14759" port: "in[1]" }
	terminal	{ cell: "LUT__14933" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "D" }
	terminal	{ cell: "LUT__14771" port: "in[2]" }
	terminal	{ cell: "LUT__14783" port: "in[1]" }
	terminal	{ cell: "LUT__14791" port: "in[0]" }
	terminal	{ cell: "LUT__14815" port: "in[1]" }
	terminal	{ cell: "LUT__14833" port: "in[1]" }
	terminal	{ cell: "LUT__14836" port: "in[0]" }
	terminal	{ cell: "LUT__14843" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_last_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "Q" }
	terminal	{ cell: "LUT__14793" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_reg_cnt_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_reg_cnt_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[9]" }
	terminal	{ cell: "LUT__14748" port: "in[3]" }
	terminal	{ cell: "LUT__14760" port: "in[0]" }
	terminal	{ cell: "LUT__14933" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "D" }
	terminal	{ cell: "LUT__14945" port: "in[0]" }
	terminal	{ cell: "LUT__14946" port: "in[0]" }
	terminal	{ cell: "LUT__14947" port: "in[0]" }
	terminal	{ cell: "LUT__14948" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "D" }
	terminal	{ cell: "LUT__14755" port: "in[0]" }
	terminal	{ cell: "LUT__14967" port: "in[0]" }
	terminal	{ cell: "LUT__14968" port: "in[0]" }
	terminal	{ cell: "LUT__14969" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14764" port: "in[1]" }
	terminal	{ cell: "LUT__14811" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "D" }
	terminal	{ cell: "LUT__14751" port: "in[0]" }
	terminal	{ cell: "LUT__14752" port: "in[1]" }
	terminal	{ cell: "LUT__14758" port: "in[1]" }
	terminal	{ cell: "LUT__14762" port: "in[0]" }
	terminal	{ cell: "LUT__14764" port: "in[2]" }
	terminal	{ cell: "LUT__14766" port: "in[0]" }
	terminal	{ cell: "LUT__14768" port: "in[1]" }
	terminal	{ cell: "LUT__14769" port: "in[1]" }
	terminal	{ cell: "LUT__14974" port: "in[2]" }
	terminal	{ cell: "LUT__14975" port: "in[2]" }
	terminal	{ cell: "LUT__14976" port: "in[2]" }
	terminal	{ cell: "LUT__14977" port: "in[2]" }
	terminal	{ cell: "LUT__14978" port: "in[2]" }
	terminal	{ cell: "LUT__14979" port: "in[2]" }
	terminal	{ cell: "LUT__14980" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "D" }
	terminal	{ cell: "LUT__14757" port: "in[0]" }
	terminal	{ cell: "LUT__14763" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "Q" }
	terminal	{ cell: "LUT__14757" port: "in[1]" }
	terminal	{ cell: "LUT__14763" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14775" port: "in[0]" }
	terminal	{ cell: "LUT__14846" port: "in[0]" }
	terminal	{ cell: "LUT__14847" port: "in[0]" }
	terminal	{ cell: "LUT__14850" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14777" port: "in[0]" }
	terminal	{ cell: "LUT__14784" port: "in[0]" }
	terminal	{ cell: "LUT__14870" port: "in[0]" }
	terminal	{ cell: "LUT__14871" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14817" port: "in[1]" }
	terminal	{ cell: "LUT__14821" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14818" port: "in[3]" }
	terminal	{ cell: "LUT__14884" port: "in[0]" }
	terminal	{ cell: "LUT__14885" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14774" port: "in[0]" }
	terminal	{ cell: "LUT__14778" port: "in[1]" }
	terminal	{ cell: "LUT__14781" port: "in[0]" }
	terminal	{ cell: "LUT__14783" port: "in[3]" }
	terminal	{ cell: "LUT__14786" port: "in[2]" }
	terminal	{ cell: "LUT__14787" port: "in[3]" }
	terminal	{ cell: "LUT__14794" port: "in[2]" }
	terminal	{ cell: "LUT__14796" port: "in[1]" }
	terminal	{ cell: "LUT__14801" port: "in[2]" }
	terminal	{ cell: "LUT__14802" port: "in[0]" }
	terminal	{ cell: "LUT__14805" port: "in[0]" }
	terminal	{ cell: "LUT__14810" port: "in[0]" }
	terminal	{ cell: "LUT__14816" port: "in[3]" }
	terminal	{ cell: "LUT__14819" port: "in[0]" }
	terminal	{ cell: "LUT__14823" port: "in[1]" }
	terminal	{ cell: "LUT__14824" port: "in[2]" }
	terminal	{ cell: "LUT__14830" port: "in[0]" }
	terminal	{ cell: "LUT__14832" port: "in[3]" }
	terminal	{ cell: "LUT__14833" port: "in[2]" }
	terminal	{ cell: "LUT__14839" port: "in[1]" }
	terminal	{ cell: "LUT__14841" port: "in[2]" }
	terminal	{ cell: "LUT__14842" port: "in[1]" }
	terminal	{ cell: "LUT__14843" port: "in[1]" }
	terminal	{ cell: "LUT__14918" port: "in[1]" }
	terminal	{ cell: "LUT__14919" port: "in[1]" }
	terminal	{ cell: "LUT__14923" port: "in[3]" }
	terminal	{ cell: "LUT__14924" port: "in[0]" }
	terminal	{ cell: "LUT__14926" port: "in[0]" }
	terminal	{ cell: "LUT__14930" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_ack"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "Q" }
	terminal	{ cell: "LUT__14751" port: "in[1]" }
	terminal	{ cell: "LUT__14767" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "Q" }
	terminal	{ cell: "LUT__14843" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "Q" }
	terminal	{ cell: "LUT__14790" port: "in[1]" }
	terminal	{ cell: "LUT__14791" port: "in[1]" }
	terminal	{ cell: "LUT__14816" port: "in[0]" }
	terminal	{ cell: "LUT__14833" port: "in[0]" }
	terminal	{ cell: "LUT__14843" port: "in[3]" }
	terminal	{ cell: "LUT__14922" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "Q" }
	terminal	{ cell: "LUT__14770" port: "in[1]" }
	terminal	{ cell: "LUT__14804" port: "in[2]" }
	terminal	{ cell: "LUT__14806" port: "in[3]" }
	terminal	{ cell: "LUT__14842" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14846" port: "in[1]" }
	terminal	{ cell: "LUT__14847" port: "in[1]" }
	terminal	{ cell: "LUT__14850" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14848" port: "in[0]" }
	terminal	{ cell: "LUT__14849" port: "in[0]" }
	terminal	{ cell: "LUT__14850" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__14849" port: "in[2]" }
	terminal	{ cell: "LUT__14850" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__14851" port: "in[0]" }
	terminal	{ cell: "LUT__14852" port: "in[0]" }
	terminal	{ cell: "LUT__14853" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__14852" port: "in[2]" }
	terminal	{ cell: "LUT__14853" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__14854" port: "in[0]" }
	terminal	{ cell: "LUT__14855" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14784" port: "in[1]" }
	terminal	{ cell: "LUT__14870" port: "in[1]" }
	terminal	{ cell: "LUT__14871" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14784" port: "in[2]" }
	terminal	{ cell: "LUT__14871" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__14882" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14883" port: "in[1]" }
	terminal	{ cell: "LUT__14885" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14887" port: "in[1]" }
	terminal	{ cell: "LUT__14888" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__14891" port: "in[1]" }
	terminal	{ cell: "LUT__14892" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__14895" port: "in[1]" }
	terminal	{ cell: "LUT__14897" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__14899" port: "in[1]" }
	terminal	{ cell: "LUT__14901" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__14903" port: "in[1]" }
	terminal	{ cell: "LUT__14905" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__14907" port: "in[1]" }
	terminal	{ cell: "LUT__14908" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14886" port: "in[1]" }
	terminal	{ cell: "LUT__14887" port: "in[0]" }
	terminal	{ cell: "LUT__14888" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14890" port: "in[3]" }
	terminal	{ cell: "LUT__14891" port: "in[0]" }
	terminal	{ cell: "LUT__14892" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__14894" port: "in[3]" }
	terminal	{ cell: "LUT__14896" port: "in[1]" }
	terminal	{ cell: "LUT__14897" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__14898" port: "in[1]" }
	terminal	{ cell: "LUT__14900" port: "in[1]" }
	terminal	{ cell: "LUT__14901" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__14902" port: "in[1]" }
	terminal	{ cell: "LUT__14904" port: "in[1]" }
	terminal	{ cell: "LUT__14905" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__14906" port: "in[1]" }
	terminal	{ cell: "LUT__14907" port: "in[0]" }
	terminal	{ cell: "LUT__14908" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__14786" port: "in[3]" }
	terminal	{ cell: "LUT__14795" port: "in[0]" }
	terminal	{ cell: "LUT__14910" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14773" port: "in[0]" }
	terminal	{ cell: "LUT__14780" port: "in[0]" }
	terminal	{ cell: "LUT__14789" port: "in[0]" }
	terminal	{ cell: "LUT__14794" port: "in[3]" }
	terminal	{ cell: "LUT__14796" port: "in[3]" }
	terminal	{ cell: "LUT__14800" port: "in[1]" }
	terminal	{ cell: "LUT__14806" port: "in[0]" }
	terminal	{ cell: "LUT__14812" port: "in[1]" }
	terminal	{ cell: "LUT__14814" port: "in[1]" }
	terminal	{ cell: "LUT__14817" port: "in[0]" }
	terminal	{ cell: "LUT__14818" port: "in[2]" }
	terminal	{ cell: "LUT__14819" port: "in[1]" }
	terminal	{ cell: "LUT__14824" port: "in[3]" }
	terminal	{ cell: "LUT__14831" port: "in[0]" }
	terminal	{ cell: "LUT__14834" port: "in[2]" }
	terminal	{ cell: "LUT__14836" port: "in[1]" }
	terminal	{ cell: "LUT__14879" port: "in[0]" }
	terminal	{ cell: "LUT__14880" port: "in[2]" }
	terminal	{ cell: "LUT__14889" port: "in[0]" }
	terminal	{ cell: "LUT__14893" port: "in[0]" }
	terminal	{ cell: "LUT__14909" port: "in[0]" }
	terminal	{ cell: "LUT__14918" port: "in[3]" }
	terminal	{ cell: "LUT__14919" port: "in[2]" }
	terminal	{ cell: "LUT__14922" port: "in[1]" }
	terminal	{ cell: "LUT__14924" port: "in[1]" }
	terminal	{ cell: "LUT__14926" port: "in[1]" }
	terminal	{ cell: "LUT__14931" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14773" port: "in[1]" }
	terminal	{ cell: "LUT__14779" port: "in[0]" }
	terminal	{ cell: "LUT__14788" port: "in[1]" }
	terminal	{ cell: "LUT__14797" port: "in[3]" }
	terminal	{ cell: "LUT__14800" port: "in[0]" }
	terminal	{ cell: "LUT__14806" port: "in[1]" }
	terminal	{ cell: "LUT__14812" port: "in[3]" }
	terminal	{ cell: "LUT__14817" port: "in[3]" }
	terminal	{ cell: "LUT__14818" port: "in[0]" }
	terminal	{ cell: "LUT__14824" port: "in[1]" }
	terminal	{ cell: "LUT__14837" port: "in[3]" }
	terminal	{ cell: "LUT__14879" port: "in[1]" }
	terminal	{ cell: "LUT__14889" port: "in[3]" }
	terminal	{ cell: "LUT__14893" port: "in[3]" }
	terminal	{ cell: "LUT__14909" port: "in[3]" }
	terminal	{ cell: "LUT__14925" port: "in[3]" }
	terminal	{ cell: "LUT__14927" port: "in[0]" }
	terminal	{ cell: "LUT__14929" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[0]" }
	terminal	{ cell: "LUT__14764" port: "in[0]" }
 }
net {
	name: "n2667"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "D" }
 }
net {
	name: "n2668"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[1]" }
	terminal	{ cell: "LUT__14974" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[2]" }
	terminal	{ cell: "LUT__14975" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[3]" }
	terminal	{ cell: "LUT__14976" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[5]" }
	terminal	{ cell: "LUT__14977" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[6]" }
	terminal	{ cell: "LUT__14978" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[7]" }
	terminal	{ cell: "LUT__14979" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[8]" }
	terminal	{ cell: "LUT__14980" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[0]" }
	terminal	{ cell: "LUT__14749" port: "in[0]" }
	terminal	{ cell: "LUT__14934" port: "in[0]" }
	terminal	{ cell: "LUT__14935" port: "in[0]" }
	terminal	{ cell: "LUT__14936" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[1]" }
	terminal	{ cell: "LUT__14749" port: "in[2]" }
	terminal	{ cell: "LUT__14935" port: "in[2]" }
	terminal	{ cell: "LUT__14936" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[2]" }
	terminal	{ cell: "LUT__14749" port: "in[1]" }
	terminal	{ cell: "LUT__14937" port: "in[2]" }
	terminal	{ cell: "LUT__14938" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[3]" }
	terminal	{ cell: "LUT__14747" port: "in[0]" }
	terminal	{ cell: "LUT__14939" port: "in[0]" }
	terminal	{ cell: "LUT__14940" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[4]" }
	terminal	{ cell: "LUT__14747" port: "in[1]" }
	terminal	{ cell: "LUT__14940" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[5]" }
	terminal	{ cell: "LUT__14748" port: "in[0]" }
	terminal	{ cell: "LUT__14941" port: "in[2]" }
	terminal	{ cell: "LUT__14942" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[6]" }
	terminal	{ cell: "LUT__14748" port: "in[1]" }
	terminal	{ cell: "LUT__14943" port: "in[0]" }
	terminal	{ cell: "LUT__14944" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[7]" }
	terminal	{ cell: "LUT__14748" port: "in[2]" }
	terminal	{ cell: "LUT__14944" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14945" port: "in[1]" }
	terminal	{ cell: "LUT__14946" port: "in[1]" }
	terminal	{ cell: "LUT__14947" port: "in[1]" }
	terminal	{ cell: "LUT__14948" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14946" port: "in[2]" }
	terminal	{ cell: "LUT__14947" port: "in[2]" }
	terminal	{ cell: "LUT__14948" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__14947" port: "in[3]" }
	terminal	{ cell: "LUT__14948" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__14949" port: "in[0]" }
	terminal	{ cell: "LUT__14950" port: "in[0]" }
	terminal	{ cell: "LUT__14951" port: "in[0]" }
	terminal	{ cell: "LUT__14954" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__14950" port: "in[2]" }
	terminal	{ cell: "LUT__14951" port: "in[1]" }
	terminal	{ cell: "LUT__14954" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__14952" port: "in[0]" }
	terminal	{ cell: "LUT__14953" port: "in[0]" }
	terminal	{ cell: "LUT__14955" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__14953" port: "in[2]" }
	terminal	{ cell: "LUT__14955" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__14956" port: "in[0]" }
	terminal	{ cell: "LUT__14957" port: "in[0]" }
	terminal	{ cell: "LUT__14958" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__14957" port: "in[2]" }
	terminal	{ cell: "LUT__14958" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__14959" port: "in[0]" }
	terminal	{ cell: "LUT__14960" port: "in[0]" }
	terminal	{ cell: "LUT__14961" port: "in[0]" }
	terminal	{ cell: "LUT__14962" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__14960" port: "in[2]" }
	terminal	{ cell: "LUT__14961" port: "in[1]" }
	terminal	{ cell: "LUT__14962" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__14961" port: "in[3]" }
	terminal	{ cell: "LUT__14962" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__14963" port: "in[0]" }
	terminal	{ cell: "LUT__14964" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__14965" port: "in[0]" }
	terminal	{ cell: "LUT__14966" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14755" port: "in[1]" }
	terminal	{ cell: "LUT__14967" port: "in[1]" }
	terminal	{ cell: "LUT__14968" port: "in[1]" }
	terminal	{ cell: "LUT__14969" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14755" port: "in[2]" }
	terminal	{ cell: "LUT__14968" port: "in[2]" }
	terminal	{ cell: "LUT__14969" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__14755" port: "in[3]" }
	terminal	{ cell: "LUT__14969" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__14756" port: "in[0]" }
	terminal	{ cell: "LUT__14970" port: "in[0]" }
	terminal	{ cell: "LUT__14971" port: "in[0]" }
	terminal	{ cell: "LUT__14972" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__14756" port: "in[1]" }
	terminal	{ cell: "LUT__14971" port: "in[2]" }
	terminal	{ cell: "LUT__14972" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__14756" port: "in[2]" }
	terminal	{ cell: "LUT__14972" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__14757" port: "in[2]" }
	terminal	{ cell: "LUT__14973" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14872" port: "in[1]" }
	terminal	{ cell: "LUT__14974" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14873" port: "in[1]" }
	terminal	{ cell: "LUT__14975" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__14874" port: "in[1]" }
	terminal	{ cell: "LUT__14976" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__14875" port: "in[1]" }
	terminal	{ cell: "LUT__14977" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__14876" port: "in[1]" }
	terminal	{ cell: "LUT__14978" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__14877" port: "in[1]" }
	terminal	{ cell: "LUT__14979" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__14878" port: "in[1]" }
	terminal	{ cell: "LUT__14980" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14746" port: "in[1]" }
	terminal	{ cell: "LUT__14751" port: "in[2]" }
	terminal	{ cell: "LUT__14752" port: "in[0]" }
	terminal	{ cell: "LUT__14758" port: "in[2]" }
	terminal	{ cell: "LUT__14760" port: "in[1]" }
	terminal	{ cell: "LUT__14762" port: "in[1]" }
	terminal	{ cell: "LUT__14765" port: "in[1]" }
	terminal	{ cell: "LUT__14766" port: "in[1]" }
	terminal	{ cell: "LUT__14934" port: "in[2]" }
	terminal	{ cell: "LUT__14935" port: "in[3]" }
	terminal	{ cell: "LUT__14937" port: "in[3]" }
	terminal	{ cell: "LUT__14939" port: "in[2]" }
	terminal	{ cell: "LUT__14940" port: "in[3]" }
	terminal	{ cell: "LUT__14941" port: "in[3]" }
	terminal	{ cell: "LUT__14943" port: "in[2]" }
	terminal	{ cell: "LUT__14944" port: "in[3]" }
 }
net {
	name: "n2719"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "O" }
	terminal	{ cell: "LUT__14993" port: "in[1]" }
 }
net {
	name: "n2720"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[0]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "I1" }
	terminal	{ cell: "LUT__14339" port: "in[0]" }
	terminal	{ cell: "LUT__14982" port: "in[0]" }
 }
net {
	name: "oAdv7511Data[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[0]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVde[0]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[0]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "I1" }
	terminal	{ cell: "LUT__14985" port: "in[0]" }
 }
net {
	name: "oTestPort[5]"
	terminal	{ cell: "oTestPort[5]~FF" port: "Q" }
	terminal	{ cell: "oAdv7511Hs" port: "outpad" }
	terminal	{ cell: "oTestPort[5]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[1]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "I0" }
	terminal	{ cell: "LUT__14339" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[2]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "I0" }
	terminal	{ cell: "LUT__14343" port: "in[2]" }
	terminal	{ cell: "LUT__14981" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[3]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "I0" }
	terminal	{ cell: "LUT__14338" port: "in[2]" }
	terminal	{ cell: "LUT__14339" port: "in[2]" }
	terminal	{ cell: "LUT__14987" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[4]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "I0" }
	terminal	{ cell: "LUT__14338" port: "in[1]" }
	terminal	{ cell: "LUT__14339" port: "in[3]" }
	terminal	{ cell: "LUT__14987" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[5]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "I0" }
	terminal	{ cell: "LUT__14338" port: "in[0]" }
	terminal	{ cell: "LUT__14340" port: "in[0]" }
	terminal	{ cell: "LUT__14987" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[6]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "I0" }
	terminal	{ cell: "LUT__14342" port: "in[2]" }
	terminal	{ cell: "LUT__14988" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[7]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "I0" }
	terminal	{ cell: "LUT__14341" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[8]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "I0" }
	terminal	{ cell: "LUT__14341" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[9]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "I0" }
	terminal	{ cell: "LUT__14341" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[10]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "I0" }
	terminal	{ cell: "LUT__14342" port: "in[1]" }
	terminal	{ cell: "LUT__14988" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[11]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "I0" }
	terminal	{ cell: "LUT__14342" port: "in[0]" }
	terminal	{ cell: "LUT__14990" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_pre"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "Q" }
	terminal	{ cell: "LUT__14992" port: "in[0]" }
 }
net {
	name: "oTestPort[6]"
	terminal	{ cell: "oTestPort[6]~FF" port: "Q" }
	terminal	{ cell: "oAdv7511Vs" port: "outpad" }
	terminal	{ cell: "oTestPort[6]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVde[1]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVde[3]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[3]~FF" port: "Q" }
	terminal	{ cell: "oTestPort[7]~FF" port: "D" }
 }
net {
	name: "oTestPort[7]"
	terminal	{ cell: "oTestPort[7]~FF" port: "Q" }
	terminal	{ cell: "oAdv7511De" port: "outpad" }
	terminal	{ cell: "oTestPort[7]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[1]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "I0" }
	terminal	{ cell: "LUT__14985" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[2]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "I0" }
	terminal	{ cell: "LUT__14985" port: "in[2]" }
	terminal	{ cell: "LUT__14999" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[3]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I0" }
	terminal	{ cell: "LUT__14984" port: "in[0]" }
	terminal	{ cell: "LUT__14998" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[4]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "I0" }
	terminal	{ cell: "LUT__14986" port: "in[0]" }
	terminal	{ cell: "LUT__14998" port: "in[0]" }
	terminal	{ cell: "LUT__14999" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[5]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "I0" }
	terminal	{ cell: "LUT__14984" port: "in[1]" }
	terminal	{ cell: "LUT__14998" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[6]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "I0" }
	terminal	{ cell: "LUT__14984" port: "in[2]" }
	terminal	{ cell: "LUT__15000" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[7]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "I0" }
	terminal	{ cell: "LUT__14986" port: "in[1]" }
	terminal	{ cell: "LUT__14989" port: "in[0]" }
	terminal	{ cell: "LUT__14999" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[8]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "I0" }
	terminal	{ cell: "LUT__14983" port: "in[0]" }
	terminal	{ cell: "LUT__14989" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[9]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "I0" }
	terminal	{ cell: "LUT__14983" port: "in[1]" }
	terminal	{ cell: "LUT__14989" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[10]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "I0" }
	terminal	{ cell: "LUT__14983" port: "in[2]" }
	terminal	{ cell: "LUT__14989" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[11]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "I0" }
	terminal	{ cell: "LUT__14983" port: "in[3]" }
	terminal	{ cell: "LUT__14990" port: "in[1]" }
	terminal	{ cell: "LUT__15000" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
	terminal	{ cell: "LUT__15002" port: "in[0]" }
	terminal	{ cell: "LUT__15011" port: "in[2]" }
	terminal	{ cell: "LUT__15012" port: "in[0]" }
	terminal	{ cell: "LUT__15027" port: "in[0]" }
	terminal	{ cell: "LUT__15033" port: "in[1]" }
	terminal	{ cell: "LUT__15057" port: "in[0]" }
	terminal	{ cell: "LUT__15074" port: "in[0]" }
	terminal	{ cell: "LUT__15075" port: "in[0]" }
 }
net {
	name: "wVideofull"
	terminal	{ cell: "wVideofull~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "D" }
	terminal	{ cell: "LUT__14717" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__15011" port: "in[3]" }
	terminal	{ cell: "LUT__15027" port: "in[1]" }
	terminal	{ cell: "LUT__15033" port: "in[2]" }
	terminal	{ cell: "LUT__15038" port: "in[0]" }
	terminal	{ cell: "LUT__15055" port: "in[0]" }
	terminal	{ cell: "LUT__15057" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
	terminal	{ cell: "LUT__15002" port: "in[1]" }
	terminal	{ cell: "LUT__15009" port: "in[0]" }
	terminal	{ cell: "LUT__15010" port: "in[0]" }
	terminal	{ cell: "LUT__15012" port: "in[1]" }
	terminal	{ cell: "LUT__15033" port: "in[3]" }
	terminal	{ cell: "LUT__15034" port: "in[3]" }
	terminal	{ cell: "LUT__15058" port: "in[1]" }
	terminal	{ cell: "LUT__15074" port: "in[1]" }
	terminal	{ cell: "LUT__15075" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
	terminal	{ cell: "LUT__15002" port: "in[2]" }
	terminal	{ cell: "LUT__15009" port: "in[1]" }
	terminal	{ cell: "LUT__15010" port: "in[2]" }
	terminal	{ cell: "LUT__15012" port: "in[2]" }
	terminal	{ cell: "LUT__15034" port: "in[1]" }
	terminal	{ cell: "LUT__15035" port: "in[1]" }
	terminal	{ cell: "LUT__15039" port: "in[2]" }
	terminal	{ cell: "LUT__15057" port: "in[2]" }
	terminal	{ cell: "LUT__15075" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "LUT__15002" port: "in[3]" }
	terminal	{ cell: "LUT__15014" port: "in[1]" }
	terminal	{ cell: "LUT__15028" port: "in[0]" }
	terminal	{ cell: "LUT__15040" port: "in[2]" }
	terminal	{ cell: "LUT__15056" port: "in[1]" }
	terminal	{ cell: "LUT__15072" port: "in[2]" }
	terminal	{ cell: "LUT__15076" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "LUT__15003" port: "in[0]" }
	terminal	{ cell: "LUT__15013" port: "in[0]" }
	terminal	{ cell: "LUT__15015" port: "in[0]" }
	terminal	{ cell: "LUT__15029" port: "in[0]" }
	terminal	{ cell: "LUT__15061" port: "in[0]" }
	terminal	{ cell: "LUT__15062" port: "in[0]" }
	terminal	{ cell: "LUT__15077" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "LUT__15003" port: "in[1]" }
	terminal	{ cell: "LUT__15017" port: "in[1]" }
	terminal	{ cell: "LUT__15025" port: "in[0]" }
	terminal	{ cell: "LUT__15052" port: "in[1]" }
	terminal	{ cell: "LUT__15061" port: "in[1]" }
	terminal	{ cell: "LUT__15062" port: "in[1]" }
	terminal	{ cell: "LUT__15078" port: "in[0]" }
	terminal	{ cell: "LUT__15079" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "LUT__15003" port: "in[2]" }
	terminal	{ cell: "LUT__15016" port: "in[0]" }
	terminal	{ cell: "LUT__15079" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "LUT__15004" port: "in[0]" }
	terminal	{ cell: "LUT__15008" port: "in[1]" }
	terminal	{ cell: "LUT__15019" port: "in[0]" }
	terminal	{ cell: "LUT__15025" port: "in[2]" }
	terminal	{ cell: "LUT__15051" port: "in[0]" }
	terminal	{ cell: "LUT__15067" port: "in[0]" }
	terminal	{ cell: "LUT__15080" port: "in[0]" }
	terminal	{ cell: "LUT__15081" port: "in[0]" }
	terminal	{ cell: "LUT__15082" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "LUT__15004" port: "in[1]" }
	terminal	{ cell: "LUT__15007" port: "in[0]" }
	terminal	{ cell: "LUT__15019" port: "in[1]" }
	terminal	{ cell: "LUT__15067" port: "in[1]" }
	terminal	{ cell: "LUT__15081" port: "in[2]" }
	terminal	{ cell: "LUT__15082" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "LUT__15004" port: "in[2]" }
	terminal	{ cell: "LUT__15018" port: "in[0]" }
	terminal	{ cell: "LUT__15029" port: "in[2]" }
	terminal	{ cell: "LUT__15082" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "LUT__15006" port: "in[1]" }
	terminal	{ cell: "LUT__15022" port: "in[0]" }
	terminal	{ cell: "LUT__15024" port: "in[0]" }
	terminal	{ cell: "LUT__15048" port: "in[2]" }
	terminal	{ cell: "LUT__15049" port: "in[3]" }
	terminal	{ cell: "LUT__15083" port: "in[0]" }
	terminal	{ cell: "LUT__15084" port: "in[0]" }
	terminal	{ cell: "LUT__15085" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "LUT__15005" port: "in[0]" }
	terminal	{ cell: "LUT__15022" port: "in[1]" }
	terminal	{ cell: "LUT__15024" port: "in[2]" }
	terminal	{ cell: "LUT__15084" port: "in[2]" }
	terminal	{ cell: "LUT__15085" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "LUT__15021" port: "in[0]" }
	terminal	{ cell: "LUT__15085" port: "in[3]" }
 }
net {
	name: "oAdv7511Data[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[1]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "LUT__15009" port: "in[3]" }
	terminal	{ cell: "LUT__15010" port: "in[1]" }
	terminal	{ cell: "LUT__15033" port: "in[0]" }
	terminal	{ cell: "LUT__15034" port: "in[0]" }
	terminal	{ cell: "LUT__15038" port: "in[1]" }
	terminal	{ cell: "LUT__15055" port: "in[1]" }
	terminal	{ cell: "LUT__15058" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "LUT__15009" port: "in[2]" }
	terminal	{ cell: "LUT__15010" port: "in[3]" }
	terminal	{ cell: "LUT__15034" port: "in[2]" }
	terminal	{ cell: "LUT__15035" port: "in[0]" }
	terminal	{ cell: "LUT__15039" port: "in[3]" }
	terminal	{ cell: "LUT__15057" port: "in[3]" }
	terminal	{ cell: "LUT__15086" port: "in[0]" }
	terminal	{ cell: "LUT__15087" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "LUT__15014" port: "in[2]" }
	terminal	{ cell: "LUT__15028" port: "in[1]" }
	terminal	{ cell: "LUT__15040" port: "in[1]" }
	terminal	{ cell: "LUT__15056" port: "in[0]" }
	terminal	{ cell: "LUT__15072" port: "in[0]" }
	terminal	{ cell: "LUT__15088" port: "in[0]" }
	terminal	{ cell: "LUT__15089" port: "in[0]" }
	terminal	{ cell: "LUT__15090" port: "in[0]" }
	terminal	{ cell: "LUT__15091" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "LUT__15013" port: "in[1]" }
	terminal	{ cell: "LUT__15029" port: "in[1]" }
	terminal	{ cell: "LUT__15041" port: "in[0]" }
	terminal	{ cell: "LUT__15043" port: "in[0]" }
	terminal	{ cell: "LUT__15053" port: "in[2]" }
	terminal	{ cell: "LUT__15061" port: "in[3]" }
	terminal	{ cell: "LUT__15064" port: "in[0]" }
	terminal	{ cell: "LUT__15089" port: "in[2]" }
	terminal	{ cell: "LUT__15090" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "LUT__15017" port: "in[2]" }
	terminal	{ cell: "LUT__15025" port: "in[1]" }
	terminal	{ cell: "LUT__15041" port: "in[1]" }
	terminal	{ cell: "LUT__15043" port: "in[1]" }
	terminal	{ cell: "LUT__15052" port: "in[3]" }
	terminal	{ cell: "LUT__15061" port: "in[2]" }
	terminal	{ cell: "LUT__15064" port: "in[1]" }
	terminal	{ cell: "LUT__15090" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "LUT__15016" port: "in[1]" }
	terminal	{ cell: "LUT__15041" port: "in[2]" }
	terminal	{ cell: "LUT__15052" port: "in[0]" }
	terminal	{ cell: "LUT__15064" port: "in[2]" }
	terminal	{ cell: "LUT__15092" port: "in[0]" }
	terminal	{ cell: "LUT__15093" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "LUT__15008" port: "in[2]" }
	terminal	{ cell: "LUT__15025" port: "in[3]" }
	terminal	{ cell: "LUT__15041" port: "in[3]" }
	terminal	{ cell: "LUT__15051" port: "in[1]" }
	terminal	{ cell: "LUT__15066" port: "in[0]" }
	terminal	{ cell: "LUT__15067" port: "in[3]" }
	terminal	{ cell: "LUT__15093" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "LUT__15007" port: "in[1]" }
	terminal	{ cell: "LUT__15042" port: "in[0]" }
	terminal	{ cell: "LUT__15044" port: "in[0]" }
	terminal	{ cell: "LUT__15047" port: "in[0]" }
	terminal	{ cell: "LUT__15066" port: "in[1]" }
	terminal	{ cell: "LUT__15067" port: "in[2]" }
	terminal	{ cell: "LUT__15095" port: "in[0]" }
	terminal	{ cell: "LUT__15096" port: "in[0]" }
	terminal	{ cell: "LUT__15097" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "LUT__15018" port: "in[1]" }
	terminal	{ cell: "LUT__15029" port: "in[3]" }
	terminal	{ cell: "LUT__15044" port: "in[1]" }
	terminal	{ cell: "LUT__15047" port: "in[1]" }
	terminal	{ cell: "LUT__15096" port: "in[2]" }
	terminal	{ cell: "LUT__15097" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "LUT__15006" port: "in[2]" }
	terminal	{ cell: "LUT__15024" port: "in[1]" }
	terminal	{ cell: "LUT__15044" port: "in[2]" }
	terminal	{ cell: "LUT__15048" port: "in[3]" }
	terminal	{ cell: "LUT__15049" port: "in[2]" }
	terminal	{ cell: "LUT__15063" port: "in[0]" }
	terminal	{ cell: "LUT__15098" port: "in[0]" }
	terminal	{ cell: "LUT__15099" port: "in[0]" }
	terminal	{ cell: "LUT__15100" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "LUT__15005" port: "in[1]" }
	terminal	{ cell: "LUT__15024" port: "in[3]" }
	terminal	{ cell: "LUT__15044" port: "in[3]" }
	terminal	{ cell: "LUT__15099" port: "in[2]" }
	terminal	{ cell: "LUT__15100" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "LUT__15021" port: "in[1]" }
	terminal	{ cell: "LUT__15100" port: "in[3]" }
 }
net {
	name: "oAdv7511Data[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[2]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[3]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[4]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[5]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[6]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[7]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[8]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[9]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[10]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[11]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[12]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[13]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[13]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[14]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[14]" port: "outpad" }
 }
net {
	name: "n2795"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_41/i6" port: "O" }
	terminal	{ cell: "LUT__15213" port: "in[0]" }
 }
net {
	name: "n2796"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_41/i5" port: "O" }
	terminal	{ cell: "LUT__15214" port: "in[0]" }
 }
net {
	name: "n2797"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_41/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_41/i6" port: "CI" }
 }
net {
	name: "n2798"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_41/i4" port: "O" }
	terminal	{ cell: "LUT__15215" port: "in[0]" }
 }
net {
	name: "n2799"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_41/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_41/i5" port: "CI" }
 }
net {
	name: "n2800"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_41/i3" port: "O" }
	terminal	{ cell: "LUT__15216" port: "in[0]" }
 }
net {
	name: "n2801"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_41/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_41/i4" port: "CI" }
 }
net {
	name: "oAdv7511Data[15]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[15]" port: "outpad" }
 }
net {
	name: "n2840"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "D" }
 }
net {
	name: "n2841"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "CI" }
 }
net {
	name: "n2860"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_33/i4" port: "O" }
	terminal	{ cell: "LUT__15246" port: "in[1]" }
 }
net {
	name: "n2862"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_33/i3" port: "O" }
	terminal	{ cell: "LUT__15247" port: "in[1]" }
 }
net {
	name: "n2863"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_33/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_33/i4" port: "CI" }
 }
net {
	name: "n2864"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i13" port: "O" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[12]~FF" port: "D" }
 }
net {
	name: "n2865"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i12" port: "O" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[11]~FF" port: "D" }
 }
net {
	name: "n2866"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i12" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i13" port: "CI" }
 }
net {
	name: "n2867"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i11" port: "O" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[10]~FF" port: "D" }
 }
net {
	name: "n2868"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i11" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i12" port: "CI" }
 }
net {
	name: "n2869"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i10" port: "O" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[9]~FF" port: "D" }
 }
net {
	name: "n2870"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i10" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i11" port: "CI" }
 }
net {
	name: "n2871"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i9" port: "O" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[8]~FF" port: "D" }
 }
net {
	name: "n2872"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i9" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i10" port: "CI" }
 }
net {
	name: "n2873"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i8" port: "O" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[7]~FF" port: "D" }
 }
net {
	name: "n2874"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i8" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i9" port: "CI" }
 }
net {
	name: "n2875"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i7" port: "O" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[6]~FF" port: "D" }
 }
net {
	name: "n2876"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i7" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i8" port: "CI" }
 }
net {
	name: "n2877"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i6" port: "O" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[5]~FF" port: "D" }
 }
net {
	name: "n2878"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i6" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i7" port: "CI" }
 }
net {
	name: "n2879"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i5" port: "O" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[4]~FF" port: "D" }
 }
net {
	name: "n2880"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i5" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i6" port: "CI" }
 }
net {
	name: "n2881"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i4" port: "O" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[3]~FF" port: "D" }
 }
net {
	name: "n2882"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i4" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i5" port: "CI" }
 }
net {
	name: "n2883"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i3" port: "O" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[2]~FF" port: "D" }
 }
net {
	name: "n2884"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i3" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i4" port: "CI" }
 }
net {
	name: "n2885"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i13" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[12]~FF" port: "D" }
 }
net {
	name: "n2886"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "D" }
 }
net {
	name: "n2887"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i13" port: "CI" }
 }
net {
	name: "n2888"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "D" }
 }
net {
	name: "n2889"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "CI" }
 }
net {
	name: "n2890"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "D" }
 }
net {
	name: "n2891"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "CI" }
 }
net {
	name: "n2892"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "D" }
 }
net {
	name: "n2893"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "CI" }
 }
net {
	name: "n2894"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "D" }
 }
net {
	name: "n2895"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "CI" }
 }
net {
	name: "n2896"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "D" }
 }
net {
	name: "n2897"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "CI" }
 }
net {
	name: "n2898"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "D" }
 }
net {
	name: "n2899"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "CI" }
 }
net {
	name: "n2900"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "D" }
 }
net {
	name: "n2901"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "CI" }
 }
net {
	name: "n2902"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "D" }
 }
net {
	name: "n2903"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "CI" }
 }
net {
	name: "n2904"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "n2905"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[1]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "I0" }
	terminal	{ cell: "LUT__14742" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[2]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "I0" }
	terminal	{ cell: "LUT__14742" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[3]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "I0" }
	terminal	{ cell: "LUT__14743" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[4]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "I0" }
	terminal	{ cell: "LUT__14742" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[5]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "I0" }
	terminal	{ cell: "LUT__14743" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[6]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "I0" }
	terminal	{ cell: "LUT__14743" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[7]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "I0" }
	terminal	{ cell: "LUT__14744" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[8]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "I0" }
	terminal	{ cell: "LUT__14744" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[9]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "I0" }
	terminal	{ cell: "LUT__14744" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[10]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "I0" }
	terminal	{ cell: "LUT__14743" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/rVtgRST[1]"
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "D" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "I0" }
	terminal	{ cell: "LUT__15105" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "I0" }
	terminal	{ cell: "LUT__15105" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" port: "I0" }
	terminal	{ cell: "LUT__15102" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" port: "I1" }
	terminal	{ cell: "LUT__15102" port: "in[3]" }
 }
net {
	name: "n2922"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i2" port: "O" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "n2923"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i2" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i3" port: "CI" }
 }
net {
	name: "oLed[0]"
	terminal	{ cell: "oLed[0]~FF" port: "Q" }
	terminal	{ cell: "oLed[0]~FF" port: "D" }
	terminal	{ cell: "oLed[0]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__15101" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "I0" }
	terminal	{ cell: "LUT__15102" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "I0" }
	terminal	{ cell: "LUT__15102" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "I0" }
	terminal	{ cell: "LUT__15103" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "I0" }
	terminal	{ cell: "LUT__15103" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "I0" }
	terminal	{ cell: "LUT__15103" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "I0" }
	terminal	{ cell: "LUT__15104" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "I0" }
	terminal	{ cell: "LUT__15104" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "I0" }
	terminal	{ cell: "LUT__15104" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[12]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[12]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i13" port: "I0" }
	terminal	{ cell: "LUT__15103" port: "in[3]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__15101" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15101" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15106" port: "in[0]" }
	terminal	{ cell: "LUT__15108" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "LUT__15106" port: "in[1]" }
	terminal	{ cell: "LUT__15108" port: "in[0]" }
 }
net {
	name: "oLed[1]"
	terminal	{ cell: "oLed[1]~FF" port: "Q" }
	terminal	{ cell: "oLed[1]~FF" port: "D" }
	terminal	{ cell: "oLed[1]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[1].mPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__15107" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[1].mPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__15107" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[1].mPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15107" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[3]"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[3]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i4" port: "I0" }
	terminal	{ cell: "LUT__15113" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[2]"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[2]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i3" port: "I0" }
	terminal	{ cell: "LUT__15113" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i2" port: "I0" }
	terminal	{ cell: "LUT__15110" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i2" port: "I1" }
	terminal	{ cell: "LUT__15110" port: "in[3]" }
 }
net {
	name: "n2947"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_33/i2" port: "O" }
	terminal	{ cell: "LUT__15248" port: "in[1]" }
 }
net {
	name: "n2948"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_33/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_33/i3" port: "CI" }
 }
net {
	name: "oLed[2]"
	terminal	{ cell: "oLed[2]~FF" port: "Q" }
	terminal	{ cell: "oLed[2]~FF" port: "D" }
	terminal	{ cell: "oLed[2]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[2].mPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__15109" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[4]"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[4]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i5" port: "I0" }
	terminal	{ cell: "LUT__15110" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[5]"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[5]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i6" port: "I0" }
	terminal	{ cell: "LUT__15110" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[6]"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[6]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i7" port: "I0" }
	terminal	{ cell: "LUT__15111" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[7]"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[7]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i8" port: "I0" }
	terminal	{ cell: "LUT__15111" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[8]"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[8]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i9" port: "I0" }
	terminal	{ cell: "LUT__15111" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[9]"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[9]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i10" port: "I0" }
	terminal	{ cell: "LUT__15112" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[10]"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[10]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i11" port: "I0" }
	terminal	{ cell: "LUT__15112" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[11]"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[11]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i12" port: "I0" }
	terminal	{ cell: "LUT__15112" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[12]"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[12]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/add_8/i13" port: "I0" }
	terminal	{ cell: "LUT__15111" port: "in[3]" }
 }
net {
	name: "n2960"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "D" }
 }
net {
	name: "n2961"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "O" }
	terminal	{ cell: "LUT__14997" port: "in[1]" }
 }
net {
	name: "n2962"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "CI" }
 }
net {
	name: "n2963"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "D" }
 }
net {
	name: "n2964"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "CI" }
 }
net {
	name: "n2965"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "D" }
 }
net {
	name: "n2966"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "CI" }
 }
net {
	name: "genblk1.genblk1[2].mPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__15109" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[2].mPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15109" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[3]~FF" port: "CE" }
	terminal	{ cell: "LUT__15114" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "LUT__15114" port: "in[1]" }
 }
net {
	name: "oLed[3]"
	terminal	{ cell: "oLed[3]~FF" port: "Q" }
	terminal	{ cell: "oLed[3]~FF" port: "D" }
	terminal	{ cell: "oLed[3]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__15115" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__15115" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15115" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[4]~FF" port: "CE" }
	terminal	{ cell: "LUT__15116" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "LUT__15116" port: "in[1]" }
 }
net {
	name: "n2977"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "D" }
 }
net {
	name: "n2978"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "CI" }
 }
net {
	name: "oLed[4]"
	terminal	{ cell: "oLed[4]~FF" port: "Q" }
	terminal	{ cell: "oLed[4]~FF" port: "D" }
	terminal	{ cell: "oLed[4]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__15117" port: "in[2]" }
 }
net {
	name: "n2981"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "O" }
	terminal	{ cell: "LUT__14996" port: "in[1]" }
 }
net {
	name: "n2982"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "CI" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__15117" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15117" port: "in[0]" }
 }
net {
	name: "n2985"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "O" }
	terminal	{ cell: "LUT__14995" port: "in[1]" }
 }
net {
	name: "n2986"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "CI" }
 }
net {
	name: "n2987"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "D" }
 }
net {
	name: "n2988"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/internal_reg_r0[0]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_reg_r0[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/commit_sync1~FF" port: "D" }
	terminal	{ cell: "LUT__15188" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/bit_count[0]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_41/i2" port: "I1" }
	terminal	{ cell: "LUT__12086" port: "in[0]" }
	terminal	{ cell: "LUT__15144" port: "in[0]" }
	terminal	{ cell: "LUT__15151" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/word_count[15]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__15125" port: "in[0]" }
	terminal	{ cell: "LUT__15160" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/word_count[12]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__15125" port: "in[1]" }
	terminal	{ cell: "LUT__15158" port: "in[0]" }
	terminal	{ cell: "LUT__15163" port: "in[1]" }
 }
net {
	name: "n2994"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "D" }
 }
net {
	name: "n2995"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "CI" }
 }
net {
	name: "n2996"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "O" }
	terminal	{ cell: "LUT__14994" port: "in[1]" }
 }
net {
	name: "n2997"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/word_count[13]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__15125" port: "in[2]" }
	terminal	{ cell: "LUT__15159" port: "in[0]" }
	terminal	{ cell: "LUT__15164" port: "in[1]" }
	terminal	{ cell: "LUT__15177" port: "in[0]" }
 }
net {
	name: "n2999"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_41/i2" port: "O" }
	terminal	{ cell: "LUT__15217" port: "in[0]" }
 }
net {
	name: "n3000"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_41/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_41/i3" port: "CI" }
 }
net {
	name: "n3002"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/word_count[14]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__15125" port: "in[3]" }
	terminal	{ cell: "LUT__15159" port: "in[1]" }
	terminal	{ cell: "LUT__15178" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/word_count[11]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__15129" port: "in[0]" }
	terminal	{ cell: "LUT__15183" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/word_count[0]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15127" port: "in[0]" }
	terminal	{ cell: "LUT__15184" port: "in[1]" }
	terminal	{ cell: "LUT__15253" port: "in[0]" }
	terminal	{ cell: "LUT__15257" port: "in[2]" }
 }
net {
	name: "n3006"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "D" }
 }
net {
	name: "n3007"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/word_count[10]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__15129" port: "in[1]" }
	terminal	{ cell: "LUT__15182" port: "in[0]" }
	terminal	{ cell: "LUT__15185" port: "in[2]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[0]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12085" port: "in[1]" }
	terminal	{ cell: "LUT__15317" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/word_count[9]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__15126" port: "in[0]" }
	terminal	{ cell: "LUT__15157" port: "in[0]" }
	terminal	{ cell: "LUT__15182" port: "in[1]" }
	terminal	{ cell: "LUT__15185" port: "in[0]" }
	terminal	{ cell: "LUT__15198" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/module_state[0]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/module_state[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12061" port: "in[0]" }
	terminal	{ cell: "LUT__12085" port: "in[2]" }
	terminal	{ cell: "LUT__12089" port: "in[3]" }
	terminal	{ cell: "LUT__15118" port: "in[0]" }
	terminal	{ cell: "LUT__15124" port: "in[0]" }
	terminal	{ cell: "LUT__15141" port: "in[0]" }
	terminal	{ cell: "LUT__15147" port: "in[0]" }
	terminal	{ cell: "LUT__15152" port: "in[2]" }
	terminal	{ cell: "LUT__15154" port: "in[1]" }
	terminal	{ cell: "LUT__15155" port: "in[1]" }
	terminal	{ cell: "LUT__15161" port: "in[0]" }
	terminal	{ cell: "LUT__15169" port: "in[0]" }
	terminal	{ cell: "LUT__15172" port: "in[3]" }
	terminal	{ cell: "LUT__15201" port: "in[2]" }
	terminal	{ cell: "LUT__15301" port: "in[1]" }
	terminal	{ cell: "LUT__15303" port: "in[1]" }
	terminal	{ cell: "LUT__15305" port: "in[0]" }
	terminal	{ cell: "LUT__15306" port: "in[1]" }
	terminal	{ cell: "LUT__15311" port: "in[2]" }
	terminal	{ cell: "LUT__15403" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[0]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15192" port: "in[2]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/word_count[8]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__15128" port: "in[0]" }
	terminal	{ cell: "LUT__15212" port: "in[1]" }
 }
net {
	name: "n3014"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "D" }
 }
net {
	name: "n3015"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "CI" }
 }
net {
	name: "n3016"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "D" }
 }
net {
	name: "n3017"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "CI" }
 }
net {
	name: "n3018"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "D" }
 }
net {
	name: "n3019"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "CI" }
 }
net {
	name: "n3020"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "D" }
 }
net {
	name: "n3021"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "CI" }
 }
net {
	name: "n3022"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "D" }
 }
net {
	name: "n3023"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "CI" }
 }
net {
	name: "n3024"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "D" }
 }
net {
	name: "n3025"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "CI" }
 }
net {
	name: "n3026"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "D" }
 }
net {
	name: "n3027"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "CI" }
 }
net {
	name: "n3028"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/bit_count[5]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_41/i6" port: "I0" }
	terminal	{ cell: "LUT__12087" port: "in[1]" }
	terminal	{ cell: "LUT__15145" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/bit_count[4]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_41/i5" port: "I0" }
	terminal	{ cell: "LUT__12087" port: "in[0]" }
	terminal	{ cell: "LUT__15145" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/bit_count[3]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_41/i4" port: "I0" }
	terminal	{ cell: "LUT__12086" port: "in[1]" }
	terminal	{ cell: "LUT__15144" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/bit_count[2]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_41/i3" port: "I0" }
	terminal	{ cell: "LUT__12086" port: "in[2]" }
	terminal	{ cell: "LUT__15144" port: "in[2]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/bit_count[1]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_41/i2" port: "I0" }
	terminal	{ cell: "LUT__12086" port: "in[3]" }
	terminal	{ cell: "LUT__15144" port: "in[3]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/opcode[2]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/opcode[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15209" port: "in[2]" }
	terminal	{ cell: "LUT__15393" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/opcode[1]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/opcode[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_33/i2" port: "I1" }
	terminal	{ cell: "LUT__15146" port: "in[2]" }
	terminal	{ cell: "LUT__15209" port: "in[1]" }
	terminal	{ cell: "LUT__15393" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/address_counter[3]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/address_counter[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_33/i4" port: "I0" }
	terminal	{ cell: "LUT__15208" port: "in[2]" }
	terminal	{ cell: "LUT__15349" port: "in[2]" }
	terminal	{ cell: "LUT__15352" port: "in[3]" }
	terminal	{ cell: "LUT__15355" port: "in[3]" }
	terminal	{ cell: "LUT__15358" port: "in[3]" }
	terminal	{ cell: "LUT__15361" port: "in[3]" }
	terminal	{ cell: "LUT__15364" port: "in[3]" }
	terminal	{ cell: "LUT__15367" port: "in[3]" }
	terminal	{ cell: "LUT__15370" port: "in[3]" }
	terminal	{ cell: "LUT__15373" port: "in[3]" }
	terminal	{ cell: "LUT__15376" port: "in[3]" }
	terminal	{ cell: "LUT__15379" port: "in[3]" }
	terminal	{ cell: "LUT__15382" port: "in[3]" }
	terminal	{ cell: "LUT__15385" port: "in[3]" }
	terminal	{ cell: "LUT__15389" port: "in[2]" }
	terminal	{ cell: "LUT__15392" port: "in[3]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/address_counter[2]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/address_counter[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_33/i3" port: "I0" }
	terminal	{ cell: "LUT__15204" port: "in[1]" }
	terminal	{ cell: "LUT__15207" port: "in[3]" }
	terminal	{ cell: "LUT__15348" port: "in[3]" }
	terminal	{ cell: "LUT__15351" port: "in[3]" }
	terminal	{ cell: "LUT__15354" port: "in[3]" }
	terminal	{ cell: "LUT__15357" port: "in[3]" }
	terminal	{ cell: "LUT__15360" port: "in[3]" }
	terminal	{ cell: "LUT__15363" port: "in[3]" }
	terminal	{ cell: "LUT__15366" port: "in[3]" }
	terminal	{ cell: "LUT__15369" port: "in[3]" }
	terminal	{ cell: "LUT__15372" port: "in[3]" }
	terminal	{ cell: "LUT__15375" port: "in[3]" }
	terminal	{ cell: "LUT__15378" port: "in[3]" }
	terminal	{ cell: "LUT__15381" port: "in[3]" }
	terminal	{ cell: "LUT__15384" port: "in[3]" }
	terminal	{ cell: "LUT__15386" port: "in[0]" }
	terminal	{ cell: "LUT__15388" port: "in[3]" }
	terminal	{ cell: "LUT__15391" port: "in[0]" }
	terminal	{ cell: "LUT__15392" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/address_counter[1]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/address_counter[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/add_33/i2" port: "I0" }
	terminal	{ cell: "LUT__15204" port: "in[0]" }
	terminal	{ cell: "LUT__15206" port: "in[2]" }
	terminal	{ cell: "LUT__15207" port: "in[0]" }
	terminal	{ cell: "LUT__15347" port: "in[2]" }
	terminal	{ cell: "LUT__15348" port: "in[0]" }
	terminal	{ cell: "LUT__15350" port: "in[2]" }
	terminal	{ cell: "LUT__15351" port: "in[0]" }
	terminal	{ cell: "LUT__15353" port: "in[2]" }
	terminal	{ cell: "LUT__15354" port: "in[0]" }
	terminal	{ cell: "LUT__15356" port: "in[2]" }
	terminal	{ cell: "LUT__15357" port: "in[0]" }
	terminal	{ cell: "LUT__15359" port: "in[2]" }
	terminal	{ cell: "LUT__15360" port: "in[0]" }
	terminal	{ cell: "LUT__15362" port: "in[2]" }
	terminal	{ cell: "LUT__15363" port: "in[0]" }
	terminal	{ cell: "LUT__15365" port: "in[2]" }
	terminal	{ cell: "LUT__15366" port: "in[0]" }
	terminal	{ cell: "LUT__15368" port: "in[2]" }
	terminal	{ cell: "LUT__15369" port: "in[0]" }
	terminal	{ cell: "LUT__15371" port: "in[2]" }
	terminal	{ cell: "LUT__15372" port: "in[0]" }
	terminal	{ cell: "LUT__15374" port: "in[2]" }
	terminal	{ cell: "LUT__15375" port: "in[0]" }
	terminal	{ cell: "LUT__15377" port: "in[2]" }
	terminal	{ cell: "LUT__15378" port: "in[0]" }
	terminal	{ cell: "LUT__15380" port: "in[2]" }
	terminal	{ cell: "LUT__15381" port: "in[0]" }
	terminal	{ cell: "LUT__15383" port: "in[2]" }
	terminal	{ cell: "LUT__15384" port: "in[0]" }
	terminal	{ cell: "LUT__15386" port: "in[3]" }
	terminal	{ cell: "LUT__15387" port: "in[2]" }
	terminal	{ cell: "LUT__15388" port: "in[0]" }
	terminal	{ cell: "LUT__15390" port: "in[2]" }
	terminal	{ cell: "LUT__15391" port: "in[3]" }
	terminal	{ cell: "LUT__15393" port: "in[2]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/internal_reg_r0[2]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_reg_r0[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clka_2~FF" port: "CE" }
	terminal	{ cell: "LUT__15262" port: "in[2]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/internal_reg_r0[1]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_reg_r0[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[5]~FF" port: "SR" }
	terminal	{ cell: "wAxiAraddr[2]_2~FF" port: "SR" }
	terminal	{ cell: "wAxiAraddr[3]_2~FF" port: "SR" }
	terminal	{ cell: "wAxiAraddr[4]_2~FF" port: "SR" }
	terminal	{ cell: "wAxiAraddr[5]_2~FF" port: "SR" }
	terminal	{ cell: "LUT__15258" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/word_count[7]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__15128" port: "in[1]" }
	terminal	{ cell: "LUT__15211" port: "in[0]" }
	terminal	{ cell: "LUT__15249" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/commit_sync1"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/commit_sync1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/commit_sync2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/word_count[6]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__15128" port: "in[2]" }
	terminal	{ cell: "LUT__15210" port: "in[0]" }
	terminal	{ cell: "LUT__15250" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/commit_sync2"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/commit_sync2~FF" port: "Q" }
	terminal	{ cell: "wAxiAraddr[2]_2~FF" port: "CE" }
	terminal	{ cell: "wAxiAraddr[3]_2~FF" port: "CE" }
	terminal	{ cell: "wAxiAraddr[4]_2~FF" port: "CE" }
	terminal	{ cell: "wAxiAraddr[5]_2~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/word_count[5]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__15129" port: "in[2]" }
	terminal	{ cell: "LUT__15180" port: "in[0]" }
	terminal	{ cell: "LUT__15251" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/word_count[4]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__15129" port: "in[3]" }
	terminal	{ cell: "LUT__15179" port: "in[0]" }
	terminal	{ cell: "LUT__15252" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/word_count[3]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15127" port: "in[1]" }
	terminal	{ cell: "LUT__15168" port: "in[0]" }
	terminal	{ cell: "LUT__15254" port: "in[2]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/word_count[2]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15127" port: "in[2]" }
	terminal	{ cell: "LUT__15168" port: "in[1]" }
	terminal	{ cell: "LUT__15254" port: "in[0]" }
	terminal	{ cell: "LUT__15256" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/word_count[1]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15127" port: "in[3]" }
	terminal	{ cell: "LUT__15168" port: "in[2]" }
	terminal	{ cell: "LUT__15253" port: "in[1]" }
	terminal	{ cell: "LUT__15257" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/internal_register_select[0]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_register_select[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15187" port: "in[0]" }
	terminal	{ cell: "LUT__15190" port: "in[1]" }
	terminal	{ cell: "LUT__15259" port: "in[1]" }
	terminal	{ cell: "LUT__15263" port: "in[1]" }
	terminal	{ cell: "LUT__15266" port: "in[2]" }
	terminal	{ cell: "LUT__15269" port: "in[2]" }
	terminal	{ cell: "LUT__15276" port: "in[1]" }
	terminal	{ cell: "LUT__15279" port: "in[1]" }
	terminal	{ cell: "LUT__15282" port: "in[0]" }
	terminal	{ cell: "LUT__15285" port: "in[1]" }
	terminal	{ cell: "LUT__15288" port: "in[1]" }
	terminal	{ cell: "LUT__15293" port: "in[2]" }
	terminal	{ cell: "LUT__15296" port: "in[0]" }
	terminal	{ cell: "LUT__15299" port: "in[0]" }
 }
net {
	name: "n3086"
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "D" }
 }
net {
	name: "n3087"
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "D" }
 }
net {
	name: "n3088"
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "CI" }
 }
net {
	name: "n3089"
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "D" }
 }
net {
	name: "n3090"
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "CI" }
 }
net {
	name: "n3091"
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "D" }
 }
net {
	name: "n3092"
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "CI" }
 }
net {
	name: "n3093"
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "D" }
 }
net {
	name: "n3094"
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "CI" }
 }
net {
	name: "n3095"
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "D" }
 }
net {
	name: "n3096"
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "CI" }
 }
net {
	name: "n3097"
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "D" }
 }
net {
	name: "n3098"
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "CI" }
 }
net {
	name: "n3099"
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "D" }
 }
net {
	name: "n3100"
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[1]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15194" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[2]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15261" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[3]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15265" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[4]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__15268" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[5]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__15271" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[6]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__15273" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[7]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__15275" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[8]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__15278" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[9]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__15281" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[10]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__15284" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[11]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__15287" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[12]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__15290" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[13]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__15292" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[14]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__15295" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[15]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__15298" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/module_state[1]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/module_state[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12061" port: "in[1]" }
	terminal	{ cell: "LUT__12087" port: "in[2]" }
	terminal	{ cell: "LUT__12088" port: "in[2]" }
	terminal	{ cell: "LUT__12089" port: "in[1]" }
	terminal	{ cell: "LUT__15119" port: "in[0]" }
	terminal	{ cell: "LUT__15136" port: "in[2]" }
	terminal	{ cell: "LUT__15140" port: "in[1]" }
	terminal	{ cell: "LUT__15147" port: "in[1]" }
	terminal	{ cell: "LUT__15154" port: "in[2]" }
	terminal	{ cell: "LUT__15171" port: "in[3]" }
	terminal	{ cell: "LUT__15172" port: "in[2]" }
	terminal	{ cell: "LUT__15200" port: "in[2]" }
	terminal	{ cell: "LUT__15301" port: "in[3]" }
	terminal	{ cell: "LUT__15303" port: "in[0]" }
	terminal	{ cell: "LUT__15305" port: "in[1]" }
	terminal	{ cell: "LUT__15306" port: "in[0]" }
	terminal	{ cell: "LUT__15311" port: "in[0]" }
	terminal	{ cell: "LUT__15317" port: "in[2]" }
	terminal	{ cell: "LUT__15403" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/module_state[2]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/module_state[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12083" port: "in[0]" }
	terminal	{ cell: "LUT__12089" port: "in[2]" }
	terminal	{ cell: "LUT__15118" port: "in[1]" }
	terminal	{ cell: "LUT__15132" port: "in[3]" }
	terminal	{ cell: "LUT__15148" port: "in[1]" }
	terminal	{ cell: "LUT__15153" port: "in[1]" }
	terminal	{ cell: "LUT__15173" port: "in[2]" }
	terminal	{ cell: "LUT__15195" port: "in[2]" }
	terminal	{ cell: "LUT__15301" port: "in[2]" }
	terminal	{ cell: "LUT__15302" port: "in[3]" }
	terminal	{ cell: "LUT__15307" port: "in[2]" }
	terminal	{ cell: "LUT__15311" port: "in[3]" }
	terminal	{ cell: "LUT__15403" port: "in[2]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/module_state[3]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/module_state[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__12083" port: "in[1]" }
	terminal	{ cell: "LUT__12088" port: "in[3]" }
	terminal	{ cell: "LUT__15118" port: "in[2]" }
	terminal	{ cell: "LUT__15131" port: "in[1]" }
	terminal	{ cell: "LUT__15142" port: "in[3]" }
	terminal	{ cell: "LUT__15148" port: "in[2]" }
	terminal	{ cell: "LUT__15153" port: "in[0]" }
	terminal	{ cell: "LUT__15173" port: "in[3]" }
	terminal	{ cell: "LUT__15196" port: "in[0]" }
	terminal	{ cell: "LUT__15304" port: "in[0]" }
	terminal	{ cell: "LUT__15306" port: "in[3]" }
	terminal	{ cell: "LUT__15311" port: "in[1]" }
	terminal	{ cell: "LUT__15403" port: "in[3]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[0]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12068" port: "in[0]" }
	terminal	{ cell: "LUT__12085" port: "in[0]" }
	terminal	{ cell: "LUT__15317" port: "in[3]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[1]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12068" port: "in[2]" }
	terminal	{ cell: "LUT__15310" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[2]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12069" port: "in[0]" }
	terminal	{ cell: "LUT__15313" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[3]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__12069" port: "in[2]" }
	terminal	{ cell: "LUT__15314" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[4]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__12070" port: "in[0]" }
	terminal	{ cell: "LUT__15315" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[5]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__12070" port: "in[2]" }
	terminal	{ cell: "LUT__15316" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[6]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__12067" port: "in[0]" }
	terminal	{ cell: "LUT__15319" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[7]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__12063" port: "in[0]" }
	terminal	{ cell: "LUT__15320" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[8]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__12065" port: "in[0]" }
	terminal	{ cell: "LUT__15321" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[9]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__12065" port: "in[2]" }
	terminal	{ cell: "LUT__15322" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[10]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__12064" port: "in[0]" }
	terminal	{ cell: "LUT__15323" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[11]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__12064" port: "in[2]" }
	terminal	{ cell: "LUT__15324" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[12]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__12062" port: "in[0]" }
	terminal	{ cell: "LUT__15325" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[13]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__12062" port: "in[2]" }
	terminal	{ cell: "LUT__15326" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[14]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__12063" port: "in[2]" }
	terminal	{ cell: "LUT__15327" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[15]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__12067" port: "in[2]" }
	terminal	{ cell: "LUT__15328" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[16]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[16]~FF" port: "Q" }
	terminal	{ cell: "LUT__12077" port: "in[0]" }
	terminal	{ cell: "LUT__15329" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[17]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[17]~FF" port: "Q" }
	terminal	{ cell: "LUT__12079" port: "in[0]" }
	terminal	{ cell: "LUT__15330" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[18]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[18]~FF" port: "Q" }
	terminal	{ cell: "LUT__12079" port: "in[2]" }
	terminal	{ cell: "LUT__15331" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[19]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[19]~FF" port: "Q" }
	terminal	{ cell: "LUT__12080" port: "in[0]" }
	terminal	{ cell: "LUT__15332" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[20]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[20]~FF" port: "Q" }
	terminal	{ cell: "LUT__12080" port: "in[2]" }
	terminal	{ cell: "LUT__15333" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[21]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[21]~FF" port: "Q" }
	terminal	{ cell: "LUT__12078" port: "in[0]" }
	terminal	{ cell: "LUT__15334" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[22]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[22]~FF" port: "Q" }
	terminal	{ cell: "LUT__12078" port: "in[2]" }
	terminal	{ cell: "LUT__15335" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[23]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[23]~FF" port: "Q" }
	terminal	{ cell: "LUT__12077" port: "in[2]" }
	terminal	{ cell: "LUT__15336" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[24]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[24]~FF" port: "Q" }
	terminal	{ cell: "LUT__12075" port: "in[0]" }
	terminal	{ cell: "LUT__15337" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[25]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[25]~FF" port: "Q" }
	terminal	{ cell: "LUT__12072" port: "in[0]" }
	terminal	{ cell: "LUT__15338" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[26]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[26]~FF" port: "Q" }
	terminal	{ cell: "LUT__12072" port: "in[2]" }
	terminal	{ cell: "LUT__15339" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[27]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[27]~FF" port: "Q" }
	terminal	{ cell: "LUT__12074" port: "in[0]" }
	terminal	{ cell: "LUT__15340" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[28]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[28]~FF" port: "Q" }
	terminal	{ cell: "LUT__12074" port: "in[2]" }
	terminal	{ cell: "LUT__15341" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[29]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[29]~FF" port: "Q" }
	terminal	{ cell: "LUT__12073" port: "in[0]" }
	terminal	{ cell: "LUT__15342" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[30]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[30]~FF" port: "Q" }
	terminal	{ cell: "LUT__12073" port: "in[2]" }
	terminal	{ cell: "LUT__15343" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/crc_data_out[31]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[31]~FF" port: "Q" }
	terminal	{ cell: "LUT__12075" port: "in[2]" }
	terminal	{ cell: "LUT__15344" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[1]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15260" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[2]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15264" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[3]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15267" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[4]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__15270" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[5]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__15272" port: "in[2]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[6]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__15274" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[7]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__15277" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[8]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__15280" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[9]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__15283" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[10]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__15286" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[11]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__15289" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[12]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__15291" port: "in[2]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[13]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__15294" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[14]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__15297" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_from_biu[15]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__15300" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[2]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[2]~FF" port: "Q" }
	terminal	{ cell: "wAxiAraddr[2]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[3]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[3]~FF" port: "Q" }
	terminal	{ cell: "wAxiAraddr[3]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[4]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[4]~FF" port: "Q" }
	terminal	{ cell: "wAxiAraddr[4]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[5]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[5]~FF" port: "Q" }
	terminal	{ cell: "wAxiAraddr[5]_2~FF" port: "D" }
 }
net {
	name: "n3170"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i9" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[0]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15207" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[1]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15348" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[2]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15351" port: "in[1]" }
 }
net {
	name: "n3180"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i8" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[7]~FF" port: "D" }
 }
net {
	name: "n3181"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[3]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15354" port: "in[1]" }
 }
net {
	name: "n3185"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i7" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[6]~FF" port: "D" }
 }
net {
	name: "n3186"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[4]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__15357" port: "in[1]" }
 }
net {
	name: "n3190"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i6" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[5]~FF" port: "D" }
 }
net {
	name: "n3191"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[5]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__15360" port: "in[1]" }
 }
net {
	name: "n3195"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[4]~FF" port: "D" }
 }
net {
	name: "n3196"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[6]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__15363" port: "in[1]" }
 }
net {
	name: "n3200"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[3]~FF" port: "D" }
 }
net {
	name: "n3201"
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/add_7/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[7]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__15366" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[8]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__15369" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[9]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__15372" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[10]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__15375" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[11]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__15378" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[12]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__15381" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[13]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__15384" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[14]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__15388" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[32]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[32]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[32]~FF" port: "Q" }
	terminal	{ cell: "LUT__15206" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[33]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[33]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[33]~FF" port: "Q" }
	terminal	{ cell: "LUT__15347" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[34]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[34]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[34]~FF" port: "Q" }
	terminal	{ cell: "LUT__15350" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[35]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[35]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[35]~FF" port: "Q" }
	terminal	{ cell: "LUT__15353" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[36]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[36]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[36]~FF" port: "Q" }
	terminal	{ cell: "LUT__15356" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[37]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[37]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[37]~FF" port: "Q" }
	terminal	{ cell: "LUT__15359" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[38]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[38]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[38]~FF" port: "Q" }
	terminal	{ cell: "LUT__15362" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[39]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[39]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[39]~FF" port: "Q" }
	terminal	{ cell: "LUT__15365" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[40]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[40]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[40]~FF" port: "Q" }
	terminal	{ cell: "LUT__15368" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[41]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[41]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[41]~FF" port: "Q" }
	terminal	{ cell: "LUT__15371" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[42]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[42]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[42]~FF" port: "Q" }
	terminal	{ cell: "LUT__15374" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[43]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[43]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[43]~FF" port: "Q" }
	terminal	{ cell: "LUT__15377" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[44]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[44]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[44]~FF" port: "Q" }
	terminal	{ cell: "LUT__15380" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[45]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[45]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[45]~FF" port: "Q" }
	terminal	{ cell: "LUT__15383" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[46]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[46]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[46]~FF" port: "Q" }
	terminal	{ cell: "LUT__15387" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[47]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[47]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[47]~FF" port: "Q" }
	terminal	{ cell: "LUT__15390" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[48]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[48]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[48]~FF" port: "Q" }
	terminal	{ cell: "LUT__15206" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[49]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[49]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[49]~FF" port: "Q" }
	terminal	{ cell: "LUT__15347" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[50]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[50]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[50]~FF" port: "Q" }
	terminal	{ cell: "LUT__15350" port: "in[1]" }
 }
net {
	name: "n3283"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i12" port: "O" }
	terminal	{ cell: "LUT__12787" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[51]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[51]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[51]~FF" port: "Q" }
	terminal	{ cell: "LUT__15353" port: "in[1]" }
 }
net {
	name: "n3287"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i11" port: "O" }
	terminal	{ cell: "LUT__12785" port: "in[0]" }
 }
net {
	name: "n3288"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[52]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[52]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[52]~FF" port: "Q" }
	terminal	{ cell: "LUT__15356" port: "in[1]" }
 }
net {
	name: "n3292"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i10" port: "O" }
	terminal	{ cell: "LUT__12785" port: "in[1]" }
 }
net {
	name: "n3293"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[53]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[53]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[53]~FF" port: "Q" }
	terminal	{ cell: "LUT__15359" port: "in[1]" }
 }
net {
	name: "n3297"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i9" port: "O" }
	terminal	{ cell: "LUT__12785" port: "in[2]" }
 }
net {
	name: "n3298"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[54]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[54]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[54]~FF" port: "Q" }
	terminal	{ cell: "LUT__15362" port: "in[1]" }
 }
net {
	name: "n3302"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i8" port: "O" }
	terminal	{ cell: "LUT__12785" port: "in[3]" }
 }
net {
	name: "n3303"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[55]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[55]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[55]~FF" port: "Q" }
	terminal	{ cell: "LUT__15365" port: "in[1]" }
 }
net {
	name: "n3307"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i7" port: "O" }
	terminal	{ cell: "LUT__12787" port: "in[1]" }
 }
net {
	name: "n3308"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[56]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[56]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[56]~FF" port: "Q" }
	terminal	{ cell: "LUT__15368" port: "in[1]" }
 }
net {
	name: "n3312"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i6" port: "O" }
	terminal	{ cell: "LUT__12786" port: "in[0]" }
 }
net {
	name: "n3313"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[57]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[57]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[57]~FF" port: "Q" }
	terminal	{ cell: "LUT__15371" port: "in[1]" }
 }
net {
	name: "n3317"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i5" port: "O" }
	terminal	{ cell: "LUT__12786" port: "in[1]" }
 }
net {
	name: "n3318"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[58]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[58]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[58]~FF" port: "Q" }
	terminal	{ cell: "LUT__15374" port: "in[1]" }
 }
net {
	name: "n3322"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i4" port: "O" }
	terminal	{ cell: "LUT__12786" port: "in[2]" }
 }
net {
	name: "n3323"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[59]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[59]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[59]~FF" port: "Q" }
	terminal	{ cell: "LUT__15377" port: "in[1]" }
 }
net {
	name: "n3327"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i3" port: "O" }
	terminal	{ cell: "LUT__12786" port: "in[3]" }
 }
net {
	name: "n3328"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[60]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[60]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[60]~FF" port: "Q" }
	terminal	{ cell: "LUT__15380" port: "in[1]" }
 }
net {
	name: "n3332"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i2" port: "O" }
	terminal	{ cell: "LUT__12788" port: "in[2]" }
 }
net {
	name: "n3333"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[61]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[61]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[61]~FF" port: "Q" }
	terminal	{ cell: "LUT__15383" port: "in[1]" }
 }
net {
	name: "n3337"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i12" port: "O" }
	terminal	{ cell: "LUT__14249" port: "in[1]" }
 }
net {
	name: "n3338"
	terminal	{ cell: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i12" port: "O" }
	terminal	{ cell: "LUT__14246" port: "in[3]" }
 }
net {
	name: "n3339"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i11" port: "O" }
	terminal	{ cell: "LUT__14246" port: "in[0]" }
 }
net {
	name: "n3340"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i12" port: "CI" }
 }
net {
	name: "n3341"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i10" port: "O" }
	terminal	{ cell: "LUT__14246" port: "in[1]" }
 }
net {
	name: "n3342"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i11" port: "CI" }
 }
net {
	name: "n3343"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i9" port: "O" }
	terminal	{ cell: "LUT__14246" port: "in[2]" }
 }
net {
	name: "n3344"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i10" port: "CI" }
 }
net {
	name: "n3345"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i8" port: "O" }
	terminal	{ cell: "LUT__14247" port: "in[0]" }
 }
net {
	name: "n3346"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i9" port: "CI" }
 }
net {
	name: "n3347"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i7" port: "O" }
	terminal	{ cell: "LUT__14247" port: "in[1]" }
 }
net {
	name: "n3348"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i8" port: "CI" }
 }
net {
	name: "n3349"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i6" port: "O" }
	terminal	{ cell: "LUT__14247" port: "in[2]" }
 }
net {
	name: "n3350"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i7" port: "CI" }
 }
net {
	name: "n3351"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i5" port: "O" }
	terminal	{ cell: "LUT__14248" port: "in[0]" }
 }
net {
	name: "n3352"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i6" port: "CI" }
 }
net {
	name: "n3353"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i4" port: "O" }
	terminal	{ cell: "LUT__14248" port: "in[1]" }
 }
net {
	name: "n3354"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i5" port: "CI" }
 }
net {
	name: "n3355"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i3" port: "O" }
	terminal	{ cell: "LUT__14248" port: "in[2]" }
 }
net {
	name: "n3356"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i4" port: "CI" }
 }
net {
	name: "n3357"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i2" port: "O" }
	terminal	{ cell: "LUT__14247" port: "in[3]" }
 }
net {
	name: "n3358"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i3" port: "CI" }
 }
net {
	name: "n3359"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i12" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[11]~FF" port: "D" }
 }
net {
	name: "n3360"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i11" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[10]~FF" port: "D" }
 }
net {
	name: "n3361"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i12" port: "CI" }
 }
net {
	name: "n3362"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i10" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[9]~FF" port: "D" }
 }
net {
	name: "n3363"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i11" port: "CI" }
 }
net {
	name: "n3364"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i9" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[8]~FF" port: "D" }
 }
net {
	name: "n3365"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i10" port: "CI" }
 }
net {
	name: "n3366"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i8" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[7]~FF" port: "D" }
 }
net {
	name: "n3367"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i9" port: "CI" }
 }
net {
	name: "n3368"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i7" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[6]~FF" port: "D" }
 }
net {
	name: "n3369"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i8" port: "CI" }
 }
net {
	name: "n3370"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i6" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[5]~FF" port: "D" }
 }
net {
	name: "n3371"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i7" port: "CI" }
 }
net {
	name: "n3372"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[4]~FF" port: "D" }
 }
net {
	name: "n3373"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i6" port: "CI" }
 }
net {
	name: "n3374"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[3]~FF" port: "D" }
 }
net {
	name: "n3375"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i5" port: "CI" }
 }
net {
	name: "n3376"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[2]~FF" port: "D" }
 }
net {
	name: "n3377"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_50/i4" port: "CI" }
 }
net {
	name: "n3378"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i12" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/waddr_cntr[11]~FF" port: "D" }
 }
net {
	name: "n3379"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i11" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[10]~FF" port: "D" }
 }
net {
	name: "n3380"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i12" port: "CI" }
 }
net {
	name: "n3381"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i10" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[9]~FF" port: "D" }
 }
net {
	name: "n3382"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i11" port: "CI" }
 }
net {
	name: "n3383"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i9" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[8]~FF" port: "D" }
 }
net {
	name: "n3384"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i10" port: "CI" }
 }
net {
	name: "n3385"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i8" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[7]~FF" port: "D" }
 }
net {
	name: "n3386"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i9" port: "CI" }
 }
net {
	name: "n3387"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i7" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[6]~FF" port: "D" }
 }
net {
	name: "n3388"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i8" port: "CI" }
 }
net {
	name: "n3389"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i6" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[5]~FF" port: "D" }
 }
net {
	name: "n3390"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i7" port: "CI" }
 }
net {
	name: "n3391"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[4]~FF" port: "D" }
 }
net {
	name: "n3392"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i6" port: "CI" }
 }
net {
	name: "n3393"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[3]~FF" port: "D" }
 }
net {
	name: "n3394"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_46/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[78]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[78]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[78]~FF" port: "Q" }
	terminal	{ cell: "LUT__15386" port: "in[1]" }
	terminal	{ cell: "LUT__15387" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[79]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[79]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[79]~FF" port: "Q" }
	terminal	{ cell: "LUT__15390" port: "in[1]" }
	terminal	{ cell: "LUT__15391" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[80]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[80]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[80]~FF" port: "Q" }
	terminal	{ cell: "LUT__15205" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[81]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[81]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[81]~FF" port: "Q" }
	terminal	{ cell: "LUT__15346" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[82]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[82]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[82]~FF" port: "Q" }
	terminal	{ cell: "LUT__15352" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[83]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[83]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[83]~FF" port: "Q" }
	terminal	{ cell: "LUT__15355" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[84]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[84]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[84]~FF" port: "Q" }
	terminal	{ cell: "LUT__15358" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[85]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[85]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[85]~FF" port: "Q" }
	terminal	{ cell: "LUT__15361" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[86]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[86]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[86]~FF" port: "Q" }
	terminal	{ cell: "LUT__15364" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[87]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[87]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[87]~FF" port: "Q" }
	terminal	{ cell: "LUT__15367" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[88]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[88]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[88]~FF" port: "Q" }
	terminal	{ cell: "LUT__15370" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[89]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[89]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[89]~FF" port: "Q" }
	terminal	{ cell: "LUT__15373" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[90]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[90]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[90]~FF" port: "Q" }
	terminal	{ cell: "LUT__15376" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[91]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[91]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[91]~FF" port: "Q" }
	terminal	{ cell: "LUT__15379" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[92]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[92]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[92]~FF" port: "Q" }
	terminal	{ cell: "LUT__15382" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[93]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[93]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[93]~FF" port: "Q" }
	terminal	{ cell: "LUT__15385" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[94]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[94]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[94]~FF" port: "Q" }
	terminal	{ cell: "LUT__15386" port: "in[2]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[95]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[95]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[95]~FF" port: "Q" }
	terminal	{ cell: "LUT__15391" port: "in[2]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[96]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[96]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[96]~FF" port: "Q" }
	terminal	{ cell: "LUT__15205" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clkb~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[97]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[97]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[97]~FF" port: "Q" }
	terminal	{ cell: "LUT__15346" port: "in[0]" }
 }
net {
	name: "n3460"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i19" port: "O" }
	terminal	{ cell: "LUT__14413" port: "in[0]" }
 }
net {
	name: "n3461"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i18" port: "O" }
	terminal	{ cell: "LUT__14409" port: "in[0]" }
 }
net {
	name: "n3462"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i17" port: "O" }
	terminal	{ cell: "LUT__14405" port: "in[0]" }
 }
net {
	name: "n3463"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i16" port: "O" }
	terminal	{ cell: "LUT__14401" port: "in[0]" }
 }
net {
	name: "n3464"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i15" port: "O" }
	terminal	{ cell: "LUT__14397" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/internal_register_select[1]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_register_select[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15187" port: "in[1]" }
	terminal	{ cell: "LUT__15189" port: "in[1]" }
	terminal	{ cell: "LUT__15259" port: "in[2]" }
	terminal	{ cell: "LUT__15262" port: "in[0]" }
	terminal	{ cell: "LUT__15266" port: "in[0]" }
	terminal	{ cell: "LUT__15269" port: "in[0]" }
	terminal	{ cell: "LUT__15276" port: "in[0]" }
	terminal	{ cell: "LUT__15279" port: "in[0]" }
	terminal	{ cell: "LUT__15285" port: "in[2]" }
	terminal	{ cell: "LUT__15293" port: "in[1]" }
	terminal	{ cell: "LUT__15296" port: "in[1]" }
	terminal	{ cell: "LUT__15299" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/internal_register_select[2]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_register_select[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15188" port: "in[0]" }
	terminal	{ cell: "LUT__15189" port: "in[0]" }
	terminal	{ cell: "LUT__15190" port: "in[0]" }
	terminal	{ cell: "LUT__15258" port: "in[0]" }
	terminal	{ cell: "LUT__15262" port: "in[1]" }
	terminal	{ cell: "LUT__15266" port: "in[1]" }
	terminal	{ cell: "LUT__15269" port: "in[1]" }
	terminal	{ cell: "LUT__15276" port: "in[2]" }
	terminal	{ cell: "LUT__15279" port: "in[2]" }
	terminal	{ cell: "LUT__15282" port: "in[1]" }
	terminal	{ cell: "LUT__15285" port: "in[0]" }
	terminal	{ cell: "LUT__15293" port: "in[0]" }
	terminal	{ cell: "LUT__15296" port: "in[2]" }
	terminal	{ cell: "LUT__15299" port: "in[2]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/internal_register_select[3]"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_register_select[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15189" port: "in[2]" }
	terminal	{ cell: "LUT__15258" port: "in[3]" }
	terminal	{ cell: "LUT__15262" port: "in[3]" }
	terminal	{ cell: "LUT__15266" port: "in[3]" }
	terminal	{ cell: "LUT__15269" port: "in[3]" }
	terminal	{ cell: "LUT__15272" port: "in[0]" }
	terminal	{ cell: "LUT__15276" port: "in[3]" }
	terminal	{ cell: "LUT__15279" port: "in[3]" }
	terminal	{ cell: "LUT__15282" port: "in[2]" }
	terminal	{ cell: "LUT__15285" port: "in[3]" }
	terminal	{ cell: "LUT__15288" port: "in[0]" }
	terminal	{ cell: "LUT__15293" port: "in[3]" }
	terminal	{ cell: "LUT__15296" port: "in[3]" }
	terminal	{ cell: "LUT__15299" port: "in[3]" }
 }
net {
	name: "n3472"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i14" port: "O" }
	terminal	{ cell: "LUT__14393" port: "in[0]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[0]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__12090" port: "in[3]" }
 }
net {
	name: "n3474"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i13" port: "O" }
	terminal	{ cell: "LUT__14389" port: "in[0]" }
 }
net {
	name: "n3475"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i12" port: "O" }
	terminal	{ cell: "LUT__14385" port: "in[0]" }
 }
net {
	name: "n3476"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i11" port: "O" }
	terminal	{ cell: "LUT__14381" port: "in[0]" }
 }
net {
	name: "n3477"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i10" port: "O" }
	terminal	{ cell: "LUT__14377" port: "in[0]" }
 }
net {
	name: "n3478"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i9" port: "O" }
	terminal	{ cell: "LUT__14373" port: "in[0]" }
 }
net {
	name: "n3479"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i8" port: "O" }
	terminal	{ cell: "LUT__14369" port: "in[0]" }
 }
net {
	name: "n3480"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i19" port: "O" }
	terminal	{ cell: "LUT__14414" port: "in[1]" }
 }
net {
	name: "n3481"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i18" port: "O" }
	terminal	{ cell: "LUT__14410" port: "in[1]" }
 }
net {
	name: "n3482"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i17" port: "O" }
	terminal	{ cell: "LUT__14406" port: "in[1]" }
 }
net {
	name: "n3483"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i16" port: "O" }
	terminal	{ cell: "LUT__14402" port: "in[1]" }
 }
net {
	name: "n3484"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i15" port: "O" }
	terminal	{ cell: "LUT__14398" port: "in[1]" }
 }
net {
	name: "n3485"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i14" port: "O" }
	terminal	{ cell: "LUT__14394" port: "in[1]" }
 }
net {
	name: "n3486"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i13" port: "O" }
	terminal	{ cell: "LUT__14390" port: "in[1]" }
 }
net {
	name: "n3487"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i12" port: "O" }
	terminal	{ cell: "LUT__14386" port: "in[1]" }
 }
net {
	name: "n3488"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i11" port: "O" }
	terminal	{ cell: "LUT__14380" port: "in[1]" }
 }
net {
	name: "n3489"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i10" port: "O" }
	terminal	{ cell: "LUT__14376" port: "in[1]" }
 }
net {
	name: "n3490"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i9" port: "O" }
	terminal	{ cell: "LUT__14374" port: "in[1]" }
 }
net {
	name: "n3491"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i8" port: "O" }
	terminal	{ cell: "LUT__14370" port: "in[1]" }
 }
net {
	name: "n3492"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i7" port: "O" }
	terminal	{ cell: "LUT__14364" port: "in[1]" }
 }
net {
	name: "n3493"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i6" port: "O" }
	terminal	{ cell: "LUT__14360" port: "in[1]" }
 }
net {
	name: "n3494"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i7" port: "CI" }
 }
net {
	name: "n3495"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i5" port: "O" }
	terminal	{ cell: "LUT__14357" port: "in[1]" }
 }
net {
	name: "n3496"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i6" port: "CI" }
 }
net {
	name: "n3497"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i19" port: "O" }
	terminal	{ cell: "LUT__14412" port: "in[1]" }
 }
net {
	name: "n3498"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i18" port: "O" }
	terminal	{ cell: "LUT__14408" port: "in[1]" }
 }
net {
	name: "n3499"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i17" port: "O" }
	terminal	{ cell: "LUT__14404" port: "in[1]" }
 }
net {
	name: "n3500"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i16" port: "O" }
	terminal	{ cell: "LUT__14400" port: "in[1]" }
 }
net {
	name: "n3501"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i15" port: "O" }
	terminal	{ cell: "LUT__14396" port: "in[1]" }
 }
net {
	name: "n3502"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i14" port: "O" }
	terminal	{ cell: "LUT__14392" port: "in[1]" }
 }
net {
	name: "n3503"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i13" port: "O" }
	terminal	{ cell: "LUT__14388" port: "in[1]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[1]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__12090" port: "in[0]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[2]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__12090" port: "in[1]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[3]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__12090" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_3"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_3~FF" port: "Q" }
	terminal	{ cell: "LUT__14992" port: "in[1]" }
	terminal	{ cell: "LUT__15001" port: "in[1]" }
 }
net {
	name: "n3510"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i12" port: "O" }
	terminal	{ cell: "LUT__14384" port: "in[1]" }
 }
net {
	name: "n3511"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i11" port: "O" }
	terminal	{ cell: "LUT__14382" port: "in[1]" }
 }
net {
	name: "n3512"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i10" port: "O" }
	terminal	{ cell: "LUT__14378" port: "in[1]" }
 }
net {
	name: "n3513"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i9" port: "O" }
	terminal	{ cell: "LUT__14372" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_2" port: "Q" }
	terminal	{ cell: "LUT__14255" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[45]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]~FF" port: "Q" }
	terminal	{ cell: "LUT__15184" port: "in[0]" }
 }
net {
	name: "n3553"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i8" port: "O" }
	terminal	{ cell: "LUT__14368" port: "in[1]" }
 }
net {
	name: "n3554"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i7" port: "O" }
	terminal	{ cell: "LUT__14366" port: "in[1]" }
 }
net {
	name: "n3555"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i6" port: "O" }
	terminal	{ cell: "LUT__14362" port: "in[1]" }
 }
net {
	name: "n3556"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i7" port: "CI" }
 }
net {
	name: "n3557"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i19" port: "O" }
	terminal	{ cell: "LUT__14412" port: "in[0]" }
 }
net {
	name: "n3558"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i18" port: "O" }
	terminal	{ cell: "LUT__14408" port: "in[0]" }
 }
net {
	name: "n3559"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i17" port: "O" }
	terminal	{ cell: "LUT__14404" port: "in[0]" }
 }
net {
	name: "n3560"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i16" port: "O" }
	terminal	{ cell: "LUT__14400" port: "in[0]" }
 }
net {
	name: "n3561"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i15" port: "O" }
	terminal	{ cell: "LUT__14396" port: "in[0]" }
 }
net {
	name: "n3562"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i14" port: "O" }
	terminal	{ cell: "LUT__14392" port: "in[0]" }
 }
net {
	name: "n3563"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i13" port: "O" }
	terminal	{ cell: "LUT__14388" port: "in[0]" }
 }
net {
	name: "n3564"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i12" port: "O" }
	terminal	{ cell: "LUT__14384" port: "in[0]" }
 }
net {
	name: "n3565"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i11" port: "O" }
	terminal	{ cell: "LUT__14380" port: "in[0]" }
 }
net {
	name: "n3566"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i10" port: "O" }
	terminal	{ cell: "LUT__14376" port: "in[0]" }
 }
net {
	name: "n3567"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i9" port: "O" }
	terminal	{ cell: "LUT__14372" port: "in[0]" }
 }
net {
	name: "n3568"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i8" port: "O" }
	terminal	{ cell: "LUT__14368" port: "in[0]" }
 }
net {
	name: "n3569"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i7" port: "O" }
	terminal	{ cell: "LUT__14364" port: "in[0]" }
 }
net {
	name: "n3570"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i6" port: "O" }
	terminal	{ cell: "LUT__14360" port: "in[0]" }
 }
net {
	name: "n3571"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i7" port: "CI" }
 }
net {
	name: "n3572"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i5" port: "O" }
	terminal	{ cell: "LUT__14357" port: "in[0]" }
 }
net {
	name: "n3573"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF" port: "D" }
 }
net {
	name: "n3574"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[3]~FF" port: "D" }
 }
net {
	name: "n3575"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i5" port: "CI" }
 }
net {
	name: "n3576"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[2]~FF" port: "D" }
 }
net {
	name: "n3577"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_46/i4" port: "CI" }
 }
net {
	name: "n3578"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF" port: "D" }
 }
net {
	name: "n3579"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[3]~FF" port: "D" }
 }
net {
	name: "n3580"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i5" port: "CI" }
 }
net {
	name: "n3581"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[2]~FF" port: "D" }
 }
net {
	name: "n3582"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/add_42/i4" port: "CI" }
 }
net {
	name: "n3583"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "O" }
	terminal	{ cell: "LUT__12767" port: "in[2]" }
 }
net {
	name: "n3584"
	terminal	{ cell: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "O" }
	terminal	{ cell: "LUT__12767" port: "in[3]" }
 }
net {
	name: "n3585"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i4" port: "O" }
	terminal	{ cell: "LUT__12768" port: "in[0]" }
 }
net {
	name: "n3586"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "CI" }
 }
net {
	name: "n3587"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i3" port: "O" }
	terminal	{ cell: "LUT__12768" port: "in[1]" }
 }
net {
	name: "n3588"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i4" port: "CI" }
 }
net {
	name: "n3589"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF" port: "D" }
 }
net {
	name: "n3590"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[3]~FF" port: "D" }
 }
net {
	name: "n3591"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i5" port: "CI" }
 }
net {
	name: "n3592"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[2]~FF" port: "D" }
 }
net {
	name: "n3593"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_46/i4" port: "CI" }
 }
net {
	name: "n3594"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF" port: "D" }
 }
net {
	name: "n3595"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[3]~FF" port: "D" }
 }
net {
	name: "n3596"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i5" port: "CI" }
 }
net {
	name: "n3597"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[2]~FF" port: "D" }
 }
net {
	name: "n3598"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_42/i4" port: "CI" }
 }
net {
	name: "n3599"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "O" }
	terminal	{ cell: "LUT__12117" port: "in[2]" }
 }
net {
	name: "n3600"
	terminal	{ cell: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "O" }
	terminal	{ cell: "LUT__12117" port: "in[3]" }
 }
net {
	name: "n3601"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i4" port: "O" }
	terminal	{ cell: "LUT__12118" port: "in[0]" }
 }
net {
	name: "n3602"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "CI" }
 }
net {
	name: "n3603"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i3" port: "O" }
	terminal	{ cell: "LUT__12118" port: "in[1]" }
 }
net {
	name: "n3604"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i4" port: "CI" }
 }
net {
	name: "n3605"
	terminal	{ cell: "MCsiRxController/add_39/i12" port: "O" }
	terminal	{ cell: "MCsiRxController/rPplCnt[11]~FF" port: "D" }
 }
net {
	name: "n3606"
	terminal	{ cell: "MCsiRxController/add_39/i11" port: "O" }
	terminal	{ cell: "MCsiRxController/rPplCnt[10]~FF" port: "D" }
 }
net {
	name: "n3607"
	terminal	{ cell: "MCsiRxController/add_39/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_39/i12" port: "CI" }
 }
net {
	name: "n3608"
	terminal	{ cell: "MCsiRxController/add_39/i10" port: "O" }
	terminal	{ cell: "MCsiRxController/rPplCnt[9]~FF" port: "D" }
 }
net {
	name: "n3609"
	terminal	{ cell: "MCsiRxController/add_39/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_39/i11" port: "CI" }
 }
net {
	name: "n3610"
	terminal	{ cell: "MCsiRxController/add_39/i9" port: "O" }
	terminal	{ cell: "MCsiRxController/rPplCnt[8]~FF" port: "D" }
 }
net {
	name: "n3611"
	terminal	{ cell: "MCsiRxController/add_39/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_39/i10" port: "CI" }
 }
net {
	name: "n3612"
	terminal	{ cell: "MCsiRxController/add_39/i8" port: "O" }
	terminal	{ cell: "MCsiRxController/rPplCnt[7]~FF" port: "D" }
 }
net {
	name: "n3613"
	terminal	{ cell: "MCsiRxController/add_39/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_39/i9" port: "CI" }
 }
net {
	name: "n3614"
	terminal	{ cell: "MCsiRxController/add_39/i7" port: "O" }
	terminal	{ cell: "MCsiRxController/rPplCnt[6]~FF" port: "D" }
 }
net {
	name: "n3615"
	terminal	{ cell: "MCsiRxController/add_39/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_39/i8" port: "CI" }
 }
net {
	name: "n3616"
	terminal	{ cell: "MCsiRxController/add_39/i6" port: "O" }
	terminal	{ cell: "MCsiRxController/rPplCnt[5]~FF" port: "D" }
 }
net {
	name: "n3617"
	terminal	{ cell: "MCsiRxController/add_39/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_39/i7" port: "CI" }
 }
net {
	name: "n3618"
	terminal	{ cell: "MCsiRxController/add_39/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/rPplCnt[4]~FF" port: "D" }
 }
net {
	name: "n3619"
	terminal	{ cell: "MCsiRxController/add_39/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_39/i6" port: "CI" }
 }
net {
	name: "n3620"
	terminal	{ cell: "MCsiRxController/add_39/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/rPplCnt[3]~FF" port: "D" }
 }
net {
	name: "n3621"
	terminal	{ cell: "MCsiRxController/add_39/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_39/i5" port: "CI" }
 }
net {
	name: "n3622"
	terminal	{ cell: "MCsiRxController/add_39/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/rPplCnt[2]~FF" port: "D" }
 }
net {
	name: "n3623"
	terminal	{ cell: "MCsiRxController/add_39/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_39/i4" port: "CI" }
 }
net {
	name: "n3624"
	terminal	{ cell: "MCsiRxController/add_38/i12" port: "O" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[11]_2~FF" port: "D" }
 }
net {
	name: "n3625"
	terminal	{ cell: "MCsiRxController/add_38/i11" port: "O" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[10]_2~FF" port: "D" }
 }
net {
	name: "n3626"
	terminal	{ cell: "MCsiRxController/add_38/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_38/i12" port: "CI" }
 }
net {
	name: "n3627"
	terminal	{ cell: "MCsiRxController/add_38/i10" port: "O" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[9]_2~FF" port: "D" }
 }
net {
	name: "n3628"
	terminal	{ cell: "MCsiRxController/add_38/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_38/i11" port: "CI" }
 }
net {
	name: "n3629"
	terminal	{ cell: "MCsiRxController/add_38/i9" port: "O" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[8]_2~FF" port: "D" }
 }
net {
	name: "n3630"
	terminal	{ cell: "MCsiRxController/add_38/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_38/i10" port: "CI" }
 }
net {
	name: "n3631"
	terminal	{ cell: "MCsiRxController/add_38/i8" port: "O" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[7]_2~FF" port: "D" }
 }
net {
	name: "n3632"
	terminal	{ cell: "MCsiRxController/add_38/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_38/i9" port: "CI" }
 }
net {
	name: "n3633"
	terminal	{ cell: "MCsiRxController/add_38/i7" port: "O" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[6]_2~FF" port: "D" }
 }
net {
	name: "n3634"
	terminal	{ cell: "MCsiRxController/add_38/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_38/i8" port: "CI" }
 }
net {
	name: "n3635"
	terminal	{ cell: "MCsiRxController/add_38/i6" port: "O" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[5]_2~FF" port: "D" }
 }
net {
	name: "n3636"
	terminal	{ cell: "MCsiRxController/add_38/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_38/i7" port: "CI" }
 }
net {
	name: "n3637"
	terminal	{ cell: "MCsiRxController/add_38/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[4]_2~FF" port: "D" }
 }
net {
	name: "n3638"
	terminal	{ cell: "MCsiRxController/add_38/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_38/i6" port: "CI" }
 }
net {
	name: "n3639"
	terminal	{ cell: "MCsiRxController/add_38/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[3]_2~FF" port: "D" }
 }
net {
	name: "n3640"
	terminal	{ cell: "MCsiRxController/add_38/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_38/i5" port: "CI" }
 }
net {
	name: "n3641"
	terminal	{ cell: "MCsiRxController/add_38/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[2]_2~FF" port: "D" }
 }
net {
	name: "n3642"
	terminal	{ cell: "MCsiRxController/add_38/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_38/i4" port: "CI" }
 }
net {
	name: "n3643"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i14" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[13]~FF" port: "D" }
 }
net {
	name: "n3644"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i13" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[12]~FF" port: "D" }
 }
net {
	name: "n3645"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i13" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i14" port: "CI" }
 }
net {
	name: "n3646"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i12" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[11]~FF" port: "D" }
 }
net {
	name: "n3647"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i12" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i13" port: "CI" }
 }
net {
	name: "n3648"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i11" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[10]~FF" port: "D" }
 }
net {
	name: "n3649"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i12" port: "CI" }
 }
net {
	name: "n3650"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i10" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[9]~FF" port: "D" }
 }
net {
	name: "n3651"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i11" port: "CI" }
 }
net {
	name: "n3652"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i9" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[8]~FF" port: "D" }
 }
net {
	name: "n3653"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i10" port: "CI" }
 }
net {
	name: "n3654"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i8" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[7]~FF" port: "D" }
 }
net {
	name: "n3655"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i9" port: "CI" }
 }
net {
	name: "n3656"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i7" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[6]~FF" port: "D" }
 }
net {
	name: "n3657"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i8" port: "CI" }
 }
net {
	name: "n3658"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i6" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[5]~FF" port: "D" }
 }
net {
	name: "n3659"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i7" port: "CI" }
 }
net {
	name: "n3660"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[4]~FF" port: "D" }
 }
net {
	name: "n3661"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i6" port: "CI" }
 }
net {
	name: "n3662"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[3]~FF" port: "D" }
 }
net {
	name: "n3663"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i5" port: "CI" }
 }
net {
	name: "n3664"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[2]~FF" port: "D" }
 }
net {
	name: "n3665"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i4" port: "CI" }
 }
net {
	name: "n3666"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[1]~FF" port: "D" }
 }
net {
	name: "n3667"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/add_11/i3" port: "CI" }
 }
net {
	name: "MipiDphyRx1_RESET_N"
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RESET_N" port: "outpad" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv_sync~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_1/async_reg[0][0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][1]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxErrSotSyncHS_o[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxErrSotSyncHS_o[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/odd_line~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/trigger_extra_byte_reg~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/undersize_pkt_error_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc0_error_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc1_error_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc2_error_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc3_error_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc0_error_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc1_error_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc2_error_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc3_error_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW6_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW7_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW8_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW10_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW12_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW14_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW20_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB444_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB555_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB565_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB888_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_8_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_10_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_legacy_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_10_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/user_define_8bit_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/gen_long_pkt_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/embed_8bit_nonvideo_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc8_en~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc16_en~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/check_crc_1p~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/crc_error_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/vld_pkt_header_reg~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/actual_pixel_count[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/actual_pixel_count[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/actual_pixel_count[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[16]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[17]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[18]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[19]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[20]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[21]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[22]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[23]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[24]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[25]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[26]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[27]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[28]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[29]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[30]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[31]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[32]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[33]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[34]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[35]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[36]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[37]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[38]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[39]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[40]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[41]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[42]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[43]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[44]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[45]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[46]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[47]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[48]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[49]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[50]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[51]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[52]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[53]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[54]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[55]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[56]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[57]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[58]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[59]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[60]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[61]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[62]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[63]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[16]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[17]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[18]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[19]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[20]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[21]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[22]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[23]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[24]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[25]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[26]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[27]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[28]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[29]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[30]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[31]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ecc_1bit_error_2~FF" port: "SR" }
	terminal	{ cell: "wMipiRxOutDatatype[0]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/vld_pkt_header_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/vc[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/vc[1]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxOutDatatype[1]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxOutDatatype[2]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxOutDatatype[3]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxOutDatatype[4]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxOutDatatype[5]~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[1]_2~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[2]_2~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[3]_2~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[4]_2~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[5]_2~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[6]_2~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[7]_2~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[8]_2~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[9]_2~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[10]_2~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[11]_2~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[12]_2~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[13]_2~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[14]_2~FF" port: "SR" }
	terminal	{ cell: "wMipiRxWordCnt[15]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/crc16_en_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/crc8_en_r~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[15]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[1]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[1]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pixel_fifo_full_2~FF" port: "SR" }
	terminal	{ cell: "LUT__14252" port: "in[1]" }
 }
net {
	name: "oAdv7511SdaOe"
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "Q" }
	terminal	{ cell: "oAdv7511SdaOe" port: "out" }
	terminal	{ cell: "LUT__14783" port: "in[2]" }
	terminal	{ cell: "LUT__14785" port: "in[1]" }
	terminal	{ cell: "LUT__14791" port: "in[2]" }
	terminal	{ cell: "LUT__14793" port: "in[0]" }
	terminal	{ cell: "LUT__14798" port: "in[2]" }
	terminal	{ cell: "LUT__14918" port: "in[0]" }
 }
net {
	name: "oAdv7511SclOe"
	terminal	{ cell: "oAdv7511SclOe~FF" port: "Q" }
	terminal	{ cell: "oAdv7511SclOe" port: "out" }
	terminal	{ cell: "LUT__14771" port: "in[0]" }
 }
net {
	name: "oLed[5]"
	terminal	{ cell: "LUT__12050" port: "out" }
	terminal	{ cell: "oLed[5]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_RST0_N~FF" port: "D" }
	terminal	{ cell: "rPRST~FF" port: "D" }
	terminal	{ cell: "rnPRST~FF" port: "D" }
	terminal	{ cell: "rFRST~FF" port: "D" }
	terminal	{ cell: "rBRST~FF" port: "D" }
	terminal	{ cell: "rVRST~FF" port: "D" }
	terminal	{ cell: "rSRST_2~FF" port: "D" }
 }
net {
	name: "oTestPort[11]"
	terminal	{ cell: "LUT__12051" port: "out" }
	terminal	{ cell: "oTestPort[11]" port: "outpad" }
	terminal	{ cell: "MCsiRxController/rPplCnt[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_reg~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/rPplCnt[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/rPplCnt[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/rPplCnt[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/rPplCnt[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/rPplCnt[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/rPplCnt[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/rPplCnt[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/rPplCnt[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/rPplCnt[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/rPplCnt[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/rPplCnt[11]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "D" }
	terminal	{ cell: "LUT__12059" port: "in[0]" }
	terminal	{ cell: "LUT__12800" port: "in[1]" }
	terminal	{ cell: "LUT__14297" port: "in[1]" }
	terminal	{ cell: "LUT__15395" port: "in[1]" }
 }
net {
	name: "oTestPort[9]"
	terminal	{ cell: "LUT__12060" port: "out" }
	terminal	{ cell: "oTestPort[9]" port: "outpad" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[1]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[2]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[3]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[4]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[5]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[6]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[7]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[8]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[9]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[10]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[11]_2~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rSft[0]~FF" port: "D" }
	terminal	{ cell: "LUT__12128" port: "in[0]" }
	terminal	{ cell: "LUT__12129" port: "in[1]" }
	terminal	{ cell: "LUT__12130" port: "in[1]" }
 }
net {
	name: "jtag_inst1_TDO"
	terminal	{ cell: "LUT__12091" port: "out" }
	terminal	{ cell: "jtag_inst1_TDO" port: "outpad" }
 }
net {
	name: "wAxiRdata[7]"
	terminal	{ cell: "wAxiRdata[7]_2~FF" port: "Q" }
	terminal	{ cell: "rAxiRdata[7]~FF" port: "D" }
 }
net {
	name: "wAxiRvalid"
	terminal	{ cell: "wAxiRvalid_2~FF" port: "Q" }
	terminal	{ cell: "rAxiRdata[7]~FF" port: "CE" }
	terminal	{ cell: "rAxiRdata[1]~FF" port: "CE" }
	terminal	{ cell: "rAxiRdata[14]~FF" port: "CE" }
	terminal	{ cell: "rAxiRdata[6]~FF" port: "CE" }
	terminal	{ cell: "rAxiRdata[13]~FF" port: "CE" }
	terminal	{ cell: "rAxiRdata[12]~FF" port: "CE" }
	terminal	{ cell: "rAxiRdata[5]~FF" port: "CE" }
	terminal	{ cell: "rAxiRdata[11]~FF" port: "CE" }
	terminal	{ cell: "rAxiRdata[10]~FF" port: "CE" }
	terminal	{ cell: "rAxiRdata[4]~FF" port: "CE" }
	terminal	{ cell: "rAxiRdata[9]~FF" port: "CE" }
	terminal	{ cell: "rAxiRdata[8]~FF" port: "CE" }
	terminal	{ cell: "rAxiRdata[3]~FF" port: "CE" }
	terminal	{ cell: "rAxiRdata[2]~FF" port: "CE" }
	terminal	{ cell: "rAxiRdata[0]~FF" port: "CE" }
 }
net {
	name: "wAxiRdata[1]"
	terminal	{ cell: "wAxiRdata[1]_2~FF" port: "Q" }
	terminal	{ cell: "rAxiRdata[1]~FF" port: "D" }
 }
net {
	name: "wAxiRdata[14]"
	terminal	{ cell: "wAxiRdata[14]_2~FF" port: "Q" }
	terminal	{ cell: "rAxiRdata[14]~FF" port: "D" }
 }
net {
	name: "wAxiRdata[6]"
	terminal	{ cell: "wAxiRdata[6]_2~FF" port: "Q" }
	terminal	{ cell: "rAxiRdata[6]~FF" port: "D" }
 }
net {
	name: "wAxiRdata[13]"
	terminal	{ cell: "wAxiRdata[13]_2~FF" port: "Q" }
	terminal	{ cell: "rAxiRdata[13]~FF" port: "D" }
 }
net {
	name: "wAxiRdata[12]"
	terminal	{ cell: "wAxiRdata[12]_2~FF" port: "Q" }
	terminal	{ cell: "rAxiRdata[12]~FF" port: "D" }
 }
net {
	name: "wAxiRdata[5]"
	terminal	{ cell: "wAxiRdata[5]_2~FF" port: "Q" }
	terminal	{ cell: "rAxiRdata[5]~FF" port: "D" }
 }
net {
	name: "wAxiRdata[11]"
	terminal	{ cell: "wAxiRdata[11]_2~FF" port: "Q" }
	terminal	{ cell: "rAxiRdata[11]~FF" port: "D" }
 }
net {
	name: "wAxiRdata[10]"
	terminal	{ cell: "wAxiRdata[10]_2~FF" port: "Q" }
	terminal	{ cell: "rAxiRdata[10]~FF" port: "D" }
 }
net {
	name: "wAxiRdata[4]"
	terminal	{ cell: "wAxiRdata[4]_2~FF" port: "Q" }
	terminal	{ cell: "rAxiRdata[4]~FF" port: "D" }
 }
net {
	name: "wAxiRdata[9]"
	terminal	{ cell: "wAxiRdata[9]_2~FF" port: "Q" }
	terminal	{ cell: "rAxiRdata[9]~FF" port: "D" }
 }
net {
	name: "wAxiRdata[8]"
	terminal	{ cell: "wAxiRdata[8]_2~FF" port: "Q" }
	terminal	{ cell: "rAxiRdata[8]~FF" port: "D" }
 }
net {
	name: "wAxiRdata[3]"
	terminal	{ cell: "wAxiRdata[3]_2~FF" port: "Q" }
	terminal	{ cell: "rAxiRdata[3]~FF" port: "D" }
 }
net {
	name: "wAxiRdata[2]"
	terminal	{ cell: "wAxiRdata[2]_2~FF" port: "Q" }
	terminal	{ cell: "rAxiRdata[2]~FF" port: "D" }
 }
net {
	name: "reduce_nor_65/n1"
	terminal	{ cell: "LUT__12092" port: "out" }
	terminal	{ cell: "rAxiArvalid~FF" port: "CE" }
 }
net {
	name: "rSRST"
	terminal	{ cell: "rSRST_2~FF" port: "Q" }
	terminal	{ cell: "rAxiArvalid~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rPplMonitorSel~FF" port: "SR" }
	terminal	{ cell: "LUT__12129" port: "in[0]" }
 }
net {
	name: "wAxiRdata[0]"
	terminal	{ cell: "wAxiRdata[0]_2~FF" port: "Q" }
	terminal	{ cell: "rAxiRdata[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_0/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_0/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxValidHS_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxValidHS"
	terminal	{ cell: "LUT__12093" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_0/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/n110"
	terminal	{ cell: "LUT__12094" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_1/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_1/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_1/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][1]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/n104"
	terminal	{ cell: "LUT__12100" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/receive_error~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/n97"
	terminal	{ cell: "LUT__12101" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv_2~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/rHsyncCnt[1]"
	terminal	{ cell: "MCsiRxController/rHsyncCnt[1]_2~FF" port: "Q" }
	terminal	{ cell: "wHsyncCntMonitor[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_38/i2" port: "I0" }
 }
net {
	name: "MCsiRxController/rHsyncCnt[0]"
	terminal	{ cell: "MCsiRxController/rHsyncCnt[0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[0]_2~FF" port: "D" }
	terminal	{ cell: "wHsyncCntMonitor[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_38/i2" port: "I1" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/rd_en_int_2"
	terminal	{ cell: "LUT__12119" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RE" }
 }
net {
	name: "MCsiRxController/equal_43/n3"
	terminal	{ cell: "LUT__12128" port: "out" }
	terminal	{ cell: "wHsyncCntMonitor[0]~FF" port: "CE" }
	terminal	{ cell: "wPplCntMonitor[0]~FF" port: "CE" }
	terminal	{ cell: "wHsyncCntMonitor[1]~FF" port: "CE" }
	terminal	{ cell: "wHsyncCntMonitor[2]~FF" port: "CE" }
	terminal	{ cell: "wHsyncCntMonitor[3]~FF" port: "CE" }
	terminal	{ cell: "wHsyncCntMonitor[4]~FF" port: "CE" }
	terminal	{ cell: "wHsyncCntMonitor[5]~FF" port: "CE" }
	terminal	{ cell: "wHsyncCntMonitor[6]~FF" port: "CE" }
	terminal	{ cell: "wHsyncCntMonitor[7]~FF" port: "CE" }
	terminal	{ cell: "wHsyncCntMonitor[8]~FF" port: "CE" }
	terminal	{ cell: "wHsyncCntMonitor[9]~FF" port: "CE" }
	terminal	{ cell: "wHsyncCntMonitor[10]~FF" port: "CE" }
	terminal	{ cell: "wHsyncCntMonitor[11]~FF" port: "CE" }
	terminal	{ cell: "wPplCntMonitor[1]~FF" port: "CE" }
	terminal	{ cell: "wPplCntMonitor[2]~FF" port: "CE" }
	terminal	{ cell: "wPplCntMonitor[3]~FF" port: "CE" }
	terminal	{ cell: "wPplCntMonitor[4]~FF" port: "CE" }
	terminal	{ cell: "wPplCntMonitor[5]~FF" port: "CE" }
	terminal	{ cell: "wPplCntMonitor[6]~FF" port: "CE" }
	terminal	{ cell: "wPplCntMonitor[7]~FF" port: "CE" }
	terminal	{ cell: "wPplCntMonitor[8]~FF" port: "CE" }
	terminal	{ cell: "wPplCntMonitor[9]~FF" port: "CE" }
	terminal	{ cell: "wPplCntMonitor[10]~FF" port: "CE" }
	terminal	{ cell: "wPplCntMonitor[11]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/qPplCntRst"
	terminal	{ cell: "LUT__12129" port: "out" }
	terminal	{ cell: "MCsiRxController/rPplCnt[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rPplCnt[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rPplCnt[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rPplCnt[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rPplCnt[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rPplCnt[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rPplCnt[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rPplCnt[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rPplCnt[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rPplCnt[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rPplCnt[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rPplCnt[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[1]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[2]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[3]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[4]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[5]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[6]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[7]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[8]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[9]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[10]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[11]_2~FF" port: "SR" }
 }
net {
	name: "MCsiRxController/reduce_nor_61/n1"
	terminal	{ cell: "LUT__12130" port: "out" }
	terminal	{ cell: "MCsiRxController/rPplMonitorSel~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_19/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_19/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrSotSyncHS_sync[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_18/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_18/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrControl_sync[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_17/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_17/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrEsc_sync[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/undersize_pkt_error"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/undersize_pkt_error_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_14/async_reg[0][0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/crc_error"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/crc_error_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_13/async_reg[0][0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc3_error"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc3_error_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_12/async_reg[0][0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc2_error"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc2_error_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_11/async_reg[0][0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc1_error"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc1_error_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_10/async_reg[0][0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc0_error"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc0_error_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_9/async_reg[0][0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc3_error"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc3_error_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_8/async_reg[0][0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc2_error"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc2_error_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_7/async_reg[0][0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc1_error"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc1_error_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_6/async_reg[0][0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc0_error"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc0_error_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_5/async_reg[0][0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ecc_1bit_error"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ecc_1bit_error_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_3/async_reg[0][0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pixel_fifo_empty"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pixel_fifo_empty_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_2/async_reg[0][0]~FF" port: "D" }
	terminal	{ cell: "LUT__12828" port: "in[0]" }
	terminal	{ cell: "LUT__14250" port: "in[1]" }
	terminal	{ cell: "LUT__14266" port: "in[2]" }
	terminal	{ cell: "LUT__14267" port: "in[2]" }
	terminal	{ cell: "LUT__14308" port: "in[2]" }
	terminal	{ cell: "LUT__14310" port: "in[2]" }
	terminal	{ cell: "LUT__14312" port: "in[2]" }
	terminal	{ cell: "LUT__14314" port: "in[2]" }
	terminal	{ cell: "LUT__14316" port: "in[2]" }
	terminal	{ cell: "LUT__14318" port: "in[2]" }
	terminal	{ cell: "LUT__14320" port: "in[2]" }
	terminal	{ cell: "LUT__14322" port: "in[2]" }
	terminal	{ cell: "LUT__14324" port: "in[2]" }
	terminal	{ cell: "LUT__14326" port: "in[2]" }
	terminal	{ cell: "LUT__15395" port: "in[2]" }
 }
net {
	name: "wAxiAraddr[2]"
	terminal	{ cell: "wAxiAraddr[2]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[0]~FF" port: "D" }
 }
net {
	name: "~equal_64/n3"
	terminal	{ cell: "LUT__12131" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr_vld~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[2]~FF" port: "CE" }
	terminal	{ cell: "wAxiArready~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[1]~FF" port: "CE" }
	terminal	{ cell: "LUT__12159" port: "in[1]" }
	terminal	{ cell: "LUT__12160" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n301"
	terminal	{ cell: "LUT__12133" port: "out" }
	terminal	{ cell: "wAxiRdata[14]_2~FF" port: "D" }
 }
net {
	name: "ceg_net2"
	terminal	{ cell: "LUT__12135" port: "out" }
	terminal	{ cell: "wAxiRdata[14]_2~FF" port: "CE" }
	terminal	{ cell: "wAxiRdata[13]_2~FF" port: "CE" }
	terminal	{ cell: "wAxiRdata[12]_2~FF" port: "CE" }
	terminal	{ cell: "wAxiRdata[11]_2~FF" port: "CE" }
	terminal	{ cell: "wAxiRdata[10]_2~FF" port: "CE" }
	terminal	{ cell: "wAxiRdata[9]_2~FF" port: "CE" }
	terminal	{ cell: "wAxiRdata[8]_2~FF" port: "CE" }
	terminal	{ cell: "wAxiRdata[7]_2~FF" port: "CE" }
	terminal	{ cell: "wAxiRdata[6]_2~FF" port: "CE" }
	terminal	{ cell: "wAxiRdata[5]_2~FF" port: "CE" }
	terminal	{ cell: "wAxiRdata[4]_2~FF" port: "CE" }
	terminal	{ cell: "wAxiRdata[3]_2~FF" port: "CE" }
	terminal	{ cell: "wAxiRdata[2]_2~FF" port: "CE" }
	terminal	{ cell: "wAxiRdata[1]_2~FF" port: "CE" }
	terminal	{ cell: "wAxiRdata[0]_2~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n302"
	terminal	{ cell: "LUT__12136" port: "out" }
	terminal	{ cell: "wAxiRdata[13]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n303"
	terminal	{ cell: "LUT__12137" port: "out" }
	terminal	{ cell: "wAxiRdata[12]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n304"
	terminal	{ cell: "LUT__12138" port: "out" }
	terminal	{ cell: "wAxiRdata[11]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n305"
	terminal	{ cell: "LUT__12139" port: "out" }
	terminal	{ cell: "wAxiRdata[10]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n306"
	terminal	{ cell: "LUT__12140" port: "out" }
	terminal	{ cell: "wAxiRdata[9]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n307"
	terminal	{ cell: "LUT__12141" port: "out" }
	terminal	{ cell: "wAxiRdata[8]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n308"
	terminal	{ cell: "LUT__12142" port: "out" }
	terminal	{ cell: "wAxiRdata[7]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n309"
	terminal	{ cell: "LUT__12145" port: "out" }
	terminal	{ cell: "wAxiRdata[6]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n310"
	terminal	{ cell: "LUT__12147" port: "out" }
	terminal	{ cell: "wAxiRdata[5]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n311"
	terminal	{ cell: "LUT__12148" port: "out" }
	terminal	{ cell: "wAxiRdata[4]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n312"
	terminal	{ cell: "LUT__12150" port: "out" }
	terminal	{ cell: "wAxiRdata[3]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n313"
	terminal	{ cell: "LUT__12152" port: "out" }
	terminal	{ cell: "wAxiRdata[2]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n314"
	terminal	{ cell: "LUT__12155" port: "out" }
	terminal	{ cell: "wAxiRdata[1]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n315"
	terminal	{ cell: "LUT__12158" port: "out" }
	terminal	{ cell: "wAxiRdata[0]_2~FF" port: "D" }
 }
net {
	name: "ceg_net40"
	terminal	{ cell: "LUT__12159" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr_vld~FF" port: "CE" }
 }
net {
	name: "wAxiAraddr[5]"
	terminal	{ cell: "wAxiAraddr[5]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[3]~FF" port: "D" }
 }
net {
	name: "wAxiAraddr[4]"
	terminal	{ cell: "wAxiAraddr[4]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[2]~FF" port: "D" }
 }
net {
	name: "ceg_net42"
	terminal	{ cell: "LUT__12160" port: "out" }
	terminal	{ cell: "wAxiArready~FF" port: "CE" }
 }
net {
	name: "wAxiAraddr[3]"
	terminal	{ cell: "wAxiAraddr[3]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/pixel_fifo_full_sync"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/pixel_fifo_full_sync_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pixel_fifo_full"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pixel_fifo_full_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_1/async_reg[0][0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_24/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_24/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxStopState_sync[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_23/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_23/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxSkewCalHS_sync[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_22/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_22/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsActiveNot_sync[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_20/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_20/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsEsc_sync[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n512"
	terminal	{ cell: "LUT__12161" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[2]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n521"
	terminal	{ cell: "LUT__12162" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[3]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n539"
	terminal	{ cell: "LUT__12163" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[5]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n548"
	terminal	{ cell: "LUT__12164" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[6]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n557"
	terminal	{ cell: "LUT__12165" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[7]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n566"
	terminal	{ cell: "LUT__12166" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[8]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n575"
	terminal	{ cell: "LUT__12167" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[9]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n584"
	terminal	{ cell: "LUT__12168" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[10]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n593"
	terminal	{ cell: "LUT__12169" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[11]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n602"
	terminal	{ cell: "LUT__12170" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[12]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n611"
	terminal	{ cell: "LUT__12171" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[13]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/n620"
	terminal	{ cell: "LUT__12172" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[14]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n98"
	terminal	{ cell: "LUT__12175" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/odd_line~FF" port: "CE" }
	terminal	{ cell: "LUT__12300" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n220"
	terminal	{ cell: "LUT__12179" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1454"
	terminal	{ cell: "LUT__12180" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[0]~FF" port: "CE" }
	terminal	{ cell: "LUT__12341" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/trigger_extra_byte"
	terminal	{ cell: "LUT__12185" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/trigger_extra_byte_reg~FF" port: "D" }
	terminal	{ cell: "LUT__12189" port: "in[2]" }
 }
net {
	name: "ceg_net91"
	terminal	{ cell: "LUT__12189" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/trigger_extra_byte_reg~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n122"
	terminal	{ cell: "LUT__12195" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/next_state[2]"
	terminal	{ cell: "LUT__12206" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/FS"
	terminal	{ cell: "LUT__12209" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[3]~FF" port: "D" }
	terminal	{ cell: "LUT__12215" port: "in[2]" }
	terminal	{ cell: "LUT__12376" port: "in[2]" }
 }
net {
	name: "ceg_net96"
	terminal	{ cell: "LUT__12210" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc0_error_2~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/next_state[0]"
	terminal	{ cell: "LUT__12213" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[0]~FF" port: "D" }
	terminal	{ cell: "LUT__12316" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/next_state[1]"
	terminal	{ cell: "LUT__12214" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[1]~FF" port: "D" }
	terminal	{ cell: "LUT__12315" port: "in[2]" }
	terminal	{ cell: "LUT__12316" port: "in[3]" }
 }
net {
	name: "wMipiRxWordCnt[0]"
	terminal	{ cell: "wMipiRxWordCnt[0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clka_2~FF" port: "D" }
	terminal	{ cell: "LUT__12179" port: "in[1]" }
	terminal	{ cell: "LUT__12223" port: "in[1]" }
	terminal	{ cell: "LUT__12235" port: "in[1]" }
	terminal	{ cell: "LUT__12248" port: "in[1]" }
	terminal	{ cell: "LUT__12260" port: "in[1]" }
	terminal	{ cell: "LUT__14351" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n2577"
	terminal	{ cell: "LUT__12215" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[15]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n2571"
	terminal	{ cell: "LUT__12217" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[15]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n2569"
	terminal	{ cell: "LUT__12219" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[15]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1109"
	terminal	{ cell: "LUT__12221" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/undersize_pkt_error_2~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1134"
	terminal	{ cell: "LUT__12233" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc0_error_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1155"
	terminal	{ cell: "LUT__12245" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc1_error_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n2610"
	terminal	{ cell: "LUT__12246" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc1_error_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[1]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1176"
	terminal	{ cell: "LUT__12258" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc2_error_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n2604"
	terminal	{ cell: "LUT__12216" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc2_error_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[2]~FF" port: "CE" }
	terminal	{ cell: "LUT__12217" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1197"
	terminal	{ cell: "LUT__12270" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc3_error_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n2602"
	terminal	{ cell: "LUT__12218" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc3_error_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[3]~FF" port: "CE" }
	terminal	{ cell: "LUT__12219" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1124"
	terminal	{ cell: "LUT__12272" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc0_error_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc1_error_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc2_error_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc3_error_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n2619"
	terminal	{ cell: "LUT__12273" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc0_error_2~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n2609"
	terminal	{ cell: "LUT__12274" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc1_error_2~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n2603"
	terminal	{ cell: "LUT__12275" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc2_error_2~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n2601"
	terminal	{ cell: "LUT__12276" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc3_error_2~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/vld_pkt_header"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/vld_pkt_header_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW6_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW7_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW8_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW10_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW12_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW14_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW20_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB444_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB555_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB565_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB888_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_8_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_10_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_legacy_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_10_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/user_define_8bit_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/gen_long_pkt_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/embed_8bit_nonvideo_r~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/vld_pkt_header_reg~FF" port: "D" }
	terminal	{ cell: "LUT__12173" port: "in[0]" }
	terminal	{ cell: "LUT__12176" port: "in[3]" }
	terminal	{ cell: "LUT__12202" port: "in[0]" }
	terminal	{ cell: "LUT__12208" port: "in[2]" }
	terminal	{ cell: "LUT__12271" port: "in[2]" }
	terminal	{ cell: "LUT__12277" port: "in[1]" }
	terminal	{ cell: "LUT__12280" port: "in[0]" }
	terminal	{ cell: "LUT__12290" port: "in[0]" }
 }
net {
	name: "ceg_net1457"
	terminal	{ cell: "LUT__12281" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW6_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1460"
	terminal	{ cell: "LUT__12283" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW7_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1463"
	terminal	{ cell: "LUT__12285" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW8_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1466"
	terminal	{ cell: "LUT__12286" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW10_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1469"
	terminal	{ cell: "LUT__12287" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW12_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1472"
	terminal	{ cell: "LUT__12288" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW14_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1475"
	terminal	{ cell: "LUT__12289" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW20_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1478"
	terminal	{ cell: "LUT__12291" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB444_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1481"
	terminal	{ cell: "LUT__12292" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB555_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1484"
	terminal	{ cell: "LUT__12293" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB565_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1487"
	terminal	{ cell: "LUT__12295" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB888_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1490"
	terminal	{ cell: "LUT__12296" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_8_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1493"
	terminal	{ cell: "LUT__12297" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_10_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1496"
	terminal	{ cell: "LUT__12298" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_legacy_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1499"
	terminal	{ cell: "LUT__12299" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1502"
	terminal	{ cell: "LUT__12300" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_10_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1505"
	terminal	{ cell: "LUT__12301" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/user_define_8bit_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1508"
	terminal	{ cell: "LUT__12303" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/gen_long_pkt_r~FF" port: "CE" }
 }
net {
	name: "ceg_net1511"
	terminal	{ cell: "LUT__12304" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/embed_8bit_nonvideo_r~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[16]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[16]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[0]~FF" port: "D" }
	terminal	{ cell: "LUT__12639" port: "in[1]" }
	terminal	{ cell: "LUT__12652" port: "in[0]" }
	terminal	{ cell: "LUT__12695" port: "in[2]" }
 }
net {
	name: "~MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/equal_3/n4"
	terminal	{ cell: "LUT__12114" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[16]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[17]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[18]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[19]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[20]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[21]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[22]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[23]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[24]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[25]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[26]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[27]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[28]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[29]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[30]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[31]_2~FF" port: "CE" }
	terminal	{ cell: "LUT__12115" port: "in[1]" }
	terminal	{ cell: "LUT__12178" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1892"
	terminal	{ cell: "LUT__12314" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n2063"
	terminal	{ cell: "LUT__12315" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc8_en~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n2088"
	terminal	{ cell: "LUT__12316" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc16_en~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc[0]"
	terminal	{ cell: "LUT__12322" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/equal_14/n5"
	terminal	{ cell: "LUT__12323" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/check_crc_1p~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n2182"
	terminal	{ cell: "LUT__12334" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/crc_error_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n121"
	terminal	{ cell: "LUT__12335" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n120"
	terminal	{ cell: "LUT__12337" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n219"
	terminal	{ cell: "LUT__12340" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[1]~FF" port: "D" }
 }
net {
	name: "ceg_net160"
	terminal	{ cell: "LUT__12341" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[15]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n218"
	terminal	{ cell: "LUT__12343" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n217"
	terminal	{ cell: "LUT__12345" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n216"
	terminal	{ cell: "LUT__12347" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n215"
	terminal	{ cell: "LUT__12349" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n214"
	terminal	{ cell: "LUT__12352" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n213"
	terminal	{ cell: "LUT__12354" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n212"
	terminal	{ cell: "LUT__12357" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n211"
	terminal	{ cell: "LUT__12359" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n210"
	terminal	{ cell: "LUT__12361" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n209"
	terminal	{ cell: "LUT__12364" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n208"
	terminal	{ cell: "LUT__12367" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n207"
	terminal	{ cell: "LUT__12370" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n206"
	terminal	{ cell: "LUT__12372" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n205"
	terminal	{ cell: "LUT__12375" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n2587"
	terminal	{ cell: "LUT__12376" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[15]~FF" port: "CE" }
 }
net {
	name: "wMipiRxWordCnt[1]"
	terminal	{ cell: "wMipiRxWordCnt[1]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clka_2~FF" port: "D" }
	terminal	{ cell: "LUT__12226" port: "in[1]" }
	terminal	{ cell: "LUT__12238" port: "in[1]" }
	terminal	{ cell: "LUT__12251" port: "in[1]" }
	terminal	{ cell: "LUT__12263" port: "in[1]" }
	terminal	{ cell: "LUT__12339" port: "in[0]" }
	terminal	{ cell: "LUT__14359" port: "in[2]" }
 }
net {
	name: "wMipiRxWordCnt[2]"
	terminal	{ cell: "wMipiRxWordCnt[2]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clka_2~FF" port: "D" }
	terminal	{ cell: "LUT__12225" port: "in[1]" }
	terminal	{ cell: "LUT__12237" port: "in[1]" }
	terminal	{ cell: "LUT__12250" port: "in[1]" }
	terminal	{ cell: "LUT__12262" port: "in[1]" }
	terminal	{ cell: "LUT__12343" port: "in[1]" }
	terminal	{ cell: "LUT__14363" port: "in[2]" }
 }
net {
	name: "wMipiRxWordCnt[3]"
	terminal	{ cell: "wMipiRxWordCnt[3]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clka_2~FF" port: "D" }
	terminal	{ cell: "LUT__12229" port: "in[1]" }
	terminal	{ cell: "LUT__12241" port: "in[1]" }
	terminal	{ cell: "LUT__12254" port: "in[1]" }
	terminal	{ cell: "LUT__12266" port: "in[1]" }
	terminal	{ cell: "LUT__12345" port: "in[1]" }
	terminal	{ cell: "LUT__14367" port: "in[2]" }
 }
net {
	name: "wMipiRxWordCnt[4]"
	terminal	{ cell: "wMipiRxWordCnt[4]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clka_2~FF" port: "D" }
	terminal	{ cell: "LUT__12228" port: "in[1]" }
	terminal	{ cell: "LUT__12240" port: "in[1]" }
	terminal	{ cell: "LUT__12253" port: "in[1]" }
	terminal	{ cell: "LUT__12265" port: "in[1]" }
	terminal	{ cell: "LUT__12347" port: "in[1]" }
	terminal	{ cell: "LUT__14371" port: "in[2]" }
 }
net {
	name: "wMipiRxWordCnt[5]"
	terminal	{ cell: "wMipiRxWordCnt[5]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clka_2~FF" port: "D" }
	terminal	{ cell: "LUT__12227" port: "in[1]" }
	terminal	{ cell: "LUT__12239" port: "in[1]" }
	terminal	{ cell: "LUT__12252" port: "in[1]" }
	terminal	{ cell: "LUT__12264" port: "in[1]" }
	terminal	{ cell: "LUT__12349" port: "in[1]" }
	terminal	{ cell: "LUT__14375" port: "in[2]" }
 }
net {
	name: "wMipiRxWordCnt[6]"
	terminal	{ cell: "wMipiRxWordCnt[6]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clka_2~FF" port: "D" }
	terminal	{ cell: "LUT__12224" port: "in[1]" }
	terminal	{ cell: "LUT__12236" port: "in[1]" }
	terminal	{ cell: "LUT__12249" port: "in[1]" }
	terminal	{ cell: "LUT__12261" port: "in[1]" }
	terminal	{ cell: "LUT__12352" port: "in[1]" }
	terminal	{ cell: "LUT__14379" port: "in[2]" }
 }
net {
	name: "wMipiRxWordCnt[7]"
	terminal	{ cell: "wMipiRxWordCnt[7]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clka_2~FF" port: "D" }
	terminal	{ cell: "LUT__12222" port: "in[1]" }
	terminal	{ cell: "LUT__12234" port: "in[1]" }
	terminal	{ cell: "LUT__12247" port: "in[1]" }
	terminal	{ cell: "LUT__12259" port: "in[1]" }
	terminal	{ cell: "LUT__12354" port: "in[1]" }
	terminal	{ cell: "LUT__14383" port: "in[2]" }
 }
net {
	name: "wMipiRxWordCnt[8]"
	terminal	{ cell: "wMipiRxWordCnt[8]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clka_2~FF" port: "D" }
	terminal	{ cell: "LUT__12228" port: "in[3]" }
	terminal	{ cell: "LUT__12240" port: "in[3]" }
	terminal	{ cell: "LUT__12253" port: "in[3]" }
	terminal	{ cell: "LUT__12265" port: "in[3]" }
	terminal	{ cell: "LUT__12356" port: "in[0]" }
	terminal	{ cell: "LUT__14387" port: "in[2]" }
 }
net {
	name: "wMipiRxWordCnt[9]"
	terminal	{ cell: "wMipiRxWordCnt[9]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[9]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[9]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[9]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clka_2~FF" port: "D" }
	terminal	{ cell: "LUT__12227" port: "in[3]" }
	terminal	{ cell: "LUT__12239" port: "in[3]" }
	terminal	{ cell: "LUT__12252" port: "in[3]" }
	terminal	{ cell: "LUT__12264" port: "in[3]" }
	terminal	{ cell: "LUT__12359" port: "in[1]" }
	terminal	{ cell: "LUT__14391" port: "in[2]" }
 }
net {
	name: "wMipiRxWordCnt[10]"
	terminal	{ cell: "wMipiRxWordCnt[10]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[10]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[10]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[10]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clka_2~FF" port: "D" }
	terminal	{ cell: "LUT__12229" port: "in[3]" }
	terminal	{ cell: "LUT__12241" port: "in[3]" }
	terminal	{ cell: "LUT__12254" port: "in[3]" }
	terminal	{ cell: "LUT__12266" port: "in[3]" }
	terminal	{ cell: "LUT__12361" port: "in[1]" }
	terminal	{ cell: "LUT__14395" port: "in[2]" }
 }
net {
	name: "wMipiRxWordCnt[11]"
	terminal	{ cell: "wMipiRxWordCnt[11]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[11]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[11]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[11]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clka_2~FF" port: "D" }
	terminal	{ cell: "LUT__12232" port: "in[1]" }
	terminal	{ cell: "LUT__12244" port: "in[1]" }
	terminal	{ cell: "LUT__12257" port: "in[1]" }
	terminal	{ cell: "LUT__12269" port: "in[1]" }
	terminal	{ cell: "LUT__12364" port: "in[1]" }
	terminal	{ cell: "LUT__14399" port: "in[2]" }
 }
net {
	name: "wMipiRxWordCnt[12]"
	terminal	{ cell: "wMipiRxWordCnt[12]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[12]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[12]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[12]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clka_2~FF" port: "D" }
	terminal	{ cell: "LUT__12223" port: "in[3]" }
	terminal	{ cell: "LUT__12235" port: "in[3]" }
	terminal	{ cell: "LUT__12248" port: "in[3]" }
	terminal	{ cell: "LUT__12260" port: "in[3]" }
	terminal	{ cell: "LUT__12367" port: "in[1]" }
	terminal	{ cell: "LUT__14403" port: "in[2]" }
 }
net {
	name: "wMipiRxWordCnt[13]"
	terminal	{ cell: "wMipiRxWordCnt[13]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[13]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[13]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[13]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[13]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clka_2~FF" port: "D" }
	terminal	{ cell: "LUT__12224" port: "in[3]" }
	terminal	{ cell: "LUT__12236" port: "in[3]" }
	terminal	{ cell: "LUT__12249" port: "in[3]" }
	terminal	{ cell: "LUT__12261" port: "in[3]" }
	terminal	{ cell: "LUT__12370" port: "in[1]" }
	terminal	{ cell: "LUT__14407" port: "in[2]" }
 }
net {
	name: "wMipiRxWordCnt[14]"
	terminal	{ cell: "wMipiRxWordCnt[14]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[14]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[14]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[14]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[14]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clka_2~FF" port: "D" }
	terminal	{ cell: "LUT__12226" port: "in[3]" }
	terminal	{ cell: "LUT__12238" port: "in[3]" }
	terminal	{ cell: "LUT__12251" port: "in[3]" }
	terminal	{ cell: "LUT__12263" port: "in[3]" }
	terminal	{ cell: "LUT__12372" port: "in[1]" }
	terminal	{ cell: "LUT__14411" port: "in[2]" }
 }
net {
	name: "wMipiRxWordCnt[15]"
	terminal	{ cell: "wMipiRxWordCnt[15]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[15]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[15]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[15]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[15]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clka_2~FF" port: "D" }
	terminal	{ cell: "LUT__12222" port: "in[3]" }
	terminal	{ cell: "LUT__12234" port: "in[3]" }
	terminal	{ cell: "LUT__12247" port: "in[3]" }
	terminal	{ cell: "LUT__12259" port: "in[3]" }
	terminal	{ cell: "LUT__12375" port: "in[1]" }
	terminal	{ cell: "LUT__14415" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1332"
	terminal	{ cell: "LUT__12381" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/actual_pixel_count[1]~FF" port: "D" }
 }
net {
	name: "ceg_net292"
	terminal	{ cell: "LUT__12387" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/actual_pixel_count[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/actual_pixel_count[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/actual_pixel_count[3]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1331"
	terminal	{ cell: "LUT__12391" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/actual_pixel_count[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1330"
	terminal	{ cell: "LUT__12393" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/actual_pixel_count[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1875"
	terminal	{ cell: "LUT__12400" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1874"
	terminal	{ cell: "LUT__12403" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1873"
	terminal	{ cell: "LUT__12406" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1872"
	terminal	{ cell: "LUT__12409" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1871"
	terminal	{ cell: "LUT__12412" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1870"
	terminal	{ cell: "LUT__12415" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1869"
	terminal	{ cell: "LUT__12418" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1868"
	terminal	{ cell: "LUT__12421" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1867"
	terminal	{ cell: "LUT__12426" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1866"
	terminal	{ cell: "LUT__12429" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1865"
	terminal	{ cell: "LUT__12432" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1864"
	terminal	{ cell: "LUT__12435" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1863"
	terminal	{ cell: "LUT__12438" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1862"
	terminal	{ cell: "LUT__12441" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1861"
	terminal	{ cell: "LUT__12444" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1860"
	terminal	{ cell: "LUT__12447" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1859"
	terminal	{ cell: "LUT__12452" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[16]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1858"
	terminal	{ cell: "LUT__12455" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[17]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1857"
	terminal	{ cell: "LUT__12458" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[18]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1856"
	terminal	{ cell: "LUT__12461" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[19]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1855"
	terminal	{ cell: "LUT__12464" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[20]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1854"
	terminal	{ cell: "LUT__12467" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[21]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1853"
	terminal	{ cell: "LUT__12470" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[22]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1852"
	terminal	{ cell: "LUT__12473" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[23]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1851"
	terminal	{ cell: "LUT__12476" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[24]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1850"
	terminal	{ cell: "LUT__12479" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[25]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1849"
	terminal	{ cell: "LUT__12482" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[26]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1848"
	terminal	{ cell: "LUT__12485" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[27]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1847"
	terminal	{ cell: "LUT__12488" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[28]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1846"
	terminal	{ cell: "LUT__12491" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[29]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1845"
	terminal	{ cell: "LUT__12494" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[30]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1844"
	terminal	{ cell: "LUT__12497" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[31]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1843"
	terminal	{ cell: "LUT__12500" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[32]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1842"
	terminal	{ cell: "LUT__12503" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[33]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1841"
	terminal	{ cell: "LUT__12506" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[34]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1840"
	terminal	{ cell: "LUT__12509" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[35]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1839"
	terminal	{ cell: "LUT__12512" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[36]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1838"
	terminal	{ cell: "LUT__12515" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[37]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1837"
	terminal	{ cell: "LUT__12518" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[38]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1836"
	terminal	{ cell: "LUT__12521" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[39]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1835"
	terminal	{ cell: "LUT__12526" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[40]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1834"
	terminal	{ cell: "LUT__12529" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[41]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1833"
	terminal	{ cell: "LUT__12532" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[42]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1832"
	terminal	{ cell: "LUT__12535" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[43]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1831"
	terminal	{ cell: "LUT__12538" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[44]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1830"
	terminal	{ cell: "LUT__12541" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[45]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1829"
	terminal	{ cell: "LUT__12544" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[46]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1828"
	terminal	{ cell: "LUT__12547" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[47]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1827"
	terminal	{ cell: "LUT__12551" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[48]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1826"
	terminal	{ cell: "LUT__12552" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[49]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1825"
	terminal	{ cell: "LUT__12553" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[50]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1824"
	terminal	{ cell: "LUT__12554" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[51]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1823"
	terminal	{ cell: "LUT__12559" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[52]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1822"
	terminal	{ cell: "LUT__12563" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[53]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1821"
	terminal	{ cell: "LUT__12567" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[54]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1820"
	terminal	{ cell: "LUT__12568" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[55]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1819"
	terminal	{ cell: "LUT__12569" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[56]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1818"
	terminal	{ cell: "LUT__12570" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[57]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1817"
	terminal	{ cell: "LUT__12571" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[58]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1816"
	terminal	{ cell: "LUT__12572" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[59]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1815"
	terminal	{ cell: "LUT__12573" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[60]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1814"
	terminal	{ cell: "LUT__12574" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[61]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1813"
	terminal	{ cell: "LUT__12575" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[62]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1812"
	terminal	{ cell: "LUT__12576" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[63]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[17]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[17]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[1]~FF" port: "D" }
	terminal	{ cell: "LUT__12632" port: "in[0]" }
	terminal	{ cell: "LUT__12652" port: "in[1]" }
	terminal	{ cell: "LUT__12696" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[18]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[18]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[2]~FF" port: "D" }
	terminal	{ cell: "LUT__12646" port: "in[1]" }
	terminal	{ cell: "LUT__12652" port: "in[2]" }
	terminal	{ cell: "LUT__12697" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[19]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[19]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[3]~FF" port: "D" }
	terminal	{ cell: "LUT__12642" port: "in[1]" }
	terminal	{ cell: "LUT__12652" port: "in[3]" }
	terminal	{ cell: "LUT__12699" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[20]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[20]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[4]~FF" port: "D" }
	terminal	{ cell: "LUT__12634" port: "in[1]" }
	terminal	{ cell: "LUT__12638" port: "in[1]" }
	terminal	{ cell: "LUT__12650" port: "in[0]" }
	terminal	{ cell: "LUT__12700" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[21]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[21]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[5]~FF" port: "D" }
	terminal	{ cell: "LUT__12633" port: "in[2]" }
	terminal	{ cell: "LUT__12637" port: "in[1]" }
	terminal	{ cell: "LUT__12701" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[22]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[22]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[6]~FF" port: "D" }
	terminal	{ cell: "LUT__12630" port: "in[0]" }
	terminal	{ cell: "LUT__12639" port: "in[2]" }
	terminal	{ cell: "LUT__12645" port: "in[3]" }
	terminal	{ cell: "LUT__12650" port: "in[1]" }
	terminal	{ cell: "LUT__12702" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[23]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[23]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[7]~FF" port: "D" }
	terminal	{ cell: "LUT__12630" port: "in[1]" }
	terminal	{ cell: "LUT__12638" port: "in[2]" }
	terminal	{ cell: "LUT__12650" port: "in[2]" }
	terminal	{ cell: "LUT__12703" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[24]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[24]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[8]~FF" port: "D" }
	terminal	{ cell: "LUT__12639" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[25]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[25]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[9]~FF" port: "D" }
	terminal	{ cell: "LUT__12632" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[26]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[26]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[10]~FF" port: "D" }
	terminal	{ cell: "LUT__12646" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[27]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[27]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[11]~FF" port: "D" }
	terminal	{ cell: "LUT__12642" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[28]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[28]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[12]~FF" port: "D" }
	terminal	{ cell: "LUT__12650" port: "in[3]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[29]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[29]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[13]~FF" port: "D" }
	terminal	{ cell: "LUT__12654" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[30]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[30]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[31]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[31]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[16]_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[0]~FF" port: "D" }
	terminal	{ cell: "LUT__12310" port: "in[1]" }
	terminal	{ cell: "LUT__12397" port: "in[1]" }
	terminal	{ cell: "LUT__12450" port: "in[1]" }
	terminal	{ cell: "LUT__12498" port: "in[1]" }
	terminal	{ cell: "LUT__12551" port: "in[2]" }
	terminal	{ cell: "LUT__12605" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[0][1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[17]_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[1]~FF" port: "D" }
	terminal	{ cell: "LUT__12401" port: "in[1]" }
	terminal	{ cell: "LUT__12453" port: "in[1]" }
	terminal	{ cell: "LUT__12501" port: "in[1]" }
	terminal	{ cell: "LUT__12552" port: "in[2]" }
	terminal	{ cell: "LUT__12578" port: "in[1]" }
	terminal	{ cell: "LUT__12608" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[0][2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[18]_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[2]~FF" port: "D" }
	terminal	{ cell: "LUT__12404" port: "in[1]" }
	terminal	{ cell: "LUT__12456" port: "in[1]" }
	terminal	{ cell: "LUT__12504" port: "in[1]" }
	terminal	{ cell: "LUT__12553" port: "in[2]" }
	terminal	{ cell: "LUT__12582" port: "in[1]" }
	terminal	{ cell: "LUT__12611" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[0][3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[19]_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[3]~FF" port: "D" }
	terminal	{ cell: "LUT__12407" port: "in[1]" }
	terminal	{ cell: "LUT__12459" port: "in[1]" }
	terminal	{ cell: "LUT__12507" port: "in[1]" }
	terminal	{ cell: "LUT__12554" port: "in[2]" }
	terminal	{ cell: "LUT__12586" port: "in[1]" }
	terminal	{ cell: "LUT__12614" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[0][4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RDATA[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[20]_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[4]~FF" port: "D" }
	terminal	{ cell: "LUT__12410" port: "in[1]" }
	terminal	{ cell: "LUT__12462" port: "in[1]" }
	terminal	{ cell: "LUT__12510" port: "in[1]" }
	terminal	{ cell: "LUT__12556" port: "in[0]" }
	terminal	{ cell: "LUT__12558" port: "in[2]" }
	terminal	{ cell: "LUT__12590" port: "in[1]" }
	terminal	{ cell: "LUT__12617" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[0][5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RDATA[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[21]_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[5]~FF" port: "D" }
	terminal	{ cell: "LUT__12413" port: "in[1]" }
	terminal	{ cell: "LUT__12465" port: "in[1]" }
	terminal	{ cell: "LUT__12513" port: "in[1]" }
	terminal	{ cell: "LUT__12560" port: "in[0]" }
	terminal	{ cell: "LUT__12562" port: "in[2]" }
	terminal	{ cell: "LUT__12594" port: "in[1]" }
	terminal	{ cell: "LUT__12620" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[0][6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RDATA[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[22]_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[6]~FF" port: "D" }
	terminal	{ cell: "LUT__12416" port: "in[1]" }
	terminal	{ cell: "LUT__12468" port: "in[1]" }
	terminal	{ cell: "LUT__12516" port: "in[1]" }
	terminal	{ cell: "LUT__12564" port: "in[0]" }
	terminal	{ cell: "LUT__12566" port: "in[2]" }
	terminal	{ cell: "LUT__12598" port: "in[1]" }
	terminal	{ cell: "LUT__12623" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[0][7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RDATA[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[23]_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[7]~FF" port: "D" }
	terminal	{ cell: "LUT__12419" port: "in[1]" }
	terminal	{ cell: "LUT__12471" port: "in[1]" }
	terminal	{ cell: "LUT__12519" port: "in[1]" }
	terminal	{ cell: "LUT__12568" port: "in[2]" }
	terminal	{ cell: "LUT__12602" port: "in[1]" }
	terminal	{ cell: "LUT__12626" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[1][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[24]_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[8]~FF" port: "D" }
	terminal	{ cell: "LUT__12423" port: "in[0]" }
	terminal	{ cell: "LUT__12474" port: "in[1]" }
	terminal	{ cell: "LUT__12523" port: "in[0]" }
	terminal	{ cell: "LUT__12569" port: "in[1]" }
	terminal	{ cell: "LUT__12606" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[1][1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[25]_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[9]~FF" port: "D" }
	terminal	{ cell: "LUT__12427" port: "in[0]" }
	terminal	{ cell: "LUT__12477" port: "in[1]" }
	terminal	{ cell: "LUT__12527" port: "in[0]" }
	terminal	{ cell: "LUT__12570" port: "in[1]" }
	terminal	{ cell: "LUT__12609" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[1][2]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[26]_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[10]~FF" port: "D" }
	terminal	{ cell: "LUT__12430" port: "in[0]" }
	terminal	{ cell: "LUT__12480" port: "in[1]" }
	terminal	{ cell: "LUT__12530" port: "in[0]" }
	terminal	{ cell: "LUT__12571" port: "in[1]" }
	terminal	{ cell: "LUT__12612" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[1][3]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[27]_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[11]~FF" port: "D" }
	terminal	{ cell: "LUT__12433" port: "in[0]" }
	terminal	{ cell: "LUT__12483" port: "in[1]" }
	terminal	{ cell: "LUT__12533" port: "in[0]" }
	terminal	{ cell: "LUT__12572" port: "in[1]" }
	terminal	{ cell: "LUT__12615" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[1][4]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RDATA[5]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[28]_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[12]~FF" port: "D" }
	terminal	{ cell: "LUT__12436" port: "in[0]" }
	terminal	{ cell: "LUT__12486" port: "in[1]" }
	terminal	{ cell: "LUT__12536" port: "in[0]" }
	terminal	{ cell: "LUT__12573" port: "in[1]" }
	terminal	{ cell: "LUT__12618" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[1][5]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RDATA[6]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[29]_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[13]~FF" port: "D" }
	terminal	{ cell: "LUT__12439" port: "in[0]" }
	terminal	{ cell: "LUT__12489" port: "in[1]" }
	terminal	{ cell: "LUT__12539" port: "in[0]" }
	terminal	{ cell: "LUT__12574" port: "in[1]" }
	terminal	{ cell: "LUT__12621" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[1][6]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RDATA[7]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[30]_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[14]~FF" port: "D" }
	terminal	{ cell: "LUT__12442" port: "in[0]" }
	terminal	{ cell: "LUT__12492" port: "in[1]" }
	terminal	{ cell: "LUT__12542" port: "in[0]" }
	terminal	{ cell: "LUT__12575" port: "in[1]" }
	terminal	{ cell: "LUT__12624" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_rddata_o[1][7]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RDATA[8]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[31]_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[15]~FF" port: "D" }
	terminal	{ cell: "LUT__12445" port: "in[0]" }
	terminal	{ cell: "LUT__12495" port: "in[1]" }
	terminal	{ cell: "LUT__12545" port: "in[0]" }
	terminal	{ cell: "LUT__12576" port: "in[1]" }
	terminal	{ cell: "LUT__12627" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1891"
	terminal	{ cell: "LUT__12580" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1890"
	terminal	{ cell: "LUT__12584" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1889"
	terminal	{ cell: "LUT__12588" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1888"
	terminal	{ cell: "LUT__12592" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1887"
	terminal	{ cell: "LUT__12596" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1886"
	terminal	{ cell: "LUT__12600" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1885"
	terminal	{ cell: "LUT__12604" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1884"
	terminal	{ cell: "LUT__12607" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1883"
	terminal	{ cell: "LUT__12610" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1882"
	terminal	{ cell: "LUT__12613" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1881"
	terminal	{ cell: "LUT__12616" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1880"
	terminal	{ cell: "LUT__12619" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1879"
	terminal	{ cell: "LUT__12622" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1878"
	terminal	{ cell: "LUT__12625" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/n1877"
	terminal	{ cell: "LUT__12628" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/error_flag_1bit"
	terminal	{ cell: "LUT__12663" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ecc_1bit_error_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/check_ecc"
	terminal	{ cell: "LUT__12661" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ecc_1bit_error_2~FF" port: "CE" }
	terminal	{ cell: "wMipiRxOutDatatype[0]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/vld_pkt_header_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/vc[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/vc[1]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxOutDatatype[1]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxOutDatatype[2]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxOutDatatype[3]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxOutDatatype[4]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxOutDatatype[5]~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[1]_2~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[2]_2~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[3]_2~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[4]_2~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[5]_2~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[6]_2~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[7]_2~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[8]_2~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[9]_2~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[10]_2~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[11]_2~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[12]_2~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[13]_2~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[14]_2~FF" port: "CE" }
	terminal	{ cell: "wMipiRxWordCnt[15]_2~FF" port: "CE" }
	terminal	{ cell: "LUT__12662" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[0]"
	terminal	{ cell: "LUT__12666" port: "out" }
	terminal	{ cell: "wMipiRxOutDatatype[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[8]"
	terminal	{ cell: "LUT__12670" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[0]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[6]"
	terminal	{ cell: "LUT__12672" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/vc[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[7]"
	terminal	{ cell: "LUT__12675" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/vc[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[1]"
	terminal	{ cell: "LUT__12678" port: "out" }
	terminal	{ cell: "wMipiRxOutDatatype[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[2]"
	terminal	{ cell: "LUT__12680" port: "out" }
	terminal	{ cell: "wMipiRxOutDatatype[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[3]"
	terminal	{ cell: "LUT__12681" port: "out" }
	terminal	{ cell: "wMipiRxOutDatatype[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[4]"
	terminal	{ cell: "LUT__12682" port: "out" }
	terminal	{ cell: "wMipiRxOutDatatype[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[5]"
	terminal	{ cell: "LUT__12683" port: "out" }
	terminal	{ cell: "wMipiRxOutDatatype[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[9]"
	terminal	{ cell: "LUT__12685" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[1]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[10]"
	terminal	{ cell: "LUT__12687" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[2]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[11]"
	terminal	{ cell: "LUT__12688" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[3]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[12]"
	terminal	{ cell: "LUT__12689" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[4]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[13]"
	terminal	{ cell: "LUT__12691" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[5]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[14]"
	terminal	{ cell: "LUT__12692" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[6]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[15]"
	terminal	{ cell: "LUT__12693" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[7]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[16]"
	terminal	{ cell: "LUT__12695" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[8]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[17]"
	terminal	{ cell: "LUT__12696" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[9]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[18]"
	terminal	{ cell: "LUT__12697" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[10]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[19]"
	terminal	{ cell: "LUT__12699" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[11]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[20]"
	terminal	{ cell: "LUT__12700" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[12]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[21]"
	terminal	{ cell: "LUT__12701" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[13]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[22]"
	terminal	{ cell: "LUT__12702" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[14]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk4.ecc_check_inst/corrected_pkt_header[23]"
	terminal	{ cell: "LUT__12703" port: "out" }
	terminal	{ cell: "wMipiRxWordCnt[15]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc[1]"
	terminal	{ cell: "LUT__12709" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc[2]"
	terminal	{ cell: "LUT__12716" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc[3]"
	terminal	{ cell: "LUT__12724" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc[4]"
	terminal	{ cell: "LUT__12728" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc[5]"
	terminal	{ cell: "LUT__12732" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc[6]"
	terminal	{ cell: "LUT__12736" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc[7]"
	terminal	{ cell: "LUT__12740" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc[8]"
	terminal	{ cell: "LUT__12745" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc[9]"
	terminal	{ cell: "LUT__12749" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[9]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc[10]"
	terminal	{ cell: "LUT__12753" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[10]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc[11]"
	terminal	{ cell: "LUT__12755" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[11]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc[12]"
	terminal	{ cell: "LUT__12757" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[12]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc[13]"
	terminal	{ cell: "LUT__12759" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[13]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc[14]"
	terminal	{ cell: "LUT__12761" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[14]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc[15]"
	terminal	{ cell: "LUT__12763" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[15]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[0]~FF" port: "D" }
 }
net {
	name: "ceg_net328"
	terminal	{ cell: "LUT__12764" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[0]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/wr_en_int"
	terminal	{ cell: "LUT__12127" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WE[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[1]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "SR" }
 }
net {
	name: "ceg_net331"
	terminal	{ cell: "LUT__12766" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[0]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/rd_en_int_2"
	terminal	{ cell: "LUT__12769" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RE" }
 }
net {
	name: "ceg_net337"
	terminal	{ cell: "LUT__12780" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[1]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/wr_en_int"
	terminal	{ cell: "LUT__12777" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WE[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[1]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "SR" }
 }
net {
	name: "ceg_net340"
	terminal	{ cell: "LUT__12782" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[1]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n469"
	terminal	{ cell: "LUT__12789" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/start_fifo_read~FF" port: "D" }
	terminal	{ cell: "LUT__12799" port: "in[0]" }
	terminal	{ cell: "LUT__14351" port: "in[2]" }
	terminal	{ cell: "LUT__14353" port: "in[0]" }
	terminal	{ cell: "LUT__14359" port: "in[3]" }
	terminal	{ cell: "LUT__14363" port: "in[3]" }
	terminal	{ cell: "LUT__14367" port: "in[3]" }
	terminal	{ cell: "LUT__14371" port: "in[3]" }
	terminal	{ cell: "LUT__14375" port: "in[3]" }
	terminal	{ cell: "LUT__14379" port: "in[3]" }
	terminal	{ cell: "LUT__14383" port: "in[3]" }
	terminal	{ cell: "LUT__14387" port: "in[3]" }
	terminal	{ cell: "LUT__14391" port: "in[3]" }
	terminal	{ cell: "LUT__14395" port: "in[3]" }
	terminal	{ cell: "LUT__14399" port: "in[3]" }
	terminal	{ cell: "LUT__14403" port: "in[3]" }
	terminal	{ cell: "LUT__14407" port: "in[3]" }
	terminal	{ cell: "LUT__14411" port: "in[3]" }
	terminal	{ cell: "LUT__14415" port: "in[3]" }
 }
net {
	name: "ceg_net347"
	terminal	{ cell: "LUT__12799" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/start_fifo_read~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n729"
	terminal	{ cell: "LUT__12800" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/hsync_int~FF" port: "D" }
	terminal	{ cell: "LUT__12801" port: "in[1]" }
 }
net {
	name: "ceg_net350"
	terminal	{ cell: "LUT__12801" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/hsync_int~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/prog_empty_o"
	terminal	{ cell: "LUT__12788" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/prog_empty_o_reg~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk4.rd_prog_empty_int~FF" port: "D" }
	terminal	{ cell: "LUT__12789" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/fifo_full_o"
	terminal	{ cell: "LUT__12809" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pixel_fifo_full_2~FF" port: "D" }
	terminal	{ cell: "LUT__14251" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_0/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_0/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW6_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_1/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_1/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW7_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_2/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_2/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW8_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_3/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_3/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW10_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_4/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_4/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW12_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_5/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_5/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW14_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_6/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_6/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW20_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_7/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_7/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB444_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_8/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_8/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB555_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_9/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_9/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB565_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_10/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_10/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB888_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_11/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_11/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_8_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_12/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_12/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_10_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_13/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_13/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_legacy_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_14/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_14/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_15/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_15/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_10_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_16/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_16/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/gen_long_pkt_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_17/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_17/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/user_define_8bit_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_18/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_18/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/embed_8bit_nonvideo_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_19/async_reg[0][0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_19/async_reg[0][0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/odd_line_sync~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][1]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n955"
	terminal	{ cell: "LUT__12820" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/extra_pixel_count[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n954"
	terminal	{ cell: "LUT__12823" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/extra_pixel_count[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n953"
	terminal	{ cell: "LUT__12824" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/extra_pixel_count[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n241"
	terminal	{ cell: "LUT__12830" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_40bit~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n707"
	terminal	{ cell: "LUT__12833" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n702"
	terminal	{ cell: "LUT__12851" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[8]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[8]~FF" port: "D" }
	terminal	{ cell: "LUT__12841" port: "in[0]" }
	terminal	{ cell: "LUT__12876" port: "in[1]" }
	terminal	{ cell: "LUT__12966" port: "in[1]" }
	terminal	{ cell: "LUT__12990" port: "in[0]" }
	terminal	{ cell: "LUT__13091" port: "in[0]" }
	terminal	{ cell: "LUT__13094" port: "in[1]" }
	terminal	{ cell: "LUT__13303" port: "in[0]" }
	terminal	{ cell: "LUT__13343" port: "in[1]" }
	terminal	{ cell: "LUT__13383" port: "in[0]" }
	terminal	{ cell: "LUT__13384" port: "in[1]" }
	terminal	{ cell: "LUT__13403" port: "in[1]" }
	terminal	{ cell: "LUT__13466" port: "in[0]" }
	terminal	{ cell: "LUT__13514" port: "in[1]" }
	terminal	{ cell: "LUT__13628" port: "in[1]" }
	terminal	{ cell: "LUT__13717" port: "in[1]" }
	terminal	{ cell: "LUT__13760" port: "in[1]" }
	terminal	{ cell: "LUT__13882" port: "in[1]" }
	terminal	{ cell: "LUT__13905" port: "in[1]" }
	terminal	{ cell: "LUT__14053" port: "in[1]" }
	terminal	{ cell: "LUT__14134" port: "in[0]" }
	terminal	{ cell: "LUT__14139" port: "in[1]" }
	terminal	{ cell: "LUT__14143" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[9]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[9]~FF" port: "D" }
	terminal	{ cell: "LUT__12862" port: "in[0]" }
	terminal	{ cell: "LUT__12882" port: "in[1]" }
	terminal	{ cell: "LUT__12973" port: "in[1]" }
	terminal	{ cell: "LUT__12996" port: "in[0]" }
	terminal	{ cell: "LUT__13098" port: "in[0]" }
	terminal	{ cell: "LUT__13100" port: "in[1]" }
	terminal	{ cell: "LUT__13308" port: "in[0]" }
	terminal	{ cell: "LUT__13348" port: "in[1]" }
	terminal	{ cell: "LUT__13388" port: "in[0]" }
	terminal	{ cell: "LUT__13389" port: "in[1]" }
	terminal	{ cell: "LUT__13408" port: "in[1]" }
	terminal	{ cell: "LUT__13471" port: "in[0]" }
	terminal	{ cell: "LUT__13534" port: "in[1]" }
	terminal	{ cell: "LUT__13634" port: "in[0]" }
	terminal	{ cell: "LUT__13727" port: "in[1]" }
	terminal	{ cell: "LUT__13728" port: "in[0]" }
	terminal	{ cell: "LUT__13773" port: "in[1]" }
	terminal	{ cell: "LUT__13814" port: "in[0]" }
	terminal	{ cell: "LUT__13892" port: "in[0]" }
	terminal	{ cell: "LUT__13896" port: "in[0]" }
	terminal	{ cell: "LUT__13914" port: "in[1]" }
	terminal	{ cell: "LUT__13975" port: "in[0]" }
	terminal	{ cell: "LUT__14063" port: "in[0]" }
	terminal	{ cell: "LUT__14065" port: "in[1]" }
	terminal	{ cell: "LUT__14135" port: "in[1]" }
	terminal	{ cell: "LUT__14140" port: "in[1]" }
	terminal	{ cell: "LUT__14149" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[10]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[10]~FF" port: "D" }
	terminal	{ cell: "LUT__12841" port: "in[1]" }
	terminal	{ cell: "LUT__12897" port: "in[1]" }
	terminal	{ cell: "LUT__12966" port: "in[0]" }
	terminal	{ cell: "LUT__13004" port: "in[0]" }
	terminal	{ cell: "LUT__13109" port: "in[0]" }
	terminal	{ cell: "LUT__13112" port: "in[1]" }
	terminal	{ cell: "LUT__13314" port: "in[0]" }
	terminal	{ cell: "LUT__13354" port: "in[1]" }
	terminal	{ cell: "LUT__13393" port: "in[0]" }
	terminal	{ cell: "LUT__13394" port: "in[1]" }
	terminal	{ cell: "LUT__13415" port: "in[1]" }
	terminal	{ cell: "LUT__13473" port: "in[0]" }
	terminal	{ cell: "LUT__13550" port: "in[1]" }
	terminal	{ cell: "LUT__13643" port: "in[0]" }
	terminal	{ cell: "LUT__13733" port: "in[1]" }
	terminal	{ cell: "LUT__13739" port: "in[0]" }
	terminal	{ cell: "LUT__13776" port: "in[1]" }
	terminal	{ cell: "LUT__13817" port: "in[0]" }
	terminal	{ cell: "LUT__13902" port: "in[0]" }
	terminal	{ cell: "LUT__13925" port: "in[1]" }
	terminal	{ cell: "LUT__13987" port: "in[0]" }
	terminal	{ cell: "LUT__13990" port: "in[0]" }
	terminal	{ cell: "LUT__14072" port: "in[0]" }
	terminal	{ cell: "LUT__14074" port: "in[1]" }
	terminal	{ cell: "LUT__14138" port: "in[1]" }
	terminal	{ cell: "LUT__14150" port: "in[1]" }
	terminal	{ cell: "LUT__14151" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[11]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[11]~FF" port: "D" }
	terminal	{ cell: "LUT__12862" port: "in[1]" }
	terminal	{ cell: "LUT__12902" port: "in[2]" }
	terminal	{ cell: "LUT__12973" port: "in[0]" }
	terminal	{ cell: "LUT__13116" port: "in[2]" }
	terminal	{ cell: "LUT__13118" port: "in[1]" }
	terminal	{ cell: "LUT__13120" port: "in[0]" }
	terminal	{ cell: "LUT__13318" port: "in[0]" }
	terminal	{ cell: "LUT__13359" port: "in[1]" }
	terminal	{ cell: "LUT__13398" port: "in[1]" }
	terminal	{ cell: "LUT__13399" port: "in[0]" }
	terminal	{ cell: "LUT__13418" port: "in[1]" }
	terminal	{ cell: "LUT__13478" port: "in[0]" }
	terminal	{ cell: "LUT__13567" port: "in[1]" }
	terminal	{ cell: "LUT__13653" port: "in[1]" }
	terminal	{ cell: "LUT__13745" port: "in[0]" }
	terminal	{ cell: "LUT__13749" port: "in[0]" }
	terminal	{ cell: "LUT__13789" port: "in[1]" }
	terminal	{ cell: "LUT__13831" port: "in[0]" }
	terminal	{ cell: "LUT__13912" port: "in[1]" }
	terminal	{ cell: "LUT__13938" port: "in[1]" }
	terminal	{ cell: "LUT__13998" port: "in[0]" }
	terminal	{ cell: "LUT__13999" port: "in[1]" }
	terminal	{ cell: "LUT__14085" port: "in[1]" }
	terminal	{ cell: "LUT__14087" port: "in[1]" }
	terminal	{ cell: "LUT__14152" port: "in[1]" }
	terminal	{ cell: "LUT__14153" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[12]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[12]~FF" port: "D" }
	terminal	{ cell: "LUT__12915" port: "in[0]" }
	terminal	{ cell: "LUT__13074" port: "in[0]" }
	terminal	{ cell: "LUT__13129" port: "in[0]" }
	terminal	{ cell: "LUT__13130" port: "in[1]" }
	terminal	{ cell: "LUT__13134" port: "in[1]" }
	terminal	{ cell: "LUT__13170" port: "in[1]" }
	terminal	{ cell: "LUT__13224" port: "in[0]" }
	terminal	{ cell: "LUT__13323" port: "in[0]" }
	terminal	{ cell: "LUT__13363" port: "in[1]" }
	terminal	{ cell: "LUT__13403" port: "in[0]" }
	terminal	{ cell: "LUT__13423" port: "in[1]" }
	terminal	{ cell: "LUT__13444" port: "in[1]" }
	terminal	{ cell: "LUT__13486" port: "in[0]" }
	terminal	{ cell: "LUT__13575" port: "in[1]" }
	terminal	{ cell: "LUT__13665" port: "in[0]" }
	terminal	{ cell: "LUT__13757" port: "in[1]" }
	terminal	{ cell: "LUT__13804" port: "in[1]" }
	terminal	{ cell: "LUT__13845" port: "in[1]" }
	terminal	{ cell: "LUT__13950" port: "in[1]" }
	terminal	{ cell: "LUT__14014" port: "in[1]" }
	terminal	{ cell: "LUT__14099" port: "in[1]" }
	terminal	{ cell: "LUT__14134" port: "in[1]" }
	terminal	{ cell: "LUT__14154" port: "in[1]" }
	terminal	{ cell: "LUT__14155" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[13]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[13]~FF" port: "D" }
	terminal	{ cell: "LUT__12933" port: "in[1]" }
	terminal	{ cell: "LUT__13037" port: "in[0]" }
	terminal	{ cell: "LUT__13084" port: "in[0]" }
	terminal	{ cell: "LUT__13142" port: "in[0]" }
	terminal	{ cell: "LUT__13147" port: "in[1]" }
	terminal	{ cell: "LUT__13181" port: "in[1]" }
	terminal	{ cell: "LUT__13328" port: "in[0]" }
	terminal	{ cell: "LUT__13369" port: "in[1]" }
	terminal	{ cell: "LUT__13408" port: "in[0]" }
	terminal	{ cell: "LUT__13429" port: "in[1]" }
	terminal	{ cell: "LUT__13449" port: "in[1]" }
	terminal	{ cell: "LUT__13491" port: "in[0]" }
	terminal	{ cell: "LUT__13589" port: "in[1]" }
	terminal	{ cell: "LUT__13676" port: "in[1]" }
	terminal	{ cell: "LUT__13809" port: "in[1]" }
	terminal	{ cell: "LUT__13850" port: "in[0]" }
	terminal	{ cell: "LUT__13856" port: "in[1]" }
	terminal	{ cell: "LUT__13955" port: "in[1]" }
	terminal	{ cell: "LUT__14017" port: "in[0]" }
	terminal	{ cell: "LUT__14019" port: "in[0]" }
	terminal	{ cell: "LUT__14104" port: "in[0]" }
	terminal	{ cell: "LUT__14105" port: "in[1]" }
	terminal	{ cell: "LUT__14149" port: "in[1]" }
	terminal	{ cell: "LUT__14156" port: "in[1]" }
	terminal	{ cell: "LUT__14157" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[14]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[14]~FF" port: "D" }
	terminal	{ cell: "LUT__12940" port: "in[1]" }
	terminal	{ cell: "LUT__13046" port: "in[0]" }
	terminal	{ cell: "LUT__13074" port: "in[1]" }
	terminal	{ cell: "LUT__13150" port: "in[0]" }
	terminal	{ cell: "LUT__13152" port: "in[1]" }
	terminal	{ cell: "LUT__13170" port: "in[0]" }
	terminal	{ cell: "LUT__13239" port: "in[0]" }
	terminal	{ cell: "LUT__13333" port: "in[0]" }
	terminal	{ cell: "LUT__13373" port: "in[1]" }
	terminal	{ cell: "LUT__13415" port: "in[0]" }
	terminal	{ cell: "LUT__13435" port: "in[1]" }
	terminal	{ cell: "LUT__13454" port: "in[1]" }
	terminal	{ cell: "LUT__13496" port: "in[0]" }
	terminal	{ cell: "LUT__13687" port: "in[0]" }
	terminal	{ cell: "LUT__13694" port: "in[1]" }
	terminal	{ cell: "LUT__13778" port: "in[0]" }
	terminal	{ cell: "LUT__13819" port: "in[1]" }
	terminal	{ cell: "LUT__13861" port: "in[1]" }
	terminal	{ cell: "LUT__13862" port: "in[0]" }
	terminal	{ cell: "LUT__13944" port: "in[1]" }
	terminal	{ cell: "LUT__13966" port: "in[1]" }
	terminal	{ cell: "LUT__14029" port: "in[0]" }
	terminal	{ cell: "LUT__14035" port: "in[1]" }
	terminal	{ cell: "LUT__14116" port: "in[1]" }
	terminal	{ cell: "LUT__14120" port: "in[1]" }
	terminal	{ cell: "LUT__14151" port: "in[1]" }
	terminal	{ cell: "LUT__14158" port: "in[1]" }
	terminal	{ cell: "LUT__14159" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[15]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[15]~FF" port: "D" }
	terminal	{ cell: "LUT__12955" port: "in[1]" }
	terminal	{ cell: "LUT__13061" port: "in[0]" }
	terminal	{ cell: "LUT__13084" port: "in[1]" }
	terminal	{ cell: "LUT__13159" port: "in[1]" }
	terminal	{ cell: "LUT__13163" port: "in[0]" }
	terminal	{ cell: "LUT__13165" port: "in[1]" }
	terminal	{ cell: "LUT__13181" port: "in[0]" }
	terminal	{ cell: "LUT__13243" port: "in[1]" }
	terminal	{ cell: "LUT__13338" port: "in[0]" }
	terminal	{ cell: "LUT__13378" port: "in[1]" }
	terminal	{ cell: "LUT__13418" port: "in[0]" }
	terminal	{ cell: "LUT__13440" port: "in[1]" }
	terminal	{ cell: "LUT__13459" port: "in[1]" }
	terminal	{ cell: "LUT__13499" port: "in[0]" }
	terminal	{ cell: "LUT__13699" port: "in[1]" }
	terminal	{ cell: "LUT__13704" port: "in[0]" }
	terminal	{ cell: "LUT__13788" port: "in[0]" }
	terminal	{ cell: "LUT__13876" port: "in[0]" }
	terminal	{ cell: "LUT__13959" port: "in[0]" }
	terminal	{ cell: "LUT__14043" port: "in[0]" }
	terminal	{ cell: "LUT__14128" port: "in[0]" }
	terminal	{ cell: "LUT__14153" port: "in[1]" }
	terminal	{ cell: "LUT__14160" port: "in[1]" }
	terminal	{ cell: "LUT__14161" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[16]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[16]~FF" port: "D" }
	terminal	{ cell: "LUT__12849" port: "in[0]" }
	terminal	{ cell: "LUT__12959" port: "in[1]" }
	terminal	{ cell: "LUT__13091" port: "in[1]" }
	terminal	{ cell: "LUT__13094" port: "in[0]" }
	terminal	{ cell: "LUT__13195" port: "in[1]" }
	terminal	{ cell: "LUT__13265" port: "in[1]" }
	terminal	{ cell: "LUT__13343" port: "in[0]" }
	terminal	{ cell: "LUT__13423" port: "in[0]" }
	terminal	{ cell: "LUT__13464" port: "in[1]" }
	terminal	{ cell: "LUT__13512" port: "in[0]" }
	terminal	{ cell: "LUT__13710" port: "in[1]" }
	terminal	{ cell: "LUT__13714" port: "in[0]" }
	terminal	{ cell: "LUT__13799" port: "in[0]" }
	terminal	{ cell: "LUT__13880" port: "in[0]" }
	terminal	{ cell: "LUT__13884" port: "in[1]" }
	terminal	{ cell: "LUT__13906" port: "in[1]" }
	terminal	{ cell: "LUT__13964" port: "in[0]" }
	terminal	{ cell: "LUT__14049" port: "in[0]" }
	terminal	{ cell: "LUT__14056" port: "in[1]" }
	terminal	{ cell: "LUT__14162" port: "in[1]" }
	terminal	{ cell: "LUT__14163" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[17]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[17]~FF" port: "D" }
	terminal	{ cell: "LUT__12857" port: "in[0]" }
	terminal	{ cell: "LUT__12975" port: "in[1]" }
	terminal	{ cell: "LUT__13098" port: "in[1]" }
	terminal	{ cell: "LUT__13100" port: "in[0]" }
	terminal	{ cell: "LUT__13203" port: "in[1]" }
	terminal	{ cell: "LUT__13271" port: "in[1]" }
	terminal	{ cell: "LUT__13348" port: "in[0]" }
	terminal	{ cell: "LUT__13429" port: "in[0]" }
	terminal	{ cell: "LUT__13469" port: "in[1]" }
	terminal	{ cell: "LUT__13540" port: "in[1]" }
	terminal	{ cell: "LUT__13724" port: "in[1]" }
	terminal	{ cell: "LUT__13729" port: "in[1]" }
	terminal	{ cell: "LUT__13891" port: "in[1]" }
	terminal	{ cell: "LUT__13918" port: "in[1]" }
	terminal	{ cell: "LUT__14066" port: "in[1]" }
	terminal	{ cell: "LUT__14155" port: "in[1]" }
	terminal	{ cell: "LUT__14164" port: "in[1]" }
	terminal	{ cell: "LUT__14165" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[18]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[18]~FF" port: "D" }
	terminal	{ cell: "LUT__12849" port: "in[1]" }
	terminal	{ cell: "LUT__12959" port: "in[0]" }
	terminal	{ cell: "LUT__13109" port: "in[1]" }
	terminal	{ cell: "LUT__13112" port: "in[0]" }
	terminal	{ cell: "LUT__13211" port: "in[1]" }
	terminal	{ cell: "LUT__13276" port: "in[1]" }
	terminal	{ cell: "LUT__13354" port: "in[0]" }
	terminal	{ cell: "LUT__13435" port: "in[0]" }
	terminal	{ cell: "LUT__13475" port: "in[1]" }
	terminal	{ cell: "LUT__13555" port: "in[1]" }
	terminal	{ cell: "LUT__13734" port: "in[0]" }
	terminal	{ cell: "LUT__13740" port: "in[1]" }
	terminal	{ cell: "LUT__13821" port: "in[0]" }
	terminal	{ cell: "LUT__13908" port: "in[1]" }
	terminal	{ cell: "LUT__13929" port: "in[1]" }
	terminal	{ cell: "LUT__13985" port: "in[0]" }
	terminal	{ cell: "LUT__13990" port: "in[1]" }
	terminal	{ cell: "LUT__14069" port: "in[0]" }
	terminal	{ cell: "LUT__14077" port: "in[1]" }
	terminal	{ cell: "LUT__14157" port: "in[1]" }
	terminal	{ cell: "LUT__14166" port: "in[1]" }
	terminal	{ cell: "LUT__14167" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[19]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[19]~FF" port: "D" }
	terminal	{ cell: "LUT__12857" port: "in[1]" }
	terminal	{ cell: "LUT__12975" port: "in[0]" }
	terminal	{ cell: "LUT__13118" port: "in[0]" }
	terminal	{ cell: "LUT__13120" port: "in[1]" }
	terminal	{ cell: "LUT__13218" port: "in[1]" }
	terminal	{ cell: "LUT__13281" port: "in[1]" }
	terminal	{ cell: "LUT__13359" port: "in[0]" }
	terminal	{ cell: "LUT__13440" port: "in[0]" }
	terminal	{ cell: "LUT__13480" port: "in[1]" }
	terminal	{ cell: "LUT__13560" port: "in[0]" }
	terminal	{ cell: "LUT__13744" port: "in[0]" }
	terminal	{ cell: "LUT__13752" port: "in[1]" }
	terminal	{ cell: "LUT__13827" port: "in[1]" }
	terminal	{ cell: "LUT__13911" port: "in[0]" }
	terminal	{ cell: "LUT__13936" port: "in[1]" }
	terminal	{ cell: "LUT__13996" port: "in[0]" }
	terminal	{ cell: "LUT__13998" port: "in[1]" }
	terminal	{ cell: "LUT__14080" port: "in[1]" }
	terminal	{ cell: "LUT__14088" port: "in[0]" }
	terminal	{ cell: "LUT__14159" port: "in[1]" }
	terminal	{ cell: "LUT__14168" port: "in[1]" }
	terminal	{ cell: "LUT__14169" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[20]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[20]~FF" port: "D" }
	terminal	{ cell: "LUT__13071" port: "in[0]" }
	terminal	{ cell: "LUT__13129" port: "in[1]" }
	terminal	{ cell: "LUT__13134" port: "in[0]" }
	terminal	{ cell: "LUT__13174" port: "in[1]" }
	terminal	{ cell: "LUT__13225" port: "in[1]" }
	terminal	{ cell: "LUT__13323" port: "in[1]" }
	terminal	{ cell: "LUT__13363" port: "in[0]" }
	terminal	{ cell: "LUT__13445" port: "in[0]" }
	terminal	{ cell: "LUT__13484" port: "in[1]" }
	terminal	{ cell: "LUT__13578" port: "in[1]" }
	terminal	{ cell: "LUT__13760" port: "in[0]" }
	terminal	{ cell: "LUT__13840" port: "in[0]" }
	terminal	{ cell: "LUT__13842" port: "in[1]" }
	terminal	{ cell: "LUT__13922" port: "in[0]" }
	terminal	{ cell: "LUT__13951" port: "in[1]" }
	terminal	{ cell: "LUT__14009" port: "in[0]" }
	terminal	{ cell: "LUT__14013" port: "in[0]" }
	terminal	{ cell: "LUT__14096" port: "in[1]" }
	terminal	{ cell: "LUT__14098" port: "in[1]" }
	terminal	{ cell: "LUT__14161" port: "in[1]" }
	terminal	{ cell: "LUT__14170" port: "in[1]" }
	terminal	{ cell: "LUT__14171" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[21]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[21]~FF" port: "D" }
	terminal	{ cell: "LUT__13086" port: "in[0]" }
	terminal	{ cell: "LUT__13141" port: "in[0]" }
	terminal	{ cell: "LUT__13147" port: "in[0]" }
	terminal	{ cell: "LUT__13185" port: "in[1]" }
	terminal	{ cell: "LUT__13230" port: "in[1]" }
	terminal	{ cell: "LUT__13328" port: "in[1]" }
	terminal	{ cell: "LUT__13369" port: "in[0]" }
	terminal	{ cell: "LUT__13450" port: "in[0]" }
	terminal	{ cell: "LUT__13489" port: "in[1]" }
	terminal	{ cell: "LUT__13594" port: "in[1]" }
	terminal	{ cell: "LUT__13773" port: "in[0]" }
	terminal	{ cell: "LUT__13848" port: "in[0]" }
	terminal	{ cell: "LUT__13855" port: "in[0]" }
	terminal	{ cell: "LUT__13940" port: "in[0]" }
	terminal	{ cell: "LUT__13957" port: "in[1]" }
	terminal	{ cell: "LUT__14018" port: "in[0]" }
	terminal	{ cell: "LUT__14019" port: "in[1]" }
	terminal	{ cell: "LUT__14109" port: "in[1]" }
	terminal	{ cell: "LUT__14110" port: "in[0]" }
	terminal	{ cell: "LUT__14173" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[22]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[22]~FF" port: "D" }
	terminal	{ cell: "LUT__13071" port: "in[1]" }
	terminal	{ cell: "LUT__13150" port: "in[1]" }
	terminal	{ cell: "LUT__13152" port: "in[0]" }
	terminal	{ cell: "LUT__13174" port: "in[0]" }
	terminal	{ cell: "LUT__13234" port: "in[1]" }
	terminal	{ cell: "LUT__13333" port: "in[1]" }
	terminal	{ cell: "LUT__13373" port: "in[0]" }
	terminal	{ cell: "LUT__13456" port: "in[0]" }
	terminal	{ cell: "LUT__13494" port: "in[1]" }
	terminal	{ cell: "LUT__13688" port: "in[1]" }
	terminal	{ cell: "LUT__13776" port: "in[0]" }
	terminal	{ cell: "LUT__13864" port: "in[0]" }
	terminal	{ cell: "LUT__13867" port: "in[1]" }
	terminal	{ cell: "LUT__13945" port: "in[0]" }
	terminal	{ cell: "LUT__13968" port: "in[1]" }
	terminal	{ cell: "LUT__14028" port: "in[0]" }
	terminal	{ cell: "LUT__14029" port: "in[1]" }
	terminal	{ cell: "LUT__14113" port: "in[1]" }
	terminal	{ cell: "LUT__14114" port: "in[0]" }
	terminal	{ cell: "LUT__14172" port: "in[1]" }
	terminal	{ cell: "LUT__14175" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[23]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[23]~FF" port: "D" }
	terminal	{ cell: "LUT__13086" port: "in[1]" }
	terminal	{ cell: "LUT__13163" port: "in[1]" }
	terminal	{ cell: "LUT__13165" port: "in[0]" }
	terminal	{ cell: "LUT__13185" port: "in[0]" }
	terminal	{ cell: "LUT__13243" port: "in[0]" }
	terminal	{ cell: "LUT__13244" port: "in[1]" }
	terminal	{ cell: "LUT__13338" port: "in[1]" }
	terminal	{ cell: "LUT__13378" port: "in[0]" }
	terminal	{ cell: "LUT__13461" port: "in[0]" }
	terminal	{ cell: "LUT__13500" port: "in[1]" }
	terminal	{ cell: "LUT__13702" port: "in[1]" }
	terminal	{ cell: "LUT__13789" port: "in[0]" }
	terminal	{ cell: "LUT__13871" port: "in[1]" }
	terminal	{ cell: "LUT__13877" port: "in[0]" }
	terminal	{ cell: "LUT__13958" port: "in[1]" }
	terminal	{ cell: "LUT__13976" port: "in[1]" }
	terminal	{ cell: "LUT__14040" port: "in[0]" }
	terminal	{ cell: "LUT__14043" port: "in[1]" }
	terminal	{ cell: "LUT__14124" port: "in[1]" }
	terminal	{ cell: "LUT__14130" port: "in[0]" }
	terminal	{ cell: "LUT__14163" port: "in[1]" }
	terminal	{ cell: "LUT__14174" port: "in[1]" }
	terminal	{ cell: "LUT__14177" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[24]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[24]~FF" port: "D" }
	terminal	{ cell: "LUT__12839" port: "in[0]" }
	terminal	{ cell: "LUT__12962" port: "in[1]" }
	terminal	{ cell: "LUT__13195" port: "in[0]" }
	terminal	{ cell: "LUT__13383" port: "in[1]" }
	terminal	{ cell: "LUT__13386" port: "in[0]" }
	terminal	{ cell: "LUT__13406" port: "in[1]" }
	terminal	{ cell: "LUT__13464" port: "in[0]" }
	terminal	{ cell: "LUT__13520" port: "in[1]" }
	terminal	{ cell: "LUT__13718" port: "in[1]" }
	terminal	{ cell: "LUT__13804" port: "in[0]" }
	terminal	{ cell: "LUT__13883" port: "in[0]" }
	terminal	{ cell: "LUT__13887" port: "in[0]" }
	terminal	{ cell: "LUT__13967" port: "in[0]" }
	terminal	{ cell: "LUT__14050" port: "in[1]" }
	terminal	{ cell: "LUT__14054" port: "in[1]" }
	terminal	{ cell: "LUT__14165" port: "in[1]" }
	terminal	{ cell: "LUT__14176" port: "in[1]" }
	terminal	{ cell: "LUT__14179" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[25]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[25]~FF" port: "D" }
	terminal	{ cell: "LUT__12855" port: "in[0]" }
	terminal	{ cell: "LUT__12971" port: "in[1]" }
	terminal	{ cell: "LUT__13203" port: "in[0]" }
	terminal	{ cell: "LUT__13388" port: "in[1]" }
	terminal	{ cell: "LUT__13391" port: "in[0]" }
	terminal	{ cell: "LUT__13411" port: "in[1]" }
	terminal	{ cell: "LUT__13469" port: "in[0]" }
	terminal	{ cell: "LUT__13536" port: "in[0]" }
	terminal	{ cell: "LUT__13722" port: "in[1]" }
	terminal	{ cell: "LUT__13809" port: "in[0]" }
	terminal	{ cell: "LUT__13896" port: "in[1]" }
	terminal	{ cell: "LUT__13897" port: "in[0]" }
	terminal	{ cell: "LUT__13979" port: "in[1]" }
	terminal	{ cell: "LUT__14059" port: "in[0]" }
	terminal	{ cell: "LUT__14061" port: "in[1]" }
	terminal	{ cell: "LUT__14167" port: "in[1]" }
	terminal	{ cell: "LUT__14178" port: "in[1]" }
	terminal	{ cell: "LUT__14181" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[26]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[26]~FF" port: "D" }
	terminal	{ cell: "LUT__12839" port: "in[1]" }
	terminal	{ cell: "LUT__12962" port: "in[0]" }
	terminal	{ cell: "LUT__13211" port: "in[0]" }
	terminal	{ cell: "LUT__13393" port: "in[1]" }
	terminal	{ cell: "LUT__13396" port: "in[0]" }
	terminal	{ cell: "LUT__13416" port: "in[1]" }
	terminal	{ cell: "LUT__13475" port: "in[0]" }
	terminal	{ cell: "LUT__13548" port: "in[1]" }
	terminal	{ cell: "LUT__13736" port: "in[1]" }
	terminal	{ cell: "LUT__13819" port: "in[0]" }
	terminal	{ cell: "LUT__13905" port: "in[0]" }
	terminal	{ cell: "LUT__13985" port: "in[1]" }
	terminal	{ cell: "LUT__13989" port: "in[0]" }
	terminal	{ cell: "LUT__14075" port: "in[1]" }
	terminal	{ cell: "LUT__14076" port: "in[0]" }
	terminal	{ cell: "LUT__14169" port: "in[1]" }
	terminal	{ cell: "LUT__14180" port: "in[1]" }
	terminal	{ cell: "LUT__14183" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[27]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[27]~FF" port: "D" }
	terminal	{ cell: "LUT__12855" port: "in[1]" }
	terminal	{ cell: "LUT__12971" port: "in[0]" }
	terminal	{ cell: "LUT__13218" port: "in[0]" }
	terminal	{ cell: "LUT__13399" port: "in[1]" }
	terminal	{ cell: "LUT__13401" port: "in[0]" }
	terminal	{ cell: "LUT__13421" port: "in[1]" }
	terminal	{ cell: "LUT__13480" port: "in[0]" }
	terminal	{ cell: "LUT__13561" port: "in[1]" }
	terminal	{ cell: "LUT__13747" port: "in[1]" }
	terminal	{ cell: "LUT__13829" port: "in[1]" }
	terminal	{ cell: "LUT__13914" port: "in[0]" }
	terminal	{ cell: "LUT__13996" port: "in[1]" }
	terminal	{ cell: "LUT__14001" port: "in[0]" }
	terminal	{ cell: "LUT__14082" port: "in[1]" }
	terminal	{ cell: "LUT__14086" port: "in[0]" }
	terminal	{ cell: "LUT__14182" port: "in[1]" }
	terminal	{ cell: "LUT__14185" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[28]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[28]~FF" port: "D" }
	terminal	{ cell: "LUT__13073" port: "in[0]" }
	terminal	{ cell: "LUT__13172" port: "in[1]" }
	terminal	{ cell: "LUT__13225" port: "in[0]" }
	terminal	{ cell: "LUT__13406" port: "in[0]" }
	terminal	{ cell: "LUT__13426" port: "in[1]" }
	terminal	{ cell: "LUT__13445" port: "in[1]" }
	terminal	{ cell: "LUT__13484" port: "in[0]" }
	terminal	{ cell: "LUT__13579" port: "in[1]" }
	terminal	{ cell: "LUT__13838" port: "in[0]" }
	terminal	{ cell: "LUT__13839" port: "in[0]" }
	terminal	{ cell: "LUT__13925" port: "in[0]" }
	terminal	{ cell: "LUT__14009" port: "in[1]" }
	terminal	{ cell: "LUT__14012" port: "in[0]" }
	terminal	{ cell: "LUT__14092" port: "in[0]" }
	terminal	{ cell: "LUT__14095" port: "in[1]" }
	terminal	{ cell: "LUT__14171" port: "in[1]" }
	terminal	{ cell: "LUT__14184" port: "in[1]" }
	terminal	{ cell: "LUT__14187" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[29]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[29]~FF" port: "D" }
	terminal	{ cell: "LUT__13079" port: "in[0]" }
	terminal	{ cell: "LUT__13183" port: "in[1]" }
	terminal	{ cell: "LUT__13230" port: "in[0]" }
	terminal	{ cell: "LUT__13411" port: "in[0]" }
	terminal	{ cell: "LUT__13430" port: "in[1]" }
	terminal	{ cell: "LUT__13450" port: "in[1]" }
	terminal	{ cell: "LUT__13489" port: "in[0]" }
	terminal	{ cell: "LUT__13588" port: "in[1]" }
	terminal	{ cell: "LUT__13850" port: "in[1]" }
	terminal	{ cell: "LUT__13853" port: "in[0]" }
	terminal	{ cell: "LUT__13938" port: "in[0]" }
	terminal	{ cell: "LUT__14018" port: "in[1]" }
	terminal	{ cell: "LUT__14020" port: "in[0]" }
	terminal	{ cell: "LUT__14102" port: "in[1]" }
	terminal	{ cell: "LUT__14108" port: "in[1]" }
	terminal	{ cell: "LUT__14173" port: "in[1]" }
	terminal	{ cell: "LUT__14186" port: "in[1]" }
	terminal	{ cell: "LUT__14189" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[30]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[30]~FF" port: "D" }
	terminal	{ cell: "LUT__13073" port: "in[1]" }
	terminal	{ cell: "LUT__13172" port: "in[0]" }
	terminal	{ cell: "LUT__13234" port: "in[0]" }
	terminal	{ cell: "LUT__13416" port: "in[0]" }
	terminal	{ cell: "LUT__13436" port: "in[1]" }
	terminal	{ cell: "LUT__13456" port: "in[1]" }
	terminal	{ cell: "LUT__13494" port: "in[0]" }
	terminal	{ cell: "LUT__13695" port: "in[1]" }
	terminal	{ cell: "LUT__13859" port: "in[0]" }
	terminal	{ cell: "LUT__13862" port: "in[1]" }
	terminal	{ cell: "LUT__13950" port: "in[0]" }
	terminal	{ cell: "LUT__14028" port: "in[1]" }
	terminal	{ cell: "LUT__14031" port: "in[0]" }
	terminal	{ cell: "LUT__14118" port: "in[0]" }
	terminal	{ cell: "LUT__14119" port: "in[1]" }
	terminal	{ cell: "LUT__14175" port: "in[1]" }
	terminal	{ cell: "LUT__14188" port: "in[1]" }
	terminal	{ cell: "LUT__14191" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[31]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[31]~FF" port: "D" }
	terminal	{ cell: "LUT__13079" port: "in[1]" }
	terminal	{ cell: "LUT__13183" port: "in[0]" }
	terminal	{ cell: "LUT__13244" port: "in[0]" }
	terminal	{ cell: "LUT__13421" port: "in[0]" }
	terminal	{ cell: "LUT__13441" port: "in[1]" }
	terminal	{ cell: "LUT__13461" port: "in[1]" }
	terminal	{ cell: "LUT__13500" port: "in[0]" }
	terminal	{ cell: "LUT__13701" port: "in[1]" }
	terminal	{ cell: "LUT__13870" port: "in[0]" }
	terminal	{ cell: "LUT__13876" port: "in[1]" }
	terminal	{ cell: "LUT__13955" port: "in[0]" }
	terminal	{ cell: "LUT__14039" port: "in[0]" }
	terminal	{ cell: "LUT__14040" port: "in[1]" }
	terminal	{ cell: "LUT__14126" port: "in[1]" }
	terminal	{ cell: "LUT__14131" port: "in[1]" }
	terminal	{ cell: "LUT__14177" port: "in[1]" }
	terminal	{ cell: "LUT__14190" port: "in[1]" }
	terminal	{ cell: "LUT__14193" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[32]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[32]~FF" port: "D" }
	terminal	{ cell: "LUT__12847" port: "in[0]" }
	terminal	{ cell: "LUT__12961" port: "in[1]" }
	terminal	{ cell: "LUT__13426" port: "in[0]" }
	terminal	{ cell: "LUT__13465" port: "in[1]" }
	terminal	{ cell: "LUT__13522" port: "in[1]" }
	terminal	{ cell: "LUT__13715" port: "in[0]" }
	terminal	{ cell: "LUT__13880" port: "in[1]" }
	terminal	{ cell: "LUT__13885" port: "in[0]" }
	terminal	{ cell: "LUT__13966" port: "in[0]" }
	terminal	{ cell: "LUT__14053" port: "in[0]" }
	terminal	{ cell: "LUT__14192" port: "in[1]" }
	terminal	{ cell: "LUT__14195" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[33]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[33]~FF" port: "D" }
	terminal	{ cell: "LUT__12860" port: "in[0]" }
	terminal	{ cell: "LUT__12970" port: "in[1]" }
	terminal	{ cell: "LUT__13430" port: "in[0]" }
	terminal	{ cell: "LUT__13470" port: "in[1]" }
	terminal	{ cell: "LUT__13541" port: "in[1]" }
	terminal	{ cell: "LUT__13728" port: "in[1]" }
	terminal	{ cell: "LUT__13890" port: "in[0]" }
	terminal	{ cell: "LUT__13898" port: "in[0]" }
	terminal	{ cell: "LUT__13981" port: "in[1]" }
	terminal	{ cell: "LUT__14065" port: "in[0]" }
	terminal	{ cell: "LUT__14179" port: "in[1]" }
	terminal	{ cell: "LUT__14194" port: "in[1]" }
	terminal	{ cell: "LUT__14197" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[34]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[34]~FF" port: "D" }
	terminal	{ cell: "LUT__12847" port: "in[1]" }
	terminal	{ cell: "LUT__12961" port: "in[0]" }
	terminal	{ cell: "LUT__13436" port: "in[0]" }
	terminal	{ cell: "LUT__13474" port: "in[1]" }
	terminal	{ cell: "LUT__13554" port: "in[0]" }
	terminal	{ cell: "LUT__13739" port: "in[1]" }
	terminal	{ cell: "LUT__13906" port: "in[0]" }
	terminal	{ cell: "LUT__13989" port: "in[1]" }
	terminal	{ cell: "LUT__13991" port: "in[0]" }
	terminal	{ cell: "LUT__14074" port: "in[0]" }
	terminal	{ cell: "LUT__14181" port: "in[1]" }
	terminal	{ cell: "LUT__14196" port: "in[1]" }
	terminal	{ cell: "LUT__14199" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[35]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[35]~FF" port: "D" }
	terminal	{ cell: "LUT__12860" port: "in[1]" }
	terminal	{ cell: "LUT__12970" port: "in[0]" }
	terminal	{ cell: "LUT__13441" port: "in[0]" }
	terminal	{ cell: "LUT__13481" port: "in[1]" }
	terminal	{ cell: "LUT__13563" port: "in[1]" }
	terminal	{ cell: "LUT__13749" port: "in[1]" }
	terminal	{ cell: "LUT__13918" port: "in[0]" }
	terminal	{ cell: "LUT__14001" port: "in[1]" }
	terminal	{ cell: "LUT__14003" port: "in[0]" }
	terminal	{ cell: "LUT__14087" port: "in[0]" }
	terminal	{ cell: "LUT__14183" port: "in[1]" }
	terminal	{ cell: "LUT__14198" port: "in[1]" }
	terminal	{ cell: "LUT__14201" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[36]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[36]~FF" port: "D" }
	terminal	{ cell: "LUT__13068" port: "in[0]" }
	terminal	{ cell: "LUT__13171" port: "in[1]" }
	terminal	{ cell: "LUT__13443" port: "in[0]" }
	terminal	{ cell: "LUT__13485" port: "in[1]" }
	terminal	{ cell: "LUT__13572" port: "in[1]" }
	terminal	{ cell: "LUT__13840" port: "in[1]" }
	terminal	{ cell: "LUT__13929" port: "in[0]" }
	terminal	{ cell: "LUT__14006" port: "in[0]" }
	terminal	{ cell: "LUT__14012" port: "in[1]" }
	terminal	{ cell: "LUT__14099" port: "in[0]" }
	terminal	{ cell: "LUT__14185" port: "in[1]" }
	terminal	{ cell: "LUT__14200" port: "in[1]" }
	terminal	{ cell: "LUT__14203" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[37]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[37]~FF" port: "D" }
	terminal	{ cell: "LUT__13080" port: "in[0]" }
	terminal	{ cell: "LUT__13182" port: "in[1]" }
	terminal	{ cell: "LUT__13448" port: "in[0]" }
	terminal	{ cell: "LUT__13490" port: "in[1]" }
	terminal	{ cell: "LUT__13585" port: "in[0]" }
	terminal	{ cell: "LUT__13848" port: "in[1]" }
	terminal	{ cell: "LUT__13936" port: "in[0]" }
	terminal	{ cell: "LUT__14020" port: "in[1]" }
	terminal	{ cell: "LUT__14022" port: "in[0]" }
	terminal	{ cell: "LUT__14105" port: "in[0]" }
	terminal	{ cell: "LUT__14205" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[38]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[38]~FF" port: "D" }
	terminal	{ cell: "LUT__13068" port: "in[1]" }
	terminal	{ cell: "LUT__13171" port: "in[0]" }
	terminal	{ cell: "LUT__13453" port: "in[0]" }
	terminal	{ cell: "LUT__13495" port: "in[1]" }
	terminal	{ cell: "LUT__13687" port: "in[1]" }
	terminal	{ cell: "LUT__13864" port: "in[1]" }
	terminal	{ cell: "LUT__13951" port: "in[0]" }
	terminal	{ cell: "LUT__14030" port: "in[0]" }
	terminal	{ cell: "LUT__14031" port: "in[1]" }
	terminal	{ cell: "LUT__14116" port: "in[0]" }
	terminal	{ cell: "LUT__14202" port: "in[1]" }
	terminal	{ cell: "LUT__14207" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[39]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[39]~FF" port: "D" }
	terminal	{ cell: "LUT__13080" port: "in[1]" }
	terminal	{ cell: "LUT__13182" port: "in[0]" }
	terminal	{ cell: "LUT__13458" port: "in[0]" }
	terminal	{ cell: "LUT__13501" port: "in[1]" }
	terminal	{ cell: "LUT__13704" port: "in[1]" }
	terminal	{ cell: "LUT__13877" port: "in[1]" }
	terminal	{ cell: "LUT__13957" port: "in[0]" }
	terminal	{ cell: "LUT__14039" port: "in[1]" }
	terminal	{ cell: "LUT__14041" port: "in[0]" }
	terminal	{ cell: "LUT__14125" port: "in[1]" }
	terminal	{ cell: "LUT__14187" port: "in[1]" }
	terminal	{ cell: "LUT__14204" port: "in[1]" }
	terminal	{ cell: "LUT__14209" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[40]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[40]~FF" port: "D" }
	terminal	{ cell: "LUT__13386" port: "in[1]" }
	terminal	{ cell: "LUT__13465" port: "in[0]" }
	terminal	{ cell: "LUT__13714" port: "in[1]" }
	terminal	{ cell: "LUT__13883" port: "in[1]" }
	terminal	{ cell: "LUT__13968" port: "in[0]" }
	terminal	{ cell: "LUT__14056" port: "in[0]" }
	terminal	{ cell: "LUT__14189" port: "in[1]" }
	terminal	{ cell: "LUT__14206" port: "in[1]" }
	terminal	{ cell: "LUT__14211" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[41]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[41]~FF" port: "D" }
	terminal	{ cell: "LUT__13391" port: "in[1]" }
	terminal	{ cell: "LUT__13470" port: "in[0]" }
	terminal	{ cell: "LUT__13730" port: "in[0]" }
	terminal	{ cell: "LUT__13897" port: "in[1]" }
	terminal	{ cell: "LUT__13976" port: "in[0]" }
	terminal	{ cell: "LUT__14066" port: "in[0]" }
	terminal	{ cell: "LUT__14191" port: "in[1]" }
	terminal	{ cell: "LUT__14208" port: "in[1]" }
	terminal	{ cell: "LUT__14213" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[42]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[42]~FF" port: "D" }
	terminal	{ cell: "LUT__13396" port: "in[1]" }
	terminal	{ cell: "LUT__13474" port: "in[0]" }
	terminal	{ cell: "LUT__13734" port: "in[1]" }
	terminal	{ cell: "LUT__13988" port: "in[0]" }
	terminal	{ cell: "LUT__13991" port: "in[1]" }
	terminal	{ cell: "LUT__14077" port: "in[0]" }
	terminal	{ cell: "LUT__14193" port: "in[1]" }
	terminal	{ cell: "LUT__14210" port: "in[1]" }
	terminal	{ cell: "LUT__14215" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[43]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[43]~FF" port: "D" }
	terminal	{ cell: "LUT__13401" port: "in[1]" }
	terminal	{ cell: "LUT__13481" port: "in[0]" }
	terminal	{ cell: "LUT__13744" port: "in[1]" }
	terminal	{ cell: "LUT__14000" port: "in[0]" }
	terminal	{ cell: "LUT__14003" port: "in[1]" }
	terminal	{ cell: "LUT__14080" port: "in[0]" }
	terminal	{ cell: "LUT__14212" port: "in[1]" }
	terminal	{ cell: "LUT__14217" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[44]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[44]~FF" port: "D" }
	terminal	{ cell: "LUT__13443" port: "in[1]" }
	terminal	{ cell: "LUT__13485" port: "in[0]" }
	terminal	{ cell: "LUT__13839" port: "in[1]" }
	terminal	{ cell: "LUT__14006" port: "in[1]" }
	terminal	{ cell: "LUT__14007" port: "in[0]" }
	terminal	{ cell: "LUT__14096" port: "in[0]" }
	terminal	{ cell: "LUT__14195" port: "in[1]" }
	terminal	{ cell: "LUT__14214" port: "in[1]" }
	terminal	{ cell: "LUT__14219" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[45]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[45]~FF" port: "D" }
	terminal	{ cell: "LUT__13448" port: "in[1]" }
	terminal	{ cell: "LUT__13490" port: "in[0]" }
	terminal	{ cell: "LUT__13853" port: "in[1]" }
	terminal	{ cell: "LUT__14022" port: "in[1]" }
	terminal	{ cell: "LUT__14023" port: "in[0]" }
	terminal	{ cell: "LUT__14109" port: "in[0]" }
	terminal	{ cell: "LUT__14197" port: "in[1]" }
	terminal	{ cell: "LUT__14216" port: "in[1]" }
	terminal	{ cell: "LUT__14221" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[46]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[46]~FF" port: "D" }
	terminal	{ cell: "LUT__13453" port: "in[1]" }
	terminal	{ cell: "LUT__13495" port: "in[0]" }
	terminal	{ cell: "LUT__13859" port: "in[1]" }
	terminal	{ cell: "LUT__14030" port: "in[1]" }
	terminal	{ cell: "LUT__14034" port: "in[0]" }
	terminal	{ cell: "LUT__14113" port: "in[0]" }
	terminal	{ cell: "LUT__14199" port: "in[1]" }
	terminal	{ cell: "LUT__14218" port: "in[1]" }
	terminal	{ cell: "LUT__14223" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[47]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[47]~FF" port: "D" }
	terminal	{ cell: "LUT__13458" port: "in[1]" }
	terminal	{ cell: "LUT__13501" port: "in[0]" }
	terminal	{ cell: "LUT__13870" port: "in[1]" }
	terminal	{ cell: "LUT__14041" port: "in[1]" }
	terminal	{ cell: "LUT__14042" port: "in[0]" }
	terminal	{ cell: "LUT__14124" port: "in[0]" }
	terminal	{ cell: "LUT__14201" port: "in[1]" }
	terminal	{ cell: "LUT__14220" port: "in[1]" }
	terminal	{ cell: "LUT__14225" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[48]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[48]~FF" port: "D" }
	terminal	{ cell: "LUT__13885" port: "in[1]" }
	terminal	{ cell: "LUT__14050" port: "in[0]" }
	terminal	{ cell: "LUT__14222" port: "in[1]" }
	terminal	{ cell: "LUT__14227" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[49]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[49]~FF" port: "D" }
	terminal	{ cell: "LUT__13890" port: "in[1]" }
	terminal	{ cell: "LUT__14061" port: "in[0]" }
	terminal	{ cell: "LUT__14203" port: "in[1]" }
	terminal	{ cell: "LUT__14224" port: "in[1]" }
	terminal	{ cell: "LUT__14228" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[50]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[50]~FF" port: "D" }
	terminal	{ cell: "LUT__13988" port: "in[1]" }
	terminal	{ cell: "LUT__14075" port: "in[0]" }
	terminal	{ cell: "LUT__14205" port: "in[1]" }
	terminal	{ cell: "LUT__14226" port: "in[1]" }
	terminal	{ cell: "LUT__14229" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[51]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[51]~FF" port: "D" }
	terminal	{ cell: "LUT__14000" port: "in[1]" }
	terminal	{ cell: "LUT__14082" port: "in[0]" }
	terminal	{ cell: "LUT__14207" port: "in[1]" }
	terminal	{ cell: "LUT__14227" port: "in[2]" }
	terminal	{ cell: "LUT__14230" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[52]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[52]~FF" port: "D" }
	terminal	{ cell: "LUT__14007" port: "in[1]" }
	terminal	{ cell: "LUT__14095" port: "in[0]" }
	terminal	{ cell: "LUT__14209" port: "in[1]" }
	terminal	{ cell: "LUT__14228" port: "in[2]" }
	terminal	{ cell: "LUT__14231" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[53]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[53]~FF" port: "D" }
	terminal	{ cell: "LUT__14023" port: "in[1]" }
	terminal	{ cell: "LUT__14102" port: "in[0]" }
	terminal	{ cell: "LUT__14232" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[54]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[54]~FF" port: "D" }
	terminal	{ cell: "LUT__14034" port: "in[1]" }
	terminal	{ cell: "LUT__14119" port: "in[0]" }
	terminal	{ cell: "LUT__14229" port: "in[2]" }
	terminal	{ cell: "LUT__14233" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[55]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[55]~FF" port: "D" }
	terminal	{ cell: "LUT__14042" port: "in[1]" }
	terminal	{ cell: "LUT__14131" port: "in[0]" }
	terminal	{ cell: "LUT__14211" port: "in[1]" }
	terminal	{ cell: "LUT__14230" port: "in[2]" }
	terminal	{ cell: "LUT__14234" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[56]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[56]~FF" port: "D" }
	terminal	{ cell: "LUT__13385" port: "in[1]" }
	terminal	{ cell: "LUT__14213" port: "in[1]" }
	terminal	{ cell: "LUT__14231" port: "in[2]" }
	terminal	{ cell: "LUT__14235" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[57]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[57]~FF" port: "D" }
	terminal	{ cell: "LUT__13390" port: "in[1]" }
	terminal	{ cell: "LUT__14215" port: "in[1]" }
	terminal	{ cell: "LUT__14232" port: "in[2]" }
	terminal	{ cell: "LUT__14236" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[58]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[58]~FF" port: "D" }
	terminal	{ cell: "LUT__13395" port: "in[1]" }
	terminal	{ cell: "LUT__13984" port: "in[1]" }
	terminal	{ cell: "LUT__14217" port: "in[1]" }
	terminal	{ cell: "LUT__14233" port: "in[2]" }
	terminal	{ cell: "LUT__14237" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[59]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[59]~FF" port: "D" }
	terminal	{ cell: "LUT__13400" port: "in[1]" }
	terminal	{ cell: "LUT__13995" port: "in[1]" }
	terminal	{ cell: "LUT__14234" port: "in[2]" }
	terminal	{ cell: "LUT__14238" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[60]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[60]~FF" port: "D" }
	terminal	{ cell: "LUT__13446" port: "in[1]" }
	terminal	{ cell: "LUT__14008" port: "in[1]" }
	terminal	{ cell: "LUT__14219" port: "in[1]" }
	terminal	{ cell: "LUT__14235" port: "in[2]" }
	terminal	{ cell: "LUT__14239" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[61]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[61]~FF" port: "D" }
	terminal	{ cell: "LUT__13451" port: "in[1]" }
	terminal	{ cell: "LUT__14024" port: "in[1]" }
	terminal	{ cell: "LUT__14221" port: "in[1]" }
	terminal	{ cell: "LUT__14236" port: "in[2]" }
	terminal	{ cell: "LUT__14240" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[62]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[62]~FF" port: "D" }
	terminal	{ cell: "LUT__13455" port: "in[1]" }
	terminal	{ cell: "LUT__14033" port: "in[1]" }
	terminal	{ cell: "LUT__14223" port: "in[1]" }
	terminal	{ cell: "LUT__14237" port: "in[2]" }
	terminal	{ cell: "LUT__14241" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_i[63]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[63]~FF" port: "D" }
	terminal	{ cell: "LUT__13460" port: "in[1]" }
	terminal	{ cell: "LUT__14046" port: "in[1]" }
	terminal	{ cell: "LUT__14225" port: "in[1]" }
	terminal	{ cell: "LUT__14238" port: "in[2]" }
	terminal	{ cell: "LUT__14242" port: "in[2]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n706"
	terminal	{ cell: "LUT__12853" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n705"
	terminal	{ cell: "LUT__12854" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n701"
	terminal	{ cell: "LUT__12865" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n700"
	terminal	{ cell: "LUT__12878" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n699"
	terminal	{ cell: "LUT__12889" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n698"
	terminal	{ cell: "LUT__12901" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n697"
	terminal	{ cell: "LUT__12912" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n696"
	terminal	{ cell: "LUT__12924" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n695"
	terminal	{ cell: "LUT__12935" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n694"
	terminal	{ cell: "LUT__12947" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n693"
	terminal	{ cell: "LUT__12958" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n692"
	terminal	{ cell: "LUT__12969" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n691"
	terminal	{ cell: "LUT__12980" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n690"
	terminal	{ cell: "LUT__12992" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n689"
	terminal	{ cell: "LUT__13003" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n688"
	terminal	{ cell: "LUT__13014" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n687"
	terminal	{ cell: "LUT__13024" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n686"
	terminal	{ cell: "LUT__13033" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[16]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n685"
	terminal	{ cell: "LUT__13044" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[17]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n684"
	terminal	{ cell: "LUT__13055" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[18]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n683"
	terminal	{ cell: "LUT__13067" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[19]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n682"
	terminal	{ cell: "LUT__13078" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[20]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n681"
	terminal	{ cell: "LUT__13089" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[21]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n680"
	terminal	{ cell: "LUT__13097" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[22]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n679"
	terminal	{ cell: "LUT__13107" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[23]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n678"
	terminal	{ cell: "LUT__13115" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[24]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n677"
	terminal	{ cell: "LUT__13126" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[25]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n676"
	terminal	{ cell: "LUT__13137" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[26]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n675"
	terminal	{ cell: "LUT__13149" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[27]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n674"
	terminal	{ cell: "LUT__13157" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[28]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n673"
	terminal	{ cell: "LUT__13168" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[29]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n672"
	terminal	{ cell: "LUT__13179" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[30]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n671"
	terminal	{ cell: "LUT__13190" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[31]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n670"
	terminal	{ cell: "LUT__13199" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[32]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n669"
	terminal	{ cell: "LUT__13208" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[33]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n668"
	terminal	{ cell: "LUT__13215" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[34]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n667"
	terminal	{ cell: "LUT__13222" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[35]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n666"
	terminal	{ cell: "LUT__13228" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[36]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n665"
	terminal	{ cell: "LUT__13233" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[37]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n664"
	terminal	{ cell: "LUT__13242" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[38]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/n663"
	terminal	{ cell: "LUT__13250" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[39]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n159"
	terminal	{ cell: "LUT__13257" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_48bit~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/select_51/Select_0/n8"
	terminal	{ cell: "LUT__13259" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n440"
	terminal	{ cell: "LUT__13266" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/select_51/Select_1/n8"
	terminal	{ cell: "LUT__13267" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n439"
	terminal	{ cell: "LUT__13272" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n438"
	terminal	{ cell: "LUT__13277" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n437"
	terminal	{ cell: "LUT__13282" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n436"
	terminal	{ cell: "LUT__13287" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n435"
	terminal	{ cell: "LUT__13292" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n434"
	terminal	{ cell: "LUT__13297" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n433"
	terminal	{ cell: "LUT__13302" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n432"
	terminal	{ cell: "LUT__13307" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n431"
	terminal	{ cell: "LUT__13312" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n430"
	terminal	{ cell: "LUT__13317" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n429"
	terminal	{ cell: "LUT__13322" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n428"
	terminal	{ cell: "LUT__13327" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n427"
	terminal	{ cell: "LUT__13332" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n426"
	terminal	{ cell: "LUT__13337" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n425"
	terminal	{ cell: "LUT__13342" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n424"
	terminal	{ cell: "LUT__13347" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[16]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n423"
	terminal	{ cell: "LUT__13352" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[17]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n422"
	terminal	{ cell: "LUT__13357" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[18]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n421"
	terminal	{ cell: "LUT__13362" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[19]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n420"
	terminal	{ cell: "LUT__13367" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[20]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n419"
	terminal	{ cell: "LUT__13372" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[21]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n418"
	terminal	{ cell: "LUT__13377" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[22]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n417"
	terminal	{ cell: "LUT__13382" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[23]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n416"
	terminal	{ cell: "LUT__13387" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[24]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n415"
	terminal	{ cell: "LUT__13392" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[25]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n414"
	terminal	{ cell: "LUT__13397" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[26]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n413"
	terminal	{ cell: "LUT__13402" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[27]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n412"
	terminal	{ cell: "LUT__13407" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[28]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n411"
	terminal	{ cell: "LUT__13412" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[29]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n410"
	terminal	{ cell: "LUT__13417" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[30]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n409"
	terminal	{ cell: "LUT__13422" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[31]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n408"
	terminal	{ cell: "LUT__13427" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[32]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n407"
	terminal	{ cell: "LUT__13432" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[33]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n406"
	terminal	{ cell: "LUT__13437" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[34]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n405"
	terminal	{ cell: "LUT__13442" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[35]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n404"
	terminal	{ cell: "LUT__13447" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[36]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n403"
	terminal	{ cell: "LUT__13452" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[37]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n402"
	terminal	{ cell: "LUT__13457" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[38]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n401"
	terminal	{ cell: "LUT__13462" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[39]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n400"
	terminal	{ cell: "LUT__13467" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[40]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n399"
	terminal	{ cell: "LUT__13472" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[41]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n398"
	terminal	{ cell: "LUT__13477" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[42]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n397"
	terminal	{ cell: "LUT__13482" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[43]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n396"
	terminal	{ cell: "LUT__13487" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[44]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n395"
	terminal	{ cell: "LUT__13492" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[45]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n394"
	terminal	{ cell: "LUT__13497" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[46]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/n393"
	terminal	{ cell: "LUT__13502" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[47]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n157"
	terminal	{ cell: "LUT__13507" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_56bit~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n760"
	terminal	{ cell: "LUT__13527" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n765"
	terminal	{ cell: "LUT__13529" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n764"
	terminal	{ cell: "LUT__13531" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n763"
	terminal	{ cell: "LUT__13532" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n759"
	terminal	{ cell: "LUT__13546" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n758"
	terminal	{ cell: "LUT__13558" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n757"
	terminal	{ cell: "LUT__13571" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n756"
	terminal	{ cell: "LUT__13583" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n755"
	terminal	{ cell: "LUT__13597" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n754"
	terminal	{ cell: "LUT__13608" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n753"
	terminal	{ cell: "LUT__13619" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n752"
	terminal	{ cell: "LUT__13631" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n751"
	terminal	{ cell: "LUT__13641" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n750"
	terminal	{ cell: "LUT__13651" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n749"
	terminal	{ cell: "LUT__13661" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n748"
	terminal	{ cell: "LUT__13673" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n747"
	terminal	{ cell: "LUT__13686" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n746"
	terminal	{ cell: "LUT__13697" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n745"
	terminal	{ cell: "LUT__13709" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n744"
	terminal	{ cell: "LUT__13720" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[16]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n743"
	terminal	{ cell: "LUT__13732" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[17]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n742"
	terminal	{ cell: "LUT__13743" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[18]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n741"
	terminal	{ cell: "LUT__13754" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[19]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n740"
	terminal	{ cell: "LUT__13765" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[20]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n739"
	terminal	{ cell: "LUT__13775" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[21]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n738"
	terminal	{ cell: "LUT__13786" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[22]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n737"
	terminal	{ cell: "LUT__13796" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[23]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n736"
	terminal	{ cell: "LUT__13806" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[24]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n735"
	terminal	{ cell: "LUT__13816" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[25]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n734"
	terminal	{ cell: "LUT__13826" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[26]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n733"
	terminal	{ cell: "LUT__13836" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[27]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n732"
	terminal	{ cell: "LUT__13847" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[28]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n731"
	terminal	{ cell: "LUT__13858" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[29]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n730"
	terminal	{ cell: "LUT__13869" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[30]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n729"
	terminal	{ cell: "LUT__13879" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[31]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n728"
	terminal	{ cell: "LUT__13889" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[32]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n727"
	terminal	{ cell: "LUT__13900" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[33]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n726"
	terminal	{ cell: "LUT__13910" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[34]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n725"
	terminal	{ cell: "LUT__13921" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[35]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n724"
	terminal	{ cell: "LUT__13932" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[36]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n723"
	terminal	{ cell: "LUT__13942" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[37]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n722"
	terminal	{ cell: "LUT__13953" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[38]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n721"
	terminal	{ cell: "LUT__13963" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[39]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n720"
	terminal	{ cell: "LUT__13973" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[40]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n719"
	terminal	{ cell: "LUT__13983" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[41]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n718"
	terminal	{ cell: "LUT__13994" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[42]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n717"
	terminal	{ cell: "LUT__14005" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[43]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n716"
	terminal	{ cell: "LUT__14016" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[44]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n715"
	terminal	{ cell: "LUT__14027" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[45]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n714"
	terminal	{ cell: "LUT__14038" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[46]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n713"
	terminal	{ cell: "LUT__14048" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[47]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n712"
	terminal	{ cell: "LUT__14058" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[48]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n711"
	terminal	{ cell: "LUT__14068" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[49]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n710"
	terminal	{ cell: "LUT__14079" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[50]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n709"
	terminal	{ cell: "LUT__14090" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[51]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n708"
	terminal	{ cell: "LUT__14101" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[52]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n707"
	terminal	{ cell: "LUT__14112" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[53]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n706"
	terminal	{ cell: "LUT__14123" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[54]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/n705"
	terminal	{ cell: "LUT__14133" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[55]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n133"
	terminal	{ cell: "LUT__14135" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/valid_depack_64bit"
	terminal	{ cell: "LUT__14137" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_64bit~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[16]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[17]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[18]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[19]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[20]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[21]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[22]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[23]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[24]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[25]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[26]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[27]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[28]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[29]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[30]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[31]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[32]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[33]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[34]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[35]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[36]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[37]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[38]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[39]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[40]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[41]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[42]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[43]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[44]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[45]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[46]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[47]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[48]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[49]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[50]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[51]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[52]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[53]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[54]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[55]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[56]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[57]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[58]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[59]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[60]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[61]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[62]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[63]~FF" port: "CE" }
	terminal	{ cell: "LUT__14353" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n134"
	terminal	{ cell: "LUT__14139" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n135"
	terminal	{ cell: "LUT__14141" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n141"
	terminal	{ cell: "LUT__14142" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n136"
	terminal	{ cell: "LUT__14144" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n137"
	terminal	{ cell: "LUT__14145" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n138"
	terminal	{ cell: "LUT__14146" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n139"
	terminal	{ cell: "LUT__14147" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n140"
	terminal	{ cell: "LUT__14148" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n132"
	terminal	{ cell: "LUT__14150" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n131"
	terminal	{ cell: "LUT__14152" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n130"
	terminal	{ cell: "LUT__14154" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n129"
	terminal	{ cell: "LUT__14156" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n128"
	terminal	{ cell: "LUT__14158" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n127"
	terminal	{ cell: "LUT__14160" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n126"
	terminal	{ cell: "LUT__14162" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n125"
	terminal	{ cell: "LUT__14164" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[16]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n124"
	terminal	{ cell: "LUT__14166" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[17]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n123"
	terminal	{ cell: "LUT__14168" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[18]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n122"
	terminal	{ cell: "LUT__14170" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[19]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n121"
	terminal	{ cell: "LUT__14172" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[20]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n120"
	terminal	{ cell: "LUT__14174" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[21]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n119"
	terminal	{ cell: "LUT__14176" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[22]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n118"
	terminal	{ cell: "LUT__14178" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[23]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n117"
	terminal	{ cell: "LUT__14180" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[24]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n116"
	terminal	{ cell: "LUT__14182" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[25]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n115"
	terminal	{ cell: "LUT__14184" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[26]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n114"
	terminal	{ cell: "LUT__14186" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[27]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n113"
	terminal	{ cell: "LUT__14188" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[28]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n112"
	terminal	{ cell: "LUT__14190" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[29]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n111"
	terminal	{ cell: "LUT__14192" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[30]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n110"
	terminal	{ cell: "LUT__14194" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[31]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n109"
	terminal	{ cell: "LUT__14196" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[32]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n108"
	terminal	{ cell: "LUT__14198" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[33]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n107"
	terminal	{ cell: "LUT__14200" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[34]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n106"
	terminal	{ cell: "LUT__14202" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[35]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n105"
	terminal	{ cell: "LUT__14204" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[36]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n104"
	terminal	{ cell: "LUT__14206" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[37]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n103"
	terminal	{ cell: "LUT__14208" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[38]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n102"
	terminal	{ cell: "LUT__14210" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[39]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n101"
	terminal	{ cell: "LUT__14212" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[40]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n100"
	terminal	{ cell: "LUT__14214" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[41]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n99"
	terminal	{ cell: "LUT__14216" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[42]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n98"
	terminal	{ cell: "LUT__14218" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[43]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n97"
	terminal	{ cell: "LUT__14220" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[44]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n96"
	terminal	{ cell: "LUT__14222" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[45]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n95"
	terminal	{ cell: "LUT__14224" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[46]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n94"
	terminal	{ cell: "LUT__14226" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[47]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n93"
	terminal	{ cell: "LUT__14227" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[48]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n92"
	terminal	{ cell: "LUT__14228" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[49]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n91"
	terminal	{ cell: "LUT__14229" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[50]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n90"
	terminal	{ cell: "LUT__14230" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[51]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n89"
	terminal	{ cell: "LUT__14231" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[52]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n88"
	terminal	{ cell: "LUT__14232" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[53]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n87"
	terminal	{ cell: "LUT__14233" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[54]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n86"
	terminal	{ cell: "LUT__14234" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[55]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n85"
	terminal	{ cell: "LUT__14235" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[56]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n84"
	terminal	{ cell: "LUT__14236" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[57]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n83"
	terminal	{ cell: "LUT__14237" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[58]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n82"
	terminal	{ cell: "LUT__14238" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[59]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n81"
	terminal	{ cell: "LUT__14239" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[60]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n80"
	terminal	{ cell: "LUT__14240" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[61]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n79"
	terminal	{ cell: "LUT__14241" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[62]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk5.depack64bit_inst/n78"
	terminal	{ cell: "LUT__14242" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[63]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[0]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n33"
	terminal	{ cell: "LUT__14252" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[1]_2~FF" port: "SR" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/rd_en_int"
	terminal	{ cell: "LUT__14250" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pixel_fifo_empty_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RE" }
	terminal	{ cell: "LUT__14253" port: "in[0]" }
 }
net {
	name: "ceg_net364"
	terminal	{ cell: "LUT__14253" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pixel_fifo_empty_2~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_sync_g2b[0]"
	terminal	{ cell: "LUT__14259" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[1]"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[1]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/waddr_cntr[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "SR" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_sync_g2b[0]"
	terminal	{ cell: "LUT__14265" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry[0]"
	terminal	{ cell: "LUT__14268" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry[0]"
	terminal	{ cell: "LUT__14269" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/wr_en_int"
	terminal	{ cell: "LUT__14251" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/waddr_cntr[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WE[0]" }
 }
net {
	name: "n4949"
	terminal	{ cell: "LUT__14267" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i1" port: "I1" }
	terminal	{ cell: "LUT__14268" port: "in[1]" }
 }
net {
	name: "wMipiRxPixelData[0]"
	terminal	{ cell: "LUT__14275" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[1]"
	terminal	{ cell: "LUT__14278" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[1]" }
 }
net {
	name: "wMipiRxPixelData[2]"
	terminal	{ cell: "LUT__14281" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[2]" }
 }
net {
	name: "wMipiRxPixelData[3]"
	terminal	{ cell: "LUT__14284" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[3]" }
 }
net {
	name: "wMipiRxPixelData[4]"
	terminal	{ cell: "LUT__14287" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[5]" }
 }
net {
	name: "wMipiRxPixelData[5]"
	terminal	{ cell: "LUT__14290" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[6]" }
 }
net {
	name: "wMipiRxPixelData[6]"
	terminal	{ cell: "LUT__14293" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[7]" }
 }
net {
	name: "wMipiRxPixelData[7]"
	terminal	{ cell: "LUT__14296" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[8]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_sync_g2b[1]"
	terminal	{ cell: "LUT__14298" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_sync_g2b[2]"
	terminal	{ cell: "LUT__14299" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_sync_g2b[3]"
	terminal	{ cell: "LUT__14258" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "D" }
	terminal	{ cell: "LUT__14259" port: "in[3]" }
	terminal	{ cell: "LUT__14298" port: "in[2]" }
	terminal	{ cell: "LUT__14299" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_sync_g2b[4]"
	terminal	{ cell: "LUT__14301" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_sync_g2b[5]"
	terminal	{ cell: "LUT__14300" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "D" }
	terminal	{ cell: "LUT__14301" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_sync_g2b[6]"
	terminal	{ cell: "LUT__14257" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "D" }
	terminal	{ cell: "LUT__14258" port: "in[3]" }
	terminal	{ cell: "LUT__14300" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_sync_g2b[7]"
	terminal	{ cell: "LUT__14302" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_sync_g2b[8]"
	terminal	{ cell: "LUT__14256" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "D" }
	terminal	{ cell: "LUT__14257" port: "in[2]" }
	terminal	{ cell: "LUT__14302" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_sync_g2b[9]"
	terminal	{ cell: "LUT__14255" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "D" }
	terminal	{ cell: "LUT__14256" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_sync_g2b[10]"
	terminal	{ cell: "LUT__14254" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "D" }
	terminal	{ cell: "LUT__14255" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" port: "D" }
	terminal	{ cell: "LUT__14254" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_sync_g2b[1]"
	terminal	{ cell: "LUT__14303" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_sync_g2b[2]"
	terminal	{ cell: "LUT__14264" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "D" }
	terminal	{ cell: "LUT__14265" port: "in[2]" }
	terminal	{ cell: "LUT__14303" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_sync_g2b[3]"
	terminal	{ cell: "LUT__14305" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_sync_g2b[4]"
	terminal	{ cell: "LUT__14304" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "D" }
	terminal	{ cell: "LUT__14305" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_sync_g2b[5]"
	terminal	{ cell: "LUT__14263" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "D" }
	terminal	{ cell: "LUT__14264" port: "in[3]" }
	terminal	{ cell: "LUT__14304" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_sync_g2b[6]"
	terminal	{ cell: "LUT__14306" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_sync_g2b[7]"
	terminal	{ cell: "LUT__14262" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "D" }
	terminal	{ cell: "LUT__14263" port: "in[2]" }
	terminal	{ cell: "LUT__14306" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_sync_g2b[8]"
	terminal	{ cell: "LUT__14307" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_sync_g2b[9]"
	terminal	{ cell: "LUT__14261" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "D" }
	terminal	{ cell: "LUT__14262" port: "in[2]" }
	terminal	{ cell: "LUT__14307" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_sync_g2b[10]"
	terminal	{ cell: "LUT__14260" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "D" }
	terminal	{ cell: "LUT__14261" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_pre"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_2" port: "Q" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "D" }
	terminal	{ cell: "LUT__14260" port: "in[0]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry[1]"
	terminal	{ cell: "LUT__14309" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry[2]"
	terminal	{ cell: "LUT__14311" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry[3]"
	terminal	{ cell: "LUT__14313" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry[4]"
	terminal	{ cell: "LUT__14315" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry[5]"
	terminal	{ cell: "LUT__14317" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry[6]"
	terminal	{ cell: "LUT__14319" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry[7]"
	terminal	{ cell: "LUT__14321" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry[8]"
	terminal	{ cell: "LUT__14323" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry[9]"
	terminal	{ cell: "LUT__14325" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry[10]"
	terminal	{ cell: "LUT__14327" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_w[11]"
	terminal	{ cell: "LUT__14326" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i12" port: "I1" }
	terminal	{ cell: "LUT__14327" port: "in[1]" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry[1]"
	terminal	{ cell: "LUT__14328" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry[2]"
	terminal	{ cell: "LUT__14329" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry[3]"
	terminal	{ cell: "LUT__14330" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry[4]"
	terminal	{ cell: "LUT__14331" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry[5]"
	terminal	{ cell: "LUT__14332" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry[6]"
	terminal	{ cell: "LUT__14333" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry[7]"
	terminal	{ cell: "LUT__14334" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry[8]"
	terminal	{ cell: "LUT__14335" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry[9]"
	terminal	{ cell: "LUT__14336" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry[10]"
	terminal	{ cell: "LUT__14337" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/qVrange"
	terminal	{ cell: "LUT__14343" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n692"
	terminal	{ cell: "LUT__14351" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[3]~FF" port: "D" }
 }
net {
	name: "ceg_net489"
	terminal	{ cell: "LUT__14356" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[16]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[17]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[18]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n691"
	terminal	{ cell: "LUT__14359" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n690"
	terminal	{ cell: "LUT__14363" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n689"
	terminal	{ cell: "LUT__14367" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n688"
	terminal	{ cell: "LUT__14371" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n687"
	terminal	{ cell: "LUT__14375" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n686"
	terminal	{ cell: "LUT__14379" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n685"
	terminal	{ cell: "LUT__14383" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n684"
	terminal	{ cell: "LUT__14387" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n683"
	terminal	{ cell: "LUT__14391" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n682"
	terminal	{ cell: "LUT__14395" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n681"
	terminal	{ cell: "LUT__14399" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n680"
	terminal	{ cell: "LUT__14403" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n679"
	terminal	{ cell: "LUT__14407" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[16]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n678"
	terminal	{ cell: "LUT__14411" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[17]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/n677"
	terminal	{ cell: "LUT__14415" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[18]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/LessThan_10/n28"
	terminal	{ cell: "LUT__14417" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[13]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/rHsyncCnt[2]"
	terminal	{ cell: "MCsiRxController/rHsyncCnt[2]_2~FF" port: "Q" }
	terminal	{ cell: "wHsyncCntMonitor[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_38/i3" port: "I0" }
 }
net {
	name: "MCsiRxController/rHsyncCnt[3]"
	terminal	{ cell: "MCsiRxController/rHsyncCnt[3]_2~FF" port: "Q" }
	terminal	{ cell: "wHsyncCntMonitor[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_38/i4" port: "I0" }
 }
net {
	name: "MCsiRxController/rHsyncCnt[4]"
	terminal	{ cell: "MCsiRxController/rHsyncCnt[4]_2~FF" port: "Q" }
	terminal	{ cell: "wHsyncCntMonitor[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_38/i5" port: "I0" }
 }
net {
	name: "MCsiRxController/rHsyncCnt[5]"
	terminal	{ cell: "MCsiRxController/rHsyncCnt[5]_2~FF" port: "Q" }
	terminal	{ cell: "wHsyncCntMonitor[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_38/i6" port: "I0" }
 }
net {
	name: "MCsiRxController/rHsyncCnt[6]"
	terminal	{ cell: "MCsiRxController/rHsyncCnt[6]_2~FF" port: "Q" }
	terminal	{ cell: "wHsyncCntMonitor[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_38/i7" port: "I0" }
 }
net {
	name: "MCsiRxController/rHsyncCnt[7]"
	terminal	{ cell: "MCsiRxController/rHsyncCnt[7]_2~FF" port: "Q" }
	terminal	{ cell: "wHsyncCntMonitor[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_38/i8" port: "I0" }
 }
net {
	name: "MCsiRxController/rHsyncCnt[8]"
	terminal	{ cell: "MCsiRxController/rHsyncCnt[8]_2~FF" port: "Q" }
	terminal	{ cell: "wHsyncCntMonitor[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_38/i9" port: "I0" }
 }
net {
	name: "MCsiRxController/rHsyncCnt[9]"
	terminal	{ cell: "MCsiRxController/rHsyncCnt[9]_2~FF" port: "Q" }
	terminal	{ cell: "wHsyncCntMonitor[9]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_38/i10" port: "I0" }
 }
net {
	name: "MCsiRxController/rHsyncCnt[10]"
	terminal	{ cell: "MCsiRxController/rHsyncCnt[10]_2~FF" port: "Q" }
	terminal	{ cell: "wHsyncCntMonitor[10]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_38/i11" port: "I0" }
 }
net {
	name: "MCsiRxController/rHsyncCnt[11]"
	terminal	{ cell: "MCsiRxController/rHsyncCnt[11]_2~FF" port: "Q" }
	terminal	{ cell: "wHsyncCntMonitor[11]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_38/i12" port: "I0" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "LUT__14428" port: "in[0]" }
	terminal	{ cell: "LUT__14429" port: "in[0]" }
	terminal	{ cell: "LUT__14436" port: "in[0]" }
	terminal	{ cell: "LUT__14437" port: "in[0]" }
	terminal	{ cell: "LUT__14473" port: "in[1]" }
	terminal	{ cell: "LUT__14475" port: "in[1]" }
	terminal	{ cell: "LUT__14505" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/qRE"
	terminal	{ cell: "LUT__14442" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[9]_2~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/qFullAllmost"
	terminal	{ cell: "LUT__14473" port: "out" }
	terminal	{ cell: "wCdcFifoFull~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/qEmp"
	terminal	{ cell: "LUT__14441" port: "out" }
	terminal	{ cell: "MCsiRxController/wCdcFifoEmp[0]~FF" port: "D" }
	terminal	{ cell: "LUT__14442" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/qRVd"
	terminal	{ cell: "LUT__14480" port: "out" }
	terminal	{ cell: "MCsiRxController/wCdcFifoRvd[0]~FF" port: "D" }
 }
net {
	name: "wMipiRxPixelData[8]"
	terminal	{ cell: "LUT__14483" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[9]"
	terminal	{ cell: "LUT__14486" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[1]" }
 }
net {
	name: "wMipiRxPixelData[10]"
	terminal	{ cell: "LUT__14489" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[2]" }
 }
net {
	name: "wMipiRxPixelData[11]"
	terminal	{ cell: "LUT__14492" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[3]" }
 }
net {
	name: "wMipiRxPixelData[12]"
	terminal	{ cell: "LUT__14495" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[5]" }
 }
net {
	name: "wMipiRxPixelData[13]"
	terminal	{ cell: "LUT__14498" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[6]" }
 }
net {
	name: "wMipiRxPixelData[14]"
	terminal	{ cell: "LUT__14501" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[7]" }
 }
net {
	name: "wMipiRxPixelData[15]"
	terminal	{ cell: "LUT__14504" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[8]" }
 }
net {
	name: "MCsiRxController/qCdcFifoWe"
	terminal	{ cell: "LUT__14297" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "LUT__14428" port: "in[2]" }
	terminal	{ cell: "LUT__14429" port: "in[1]" }
	terminal	{ cell: "LUT__14436" port: "in[1]" }
	terminal	{ cell: "LUT__14437" port: "in[1]" }
	terminal	{ cell: "LUT__14443" port: "in[2]" }
	terminal	{ cell: "LUT__14459" port: "in[1]" }
	terminal	{ cell: "LUT__14475" port: "in[3]" }
	terminal	{ cell: "LUT__14505" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "LUT__14419" port: "in[0]" }
	terminal	{ cell: "LUT__14429" port: "in[2]" }
	terminal	{ cell: "LUT__14438" port: "in[1]" }
	terminal	{ cell: "LUT__14451" port: "in[0]" }
	terminal	{ cell: "LUT__14455" port: "in[2]" }
	terminal	{ cell: "LUT__14456" port: "in[0]" }
	terminal	{ cell: "LUT__14477" port: "in[1]" }
	terminal	{ cell: "LUT__14506" port: "in[0]" }
	terminal	{ cell: "LUT__14507" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "LUT__14418" port: "in[0]" }
	terminal	{ cell: "LUT__14429" port: "in[3]" }
	terminal	{ cell: "LUT__14457" port: "in[0]" }
	terminal	{ cell: "LUT__14477" port: "in[3]" }
	terminal	{ cell: "LUT__14507" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "LUT__14424" port: "in[0]" }
	terminal	{ cell: "LUT__14431" port: "in[0]" }
	terminal	{ cell: "LUT__14433" port: "in[0]" }
	terminal	{ cell: "LUT__14445" port: "in[0]" }
	terminal	{ cell: "LUT__14478" port: "in[1]" }
	terminal	{ cell: "LUT__14508" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "LUT__14425" port: "in[0]" }
	terminal	{ cell: "LUT__14430" port: "in[0]" }
	terminal	{ cell: "LUT__14434" port: "in[1]" }
	terminal	{ cell: "LUT__14464" port: "in[0]" }
	terminal	{ cell: "LUT__14478" port: "in[3]" }
	terminal	{ cell: "LUT__14509" port: "in[0]" }
	terminal	{ cell: "LUT__14510" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "LUT__14423" port: "in[0]" }
	terminal	{ cell: "LUT__14430" port: "in[1]" }
	terminal	{ cell: "LUT__14471" port: "in[0]" }
	terminal	{ cell: "LUT__14476" port: "in[1]" }
	terminal	{ cell: "LUT__14510" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "LUT__14421" port: "in[2]" }
	terminal	{ cell: "LUT__14431" port: "in[1]" }
	terminal	{ cell: "LUT__14435" port: "in[2]" }
	terminal	{ cell: "LUT__14448" port: "in[0]" }
	terminal	{ cell: "LUT__14454" port: "in[0]" }
	terminal	{ cell: "LUT__14466" port: "in[0]" }
	terminal	{ cell: "LUT__14476" port: "in[3]" }
	terminal	{ cell: "LUT__14511" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "LUT__14420" port: "in[0]" }
	terminal	{ cell: "LUT__14432" port: "in[1]" }
	terminal	{ cell: "LUT__14474" port: "in[1]" }
	terminal	{ cell: "LUT__14512" port: "in[0]" }
	terminal	{ cell: "LUT__14513" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[9]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "LUT__14422" port: "in[0]" }
	terminal	{ cell: "LUT__14474" port: "in[3]" }
	terminal	{ cell: "LUT__14513" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n346"
	terminal	{ cell: "LUT__14505" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n351"
	terminal	{ cell: "LUT__14506" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n356"
	terminal	{ cell: "LUT__14507" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n361"
	terminal	{ cell: "LUT__14508" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n366"
	terminal	{ cell: "LUT__14509" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n371"
	terminal	{ cell: "LUT__14510" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n376"
	terminal	{ cell: "LUT__14511" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n381"
	terminal	{ cell: "LUT__14512" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n386"
	terminal	{ cell: "LUT__14513" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n295"
	terminal	{ cell: "LUT__14514" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n300"
	terminal	{ cell: "LUT__14516" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n305"
	terminal	{ cell: "LUT__14517" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n310"
	terminal	{ cell: "LUT__14518" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n315"
	terminal	{ cell: "LUT__14519" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n320"
	terminal	{ cell: "LUT__14520" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n325"
	terminal	{ cell: "LUT__14521" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n330"
	terminal	{ cell: "LUT__14522" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n335"
	terminal	{ cell: "LUT__14523" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[9]~FF" port: "D" }
 }
net {
	name: "wMipiRxPixelData[16]"
	terminal	{ cell: "LUT__14526" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[17]"
	terminal	{ cell: "LUT__14529" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[1]" }
 }
net {
	name: "wMipiRxPixelData[18]"
	terminal	{ cell: "LUT__14532" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[2]" }
 }
net {
	name: "wMipiRxPixelData[19]"
	terminal	{ cell: "LUT__14535" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[3]" }
 }
net {
	name: "wMipiRxPixelData[20]"
	terminal	{ cell: "LUT__14538" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[5]" }
 }
net {
	name: "wMipiRxPixelData[21]"
	terminal	{ cell: "LUT__14541" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[6]" }
 }
net {
	name: "wMipiRxPixelData[22]"
	terminal	{ cell: "LUT__14544" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[7]" }
 }
net {
	name: "wMipiRxPixelData[23]"
	terminal	{ cell: "LUT__14547" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[8]" }
 }
net {
	name: "wMipiRxPixelData[24]"
	terminal	{ cell: "LUT__14550" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[25]"
	terminal	{ cell: "LUT__14553" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[1]" }
 }
net {
	name: "wMipiRxPixelData[26]"
	terminal	{ cell: "LUT__14556" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[2]" }
 }
net {
	name: "wMipiRxPixelData[27]"
	terminal	{ cell: "LUT__14559" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[3]" }
 }
net {
	name: "wMipiRxPixelData[28]"
	terminal	{ cell: "LUT__14562" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[5]" }
 }
net {
	name: "wMipiRxPixelData[29]"
	terminal	{ cell: "LUT__14565" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[6]" }
 }
net {
	name: "wMipiRxPixelData[30]"
	terminal	{ cell: "LUT__14568" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[7]" }
 }
net {
	name: "wMipiRxPixelData[31]"
	terminal	{ cell: "LUT__14571" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[8]" }
 }
net {
	name: "wMipiRxPixelData[32]"
	terminal	{ cell: "LUT__14574" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[33]"
	terminal	{ cell: "LUT__14577" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[1]" }
 }
net {
	name: "wMipiRxPixelData[34]"
	terminal	{ cell: "LUT__14580" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[2]" }
 }
net {
	name: "wMipiRxPixelData[35]"
	terminal	{ cell: "LUT__14583" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[3]" }
 }
net {
	name: "wMipiRxPixelData[36]"
	terminal	{ cell: "LUT__14586" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[5]" }
 }
net {
	name: "wMipiRxPixelData[37]"
	terminal	{ cell: "LUT__14589" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[6]" }
 }
net {
	name: "wMipiRxPixelData[38]"
	terminal	{ cell: "LUT__14592" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[7]" }
 }
net {
	name: "wMipiRxPixelData[39]"
	terminal	{ cell: "LUT__14595" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[8]" }
 }
net {
	name: "wMipiRxPixelData[40]"
	terminal	{ cell: "LUT__14597" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[41]"
	terminal	{ cell: "LUT__14599" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[1]" }
 }
net {
	name: "wMipiRxPixelData[42]"
	terminal	{ cell: "LUT__14601" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[2]" }
 }
net {
	name: "wMipiRxPixelData[43]"
	terminal	{ cell: "LUT__14603" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[3]" }
 }
net {
	name: "wMipiRxPixelData[44]"
	terminal	{ cell: "LUT__14605" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[5]" }
 }
net {
	name: "wMipiRxPixelData[45]"
	terminal	{ cell: "LUT__14607" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[6]" }
 }
net {
	name: "wMipiRxPixelData[46]"
	terminal	{ cell: "LUT__14609" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[7]" }
 }
net {
	name: "wMipiRxPixelData[47]"
	terminal	{ cell: "LUT__14611" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[8]" }
 }
net {
	name: "wMipiRxPixelData[48]"
	terminal	{ cell: "LUT__14613" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[49]"
	terminal	{ cell: "LUT__14615" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[1]" }
 }
net {
	name: "wMipiRxPixelData[50]"
	terminal	{ cell: "LUT__14617" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[2]" }
 }
net {
	name: "wMipiRxPixelData[51]"
	terminal	{ cell: "LUT__14619" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[3]" }
 }
net {
	name: "wMipiRxPixelData[52]"
	terminal	{ cell: "LUT__14621" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[5]" }
 }
net {
	name: "wMipiRxPixelData[53]"
	terminal	{ cell: "LUT__14623" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[6]" }
 }
net {
	name: "wMipiRxPixelData[54]"
	terminal	{ cell: "LUT__14625" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[7]" }
 }
net {
	name: "wMipiRxPixelData[55]"
	terminal	{ cell: "LUT__14627" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[8]" }
 }
net {
	name: "wMipiRxPixelData[56]"
	terminal	{ cell: "LUT__14629" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wMipiRxPixelData[57]"
	terminal	{ cell: "LUT__14630" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[1]" }
 }
net {
	name: "wMipiRxPixelData[58]"
	terminal	{ cell: "LUT__14631" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[2]" }
 }
net {
	name: "wMipiRxPixelData[59]"
	terminal	{ cell: "LUT__14632" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[3]" }
 }
net {
	name: "wMipiRxPixelData[60]"
	terminal	{ cell: "LUT__14633" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[5]" }
 }
net {
	name: "wMipiRxPixelData[61]"
	terminal	{ cell: "LUT__14634" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[6]" }
 }
net {
	name: "wMipiRxPixelData[62]"
	terminal	{ cell: "LUT__14635" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[7]" }
 }
net {
	name: "wMipiRxPixelData[63]"
	terminal	{ cell: "LUT__14636" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[8]" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/equal_15/n3"
	terminal	{ cell: "LUT__14637" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcRe~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n374"
	terminal	{ cell: "LUT__14638" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcRe~FF" port: "SR" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n192"
	terminal	{ cell: "LUT__14639" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][0]~FF" port: "D" }
 }
net {
	name: "ceg_net713"
	terminal	{ cell: "LUT__14640" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wPfcWd[15]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n124"
	terminal	{ cell: "LUT__14641" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWe~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rConvertCnt[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rConvertCnt[0]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/reduce_nor_46/n1"
	terminal	{ cell: "LUT__14642" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rRvd~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n369"
	terminal	{ cell: "LUT__14643" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rConvertCnt[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n191"
	terminal	{ cell: "LUT__14644" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n190"
	terminal	{ cell: "LUT__14645" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n189"
	terminal	{ cell: "LUT__14646" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n188"
	terminal	{ cell: "LUT__14647" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n187"
	terminal	{ cell: "LUT__14648" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n186"
	terminal	{ cell: "LUT__14649" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n185"
	terminal	{ cell: "LUT__14650" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n184"
	terminal	{ cell: "LUT__14651" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n183"
	terminal	{ cell: "LUT__14652" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n182"
	terminal	{ cell: "LUT__14653" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n181"
	terminal	{ cell: "LUT__14654" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n180"
	terminal	{ cell: "LUT__14655" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n179"
	terminal	{ cell: "LUT__14656" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n178"
	terminal	{ cell: "LUT__14657" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n177"
	terminal	{ cell: "LUT__14658" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n176"
	terminal	{ cell: "LUT__14659" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n175"
	terminal	{ cell: "LUT__14660" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n174"
	terminal	{ cell: "LUT__14661" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n173"
	terminal	{ cell: "LUT__14662" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n172"
	terminal	{ cell: "LUT__14663" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n171"
	terminal	{ cell: "LUT__14664" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n170"
	terminal	{ cell: "LUT__14665" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n169"
	terminal	{ cell: "LUT__14666" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n168"
	terminal	{ cell: "LUT__14667" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n167"
	terminal	{ cell: "LUT__14668" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n166"
	terminal	{ cell: "LUT__14669" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n165"
	terminal	{ cell: "LUT__14670" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n164"
	terminal	{ cell: "LUT__14671" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n163"
	terminal	{ cell: "LUT__14672" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n162"
	terminal	{ cell: "LUT__14673" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n161"
	terminal	{ cell: "LUT__14674" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n160"
	terminal	{ cell: "LUT__14675" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n159"
	terminal	{ cell: "LUT__14676" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n158"
	terminal	{ cell: "LUT__14677" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n157"
	terminal	{ cell: "LUT__14678" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n156"
	terminal	{ cell: "LUT__14679" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n155"
	terminal	{ cell: "LUT__14680" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n154"
	terminal	{ cell: "LUT__14681" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n153"
	terminal	{ cell: "LUT__14682" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n152"
	terminal	{ cell: "LUT__14683" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n151"
	terminal	{ cell: "LUT__14684" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n150"
	terminal	{ cell: "LUT__14685" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n149"
	terminal	{ cell: "LUT__14686" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n148"
	terminal	{ cell: "LUT__14687" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n147"
	terminal	{ cell: "LUT__14688" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n146"
	terminal	{ cell: "LUT__14689" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n145"
	terminal	{ cell: "LUT__14690" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n144"
	terminal	{ cell: "LUT__14691" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n143"
	terminal	{ cell: "LUT__14692" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n142"
	terminal	{ cell: "LUT__14693" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n141"
	terminal	{ cell: "LUT__14694" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n140"
	terminal	{ cell: "LUT__14695" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n139"
	terminal	{ cell: "LUT__14696" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n138"
	terminal	{ cell: "LUT__14697" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n137"
	terminal	{ cell: "LUT__14698" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n136"
	terminal	{ cell: "LUT__14699" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n135"
	terminal	{ cell: "LUT__14700" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n134"
	terminal	{ cell: "LUT__14701" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n133"
	terminal	{ cell: "LUT__14702" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n132"
	terminal	{ cell: "LUT__14703" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n131"
	terminal	{ cell: "LUT__14704" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n130"
	terminal	{ cell: "LUT__14705" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n129"
	terminal	{ cell: "LUT__14706" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcWd[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/mPixelFormatConverter/n12"
	terminal	{ cell: "LUT__14707" port: "out" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rSt[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/qRE"
	terminal	{ cell: "LUT__14717" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[8]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/qFullAllmost"
	terminal	{ cell: "LUT__14725" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcFifoFull[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/equal_73/n17"
	terminal	{ cell: "LUT__14716" port: "out" }
	terminal	{ cell: "MCsiRxController/wPfcFifoEmp[0]~FF" port: "D" }
	terminal	{ cell: "LUT__14717" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/qRVD"
	terminal	{ cell: "LUT__14731" port: "out" }
	terminal	{ cell: "wVideoVd~FF" port: "D" }
 }
net {
	name: "n9284"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i14" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i14" port: "CI" }
 }
net {
	name: "n9283"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i15" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i15" port: "CI" }
 }
net {
	name: "n9282"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i16" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i16" port: "CI" }
 }
net {
	name: "n9281"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i17" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i17" port: "CI" }
 }
net {
	name: "n9280"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i18" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i18" port: "CI" }
 }
net {
	name: "n9279"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i19" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i19" port: "CI" }
 }
net {
	name: "n9278"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i8" port: "CI" }
 }
net {
	name: "n9277"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i9" port: "CI" }
 }
net {
	name: "n9276"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i10" port: "CI" }
 }
net {
	name: "n9275"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i11" port: "CI" }
 }
net {
	name: "n9274"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i12" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i12" port: "CI" }
 }
net {
	name: "n9273"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i13" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i13" port: "CI" }
 }
net {
	name: "n9272"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i14" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i14" port: "CI" }
 }
net {
	name: "n9271"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i15" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i15" port: "CI" }
 }
net {
	name: "n9270"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i16" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i16" port: "CI" }
 }
net {
	name: "n9269"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i17" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i17" port: "CI" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/n460"
	terminal	{ cell: "LUT__14732" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/n465"
	terminal	{ cell: "LUT__14733" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/n470"
	terminal	{ cell: "LUT__14734" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/n475"
	terminal	{ cell: "LUT__14736" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/n480"
	terminal	{ cell: "LUT__14737" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/n485"
	terminal	{ cell: "LUT__14738" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/n490"
	terminal	{ cell: "LUT__14739" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mCsiPfcFifo/n495"
	terminal	{ cell: "LUT__14740" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/qVtgRstCntCke"
	terminal	{ cell: "LUT__14741" port: "out" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/rVtgRstSel"
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "D" }
	terminal	{ cell: "LUT__14741" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/equal_19/n21"
	terminal	{ cell: "LUT__14745" port: "out" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "CE" }
 }
net {
	name: "~n4521"
	terminal	{ cell: "LUT__14746" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_byte_cnt_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1953"
	terminal	{ cell: "LUT__14753" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_byte_cnt_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n816"
	terminal	{ cell: "LUT__14754" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n833"
	terminal	{ cell: "LUT__14759" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "D" }
	terminal	{ cell: "LUT__14761" port: "in[0]" }
 }
net {
	name: "~ceg_net1526"
	terminal	{ cell: "LUT__14758" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "CE" }
	terminal	{ cell: "LUT__14768" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n268"
	terminal	{ cell: "LUT__14760" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_reg_cnt_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net2009"
	terminal	{ cell: "LUT__14761" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_reg_cnt_1P[0]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n1107"
	terminal	{ cell: "LUT__14762" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "CE" }
	terminal	{ cell: "LUT__14763" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n1224"
	terminal	{ cell: "LUT__14763" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n277"
	terminal	{ cell: "LUT__14764" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1238"
	terminal	{ cell: "LUT__14765" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "CE" }
	terminal	{ cell: "LUT__14768" port: "in[2]" }
	terminal	{ cell: "LUT__14769" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n242"
	terminal	{ cell: "LUT__14766" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net2341"
	terminal	{ cell: "LUT__14768" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "D" }
	terminal	{ cell: "LUT__14966" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n1243"
	terminal	{ cell: "LUT__14769" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n846"
	terminal	{ cell: "LUT__14775" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n852"
	terminal	{ cell: "LUT__14777" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net2101"
	terminal	{ cell: "LUT__14782" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n847"
	terminal	{ cell: "LUT__14799" port: "out" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "D" }
 }
net {
	name: "ceg_net2349"
	terminal	{ cell: "LUT__14804" port: "out" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n848"
	terminal	{ cell: "LUT__14809" port: "out" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "D" }
 }
net {
	name: "ceg_net1580"
	terminal	{ cell: "LUT__14810" port: "out" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "CE" }
	terminal	{ cell: "LUT__14840" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n870"
	terminal	{ cell: "LUT__14811" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net2414"
	terminal	{ cell: "LUT__14814" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n879"
	terminal	{ cell: "LUT__14822" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net2477"
	terminal	{ cell: "LUT__14825" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n829"
	terminal	{ cell: "LUT__14838" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "D" }
 }
net {
	name: "ceg_net2375"
	terminal	{ cell: "LUT__14841" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n899"
	terminal	{ cell: "LUT__14842" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n898"
	terminal	{ cell: "LUT__14844" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "D" }
 }
net {
	name: "ceg_net1630"
	terminal	{ cell: "LUT__14845" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "D" }
	terminal	{ cell: "LUT__14770" port: "in[0]" }
	terminal	{ cell: "LUT__14804" port: "in[1]" }
	terminal	{ cell: "LUT__14808" port: "in[2]" }
	terminal	{ cell: "LUT__14842" port: "in[2]" }
	terminal	{ cell: "LUT__14855" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n845"
	terminal	{ cell: "LUT__14846" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n844"
	terminal	{ cell: "LUT__14848" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n843"
	terminal	{ cell: "LUT__14849" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n842"
	terminal	{ cell: "LUT__14851" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n841"
	terminal	{ cell: "LUT__14852" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n840"
	terminal	{ cell: "LUT__14854" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n839"
	terminal	{ cell: "LUT__14855" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n851"
	terminal	{ cell: "LUT__14870" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n850"
	terminal	{ cell: "LUT__14871" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "D" }
	terminal	{ cell: "LUT__14774" port: "in[2]" }
	terminal	{ cell: "LUT__14776" port: "in[0]" }
	terminal	{ cell: "LUT__14779" port: "in[1]" }
	terminal	{ cell: "LUT__14781" port: "in[2]" }
	terminal	{ cell: "LUT__14788" port: "in[0]" }
	terminal	{ cell: "LUT__14797" port: "in[2]" }
	terminal	{ cell: "LUT__14798" port: "in[1]" }
	terminal	{ cell: "LUT__14805" port: "in[1]" }
	terminal	{ cell: "LUT__14807" port: "in[2]" }
	terminal	{ cell: "LUT__14811" port: "in[0]" }
	terminal	{ cell: "LUT__14814" port: "in[0]" }
	terminal	{ cell: "LUT__14818" port: "in[1]" }
	terminal	{ cell: "LUT__14822" port: "in[1]" }
	terminal	{ cell: "LUT__14825" port: "in[3]" }
	terminal	{ cell: "LUT__14838" port: "in[2]" }
	terminal	{ cell: "LUT__14844" port: "in[2]" }
	terminal	{ cell: "LUT__14872" port: "in[0]" }
	terminal	{ cell: "LUT__14873" port: "in[0]" }
	terminal	{ cell: "LUT__14874" port: "in[0]" }
	terminal	{ cell: "LUT__14875" port: "in[0]" }
	terminal	{ cell: "LUT__14876" port: "in[0]" }
	terminal	{ cell: "LUT__14877" port: "in[0]" }
	terminal	{ cell: "LUT__14878" port: "in[0]" }
	terminal	{ cell: "LUT__14879" port: "in[2]" }
	terminal	{ cell: "LUT__14890" port: "in[0]" }
	terminal	{ cell: "LUT__14894" port: "in[0]" }
	terminal	{ cell: "LUT__14910" port: "in[0]" }
	terminal	{ cell: "LUT__14925" port: "in[2]" }
	terminal	{ cell: "LUT__14926" port: "in[2]" }
	terminal	{ cell: "LUT__14930" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n869"
	terminal	{ cell: "LUT__14872" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n868"
	terminal	{ cell: "LUT__14873" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n867"
	terminal	{ cell: "LUT__14874" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n866"
	terminal	{ cell: "LUT__14875" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n865"
	terminal	{ cell: "LUT__14876" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n864"
	terminal	{ cell: "LUT__14877" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n863"
	terminal	{ cell: "LUT__14878" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n878"
	terminal	{ cell: "LUT__14886" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n877"
	terminal	{ cell: "LUT__14890" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n876"
	terminal	{ cell: "LUT__14894" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n875"
	terminal	{ cell: "LUT__14898" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n874"
	terminal	{ cell: "LUT__14902" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n873"
	terminal	{ cell: "LUT__14906" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n872"
	terminal	{ cell: "LUT__14910" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n828"
	terminal	{ cell: "LUT__14920" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "D" }
 }
net {
	name: "ceg_net2485"
	terminal	{ cell: "LUT__14921" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n827"
	terminal	{ cell: "LUT__14925" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "D" }
 }
net {
	name: "ceg_net2494"
	terminal	{ cell: "LUT__14928" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n826"
	terminal	{ cell: "LUT__14931" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "D" }
 }
net {
	name: "ceg_net2502"
	terminal	{ cell: "LUT__14932" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "CE" }
 }
net {
	name: "n9268"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i18" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i18" port: "CI" }
 }
net {
	name: "n9267"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i19" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i19" port: "CI" }
 }
net {
	name: "n9266"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i12" port: "CO" }
	terminal	{ cell: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i12" port: "CI" }
 }
net {
	name: "n9265"
	terminal	{ cell: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "CI" }
 }
net {
	name: "n9264"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i1" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i1" port: "CI" }
 }
net {
	name: "n9263"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i1" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_41/add_2/i1" port: "CI" }
 }
net {
	name: "n9262"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "CI" }
 }
net {
	name: "n9261"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i1" port: "CI" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n251"
	terminal	{ cell: "LUT__14934" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n250"
	terminal	{ cell: "LUT__14935" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n249"
	terminal	{ cell: "LUT__14937" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n248"
	terminal	{ cell: "LUT__14939" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n247"
	terminal	{ cell: "LUT__14940" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n246"
	terminal	{ cell: "LUT__14941" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n245"
	terminal	{ cell: "LUT__14943" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n244"
	terminal	{ cell: "LUT__14944" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n700"
	terminal	{ cell: "LUT__14945" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n705"
	terminal	{ cell: "LUT__14946" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n710"
	terminal	{ cell: "LUT__14947" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n715"
	terminal	{ cell: "LUT__14949" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n720"
	terminal	{ cell: "LUT__14950" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n725"
	terminal	{ cell: "LUT__14952" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n730"
	terminal	{ cell: "LUT__14953" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n735"
	terminal	{ cell: "LUT__14956" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n740"
	terminal	{ cell: "LUT__14957" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n745"
	terminal	{ cell: "LUT__14959" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n750"
	terminal	{ cell: "LUT__14960" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n755"
	terminal	{ cell: "LUT__14961" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n760"
	terminal	{ cell: "LUT__14963" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n765"
	terminal	{ cell: "LUT__14965" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n770"
	terminal	{ cell: "LUT__14966" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n780"
	terminal	{ cell: "LUT__14967" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n785"
	terminal	{ cell: "LUT__14968" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n790"
	terminal	{ cell: "LUT__14969" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n795"
	terminal	{ cell: "LUT__14970" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n800"
	terminal	{ cell: "LUT__14971" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n805"
	terminal	{ cell: "LUT__14972" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n810"
	terminal	{ cell: "LUT__14973" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n276"
	terminal	{ cell: "LUT__14974" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n275"
	terminal	{ cell: "LUT__14975" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n274"
	terminal	{ cell: "LUT__14976" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n273"
	terminal	{ cell: "LUT__14977" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n272"
	terminal	{ cell: "LUT__14978" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n271"
	terminal	{ cell: "LUT__14979" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n270"
	terminal	{ cell: "LUT__14980" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n131"
	terminal	{ cell: "LUT__14982" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/equal_12/n23"
	terminal	{ cell: "LUT__14986" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "CE" }
	terminal	{ cell: "LUT__14991" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/rVtgRST[2]"
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[0]~FF" port: "SR" }
	terminal	{ cell: "oTestPort[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "SR" }
	terminal	{ cell: "oTestPort[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[3]~FF" port: "SR" }
	terminal	{ cell: "oTestPort[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_3~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_2_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_1_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "SR" }
	terminal	{ cell: "LUT__14991" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/qVde"
	terminal	{ cell: "LUT__14990" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[0]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n267"
	terminal	{ cell: "LUT__14991" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "SR" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHSync[3]"
	terminal	{ cell: "LUT__14992" port: "out" }
	terminal	{ cell: "oTestPort[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n130"
	terminal	{ cell: "LUT__14993" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n129"
	terminal	{ cell: "LUT__14994" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n126"
	terminal	{ cell: "LUT__14995" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n125"
	terminal	{ cell: "LUT__14996" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n121"
	terminal	{ cell: "LUT__14997" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/qHrange"
	terminal	{ cell: "LUT__15000" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVSync[3]"
	terminal	{ cell: "LUT__15001" port: "out" }
	terminal	{ cell: "oTestPort[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/wVgaGenFDe"
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[3]~FF" port: "D" }
	terminal	{ cell: "LUT__15031" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__15032" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/qFullAllmost"
	terminal	{ cell: "LUT__15073" port: "out" }
	terminal	{ cell: "wVideofull~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n595"
	terminal	{ cell: "LUT__15074" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n600"
	terminal	{ cell: "LUT__15075" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n605"
	terminal	{ cell: "LUT__15076" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n610"
	terminal	{ cell: "LUT__15077" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n615"
	terminal	{ cell: "LUT__15078" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n620"
	terminal	{ cell: "LUT__15079" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n625"
	terminal	{ cell: "LUT__15080" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n630"
	terminal	{ cell: "LUT__15081" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n635"
	terminal	{ cell: "LUT__15082" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n640"
	terminal	{ cell: "LUT__15083" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n645"
	terminal	{ cell: "LUT__15084" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n650"
	terminal	{ cell: "LUT__15085" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n529"
	terminal	{ cell: "LUT__15055" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "D" }
	terminal	{ cell: "LUT__15056" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n534"
	terminal	{ cell: "LUT__15086" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n539"
	terminal	{ cell: "LUT__15088" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n544"
	terminal	{ cell: "LUT__15089" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n549"
	terminal	{ cell: "LUT__15090" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n554"
	terminal	{ cell: "LUT__15092" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n559"
	terminal	{ cell: "LUT__15093" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n564"
	terminal	{ cell: "LUT__15095" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n569"
	terminal	{ cell: "LUT__15096" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n574"
	terminal	{ cell: "LUT__15098" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n579"
	terminal	{ cell: "LUT__15099" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n584"
	terminal	{ cell: "LUT__15100" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]~FF" port: "D" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__15101" port: "out" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[12]~FF" port: "CE" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/equal_12/n25"
	terminal	{ cell: "LUT__15105" port: "out" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[12]~FF" port: "SR" }
 }
net {
	name: "genblk1.genblk1[1].mPulseGenerator/n50"
	terminal	{ cell: "LUT__15106" port: "out" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "genblk1.genblk1[1].mPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__15107" port: "out" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[0]~FF" port: "CE" }
 }
net {
	name: "genblk1.genblk1[1].mPulseGenerator/equal_12/n3"
	terminal	{ cell: "LUT__15108" port: "out" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[1]~FF" port: "CE" }
 }
net {
	name: "genblk1.genblk1[2].mPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__15109" port: "out" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[3]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[4]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[5]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[6]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[7]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[8]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[9]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[10]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[11]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[12]~FF" port: "CE" }
 }
net {
	name: "genblk1.genblk1[2].mPulseGenerator/equal_12/n25"
	terminal	{ cell: "LUT__15113" port: "out" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[3]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[2]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[4]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[5]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[6]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[7]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[8]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[9]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[10]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[11]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[12]~FF" port: "SR" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/n50"
	terminal	{ cell: "LUT__15114" port: "out" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__15115" port: "out" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "CE" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/n50"
	terminal	{ cell: "LUT__15116" port: "out" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__15117" port: "out" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[70]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_reg_r0[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12080" port: "in[3]" }
 }
net {
	name: "edb_top_inst/bscan_TCK_buffered"
	type: GLOBAL_CLOCK
	terminal	{ cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_reg_r0[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/module_state[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/opcode[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/opcode[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/address_counter[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/address_counter[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/address_counter[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_reg_r0[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_reg_r0[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_register_select[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/module_state[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/module_state[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/module_state[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[27]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[28]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[29]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[30]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[31]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clka_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_register_select[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_register_select[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_register_select[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "CLK" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n251"
	terminal	{ cell: "LUT__15123" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_reg_r0[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_reg_r0[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_reg_r0[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n427"
	terminal	{ cell: "LUT__15151" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1274"
	terminal	{ cell: "LUT__15156" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_to_word_counter[15]"
	terminal	{ cell: "LUT__15160" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/word_ct_en"
	terminal	{ cell: "LUT__15162" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_to_word_counter[12]"
	terminal	{ cell: "LUT__15163" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_to_word_counter[13]"
	terminal	{ cell: "LUT__15164" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/addr_ct_en"
	terminal	{ cell: "LUT__15176" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/address_counter[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/address_counter[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/address_counter[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_to_word_counter[14]"
	terminal	{ cell: "LUT__15178" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_to_word_counter[11]"
	terminal	{ cell: "LUT__15183" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_to_word_counter[0]"
	terminal	{ cell: "LUT__15184" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_to_word_counter[10]"
	terminal	{ cell: "LUT__15186" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n560"
	terminal	{ cell: "LUT__15194" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1262"
	terminal	{ cell: "LUT__15197" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[15]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_to_word_counter[9]"
	terminal	{ cell: "LUT__15198" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/module_next_state[0]"
	terminal	{ cell: "LUT__15203" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/module_state[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_mux_out[0]"
	terminal	{ cell: "LUT__15208" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n1249"
	terminal	{ cell: "LUT__15209" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[15]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_to_word_counter[8]"
	terminal	{ cell: "LUT__15212" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[8]~FF" port: "D" }
 }
net {
	name: "n6346"
	terminal	{ cell: "LUT__14985" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I0" }
	terminal	{ cell: "LUT__14986" port: "in[3]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n422"
	terminal	{ cell: "LUT__15213" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n423"
	terminal	{ cell: "LUT__15214" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n424"
	terminal	{ cell: "LUT__15215" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n425"
	terminal	{ cell: "LUT__15216" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n426"
	terminal	{ cell: "LUT__15217" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[79]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/opcode[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12073" port: "in[1]" }
	terminal	{ cell: "LUT__15123" port: "in[0]" }
	terminal	{ cell: "LUT__15139" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/op_reg_en"
	terminal	{ cell: "LUT__15166" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/opcode[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/opcode[1]~FF" port: "CE" }
	terminal	{ cell: "LUT__15176" port: "in[0]" }
	terminal	{ cell: "LUT__15310" port: "in[1]" }
	terminal	{ cell: "LUT__15313" port: "in[1]" }
	terminal	{ cell: "LUT__15314" port: "in[1]" }
	terminal	{ cell: "LUT__15315" port: "in[1]" }
	terminal	{ cell: "LUT__15316" port: "in[1]" }
	terminal	{ cell: "LUT__15319" port: "in[0]" }
	terminal	{ cell: "LUT__15320" port: "in[1]" }
	terminal	{ cell: "LUT__15321" port: "in[1]" }
	terminal	{ cell: "LUT__15322" port: "in[0]" }
	terminal	{ cell: "LUT__15323" port: "in[0]" }
	terminal	{ cell: "LUT__15324" port: "in[1]" }
	terminal	{ cell: "LUT__15325" port: "in[1]" }
	terminal	{ cell: "LUT__15326" port: "in[1]" }
	terminal	{ cell: "LUT__15327" port: "in[1]" }
	terminal	{ cell: "LUT__15328" port: "in[1]" }
	terminal	{ cell: "LUT__15329" port: "in[0]" }
	terminal	{ cell: "LUT__15330" port: "in[1]" }
	terminal	{ cell: "LUT__15331" port: "in[1]" }
	terminal	{ cell: "LUT__15332" port: "in[1]" }
	terminal	{ cell: "LUT__15333" port: "in[0]" }
	terminal	{ cell: "LUT__15334" port: "in[0]" }
	terminal	{ cell: "LUT__15335" port: "in[0]" }
	terminal	{ cell: "LUT__15336" port: "in[1]" }
	terminal	{ cell: "LUT__15337" port: "in[0]" }
	terminal	{ cell: "LUT__15338" port: "in[0]" }
	terminal	{ cell: "LUT__15339" port: "in[1]" }
	terminal	{ cell: "LUT__15340" port: "in[0]" }
	terminal	{ cell: "LUT__15341" port: "in[0]" }
	terminal	{ cell: "LUT__15342" port: "in[1]" }
	terminal	{ cell: "LUT__15343" port: "in[0]" }
	terminal	{ cell: "LUT__15344" port: "in[0]" }
	terminal	{ cell: "LUT__15345" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[78]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/opcode[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12074" port: "in[3]" }
	terminal	{ cell: "LUT__15121" port: "in[0]" }
	terminal	{ cell: "LUT__15134" port: "in[2]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_to_addr_counter[3]"
	terminal	{ cell: "LUT__15246" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/address_counter[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_to_addr_counter[2]"
	terminal	{ cell: "LUT__15247" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/address_counter[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_to_addr_counter[1]"
	terminal	{ cell: "LUT__15248" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/address_counter[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[72]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_reg_r0[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12078" port: "in[3]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[71]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_reg_r0[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12078" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_to_word_counter[7]"
	terminal	{ cell: "LUT__15249" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_to_word_counter[6]"
	terminal	{ cell: "LUT__15250" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_to_word_counter[5]"
	terminal	{ cell: "LUT__15251" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_to_word_counter[4]"
	terminal	{ cell: "LUT__15252" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_to_word_counter[3]"
	terminal	{ cell: "LUT__15255" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_to_word_counter[2]"
	terminal	{ cell: "LUT__15256" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/data_to_word_counter[1]"
	terminal	{ cell: "LUT__15257" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[73]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_register_select[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12077" port: "in[3]" }
	terminal	{ cell: "LUT__15122" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/regsel_ld_en"
	terminal	{ cell: "LUT__15121" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_register_select[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_register_select[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_register_select[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_register_select[3]~FF" port: "CE" }
	terminal	{ cell: "LUT__15123" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n559"
	terminal	{ cell: "LUT__15261" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n558"
	terminal	{ cell: "LUT__15265" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n557"
	terminal	{ cell: "LUT__15268" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n556"
	terminal	{ cell: "LUT__15271" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n555"
	terminal	{ cell: "LUT__15273" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n554"
	terminal	{ cell: "LUT__15275" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n553"
	terminal	{ cell: "LUT__15278" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n552"
	terminal	{ cell: "LUT__15281" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n551"
	terminal	{ cell: "LUT__15284" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n550"
	terminal	{ cell: "LUT__15287" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n549"
	terminal	{ cell: "LUT__15290" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n548"
	terminal	{ cell: "LUT__15292" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n547"
	terminal	{ cell: "LUT__15295" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n546"
	terminal	{ cell: "LUT__15298" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n545"
	terminal	{ cell: "LUT__15300" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/module_next_state[1]"
	terminal	{ cell: "LUT__15304" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/module_state[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/module_next_state[2]"
	terminal	{ cell: "LUT__15307" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/module_state[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/module_next_state[3]"
	terminal	{ cell: "LUT__15309" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/module_state[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n150"
	terminal	{ cell: "LUT__15310" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1325"
	terminal	{ cell: "LUT__15312" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[31]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n149"
	terminal	{ cell: "LUT__15313" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n148"
	terminal	{ cell: "LUT__15314" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n147"
	terminal	{ cell: "LUT__15315" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n146"
	terminal	{ cell: "LUT__15316" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n145"
	terminal	{ cell: "LUT__15319" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n144"
	terminal	{ cell: "LUT__15320" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n143"
	terminal	{ cell: "LUT__15321" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n142"
	terminal	{ cell: "LUT__15322" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n141"
	terminal	{ cell: "LUT__15323" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n140"
	terminal	{ cell: "LUT__15324" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n139"
	terminal	{ cell: "LUT__15325" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n138"
	terminal	{ cell: "LUT__15326" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n137"
	terminal	{ cell: "LUT__15327" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n136"
	terminal	{ cell: "LUT__15328" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n135"
	terminal	{ cell: "LUT__15329" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n134"
	terminal	{ cell: "LUT__15330" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[16]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n133"
	terminal	{ cell: "LUT__15331" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[17]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n132"
	terminal	{ cell: "LUT__15332" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[18]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n131"
	terminal	{ cell: "LUT__15333" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[19]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n130"
	terminal	{ cell: "LUT__15334" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[20]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n129"
	terminal	{ cell: "LUT__15335" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[21]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n128"
	terminal	{ cell: "LUT__15336" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[22]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n127"
	terminal	{ cell: "LUT__15337" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[23]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n126"
	terminal	{ cell: "LUT__15338" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[24]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n125"
	terminal	{ cell: "LUT__15339" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[25]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n124"
	terminal	{ cell: "LUT__15340" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[26]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n123"
	terminal	{ cell: "LUT__15341" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[27]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n122"
	terminal	{ cell: "LUT__15342" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[28]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n121"
	terminal	{ cell: "LUT__15343" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[29]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n120"
	terminal	{ cell: "LUT__15344" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[30]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/axi_crc_i/n119"
	terminal	{ cell: "LUT__15345" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[31]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_mux_out[1]"
	terminal	{ cell: "LUT__15349" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_mux_out[2]"
	terminal	{ cell: "LUT__15352" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_mux_out[3]"
	terminal	{ cell: "LUT__15355" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_mux_out[4]"
	terminal	{ cell: "LUT__15358" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_mux_out[5]"
	terminal	{ cell: "LUT__15361" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_mux_out[6]"
	terminal	{ cell: "LUT__15364" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_mux_out[7]"
	terminal	{ cell: "LUT__15367" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_mux_out[8]"
	terminal	{ cell: "LUT__15370" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_mux_out[9]"
	terminal	{ cell: "LUT__15373" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_mux_out[10]"
	terminal	{ cell: "LUT__15376" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_mux_out[11]"
	terminal	{ cell: "LUT__15379" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_mux_out[12]"
	terminal	{ cell: "LUT__15382" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_mux_out[13]"
	terminal	{ cell: "LUT__15385" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_mux_out[14]"
	terminal	{ cell: "LUT__15389" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/probe_in_mux_out[15]"
	terminal	{ cell: "LUT__15392" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_from_biu[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[69]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12080" port: "in[1]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/n1306"
	terminal	{ cell: "LUT__15393" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_out_sync[5]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "n6610"
	terminal	{ cell: "LUT__14324" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i11" port: "I1" }
	terminal	{ cell: "LUT__14325" port: "in[1]" }
	terminal	{ cell: "LUT__14327" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "n6616"
	terminal	{ cell: "LUT__14322" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i10" port: "I1" }
	terminal	{ cell: "LUT__14323" port: "in[1]" }
	terminal	{ cell: "LUT__14325" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "n6622"
	terminal	{ cell: "LUT__14320" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i9" port: "I1" }
	terminal	{ cell: "LUT__14321" port: "in[1]" }
	terminal	{ cell: "LUT__14323" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "n6628"
	terminal	{ cell: "LUT__14318" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i8" port: "I1" }
	terminal	{ cell: "LUT__14319" port: "in[1]" }
	terminal	{ cell: "LUT__14321" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "n6634"
	terminal	{ cell: "LUT__14316" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i7" port: "I1" }
	terminal	{ cell: "LUT__14317" port: "in[1]" }
	terminal	{ cell: "LUT__14319" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "n6640"
	terminal	{ cell: "LUT__14314" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i6" port: "I1" }
	terminal	{ cell: "LUT__14315" port: "in[1]" }
	terminal	{ cell: "LUT__14317" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "n6646"
	terminal	{ cell: "LUT__14312" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i5" port: "I1" }
	terminal	{ cell: "LUT__14313" port: "in[1]" }
	terminal	{ cell: "LUT__14315" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "n6652"
	terminal	{ cell: "LUT__14310" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i4" port: "I1" }
	terminal	{ cell: "LUT__14311" port: "in[1]" }
	terminal	{ cell: "LUT__14313" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "n6658"
	terminal	{ cell: "LUT__14308" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i3" port: "I1" }
	terminal	{ cell: "LUT__14309" port: "in[1]" }
	terminal	{ cell: "LUT__14311" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "n6664"
	terminal	{ cell: "LUT__14266" port: "out" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_44/add_2/i2" port: "I1" }
	terminal	{ cell: "LUT__14268" port: "in[0]" }
	terminal	{ cell: "LUT__14309" port: "in[0]" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "wMipiRxPCLK[0]"
	terminal	{ cell: "LUT__15396" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "wMipiRxPCLK[1]"
	terminal	{ cell: "LUT__15397" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "wMipiRxPCLK[2]"
	terminal	{ cell: "LUT__15398" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clka_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clkb~FF" port: "D" }
 }
net {
	name: "wMipiRxPCLK[3]"
	terminal	{ cell: "LUT__15399" port: "out" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clka_2~FF" port: "D" }
 }
net {
	name: "n6768"
	terminal	{ cell: "LUT__15400" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i19" port: "I0" }
	terminal	{ cell: "LUT__15407" port: "in[1]" }
	terminal	{ cell: "LUT__15419" port: "in[1]" }
 }
net {
	name: "n6770"
	terminal	{ cell: "LUT__13254" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i18" port: "I0" }
	terminal	{ cell: "LUT__13256" port: "in[1]" }
	terminal	{ cell: "LUT__15400" port: "in[1]" }
	terminal	{ cell: "LUT__15408" port: "in[1]" }
	terminal	{ cell: "LUT__15420" port: "in[1]" }
	terminal	{ cell: "LUT__15435" port: "in[1]" }
 }
net {
	name: "n6772"
	terminal	{ cell: "LUT__15401" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i17" port: "I0" }
	terminal	{ cell: "LUT__15409" port: "in[1]" }
	terminal	{ cell: "LUT__15421" port: "in[1]" }
 }
net {
	name: "n6774"
	terminal	{ cell: "LUT__13253" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i16" port: "I0" }
	terminal	{ cell: "LUT__13254" port: "in[0]" }
	terminal	{ cell: "LUT__15401" port: "in[1]" }
	terminal	{ cell: "LUT__15410" port: "in[0]" }
 }
net {
	name: "n6776"
	terminal	{ cell: "LUT__12793" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i15" port: "I0" }
	terminal	{ cell: "LUT__12798" port: "in[0]" }
	terminal	{ cell: "LUT__15411" port: "in[0]" }
	terminal	{ cell: "LUT__15424" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[74]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_register_select[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12075" port: "in[1]" }
	terminal	{ cell: "LUT__15122" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[75]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_register_select[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12072" port: "in[1]" }
	terminal	{ cell: "LUT__15122" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[76]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_register_select[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12072" port: "in[3]" }
	terminal	{ cell: "LUT__15122" port: "in[3]" }
 }
net {
	name: "n6786"
	terminal	{ cell: "LUT__15402" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i14" port: "I0" }
	terminal	{ cell: "LUT__15412" port: "in[1]" }
	terminal	{ cell: "LUT__15425" port: "in[1]" }
	terminal	{ cell: "LUT__15438" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[77]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12074" port: "in[1]" }
	terminal	{ cell: "LUT__15121" port: "in[1]" }
	terminal	{ cell: "LUT__15134" port: "in[0]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/n266"
	terminal	{ cell: "LUT__15404" port: "out" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "CE" }
 }
net {
	name: "n6790"
	terminal	{ cell: "LUT__12792" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i13" port: "I0" }
	terminal	{ cell: "LUT__12793" port: "in[2]" }
	terminal	{ cell: "LUT__15402" port: "in[1]" }
	terminal	{ cell: "LUT__15413" port: "in[0]" }
	terminal	{ cell: "LUT__15426" port: "in[0]" }
	terminal	{ cell: "LUT__15439" port: "in[0]" }
 }
net {
	name: "n6792"
	terminal	{ cell: "LUT__12791" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i12" port: "I0" }
	terminal	{ cell: "LUT__12792" port: "in[1]" }
	terminal	{ cell: "LUT__13253" port: "in[0]" }
	terminal	{ cell: "LUT__15414" port: "in[0]" }
	terminal	{ cell: "LUT__15422" port: "in[0]" }
	terminal	{ cell: "LUT__15432" port: "in[0]" }
 }
net {
	name: "n6794"
	terminal	{ cell: "LUT__12790" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i11" port: "I0" }
	terminal	{ cell: "LUT__12791" port: "in[1]" }
	terminal	{ cell: "LUT__12813" port: "in[1]" }
	terminal	{ cell: "LUT__15415" port: "in[0]" }
	terminal	{ cell: "LUT__15427" port: "in[0]" }
	terminal	{ cell: "LUT__15440" port: "in[0]" }
 }
net {
	name: "n6796"
	terminal	{ cell: "LUT__15406" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i10" port: "I0" }
	terminal	{ cell: "LUT__15416" port: "in[0]" }
	terminal	{ cell: "LUT__15428" port: "in[0]" }
	terminal	{ cell: "LUT__15441" port: "in[0]" }
 }
net {
	name: "n6798"
	terminal	{ cell: "LUT__15405" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_133/add_2/i9" port: "I0" }
	terminal	{ cell: "LUT__15406" port: "in[1]" }
	terminal	{ cell: "LUT__15417" port: "in[0]" }
	terminal	{ cell: "LUT__15429" port: "in[0]" }
	terminal	{ cell: "LUT__15442" port: "in[0]" }
 }
net {
	name: "n6801"
	terminal	{ cell: "LUT__15407" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i19" port: "I0" }
 }
net {
	name: "n6802"
	terminal	{ cell: "LUT__15408" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i18" port: "I0" }
 }
net {
	name: "n6803"
	terminal	{ cell: "LUT__15409" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i17" port: "I0" }
 }
net {
	name: "n6804"
	terminal	{ cell: "LUT__15410" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i16" port: "I0" }
 }
net {
	name: "n6805"
	terminal	{ cell: "LUT__15411" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i15" port: "I0" }
 }
net {
	name: "n6806"
	terminal	{ cell: "LUT__15412" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i14" port: "I0" }
 }
net {
	name: "n6807"
	terminal	{ cell: "LUT__15413" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i13" port: "I0" }
 }
net {
	name: "n6808"
	terminal	{ cell: "LUT__15414" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i12" port: "I0" }
 }
net {
	name: "n6809"
	terminal	{ cell: "LUT__15415" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i11" port: "I0" }
 }
net {
	name: "n6810"
	terminal	{ cell: "LUT__15416" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i10" port: "I0" }
 }
net {
	name: "n6811"
	terminal	{ cell: "LUT__15417" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i9" port: "I0" }
 }
net {
	name: "n6812"
	terminal	{ cell: "LUT__15418" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i8" port: "I0" }
 }
net {
	name: "n6818"
	terminal	{ cell: "LUT__15419" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i19" port: "I0" }
 }
net {
	name: "n6819"
	terminal	{ cell: "LUT__15420" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i18" port: "I0" }
 }
net {
	name: "n6820"
	terminal	{ cell: "LUT__15421" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i17" port: "I0" }
 }
net {
	name: "n6821"
	terminal	{ cell: "LUT__15423" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i16" port: "I0" }
 }
net {
	name: "n6822"
	terminal	{ cell: "LUT__15424" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i15" port: "I0" }
 }
net {
	name: "n6823"
	terminal	{ cell: "LUT__15425" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i14" port: "I0" }
 }
net {
	name: "n6824"
	terminal	{ cell: "LUT__15426" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i13" port: "I0" }
 }
net {
	name: "edb_top_inst/edb_user_dr[80]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12073" port: "in[3]" }
	terminal	{ cell: "LUT__15121" port: "in[2]" }
	terminal	{ cell: "LUT__15134" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_2"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_2_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_3~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_1"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_1_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_2_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_1_2~FF" port: "D" }
 }
net {
	name: "n6829"
	terminal	{ cell: "LUT__15422" port: "out" }
	terminal	{ cell: "LUT__15423" port: "in[0]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i12" port: "I0" }
 }
net {
	name: "n6830"
	terminal	{ cell: "LUT__15427" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i11" port: "I0" }
 }
net {
	name: "n6831"
	terminal	{ cell: "LUT__15428" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i10" port: "I0" }
 }
net {
	name: "n6832"
	terminal	{ cell: "LUT__15429" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/edb_user_dr[46]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]~FF" port: "D" }
	terminal	{ cell: "LUT__15257" port: "in[0]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/n95"
	terminal	{ cell: "LUT__15430" port: "out" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[47]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "D" }
	terminal	{ cell: "LUT__15256" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[48]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "D" }
	terminal	{ cell: "LUT__15255" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[49]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "D" }
	terminal	{ cell: "LUT__15252" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[50]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12068" port: "in[1]" }
	terminal	{ cell: "LUT__15251" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[51]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12068" port: "in[3]" }
	terminal	{ cell: "LUT__15250" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[52]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12069" port: "in[1]" }
	terminal	{ cell: "LUT__15249" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[53]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12069" port: "in[3]" }
	terminal	{ cell: "LUT__15212" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[54]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12070" port: "in[1]" }
	terminal	{ cell: "LUT__15198" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[55]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12070" port: "in[3]" }
	terminal	{ cell: "LUT__15186" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[56]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12067" port: "in[1]" }
	terminal	{ cell: "LUT__15183" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[57]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12063" port: "in[1]" }
	terminal	{ cell: "LUT__15163" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[58]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12065" port: "in[1]" }
	terminal	{ cell: "LUT__15164" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[59]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12065" port: "in[3]" }
	terminal	{ cell: "LUT__15178" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[60]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12064" port: "in[1]" }
	terminal	{ cell: "LUT__15160" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[61]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12064" port: "in[3]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[62]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12062" port: "in[1]" }
	terminal	{ cell: "LUT__15248" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[63]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12062" port: "in[3]" }
	terminal	{ cell: "LUT__15247" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[64]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12063" port: "in[3]" }
	terminal	{ cell: "LUT__15246" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[65]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12067" port: "in[3]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[66]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12077" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[67]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12079" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[68]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12079" port: "in[3]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[81]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12075" port: "in[3]" }
	terminal	{ cell: "LUT__15120" port: "in[0]" }
	terminal	{ cell: "LUT__15135" port: "in[0]" }
	terminal	{ cell: "LUT__15152" port: "in[0]" }
	terminal	{ cell: "LUT__15404" port: "in[2]" }
 }
net {
	name: "n6860"
	terminal	{ cell: "LUT__15431" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i8" port: "I0" }
 }
net {
	name: "n6862"
	terminal	{ cell: "LUT__15434" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i19" port: "I0" }
 }
net {
	name: "n6863"
	terminal	{ cell: "LUT__15435" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i18" port: "I0" }
 }
net {
	name: "n6864"
	terminal	{ cell: "LUT__15437" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i17" port: "I0" }
 }
net {
	name: "n6865"
	terminal	{ cell: "LUT__15436" port: "out" }
	terminal	{ cell: "LUT__15437" port: "in[1]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i16" port: "I0" }
 }
net {
	name: "n6866"
	terminal	{ cell: "LUT__15433" port: "out" }
	terminal	{ cell: "LUT__15434" port: "in[0]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i15" port: "I0" }
 }
net {
	name: "n6867"
	terminal	{ cell: "LUT__15438" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i14" port: "I0" }
 }
net {
	name: "n6868"
	terminal	{ cell: "LUT__15439" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i13" port: "I0" }
 }
net {
	name: "n6869"
	terminal	{ cell: "LUT__15432" port: "out" }
	terminal	{ cell: "LUT__15433" port: "in[3]" }
	terminal	{ cell: "LUT__15436" port: "in[0]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i12" port: "I0" }
 }
net {
	name: "n6870"
	terminal	{ cell: "LUT__15440" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i11" port: "I0" }
 }
net {
	name: "n6871"
	terminal	{ cell: "LUT__15441" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i10" port: "I0" }
 }
net {
	name: "n6872"
	terminal	{ cell: "LUT__15442" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i9" port: "I0" }
 }
net {
	name: "n6873"
	terminal	{ cell: "LUT__15443" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i8" port: "I0" }
 }
net {
	name: "n6875"
	terminal	{ cell: "LUT__12796" port: "out" }
	terminal	{ cell: "LUT__12797" port: "in[2]" }
	terminal	{ cell: "LUT__12826" port: "in[1]" }
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i6" port: "I0" }
 }
net {
	name: "n9320"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "CO" }
	terminal	{ cell: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "CI" }
 }
net {
	name: "n9319"
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "CO" }
	terminal	{ cell: "AUX_ADD_CO__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/sub_37/add_2/i5" port: "CI" }
 }
net {
	name: "n9318"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i5" port: "CI" }
 }
net {
	name: "n9317"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i6" port: "CI" }
 }
net {
	name: "n9316"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i8" port: "CI" }
 }
net {
	name: "n9315"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i9" port: "CI" }
 }
net {
	name: "n9314"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i10" port: "CI" }
 }
net {
	name: "n9313"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i11" port: "CI" }
 }
net {
	name: "n9312"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i12" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i12" port: "CI" }
 }
net {
	name: "n9311"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i13" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i13" port: "CI" }
 }
net {
	name: "n9310"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i14" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i14" port: "CI" }
 }
net {
	name: "n9309"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i15" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i15" port: "CI" }
 }
net {
	name: "n9308"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i16" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i16" port: "CI" }
 }
net {
	name: "n9307"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i17" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i17" port: "CI" }
 }
net {
	name: "n9306"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i18" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i18" port: "CI" }
 }
net {
	name: "n9305"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i19" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_124/add_2/i19" port: "CI" }
 }
net {
	name: "n9304"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i6" port: "CI" }
 }
net {
	name: "n9303"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i8" port: "CI" }
 }
net {
	name: "n9302"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i9" port: "CI" }
 }
net {
	name: "n9301"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i10" port: "CI" }
 }
net {
	name: "n9300"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i11" port: "CI" }
 }
net {
	name: "n9299"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i12" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i12" port: "CI" }
 }
net {
	name: "n9298"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i13" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i13" port: "CI" }
 }
net {
	name: "n9297"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i14" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i14" port: "CI" }
 }
net {
	name: "n9296"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i15" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i15" port: "CI" }
 }
net {
	name: "n9295"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i16" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i16" port: "CI" }
 }
net {
	name: "n9294"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i17" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i17" port: "CI" }
 }
net {
	name: "n9293"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i18" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i18" port: "CI" }
 }
net {
	name: "n9292"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i19" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_127/add_2/i19" port: "CI" }
 }
net {
	name: "n9291"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i5" port: "CI" }
 }
net {
	name: "n9290"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i8" port: "CI" }
 }
net {
	name: "n9289"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i9" port: "CI" }
 }
net {
	name: "n9288"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i10" port: "CI" }
 }
net {
	name: "n9287"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i11" port: "CI" }
 }
net {
	name: "n9286"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i12" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i12" port: "CI" }
 }
net {
	name: "n9285"
	terminal	{ cell: "AUX_ADD_CI__MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i13" port: "CO" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/sub_130/add_2/i13" port: "CI" }
 }
net {
	name: "n6951"
	terminal	{ cell: "LUT__12052" port: "out" }
	terminal	{ cell: "LUT__12054" port: "in[0]" }
	terminal	{ cell: "LUT__13251" port: "in[0]" }
	terminal	{ cell: "LUT__14243" port: "in[2]" }
	terminal	{ cell: "LUT__14274" port: "in[2]" }
	terminal	{ cell: "LUT__14345" port: "in[2]" }
	terminal	{ cell: "LUT__14348" port: "in[1]" }
	terminal	{ cell: "LUT__14352" port: "in[0]" }
	terminal	{ cell: "LUT__14356" port: "in[1]" }
	terminal	{ cell: "LUT__14597" port: "in[2]" }
	terminal	{ cell: "LUT__14599" port: "in[2]" }
	terminal	{ cell: "LUT__14601" port: "in[2]" }
	terminal	{ cell: "LUT__14603" port: "in[2]" }
	terminal	{ cell: "LUT__14605" port: "in[2]" }
	terminal	{ cell: "LUT__14607" port: "in[2]" }
	terminal	{ cell: "LUT__14609" port: "in[2]" }
	terminal	{ cell: "LUT__14611" port: "in[2]" }
	terminal	{ cell: "LUT__14613" port: "in[1]" }
	terminal	{ cell: "LUT__14615" port: "in[1]" }
	terminal	{ cell: "LUT__14617" port: "in[1]" }
	terminal	{ cell: "LUT__14619" port: "in[1]" }
	terminal	{ cell: "LUT__14621" port: "in[1]" }
	terminal	{ cell: "LUT__14623" port: "in[1]" }
	terminal	{ cell: "LUT__14625" port: "in[1]" }
	terminal	{ cell: "LUT__14627" port: "in[1]" }
 }
net {
	name: "n6952"
	terminal	{ cell: "LUT__12053" port: "out" }
	terminal	{ cell: "LUT__12054" port: "in[1]" }
	terminal	{ cell: "LUT__12814" port: "in[1]" }
	terminal	{ cell: "LUT__13506" port: "in[0]" }
	terminal	{ cell: "LUT__14243" port: "in[0]" }
	terminal	{ cell: "LUT__14274" port: "in[1]" }
	terminal	{ cell: "LUT__14348" port: "in[0]" }
	terminal	{ cell: "LUT__14352" port: "in[1]" }
	terminal	{ cell: "LUT__14355" port: "in[0]" }
	terminal	{ cell: "LUT__14596" port: "in[3]" }
	terminal	{ cell: "LUT__14598" port: "in[3]" }
	terminal	{ cell: "LUT__14600" port: "in[3]" }
	terminal	{ cell: "LUT__14602" port: "in[3]" }
	terminal	{ cell: "LUT__14604" port: "in[3]" }
	terminal	{ cell: "LUT__14606" port: "in[3]" }
	terminal	{ cell: "LUT__14608" port: "in[3]" }
	terminal	{ cell: "LUT__14610" port: "in[3]" }
	terminal	{ cell: "LUT__14612" port: "in[3]" }
	terminal	{ cell: "LUT__14614" port: "in[3]" }
	terminal	{ cell: "LUT__14616" port: "in[3]" }
	terminal	{ cell: "LUT__14618" port: "in[3]" }
	terminal	{ cell: "LUT__14620" port: "in[3]" }
	terminal	{ cell: "LUT__14622" port: "in[3]" }
	terminal	{ cell: "LUT__14624" port: "in[3]" }
	terminal	{ cell: "LUT__14626" port: "in[3]" }
 }
net {
	name: "n6953"
	terminal	{ cell: "LUT__12054" port: "out" }
	terminal	{ cell: "LUT__12060" port: "in[2]" }
	terminal	{ cell: "LUT__14272" port: "in[3]" }
	terminal	{ cell: "LUT__14273" port: "in[2]" }
	terminal	{ cell: "LUT__14276" port: "in[3]" }
	terminal	{ cell: "LUT__14277" port: "in[2]" }
	terminal	{ cell: "LUT__14279" port: "in[3]" }
	terminal	{ cell: "LUT__14280" port: "in[2]" }
	terminal	{ cell: "LUT__14282" port: "in[3]" }
	terminal	{ cell: "LUT__14283" port: "in[2]" }
	terminal	{ cell: "LUT__14285" port: "in[3]" }
	terminal	{ cell: "LUT__14286" port: "in[2]" }
	terminal	{ cell: "LUT__14288" port: "in[3]" }
	terminal	{ cell: "LUT__14289" port: "in[2]" }
	terminal	{ cell: "LUT__14291" port: "in[3]" }
	terminal	{ cell: "LUT__14292" port: "in[2]" }
	terminal	{ cell: "LUT__14294" port: "in[3]" }
	terminal	{ cell: "LUT__14295" port: "in[2]" }
	terminal	{ cell: "LUT__14481" port: "in[3]" }
	terminal	{ cell: "LUT__14482" port: "in[2]" }
	terminal	{ cell: "LUT__14484" port: "in[3]" }
	terminal	{ cell: "LUT__14485" port: "in[2]" }
	terminal	{ cell: "LUT__14487" port: "in[3]" }
	terminal	{ cell: "LUT__14488" port: "in[2]" }
	terminal	{ cell: "LUT__14490" port: "in[3]" }
	terminal	{ cell: "LUT__14491" port: "in[2]" }
	terminal	{ cell: "LUT__14493" port: "in[3]" }
	terminal	{ cell: "LUT__14494" port: "in[2]" }
	terminal	{ cell: "LUT__14496" port: "in[3]" }
	terminal	{ cell: "LUT__14497" port: "in[2]" }
	terminal	{ cell: "LUT__14499" port: "in[3]" }
	terminal	{ cell: "LUT__14500" port: "in[2]" }
	terminal	{ cell: "LUT__14502" port: "in[3]" }
	terminal	{ cell: "LUT__14503" port: "in[2]" }
	terminal	{ cell: "LUT__14524" port: "in[3]" }
	terminal	{ cell: "LUT__14525" port: "in[2]" }
	terminal	{ cell: "LUT__14527" port: "in[3]" }
	terminal	{ cell: "LUT__14528" port: "in[2]" }
	terminal	{ cell: "LUT__14530" port: "in[3]" }
	terminal	{ cell: "LUT__14531" port: "in[2]" }
	terminal	{ cell: "LUT__14533" port: "in[3]" }
	terminal	{ cell: "LUT__14534" port: "in[2]" }
	terminal	{ cell: "LUT__14536" port: "in[3]" }
	terminal	{ cell: "LUT__14537" port: "in[2]" }
	terminal	{ cell: "LUT__14539" port: "in[3]" }
	terminal	{ cell: "LUT__14540" port: "in[2]" }
	terminal	{ cell: "LUT__14542" port: "in[3]" }
	terminal	{ cell: "LUT__14543" port: "in[2]" }
	terminal	{ cell: "LUT__14545" port: "in[3]" }
	terminal	{ cell: "LUT__14546" port: "in[2]" }
	terminal	{ cell: "LUT__14548" port: "in[3]" }
	terminal	{ cell: "LUT__14549" port: "in[2]" }
	terminal	{ cell: "LUT__14551" port: "in[3]" }
	terminal	{ cell: "LUT__14552" port: "in[2]" }
	terminal	{ cell: "LUT__14554" port: "in[3]" }
	terminal	{ cell: "LUT__14555" port: "in[2]" }
	terminal	{ cell: "LUT__14557" port: "in[3]" }
	terminal	{ cell: "LUT__14558" port: "in[2]" }
	terminal	{ cell: "LUT__14560" port: "in[3]" }
	terminal	{ cell: "LUT__14561" port: "in[2]" }
	terminal	{ cell: "LUT__14563" port: "in[3]" }
	terminal	{ cell: "LUT__14564" port: "in[2]" }
	terminal	{ cell: "LUT__14566" port: "in[3]" }
	terminal	{ cell: "LUT__14567" port: "in[2]" }
	terminal	{ cell: "LUT__14569" port: "in[3]" }
	terminal	{ cell: "LUT__14570" port: "in[2]" }
	terminal	{ cell: "LUT__14572" port: "in[3]" }
	terminal	{ cell: "LUT__14573" port: "in[2]" }
	terminal	{ cell: "LUT__14575" port: "in[3]" }
	terminal	{ cell: "LUT__14576" port: "in[2]" }
	terminal	{ cell: "LUT__14578" port: "in[3]" }
	terminal	{ cell: "LUT__14579" port: "in[2]" }
	terminal	{ cell: "LUT__14581" port: "in[3]" }
	terminal	{ cell: "LUT__14582" port: "in[2]" }
	terminal	{ cell: "LUT__14584" port: "in[3]" }
	terminal	{ cell: "LUT__14585" port: "in[2]" }
	terminal	{ cell: "LUT__14587" port: "in[3]" }
	terminal	{ cell: "LUT__14588" port: "in[2]" }
	terminal	{ cell: "LUT__14590" port: "in[3]" }
	terminal	{ cell: "LUT__14591" port: "in[2]" }
	terminal	{ cell: "LUT__14593" port: "in[3]" }
	terminal	{ cell: "LUT__14594" port: "in[2]" }
	terminal	{ cell: "LUT__14628" port: "in[1]" }
 }
net {
	name: "n6954"
	terminal	{ cell: "LUT__12055" port: "out" }
	terminal	{ cell: "LUT__12056" port: "in[3]" }
	terminal	{ cell: "LUT__12829" port: "in[0]" }
	terminal	{ cell: "LUT__14272" port: "in[0]" }
	terminal	{ cell: "LUT__14276" port: "in[0]" }
	terminal	{ cell: "LUT__14279" port: "in[0]" }
	terminal	{ cell: "LUT__14282" port: "in[0]" }
	terminal	{ cell: "LUT__14285" port: "in[0]" }
	terminal	{ cell: "LUT__14288" port: "in[0]" }
	terminal	{ cell: "LUT__14291" port: "in[0]" }
	terminal	{ cell: "LUT__14294" port: "in[0]" }
	terminal	{ cell: "LUT__14344" port: "in[2]" }
	terminal	{ cell: "LUT__14352" port: "in[2]" }
	terminal	{ cell: "LUT__14354" port: "in[0]" }
	terminal	{ cell: "LUT__14481" port: "in[0]" }
	terminal	{ cell: "LUT__14484" port: "in[0]" }
	terminal	{ cell: "LUT__14487" port: "in[0]" }
	terminal	{ cell: "LUT__14490" port: "in[0]" }
	terminal	{ cell: "LUT__14493" port: "in[0]" }
	terminal	{ cell: "LUT__14496" port: "in[0]" }
	terminal	{ cell: "LUT__14499" port: "in[0]" }
	terminal	{ cell: "LUT__14502" port: "in[0]" }
	terminal	{ cell: "LUT__14524" port: "in[0]" }
	terminal	{ cell: "LUT__14527" port: "in[0]" }
	terminal	{ cell: "LUT__14530" port: "in[0]" }
	terminal	{ cell: "LUT__14533" port: "in[0]" }
	terminal	{ cell: "LUT__14536" port: "in[0]" }
	terminal	{ cell: "LUT__14539" port: "in[0]" }
	terminal	{ cell: "LUT__14542" port: "in[0]" }
	terminal	{ cell: "LUT__14545" port: "in[0]" }
	terminal	{ cell: "LUT__14548" port: "in[0]" }
	terminal	{ cell: "LUT__14551" port: "in[0]" }
	terminal	{ cell: "LUT__14554" port: "in[0]" }
	terminal	{ cell: "LUT__14557" port: "in[0]" }
	terminal	{ cell: "LUT__14560" port: "in[0]" }
	terminal	{ cell: "LUT__14563" port: "in[0]" }
	terminal	{ cell: "LUT__14566" port: "in[0]" }
	terminal	{ cell: "LUT__14569" port: "in[0]" }
	terminal	{ cell: "LUT__14572" port: "in[0]" }
	terminal	{ cell: "LUT__14575" port: "in[0]" }
	terminal	{ cell: "LUT__14578" port: "in[0]" }
	terminal	{ cell: "LUT__14581" port: "in[0]" }
	terminal	{ cell: "LUT__14584" port: "in[0]" }
	terminal	{ cell: "LUT__14587" port: "in[0]" }
	terminal	{ cell: "LUT__14590" port: "in[0]" }
	terminal	{ cell: "LUT__14593" port: "in[0]" }
 }
net {
	name: "n6955"
	terminal	{ cell: "LUT__12056" port: "out" }
	terminal	{ cell: "LUT__12060" port: "in[0]" }
 }
net {
	name: "n6956"
	terminal	{ cell: "LUT__12057" port: "out" }
	terminal	{ cell: "LUT__12058" port: "in[1]" }
	terminal	{ cell: "LUT__14136" port: "in[1]" }
 }
net {
	name: "n6957"
	terminal	{ cell: "LUT__12058" port: "out" }
	terminal	{ cell: "LUT__12060" port: "in[1]" }
	terminal	{ cell: "LUT__12814" port: "in[3]" }
	terminal	{ cell: "LUT__12817" port: "in[0]" }
	terminal	{ cell: "LUT__12821" port: "in[0]" }
 }
net {
	name: "n6958"
	terminal	{ cell: "LUT__12059" port: "out" }
	terminal	{ cell: "LUT__12060" port: "in[3]" }
 }
net {
	name: "n6959"
	terminal	{ cell: "LUT__12061" port: "out" }
	terminal	{ cell: "LUT__12084" port: "in[0]" }
	terminal	{ cell: "LUT__15131" port: "in[2]" }
	terminal	{ cell: "LUT__15139" port: "in[1]" }
	terminal	{ cell: "LUT__15149" port: "in[1]" }
	terminal	{ cell: "LUT__15173" port: "in[0]" }
	terminal	{ cell: "LUT__15193" port: "in[1]" }
	terminal	{ cell: "LUT__15196" port: "in[1]" }
	terminal	{ cell: "LUT__15308" port: "in[0]" }
 }
net {
	name: "n6960"
	terminal	{ cell: "LUT__12062" port: "out" }
	terminal	{ cell: "LUT__12066" port: "in[0]" }
 }
net {
	name: "n6961"
	terminal	{ cell: "LUT__12063" port: "out" }
	terminal	{ cell: "LUT__12066" port: "in[1]" }
 }
net {
	name: "n6962"
	terminal	{ cell: "LUT__12064" port: "out" }
	terminal	{ cell: "LUT__12066" port: "in[2]" }
 }
net {
	name: "n6963"
	terminal	{ cell: "LUT__12065" port: "out" }
	terminal	{ cell: "LUT__12066" port: "in[3]" }
 }
net {
	name: "n6964"
	terminal	{ cell: "LUT__12066" port: "out" }
	terminal	{ cell: "LUT__12082" port: "in[0]" }
 }
net {
	name: "n6965"
	terminal	{ cell: "LUT__12067" port: "out" }
	terminal	{ cell: "LUT__12071" port: "in[0]" }
 }
net {
	name: "n6966"
	terminal	{ cell: "LUT__12068" port: "out" }
	terminal	{ cell: "LUT__12071" port: "in[1]" }
 }
net {
	name: "n6967"
	terminal	{ cell: "LUT__12069" port: "out" }
	terminal	{ cell: "LUT__12071" port: "in[2]" }
 }
net {
	name: "n6968"
	terminal	{ cell: "LUT__12070" port: "out" }
	terminal	{ cell: "LUT__12071" port: "in[3]" }
 }
net {
	name: "n6969"
	terminal	{ cell: "LUT__12071" port: "out" }
	terminal	{ cell: "LUT__12082" port: "in[1]" }
 }
net {
	name: "n6970"
	terminal	{ cell: "LUT__12072" port: "out" }
	terminal	{ cell: "LUT__12076" port: "in[0]" }
 }
net {
	name: "n6971"
	terminal	{ cell: "LUT__12073" port: "out" }
	terminal	{ cell: "LUT__12076" port: "in[1]" }
 }
net {
	name: "n6972"
	terminal	{ cell: "LUT__12074" port: "out" }
	terminal	{ cell: "LUT__12076" port: "in[2]" }
 }
net {
	name: "n6973"
	terminal	{ cell: "LUT__12075" port: "out" }
	terminal	{ cell: "LUT__12076" port: "in[3]" }
 }
net {
	name: "n6974"
	terminal	{ cell: "LUT__12076" port: "out" }
	terminal	{ cell: "LUT__12082" port: "in[2]" }
 }
net {
	name: "n6975"
	terminal	{ cell: "LUT__12077" port: "out" }
	terminal	{ cell: "LUT__12081" port: "in[0]" }
 }
net {
	name: "n6976"
	terminal	{ cell: "LUT__12078" port: "out" }
	terminal	{ cell: "LUT__12081" port: "in[1]" }
 }
net {
	name: "n6977"
	terminal	{ cell: "LUT__12079" port: "out" }
	terminal	{ cell: "LUT__12081" port: "in[2]" }
 }
net {
	name: "n6978"
	terminal	{ cell: "LUT__12080" port: "out" }
	terminal	{ cell: "LUT__12081" port: "in[3]" }
 }
net {
	name: "n6979"
	terminal	{ cell: "LUT__12081" port: "out" }
	terminal	{ cell: "LUT__12082" port: "in[3]" }
 }
net {
	name: "n6980"
	terminal	{ cell: "LUT__12082" port: "out" }
	terminal	{ cell: "LUT__12084" port: "in[1]" }
 }
net {
	name: "n6981"
	terminal	{ cell: "LUT__12083" port: "out" }
	terminal	{ cell: "LUT__12084" port: "in[2]" }
	terminal	{ cell: "LUT__12085" port: "in[3]" }
	terminal	{ cell: "LUT__15137" port: "in[1]" }
	terminal	{ cell: "LUT__15149" port: "in[0]" }
	terminal	{ cell: "LUT__15155" port: "in[0]" }
	terminal	{ cell: "LUT__15308" port: "in[3]" }
 }
net {
	name: "n6982"
	terminal	{ cell: "LUT__12084" port: "out" }
	terminal	{ cell: "LUT__12091" port: "in[1]" }
 }
net {
	name: "n6983"
	terminal	{ cell: "LUT__12085" port: "out" }
	terminal	{ cell: "LUT__12091" port: "in[0]" }
 }
net {
	name: "n6984"
	terminal	{ cell: "LUT__12086" port: "out" }
	terminal	{ cell: "LUT__12087" port: "in[3]" }
	terminal	{ cell: "LUT__15146" port: "in[0]" }
 }
net {
	name: "n6985"
	terminal	{ cell: "LUT__12087" port: "out" }
	terminal	{ cell: "LUT__12088" port: "in[1]" }
	terminal	{ cell: "LUT__15124" port: "in[1]" }
 }
net {
	name: "n6986"
	terminal	{ cell: "LUT__12088" port: "out" }
	terminal	{ cell: "LUT__12089" port: "in[0]" }
 }
net {
	name: "n6987"
	terminal	{ cell: "LUT__12089" port: "out" }
	terminal	{ cell: "LUT__12091" port: "in[2]" }
 }
net {
	name: "n6988"
	terminal	{ cell: "LUT__12090" port: "out" }
	terminal	{ cell: "LUT__12091" port: "in[3]" }
	terminal	{ cell: "LUT__15120" port: "in[2]" }
	terminal	{ cell: "LUT__15133" port: "in[1]" }
	terminal	{ cell: "LUT__15135" port: "in[1]" }
	terminal	{ cell: "LUT__15152" port: "in[1]" }
	terminal	{ cell: "LUT__15195" port: "in[0]" }
 }
net {
	name: "n6989"
	terminal	{ cell: "LUT__12095" port: "out" }
	terminal	{ cell: "LUT__12099" port: "in[0]" }
 }
net {
	name: "n6990"
	terminal	{ cell: "LUT__12096" port: "out" }
	terminal	{ cell: "LUT__12099" port: "in[1]" }
	terminal	{ cell: "LUT__14416" port: "in[0]" }
 }
net {
	name: "n6991"
	terminal	{ cell: "LUT__12097" port: "out" }
	terminal	{ cell: "LUT__12099" port: "in[2]" }
	terminal	{ cell: "LUT__14416" port: "in[2]" }
 }
net {
	name: "n6992"
	terminal	{ cell: "LUT__12098" port: "out" }
	terminal	{ cell: "LUT__12099" port: "in[3]" }
 }
net {
	name: "n6993"
	terminal	{ cell: "LUT__12099" port: "out" }
	terminal	{ cell: "LUT__12100" port: "in[0]" }
	terminal	{ cell: "LUT__12101" port: "in[2]" }
 }
net {
	name: "n6994"
	terminal	{ cell: "LUT__12102" port: "out" }
	terminal	{ cell: "LUT__12107" port: "in[2]" }
	terminal	{ cell: "LUT__12190" port: "in[0]" }
 }
net {
	name: "n6995"
	terminal	{ cell: "LUT__12103" port: "out" }
	terminal	{ cell: "LUT__12106" port: "in[0]" }
	terminal	{ cell: "LUT__12190" port: "in[1]" }
 }
net {
	name: "n6996"
	terminal	{ cell: "LUT__12104" port: "out" }
	terminal	{ cell: "LUT__12106" port: "in[1]" }
	terminal	{ cell: "LUT__12190" port: "in[2]" }
 }
net {
	name: "n6997"
	terminal	{ cell: "LUT__12105" port: "out" }
	terminal	{ cell: "LUT__12106" port: "in[2]" }
	terminal	{ cell: "LUT__12190" port: "in[3]" }
 }
net {
	name: "n6998"
	terminal	{ cell: "LUT__12106" port: "out" }
	terminal	{ cell: "LUT__12107" port: "in[3]" }
	terminal	{ cell: "LUT__12185" port: "in[0]" }
	terminal	{ cell: "LUT__12221" port: "in[1]" }
	terminal	{ cell: "LUT__12338" port: "in[1]" }
	terminal	{ cell: "LUT__12394" port: "in[1]" }
	terminal	{ cell: "LUT__12398" port: "in[0]" }
 }
net {
	name: "n6999"
	terminal	{ cell: "LUT__12107" port: "out" }
	terminal	{ cell: "LUT__12116" port: "in[0]" }
	terminal	{ cell: "LUT__12205" port: "in[0]" }
	terminal	{ cell: "LUT__12212" port: "in[1]" }
	terminal	{ cell: "LUT__12214" port: "in[0]" }
	terminal	{ cell: "LUT__14251" port: "in[1]" }
 }
net {
	name: "n7000"
	terminal	{ cell: "LUT__12108" port: "out" }
	terminal	{ cell: "LUT__12109" port: "in[1]" }
	terminal	{ cell: "LUT__12498" port: "in[3]" }
	terminal	{ cell: "LUT__12501" port: "in[3]" }
	terminal	{ cell: "LUT__12504" port: "in[3]" }
	terminal	{ cell: "LUT__12507" port: "in[3]" }
	terminal	{ cell: "LUT__12510" port: "in[3]" }
	terminal	{ cell: "LUT__12513" port: "in[3]" }
	terminal	{ cell: "LUT__12516" port: "in[3]" }
	terminal	{ cell: "LUT__12519" port: "in[3]" }
	terminal	{ cell: "LUT__12524" port: "in[0]" }
 }
net {
	name: "n7001"
	terminal	{ cell: "LUT__12109" port: "out" }
	terminal	{ cell: "LUT__12110" port: "in[0]" }
	terminal	{ cell: "LUT__12522" port: "in[1]" }
	terminal	{ cell: "LUT__12523" port: "in[1]" }
	terminal	{ cell: "LUT__12527" port: "in[1]" }
	terminal	{ cell: "LUT__12530" port: "in[1]" }
	terminal	{ cell: "LUT__12533" port: "in[1]" }
	terminal	{ cell: "LUT__12536" port: "in[1]" }
	terminal	{ cell: "LUT__12539" port: "in[1]" }
	terminal	{ cell: "LUT__12542" port: "in[1]" }
	terminal	{ cell: "LUT__12545" port: "in[1]" }
	terminal	{ cell: "LUT__12661" port: "in[0]" }
 }
net {
	name: "n7002"
	terminal	{ cell: "LUT__12110" port: "out" }
	terminal	{ cell: "LUT__12112" port: "in[1]" }
	terminal	{ cell: "LUT__12204" port: "in[3]" }
 }
net {
	name: "n7003"
	terminal	{ cell: "LUT__12111" port: "out" }
	terminal	{ cell: "LUT__12112" port: "in[0]" }
 }
net {
	name: "n7004"
	terminal	{ cell: "LUT__12112" port: "out" }
	terminal	{ cell: "LUT__12116" port: "in[2]" }
 }
net {
	name: "n7005"
	terminal	{ cell: "LUT__12113" port: "out" }
	terminal	{ cell: "LUT__12115" port: "in[0]" }
	terminal	{ cell: "LUT__12187" port: "in[2]" }
 }
net {
	name: "n7006"
	terminal	{ cell: "LUT__12115" port: "out" }
	terminal	{ cell: "LUT__12116" port: "in[3]" }
 }
net {
	name: "n7007"
	terminal	{ cell: "LUT__12116" port: "out" }
	terminal	{ cell: "LUT__12119" port: "in[0]" }
	terminal	{ cell: "LUT__12766" port: "in[2]" }
	terminal	{ cell: "LUT__12769" port: "in[0]" }
	terminal	{ cell: "LUT__12782" port: "in[2]" }
 }
net {
	name: "n7008"
	terminal	{ cell: "LUT__12117" port: "out" }
	terminal	{ cell: "LUT__12118" port: "in[2]" }
 }
net {
	name: "n7009"
	terminal	{ cell: "LUT__12118" port: "out" }
	terminal	{ cell: "LUT__12119" port: "in[2]" }
	terminal	{ cell: "LUT__12766" port: "in[0]" }
 }
net {
	name: "n7010"
	terminal	{ cell: "LUT__12120" port: "out" }
	terminal	{ cell: "LUT__12123" port: "in[2]" }
 }
net {
	name: "n7011"
	terminal	{ cell: "LUT__12121" port: "out" }
	terminal	{ cell: "LUT__12123" port: "in[0]" }
 }
net {
	name: "n7012"
	terminal	{ cell: "LUT__12122" port: "out" }
	terminal	{ cell: "LUT__12123" port: "in[1]" }
 }
net {
	name: "n7013"
	terminal	{ cell: "LUT__12123" port: "out" }
	terminal	{ cell: "LUT__12127" port: "in[2]" }
 }
net {
	name: "n7014"
	terminal	{ cell: "LUT__12124" port: "out" }
	terminal	{ cell: "LUT__12127" port: "in[0]" }
 }
net {
	name: "n7015"
	terminal	{ cell: "LUT__12125" port: "out" }
	terminal	{ cell: "LUT__12127" port: "in[1]" }
 }
net {
	name: "n7016"
	terminal	{ cell: "LUT__12126" port: "out" }
	terminal	{ cell: "LUT__12127" port: "in[3]" }
 }
net {
	name: "n7017"
	terminal	{ cell: "LUT__12132" port: "out" }
	terminal	{ cell: "LUT__12133" port: "in[1]" }
	terminal	{ cell: "LUT__12136" port: "in[1]" }
	terminal	{ cell: "LUT__12137" port: "in[1]" }
	terminal	{ cell: "LUT__12138" port: "in[1]" }
	terminal	{ cell: "LUT__12139" port: "in[1]" }
	terminal	{ cell: "LUT__12140" port: "in[1]" }
	terminal	{ cell: "LUT__12141" port: "in[1]" }
	terminal	{ cell: "LUT__12142" port: "in[1]" }
	terminal	{ cell: "LUT__12145" port: "in[3]" }
	terminal	{ cell: "LUT__12147" port: "in[3]" }
	terminal	{ cell: "LUT__12150" port: "in[3]" }
	terminal	{ cell: "LUT__12152" port: "in[3]" }
	terminal	{ cell: "LUT__12155" port: "in[0]" }
	terminal	{ cell: "LUT__12158" port: "in[0]" }
 }
net {
	name: "n7018"
	terminal	{ cell: "LUT__12134" port: "out" }
	terminal	{ cell: "LUT__12135" port: "in[0]" }
 }
net {
	name: "n7019"
	terminal	{ cell: "LUT__12143" port: "out" }
	terminal	{ cell: "LUT__12145" port: "in[0]" }
 }
net {
	name: "n7020"
	terminal	{ cell: "LUT__12144" port: "out" }
	terminal	{ cell: "LUT__12145" port: "in[1]" }
	terminal	{ cell: "LUT__12147" port: "in[1]" }
	terminal	{ cell: "LUT__12148" port: "in[3]" }
	terminal	{ cell: "LUT__12150" port: "in[1]" }
	terminal	{ cell: "LUT__12152" port: "in[1]" }
	terminal	{ cell: "LUT__12154" port: "in[3]" }
	terminal	{ cell: "LUT__12157" port: "in[3]" }
 }
net {
	name: "n7021"
	terminal	{ cell: "LUT__12146" port: "out" }
	terminal	{ cell: "LUT__12147" port: "in[0]" }
 }
net {
	name: "n7022"
	terminal	{ cell: "LUT__12149" port: "out" }
	terminal	{ cell: "LUT__12150" port: "in[0]" }
 }
net {
	name: "n7023"
	terminal	{ cell: "LUT__12151" port: "out" }
	terminal	{ cell: "LUT__12152" port: "in[0]" }
 }
net {
	name: "n7024"
	terminal	{ cell: "LUT__12153" port: "out" }
	terminal	{ cell: "LUT__12155" port: "in[2]" }
 }
net {
	name: "n7025"
	terminal	{ cell: "LUT__12154" port: "out" }
	terminal	{ cell: "LUT__12155" port: "in[3]" }
 }
net {
	name: "n7026"
	terminal	{ cell: "LUT__12156" port: "out" }
	terminal	{ cell: "LUT__12158" port: "in[2]" }
 }
net {
	name: "n7027"
	terminal	{ cell: "LUT__12157" port: "out" }
	terminal	{ cell: "LUT__12158" port: "in[3]" }
 }
net {
	name: "n7028"
	terminal	{ cell: "LUT__12173" port: "out" }
	terminal	{ cell: "LUT__12174" port: "in[2]" }
	terminal	{ cell: "LUT__12301" port: "in[1]" }
	terminal	{ cell: "LUT__12302" port: "in[2]" }
 }
net {
	name: "n7029"
	terminal	{ cell: "LUT__12174" port: "out" }
	terminal	{ cell: "LUT__12175" port: "in[1]" }
	terminal	{ cell: "LUT__12296" port: "in[1]" }
	terminal	{ cell: "LUT__12297" port: "in[1]" }
	terminal	{ cell: "LUT__12298" port: "in[2]" }
	terminal	{ cell: "LUT__12299" port: "in[1]" }
 }
net {
	name: "n7030"
	terminal	{ cell: "LUT__12176" port: "out" }
	terminal	{ cell: "LUT__12177" port: "in[3]" }
 }
net {
	name: "n7031"
	terminal	{ cell: "LUT__12177" port: "out" }
	terminal	{ cell: "LUT__12179" port: "in[0]" }
	terminal	{ cell: "LUT__12180" port: "in[2]" }
	terminal	{ cell: "LUT__12203" port: "in[0]" }
	terminal	{ cell: "LUT__12340" port: "in[3]" }
	terminal	{ cell: "LUT__12343" port: "in[3]" }
	terminal	{ cell: "LUT__12345" port: "in[3]" }
	terminal	{ cell: "LUT__12347" port: "in[3]" }
	terminal	{ cell: "LUT__12349" port: "in[3]" }
	terminal	{ cell: "LUT__12352" port: "in[3]" }
	terminal	{ cell: "LUT__12354" port: "in[3]" }
	terminal	{ cell: "LUT__12357" port: "in[3]" }
	terminal	{ cell: "LUT__12359" port: "in[3]" }
	terminal	{ cell: "LUT__12361" port: "in[3]" }
	terminal	{ cell: "LUT__12364" port: "in[3]" }
	terminal	{ cell: "LUT__12367" port: "in[3]" }
	terminal	{ cell: "LUT__12370" port: "in[3]" }
	terminal	{ cell: "LUT__12372" port: "in[3]" }
	terminal	{ cell: "LUT__12375" port: "in[3]" }
 }
net {
	name: "n7032"
	terminal	{ cell: "LUT__12178" port: "out" }
	terminal	{ cell: "LUT__12179" port: "in[2]" }
	terminal	{ cell: "LUT__12194" port: "in[1]" }
	terminal	{ cell: "LUT__12211" port: "in[0]" }
	terminal	{ cell: "LUT__12316" port: "in[1]" }
	terminal	{ cell: "LUT__12339" port: "in[1]" }
	terminal	{ cell: "LUT__12343" port: "in[0]" }
	terminal	{ cell: "LUT__12345" port: "in[0]" }
	terminal	{ cell: "LUT__12347" port: "in[0]" }
	terminal	{ cell: "LUT__12349" port: "in[0]" }
	terminal	{ cell: "LUT__12352" port: "in[0]" }
	terminal	{ cell: "LUT__12354" port: "in[0]" }
	terminal	{ cell: "LUT__12356" port: "in[1]" }
	terminal	{ cell: "LUT__12359" port: "in[0]" }
	terminal	{ cell: "LUT__12361" port: "in[0]" }
	terminal	{ cell: "LUT__12364" port: "in[0]" }
	terminal	{ cell: "LUT__12367" port: "in[0]" }
	terminal	{ cell: "LUT__12370" port: "in[0]" }
	terminal	{ cell: "LUT__12372" port: "in[0]" }
	terminal	{ cell: "LUT__12375" port: "in[0]" }
	terminal	{ cell: "LUT__12395" port: "in[2]" }
	terminal	{ cell: "LUT__12396" port: "in[0]" }
	terminal	{ cell: "LUT__12661" port: "in[1]" }
 }
net {
	name: "n7033"
	terminal	{ cell: "LUT__12181" port: "out" }
	terminal	{ cell: "LUT__12184" port: "in[0]" }
 }
net {
	name: "n7034"
	terminal	{ cell: "LUT__12182" port: "out" }
	terminal	{ cell: "LUT__12184" port: "in[1]" }
	terminal	{ cell: "LUT__12192" port: "in[2]" }
	terminal	{ cell: "LUT__12422" port: "in[1]" }
	terminal	{ cell: "LUT__12423" port: "in[1]" }
	terminal	{ cell: "LUT__12427" port: "in[1]" }
	terminal	{ cell: "LUT__12430" port: "in[1]" }
	terminal	{ cell: "LUT__12433" port: "in[1]" }
	terminal	{ cell: "LUT__12436" port: "in[1]" }
	terminal	{ cell: "LUT__12439" port: "in[1]" }
	terminal	{ cell: "LUT__12442" port: "in[1]" }
	terminal	{ cell: "LUT__12445" port: "in[1]" }
	terminal	{ cell: "LUT__14251" port: "in[0]" }
 }
net {
	name: "n7035"
	terminal	{ cell: "LUT__12183" port: "out" }
	terminal	{ cell: "LUT__12184" port: "in[2]" }
	terminal	{ cell: "LUT__12214" port: "in[2]" }
	terminal	{ cell: "LUT__12310" port: "in[3]" }
	terminal	{ cell: "LUT__12338" port: "in[2]" }
	terminal	{ cell: "LUT__12373" port: "in[1]" }
	terminal	{ cell: "LUT__12395" port: "in[1]" }
	terminal	{ cell: "LUT__12396" port: "in[1]" }
	terminal	{ cell: "LUT__12398" port: "in[3]" }
	terminal	{ cell: "LUT__12550" port: "in[1]" }
	terminal	{ cell: "LUT__12578" port: "in[3]" }
	terminal	{ cell: "LUT__12582" port: "in[3]" }
	terminal	{ cell: "LUT__12586" port: "in[3]" }
	terminal	{ cell: "LUT__12590" port: "in[3]" }
	terminal	{ cell: "LUT__12594" port: "in[3]" }
	terminal	{ cell: "LUT__12598" port: "in[3]" }
	terminal	{ cell: "LUT__12602" port: "in[3]" }
	terminal	{ cell: "LUT__12606" port: "in[3]" }
	terminal	{ cell: "LUT__12609" port: "in[3]" }
	terminal	{ cell: "LUT__12612" port: "in[3]" }
	terminal	{ cell: "LUT__12615" port: "in[3]" }
	terminal	{ cell: "LUT__12618" port: "in[3]" }
	terminal	{ cell: "LUT__12621" port: "in[3]" }
	terminal	{ cell: "LUT__12624" port: "in[3]" }
	terminal	{ cell: "LUT__12627" port: "in[3]" }
	terminal	{ cell: "LUT__14251" port: "in[3]" }
 }
net {
	name: "n7036"
	terminal	{ cell: "LUT__12184" port: "out" }
	terminal	{ cell: "LUT__12185" port: "in[1]" }
	terminal	{ cell: "LUT__12394" port: "in[0]" }
	terminal	{ cell: "LUT__12398" port: "in[1]" }
 }
net {
	name: "n7037"
	terminal	{ cell: "LUT__12186" port: "out" }
	terminal	{ cell: "LUT__12188" port: "in[2]" }
	terminal	{ cell: "LUT__12189" port: "in[1]" }
	terminal	{ cell: "LUT__12280" port: "in[1]" }
	terminal	{ cell: "LUT__12319" port: "in[1]" }
	terminal	{ cell: "LUT__12706" port: "in[1]" }
	terminal	{ cell: "LUT__12713" port: "in[1]" }
	terminal	{ cell: "LUT__12723" port: "in[1]" }
	terminal	{ cell: "LUT__12726" port: "in[1]" }
	terminal	{ cell: "LUT__12730" port: "in[1]" }
	terminal	{ cell: "LUT__12734" port: "in[1]" }
	terminal	{ cell: "LUT__12738" port: "in[1]" }
	terminal	{ cell: "LUT__12742" port: "in[1]" }
	terminal	{ cell: "LUT__12747" port: "in[1]" }
	terminal	{ cell: "LUT__12751" port: "in[1]" }
	terminal	{ cell: "LUT__12754" port: "in[1]" }
	terminal	{ cell: "LUT__12756" port: "in[1]" }
	terminal	{ cell: "LUT__12758" port: "in[1]" }
	terminal	{ cell: "LUT__12760" port: "in[1]" }
	terminal	{ cell: "LUT__12762" port: "in[1]" }
 }
net {
	name: "n7038"
	terminal	{ cell: "LUT__12187" port: "out" }
	terminal	{ cell: "LUT__12188" port: "in[3]" }
	terminal	{ cell: "LUT__12206" port: "in[3]" }
 }
net {
	name: "n7039"
	terminal	{ cell: "LUT__12188" port: "out" }
	terminal	{ cell: "LUT__12189" port: "in[0]" }
	terminal	{ cell: "LUT__12213" port: "in[2]" }
	terminal	{ cell: "LUT__12280" port: "in[2]" }
 }
net {
	name: "n7040"
	terminal	{ cell: "LUT__12190" port: "out" }
	terminal	{ cell: "LUT__12191" port: "in[2]" }
	terminal	{ cell: "LUT__12308" port: "in[1]" }
	terminal	{ cell: "LUT__12311" port: "in[2]" }
	terminal	{ cell: "LUT__12315" port: "in[1]" }
 }
net {
	name: "n7041"
	terminal	{ cell: "LUT__12191" port: "out" }
	terminal	{ cell: "LUT__12192" port: "in[0]" }
	terminal	{ cell: "LUT__12310" port: "in[2]" }
	terminal	{ cell: "LUT__12578" port: "in[2]" }
	terminal	{ cell: "LUT__12582" port: "in[2]" }
	terminal	{ cell: "LUT__12586" port: "in[2]" }
	terminal	{ cell: "LUT__12590" port: "in[2]" }
	terminal	{ cell: "LUT__12594" port: "in[2]" }
	terminal	{ cell: "LUT__12598" port: "in[2]" }
	terminal	{ cell: "LUT__12602" port: "in[2]" }
 }
net {
	name: "n7042"
	terminal	{ cell: "LUT__12192" port: "out" }
	terminal	{ cell: "LUT__12194" port: "in[2]" }
 }
net {
	name: "n7043"
	terminal	{ cell: "LUT__12193" port: "out" }
	terminal	{ cell: "LUT__12194" port: "in[0]" }
	terminal	{ cell: "LUT__12202" port: "in[1]" }
	terminal	{ cell: "LUT__12204" port: "in[0]" }
	terminal	{ cell: "LUT__12548" port: "in[1]" }
	terminal	{ cell: "LUT__12558" port: "in[0]" }
	terminal	{ cell: "LUT__12562" port: "in[0]" }
	terminal	{ cell: "LUT__12566" port: "in[0]" }
 }
net {
	name: "n7044"
	terminal	{ cell: "LUT__12194" port: "out" }
	terminal	{ cell: "LUT__12195" port: "in[1]" }
	terminal	{ cell: "LUT__12335" port: "in[0]" }
	terminal	{ cell: "LUT__12337" port: "in[0]" }
 }
net {
	name: "n7045"
	terminal	{ cell: "LUT__12196" port: "out" }
	terminal	{ cell: "LUT__12198" port: "in[1]" }
 }
net {
	name: "n7046"
	terminal	{ cell: "LUT__12197" port: "out" }
	terminal	{ cell: "LUT__12198" port: "in[2]" }
 }
net {
	name: "n7047"
	terminal	{ cell: "LUT__12198" port: "out" }
	terminal	{ cell: "LUT__12203" port: "in[1]" }
 }
net {
	name: "n7048"
	terminal	{ cell: "LUT__12199" port: "out" }
	terminal	{ cell: "LUT__12201" port: "in[1]" }
 }
net {
	name: "n7049"
	terminal	{ cell: "LUT__12200" port: "out" }
	terminal	{ cell: "LUT__12201" port: "in[0]" }
	terminal	{ cell: "LUT__12286" port: "in[1]" }
	terminal	{ cell: "LUT__12289" port: "in[1]" }
	terminal	{ cell: "LUT__12297" port: "in[2]" }
	terminal	{ cell: "LUT__12303" port: "in[1]" }
 }
net {
	name: "n7050"
	terminal	{ cell: "LUT__12201" port: "out" }
	terminal	{ cell: "LUT__12203" port: "in[2]" }
 }
net {
	name: "n7051"
	terminal	{ cell: "LUT__12202" port: "out" }
	terminal	{ cell: "LUT__12203" port: "in[3]" }
 }
net {
	name: "n7052"
	terminal	{ cell: "LUT__12203" port: "out" }
	terminal	{ cell: "LUT__12204" port: "in[2]" }
	terminal	{ cell: "LUT__12211" port: "in[1]" }
 }
net {
	name: "n7053"
	terminal	{ cell: "LUT__12204" port: "out" }
	terminal	{ cell: "LUT__12206" port: "in[2]" }
 }
net {
	name: "n7054"
	terminal	{ cell: "LUT__12205" port: "out" }
	terminal	{ cell: "LUT__12206" port: "in[0]" }
 }
net {
	name: "n7055"
	terminal	{ cell: "LUT__12207" port: "out" }
	terminal	{ cell: "LUT__12208" port: "in[3]" }
	terminal	{ cell: "LUT__12271" port: "in[3]" }
	terminal	{ cell: "LUT__12290" port: "in[2]" }
 }
net {
	name: "n7056"
	terminal	{ cell: "LUT__12208" port: "out" }
	terminal	{ cell: "LUT__12209" port: "in[1]" }
	terminal	{ cell: "LUT__12210" port: "in[2]" }
	terminal	{ cell: "LUT__12216" port: "in[2]" }
	terminal	{ cell: "LUT__12218" port: "in[2]" }
	terminal	{ cell: "LUT__12233" port: "in[3]" }
	terminal	{ cell: "LUT__12245" port: "in[3]" }
	terminal	{ cell: "LUT__12246" port: "in[2]" }
	terminal	{ cell: "LUT__12258" port: "in[3]" }
	terminal	{ cell: "LUT__12270" port: "in[3]" }
 }
net {
	name: "n7057"
	terminal	{ cell: "LUT__12211" port: "out" }
	terminal	{ cell: "LUT__12213" port: "in[0]" }
	terminal	{ cell: "LUT__12214" port: "in[3]" }
 }
net {
	name: "n7058"
	terminal	{ cell: "LUT__12212" port: "out" }
	terminal	{ cell: "LUT__12213" port: "in[1]" }
 }
net {
	name: "n7059"
	terminal	{ cell: "LUT__12220" port: "out" }
	terminal	{ cell: "LUT__12221" port: "in[0]" }
	terminal	{ cell: "LUT__12307" port: "in[3]" }
	terminal	{ cell: "LUT__12338" port: "in[0]" }
	terminal	{ cell: "LUT__12346" port: "in[1]" }
	terminal	{ cell: "LUT__12348" port: "in[1]" }
	terminal	{ cell: "LUT__12350" port: "in[2]" }
 }
net {
	name: "n7060"
	terminal	{ cell: "LUT__12222" port: "out" }
	terminal	{ cell: "LUT__12232" port: "in[2]" }
 }
net {
	name: "n7061"
	terminal	{ cell: "LUT__12223" port: "out" }
	terminal	{ cell: "LUT__12231" port: "in[0]" }
 }
net {
	name: "n7062"
	terminal	{ cell: "LUT__12224" port: "out" }
	terminal	{ cell: "LUT__12231" port: "in[1]" }
 }
net {
	name: "n7063"
	terminal	{ cell: "LUT__12225" port: "out" }
	terminal	{ cell: "LUT__12231" port: "in[2]" }
 }
net {
	name: "n7064"
	terminal	{ cell: "LUT__12226" port: "out" }
	terminal	{ cell: "LUT__12230" port: "in[0]" }
 }
net {
	name: "n7065"
	terminal	{ cell: "LUT__12227" port: "out" }
	terminal	{ cell: "LUT__12230" port: "in[1]" }
 }
net {
	name: "n7066"
	terminal	{ cell: "LUT__12228" port: "out" }
	terminal	{ cell: "LUT__12230" port: "in[2]" }
 }
net {
	name: "n7067"
	terminal	{ cell: "LUT__12229" port: "out" }
	terminal	{ cell: "LUT__12230" port: "in[3]" }
 }
net {
	name: "n7068"
	terminal	{ cell: "LUT__12230" port: "out" }
	terminal	{ cell: "LUT__12231" port: "in[3]" }
 }
net {
	name: "n7069"
	terminal	{ cell: "LUT__12231" port: "out" }
	terminal	{ cell: "LUT__12232" port: "in[3]" }
 }
net {
	name: "n7070"
	terminal	{ cell: "LUT__12232" port: "out" }
	terminal	{ cell: "LUT__12233" port: "in[2]" }
 }
net {
	name: "n7071"
	terminal	{ cell: "LUT__12234" port: "out" }
	terminal	{ cell: "LUT__12244" port: "in[2]" }
 }
net {
	name: "n7072"
	terminal	{ cell: "LUT__12235" port: "out" }
	terminal	{ cell: "LUT__12243" port: "in[0]" }
 }
net {
	name: "n7073"
	terminal	{ cell: "LUT__12236" port: "out" }
	terminal	{ cell: "LUT__12243" port: "in[1]" }
 }
net {
	name: "n7074"
	terminal	{ cell: "LUT__12237" port: "out" }
	terminal	{ cell: "LUT__12243" port: "in[2]" }
 }
net {
	name: "n7075"
	terminal	{ cell: "LUT__12238" port: "out" }
	terminal	{ cell: "LUT__12242" port: "in[0]" }
 }
net {
	name: "n7076"
	terminal	{ cell: "LUT__12239" port: "out" }
	terminal	{ cell: "LUT__12242" port: "in[1]" }
 }
net {
	name: "n7077"
	terminal	{ cell: "LUT__12240" port: "out" }
	terminal	{ cell: "LUT__12242" port: "in[2]" }
 }
net {
	name: "n7078"
	terminal	{ cell: "LUT__12241" port: "out" }
	terminal	{ cell: "LUT__12242" port: "in[3]" }
 }
net {
	name: "n7079"
	terminal	{ cell: "LUT__12242" port: "out" }
	terminal	{ cell: "LUT__12243" port: "in[3]" }
 }
net {
	name: "n7080"
	terminal	{ cell: "LUT__12243" port: "out" }
	terminal	{ cell: "LUT__12244" port: "in[3]" }
 }
net {
	name: "n7081"
	terminal	{ cell: "LUT__12244" port: "out" }
	terminal	{ cell: "LUT__12245" port: "in[2]" }
 }
net {
	name: "n7082"
	terminal	{ cell: "LUT__12247" port: "out" }
	terminal	{ cell: "LUT__12257" port: "in[2]" }
 }
net {
	name: "n7083"
	terminal	{ cell: "LUT__12248" port: "out" }
	terminal	{ cell: "LUT__12256" port: "in[0]" }
 }
net {
	name: "n7084"
	terminal	{ cell: "LUT__12249" port: "out" }
	terminal	{ cell: "LUT__12256" port: "in[1]" }
 }
net {
	name: "n7085"
	terminal	{ cell: "LUT__12250" port: "out" }
	terminal	{ cell: "LUT__12256" port: "in[2]" }
 }
net {
	name: "n7086"
	terminal	{ cell: "LUT__12251" port: "out" }
	terminal	{ cell: "LUT__12255" port: "in[0]" }
 }
net {
	name: "n7087"
	terminal	{ cell: "LUT__12252" port: "out" }
	terminal	{ cell: "LUT__12255" port: "in[1]" }
 }
net {
	name: "n7088"
	terminal	{ cell: "LUT__12253" port: "out" }
	terminal	{ cell: "LUT__12255" port: "in[2]" }
 }
net {
	name: "n7089"
	terminal	{ cell: "LUT__12254" port: "out" }
	terminal	{ cell: "LUT__12255" port: "in[3]" }
 }
net {
	name: "n7090"
	terminal	{ cell: "LUT__12255" port: "out" }
	terminal	{ cell: "LUT__12256" port: "in[3]" }
 }
net {
	name: "n7091"
	terminal	{ cell: "LUT__12256" port: "out" }
	terminal	{ cell: "LUT__12257" port: "in[3]" }
 }
net {
	name: "n7092"
	terminal	{ cell: "LUT__12257" port: "out" }
	terminal	{ cell: "LUT__12258" port: "in[2]" }
 }
net {
	name: "n7093"
	terminal	{ cell: "LUT__12259" port: "out" }
	terminal	{ cell: "LUT__12269" port: "in[2]" }
 }
net {
	name: "n7094"
	terminal	{ cell: "LUT__12260" port: "out" }
	terminal	{ cell: "LUT__12268" port: "in[0]" }
 }
net {
	name: "n7095"
	terminal	{ cell: "LUT__12261" port: "out" }
	terminal	{ cell: "LUT__12268" port: "in[1]" }
 }
net {
	name: "n7096"
	terminal	{ cell: "LUT__12262" port: "out" }
	terminal	{ cell: "LUT__12268" port: "in[2]" }
 }
net {
	name: "n7097"
	terminal	{ cell: "LUT__12263" port: "out" }
	terminal	{ cell: "LUT__12267" port: "in[0]" }
 }
net {
	name: "n7098"
	terminal	{ cell: "LUT__12264" port: "out" }
	terminal	{ cell: "LUT__12267" port: "in[1]" }
 }
net {
	name: "n7099"
	terminal	{ cell: "LUT__12265" port: "out" }
	terminal	{ cell: "LUT__12267" port: "in[2]" }
 }
net {
	name: "n7100"
	terminal	{ cell: "LUT__12266" port: "out" }
	terminal	{ cell: "LUT__12267" port: "in[3]" }
 }
net {
	name: "n7101"
	terminal	{ cell: "LUT__12267" port: "out" }
	terminal	{ cell: "LUT__12268" port: "in[3]" }
 }
net {
	name: "n7102"
	terminal	{ cell: "LUT__12268" port: "out" }
	terminal	{ cell: "LUT__12269" port: "in[3]" }
 }
net {
	name: "n7103"
	terminal	{ cell: "LUT__12269" port: "out" }
	terminal	{ cell: "LUT__12270" port: "in[2]" }
 }
net {
	name: "n7104"
	terminal	{ cell: "LUT__12271" port: "out" }
	terminal	{ cell: "LUT__12272" port: "in[1]" }
	terminal	{ cell: "LUT__12273" port: "in[2]" }
	terminal	{ cell: "LUT__12274" port: "in[2]" }
	terminal	{ cell: "LUT__12275" port: "in[2]" }
	terminal	{ cell: "LUT__12276" port: "in[2]" }
 }
net {
	name: "n7105"
	terminal	{ cell: "LUT__12277" port: "out" }
	terminal	{ cell: "LUT__12278" port: "in[1]" }
	terminal	{ cell: "LUT__12295" port: "in[1]" }
 }
net {
	name: "n7106"
	terminal	{ cell: "LUT__12278" port: "out" }
	terminal	{ cell: "LUT__12281" port: "in[2]" }
	terminal	{ cell: "LUT__12283" port: "in[1]" }
	terminal	{ cell: "LUT__12285" port: "in[2]" }
	terminal	{ cell: "LUT__12286" port: "in[2]" }
	terminal	{ cell: "LUT__12287" port: "in[0]" }
	terminal	{ cell: "LUT__12288" port: "in[2]" }
	terminal	{ cell: "LUT__12289" port: "in[0]" }
 }
net {
	name: "n7107"
	terminal	{ cell: "LUT__12279" port: "out" }
	terminal	{ cell: "LUT__12281" port: "in[1]" }
	terminal	{ cell: "LUT__12287" port: "in[2]" }
	terminal	{ cell: "LUT__12291" port: "in[1]" }
	terminal	{ cell: "LUT__12294" port: "in[2]" }
	terminal	{ cell: "LUT__12299" port: "in[0]" }
 }
net {
	name: "n7108"
	terminal	{ cell: "LUT__12280" port: "out" }
	terminal	{ cell: "LUT__12281" port: "in[3]" }
	terminal	{ cell: "LUT__12283" port: "in[3]" }
	terminal	{ cell: "LUT__12285" port: "in[3]" }
	terminal	{ cell: "LUT__12286" port: "in[3]" }
	terminal	{ cell: "LUT__12287" port: "in[3]" }
	terminal	{ cell: "LUT__12288" port: "in[3]" }
	terminal	{ cell: "LUT__12289" port: "in[3]" }
	terminal	{ cell: "LUT__12291" port: "in[2]" }
	terminal	{ cell: "LUT__12292" port: "in[2]" }
	terminal	{ cell: "LUT__12293" port: "in[2]" }
	terminal	{ cell: "LUT__12295" port: "in[2]" }
	terminal	{ cell: "LUT__12296" port: "in[3]" }
	terminal	{ cell: "LUT__12297" port: "in[3]" }
	terminal	{ cell: "LUT__12298" port: "in[3]" }
	terminal	{ cell: "LUT__12299" port: "in[2]" }
	terminal	{ cell: "LUT__12300" port: "in[2]" }
	terminal	{ cell: "LUT__12301" port: "in[3]" }
	terminal	{ cell: "LUT__12303" port: "in[3]" }
	terminal	{ cell: "LUT__12304" port: "in[3]" }
 }
net {
	name: "n7109"
	terminal	{ cell: "LUT__12282" port: "out" }
	terminal	{ cell: "LUT__12283" port: "in[2]" }
	terminal	{ cell: "LUT__12288" port: "in[0]" }
	terminal	{ cell: "LUT__12292" port: "in[1]" }
 }
net {
	name: "n7110"
	terminal	{ cell: "LUT__12284" port: "out" }
	terminal	{ cell: "LUT__12285" port: "in[1]" }
	terminal	{ cell: "LUT__12293" port: "in[1]" }
	terminal	{ cell: "LUT__12296" port: "in[2]" }
	terminal	{ cell: "LUT__12298" port: "in[1]" }
	terminal	{ cell: "LUT__12304" port: "in[1]" }
 }
net {
	name: "n7111"
	terminal	{ cell: "LUT__12290" port: "out" }
	terminal	{ cell: "LUT__12291" port: "in[0]" }
	terminal	{ cell: "LUT__12292" port: "in[0]" }
	terminal	{ cell: "LUT__12293" port: "in[0]" }
 }
net {
	name: "n7112"
	terminal	{ cell: "LUT__12294" port: "out" }
	terminal	{ cell: "LUT__12295" port: "in[0]" }
 }
net {
	name: "n7113"
	terminal	{ cell: "LUT__12302" port: "out" }
	terminal	{ cell: "LUT__12303" port: "in[0]" }
	terminal	{ cell: "LUT__12304" port: "in[2]" }
 }
net {
	name: "n7114"
	terminal	{ cell: "LUT__12305" port: "out" }
	terminal	{ cell: "LUT__12312" port: "in[1]" }
	terminal	{ cell: "LUT__12314" port: "in[0]" }
	terminal	{ cell: "LUT__12580" port: "in[0]" }
	terminal	{ cell: "LUT__12584" port: "in[0]" }
	terminal	{ cell: "LUT__12588" port: "in[0]" }
	terminal	{ cell: "LUT__12592" port: "in[0]" }
	terminal	{ cell: "LUT__12596" port: "in[0]" }
	terminal	{ cell: "LUT__12600" port: "in[0]" }
	terminal	{ cell: "LUT__12604" port: "in[0]" }
	terminal	{ cell: "LUT__12607" port: "in[0]" }
	terminal	{ cell: "LUT__12610" port: "in[0]" }
	terminal	{ cell: "LUT__12613" port: "in[0]" }
	terminal	{ cell: "LUT__12616" port: "in[0]" }
	terminal	{ cell: "LUT__12619" port: "in[0]" }
	terminal	{ cell: "LUT__12622" port: "in[0]" }
	terminal	{ cell: "LUT__12625" port: "in[0]" }
	terminal	{ cell: "LUT__12628" port: "in[0]" }
 }
net {
	name: "n7115"
	terminal	{ cell: "LUT__12306" port: "out" }
	terminal	{ cell: "LUT__12307" port: "in[2]" }
 }
net {
	name: "n7116"
	terminal	{ cell: "LUT__12307" port: "out" }
	terminal	{ cell: "LUT__12308" port: "in[0]" }
	terminal	{ cell: "LUT__12315" port: "in[0]" }
	terminal	{ cell: "LUT__12358" port: "in[1]" }
	terminal	{ cell: "LUT__12360" port: "in[1]" }
	terminal	{ cell: "LUT__12363" port: "in[0]" }
	terminal	{ cell: "LUT__12365" port: "in[1]" }
 }
net {
	name: "n7117"
	terminal	{ cell: "LUT__12308" port: "out" }
	terminal	{ cell: "LUT__12309" port: "in[2]" }
	terminal	{ cell: "LUT__12316" port: "in[0]" }
	terminal	{ cell: "LUT__12577" port: "in[2]" }
	terminal	{ cell: "LUT__12581" port: "in[2]" }
	terminal	{ cell: "LUT__12585" port: "in[2]" }
	terminal	{ cell: "LUT__12589" port: "in[2]" }
	terminal	{ cell: "LUT__12593" port: "in[2]" }
	terminal	{ cell: "LUT__12597" port: "in[2]" }
	terminal	{ cell: "LUT__12601" port: "in[2]" }
	terminal	{ cell: "LUT__12606" port: "in[2]" }
	terminal	{ cell: "LUT__12609" port: "in[2]" }
	terminal	{ cell: "LUT__12612" port: "in[2]" }
	terminal	{ cell: "LUT__12615" port: "in[2]" }
	terminal	{ cell: "LUT__12618" port: "in[2]" }
	terminal	{ cell: "LUT__12621" port: "in[2]" }
	terminal	{ cell: "LUT__12624" port: "in[2]" }
	terminal	{ cell: "LUT__12627" port: "in[2]" }
 }
net {
	name: "n7118"
	terminal	{ cell: "LUT__12309" port: "out" }
	terminal	{ cell: "LUT__12310" port: "in[0]" }
 }
net {
	name: "n7119"
	terminal	{ cell: "LUT__12310" port: "out" }
	terminal	{ cell: "LUT__12314" port: "in[2]" }
 }
net {
	name: "n7120"
	terminal	{ cell: "LUT__12311" port: "out" }
	terminal	{ cell: "LUT__12313" port: "in[2]" }
	terminal	{ cell: "LUT__12579" port: "in[2]" }
	terminal	{ cell: "LUT__12583" port: "in[2]" }
	terminal	{ cell: "LUT__12587" port: "in[2]" }
	terminal	{ cell: "LUT__12591" port: "in[2]" }
	terminal	{ cell: "LUT__12595" port: "in[2]" }
	terminal	{ cell: "LUT__12599" port: "in[2]" }
	terminal	{ cell: "LUT__12603" port: "in[2]" }
	terminal	{ cell: "LUT__12605" port: "in[2]" }
	terminal	{ cell: "LUT__12608" port: "in[2]" }
	terminal	{ cell: "LUT__12611" port: "in[2]" }
	terminal	{ cell: "LUT__12614" port: "in[2]" }
	terminal	{ cell: "LUT__12617" port: "in[2]" }
	terminal	{ cell: "LUT__12620" port: "in[2]" }
	terminal	{ cell: "LUT__12623" port: "in[2]" }
	terminal	{ cell: "LUT__12626" port: "in[2]" }
 }
net {
	name: "n7121"
	terminal	{ cell: "LUT__12312" port: "out" }
	terminal	{ cell: "LUT__12313" port: "in[3]" }
	terminal	{ cell: "LUT__12579" port: "in[3]" }
	terminal	{ cell: "LUT__12583" port: "in[3]" }
	terminal	{ cell: "LUT__12587" port: "in[3]" }
	terminal	{ cell: "LUT__12591" port: "in[3]" }
	terminal	{ cell: "LUT__12595" port: "in[3]" }
	terminal	{ cell: "LUT__12599" port: "in[3]" }
	terminal	{ cell: "LUT__12603" port: "in[3]" }
	terminal	{ cell: "LUT__12605" port: "in[3]" }
	terminal	{ cell: "LUT__12608" port: "in[3]" }
	terminal	{ cell: "LUT__12611" port: "in[3]" }
	terminal	{ cell: "LUT__12614" port: "in[3]" }
	terminal	{ cell: "LUT__12617" port: "in[3]" }
	terminal	{ cell: "LUT__12620" port: "in[3]" }
	terminal	{ cell: "LUT__12623" port: "in[3]" }
	terminal	{ cell: "LUT__12626" port: "in[3]" }
 }
net {
	name: "n7122"
	terminal	{ cell: "LUT__12313" port: "out" }
	terminal	{ cell: "LUT__12314" port: "in[3]" }
 }
net {
	name: "n7123"
	terminal	{ cell: "LUT__12317" port: "out" }
	terminal	{ cell: "LUT__12318" port: "in[1]" }
	terminal	{ cell: "LUT__12728" port: "in[1]" }
	terminal	{ cell: "LUT__12737" port: "in[1]" }
	terminal	{ cell: "LUT__12739" port: "in[2]" }
	terminal	{ cell: "LUT__12756" port: "in[2]" }
 }
net {
	name: "n7124"
	terminal	{ cell: "LUT__12318" port: "out" }
	terminal	{ cell: "LUT__12319" port: "in[2]" }
	terminal	{ cell: "LUT__12744" port: "in[1]" }
 }
net {
	name: "n7125"
	terminal	{ cell: "LUT__12319" port: "out" }
	terminal	{ cell: "LUT__12322" port: "in[0]" }
 }
net {
	name: "n7126"
	terminal	{ cell: "LUT__12320" port: "out" }
	terminal	{ cell: "LUT__12322" port: "in[1]" }
	terminal	{ cell: "LUT__12739" port: "in[3]" }
 }
net {
	name: "n7127"
	terminal	{ cell: "LUT__12321" port: "out" }
	terminal	{ cell: "LUT__12322" port: "in[2]" }
 }
net {
	name: "n7128"
	terminal	{ cell: "LUT__12324" port: "out" }
	terminal	{ cell: "LUT__12328" port: "in[0]" }
 }
net {
	name: "n7129"
	terminal	{ cell: "LUT__12325" port: "out" }
	terminal	{ cell: "LUT__12328" port: "in[1]" }
 }
net {
	name: "n7130"
	terminal	{ cell: "LUT__12326" port: "out" }
	terminal	{ cell: "LUT__12328" port: "in[2]" }
 }
net {
	name: "n7131"
	terminal	{ cell: "LUT__12327" port: "out" }
	terminal	{ cell: "LUT__12328" port: "in[3]" }
 }
net {
	name: "n7132"
	terminal	{ cell: "LUT__12328" port: "out" }
	terminal	{ cell: "LUT__12334" port: "in[0]" }
 }
net {
	name: "n7133"
	terminal	{ cell: "LUT__12329" port: "out" }
	terminal	{ cell: "LUT__12334" port: "in[1]" }
 }
net {
	name: "n7134"
	terminal	{ cell: "LUT__12330" port: "out" }
	terminal	{ cell: "LUT__12334" port: "in[2]" }
 }
net {
	name: "n7135"
	terminal	{ cell: "LUT__12331" port: "out" }
	terminal	{ cell: "LUT__12333" port: "in[0]" }
 }
net {
	name: "n7136"
	terminal	{ cell: "LUT__12332" port: "out" }
	terminal	{ cell: "LUT__12333" port: "in[3]" }
 }
net {
	name: "n7137"
	terminal	{ cell: "LUT__12333" port: "out" }
	terminal	{ cell: "LUT__12334" port: "in[3]" }
 }
net {
	name: "n7138"
	terminal	{ cell: "LUT__12336" port: "out" }
	terminal	{ cell: "LUT__12337" port: "in[2]" }
	terminal	{ cell: "LUT__12397" port: "in[3]" }
	terminal	{ cell: "LUT__12401" port: "in[3]" }
	terminal	{ cell: "LUT__12404" port: "in[3]" }
	terminal	{ cell: "LUT__12407" port: "in[3]" }
	terminal	{ cell: "LUT__12410" port: "in[3]" }
	terminal	{ cell: "LUT__12413" port: "in[3]" }
	terminal	{ cell: "LUT__12416" port: "in[3]" }
	terminal	{ cell: "LUT__12419" port: "in[3]" }
	terminal	{ cell: "LUT__12424" port: "in[0]" }
 }
net {
	name: "n7139"
	terminal	{ cell: "LUT__12338" port: "out" }
	terminal	{ cell: "LUT__12340" port: "in[1]" }
	terminal	{ cell: "LUT__12341" port: "in[0]" }
	terminal	{ cell: "LUT__12342" port: "in[2]" }
	terminal	{ cell: "LUT__12344" port: "in[3]" }
	terminal	{ cell: "LUT__12346" port: "in[2]" }
	terminal	{ cell: "LUT__12348" port: "in[3]" }
	terminal	{ cell: "LUT__12351" port: "in[2]" }
	terminal	{ cell: "LUT__12353" port: "in[3]" }
	terminal	{ cell: "LUT__12357" port: "in[0]" }
	terminal	{ cell: "LUT__12358" port: "in[2]" }
	terminal	{ cell: "LUT__12360" port: "in[3]" }
	terminal	{ cell: "LUT__12363" port: "in[3]" }
	terminal	{ cell: "LUT__12366" port: "in[2]" }
	terminal	{ cell: "LUT__12369" port: "in[2]" }
	terminal	{ cell: "LUT__12371" port: "in[3]" }
 }
net {
	name: "n7140"
	terminal	{ cell: "LUT__12339" port: "out" }
	terminal	{ cell: "LUT__12340" port: "in[2]" }
 }
net {
	name: "n7141"
	terminal	{ cell: "LUT__12342" port: "out" }
	terminal	{ cell: "LUT__12343" port: "in[2]" }
 }
net {
	name: "n7142"
	terminal	{ cell: "LUT__12344" port: "out" }
	terminal	{ cell: "LUT__12345" port: "in[2]" }
 }
net {
	name: "n7143"
	terminal	{ cell: "LUT__12346" port: "out" }
	terminal	{ cell: "LUT__12347" port: "in[2]" }
 }
net {
	name: "n7144"
	terminal	{ cell: "LUT__12348" port: "out" }
	terminal	{ cell: "LUT__12349" port: "in[2]" }
 }
net {
	name: "n7145"
	terminal	{ cell: "LUT__12350" port: "out" }
	terminal	{ cell: "LUT__12351" port: "in[1]" }
	terminal	{ cell: "LUT__12353" port: "in[1]" }
	terminal	{ cell: "LUT__12355" port: "in[2]" }
 }
net {
	name: "n7146"
	terminal	{ cell: "LUT__12351" port: "out" }
	terminal	{ cell: "LUT__12352" port: "in[2]" }
 }
net {
	name: "n7147"
	terminal	{ cell: "LUT__12353" port: "out" }
	terminal	{ cell: "LUT__12354" port: "in[2]" }
 }
net {
	name: "n7148"
	terminal	{ cell: "LUT__12355" port: "out" }
	terminal	{ cell: "LUT__12357" port: "in[1]" }
 }
net {
	name: "n7149"
	terminal	{ cell: "LUT__12356" port: "out" }
	terminal	{ cell: "LUT__12357" port: "in[2]" }
 }
net {
	name: "n7150"
	terminal	{ cell: "LUT__12358" port: "out" }
	terminal	{ cell: "LUT__12359" port: "in[2]" }
 }
net {
	name: "n7151"
	terminal	{ cell: "LUT__12360" port: "out" }
	terminal	{ cell: "LUT__12361" port: "in[2]" }
 }
net {
	name: "n7152"
	terminal	{ cell: "LUT__12362" port: "out" }
	terminal	{ cell: "LUT__12363" port: "in[1]" }
	terminal	{ cell: "LUT__12365" port: "in[2]" }
 }
net {
	name: "n7153"
	terminal	{ cell: "LUT__12363" port: "out" }
	terminal	{ cell: "LUT__12364" port: "in[2]" }
 }
net {
	name: "n7154"
	terminal	{ cell: "LUT__12365" port: "out" }
	terminal	{ cell: "LUT__12366" port: "in[1]" }
	terminal	{ cell: "LUT__12368" port: "in[1]" }
 }
net {
	name: "n7155"
	terminal	{ cell: "LUT__12366" port: "out" }
	terminal	{ cell: "LUT__12367" port: "in[2]" }
 }
net {
	name: "n7156"
	terminal	{ cell: "LUT__12368" port: "out" }
	terminal	{ cell: "LUT__12369" port: "in[1]" }
	terminal	{ cell: "LUT__12371" port: "in[1]" }
	terminal	{ cell: "LUT__12374" port: "in[2]" }
 }
net {
	name: "n7157"
	terminal	{ cell: "LUT__12369" port: "out" }
	terminal	{ cell: "LUT__12370" port: "in[2]" }
 }
net {
	name: "n7158"
	terminal	{ cell: "LUT__12371" port: "out" }
	terminal	{ cell: "LUT__12372" port: "in[2]" }
 }
net {
	name: "n7159"
	terminal	{ cell: "LUT__12373" port: "out" }
	terminal	{ cell: "LUT__12374" port: "in[3]" }
 }
net {
	name: "n7160"
	terminal	{ cell: "LUT__12374" port: "out" }
	terminal	{ cell: "LUT__12375" port: "in[2]" }
 }
net {
	name: "n7161"
	terminal	{ cell: "LUT__12377" port: "out" }
	terminal	{ cell: "LUT__12378" port: "in[1]" }
	terminal	{ cell: "LUT__12385" port: "in[0]" }
	terminal	{ cell: "LUT__12388" port: "in[2]" }
 }
net {
	name: "n7162"
	terminal	{ cell: "LUT__12378" port: "out" }
	terminal	{ cell: "LUT__12379" port: "in[0]" }
 }
net {
	name: "n7163"
	terminal	{ cell: "LUT__12379" port: "out" }
	terminal	{ cell: "LUT__12381" port: "in[0]" }
 }
net {
	name: "n7164"
	terminal	{ cell: "LUT__12380" port: "out" }
	terminal	{ cell: "LUT__12381" port: "in[3]" }
	terminal	{ cell: "LUT__12387" port: "in[1]" }
	terminal	{ cell: "LUT__12391" port: "in[1]" }
	terminal	{ cell: "LUT__12393" port: "in[3]" }
 }
net {
	name: "n7165"
	terminal	{ cell: "LUT__12382" port: "out" }
	terminal	{ cell: "LUT__12385" port: "in[1]" }
 }
net {
	name: "n7166"
	terminal	{ cell: "LUT__12383" port: "out" }
	terminal	{ cell: "LUT__12385" port: "in[2]" }
 }
net {
	name: "n7167"
	terminal	{ cell: "LUT__12384" port: "out" }
	terminal	{ cell: "LUT__12385" port: "in[3]" }
	terminal	{ cell: "LUT__12388" port: "in[1]" }
 }
net {
	name: "n7168"
	terminal	{ cell: "LUT__12385" port: "out" }
	terminal	{ cell: "LUT__12387" port: "in[2]" }
	terminal	{ cell: "LUT__12393" port: "in[0]" }
 }
net {
	name: "n7169"
	terminal	{ cell: "LUT__12386" port: "out" }
	terminal	{ cell: "LUT__12387" port: "in[0]" }
 }
net {
	name: "n7170"
	terminal	{ cell: "LUT__12388" port: "out" }
	terminal	{ cell: "LUT__12389" port: "in[1]" }
 }
net {
	name: "n7171"
	terminal	{ cell: "LUT__12389" port: "out" }
	terminal	{ cell: "LUT__12390" port: "in[0]" }
 }
net {
	name: "n7172"
	terminal	{ cell: "LUT__12390" port: "out" }
	terminal	{ cell: "LUT__12391" port: "in[0]" }
 }
net {
	name: "n7173"
	terminal	{ cell: "LUT__12392" port: "out" }
	terminal	{ cell: "LUT__12393" port: "in[1]" }
 }
net {
	name: "n7174"
	terminal	{ cell: "LUT__12394" port: "out" }
	terminal	{ cell: "LUT__12395" port: "in[0]" }
	terminal	{ cell: "LUT__12549" port: "in[3]" }
	terminal	{ cell: "LUT__12558" port: "in[1]" }
	terminal	{ cell: "LUT__12562" port: "in[1]" }
	terminal	{ cell: "LUT__12566" port: "in[1]" }
 }
net {
	name: "n7175"
	terminal	{ cell: "LUT__12395" port: "out" }
	terminal	{ cell: "LUT__12400" port: "in[0]" }
	terminal	{ cell: "LUT__12403" port: "in[0]" }
	terminal	{ cell: "LUT__12406" port: "in[0]" }
	terminal	{ cell: "LUT__12409" port: "in[0]" }
	terminal	{ cell: "LUT__12412" port: "in[0]" }
	terminal	{ cell: "LUT__12415" port: "in[0]" }
	terminal	{ cell: "LUT__12418" port: "in[0]" }
	terminal	{ cell: "LUT__12421" port: "in[0]" }
	terminal	{ cell: "LUT__12425" port: "in[3]" }
	terminal	{ cell: "LUT__12428" port: "in[3]" }
	terminal	{ cell: "LUT__12431" port: "in[3]" }
	terminal	{ cell: "LUT__12434" port: "in[3]" }
	terminal	{ cell: "LUT__12437" port: "in[3]" }
	terminal	{ cell: "LUT__12440" port: "in[3]" }
	terminal	{ cell: "LUT__12443" port: "in[3]" }
	terminal	{ cell: "LUT__12446" port: "in[3]" }
	terminal	{ cell: "LUT__12451" port: "in[3]" }
	terminal	{ cell: "LUT__12454" port: "in[3]" }
	terminal	{ cell: "LUT__12457" port: "in[3]" }
	terminal	{ cell: "LUT__12460" port: "in[3]" }
	terminal	{ cell: "LUT__12463" port: "in[3]" }
	terminal	{ cell: "LUT__12466" port: "in[3]" }
	terminal	{ cell: "LUT__12469" port: "in[3]" }
	terminal	{ cell: "LUT__12472" port: "in[3]" }
	terminal	{ cell: "LUT__12475" port: "in[3]" }
	terminal	{ cell: "LUT__12478" port: "in[3]" }
	terminal	{ cell: "LUT__12481" port: "in[3]" }
	terminal	{ cell: "LUT__12484" port: "in[3]" }
	terminal	{ cell: "LUT__12487" port: "in[3]" }
	terminal	{ cell: "LUT__12490" port: "in[3]" }
	terminal	{ cell: "LUT__12493" port: "in[3]" }
	terminal	{ cell: "LUT__12496" port: "in[3]" }
	terminal	{ cell: "LUT__12500" port: "in[0]" }
	terminal	{ cell: "LUT__12503" port: "in[0]" }
	terminal	{ cell: "LUT__12506" port: "in[0]" }
	terminal	{ cell: "LUT__12509" port: "in[0]" }
	terminal	{ cell: "LUT__12512" port: "in[0]" }
	terminal	{ cell: "LUT__12515" port: "in[0]" }
	terminal	{ cell: "LUT__12518" port: "in[0]" }
	terminal	{ cell: "LUT__12521" port: "in[0]" }
	terminal	{ cell: "LUT__12525" port: "in[3]" }
	terminal	{ cell: "LUT__12528" port: "in[3]" }
	terminal	{ cell: "LUT__12531" port: "in[3]" }
	terminal	{ cell: "LUT__12534" port: "in[3]" }
	terminal	{ cell: "LUT__12537" port: "in[3]" }
	terminal	{ cell: "LUT__12540" port: "in[3]" }
	terminal	{ cell: "LUT__12543" port: "in[3]" }
	terminal	{ cell: "LUT__12546" port: "in[3]" }
 }
net {
	name: "n7176"
	terminal	{ cell: "LUT__12396" port: "out" }
	terminal	{ cell: "LUT__12399" port: "in[3]" }
	terminal	{ cell: "LUT__12402" port: "in[3]" }
	terminal	{ cell: "LUT__12405" port: "in[3]" }
	terminal	{ cell: "LUT__12408" port: "in[3]" }
	terminal	{ cell: "LUT__12411" port: "in[3]" }
	terminal	{ cell: "LUT__12414" port: "in[3]" }
	terminal	{ cell: "LUT__12417" port: "in[3]" }
	terminal	{ cell: "LUT__12420" port: "in[3]" }
	terminal	{ cell: "LUT__12422" port: "in[2]" }
	terminal	{ cell: "LUT__12449" port: "in[2]" }
	terminal	{ cell: "LUT__12499" port: "in[3]" }
	terminal	{ cell: "LUT__12502" port: "in[3]" }
	terminal	{ cell: "LUT__12505" port: "in[3]" }
	terminal	{ cell: "LUT__12508" port: "in[3]" }
	terminal	{ cell: "LUT__12511" port: "in[3]" }
	terminal	{ cell: "LUT__12514" port: "in[3]" }
	terminal	{ cell: "LUT__12517" port: "in[3]" }
	terminal	{ cell: "LUT__12520" port: "in[3]" }
	terminal	{ cell: "LUT__12522" port: "in[2]" }
	terminal	{ cell: "LUT__12548" port: "in[2]" }
	terminal	{ cell: "LUT__12550" port: "in[2]" }
	terminal	{ cell: "LUT__12559" port: "in[3]" }
	terminal	{ cell: "LUT__12563" port: "in[3]" }
	terminal	{ cell: "LUT__12567" port: "in[3]" }
 }
net {
	name: "n7177"
	terminal	{ cell: "LUT__12397" port: "out" }
	terminal	{ cell: "LUT__12399" port: "in[0]" }
 }
net {
	name: "n7178"
	terminal	{ cell: "LUT__12398" port: "out" }
	terminal	{ cell: "LUT__12399" port: "in[1]" }
	terminal	{ cell: "LUT__12402" port: "in[1]" }
	terminal	{ cell: "LUT__12405" port: "in[1]" }
	terminal	{ cell: "LUT__12408" port: "in[1]" }
	terminal	{ cell: "LUT__12411" port: "in[1]" }
	terminal	{ cell: "LUT__12414" port: "in[1]" }
	terminal	{ cell: "LUT__12417" port: "in[1]" }
	terminal	{ cell: "LUT__12420" port: "in[1]" }
	terminal	{ cell: "LUT__12422" port: "in[0]" }
	terminal	{ cell: "LUT__12424" port: "in[2]" }
	terminal	{ cell: "LUT__12449" port: "in[1]" }
	terminal	{ cell: "LUT__12451" port: "in[1]" }
	terminal	{ cell: "LUT__12454" port: "in[1]" }
	terminal	{ cell: "LUT__12457" port: "in[1]" }
	terminal	{ cell: "LUT__12460" port: "in[1]" }
	terminal	{ cell: "LUT__12463" port: "in[1]" }
	terminal	{ cell: "LUT__12466" port: "in[1]" }
	terminal	{ cell: "LUT__12469" port: "in[1]" }
	terminal	{ cell: "LUT__12472" port: "in[1]" }
	terminal	{ cell: "LUT__12475" port: "in[1]" }
	terminal	{ cell: "LUT__12478" port: "in[1]" }
	terminal	{ cell: "LUT__12481" port: "in[1]" }
	terminal	{ cell: "LUT__12484" port: "in[1]" }
	terminal	{ cell: "LUT__12487" port: "in[1]" }
	terminal	{ cell: "LUT__12490" port: "in[1]" }
	terminal	{ cell: "LUT__12493" port: "in[1]" }
	terminal	{ cell: "LUT__12496" port: "in[1]" }
	terminal	{ cell: "LUT__12499" port: "in[1]" }
	terminal	{ cell: "LUT__12502" port: "in[1]" }
	terminal	{ cell: "LUT__12505" port: "in[1]" }
	terminal	{ cell: "LUT__12508" port: "in[1]" }
	terminal	{ cell: "LUT__12511" port: "in[1]" }
	terminal	{ cell: "LUT__12514" port: "in[1]" }
	terminal	{ cell: "LUT__12517" port: "in[1]" }
	terminal	{ cell: "LUT__12520" port: "in[1]" }
	terminal	{ cell: "LUT__12522" port: "in[0]" }
	terminal	{ cell: "LUT__12524" port: "in[2]" }
	terminal	{ cell: "LUT__12548" port: "in[0]" }
 }
net {
	name: "n7179"
	terminal	{ cell: "LUT__12399" port: "out" }
	terminal	{ cell: "LUT__12400" port: "in[2]" }
 }
net {
	name: "n7180"
	terminal	{ cell: "LUT__12401" port: "out" }
	terminal	{ cell: "LUT__12402" port: "in[0]" }
 }
net {
	name: "n7181"
	terminal	{ cell: "LUT__12402" port: "out" }
	terminal	{ cell: "LUT__12403" port: "in[2]" }
 }
net {
	name: "n7182"
	terminal	{ cell: "LUT__12404" port: "out" }
	terminal	{ cell: "LUT__12405" port: "in[0]" }
 }
net {
	name: "n7183"
	terminal	{ cell: "LUT__12405" port: "out" }
	terminal	{ cell: "LUT__12406" port: "in[2]" }
 }
net {
	name: "n7184"
	terminal	{ cell: "LUT__12407" port: "out" }
	terminal	{ cell: "LUT__12408" port: "in[0]" }
 }
net {
	name: "n7185"
	terminal	{ cell: "LUT__12408" port: "out" }
	terminal	{ cell: "LUT__12409" port: "in[2]" }
 }
net {
	name: "n7186"
	terminal	{ cell: "LUT__12410" port: "out" }
	terminal	{ cell: "LUT__12411" port: "in[0]" }
 }
net {
	name: "n7187"
	terminal	{ cell: "LUT__12411" port: "out" }
	terminal	{ cell: "LUT__12412" port: "in[2]" }
 }
net {
	name: "n7188"
	terminal	{ cell: "LUT__12413" port: "out" }
	terminal	{ cell: "LUT__12414" port: "in[0]" }
 }
net {
	name: "n7189"
	terminal	{ cell: "LUT__12414" port: "out" }
	terminal	{ cell: "LUT__12415" port: "in[2]" }
 }
net {
	name: "n7190"
	terminal	{ cell: "LUT__12416" port: "out" }
	terminal	{ cell: "LUT__12417" port: "in[0]" }
 }
net {
	name: "n7191"
	terminal	{ cell: "LUT__12417" port: "out" }
	terminal	{ cell: "LUT__12418" port: "in[2]" }
 }
net {
	name: "n7192"
	terminal	{ cell: "LUT__12419" port: "out" }
	terminal	{ cell: "LUT__12420" port: "in[0]" }
 }
net {
	name: "n7193"
	terminal	{ cell: "LUT__12420" port: "out" }
	terminal	{ cell: "LUT__12421" port: "in[2]" }
 }
net {
	name: "n7194"
	terminal	{ cell: "LUT__12422" port: "out" }
	terminal	{ cell: "LUT__12426" port: "in[0]" }
	terminal	{ cell: "LUT__12429" port: "in[0]" }
	terminal	{ cell: "LUT__12432" port: "in[0]" }
	terminal	{ cell: "LUT__12435" port: "in[0]" }
	terminal	{ cell: "LUT__12438" port: "in[0]" }
	terminal	{ cell: "LUT__12441" port: "in[0]" }
	terminal	{ cell: "LUT__12444" port: "in[0]" }
	terminal	{ cell: "LUT__12447" port: "in[0]" }
 }
net {
	name: "n7195"
	terminal	{ cell: "LUT__12423" port: "out" }
	terminal	{ cell: "LUT__12425" port: "in[0]" }
 }
net {
	name: "n7196"
	terminal	{ cell: "LUT__12424" port: "out" }
	terminal	{ cell: "LUT__12425" port: "in[1]" }
	terminal	{ cell: "LUT__12428" port: "in[1]" }
	terminal	{ cell: "LUT__12431" port: "in[1]" }
	terminal	{ cell: "LUT__12434" port: "in[1]" }
	terminal	{ cell: "LUT__12437" port: "in[1]" }
	terminal	{ cell: "LUT__12440" port: "in[1]" }
	terminal	{ cell: "LUT__12443" port: "in[1]" }
	terminal	{ cell: "LUT__12446" port: "in[1]" }
 }
net {
	name: "n7197"
	terminal	{ cell: "LUT__12425" port: "out" }
	terminal	{ cell: "LUT__12426" port: "in[2]" }
 }
net {
	name: "n7198"
	terminal	{ cell: "LUT__12427" port: "out" }
	terminal	{ cell: "LUT__12428" port: "in[0]" }
 }
net {
	name: "n7199"
	terminal	{ cell: "LUT__12428" port: "out" }
	terminal	{ cell: "LUT__12429" port: "in[2]" }
 }
net {
	name: "n7200"
	terminal	{ cell: "LUT__12430" port: "out" }
	terminal	{ cell: "LUT__12431" port: "in[0]" }
 }
net {
	name: "n7201"
	terminal	{ cell: "LUT__12431" port: "out" }
	terminal	{ cell: "LUT__12432" port: "in[2]" }
 }
net {
	name: "n7202"
	terminal	{ cell: "LUT__12433" port: "out" }
	terminal	{ cell: "LUT__12434" port: "in[0]" }
 }
net {
	name: "n7203"
	terminal	{ cell: "LUT__12434" port: "out" }
	terminal	{ cell: "LUT__12435" port: "in[2]" }
 }
net {
	name: "n7204"
	terminal	{ cell: "LUT__12436" port: "out" }
	terminal	{ cell: "LUT__12437" port: "in[0]" }
 }
net {
	name: "n7205"
	terminal	{ cell: "LUT__12437" port: "out" }
	terminal	{ cell: "LUT__12438" port: "in[2]" }
 }
net {
	name: "n7206"
	terminal	{ cell: "LUT__12439" port: "out" }
	terminal	{ cell: "LUT__12440" port: "in[0]" }
 }
net {
	name: "n7207"
	terminal	{ cell: "LUT__12440" port: "out" }
	terminal	{ cell: "LUT__12441" port: "in[2]" }
 }
net {
	name: "n7208"
	terminal	{ cell: "LUT__12442" port: "out" }
	terminal	{ cell: "LUT__12443" port: "in[0]" }
 }
net {
	name: "n7209"
	terminal	{ cell: "LUT__12443" port: "out" }
	terminal	{ cell: "LUT__12444" port: "in[2]" }
 }
net {
	name: "n7210"
	terminal	{ cell: "LUT__12445" port: "out" }
	terminal	{ cell: "LUT__12446" port: "in[0]" }
 }
net {
	name: "n7211"
	terminal	{ cell: "LUT__12446" port: "out" }
	terminal	{ cell: "LUT__12447" port: "in[2]" }
 }
net {
	name: "n7212"
	terminal	{ cell: "LUT__12448" port: "out" }
	terminal	{ cell: "LUT__12449" port: "in[0]" }
	terminal	{ cell: "LUT__12450" port: "in[0]" }
	terminal	{ cell: "LUT__12453" port: "in[0]" }
	terminal	{ cell: "LUT__12456" port: "in[0]" }
	terminal	{ cell: "LUT__12459" port: "in[0]" }
	terminal	{ cell: "LUT__12462" port: "in[0]" }
	terminal	{ cell: "LUT__12465" port: "in[0]" }
	terminal	{ cell: "LUT__12468" port: "in[0]" }
	terminal	{ cell: "LUT__12471" port: "in[0]" }
	terminal	{ cell: "LUT__12474" port: "in[0]" }
	terminal	{ cell: "LUT__12477" port: "in[0]" }
	terminal	{ cell: "LUT__12480" port: "in[0]" }
	terminal	{ cell: "LUT__12483" port: "in[0]" }
	terminal	{ cell: "LUT__12486" port: "in[0]" }
	terminal	{ cell: "LUT__12489" port: "in[0]" }
	terminal	{ cell: "LUT__12492" port: "in[0]" }
	terminal	{ cell: "LUT__12495" port: "in[0]" }
 }
net {
	name: "n7213"
	terminal	{ cell: "LUT__12449" port: "out" }
	terminal	{ cell: "LUT__12452" port: "in[0]" }
	terminal	{ cell: "LUT__12455" port: "in[0]" }
	terminal	{ cell: "LUT__12458" port: "in[0]" }
	terminal	{ cell: "LUT__12461" port: "in[0]" }
	terminal	{ cell: "LUT__12464" port: "in[0]" }
	terminal	{ cell: "LUT__12467" port: "in[0]" }
	terminal	{ cell: "LUT__12470" port: "in[0]" }
	terminal	{ cell: "LUT__12473" port: "in[0]" }
	terminal	{ cell: "LUT__12476" port: "in[0]" }
	terminal	{ cell: "LUT__12479" port: "in[0]" }
	terminal	{ cell: "LUT__12482" port: "in[0]" }
	terminal	{ cell: "LUT__12485" port: "in[0]" }
	terminal	{ cell: "LUT__12488" port: "in[0]" }
	terminal	{ cell: "LUT__12491" port: "in[0]" }
	terminal	{ cell: "LUT__12494" port: "in[0]" }
	terminal	{ cell: "LUT__12497" port: "in[0]" }
 }
net {
	name: "n7214"
	terminal	{ cell: "LUT__12450" port: "out" }
	terminal	{ cell: "LUT__12451" port: "in[0]" }
 }
net {
	name: "n7215"
	terminal	{ cell: "LUT__12451" port: "out" }
	terminal	{ cell: "LUT__12452" port: "in[2]" }
 }
net {
	name: "n7216"
	terminal	{ cell: "LUT__12453" port: "out" }
	terminal	{ cell: "LUT__12454" port: "in[0]" }
 }
net {
	name: "n7217"
	terminal	{ cell: "LUT__12454" port: "out" }
	terminal	{ cell: "LUT__12455" port: "in[2]" }
 }
net {
	name: "n7218"
	terminal	{ cell: "LUT__12456" port: "out" }
	terminal	{ cell: "LUT__12457" port: "in[0]" }
 }
net {
	name: "n7219"
	terminal	{ cell: "LUT__12457" port: "out" }
	terminal	{ cell: "LUT__12458" port: "in[2]" }
 }
net {
	name: "n7220"
	terminal	{ cell: "LUT__12459" port: "out" }
	terminal	{ cell: "LUT__12460" port: "in[0]" }
 }
net {
	name: "n7221"
	terminal	{ cell: "LUT__12460" port: "out" }
	terminal	{ cell: "LUT__12461" port: "in[2]" }
 }
net {
	name: "n7222"
	terminal	{ cell: "LUT__12462" port: "out" }
	terminal	{ cell: "LUT__12463" port: "in[0]" }
 }
net {
	name: "n7223"
	terminal	{ cell: "LUT__12463" port: "out" }
	terminal	{ cell: "LUT__12464" port: "in[2]" }
 }
net {
	name: "n7224"
	terminal	{ cell: "LUT__12465" port: "out" }
	terminal	{ cell: "LUT__12466" port: "in[0]" }
 }
net {
	name: "n7225"
	terminal	{ cell: "LUT__12466" port: "out" }
	terminal	{ cell: "LUT__12467" port: "in[2]" }
 }
net {
	name: "n7226"
	terminal	{ cell: "LUT__12468" port: "out" }
	terminal	{ cell: "LUT__12469" port: "in[0]" }
 }
net {
	name: "n7227"
	terminal	{ cell: "LUT__12469" port: "out" }
	terminal	{ cell: "LUT__12470" port: "in[2]" }
 }
net {
	name: "n7228"
	terminal	{ cell: "LUT__12471" port: "out" }
	terminal	{ cell: "LUT__12472" port: "in[0]" }
 }
net {
	name: "n7229"
	terminal	{ cell: "LUT__12472" port: "out" }
	terminal	{ cell: "LUT__12473" port: "in[2]" }
 }
net {
	name: "n7230"
	terminal	{ cell: "LUT__12474" port: "out" }
	terminal	{ cell: "LUT__12475" port: "in[0]" }
 }
net {
	name: "n7231"
	terminal	{ cell: "LUT__12475" port: "out" }
	terminal	{ cell: "LUT__12476" port: "in[2]" }
 }
net {
	name: "n7232"
	terminal	{ cell: "LUT__12477" port: "out" }
	terminal	{ cell: "LUT__12478" port: "in[0]" }
 }
net {
	name: "n7233"
	terminal	{ cell: "LUT__12478" port: "out" }
	terminal	{ cell: "LUT__12479" port: "in[2]" }
 }
net {
	name: "n7234"
	terminal	{ cell: "LUT__12480" port: "out" }
	terminal	{ cell: "LUT__12481" port: "in[0]" }
 }
net {
	name: "n7235"
	terminal	{ cell: "LUT__12481" port: "out" }
	terminal	{ cell: "LUT__12482" port: "in[2]" }
 }
net {
	name: "n7236"
	terminal	{ cell: "LUT__12483" port: "out" }
	terminal	{ cell: "LUT__12484" port: "in[0]" }
 }
net {
	name: "n7237"
	terminal	{ cell: "LUT__12484" port: "out" }
	terminal	{ cell: "LUT__12485" port: "in[2]" }
 }
net {
	name: "n7238"
	terminal	{ cell: "LUT__12486" port: "out" }
	terminal	{ cell: "LUT__12487" port: "in[0]" }
 }
net {
	name: "n7239"
	terminal	{ cell: "LUT__12487" port: "out" }
	terminal	{ cell: "LUT__12488" port: "in[2]" }
 }
net {
	name: "n7240"
	terminal	{ cell: "LUT__12489" port: "out" }
	terminal	{ cell: "LUT__12490" port: "in[0]" }
 }
net {
	name: "n7241"
	terminal	{ cell: "LUT__12490" port: "out" }
	terminal	{ cell: "LUT__12491" port: "in[2]" }
 }
net {
	name: "n7242"
	terminal	{ cell: "LUT__12492" port: "out" }
	terminal	{ cell: "LUT__12493" port: "in[0]" }
 }
net {
	name: "n7243"
	terminal	{ cell: "LUT__12493" port: "out" }
	terminal	{ cell: "LUT__12494" port: "in[2]" }
 }
net {
	name: "n7244"
	terminal	{ cell: "LUT__12495" port: "out" }
	terminal	{ cell: "LUT__12496" port: "in[0]" }
 }
net {
	name: "n7245"
	terminal	{ cell: "LUT__12496" port: "out" }
	terminal	{ cell: "LUT__12497" port: "in[2]" }
 }
net {
	name: "n7246"
	terminal	{ cell: "LUT__12498" port: "out" }
	terminal	{ cell: "LUT__12499" port: "in[0]" }
 }
net {
	name: "n7247"
	terminal	{ cell: "LUT__12499" port: "out" }
	terminal	{ cell: "LUT__12500" port: "in[2]" }
 }
net {
	name: "n7248"
	terminal	{ cell: "LUT__12501" port: "out" }
	terminal	{ cell: "LUT__12502" port: "in[0]" }
 }
net {
	name: "n7249"
	terminal	{ cell: "LUT__12502" port: "out" }
	terminal	{ cell: "LUT__12503" port: "in[2]" }
 }
net {
	name: "n7250"
	terminal	{ cell: "LUT__12504" port: "out" }
	terminal	{ cell: "LUT__12505" port: "in[0]" }
 }
net {
	name: "n7251"
	terminal	{ cell: "LUT__12505" port: "out" }
	terminal	{ cell: "LUT__12506" port: "in[2]" }
 }
net {
	name: "n7252"
	terminal	{ cell: "LUT__12507" port: "out" }
	terminal	{ cell: "LUT__12508" port: "in[0]" }
 }
net {
	name: "n7253"
	terminal	{ cell: "LUT__12508" port: "out" }
	terminal	{ cell: "LUT__12509" port: "in[2]" }
 }
net {
	name: "n7254"
	terminal	{ cell: "LUT__12510" port: "out" }
	terminal	{ cell: "LUT__12511" port: "in[0]" }
 }
net {
	name: "n7255"
	terminal	{ cell: "LUT__12511" port: "out" }
	terminal	{ cell: "LUT__12512" port: "in[2]" }
 }
net {
	name: "n7256"
	terminal	{ cell: "LUT__12513" port: "out" }
	terminal	{ cell: "LUT__12514" port: "in[0]" }
 }
net {
	name: "n7257"
	terminal	{ cell: "LUT__12514" port: "out" }
	terminal	{ cell: "LUT__12515" port: "in[2]" }
 }
net {
	name: "n7258"
	terminal	{ cell: "LUT__12516" port: "out" }
	terminal	{ cell: "LUT__12517" port: "in[0]" }
 }
net {
	name: "n7259"
	terminal	{ cell: "LUT__12517" port: "out" }
	terminal	{ cell: "LUT__12518" port: "in[2]" }
 }
net {
	name: "n7260"
	terminal	{ cell: "LUT__12519" port: "out" }
	terminal	{ cell: "LUT__12520" port: "in[0]" }
 }
net {
	name: "n7261"
	terminal	{ cell: "LUT__12520" port: "out" }
	terminal	{ cell: "LUT__12521" port: "in[2]" }
 }
net {
	name: "n7262"
	terminal	{ cell: "LUT__12522" port: "out" }
	terminal	{ cell: "LUT__12526" port: "in[0]" }
	terminal	{ cell: "LUT__12529" port: "in[0]" }
	terminal	{ cell: "LUT__12532" port: "in[0]" }
	terminal	{ cell: "LUT__12535" port: "in[0]" }
	terminal	{ cell: "LUT__12538" port: "in[0]" }
	terminal	{ cell: "LUT__12541" port: "in[0]" }
	terminal	{ cell: "LUT__12544" port: "in[0]" }
	terminal	{ cell: "LUT__12547" port: "in[0]" }
 }
net {
	name: "n7263"
	terminal	{ cell: "LUT__12523" port: "out" }
	terminal	{ cell: "LUT__12525" port: "in[0]" }
 }
net {
	name: "n7264"
	terminal	{ cell: "LUT__12524" port: "out" }
	terminal	{ cell: "LUT__12525" port: "in[1]" }
	terminal	{ cell: "LUT__12528" port: "in[1]" }
	terminal	{ cell: "LUT__12531" port: "in[1]" }
	terminal	{ cell: "LUT__12534" port: "in[1]" }
	terminal	{ cell: "LUT__12537" port: "in[1]" }
	terminal	{ cell: "LUT__12540" port: "in[1]" }
	terminal	{ cell: "LUT__12543" port: "in[1]" }
	terminal	{ cell: "LUT__12546" port: "in[1]" }
 }
net {
	name: "n7265"
	terminal	{ cell: "LUT__12525" port: "out" }
	terminal	{ cell: "LUT__12526" port: "in[2]" }
 }
net {
	name: "n7266"
	terminal	{ cell: "LUT__12527" port: "out" }
	terminal	{ cell: "LUT__12528" port: "in[0]" }
 }
net {
	name: "n7267"
	terminal	{ cell: "LUT__12528" port: "out" }
	terminal	{ cell: "LUT__12529" port: "in[2]" }
 }
net {
	name: "n7268"
	terminal	{ cell: "LUT__12530" port: "out" }
	terminal	{ cell: "LUT__12531" port: "in[0]" }
 }
net {
	name: "n7269"
	terminal	{ cell: "LUT__12531" port: "out" }
	terminal	{ cell: "LUT__12532" port: "in[2]" }
 }
net {
	name: "n7270"
	terminal	{ cell: "LUT__12533" port: "out" }
	terminal	{ cell: "LUT__12534" port: "in[0]" }
 }
net {
	name: "n7271"
	terminal	{ cell: "LUT__12534" port: "out" }
	terminal	{ cell: "LUT__12535" port: "in[2]" }
 }
net {
	name: "n7272"
	terminal	{ cell: "LUT__12536" port: "out" }
	terminal	{ cell: "LUT__12537" port: "in[0]" }
 }
net {
	name: "n7273"
	terminal	{ cell: "LUT__12537" port: "out" }
	terminal	{ cell: "LUT__12538" port: "in[2]" }
 }
net {
	name: "n7274"
	terminal	{ cell: "LUT__12539" port: "out" }
	terminal	{ cell: "LUT__12540" port: "in[0]" }
 }
net {
	name: "n7275"
	terminal	{ cell: "LUT__12540" port: "out" }
	terminal	{ cell: "LUT__12541" port: "in[2]" }
 }
net {
	name: "n7276"
	terminal	{ cell: "LUT__12542" port: "out" }
	terminal	{ cell: "LUT__12543" port: "in[0]" }
 }
net {
	name: "n7277"
	terminal	{ cell: "LUT__12543" port: "out" }
	terminal	{ cell: "LUT__12544" port: "in[2]" }
 }
net {
	name: "n7278"
	terminal	{ cell: "LUT__12545" port: "out" }
	terminal	{ cell: "LUT__12546" port: "in[0]" }
 }
net {
	name: "n7279"
	terminal	{ cell: "LUT__12546" port: "out" }
	terminal	{ cell: "LUT__12547" port: "in[2]" }
 }
net {
	name: "n7280"
	terminal	{ cell: "LUT__12548" port: "out" }
	terminal	{ cell: "LUT__12551" port: "in[3]" }
	terminal	{ cell: "LUT__12552" port: "in[3]" }
	terminal	{ cell: "LUT__12553" port: "in[3]" }
	terminal	{ cell: "LUT__12554" port: "in[3]" }
	terminal	{ cell: "LUT__12568" port: "in[3]" }
	terminal	{ cell: "LUT__12569" port: "in[0]" }
	terminal	{ cell: "LUT__12570" port: "in[0]" }
	terminal	{ cell: "LUT__12571" port: "in[0]" }
	terminal	{ cell: "LUT__12572" port: "in[0]" }
	terminal	{ cell: "LUT__12573" port: "in[0]" }
	terminal	{ cell: "LUT__12574" port: "in[0]" }
	terminal	{ cell: "LUT__12575" port: "in[0]" }
	terminal	{ cell: "LUT__12576" port: "in[0]" }
 }
net {
	name: "n7281"
	terminal	{ cell: "LUT__12549" port: "out" }
	terminal	{ cell: "LUT__12550" port: "in[0]" }
	terminal	{ cell: "LUT__12557" port: "in[0]" }
	terminal	{ cell: "LUT__12561" port: "in[0]" }
	terminal	{ cell: "LUT__12565" port: "in[0]" }
 }
net {
	name: "n7282"
	terminal	{ cell: "LUT__12550" port: "out" }
	terminal	{ cell: "LUT__12551" port: "in[0]" }
	terminal	{ cell: "LUT__12552" port: "in[0]" }
	terminal	{ cell: "LUT__12553" port: "in[0]" }
	terminal	{ cell: "LUT__12554" port: "in[0]" }
	terminal	{ cell: "LUT__12568" port: "in[0]" }
	terminal	{ cell: "LUT__12569" port: "in[2]" }
	terminal	{ cell: "LUT__12570" port: "in[2]" }
	terminal	{ cell: "LUT__12571" port: "in[2]" }
	terminal	{ cell: "LUT__12572" port: "in[2]" }
	terminal	{ cell: "LUT__12573" port: "in[2]" }
	terminal	{ cell: "LUT__12574" port: "in[2]" }
	terminal	{ cell: "LUT__12575" port: "in[2]" }
	terminal	{ cell: "LUT__12576" port: "in[2]" }
 }
net {
	name: "n7283"
	terminal	{ cell: "LUT__12555" port: "out" }
	terminal	{ cell: "LUT__12557" port: "in[2]" }
	terminal	{ cell: "LUT__12561" port: "in[2]" }
	terminal	{ cell: "LUT__12565" port: "in[2]" }
 }
net {
	name: "n7284"
	terminal	{ cell: "LUT__12556" port: "out" }
	terminal	{ cell: "LUT__12557" port: "in[3]" }
 }
net {
	name: "n7285"
	terminal	{ cell: "LUT__12557" port: "out" }
	terminal	{ cell: "LUT__12559" port: "in[0]" }
 }
net {
	name: "n7286"
	terminal	{ cell: "LUT__12558" port: "out" }
	terminal	{ cell: "LUT__12559" port: "in[1]" }
 }
net {
	name: "n7287"
	terminal	{ cell: "LUT__12560" port: "out" }
	terminal	{ cell: "LUT__12561" port: "in[3]" }
 }
net {
	name: "n7288"
	terminal	{ cell: "LUT__12561" port: "out" }
	terminal	{ cell: "LUT__12563" port: "in[0]" }
 }
net {
	name: "n7289"
	terminal	{ cell: "LUT__12562" port: "out" }
	terminal	{ cell: "LUT__12563" port: "in[1]" }
 }
net {
	name: "n7290"
	terminal	{ cell: "LUT__12564" port: "out" }
	terminal	{ cell: "LUT__12565" port: "in[3]" }
 }
net {
	name: "n7291"
	terminal	{ cell: "LUT__12565" port: "out" }
	terminal	{ cell: "LUT__12567" port: "in[0]" }
 }
net {
	name: "n7292"
	terminal	{ cell: "LUT__12566" port: "out" }
	terminal	{ cell: "LUT__12567" port: "in[1]" }
 }
net {
	name: "n7293"
	terminal	{ cell: "LUT__12577" port: "out" }
	terminal	{ cell: "LUT__12578" port: "in[0]" }
 }
net {
	name: "n7294"
	terminal	{ cell: "LUT__12578" port: "out" }
	terminal	{ cell: "LUT__12580" port: "in[2]" }
 }
net {
	name: "n7295"
	terminal	{ cell: "LUT__12579" port: "out" }
	terminal	{ cell: "LUT__12580" port: "in[3]" }
 }
net {
	name: "n7296"
	terminal	{ cell: "LUT__12581" port: "out" }
	terminal	{ cell: "LUT__12582" port: "in[0]" }
 }
net {
	name: "n7297"
	terminal	{ cell: "LUT__12582" port: "out" }
	terminal	{ cell: "LUT__12584" port: "in[2]" }
 }
net {
	name: "n7298"
	terminal	{ cell: "LUT__12583" port: "out" }
	terminal	{ cell: "LUT__12584" port: "in[3]" }
 }
net {
	name: "n7299"
	terminal	{ cell: "LUT__12585" port: "out" }
	terminal	{ cell: "LUT__12586" port: "in[0]" }
 }
net {
	name: "n7300"
	terminal	{ cell: "LUT__12586" port: "out" }
	terminal	{ cell: "LUT__12588" port: "in[2]" }
 }
net {
	name: "n7301"
	terminal	{ cell: "LUT__12587" port: "out" }
	terminal	{ cell: "LUT__12588" port: "in[3]" }
 }
net {
	name: "n7302"
	terminal	{ cell: "LUT__12589" port: "out" }
	terminal	{ cell: "LUT__12590" port: "in[0]" }
 }
net {
	name: "n7303"
	terminal	{ cell: "LUT__12590" port: "out" }
	terminal	{ cell: "LUT__12592" port: "in[2]" }
 }
net {
	name: "n7304"
	terminal	{ cell: "LUT__12591" port: "out" }
	terminal	{ cell: "LUT__12592" port: "in[3]" }
 }
net {
	name: "n7305"
	terminal	{ cell: "LUT__12593" port: "out" }
	terminal	{ cell: "LUT__12594" port: "in[0]" }
 }
net {
	name: "n7306"
	terminal	{ cell: "LUT__12594" port: "out" }
	terminal	{ cell: "LUT__12596" port: "in[2]" }
 }
net {
	name: "n7307"
	terminal	{ cell: "LUT__12595" port: "out" }
	terminal	{ cell: "LUT__12596" port: "in[3]" }
 }
net {
	name: "n7308"
	terminal	{ cell: "LUT__12597" port: "out" }
	terminal	{ cell: "LUT__12598" port: "in[0]" }
 }
net {
	name: "n7309"
	terminal	{ cell: "LUT__12598" port: "out" }
	terminal	{ cell: "LUT__12600" port: "in[2]" }
 }
net {
	name: "n7310"
	terminal	{ cell: "LUT__12599" port: "out" }
	terminal	{ cell: "LUT__12600" port: "in[3]" }
 }
net {
	name: "n7311"
	terminal	{ cell: "LUT__12601" port: "out" }
	terminal	{ cell: "LUT__12602" port: "in[0]" }
 }
net {
	name: "n7312"
	terminal	{ cell: "LUT__12602" port: "out" }
	terminal	{ cell: "LUT__12604" port: "in[2]" }
 }
net {
	name: "n7313"
	terminal	{ cell: "LUT__12603" port: "out" }
	terminal	{ cell: "LUT__12604" port: "in[3]" }
 }
net {
	name: "n7314"
	terminal	{ cell: "LUT__12605" port: "out" }
	terminal	{ cell: "LUT__12607" port: "in[2]" }
 }
net {
	name: "n7315"
	terminal	{ cell: "LUT__12606" port: "out" }
	terminal	{ cell: "LUT__12607" port: "in[3]" }
 }
net {
	name: "n7316"
	terminal	{ cell: "LUT__12608" port: "out" }
	terminal	{ cell: "LUT__12610" port: "in[2]" }
 }
net {
	name: "n7317"
	terminal	{ cell: "LUT__12609" port: "out" }
	terminal	{ cell: "LUT__12610" port: "in[3]" }
 }
net {
	name: "n7318"
	terminal	{ cell: "LUT__12611" port: "out" }
	terminal	{ cell: "LUT__12613" port: "in[2]" }
 }
net {
	name: "n7319"
	terminal	{ cell: "LUT__12612" port: "out" }
	terminal	{ cell: "LUT__12613" port: "in[3]" }
 }
net {
	name: "n7320"
	terminal	{ cell: "LUT__12614" port: "out" }
	terminal	{ cell: "LUT__12616" port: "in[2]" }
 }
net {
	name: "n7321"
	terminal	{ cell: "LUT__12615" port: "out" }
	terminal	{ cell: "LUT__12616" port: "in[3]" }
 }
net {
	name: "n7322"
	terminal	{ cell: "LUT__12617" port: "out" }
	terminal	{ cell: "LUT__12619" port: "in[2]" }
 }
net {
	name: "n7323"
	terminal	{ cell: "LUT__12618" port: "out" }
	terminal	{ cell: "LUT__12619" port: "in[3]" }
 }
net {
	name: "n7324"
	terminal	{ cell: "LUT__12620" port: "out" }
	terminal	{ cell: "LUT__12622" port: "in[2]" }
 }
net {
	name: "n7325"
	terminal	{ cell: "LUT__12621" port: "out" }
	terminal	{ cell: "LUT__12622" port: "in[3]" }
 }
net {
	name: "n7326"
	terminal	{ cell: "LUT__12623" port: "out" }
	terminal	{ cell: "LUT__12625" port: "in[2]" }
 }
net {
	name: "n7327"
	terminal	{ cell: "LUT__12624" port: "out" }
	terminal	{ cell: "LUT__12625" port: "in[3]" }
 }
net {
	name: "n7328"
	terminal	{ cell: "LUT__12626" port: "out" }
	terminal	{ cell: "LUT__12628" port: "in[2]" }
 }
net {
	name: "n7329"
	terminal	{ cell: "LUT__12627" port: "out" }
	terminal	{ cell: "LUT__12628" port: "in[3]" }
 }
net {
	name: "n7330"
	terminal	{ cell: "LUT__12629" port: "out" }
	terminal	{ cell: "LUT__12630" port: "in[2]" }
 }
net {
	name: "n7331"
	terminal	{ cell: "LUT__12630" port: "out" }
	terminal	{ cell: "LUT__12635" port: "in[1]" }
	terminal	{ cell: "LUT__12655" port: "in[1]" }
 }
net {
	name: "n7332"
	terminal	{ cell: "LUT__12631" port: "out" }
	terminal	{ cell: "LUT__12632" port: "in[2]" }
	terminal	{ cell: "LUT__12644" port: "in[0]" }
 }
net {
	name: "n7333"
	terminal	{ cell: "LUT__12632" port: "out" }
	terminal	{ cell: "LUT__12635" port: "in[2]" }
 }
net {
	name: "n7334"
	terminal	{ cell: "LUT__12633" port: "out" }
	terminal	{ cell: "LUT__12634" port: "in[2]" }
 }
net {
	name: "n7335"
	terminal	{ cell: "LUT__12634" port: "out" }
	terminal	{ cell: "LUT__12635" port: "in[3]" }
	terminal	{ cell: "LUT__12647" port: "in[2]" }
 }
net {
	name: "n7336"
	terminal	{ cell: "LUT__12635" port: "out" }
	terminal	{ cell: "LUT__12648" port: "in[0]" }
	terminal	{ cell: "LUT__12649" port: "in[2]" }
	terminal	{ cell: "LUT__12657" port: "in[0]" }
	terminal	{ cell: "LUT__12660" port: "in[0]" }
	terminal	{ cell: "LUT__12665" port: "in[0]" }
	terminal	{ cell: "LUT__12669" port: "in[0]" }
	terminal	{ cell: "LUT__12674" port: "in[0]" }
	terminal	{ cell: "LUT__12677" port: "in[0]" }
	terminal	{ cell: "LUT__12679" port: "in[0]" }
	terminal	{ cell: "LUT__12684" port: "in[1]" }
	terminal	{ cell: "LUT__12699" port: "in[0]" }
 }
net {
	name: "n7337"
	terminal	{ cell: "LUT__12636" port: "out" }
	terminal	{ cell: "LUT__12641" port: "in[0]" }
	terminal	{ cell: "LUT__12653" port: "in[2]" }
 }
net {
	name: "n7338"
	terminal	{ cell: "LUT__12637" port: "out" }
	terminal	{ cell: "LUT__12638" port: "in[3]" }
	terminal	{ cell: "LUT__12654" port: "in[3]" }
 }
net {
	name: "n7339"
	terminal	{ cell: "LUT__12638" port: "out" }
	terminal	{ cell: "LUT__12641" port: "in[1]" }
	terminal	{ cell: "LUT__12644" port: "in[2]" }
 }
net {
	name: "n7340"
	terminal	{ cell: "LUT__12639" port: "out" }
	terminal	{ cell: "LUT__12640" port: "in[3]" }
 }
net {
	name: "n7341"
	terminal	{ cell: "LUT__12640" port: "out" }
	terminal	{ cell: "LUT__12641" port: "in[2]" }
 }
net {
	name: "n7342"
	terminal	{ cell: "LUT__12641" port: "out" }
	terminal	{ cell: "LUT__12648" port: "in[1]" }
	terminal	{ cell: "LUT__12649" port: "in[0]" }
	terminal	{ cell: "LUT__12657" port: "in[2]" }
	terminal	{ cell: "LUT__12660" port: "in[2]" }
	terminal	{ cell: "LUT__12664" port: "in[0]" }
	terminal	{ cell: "LUT__12668" port: "in[0]" }
	terminal	{ cell: "LUT__12673" port: "in[1]" }
	terminal	{ cell: "LUT__12684" port: "in[0]" }
 }
net {
	name: "n7343"
	terminal	{ cell: "LUT__12642" port: "out" }
	terminal	{ cell: "LUT__12644" port: "in[1]" }
 }
net {
	name: "n7344"
	terminal	{ cell: "LUT__12643" port: "out" }
	terminal	{ cell: "LUT__12644" port: "in[3]" }
 }
net {
	name: "n7345"
	terminal	{ cell: "LUT__12644" port: "out" }
	terminal	{ cell: "LUT__12648" port: "in[2]" }
	terminal	{ cell: "LUT__12657" port: "in[1]" }
	terminal	{ cell: "LUT__12660" port: "in[1]" }
	terminal	{ cell: "LUT__12666" port: "in[0]" }
	terminal	{ cell: "LUT__12667" port: "in[1]" }
	terminal	{ cell: "LUT__12671" port: "in[1]" }
	terminal	{ cell: "LUT__12676" port: "in[0]" }
	terminal	{ cell: "LUT__12686" port: "in[1]" }
	terminal	{ cell: "LUT__12690" port: "in[1]" }
	terminal	{ cell: "LUT__12694" port: "in[0]" }
	terminal	{ cell: "LUT__12698" port: "in[2]" }
 }
net {
	name: "n7346"
	terminal	{ cell: "LUT__12645" port: "out" }
	terminal	{ cell: "LUT__12646" port: "in[3]" }
 }
net {
	name: "n7347"
	terminal	{ cell: "LUT__12646" port: "out" }
	terminal	{ cell: "LUT__12647" port: "in[3]" }
 }
net {
	name: "n7348"
	terminal	{ cell: "LUT__12647" port: "out" }
	terminal	{ cell: "LUT__12648" port: "in[3]" }
	terminal	{ cell: "LUT__12649" port: "in[1]" }
	terminal	{ cell: "LUT__12657" port: "in[3]" }
	terminal	{ cell: "LUT__12664" port: "in[1]" }
	terminal	{ cell: "LUT__12668" port: "in[1]" }
	terminal	{ cell: "LUT__12673" port: "in[0]" }
	terminal	{ cell: "LUT__12684" port: "in[2]" }
 }
net {
	name: "n7349"
	terminal	{ cell: "LUT__12648" port: "out" }
	terminal	{ cell: "LUT__12663" port: "in[1]" }
 }
net {
	name: "n7350"
	terminal	{ cell: "LUT__12649" port: "out" }
	terminal	{ cell: "LUT__12656" port: "in[0]" }
	terminal	{ cell: "LUT__12672" port: "in[0]" }
	terminal	{ cell: "LUT__12681" port: "in[1]" }
	terminal	{ cell: "LUT__12689" port: "in[0]" }
 }
net {
	name: "n7351"
	terminal	{ cell: "LUT__12650" port: "out" }
	terminal	{ cell: "LUT__12653" port: "in[0]" }
 }
net {
	name: "n7352"
	terminal	{ cell: "LUT__12651" port: "out" }
	terminal	{ cell: "LUT__12653" port: "in[1]" }
 }
net {
	name: "n7353"
	terminal	{ cell: "LUT__12652" port: "out" }
	terminal	{ cell: "LUT__12653" port: "in[3]" }
	terminal	{ cell: "LUT__12655" port: "in[0]" }
 }
net {
	name: "n7354"
	terminal	{ cell: "LUT__12653" port: "out" }
	terminal	{ cell: "LUT__12656" port: "in[1]" }
	terminal	{ cell: "LUT__12658" port: "in[0]" }
	terminal	{ cell: "LUT__12659" port: "in[0]" }
	terminal	{ cell: "LUT__12667" port: "in[2]" }
	terminal	{ cell: "LUT__12671" port: "in[2]" }
	terminal	{ cell: "LUT__12686" port: "in[0]" }
	terminal	{ cell: "LUT__12690" port: "in[0]" }
	terminal	{ cell: "LUT__12694" port: "in[2]" }
	terminal	{ cell: "LUT__12698" port: "in[0]" }
 }
net {
	name: "n7355"
	terminal	{ cell: "LUT__12654" port: "out" }
	terminal	{ cell: "LUT__12655" port: "in[2]" }
 }
net {
	name: "n7356"
	terminal	{ cell: "LUT__12655" port: "out" }
	terminal	{ cell: "LUT__12656" port: "in[2]" }
	terminal	{ cell: "LUT__12658" port: "in[1]" }
	terminal	{ cell: "LUT__12659" port: "in[1]" }
	terminal	{ cell: "LUT__12667" port: "in[0]" }
	terminal	{ cell: "LUT__12671" port: "in[0]" }
	terminal	{ cell: "LUT__12686" port: "in[2]" }
	terminal	{ cell: "LUT__12690" port: "in[2]" }
	terminal	{ cell: "LUT__12694" port: "in[1]" }
	terminal	{ cell: "LUT__12698" port: "in[1]" }
 }
net {
	name: "n7357"
	terminal	{ cell: "LUT__12656" port: "out" }
	terminal	{ cell: "LUT__12663" port: "in[0]" }
 }
net {
	name: "n7358"
	terminal	{ cell: "LUT__12657" port: "out" }
	terminal	{ cell: "LUT__12658" port: "in[2]" }
 }
net {
	name: "n7359"
	terminal	{ cell: "LUT__12658" port: "out" }
	terminal	{ cell: "LUT__12663" port: "in[2]" }
 }
net {
	name: "n7360"
	terminal	{ cell: "LUT__12659" port: "out" }
	terminal	{ cell: "LUT__12662" port: "in[1]" }
	terminal	{ cell: "LUT__12666" port: "in[1]" }
	terminal	{ cell: "LUT__12676" port: "in[1]" }
 }
net {
	name: "n7361"
	terminal	{ cell: "LUT__12660" port: "out" }
	terminal	{ cell: "LUT__12662" port: "in[0]" }
 }
net {
	name: "n7362"
	terminal	{ cell: "LUT__12662" port: "out" }
	terminal	{ cell: "LUT__12663" port: "in[3]" }
 }
net {
	name: "n7363"
	terminal	{ cell: "LUT__12664" port: "out" }
	terminal	{ cell: "LUT__12665" port: "in[1]" }
	terminal	{ cell: "LUT__12679" port: "in[1]" }
 }
net {
	name: "n7364"
	terminal	{ cell: "LUT__12665" port: "out" }
	terminal	{ cell: "LUT__12666" port: "in[2]" }
	terminal	{ cell: "LUT__12700" port: "in[0]" }
	terminal	{ cell: "LUT__12701" port: "in[0]" }
	terminal	{ cell: "LUT__12702" port: "in[0]" }
 }
net {
	name: "n7365"
	terminal	{ cell: "LUT__12667" port: "out" }
	terminal	{ cell: "LUT__12670" port: "in[0]" }
	terminal	{ cell: "LUT__12675" port: "in[0]" }
	terminal	{ cell: "LUT__12685" port: "in[0]" }
	terminal	{ cell: "LUT__12700" port: "in[1]" }
 }
net {
	name: "n7366"
	terminal	{ cell: "LUT__12668" port: "out" }
	terminal	{ cell: "LUT__12669" port: "in[1]" }
	terminal	{ cell: "LUT__12699" port: "in[1]" }
 }
net {
	name: "n7367"
	terminal	{ cell: "LUT__12669" port: "out" }
	terminal	{ cell: "LUT__12670" port: "in[1]" }
	terminal	{ cell: "LUT__12692" port: "in[0]" }
	terminal	{ cell: "LUT__12696" port: "in[0]" }
 }
net {
	name: "n7368"
	terminal	{ cell: "LUT__12671" port: "out" }
	terminal	{ cell: "LUT__12672" port: "in[1]" }
	terminal	{ cell: "LUT__12682" port: "in[0]" }
	terminal	{ cell: "LUT__12683" port: "in[0]" }
 }
net {
	name: "n7369"
	terminal	{ cell: "LUT__12673" port: "out" }
	terminal	{ cell: "LUT__12674" port: "in[1]" }
	terminal	{ cell: "LUT__12677" port: "in[1]" }
 }
net {
	name: "n7370"
	terminal	{ cell: "LUT__12674" port: "out" }
	terminal	{ cell: "LUT__12675" port: "in[1]" }
	terminal	{ cell: "LUT__12691" port: "in[0]" }
	terminal	{ cell: "LUT__12695" port: "in[0]" }
 }
net {
	name: "n7371"
	terminal	{ cell: "LUT__12676" port: "out" }
	terminal	{ cell: "LUT__12678" port: "in[0]" }
	terminal	{ cell: "LUT__12680" port: "in[0]" }
	terminal	{ cell: "LUT__12681" port: "in[0]" }
 }
net {
	name: "n7372"
	terminal	{ cell: "LUT__12677" port: "out" }
	terminal	{ cell: "LUT__12678" port: "in[1]" }
	terminal	{ cell: "LUT__12682" port: "in[1]" }
	terminal	{ cell: "LUT__12687" port: "in[0]" }
	terminal	{ cell: "LUT__12703" port: "in[0]" }
 }
net {
	name: "n7373"
	terminal	{ cell: "LUT__12679" port: "out" }
	terminal	{ cell: "LUT__12680" port: "in[1]" }
	terminal	{ cell: "LUT__12683" port: "in[1]" }
	terminal	{ cell: "LUT__12688" port: "in[0]" }
 }
net {
	name: "n7374"
	terminal	{ cell: "LUT__12684" port: "out" }
	terminal	{ cell: "LUT__12685" port: "in[1]" }
	terminal	{ cell: "LUT__12693" port: "in[0]" }
	terminal	{ cell: "LUT__12697" port: "in[0]" }
 }
net {
	name: "n7375"
	terminal	{ cell: "LUT__12686" port: "out" }
	terminal	{ cell: "LUT__12687" port: "in[1]" }
	terminal	{ cell: "LUT__12688" port: "in[1]" }
	terminal	{ cell: "LUT__12689" port: "in[1]" }
 }
net {
	name: "n7376"
	terminal	{ cell: "LUT__12690" port: "out" }
	terminal	{ cell: "LUT__12691" port: "in[1]" }
	terminal	{ cell: "LUT__12692" port: "in[1]" }
	terminal	{ cell: "LUT__12693" port: "in[1]" }
	terminal	{ cell: "LUT__12701" port: "in[1]" }
 }
net {
	name: "n7377"
	terminal	{ cell: "LUT__12694" port: "out" }
	terminal	{ cell: "LUT__12695" port: "in[1]" }
	terminal	{ cell: "LUT__12696" port: "in[1]" }
	terminal	{ cell: "LUT__12697" port: "in[1]" }
	terminal	{ cell: "LUT__12702" port: "in[1]" }
 }
net {
	name: "n7378"
	terminal	{ cell: "LUT__12698" port: "out" }
	terminal	{ cell: "LUT__12699" port: "in[2]" }
	terminal	{ cell: "LUT__12703" port: "in[1]" }
 }
net {
	name: "n7379"
	terminal	{ cell: "LUT__12704" port: "out" }
	terminal	{ cell: "LUT__12705" port: "in[1]" }
	terminal	{ cell: "LUT__12732" port: "in[1]" }
	terminal	{ cell: "LUT__12741" port: "in[2]" }
	terminal	{ cell: "LUT__12758" port: "in[2]" }
 }
net {
	name: "n7380"
	terminal	{ cell: "LUT__12705" port: "out" }
	terminal	{ cell: "LUT__12706" port: "in[2]" }
	terminal	{ cell: "LUT__12727" port: "in[1]" }
 }
net {
	name: "n7381"
	terminal	{ cell: "LUT__12706" port: "out" }
	terminal	{ cell: "LUT__12709" port: "in[0]" }
 }
net {
	name: "n7382"
	terminal	{ cell: "LUT__12707" port: "out" }
	terminal	{ cell: "LUT__12709" port: "in[1]" }
 }
net {
	name: "n7383"
	terminal	{ cell: "LUT__12708" port: "out" }
	terminal	{ cell: "LUT__12709" port: "in[2]" }
 }
net {
	name: "n7384"
	terminal	{ cell: "LUT__12710" port: "out" }
	terminal	{ cell: "LUT__12711" port: "in[2]" }
	terminal	{ cell: "LUT__12729" port: "in[1]" }
	terminal	{ cell: "LUT__12750" port: "in[0]" }
 }
net {
	name: "n7385"
	terminal	{ cell: "LUT__12711" port: "out" }
	terminal	{ cell: "LUT__12712" port: "in[1]" }
	terminal	{ cell: "LUT__12735" port: "in[1]" }
	terminal	{ cell: "LUT__12746" port: "in[2]" }
	terminal	{ cell: "LUT__12760" port: "in[2]" }
 }
net {
	name: "n7386"
	terminal	{ cell: "LUT__12712" port: "out" }
	terminal	{ cell: "LUT__12713" port: "in[2]" }
	terminal	{ cell: "LUT__12731" port: "in[1]" }
 }
net {
	name: "n7387"
	terminal	{ cell: "LUT__12713" port: "out" }
	terminal	{ cell: "LUT__12716" port: "in[0]" }
 }
net {
	name: "n7388"
	terminal	{ cell: "LUT__12714" port: "out" }
	terminal	{ cell: "LUT__12716" port: "in[1]" }
 }
net {
	name: "n7389"
	terminal	{ cell: "LUT__12715" port: "out" }
	terminal	{ cell: "LUT__12716" port: "in[2]" }
 }
net {
	name: "n7390"
	terminal	{ cell: "LUT__12717" port: "out" }
	terminal	{ cell: "LUT__12719" port: "in[2]" }
	terminal	{ cell: "LUT__12752" port: "in[2]" }
 }
net {
	name: "n7391"
	terminal	{ cell: "LUT__12718" port: "out" }
	terminal	{ cell: "LUT__12719" port: "in[3]" }
 }
net {
	name: "n7392"
	terminal	{ cell: "LUT__12719" port: "out" }
	terminal	{ cell: "LUT__12724" port: "in[1]" }
 }
net {
	name: "n7393"
	terminal	{ cell: "LUT__12720" port: "out" }
	terminal	{ cell: "LUT__12721" port: "in[2]" }
	terminal	{ cell: "LUT__12733" port: "in[1]" }
	terminal	{ cell: "LUT__12754" port: "in[2]" }
 }
net {
	name: "n7394"
	terminal	{ cell: "LUT__12721" port: "out" }
	terminal	{ cell: "LUT__12722" port: "in[3]" }
	terminal	{ cell: "LUT__12740" port: "in[1]" }
	terminal	{ cell: "LUT__12750" port: "in[1]" }
	terminal	{ cell: "LUT__12752" port: "in[3]" }
	terminal	{ cell: "LUT__12762" port: "in[2]" }
 }
net {
	name: "n7395"
	terminal	{ cell: "LUT__12722" port: "out" }
	terminal	{ cell: "LUT__12723" port: "in[2]" }
	terminal	{ cell: "LUT__12736" port: "in[1]" }
	terminal	{ cell: "LUT__12755" port: "in[2]" }
 }
net {
	name: "n7396"
	terminal	{ cell: "LUT__12723" port: "out" }
	terminal	{ cell: "LUT__12724" port: "in[0]" }
 }
net {
	name: "n7397"
	terminal	{ cell: "LUT__12725" port: "out" }
	terminal	{ cell: "LUT__12726" port: "in[2]" }
 }
net {
	name: "n7398"
	terminal	{ cell: "LUT__12726" port: "out" }
	terminal	{ cell: "LUT__12728" port: "in[0]" }
 }
net {
	name: "n7399"
	terminal	{ cell: "LUT__12727" port: "out" }
	terminal	{ cell: "LUT__12728" port: "in[2]" }
	terminal	{ cell: "LUT__12743" port: "in[1]" }
	terminal	{ cell: "LUT__12749" port: "in[1]" }
 }
net {
	name: "n7400"
	terminal	{ cell: "LUT__12729" port: "out" }
	terminal	{ cell: "LUT__12730" port: "in[2]" }
	terminal	{ cell: "LUT__12743" port: "in[2]" }
 }
net {
	name: "n7401"
	terminal	{ cell: "LUT__12730" port: "out" }
	terminal	{ cell: "LUT__12732" port: "in[0]" }
 }
net {
	name: "n7402"
	terminal	{ cell: "LUT__12731" port: "out" }
	terminal	{ cell: "LUT__12732" port: "in[2]" }
	terminal	{ cell: "LUT__12748" port: "in[1]" }
	terminal	{ cell: "LUT__12753" port: "in[1]" }
 }
net {
	name: "n7403"
	terminal	{ cell: "LUT__12733" port: "out" }
	terminal	{ cell: "LUT__12734" port: "in[2]" }
	terminal	{ cell: "LUT__12748" port: "in[2]" }
 }
net {
	name: "n7404"
	terminal	{ cell: "LUT__12734" port: "out" }
	terminal	{ cell: "LUT__12736" port: "in[0]" }
 }
net {
	name: "n7405"
	terminal	{ cell: "LUT__12735" port: "out" }
	terminal	{ cell: "LUT__12736" port: "in[2]" }
 }
net {
	name: "n7406"
	terminal	{ cell: "LUT__12737" port: "out" }
	terminal	{ cell: "LUT__12738" port: "in[2]" }
 }
net {
	name: "n7407"
	terminal	{ cell: "LUT__12738" port: "out" }
	terminal	{ cell: "LUT__12740" port: "in[0]" }
 }
net {
	name: "n7408"
	terminal	{ cell: "LUT__12739" port: "out" }
	terminal	{ cell: "LUT__12740" port: "in[2]" }
	terminal	{ cell: "LUT__12757" port: "in[1]" }
 }
net {
	name: "n7409"
	terminal	{ cell: "LUT__12741" port: "out" }
	terminal	{ cell: "LUT__12742" port: "in[2]" }
 }
net {
	name: "n7410"
	terminal	{ cell: "LUT__12742" port: "out" }
	terminal	{ cell: "LUT__12745" port: "in[0]" }
 }
net {
	name: "n7411"
	terminal	{ cell: "LUT__12743" port: "out" }
	terminal	{ cell: "LUT__12745" port: "in[1]" }
	terminal	{ cell: "LUT__12759" port: "in[1]" }
 }
net {
	name: "n7412"
	terminal	{ cell: "LUT__12744" port: "out" }
	terminal	{ cell: "LUT__12745" port: "in[2]" }
 }
net {
	name: "n7413"
	terminal	{ cell: "LUT__12746" port: "out" }
	terminal	{ cell: "LUT__12747" port: "in[2]" }
 }
net {
	name: "n7414"
	terminal	{ cell: "LUT__12747" port: "out" }
	terminal	{ cell: "LUT__12749" port: "in[0]" }
 }
net {
	name: "n7415"
	terminal	{ cell: "LUT__12748" port: "out" }
	terminal	{ cell: "LUT__12749" port: "in[2]" }
	terminal	{ cell: "LUT__12761" port: "in[1]" }
 }
net {
	name: "n7416"
	terminal	{ cell: "LUT__12750" port: "out" }
	terminal	{ cell: "LUT__12751" port: "in[2]" }
 }
net {
	name: "n7417"
	terminal	{ cell: "LUT__12751" port: "out" }
	terminal	{ cell: "LUT__12753" port: "in[0]" }
 }
net {
	name: "n7418"
	terminal	{ cell: "LUT__12752" port: "out" }
	terminal	{ cell: "LUT__12753" port: "in[2]" }
	terminal	{ cell: "LUT__12763" port: "in[1]" }
 }
net {
	name: "n7419"
	terminal	{ cell: "LUT__12754" port: "out" }
	terminal	{ cell: "LUT__12755" port: "in[0]" }
 }
net {
	name: "n7420"
	terminal	{ cell: "LUT__12756" port: "out" }
	terminal	{ cell: "LUT__12757" port: "in[0]" }
 }
net {
	name: "n7421"
	terminal	{ cell: "LUT__12758" port: "out" }
	terminal	{ cell: "LUT__12759" port: "in[0]" }
 }
net {
	name: "n7422"
	terminal	{ cell: "LUT__12760" port: "out" }
	terminal	{ cell: "LUT__12761" port: "in[0]" }
 }
net {
	name: "n7423"
	terminal	{ cell: "LUT__12762" port: "out" }
	terminal	{ cell: "LUT__12763" port: "in[0]" }
 }
net {
	name: "n7424"
	terminal	{ cell: "LUT__12767" port: "out" }
	terminal	{ cell: "LUT__12768" port: "in[2]" }
 }
net {
	name: "n7425"
	terminal	{ cell: "LUT__12768" port: "out" }
	terminal	{ cell: "LUT__12769" port: "in[2]" }
	terminal	{ cell: "LUT__12782" port: "in[0]" }
 }
net {
	name: "n7426"
	terminal	{ cell: "LUT__12770" port: "out" }
	terminal	{ cell: "LUT__12776" port: "in[2]" }
 }
net {
	name: "n7427"
	terminal	{ cell: "LUT__12771" port: "out" }
	terminal	{ cell: "LUT__12776" port: "in[0]" }
 }
net {
	name: "n7428"
	terminal	{ cell: "LUT__12772" port: "out" }
	terminal	{ cell: "LUT__12776" port: "in[1]" }
 }
net {
	name: "n7429"
	terminal	{ cell: "LUT__12773" port: "out" }
	terminal	{ cell: "LUT__12775" port: "in[0]" }
 }
net {
	name: "n7430"
	terminal	{ cell: "LUT__12774" port: "out" }
	terminal	{ cell: "LUT__12775" port: "in[1]" }
 }
net {
	name: "n7431"
	terminal	{ cell: "LUT__12775" port: "out" }
	terminal	{ cell: "LUT__12776" port: "in[3]" }
 }
net {
	name: "n7432"
	terminal	{ cell: "LUT__12776" port: "out" }
	terminal	{ cell: "LUT__12777" port: "in[0]" }
 }
net {
	name: "n7433"
	terminal	{ cell: "LUT__12785" port: "out" }
	terminal	{ cell: "LUT__12787" port: "in[2]" }
 }
net {
	name: "n7434"
	terminal	{ cell: "LUT__12786" port: "out" }
	terminal	{ cell: "LUT__12787" port: "in[3]" }
 }
net {
	name: "n7435"
	terminal	{ cell: "LUT__12787" port: "out" }
	terminal	{ cell: "LUT__12788" port: "in[3]" }
 }
net {
	name: "n7436"
	terminal	{ cell: "LUT__12794" port: "out" }
	terminal	{ cell: "LUT__12795" port: "in[2]" }
	terminal	{ cell: "LUT__13254" port: "in[1]" }
 }
net {
	name: "n7437"
	terminal	{ cell: "LUT__12795" port: "out" }
	terminal	{ cell: "LUT__12798" port: "in[1]" }
	terminal	{ cell: "LUT__15434" port: "in[1]" }
 }
net {
	name: "n7438"
	terminal	{ cell: "LUT__12797" port: "out" }
	terminal	{ cell: "LUT__12798" port: "in[2]" }
 }
net {
	name: "n7439"
	terminal	{ cell: "LUT__12798" port: "out" }
	terminal	{ cell: "LUT__12799" port: "in[1]" }
	terminal	{ cell: "LUT__12801" port: "in[0]" }
	terminal	{ cell: "LUT__12830" port: "in[3]" }
	terminal	{ cell: "LUT__12833" port: "in[0]" }
	terminal	{ cell: "LUT__12853" port: "in[1]" }
	terminal	{ cell: "LUT__12854" port: "in[0]" }
	terminal	{ cell: "LUT__13257" port: "in[2]" }
	terminal	{ cell: "LUT__13259" port: "in[0]" }
	terminal	{ cell: "LUT__13267" port: "in[0]" }
	terminal	{ cell: "LUT__13507" port: "in[3]" }
	terminal	{ cell: "LUT__13529" port: "in[0]" }
	terminal	{ cell: "LUT__13531" port: "in[1]" }
	terminal	{ cell: "LUT__13532" port: "in[0]" }
 }
net {
	name: "n7440"
	terminal	{ cell: "LUT__12802" port: "out" }
	terminal	{ cell: "LUT__12806" port: "in[0]" }
 }
net {
	name: "n7441"
	terminal	{ cell: "LUT__12803" port: "out" }
	terminal	{ cell: "LUT__12806" port: "in[1]" }
 }
net {
	name: "n7442"
	terminal	{ cell: "LUT__12804" port: "out" }
	terminal	{ cell: "LUT__12806" port: "in[2]" }
 }
net {
	name: "n7443"
	terminal	{ cell: "LUT__12805" port: "out" }
	terminal	{ cell: "LUT__12806" port: "in[3]" }
 }
net {
	name: "n7444"
	terminal	{ cell: "LUT__12806" port: "out" }
	terminal	{ cell: "LUT__12809" port: "in[0]" }
 }
net {
	name: "n7445"
	terminal	{ cell: "LUT__12807" port: "out" }
	terminal	{ cell: "LUT__12809" port: "in[1]" }
 }
net {
	name: "n7446"
	terminal	{ cell: "LUT__12808" port: "out" }
	terminal	{ cell: "LUT__12809" port: "in[2]" }
 }
net {
	name: "n7447"
	terminal	{ cell: "LUT__12810" port: "out" }
	terminal	{ cell: "LUT__12814" port: "in[0]" }
 }
net {
	name: "n7448"
	terminal	{ cell: "LUT__12811" port: "out" }
	terminal	{ cell: "LUT__12813" port: "in[2]" }
	terminal	{ cell: "LUT__13256" port: "in[2]" }
 }
net {
	name: "n7449"
	terminal	{ cell: "LUT__12812" port: "out" }
	terminal	{ cell: "LUT__12813" port: "in[3]" }
	terminal	{ cell: "LUT__13253" port: "in[1]" }
	terminal	{ cell: "LUT__15423" port: "in[1]" }
	terminal	{ cell: "LUT__15436" port: "in[1]" }
 }
net {
	name: "n7450"
	terminal	{ cell: "LUT__12813" port: "out" }
	terminal	{ cell: "LUT__12814" port: "in[2]" }
	terminal	{ cell: "LUT__12817" port: "in[2]" }
	terminal	{ cell: "LUT__12819" port: "in[3]" }
	terminal	{ cell: "LUT__12821" port: "in[2]" }
	terminal	{ cell: "LUT__12830" port: "in[0]" }
	terminal	{ cell: "LUT__13505" port: "in[1]" }
	terminal	{ cell: "LUT__14344" port: "in[1]" }
	terminal	{ cell: "LUT__14345" port: "in[1]" }
	terminal	{ cell: "LUT__14347" port: "in[0]" }
	terminal	{ cell: "LUT__14354" port: "in[1]" }
 }
net {
	name: "n7451"
	terminal	{ cell: "LUT__12814" port: "out" }
	terminal	{ cell: "LUT__12815" port: "in[1]" }
	terminal	{ cell: "LUT__12824" port: "in[1]" }
 }
net {
	name: "n7452"
	terminal	{ cell: "LUT__12815" port: "out" }
	terminal	{ cell: "LUT__12816" port: "in[3]" }
	terminal	{ cell: "LUT__12822" port: "in[2]" }
 }
net {
	name: "n7453"
	terminal	{ cell: "LUT__12816" port: "out" }
	terminal	{ cell: "LUT__12820" port: "in[1]" }
 }
net {
	name: "n7454"
	terminal	{ cell: "LUT__12817" port: "out" }
	terminal	{ cell: "LUT__12820" port: "in[0]" }
 }
net {
	name: "n7455"
	terminal	{ cell: "LUT__12818" port: "out" }
	terminal	{ cell: "LUT__12819" port: "in[2]" }
	terminal	{ cell: "LUT__14136" port: "in[2]" }
 }
net {
	name: "n7456"
	terminal	{ cell: "LUT__12819" port: "out" }
	terminal	{ cell: "LUT__12820" port: "in[3]" }
	terminal	{ cell: "LUT__12823" port: "in[2]" }
	terminal	{ cell: "LUT__12824" port: "in[3]" }
 }
net {
	name: "n7457"
	terminal	{ cell: "LUT__12821" port: "out" }
	terminal	{ cell: "LUT__12822" port: "in[3]" }
 }
net {
	name: "n7458"
	terminal	{ cell: "LUT__12822" port: "out" }
	terminal	{ cell: "LUT__12823" port: "in[0]" }
 }
net {
	name: "n7459"
	terminal	{ cell: "LUT__12825" port: "out" }
	terminal	{ cell: "LUT__12827" port: "in[0]" }
	terminal	{ cell: "LUT__14245" port: "in[0]" }
 }
net {
	name: "n7460"
	terminal	{ cell: "LUT__12826" port: "out" }
	terminal	{ cell: "LUT__12827" port: "in[1]" }
	terminal	{ cell: "LUT__14344" port: "in[0]" }
	terminal	{ cell: "LUT__15432" port: "in[1]" }
	terminal	{ cell: "LUT__15435" port: "in[0]" }
	terminal	{ cell: "LUT__15438" port: "in[0]" }
	terminal	{ cell: "LUT__15439" port: "in[1]" }
	terminal	{ cell: "LUT__15440" port: "in[1]" }
	terminal	{ cell: "LUT__15441" port: "in[1]" }
	terminal	{ cell: "LUT__15442" port: "in[1]" }
	terminal	{ cell: "LUT__15443" port: "in[1]" }
 }
net {
	name: "n7461"
	terminal	{ cell: "LUT__12827" port: "out" }
	terminal	{ cell: "LUT__12830" port: "in[1]" }
	terminal	{ cell: "LUT__14354" port: "in[2]" }
 }
net {
	name: "n7462"
	terminal	{ cell: "LUT__12828" port: "out" }
	terminal	{ cell: "LUT__12829" port: "in[1]" }
	terminal	{ cell: "LUT__13251" port: "in[1]" }
	terminal	{ cell: "LUT__13506" port: "in[1]" }
	terminal	{ cell: "LUT__14137" port: "in[1]" }
	terminal	{ cell: "LUT__14244" port: "in[2]" }
	terminal	{ cell: "LUT__14346" port: "in[2]" }
	terminal	{ cell: "LUT__14347" port: "in[2]" }
	terminal	{ cell: "LUT__14349" port: "in[3]" }
	terminal	{ cell: "LUT__14352" port: "in[3]" }
 }
net {
	name: "n7463"
	terminal	{ cell: "LUT__12829" port: "out" }
	terminal	{ cell: "LUT__12830" port: "in[2]" }
	terminal	{ cell: "LUT__12833" port: "in[2]" }
	terminal	{ cell: "LUT__12852" port: "in[2]" }
	terminal	{ cell: "LUT__12853" port: "in[0]" }
	terminal	{ cell: "LUT__12854" port: "in[1]" }
	terminal	{ cell: "LUT__14245" port: "in[1]" }
	terminal	{ cell: "LUT__14368" port: "in[2]" }
	terminal	{ cell: "LUT__14372" port: "in[2]" }
	terminal	{ cell: "LUT__14384" port: "in[2]" }
	terminal	{ cell: "LUT__14388" port: "in[2]" }
	terminal	{ cell: "LUT__14392" port: "in[2]" }
	terminal	{ cell: "LUT__14396" port: "in[2]" }
	terminal	{ cell: "LUT__14400" port: "in[2]" }
	terminal	{ cell: "LUT__14404" port: "in[2]" }
	terminal	{ cell: "LUT__14408" port: "in[2]" }
	terminal	{ cell: "LUT__14412" port: "in[2]" }
 }
net {
	name: "n7464"
	terminal	{ cell: "LUT__12831" port: "out" }
	terminal	{ cell: "LUT__12832" port: "in[1]" }
	terminal	{ cell: "LUT__12838" port: "in[1]" }
	terminal	{ cell: "LUT__12854" port: "in[3]" }
	terminal	{ cell: "LUT__12950" port: "in[3]" }
	terminal	{ cell: "LUT__13219" port: "in[3]" }
	terminal	{ cell: "LUT__13223" port: "in[3]" }
	terminal	{ cell: "LUT__13229" port: "in[3]" }
 }
net {
	name: "n7465"
	terminal	{ cell: "LUT__12832" port: "out" }
	terminal	{ cell: "LUT__12833" port: "in[1]" }
	terminal	{ cell: "LUT__12845" port: "in[3]" }
	terminal	{ cell: "LUT__12856" port: "in[3]" }
	terminal	{ cell: "LUT__12869" port: "in[1]" }
	terminal	{ cell: "LUT__12887" port: "in[3]" }
	terminal	{ cell: "LUT__12899" port: "in[1]" }
	terminal	{ cell: "LUT__12909" port: "in[3]" }
	terminal	{ cell: "LUT__12913" port: "in[3]" }
	terminal	{ cell: "LUT__12930" port: "in[3]" }
	terminal	{ cell: "LUT__12938" port: "in[3]" }
	terminal	{ cell: "LUT__12964" port: "in[3]" }
	terminal	{ cell: "LUT__12977" port: "in[3]" }
	terminal	{ cell: "LUT__12986" port: "in[1]" }
	terminal	{ cell: "LUT__13001" port: "in[3]" }
	terminal	{ cell: "LUT__13009" port: "in[1]" }
	terminal	{ cell: "LUT__13023" port: "in[1]" }
	terminal	{ cell: "LUT__13029" port: "in[3]" }
	terminal	{ cell: "LUT__13035" port: "in[3]" }
	terminal	{ cell: "LUT__13045" port: "in[3]" }
	terminal	{ cell: "LUT__13065" port: "in[3]" }
	terminal	{ cell: "LUT__13070" port: "in[3]" }
	terminal	{ cell: "LUT__13081" port: "in[3]" }
	terminal	{ cell: "LUT__13092" port: "in[3]" }
	terminal	{ cell: "LUT__13099" port: "in[3]" }
	terminal	{ cell: "LUT__13113" port: "in[3]" }
	terminal	{ cell: "LUT__13119" port: "in[3]" }
	terminal	{ cell: "LUT__13135" port: "in[3]" }
	terminal	{ cell: "LUT__13143" port: "in[3]" }
	terminal	{ cell: "LUT__13153" port: "in[3]" }
	terminal	{ cell: "LUT__13158" port: "in[3]" }
	terminal	{ cell: "LUT__13176" port: "in[3]" }
	terminal	{ cell: "LUT__13187" port: "in[3]" }
	terminal	{ cell: "LUT__13194" port: "in[3]" }
	terminal	{ cell: "LUT__13204" port: "in[1]" }
	terminal	{ cell: "LUT__13214" port: "in[3]" }
	terminal	{ cell: "LUT__13236" port: "in[3]" }
	terminal	{ cell: "LUT__13246" port: "in[3]" }
 }
net {
	name: "n7466"
	terminal	{ cell: "LUT__12834" port: "out" }
	terminal	{ cell: "LUT__12835" port: "in[3]" }
	terminal	{ cell: "LUT__12859" port: "in[3]" }
	terminal	{ cell: "LUT__12877" port: "in[3]" }
	terminal	{ cell: "LUT__12883" port: "in[3]" }
	terminal	{ cell: "LUT__12900" port: "in[1]" }
	terminal	{ cell: "LUT__12911" port: "in[1]" }
	terminal	{ cell: "LUT__12920" port: "in[3]" }
	terminal	{ cell: "LUT__12929" port: "in[3]" }
	terminal	{ cell: "LUT__12938" port: "in[1]" }
	terminal	{ cell: "LUT__12956" port: "in[3]" }
	terminal	{ cell: "LUT__12960" port: "in[3]" }
	terminal	{ cell: "LUT__12972" port: "in[3]" }
	terminal	{ cell: "LUT__12991" port: "in[3]" }
	terminal	{ cell: "LUT__12999" port: "in[3]" }
	terminal	{ cell: "LUT__13012" port: "in[3]" }
	terminal	{ cell: "LUT__13021" port: "in[3]" }
	terminal	{ cell: "LUT__13028" port: "in[3]" }
	terminal	{ cell: "LUT__13040" port: "in[3]" }
	terminal	{ cell: "LUT__13049" port: "in[1]" }
	terminal	{ cell: "LUT__13065" port: "in[1]" }
	terminal	{ cell: "LUT__13075" port: "in[3]" }
	terminal	{ cell: "LUT__13085" port: "in[3]" }
	terminal	{ cell: "LUT__13090" port: "in[3]" }
	terminal	{ cell: "LUT__13102" port: "in[3]" }
	terminal	{ cell: "LUT__13111" port: "in[3]" }
	terminal	{ cell: "LUT__13122" port: "in[3]" }
	terminal	{ cell: "LUT__13131" port: "in[3]" }
	terminal	{ cell: "LUT__13132" port: "in[3]" }
	terminal	{ cell: "LUT__13144" port: "in[3]" }
	terminal	{ cell: "LUT__13145" port: "in[3]" }
	terminal	{ cell: "LUT__13154" port: "in[3]" }
	terminal	{ cell: "LUT__13162" port: "in[1]" }
	terminal	{ cell: "LUT__13177" port: "in[3]" }
	terminal	{ cell: "LUT__13180" port: "in[3]" }
	terminal	{ cell: "LUT__13196" port: "in[3]" }
	terminal	{ cell: "LUT__13202" port: "in[3]" }
	terminal	{ cell: "LUT__13209" port: "in[3]" }
	terminal	{ cell: "LUT__13220" port: "in[3]" }
	terminal	{ cell: "LUT__13240" port: "in[3]" }
	terminal	{ cell: "LUT__13248" port: "in[3]" }
 }
net {
	name: "n7467"
	terminal	{ cell: "LUT__12835" port: "out" }
	terminal	{ cell: "LUT__12842" port: "in[0]" }
 }
net {
	name: "n7468"
	terminal	{ cell: "LUT__12836" port: "out" }
	terminal	{ cell: "LUT__12837" port: "in[3]" }
	terminal	{ cell: "LUT__12863" port: "in[3]" }
	terminal	{ cell: "LUT__12870" port: "in[3]" }
	terminal	{ cell: "LUT__12884" port: "in[3]" }
	terminal	{ cell: "LUT__12895" port: "in[3]" }
	terminal	{ cell: "LUT__12906" port: "in[3]" }
	terminal	{ cell: "LUT__12914" port: "in[3]" }
	terminal	{ cell: "LUT__12932" port: "in[3]" }
	terminal	{ cell: "LUT__12942" port: "in[3]" }
	terminal	{ cell: "LUT__12952" port: "in[3]" }
	terminal	{ cell: "LUT__12965" port: "in[3]" }
	terminal	{ cell: "LUT__12978" port: "in[3]" }
	terminal	{ cell: "LUT__12982" port: "in[3]" }
	terminal	{ cell: "LUT__12993" port: "in[3]" }
	terminal	{ cell: "LUT__13012" port: "in[1]" }
	terminal	{ cell: "LUT__13020" port: "in[3]" }
	terminal	{ cell: "LUT__13027" port: "in[3]" }
	terminal	{ cell: "LUT__13042" port: "in[3]" }
	terminal	{ cell: "LUT__13050" port: "in[3]" }
	terminal	{ cell: "LUT__13062" port: "in[3]" }
	terminal	{ cell: "LUT__13076" port: "in[3]" }
	terminal	{ cell: "LUT__13087" port: "in[3]" }
	terminal	{ cell: "LUT__13095" port: "in[3]" }
	terminal	{ cell: "LUT__13105" port: "in[3]" }
	terminal	{ cell: "LUT__13110" port: "in[3]" }
	terminal	{ cell: "LUT__13123" port: "in[3]" }
	terminal	{ cell: "LUT__13127" port: "in[3]" }
	terminal	{ cell: "LUT__13128" port: "in[3]" }
	terminal	{ cell: "LUT__13138" port: "in[3]" }
	terminal	{ cell: "LUT__13140" port: "in[3]" }
	terminal	{ cell: "LUT__13155" port: "in[3]" }
	terminal	{ cell: "LUT__13166" port: "in[1]" }
	terminal	{ cell: "LUT__13175" port: "in[3]" }
	terminal	{ cell: "LUT__13188" port: "in[3]" }
	terminal	{ cell: "LUT__13193" port: "in[3]" }
	terminal	{ cell: "LUT__13201" port: "in[3]" }
	terminal	{ cell: "LUT__13214" port: "in[1]" }
	terminal	{ cell: "LUT__13221" port: "in[1]" }
	terminal	{ cell: "LUT__13238" port: "in[3]" }
	terminal	{ cell: "LUT__13246" port: "in[1]" }
 }
net {
	name: "n7469"
	terminal	{ cell: "LUT__12837" port: "out" }
	terminal	{ cell: "LUT__12842" port: "in[1]" }
 }
net {
	name: "n7470"
	terminal	{ cell: "LUT__12838" port: "out" }
	terminal	{ cell: "LUT__12839" port: "in[3]" }
	terminal	{ cell: "LUT__12855" port: "in[3]" }
	terminal	{ cell: "LUT__12871" port: "in[3]" }
	terminal	{ cell: "LUT__12879" port: "in[3]" }
	terminal	{ cell: "LUT__12890" port: "in[0]" }
	terminal	{ cell: "LUT__12891" port: "in[0]" }
	terminal	{ cell: "LUT__12902" port: "in[0]" }
	terminal	{ cell: "LUT__12903" port: "in[3]" }
	terminal	{ cell: "LUT__12915" port: "in[3]" }
	terminal	{ cell: "LUT__12916" port: "in[3]" }
	terminal	{ cell: "LUT__12926" port: "in[3]" }
	terminal	{ cell: "LUT__12943" port: "in[3]" }
	terminal	{ cell: "LUT__12962" port: "in[3]" }
	terminal	{ cell: "LUT__12971" port: "in[3]" }
	terminal	{ cell: "LUT__12983" port: "in[3]" }
	terminal	{ cell: "LUT__13000" port: "in[3]" }
	terminal	{ cell: "LUT__13041" port: "in[3]" }
	terminal	{ cell: "LUT__13053" port: "in[3]" }
	terminal	{ cell: "LUT__13056" port: "in[3]" }
	terminal	{ cell: "LUT__13073" port: "in[3]" }
	terminal	{ cell: "LUT__13079" port: "in[3]" }
	terminal	{ cell: "LUT__13091" port: "in[3]" }
	terminal	{ cell: "LUT__13098" port: "in[3]" }
	terminal	{ cell: "LUT__13109" port: "in[3]" }
	terminal	{ cell: "LUT__13120" port: "in[3]" }
	terminal	{ cell: "LUT__13129" port: "in[3]" }
	terminal	{ cell: "LUT__13141" port: "in[3]" }
	terminal	{ cell: "LUT__13150" port: "in[3]" }
	terminal	{ cell: "LUT__13163" port: "in[3]" }
	terminal	{ cell: "LUT__13172" port: "in[3]" }
	terminal	{ cell: "LUT__13183" port: "in[3]" }
	terminal	{ cell: "LUT__13193" port: "in[1]" }
	terminal	{ cell: "LUT__13207" port: "in[1]" }
	terminal	{ cell: "LUT__13212" port: "in[3]" }
	terminal	{ cell: "LUT__13237" port: "in[1]" }
	terminal	{ cell: "LUT__13243" port: "in[3]" }
 }
net {
	name: "n7471"
	terminal	{ cell: "LUT__12839" port: "out" }
	terminal	{ cell: "LUT__12842" port: "in[2]" }
 }
net {
	name: "n7472"
	terminal	{ cell: "LUT__12840" port: "out" }
	terminal	{ cell: "LUT__12841" port: "in[3]" }
	terminal	{ cell: "LUT__12862" port: "in[3]" }
	terminal	{ cell: "LUT__12873" port: "in[1]" }
	terminal	{ cell: "LUT__12885" port: "in[3]" }
	terminal	{ cell: "LUT__12898" port: "in[3]" }
	terminal	{ cell: "LUT__12907" port: "in[3]" }
	terminal	{ cell: "LUT__12922" port: "in[1]" }
	terminal	{ cell: "LUT__12925" port: "in[3]" }
	terminal	{ cell: "LUT__12941" port: "in[3]" }
	terminal	{ cell: "LUT__12951" port: "in[3]" }
	terminal	{ cell: "LUT__12966" port: "in[3]" }
	terminal	{ cell: "LUT__12973" port: "in[3]" }
	terminal	{ cell: "LUT__12981" port: "in[3]" }
	terminal	{ cell: "LUT__12997" port: "in[3]" }
	terminal	{ cell: "LUT__13009" port: "in[3]" }
	terminal	{ cell: "LUT__13018" port: "in[1]" }
	terminal	{ cell: "LUT__13032" port: "in[1]" }
	terminal	{ cell: "LUT__13038" port: "in[3]" }
	terminal	{ cell: "LUT__13049" port: "in[3]" }
	terminal	{ cell: "LUT__13060" port: "in[3]" }
	terminal	{ cell: "LUT__13074" port: "in[3]" }
	terminal	{ cell: "LUT__13084" port: "in[3]" }
	terminal	{ cell: "LUT__13093" port: "in[3]" }
	terminal	{ cell: "LUT__13103" port: "in[3]" }
	terminal	{ cell: "LUT__13108" port: "in[3]" }
	terminal	{ cell: "LUT__13116" port: "in[0]" }
	terminal	{ cell: "LUT__13117" port: "in[3]" }
	terminal	{ cell: "LUT__13131" port: "in[0]" }
	terminal	{ cell: "LUT__13132" port: "in[0]" }
	terminal	{ cell: "LUT__13144" port: "in[0]" }
	terminal	{ cell: "LUT__13145" port: "in[0]" }
	terminal	{ cell: "LUT__13151" port: "in[3]" }
	terminal	{ cell: "LUT__13162" port: "in[3]" }
	terminal	{ cell: "LUT__13170" port: "in[3]" }
	terminal	{ cell: "LUT__13181" port: "in[3]" }
	terminal	{ cell: "LUT__13191" port: "in[3]" }
	terminal	{ cell: "LUT__13200" port: "in[3]" }
	terminal	{ cell: "LUT__13210" port: "in[3]" }
	terminal	{ cell: "LUT__13235" port: "in[3]" }
	terminal	{ cell: "LUT__13245" port: "in[3]" }
 }
net {
	name: "n7473"
	terminal	{ cell: "LUT__12841" port: "out" }
	terminal	{ cell: "LUT__12842" port: "in[3]" }
 }
net {
	name: "n7474"
	terminal	{ cell: "LUT__12842" port: "out" }
	terminal	{ cell: "LUT__12851" port: "in[0]" }
 }
net {
	name: "n7475"
	terminal	{ cell: "LUT__12843" port: "out" }
	terminal	{ cell: "LUT__12844" port: "in[3]" }
	terminal	{ cell: "LUT__12858" port: "in[3]" }
	terminal	{ cell: "LUT__12866" port: "in[3]" }
	terminal	{ cell: "LUT__12886" port: "in[3]" }
	terminal	{ cell: "LUT__12893" port: "in[3]" }
	terminal	{ cell: "LUT__12908" port: "in[3]" }
	terminal	{ cell: "LUT__12918" port: "in[3]" }
	terminal	{ cell: "LUT__12931" port: "in[3]" }
	terminal	{ cell: "LUT__12945" port: "in[3]" }
	terminal	{ cell: "LUT__12953" port: "in[3]" }
	terminal	{ cell: "LUT__12967" port: "in[3]" }
	terminal	{ cell: "LUT__12976" port: "in[3]" }
	terminal	{ cell: "LUT__12987" port: "in[3]" }
	terminal	{ cell: "LUT__12994" port: "in[3]" }
	terminal	{ cell: "LUT__13006" port: "in[3]" }
	terminal	{ cell: "LUT__13016" port: "in[3]" }
	terminal	{ cell: "LUT__13030" port: "in[3]" }
	terminal	{ cell: "LUT__13034" port: "in[3]" }
	terminal	{ cell: "LUT__13052" port: "in[3]" }
	terminal	{ cell: "LUT__13057" port: "in[3]" }
	terminal	{ cell: "LUT__13069" port: "in[3]" }
	terminal	{ cell: "LUT__13082" port: "in[3]" }
	terminal	{ cell: "LUT__13096" port: "in[1]" }
	terminal	{ cell: "LUT__13101" port: "in[3]" }
	terminal	{ cell: "LUT__13110" port: "in[1]" }
	terminal	{ cell: "LUT__13121" port: "in[1]" }
	terminal	{ cell: "LUT__13127" port: "in[1]" }
	terminal	{ cell: "LUT__13128" port: "in[1]" }
	terminal	{ cell: "LUT__13138" port: "in[1]" }
	terminal	{ cell: "LUT__13140" port: "in[1]" }
	terminal	{ cell: "LUT__13155" port: "in[1]" }
	terminal	{ cell: "LUT__13164" port: "in[3]" }
	terminal	{ cell: "LUT__13169" port: "in[3]" }
	terminal	{ cell: "LUT__13186" port: "in[3]" }
	terminal	{ cell: "LUT__13192" port: "in[1]" }
	terminal	{ cell: "LUT__13205" port: "in[3]" }
	terminal	{ cell: "LUT__13212" port: "in[1]" }
	terminal	{ cell: "LUT__13217" port: "in[3]" }
	terminal	{ cell: "LUT__13236" port: "in[1]" }
	terminal	{ cell: "LUT__13248" port: "in[1]" }
 }
net {
	name: "n7476"
	terminal	{ cell: "LUT__12844" port: "out" }
	terminal	{ cell: "LUT__12850" port: "in[0]" }
 }
net {
	name: "n7477"
	terminal	{ cell: "LUT__12845" port: "out" }
	terminal	{ cell: "LUT__12850" port: "in[1]" }
 }
net {
	name: "n7478"
	terminal	{ cell: "LUT__12846" port: "out" }
	terminal	{ cell: "LUT__12847" port: "in[3]" }
	terminal	{ cell: "LUT__12860" port: "in[3]" }
	terminal	{ cell: "LUT__12877" port: "in[1]" }
	terminal	{ cell: "LUT__12883" port: "in[1]" }
	terminal	{ cell: "LUT__12898" port: "in[1]" }
	terminal	{ cell: "LUT__12902" port: "in[3]" }
	terminal	{ cell: "LUT__12903" port: "in[1]" }
	terminal	{ cell: "LUT__12915" port: "in[1]" }
	terminal	{ cell: "LUT__12916" port: "in[1]" }
	terminal	{ cell: "LUT__12933" port: "in[3]" }
	terminal	{ cell: "LUT__12941" port: "in[1]" }
	terminal	{ cell: "LUT__12955" port: "in[3]" }
	terminal	{ cell: "LUT__12961" port: "in[3]" }
	terminal	{ cell: "LUT__12970" port: "in[3]" }
	terminal	{ cell: "LUT__12991" port: "in[1]" }
	terminal	{ cell: "LUT__12997" port: "in[1]" }
	terminal	{ cell: "LUT__13005" port: "in[1]" }
	terminal	{ cell: "LUT__13038" port: "in[1]" }
	terminal	{ cell: "LUT__13046" port: "in[3]" }
	terminal	{ cell: "LUT__13066" port: "in[1]" }
	terminal	{ cell: "LUT__13068" port: "in[3]" }
	terminal	{ cell: "LUT__13080" port: "in[3]" }
	terminal	{ cell: "LUT__13095" port: "in[1]" }
	terminal	{ cell: "LUT__13101" port: "in[1]" }
	terminal	{ cell: "LUT__13113" port: "in[1]" }
	terminal	{ cell: "LUT__13125" port: "in[1]" }
	terminal	{ cell: "LUT__13135" port: "in[1]" }
	terminal	{ cell: "LUT__13148" port: "in[1]" }
	terminal	{ cell: "LUT__13153" port: "in[1]" }
	terminal	{ cell: "LUT__13165" port: "in[3]" }
	terminal	{ cell: "LUT__13171" port: "in[3]" }
	terminal	{ cell: "LUT__13182" port: "in[3]" }
	terminal	{ cell: "LUT__13195" port: "in[3]" }
	terminal	{ cell: "LUT__13203" port: "in[3]" }
	terminal	{ cell: "LUT__13211" port: "in[3]" }
	terminal	{ cell: "LUT__13218" port: "in[3]" }
	terminal	{ cell: "LUT__13225" port: "in[3]" }
	terminal	{ cell: "LUT__13230" port: "in[3]" }
	terminal	{ cell: "LUT__13234" port: "in[3]" }
	terminal	{ cell: "LUT__13244" port: "in[3]" }
 }
net {
	name: "n7479"
	terminal	{ cell: "LUT__12847" port: "out" }
	terminal	{ cell: "LUT__12850" port: "in[2]" }
 }
net {
	name: "n7480"
	terminal	{ cell: "LUT__12848" port: "out" }
	terminal	{ cell: "LUT__12849" port: "in[3]" }
	terminal	{ cell: "LUT__12857" port: "in[3]" }
	terminal	{ cell: "LUT__12867" port: "in[3]" }
	terminal	{ cell: "LUT__12880" port: "in[3]" }
	terminal	{ cell: "LUT__12890" port: "in[3]" }
	terminal	{ cell: "LUT__12891" port: "in[3]" }
	terminal	{ cell: "LUT__12905" port: "in[3]" }
	terminal	{ cell: "LUT__12919" port: "in[3]" }
	terminal	{ cell: "LUT__12929" port: "in[1]" }
	terminal	{ cell: "LUT__12944" port: "in[3]" }
	terminal	{ cell: "LUT__12954" port: "in[3]" }
	terminal	{ cell: "LUT__12959" port: "in[3]" }
	terminal	{ cell: "LUT__12975" port: "in[3]" }
	terminal	{ cell: "LUT__12984" port: "in[3]" }
	terminal	{ cell: "LUT__12998" port: "in[3]" }
	terminal	{ cell: "LUT__13019" port: "in[3]" }
	terminal	{ cell: "LUT__13026" port: "in[3]" }
	terminal	{ cell: "LUT__13039" port: "in[3]" }
	terminal	{ cell: "LUT__13051" port: "in[3]" }
	terminal	{ cell: "LUT__13060" port: "in[1]" }
	terminal	{ cell: "LUT__13071" port: "in[3]" }
	terminal	{ cell: "LUT__13086" port: "in[3]" }
	terminal	{ cell: "LUT__13092" port: "in[1]" }
	terminal	{ cell: "LUT__13104" port: "in[1]" }
	terminal	{ cell: "LUT__13114" port: "in[1]" }
	terminal	{ cell: "LUT__13116" port: "in[3]" }
	terminal	{ cell: "LUT__13117" port: "in[1]" }
	terminal	{ cell: "LUT__13130" port: "in[3]" }
	terminal	{ cell: "LUT__13139" port: "in[3]" }
	terminal	{ cell: "LUT__13156" port: "in[1]" }
	terminal	{ cell: "LUT__13159" port: "in[3]" }
	terminal	{ cell: "LUT__13174" port: "in[3]" }
	terminal	{ cell: "LUT__13185" port: "in[3]" }
	terminal	{ cell: "LUT__13198" port: "in[1]" }
	terminal	{ cell: "LUT__13208" port: "in[1]" }
	terminal	{ cell: "LUT__13213" port: "in[1]" }
	terminal	{ cell: "LUT__13224" port: "in[3]" }
	terminal	{ cell: "LUT__13231" port: "in[1]" }
	terminal	{ cell: "LUT__13239" port: "in[3]" }
	terminal	{ cell: "LUT__13250" port: "in[1]" }
 }
net {
	name: "n7481"
	terminal	{ cell: "LUT__12849" port: "out" }
	terminal	{ cell: "LUT__12850" port: "in[3]" }
 }
net {
	name: "n7482"
	terminal	{ cell: "LUT__12850" port: "out" }
	terminal	{ cell: "LUT__12851" port: "in[1]" }
 }
net {
	name: "n7483"
	terminal	{ cell: "LUT__12852" port: "out" }
	terminal	{ cell: "LUT__12853" port: "in[2]" }
 }
net {
	name: "n7484"
	terminal	{ cell: "LUT__12855" port: "out" }
	terminal	{ cell: "LUT__12865" port: "in[0]" }
 }
net {
	name: "n7485"
	terminal	{ cell: "LUT__12856" port: "out" }
	terminal	{ cell: "LUT__12865" port: "in[1]" }
 }
net {
	name: "n7486"
	terminal	{ cell: "LUT__12857" port: "out" }
	terminal	{ cell: "LUT__12861" port: "in[0]" }
 }
net {
	name: "n7487"
	terminal	{ cell: "LUT__12858" port: "out" }
	terminal	{ cell: "LUT__12861" port: "in[1]" }
 }
net {
	name: "n7488"
	terminal	{ cell: "LUT__12859" port: "out" }
	terminal	{ cell: "LUT__12861" port: "in[2]" }
 }
net {
	name: "n7489"
	terminal	{ cell: "LUT__12860" port: "out" }
	terminal	{ cell: "LUT__12861" port: "in[3]" }
 }
net {
	name: "n7490"
	terminal	{ cell: "LUT__12861" port: "out" }
	terminal	{ cell: "LUT__12865" port: "in[2]" }
 }
net {
	name: "n7491"
	terminal	{ cell: "LUT__12862" port: "out" }
	terminal	{ cell: "LUT__12864" port: "in[0]" }
 }
net {
	name: "n7492"
	terminal	{ cell: "LUT__12863" port: "out" }
	terminal	{ cell: "LUT__12864" port: "in[1]" }
 }
net {
	name: "n7493"
	terminal	{ cell: "LUT__12864" port: "out" }
	terminal	{ cell: "LUT__12865" port: "in[3]" }
 }
net {
	name: "n7494"
	terminal	{ cell: "LUT__12866" port: "out" }
	terminal	{ cell: "LUT__12878" port: "in[0]" }
 }
net {
	name: "n7495"
	terminal	{ cell: "LUT__12867" port: "out" }
	terminal	{ cell: "LUT__12878" port: "in[1]" }
 }
net {
	name: "n7496"
	terminal	{ cell: "LUT__12868" port: "out" }
	terminal	{ cell: "LUT__12869" port: "in[0]" }
	terminal	{ cell: "LUT__13095" port: "in[2]" }
 }
net {
	name: "n7497"
	terminal	{ cell: "LUT__12869" port: "out" }
	terminal	{ cell: "LUT__12874" port: "in[0]" }
 }
net {
	name: "n7498"
	terminal	{ cell: "LUT__12870" port: "out" }
	terminal	{ cell: "LUT__12874" port: "in[1]" }
 }
net {
	name: "n7499"
	terminal	{ cell: "LUT__12871" port: "out" }
	terminal	{ cell: "LUT__12874" port: "in[2]" }
 }
net {
	name: "n7500"
	terminal	{ cell: "LUT__12872" port: "out" }
	terminal	{ cell: "LUT__12873" port: "in[0]" }
	terminal	{ cell: "LUT__13092" port: "in[2]" }
 }
net {
	name: "n7501"
	terminal	{ cell: "LUT__12873" port: "out" }
	terminal	{ cell: "LUT__12874" port: "in[3]" }
 }
net {
	name: "n7502"
	terminal	{ cell: "LUT__12874" port: "out" }
	terminal	{ cell: "LUT__12878" port: "in[2]" }
 }
net {
	name: "n7503"
	terminal	{ cell: "LUT__12875" port: "out" }
	terminal	{ cell: "LUT__12877" port: "in[2]" }
	terminal	{ cell: "LUT__13096" port: "in[0]" }
 }
net {
	name: "n7504"
	terminal	{ cell: "LUT__12876" port: "out" }
	terminal	{ cell: "LUT__12877" port: "in[0]" }
	terminal	{ cell: "LUT__13092" port: "in[0]" }
 }
net {
	name: "n7505"
	terminal	{ cell: "LUT__12877" port: "out" }
	terminal	{ cell: "LUT__12878" port: "in[3]" }
 }
net {
	name: "n7506"
	terminal	{ cell: "LUT__12879" port: "out" }
	terminal	{ cell: "LUT__12889" port: "in[0]" }
 }
net {
	name: "n7507"
	terminal	{ cell: "LUT__12880" port: "out" }
	terminal	{ cell: "LUT__12889" port: "in[1]" }
 }
net {
	name: "n7508"
	terminal	{ cell: "LUT__12881" port: "out" }
	terminal	{ cell: "LUT__12883" port: "in[2]" }
	terminal	{ cell: "LUT__13101" port: "in[2]" }
 }
net {
	name: "n7509"
	terminal	{ cell: "LUT__12882" port: "out" }
	terminal	{ cell: "LUT__12883" port: "in[0]" }
	terminal	{ cell: "LUT__13104" port: "in[0]" }
 }
net {
	name: "n7510"
	terminal	{ cell: "LUT__12883" port: "out" }
	terminal	{ cell: "LUT__12889" port: "in[2]" }
 }
net {
	name: "n7511"
	terminal	{ cell: "LUT__12884" port: "out" }
	terminal	{ cell: "LUT__12888" port: "in[0]" }
 }
net {
	name: "n7512"
	terminal	{ cell: "LUT__12885" port: "out" }
	terminal	{ cell: "LUT__12888" port: "in[1]" }
 }
net {
	name: "n7513"
	terminal	{ cell: "LUT__12886" port: "out" }
	terminal	{ cell: "LUT__12888" port: "in[2]" }
 }
net {
	name: "n7514"
	terminal	{ cell: "LUT__12887" port: "out" }
	terminal	{ cell: "LUT__12888" port: "in[3]" }
 }
net {
	name: "n7515"
	terminal	{ cell: "LUT__12888" port: "out" }
	terminal	{ cell: "LUT__12889" port: "in[3]" }
 }
net {
	name: "n7516"
	terminal	{ cell: "LUT__12890" port: "out" }
	terminal	{ cell: "LUT__12901" port: "in[1]" }
	terminal	{ cell: "LUT__13014" port: "in[0]" }
 }
net {
	name: "n7517"
	terminal	{ cell: "LUT__12891" port: "out" }
	terminal	{ cell: "LUT__12901" port: "in[0]" }
	terminal	{ cell: "LUT__13014" port: "in[1]" }
 }
net {
	name: "n7518"
	terminal	{ cell: "LUT__12892" port: "out" }
	terminal	{ cell: "LUT__12900" port: "in[0]" }
	terminal	{ cell: "LUT__13110" port: "in[0]" }
 }
net {
	name: "n7519"
	terminal	{ cell: "LUT__12893" port: "out" }
	terminal	{ cell: "LUT__12900" port: "in[2]" }
 }
net {
	name: "n7520"
	terminal	{ cell: "LUT__12894" port: "out" }
	terminal	{ cell: "LUT__12899" port: "in[0]" }
	terminal	{ cell: "LUT__13110" port: "in[2]" }
 }
net {
	name: "n7521"
	terminal	{ cell: "LUT__12895" port: "out" }
	terminal	{ cell: "LUT__12899" port: "in[2]" }
 }
net {
	name: "n7522"
	terminal	{ cell: "LUT__12896" port: "out" }
	terminal	{ cell: "LUT__12898" port: "in[2]" }
	terminal	{ cell: "LUT__13113" port: "in[2]" }
 }
net {
	name: "n7523"
	terminal	{ cell: "LUT__12897" port: "out" }
	terminal	{ cell: "LUT__12898" port: "in[0]" }
	terminal	{ cell: "LUT__13114" port: "in[0]" }
 }
net {
	name: "n7524"
	terminal	{ cell: "LUT__12898" port: "out" }
	terminal	{ cell: "LUT__12899" port: "in[3]" }
 }
net {
	name: "n7525"
	terminal	{ cell: "LUT__12899" port: "out" }
	terminal	{ cell: "LUT__12900" port: "in[3]" }
 }
net {
	name: "n7526"
	terminal	{ cell: "LUT__12900" port: "out" }
	terminal	{ cell: "LUT__12901" port: "in[3]" }
 }
net {
	name: "n7527"
	terminal	{ cell: "LUT__12902" port: "out" }
	terminal	{ cell: "LUT__12912" port: "in[1]" }
	terminal	{ cell: "LUT__13024" port: "in[0]" }
 }
net {
	name: "n7528"
	terminal	{ cell: "LUT__12903" port: "out" }
	terminal	{ cell: "LUT__12912" port: "in[0]" }
	terminal	{ cell: "LUT__13024" port: "in[1]" }
 }
net {
	name: "n7529"
	terminal	{ cell: "LUT__12904" port: "out" }
	terminal	{ cell: "LUT__12911" port: "in[0]" }
	terminal	{ cell: "LUT__13121" port: "in[0]" }
 }
net {
	name: "n7530"
	terminal	{ cell: "LUT__12905" port: "out" }
	terminal	{ cell: "LUT__12911" port: "in[2]" }
 }
net {
	name: "n7531"
	terminal	{ cell: "LUT__12906" port: "out" }
	terminal	{ cell: "LUT__12910" port: "in[0]" }
 }
net {
	name: "n7532"
	terminal	{ cell: "LUT__12907" port: "out" }
	terminal	{ cell: "LUT__12910" port: "in[1]" }
 }
net {
	name: "n7533"
	terminal	{ cell: "LUT__12908" port: "out" }
	terminal	{ cell: "LUT__12910" port: "in[2]" }
 }
net {
	name: "n7534"
	terminal	{ cell: "LUT__12909" port: "out" }
	terminal	{ cell: "LUT__12910" port: "in[3]" }
 }
net {
	name: "n7535"
	terminal	{ cell: "LUT__12910" port: "out" }
	terminal	{ cell: "LUT__12911" port: "in[3]" }
 }
net {
	name: "n7536"
	terminal	{ cell: "LUT__12911" port: "out" }
	terminal	{ cell: "LUT__12912" port: "in[3]" }
 }
net {
	name: "n7537"
	terminal	{ cell: "LUT__12913" port: "out" }
	terminal	{ cell: "LUT__12924" port: "in[0]" }
 }
net {
	name: "n7538"
	terminal	{ cell: "LUT__12914" port: "out" }
	terminal	{ cell: "LUT__12924" port: "in[1]" }
 }
net {
	name: "n7539"
	terminal	{ cell: "LUT__12915" port: "out" }
	terminal	{ cell: "LUT__12917" port: "in[1]" }
	terminal	{ cell: "LUT__13033" port: "in[0]" }
 }
net {
	name: "n7540"
	terminal	{ cell: "LUT__12916" port: "out" }
	terminal	{ cell: "LUT__12917" port: "in[0]" }
	terminal	{ cell: "LUT__13033" port: "in[1]" }
 }
net {
	name: "n7541"
	terminal	{ cell: "LUT__12917" port: "out" }
	terminal	{ cell: "LUT__12924" port: "in[2]" }
 }
net {
	name: "n7542"
	terminal	{ cell: "LUT__12918" port: "out" }
	terminal	{ cell: "LUT__12923" port: "in[0]" }
 }
net {
	name: "n7543"
	terminal	{ cell: "LUT__12919" port: "out" }
	terminal	{ cell: "LUT__12923" port: "in[1]" }
 }
net {
	name: "n7544"
	terminal	{ cell: "LUT__12920" port: "out" }
	terminal	{ cell: "LUT__12923" port: "in[2]" }
 }
net {
	name: "n7545"
	terminal	{ cell: "LUT__12921" port: "out" }
	terminal	{ cell: "LUT__12922" port: "in[0]" }
	terminal	{ cell: "LUT__13135" port: "in[2]" }
 }
net {
	name: "n7546"
	terminal	{ cell: "LUT__12922" port: "out" }
	terminal	{ cell: "LUT__12923" port: "in[3]" }
 }
net {
	name: "n7547"
	terminal	{ cell: "LUT__12923" port: "out" }
	terminal	{ cell: "LUT__12924" port: "in[3]" }
 }
net {
	name: "n7548"
	terminal	{ cell: "LUT__12925" port: "out" }
	terminal	{ cell: "LUT__12935" port: "in[0]" }
 }
net {
	name: "n7549"
	terminal	{ cell: "LUT__12926" port: "out" }
	terminal	{ cell: "LUT__12935" port: "in[1]" }
 }
net {
	name: "n7550"
	terminal	{ cell: "LUT__12927" port: "out" }
	terminal	{ cell: "LUT__12929" port: "in[2]" }
 }
net {
	name: "n7551"
	terminal	{ cell: "LUT__12928" port: "out" }
	terminal	{ cell: "LUT__12929" port: "in[0]" }
 }
net {
	name: "n7552"
	terminal	{ cell: "LUT__12929" port: "out" }
	terminal	{ cell: "LUT__12935" port: "in[2]" }
 }
net {
	name: "n7553"
	terminal	{ cell: "LUT__12930" port: "out" }
	terminal	{ cell: "LUT__12934" port: "in[0]" }
 }
net {
	name: "n7554"
	terminal	{ cell: "LUT__12931" port: "out" }
	terminal	{ cell: "LUT__12934" port: "in[1]" }
 }
net {
	name: "n7555"
	terminal	{ cell: "LUT__12932" port: "out" }
	terminal	{ cell: "LUT__12934" port: "in[2]" }
 }
net {
	name: "n7556"
	terminal	{ cell: "LUT__12933" port: "out" }
	terminal	{ cell: "LUT__12934" port: "in[3]" }
 }
net {
	name: "n7557"
	terminal	{ cell: "LUT__12934" port: "out" }
	terminal	{ cell: "LUT__12935" port: "in[3]" }
 }
net {
	name: "n7558"
	terminal	{ cell: "LUT__12936" port: "out" }
	terminal	{ cell: "LUT__12938" port: "in[2]" }
	terminal	{ cell: "LUT__13155" port: "in[2]" }
 }
net {
	name: "n7559"
	terminal	{ cell: "LUT__12937" port: "out" }
	terminal	{ cell: "LUT__12938" port: "in[0]" }
	terminal	{ cell: "LUT__13155" port: "in[0]" }
 }
net {
	name: "n7560"
	terminal	{ cell: "LUT__12938" port: "out" }
	terminal	{ cell: "LUT__12947" port: "in[0]" }
 }
net {
	name: "n7561"
	terminal	{ cell: "LUT__12939" port: "out" }
	terminal	{ cell: "LUT__12941" port: "in[2]" }
	terminal	{ cell: "LUT__13153" port: "in[2]" }
 }
net {
	name: "n7562"
	terminal	{ cell: "LUT__12940" port: "out" }
	terminal	{ cell: "LUT__12941" port: "in[0]" }
	terminal	{ cell: "LUT__13156" port: "in[0]" }
 }
net {
	name: "n7563"
	terminal	{ cell: "LUT__12941" port: "out" }
	terminal	{ cell: "LUT__12947" port: "in[1]" }
 }
net {
	name: "n7564"
	terminal	{ cell: "LUT__12942" port: "out" }
	terminal	{ cell: "LUT__12946" port: "in[0]" }
 }
net {
	name: "n7565"
	terminal	{ cell: "LUT__12943" port: "out" }
	terminal	{ cell: "LUT__12946" port: "in[1]" }
 }
net {
	name: "n7566"
	terminal	{ cell: "LUT__12944" port: "out" }
	terminal	{ cell: "LUT__12946" port: "in[2]" }
 }
net {
	name: "n7567"
	terminal	{ cell: "LUT__12945" port: "out" }
	terminal	{ cell: "LUT__12946" port: "in[3]" }
 }
net {
	name: "n7568"
	terminal	{ cell: "LUT__12946" port: "out" }
	terminal	{ cell: "LUT__12947" port: "in[2]" }
 }
net {
	name: "n7569"
	terminal	{ cell: "LUT__12948" port: "out" }
	terminal	{ cell: "LUT__12950" port: "in[1]" }
	terminal	{ cell: "LUT__13166" port: "in[0]" }
 }
net {
	name: "n7570"
	terminal	{ cell: "LUT__12949" port: "out" }
	terminal	{ cell: "LUT__12950" port: "in[0]" }
 }
net {
	name: "n7571"
	terminal	{ cell: "LUT__12950" port: "out" }
	terminal	{ cell: "LUT__12958" port: "in[0]" }
 }
net {
	name: "n7572"
	terminal	{ cell: "LUT__12951" port: "out" }
	terminal	{ cell: "LUT__12958" port: "in[1]" }
 }
net {
	name: "n7573"
	terminal	{ cell: "LUT__12952" port: "out" }
	terminal	{ cell: "LUT__12958" port: "in[2]" }
 }
net {
	name: "n7574"
	terminal	{ cell: "LUT__12953" port: "out" }
	terminal	{ cell: "LUT__12957" port: "in[0]" }
 }
net {
	name: "n7575"
	terminal	{ cell: "LUT__12954" port: "out" }
	terminal	{ cell: "LUT__12957" port: "in[1]" }
 }
net {
	name: "n7576"
	terminal	{ cell: "LUT__12955" port: "out" }
	terminal	{ cell: "LUT__12957" port: "in[2]" }
 }
net {
	name: "n7577"
	terminal	{ cell: "LUT__12956" port: "out" }
	terminal	{ cell: "LUT__12957" port: "in[3]" }
 }
net {
	name: "n7578"
	terminal	{ cell: "LUT__12957" port: "out" }
	terminal	{ cell: "LUT__12958" port: "in[3]" }
 }
net {
	name: "n7579"
	terminal	{ cell: "LUT__12959" port: "out" }
	terminal	{ cell: "LUT__12963" port: "in[0]" }
 }
net {
	name: "n7580"
	terminal	{ cell: "LUT__12960" port: "out" }
	terminal	{ cell: "LUT__12963" port: "in[1]" }
 }
net {
	name: "n7581"
	terminal	{ cell: "LUT__12961" port: "out" }
	terminal	{ cell: "LUT__12963" port: "in[2]" }
 }
net {
	name: "n7582"
	terminal	{ cell: "LUT__12962" port: "out" }
	terminal	{ cell: "LUT__12963" port: "in[3]" }
 }
net {
	name: "n7583"
	terminal	{ cell: "LUT__12963" port: "out" }
	terminal	{ cell: "LUT__12969" port: "in[0]" }
 }
net {
	name: "n7584"
	terminal	{ cell: "LUT__12964" port: "out" }
	terminal	{ cell: "LUT__12968" port: "in[0]" }
 }
net {
	name: "n7585"
	terminal	{ cell: "LUT__12965" port: "out" }
	terminal	{ cell: "LUT__12968" port: "in[1]" }
 }
net {
	name: "n7586"
	terminal	{ cell: "LUT__12966" port: "out" }
	terminal	{ cell: "LUT__12968" port: "in[2]" }
 }
net {
	name: "n7587"
	terminal	{ cell: "LUT__12967" port: "out" }
	terminal	{ cell: "LUT__12968" port: "in[3]" }
 }
net {
	name: "n7588"
	terminal	{ cell: "LUT__12968" port: "out" }
	terminal	{ cell: "LUT__12969" port: "in[1]" }
 }
net {
	name: "n7589"
	terminal	{ cell: "LUT__12970" port: "out" }
	terminal	{ cell: "LUT__12974" port: "in[0]" }
 }
net {
	name: "n7590"
	terminal	{ cell: "LUT__12971" port: "out" }
	terminal	{ cell: "LUT__12974" port: "in[1]" }
 }
net {
	name: "n7591"
	terminal	{ cell: "LUT__12972" port: "out" }
	terminal	{ cell: "LUT__12974" port: "in[2]" }
 }
net {
	name: "n7592"
	terminal	{ cell: "LUT__12973" port: "out" }
	terminal	{ cell: "LUT__12974" port: "in[3]" }
 }
net {
	name: "n7593"
	terminal	{ cell: "LUT__12974" port: "out" }
	terminal	{ cell: "LUT__12980" port: "in[0]" }
 }
net {
	name: "n7594"
	terminal	{ cell: "LUT__12975" port: "out" }
	terminal	{ cell: "LUT__12979" port: "in[0]" }
 }
net {
	name: "n7595"
	terminal	{ cell: "LUT__12976" port: "out" }
	terminal	{ cell: "LUT__12979" port: "in[1]" }
 }
net {
	name: "n7596"
	terminal	{ cell: "LUT__12977" port: "out" }
	terminal	{ cell: "LUT__12979" port: "in[2]" }
 }
net {
	name: "n7597"
	terminal	{ cell: "LUT__12978" port: "out" }
	terminal	{ cell: "LUT__12979" port: "in[3]" }
 }
net {
	name: "n7598"
	terminal	{ cell: "LUT__12979" port: "out" }
	terminal	{ cell: "LUT__12980" port: "in[1]" }
 }
net {
	name: "n7599"
	terminal	{ cell: "LUT__12981" port: "out" }
	terminal	{ cell: "LUT__12992" port: "in[0]" }
 }
net {
	name: "n7600"
	terminal	{ cell: "LUT__12982" port: "out" }
	terminal	{ cell: "LUT__12992" port: "in[1]" }
 }
net {
	name: "n7601"
	terminal	{ cell: "LUT__12983" port: "out" }
	terminal	{ cell: "LUT__12988" port: "in[0]" }
 }
net {
	name: "n7602"
	terminal	{ cell: "LUT__12984" port: "out" }
	terminal	{ cell: "LUT__12988" port: "in[1]" }
 }
net {
	name: "n7603"
	terminal	{ cell: "LUT__12985" port: "out" }
	terminal	{ cell: "LUT__12986" port: "in[0]" }
	terminal	{ cell: "LUT__13193" port: "in[2]" }
 }
net {
	name: "n7604"
	terminal	{ cell: "LUT__12986" port: "out" }
	terminal	{ cell: "LUT__12988" port: "in[2]" }
 }
net {
	name: "n7605"
	terminal	{ cell: "LUT__12987" port: "out" }
	terminal	{ cell: "LUT__12988" port: "in[3]" }
 }
net {
	name: "n7606"
	terminal	{ cell: "LUT__12988" port: "out" }
	terminal	{ cell: "LUT__12992" port: "in[2]" }
 }
net {
	name: "n7607"
	terminal	{ cell: "LUT__12989" port: "out" }
	terminal	{ cell: "LUT__12991" port: "in[2]" }
	terminal	{ cell: "LUT__13192" port: "in[0]" }
 }
net {
	name: "n7608"
	terminal	{ cell: "LUT__12990" port: "out" }
	terminal	{ cell: "LUT__12991" port: "in[0]" }
	terminal	{ cell: "LUT__13198" port: "in[0]" }
 }
net {
	name: "n7609"
	terminal	{ cell: "LUT__12991" port: "out" }
	terminal	{ cell: "LUT__12992" port: "in[3]" }
 }
net {
	name: "n7610"
	terminal	{ cell: "LUT__12993" port: "out" }
	terminal	{ cell: "LUT__13003" port: "in[0]" }
 }
net {
	name: "n7611"
	terminal	{ cell: "LUT__12994" port: "out" }
	terminal	{ cell: "LUT__13003" port: "in[1]" }
 }
net {
	name: "n7612"
	terminal	{ cell: "LUT__12995" port: "out" }
	terminal	{ cell: "LUT__12997" port: "in[2]" }
	terminal	{ cell: "LUT__13204" port: "in[0]" }
 }
net {
	name: "n7613"
	terminal	{ cell: "LUT__12996" port: "out" }
	terminal	{ cell: "LUT__12997" port: "in[0]" }
	terminal	{ cell: "LUT__13208" port: "in[0]" }
 }
net {
	name: "n7614"
	terminal	{ cell: "LUT__12997" port: "out" }
	terminal	{ cell: "LUT__13003" port: "in[2]" }
 }
net {
	name: "n7615"
	terminal	{ cell: "LUT__12998" port: "out" }
	terminal	{ cell: "LUT__13002" port: "in[0]" }
 }
net {
	name: "n7616"
	terminal	{ cell: "LUT__12999" port: "out" }
	terminal	{ cell: "LUT__13002" port: "in[1]" }
 }
net {
	name: "n7617"
	terminal	{ cell: "LUT__13000" port: "out" }
	terminal	{ cell: "LUT__13002" port: "in[2]" }
 }
net {
	name: "n7618"
	terminal	{ cell: "LUT__13001" port: "out" }
	terminal	{ cell: "LUT__13002" port: "in[3]" }
 }
net {
	name: "n7619"
	terminal	{ cell: "LUT__13002" port: "out" }
	terminal	{ cell: "LUT__13003" port: "in[3]" }
 }
net {
	name: "n7620"
	terminal	{ cell: "LUT__13004" port: "out" }
	terminal	{ cell: "LUT__13005" port: "in[0]" }
	terminal	{ cell: "LUT__13213" port: "in[0]" }
 }
net {
	name: "n7621"
	terminal	{ cell: "LUT__13005" port: "out" }
	terminal	{ cell: "LUT__13013" port: "in[0]" }
 }
net {
	name: "n7622"
	terminal	{ cell: "LUT__13006" port: "out" }
	terminal	{ cell: "LUT__13013" port: "in[1]" }
 }
net {
	name: "n7623"
	terminal	{ cell: "LUT__13007" port: "out" }
	terminal	{ cell: "LUT__13009" port: "in[2]" }
	terminal	{ cell: "LUT__13214" port: "in[2]" }
 }
net {
	name: "n7624"
	terminal	{ cell: "LUT__13008" port: "out" }
	terminal	{ cell: "LUT__13009" port: "in[0]" }
	terminal	{ cell: "LUT__13214" port: "in[0]" }
 }
net {
	name: "n7625"
	terminal	{ cell: "LUT__13009" port: "out" }
	terminal	{ cell: "LUT__13013" port: "in[2]" }
 }
net {
	name: "n7626"
	terminal	{ cell: "LUT__13010" port: "out" }
	terminal	{ cell: "LUT__13012" port: "in[2]" }
	terminal	{ cell: "LUT__13212" port: "in[0]" }
 }
net {
	name: "n7627"
	terminal	{ cell: "LUT__13011" port: "out" }
	terminal	{ cell: "LUT__13012" port: "in[0]" }
 }
net {
	name: "n7628"
	terminal	{ cell: "LUT__13012" port: "out" }
	terminal	{ cell: "LUT__13013" port: "in[3]" }
 }
net {
	name: "n7629"
	terminal	{ cell: "LUT__13013" port: "out" }
	terminal	{ cell: "LUT__13014" port: "in[3]" }
 }
net {
	name: "n7630"
	terminal	{ cell: "LUT__13015" port: "out" }
	terminal	{ cell: "LUT__13023" port: "in[0]" }
	terminal	{ cell: "LUT__13221" port: "in[0]" }
 }
net {
	name: "n7631"
	terminal	{ cell: "LUT__13016" port: "out" }
	terminal	{ cell: "LUT__13023" port: "in[2]" }
 }
net {
	name: "n7632"
	terminal	{ cell: "LUT__13017" port: "out" }
	terminal	{ cell: "LUT__13018" port: "in[0]" }
	terminal	{ cell: "LUT__13219" port: "in[1]" }
 }
net {
	name: "n7633"
	terminal	{ cell: "LUT__13018" port: "out" }
	terminal	{ cell: "LUT__13022" port: "in[0]" }
 }
net {
	name: "n7634"
	terminal	{ cell: "LUT__13019" port: "out" }
	terminal	{ cell: "LUT__13022" port: "in[1]" }
 }
net {
	name: "n7635"
	terminal	{ cell: "LUT__13020" port: "out" }
	terminal	{ cell: "LUT__13022" port: "in[2]" }
 }
net {
	name: "n7636"
	terminal	{ cell: "LUT__13021" port: "out" }
	terminal	{ cell: "LUT__13022" port: "in[3]" }
 }
net {
	name: "n7637"
	terminal	{ cell: "LUT__13022" port: "out" }
	terminal	{ cell: "LUT__13023" port: "in[3]" }
 }
net {
	name: "n7638"
	terminal	{ cell: "LUT__13023" port: "out" }
	terminal	{ cell: "LUT__13024" port: "in[3]" }
 }
net {
	name: "n7639"
	terminal	{ cell: "LUT__13025" port: "out" }
	terminal	{ cell: "LUT__13032" port: "in[0]" }
	terminal	{ cell: "LUT__13223" port: "in[1]" }
 }
net {
	name: "n7640"
	terminal	{ cell: "LUT__13026" port: "out" }
	terminal	{ cell: "LUT__13032" port: "in[2]" }
 }
net {
	name: "n7641"
	terminal	{ cell: "LUT__13027" port: "out" }
	terminal	{ cell: "LUT__13031" port: "in[0]" }
 }
net {
	name: "n7642"
	terminal	{ cell: "LUT__13028" port: "out" }
	terminal	{ cell: "LUT__13031" port: "in[1]" }
 }
net {
	name: "n7643"
	terminal	{ cell: "LUT__13029" port: "out" }
	terminal	{ cell: "LUT__13031" port: "in[2]" }
 }
net {
	name: "n7644"
	terminal	{ cell: "LUT__13030" port: "out" }
	terminal	{ cell: "LUT__13031" port: "in[3]" }
 }
net {
	name: "n7645"
	terminal	{ cell: "LUT__13031" port: "out" }
	terminal	{ cell: "LUT__13032" port: "in[3]" }
 }
net {
	name: "n7646"
	terminal	{ cell: "LUT__13032" port: "out" }
	terminal	{ cell: "LUT__13033" port: "in[3]" }
 }
net {
	name: "n7647"
	terminal	{ cell: "LUT__13034" port: "out" }
	terminal	{ cell: "LUT__13044" port: "in[0]" }
 }
net {
	name: "n7648"
	terminal	{ cell: "LUT__13035" port: "out" }
	terminal	{ cell: "LUT__13044" port: "in[1]" }
 }
net {
	name: "n7649"
	terminal	{ cell: "LUT__13036" port: "out" }
	terminal	{ cell: "LUT__13038" port: "in[2]" }
	terminal	{ cell: "LUT__13229" port: "in[1]" }
 }
net {
	name: "n7650"
	terminal	{ cell: "LUT__13037" port: "out" }
	terminal	{ cell: "LUT__13038" port: "in[0]" }
	terminal	{ cell: "LUT__13231" port: "in[0]" }
 }
net {
	name: "n7651"
	terminal	{ cell: "LUT__13038" port: "out" }
	terminal	{ cell: "LUT__13044" port: "in[2]" }
 }
net {
	name: "n7652"
	terminal	{ cell: "LUT__13039" port: "out" }
	terminal	{ cell: "LUT__13043" port: "in[0]" }
 }
net {
	name: "n7653"
	terminal	{ cell: "LUT__13040" port: "out" }
	terminal	{ cell: "LUT__13043" port: "in[1]" }
 }
net {
	name: "n7654"
	terminal	{ cell: "LUT__13041" port: "out" }
	terminal	{ cell: "LUT__13043" port: "in[2]" }
 }
net {
	name: "n7655"
	terminal	{ cell: "LUT__13042" port: "out" }
	terminal	{ cell: "LUT__13043" port: "in[3]" }
 }
net {
	name: "n7656"
	terminal	{ cell: "LUT__13043" port: "out" }
	terminal	{ cell: "LUT__13044" port: "in[3]" }
 }
net {
	name: "n7657"
	terminal	{ cell: "LUT__13045" port: "out" }
	terminal	{ cell: "LUT__13055" port: "in[0]" }
 }
net {
	name: "n7658"
	terminal	{ cell: "LUT__13046" port: "out" }
	terminal	{ cell: "LUT__13055" port: "in[1]" }
 }
net {
	name: "n7659"
	terminal	{ cell: "LUT__13047" port: "out" }
	terminal	{ cell: "LUT__13049" port: "in[2]" }
	terminal	{ cell: "LUT__13236" port: "in[2]" }
 }
net {
	name: "n7660"
	terminal	{ cell: "LUT__13048" port: "out" }
	terminal	{ cell: "LUT__13049" port: "in[0]" }
	terminal	{ cell: "LUT__13236" port: "in[0]" }
 }
net {
	name: "n7661"
	terminal	{ cell: "LUT__13049" port: "out" }
	terminal	{ cell: "LUT__13055" port: "in[2]" }
 }
net {
	name: "n7662"
	terminal	{ cell: "LUT__13050" port: "out" }
	terminal	{ cell: "LUT__13054" port: "in[0]" }
 }
net {
	name: "n7663"
	terminal	{ cell: "LUT__13051" port: "out" }
	terminal	{ cell: "LUT__13054" port: "in[1]" }
 }
net {
	name: "n7664"
	terminal	{ cell: "LUT__13052" port: "out" }
	terminal	{ cell: "LUT__13054" port: "in[2]" }
 }
net {
	name: "n7665"
	terminal	{ cell: "LUT__13053" port: "out" }
	terminal	{ cell: "LUT__13054" port: "in[3]" }
 }
net {
	name: "n7666"
	terminal	{ cell: "LUT__13054" port: "out" }
	terminal	{ cell: "LUT__13055" port: "in[3]" }
 }
net {
	name: "n7667"
	terminal	{ cell: "LUT__13056" port: "out" }
	terminal	{ cell: "LUT__13067" port: "in[0]" }
 }
net {
	name: "n7668"
	terminal	{ cell: "LUT__13057" port: "out" }
	terminal	{ cell: "LUT__13067" port: "in[1]" }
 }
net {
	name: "n7669"
	terminal	{ cell: "LUT__13058" port: "out" }
	terminal	{ cell: "LUT__13060" port: "in[2]" }
	terminal	{ cell: "LUT__13246" port: "in[2]" }
 }
net {
	name: "n7670"
	terminal	{ cell: "LUT__13059" port: "out" }
	terminal	{ cell: "LUT__13060" port: "in[0]" }
 }
net {
	name: "n7671"
	terminal	{ cell: "LUT__13060" port: "out" }
	terminal	{ cell: "LUT__13067" port: "in[2]" }
 }
net {
	name: "n7672"
	terminal	{ cell: "LUT__13061" port: "out" }
	terminal	{ cell: "LUT__13066" port: "in[0]" }
	terminal	{ cell: "LUT__13250" port: "in[0]" }
 }
net {
	name: "n7673"
	terminal	{ cell: "LUT__13062" port: "out" }
	terminal	{ cell: "LUT__13066" port: "in[2]" }
 }
net {
	name: "n7674"
	terminal	{ cell: "LUT__13063" port: "out" }
	terminal	{ cell: "LUT__13065" port: "in[2]" }
	terminal	{ cell: "LUT__13246" port: "in[0]" }
 }
net {
	name: "n7675"
	terminal	{ cell: "LUT__13064" port: "out" }
	terminal	{ cell: "LUT__13065" port: "in[0]" }
	terminal	{ cell: "LUT__13248" port: "in[0]" }
 }
net {
	name: "n7676"
	terminal	{ cell: "LUT__13065" port: "out" }
	terminal	{ cell: "LUT__13066" port: "in[3]" }
 }
net {
	name: "n7677"
	terminal	{ cell: "LUT__13066" port: "out" }
	terminal	{ cell: "LUT__13067" port: "in[3]" }
 }
net {
	name: "n7678"
	terminal	{ cell: "LUT__13068" port: "out" }
	terminal	{ cell: "LUT__13072" port: "in[0]" }
 }
net {
	name: "n7679"
	terminal	{ cell: "LUT__13069" port: "out" }
	terminal	{ cell: "LUT__13072" port: "in[1]" }
 }
net {
	name: "n7680"
	terminal	{ cell: "LUT__13070" port: "out" }
	terminal	{ cell: "LUT__13072" port: "in[2]" }
 }
net {
	name: "n7681"
	terminal	{ cell: "LUT__13071" port: "out" }
	terminal	{ cell: "LUT__13072" port: "in[3]" }
 }
net {
	name: "n7682"
	terminal	{ cell: "LUT__13072" port: "out" }
	terminal	{ cell: "LUT__13078" port: "in[0]" }
 }
net {
	name: "n7683"
	terminal	{ cell: "LUT__13073" port: "out" }
	terminal	{ cell: "LUT__13077" port: "in[0]" }
 }
net {
	name: "n7684"
	terminal	{ cell: "LUT__13074" port: "out" }
	terminal	{ cell: "LUT__13077" port: "in[1]" }
 }
net {
	name: "n7685"
	terminal	{ cell: "LUT__13075" port: "out" }
	terminal	{ cell: "LUT__13077" port: "in[2]" }
 }
net {
	name: "n7686"
	terminal	{ cell: "LUT__13076" port: "out" }
	terminal	{ cell: "LUT__13077" port: "in[3]" }
 }
net {
	name: "n7687"
	terminal	{ cell: "LUT__13077" port: "out" }
	terminal	{ cell: "LUT__13078" port: "in[1]" }
 }
net {
	name: "n7688"
	terminal	{ cell: "LUT__13079" port: "out" }
	terminal	{ cell: "LUT__13083" port: "in[0]" }
 }
net {
	name: "n7689"
	terminal	{ cell: "LUT__13080" port: "out" }
	terminal	{ cell: "LUT__13083" port: "in[1]" }
 }
net {
	name: "n7690"
	terminal	{ cell: "LUT__13081" port: "out" }
	terminal	{ cell: "LUT__13083" port: "in[2]" }
 }
net {
	name: "n7691"
	terminal	{ cell: "LUT__13082" port: "out" }
	terminal	{ cell: "LUT__13083" port: "in[3]" }
 }
net {
	name: "n7692"
	terminal	{ cell: "LUT__13083" port: "out" }
	terminal	{ cell: "LUT__13089" port: "in[0]" }
 }
net {
	name: "n7693"
	terminal	{ cell: "LUT__13084" port: "out" }
	terminal	{ cell: "LUT__13088" port: "in[0]" }
 }
net {
	name: "n7694"
	terminal	{ cell: "LUT__13085" port: "out" }
	terminal	{ cell: "LUT__13088" port: "in[1]" }
 }
net {
	name: "n7695"
	terminal	{ cell: "LUT__13086" port: "out" }
	terminal	{ cell: "LUT__13088" port: "in[2]" }
 }
net {
	name: "n7696"
	terminal	{ cell: "LUT__13087" port: "out" }
	terminal	{ cell: "LUT__13088" port: "in[3]" }
 }
net {
	name: "n7697"
	terminal	{ cell: "LUT__13088" port: "out" }
	terminal	{ cell: "LUT__13089" port: "in[1]" }
 }
net {
	name: "n7698"
	terminal	{ cell: "LUT__13090" port: "out" }
	terminal	{ cell: "LUT__13097" port: "in[0]" }
 }
net {
	name: "n7699"
	terminal	{ cell: "LUT__13091" port: "out" }
	terminal	{ cell: "LUT__13097" port: "in[1]" }
 }
net {
	name: "n7700"
	terminal	{ cell: "LUT__13092" port: "out" }
	terminal	{ cell: "LUT__13097" port: "in[2]" }
 }
net {
	name: "n7701"
	terminal	{ cell: "LUT__13093" port: "out" }
	terminal	{ cell: "LUT__13096" port: "in[2]" }
 }
net {
	name: "n7702"
	terminal	{ cell: "LUT__13094" port: "out" }
	terminal	{ cell: "LUT__13095" port: "in[0]" }
	terminal	{ cell: "LUT__13193" port: "in[0]" }
 }
net {
	name: "n7703"
	terminal	{ cell: "LUT__13095" port: "out" }
	terminal	{ cell: "LUT__13096" port: "in[3]" }
 }
net {
	name: "n7704"
	terminal	{ cell: "LUT__13096" port: "out" }
	terminal	{ cell: "LUT__13097" port: "in[3]" }
 }
net {
	name: "n7705"
	terminal	{ cell: "LUT__13098" port: "out" }
	terminal	{ cell: "LUT__13107" port: "in[0]" }
 }
net {
	name: "n7706"
	terminal	{ cell: "LUT__13099" port: "out" }
	terminal	{ cell: "LUT__13107" port: "in[1]" }
 }
net {
	name: "n7707"
	terminal	{ cell: "LUT__13100" port: "out" }
	terminal	{ cell: "LUT__13101" port: "in[0]" }
	terminal	{ cell: "LUT__13207" port: "in[0]" }
 }
net {
	name: "n7708"
	terminal	{ cell: "LUT__13101" port: "out" }
	terminal	{ cell: "LUT__13107" port: "in[2]" }
 }
net {
	name: "n7709"
	terminal	{ cell: "LUT__13102" port: "out" }
	terminal	{ cell: "LUT__13106" port: "in[0]" }
 }
net {
	name: "n7710"
	terminal	{ cell: "LUT__13103" port: "out" }
	terminal	{ cell: "LUT__13106" port: "in[1]" }
 }
net {
	name: "n7711"
	terminal	{ cell: "LUT__13104" port: "out" }
	terminal	{ cell: "LUT__13106" port: "in[2]" }
 }
net {
	name: "n7712"
	terminal	{ cell: "LUT__13105" port: "out" }
	terminal	{ cell: "LUT__13106" port: "in[3]" }
 }
net {
	name: "n7713"
	terminal	{ cell: "LUT__13106" port: "out" }
	terminal	{ cell: "LUT__13107" port: "in[3]" }
 }
net {
	name: "n7714"
	terminal	{ cell: "LUT__13108" port: "out" }
	terminal	{ cell: "LUT__13115" port: "in[0]" }
 }
net {
	name: "n7715"
	terminal	{ cell: "LUT__13109" port: "out" }
	terminal	{ cell: "LUT__13115" port: "in[1]" }
 }
net {
	name: "n7716"
	terminal	{ cell: "LUT__13110" port: "out" }
	terminal	{ cell: "LUT__13115" port: "in[2]" }
 }
net {
	name: "n7717"
	terminal	{ cell: "LUT__13111" port: "out" }
	terminal	{ cell: "LUT__13114" port: "in[2]" }
 }
net {
	name: "n7718"
	terminal	{ cell: "LUT__13112" port: "out" }
	terminal	{ cell: "LUT__13113" port: "in[0]" }
	terminal	{ cell: "LUT__13212" port: "in[2]" }
 }
net {
	name: "n7719"
	terminal	{ cell: "LUT__13113" port: "out" }
	terminal	{ cell: "LUT__13114" port: "in[3]" }
 }
net {
	name: "n7720"
	terminal	{ cell: "LUT__13114" port: "out" }
	terminal	{ cell: "LUT__13115" port: "in[3]" }
 }
net {
	name: "n7721"
	terminal	{ cell: "LUT__13116" port: "out" }
	terminal	{ cell: "LUT__13126" port: "in[1]" }
	terminal	{ cell: "LUT__13216" port: "in[0]" }
 }
net {
	name: "n7722"
	terminal	{ cell: "LUT__13117" port: "out" }
	terminal	{ cell: "LUT__13126" port: "in[0]" }
	terminal	{ cell: "LUT__13216" port: "in[1]" }
 }
net {
	name: "n7723"
	terminal	{ cell: "LUT__13118" port: "out" }
	terminal	{ cell: "LUT__13125" port: "in[0]" }
	terminal	{ cell: "LUT__13219" port: "in[0]" }
 }
net {
	name: "n7724"
	terminal	{ cell: "LUT__13119" port: "out" }
	terminal	{ cell: "LUT__13125" port: "in[2]" }
 }
net {
	name: "n7725"
	terminal	{ cell: "LUT__13120" port: "out" }
	terminal	{ cell: "LUT__13124" port: "in[0]" }
 }
net {
	name: "n7726"
	terminal	{ cell: "LUT__13121" port: "out" }
	terminal	{ cell: "LUT__13124" port: "in[1]" }
 }
net {
	name: "n7727"
	terminal	{ cell: "LUT__13122" port: "out" }
	terminal	{ cell: "LUT__13124" port: "in[2]" }
 }
net {
	name: "n7728"
	terminal	{ cell: "LUT__13123" port: "out" }
	terminal	{ cell: "LUT__13124" port: "in[3]" }
 }
net {
	name: "n7729"
	terminal	{ cell: "LUT__13124" port: "out" }
	terminal	{ cell: "LUT__13125" port: "in[3]" }
 }
net {
	name: "n7730"
	terminal	{ cell: "LUT__13125" port: "out" }
	terminal	{ cell: "LUT__13126" port: "in[3]" }
 }
net {
	name: "n7731"
	terminal	{ cell: "LUT__13127" port: "out" }
	terminal	{ cell: "LUT__13137" port: "in[1]" }
	terminal	{ cell: "LUT__13226" port: "in[0]" }
 }
net {
	name: "n7732"
	terminal	{ cell: "LUT__13128" port: "out" }
	terminal	{ cell: "LUT__13137" port: "in[0]" }
	terminal	{ cell: "LUT__13227" port: "in[0]" }
 }
net {
	name: "n7733"
	terminal	{ cell: "LUT__13129" port: "out" }
	terminal	{ cell: "LUT__13136" port: "in[0]" }
 }
net {
	name: "n7734"
	terminal	{ cell: "LUT__13130" port: "out" }
	terminal	{ cell: "LUT__13136" port: "in[1]" }
 }
net {
	name: "n7735"
	terminal	{ cell: "LUT__13131" port: "out" }
	terminal	{ cell: "LUT__13133" port: "in[1]" }
	terminal	{ cell: "LUT__13226" port: "in[1]" }
 }
net {
	name: "n7736"
	terminal	{ cell: "LUT__13132" port: "out" }
	terminal	{ cell: "LUT__13133" port: "in[0]" }
	terminal	{ cell: "LUT__13227" port: "in[1]" }
 }
net {
	name: "n7737"
	terminal	{ cell: "LUT__13133" port: "out" }
	terminal	{ cell: "LUT__13136" port: "in[2]" }
 }
net {
	name: "n7738"
	terminal	{ cell: "LUT__13134" port: "out" }
	terminal	{ cell: "LUT__13135" port: "in[0]" }
	terminal	{ cell: "LUT__13223" port: "in[0]" }
 }
net {
	name: "n7739"
	terminal	{ cell: "LUT__13135" port: "out" }
	terminal	{ cell: "LUT__13136" port: "in[3]" }
 }
net {
	name: "n7740"
	terminal	{ cell: "LUT__13136" port: "out" }
	terminal	{ cell: "LUT__13137" port: "in[3]" }
 }
net {
	name: "n7741"
	terminal	{ cell: "LUT__13138" port: "out" }
	terminal	{ cell: "LUT__13139" port: "in[2]" }
	terminal	{ cell: "LUT__13232" port: "in[1]" }
 }
net {
	name: "n7742"
	terminal	{ cell: "LUT__13139" port: "out" }
	terminal	{ cell: "LUT__13142" port: "in[3]" }
 }
net {
	name: "n7743"
	terminal	{ cell: "LUT__13140" port: "out" }
	terminal	{ cell: "LUT__13141" port: "in[2]" }
	terminal	{ cell: "LUT__13232" port: "in[0]" }
 }
net {
	name: "n7744"
	terminal	{ cell: "LUT__13141" port: "out" }
	terminal	{ cell: "LUT__13142" port: "in[2]" }
 }
net {
	name: "n7745"
	terminal	{ cell: "LUT__13142" port: "out" }
	terminal	{ cell: "LUT__13149" port: "in[3]" }
 }
net {
	name: "n7746"
	terminal	{ cell: "LUT__13143" port: "out" }
	terminal	{ cell: "LUT__13149" port: "in[0]" }
 }
net {
	name: "n7747"
	terminal	{ cell: "LUT__13144" port: "out" }
	terminal	{ cell: "LUT__13146" port: "in[1]" }
	terminal	{ cell: "LUT__13233" port: "in[0]" }
 }
net {
	name: "n7748"
	terminal	{ cell: "LUT__13145" port: "out" }
	terminal	{ cell: "LUT__13146" port: "in[0]" }
	terminal	{ cell: "LUT__13233" port: "in[1]" }
 }
net {
	name: "n7749"
	terminal	{ cell: "LUT__13146" port: "out" }
	terminal	{ cell: "LUT__13149" port: "in[2]" }
 }
net {
	name: "n7750"
	terminal	{ cell: "LUT__13147" port: "out" }
	terminal	{ cell: "LUT__13148" port: "in[0]" }
	terminal	{ cell: "LUT__13229" port: "in[0]" }
 }
net {
	name: "n7751"
	terminal	{ cell: "LUT__13148" port: "out" }
	terminal	{ cell: "LUT__13149" port: "in[1]" }
 }
net {
	name: "n7752"
	terminal	{ cell: "LUT__13150" port: "out" }
	terminal	{ cell: "LUT__13157" port: "in[0]" }
 }
net {
	name: "n7753"
	terminal	{ cell: "LUT__13151" port: "out" }
	terminal	{ cell: "LUT__13157" port: "in[1]" }
 }
net {
	name: "n7754"
	terminal	{ cell: "LUT__13152" port: "out" }
	terminal	{ cell: "LUT__13153" port: "in[0]" }
	terminal	{ cell: "LUT__13237" port: "in[0]" }
 }
net {
	name: "n7755"
	terminal	{ cell: "LUT__13153" port: "out" }
	terminal	{ cell: "LUT__13157" port: "in[2]" }
 }
net {
	name: "n7756"
	terminal	{ cell: "LUT__13154" port: "out" }
	terminal	{ cell: "LUT__13156" port: "in[2]" }
 }
net {
	name: "n7757"
	terminal	{ cell: "LUT__13155" port: "out" }
	terminal	{ cell: "LUT__13156" port: "in[3]" }
 }
net {
	name: "n7758"
	terminal	{ cell: "LUT__13156" port: "out" }
	terminal	{ cell: "LUT__13157" port: "in[3]" }
 }
net {
	name: "n7759"
	terminal	{ cell: "LUT__13158" port: "out" }
	terminal	{ cell: "LUT__13168" port: "in[0]" }
 }
net {
	name: "n7760"
	terminal	{ cell: "LUT__13159" port: "out" }
	terminal	{ cell: "LUT__13168" port: "in[1]" }
 }
net {
	name: "n7761"
	terminal	{ cell: "LUT__13160" port: "out" }
	terminal	{ cell: "LUT__13162" port: "in[2]" }
 }
net {
	name: "n7762"
	terminal	{ cell: "LUT__13161" port: "out" }
	terminal	{ cell: "LUT__13162" port: "in[0]" }
 }
net {
	name: "n7763"
	terminal	{ cell: "LUT__13162" port: "out" }
	terminal	{ cell: "LUT__13168" port: "in[2]" }
 }
net {
	name: "n7764"
	terminal	{ cell: "LUT__13163" port: "out" }
	terminal	{ cell: "LUT__13167" port: "in[0]" }
 }
net {
	name: "n7765"
	terminal	{ cell: "LUT__13164" port: "out" }
	terminal	{ cell: "LUT__13167" port: "in[1]" }
 }
net {
	name: "n7766"
	terminal	{ cell: "LUT__13165" port: "out" }
	terminal	{ cell: "LUT__13167" port: "in[2]" }
 }
net {
	name: "n7767"
	terminal	{ cell: "LUT__13166" port: "out" }
	terminal	{ cell: "LUT__13167" port: "in[3]" }
 }
net {
	name: "n7768"
	terminal	{ cell: "LUT__13167" port: "out" }
	terminal	{ cell: "LUT__13168" port: "in[3]" }
 }
net {
	name: "n7769"
	terminal	{ cell: "LUT__13169" port: "out" }
	terminal	{ cell: "LUT__13173" port: "in[0]" }
 }
net {
	name: "n7770"
	terminal	{ cell: "LUT__13170" port: "out" }
	terminal	{ cell: "LUT__13173" port: "in[1]" }
 }
net {
	name: "n7771"
	terminal	{ cell: "LUT__13171" port: "out" }
	terminal	{ cell: "LUT__13173" port: "in[2]" }
 }
net {
	name: "n7772"
	terminal	{ cell: "LUT__13172" port: "out" }
	terminal	{ cell: "LUT__13173" port: "in[3]" }
 }
net {
	name: "n7773"
	terminal	{ cell: "LUT__13173" port: "out" }
	terminal	{ cell: "LUT__13179" port: "in[0]" }
 }
net {
	name: "n7774"
	terminal	{ cell: "LUT__13174" port: "out" }
	terminal	{ cell: "LUT__13178" port: "in[0]" }
 }
net {
	name: "n7775"
	terminal	{ cell: "LUT__13175" port: "out" }
	terminal	{ cell: "LUT__13178" port: "in[1]" }
 }
net {
	name: "n7776"
	terminal	{ cell: "LUT__13176" port: "out" }
	terminal	{ cell: "LUT__13178" port: "in[2]" }
 }
net {
	name: "n7777"
	terminal	{ cell: "LUT__13177" port: "out" }
	terminal	{ cell: "LUT__13178" port: "in[3]" }
 }
net {
	name: "n7778"
	terminal	{ cell: "LUT__13178" port: "out" }
	terminal	{ cell: "LUT__13179" port: "in[1]" }
 }
net {
	name: "n7779"
	terminal	{ cell: "LUT__13180" port: "out" }
	terminal	{ cell: "LUT__13184" port: "in[0]" }
 }
net {
	name: "n7780"
	terminal	{ cell: "LUT__13181" port: "out" }
	terminal	{ cell: "LUT__13184" port: "in[1]" }
 }
net {
	name: "n7781"
	terminal	{ cell: "LUT__13182" port: "out" }
	terminal	{ cell: "LUT__13184" port: "in[2]" }
 }
net {
	name: "n7782"
	terminal	{ cell: "LUT__13183" port: "out" }
	terminal	{ cell: "LUT__13184" port: "in[3]" }
 }
net {
	name: "n7783"
	terminal	{ cell: "LUT__13184" port: "out" }
	terminal	{ cell: "LUT__13190" port: "in[0]" }
 }
net {
	name: "n7784"
	terminal	{ cell: "LUT__13185" port: "out" }
	terminal	{ cell: "LUT__13189" port: "in[0]" }
 }
net {
	name: "n7785"
	terminal	{ cell: "LUT__13186" port: "out" }
	terminal	{ cell: "LUT__13189" port: "in[1]" }
 }
net {
	name: "n7786"
	terminal	{ cell: "LUT__13187" port: "out" }
	terminal	{ cell: "LUT__13189" port: "in[2]" }
 }
net {
	name: "n7787"
	terminal	{ cell: "LUT__13188" port: "out" }
	terminal	{ cell: "LUT__13189" port: "in[3]" }
 }
net {
	name: "n7788"
	terminal	{ cell: "LUT__13189" port: "out" }
	terminal	{ cell: "LUT__13190" port: "in[1]" }
 }
net {
	name: "n7789"
	terminal	{ cell: "LUT__13191" port: "out" }
	terminal	{ cell: "LUT__13199" port: "in[0]" }
 }
net {
	name: "n7790"
	terminal	{ cell: "LUT__13192" port: "out" }
	terminal	{ cell: "LUT__13199" port: "in[1]" }
 }
net {
	name: "n7791"
	terminal	{ cell: "LUT__13193" port: "out" }
	terminal	{ cell: "LUT__13199" port: "in[2]" }
 }
net {
	name: "n7792"
	terminal	{ cell: "LUT__13194" port: "out" }
	terminal	{ cell: "LUT__13198" port: "in[2]" }
 }
net {
	name: "n7793"
	terminal	{ cell: "LUT__13195" port: "out" }
	terminal	{ cell: "LUT__13197" port: "in[0]" }
 }
net {
	name: "n7794"
	terminal	{ cell: "LUT__13196" port: "out" }
	terminal	{ cell: "LUT__13197" port: "in[1]" }
 }
net {
	name: "n7795"
	terminal	{ cell: "LUT__13197" port: "out" }
	terminal	{ cell: "LUT__13198" port: "in[3]" }
 }
net {
	name: "n7796"
	terminal	{ cell: "LUT__13198" port: "out" }
	terminal	{ cell: "LUT__13199" port: "in[3]" }
 }
net {
	name: "n7797"
	terminal	{ cell: "LUT__13200" port: "out" }
	terminal	{ cell: "LUT__13208" port: "in[2]" }
 }
net {
	name: "n7798"
	terminal	{ cell: "LUT__13201" port: "out" }
	terminal	{ cell: "LUT__13207" port: "in[2]" }
 }
net {
	name: "n7799"
	terminal	{ cell: "LUT__13202" port: "out" }
	terminal	{ cell: "LUT__13206" port: "in[0]" }
 }
net {
	name: "n7800"
	terminal	{ cell: "LUT__13203" port: "out" }
	terminal	{ cell: "LUT__13206" port: "in[1]" }
 }
net {
	name: "n7801"
	terminal	{ cell: "LUT__13204" port: "out" }
	terminal	{ cell: "LUT__13206" port: "in[2]" }
 }
net {
	name: "n7802"
	terminal	{ cell: "LUT__13205" port: "out" }
	terminal	{ cell: "LUT__13206" port: "in[3]" }
 }
net {
	name: "n7803"
	terminal	{ cell: "LUT__13206" port: "out" }
	terminal	{ cell: "LUT__13207" port: "in[3]" }
 }
net {
	name: "n7804"
	terminal	{ cell: "LUT__13207" port: "out" }
	terminal	{ cell: "LUT__13208" port: "in[3]" }
 }
net {
	name: "n7805"
	terminal	{ cell: "LUT__13209" port: "out" }
	terminal	{ cell: "LUT__13215" port: "in[0]" }
 }
net {
	name: "n7806"
	terminal	{ cell: "LUT__13210" port: "out" }
	terminal	{ cell: "LUT__13215" port: "in[1]" }
 }
net {
	name: "n7807"
	terminal	{ cell: "LUT__13211" port: "out" }
	terminal	{ cell: "LUT__13213" port: "in[2]" }
 }
net {
	name: "n7808"
	terminal	{ cell: "LUT__13212" port: "out" }
	terminal	{ cell: "LUT__13213" port: "in[3]" }
 }
net {
	name: "n7809"
	terminal	{ cell: "LUT__13213" port: "out" }
	terminal	{ cell: "LUT__13215" port: "in[2]" }
 }
net {
	name: "n7810"
	terminal	{ cell: "LUT__13214" port: "out" }
	terminal	{ cell: "LUT__13215" port: "in[3]" }
 }
net {
	name: "n7811"
	terminal	{ cell: "LUT__13216" port: "out" }
	terminal	{ cell: "LUT__13222" port: "in[2]" }
 }
net {
	name: "n7812"
	terminal	{ cell: "LUT__13217" port: "out" }
	terminal	{ cell: "LUT__13222" port: "in[0]" }
 }
net {
	name: "n7813"
	terminal	{ cell: "LUT__13218" port: "out" }
	terminal	{ cell: "LUT__13222" port: "in[1]" }
 }
net {
	name: "n7814"
	terminal	{ cell: "LUT__13219" port: "out" }
	terminal	{ cell: "LUT__13221" port: "in[2]" }
 }
net {
	name: "n7815"
	terminal	{ cell: "LUT__13220" port: "out" }
	terminal	{ cell: "LUT__13221" port: "in[3]" }
 }
net {
	name: "n7816"
	terminal	{ cell: "LUT__13221" port: "out" }
	terminal	{ cell: "LUT__13222" port: "in[3]" }
 }
net {
	name: "n7817"
	terminal	{ cell: "LUT__13223" port: "out" }
	terminal	{ cell: "LUT__13228" port: "in[0]" }
 }
net {
	name: "n7818"
	terminal	{ cell: "LUT__13224" port: "out" }
	terminal	{ cell: "LUT__13228" port: "in[1]" }
 }
net {
	name: "n7819"
	terminal	{ cell: "LUT__13225" port: "out" }
	terminal	{ cell: "LUT__13228" port: "in[2]" }
 }
net {
	name: "n7820"
	terminal	{ cell: "LUT__13226" port: "out" }
	terminal	{ cell: "LUT__13227" port: "in[2]" }
 }
net {
	name: "n7821"
	terminal	{ cell: "LUT__13227" port: "out" }
	terminal	{ cell: "LUT__13228" port: "in[3]" }
 }
net {
	name: "n7822"
	terminal	{ cell: "LUT__13229" port: "out" }
	terminal	{ cell: "LUT__13231" port: "in[2]" }
 }
net {
	name: "n7823"
	terminal	{ cell: "LUT__13230" port: "out" }
	terminal	{ cell: "LUT__13231" port: "in[3]" }
 }
net {
	name: "n7824"
	terminal	{ cell: "LUT__13231" port: "out" }
	terminal	{ cell: "LUT__13232" port: "in[3]" }
 }
net {
	name: "n7825"
	terminal	{ cell: "LUT__13232" port: "out" }
	terminal	{ cell: "LUT__13233" port: "in[3]" }
 }
net {
	name: "n7826"
	terminal	{ cell: "LUT__13234" port: "out" }
	terminal	{ cell: "LUT__13242" port: "in[0]" }
 }
net {
	name: "n7827"
	terminal	{ cell: "LUT__13235" port: "out" }
	terminal	{ cell: "LUT__13242" port: "in[1]" }
 }
net {
	name: "n7828"
	terminal	{ cell: "LUT__13236" port: "out" }
	terminal	{ cell: "LUT__13242" port: "in[2]" }
 }
net {
	name: "n7829"
	terminal	{ cell: "LUT__13237" port: "out" }
	terminal	{ cell: "LUT__13241" port: "in[0]" }
 }
net {
	name: "n7830"
	terminal	{ cell: "LUT__13238" port: "out" }
	terminal	{ cell: "LUT__13241" port: "in[1]" }
 }
net {
	name: "n7831"
	terminal	{ cell: "LUT__13239" port: "out" }
	terminal	{ cell: "LUT__13241" port: "in[2]" }
 }
net {
	name: "n7832"
	terminal	{ cell: "LUT__13240" port: "out" }
	terminal	{ cell: "LUT__13241" port: "in[3]" }
 }
net {
	name: "n7833"
	terminal	{ cell: "LUT__13241" port: "out" }
	terminal	{ cell: "LUT__13242" port: "in[3]" }
 }
net {
	name: "n7834"
	terminal	{ cell: "LUT__13243" port: "out" }
	terminal	{ cell: "LUT__13250" port: "in[2]" }
 }
net {
	name: "n7835"
	terminal	{ cell: "LUT__13244" port: "out" }
	terminal	{ cell: "LUT__13249" port: "in[0]" }
 }
net {
	name: "n7836"
	terminal	{ cell: "LUT__13245" port: "out" }
	terminal	{ cell: "LUT__13249" port: "in[1]" }
 }
net {
	name: "n7837"
	terminal	{ cell: "LUT__13246" port: "out" }
	terminal	{ cell: "LUT__13249" port: "in[2]" }
 }
net {
	name: "n7838"
	terminal	{ cell: "LUT__13247" port: "out" }
	terminal	{ cell: "LUT__13248" port: "in[2]" }
 }
net {
	name: "n7839"
	terminal	{ cell: "LUT__13248" port: "out" }
	terminal	{ cell: "LUT__13249" port: "in[3]" }
 }
net {
	name: "n7840"
	terminal	{ cell: "LUT__13249" port: "out" }
	terminal	{ cell: "LUT__13250" port: "in[3]" }
 }
net {
	name: "n7841"
	terminal	{ cell: "LUT__13251" port: "out" }
	terminal	{ cell: "LUT__13257" port: "in[1]" }
	terminal	{ cell: "LUT__13259" port: "in[3]" }
	terminal	{ cell: "LUT__13267" port: "in[1]" }
 }
net {
	name: "n7842"
	terminal	{ cell: "LUT__13252" port: "out" }
	terminal	{ cell: "LUT__13256" port: "in[0]" }
	terminal	{ cell: "LUT__13504" port: "in[1]" }
	terminal	{ cell: "LUT__14345" port: "in[0]" }
	terminal	{ cell: "LUT__15419" port: "in[0]" }
	terminal	{ cell: "LUT__15420" port: "in[0]" }
	terminal	{ cell: "LUT__15421" port: "in[0]" }
	terminal	{ cell: "LUT__15422" port: "in[1]" }
	terminal	{ cell: "LUT__15424" port: "in[1]" }
	terminal	{ cell: "LUT__15425" port: "in[0]" }
	terminal	{ cell: "LUT__15426" port: "in[1]" }
	terminal	{ cell: "LUT__15427" port: "in[1]" }
	terminal	{ cell: "LUT__15428" port: "in[1]" }
	terminal	{ cell: "LUT__15429" port: "in[1]" }
	terminal	{ cell: "LUT__15431" port: "in[1]" }
 }
net {
	name: "n7843"
	terminal	{ cell: "LUT__13255" port: "out" }
	terminal	{ cell: "LUT__13256" port: "in[3]" }
	terminal	{ cell: "LUT__13261" port: "in[3]" }
	terminal	{ cell: "LUT__13270" port: "in[3]" }
	terminal	{ cell: "LUT__13274" port: "in[3]" }
	terminal	{ cell: "LUT__13280" port: "in[3]" }
	terminal	{ cell: "LUT__13286" port: "in[3]" }
	terminal	{ cell: "LUT__13291" port: "in[3]" }
	terminal	{ cell: "LUT__13294" port: "in[3]" }
	terminal	{ cell: "LUT__13301" port: "in[3]" }
	terminal	{ cell: "LUT__13306" port: "in[3]" }
	terminal	{ cell: "LUT__13311" port: "in[3]" }
	terminal	{ cell: "LUT__13316" port: "in[3]" }
	terminal	{ cell: "LUT__13319" port: "in[3]" }
	terminal	{ cell: "LUT__13324" port: "in[3]" }
	terminal	{ cell: "LUT__13329" port: "in[3]" }
	terminal	{ cell: "LUT__13334" port: "in[3]" }
	terminal	{ cell: "LUT__13339" port: "in[3]" }
	terminal	{ cell: "LUT__13344" port: "in[3]" }
	terminal	{ cell: "LUT__13349" port: "in[3]" }
	terminal	{ cell: "LUT__13356" port: "in[3]" }
	terminal	{ cell: "LUT__13361" port: "in[3]" }
	terminal	{ cell: "LUT__13364" port: "in[3]" }
	terminal	{ cell: "LUT__13371" port: "in[3]" }
	terminal	{ cell: "LUT__13374" port: "in[3]" }
	terminal	{ cell: "LUT__13379" port: "in[3]" }
	terminal	{ cell: "LUT__13384" port: "in[3]" }
	terminal	{ cell: "LUT__13389" port: "in[3]" }
	terminal	{ cell: "LUT__13394" port: "in[3]" }
	terminal	{ cell: "LUT__13398" port: "in[3]" }
	terminal	{ cell: "LUT__13405" port: "in[3]" }
	terminal	{ cell: "LUT__13410" port: "in[3]" }
	terminal	{ cell: "LUT__13413" port: "in[3]" }
	terminal	{ cell: "LUT__13420" port: "in[3]" }
	terminal	{ cell: "LUT__13425" port: "in[3]" }
	terminal	{ cell: "LUT__13431" port: "in[3]" }
	terminal	{ cell: "LUT__13434" port: "in[3]" }
	terminal	{ cell: "LUT__13439" port: "in[3]" }
	terminal	{ cell: "LUT__13444" port: "in[3]" }
	terminal	{ cell: "LUT__13449" port: "in[3]" }
	terminal	{ cell: "LUT__13454" port: "in[3]" }
	terminal	{ cell: "LUT__13459" port: "in[3]" }
	terminal	{ cell: "LUT__13466" port: "in[3]" }
	terminal	{ cell: "LUT__13471" port: "in[3]" }
	terminal	{ cell: "LUT__13473" port: "in[3]" }
	terminal	{ cell: "LUT__13478" port: "in[3]" }
	terminal	{ cell: "LUT__13486" port: "in[3]" }
	terminal	{ cell: "LUT__13491" port: "in[3]" }
	terminal	{ cell: "LUT__13496" port: "in[3]" }
	terminal	{ cell: "LUT__13499" port: "in[3]" }
	terminal	{ cell: "LUT__14243" port: "in[3]" }
 }
net {
	name: "n7844"
	terminal	{ cell: "LUT__13256" port: "out" }
	terminal	{ cell: "LUT__13257" port: "in[0]" }
	terminal	{ cell: "LUT__14356" port: "in[0]" }
 }
net {
	name: "n7845"
	terminal	{ cell: "LUT__13258" port: "out" }
	terminal	{ cell: "LUT__13259" port: "in[1]" }
	terminal	{ cell: "LUT__13260" port: "in[3]" }
	terminal	{ cell: "LUT__13268" port: "in[3]" }
	terminal	{ cell: "LUT__13275" port: "in[3]" }
	terminal	{ cell: "LUT__13278" port: "in[3]" }
	terminal	{ cell: "LUT__13283" port: "in[3]" }
	terminal	{ cell: "LUT__13289" port: "in[3]" }
	terminal	{ cell: "LUT__13296" port: "in[3]" }
	terminal	{ cell: "LUT__13298" port: "in[3]" }
	terminal	{ cell: "LUT__13304" port: "in[3]" }
	terminal	{ cell: "LUT__13309" port: "in[3]" }
	terminal	{ cell: "LUT__13313" port: "in[3]" }
	terminal	{ cell: "LUT__13321" port: "in[3]" }
	terminal	{ cell: "LUT__13326" port: "in[3]" }
	terminal	{ cell: "LUT__13331" port: "in[3]" }
	terminal	{ cell: "LUT__13336" port: "in[3]" }
	terminal	{ cell: "LUT__13341" port: "in[3]" }
	terminal	{ cell: "LUT__13346" port: "in[3]" }
	terminal	{ cell: "LUT__13351" port: "in[3]" }
	terminal	{ cell: "LUT__13353" port: "in[3]" }
	terminal	{ cell: "LUT__13358" port: "in[3]" }
	terminal	{ cell: "LUT__13366" port: "in[3]" }
	terminal	{ cell: "LUT__13368" port: "in[3]" }
	terminal	{ cell: "LUT__13376" port: "in[3]" }
	terminal	{ cell: "LUT__13381" port: "in[3]" }
	terminal	{ cell: "LUT__13383" port: "in[3]" }
	terminal	{ cell: "LUT__13388" port: "in[3]" }
	terminal	{ cell: "LUT__13393" port: "in[3]" }
	terminal	{ cell: "LUT__13399" port: "in[3]" }
	terminal	{ cell: "LUT__13403" port: "in[3]" }
	terminal	{ cell: "LUT__13408" port: "in[3]" }
	terminal	{ cell: "LUT__13415" port: "in[3]" }
	terminal	{ cell: "LUT__13418" port: "in[3]" }
	terminal	{ cell: "LUT__13423" port: "in[3]" }
	terminal	{ cell: "LUT__13429" port: "in[3]" }
	terminal	{ cell: "LUT__13435" port: "in[3]" }
	terminal	{ cell: "LUT__13440" port: "in[3]" }
	terminal	{ cell: "LUT__13445" port: "in[3]" }
	terminal	{ cell: "LUT__13450" port: "in[3]" }
	terminal	{ cell: "LUT__13456" port: "in[3]" }
	terminal	{ cell: "LUT__13461" port: "in[3]" }
	terminal	{ cell: "LUT__13464" port: "in[3]" }
	terminal	{ cell: "LUT__13469" port: "in[3]" }
	terminal	{ cell: "LUT__13475" port: "in[3]" }
	terminal	{ cell: "LUT__13480" port: "in[3]" }
	terminal	{ cell: "LUT__13484" port: "in[3]" }
	terminal	{ cell: "LUT__13489" port: "in[3]" }
	terminal	{ cell: "LUT__13494" port: "in[3]" }
	terminal	{ cell: "LUT__13500" port: "in[3]" }
 }
net {
	name: "n7846"
	terminal	{ cell: "LUT__13260" port: "out" }
	terminal	{ cell: "LUT__13266" port: "in[0]" }
 }
net {
	name: "n7847"
	terminal	{ cell: "LUT__13261" port: "out" }
	terminal	{ cell: "LUT__13266" port: "in[1]" }
 }
net {
	name: "n7848"
	terminal	{ cell: "LUT__13262" port: "out" }
	terminal	{ cell: "LUT__13263" port: "in[3]" }
	terminal	{ cell: "LUT__13269" port: "in[3]" }
	terminal	{ cell: "LUT__13273" port: "in[3]" }
	terminal	{ cell: "LUT__13279" port: "in[3]" }
	terminal	{ cell: "LUT__13285" port: "in[3]" }
	terminal	{ cell: "LUT__13290" port: "in[3]" }
	terminal	{ cell: "LUT__13295" port: "in[3]" }
	terminal	{ cell: "LUT__13300" port: "in[3]" }
	terminal	{ cell: "LUT__13305" port: "in[3]" }
	terminal	{ cell: "LUT__13310" port: "in[3]" }
	terminal	{ cell: "LUT__13315" port: "in[3]" }
	terminal	{ cell: "LUT__13320" port: "in[3]" }
	terminal	{ cell: "LUT__13325" port: "in[3]" }
	terminal	{ cell: "LUT__13330" port: "in[3]" }
	terminal	{ cell: "LUT__13335" port: "in[3]" }
	terminal	{ cell: "LUT__13340" port: "in[3]" }
	terminal	{ cell: "LUT__13345" port: "in[3]" }
	terminal	{ cell: "LUT__13350" port: "in[3]" }
	terminal	{ cell: "LUT__13355" port: "in[3]" }
	terminal	{ cell: "LUT__13360" port: "in[3]" }
	terminal	{ cell: "LUT__13365" port: "in[3]" }
	terminal	{ cell: "LUT__13370" port: "in[3]" }
	terminal	{ cell: "LUT__13375" port: "in[3]" }
	terminal	{ cell: "LUT__13380" port: "in[3]" }
	terminal	{ cell: "LUT__13385" port: "in[3]" }
	terminal	{ cell: "LUT__13390" port: "in[3]" }
	terminal	{ cell: "LUT__13395" port: "in[3]" }
	terminal	{ cell: "LUT__13400" port: "in[3]" }
	terminal	{ cell: "LUT__13404" port: "in[3]" }
	terminal	{ cell: "LUT__13409" port: "in[3]" }
	terminal	{ cell: "LUT__13414" port: "in[3]" }
	terminal	{ cell: "LUT__13419" port: "in[3]" }
	terminal	{ cell: "LUT__13424" port: "in[3]" }
	terminal	{ cell: "LUT__13428" port: "in[3]" }
	terminal	{ cell: "LUT__13433" port: "in[3]" }
	terminal	{ cell: "LUT__13438" port: "in[3]" }
	terminal	{ cell: "LUT__13446" port: "in[3]" }
	terminal	{ cell: "LUT__13451" port: "in[3]" }
	terminal	{ cell: "LUT__13455" port: "in[3]" }
	terminal	{ cell: "LUT__13460" port: "in[3]" }
	terminal	{ cell: "LUT__13463" port: "in[3]" }
	terminal	{ cell: "LUT__13468" port: "in[3]" }
	terminal	{ cell: "LUT__13476" port: "in[3]" }
	terminal	{ cell: "LUT__13479" port: "in[3]" }
	terminal	{ cell: "LUT__13483" port: "in[3]" }
	terminal	{ cell: "LUT__13488" port: "in[3]" }
	terminal	{ cell: "LUT__13493" port: "in[3]" }
	terminal	{ cell: "LUT__13498" port: "in[3]" }
 }
net {
	name: "n7849"
	terminal	{ cell: "LUT__13263" port: "out" }
	terminal	{ cell: "LUT__13266" port: "in[2]" }
 }
net {
	name: "n7850"
	terminal	{ cell: "LUT__13264" port: "out" }
	terminal	{ cell: "LUT__13265" port: "in[3]" }
	terminal	{ cell: "LUT__13271" port: "in[3]" }
	terminal	{ cell: "LUT__13276" port: "in[3]" }
	terminal	{ cell: "LUT__13281" port: "in[3]" }
	terminal	{ cell: "LUT__13284" port: "in[3]" }
	terminal	{ cell: "LUT__13288" port: "in[3]" }
	terminal	{ cell: "LUT__13293" port: "in[3]" }
	terminal	{ cell: "LUT__13299" port: "in[3]" }
	terminal	{ cell: "LUT__13303" port: "in[3]" }
	terminal	{ cell: "LUT__13308" port: "in[3]" }
	terminal	{ cell: "LUT__13314" port: "in[3]" }
	terminal	{ cell: "LUT__13318" port: "in[3]" }
	terminal	{ cell: "LUT__13323" port: "in[3]" }
	terminal	{ cell: "LUT__13328" port: "in[3]" }
	terminal	{ cell: "LUT__13333" port: "in[3]" }
	terminal	{ cell: "LUT__13338" port: "in[3]" }
	terminal	{ cell: "LUT__13343" port: "in[3]" }
	terminal	{ cell: "LUT__13348" port: "in[3]" }
	terminal	{ cell: "LUT__13354" port: "in[3]" }
	terminal	{ cell: "LUT__13359" port: "in[3]" }
	terminal	{ cell: "LUT__13363" port: "in[3]" }
	terminal	{ cell: "LUT__13369" port: "in[3]" }
	terminal	{ cell: "LUT__13373" port: "in[3]" }
	terminal	{ cell: "LUT__13378" port: "in[3]" }
	terminal	{ cell: "LUT__13386" port: "in[3]" }
	terminal	{ cell: "LUT__13391" port: "in[3]" }
	terminal	{ cell: "LUT__13396" port: "in[3]" }
	terminal	{ cell: "LUT__13401" port: "in[3]" }
	terminal	{ cell: "LUT__13406" port: "in[3]" }
	terminal	{ cell: "LUT__13411" port: "in[3]" }
	terminal	{ cell: "LUT__13416" port: "in[3]" }
	terminal	{ cell: "LUT__13421" port: "in[3]" }
	terminal	{ cell: "LUT__13426" port: "in[3]" }
	terminal	{ cell: "LUT__13430" port: "in[3]" }
	terminal	{ cell: "LUT__13436" port: "in[3]" }
	terminal	{ cell: "LUT__13441" port: "in[3]" }
	terminal	{ cell: "LUT__13443" port: "in[3]" }
	terminal	{ cell: "LUT__13448" port: "in[3]" }
	terminal	{ cell: "LUT__13453" port: "in[3]" }
	terminal	{ cell: "LUT__13458" port: "in[3]" }
	terminal	{ cell: "LUT__13465" port: "in[3]" }
	terminal	{ cell: "LUT__13470" port: "in[3]" }
	terminal	{ cell: "LUT__13474" port: "in[3]" }
	terminal	{ cell: "LUT__13481" port: "in[3]" }
	terminal	{ cell: "LUT__13485" port: "in[3]" }
	terminal	{ cell: "LUT__13490" port: "in[3]" }
	terminal	{ cell: "LUT__13495" port: "in[3]" }
	terminal	{ cell: "LUT__13501" port: "in[3]" }
 }
net {
	name: "n7851"
	terminal	{ cell: "LUT__13265" port: "out" }
	terminal	{ cell: "LUT__13266" port: "in[3]" }
 }
net {
	name: "n7852"
	terminal	{ cell: "LUT__13268" port: "out" }
	terminal	{ cell: "LUT__13272" port: "in[0]" }
 }
net {
	name: "n7853"
	terminal	{ cell: "LUT__13269" port: "out" }
	terminal	{ cell: "LUT__13272" port: "in[1]" }
 }
net {
	name: "n7854"
	terminal	{ cell: "LUT__13270" port: "out" }
	terminal	{ cell: "LUT__13272" port: "in[2]" }
 }
net {
	name: "n7855"
	terminal	{ cell: "LUT__13271" port: "out" }
	terminal	{ cell: "LUT__13272" port: "in[3]" }
 }
net {
	name: "n7856"
	terminal	{ cell: "LUT__13273" port: "out" }
	terminal	{ cell: "LUT__13277" port: "in[0]" }
 }
net {
	name: "n7857"
	terminal	{ cell: "LUT__13274" port: "out" }
	terminal	{ cell: "LUT__13277" port: "in[1]" }
 }
net {
	name: "n7858"
	terminal	{ cell: "LUT__13275" port: "out" }
	terminal	{ cell: "LUT__13277" port: "in[2]" }
 }
net {
	name: "n7859"
	terminal	{ cell: "LUT__13276" port: "out" }
	terminal	{ cell: "LUT__13277" port: "in[3]" }
 }
net {
	name: "n7860"
	terminal	{ cell: "LUT__13278" port: "out" }
	terminal	{ cell: "LUT__13282" port: "in[0]" }
 }
net {
	name: "n7861"
	terminal	{ cell: "LUT__13279" port: "out" }
	terminal	{ cell: "LUT__13282" port: "in[1]" }
 }
net {
	name: "n7862"
	terminal	{ cell: "LUT__13280" port: "out" }
	terminal	{ cell: "LUT__13282" port: "in[2]" }
 }
net {
	name: "n7863"
	terminal	{ cell: "LUT__13281" port: "out" }
	terminal	{ cell: "LUT__13282" port: "in[3]" }
 }
net {
	name: "n7864"
	terminal	{ cell: "LUT__13283" port: "out" }
	terminal	{ cell: "LUT__13287" port: "in[0]" }
 }
net {
	name: "n7865"
	terminal	{ cell: "LUT__13284" port: "out" }
	terminal	{ cell: "LUT__13287" port: "in[1]" }
 }
net {
	name: "n7866"
	terminal	{ cell: "LUT__13285" port: "out" }
	terminal	{ cell: "LUT__13287" port: "in[2]" }
 }
net {
	name: "n7867"
	terminal	{ cell: "LUT__13286" port: "out" }
	terminal	{ cell: "LUT__13287" port: "in[3]" }
 }
net {
	name: "n7868"
	terminal	{ cell: "LUT__13288" port: "out" }
	terminal	{ cell: "LUT__13292" port: "in[0]" }
 }
net {
	name: "n7869"
	terminal	{ cell: "LUT__13289" port: "out" }
	terminal	{ cell: "LUT__13292" port: "in[1]" }
 }
net {
	name: "n7870"
	terminal	{ cell: "LUT__13290" port: "out" }
	terminal	{ cell: "LUT__13292" port: "in[2]" }
 }
net {
	name: "n7871"
	terminal	{ cell: "LUT__13291" port: "out" }
	terminal	{ cell: "LUT__13292" port: "in[3]" }
 }
net {
	name: "n7872"
	terminal	{ cell: "LUT__13293" port: "out" }
	terminal	{ cell: "LUT__13297" port: "in[0]" }
 }
net {
	name: "n7873"
	terminal	{ cell: "LUT__13294" port: "out" }
	terminal	{ cell: "LUT__13297" port: "in[1]" }
 }
net {
	name: "n7874"
	terminal	{ cell: "LUT__13295" port: "out" }
	terminal	{ cell: "LUT__13297" port: "in[2]" }
 }
net {
	name: "n7875"
	terminal	{ cell: "LUT__13296" port: "out" }
	terminal	{ cell: "LUT__13297" port: "in[3]" }
 }
net {
	name: "n7876"
	terminal	{ cell: "LUT__13298" port: "out" }
	terminal	{ cell: "LUT__13302" port: "in[0]" }
 }
net {
	name: "n7877"
	terminal	{ cell: "LUT__13299" port: "out" }
	terminal	{ cell: "LUT__13302" port: "in[1]" }
 }
net {
	name: "n7878"
	terminal	{ cell: "LUT__13300" port: "out" }
	terminal	{ cell: "LUT__13302" port: "in[2]" }
 }
net {
	name: "n7879"
	terminal	{ cell: "LUT__13301" port: "out" }
	terminal	{ cell: "LUT__13302" port: "in[3]" }
 }
net {
	name: "n7880"
	terminal	{ cell: "LUT__13303" port: "out" }
	terminal	{ cell: "LUT__13307" port: "in[0]" }
 }
net {
	name: "n7881"
	terminal	{ cell: "LUT__13304" port: "out" }
	terminal	{ cell: "LUT__13307" port: "in[1]" }
 }
net {
	name: "n7882"
	terminal	{ cell: "LUT__13305" port: "out" }
	terminal	{ cell: "LUT__13307" port: "in[2]" }
 }
net {
	name: "n7883"
	terminal	{ cell: "LUT__13306" port: "out" }
	terminal	{ cell: "LUT__13307" port: "in[3]" }
 }
net {
	name: "n7884"
	terminal	{ cell: "LUT__13308" port: "out" }
	terminal	{ cell: "LUT__13312" port: "in[0]" }
 }
net {
	name: "n7885"
	terminal	{ cell: "LUT__13309" port: "out" }
	terminal	{ cell: "LUT__13312" port: "in[1]" }
 }
net {
	name: "n7886"
	terminal	{ cell: "LUT__13310" port: "out" }
	terminal	{ cell: "LUT__13312" port: "in[2]" }
 }
net {
	name: "n7887"
	terminal	{ cell: "LUT__13311" port: "out" }
	terminal	{ cell: "LUT__13312" port: "in[3]" }
 }
net {
	name: "n7888"
	terminal	{ cell: "LUT__13313" port: "out" }
	terminal	{ cell: "LUT__13317" port: "in[0]" }
 }
net {
	name: "n7889"
	terminal	{ cell: "LUT__13314" port: "out" }
	terminal	{ cell: "LUT__13317" port: "in[1]" }
 }
net {
	name: "n7890"
	terminal	{ cell: "LUT__13315" port: "out" }
	terminal	{ cell: "LUT__13317" port: "in[2]" }
 }
net {
	name: "n7891"
	terminal	{ cell: "LUT__13316" port: "out" }
	terminal	{ cell: "LUT__13317" port: "in[3]" }
 }
net {
	name: "n7892"
	terminal	{ cell: "LUT__13318" port: "out" }
	terminal	{ cell: "LUT__13322" port: "in[0]" }
 }
net {
	name: "n7893"
	terminal	{ cell: "LUT__13319" port: "out" }
	terminal	{ cell: "LUT__13322" port: "in[1]" }
 }
net {
	name: "n7894"
	terminal	{ cell: "LUT__13320" port: "out" }
	terminal	{ cell: "LUT__13322" port: "in[2]" }
 }
net {
	name: "n7895"
	terminal	{ cell: "LUT__13321" port: "out" }
	terminal	{ cell: "LUT__13322" port: "in[3]" }
 }
net {
	name: "n7896"
	terminal	{ cell: "LUT__13323" port: "out" }
	terminal	{ cell: "LUT__13327" port: "in[0]" }
 }
net {
	name: "n7897"
	terminal	{ cell: "LUT__13324" port: "out" }
	terminal	{ cell: "LUT__13327" port: "in[1]" }
 }
net {
	name: "n7898"
	terminal	{ cell: "LUT__13325" port: "out" }
	terminal	{ cell: "LUT__13327" port: "in[2]" }
 }
net {
	name: "n7899"
	terminal	{ cell: "LUT__13326" port: "out" }
	terminal	{ cell: "LUT__13327" port: "in[3]" }
 }
net {
	name: "n7900"
	terminal	{ cell: "LUT__13328" port: "out" }
	terminal	{ cell: "LUT__13332" port: "in[0]" }
 }
net {
	name: "n7901"
	terminal	{ cell: "LUT__13329" port: "out" }
	terminal	{ cell: "LUT__13332" port: "in[1]" }
 }
net {
	name: "n7902"
	terminal	{ cell: "LUT__13330" port: "out" }
	terminal	{ cell: "LUT__13332" port: "in[2]" }
 }
net {
	name: "n7903"
	terminal	{ cell: "LUT__13331" port: "out" }
	terminal	{ cell: "LUT__13332" port: "in[3]" }
 }
net {
	name: "n7904"
	terminal	{ cell: "LUT__13333" port: "out" }
	terminal	{ cell: "LUT__13337" port: "in[0]" }
 }
net {
	name: "n7905"
	terminal	{ cell: "LUT__13334" port: "out" }
	terminal	{ cell: "LUT__13337" port: "in[1]" }
 }
net {
	name: "n7906"
	terminal	{ cell: "LUT__13335" port: "out" }
	terminal	{ cell: "LUT__13337" port: "in[2]" }
 }
net {
	name: "n7907"
	terminal	{ cell: "LUT__13336" port: "out" }
	terminal	{ cell: "LUT__13337" port: "in[3]" }
 }
net {
	name: "n7908"
	terminal	{ cell: "LUT__13338" port: "out" }
	terminal	{ cell: "LUT__13342" port: "in[0]" }
 }
net {
	name: "n7909"
	terminal	{ cell: "LUT__13339" port: "out" }
	terminal	{ cell: "LUT__13342" port: "in[1]" }
 }
net {
	name: "n7910"
	terminal	{ cell: "LUT__13340" port: "out" }
	terminal	{ cell: "LUT__13342" port: "in[2]" }
 }
net {
	name: "n7911"
	terminal	{ cell: "LUT__13341" port: "out" }
	terminal	{ cell: "LUT__13342" port: "in[3]" }
 }
net {
	name: "n7912"
	terminal	{ cell: "LUT__13343" port: "out" }
	terminal	{ cell: "LUT__13347" port: "in[0]" }
 }
net {
	name: "n7913"
	terminal	{ cell: "LUT__13344" port: "out" }
	terminal	{ cell: "LUT__13347" port: "in[1]" }
 }
net {
	name: "n7914"
	terminal	{ cell: "LUT__13345" port: "out" }
	terminal	{ cell: "LUT__13347" port: "in[2]" }
 }
net {
	name: "n7915"
	terminal	{ cell: "LUT__13346" port: "out" }
	terminal	{ cell: "LUT__13347" port: "in[3]" }
 }
net {
	name: "n7916"
	terminal	{ cell: "LUT__13348" port: "out" }
	terminal	{ cell: "LUT__13352" port: "in[0]" }
 }
net {
	name: "n7917"
	terminal	{ cell: "LUT__13349" port: "out" }
	terminal	{ cell: "LUT__13352" port: "in[1]" }
 }
net {
	name: "n7918"
	terminal	{ cell: "LUT__13350" port: "out" }
	terminal	{ cell: "LUT__13352" port: "in[2]" }
 }
net {
	name: "n7919"
	terminal	{ cell: "LUT__13351" port: "out" }
	terminal	{ cell: "LUT__13352" port: "in[3]" }
 }
net {
	name: "n7920"
	terminal	{ cell: "LUT__13353" port: "out" }
	terminal	{ cell: "LUT__13357" port: "in[0]" }
 }
net {
	name: "n7921"
	terminal	{ cell: "LUT__13354" port: "out" }
	terminal	{ cell: "LUT__13357" port: "in[1]" }
 }
net {
	name: "n7922"
	terminal	{ cell: "LUT__13355" port: "out" }
	terminal	{ cell: "LUT__13357" port: "in[2]" }
 }
net {
	name: "n7923"
	terminal	{ cell: "LUT__13356" port: "out" }
	terminal	{ cell: "LUT__13357" port: "in[3]" }
 }
net {
	name: "n7924"
	terminal	{ cell: "LUT__13358" port: "out" }
	terminal	{ cell: "LUT__13362" port: "in[0]" }
 }
net {
	name: "n7925"
	terminal	{ cell: "LUT__13359" port: "out" }
	terminal	{ cell: "LUT__13362" port: "in[1]" }
 }
net {
	name: "n7926"
	terminal	{ cell: "LUT__13360" port: "out" }
	terminal	{ cell: "LUT__13362" port: "in[2]" }
 }
net {
	name: "n7927"
	terminal	{ cell: "LUT__13361" port: "out" }
	terminal	{ cell: "LUT__13362" port: "in[3]" }
 }
net {
	name: "n7928"
	terminal	{ cell: "LUT__13363" port: "out" }
	terminal	{ cell: "LUT__13367" port: "in[0]" }
 }
net {
	name: "n7929"
	terminal	{ cell: "LUT__13364" port: "out" }
	terminal	{ cell: "LUT__13367" port: "in[1]" }
 }
net {
	name: "n7930"
	terminal	{ cell: "LUT__13365" port: "out" }
	terminal	{ cell: "LUT__13367" port: "in[2]" }
 }
net {
	name: "n7931"
	terminal	{ cell: "LUT__13366" port: "out" }
	terminal	{ cell: "LUT__13367" port: "in[3]" }
 }
net {
	name: "n7932"
	terminal	{ cell: "LUT__13368" port: "out" }
	terminal	{ cell: "LUT__13372" port: "in[0]" }
 }
net {
	name: "n7933"
	terminal	{ cell: "LUT__13369" port: "out" }
	terminal	{ cell: "LUT__13372" port: "in[1]" }
 }
net {
	name: "n7934"
	terminal	{ cell: "LUT__13370" port: "out" }
	terminal	{ cell: "LUT__13372" port: "in[2]" }
 }
net {
	name: "n7935"
	terminal	{ cell: "LUT__13371" port: "out" }
	terminal	{ cell: "LUT__13372" port: "in[3]" }
 }
net {
	name: "n7936"
	terminal	{ cell: "LUT__13373" port: "out" }
	terminal	{ cell: "LUT__13377" port: "in[0]" }
 }
net {
	name: "n7937"
	terminal	{ cell: "LUT__13374" port: "out" }
	terminal	{ cell: "LUT__13377" port: "in[1]" }
 }
net {
	name: "n7938"
	terminal	{ cell: "LUT__13375" port: "out" }
	terminal	{ cell: "LUT__13377" port: "in[2]" }
 }
net {
	name: "n7939"
	terminal	{ cell: "LUT__13376" port: "out" }
	terminal	{ cell: "LUT__13377" port: "in[3]" }
 }
net {
	name: "n7940"
	terminal	{ cell: "LUT__13378" port: "out" }
	terminal	{ cell: "LUT__13382" port: "in[0]" }
 }
net {
	name: "n7941"
	terminal	{ cell: "LUT__13379" port: "out" }
	terminal	{ cell: "LUT__13382" port: "in[1]" }
 }
net {
	name: "n7942"
	terminal	{ cell: "LUT__13380" port: "out" }
	terminal	{ cell: "LUT__13382" port: "in[2]" }
 }
net {
	name: "n7943"
	terminal	{ cell: "LUT__13381" port: "out" }
	terminal	{ cell: "LUT__13382" port: "in[3]" }
 }
net {
	name: "n7944"
	terminal	{ cell: "LUT__13383" port: "out" }
	terminal	{ cell: "LUT__13387" port: "in[0]" }
 }
net {
	name: "n7945"
	terminal	{ cell: "LUT__13384" port: "out" }
	terminal	{ cell: "LUT__13387" port: "in[1]" }
 }
net {
	name: "n7946"
	terminal	{ cell: "LUT__13385" port: "out" }
	terminal	{ cell: "LUT__13387" port: "in[2]" }
 }
net {
	name: "n7947"
	terminal	{ cell: "LUT__13386" port: "out" }
	terminal	{ cell: "LUT__13387" port: "in[3]" }
 }
net {
	name: "n7948"
	terminal	{ cell: "LUT__13388" port: "out" }
	terminal	{ cell: "LUT__13392" port: "in[0]" }
 }
net {
	name: "n7949"
	terminal	{ cell: "LUT__13389" port: "out" }
	terminal	{ cell: "LUT__13392" port: "in[1]" }
 }
net {
	name: "n7950"
	terminal	{ cell: "LUT__13390" port: "out" }
	terminal	{ cell: "LUT__13392" port: "in[2]" }
 }
net {
	name: "n7951"
	terminal	{ cell: "LUT__13391" port: "out" }
	terminal	{ cell: "LUT__13392" port: "in[3]" }
 }
net {
	name: "n7952"
	terminal	{ cell: "LUT__13393" port: "out" }
	terminal	{ cell: "LUT__13397" port: "in[0]" }
 }
net {
	name: "n7953"
	terminal	{ cell: "LUT__13394" port: "out" }
	terminal	{ cell: "LUT__13397" port: "in[1]" }
 }
net {
	name: "n7954"
	terminal	{ cell: "LUT__13395" port: "out" }
	terminal	{ cell: "LUT__13397" port: "in[2]" }
 }
net {
	name: "n7955"
	terminal	{ cell: "LUT__13396" port: "out" }
	terminal	{ cell: "LUT__13397" port: "in[3]" }
 }
net {
	name: "n7956"
	terminal	{ cell: "LUT__13398" port: "out" }
	terminal	{ cell: "LUT__13402" port: "in[0]" }
 }
net {
	name: "n7957"
	terminal	{ cell: "LUT__13399" port: "out" }
	terminal	{ cell: "LUT__13402" port: "in[1]" }
 }
net {
	name: "n7958"
	terminal	{ cell: "LUT__13400" port: "out" }
	terminal	{ cell: "LUT__13402" port: "in[2]" }
 }
net {
	name: "n7959"
	terminal	{ cell: "LUT__13401" port: "out" }
	terminal	{ cell: "LUT__13402" port: "in[3]" }
 }
net {
	name: "n7960"
	terminal	{ cell: "LUT__13403" port: "out" }
	terminal	{ cell: "LUT__13407" port: "in[0]" }
 }
net {
	name: "n7961"
	terminal	{ cell: "LUT__13404" port: "out" }
	terminal	{ cell: "LUT__13407" port: "in[1]" }
 }
net {
	name: "n7962"
	terminal	{ cell: "LUT__13405" port: "out" }
	terminal	{ cell: "LUT__13407" port: "in[2]" }
 }
net {
	name: "n7963"
	terminal	{ cell: "LUT__13406" port: "out" }
	terminal	{ cell: "LUT__13407" port: "in[3]" }
 }
net {
	name: "n7964"
	terminal	{ cell: "LUT__13408" port: "out" }
	terminal	{ cell: "LUT__13412" port: "in[0]" }
 }
net {
	name: "n7965"
	terminal	{ cell: "LUT__13409" port: "out" }
	terminal	{ cell: "LUT__13412" port: "in[1]" }
 }
net {
	name: "n7966"
	terminal	{ cell: "LUT__13410" port: "out" }
	terminal	{ cell: "LUT__13412" port: "in[2]" }
 }
net {
	name: "n7967"
	terminal	{ cell: "LUT__13411" port: "out" }
	terminal	{ cell: "LUT__13412" port: "in[3]" }
 }
net {
	name: "n7968"
	terminal	{ cell: "LUT__13413" port: "out" }
	terminal	{ cell: "LUT__13417" port: "in[0]" }
 }
net {
	name: "n7969"
	terminal	{ cell: "LUT__13414" port: "out" }
	terminal	{ cell: "LUT__13417" port: "in[1]" }
 }
net {
	name: "n7970"
	terminal	{ cell: "LUT__13415" port: "out" }
	terminal	{ cell: "LUT__13417" port: "in[2]" }
 }
net {
	name: "n7971"
	terminal	{ cell: "LUT__13416" port: "out" }
	terminal	{ cell: "LUT__13417" port: "in[3]" }
 }
net {
	name: "n7972"
	terminal	{ cell: "LUT__13418" port: "out" }
	terminal	{ cell: "LUT__13422" port: "in[0]" }
 }
net {
	name: "n7973"
	terminal	{ cell: "LUT__13419" port: "out" }
	terminal	{ cell: "LUT__13422" port: "in[1]" }
 }
net {
	name: "n7974"
	terminal	{ cell: "LUT__13420" port: "out" }
	terminal	{ cell: "LUT__13422" port: "in[2]" }
 }
net {
	name: "n7975"
	terminal	{ cell: "LUT__13421" port: "out" }
	terminal	{ cell: "LUT__13422" port: "in[3]" }
 }
net {
	name: "n7976"
	terminal	{ cell: "LUT__13423" port: "out" }
	terminal	{ cell: "LUT__13427" port: "in[0]" }
 }
net {
	name: "n7977"
	terminal	{ cell: "LUT__13424" port: "out" }
	terminal	{ cell: "LUT__13427" port: "in[1]" }
 }
net {
	name: "n7978"
	terminal	{ cell: "LUT__13425" port: "out" }
	terminal	{ cell: "LUT__13427" port: "in[2]" }
 }
net {
	name: "n7979"
	terminal	{ cell: "LUT__13426" port: "out" }
	terminal	{ cell: "LUT__13427" port: "in[3]" }
 }
net {
	name: "n7980"
	terminal	{ cell: "LUT__13428" port: "out" }
	terminal	{ cell: "LUT__13432" port: "in[0]" }
 }
net {
	name: "n7981"
	terminal	{ cell: "LUT__13429" port: "out" }
	terminal	{ cell: "LUT__13432" port: "in[1]" }
 }
net {
	name: "n7982"
	terminal	{ cell: "LUT__13430" port: "out" }
	terminal	{ cell: "LUT__13432" port: "in[2]" }
 }
net {
	name: "n7983"
	terminal	{ cell: "LUT__13431" port: "out" }
	terminal	{ cell: "LUT__13432" port: "in[3]" }
 }
net {
	name: "n7984"
	terminal	{ cell: "LUT__13433" port: "out" }
	terminal	{ cell: "LUT__13437" port: "in[0]" }
 }
net {
	name: "n7985"
	terminal	{ cell: "LUT__13434" port: "out" }
	terminal	{ cell: "LUT__13437" port: "in[1]" }
 }
net {
	name: "n7986"
	terminal	{ cell: "LUT__13435" port: "out" }
	terminal	{ cell: "LUT__13437" port: "in[2]" }
 }
net {
	name: "n7987"
	terminal	{ cell: "LUT__13436" port: "out" }
	terminal	{ cell: "LUT__13437" port: "in[3]" }
 }
net {
	name: "n7988"
	terminal	{ cell: "LUT__13438" port: "out" }
	terminal	{ cell: "LUT__13442" port: "in[0]" }
 }
net {
	name: "n7989"
	terminal	{ cell: "LUT__13439" port: "out" }
	terminal	{ cell: "LUT__13442" port: "in[1]" }
 }
net {
	name: "n7990"
	terminal	{ cell: "LUT__13440" port: "out" }
	terminal	{ cell: "LUT__13442" port: "in[2]" }
 }
net {
	name: "n7991"
	terminal	{ cell: "LUT__13441" port: "out" }
	terminal	{ cell: "LUT__13442" port: "in[3]" }
 }
net {
	name: "n7992"
	terminal	{ cell: "LUT__13443" port: "out" }
	terminal	{ cell: "LUT__13447" port: "in[0]" }
 }
net {
	name: "n7993"
	terminal	{ cell: "LUT__13444" port: "out" }
	terminal	{ cell: "LUT__13447" port: "in[1]" }
 }
net {
	name: "n7994"
	terminal	{ cell: "LUT__13445" port: "out" }
	terminal	{ cell: "LUT__13447" port: "in[2]" }
 }
net {
	name: "n7995"
	terminal	{ cell: "LUT__13446" port: "out" }
	terminal	{ cell: "LUT__13447" port: "in[3]" }
 }
net {
	name: "n7996"
	terminal	{ cell: "LUT__13448" port: "out" }
	terminal	{ cell: "LUT__13452" port: "in[0]" }
 }
net {
	name: "n7997"
	terminal	{ cell: "LUT__13449" port: "out" }
	terminal	{ cell: "LUT__13452" port: "in[1]" }
 }
net {
	name: "n7998"
	terminal	{ cell: "LUT__13450" port: "out" }
	terminal	{ cell: "LUT__13452" port: "in[2]" }
 }
net {
	name: "n7999"
	terminal	{ cell: "LUT__13451" port: "out" }
	terminal	{ cell: "LUT__13452" port: "in[3]" }
 }
net {
	name: "n8000"
	terminal	{ cell: "LUT__13453" port: "out" }
	terminal	{ cell: "LUT__13457" port: "in[0]" }
 }
net {
	name: "n8001"
	terminal	{ cell: "LUT__13454" port: "out" }
	terminal	{ cell: "LUT__13457" port: "in[1]" }
 }
net {
	name: "n8002"
	terminal	{ cell: "LUT__13455" port: "out" }
	terminal	{ cell: "LUT__13457" port: "in[2]" }
 }
net {
	name: "n8003"
	terminal	{ cell: "LUT__13456" port: "out" }
	terminal	{ cell: "LUT__13457" port: "in[3]" }
 }
net {
	name: "n8004"
	terminal	{ cell: "LUT__13458" port: "out" }
	terminal	{ cell: "LUT__13462" port: "in[0]" }
 }
net {
	name: "n8005"
	terminal	{ cell: "LUT__13459" port: "out" }
	terminal	{ cell: "LUT__13462" port: "in[1]" }
 }
net {
	name: "n8006"
	terminal	{ cell: "LUT__13460" port: "out" }
	terminal	{ cell: "LUT__13462" port: "in[2]" }
 }
net {
	name: "n8007"
	terminal	{ cell: "LUT__13461" port: "out" }
	terminal	{ cell: "LUT__13462" port: "in[3]" }
 }
net {
	name: "n8008"
	terminal	{ cell: "LUT__13463" port: "out" }
	terminal	{ cell: "LUT__13467" port: "in[0]" }
 }
net {
	name: "n8009"
	terminal	{ cell: "LUT__13464" port: "out" }
	terminal	{ cell: "LUT__13467" port: "in[1]" }
 }
net {
	name: "n8010"
	terminal	{ cell: "LUT__13465" port: "out" }
	terminal	{ cell: "LUT__13467" port: "in[2]" }
 }
net {
	name: "n8011"
	terminal	{ cell: "LUT__13466" port: "out" }
	terminal	{ cell: "LUT__13467" port: "in[3]" }
 }
net {
	name: "n8012"
	terminal	{ cell: "LUT__13468" port: "out" }
	terminal	{ cell: "LUT__13472" port: "in[0]" }
 }
net {
	name: "n8013"
	terminal	{ cell: "LUT__13469" port: "out" }
	terminal	{ cell: "LUT__13472" port: "in[1]" }
 }
net {
	name: "n8014"
	terminal	{ cell: "LUT__13470" port: "out" }
	terminal	{ cell: "LUT__13472" port: "in[2]" }
 }
net {
	name: "n8015"
	terminal	{ cell: "LUT__13471" port: "out" }
	terminal	{ cell: "LUT__13472" port: "in[3]" }
 }
net {
	name: "n8016"
	terminal	{ cell: "LUT__13473" port: "out" }
	terminal	{ cell: "LUT__13477" port: "in[0]" }
 }
net {
	name: "n8017"
	terminal	{ cell: "LUT__13474" port: "out" }
	terminal	{ cell: "LUT__13477" port: "in[1]" }
 }
net {
	name: "n8018"
	terminal	{ cell: "LUT__13475" port: "out" }
	terminal	{ cell: "LUT__13477" port: "in[2]" }
 }
net {
	name: "n8019"
	terminal	{ cell: "LUT__13476" port: "out" }
	terminal	{ cell: "LUT__13477" port: "in[3]" }
 }
net {
	name: "n8020"
	terminal	{ cell: "LUT__13478" port: "out" }
	terminal	{ cell: "LUT__13482" port: "in[0]" }
 }
net {
	name: "n8021"
	terminal	{ cell: "LUT__13479" port: "out" }
	terminal	{ cell: "LUT__13482" port: "in[1]" }
 }
net {
	name: "n8022"
	terminal	{ cell: "LUT__13480" port: "out" }
	terminal	{ cell: "LUT__13482" port: "in[2]" }
 }
net {
	name: "n8023"
	terminal	{ cell: "LUT__13481" port: "out" }
	terminal	{ cell: "LUT__13482" port: "in[3]" }
 }
net {
	name: "n8024"
	terminal	{ cell: "LUT__13483" port: "out" }
	terminal	{ cell: "LUT__13487" port: "in[0]" }
 }
net {
	name: "n8025"
	terminal	{ cell: "LUT__13484" port: "out" }
	terminal	{ cell: "LUT__13487" port: "in[1]" }
 }
net {
	name: "n8026"
	terminal	{ cell: "LUT__13485" port: "out" }
	terminal	{ cell: "LUT__13487" port: "in[2]" }
 }
net {
	name: "n8027"
	terminal	{ cell: "LUT__13486" port: "out" }
	terminal	{ cell: "LUT__13487" port: "in[3]" }
 }
net {
	name: "n8028"
	terminal	{ cell: "LUT__13488" port: "out" }
	terminal	{ cell: "LUT__13492" port: "in[0]" }
 }
net {
	name: "n8029"
	terminal	{ cell: "LUT__13489" port: "out" }
	terminal	{ cell: "LUT__13492" port: "in[1]" }
 }
net {
	name: "n8030"
	terminal	{ cell: "LUT__13490" port: "out" }
	terminal	{ cell: "LUT__13492" port: "in[2]" }
 }
net {
	name: "n8031"
	terminal	{ cell: "LUT__13491" port: "out" }
	terminal	{ cell: "LUT__13492" port: "in[3]" }
 }
net {
	name: "n8032"
	terminal	{ cell: "LUT__13493" port: "out" }
	terminal	{ cell: "LUT__13497" port: "in[0]" }
 }
net {
	name: "n8033"
	terminal	{ cell: "LUT__13494" port: "out" }
	terminal	{ cell: "LUT__13497" port: "in[1]" }
 }
net {
	name: "n8034"
	terminal	{ cell: "LUT__13495" port: "out" }
	terminal	{ cell: "LUT__13497" port: "in[2]" }
 }
net {
	name: "n8035"
	terminal	{ cell: "LUT__13496" port: "out" }
	terminal	{ cell: "LUT__13497" port: "in[3]" }
 }
net {
	name: "n8036"
	terminal	{ cell: "LUT__13498" port: "out" }
	terminal	{ cell: "LUT__13502" port: "in[0]" }
 }
net {
	name: "n8037"
	terminal	{ cell: "LUT__13499" port: "out" }
	terminal	{ cell: "LUT__13502" port: "in[1]" }
 }
net {
	name: "n8038"
	terminal	{ cell: "LUT__13500" port: "out" }
	terminal	{ cell: "LUT__13502" port: "in[2]" }
 }
net {
	name: "n8039"
	terminal	{ cell: "LUT__13501" port: "out" }
	terminal	{ cell: "LUT__13502" port: "in[3]" }
 }
net {
	name: "n8040"
	terminal	{ cell: "LUT__13503" port: "out" }
	terminal	{ cell: "LUT__13507" port: "in[1]" }
	terminal	{ cell: "LUT__13509" port: "in[3]" }
	terminal	{ cell: "LUT__13537" port: "in[3]" }
	terminal	{ cell: "LUT__13556" port: "in[3]" }
	terminal	{ cell: "LUT__13566" port: "in[3]" }
	terminal	{ cell: "LUT__13576" port: "in[3]" }
	terminal	{ cell: "LUT__13595" port: "in[3]" }
	terminal	{ cell: "LUT__13598" port: "in[3]" }
	terminal	{ cell: "LUT__13614" port: "in[3]" }
	terminal	{ cell: "LUT__13626" port: "in[3]" }
	terminal	{ cell: "LUT__13636" port: "in[3]" }
	terminal	{ cell: "LUT__13642" port: "in[3]" }
	terminal	{ cell: "LUT__13657" port: "in[3]" }
	terminal	{ cell: "LUT__13662" port: "in[3]" }
	terminal	{ cell: "LUT__13678" port: "in[3]" }
	terminal	{ cell: "LUT__13692" port: "in[3]" }
	terminal	{ cell: "LUT__13705" port: "in[3]" }
	terminal	{ cell: "LUT__13713" port: "in[3]" }
	terminal	{ cell: "LUT__13726" port: "in[3]" }
	terminal	{ cell: "LUT__13741" port: "in[3]" }
	terminal	{ cell: "LUT__13751" port: "in[3]" }
	terminal	{ cell: "LUT__13761" port: "in[3]" }
	terminal	{ cell: "LUT__13767" port: "in[3]" }
	terminal	{ cell: "LUT__13783" port: "in[3]" }
	terminal	{ cell: "LUT__13793" port: "in[3]" }
	terminal	{ cell: "LUT__13800" port: "in[3]" }
	terminal	{ cell: "LUT__13811" port: "in[3]" }
	terminal	{ cell: "LUT__13818" port: "in[3]" }
	terminal	{ cell: "LUT__13833" port: "in[3]" }
	terminal	{ cell: "LUT__13843" port: "in[3]" }
	terminal	{ cell: "LUT__13849" port: "in[3]" }
	terminal	{ cell: "LUT__13860" port: "in[3]" }
	terminal	{ cell: "LUT__13875" port: "in[3]" }
	terminal	{ cell: "LUT__13888" port: "in[2]" }
	terminal	{ cell: "LUT__13895" port: "in[3]" }
	terminal	{ cell: "LUT__13901" port: "in[3]" }
	terminal	{ cell: "LUT__13916" port: "in[3]" }
	terminal	{ cell: "LUT__13926" port: "in[3]" }
	terminal	{ cell: "LUT__13935" port: "in[3]" }
	terminal	{ cell: "LUT__13946" port: "in[3]" }
	terminal	{ cell: "LUT__13956" port: "in[3]" }
	terminal	{ cell: "LUT__13971" port: "in[3]" }
	terminal	{ cell: "LUT__13982" port: "in[2]" }
	terminal	{ cell: "LUT__13992" port: "in[3]" }
	terminal	{ cell: "LUT__14002" port: "in[3]" }
	terminal	{ cell: "LUT__14011" port: "in[3]" }
	terminal	{ cell: "LUT__14025" port: "in[3]" }
	terminal	{ cell: "LUT__14036" port: "in[3]" }
	terminal	{ cell: "LUT__14047" port: "in[2]" }
	terminal	{ cell: "LUT__14055" port: "in[3]" }
	terminal	{ cell: "LUT__14064" port: "in[3]" }
	terminal	{ cell: "LUT__14073" port: "in[3]" }
	terminal	{ cell: "LUT__14083" port: "in[3]" }
	terminal	{ cell: "LUT__14097" port: "in[3]" }
	terminal	{ cell: "LUT__14103" port: "in[2]" }
	terminal	{ cell: "LUT__14117" port: "in[3]" }
	terminal	{ cell: "LUT__14129" port: "in[3]" }
	terminal	{ cell: "LUT__14243" port: "in[1]" }
	terminal	{ cell: "LUT__14355" port: "in[1]" }
 }
net {
	name: "n8041"
	terminal	{ cell: "LUT__13504" port: "out" }
	terminal	{ cell: "LUT__13505" port: "in[0]" }
	terminal	{ cell: "LUT__15407" port: "in[0]" }
	terminal	{ cell: "LUT__15408" port: "in[0]" }
	terminal	{ cell: "LUT__15409" port: "in[0]" }
	terminal	{ cell: "LUT__15410" port: "in[1]" }
	terminal	{ cell: "LUT__15411" port: "in[1]" }
	terminal	{ cell: "LUT__15412" port: "in[0]" }
	terminal	{ cell: "LUT__15413" port: "in[1]" }
	terminal	{ cell: "LUT__15414" port: "in[1]" }
	terminal	{ cell: "LUT__15415" port: "in[1]" }
	terminal	{ cell: "LUT__15416" port: "in[1]" }
	terminal	{ cell: "LUT__15417" port: "in[1]" }
	terminal	{ cell: "LUT__15418" port: "in[1]" }
 }
net {
	name: "n8042"
	terminal	{ cell: "LUT__13505" port: "out" }
	terminal	{ cell: "LUT__13507" port: "in[0]" }
	terminal	{ cell: "LUT__14349" port: "in[0]" }
	terminal	{ cell: "LUT__14355" port: "in[2]" }
 }
net {
	name: "n8043"
	terminal	{ cell: "LUT__13506" port: "out" }
	terminal	{ cell: "LUT__13507" port: "in[2]" }
	terminal	{ cell: "LUT__13529" port: "in[2]" }
	terminal	{ cell: "LUT__13530" port: "in[2]" }
	terminal	{ cell: "LUT__13531" port: "in[0]" }
	terminal	{ cell: "LUT__13532" port: "in[1]" }
 }
net {
	name: "n8044"
	terminal	{ cell: "LUT__13508" port: "out" }
	terminal	{ cell: "LUT__13509" port: "in[2]" }
	terminal	{ cell: "LUT__13711" port: "in[2]" }
	terminal	{ cell: "LUT__13756" port: "in[2]" }
	terminal	{ cell: "LUT__13904" port: "in[0]" }
	terminal	{ cell: "LUT__14052" port: "in[0]" }
 }
net {
	name: "n8045"
	terminal	{ cell: "LUT__13509" port: "out" }
	terminal	{ cell: "LUT__13527" port: "in[0]" }
 }
net {
	name: "n8046"
	terminal	{ cell: "LUT__13510" port: "out" }
	terminal	{ cell: "LUT__13512" port: "in[2]" }
	terminal	{ cell: "LUT__13801" port: "in[2]" }
	terminal	{ cell: "LUT__13888" port: "in[1]" }
	terminal	{ cell: "LUT__13965" port: "in[2]" }
 }
net {
	name: "n8047"
	terminal	{ cell: "LUT__13511" port: "out" }
	terminal	{ cell: "LUT__13512" port: "in[3]" }
	terminal	{ cell: "LUT__13540" port: "in[3]" }
	terminal	{ cell: "LUT__13555" port: "in[3]" }
	terminal	{ cell: "LUT__13560" port: "in[3]" }
	terminal	{ cell: "LUT__13578" port: "in[3]" }
	terminal	{ cell: "LUT__13594" port: "in[3]" }
	terminal	{ cell: "LUT__13607" port: "in[1]" }
	terminal	{ cell: "LUT__13615" port: "in[3]" }
	terminal	{ cell: "LUT__13624" port: "in[3]" }
	terminal	{ cell: "LUT__13635" port: "in[2]" }
	terminal	{ cell: "LUT__13649" port: "in[3]" }
	terminal	{ cell: "LUT__13658" port: "in[3]" }
	terminal	{ cell: "LUT__13671" port: "in[3]" }
	terminal	{ cell: "LUT__13684" port: "in[3]" }
	terminal	{ cell: "LUT__13688" port: "in[3]" }
	terminal	{ cell: "LUT__13703" port: "in[1]" }
	terminal	{ cell: "LUT__13719" port: "in[1]" }
	terminal	{ cell: "LUT__13722" port: "in[3]" }
	terminal	{ cell: "LUT__13737" port: "in[1]" }
	terminal	{ cell: "LUT__13748" port: "in[1]" }
	terminal	{ cell: "LUT__13763" port: "in[3]" }
	terminal	{ cell: "LUT__13774" port: "in[2]" }
	terminal	{ cell: "LUT__13782" port: "in[3]" }
	terminal	{ cell: "LUT__13794" port: "in[3]" }
	terminal	{ cell: "LUT__13805" port: "in[2]" }
	terminal	{ cell: "LUT__13814" port: "in[3]" }
	terminal	{ cell: "LUT__13817" port: "in[3]" }
	terminal	{ cell: "LUT__13831" port: "in[3]" }
	terminal	{ cell: "LUT__13838" port: "in[3]" }
	terminal	{ cell: "LUT__13852" port: "in[3]" }
	terminal	{ cell: "LUT__13863" port: "in[1]" }
	terminal	{ cell: "LUT__13876" port: "in[3]" }
	terminal	{ cell: "LUT__13880" port: "in[3]" }
	terminal	{ cell: "LUT__13898" port: "in[3]" }
	terminal	{ cell: "LUT__13908" port: "in[3]" }
	terminal	{ cell: "LUT__13911" port: "in[3]" }
	terminal	{ cell: "LUT__13922" port: "in[3]" }
	terminal	{ cell: "LUT__13940" port: "in[3]" }
	terminal	{ cell: "LUT__13945" port: "in[3]" }
	terminal	{ cell: "LUT__13958" port: "in[3]" }
	terminal	{ cell: "LUT__13967" port: "in[3]" }
	terminal	{ cell: "LUT__13979" port: "in[3]" }
	terminal	{ cell: "LUT__13989" port: "in[3]" }
	terminal	{ cell: "LUT__14001" port: "in[3]" }
	terminal	{ cell: "LUT__14012" port: "in[3]" }
	terminal	{ cell: "LUT__14021" port: "in[1]" }
	terminal	{ cell: "LUT__14032" port: "in[1]" }
	terminal	{ cell: "LUT__14039" port: "in[3]" }
	terminal	{ cell: "LUT__14053" port: "in[3]" }
	terminal	{ cell: "LUT__14065" port: "in[3]" }
	terminal	{ cell: "LUT__14074" port: "in[3]" }
	terminal	{ cell: "LUT__14087" port: "in[3]" }
	terminal	{ cell: "LUT__14099" port: "in[3]" }
	terminal	{ cell: "LUT__14106" port: "in[1]" }
	terminal	{ cell: "LUT__14117" port: "in[1]" }
	terminal	{ cell: "LUT__14125" port: "in[3]" }
 }
net {
	name: "n8048"
	terminal	{ cell: "LUT__13512" port: "out" }
	terminal	{ cell: "LUT__13527" port: "in[1]" }
 }
net {
	name: "n8049"
	terminal	{ cell: "LUT__13513" port: "out" }
	terminal	{ cell: "LUT__13516" port: "in[1]" }
 }
net {
	name: "n8050"
	terminal	{ cell: "LUT__13514" port: "out" }
	terminal	{ cell: "LUT__13516" port: "in[0]" }
 }
net {
	name: "n8051"
	terminal	{ cell: "LUT__13515" port: "out" }
	terminal	{ cell: "LUT__13516" port: "in[3]" }
	terminal	{ cell: "LUT__13528" port: "in[1]" }
	terminal	{ cell: "LUT__13532" port: "in[3]" }
	terminal	{ cell: "LUT__13533" port: "in[1]" }
	terminal	{ cell: "LUT__13551" port: "in[3]" }
	terminal	{ cell: "LUT__13622" port: "in[3]" }
	terminal	{ cell: "LUT__13725" port: "in[3]" }
	terminal	{ cell: "LUT__13986" port: "in[3]" }
	terminal	{ cell: "LUT__13997" port: "in[3]" }
	terminal	{ cell: "LUT__14093" port: "in[3]" }
 }
net {
	name: "n8052"
	terminal	{ cell: "LUT__13516" port: "out" }
	terminal	{ cell: "LUT__13527" port: "in[2]" }
 }
net {
	name: "n8053"
	terminal	{ cell: "LUT__13517" port: "out" }
	terminal	{ cell: "LUT__13518" port: "in[3]" }
	terminal	{ cell: "LUT__13544" port: "in[3]" }
	terminal	{ cell: "LUT__13547" port: "in[3]" }
	terminal	{ cell: "LUT__13569" port: "in[3]" }
	terminal	{ cell: "LUT__13581" port: "in[3]" }
	terminal	{ cell: "LUT__13593" port: "in[3]" }
	terminal	{ cell: "LUT__13607" port: "in[3]" }
	terminal	{ cell: "LUT__13617" port: "in[3]" }
	terminal	{ cell: "LUT__13623" port: "in[3]" }
	terminal	{ cell: "LUT__13639" port: "in[3]" }
	terminal	{ cell: "LUT__13647" port: "in[3]" }
	terminal	{ cell: "LUT__13652" port: "in[3]" }
	terminal	{ cell: "LUT__13666" port: "in[3]" }
	terminal	{ cell: "LUT__13674" port: "in[3]" }
	terminal	{ cell: "LUT__13690" port: "in[3]" }
	terminal	{ cell: "LUT__13706" port: "in[3]" }
	terminal	{ cell: "LUT__13712" port: "in[3]" }
	terminal	{ cell: "LUT__13721" port: "in[3]" }
	terminal	{ cell: "LUT__13737" port: "in[3]" }
	terminal	{ cell: "LUT__13748" port: "in[3]" }
	terminal	{ cell: "LUT__13762" port: "in[3]" }
	terminal	{ cell: "LUT__13768" port: "in[3]" }
	terminal	{ cell: "LUT__13784" port: "in[3]" }
	terminal	{ cell: "LUT__13792" port: "in[3]" }
	terminal	{ cell: "LUT__13801" port: "in[3]" }
	terminal	{ cell: "LUT__13813" port: "in[3]" }
	terminal	{ cell: "LUT__13822" port: "in[3]" }
	terminal	{ cell: "LUT__13830" port: "in[2]" }
	terminal	{ cell: "LUT__13844" port: "in[3]" }
	terminal	{ cell: "LUT__13854" port: "in[3]" }
	terminal	{ cell: "LUT__13866" port: "in[3]" }
	terminal	{ cell: "LUT__13872" port: "in[3]" }
	terminal	{ cell: "LUT__13882" port: "in[3]" }
	terminal	{ cell: "LUT__13892" port: "in[3]" }
	terminal	{ cell: "LUT__13903" port: "in[3]" }
	terminal	{ cell: "LUT__13915" port: "in[3]" }
	terminal	{ cell: "LUT__13930" port: "in[3]" }
	terminal	{ cell: "LUT__13937" port: "in[3]" }
	terminal	{ cell: "LUT__13948" port: "in[3]" }
	terminal	{ cell: "LUT__13962" port: "in[2]" }
	terminal	{ cell: "LUT__13969" port: "in[3]" }
	terminal	{ cell: "LUT__13978" port: "in[3]" }
	terminal	{ cell: "LUT__13987" port: "in[3]" }
	terminal	{ cell: "LUT__13999" port: "in[3]" }
	terminal	{ cell: "LUT__14014" port: "in[3]" }
	terminal	{ cell: "LUT__14017" port: "in[3]" }
	terminal	{ cell: "LUT__14035" port: "in[3]" }
	terminal	{ cell: "LUT__14044" port: "in[3]" }
	terminal	{ cell: "LUT__14052" port: "in[2]" }
	terminal	{ cell: "LUT__14063" port: "in[3]" }
	terminal	{ cell: "LUT__14073" port: "in[1]" }
	terminal	{ cell: "LUT__14085" port: "in[3]" }
	terminal	{ cell: "LUT__14094" port: "in[3]" }
	terminal	{ cell: "LUT__14106" port: "in[3]" }
	terminal	{ cell: "LUT__14120" port: "in[3]" }
	terminal	{ cell: "LUT__14128" port: "in[3]" }
 }
net {
	name: "n8054"
	terminal	{ cell: "LUT__13518" port: "out" }
	terminal	{ cell: "LUT__13526" port: "in[0]" }
 }
net {
	name: "n8055"
	terminal	{ cell: "LUT__13519" port: "out" }
	terminal	{ cell: "LUT__13520" port: "in[3]" }
	terminal	{ cell: "LUT__13536" port: "in[3]" }
	terminal	{ cell: "LUT__13548" port: "in[3]" }
	terminal	{ cell: "LUT__13561" port: "in[3]" }
	terminal	{ cell: "LUT__13579" port: "in[3]" }
	terminal	{ cell: "LUT__13590" port: "in[3]" }
	terminal	{ cell: "LUT__13603" port: "in[3]" }
	terminal	{ cell: "LUT__13613" port: "in[2]" }
	terminal	{ cell: "LUT__13625" port: "in[3]" }
	terminal	{ cell: "LUT__13638" port: "in[3]" }
	terminal	{ cell: "LUT__13650" port: "in[2]" }
	terminal	{ cell: "LUT__13659" port: "in[3]" }
	terminal	{ cell: "LUT__13663" port: "in[3]" }
	terminal	{ cell: "LUT__13680" port: "in[3]" }
	terminal	{ cell: "LUT__13695" port: "in[3]" }
	terminal	{ cell: "LUT__13703" port: "in[3]" }
	terminal	{ cell: "LUT__13715" port: "in[3]" }
	terminal	{ cell: "LUT__13728" port: "in[3]" }
	terminal	{ cell: "LUT__13739" port: "in[3]" }
	terminal	{ cell: "LUT__13749" port: "in[3]" }
	terminal	{ cell: "LUT__13759" port: "in[2]" }
	terminal	{ cell: "LUT__13769" port: "in[3]" }
	terminal	{ cell: "LUT__13778" port: "in[3]" }
	terminal	{ cell: "LUT__13788" port: "in[3]" }
	terminal	{ cell: "LUT__13799" port: "in[3]" }
	terminal	{ cell: "LUT__13810" port: "in[2]" }
	terminal	{ cell: "LUT__13821" port: "in[3]" }
	terminal	{ cell: "LUT__13827" port: "in[3]" }
	terminal	{ cell: "LUT__13840" port: "in[3]" }
	terminal	{ cell: "LUT__13848" port: "in[3]" }
	terminal	{ cell: "LUT__13864" port: "in[3]" }
	terminal	{ cell: "LUT__13877" port: "in[3]" }
	terminal	{ cell: "LUT__13883" port: "in[3]" }
	terminal	{ cell: "LUT__13897" port: "in[3]" }
	terminal	{ cell: "LUT__13905" port: "in[3]" }
	terminal	{ cell: "LUT__13915" port: "in[1]" }
	terminal	{ cell: "LUT__13926" port: "in[1]" }
	terminal	{ cell: "LUT__13938" port: "in[3]" }
	terminal	{ cell: "LUT__13950" port: "in[3]" }
	terminal	{ cell: "LUT__13955" port: "in[3]" }
	terminal	{ cell: "LUT__13966" port: "in[3]" }
	terminal	{ cell: "LUT__13981" port: "in[3]" }
	terminal	{ cell: "LUT__13991" port: "in[3]" }
	terminal	{ cell: "LUT__14003" port: "in[3]" }
	terminal	{ cell: "LUT__14006" port: "in[3]" }
	terminal	{ cell: "LUT__14022" port: "in[3]" }
	terminal	{ cell: "LUT__14032" port: "in[3]" }
	terminal	{ cell: "LUT__14041" port: "in[3]" }
	terminal	{ cell: "LUT__14056" port: "in[3]" }
	terminal	{ cell: "LUT__14066" port: "in[3]" }
	terminal	{ cell: "LUT__14077" port: "in[3]" }
	terminal	{ cell: "LUT__14080" port: "in[3]" }
	terminal	{ cell: "LUT__14096" port: "in[3]" }
	terminal	{ cell: "LUT__14109" port: "in[3]" }
	terminal	{ cell: "LUT__14113" port: "in[3]" }
	terminal	{ cell: "LUT__14124" port: "in[3]" }
 }
net {
	name: "n8056"
	terminal	{ cell: "LUT__13520" port: "out" }
	terminal	{ cell: "LUT__13526" port: "in[1]" }
 }
net {
	name: "n8057"
	terminal	{ cell: "LUT__13521" port: "out" }
	terminal	{ cell: "LUT__13522" port: "in[3]" }
	terminal	{ cell: "LUT__13541" port: "in[3]" }
	terminal	{ cell: "LUT__13554" port: "in[3]" }
	terminal	{ cell: "LUT__13563" port: "in[3]" }
	terminal	{ cell: "LUT__13572" port: "in[3]" }
	terminal	{ cell: "LUT__13585" port: "in[3]" }
	terminal	{ cell: "LUT__13602" port: "in[3]" }
	terminal	{ cell: "LUT__13609" port: "in[3]" }
	terminal	{ cell: "LUT__13629" port: "in[3]" }
	terminal	{ cell: "LUT__13634" port: "in[3]" }
	terminal	{ cell: "LUT__13643" port: "in[3]" }
	terminal	{ cell: "LUT__13653" port: "in[3]" }
	terminal	{ cell: "LUT__13666" port: "in[1]" }
	terminal	{ cell: "LUT__13679" port: "in[2]" }
	terminal	{ cell: "LUT__13687" port: "in[3]" }
	terminal	{ cell: "LUT__13704" port: "in[3]" }
	terminal	{ cell: "LUT__13714" port: "in[3]" }
	terminal	{ cell: "LUT__13730" port: "in[3]" }
	terminal	{ cell: "LUT__13734" port: "in[3]" }
	terminal	{ cell: "LUT__13744" port: "in[3]" }
	terminal	{ cell: "LUT__13760" port: "in[3]" }
	terminal	{ cell: "LUT__13773" port: "in[3]" }
	terminal	{ cell: "LUT__13776" port: "in[3]" }
	terminal	{ cell: "LUT__13789" port: "in[3]" }
	terminal	{ cell: "LUT__13804" port: "in[3]" }
	terminal	{ cell: "LUT__13809" port: "in[3]" }
	terminal	{ cell: "LUT__13819" port: "in[3]" }
	terminal	{ cell: "LUT__13829" port: "in[3]" }
	terminal	{ cell: "LUT__13839" port: "in[3]" }
	terminal	{ cell: "LUT__13853" port: "in[3]" }
	terminal	{ cell: "LUT__13859" port: "in[3]" }
	terminal	{ cell: "LUT__13870" port: "in[3]" }
	terminal	{ cell: "LUT__13885" port: "in[3]" }
	terminal	{ cell: "LUT__13890" port: "in[3]" }
	terminal	{ cell: "LUT__13906" port: "in[3]" }
	terminal	{ cell: "LUT__13918" port: "in[3]" }
	terminal	{ cell: "LUT__13929" port: "in[3]" }
	terminal	{ cell: "LUT__13936" port: "in[3]" }
	terminal	{ cell: "LUT__13951" port: "in[3]" }
	terminal	{ cell: "LUT__13957" port: "in[3]" }
	terminal	{ cell: "LUT__13968" port: "in[3]" }
	terminal	{ cell: "LUT__13976" port: "in[3]" }
	terminal	{ cell: "LUT__13988" port: "in[3]" }
	terminal	{ cell: "LUT__14000" port: "in[3]" }
	terminal	{ cell: "LUT__14007" port: "in[3]" }
	terminal	{ cell: "LUT__14023" port: "in[3]" }
	terminal	{ cell: "LUT__14034" port: "in[3]" }
	terminal	{ cell: "LUT__14042" port: "in[3]" }
	terminal	{ cell: "LUT__14050" port: "in[3]" }
	terminal	{ cell: "LUT__14061" port: "in[3]" }
	terminal	{ cell: "LUT__14075" port: "in[3]" }
	terminal	{ cell: "LUT__14082" port: "in[3]" }
	terminal	{ cell: "LUT__14095" port: "in[3]" }
	terminal	{ cell: "LUT__14102" port: "in[3]" }
	terminal	{ cell: "LUT__14119" port: "in[3]" }
	terminal	{ cell: "LUT__14131" port: "in[3]" }
 }
net {
	name: "n8058"
	terminal	{ cell: "LUT__13522" port: "out" }
	terminal	{ cell: "LUT__13526" port: "in[2]" }
 }
net {
	name: "n8059"
	terminal	{ cell: "LUT__13523" port: "out" }
	terminal	{ cell: "LUT__13525" port: "in[2]" }
	terminal	{ cell: "LUT__13602" port: "in[2]" }
	terminal	{ cell: "LUT__13712" port: "in[2]" }
	terminal	{ cell: "LUT__13759" port: "in[0]" }
	terminal	{ cell: "LUT__13888" port: "in[0]" }
	terminal	{ cell: "LUT__13908" port: "in[2]" }
	terminal	{ cell: "LUT__14054" port: "in[2]" }
 }
net {
	name: "n8060"
	terminal	{ cell: "LUT__13524" port: "out" }
	terminal	{ cell: "LUT__13525" port: "in[3]" }
	terminal	{ cell: "LUT__13542" port: "in[3]" }
	terminal	{ cell: "LUT__13552" port: "in[3]" }
	terminal	{ cell: "LUT__13568" port: "in[3]" }
	terminal	{ cell: "LUT__13573" port: "in[3]" }
	terminal	{ cell: "LUT__13587" port: "in[3]" }
	terminal	{ cell: "LUT__13599" port: "in[3]" }
	terminal	{ cell: "LUT__13616" port: "in[3]" }
	terminal	{ cell: "LUT__13627" port: "in[3]" }
	terminal	{ cell: "LUT__13637" port: "in[3]" }
	terminal	{ cell: "LUT__13645" port: "in[3]" }
	terminal	{ cell: "LUT__13656" port: "in[3]" }
	terminal	{ cell: "LUT__13668" port: "in[3]" }
	terminal	{ cell: "LUT__13682" port: "in[3]" }
	terminal	{ cell: "LUT__13693" port: "in[3]" }
	terminal	{ cell: "LUT__13707" port: "in[3]" }
	terminal	{ cell: "LUT__13719" port: "in[3]" }
	terminal	{ cell: "LUT__13727" port: "in[3]" }
	terminal	{ cell: "LUT__13733" port: "in[3]" }
	terminal	{ cell: "LUT__13745" port: "in[3]" }
	terminal	{ cell: "LUT__13758" port: "in[3]" }
	terminal	{ cell: "LUT__13766" port: "in[3]" }
	terminal	{ cell: "LUT__13777" port: "in[3]" }
	terminal	{ cell: "LUT__13787" port: "in[3]" }
	terminal	{ cell: "LUT__13802" port: "in[3]" }
	terminal	{ cell: "LUT__13812" port: "in[2]" }
	terminal	{ cell: "LUT__13820" port: "in[3]" }
	terminal	{ cell: "LUT__13832" port: "in[3]" }
	terminal	{ cell: "LUT__13845" port: "in[3]" }
	terminal	{ cell: "LUT__13856" port: "in[3]" }
	terminal	{ cell: "LUT__13863" port: "in[3]" }
	terminal	{ cell: "LUT__13873" port: "in[2]" }
	terminal	{ cell: "LUT__13884" port: "in[3]" }
	terminal	{ cell: "LUT__13891" port: "in[3]" }
	terminal	{ cell: "LUT__13904" port: "in[2]" }
	terminal	{ cell: "LUT__13919" port: "in[3]" }
	terminal	{ cell: "LUT__13923" port: "in[3]" }
	terminal	{ cell: "LUT__13941" port: "in[2]" }
	terminal	{ cell: "LUT__13947" port: "in[3]" }
	terminal	{ cell: "LUT__13961" port: "in[3]" }
	terminal	{ cell: "LUT__13972" port: "in[2]" }
	terminal	{ cell: "LUT__13975" port: "in[3]" }
	terminal	{ cell: "LUT__13990" port: "in[3]" }
	terminal	{ cell: "LUT__13998" port: "in[3]" }
	terminal	{ cell: "LUT__14013" port: "in[3]" }
	terminal	{ cell: "LUT__14021" port: "in[3]" }
	terminal	{ cell: "LUT__14029" port: "in[3]" }
	terminal	{ cell: "LUT__14043" port: "in[3]" }
	terminal	{ cell: "LUT__14049" port: "in[3]" }
	terminal	{ cell: "LUT__14062" port: "in[2]" }
	terminal	{ cell: "LUT__14069" port: "in[3]" }
	terminal	{ cell: "LUT__14088" port: "in[3]" }
	terminal	{ cell: "LUT__14098" port: "in[3]" }
	terminal	{ cell: "LUT__14110" port: "in[3]" }
	terminal	{ cell: "LUT__14114" port: "in[3]" }
	terminal	{ cell: "LUT__14130" port: "in[3]" }
 }
net {
	name: "n8061"
	terminal	{ cell: "LUT__13525" port: "out" }
	terminal	{ cell: "LUT__13526" port: "in[3]" }
 }
net {
	name: "n8062"
	terminal	{ cell: "LUT__13526" port: "out" }
	terminal	{ cell: "LUT__13527" port: "in[3]" }
 }
net {
	name: "n8063"
	terminal	{ cell: "LUT__13528" port: "out" }
	terminal	{ cell: "LUT__13529" port: "in[1]" }
	terminal	{ cell: "LUT__13538" port: "in[3]" }
	terminal	{ cell: "LUT__13562" port: "in[3]" }
	terminal	{ cell: "LUT__13577" port: "in[3]" }
	terminal	{ cell: "LUT__13592" port: "in[3]" }
	terminal	{ cell: "LUT__13600" port: "in[3]" }
	terminal	{ cell: "LUT__13612" port: "in[3]" }
	terminal	{ cell: "LUT__13632" port: "in[3]" }
	terminal	{ cell: "LUT__13644" port: "in[3]" }
	terminal	{ cell: "LUT__13654" port: "in[3]" }
	terminal	{ cell: "LUT__13667" port: "in[3]" }
	terminal	{ cell: "LUT__13675" port: "in[3]" }
	terminal	{ cell: "LUT__13689" port: "in[3]" }
	terminal	{ cell: "LUT__13698" port: "in[3]" }
	terminal	{ cell: "LUT__13711" port: "in[3]" }
	terminal	{ cell: "LUT__13738" port: "in[3]" }
	terminal	{ cell: "LUT__13750" port: "in[3]" }
	terminal	{ cell: "LUT__13755" port: "in[3]" }
	terminal	{ cell: "LUT__13771" port: "in[3]" }
	terminal	{ cell: "LUT__13781" port: "in[3]" }
	terminal	{ cell: "LUT__13791" port: "in[3]" }
	terminal	{ cell: "LUT__13797" port: "in[3]" }
	terminal	{ cell: "LUT__13807" port: "in[3]" }
	terminal	{ cell: "LUT__13824" port: "in[3]" }
	terminal	{ cell: "LUT__13834" port: "in[3]" }
	terminal	{ cell: "LUT__13837" port: "in[3]" }
	terminal	{ cell: "LUT__13852" port: "in[1]" }
	terminal	{ cell: "LUT__13865" port: "in[3]" }
	terminal	{ cell: "LUT__13874" port: "in[3]" }
	terminal	{ cell: "LUT__13881" port: "in[3]" }
	terminal	{ cell: "LUT__13893" port: "in[3]" }
	terminal	{ cell: "LUT__13907" port: "in[3]" }
	terminal	{ cell: "LUT__13917" port: "in[3]" }
	terminal	{ cell: "LUT__13928" port: "in[3]" }
	terminal	{ cell: "LUT__13933" port: "in[3]" }
	terminal	{ cell: "LUT__13943" port: "in[3]" }
	terminal	{ cell: "LUT__13954" port: "in[3]" }
	terminal	{ cell: "LUT__13965" port: "in[3]" }
	terminal	{ cell: "LUT__13977" port: "in[3]" }
	terminal	{ cell: "LUT__14008" port: "in[3]" }
	terminal	{ cell: "LUT__14024" port: "in[3]" }
	terminal	{ cell: "LUT__14033" port: "in[3]" }
	terminal	{ cell: "LUT__14046" port: "in[3]" }
	terminal	{ cell: "LUT__14051" port: "in[3]" }
	terminal	{ cell: "LUT__14060" port: "in[3]" }
	terminal	{ cell: "LUT__14070" port: "in[3]" }
	terminal	{ cell: "LUT__14081" port: "in[3]" }
	terminal	{ cell: "LUT__14107" port: "in[3]" }
	terminal	{ cell: "LUT__14121" port: "in[3]" }
	terminal	{ cell: "LUT__14127" port: "in[2]" }
 }
net {
	name: "n8064"
	terminal	{ cell: "LUT__13530" port: "out" }
	terminal	{ cell: "LUT__13531" port: "in[2]" }
 }
net {
	name: "n8065"
	terminal	{ cell: "LUT__13533" port: "out" }
	terminal	{ cell: "LUT__13534" port: "in[3]" }
	terminal	{ cell: "LUT__13567" port: "in[3]" }
	terminal	{ cell: "LUT__13576" port: "in[1]" }
	terminal	{ cell: "LUT__13590" port: "in[1]" }
	terminal	{ cell: "LUT__13601" port: "in[3]" }
	terminal	{ cell: "LUT__13610" port: "in[3]" }
	terminal	{ cell: "LUT__13633" port: "in[3]" }
	terminal	{ cell: "LUT__13646" port: "in[3]" }
	terminal	{ cell: "LUT__13655" port: "in[2]" }
	terminal	{ cell: "LUT__13669" port: "in[3]" }
	terminal	{ cell: "LUT__13683" port: "in[3]" }
	terminal	{ cell: "LUT__13694" port: "in[3]" }
	terminal	{ cell: "LUT__13700" port: "in[3]" }
	terminal	{ cell: "LUT__13710" port: "in[3]" }
	terminal	{ cell: "LUT__13740" port: "in[3]" }
	terminal	{ cell: "LUT__13752" port: "in[3]" }
	terminal	{ cell: "LUT__13756" port: "in[3]" }
	terminal	{ cell: "LUT__13770" port: "in[3]" }
	terminal	{ cell: "LUT__13779" port: "in[3]" }
	terminal	{ cell: "LUT__13790" port: "in[2]" }
	terminal	{ cell: "LUT__13798" port: "in[3]" }
	terminal	{ cell: "LUT__13808" port: "in[3]" }
	terminal	{ cell: "LUT__13825" port: "in[2]" }
	terminal	{ cell: "LUT__13828" port: "in[3]" }
	terminal	{ cell: "LUT__13842" port: "in[3]" }
	terminal	{ cell: "LUT__13855" port: "in[3]" }
	terminal	{ cell: "LUT__13867" port: "in[3]" }
	terminal	{ cell: "LUT__13871" port: "in[3]" }
	terminal	{ cell: "LUT__13887" port: "in[3]" }
	terminal	{ cell: "LUT__13896" port: "in[3]" }
	terminal	{ cell: "LUT__13902" port: "in[3]" }
	terminal	{ cell: "LUT__13912" port: "in[3]" }
	terminal	{ cell: "LUT__13927" port: "in[3]" }
	terminal	{ cell: "LUT__13934" port: "in[3]" }
	terminal	{ cell: "LUT__13944" port: "in[3]" }
	terminal	{ cell: "LUT__13959" port: "in[3]" }
	terminal	{ cell: "LUT__13964" port: "in[3]" }
	terminal	{ cell: "LUT__13974" port: "in[3]" }
	terminal	{ cell: "LUT__14009" port: "in[3]" }
	terminal	{ cell: "LUT__14018" port: "in[3]" }
	terminal	{ cell: "LUT__14028" port: "in[3]" }
	terminal	{ cell: "LUT__14040" port: "in[3]" }
	terminal	{ cell: "LUT__14054" port: "in[3]" }
	terminal	{ cell: "LUT__14059" port: "in[3]" }
	terminal	{ cell: "LUT__14076" port: "in[3]" }
	terminal	{ cell: "LUT__14086" port: "in[3]" }
	terminal	{ cell: "LUT__14108" port: "in[3]" }
	terminal	{ cell: "LUT__14118" port: "in[3]" }
	terminal	{ cell: "LUT__14126" port: "in[3]" }
 }
net {
	name: "n8066"
	terminal	{ cell: "LUT__13534" port: "out" }
	terminal	{ cell: "LUT__13539" port: "in[0]" }
 }
net {
	name: "n8067"
	terminal	{ cell: "LUT__13535" port: "out" }
	terminal	{ cell: "LUT__13536" port: "in[2]" }
	terminal	{ cell: "LUT__13635" port: "in[0]" }
	terminal	{ cell: "LUT__13812" port: "in[1]" }
	terminal	{ cell: "LUT__13892" port: "in[2]" }
	terminal	{ cell: "LUT__13982" port: "in[0]" }
	terminal	{ cell: "LUT__14060" port: "in[2]" }
 }
net {
	name: "n8068"
	terminal	{ cell: "LUT__13536" port: "out" }
	terminal	{ cell: "LUT__13539" port: "in[1]" }
 }
net {
	name: "n8069"
	terminal	{ cell: "LUT__13537" port: "out" }
	terminal	{ cell: "LUT__13539" port: "in[2]" }
 }
net {
	name: "n8070"
	terminal	{ cell: "LUT__13538" port: "out" }
	terminal	{ cell: "LUT__13539" port: "in[3]" }
 }
net {
	name: "n8071"
	terminal	{ cell: "LUT__13539" port: "out" }
	terminal	{ cell: "LUT__13546" port: "in[0]" }
 }
net {
	name: "n8072"
	terminal	{ cell: "LUT__13540" port: "out" }
	terminal	{ cell: "LUT__13545" port: "in[0]" }
 }
net {
	name: "n8073"
	terminal	{ cell: "LUT__13541" port: "out" }
	terminal	{ cell: "LUT__13545" port: "in[1]" }
 }
net {
	name: "n8074"
	terminal	{ cell: "LUT__13542" port: "out" }
	terminal	{ cell: "LUT__13545" port: "in[2]" }
 }
net {
	name: "n8075"
	terminal	{ cell: "LUT__13543" port: "out" }
	terminal	{ cell: "LUT__13544" port: "in[2]" }
	terminal	{ cell: "LUT__13613" port: "in[0]" }
	terminal	{ cell: "LUT__13726" port: "in[2]" }
	terminal	{ cell: "LUT__13774" port: "in[0]" }
	terminal	{ cell: "LUT__13893" port: "in[2]" }
	terminal	{ cell: "LUT__13912" port: "in[2]" }
	terminal	{ cell: "LUT__14062" port: "in[0]" }
 }
net {
	name: "n8076"
	terminal	{ cell: "LUT__13544" port: "out" }
	terminal	{ cell: "LUT__13545" port: "in[3]" }
 }
net {
	name: "n8077"
	terminal	{ cell: "LUT__13545" port: "out" }
	terminal	{ cell: "LUT__13546" port: "in[1]" }
 }
net {
	name: "n8078"
	terminal	{ cell: "LUT__13547" port: "out" }
	terminal	{ cell: "LUT__13558" port: "in[0]" }
 }
net {
	name: "n8079"
	terminal	{ cell: "LUT__13548" port: "out" }
	terminal	{ cell: "LUT__13558" port: "in[1]" }
 }
net {
	name: "n8080"
	terminal	{ cell: "LUT__13549" port: "out" }
	terminal	{ cell: "LUT__13551" port: "in[1]" }
 }
net {
	name: "n8081"
	terminal	{ cell: "LUT__13550" port: "out" }
	terminal	{ cell: "LUT__13551" port: "in[0]" }
 }
net {
	name: "n8082"
	terminal	{ cell: "LUT__13551" port: "out" }
	terminal	{ cell: "LUT__13558" port: "in[2]" }
 }
net {
	name: "n8083"
	terminal	{ cell: "LUT__13552" port: "out" }
	terminal	{ cell: "LUT__13557" port: "in[0]" }
 }
net {
	name: "n8084"
	terminal	{ cell: "LUT__13553" port: "out" }
	terminal	{ cell: "LUT__13554" port: "in[2]" }
	terminal	{ cell: "LUT__13650" port: "in[0]" }
	terminal	{ cell: "LUT__13825" port: "in[0]" }
	terminal	{ cell: "LUT__13904" port: "in[1]" }
	terminal	{ cell: "LUT__13987" port: "in[2]" }
 }
net {
	name: "n8085"
	terminal	{ cell: "LUT__13554" port: "out" }
	terminal	{ cell: "LUT__13557" port: "in[1]" }
 }
net {
	name: "n8086"
	terminal	{ cell: "LUT__13555" port: "out" }
	terminal	{ cell: "LUT__13557" port: "in[2]" }
 }
net {
	name: "n8087"
	terminal	{ cell: "LUT__13556" port: "out" }
	terminal	{ cell: "LUT__13557" port: "in[3]" }
 }
net {
	name: "n8088"
	terminal	{ cell: "LUT__13557" port: "out" }
	terminal	{ cell: "LUT__13558" port: "in[3]" }
 }
net {
	name: "n8089"
	terminal	{ cell: "LUT__13559" port: "out" }
	terminal	{ cell: "LUT__13560" port: "in[2]" }
	terminal	{ cell: "LUT__13655" port: "in[0]" }
	terminal	{ cell: "LUT__13745" port: "in[2]" }
	terminal	{ cell: "LUT__13830" port: "in[0]" }
	terminal	{ cell: "LUT__13916" port: "in[2]" }
 }
net {
	name: "n8090"
	terminal	{ cell: "LUT__13560" port: "out" }
	terminal	{ cell: "LUT__13564" port: "in[0]" }
 }
net {
	name: "n8091"
	terminal	{ cell: "LUT__13561" port: "out" }
	terminal	{ cell: "LUT__13564" port: "in[1]" }
 }
net {
	name: "n8092"
	terminal	{ cell: "LUT__13562" port: "out" }
	terminal	{ cell: "LUT__13564" port: "in[2]" }
 }
net {
	name: "n8093"
	terminal	{ cell: "LUT__13563" port: "out" }
	terminal	{ cell: "LUT__13564" port: "in[3]" }
 }
net {
	name: "n8094"
	terminal	{ cell: "LUT__13564" port: "out" }
	terminal	{ cell: "LUT__13571" port: "in[0]" }
 }
net {
	name: "n8095"
	terminal	{ cell: "LUT__13565" port: "out" }
	terminal	{ cell: "LUT__13566" port: "in[2]" }
	terminal	{ cell: "LUT__13635" port: "in[1]" }
	terminal	{ cell: "LUT__13750" port: "in[2]" }
	terminal	{ cell: "LUT__13790" port: "in[0]" }
	terminal	{ cell: "LUT__13941" port: "in[0]" }
	terminal	{ cell: "LUT__14085" port: "in[2]" }
 }
net {
	name: "n8096"
	terminal	{ cell: "LUT__13566" port: "out" }
	terminal	{ cell: "LUT__13570" port: "in[0]" }
 }
net {
	name: "n8097"
	terminal	{ cell: "LUT__13567" port: "out" }
	terminal	{ cell: "LUT__13570" port: "in[1]" }
 }
net {
	name: "n8098"
	terminal	{ cell: "LUT__13568" port: "out" }
	terminal	{ cell: "LUT__13570" port: "in[2]" }
 }
net {
	name: "n8099"
	terminal	{ cell: "LUT__13569" port: "out" }
	terminal	{ cell: "LUT__13570" port: "in[3]" }
 }
net {
	name: "n8100"
	terminal	{ cell: "LUT__13570" port: "out" }
	terminal	{ cell: "LUT__13571" port: "in[1]" }
 }
net {
	name: "n8101"
	terminal	{ cell: "LUT__13572" port: "out" }
	terminal	{ cell: "LUT__13583" port: "in[0]" }
 }
net {
	name: "n8102"
	terminal	{ cell: "LUT__13573" port: "out" }
	terminal	{ cell: "LUT__13583" port: "in[1]" }
 }
net {
	name: "n8103"
	terminal	{ cell: "LUT__13574" port: "out" }
	terminal	{ cell: "LUT__13576" port: "in[2]" }
 }
net {
	name: "n8104"
	terminal	{ cell: "LUT__13575" port: "out" }
	terminal	{ cell: "LUT__13576" port: "in[0]" }
 }
net {
	name: "n8105"
	terminal	{ cell: "LUT__13576" port: "out" }
	terminal	{ cell: "LUT__13583" port: "in[2]" }
 }
net {
	name: "n8106"
	terminal	{ cell: "LUT__13577" port: "out" }
	terminal	{ cell: "LUT__13582" port: "in[0]" }
 }
net {
	name: "n8107"
	terminal	{ cell: "LUT__13578" port: "out" }
	terminal	{ cell: "LUT__13582" port: "in[1]" }
 }
net {
	name: "n8108"
	terminal	{ cell: "LUT__13579" port: "out" }
	terminal	{ cell: "LUT__13582" port: "in[2]" }
 }
net {
	name: "n8109"
	terminal	{ cell: "LUT__13580" port: "out" }
	terminal	{ cell: "LUT__13581" port: "in[2]" }
	terminal	{ cell: "LUT__13650" port: "in[1]" }
	terminal	{ cell: "LUT__13805" port: "in[0]" }
	terminal	{ cell: "LUT__13843" port: "in[2]" }
	terminal	{ cell: "LUT__13944" port: "in[2]" }
	terminal	{ cell: "LUT__14098" port: "in[2]" }
 }
net {
	name: "n8110"
	terminal	{ cell: "LUT__13581" port: "out" }
	terminal	{ cell: "LUT__13582" port: "in[3]" }
 }
net {
	name: "n8111"
	terminal	{ cell: "LUT__13582" port: "out" }
	terminal	{ cell: "LUT__13583" port: "in[3]" }
 }
net {
	name: "n8112"
	terminal	{ cell: "LUT__13584" port: "out" }
	terminal	{ cell: "LUT__13585" port: "in[2]" }
	terminal	{ cell: "LUT__13680" port: "in[2]" }
	terminal	{ cell: "LUT__13774" port: "in[1]" }
	terminal	{ cell: "LUT__13855" port: "in[2]" }
	terminal	{ cell: "LUT__13941" port: "in[1]" }
	terminal	{ cell: "LUT__14017" port: "in[2]" }
	terminal	{ cell: "LUT__14103" port: "in[1]" }
 }
net {
	name: "n8113"
	terminal	{ cell: "LUT__13585" port: "out" }
	terminal	{ cell: "LUT__13597" port: "in[0]" }
 }
net {
	name: "n8114"
	terminal	{ cell: "LUT__13586" port: "out" }
	terminal	{ cell: "LUT__13587" port: "in[2]" }
	terminal	{ cell: "LUT__13653" port: "in[2]" }
	terminal	{ cell: "LUT__13810" port: "in[0]" }
	terminal	{ cell: "LUT__13854" port: "in[2]" }
	terminal	{ cell: "LUT__13958" port: "in[2]" }
	terminal	{ cell: "LUT__14025" port: "in[2]" }
	terminal	{ cell: "LUT__14108" port: "in[2]" }
 }
net {
	name: "n8115"
	terminal	{ cell: "LUT__13587" port: "out" }
	terminal	{ cell: "LUT__13597" port: "in[1]" }
 }
net {
	name: "n8116"
	terminal	{ cell: "LUT__13588" port: "out" }
	terminal	{ cell: "LUT__13590" port: "in[2]" }
 }
net {
	name: "n8117"
	terminal	{ cell: "LUT__13589" port: "out" }
	terminal	{ cell: "LUT__13590" port: "in[0]" }
 }
net {
	name: "n8118"
	terminal	{ cell: "LUT__13590" port: "out" }
	terminal	{ cell: "LUT__13597" port: "in[2]" }
 }
net {
	name: "n8119"
	terminal	{ cell: "LUT__13591" port: "out" }
	terminal	{ cell: "LUT__13592" port: "in[2]" }
	terminal	{ cell: "LUT__13655" port: "in[1]" }
	terminal	{ cell: "LUT__13812" port: "in[0]" }
	terminal	{ cell: "LUT__13962" port: "in[0]" }
	terminal	{ cell: "LUT__14103" port: "in[0]" }
 }
net {
	name: "n8120"
	terminal	{ cell: "LUT__13592" port: "out" }
	terminal	{ cell: "LUT__13596" port: "in[0]" }
 }
net {
	name: "n8121"
	terminal	{ cell: "LUT__13593" port: "out" }
	terminal	{ cell: "LUT__13596" port: "in[1]" }
 }
net {
	name: "n8122"
	terminal	{ cell: "LUT__13594" port: "out" }
	terminal	{ cell: "LUT__13596" port: "in[2]" }
 }
net {
	name: "n8123"
	terminal	{ cell: "LUT__13595" port: "out" }
	terminal	{ cell: "LUT__13596" port: "in[3]" }
 }
net {
	name: "n8124"
	terminal	{ cell: "LUT__13596" port: "out" }
	terminal	{ cell: "LUT__13597" port: "in[3]" }
 }
net {
	name: "n8125"
	terminal	{ cell: "LUT__13598" port: "out" }
	terminal	{ cell: "LUT__13608" port: "in[0]" }
 }
net {
	name: "n8126"
	terminal	{ cell: "LUT__13599" port: "out" }
	terminal	{ cell: "LUT__13608" port: "in[1]" }
 }
net {
	name: "n8127"
	terminal	{ cell: "LUT__13600" port: "out" }
	terminal	{ cell: "LUT__13604" port: "in[0]" }
 }
net {
	name: "n8128"
	terminal	{ cell: "LUT__13601" port: "out" }
	terminal	{ cell: "LUT__13604" port: "in[1]" }
 }
net {
	name: "n8129"
	terminal	{ cell: "LUT__13602" port: "out" }
	terminal	{ cell: "LUT__13604" port: "in[2]" }
 }
net {
	name: "n8130"
	terminal	{ cell: "LUT__13603" port: "out" }
	terminal	{ cell: "LUT__13604" port: "in[3]" }
 }
net {
	name: "n8131"
	terminal	{ cell: "LUT__13604" port: "out" }
	terminal	{ cell: "LUT__13608" port: "in[2]" }
 }
net {
	name: "n8132"
	terminal	{ cell: "LUT__13605" port: "out" }
	terminal	{ cell: "LUT__13607" port: "in[2]" }
 }
net {
	name: "n8133"
	terminal	{ cell: "LUT__13606" port: "out" }
	terminal	{ cell: "LUT__13607" port: "in[0]" }
 }
net {
	name: "n8134"
	terminal	{ cell: "LUT__13607" port: "out" }
	terminal	{ cell: "LUT__13608" port: "in[3]" }
 }
net {
	name: "n8135"
	terminal	{ cell: "LUT__13609" port: "out" }
	terminal	{ cell: "LUT__13619" port: "in[0]" }
 }
net {
	name: "n8136"
	terminal	{ cell: "LUT__13610" port: "out" }
	terminal	{ cell: "LUT__13619" port: "in[1]" }
 }
net {
	name: "n8137"
	terminal	{ cell: "LUT__13611" port: "out" }
	terminal	{ cell: "LUT__13613" port: "in[1]" }
	terminal	{ cell: "LUT__13790" port: "in[1]" }
	terminal	{ cell: "LUT__13873" port: "in[0]" }
	terminal	{ cell: "LUT__13962" port: "in[1]" }
	terminal	{ cell: "LUT__14047" port: "in[0]" }
	terminal	{ cell: "LUT__14127" port: "in[0]" }
 }
net {
	name: "n8138"
	terminal	{ cell: "LUT__13612" port: "out" }
	terminal	{ cell: "LUT__13613" port: "in[3]" }
 }
net {
	name: "n8139"
	terminal	{ cell: "LUT__13613" port: "out" }
	terminal	{ cell: "LUT__13619" port: "in[2]" }
 }
net {
	name: "n8140"
	terminal	{ cell: "LUT__13614" port: "out" }
	terminal	{ cell: "LUT__13618" port: "in[0]" }
 }
net {
	name: "n8141"
	terminal	{ cell: "LUT__13615" port: "out" }
	terminal	{ cell: "LUT__13618" port: "in[1]" }
 }
net {
	name: "n8142"
	terminal	{ cell: "LUT__13616" port: "out" }
	terminal	{ cell: "LUT__13618" port: "in[2]" }
 }
net {
	name: "n8143"
	terminal	{ cell: "LUT__13617" port: "out" }
	terminal	{ cell: "LUT__13618" port: "in[3]" }
 }
net {
	name: "n8144"
	terminal	{ cell: "LUT__13618" port: "out" }
	terminal	{ cell: "LUT__13619" port: "in[3]" }
 }
net {
	name: "n8145"
	terminal	{ cell: "LUT__13620" port: "out" }
	terminal	{ cell: "LUT__13622" port: "in[1]" }
 }
net {
	name: "n8146"
	terminal	{ cell: "LUT__13621" port: "out" }
	terminal	{ cell: "LUT__13622" port: "in[0]" }
 }
net {
	name: "n8147"
	terminal	{ cell: "LUT__13622" port: "out" }
	terminal	{ cell: "LUT__13631" port: "in[0]" }
 }
net {
	name: "n8148"
	terminal	{ cell: "LUT__13623" port: "out" }
	terminal	{ cell: "LUT__13631" port: "in[1]" }
 }
net {
	name: "n8149"
	terminal	{ cell: "LUT__13624" port: "out" }
	terminal	{ cell: "LUT__13631" port: "in[2]" }
 }
net {
	name: "n8150"
	terminal	{ cell: "LUT__13625" port: "out" }
	terminal	{ cell: "LUT__13630" port: "in[0]" }
 }
net {
	name: "n8151"
	terminal	{ cell: "LUT__13626" port: "out" }
	terminal	{ cell: "LUT__13630" port: "in[1]" }
 }
net {
	name: "n8152"
	terminal	{ cell: "LUT__13627" port: "out" }
	terminal	{ cell: "LUT__13630" port: "in[2]" }
 }
net {
	name: "n8153"
	terminal	{ cell: "LUT__13628" port: "out" }
	terminal	{ cell: "LUT__13629" port: "in[2]" }
	terminal	{ cell: "LUT__13715" port: "in[2]" }
	terminal	{ cell: "LUT__13805" port: "in[1]" }
	terminal	{ cell: "LUT__13887" port: "in[2]" }
	terminal	{ cell: "LUT__13972" port: "in[0]" }
	terminal	{ cell: "LUT__14052" port: "in[1]" }
 }
net {
	name: "n8154"
	terminal	{ cell: "LUT__13629" port: "out" }
	terminal	{ cell: "LUT__13630" port: "in[3]" }
 }
net {
	name: "n8155"
	terminal	{ cell: "LUT__13630" port: "out" }
	terminal	{ cell: "LUT__13631" port: "in[3]" }
 }
net {
	name: "n8156"
	terminal	{ cell: "LUT__13632" port: "out" }
	terminal	{ cell: "LUT__13641" port: "in[0]" }
 }
net {
	name: "n8157"
	terminal	{ cell: "LUT__13633" port: "out" }
	terminal	{ cell: "LUT__13641" port: "in[1]" }
 }
net {
	name: "n8158"
	terminal	{ cell: "LUT__13634" port: "out" }
	terminal	{ cell: "LUT__13635" port: "in[3]" }
 }
net {
	name: "n8159"
	terminal	{ cell: "LUT__13635" port: "out" }
	terminal	{ cell: "LUT__13641" port: "in[2]" }
 }
net {
	name: "n8160"
	terminal	{ cell: "LUT__13636" port: "out" }
	terminal	{ cell: "LUT__13640" port: "in[0]" }
 }
net {
	name: "n8161"
	terminal	{ cell: "LUT__13637" port: "out" }
	terminal	{ cell: "LUT__13640" port: "in[1]" }
 }
net {
	name: "n8162"
	terminal	{ cell: "LUT__13638" port: "out" }
	terminal	{ cell: "LUT__13640" port: "in[2]" }
 }
net {
	name: "n8163"
	terminal	{ cell: "LUT__13639" port: "out" }
	terminal	{ cell: "LUT__13640" port: "in[3]" }
 }
net {
	name: "n8164"
	terminal	{ cell: "LUT__13640" port: "out" }
	terminal	{ cell: "LUT__13641" port: "in[3]" }
 }
net {
	name: "n8165"
	terminal	{ cell: "LUT__13642" port: "out" }
	terminal	{ cell: "LUT__13651" port: "in[0]" }
 }
net {
	name: "n8166"
	terminal	{ cell: "LUT__13643" port: "out" }
	terminal	{ cell: "LUT__13651" port: "in[1]" }
 }
net {
	name: "n8167"
	terminal	{ cell: "LUT__13644" port: "out" }
	terminal	{ cell: "LUT__13648" port: "in[0]" }
 }
net {
	name: "n8168"
	terminal	{ cell: "LUT__13645" port: "out" }
	terminal	{ cell: "LUT__13648" port: "in[1]" }
 }
net {
	name: "n8169"
	terminal	{ cell: "LUT__13646" port: "out" }
	terminal	{ cell: "LUT__13648" port: "in[2]" }
 }
net {
	name: "n8170"
	terminal	{ cell: "LUT__13647" port: "out" }
	terminal	{ cell: "LUT__13648" port: "in[3]" }
 }
net {
	name: "n8171"
	terminal	{ cell: "LUT__13648" port: "out" }
	terminal	{ cell: "LUT__13651" port: "in[2]" }
 }
net {
	name: "n8172"
	terminal	{ cell: "LUT__13649" port: "out" }
	terminal	{ cell: "LUT__13650" port: "in[3]" }
 }
net {
	name: "n8173"
	terminal	{ cell: "LUT__13650" port: "out" }
	terminal	{ cell: "LUT__13651" port: "in[3]" }
 }
net {
	name: "n8174"
	terminal	{ cell: "LUT__13652" port: "out" }
	terminal	{ cell: "LUT__13661" port: "in[0]" }
 }
net {
	name: "n8175"
	terminal	{ cell: "LUT__13653" port: "out" }
	terminal	{ cell: "LUT__13661" port: "in[1]" }
 }
net {
	name: "n8176"
	terminal	{ cell: "LUT__13654" port: "out" }
	terminal	{ cell: "LUT__13655" port: "in[3]" }
 }
net {
	name: "n8177"
	terminal	{ cell: "LUT__13655" port: "out" }
	terminal	{ cell: "LUT__13661" port: "in[2]" }
 }
net {
	name: "n8178"
	terminal	{ cell: "LUT__13656" port: "out" }
	terminal	{ cell: "LUT__13660" port: "in[0]" }
 }
net {
	name: "n8179"
	terminal	{ cell: "LUT__13657" port: "out" }
	terminal	{ cell: "LUT__13660" port: "in[1]" }
 }
net {
	name: "n8180"
	terminal	{ cell: "LUT__13658" port: "out" }
	terminal	{ cell: "LUT__13660" port: "in[2]" }
 }
net {
	name: "n8181"
	terminal	{ cell: "LUT__13659" port: "out" }
	terminal	{ cell: "LUT__13660" port: "in[3]" }
 }
net {
	name: "n8182"
	terminal	{ cell: "LUT__13660" port: "out" }
	terminal	{ cell: "LUT__13661" port: "in[3]" }
 }
net {
	name: "n8183"
	terminal	{ cell: "LUT__13662" port: "out" }
	terminal	{ cell: "LUT__13673" port: "in[0]" }
 }
net {
	name: "n8184"
	terminal	{ cell: "LUT__13663" port: "out" }
	terminal	{ cell: "LUT__13673" port: "in[1]" }
 }
net {
	name: "n8185"
	terminal	{ cell: "LUT__13664" port: "out" }
	terminal	{ cell: "LUT__13666" port: "in[2]" }
 }
net {
	name: "n8186"
	terminal	{ cell: "LUT__13665" port: "out" }
	terminal	{ cell: "LUT__13666" port: "in[0]" }
 }
net {
	name: "n8187"
	terminal	{ cell: "LUT__13666" port: "out" }
	terminal	{ cell: "LUT__13673" port: "in[2]" }
 }
net {
	name: "n8188"
	terminal	{ cell: "LUT__13667" port: "out" }
	terminal	{ cell: "LUT__13672" port: "in[0]" }
 }
net {
	name: "n8189"
	terminal	{ cell: "LUT__13668" port: "out" }
	terminal	{ cell: "LUT__13672" port: "in[1]" }
 }
net {
	name: "n8190"
	terminal	{ cell: "LUT__13669" port: "out" }
	terminal	{ cell: "LUT__13672" port: "in[2]" }
 }
net {
	name: "n8191"
	terminal	{ cell: "LUT__13670" port: "out" }
	terminal	{ cell: "LUT__13671" port: "in[2]" }
	terminal	{ cell: "LUT__13692" port: "in[2]" }
	terminal	{ cell: "LUT__13825" port: "in[1]" }
	terminal	{ cell: "LUT__13865" port: "in[2]" }
	terminal	{ cell: "LUT__13972" port: "in[1]" }
	terminal	{ cell: "LUT__14120" port: "in[2]" }
 }
net {
	name: "n8192"
	terminal	{ cell: "LUT__13671" port: "out" }
	terminal	{ cell: "LUT__13672" port: "in[3]" }
 }
net {
	name: "n8193"
	terminal	{ cell: "LUT__13672" port: "out" }
	terminal	{ cell: "LUT__13673" port: "in[3]" }
 }
net {
	name: "n8194"
	terminal	{ cell: "LUT__13674" port: "out" }
	terminal	{ cell: "LUT__13686" port: "in[0]" }
 }
net {
	name: "n8195"
	terminal	{ cell: "LUT__13675" port: "out" }
	terminal	{ cell: "LUT__13686" port: "in[1]" }
 }
net {
	name: "n8196"
	terminal	{ cell: "LUT__13676" port: "out" }
	terminal	{ cell: "LUT__13679" port: "in[1]" }
	terminal	{ cell: "LUT__13769" port: "in[2]" }
	terminal	{ cell: "LUT__13934" port: "in[2]" }
 }
net {
	name: "n8197"
	terminal	{ cell: "LUT__13677" port: "out" }
	terminal	{ cell: "LUT__13679" port: "in[0]" }
	terminal	{ cell: "LUT__13707" port: "in[2]" }
	terminal	{ cell: "LUT__13827" port: "in[2]" }
	terminal	{ cell: "LUT__13872" port: "in[2]" }
	terminal	{ cell: "LUT__13979" port: "in[2]" }
	terminal	{ cell: "LUT__14047" port: "in[1]" }
	terminal	{ cell: "LUT__14126" port: "in[2]" }
 }
net {
	name: "n8198"
	terminal	{ cell: "LUT__13678" port: "out" }
	terminal	{ cell: "LUT__13679" port: "in[3]" }
 }
net {
	name: "n8199"
	terminal	{ cell: "LUT__13679" port: "out" }
	terminal	{ cell: "LUT__13686" port: "in[2]" }
 }
net {
	name: "n8200"
	terminal	{ cell: "LUT__13680" port: "out" }
	terminal	{ cell: "LUT__13685" port: "in[0]" }
 }
net {
	name: "n8201"
	terminal	{ cell: "LUT__13681" port: "out" }
	terminal	{ cell: "LUT__13682" port: "in[2]" }
	terminal	{ cell: "LUT__13830" port: "in[1]" }
	terminal	{ cell: "LUT__13982" port: "in[1]" }
	terminal	{ cell: "LUT__14127" port: "in[1]" }
 }
net {
	name: "n8202"
	terminal	{ cell: "LUT__13682" port: "out" }
	terminal	{ cell: "LUT__13685" port: "in[1]" }
 }
net {
	name: "n8203"
	terminal	{ cell: "LUT__13683" port: "out" }
	terminal	{ cell: "LUT__13685" port: "in[2]" }
 }
net {
	name: "n8204"
	terminal	{ cell: "LUT__13684" port: "out" }
	terminal	{ cell: "LUT__13685" port: "in[3]" }
 }
net {
	name: "n8205"
	terminal	{ cell: "LUT__13685" port: "out" }
	terminal	{ cell: "LUT__13686" port: "in[3]" }
 }
net {
	name: "n8206"
	terminal	{ cell: "LUT__13687" port: "out" }
	terminal	{ cell: "LUT__13691" port: "in[0]" }
 }
net {
	name: "n8207"
	terminal	{ cell: "LUT__13688" port: "out" }
	terminal	{ cell: "LUT__13691" port: "in[1]" }
 }
net {
	name: "n8208"
	terminal	{ cell: "LUT__13689" port: "out" }
	terminal	{ cell: "LUT__13691" port: "in[2]" }
 }
net {
	name: "n8209"
	terminal	{ cell: "LUT__13690" port: "out" }
	terminal	{ cell: "LUT__13691" port: "in[3]" }
 }
net {
	name: "n8210"
	terminal	{ cell: "LUT__13691" port: "out" }
	terminal	{ cell: "LUT__13697" port: "in[0]" }
 }
net {
	name: "n8211"
	terminal	{ cell: "LUT__13692" port: "out" }
	terminal	{ cell: "LUT__13696" port: "in[0]" }
 }
net {
	name: "n8212"
	terminal	{ cell: "LUT__13693" port: "out" }
	terminal	{ cell: "LUT__13696" port: "in[1]" }
 }
net {
	name: "n8213"
	terminal	{ cell: "LUT__13694" port: "out" }
	terminal	{ cell: "LUT__13696" port: "in[2]" }
 }
net {
	name: "n8214"
	terminal	{ cell: "LUT__13695" port: "out" }
	terminal	{ cell: "LUT__13696" port: "in[3]" }
 }
net {
	name: "n8215"
	terminal	{ cell: "LUT__13696" port: "out" }
	terminal	{ cell: "LUT__13697" port: "in[1]" }
 }
net {
	name: "n8216"
	terminal	{ cell: "LUT__13698" port: "out" }
	terminal	{ cell: "LUT__13709" port: "in[0]" }
 }
net {
	name: "n8217"
	terminal	{ cell: "LUT__13699" port: "out" }
	terminal	{ cell: "LUT__13700" port: "in[2]" }
	terminal	{ cell: "LUT__13829" port: "in[2]" }
	terminal	{ cell: "LUT__13873" port: "in[1]" }
	terminal	{ cell: "LUT__13981" port: "in[2]" }
	terminal	{ cell: "LUT__14044" port: "in[2]" }
	terminal	{ cell: "LUT__14125" port: "in[2]" }
 }
net {
	name: "n8218"
	terminal	{ cell: "LUT__13700" port: "out" }
	terminal	{ cell: "LUT__13709" port: "in[1]" }
 }
net {
	name: "n8219"
	terminal	{ cell: "LUT__13701" port: "out" }
	terminal	{ cell: "LUT__13703" port: "in[2]" }
 }
net {
	name: "n8220"
	terminal	{ cell: "LUT__13702" port: "out" }
	terminal	{ cell: "LUT__13703" port: "in[0]" }
 }
net {
	name: "n8221"
	terminal	{ cell: "LUT__13703" port: "out" }
	terminal	{ cell: "LUT__13709" port: "in[2]" }
 }
net {
	name: "n8222"
	terminal	{ cell: "LUT__13704" port: "out" }
	terminal	{ cell: "LUT__13708" port: "in[0]" }
 }
net {
	name: "n8223"
	terminal	{ cell: "LUT__13705" port: "out" }
	terminal	{ cell: "LUT__13708" port: "in[1]" }
 }
net {
	name: "n8224"
	terminal	{ cell: "LUT__13706" port: "out" }
	terminal	{ cell: "LUT__13708" port: "in[2]" }
 }
net {
	name: "n8225"
	terminal	{ cell: "LUT__13707" port: "out" }
	terminal	{ cell: "LUT__13708" port: "in[3]" }
 }
net {
	name: "n8226"
	terminal	{ cell: "LUT__13708" port: "out" }
	terminal	{ cell: "LUT__13709" port: "in[3]" }
 }
net {
	name: "n8227"
	terminal	{ cell: "LUT__13710" port: "out" }
	terminal	{ cell: "LUT__13720" port: "in[0]" }
 }
net {
	name: "n8228"
	terminal	{ cell: "LUT__13711" port: "out" }
	terminal	{ cell: "LUT__13720" port: "in[1]" }
 }
net {
	name: "n8229"
	terminal	{ cell: "LUT__13712" port: "out" }
	terminal	{ cell: "LUT__13716" port: "in[0]" }
 }
net {
	name: "n8230"
	terminal	{ cell: "LUT__13713" port: "out" }
	terminal	{ cell: "LUT__13716" port: "in[1]" }
 }
net {
	name: "n8231"
	terminal	{ cell: "LUT__13714" port: "out" }
	terminal	{ cell: "LUT__13716" port: "in[2]" }
 }
net {
	name: "n8232"
	terminal	{ cell: "LUT__13715" port: "out" }
	terminal	{ cell: "LUT__13716" port: "in[3]" }
 }
net {
	name: "n8233"
	terminal	{ cell: "LUT__13716" port: "out" }
	terminal	{ cell: "LUT__13720" port: "in[2]" }
 }
net {
	name: "n8234"
	terminal	{ cell: "LUT__13717" port: "out" }
	terminal	{ cell: "LUT__13719" port: "in[2]" }
 }
net {
	name: "n8235"
	terminal	{ cell: "LUT__13718" port: "out" }
	terminal	{ cell: "LUT__13719" port: "in[0]" }
 }
net {
	name: "n8236"
	terminal	{ cell: "LUT__13719" port: "out" }
	terminal	{ cell: "LUT__13720" port: "in[3]" }
 }
net {
	name: "n8237"
	terminal	{ cell: "LUT__13721" port: "out" }
	terminal	{ cell: "LUT__13732" port: "in[0]" }
 }
net {
	name: "n8238"
	terminal	{ cell: "LUT__13722" port: "out" }
	terminal	{ cell: "LUT__13732" port: "in[1]" }
 }
net {
	name: "n8239"
	terminal	{ cell: "LUT__13723" port: "out" }
	terminal	{ cell: "LUT__13725" port: "in[1]" }
 }
net {
	name: "n8240"
	terminal	{ cell: "LUT__13724" port: "out" }
	terminal	{ cell: "LUT__13725" port: "in[0]" }
 }
net {
	name: "n8241"
	terminal	{ cell: "LUT__13725" port: "out" }
	terminal	{ cell: "LUT__13732" port: "in[2]" }
 }
net {
	name: "n8242"
	terminal	{ cell: "LUT__13726" port: "out" }
	terminal	{ cell: "LUT__13731" port: "in[0]" }
 }
net {
	name: "n8243"
	terminal	{ cell: "LUT__13727" port: "out" }
	terminal	{ cell: "LUT__13731" port: "in[1]" }
 }
net {
	name: "n8244"
	terminal	{ cell: "LUT__13728" port: "out" }
	terminal	{ cell: "LUT__13731" port: "in[2]" }
 }
net {
	name: "n8245"
	terminal	{ cell: "LUT__13729" port: "out" }
	terminal	{ cell: "LUT__13730" port: "in[2]" }
	terminal	{ cell: "LUT__13810" port: "in[1]" }
	terminal	{ cell: "LUT__13898" port: "in[2]" }
	terminal	{ cell: "LUT__13974" port: "in[2]" }
	terminal	{ cell: "LUT__14062" port: "in[1]" }
 }
net {
	name: "n8246"
	terminal	{ cell: "LUT__13730" port: "out" }
	terminal	{ cell: "LUT__13731" port: "in[3]" }
 }
net {
	name: "n8247"
	terminal	{ cell: "LUT__13731" port: "out" }
	terminal	{ cell: "LUT__13732" port: "in[3]" }
 }
net {
	name: "n8248"
	terminal	{ cell: "LUT__13733" port: "out" }
	terminal	{ cell: "LUT__13743" port: "in[0]" }
 }
net {
	name: "n8249"
	terminal	{ cell: "LUT__13734" port: "out" }
	terminal	{ cell: "LUT__13743" port: "in[1]" }
 }
net {
	name: "n8250"
	terminal	{ cell: "LUT__13735" port: "out" }
	terminal	{ cell: "LUT__13737" port: "in[2]" }
 }
net {
	name: "n8251"
	terminal	{ cell: "LUT__13736" port: "out" }
	terminal	{ cell: "LUT__13737" port: "in[0]" }
 }
net {
	name: "n8252"
	terminal	{ cell: "LUT__13737" port: "out" }
	terminal	{ cell: "LUT__13743" port: "in[2]" }
 }
net {
	name: "n8253"
	terminal	{ cell: "LUT__13738" port: "out" }
	terminal	{ cell: "LUT__13742" port: "in[0]" }
 }
net {
	name: "n8254"
	terminal	{ cell: "LUT__13739" port: "out" }
	terminal	{ cell: "LUT__13742" port: "in[1]" }
 }
net {
	name: "n8255"
	terminal	{ cell: "LUT__13740" port: "out" }
	terminal	{ cell: "LUT__13742" port: "in[2]" }
 }
net {
	name: "n8256"
	terminal	{ cell: "LUT__13741" port: "out" }
	terminal	{ cell: "LUT__13742" port: "in[3]" }
 }
net {
	name: "n8257"
	terminal	{ cell: "LUT__13742" port: "out" }
	terminal	{ cell: "LUT__13743" port: "in[3]" }
 }
net {
	name: "n8258"
	terminal	{ cell: "LUT__13744" port: "out" }
	terminal	{ cell: "LUT__13754" port: "in[0]" }
 }
net {
	name: "n8259"
	terminal	{ cell: "LUT__13745" port: "out" }
	terminal	{ cell: "LUT__13754" port: "in[1]" }
 }
net {
	name: "n8260"
	terminal	{ cell: "LUT__13746" port: "out" }
	terminal	{ cell: "LUT__13748" port: "in[2]" }
 }
net {
	name: "n8261"
	terminal	{ cell: "LUT__13747" port: "out" }
	terminal	{ cell: "LUT__13748" port: "in[0]" }
 }
net {
	name: "n8262"
	terminal	{ cell: "LUT__13748" port: "out" }
	terminal	{ cell: "LUT__13754" port: "in[2]" }
 }
net {
	name: "n8263"
	terminal	{ cell: "LUT__13749" port: "out" }
	terminal	{ cell: "LUT__13753" port: "in[0]" }
 }
net {
	name: "n8264"
	terminal	{ cell: "LUT__13750" port: "out" }
	terminal	{ cell: "LUT__13753" port: "in[1]" }
 }
net {
	name: "n8265"
	terminal	{ cell: "LUT__13751" port: "out" }
	terminal	{ cell: "LUT__13753" port: "in[2]" }
 }
net {
	name: "n8266"
	terminal	{ cell: "LUT__13752" port: "out" }
	terminal	{ cell: "LUT__13753" port: "in[3]" }
 }
net {
	name: "n8267"
	terminal	{ cell: "LUT__13753" port: "out" }
	terminal	{ cell: "LUT__13754" port: "in[3]" }
 }
net {
	name: "n8268"
	terminal	{ cell: "LUT__13755" port: "out" }
	terminal	{ cell: "LUT__13765" port: "in[0]" }
 }
net {
	name: "n8269"
	terminal	{ cell: "LUT__13756" port: "out" }
	terminal	{ cell: "LUT__13765" port: "in[1]" }
 }
net {
	name: "n8270"
	terminal	{ cell: "LUT__13757" port: "out" }
	terminal	{ cell: "LUT__13759" port: "in[1]" }
	terminal	{ cell: "LUT__13838" port: "in[2]" }
	terminal	{ cell: "LUT__13927" port: "in[2]" }
	terminal	{ cell: "LUT__14013" port: "in[2]" }
	terminal	{ cell: "LUT__14094" port: "in[2]" }
 }
net {
	name: "n8271"
	terminal	{ cell: "LUT__13758" port: "out" }
	terminal	{ cell: "LUT__13759" port: "in[3]" }
 }
net {
	name: "n8272"
	terminal	{ cell: "LUT__13759" port: "out" }
	terminal	{ cell: "LUT__13765" port: "in[2]" }
 }
net {
	name: "n8273"
	terminal	{ cell: "LUT__13760" port: "out" }
	terminal	{ cell: "LUT__13764" port: "in[0]" }
 }
net {
	name: "n8274"
	terminal	{ cell: "LUT__13761" port: "out" }
	terminal	{ cell: "LUT__13764" port: "in[1]" }
 }
net {
	name: "n8275"
	terminal	{ cell: "LUT__13762" port: "out" }
	terminal	{ cell: "LUT__13764" port: "in[2]" }
 }
net {
	name: "n8276"
	terminal	{ cell: "LUT__13763" port: "out" }
	terminal	{ cell: "LUT__13764" port: "in[3]" }
 }
net {
	name: "n8277"
	terminal	{ cell: "LUT__13764" port: "out" }
	terminal	{ cell: "LUT__13765" port: "in[3]" }
 }
net {
	name: "n8278"
	terminal	{ cell: "LUT__13766" port: "out" }
	terminal	{ cell: "LUT__13775" port: "in[0]" }
 }
net {
	name: "n8279"
	terminal	{ cell: "LUT__13767" port: "out" }
	terminal	{ cell: "LUT__13775" port: "in[1]" }
 }
net {
	name: "n8280"
	terminal	{ cell: "LUT__13768" port: "out" }
	terminal	{ cell: "LUT__13772" port: "in[0]" }
 }
net {
	name: "n8281"
	terminal	{ cell: "LUT__13769" port: "out" }
	terminal	{ cell: "LUT__13772" port: "in[1]" }
 }
net {
	name: "n8282"
	terminal	{ cell: "LUT__13770" port: "out" }
	terminal	{ cell: "LUT__13772" port: "in[2]" }
 }
net {
	name: "n8283"
	terminal	{ cell: "LUT__13771" port: "out" }
	terminal	{ cell: "LUT__13772" port: "in[3]" }
 }
net {
	name: "n8284"
	terminal	{ cell: "LUT__13772" port: "out" }
	terminal	{ cell: "LUT__13775" port: "in[2]" }
 }
net {
	name: "n8285"
	terminal	{ cell: "LUT__13773" port: "out" }
	terminal	{ cell: "LUT__13774" port: "in[3]" }
 }
net {
	name: "n8286"
	terminal	{ cell: "LUT__13774" port: "out" }
	terminal	{ cell: "LUT__13775" port: "in[3]" }
 }
net {
	name: "n8287"
	terminal	{ cell: "LUT__13776" port: "out" }
	terminal	{ cell: "LUT__13780" port: "in[0]" }
 }
net {
	name: "n8288"
	terminal	{ cell: "LUT__13777" port: "out" }
	terminal	{ cell: "LUT__13780" port: "in[1]" }
 }
net {
	name: "n8289"
	terminal	{ cell: "LUT__13778" port: "out" }
	terminal	{ cell: "LUT__13780" port: "in[2]" }
 }
net {
	name: "n8290"
	terminal	{ cell: "LUT__13779" port: "out" }
	terminal	{ cell: "LUT__13780" port: "in[3]" }
 }
net {
	name: "n8291"
	terminal	{ cell: "LUT__13780" port: "out" }
	terminal	{ cell: "LUT__13786" port: "in[0]" }
 }
net {
	name: "n8292"
	terminal	{ cell: "LUT__13781" port: "out" }
	terminal	{ cell: "LUT__13785" port: "in[0]" }
 }
net {
	name: "n8293"
	terminal	{ cell: "LUT__13782" port: "out" }
	terminal	{ cell: "LUT__13785" port: "in[1]" }
 }
net {
	name: "n8294"
	terminal	{ cell: "LUT__13783" port: "out" }
	terminal	{ cell: "LUT__13785" port: "in[2]" }
 }
net {
	name: "n8295"
	terminal	{ cell: "LUT__13784" port: "out" }
	terminal	{ cell: "LUT__13785" port: "in[3]" }
 }
net {
	name: "n8296"
	terminal	{ cell: "LUT__13785" port: "out" }
	terminal	{ cell: "LUT__13786" port: "in[1]" }
 }
net {
	name: "n8297"
	terminal	{ cell: "LUT__13787" port: "out" }
	terminal	{ cell: "LUT__13796" port: "in[0]" }
 }
net {
	name: "n8298"
	terminal	{ cell: "LUT__13788" port: "out" }
	terminal	{ cell: "LUT__13796" port: "in[1]" }
 }
net {
	name: "n8299"
	terminal	{ cell: "LUT__13789" port: "out" }
	terminal	{ cell: "LUT__13790" port: "in[3]" }
 }
net {
	name: "n8300"
	terminal	{ cell: "LUT__13790" port: "out" }
	terminal	{ cell: "LUT__13796" port: "in[2]" }
 }
net {
	name: "n8301"
	terminal	{ cell: "LUT__13791" port: "out" }
	terminal	{ cell: "LUT__13795" port: "in[0]" }
 }
net {
	name: "n8302"
	terminal	{ cell: "LUT__13792" port: "out" }
	terminal	{ cell: "LUT__13795" port: "in[1]" }
 }
net {
	name: "n8303"
	terminal	{ cell: "LUT__13793" port: "out" }
	terminal	{ cell: "LUT__13795" port: "in[2]" }
 }
net {
	name: "n8304"
	terminal	{ cell: "LUT__13794" port: "out" }
	terminal	{ cell: "LUT__13795" port: "in[3]" }
 }
net {
	name: "n8305"
	terminal	{ cell: "LUT__13795" port: "out" }
	terminal	{ cell: "LUT__13796" port: "in[3]" }
 }
net {
	name: "n8306"
	terminal	{ cell: "LUT__13797" port: "out" }
	terminal	{ cell: "LUT__13806" port: "in[0]" }
 }
net {
	name: "n8307"
	terminal	{ cell: "LUT__13798" port: "out" }
	terminal	{ cell: "LUT__13806" port: "in[1]" }
 }
net {
	name: "n8308"
	terminal	{ cell: "LUT__13799" port: "out" }
	terminal	{ cell: "LUT__13803" port: "in[0]" }
 }
net {
	name: "n8309"
	terminal	{ cell: "LUT__13800" port: "out" }
	terminal	{ cell: "LUT__13803" port: "in[1]" }
 }
net {
	name: "n8310"
	terminal	{ cell: "LUT__13801" port: "out" }
	terminal	{ cell: "LUT__13803" port: "in[2]" }
 }
net {
	name: "n8311"
	terminal	{ cell: "LUT__13802" port: "out" }
	terminal	{ cell: "LUT__13803" port: "in[3]" }
 }
net {
	name: "n8312"
	terminal	{ cell: "LUT__13803" port: "out" }
	terminal	{ cell: "LUT__13806" port: "in[2]" }
 }
net {
	name: "n8313"
	terminal	{ cell: "LUT__13804" port: "out" }
	terminal	{ cell: "LUT__13805" port: "in[3]" }
 }
net {
	name: "n8314"
	terminal	{ cell: "LUT__13805" port: "out" }
	terminal	{ cell: "LUT__13806" port: "in[3]" }
 }
net {
	name: "n8315"
	terminal	{ cell: "LUT__13807" port: "out" }
	terminal	{ cell: "LUT__13816" port: "in[0]" }
 }
net {
	name: "n8316"
	terminal	{ cell: "LUT__13808" port: "out" }
	terminal	{ cell: "LUT__13816" port: "in[1]" }
 }
net {
	name: "n8317"
	terminal	{ cell: "LUT__13809" port: "out" }
	terminal	{ cell: "LUT__13810" port: "in[3]" }
 }
net {
	name: "n8318"
	terminal	{ cell: "LUT__13810" port: "out" }
	terminal	{ cell: "LUT__13816" port: "in[2]" }
 }
net {
	name: "n8319"
	terminal	{ cell: "LUT__13811" port: "out" }
	terminal	{ cell: "LUT__13815" port: "in[0]" }
 }
net {
	name: "n8320"
	terminal	{ cell: "LUT__13812" port: "out" }
	terminal	{ cell: "LUT__13815" port: "in[1]" }
 }
net {
	name: "n8321"
	terminal	{ cell: "LUT__13813" port: "out" }
	terminal	{ cell: "LUT__13815" port: "in[2]" }
 }
net {
	name: "n8322"
	terminal	{ cell: "LUT__13814" port: "out" }
	terminal	{ cell: "LUT__13815" port: "in[3]" }
 }
net {
	name: "n8323"
	terminal	{ cell: "LUT__13815" port: "out" }
	terminal	{ cell: "LUT__13816" port: "in[3]" }
 }
net {
	name: "n8324"
	terminal	{ cell: "LUT__13817" port: "out" }
	terminal	{ cell: "LUT__13826" port: "in[0]" }
 }
net {
	name: "n8325"
	terminal	{ cell: "LUT__13818" port: "out" }
	terminal	{ cell: "LUT__13826" port: "in[1]" }
 }
net {
	name: "n8326"
	terminal	{ cell: "LUT__13819" port: "out" }
	terminal	{ cell: "LUT__13823" port: "in[0]" }
 }
net {
	name: "n8327"
	terminal	{ cell: "LUT__13820" port: "out" }
	terminal	{ cell: "LUT__13823" port: "in[1]" }
 }
net {
	name: "n8328"
	terminal	{ cell: "LUT__13821" port: "out" }
	terminal	{ cell: "LUT__13823" port: "in[2]" }
 }
net {
	name: "n8329"
	terminal	{ cell: "LUT__13822" port: "out" }
	terminal	{ cell: "LUT__13823" port: "in[3]" }
 }
net {
	name: "n8330"
	terminal	{ cell: "LUT__13823" port: "out" }
	terminal	{ cell: "LUT__13826" port: "in[2]" }
 }
net {
	name: "n8331"
	terminal	{ cell: "LUT__13824" port: "out" }
	terminal	{ cell: "LUT__13825" port: "in[3]" }
 }
net {
	name: "n8332"
	terminal	{ cell: "LUT__13825" port: "out" }
	terminal	{ cell: "LUT__13826" port: "in[3]" }
 }
net {
	name: "n8333"
	terminal	{ cell: "LUT__13827" port: "out" }
	terminal	{ cell: "LUT__13836" port: "in[0]" }
 }
net {
	name: "n8334"
	terminal	{ cell: "LUT__13828" port: "out" }
	terminal	{ cell: "LUT__13836" port: "in[1]" }
 }
net {
	name: "n8335"
	terminal	{ cell: "LUT__13829" port: "out" }
	terminal	{ cell: "LUT__13830" port: "in[3]" }
 }
net {
	name: "n8336"
	terminal	{ cell: "LUT__13830" port: "out" }
	terminal	{ cell: "LUT__13836" port: "in[2]" }
 }
net {
	name: "n8337"
	terminal	{ cell: "LUT__13831" port: "out" }
	terminal	{ cell: "LUT__13835" port: "in[0]" }
 }
net {
	name: "n8338"
	terminal	{ cell: "LUT__13832" port: "out" }
	terminal	{ cell: "LUT__13835" port: "in[1]" }
 }
net {
	name: "n8339"
	terminal	{ cell: "LUT__13833" port: "out" }
	terminal	{ cell: "LUT__13835" port: "in[2]" }
 }
net {
	name: "n8340"
	terminal	{ cell: "LUT__13834" port: "out" }
	terminal	{ cell: "LUT__13835" port: "in[3]" }
 }
net {
	name: "n8341"
	terminal	{ cell: "LUT__13835" port: "out" }
	terminal	{ cell: "LUT__13836" port: "in[3]" }
 }
net {
	name: "n8342"
	terminal	{ cell: "LUT__13837" port: "out" }
	terminal	{ cell: "LUT__13841" port: "in[0]" }
 }
net {
	name: "n8343"
	terminal	{ cell: "LUT__13838" port: "out" }
	terminal	{ cell: "LUT__13841" port: "in[1]" }
 }
net {
	name: "n8344"
	terminal	{ cell: "LUT__13839" port: "out" }
	terminal	{ cell: "LUT__13841" port: "in[2]" }
 }
net {
	name: "n8345"
	terminal	{ cell: "LUT__13840" port: "out" }
	terminal	{ cell: "LUT__13841" port: "in[3]" }
 }
net {
	name: "n8346"
	terminal	{ cell: "LUT__13841" port: "out" }
	terminal	{ cell: "LUT__13847" port: "in[0]" }
 }
net {
	name: "n8347"
	terminal	{ cell: "LUT__13842" port: "out" }
	terminal	{ cell: "LUT__13846" port: "in[0]" }
 }
net {
	name: "n8348"
	terminal	{ cell: "LUT__13843" port: "out" }
	terminal	{ cell: "LUT__13846" port: "in[1]" }
 }
net {
	name: "n8349"
	terminal	{ cell: "LUT__13844" port: "out" }
	terminal	{ cell: "LUT__13846" port: "in[2]" }
 }
net {
	name: "n8350"
	terminal	{ cell: "LUT__13845" port: "out" }
	terminal	{ cell: "LUT__13846" port: "in[3]" }
 }
net {
	name: "n8351"
	terminal	{ cell: "LUT__13846" port: "out" }
	terminal	{ cell: "LUT__13847" port: "in[1]" }
 }
net {
	name: "n8352"
	terminal	{ cell: "LUT__13848" port: "out" }
	terminal	{ cell: "LUT__13858" port: "in[0]" }
 }
net {
	name: "n8353"
	terminal	{ cell: "LUT__13849" port: "out" }
	terminal	{ cell: "LUT__13858" port: "in[1]" }
 }
net {
	name: "n8354"
	terminal	{ cell: "LUT__13850" port: "out" }
	terminal	{ cell: "LUT__13852" port: "in[2]" }
 }
net {
	name: "n8355"
	terminal	{ cell: "LUT__13851" port: "out" }
	terminal	{ cell: "LUT__13852" port: "in[0]" }
 }
net {
	name: "n8356"
	terminal	{ cell: "LUT__13852" port: "out" }
	terminal	{ cell: "LUT__13858" port: "in[2]" }
 }
net {
	name: "n8357"
	terminal	{ cell: "LUT__13853" port: "out" }
	terminal	{ cell: "LUT__13857" port: "in[0]" }
 }
net {
	name: "n8358"
	terminal	{ cell: "LUT__13854" port: "out" }
	terminal	{ cell: "LUT__13857" port: "in[1]" }
 }
net {
	name: "n8359"
	terminal	{ cell: "LUT__13855" port: "out" }
	terminal	{ cell: "LUT__13857" port: "in[2]" }
 }
net {
	name: "n8360"
	terminal	{ cell: "LUT__13856" port: "out" }
	terminal	{ cell: "LUT__13857" port: "in[3]" }
 }
net {
	name: "n8361"
	terminal	{ cell: "LUT__13857" port: "out" }
	terminal	{ cell: "LUT__13858" port: "in[3]" }
 }
net {
	name: "n8362"
	terminal	{ cell: "LUT__13859" port: "out" }
	terminal	{ cell: "LUT__13869" port: "in[0]" }
 }
net {
	name: "n8363"
	terminal	{ cell: "LUT__13860" port: "out" }
	terminal	{ cell: "LUT__13869" port: "in[1]" }
 }
net {
	name: "n8364"
	terminal	{ cell: "LUT__13861" port: "out" }
	terminal	{ cell: "LUT__13863" port: "in[2]" }
 }
net {
	name: "n8365"
	terminal	{ cell: "LUT__13862" port: "out" }
	terminal	{ cell: "LUT__13863" port: "in[0]" }
 }
net {
	name: "n8366"
	terminal	{ cell: "LUT__13863" port: "out" }
	terminal	{ cell: "LUT__13869" port: "in[2]" }
 }
net {
	name: "n8367"
	terminal	{ cell: "LUT__13864" port: "out" }
	terminal	{ cell: "LUT__13868" port: "in[0]" }
 }
net {
	name: "n8368"
	terminal	{ cell: "LUT__13865" port: "out" }
	terminal	{ cell: "LUT__13868" port: "in[1]" }
 }
net {
	name: "n8369"
	terminal	{ cell: "LUT__13866" port: "out" }
	terminal	{ cell: "LUT__13868" port: "in[2]" }
 }
net {
	name: "n8370"
	terminal	{ cell: "LUT__13867" port: "out" }
	terminal	{ cell: "LUT__13868" port: "in[3]" }
 }
net {
	name: "n8371"
	terminal	{ cell: "LUT__13868" port: "out" }
	terminal	{ cell: "LUT__13869" port: "in[3]" }
 }
net {
	name: "n8372"
	terminal	{ cell: "LUT__13870" port: "out" }
	terminal	{ cell: "LUT__13879" port: "in[0]" }
 }
net {
	name: "n8373"
	terminal	{ cell: "LUT__13871" port: "out" }
	terminal	{ cell: "LUT__13879" port: "in[1]" }
 }
net {
	name: "n8374"
	terminal	{ cell: "LUT__13872" port: "out" }
	terminal	{ cell: "LUT__13873" port: "in[3]" }
 }
net {
	name: "n8375"
	terminal	{ cell: "LUT__13873" port: "out" }
	terminal	{ cell: "LUT__13879" port: "in[2]" }
 }
net {
	name: "n8376"
	terminal	{ cell: "LUT__13874" port: "out" }
	terminal	{ cell: "LUT__13878" port: "in[0]" }
 }
net {
	name: "n8377"
	terminal	{ cell: "LUT__13875" port: "out" }
	terminal	{ cell: "LUT__13878" port: "in[1]" }
 }
net {
	name: "n8378"
	terminal	{ cell: "LUT__13876" port: "out" }
	terminal	{ cell: "LUT__13878" port: "in[2]" }
 }
net {
	name: "n8379"
	terminal	{ cell: "LUT__13877" port: "out" }
	terminal	{ cell: "LUT__13878" port: "in[3]" }
 }
net {
	name: "n8380"
	terminal	{ cell: "LUT__13878" port: "out" }
	terminal	{ cell: "LUT__13879" port: "in[3]" }
 }
net {
	name: "n8381"
	terminal	{ cell: "LUT__13880" port: "out" }
	terminal	{ cell: "LUT__13889" port: "in[0]" }
 }
net {
	name: "n8382"
	terminal	{ cell: "LUT__13881" port: "out" }
	terminal	{ cell: "LUT__13889" port: "in[1]" }
 }
net {
	name: "n8383"
	terminal	{ cell: "LUT__13882" port: "out" }
	terminal	{ cell: "LUT__13886" port: "in[0]" }
 }
net {
	name: "n8384"
	terminal	{ cell: "LUT__13883" port: "out" }
	terminal	{ cell: "LUT__13886" port: "in[1]" }
 }
net {
	name: "n8385"
	terminal	{ cell: "LUT__13884" port: "out" }
	terminal	{ cell: "LUT__13886" port: "in[2]" }
 }
net {
	name: "n8386"
	terminal	{ cell: "LUT__13885" port: "out" }
	terminal	{ cell: "LUT__13886" port: "in[3]" }
 }
net {
	name: "n8387"
	terminal	{ cell: "LUT__13886" port: "out" }
	terminal	{ cell: "LUT__13889" port: "in[2]" }
 }
net {
	name: "n8388"
	terminal	{ cell: "LUT__13887" port: "out" }
	terminal	{ cell: "LUT__13888" port: "in[3]" }
 }
net {
	name: "n8389"
	terminal	{ cell: "LUT__13888" port: "out" }
	terminal	{ cell: "LUT__13889" port: "in[3]" }
 }
net {
	name: "n8390"
	terminal	{ cell: "LUT__13890" port: "out" }
	terminal	{ cell: "LUT__13894" port: "in[0]" }
 }
net {
	name: "n8391"
	terminal	{ cell: "LUT__13891" port: "out" }
	terminal	{ cell: "LUT__13894" port: "in[1]" }
 }
net {
	name: "n8392"
	terminal	{ cell: "LUT__13892" port: "out" }
	terminal	{ cell: "LUT__13894" port: "in[2]" }
 }
net {
	name: "n8393"
	terminal	{ cell: "LUT__13893" port: "out" }
	terminal	{ cell: "LUT__13894" port: "in[3]" }
 }
net {
	name: "n8394"
	terminal	{ cell: "LUT__13894" port: "out" }
	terminal	{ cell: "LUT__13900" port: "in[0]" }
 }
net {
	name: "n8395"
	terminal	{ cell: "LUT__13895" port: "out" }
	terminal	{ cell: "LUT__13899" port: "in[0]" }
 }
net {
	name: "n8396"
	terminal	{ cell: "LUT__13896" port: "out" }
	terminal	{ cell: "LUT__13899" port: "in[1]" }
 }
net {
	name: "n8397"
	terminal	{ cell: "LUT__13897" port: "out" }
	terminal	{ cell: "LUT__13899" port: "in[2]" }
 }
net {
	name: "n8398"
	terminal	{ cell: "LUT__13898" port: "out" }
	terminal	{ cell: "LUT__13899" port: "in[3]" }
 }
net {
	name: "n8399"
	terminal	{ cell: "LUT__13899" port: "out" }
	terminal	{ cell: "LUT__13900" port: "in[1]" }
 }
net {
	name: "n8400"
	terminal	{ cell: "LUT__13901" port: "out" }
	terminal	{ cell: "LUT__13910" port: "in[0]" }
 }
net {
	name: "n8401"
	terminal	{ cell: "LUT__13902" port: "out" }
	terminal	{ cell: "LUT__13910" port: "in[1]" }
 }
net {
	name: "n8402"
	terminal	{ cell: "LUT__13903" port: "out" }
	terminal	{ cell: "LUT__13904" port: "in[3]" }
 }
net {
	name: "n8403"
	terminal	{ cell: "LUT__13904" port: "out" }
	terminal	{ cell: "LUT__13910" port: "in[2]" }
 }
net {
	name: "n8404"
	terminal	{ cell: "LUT__13905" port: "out" }
	terminal	{ cell: "LUT__13909" port: "in[0]" }
 }
net {
	name: "n8405"
	terminal	{ cell: "LUT__13906" port: "out" }
	terminal	{ cell: "LUT__13909" port: "in[1]" }
 }
net {
	name: "n8406"
	terminal	{ cell: "LUT__13907" port: "out" }
	terminal	{ cell: "LUT__13909" port: "in[2]" }
 }
net {
	name: "n8407"
	terminal	{ cell: "LUT__13908" port: "out" }
	terminal	{ cell: "LUT__13909" port: "in[3]" }
 }
net {
	name: "n8408"
	terminal	{ cell: "LUT__13909" port: "out" }
	terminal	{ cell: "LUT__13910" port: "in[3]" }
 }
net {
	name: "n8409"
	terminal	{ cell: "LUT__13911" port: "out" }
	terminal	{ cell: "LUT__13921" port: "in[0]" }
 }
net {
	name: "n8410"
	terminal	{ cell: "LUT__13912" port: "out" }
	terminal	{ cell: "LUT__13921" port: "in[1]" }
 }
net {
	name: "n8411"
	terminal	{ cell: "LUT__13913" port: "out" }
	terminal	{ cell: "LUT__13915" port: "in[2]" }
 }
net {
	name: "n8412"
	terminal	{ cell: "LUT__13914" port: "out" }
	terminal	{ cell: "LUT__13915" port: "in[0]" }
 }
net {
	name: "n8413"
	terminal	{ cell: "LUT__13915" port: "out" }
	terminal	{ cell: "LUT__13921" port: "in[2]" }
 }
net {
	name: "n8414"
	terminal	{ cell: "LUT__13916" port: "out" }
	terminal	{ cell: "LUT__13920" port: "in[0]" }
 }
net {
	name: "n8415"
	terminal	{ cell: "LUT__13917" port: "out" }
	terminal	{ cell: "LUT__13920" port: "in[1]" }
 }
net {
	name: "n8416"
	terminal	{ cell: "LUT__13918" port: "out" }
	terminal	{ cell: "LUT__13920" port: "in[2]" }
 }
net {
	name: "n8417"
	terminal	{ cell: "LUT__13919" port: "out" }
	terminal	{ cell: "LUT__13920" port: "in[3]" }
 }
net {
	name: "n8418"
	terminal	{ cell: "LUT__13920" port: "out" }
	terminal	{ cell: "LUT__13921" port: "in[3]" }
 }
net {
	name: "n8419"
	terminal	{ cell: "LUT__13922" port: "out" }
	terminal	{ cell: "LUT__13932" port: "in[0]" }
 }
net {
	name: "n8420"
	terminal	{ cell: "LUT__13923" port: "out" }
	terminal	{ cell: "LUT__13932" port: "in[1]" }
 }
net {
	name: "n8421"
	terminal	{ cell: "LUT__13924" port: "out" }
	terminal	{ cell: "LUT__13926" port: "in[2]" }
 }
net {
	name: "n8422"
	terminal	{ cell: "LUT__13925" port: "out" }
	terminal	{ cell: "LUT__13926" port: "in[0]" }
 }
net {
	name: "n8423"
	terminal	{ cell: "LUT__13926" port: "out" }
	terminal	{ cell: "LUT__13932" port: "in[2]" }
 }
net {
	name: "n8424"
	terminal	{ cell: "LUT__13927" port: "out" }
	terminal	{ cell: "LUT__13931" port: "in[0]" }
 }
net {
	name: "n8425"
	terminal	{ cell: "LUT__13928" port: "out" }
	terminal	{ cell: "LUT__13931" port: "in[1]" }
 }
net {
	name: "n8426"
	terminal	{ cell: "LUT__13929" port: "out" }
	terminal	{ cell: "LUT__13931" port: "in[2]" }
 }
net {
	name: "n8427"
	terminal	{ cell: "LUT__13930" port: "out" }
	terminal	{ cell: "LUT__13931" port: "in[3]" }
 }
net {
	name: "n8428"
	terminal	{ cell: "LUT__13931" port: "out" }
	terminal	{ cell: "LUT__13932" port: "in[3]" }
 }
net {
	name: "n8429"
	terminal	{ cell: "LUT__13933" port: "out" }
	terminal	{ cell: "LUT__13942" port: "in[0]" }
 }
net {
	name: "n8430"
	terminal	{ cell: "LUT__13934" port: "out" }
	terminal	{ cell: "LUT__13942" port: "in[1]" }
 }
net {
	name: "n8431"
	terminal	{ cell: "LUT__13935" port: "out" }
	terminal	{ cell: "LUT__13939" port: "in[0]" }
 }
net {
	name: "n8432"
	terminal	{ cell: "LUT__13936" port: "out" }
	terminal	{ cell: "LUT__13939" port: "in[1]" }
 }
net {
	name: "n8433"
	terminal	{ cell: "LUT__13937" port: "out" }
	terminal	{ cell: "LUT__13939" port: "in[2]" }
 }
net {
	name: "n8434"
	terminal	{ cell: "LUT__13938" port: "out" }
	terminal	{ cell: "LUT__13939" port: "in[3]" }
 }
net {
	name: "n8435"
	terminal	{ cell: "LUT__13939" port: "out" }
	terminal	{ cell: "LUT__13942" port: "in[2]" }
 }
net {
	name: "n8436"
	terminal	{ cell: "LUT__13940" port: "out" }
	terminal	{ cell: "LUT__13941" port: "in[3]" }
 }
net {
	name: "n8437"
	terminal	{ cell: "LUT__13941" port: "out" }
	terminal	{ cell: "LUT__13942" port: "in[3]" }
 }
net {
	name: "n8438"
	terminal	{ cell: "LUT__13943" port: "out" }
	terminal	{ cell: "LUT__13953" port: "in[0]" }
 }
net {
	name: "n8439"
	terminal	{ cell: "LUT__13944" port: "out" }
	terminal	{ cell: "LUT__13953" port: "in[1]" }
 }
net {
	name: "n8440"
	terminal	{ cell: "LUT__13945" port: "out" }
	terminal	{ cell: "LUT__13949" port: "in[0]" }
 }
net {
	name: "n8441"
	terminal	{ cell: "LUT__13946" port: "out" }
	terminal	{ cell: "LUT__13949" port: "in[1]" }
 }
net {
	name: "n8442"
	terminal	{ cell: "LUT__13947" port: "out" }
	terminal	{ cell: "LUT__13949" port: "in[2]" }
 }
net {
	name: "n8443"
	terminal	{ cell: "LUT__13948" port: "out" }
	terminal	{ cell: "LUT__13949" port: "in[3]" }
 }
net {
	name: "n8444"
	terminal	{ cell: "LUT__13949" port: "out" }
	terminal	{ cell: "LUT__13953" port: "in[2]" }
 }
net {
	name: "n8445"
	terminal	{ cell: "LUT__13950" port: "out" }
	terminal	{ cell: "LUT__13952" port: "in[0]" }
 }
net {
	name: "n8446"
	terminal	{ cell: "LUT__13951" port: "out" }
	terminal	{ cell: "LUT__13952" port: "in[1]" }
 }
net {
	name: "n8447"
	terminal	{ cell: "LUT__13952" port: "out" }
	terminal	{ cell: "LUT__13953" port: "in[3]" }
 }
net {
	name: "n8448"
	terminal	{ cell: "LUT__13954" port: "out" }
	terminal	{ cell: "LUT__13963" port: "in[0]" }
 }
net {
	name: "n8449"
	terminal	{ cell: "LUT__13955" port: "out" }
	terminal	{ cell: "LUT__13963" port: "in[1]" }
 }
net {
	name: "n8450"
	terminal	{ cell: "LUT__13956" port: "out" }
	terminal	{ cell: "LUT__13960" port: "in[0]" }
 }
net {
	name: "n8451"
	terminal	{ cell: "LUT__13957" port: "out" }
	terminal	{ cell: "LUT__13960" port: "in[1]" }
 }
net {
	name: "n8452"
	terminal	{ cell: "LUT__13958" port: "out" }
	terminal	{ cell: "LUT__13960" port: "in[2]" }
 }
net {
	name: "n8453"
	terminal	{ cell: "LUT__13959" port: "out" }
	terminal	{ cell: "LUT__13960" port: "in[3]" }
 }
net {
	name: "n8454"
	terminal	{ cell: "LUT__13960" port: "out" }
	terminal	{ cell: "LUT__13963" port: "in[2]" }
 }
net {
	name: "n8455"
	terminal	{ cell: "LUT__13961" port: "out" }
	terminal	{ cell: "LUT__13962" port: "in[3]" }
 }
net {
	name: "n8456"
	terminal	{ cell: "LUT__13962" port: "out" }
	terminal	{ cell: "LUT__13963" port: "in[3]" }
 }
net {
	name: "n8457"
	terminal	{ cell: "LUT__13964" port: "out" }
	terminal	{ cell: "LUT__13973" port: "in[0]" }
 }
net {
	name: "n8458"
	terminal	{ cell: "LUT__13965" port: "out" }
	terminal	{ cell: "LUT__13973" port: "in[1]" }
 }
net {
	name: "n8459"
	terminal	{ cell: "LUT__13966" port: "out" }
	terminal	{ cell: "LUT__13970" port: "in[0]" }
 }
net {
	name: "n8460"
	terminal	{ cell: "LUT__13967" port: "out" }
	terminal	{ cell: "LUT__13970" port: "in[1]" }
 }
net {
	name: "n8461"
	terminal	{ cell: "LUT__13968" port: "out" }
	terminal	{ cell: "LUT__13970" port: "in[2]" }
 }
net {
	name: "n8462"
	terminal	{ cell: "LUT__13969" port: "out" }
	terminal	{ cell: "LUT__13970" port: "in[3]" }
 }
net {
	name: "n8463"
	terminal	{ cell: "LUT__13970" port: "out" }
	terminal	{ cell: "LUT__13973" port: "in[2]" }
 }
net {
	name: "n8464"
	terminal	{ cell: "LUT__13971" port: "out" }
	terminal	{ cell: "LUT__13972" port: "in[3]" }
 }
net {
	name: "n8465"
	terminal	{ cell: "LUT__13972" port: "out" }
	terminal	{ cell: "LUT__13973" port: "in[3]" }
 }
net {
	name: "n8466"
	terminal	{ cell: "LUT__13974" port: "out" }
	terminal	{ cell: "LUT__13983" port: "in[0]" }
 }
net {
	name: "n8467"
	terminal	{ cell: "LUT__13975" port: "out" }
	terminal	{ cell: "LUT__13983" port: "in[1]" }
 }
net {
	name: "n8468"
	terminal	{ cell: "LUT__13976" port: "out" }
	terminal	{ cell: "LUT__13980" port: "in[0]" }
 }
net {
	name: "n8469"
	terminal	{ cell: "LUT__13977" port: "out" }
	terminal	{ cell: "LUT__13980" port: "in[1]" }
 }
net {
	name: "n8470"
	terminal	{ cell: "LUT__13978" port: "out" }
	terminal	{ cell: "LUT__13980" port: "in[2]" }
 }
net {
	name: "n8471"
	terminal	{ cell: "LUT__13979" port: "out" }
	terminal	{ cell: "LUT__13980" port: "in[3]" }
 }
net {
	name: "n8472"
	terminal	{ cell: "LUT__13980" port: "out" }
	terminal	{ cell: "LUT__13983" port: "in[2]" }
 }
net {
	name: "n8473"
	terminal	{ cell: "LUT__13981" port: "out" }
	terminal	{ cell: "LUT__13982" port: "in[3]" }
 }
net {
	name: "n8474"
	terminal	{ cell: "LUT__13982" port: "out" }
	terminal	{ cell: "LUT__13983" port: "in[3]" }
 }
net {
	name: "n8475"
	terminal	{ cell: "LUT__13984" port: "out" }
	terminal	{ cell: "LUT__13986" port: "in[1]" }
 }
net {
	name: "n8476"
	terminal	{ cell: "LUT__13985" port: "out" }
	terminal	{ cell: "LUT__13986" port: "in[0]" }
 }
net {
	name: "n8477"
	terminal	{ cell: "LUT__13986" port: "out" }
	terminal	{ cell: "LUT__13994" port: "in[0]" }
 }
net {
	name: "n8478"
	terminal	{ cell: "LUT__13987" port: "out" }
	terminal	{ cell: "LUT__13994" port: "in[1]" }
 }
net {
	name: "n8479"
	terminal	{ cell: "LUT__13988" port: "out" }
	terminal	{ cell: "LUT__13994" port: "in[2]" }
 }
net {
	name: "n8480"
	terminal	{ cell: "LUT__13989" port: "out" }
	terminal	{ cell: "LUT__13993" port: "in[0]" }
 }
net {
	name: "n8481"
	terminal	{ cell: "LUT__13990" port: "out" }
	terminal	{ cell: "LUT__13993" port: "in[1]" }
 }
net {
	name: "n8482"
	terminal	{ cell: "LUT__13991" port: "out" }
	terminal	{ cell: "LUT__13993" port: "in[2]" }
 }
net {
	name: "n8483"
	terminal	{ cell: "LUT__13992" port: "out" }
	terminal	{ cell: "LUT__13993" port: "in[3]" }
 }
net {
	name: "n8484"
	terminal	{ cell: "LUT__13993" port: "out" }
	terminal	{ cell: "LUT__13994" port: "in[3]" }
 }
net {
	name: "n8485"
	terminal	{ cell: "LUT__13995" port: "out" }
	terminal	{ cell: "LUT__13997" port: "in[1]" }
 }
net {
	name: "n8486"
	terminal	{ cell: "LUT__13996" port: "out" }
	terminal	{ cell: "LUT__13997" port: "in[0]" }
 }
net {
	name: "n8487"
	terminal	{ cell: "LUT__13997" port: "out" }
	terminal	{ cell: "LUT__14005" port: "in[0]" }
 }
net {
	name: "n8488"
	terminal	{ cell: "LUT__13998" port: "out" }
	terminal	{ cell: "LUT__14005" port: "in[1]" }
 }
net {
	name: "n8489"
	terminal	{ cell: "LUT__13999" port: "out" }
	terminal	{ cell: "LUT__14005" port: "in[2]" }
 }
net {
	name: "n8490"
	terminal	{ cell: "LUT__14000" port: "out" }
	terminal	{ cell: "LUT__14004" port: "in[0]" }
 }
net {
	name: "n8491"
	terminal	{ cell: "LUT__14001" port: "out" }
	terminal	{ cell: "LUT__14004" port: "in[1]" }
 }
net {
	name: "n8492"
	terminal	{ cell: "LUT__14002" port: "out" }
	terminal	{ cell: "LUT__14004" port: "in[2]" }
 }
net {
	name: "n8493"
	terminal	{ cell: "LUT__14003" port: "out" }
	terminal	{ cell: "LUT__14004" port: "in[3]" }
 }
net {
	name: "n8494"
	terminal	{ cell: "LUT__14004" port: "out" }
	terminal	{ cell: "LUT__14005" port: "in[3]" }
 }
net {
	name: "n8495"
	terminal	{ cell: "LUT__14006" port: "out" }
	terminal	{ cell: "LUT__14010" port: "in[0]" }
 }
net {
	name: "n8496"
	terminal	{ cell: "LUT__14007" port: "out" }
	terminal	{ cell: "LUT__14010" port: "in[1]" }
 }
net {
	name: "n8497"
	terminal	{ cell: "LUT__14008" port: "out" }
	terminal	{ cell: "LUT__14010" port: "in[2]" }
 }
net {
	name: "n8498"
	terminal	{ cell: "LUT__14009" port: "out" }
	terminal	{ cell: "LUT__14010" port: "in[3]" }
 }
net {
	name: "n8499"
	terminal	{ cell: "LUT__14010" port: "out" }
	terminal	{ cell: "LUT__14016" port: "in[0]" }
 }
net {
	name: "n8500"
	terminal	{ cell: "LUT__14011" port: "out" }
	terminal	{ cell: "LUT__14015" port: "in[0]" }
 }
net {
	name: "n8501"
	terminal	{ cell: "LUT__14012" port: "out" }
	terminal	{ cell: "LUT__14015" port: "in[1]" }
 }
net {
	name: "n8502"
	terminal	{ cell: "LUT__14013" port: "out" }
	terminal	{ cell: "LUT__14015" port: "in[2]" }
 }
net {
	name: "n8503"
	terminal	{ cell: "LUT__14014" port: "out" }
	terminal	{ cell: "LUT__14015" port: "in[3]" }
 }
net {
	name: "n8504"
	terminal	{ cell: "LUT__14015" port: "out" }
	terminal	{ cell: "LUT__14016" port: "in[1]" }
 }
net {
	name: "n8505"
	terminal	{ cell: "LUT__14017" port: "out" }
	terminal	{ cell: "LUT__14027" port: "in[0]" }
 }
net {
	name: "n8506"
	terminal	{ cell: "LUT__14018" port: "out" }
	terminal	{ cell: "LUT__14027" port: "in[1]" }
 }
net {
	name: "n8507"
	terminal	{ cell: "LUT__14019" port: "out" }
	terminal	{ cell: "LUT__14021" port: "in[2]" }
 }
net {
	name: "n8508"
	terminal	{ cell: "LUT__14020" port: "out" }
	terminal	{ cell: "LUT__14021" port: "in[0]" }
 }
net {
	name: "n8509"
	terminal	{ cell: "LUT__14021" port: "out" }
	terminal	{ cell: "LUT__14027" port: "in[2]" }
 }
net {
	name: "n8510"
	terminal	{ cell: "LUT__14022" port: "out" }
	terminal	{ cell: "LUT__14026" port: "in[0]" }
 }
net {
	name: "n8511"
	terminal	{ cell: "LUT__14023" port: "out" }
	terminal	{ cell: "LUT__14026" port: "in[1]" }
 }
net {
	name: "n8512"
	terminal	{ cell: "LUT__14024" port: "out" }
	terminal	{ cell: "LUT__14026" port: "in[2]" }
 }
net {
	name: "n8513"
	terminal	{ cell: "LUT__14025" port: "out" }
	terminal	{ cell: "LUT__14026" port: "in[3]" }
 }
net {
	name: "n8514"
	terminal	{ cell: "LUT__14026" port: "out" }
	terminal	{ cell: "LUT__14027" port: "in[3]" }
 }
net {
	name: "n8515"
	terminal	{ cell: "LUT__14028" port: "out" }
	terminal	{ cell: "LUT__14038" port: "in[0]" }
 }
net {
	name: "n8516"
	terminal	{ cell: "LUT__14029" port: "out" }
	terminal	{ cell: "LUT__14038" port: "in[1]" }
 }
net {
	name: "n8517"
	terminal	{ cell: "LUT__14030" port: "out" }
	terminal	{ cell: "LUT__14032" port: "in[2]" }
 }
net {
	name: "n8518"
	terminal	{ cell: "LUT__14031" port: "out" }
	terminal	{ cell: "LUT__14032" port: "in[0]" }
 }
net {
	name: "n8519"
	terminal	{ cell: "LUT__14032" port: "out" }
	terminal	{ cell: "LUT__14038" port: "in[2]" }
 }
net {
	name: "n8520"
	terminal	{ cell: "LUT__14033" port: "out" }
	terminal	{ cell: "LUT__14037" port: "in[0]" }
 }
net {
	name: "n8521"
	terminal	{ cell: "LUT__14034" port: "out" }
	terminal	{ cell: "LUT__14037" port: "in[1]" }
 }
net {
	name: "n8522"
	terminal	{ cell: "LUT__14035" port: "out" }
	terminal	{ cell: "LUT__14037" port: "in[2]" }
 }
net {
	name: "n8523"
	terminal	{ cell: "LUT__14036" port: "out" }
	terminal	{ cell: "LUT__14037" port: "in[3]" }
 }
net {
	name: "n8524"
	terminal	{ cell: "LUT__14037" port: "out" }
	terminal	{ cell: "LUT__14038" port: "in[3]" }
 }
net {
	name: "n8525"
	terminal	{ cell: "LUT__14039" port: "out" }
	terminal	{ cell: "LUT__14048" port: "in[0]" }
 }
net {
	name: "n8526"
	terminal	{ cell: "LUT__14040" port: "out" }
	terminal	{ cell: "LUT__14048" port: "in[1]" }
 }
net {
	name: "n8527"
	terminal	{ cell: "LUT__14041" port: "out" }
	terminal	{ cell: "LUT__14045" port: "in[0]" }
 }
net {
	name: "n8528"
	terminal	{ cell: "LUT__14042" port: "out" }
	terminal	{ cell: "LUT__14045" port: "in[1]" }
 }
net {
	name: "n8529"
	terminal	{ cell: "LUT__14043" port: "out" }
	terminal	{ cell: "LUT__14045" port: "in[2]" }
 }
net {
	name: "n8530"
	terminal	{ cell: "LUT__14044" port: "out" }
	terminal	{ cell: "LUT__14045" port: "in[3]" }
 }
net {
	name: "n8531"
	terminal	{ cell: "LUT__14045" port: "out" }
	terminal	{ cell: "LUT__14048" port: "in[2]" }
 }
net {
	name: "n8532"
	terminal	{ cell: "LUT__14046" port: "out" }
	terminal	{ cell: "LUT__14047" port: "in[3]" }
 }
net {
	name: "n8533"
	terminal	{ cell: "LUT__14047" port: "out" }
	terminal	{ cell: "LUT__14048" port: "in[3]" }
 }
net {
	name: "n8534"
	terminal	{ cell: "LUT__14049" port: "out" }
	terminal	{ cell: "LUT__14058" port: "in[0]" }
 }
net {
	name: "n8535"
	terminal	{ cell: "LUT__14050" port: "out" }
	terminal	{ cell: "LUT__14058" port: "in[1]" }
 }
net {
	name: "n8536"
	terminal	{ cell: "LUT__14051" port: "out" }
	terminal	{ cell: "LUT__14052" port: "in[3]" }
 }
net {
	name: "n8537"
	terminal	{ cell: "LUT__14052" port: "out" }
	terminal	{ cell: "LUT__14058" port: "in[2]" }
 }
net {
	name: "n8538"
	terminal	{ cell: "LUT__14053" port: "out" }
	terminal	{ cell: "LUT__14057" port: "in[0]" }
 }
net {
	name: "n8539"
	terminal	{ cell: "LUT__14054" port: "out" }
	terminal	{ cell: "LUT__14057" port: "in[1]" }
 }
net {
	name: "n8540"
	terminal	{ cell: "LUT__14055" port: "out" }
	terminal	{ cell: "LUT__14057" port: "in[2]" }
 }
net {
	name: "n8541"
	terminal	{ cell: "LUT__14056" port: "out" }
	terminal	{ cell: "LUT__14057" port: "in[3]" }
 }
net {
	name: "n8542"
	terminal	{ cell: "LUT__14057" port: "out" }
	terminal	{ cell: "LUT__14058" port: "in[3]" }
 }
net {
	name: "n8543"
	terminal	{ cell: "LUT__14059" port: "out" }
	terminal	{ cell: "LUT__14068" port: "in[0]" }
 }
net {
	name: "n8544"
	terminal	{ cell: "LUT__14060" port: "out" }
	terminal	{ cell: "LUT__14068" port: "in[1]" }
 }
net {
	name: "n8545"
	terminal	{ cell: "LUT__14061" port: "out" }
	terminal	{ cell: "LUT__14062" port: "in[3]" }
 }
net {
	name: "n8546"
	terminal	{ cell: "LUT__14062" port: "out" }
	terminal	{ cell: "LUT__14068" port: "in[2]" }
 }
net {
	name: "n8547"
	terminal	{ cell: "LUT__14063" port: "out" }
	terminal	{ cell: "LUT__14067" port: "in[0]" }
 }
net {
	name: "n8548"
	terminal	{ cell: "LUT__14064" port: "out" }
	terminal	{ cell: "LUT__14067" port: "in[1]" }
 }
net {
	name: "n8549"
	terminal	{ cell: "LUT__14065" port: "out" }
	terminal	{ cell: "LUT__14067" port: "in[2]" }
 }
net {
	name: "n8550"
	terminal	{ cell: "LUT__14066" port: "out" }
	terminal	{ cell: "LUT__14067" port: "in[3]" }
 }
net {
	name: "n8551"
	terminal	{ cell: "LUT__14067" port: "out" }
	terminal	{ cell: "LUT__14068" port: "in[3]" }
 }
net {
	name: "n8552"
	terminal	{ cell: "LUT__14069" port: "out" }
	terminal	{ cell: "LUT__14079" port: "in[0]" }
 }
net {
	name: "n8553"
	terminal	{ cell: "LUT__14070" port: "out" }
	terminal	{ cell: "LUT__14079" port: "in[1]" }
 }
net {
	name: "n8554"
	terminal	{ cell: "LUT__14071" port: "out" }
	terminal	{ cell: "LUT__14073" port: "in[2]" }
 }
net {
	name: "n8555"
	terminal	{ cell: "LUT__14072" port: "out" }
	terminal	{ cell: "LUT__14073" port: "in[0]" }
 }
net {
	name: "n8556"
	terminal	{ cell: "LUT__14073" port: "out" }
	terminal	{ cell: "LUT__14079" port: "in[2]" }
 }
net {
	name: "n8557"
	terminal	{ cell: "LUT__14074" port: "out" }
	terminal	{ cell: "LUT__14078" port: "in[0]" }
 }
net {
	name: "n8558"
	terminal	{ cell: "LUT__14075" port: "out" }
	terminal	{ cell: "LUT__14078" port: "in[1]" }
 }
net {
	name: "n8559"
	terminal	{ cell: "LUT__14076" port: "out" }
	terminal	{ cell: "LUT__14078" port: "in[2]" }
 }
net {
	name: "n8560"
	terminal	{ cell: "LUT__14077" port: "out" }
	terminal	{ cell: "LUT__14078" port: "in[3]" }
 }
net {
	name: "n8561"
	terminal	{ cell: "LUT__14078" port: "out" }
	terminal	{ cell: "LUT__14079" port: "in[3]" }
 }
net {
	name: "n8562"
	terminal	{ cell: "LUT__14080" port: "out" }
	terminal	{ cell: "LUT__14084" port: "in[0]" }
 }
net {
	name: "n8563"
	terminal	{ cell: "LUT__14081" port: "out" }
	terminal	{ cell: "LUT__14084" port: "in[1]" }
 }
net {
	name: "n8564"
	terminal	{ cell: "LUT__14082" port: "out" }
	terminal	{ cell: "LUT__14084" port: "in[2]" }
 }
net {
	name: "n8565"
	terminal	{ cell: "LUT__14083" port: "out" }
	terminal	{ cell: "LUT__14084" port: "in[3]" }
 }
net {
	name: "n8566"
	terminal	{ cell: "LUT__14084" port: "out" }
	terminal	{ cell: "LUT__14090" port: "in[0]" }
 }
net {
	name: "n8567"
	terminal	{ cell: "LUT__14085" port: "out" }
	terminal	{ cell: "LUT__14089" port: "in[0]" }
 }
net {
	name: "n8568"
	terminal	{ cell: "LUT__14086" port: "out" }
	terminal	{ cell: "LUT__14089" port: "in[1]" }
 }
net {
	name: "n8569"
	terminal	{ cell: "LUT__14087" port: "out" }
	terminal	{ cell: "LUT__14089" port: "in[2]" }
 }
net {
	name: "n8570"
	terminal	{ cell: "LUT__14088" port: "out" }
	terminal	{ cell: "LUT__14089" port: "in[3]" }
 }
net {
	name: "n8571"
	terminal	{ cell: "LUT__14089" port: "out" }
	terminal	{ cell: "LUT__14090" port: "in[1]" }
 }
net {
	name: "n8572"
	terminal	{ cell: "LUT__14091" port: "out" }
	terminal	{ cell: "LUT__14093" port: "in[1]" }
 }
net {
	name: "n8573"
	terminal	{ cell: "LUT__14092" port: "out" }
	terminal	{ cell: "LUT__14093" port: "in[0]" }
 }
net {
	name: "n8574"
	terminal	{ cell: "LUT__14093" port: "out" }
	terminal	{ cell: "LUT__14101" port: "in[0]" }
 }
net {
	name: "n8575"
	terminal	{ cell: "LUT__14094" port: "out" }
	terminal	{ cell: "LUT__14101" port: "in[1]" }
 }
net {
	name: "n8576"
	terminal	{ cell: "LUT__14095" port: "out" }
	terminal	{ cell: "LUT__14101" port: "in[2]" }
 }
net {
	name: "n8577"
	terminal	{ cell: "LUT__14096" port: "out" }
	terminal	{ cell: "LUT__14100" port: "in[0]" }
 }
net {
	name: "n8578"
	terminal	{ cell: "LUT__14097" port: "out" }
	terminal	{ cell: "LUT__14100" port: "in[1]" }
 }
net {
	name: "n8579"
	terminal	{ cell: "LUT__14098" port: "out" }
	terminal	{ cell: "LUT__14100" port: "in[2]" }
 }
net {
	name: "n8580"
	terminal	{ cell: "LUT__14099" port: "out" }
	terminal	{ cell: "LUT__14100" port: "in[3]" }
 }
net {
	name: "n8581"
	terminal	{ cell: "LUT__14100" port: "out" }
	terminal	{ cell: "LUT__14101" port: "in[3]" }
 }
net {
	name: "n8582"
	terminal	{ cell: "LUT__14102" port: "out" }
	terminal	{ cell: "LUT__14112" port: "in[0]" }
 }
net {
	name: "n8583"
	terminal	{ cell: "LUT__14103" port: "out" }
	terminal	{ cell: "LUT__14112" port: "in[1]" }
 }
net {
	name: "n8584"
	terminal	{ cell: "LUT__14104" port: "out" }
	terminal	{ cell: "LUT__14106" port: "in[2]" }
 }
net {
	name: "n8585"
	terminal	{ cell: "LUT__14105" port: "out" }
	terminal	{ cell: "LUT__14106" port: "in[0]" }
 }
net {
	name: "n8586"
	terminal	{ cell: "LUT__14106" port: "out" }
	terminal	{ cell: "LUT__14112" port: "in[2]" }
 }
net {
	name: "n8587"
	terminal	{ cell: "LUT__14107" port: "out" }
	terminal	{ cell: "LUT__14111" port: "in[0]" }
 }
net {
	name: "n8588"
	terminal	{ cell: "LUT__14108" port: "out" }
	terminal	{ cell: "LUT__14111" port: "in[1]" }
 }
net {
	name: "n8589"
	terminal	{ cell: "LUT__14109" port: "out" }
	terminal	{ cell: "LUT__14111" port: "in[2]" }
 }
net {
	name: "n8590"
	terminal	{ cell: "LUT__14110" port: "out" }
	terminal	{ cell: "LUT__14111" port: "in[3]" }
 }
net {
	name: "n8591"
	terminal	{ cell: "LUT__14111" port: "out" }
	terminal	{ cell: "LUT__14112" port: "in[3]" }
 }
net {
	name: "n8592"
	terminal	{ cell: "LUT__14113" port: "out" }
	terminal	{ cell: "LUT__14123" port: "in[0]" }
 }
net {
	name: "n8593"
	terminal	{ cell: "LUT__14114" port: "out" }
	terminal	{ cell: "LUT__14123" port: "in[1]" }
 }
net {
	name: "n8594"
	terminal	{ cell: "LUT__14115" port: "out" }
	terminal	{ cell: "LUT__14117" port: "in[2]" }
 }
net {
	name: "n8595"
	terminal	{ cell: "LUT__14116" port: "out" }
	terminal	{ cell: "LUT__14117" port: "in[0]" }
 }
net {
	name: "n8596"
	terminal	{ cell: "LUT__14117" port: "out" }
	terminal	{ cell: "LUT__14123" port: "in[2]" }
 }
net {
	name: "n8597"
	terminal	{ cell: "LUT__14118" port: "out" }
	terminal	{ cell: "LUT__14122" port: "in[0]" }
 }
net {
	name: "n8598"
	terminal	{ cell: "LUT__14119" port: "out" }
	terminal	{ cell: "LUT__14122" port: "in[1]" }
 }
net {
	name: "n8599"
	terminal	{ cell: "LUT__14120" port: "out" }
	terminal	{ cell: "LUT__14122" port: "in[2]" }
 }
net {
	name: "n8600"
	terminal	{ cell: "LUT__14121" port: "out" }
	terminal	{ cell: "LUT__14122" port: "in[3]" }
 }
net {
	name: "n8601"
	terminal	{ cell: "LUT__14122" port: "out" }
	terminal	{ cell: "LUT__14123" port: "in[3]" }
 }
net {
	name: "n8602"
	terminal	{ cell: "LUT__14124" port: "out" }
	terminal	{ cell: "LUT__14133" port: "in[0]" }
 }
net {
	name: "n8603"
	terminal	{ cell: "LUT__14125" port: "out" }
	terminal	{ cell: "LUT__14133" port: "in[1]" }
 }
net {
	name: "n8604"
	terminal	{ cell: "LUT__14126" port: "out" }
	terminal	{ cell: "LUT__14127" port: "in[3]" }
 }
net {
	name: "n8605"
	terminal	{ cell: "LUT__14127" port: "out" }
	terminal	{ cell: "LUT__14133" port: "in[2]" }
 }
net {
	name: "n8606"
	terminal	{ cell: "LUT__14128" port: "out" }
	terminal	{ cell: "LUT__14132" port: "in[0]" }
 }
net {
	name: "n8607"
	terminal	{ cell: "LUT__14129" port: "out" }
	terminal	{ cell: "LUT__14132" port: "in[1]" }
 }
net {
	name: "n8608"
	terminal	{ cell: "LUT__14130" port: "out" }
	terminal	{ cell: "LUT__14132" port: "in[2]" }
 }
net {
	name: "n8609"
	terminal	{ cell: "LUT__14131" port: "out" }
	terminal	{ cell: "LUT__14132" port: "in[3]" }
 }
net {
	name: "n8610"
	terminal	{ cell: "LUT__14132" port: "out" }
	terminal	{ cell: "LUT__14133" port: "in[3]" }
 }
net {
	name: "n8611"
	terminal	{ cell: "LUT__14134" port: "out" }
	terminal	{ cell: "LUT__14135" port: "in[0]" }
 }
net {
	name: "n8612"
	terminal	{ cell: "LUT__14136" port: "out" }
	terminal	{ cell: "LUT__14137" port: "in[0]" }
	terminal	{ cell: "LUT__14244" port: "in[1]" }
	terminal	{ cell: "LUT__14274" port: "in[0]" }
	terminal	{ cell: "LUT__14347" port: "in[1]" }
	terminal	{ cell: "LUT__14596" port: "in[0]" }
	terminal	{ cell: "LUT__14598" port: "in[0]" }
	terminal	{ cell: "LUT__14600" port: "in[0]" }
	terminal	{ cell: "LUT__14602" port: "in[0]" }
	terminal	{ cell: "LUT__14604" port: "in[0]" }
	terminal	{ cell: "LUT__14606" port: "in[0]" }
	terminal	{ cell: "LUT__14608" port: "in[0]" }
	terminal	{ cell: "LUT__14610" port: "in[0]" }
	terminal	{ cell: "LUT__14612" port: "in[0]" }
	terminal	{ cell: "LUT__14614" port: "in[0]" }
	terminal	{ cell: "LUT__14616" port: "in[0]" }
	terminal	{ cell: "LUT__14618" port: "in[0]" }
	terminal	{ cell: "LUT__14620" port: "in[0]" }
	terminal	{ cell: "LUT__14622" port: "in[0]" }
	terminal	{ cell: "LUT__14624" port: "in[0]" }
	terminal	{ cell: "LUT__14626" port: "in[0]" }
	terminal	{ cell: "LUT__14628" port: "in[0]" }
 }
net {
	name: "n8613"
	terminal	{ cell: "LUT__14138" port: "out" }
	terminal	{ cell: "LUT__14139" port: "in[0]" }
 }
net {
	name: "n8614"
	terminal	{ cell: "LUT__14140" port: "out" }
	terminal	{ cell: "LUT__14141" port: "in[0]" }
 }
net {
	name: "n8615"
	terminal	{ cell: "LUT__14143" port: "out" }
	terminal	{ cell: "LUT__14144" port: "in[0]" }
 }
net {
	name: "n8616"
	terminal	{ cell: "LUT__14149" port: "out" }
	terminal	{ cell: "LUT__14150" port: "in[0]" }
 }
net {
	name: "n8617"
	terminal	{ cell: "LUT__14151" port: "out" }
	terminal	{ cell: "LUT__14152" port: "in[0]" }
 }
net {
	name: "n8618"
	terminal	{ cell: "LUT__14153" port: "out" }
	terminal	{ cell: "LUT__14154" port: "in[0]" }
 }
net {
	name: "n8619"
	terminal	{ cell: "LUT__14155" port: "out" }
	terminal	{ cell: "LUT__14156" port: "in[0]" }
 }
net {
	name: "n8620"
	terminal	{ cell: "LUT__14157" port: "out" }
	terminal	{ cell: "LUT__14158" port: "in[0]" }
 }
net {
	name: "n8621"
	terminal	{ cell: "LUT__14159" port: "out" }
	terminal	{ cell: "LUT__14160" port: "in[0]" }
 }
net {
	name: "n8622"
	terminal	{ cell: "LUT__14161" port: "out" }
	terminal	{ cell: "LUT__14162" port: "in[0]" }
 }
net {
	name: "n8623"
	terminal	{ cell: "LUT__14163" port: "out" }
	terminal	{ cell: "LUT__14164" port: "in[0]" }
 }
net {
	name: "n8624"
	terminal	{ cell: "LUT__14165" port: "out" }
	terminal	{ cell: "LUT__14166" port: "in[0]" }
 }
net {
	name: "n8625"
	terminal	{ cell: "LUT__14167" port: "out" }
	terminal	{ cell: "LUT__14168" port: "in[0]" }
 }
net {
	name: "n8626"
	terminal	{ cell: "LUT__14169" port: "out" }
	terminal	{ cell: "LUT__14170" port: "in[0]" }
 }
net {
	name: "n8627"
	terminal	{ cell: "LUT__14171" port: "out" }
	terminal	{ cell: "LUT__14172" port: "in[0]" }
 }
net {
	name: "n8628"
	terminal	{ cell: "LUT__14173" port: "out" }
	terminal	{ cell: "LUT__14174" port: "in[0]" }
 }
net {
	name: "n8629"
	terminal	{ cell: "LUT__14175" port: "out" }
	terminal	{ cell: "LUT__14176" port: "in[0]" }
 }
net {
	name: "n8630"
	terminal	{ cell: "LUT__14177" port: "out" }
	terminal	{ cell: "LUT__14178" port: "in[0]" }
 }
net {
	name: "n8631"
	terminal	{ cell: "LUT__14179" port: "out" }
	terminal	{ cell: "LUT__14180" port: "in[0]" }
 }
net {
	name: "n8632"
	terminal	{ cell: "LUT__14181" port: "out" }
	terminal	{ cell: "LUT__14182" port: "in[0]" }
 }
net {
	name: "n8633"
	terminal	{ cell: "LUT__14183" port: "out" }
	terminal	{ cell: "LUT__14184" port: "in[0]" }
 }
net {
	name: "n8634"
	terminal	{ cell: "LUT__14185" port: "out" }
	terminal	{ cell: "LUT__14186" port: "in[0]" }
 }
net {
	name: "n8635"
	terminal	{ cell: "LUT__14187" port: "out" }
	terminal	{ cell: "LUT__14188" port: "in[0]" }
 }
net {
	name: "n8636"
	terminal	{ cell: "LUT__14189" port: "out" }
	terminal	{ cell: "LUT__14190" port: "in[0]" }
 }
net {
	name: "n8637"
	terminal	{ cell: "LUT__14191" port: "out" }
	terminal	{ cell: "LUT__14192" port: "in[0]" }
 }
net {
	name: "n8638"
	terminal	{ cell: "LUT__14193" port: "out" }
	terminal	{ cell: "LUT__14194" port: "in[0]" }
 }
net {
	name: "n8639"
	terminal	{ cell: "LUT__14195" port: "out" }
	terminal	{ cell: "LUT__14196" port: "in[0]" }
 }
net {
	name: "n8640"
	terminal	{ cell: "LUT__14197" port: "out" }
	terminal	{ cell: "LUT__14198" port: "in[0]" }
 }
net {
	name: "n8641"
	terminal	{ cell: "LUT__14199" port: "out" }
	terminal	{ cell: "LUT__14200" port: "in[0]" }
 }
net {
	name: "n8642"
	terminal	{ cell: "LUT__14201" port: "out" }
	terminal	{ cell: "LUT__14202" port: "in[0]" }
 }
net {
	name: "n8643"
	terminal	{ cell: "LUT__14203" port: "out" }
	terminal	{ cell: "LUT__14204" port: "in[0]" }
 }
net {
	name: "n8644"
	terminal	{ cell: "LUT__14205" port: "out" }
	terminal	{ cell: "LUT__14206" port: "in[0]" }
 }
net {
	name: "n8645"
	terminal	{ cell: "LUT__14207" port: "out" }
	terminal	{ cell: "LUT__14208" port: "in[0]" }
 }
net {
	name: "n8646"
	terminal	{ cell: "LUT__14209" port: "out" }
	terminal	{ cell: "LUT__14210" port: "in[0]" }
 }
net {
	name: "n8647"
	terminal	{ cell: "LUT__14211" port: "out" }
	terminal	{ cell: "LUT__14212" port: "in[0]" }
 }
net {
	name: "n8648"
	terminal	{ cell: "LUT__14213" port: "out" }
	terminal	{ cell: "LUT__14214" port: "in[0]" }
 }
net {
	name: "n8649"
	terminal	{ cell: "LUT__14215" port: "out" }
	terminal	{ cell: "LUT__14216" port: "in[0]" }
 }
net {
	name: "n8650"
	terminal	{ cell: "LUT__14217" port: "out" }
	terminal	{ cell: "LUT__14218" port: "in[0]" }
 }
net {
	name: "n8651"
	terminal	{ cell: "LUT__14219" port: "out" }
	terminal	{ cell: "LUT__14220" port: "in[0]" }
 }
net {
	name: "n8652"
	terminal	{ cell: "LUT__14221" port: "out" }
	terminal	{ cell: "LUT__14222" port: "in[0]" }
 }
net {
	name: "n8653"
	terminal	{ cell: "LUT__14223" port: "out" }
	terminal	{ cell: "LUT__14224" port: "in[0]" }
 }
net {
	name: "n8654"
	terminal	{ cell: "LUT__14225" port: "out" }
	terminal	{ cell: "LUT__14226" port: "in[0]" }
 }
net {
	name: "n8655"
	terminal	{ cell: "LUT__14243" port: "out" }
	terminal	{ cell: "LUT__14244" port: "in[0]" }
 }
net {
	name: "n8656"
	terminal	{ cell: "LUT__14244" port: "out" }
	terminal	{ cell: "LUT__14245" port: "in[2]" }
 }
net {
	name: "n8657"
	terminal	{ cell: "LUT__14245" port: "out" }
	terminal	{ cell: "LUT__14250" port: "in[0]" }
	terminal	{ cell: "LUT__14253" port: "in[1]" }
 }
net {
	name: "n8658"
	terminal	{ cell: "LUT__14246" port: "out" }
	terminal	{ cell: "LUT__14249" port: "in[2]" }
 }
net {
	name: "n8659"
	terminal	{ cell: "LUT__14247" port: "out" }
	terminal	{ cell: "LUT__14248" port: "in[3]" }
 }
net {
	name: "n8660"
	terminal	{ cell: "LUT__14248" port: "out" }
	terminal	{ cell: "LUT__14249" port: "in[3]" }
 }
net {
	name: "n8661"
	terminal	{ cell: "LUT__14249" port: "out" }
	terminal	{ cell: "LUT__14250" port: "in[2]" }
 }
net {
	name: "n8662"
	terminal	{ cell: "LUT__14272" port: "out" }
	terminal	{ cell: "LUT__14275" port: "in[1]" }
 }
net {
	name: "n8663"
	terminal	{ cell: "LUT__14273" port: "out" }
	terminal	{ cell: "LUT__14275" port: "in[0]" }
 }
net {
	name: "n8664"
	terminal	{ cell: "LUT__14274" port: "out" }
	terminal	{ cell: "LUT__14275" port: "in[2]" }
	terminal	{ cell: "LUT__14278" port: "in[2]" }
	terminal	{ cell: "LUT__14281" port: "in[2]" }
	terminal	{ cell: "LUT__14284" port: "in[2]" }
	terminal	{ cell: "LUT__14287" port: "in[2]" }
	terminal	{ cell: "LUT__14290" port: "in[2]" }
	terminal	{ cell: "LUT__14293" port: "in[2]" }
	terminal	{ cell: "LUT__14296" port: "in[2]" }
	terminal	{ cell: "LUT__14483" port: "in[2]" }
	terminal	{ cell: "LUT__14486" port: "in[2]" }
	terminal	{ cell: "LUT__14489" port: "in[2]" }
	terminal	{ cell: "LUT__14492" port: "in[2]" }
	terminal	{ cell: "LUT__14495" port: "in[2]" }
	terminal	{ cell: "LUT__14498" port: "in[2]" }
	terminal	{ cell: "LUT__14501" port: "in[2]" }
	terminal	{ cell: "LUT__14504" port: "in[2]" }
	terminal	{ cell: "LUT__14526" port: "in[2]" }
	terminal	{ cell: "LUT__14529" port: "in[2]" }
	terminal	{ cell: "LUT__14532" port: "in[2]" }
	terminal	{ cell: "LUT__14535" port: "in[2]" }
	terminal	{ cell: "LUT__14538" port: "in[2]" }
	terminal	{ cell: "LUT__14541" port: "in[2]" }
	terminal	{ cell: "LUT__14544" port: "in[2]" }
	terminal	{ cell: "LUT__14547" port: "in[2]" }
	terminal	{ cell: "LUT__14550" port: "in[2]" }
	terminal	{ cell: "LUT__14553" port: "in[2]" }
	terminal	{ cell: "LUT__14556" port: "in[2]" }
	terminal	{ cell: "LUT__14559" port: "in[2]" }
	terminal	{ cell: "LUT__14562" port: "in[2]" }
	terminal	{ cell: "LUT__14565" port: "in[2]" }
	terminal	{ cell: "LUT__14568" port: "in[2]" }
	terminal	{ cell: "LUT__14571" port: "in[2]" }
	terminal	{ cell: "LUT__14574" port: "in[2]" }
	terminal	{ cell: "LUT__14577" port: "in[2]" }
	terminal	{ cell: "LUT__14580" port: "in[2]" }
	terminal	{ cell: "LUT__14583" port: "in[2]" }
	terminal	{ cell: "LUT__14586" port: "in[2]" }
	terminal	{ cell: "LUT__14589" port: "in[2]" }
	terminal	{ cell: "LUT__14592" port: "in[2]" }
	terminal	{ cell: "LUT__14595" port: "in[2]" }
 }
net {
	name: "n8665"
	terminal	{ cell: "LUT__14276" port: "out" }
	terminal	{ cell: "LUT__14278" port: "in[1]" }
 }
net {
	name: "n8666"
	terminal	{ cell: "LUT__14277" port: "out" }
	terminal	{ cell: "LUT__14278" port: "in[0]" }
 }
net {
	name: "n8667"
	terminal	{ cell: "LUT__14279" port: "out" }
	terminal	{ cell: "LUT__14281" port: "in[1]" }
 }
net {
	name: "n8668"
	terminal	{ cell: "LUT__14280" port: "out" }
	terminal	{ cell: "LUT__14281" port: "in[0]" }
 }
net {
	name: "n8669"
	terminal	{ cell: "LUT__14282" port: "out" }
	terminal	{ cell: "LUT__14284" port: "in[1]" }
 }
net {
	name: "n8670"
	terminal	{ cell: "LUT__14283" port: "out" }
	terminal	{ cell: "LUT__14284" port: "in[0]" }
 }
net {
	name: "n8671"
	terminal	{ cell: "LUT__14285" port: "out" }
	terminal	{ cell: "LUT__14287" port: "in[1]" }
 }
net {
	name: "n8672"
	terminal	{ cell: "LUT__14286" port: "out" }
	terminal	{ cell: "LUT__14287" port: "in[0]" }
 }
net {
	name: "n8673"
	terminal	{ cell: "LUT__14288" port: "out" }
	terminal	{ cell: "LUT__14290" port: "in[1]" }
 }
net {
	name: "n8674"
	terminal	{ cell: "LUT__14289" port: "out" }
	terminal	{ cell: "LUT__14290" port: "in[0]" }
 }
net {
	name: "n8675"
	terminal	{ cell: "LUT__14291" port: "out" }
	terminal	{ cell: "LUT__14293" port: "in[1]" }
 }
net {
	name: "n8676"
	terminal	{ cell: "LUT__14292" port: "out" }
	terminal	{ cell: "LUT__14293" port: "in[0]" }
 }
net {
	name: "n8677"
	terminal	{ cell: "LUT__14294" port: "out" }
	terminal	{ cell: "LUT__14296" port: "in[1]" }
 }
net {
	name: "n8678"
	terminal	{ cell: "LUT__14295" port: "out" }
	terminal	{ cell: "LUT__14296" port: "in[0]" }
 }
net {
	name: "n8679"
	terminal	{ cell: "LUT__14338" port: "out" }
	terminal	{ cell: "LUT__14343" port: "in[1]" }
 }
net {
	name: "n8680"
	terminal	{ cell: "LUT__14339" port: "out" }
	terminal	{ cell: "LUT__14340" port: "in[1]" }
 }
net {
	name: "n8681"
	terminal	{ cell: "LUT__14340" port: "out" }
	terminal	{ cell: "LUT__14343" port: "in[0]" }
	terminal	{ cell: "LUT__14981" port: "in[2]" }
 }
net {
	name: "n8682"
	terminal	{ cell: "LUT__14341" port: "out" }
	terminal	{ cell: "LUT__14342" port: "in[3]" }
	terminal	{ cell: "LUT__14988" port: "in[2]" }
 }
net {
	name: "n8683"
	terminal	{ cell: "LUT__14342" port: "out" }
	terminal	{ cell: "LUT__14343" port: "in[3]" }
	terminal	{ cell: "LUT__14981" port: "in[1]" }
 }
net {
	name: "n8684"
	terminal	{ cell: "LUT__14344" port: "out" }
	terminal	{ cell: "LUT__14346" port: "in[1]" }
	terminal	{ cell: "LUT__14349" port: "in[2]" }
 }
net {
	name: "n8685"
	terminal	{ cell: "LUT__14345" port: "out" }
	terminal	{ cell: "LUT__14346" port: "in[0]" }
 }
net {
	name: "n8686"
	terminal	{ cell: "LUT__14346" port: "out" }
	terminal	{ cell: "LUT__14350" port: "in[0]" }
	terminal	{ cell: "LUT__14357" port: "in[2]" }
	terminal	{ cell: "LUT__14358" port: "in[3]" }
	terminal	{ cell: "LUT__14360" port: "in[2]" }
	terminal	{ cell: "LUT__14362" port: "in[3]" }
	terminal	{ cell: "LUT__14364" port: "in[2]" }
	terminal	{ cell: "LUT__14366" port: "in[3]" }
	terminal	{ cell: "LUT__14368" port: "in[3]" }
	terminal	{ cell: "LUT__14370" port: "in[2]" }
	terminal	{ cell: "LUT__14372" port: "in[3]" }
	terminal	{ cell: "LUT__14374" port: "in[2]" }
	terminal	{ cell: "LUT__14376" port: "in[2]" }
	terminal	{ cell: "LUT__14378" port: "in[3]" }
	terminal	{ cell: "LUT__14380" port: "in[2]" }
	terminal	{ cell: "LUT__14382" port: "in[3]" }
	terminal	{ cell: "LUT__14384" port: "in[3]" }
	terminal	{ cell: "LUT__14386" port: "in[2]" }
	terminal	{ cell: "LUT__14388" port: "in[3]" }
	terminal	{ cell: "LUT__14390" port: "in[2]" }
	terminal	{ cell: "LUT__14392" port: "in[3]" }
	terminal	{ cell: "LUT__14394" port: "in[2]" }
	terminal	{ cell: "LUT__14396" port: "in[3]" }
	terminal	{ cell: "LUT__14398" port: "in[2]" }
	terminal	{ cell: "LUT__14400" port: "in[3]" }
	terminal	{ cell: "LUT__14402" port: "in[2]" }
	terminal	{ cell: "LUT__14404" port: "in[3]" }
	terminal	{ cell: "LUT__14406" port: "in[2]" }
	terminal	{ cell: "LUT__14408" port: "in[3]" }
	terminal	{ cell: "LUT__14410" port: "in[2]" }
	terminal	{ cell: "LUT__14412" port: "in[3]" }
	terminal	{ cell: "LUT__14414" port: "in[2]" }
 }
net {
	name: "n8687"
	terminal	{ cell: "LUT__14347" port: "out" }
	terminal	{ cell: "LUT__14350" port: "in[1]" }
	terminal	{ cell: "LUT__14358" port: "in[0]" }
	terminal	{ cell: "LUT__14361" port: "in[1]" }
	terminal	{ cell: "LUT__14365" port: "in[1]" }
	terminal	{ cell: "LUT__14369" port: "in[1]" }
	terminal	{ cell: "LUT__14373" port: "in[1]" }
	terminal	{ cell: "LUT__14377" port: "in[1]" }
	terminal	{ cell: "LUT__14381" port: "in[1]" }
	terminal	{ cell: "LUT__14385" port: "in[1]" }
	terminal	{ cell: "LUT__14389" port: "in[1]" }
	terminal	{ cell: "LUT__14393" port: "in[1]" }
	terminal	{ cell: "LUT__14397" port: "in[1]" }
	terminal	{ cell: "LUT__14401" port: "in[1]" }
	terminal	{ cell: "LUT__14405" port: "in[1]" }
	terminal	{ cell: "LUT__14409" port: "in[1]" }
	terminal	{ cell: "LUT__14413" port: "in[1]" }
 }
net {
	name: "n8688"
	terminal	{ cell: "LUT__14348" port: "out" }
	terminal	{ cell: "LUT__14349" port: "in[1]" }
 }
net {
	name: "n8689"
	terminal	{ cell: "LUT__14349" port: "out" }
	terminal	{ cell: "LUT__14350" port: "in[2]" }
	terminal	{ cell: "LUT__14357" port: "in[3]" }
	terminal	{ cell: "LUT__14358" port: "in[2]" }
	terminal	{ cell: "LUT__14360" port: "in[3]" }
	terminal	{ cell: "LUT__14362" port: "in[2]" }
	terminal	{ cell: "LUT__14364" port: "in[3]" }
	terminal	{ cell: "LUT__14366" port: "in[2]" }
	terminal	{ cell: "LUT__14370" port: "in[3]" }
	terminal	{ cell: "LUT__14374" port: "in[3]" }
	terminal	{ cell: "LUT__14376" port: "in[3]" }
	terminal	{ cell: "LUT__14378" port: "in[2]" }
	terminal	{ cell: "LUT__14380" port: "in[3]" }
	terminal	{ cell: "LUT__14382" port: "in[2]" }
	terminal	{ cell: "LUT__14386" port: "in[3]" }
	terminal	{ cell: "LUT__14390" port: "in[3]" }
	terminal	{ cell: "LUT__14394" port: "in[3]" }
	terminal	{ cell: "LUT__14398" port: "in[3]" }
	terminal	{ cell: "LUT__14402" port: "in[3]" }
	terminal	{ cell: "LUT__14406" port: "in[3]" }
	terminal	{ cell: "LUT__14410" port: "in[3]" }
	terminal	{ cell: "LUT__14414" port: "in[3]" }
 }
net {
	name: "n8690"
	terminal	{ cell: "LUT__14350" port: "out" }
	terminal	{ cell: "LUT__14351" port: "in[0]" }
 }
net {
	name: "n8691"
	terminal	{ cell: "LUT__14352" port: "out" }
	terminal	{ cell: "LUT__14353" port: "in[2]" }
 }
net {
	name: "n8692"
	terminal	{ cell: "LUT__14353" port: "out" }
	terminal	{ cell: "LUT__14356" port: "in[2]" }
 }
net {
	name: "n8693"
	terminal	{ cell: "LUT__14354" port: "out" }
	terminal	{ cell: "LUT__14355" port: "in[3]" }
 }
net {
	name: "n8694"
	terminal	{ cell: "LUT__14355" port: "out" }
	terminal	{ cell: "LUT__14356" port: "in[3]" }
 }
net {
	name: "n8695"
	terminal	{ cell: "LUT__14357" port: "out" }
	terminal	{ cell: "LUT__14359" port: "in[1]" }
 }
net {
	name: "n8696"
	terminal	{ cell: "LUT__14358" port: "out" }
	terminal	{ cell: "LUT__14359" port: "in[0]" }
 }
net {
	name: "n8697"
	terminal	{ cell: "LUT__14360" port: "out" }
	terminal	{ cell: "LUT__14363" port: "in[1]" }
 }
net {
	name: "n8698"
	terminal	{ cell: "LUT__14361" port: "out" }
	terminal	{ cell: "LUT__14362" port: "in[0]" }
 }
net {
	name: "n8699"
	terminal	{ cell: "LUT__14362" port: "out" }
	terminal	{ cell: "LUT__14363" port: "in[0]" }
 }
net {
	name: "n8700"
	terminal	{ cell: "LUT__14364" port: "out" }
	terminal	{ cell: "LUT__14367" port: "in[1]" }
 }
net {
	name: "n8701"
	terminal	{ cell: "LUT__14365" port: "out" }
	terminal	{ cell: "LUT__14366" port: "in[0]" }
 }
net {
	name: "n8702"
	terminal	{ cell: "LUT__14366" port: "out" }
	terminal	{ cell: "LUT__14367" port: "in[0]" }
 }
net {
	name: "n8703"
	terminal	{ cell: "LUT__14368" port: "out" }
	terminal	{ cell: "LUT__14371" port: "in[1]" }
 }
net {
	name: "n8704"
	terminal	{ cell: "LUT__14369" port: "out" }
	terminal	{ cell: "LUT__14370" port: "in[0]" }
 }
net {
	name: "n8705"
	terminal	{ cell: "LUT__14370" port: "out" }
	terminal	{ cell: "LUT__14371" port: "in[0]" }
 }
net {
	name: "n8706"
	terminal	{ cell: "LUT__14372" port: "out" }
	terminal	{ cell: "LUT__14375" port: "in[1]" }
 }
net {
	name: "n8707"
	terminal	{ cell: "LUT__14373" port: "out" }
	terminal	{ cell: "LUT__14374" port: "in[0]" }
 }
net {
	name: "n8708"
	terminal	{ cell: "LUT__14374" port: "out" }
	terminal	{ cell: "LUT__14375" port: "in[0]" }
 }
net {
	name: "n8709"
	terminal	{ cell: "LUT__14376" port: "out" }
	terminal	{ cell: "LUT__14379" port: "in[1]" }
 }
net {
	name: "n8710"
	terminal	{ cell: "LUT__14377" port: "out" }
	terminal	{ cell: "LUT__14378" port: "in[0]" }
 }
net {
	name: "n8711"
	terminal	{ cell: "LUT__14378" port: "out" }
	terminal	{ cell: "LUT__14379" port: "in[0]" }
 }
net {
	name: "n8712"
	terminal	{ cell: "LUT__14380" port: "out" }
	terminal	{ cell: "LUT__14383" port: "in[1]" }
 }
net {
	name: "n8713"
	terminal	{ cell: "LUT__14381" port: "out" }
	terminal	{ cell: "LUT__14382" port: "in[0]" }
 }
net {
	name: "n8714"
	terminal	{ cell: "LUT__14382" port: "out" }
	terminal	{ cell: "LUT__14383" port: "in[0]" }
 }
net {
	name: "n8715"
	terminal	{ cell: "LUT__14384" port: "out" }
	terminal	{ cell: "LUT__14387" port: "in[1]" }
 }
net {
	name: "n8716"
	terminal	{ cell: "LUT__14385" port: "out" }
	terminal	{ cell: "LUT__14386" port: "in[0]" }
 }
net {
	name: "n8717"
	terminal	{ cell: "LUT__14386" port: "out" }
	terminal	{ cell: "LUT__14387" port: "in[0]" }
 }
net {
	name: "n8718"
	terminal	{ cell: "LUT__14388" port: "out" }
	terminal	{ cell: "LUT__14391" port: "in[1]" }
 }
net {
	name: "n8719"
	terminal	{ cell: "LUT__14389" port: "out" }
	terminal	{ cell: "LUT__14390" port: "in[0]" }
 }
net {
	name: "n8720"
	terminal	{ cell: "LUT__14390" port: "out" }
	terminal	{ cell: "LUT__14391" port: "in[0]" }
 }
net {
	name: "n8721"
	terminal	{ cell: "LUT__14392" port: "out" }
	terminal	{ cell: "LUT__14395" port: "in[1]" }
 }
net {
	name: "n8722"
	terminal	{ cell: "LUT__14393" port: "out" }
	terminal	{ cell: "LUT__14394" port: "in[0]" }
 }
net {
	name: "n8723"
	terminal	{ cell: "LUT__14394" port: "out" }
	terminal	{ cell: "LUT__14395" port: "in[0]" }
 }
net {
	name: "n8724"
	terminal	{ cell: "LUT__14396" port: "out" }
	terminal	{ cell: "LUT__14399" port: "in[1]" }
 }
net {
	name: "n8725"
	terminal	{ cell: "LUT__14397" port: "out" }
	terminal	{ cell: "LUT__14398" port: "in[0]" }
 }
net {
	name: "n8726"
	terminal	{ cell: "LUT__14398" port: "out" }
	terminal	{ cell: "LUT__14399" port: "in[0]" }
 }
net {
	name: "n8727"
	terminal	{ cell: "LUT__14400" port: "out" }
	terminal	{ cell: "LUT__14403" port: "in[1]" }
 }
net {
	name: "n8728"
	terminal	{ cell: "LUT__14401" port: "out" }
	terminal	{ cell: "LUT__14402" port: "in[0]" }
 }
net {
	name: "n8729"
	terminal	{ cell: "LUT__14402" port: "out" }
	terminal	{ cell: "LUT__14403" port: "in[0]" }
 }
net {
	name: "n8730"
	terminal	{ cell: "LUT__14404" port: "out" }
	terminal	{ cell: "LUT__14407" port: "in[1]" }
 }
net {
	name: "n8731"
	terminal	{ cell: "LUT__14405" port: "out" }
	terminal	{ cell: "LUT__14406" port: "in[0]" }
 }
net {
	name: "n8732"
	terminal	{ cell: "LUT__14406" port: "out" }
	terminal	{ cell: "LUT__14407" port: "in[0]" }
 }
net {
	name: "n8733"
	terminal	{ cell: "LUT__14408" port: "out" }
	terminal	{ cell: "LUT__14411" port: "in[1]" }
 }
net {
	name: "n8734"
	terminal	{ cell: "LUT__14409" port: "out" }
	terminal	{ cell: "LUT__14410" port: "in[0]" }
 }
net {
	name: "n8735"
	terminal	{ cell: "LUT__14410" port: "out" }
	terminal	{ cell: "LUT__14411" port: "in[0]" }
 }
net {
	name: "n8736"
	terminal	{ cell: "LUT__14412" port: "out" }
	terminal	{ cell: "LUT__14415" port: "in[1]" }
 }
net {
	name: "n8737"
	terminal	{ cell: "LUT__14413" port: "out" }
	terminal	{ cell: "LUT__14414" port: "in[0]" }
 }
net {
	name: "n8738"
	terminal	{ cell: "LUT__14414" port: "out" }
	terminal	{ cell: "LUT__14415" port: "in[0]" }
 }
net {
	name: "n8739"
	terminal	{ cell: "LUT__14416" port: "out" }
	terminal	{ cell: "LUT__14417" port: "in[0]" }
 }
net {
	name: "n8740"
	terminal	{ cell: "LUT__14418" port: "out" }
	terminal	{ cell: "LUT__14427" port: "in[0]" }
	terminal	{ cell: "LUT__14438" port: "in[0]" }
	terminal	{ cell: "LUT__14451" port: "in[1]" }
	terminal	{ cell: "LUT__14458" port: "in[1]" }
	terminal	{ cell: "LUT__14468" port: "in[3]" }
 }
net {
	name: "n8741"
	terminal	{ cell: "LUT__14419" port: "out" }
	terminal	{ cell: "LUT__14427" port: "in[1]" }
	terminal	{ cell: "LUT__14465" port: "in[3]" }
 }
net {
	name: "n8742"
	terminal	{ cell: "LUT__14420" port: "out" }
	terminal	{ cell: "LUT__14421" port: "in[0]" }
	terminal	{ cell: "LUT__14448" port: "in[1]" }
	terminal	{ cell: "LUT__14454" port: "in[1]" }
	terminal	{ cell: "LUT__14466" port: "in[1]" }
 }
net {
	name: "n8743"
	terminal	{ cell: "LUT__14421" port: "out" }
	terminal	{ cell: "LUT__14427" port: "in[2]" }
	terminal	{ cell: "LUT__14467" port: "in[1]" }
 }
net {
	name: "n8744"
	terminal	{ cell: "LUT__14422" port: "out" }
	terminal	{ cell: "LUT__14426" port: "in[0]" }
	terminal	{ cell: "LUT__14432" port: "in[0]" }
	terminal	{ cell: "LUT__14471" port: "in[3]" }
 }
net {
	name: "n8745"
	terminal	{ cell: "LUT__14423" port: "out" }
	terminal	{ cell: "LUT__14426" port: "in[1]" }
	terminal	{ cell: "LUT__14434" port: "in[0]" }
	terminal	{ cell: "LUT__14450" port: "in[0]" }
	terminal	{ cell: "LUT__14459" port: "in[2]" }
	terminal	{ cell: "LUT__14464" port: "in[1]" }
 }
net {
	name: "n8746"
	terminal	{ cell: "LUT__14424" port: "out" }
	terminal	{ cell: "LUT__14426" port: "in[2]" }
	terminal	{ cell: "LUT__14439" port: "in[3]" }
	terminal	{ cell: "LUT__14457" port: "in[1]" }
	terminal	{ cell: "LUT__14458" port: "in[0]" }
	terminal	{ cell: "LUT__14465" port: "in[2]" }
 }
net {
	name: "n8747"
	terminal	{ cell: "LUT__14425" port: "out" }
	terminal	{ cell: "LUT__14426" port: "in[3]" }
	terminal	{ cell: "LUT__14445" port: "in[1]" }
	terminal	{ cell: "LUT__14460" port: "in[2]" }
 }
net {
	name: "n8748"
	terminal	{ cell: "LUT__14426" port: "out" }
	terminal	{ cell: "LUT__14427" port: "in[3]" }
 }
net {
	name: "n8749"
	terminal	{ cell: "LUT__14427" port: "out" }
	terminal	{ cell: "LUT__14441" port: "in[1]" }
	terminal	{ cell: "LUT__14473" port: "in[2]" }
 }
net {
	name: "n8750"
	terminal	{ cell: "LUT__14428" port: "out" }
	terminal	{ cell: "LUT__14441" port: "in[0]" }
	terminal	{ cell: "LUT__14451" port: "in[3]" }
 }
net {
	name: "n8751"
	terminal	{ cell: "LUT__14429" port: "out" }
	terminal	{ cell: "LUT__14431" port: "in[2]" }
	terminal	{ cell: "LUT__14433" port: "in[1]" }
	terminal	{ cell: "LUT__14439" port: "in[2]" }
	terminal	{ cell: "LUT__14508" port: "in[1]" }
 }
net {
	name: "n8752"
	terminal	{ cell: "LUT__14430" port: "out" }
	terminal	{ cell: "LUT__14431" port: "in[3]" }
	terminal	{ cell: "LUT__14435" port: "in[1]" }
	terminal	{ cell: "LUT__14511" port: "in[1]" }
 }
net {
	name: "n8753"
	terminal	{ cell: "LUT__14431" port: "out" }
	terminal	{ cell: "LUT__14432" port: "in[3]" }
	terminal	{ cell: "LUT__14512" port: "in[1]" }
	terminal	{ cell: "LUT__14513" port: "in[1]" }
 }
net {
	name: "n8754"
	terminal	{ cell: "LUT__14432" port: "out" }
	terminal	{ cell: "LUT__14440" port: "in[0]" }
 }
net {
	name: "n8755"
	terminal	{ cell: "LUT__14433" port: "out" }
	terminal	{ cell: "LUT__14434" port: "in[3]" }
	terminal	{ cell: "LUT__14435" port: "in[0]" }
	terminal	{ cell: "LUT__14509" port: "in[1]" }
	terminal	{ cell: "LUT__14510" port: "in[1]" }
	terminal	{ cell: "LUT__14511" port: "in[0]" }
 }
net {
	name: "n8756"
	terminal	{ cell: "LUT__14434" port: "out" }
	terminal	{ cell: "LUT__14440" port: "in[1]" }
 }
net {
	name: "n8757"
	terminal	{ cell: "LUT__14435" port: "out" }
	terminal	{ cell: "LUT__14440" port: "in[2]" }
 }
net {
	name: "n8758"
	terminal	{ cell: "LUT__14436" port: "out" }
	terminal	{ cell: "LUT__14439" port: "in[0]" }
	terminal	{ cell: "LUT__14468" port: "in[2]" }
 }
net {
	name: "n8759"
	terminal	{ cell: "LUT__14437" port: "out" }
	terminal	{ cell: "LUT__14438" port: "in[3]" }
	terminal	{ cell: "LUT__14506" port: "in[1]" }
	terminal	{ cell: "LUT__14507" port: "in[1]" }
 }
net {
	name: "n8760"
	terminal	{ cell: "LUT__14438" port: "out" }
	terminal	{ cell: "LUT__14439" port: "in[1]" }
 }
net {
	name: "n8761"
	terminal	{ cell: "LUT__14439" port: "out" }
	terminal	{ cell: "LUT__14440" port: "in[3]" }
 }
net {
	name: "n8762"
	terminal	{ cell: "LUT__14440" port: "out" }
	terminal	{ cell: "LUT__14441" port: "in[2]" }
 }
net {
	name: "n8763"
	terminal	{ cell: "LUT__14443" port: "out" }
	terminal	{ cell: "LUT__14473" port: "in[0]" }
 }
net {
	name: "n8764"
	terminal	{ cell: "LUT__14444" port: "out" }
	terminal	{ cell: "LUT__14445" port: "in[3]" }
	terminal	{ cell: "LUT__14465" port: "in[0]" }
	terminal	{ cell: "LUT__14518" port: "in[0]" }
 }
net {
	name: "n8765"
	terminal	{ cell: "LUT__14445" port: "out" }
	terminal	{ cell: "LUT__14452" port: "in[0]" }
 }
net {
	name: "n8766"
	terminal	{ cell: "LUT__14446" port: "out" }
	terminal	{ cell: "LUT__14447" port: "in[2]" }
	terminal	{ cell: "LUT__14449" port: "in[1]" }
	terminal	{ cell: "LUT__14453" port: "in[3]" }
	terminal	{ cell: "LUT__14460" port: "in[1]" }
	terminal	{ cell: "LUT__14463" port: "in[1]" }
	terminal	{ cell: "LUT__14519" port: "in[0]" }
 }
net {
	name: "n8767"
	terminal	{ cell: "LUT__14447" port: "out" }
	terminal	{ cell: "LUT__14448" port: "in[3]" }
	terminal	{ cell: "LUT__14467" port: "in[3]" }
	terminal	{ cell: "LUT__14470" port: "in[1]" }
	terminal	{ cell: "LUT__14521" port: "in[0]" }
 }
net {
	name: "n8768"
	terminal	{ cell: "LUT__14448" port: "out" }
	terminal	{ cell: "LUT__14452" port: "in[1]" }
 }
net {
	name: "n8769"
	terminal	{ cell: "LUT__14449" port: "out" }
	terminal	{ cell: "LUT__14450" port: "in[1]" }
	terminal	{ cell: "LUT__14459" port: "in[0]" }
	terminal	{ cell: "LUT__14520" port: "in[0]" }
 }
net {
	name: "n8770"
	terminal	{ cell: "LUT__14450" port: "out" }
	terminal	{ cell: "LUT__14452" port: "in[2]" }
 }
net {
	name: "n8771"
	terminal	{ cell: "LUT__14451" port: "out" }
	terminal	{ cell: "LUT__14452" port: "in[3]" }
 }
net {
	name: "n8772"
	terminal	{ cell: "LUT__14452" port: "out" }
	terminal	{ cell: "LUT__14472" port: "in[2]" }
 }
net {
	name: "n8773"
	terminal	{ cell: "LUT__14453" port: "out" }
	terminal	{ cell: "LUT__14454" port: "in[3]" }
 }
net {
	name: "n8774"
	terminal	{ cell: "LUT__14454" port: "out" }
	terminal	{ cell: "LUT__14461" port: "in[0]" }
 }
net {
	name: "n8775"
	terminal	{ cell: "LUT__14455" port: "out" }
	terminal	{ cell: "LUT__14458" port: "in[2]" }
 }
net {
	name: "n8776"
	terminal	{ cell: "LUT__14456" port: "out" }
	terminal	{ cell: "LUT__14457" port: "in[3]" }
 }
net {
	name: "n8777"
	terminal	{ cell: "LUT__14457" port: "out" }
	terminal	{ cell: "LUT__14458" port: "in[3]" }
 }
net {
	name: "n8778"
	terminal	{ cell: "LUT__14458" port: "out" }
	terminal	{ cell: "LUT__14461" port: "in[1]" }
 }
net {
	name: "n8779"
	terminal	{ cell: "LUT__14459" port: "out" }
	terminal	{ cell: "LUT__14461" port: "in[2]" }
 }
net {
	name: "n8780"
	terminal	{ cell: "LUT__14460" port: "out" }
	terminal	{ cell: "LUT__14461" port: "in[3]" }
 }
net {
	name: "n8781"
	terminal	{ cell: "LUT__14461" port: "out" }
	terminal	{ cell: "LUT__14472" port: "in[0]" }
 }
net {
	name: "n8782"
	terminal	{ cell: "LUT__14462" port: "out" }
	terminal	{ cell: "LUT__14463" port: "in[0]" }
	terminal	{ cell: "LUT__14465" port: "in[1]" }
	terminal	{ cell: "LUT__14467" port: "in[2]" }
	terminal	{ cell: "LUT__14468" port: "in[0]" }
 }
net {
	name: "n8783"
	terminal	{ cell: "LUT__14463" port: "out" }
	terminal	{ cell: "LUT__14464" port: "in[3]" }
 }
net {
	name: "n8784"
	terminal	{ cell: "LUT__14464" port: "out" }
	terminal	{ cell: "LUT__14469" port: "in[0]" }
 }
net {
	name: "n8785"
	terminal	{ cell: "LUT__14465" port: "out" }
	terminal	{ cell: "LUT__14469" port: "in[1]" }
 }
net {
	name: "n8786"
	terminal	{ cell: "LUT__14466" port: "out" }
	terminal	{ cell: "LUT__14467" port: "in[0]" }
 }
net {
	name: "n8787"
	terminal	{ cell: "LUT__14467" port: "out" }
	terminal	{ cell: "LUT__14469" port: "in[2]" }
 }
net {
	name: "n8788"
	terminal	{ cell: "LUT__14468" port: "out" }
	terminal	{ cell: "LUT__14469" port: "in[3]" }
 }
net {
	name: "n8789"
	terminal	{ cell: "LUT__14469" port: "out" }
	terminal	{ cell: "LUT__14472" port: "in[1]" }
 }
net {
	name: "n8790"
	terminal	{ cell: "LUT__14470" port: "out" }
	terminal	{ cell: "LUT__14471" port: "in[2]" }
	terminal	{ cell: "LUT__14522" port: "in[0]" }
	terminal	{ cell: "LUT__14523" port: "in[1]" }
 }
net {
	name: "n8791"
	terminal	{ cell: "LUT__14471" port: "out" }
	terminal	{ cell: "LUT__14472" port: "in[3]" }
 }
net {
	name: "n8792"
	terminal	{ cell: "LUT__14472" port: "out" }
	terminal	{ cell: "LUT__14473" port: "in[3]" }
 }
net {
	name: "n8793"
	terminal	{ cell: "LUT__14474" port: "out" }
	terminal	{ cell: "LUT__14480" port: "in[0]" }
 }
net {
	name: "n8794"
	terminal	{ cell: "LUT__14475" port: "out" }
	terminal	{ cell: "LUT__14479" port: "in[0]" }
 }
net {
	name: "n8795"
	terminal	{ cell: "LUT__14476" port: "out" }
	terminal	{ cell: "LUT__14479" port: "in[1]" }
 }
net {
	name: "n8796"
	terminal	{ cell: "LUT__14477" port: "out" }
	terminal	{ cell: "LUT__14479" port: "in[2]" }
 }
net {
	name: "n8797"
	terminal	{ cell: "LUT__14478" port: "out" }
	terminal	{ cell: "LUT__14479" port: "in[3]" }
 }
net {
	name: "n8798"
	terminal	{ cell: "LUT__14479" port: "out" }
	terminal	{ cell: "LUT__14480" port: "in[1]" }
 }
net {
	name: "n8799"
	terminal	{ cell: "LUT__14481" port: "out" }
	terminal	{ cell: "LUT__14483" port: "in[1]" }
 }
net {
	name: "n8800"
	terminal	{ cell: "LUT__14482" port: "out" }
	terminal	{ cell: "LUT__14483" port: "in[0]" }
 }
net {
	name: "n8801"
	terminal	{ cell: "LUT__14484" port: "out" }
	terminal	{ cell: "LUT__14486" port: "in[1]" }
 }
net {
	name: "n8802"
	terminal	{ cell: "LUT__14485" port: "out" }
	terminal	{ cell: "LUT__14486" port: "in[0]" }
 }
net {
	name: "n8803"
	terminal	{ cell: "LUT__14487" port: "out" }
	terminal	{ cell: "LUT__14489" port: "in[1]" }
 }
net {
	name: "n8804"
	terminal	{ cell: "LUT__14488" port: "out" }
	terminal	{ cell: "LUT__14489" port: "in[0]" }
 }
net {
	name: "n8805"
	terminal	{ cell: "LUT__14490" port: "out" }
	terminal	{ cell: "LUT__14492" port: "in[1]" }
 }
net {
	name: "n8806"
	terminal	{ cell: "LUT__14491" port: "out" }
	terminal	{ cell: "LUT__14492" port: "in[0]" }
 }
net {
	name: "n8807"
	terminal	{ cell: "LUT__14493" port: "out" }
	terminal	{ cell: "LUT__14495" port: "in[1]" }
 }
net {
	name: "n8808"
	terminal	{ cell: "LUT__14494" port: "out" }
	terminal	{ cell: "LUT__14495" port: "in[0]" }
 }
net {
	name: "n8809"
	terminal	{ cell: "LUT__14496" port: "out" }
	terminal	{ cell: "LUT__14498" port: "in[1]" }
 }
net {
	name: "n8810"
	terminal	{ cell: "LUT__14497" port: "out" }
	terminal	{ cell: "LUT__14498" port: "in[0]" }
 }
net {
	name: "n8811"
	terminal	{ cell: "LUT__14499" port: "out" }
	terminal	{ cell: "LUT__14501" port: "in[1]" }
 }
net {
	name: "n8812"
	terminal	{ cell: "LUT__14500" port: "out" }
	terminal	{ cell: "LUT__14501" port: "in[0]" }
 }
net {
	name: "n8813"
	terminal	{ cell: "LUT__14502" port: "out" }
	terminal	{ cell: "LUT__14504" port: "in[1]" }
 }
net {
	name: "n8814"
	terminal	{ cell: "LUT__14503" port: "out" }
	terminal	{ cell: "LUT__14504" port: "in[0]" }
 }
net {
	name: "n8815"
	terminal	{ cell: "LUT__14515" port: "out" }
	terminal	{ cell: "LUT__14516" port: "in[1]" }
	terminal	{ cell: "LUT__14517" port: "in[1]" }
	terminal	{ cell: "LUT__14518" port: "in[1]" }
	terminal	{ cell: "LUT__14519" port: "in[1]" }
	terminal	{ cell: "LUT__14520" port: "in[1]" }
	terminal	{ cell: "LUT__14521" port: "in[1]" }
	terminal	{ cell: "LUT__14522" port: "in[1]" }
	terminal	{ cell: "LUT__14523" port: "in[2]" }
 }
net {
	name: "n8816"
	terminal	{ cell: "LUT__14524" port: "out" }
	terminal	{ cell: "LUT__14526" port: "in[1]" }
 }
net {
	name: "n8817"
	terminal	{ cell: "LUT__14525" port: "out" }
	terminal	{ cell: "LUT__14526" port: "in[0]" }
 }
net {
	name: "n8818"
	terminal	{ cell: "LUT__14527" port: "out" }
	terminal	{ cell: "LUT__14529" port: "in[1]" }
 }
net {
	name: "n8819"
	terminal	{ cell: "LUT__14528" port: "out" }
	terminal	{ cell: "LUT__14529" port: "in[0]" }
 }
net {
	name: "n8820"
	terminal	{ cell: "LUT__14530" port: "out" }
	terminal	{ cell: "LUT__14532" port: "in[1]" }
 }
net {
	name: "n8821"
	terminal	{ cell: "LUT__14531" port: "out" }
	terminal	{ cell: "LUT__14532" port: "in[0]" }
 }
net {
	name: "n8822"
	terminal	{ cell: "LUT__14533" port: "out" }
	terminal	{ cell: "LUT__14535" port: "in[1]" }
 }
net {
	name: "n8823"
	terminal	{ cell: "LUT__14534" port: "out" }
	terminal	{ cell: "LUT__14535" port: "in[0]" }
 }
net {
	name: "n8824"
	terminal	{ cell: "LUT__14536" port: "out" }
	terminal	{ cell: "LUT__14538" port: "in[1]" }
 }
net {
	name: "n8825"
	terminal	{ cell: "LUT__14537" port: "out" }
	terminal	{ cell: "LUT__14538" port: "in[0]" }
 }
net {
	name: "n8826"
	terminal	{ cell: "LUT__14539" port: "out" }
	terminal	{ cell: "LUT__14541" port: "in[1]" }
 }
net {
	name: "n8827"
	terminal	{ cell: "LUT__14540" port: "out" }
	terminal	{ cell: "LUT__14541" port: "in[0]" }
 }
net {
	name: "n8828"
	terminal	{ cell: "LUT__14542" port: "out" }
	terminal	{ cell: "LUT__14544" port: "in[1]" }
 }
net {
	name: "n8829"
	terminal	{ cell: "LUT__14543" port: "out" }
	terminal	{ cell: "LUT__14544" port: "in[0]" }
 }
net {
	name: "n8830"
	terminal	{ cell: "LUT__14545" port: "out" }
	terminal	{ cell: "LUT__14547" port: "in[1]" }
 }
net {
	name: "n8831"
	terminal	{ cell: "LUT__14546" port: "out" }
	terminal	{ cell: "LUT__14547" port: "in[0]" }
 }
net {
	name: "n8832"
	terminal	{ cell: "LUT__14548" port: "out" }
	terminal	{ cell: "LUT__14550" port: "in[1]" }
 }
net {
	name: "n8833"
	terminal	{ cell: "LUT__14549" port: "out" }
	terminal	{ cell: "LUT__14550" port: "in[0]" }
 }
net {
	name: "n8834"
	terminal	{ cell: "LUT__14551" port: "out" }
	terminal	{ cell: "LUT__14553" port: "in[1]" }
 }
net {
	name: "n8835"
	terminal	{ cell: "LUT__14552" port: "out" }
	terminal	{ cell: "LUT__14553" port: "in[0]" }
 }
net {
	name: "n8836"
	terminal	{ cell: "LUT__14554" port: "out" }
	terminal	{ cell: "LUT__14556" port: "in[1]" }
 }
net {
	name: "n8837"
	terminal	{ cell: "LUT__14555" port: "out" }
	terminal	{ cell: "LUT__14556" port: "in[0]" }
 }
net {
	name: "n8838"
	terminal	{ cell: "LUT__14557" port: "out" }
	terminal	{ cell: "LUT__14559" port: "in[1]" }
 }
net {
	name: "n8839"
	terminal	{ cell: "LUT__14558" port: "out" }
	terminal	{ cell: "LUT__14559" port: "in[0]" }
 }
net {
	name: "n8840"
	terminal	{ cell: "LUT__14560" port: "out" }
	terminal	{ cell: "LUT__14562" port: "in[1]" }
 }
net {
	name: "n8841"
	terminal	{ cell: "LUT__14561" port: "out" }
	terminal	{ cell: "LUT__14562" port: "in[0]" }
 }
net {
	name: "n8842"
	terminal	{ cell: "LUT__14563" port: "out" }
	terminal	{ cell: "LUT__14565" port: "in[1]" }
 }
net {
	name: "n8843"
	terminal	{ cell: "LUT__14564" port: "out" }
	terminal	{ cell: "LUT__14565" port: "in[0]" }
 }
net {
	name: "n8844"
	terminal	{ cell: "LUT__14566" port: "out" }
	terminal	{ cell: "LUT__14568" port: "in[1]" }
 }
net {
	name: "n8845"
	terminal	{ cell: "LUT__14567" port: "out" }
	terminal	{ cell: "LUT__14568" port: "in[0]" }
 }
net {
	name: "n8846"
	terminal	{ cell: "LUT__14569" port: "out" }
	terminal	{ cell: "LUT__14571" port: "in[1]" }
 }
net {
	name: "n8847"
	terminal	{ cell: "LUT__14570" port: "out" }
	terminal	{ cell: "LUT__14571" port: "in[0]" }
 }
net {
	name: "n8848"
	terminal	{ cell: "LUT__14572" port: "out" }
	terminal	{ cell: "LUT__14574" port: "in[1]" }
 }
net {
	name: "n8849"
	terminal	{ cell: "LUT__14573" port: "out" }
	terminal	{ cell: "LUT__14574" port: "in[0]" }
 }
net {
	name: "n8850"
	terminal	{ cell: "LUT__14575" port: "out" }
	terminal	{ cell: "LUT__14577" port: "in[1]" }
 }
net {
	name: "n8851"
	terminal	{ cell: "LUT__14576" port: "out" }
	terminal	{ cell: "LUT__14577" port: "in[0]" }
 }
net {
	name: "n8852"
	terminal	{ cell: "LUT__14578" port: "out" }
	terminal	{ cell: "LUT__14580" port: "in[1]" }
 }
net {
	name: "n8853"
	terminal	{ cell: "LUT__14579" port: "out" }
	terminal	{ cell: "LUT__14580" port: "in[0]" }
 }
net {
	name: "n8854"
	terminal	{ cell: "LUT__14581" port: "out" }
	terminal	{ cell: "LUT__14583" port: "in[1]" }
 }
net {
	name: "n8855"
	terminal	{ cell: "LUT__14582" port: "out" }
	terminal	{ cell: "LUT__14583" port: "in[0]" }
 }
net {
	name: "n8856"
	terminal	{ cell: "LUT__14584" port: "out" }
	terminal	{ cell: "LUT__14586" port: "in[1]" }
 }
net {
	name: "n8857"
	terminal	{ cell: "LUT__14585" port: "out" }
	terminal	{ cell: "LUT__14586" port: "in[0]" }
 }
net {
	name: "n8858"
	terminal	{ cell: "LUT__14587" port: "out" }
	terminal	{ cell: "LUT__14589" port: "in[1]" }
 }
net {
	name: "n8859"
	terminal	{ cell: "LUT__14588" port: "out" }
	terminal	{ cell: "LUT__14589" port: "in[0]" }
 }
net {
	name: "n8860"
	terminal	{ cell: "LUT__14590" port: "out" }
	terminal	{ cell: "LUT__14592" port: "in[1]" }
 }
net {
	name: "n8861"
	terminal	{ cell: "LUT__14591" port: "out" }
	terminal	{ cell: "LUT__14592" port: "in[0]" }
 }
net {
	name: "n8862"
	terminal	{ cell: "LUT__14593" port: "out" }
	terminal	{ cell: "LUT__14595" port: "in[1]" }
 }
net {
	name: "n8863"
	terminal	{ cell: "LUT__14594" port: "out" }
	terminal	{ cell: "LUT__14595" port: "in[0]" }
 }
net {
	name: "n8864"
	terminal	{ cell: "LUT__14596" port: "out" }
	terminal	{ cell: "LUT__14597" port: "in[0]" }
 }
net {
	name: "n8865"
	terminal	{ cell: "LUT__14598" port: "out" }
	terminal	{ cell: "LUT__14599" port: "in[0]" }
 }
net {
	name: "n8866"
	terminal	{ cell: "LUT__14600" port: "out" }
	terminal	{ cell: "LUT__14601" port: "in[0]" }
 }
net {
	name: "n8867"
	terminal	{ cell: "LUT__14602" port: "out" }
	terminal	{ cell: "LUT__14603" port: "in[0]" }
 }
net {
	name: "n8868"
	terminal	{ cell: "LUT__14604" port: "out" }
	terminal	{ cell: "LUT__14605" port: "in[0]" }
 }
net {
	name: "n8869"
	terminal	{ cell: "LUT__14606" port: "out" }
	terminal	{ cell: "LUT__14607" port: "in[0]" }
 }
net {
	name: "n8870"
	terminal	{ cell: "LUT__14608" port: "out" }
	terminal	{ cell: "LUT__14609" port: "in[0]" }
 }
net {
	name: "n8871"
	terminal	{ cell: "LUT__14610" port: "out" }
	terminal	{ cell: "LUT__14611" port: "in[0]" }
 }
net {
	name: "n8872"
	terminal	{ cell: "LUT__14612" port: "out" }
	terminal	{ cell: "LUT__14613" port: "in[0]" }
 }
net {
	name: "n8873"
	terminal	{ cell: "LUT__14614" port: "out" }
	terminal	{ cell: "LUT__14615" port: "in[0]" }
 }
net {
	name: "n8874"
	terminal	{ cell: "LUT__14616" port: "out" }
	terminal	{ cell: "LUT__14617" port: "in[0]" }
 }
net {
	name: "n8875"
	terminal	{ cell: "LUT__14618" port: "out" }
	terminal	{ cell: "LUT__14619" port: "in[0]" }
 }
net {
	name: "n8876"
	terminal	{ cell: "LUT__14620" port: "out" }
	terminal	{ cell: "LUT__14621" port: "in[0]" }
 }
net {
	name: "n8877"
	terminal	{ cell: "LUT__14622" port: "out" }
	terminal	{ cell: "LUT__14623" port: "in[0]" }
 }
net {
	name: "n8878"
	terminal	{ cell: "LUT__14624" port: "out" }
	terminal	{ cell: "LUT__14625" port: "in[0]" }
 }
net {
	name: "n8879"
	terminal	{ cell: "LUT__14626" port: "out" }
	terminal	{ cell: "LUT__14627" port: "in[0]" }
 }
net {
	name: "n8880"
	terminal	{ cell: "LUT__14628" port: "out" }
	terminal	{ cell: "LUT__14629" port: "in[1]" }
	terminal	{ cell: "LUT__14630" port: "in[1]" }
	terminal	{ cell: "LUT__14631" port: "in[1]" }
	terminal	{ cell: "LUT__14632" port: "in[1]" }
	terminal	{ cell: "LUT__14633" port: "in[1]" }
	terminal	{ cell: "LUT__14634" port: "in[1]" }
	terminal	{ cell: "LUT__14635" port: "in[1]" }
	terminal	{ cell: "LUT__14636" port: "in[1]" }
 }
net {
	name: "n8881"
	terminal	{ cell: "LUT__14708" port: "out" }
	terminal	{ cell: "LUT__14712" port: "in[0]" }
	terminal	{ cell: "LUT__14719" port: "in[1]" }
 }
net {
	name: "n8882"
	terminal	{ cell: "LUT__14709" port: "out" }
	terminal	{ cell: "LUT__14712" port: "in[1]" }
	terminal	{ cell: "LUT__14720" port: "in[1]" }
 }
net {
	name: "n8883"
	terminal	{ cell: "LUT__14710" port: "out" }
	terminal	{ cell: "LUT__14712" port: "in[2]" }
 }
net {
	name: "n8884"
	terminal	{ cell: "LUT__14711" port: "out" }
	terminal	{ cell: "LUT__14712" port: "in[3]" }
 }
net {
	name: "n8885"
	terminal	{ cell: "LUT__14712" port: "out" }
	terminal	{ cell: "LUT__14716" port: "in[1]" }
	terminal	{ cell: "LUT__14725" port: "in[0]" }
 }
net {
	name: "n8886"
	terminal	{ cell: "LUT__14713" port: "out" }
	terminal	{ cell: "LUT__14716" port: "in[0]" }
	terminal	{ cell: "LUT__14723" port: "in[3]" }
 }
net {
	name: "n8887"
	terminal	{ cell: "LUT__14714" port: "out" }
	terminal	{ cell: "LUT__14715" port: "in[2]" }
 }
net {
	name: "n8888"
	terminal	{ cell: "LUT__14715" port: "out" }
	terminal	{ cell: "LUT__14716" port: "in[2]" }
	terminal	{ cell: "LUT__14724" port: "in[2]" }
 }
net {
	name: "n8889"
	terminal	{ cell: "LUT__14718" port: "out" }
	terminal	{ cell: "LUT__14719" port: "in[3]" }
	terminal	{ cell: "LUT__14739" port: "in[0]" }
	terminal	{ cell: "LUT__14740" port: "in[1]" }
 }
net {
	name: "n8890"
	terminal	{ cell: "LUT__14719" port: "out" }
	terminal	{ cell: "LUT__14721" port: "in[0]" }
 }
net {
	name: "n8891"
	terminal	{ cell: "LUT__14720" port: "out" }
	terminal	{ cell: "LUT__14721" port: "in[1]" }
 }
net {
	name: "n8892"
	terminal	{ cell: "LUT__14721" port: "out" }
	terminal	{ cell: "LUT__14725" port: "in[1]" }
 }
net {
	name: "n8893"
	terminal	{ cell: "LUT__14722" port: "out" }
	terminal	{ cell: "LUT__14723" port: "in[1]" }
 }
net {
	name: "n8894"
	terminal	{ cell: "LUT__14723" port: "out" }
	terminal	{ cell: "LUT__14725" port: "in[2]" }
 }
net {
	name: "n8895"
	terminal	{ cell: "LUT__14724" port: "out" }
	terminal	{ cell: "LUT__14725" port: "in[3]" }
 }
net {
	name: "n8896"
	terminal	{ cell: "LUT__14726" port: "out" }
	terminal	{ cell: "LUT__14731" port: "in[2]" }
 }
net {
	name: "n8897"
	terminal	{ cell: "LUT__14727" port: "out" }
	terminal	{ cell: "LUT__14730" port: "in[0]" }
 }
net {
	name: "n8898"
	terminal	{ cell: "LUT__14728" port: "out" }
	terminal	{ cell: "LUT__14730" port: "in[1]" }
 }
net {
	name: "n8899"
	terminal	{ cell: "LUT__14729" port: "out" }
	terminal	{ cell: "LUT__14730" port: "in[2]" }
 }
net {
	name: "n8900"
	terminal	{ cell: "LUT__14730" port: "out" }
	terminal	{ cell: "LUT__14731" port: "in[3]" }
 }
net {
	name: "n8901"
	terminal	{ cell: "LUT__14735" port: "out" }
	terminal	{ cell: "LUT__14736" port: "in[1]" }
	terminal	{ cell: "LUT__14737" port: "in[1]" }
	terminal	{ cell: "LUT__14738" port: "in[2]" }
	terminal	{ cell: "LUT__14739" port: "in[1]" }
	terminal	{ cell: "LUT__14740" port: "in[2]" }
 }
net {
	name: "n8902"
	terminal	{ cell: "LUT__14742" port: "out" }
	terminal	{ cell: "LUT__14745" port: "in[0]" }
 }
net {
	name: "n8903"
	terminal	{ cell: "LUT__14743" port: "out" }
	terminal	{ cell: "LUT__14745" port: "in[1]" }
 }
net {
	name: "n8904"
	terminal	{ cell: "LUT__14744" port: "out" }
	terminal	{ cell: "LUT__14745" port: "in[2]" }
 }
net {
	name: "n8905"
	terminal	{ cell: "LUT__14747" port: "out" }
	terminal	{ cell: "LUT__14750" port: "in[0]" }
	terminal	{ cell: "LUT__14941" port: "in[0]" }
	terminal	{ cell: "LUT__14942" port: "in[1]" }
 }
net {
	name: "n8906"
	terminal	{ cell: "LUT__14748" port: "out" }
	terminal	{ cell: "LUT__14750" port: "in[1]" }
 }
net {
	name: "n8907"
	terminal	{ cell: "LUT__14749" port: "out" }
	terminal	{ cell: "LUT__14750" port: "in[2]" }
 }
net {
	name: "n8908"
	terminal	{ cell: "LUT__14750" port: "out" }
	terminal	{ cell: "LUT__14753" port: "in[0]" }
	terminal	{ cell: "LUT__14754" port: "in[0]" }
	terminal	{ cell: "LUT__14759" port: "in[0]" }
	terminal	{ cell: "LUT__14767" port: "in[1]" }
 }
net {
	name: "n8909"
	terminal	{ cell: "LUT__14751" port: "out" }
	terminal	{ cell: "LUT__14753" port: "in[1]" }
	terminal	{ cell: "LUT__14754" port: "in[2]" }
	terminal	{ cell: "LUT__14759" port: "in[2]" }
 }
net {
	name: "n8910"
	terminal	{ cell: "LUT__14752" port: "out" }
	terminal	{ cell: "LUT__14753" port: "in[2]" }
	terminal	{ cell: "LUT__14758" port: "in[3]" }
	terminal	{ cell: "LUT__14761" port: "in[1]" }
 }
net {
	name: "n8911"
	terminal	{ cell: "LUT__14755" port: "out" }
	terminal	{ cell: "LUT__14756" port: "in[3]" }
	terminal	{ cell: "LUT__14970" port: "in[1]" }
	terminal	{ cell: "LUT__14971" port: "in[1]" }
	terminal	{ cell: "LUT__14972" port: "in[2]" }
 }
net {
	name: "n8912"
	terminal	{ cell: "LUT__14756" port: "out" }
	terminal	{ cell: "LUT__14757" port: "in[3]" }
	terminal	{ cell: "LUT__14973" port: "in[1]" }
 }
net {
	name: "n8913"
	terminal	{ cell: "LUT__14757" port: "out" }
	terminal	{ cell: "LUT__14758" port: "in[0]" }
 }
net {
	name: "n8914"
	terminal	{ cell: "LUT__14767" port: "out" }
	terminal	{ cell: "LUT__14768" port: "in[0]" }
 }
net {
	name: "n8915"
	terminal	{ cell: "LUT__14770" port: "out" }
	terminal	{ cell: "LUT__14772" port: "in[0]" }
	terminal	{ cell: "LUT__14781" port: "in[1]" }
	terminal	{ cell: "LUT__14782" port: "in[2]" }
	terminal	{ cell: "LUT__14787" port: "in[1]" }
	terminal	{ cell: "LUT__14791" port: "in[3]" }
	terminal	{ cell: "LUT__14792" port: "in[0]" }
	terminal	{ cell: "LUT__14795" port: "in[2]" }
	terminal	{ cell: "LUT__14798" port: "in[0]" }
	terminal	{ cell: "LUT__14803" port: "in[2]" }
	terminal	{ cell: "LUT__14807" port: "in[1]" }
	terminal	{ cell: "LUT__14810" port: "in[2]" }
	terminal	{ cell: "LUT__14813" port: "in[0]" }
	terminal	{ cell: "LUT__14816" port: "in[1]" }
	terminal	{ cell: "LUT__14823" port: "in[2]" }
	terminal	{ cell: "LUT__14824" port: "in[0]" }
	terminal	{ cell: "LUT__14830" port: "in[1]" }
	terminal	{ cell: "LUT__14832" port: "in[2]" }
	terminal	{ cell: "LUT__14834" port: "in[0]" }
	terminal	{ cell: "LUT__14835" port: "in[2]" }
	terminal	{ cell: "LUT__14839" port: "in[0]" }
	terminal	{ cell: "LUT__14841" port: "in[0]" }
	terminal	{ cell: "LUT__14844" port: "in[1]" }
	terminal	{ cell: "LUT__14880" port: "in[0]" }
	terminal	{ cell: "LUT__14919" port: "in[0]" }
	terminal	{ cell: "LUT__14921" port: "in[0]" }
	terminal	{ cell: "LUT__14923" port: "in[1]" }
	terminal	{ cell: "LUT__14927" port: "in[2]" }
	terminal	{ cell: "LUT__14929" port: "in[1]" }
 }
net {
	name: "n8916"
	terminal	{ cell: "LUT__14771" port: "out" }
	terminal	{ cell: "LUT__14772" port: "in[1]" }
	terminal	{ cell: "LUT__14803" port: "in[1]" }
	terminal	{ cell: "LUT__14810" port: "in[1]" }
	terminal	{ cell: "LUT__14813" port: "in[1]" }
	terminal	{ cell: "LUT__14927" port: "in[1]" }
 }
net {
	name: "n8917"
	terminal	{ cell: "LUT__14772" port: "out" }
	terminal	{ cell: "LUT__14774" port: "in[1]" }
 }
net {
	name: "n8918"
	terminal	{ cell: "LUT__14773" port: "out" }
	terminal	{ cell: "LUT__14774" port: "in[3]" }
	terminal	{ cell: "LUT__14776" port: "in[1]" }
	terminal	{ cell: "LUT__14781" port: "in[3]" }
	terminal	{ cell: "LUT__14798" port: "in[3]" }
	terminal	{ cell: "LUT__14807" port: "in[0]" }
	terminal	{ cell: "LUT__14830" port: "in[2]" }
	terminal	{ cell: "LUT__14845" port: "in[0]" }
	terminal	{ cell: "LUT__14930" port: "in[0]" }
 }
net {
	name: "n8919"
	terminal	{ cell: "LUT__14774" port: "out" }
	terminal	{ cell: "LUT__14775" port: "in[1]" }
	terminal	{ cell: "LUT__14846" port: "in[2]" }
	terminal	{ cell: "LUT__14848" port: "in[2]" }
	terminal	{ cell: "LUT__14849" port: "in[3]" }
	terminal	{ cell: "LUT__14851" port: "in[2]" }
	terminal	{ cell: "LUT__14852" port: "in[3]" }
	terminal	{ cell: "LUT__14854" port: "in[2]" }
	terminal	{ cell: "LUT__14855" port: "in[3]" }
 }
net {
	name: "n8920"
	terminal	{ cell: "LUT__14776" port: "out" }
	terminal	{ cell: "LUT__14777" port: "in[1]" }
	terminal	{ cell: "LUT__14870" port: "in[2]" }
	terminal	{ cell: "LUT__14871" port: "in[3]" }
 }
net {
	name: "n8921"
	terminal	{ cell: "LUT__14778" port: "out" }
	terminal	{ cell: "LUT__14782" port: "in[0]" }
	terminal	{ cell: "LUT__14790" port: "in[0]" }
	terminal	{ cell: "LUT__14836" port: "in[2]" }
 }
net {
	name: "n8922"
	terminal	{ cell: "LUT__14779" port: "out" }
	terminal	{ cell: "LUT__14780" port: "in[1]" }
	terminal	{ cell: "LUT__14821" port: "in[2]" }
	terminal	{ cell: "LUT__14845" port: "in[1]" }
	terminal	{ cell: "LUT__14884" port: "in[3]" }
	terminal	{ cell: "LUT__14896" port: "in[3]" }
	terminal	{ cell: "LUT__14900" port: "in[3]" }
	terminal	{ cell: "LUT__14904" port: "in[3]" }
	terminal	{ cell: "LUT__14920" port: "in[1]" }
	terminal	{ cell: "LUT__14921" port: "in[1]" }
	terminal	{ cell: "LUT__14928" port: "in[1]" }
 }
net {
	name: "n8923"
	terminal	{ cell: "LUT__14780" port: "out" }
	terminal	{ cell: "LUT__14782" port: "in[1]" }
	terminal	{ cell: "LUT__14802" port: "in[1]" }
	terminal	{ cell: "LUT__14804" port: "in[3]" }
	terminal	{ cell: "LUT__14808" port: "in[0]" }
	terminal	{ cell: "LUT__14810" port: "in[3]" }
 }
net {
	name: "n8924"
	terminal	{ cell: "LUT__14781" port: "out" }
	terminal	{ cell: "LUT__14782" port: "in[3]" }
 }
net {
	name: "n8925"
	terminal	{ cell: "LUT__14783" port: "out" }
	terminal	{ cell: "LUT__14787" port: "in[0]" }
 }
net {
	name: "n8926"
	terminal	{ cell: "LUT__14784" port: "out" }
	terminal	{ cell: "LUT__14786" port: "in[0]" }
	terminal	{ cell: "LUT__14792" port: "in[1]" }
	terminal	{ cell: "LUT__14820" port: "in[1]" }
	terminal	{ cell: "LUT__14832" port: "in[0]" }
	terminal	{ cell: "LUT__14835" port: "in[0]" }
 }
net {
	name: "n8927"
	terminal	{ cell: "LUT__14785" port: "out" }
	terminal	{ cell: "LUT__14786" port: "in[1]" }
	terminal	{ cell: "LUT__14806" port: "in[2]" }
	terminal	{ cell: "LUT__14820" port: "in[0]" }
	terminal	{ cell: "LUT__14831" port: "in[1]" }
	terminal	{ cell: "LUT__14835" port: "in[1]" }
 }
net {
	name: "n8928"
	terminal	{ cell: "LUT__14786" port: "out" }
	terminal	{ cell: "LUT__14787" port: "in[2]" }
 }
net {
	name: "n8929"
	terminal	{ cell: "LUT__14787" port: "out" }
	terminal	{ cell: "LUT__14796" port: "in[2]" }
	terminal	{ cell: "LUT__14799" port: "in[1]" }
 }
net {
	name: "n8930"
	terminal	{ cell: "LUT__14788" port: "out" }
	terminal	{ cell: "LUT__14789" port: "in[1]" }
	terminal	{ cell: "LUT__14842" port: "in[3]" }
	terminal	{ cell: "LUT__14919" port: "in[3]" }
	terminal	{ cell: "LUT__14932" port: "in[1]" }
 }
net {
	name: "n8931"
	terminal	{ cell: "LUT__14789" port: "out" }
	terminal	{ cell: "LUT__14790" port: "in[2]" }
	terminal	{ cell: "LUT__14801" port: "in[1]" }
	terminal	{ cell: "LUT__14841" port: "in[1]" }
	terminal	{ cell: "LUT__14885" port: "in[3]" }
	terminal	{ cell: "LUT__14897" port: "in[3]" }
	terminal	{ cell: "LUT__14901" port: "in[3]" }
	terminal	{ cell: "LUT__14905" port: "in[3]" }
 }
net {
	name: "n8932"
	terminal	{ cell: "LUT__14790" port: "out" }
	terminal	{ cell: "LUT__14799" port: "in[0]" }
 }
net {
	name: "n8933"
	terminal	{ cell: "LUT__14791" port: "out" }
	terminal	{ cell: "LUT__14794" port: "in[1]" }
 }
net {
	name: "n8934"
	terminal	{ cell: "LUT__14792" port: "out" }
	terminal	{ cell: "LUT__14793" port: "in[2]" }
	terminal	{ cell: "LUT__14812" port: "in[0]" }
	terminal	{ cell: "LUT__14932" port: "in[0]" }
 }
net {
	name: "n8935"
	terminal	{ cell: "LUT__14793" port: "out" }
	terminal	{ cell: "LUT__14794" port: "in[0]" }
 }
net {
	name: "n8936"
	terminal	{ cell: "LUT__14794" port: "out" }
	terminal	{ cell: "LUT__14797" port: "in[1]" }
 }
net {
	name: "n8937"
	terminal	{ cell: "LUT__14795" port: "out" }
	terminal	{ cell: "LUT__14796" port: "in[0]" }
 }
net {
	name: "n8938"
	terminal	{ cell: "LUT__14796" port: "out" }
	terminal	{ cell: "LUT__14797" port: "in[0]" }
 }
net {
	name: "n8939"
	terminal	{ cell: "LUT__14797" port: "out" }
	terminal	{ cell: "LUT__14799" port: "in[2]" }
 }
net {
	name: "n8940"
	terminal	{ cell: "LUT__14798" port: "out" }
	terminal	{ cell: "LUT__14799" port: "in[3]" }
 }
net {
	name: "n8941"
	terminal	{ cell: "LUT__14800" port: "out" }
	terminal	{ cell: "LUT__14801" port: "in[0]" }
	terminal	{ cell: "LUT__14825" port: "in[1]" }
	terminal	{ cell: "LUT__14839" port: "in[2]" }
 }
net {
	name: "n8942"
	terminal	{ cell: "LUT__14801" port: "out" }
	terminal	{ cell: "LUT__14803" port: "in[0]" }
 }
net {
	name: "n8943"
	terminal	{ cell: "LUT__14802" port: "out" }
	terminal	{ cell: "LUT__14803" port: "in[3]" }
	terminal	{ cell: "LUT__14813" port: "in[2]" }
 }
net {
	name: "n8944"
	terminal	{ cell: "LUT__14803" port: "out" }
	terminal	{ cell: "LUT__14804" port: "in[0]" }
	terminal	{ cell: "LUT__14932" port: "in[3]" }
 }
net {
	name: "n8945"
	terminal	{ cell: "LUT__14805" port: "out" }
	terminal	{ cell: "LUT__14809" port: "in[1]" }
	terminal	{ cell: "LUT__14812" port: "in[2]" }
 }
net {
	name: "n8946"
	terminal	{ cell: "LUT__14806" port: "out" }
	terminal	{ cell: "LUT__14809" port: "in[0]" }
 }
net {
	name: "n8947"
	terminal	{ cell: "LUT__14807" port: "out" }
	terminal	{ cell: "LUT__14809" port: "in[2]" }
	terminal	{ cell: "LUT__14931" port: "in[2]" }
 }
net {
	name: "n8948"
	terminal	{ cell: "LUT__14808" port: "out" }
	terminal	{ cell: "LUT__14809" port: "in[3]" }
 }
net {
	name: "n8949"
	terminal	{ cell: "LUT__14812" port: "out" }
	terminal	{ cell: "LUT__14814" port: "in[2]" }
 }
net {
	name: "n8950"
	terminal	{ cell: "LUT__14813" port: "out" }
	terminal	{ cell: "LUT__14814" port: "in[3]" }
 }
net {
	name: "n8951"
	terminal	{ cell: "LUT__14815" port: "out" }
	terminal	{ cell: "LUT__14816" port: "in[2]" }
	terminal	{ cell: "LUT__14823" port: "in[0]" }
	terminal	{ cell: "LUT__14922" port: "in[2]" }
	terminal	{ cell: "LUT__14924" port: "in[2]" }
	terminal	{ cell: "LUT__14929" port: "in[0]" }
 }
net {
	name: "n8952"
	terminal	{ cell: "LUT__14816" port: "out" }
	terminal	{ cell: "LUT__14817" port: "in[2]" }
	terminal	{ cell: "LUT__14885" port: "in[2]" }
	terminal	{ cell: "LUT__14887" port: "in[2]" }
	terminal	{ cell: "LUT__14891" port: "in[2]" }
	terminal	{ cell: "LUT__14897" port: "in[2]" }
	terminal	{ cell: "LUT__14901" port: "in[2]" }
	terminal	{ cell: "LUT__14905" port: "in[2]" }
	terminal	{ cell: "LUT__14907" port: "in[2]" }
 }
net {
	name: "n8953"
	terminal	{ cell: "LUT__14817" port: "out" }
	terminal	{ cell: "LUT__14822" port: "in[0]" }
 }
net {
	name: "n8954"
	terminal	{ cell: "LUT__14818" port: "out" }
	terminal	{ cell: "LUT__14822" port: "in[2]" }
 }
net {
	name: "n8955"
	terminal	{ cell: "LUT__14819" port: "out" }
	terminal	{ cell: "LUT__14820" port: "in[2]" }
	terminal	{ cell: "LUT__14835" port: "in[3]" }
	terminal	{ cell: "LUT__14932" port: "in[2]" }
 }
net {
	name: "n8956"
	terminal	{ cell: "LUT__14820" port: "out" }
	terminal	{ cell: "LUT__14821" port: "in[0]" }
	terminal	{ cell: "LUT__14881" port: "in[0]" }
	terminal	{ cell: "LUT__14883" port: "in[0]" }
	terminal	{ cell: "LUT__14888" port: "in[3]" }
	terminal	{ cell: "LUT__14892" port: "in[3]" }
	terminal	{ cell: "LUT__14895" port: "in[0]" }
	terminal	{ cell: "LUT__14899" port: "in[0]" }
	terminal	{ cell: "LUT__14903" port: "in[0]" }
	terminal	{ cell: "LUT__14908" port: "in[3]" }
 }
net {
	name: "n8957"
	terminal	{ cell: "LUT__14821" port: "out" }
	terminal	{ cell: "LUT__14822" port: "in[3]" }
 }
net {
	name: "n8958"
	terminal	{ cell: "LUT__14823" port: "out" }
	terminal	{ cell: "LUT__14825" port: "in[0]" }
 }
net {
	name: "n8959"
	terminal	{ cell: "LUT__14824" port: "out" }
	terminal	{ cell: "LUT__14825" port: "in[2]" }
 }
net {
	name: "n8962"
	terminal	{ cell: "LUT__14830" port: "out" }
	terminal	{ cell: "LUT__14838" port: "in[1]" }
 }
net {
	name: "n8963"
	terminal	{ cell: "LUT__14831" port: "out" }
	terminal	{ cell: "LUT__14832" port: "in[1]" }
	terminal	{ cell: "LUT__14923" port: "in[2]" }
 }
net {
	name: "n8964"
	terminal	{ cell: "LUT__14832" port: "out" }
	terminal	{ cell: "LUT__14837" port: "in[1]" }
 }
net {
	name: "n8965"
	terminal	{ cell: "LUT__14833" port: "out" }
	terminal	{ cell: "LUT__14834" port: "in[3]" }
 }
net {
	name: "n8966"
	terminal	{ cell: "LUT__14834" port: "out" }
	terminal	{ cell: "LUT__14837" port: "in[0]" }
	terminal	{ cell: "LUT__14844" port: "in[0]" }
 }
net {
	name: "n8967"
	terminal	{ cell: "LUT__14835" port: "out" }
	terminal	{ cell: "LUT__14836" port: "in[3]" }
	terminal	{ cell: "LUT__14928" port: "in[0]" }
 }
net {
	name: "n8968"
	terminal	{ cell: "LUT__14836" port: "out" }
	terminal	{ cell: "LUT__14837" port: "in[2]" }
 }
net {
	name: "n8969"
	terminal	{ cell: "LUT__14837" port: "out" }
	terminal	{ cell: "LUT__14838" port: "in[0]" }
 }
net {
	name: "n8970"
	terminal	{ cell: "LUT__14839" port: "out" }
	terminal	{ cell: "LUT__14840" port: "in[1]" }
	terminal	{ cell: "LUT__14928" port: "in[2]" }
 }
net {
	name: "n8971"
	terminal	{ cell: "LUT__14840" port: "out" }
	terminal	{ cell: "LUT__14841" port: "in[3]" }
	terminal	{ cell: "LUT__14921" port: "in[2]" }
 }
net {
	name: "n8972"
	terminal	{ cell: "LUT__14843" port: "out" }
	terminal	{ cell: "LUT__14844" port: "in[3]" }
 }
net {
	name: "n8973"
	terminal	{ cell: "LUT__14847" port: "out" }
	terminal	{ cell: "LUT__14848" port: "in[1]" }
	terminal	{ cell: "LUT__14849" port: "in[1]" }
 }
net {
	name: "n8974"
	terminal	{ cell: "LUT__14850" port: "out" }
	terminal	{ cell: "LUT__14851" port: "in[1]" }
	terminal	{ cell: "LUT__14852" port: "in[1]" }
	terminal	{ cell: "LUT__14853" port: "in[2]" }
 }
net {
	name: "n8975"
	terminal	{ cell: "LUT__14853" port: "out" }
	terminal	{ cell: "LUT__14854" port: "in[1]" }
	terminal	{ cell: "LUT__14855" port: "in[1]" }
 }
net {
	name: "n8982"
	terminal	{ cell: "LUT__14879" port: "out" }
	terminal	{ cell: "LUT__14886" port: "in[0]" }
	terminal	{ cell: "LUT__14890" port: "in[2]" }
	terminal	{ cell: "LUT__14894" port: "in[2]" }
	terminal	{ cell: "LUT__14898" port: "in[0]" }
	terminal	{ cell: "LUT__14902" port: "in[0]" }
	terminal	{ cell: "LUT__14906" port: "in[0]" }
	terminal	{ cell: "LUT__14910" port: "in[2]" }
 }
net {
	name: "n8983"
	terminal	{ cell: "LUT__14880" port: "out" }
	terminal	{ cell: "LUT__14881" port: "in[1]" }
	terminal	{ cell: "LUT__14882" port: "in[1]" }
	terminal	{ cell: "LUT__14888" port: "in[0]" }
	terminal	{ cell: "LUT__14892" port: "in[0]" }
	terminal	{ cell: "LUT__14908" port: "in[0]" }
 }
net {
	name: "n8984"
	terminal	{ cell: "LUT__14881" port: "out" }
	terminal	{ cell: "LUT__14884" port: "in[1]" }
	terminal	{ cell: "LUT__14896" port: "in[0]" }
	terminal	{ cell: "LUT__14900" port: "in[0]" }
	terminal	{ cell: "LUT__14904" port: "in[0]" }
 }
net {
	name: "n8985"
	terminal	{ cell: "LUT__14882" port: "out" }
	terminal	{ cell: "LUT__14883" port: "in[2]" }
	terminal	{ cell: "LUT__14895" port: "in[2]" }
	terminal	{ cell: "LUT__14899" port: "in[2]" }
	terminal	{ cell: "LUT__14903" port: "in[2]" }
 }
net {
	name: "n8986"
	terminal	{ cell: "LUT__14883" port: "out" }
	terminal	{ cell: "LUT__14884" port: "in[2]" }
 }
net {
	name: "n8987"
	terminal	{ cell: "LUT__14884" port: "out" }
	terminal	{ cell: "LUT__14886" port: "in[2]" }
 }
net {
	name: "n8988"
	terminal	{ cell: "LUT__14885" port: "out" }
	terminal	{ cell: "LUT__14886" port: "in[3]" }
 }
net {
	name: "n8989"
	terminal	{ cell: "LUT__14887" port: "out" }
	terminal	{ cell: "LUT__14889" port: "in[1]" }
 }
net {
	name: "n8990"
	terminal	{ cell: "LUT__14888" port: "out" }
	terminal	{ cell: "LUT__14889" port: "in[2]" }
 }
net {
	name: "n8991"
	terminal	{ cell: "LUT__14889" port: "out" }
	terminal	{ cell: "LUT__14890" port: "in[1]" }
 }
net {
	name: "n8992"
	terminal	{ cell: "LUT__14891" port: "out" }
	terminal	{ cell: "LUT__14893" port: "in[1]" }
 }
net {
	name: "n8993"
	terminal	{ cell: "LUT__14892" port: "out" }
	terminal	{ cell: "LUT__14893" port: "in[2]" }
 }
net {
	name: "n8994"
	terminal	{ cell: "LUT__14893" port: "out" }
	terminal	{ cell: "LUT__14894" port: "in[1]" }
 }
net {
	name: "n8995"
	terminal	{ cell: "LUT__14895" port: "out" }
	terminal	{ cell: "LUT__14896" port: "in[2]" }
 }
net {
	name: "n8996"
	terminal	{ cell: "LUT__14896" port: "out" }
	terminal	{ cell: "LUT__14898" port: "in[2]" }
 }
net {
	name: "n8997"
	terminal	{ cell: "LUT__14897" port: "out" }
	terminal	{ cell: "LUT__14898" port: "in[3]" }
 }
net {
	name: "n8998"
	terminal	{ cell: "LUT__14899" port: "out" }
	terminal	{ cell: "LUT__14900" port: "in[2]" }
 }
net {
	name: "n8999"
	terminal	{ cell: "LUT__14900" port: "out" }
	terminal	{ cell: "LUT__14902" port: "in[2]" }
 }
net {
	name: "n9000"
	terminal	{ cell: "LUT__14901" port: "out" }
	terminal	{ cell: "LUT__14902" port: "in[3]" }
 }
net {
	name: "n9001"
	terminal	{ cell: "LUT__14903" port: "out" }
	terminal	{ cell: "LUT__14904" port: "in[2]" }
 }
net {
	name: "n9002"
	terminal	{ cell: "LUT__14904" port: "out" }
	terminal	{ cell: "LUT__14906" port: "in[2]" }
 }
net {
	name: "n9003"
	terminal	{ cell: "LUT__14905" port: "out" }
	terminal	{ cell: "LUT__14906" port: "in[3]" }
 }
net {
	name: "n9004"
	terminal	{ cell: "LUT__14907" port: "out" }
	terminal	{ cell: "LUT__14909" port: "in[1]" }
 }
net {
	name: "n9005"
	terminal	{ cell: "LUT__14908" port: "out" }
	terminal	{ cell: "LUT__14909" port: "in[2]" }
 }
net {
	name: "n9006"
	terminal	{ cell: "LUT__14909" port: "out" }
	terminal	{ cell: "LUT__14910" port: "in[1]" }
 }
net {
	name: "n9007"
	terminal	{ cell: "LUT__14918" port: "out" }
	terminal	{ cell: "LUT__14920" port: "in[0]" }
 }
net {
	name: "n9008"
	terminal	{ cell: "LUT__14919" port: "out" }
	terminal	{ cell: "LUT__14920" port: "in[2]" }
 }
net {
	name: "n9009"
	terminal	{ cell: "LUT__14922" port: "out" }
	terminal	{ cell: "LUT__14923" port: "in[0]" }
	terminal	{ cell: "LUT__14930" port: "in[1]" }
 }
net {
	name: "n9010"
	terminal	{ cell: "LUT__14923" port: "out" }
	terminal	{ cell: "LUT__14925" port: "in[1]" }
 }
net {
	name: "n9011"
	terminal	{ cell: "LUT__14924" port: "out" }
	terminal	{ cell: "LUT__14925" port: "in[0]" }
 }
net {
	name: "n9012"
	terminal	{ cell: "LUT__14926" port: "out" }
	terminal	{ cell: "LUT__14927" port: "in[3]" }
 }
net {
	name: "n9013"
	terminal	{ cell: "LUT__14927" port: "out" }
	terminal	{ cell: "LUT__14928" port: "in[3]" }
 }
net {
	name: "n9014"
	terminal	{ cell: "LUT__14929" port: "out" }
	terminal	{ cell: "LUT__14931" port: "in[0]" }
 }
net {
	name: "n9015"
	terminal	{ cell: "LUT__14930" port: "out" }
	terminal	{ cell: "LUT__14931" port: "in[3]" }
 }
net {
	name: "n9016"
	terminal	{ cell: "LUT__14933" port: "out" }
	terminal	{ cell: "LUT__14934" port: "in[1]" }
	terminal	{ cell: "LUT__14935" port: "in[1]" }
	terminal	{ cell: "LUT__14937" port: "in[0]" }
	terminal	{ cell: "LUT__14938" port: "in[1]" }
 }
net {
	name: "n9017"
	terminal	{ cell: "LUT__14936" port: "out" }
	terminal	{ cell: "LUT__14937" port: "in[1]" }
	terminal	{ cell: "LUT__14938" port: "in[2]" }
 }
net {
	name: "n9018"
	terminal	{ cell: "LUT__14938" port: "out" }
	terminal	{ cell: "LUT__14939" port: "in[1]" }
	terminal	{ cell: "LUT__14940" port: "in[1]" }
	terminal	{ cell: "LUT__14941" port: "in[1]" }
	terminal	{ cell: "LUT__14942" port: "in[2]" }
 }
net {
	name: "n9019"
	terminal	{ cell: "LUT__14942" port: "out" }
	terminal	{ cell: "LUT__14943" port: "in[1]" }
	terminal	{ cell: "LUT__14944" port: "in[1]" }
 }
net {
	name: "n9020"
	terminal	{ cell: "LUT__14948" port: "out" }
	terminal	{ cell: "LUT__14949" port: "in[1]" }
	terminal	{ cell: "LUT__14950" port: "in[1]" }
	terminal	{ cell: "LUT__14951" port: "in[2]" }
	terminal	{ cell: "LUT__14955" port: "in[2]" }
 }
net {
	name: "n9021"
	terminal	{ cell: "LUT__14951" port: "out" }
	terminal	{ cell: "LUT__14952" port: "in[1]" }
	terminal	{ cell: "LUT__14953" port: "in[1]" }
 }
net {
	name: "n9022"
	terminal	{ cell: "LUT__14954" port: "out" }
	terminal	{ cell: "LUT__14955" port: "in[3]" }
 }
net {
	name: "n9023"
	terminal	{ cell: "LUT__14955" port: "out" }
	terminal	{ cell: "LUT__14956" port: "in[1]" }
	terminal	{ cell: "LUT__14957" port: "in[1]" }
	terminal	{ cell: "LUT__14958" port: "in[2]" }
 }
net {
	name: "n9024"
	terminal	{ cell: "LUT__14958" port: "out" }
	terminal	{ cell: "LUT__14959" port: "in[1]" }
	terminal	{ cell: "LUT__14960" port: "in[1]" }
	terminal	{ cell: "LUT__14961" port: "in[2]" }
	terminal	{ cell: "LUT__14962" port: "in[3]" }
 }
net {
	name: "n9025"
	terminal	{ cell: "LUT__14962" port: "out" }
	terminal	{ cell: "LUT__14963" port: "in[1]" }
	terminal	{ cell: "LUT__14964" port: "in[1]" }
 }
net {
	name: "n9026"
	terminal	{ cell: "LUT__14964" port: "out" }
	terminal	{ cell: "LUT__14965" port: "in[1]" }
	terminal	{ cell: "LUT__14966" port: "in[1]" }
 }
net {
	name: "n9027"
	terminal	{ cell: "LUT__14981" port: "out" }
	terminal	{ cell: "LUT__14982" port: "in[1]" }
	terminal	{ cell: "LUT__14993" port: "in[0]" }
	terminal	{ cell: "LUT__14994" port: "in[0]" }
	terminal	{ cell: "LUT__14995" port: "in[0]" }
	terminal	{ cell: "LUT__14996" port: "in[0]" }
	terminal	{ cell: "LUT__14997" port: "in[0]" }
 }
net {
	name: "n9028"
	terminal	{ cell: "LUT__14983" port: "out" }
	terminal	{ cell: "LUT__14984" port: "in[3]" }
 }
net {
	name: "n9029"
	terminal	{ cell: "LUT__14984" port: "out" }
	terminal	{ cell: "LUT__14986" port: "in[2]" }
	terminal	{ cell: "LUT__14999" port: "in[3]" }
 }
net {
	name: "n9030"
	terminal	{ cell: "LUT__14987" port: "out" }
	terminal	{ cell: "LUT__14988" port: "in[1]" }
 }
net {
	name: "n9031"
	terminal	{ cell: "LUT__14988" port: "out" }
	terminal	{ cell: "LUT__14990" port: "in[2]" }
 }
net {
	name: "n9032"
	terminal	{ cell: "LUT__14989" port: "out" }
	terminal	{ cell: "LUT__14990" port: "in[3]" }
	terminal	{ cell: "LUT__14998" port: "in[3]" }
 }
net {
	name: "n9033"
	terminal	{ cell: "LUT__14998" port: "out" }
	terminal	{ cell: "LUT__15000" port: "in[1]" }
 }
net {
	name: "n9034"
	terminal	{ cell: "LUT__14999" port: "out" }
	terminal	{ cell: "LUT__15000" port: "in[3]" }
 }
net {
	name: "n9035"
	terminal	{ cell: "LUT__15002" port: "out" }
	terminal	{ cell: "LUT__15003" port: "in[3]" }
	terminal	{ cell: "LUT__15015" port: "in[1]" }
	terminal	{ cell: "LUT__15077" port: "in[1]" }
 }
net {
	name: "n9036"
	terminal	{ cell: "LUT__15003" port: "out" }
	terminal	{ cell: "LUT__15004" port: "in[3]" }
	terminal	{ cell: "LUT__15008" port: "in[3]" }
	terminal	{ cell: "LUT__15019" port: "in[2]" }
	terminal	{ cell: "LUT__15080" port: "in[1]" }
	terminal	{ cell: "LUT__15081" port: "in[1]" }
	terminal	{ cell: "LUT__15082" port: "in[2]" }
 }
net {
	name: "n9037"
	terminal	{ cell: "LUT__15004" port: "out" }
	terminal	{ cell: "LUT__15006" port: "in[3]" }
	terminal	{ cell: "LUT__15022" port: "in[2]" }
	terminal	{ cell: "LUT__15083" port: "in[1]" }
	terminal	{ cell: "LUT__15084" port: "in[1]" }
	terminal	{ cell: "LUT__15085" port: "in[2]" }
 }
net {
	name: "n9038"
	terminal	{ cell: "LUT__15005" port: "out" }
	terminal	{ cell: "LUT__15006" port: "in[0]" }
	terminal	{ cell: "LUT__15050" port: "in[1]" }
	terminal	{ cell: "LUT__15063" port: "in[2]" }
 }
net {
	name: "n9039"
	terminal	{ cell: "LUT__15006" port: "out" }
	terminal	{ cell: "LUT__15023" port: "in[0]" }
 }
net {
	name: "n9040"
	terminal	{ cell: "LUT__15007" port: "out" }
	terminal	{ cell: "LUT__15008" port: "in[0]" }
	terminal	{ cell: "LUT__15026" port: "in[0]" }
	terminal	{ cell: "LUT__15042" port: "in[2]" }
	terminal	{ cell: "LUT__15065" port: "in[1]" }
 }
net {
	name: "n9041"
	terminal	{ cell: "LUT__15008" port: "out" }
	terminal	{ cell: "LUT__15023" port: "in[1]" }
 }
net {
	name: "n9042"
	terminal	{ cell: "LUT__15009" port: "out" }
	terminal	{ cell: "LUT__15011" port: "in[1]" }
 }
net {
	name: "n9043"
	terminal	{ cell: "LUT__15010" port: "out" }
	terminal	{ cell: "LUT__15011" port: "in[0]" }
	terminal	{ cell: "LUT__15027" port: "in[2]" }
	terminal	{ cell: "LUT__15037" port: "in[1]" }
 }
net {
	name: "n9044"
	terminal	{ cell: "LUT__15011" port: "out" }
	terminal	{ cell: "LUT__15020" port: "in[0]" }
	terminal	{ cell: "LUT__15059" port: "in[0]" }
 }
net {
	name: "n9045"
	terminal	{ cell: "LUT__15012" port: "out" }
	terminal	{ cell: "LUT__15014" port: "in[3]" }
	terminal	{ cell: "LUT__15076" port: "in[1]" }
 }
net {
	name: "n9046"
	terminal	{ cell: "LUT__15013" port: "out" }
	terminal	{ cell: "LUT__15014" port: "in[0]" }
	terminal	{ cell: "LUT__15046" port: "in[3]" }
 }
net {
	name: "n9047"
	terminal	{ cell: "LUT__15014" port: "out" }
	terminal	{ cell: "LUT__15020" port: "in[1]" }
 }
net {
	name: "n9048"
	terminal	{ cell: "LUT__15015" port: "out" }
	terminal	{ cell: "LUT__15017" port: "in[3]" }
	terminal	{ cell: "LUT__15078" port: "in[1]" }
	terminal	{ cell: "LUT__15079" port: "in[1]" }
 }
net {
	name: "n9049"
	terminal	{ cell: "LUT__15016" port: "out" }
	terminal	{ cell: "LUT__15017" port: "in[0]" }
	terminal	{ cell: "LUT__15030" port: "in[1]" }
	terminal	{ cell: "LUT__15046" port: "in[1]" }
	terminal	{ cell: "LUT__15062" port: "in[3]" }
	terminal	{ cell: "LUT__15072" port: "in[1]" }
 }
net {
	name: "n9050"
	terminal	{ cell: "LUT__15017" port: "out" }
	terminal	{ cell: "LUT__15020" port: "in[2]" }
 }
net {
	name: "n9051"
	terminal	{ cell: "LUT__15018" port: "out" }
	terminal	{ cell: "LUT__15019" port: "in[3]" }
	terminal	{ cell: "LUT__15042" port: "in[1]" }
	terminal	{ cell: "LUT__15068" port: "in[2]" }
 }
net {
	name: "n9052"
	terminal	{ cell: "LUT__15019" port: "out" }
	terminal	{ cell: "LUT__15020" port: "in[3]" }
 }
net {
	name: "n9053"
	terminal	{ cell: "LUT__15020" port: "out" }
	terminal	{ cell: "LUT__15023" port: "in[3]" }
 }
net {
	name: "n9054"
	terminal	{ cell: "LUT__15021" port: "out" }
	terminal	{ cell: "LUT__15022" port: "in[3]" }
	terminal	{ cell: "LUT__15026" port: "in[1]" }
	terminal	{ cell: "LUT__15045" port: "in[2]" }
 }
net {
	name: "n9055"
	terminal	{ cell: "LUT__15022" port: "out" }
	terminal	{ cell: "LUT__15023" port: "in[2]" }
 }
net {
	name: "n9056"
	terminal	{ cell: "LUT__15023" port: "out" }
	terminal	{ cell: "LUT__15032" port: "in[0]" }
 }
net {
	name: "n9057"
	terminal	{ cell: "LUT__15024" port: "out" }
	terminal	{ cell: "LUT__15026" port: "in[2]" }
 }
net {
	name: "n9058"
	terminal	{ cell: "LUT__15025" port: "out" }
	terminal	{ cell: "LUT__15026" port: "in[3]" }
	terminal	{ cell: "LUT__15053" port: "in[0]" }
 }
net {
	name: "n9059"
	terminal	{ cell: "LUT__15026" port: "out" }
	terminal	{ cell: "LUT__15031" port: "in[2]" }
	terminal	{ cell: "LUT__15073" port: "in[2]" }
 }
net {
	name: "n9060"
	terminal	{ cell: "LUT__15027" port: "out" }
	terminal	{ cell: "LUT__15031" port: "in[0]" }
 }
net {
	name: "n9061"
	terminal	{ cell: "LUT__15028" port: "out" }
	terminal	{ cell: "LUT__15030" port: "in[0]" }
	terminal	{ cell: "LUT__15058" port: "in[2]" }
 }
net {
	name: "n9062"
	terminal	{ cell: "LUT__15029" port: "out" }
	terminal	{ cell: "LUT__15030" port: "in[2]" }
	terminal	{ cell: "LUT__15072" port: "in[3]" }
 }
net {
	name: "n9063"
	terminal	{ cell: "LUT__15030" port: "out" }
	terminal	{ cell: "LUT__15031" port: "in[1]" }
	terminal	{ cell: "LUT__15037" port: "in[3]" }
 }
net {
	name: "n9064"
	terminal	{ cell: "LUT__15031" port: "out" }
	terminal	{ cell: "LUT__15032" port: "in[1]" }
 }
net {
	name: "n9065"
	terminal	{ cell: "LUT__15033" port: "out" }
	terminal	{ cell: "LUT__15037" port: "in[0]" }
 }
net {
	name: "n9066"
	terminal	{ cell: "LUT__15034" port: "out" }
	terminal	{ cell: "LUT__15036" port: "in[0]" }
 }
net {
	name: "n9067"
	terminal	{ cell: "LUT__15035" port: "out" }
	terminal	{ cell: "LUT__15036" port: "in[1]" }
	terminal	{ cell: "LUT__15039" port: "in[0]" }
 }
net {
	name: "n9068"
	terminal	{ cell: "LUT__15036" port: "out" }
	terminal	{ cell: "LUT__15037" port: "in[2]" }
 }
net {
	name: "n9069"
	terminal	{ cell: "LUT__15037" port: "out" }
	terminal	{ cell: "LUT__15073" port: "in[0]" }
 }
net {
	name: "n9070"
	terminal	{ cell: "LUT__15038" port: "out" }
	terminal	{ cell: "LUT__15039" port: "in[1]" }
	terminal	{ cell: "LUT__15086" port: "in[1]" }
	terminal	{ cell: "LUT__15087" port: "in[1]" }
 }
net {
	name: "n9071"
	terminal	{ cell: "LUT__15039" port: "out" }
	terminal	{ cell: "LUT__15040" port: "in[0]" }
 }
net {
	name: "n9072"
	terminal	{ cell: "LUT__15040" port: "out" }
	terminal	{ cell: "LUT__15071" port: "in[1]" }
 }
net {
	name: "n9073"
	terminal	{ cell: "LUT__15041" port: "out" }
	terminal	{ cell: "LUT__15042" port: "in[3]" }
	terminal	{ cell: "LUT__15045" port: "in[0]" }
	terminal	{ cell: "LUT__15048" port: "in[0]" }
	terminal	{ cell: "LUT__15049" port: "in[0]" }
	terminal	{ cell: "LUT__15060" port: "in[0]" }
	terminal	{ cell: "LUT__15094" port: "in[1]" }
 }
net {
	name: "n9074"
	terminal	{ cell: "LUT__15042" port: "out" }
	terminal	{ cell: "LUT__15054" port: "in[0]" }
 }
net {
	name: "n9075"
	terminal	{ cell: "LUT__15043" port: "out" }
	terminal	{ cell: "LUT__15046" port: "in[2]" }
	terminal	{ cell: "LUT__15091" port: "in[2]" }
 }
net {
	name: "n9076"
	terminal	{ cell: "LUT__15044" port: "out" }
	terminal	{ cell: "LUT__15045" port: "in[1]" }
 }
net {
	name: "n9077"
	terminal	{ cell: "LUT__15045" port: "out" }
	terminal	{ cell: "LUT__15046" port: "in[0]" }
	terminal	{ cell: "LUT__15069" port: "in[1]" }
 }
net {
	name: "n9078"
	terminal	{ cell: "LUT__15046" port: "out" }
	terminal	{ cell: "LUT__15054" port: "in[3]" }
 }
net {
	name: "n9079"
	terminal	{ cell: "LUT__15047" port: "out" }
	terminal	{ cell: "LUT__15048" port: "in[1]" }
	terminal	{ cell: "LUT__15049" port: "in[1]" }
	terminal	{ cell: "LUT__15060" port: "in[1]" }
 }
net {
	name: "n9080"
	terminal	{ cell: "LUT__15048" port: "out" }
	terminal	{ cell: "LUT__15050" port: "in[0]" }
	terminal	{ cell: "LUT__15069" port: "in[3]" }
 }
net {
	name: "n9081"
	terminal	{ cell: "LUT__15049" port: "out" }
	terminal	{ cell: "LUT__15050" port: "in[2]" }
 }
net {
	name: "n9082"
	terminal	{ cell: "LUT__15050" port: "out" }
	terminal	{ cell: "LUT__15054" port: "in[1]" }
 }
net {
	name: "n9083"
	terminal	{ cell: "LUT__15051" port: "out" }
	terminal	{ cell: "LUT__15052" port: "in[2]" }
	terminal	{ cell: "LUT__15065" port: "in[0]" }
 }
net {
	name: "n9084"
	terminal	{ cell: "LUT__15052" port: "out" }
	terminal	{ cell: "LUT__15053" port: "in[1]" }
 }
net {
	name: "n9085"
	terminal	{ cell: "LUT__15053" port: "out" }
	terminal	{ cell: "LUT__15054" port: "in[2]" }
 }
net {
	name: "n9086"
	terminal	{ cell: "LUT__15054" port: "out" }
	terminal	{ cell: "LUT__15071" port: "in[0]" }
 }
net {
	name: "n9087"
	terminal	{ cell: "LUT__15056" port: "out" }
	terminal	{ cell: "LUT__15059" port: "in[1]" }
 }
net {
	name: "n9088"
	terminal	{ cell: "LUT__15057" port: "out" }
	terminal	{ cell: "LUT__15058" port: "in[3]" }
 }
net {
	name: "n9089"
	terminal	{ cell: "LUT__15058" port: "out" }
	terminal	{ cell: "LUT__15059" port: "in[2]" }
 }
net {
	name: "n9090"
	terminal	{ cell: "LUT__15059" port: "out" }
	terminal	{ cell: "LUT__15070" port: "in[0]" }
 }
net {
	name: "n9091"
	terminal	{ cell: "LUT__15060" port: "out" }
	terminal	{ cell: "LUT__15063" port: "in[1]" }
 }
net {
	name: "n9092"
	terminal	{ cell: "LUT__15061" port: "out" }
	terminal	{ cell: "LUT__15062" port: "in[2]" }
 }
net {
	name: "n9093"
	terminal	{ cell: "LUT__15062" port: "out" }
	terminal	{ cell: "LUT__15063" port: "in[3]" }
 }
net {
	name: "n9094"
	terminal	{ cell: "LUT__15063" port: "out" }
	terminal	{ cell: "LUT__15070" port: "in[1]" }
 }
net {
	name: "n9095"
	terminal	{ cell: "LUT__15064" port: "out" }
	terminal	{ cell: "LUT__15065" port: "in[2]" }
	terminal	{ cell: "LUT__15068" port: "in[3]" }
 }
net {
	name: "n9096"
	terminal	{ cell: "LUT__15065" port: "out" }
	terminal	{ cell: "LUT__15069" port: "in[0]" }
 }
net {
	name: "n9097"
	terminal	{ cell: "LUT__15066" port: "out" }
	terminal	{ cell: "LUT__15068" port: "in[1]" }
 }
net {
	name: "n9098"
	terminal	{ cell: "LUT__15067" port: "out" }
	terminal	{ cell: "LUT__15068" port: "in[0]" }
 }
net {
	name: "n9099"
	terminal	{ cell: "LUT__15068" port: "out" }
	terminal	{ cell: "LUT__15069" port: "in[2]" }
 }
net {
	name: "n9100"
	terminal	{ cell: "LUT__15069" port: "out" }
	terminal	{ cell: "LUT__15070" port: "in[2]" }
 }
net {
	name: "n9101"
	terminal	{ cell: "LUT__15070" port: "out" }
	terminal	{ cell: "LUT__15071" port: "in[2]" }
 }
net {
	name: "n9102"
	terminal	{ cell: "LUT__15071" port: "out" }
	terminal	{ cell: "LUT__15073" port: "in[3]" }
 }
net {
	name: "n9103"
	terminal	{ cell: "LUT__15072" port: "out" }
	terminal	{ cell: "LUT__15073" port: "in[1]" }
 }
net {
	name: "n9104"
	terminal	{ cell: "LUT__15087" port: "out" }
	terminal	{ cell: "LUT__15088" port: "in[1]" }
	terminal	{ cell: "LUT__15089" port: "in[1]" }
	terminal	{ cell: "LUT__15090" port: "in[2]" }
	terminal	{ cell: "LUT__15091" port: "in[1]" }
 }
net {
	name: "n9105"
	terminal	{ cell: "LUT__15091" port: "out" }
	terminal	{ cell: "LUT__15092" port: "in[1]" }
	terminal	{ cell: "LUT__15093" port: "in[1]" }
	terminal	{ cell: "LUT__15094" port: "in[0]" }
 }
net {
	name: "n9106"
	terminal	{ cell: "LUT__15094" port: "out" }
	terminal	{ cell: "LUT__15095" port: "in[1]" }
	terminal	{ cell: "LUT__15096" port: "in[1]" }
	terminal	{ cell: "LUT__15097" port: "in[2]" }
 }
net {
	name: "n9107"
	terminal	{ cell: "LUT__15097" port: "out" }
	terminal	{ cell: "LUT__15098" port: "in[1]" }
	terminal	{ cell: "LUT__15099" port: "in[1]" }
	terminal	{ cell: "LUT__15100" port: "in[2]" }
 }
net {
	name: "n9108"
	terminal	{ cell: "LUT__15102" port: "out" }
	terminal	{ cell: "LUT__15105" port: "in[2]" }
 }
net {
	name: "n9109"
	terminal	{ cell: "LUT__15103" port: "out" }
	terminal	{ cell: "LUT__15104" port: "in[3]" }
 }
net {
	name: "n9110"
	terminal	{ cell: "LUT__15104" port: "out" }
	terminal	{ cell: "LUT__15105" port: "in[3]" }
 }
net {
	name: "n9111"
	terminal	{ cell: "LUT__15110" port: "out" }
	terminal	{ cell: "LUT__15113" port: "in[2]" }
 }
net {
	name: "n9112"
	terminal	{ cell: "LUT__15111" port: "out" }
	terminal	{ cell: "LUT__15112" port: "in[3]" }
 }
net {
	name: "n9113"
	terminal	{ cell: "LUT__15112" port: "out" }
	terminal	{ cell: "LUT__15113" port: "in[3]" }
 }
net {
	name: "n9114"
	terminal	{ cell: "LUT__15118" port: "out" }
	terminal	{ cell: "LUT__15119" port: "in[1]" }
	terminal	{ cell: "LUT__15136" port: "in[3]" }
	terminal	{ cell: "LUT__15191" port: "in[2]" }
 }
net {
	name: "n9115"
	terminal	{ cell: "LUT__15119" port: "out" }
	terminal	{ cell: "LUT__15120" port: "in[3]" }
	terminal	{ cell: "LUT__15160" port: "in[3]" }
	terminal	{ cell: "LUT__15163" port: "in[3]" }
	terminal	{ cell: "LUT__15164" port: "in[3]" }
	terminal	{ cell: "LUT__15166" port: "in[1]" }
	terminal	{ cell: "LUT__15178" port: "in[3]" }
	terminal	{ cell: "LUT__15183" port: "in[3]" }
	terminal	{ cell: "LUT__15184" port: "in[2]" }
	terminal	{ cell: "LUT__15186" port: "in[2]" }
	terminal	{ cell: "LUT__15198" port: "in[3]" }
	terminal	{ cell: "LUT__15212" port: "in[3]" }
	terminal	{ cell: "LUT__15246" port: "in[2]" }
	terminal	{ cell: "LUT__15247" port: "in[2]" }
	terminal	{ cell: "LUT__15248" port: "in[2]" }
	terminal	{ cell: "LUT__15249" port: "in[3]" }
	terminal	{ cell: "LUT__15250" port: "in[3]" }
	terminal	{ cell: "LUT__15251" port: "in[3]" }
	terminal	{ cell: "LUT__15252" port: "in[3]" }
	terminal	{ cell: "LUT__15255" port: "in[2]" }
	terminal	{ cell: "LUT__15256" port: "in[3]" }
	terminal	{ cell: "LUT__15257" port: "in[3]" }
 }
net {
	name: "n9116"
	terminal	{ cell: "LUT__15120" port: "out" }
	terminal	{ cell: "LUT__15121" port: "in[3]" }
 }
net {
	name: "n9117"
	terminal	{ cell: "LUT__15122" port: "out" }
	terminal	{ cell: "LUT__15123" port: "in[2]" }
 }
net {
	name: "n9118"
	terminal	{ cell: "LUT__15124" port: "out" }
	terminal	{ cell: "LUT__15138" port: "in[1]" }
 }
net {
	name: "n9119"
	terminal	{ cell: "LUT__15125" port: "out" }
	terminal	{ cell: "LUT__15126" port: "in[1]" }
 }
net {
	name: "n9120"
	terminal	{ cell: "LUT__15126" port: "out" }
	terminal	{ cell: "LUT__15132" port: "in[1]" }
	terminal	{ cell: "LUT__15169" port: "in[2]" }
	terminal	{ cell: "LUT__15171" port: "in[2]" }
	terminal	{ cell: "LUT__15172" port: "in[0]" }
	terminal	{ cell: "LUT__15199" port: "in[1]" }
 }
net {
	name: "n9121"
	terminal	{ cell: "LUT__15127" port: "out" }
	terminal	{ cell: "LUT__15130" port: "in[0]" }
	terminal	{ cell: "LUT__15179" port: "in[1]" }
	terminal	{ cell: "LUT__15252" port: "in[2]" }
 }
net {
	name: "n9122"
	terminal	{ cell: "LUT__15128" port: "out" }
	terminal	{ cell: "LUT__15130" port: "in[1]" }
	terminal	{ cell: "LUT__15167" port: "in[0]" }
	terminal	{ cell: "LUT__15181" port: "in[0]" }
 }
net {
	name: "n9123"
	terminal	{ cell: "LUT__15129" port: "out" }
	terminal	{ cell: "LUT__15130" port: "in[2]" }
	terminal	{ cell: "LUT__15167" port: "in[1]" }
 }
net {
	name: "n9124"
	terminal	{ cell: "LUT__15130" port: "out" }
	terminal	{ cell: "LUT__15132" port: "in[0]" }
	terminal	{ cell: "LUT__15157" port: "in[1]" }
	terminal	{ cell: "LUT__15172" port: "in[1]" }
	terminal	{ cell: "LUT__15199" port: "in[0]" }
 }
net {
	name: "n9125"
	terminal	{ cell: "LUT__15131" port: "out" }
	terminal	{ cell: "LUT__15132" port: "in[2]" }
 }
net {
	name: "n9126"
	terminal	{ cell: "LUT__15132" port: "out" }
	terminal	{ cell: "LUT__15138" port: "in[0]" }
	terminal	{ cell: "LUT__15143" port: "in[1]" }
	terminal	{ cell: "LUT__15191" port: "in[0]" }
 }
net {
	name: "n9127"
	terminal	{ cell: "LUT__15133" port: "out" }
	terminal	{ cell: "LUT__15136" port: "in[1]" }
	terminal	{ cell: "LUT__15193" port: "in[0]" }
	terminal	{ cell: "LUT__15200" port: "in[0]" }
	terminal	{ cell: "LUT__15302" port: "in[1]" }
 }
net {
	name: "n9128"
	terminal	{ cell: "LUT__15134" port: "out" }
	terminal	{ cell: "LUT__15135" port: "in[2]" }
 }
net {
	name: "n9129"
	terminal	{ cell: "LUT__15135" port: "out" }
	terminal	{ cell: "LUT__15136" port: "in[0]" }
	terminal	{ cell: "LUT__15142" port: "in[0]" }
 }
net {
	name: "n9130"
	terminal	{ cell: "LUT__15136" port: "out" }
	terminal	{ cell: "LUT__15138" port: "in[2]" }
 }
net {
	name: "n9131"
	terminal	{ cell: "LUT__15137" port: "out" }
	terminal	{ cell: "LUT__15138" port: "in[3]" }
	terminal	{ cell: "LUT__15303" port: "in[2]" }
 }
net {
	name: "n9132"
	terminal	{ cell: "LUT__15138" port: "out" }
	terminal	{ cell: "LUT__15150" port: "in[0]" }
	terminal	{ cell: "LUT__15156" port: "in[0]" }
	terminal	{ cell: "LUT__15166" port: "in[0]" }
	terminal	{ cell: "LUT__15203" port: "in[2]" }
	terminal	{ cell: "LUT__15312" port: "in[1]" }
 }
net {
	name: "n9133"
	terminal	{ cell: "LUT__15139" port: "out" }
	terminal	{ cell: "LUT__15142" port: "in[1]" }
 }
net {
	name: "n9134"
	terminal	{ cell: "LUT__15140" port: "out" }
	terminal	{ cell: "LUT__15141" port: "in[1]" }
	terminal	{ cell: "LUT__15152" port: "in[3]" }
	terminal	{ cell: "LUT__15302" port: "in[2]" }
 }
net {
	name: "n9135"
	terminal	{ cell: "LUT__15141" port: "out" }
	terminal	{ cell: "LUT__15142" port: "in[2]" }
 }
net {
	name: "n9136"
	terminal	{ cell: "LUT__15142" port: "out" }
	terminal	{ cell: "LUT__15143" port: "in[0]" }
	terminal	{ cell: "LUT__15174" port: "in[0]" }
	terminal	{ cell: "LUT__15191" port: "in[1]" }
 }
net {
	name: "n9137"
	terminal	{ cell: "LUT__15143" port: "out" }
	terminal	{ cell: "LUT__15150" port: "in[1]" }
	terminal	{ cell: "LUT__15156" port: "in[1]" }
	terminal	{ cell: "LUT__15307" port: "in[3]" }
 }
net {
	name: "n9138"
	terminal	{ cell: "LUT__15144" port: "out" }
	terminal	{ cell: "LUT__15146" port: "in[1]" }
 }
net {
	name: "n9139"
	terminal	{ cell: "LUT__15145" port: "out" }
	terminal	{ cell: "LUT__15146" port: "in[3]" }
 }
net {
	name: "n9140"
	terminal	{ cell: "LUT__15146" port: "out" }
	terminal	{ cell: "LUT__15148" port: "in[0]" }
	terminal	{ cell: "LUT__15170" port: "in[1]" }
	terminal	{ cell: "LUT__15173" port: "in[1]" }
	terminal	{ cell: "LUT__15201" port: "in[0]" }
	terminal	{ cell: "LUT__15305" port: "in[2]" }
 }
net {
	name: "n9141"
	terminal	{ cell: "LUT__15147" port: "out" }
	terminal	{ cell: "LUT__15148" port: "in[3]" }
	terminal	{ cell: "LUT__15170" port: "in[0]" }
 }
net {
	name: "n9142"
	terminal	{ cell: "LUT__15148" port: "out" }
	terminal	{ cell: "LUT__15150" port: "in[2]" }
	terminal	{ cell: "LUT__15156" port: "in[2]" }
 }
net {
	name: "n9143"
	terminal	{ cell: "LUT__15149" port: "out" }
	terminal	{ cell: "LUT__15150" port: "in[3]" }
	terminal	{ cell: "LUT__15175" port: "in[2]" }
 }
net {
	name: "n9144"
	terminal	{ cell: "LUT__15150" port: "out" }
	terminal	{ cell: "LUT__15151" port: "in[1]" }
	terminal	{ cell: "LUT__15162" port: "in[1]" }
	terminal	{ cell: "LUT__15213" port: "in[1]" }
	terminal	{ cell: "LUT__15214" port: "in[1]" }
	terminal	{ cell: "LUT__15215" port: "in[1]" }
	terminal	{ cell: "LUT__15216" port: "in[1]" }
	terminal	{ cell: "LUT__15217" port: "in[1]" }
 }
net {
	name: "n9145"
	terminal	{ cell: "LUT__15152" port: "out" }
	terminal	{ cell: "LUT__15154" port: "in[0]" }
	terminal	{ cell: "LUT__15161" port: "in[2]" }
	terminal	{ cell: "LUT__15201" port: "in[1]" }
	terminal	{ cell: "LUT__15202" port: "in[2]" }
 }
net {
	name: "n9146"
	terminal	{ cell: "LUT__15153" port: "out" }
	terminal	{ cell: "LUT__15154" port: "in[3]" }
	terminal	{ cell: "LUT__15161" port: "in[1]" }
	terminal	{ cell: "LUT__15170" port: "in[2]" }
	terminal	{ cell: "LUT__15203" port: "in[1]" }
 }
net {
	name: "n9147"
	terminal	{ cell: "LUT__15154" port: "out" }
	terminal	{ cell: "LUT__15155" port: "in[2]" }
	terminal	{ cell: "LUT__15318" port: "in[1]" }
 }
net {
	name: "n9148"
	terminal	{ cell: "LUT__15155" port: "out" }
	terminal	{ cell: "LUT__15156" port: "in[3]" }
 }
net {
	name: "n9149"
	terminal	{ cell: "LUT__15157" port: "out" }
	terminal	{ cell: "LUT__15158" port: "in[1]" }
	terminal	{ cell: "LUT__15163" port: "in[2]" }
 }
net {
	name: "n9150"
	terminal	{ cell: "LUT__15158" port: "out" }
	terminal	{ cell: "LUT__15159" port: "in[2]" }
	terminal	{ cell: "LUT__15164" port: "in[2]" }
	terminal	{ cell: "LUT__15177" port: "in[1]" }
 }
net {
	name: "n9151"
	terminal	{ cell: "LUT__15159" port: "out" }
	terminal	{ cell: "LUT__15160" port: "in[2]" }
 }
net {
	name: "n9152"
	terminal	{ cell: "LUT__15161" port: "out" }
	terminal	{ cell: "LUT__15162" port: "in[0]" }
	terminal	{ cell: "LUT__15312" port: "in[2]" }
 }
net {
	name: "n9153"
	terminal	{ cell: "LUT__15167" port: "out" }
	terminal	{ cell: "LUT__15169" port: "in[1]" }
	terminal	{ cell: "LUT__15171" port: "in[1]" }
 }
net {
	name: "n9154"
	terminal	{ cell: "LUT__15168" port: "out" }
	terminal	{ cell: "LUT__15169" port: "in[3]" }
	terminal	{ cell: "LUT__15171" port: "in[0]" }
 }
net {
	name: "n9155"
	terminal	{ cell: "LUT__15169" port: "out" }
	terminal	{ cell: "LUT__15175" port: "in[1]" }
 }
net {
	name: "n9156"
	terminal	{ cell: "LUT__15170" port: "out" }
	terminal	{ cell: "LUT__15175" port: "in[0]" }
	terminal	{ cell: "LUT__15308" port: "in[1]" }
 }
net {
	name: "n9157"
	terminal	{ cell: "LUT__15171" port: "out" }
	terminal	{ cell: "LUT__15174" port: "in[1]" }
 }
net {
	name: "n9158"
	terminal	{ cell: "LUT__15172" port: "out" }
	terminal	{ cell: "LUT__15174" port: "in[2]" }
	terminal	{ cell: "LUT__15302" port: "in[0]" }
 }
net {
	name: "n9159"
	terminal	{ cell: "LUT__15173" port: "out" }
	terminal	{ cell: "LUT__15174" port: "in[3]" }
	terminal	{ cell: "LUT__15193" port: "in[3]" }
 }
net {
	name: "n9160"
	terminal	{ cell: "LUT__15174" port: "out" }
	terminal	{ cell: "LUT__15175" port: "in[3]" }
 }
net {
	name: "n9161"
	terminal	{ cell: "LUT__15175" port: "out" }
	terminal	{ cell: "LUT__15176" port: "in[1]" }
	terminal	{ cell: "LUT__15209" port: "in[0]" }
	terminal	{ cell: "LUT__15393" port: "in[3]" }
 }
net {
	name: "n9162"
	terminal	{ cell: "LUT__15177" port: "out" }
	terminal	{ cell: "LUT__15178" port: "in[2]" }
 }
net {
	name: "n9163"
	terminal	{ cell: "LUT__15179" port: "out" }
	terminal	{ cell: "LUT__15180" port: "in[1]" }
	terminal	{ cell: "LUT__15251" port: "in[2]" }
 }
net {
	name: "n9164"
	terminal	{ cell: "LUT__15180" port: "out" }
	terminal	{ cell: "LUT__15181" port: "in[1]" }
	terminal	{ cell: "LUT__15210" port: "in[1]" }
	terminal	{ cell: "LUT__15250" port: "in[2]" }
 }
net {
	name: "n9165"
	terminal	{ cell: "LUT__15181" port: "out" }
	terminal	{ cell: "LUT__15182" port: "in[2]" }
	terminal	{ cell: "LUT__15185" port: "in[1]" }
	terminal	{ cell: "LUT__15198" port: "in[2]" }
 }
net {
	name: "n9166"
	terminal	{ cell: "LUT__15182" port: "out" }
	terminal	{ cell: "LUT__15183" port: "in[2]" }
 }
net {
	name: "n9167"
	terminal	{ cell: "LUT__15185" port: "out" }
	terminal	{ cell: "LUT__15186" port: "in[0]" }
 }
net {
	name: "n9168"
	terminal	{ cell: "LUT__15187" port: "out" }
	terminal	{ cell: "LUT__15188" port: "in[2]" }
	terminal	{ cell: "LUT__15258" port: "in[2]" }
	terminal	{ cell: "LUT__15272" port: "in[1]" }
	terminal	{ cell: "LUT__15291" port: "in[0]" }
 }
net {
	name: "n9169"
	terminal	{ cell: "LUT__15188" port: "out" }
	terminal	{ cell: "LUT__15192" port: "in[1]" }
 }
net {
	name: "n9170"
	terminal	{ cell: "LUT__15189" port: "out" }
	terminal	{ cell: "LUT__15190" port: "in[2]" }
	terminal	{ cell: "LUT__15259" port: "in[0]" }
	terminal	{ cell: "LUT__15263" port: "in[2]" }
	terminal	{ cell: "LUT__15274" port: "in[0]" }
	terminal	{ cell: "LUT__15288" port: "in[2]" }
	terminal	{ cell: "LUT__15291" port: "in[1]" }
 }
net {
	name: "n9171"
	terminal	{ cell: "LUT__15190" port: "out" }
	terminal	{ cell: "LUT__15192" port: "in[0]" }
 }
net {
	name: "n9172"
	terminal	{ cell: "LUT__15191" port: "out" }
	terminal	{ cell: "LUT__15192" port: "in[3]" }
	terminal	{ cell: "LUT__15193" port: "in[2]" }
	terminal	{ cell: "LUT__15260" port: "in[2]" }
	terminal	{ cell: "LUT__15264" port: "in[2]" }
	terminal	{ cell: "LUT__15267" port: "in[2]" }
	terminal	{ cell: "LUT__15270" port: "in[2]" }
	terminal	{ cell: "LUT__15272" port: "in[3]" }
	terminal	{ cell: "LUT__15274" port: "in[2]" }
	terminal	{ cell: "LUT__15277" port: "in[2]" }
	terminal	{ cell: "LUT__15280" port: "in[2]" }
	terminal	{ cell: "LUT__15283" port: "in[2]" }
	terminal	{ cell: "LUT__15286" port: "in[2]" }
	terminal	{ cell: "LUT__15289" port: "in[2]" }
	terminal	{ cell: "LUT__15291" port: "in[3]" }
	terminal	{ cell: "LUT__15294" port: "in[2]" }
	terminal	{ cell: "LUT__15297" port: "in[2]" }
	terminal	{ cell: "LUT__15300" port: "in[2]" }
 }
net {
	name: "n9173"
	terminal	{ cell: "LUT__15192" port: "out" }
	terminal	{ cell: "LUT__15194" port: "in[0]" }
 }
net {
	name: "n9174"
	terminal	{ cell: "LUT__15193" port: "out" }
	terminal	{ cell: "LUT__15194" port: "in[2]" }
	terminal	{ cell: "LUT__15197" port: "in[2]" }
	terminal	{ cell: "LUT__15261" port: "in[2]" }
	terminal	{ cell: "LUT__15265" port: "in[2]" }
	terminal	{ cell: "LUT__15268" port: "in[2]" }
	terminal	{ cell: "LUT__15271" port: "in[2]" }
	terminal	{ cell: "LUT__15273" port: "in[2]" }
	terminal	{ cell: "LUT__15275" port: "in[2]" }
	terminal	{ cell: "LUT__15278" port: "in[2]" }
	terminal	{ cell: "LUT__15281" port: "in[2]" }
	terminal	{ cell: "LUT__15284" port: "in[2]" }
	terminal	{ cell: "LUT__15287" port: "in[2]" }
	terminal	{ cell: "LUT__15290" port: "in[2]" }
	terminal	{ cell: "LUT__15292" port: "in[2]" }
	terminal	{ cell: "LUT__15295" port: "in[2]" }
	terminal	{ cell: "LUT__15298" port: "in[2]" }
	terminal	{ cell: "LUT__15300" port: "in[3]" }
 }
net {
	name: "n9175"
	terminal	{ cell: "LUT__15195" port: "out" }
	terminal	{ cell: "LUT__15197" port: "in[1]" }
 }
net {
	name: "n9176"
	terminal	{ cell: "LUT__15196" port: "out" }
	terminal	{ cell: "LUT__15197" port: "in[0]" }
	terminal	{ cell: "LUT__15312" port: "in[0]" }
 }
net {
	name: "n9177"
	terminal	{ cell: "LUT__15199" port: "out" }
	terminal	{ cell: "LUT__15200" port: "in[3]" }
	terminal	{ cell: "LUT__15201" port: "in[3]" }
	terminal	{ cell: "LUT__15301" port: "in[0]" }
	terminal	{ cell: "LUT__15305" port: "in[3]" }
	terminal	{ cell: "LUT__15308" port: "in[2]" }
 }
net {
	name: "n9178"
	terminal	{ cell: "LUT__15200" port: "out" }
	terminal	{ cell: "LUT__15202" port: "in[0]" }
 }
net {
	name: "n9179"
	terminal	{ cell: "LUT__15201" port: "out" }
	terminal	{ cell: "LUT__15202" port: "in[1]" }
 }
net {
	name: "n9180"
	terminal	{ cell: "LUT__15202" port: "out" }
	terminal	{ cell: "LUT__15203" port: "in[0]" }
 }
net {
	name: "n9181"
	terminal	{ cell: "LUT__15204" port: "out" }
	terminal	{ cell: "LUT__15205" port: "in[2]" }
	terminal	{ cell: "LUT__15346" port: "in[2]" }
	terminal	{ cell: "LUT__15352" port: "in[0]" }
	terminal	{ cell: "LUT__15355" port: "in[0]" }
	terminal	{ cell: "LUT__15358" port: "in[0]" }
	terminal	{ cell: "LUT__15361" port: "in[0]" }
	terminal	{ cell: "LUT__15364" port: "in[0]" }
	terminal	{ cell: "LUT__15367" port: "in[0]" }
	terminal	{ cell: "LUT__15370" port: "in[0]" }
	terminal	{ cell: "LUT__15373" port: "in[0]" }
	terminal	{ cell: "LUT__15376" port: "in[0]" }
	terminal	{ cell: "LUT__15379" port: "in[0]" }
	terminal	{ cell: "LUT__15382" port: "in[0]" }
	terminal	{ cell: "LUT__15385" port: "in[0]" }
 }
net {
	name: "n9182"
	terminal	{ cell: "LUT__15205" port: "out" }
	terminal	{ cell: "LUT__15208" port: "in[1]" }
 }
net {
	name: "n9183"
	terminal	{ cell: "LUT__15206" port: "out" }
	terminal	{ cell: "LUT__15207" port: "in[2]" }
 }
net {
	name: "n9184"
	terminal	{ cell: "LUT__15207" port: "out" }
	terminal	{ cell: "LUT__15208" port: "in[0]" }
 }
net {
	name: "n9185"
	terminal	{ cell: "LUT__15210" port: "out" }
	terminal	{ cell: "LUT__15211" port: "in[1]" }
	terminal	{ cell: "LUT__15249" port: "in[2]" }
 }
net {
	name: "n9186"
	terminal	{ cell: "LUT__15211" port: "out" }
	terminal	{ cell: "LUT__15212" port: "in[2]" }
 }
net {
	name: "n9187"
	terminal	{ cell: "LUT__15253" port: "out" }
	terminal	{ cell: "LUT__15254" port: "in[1]" }
	terminal	{ cell: "LUT__15256" port: "in[2]" }
 }
net {
	name: "n9188"
	terminal	{ cell: "LUT__15254" port: "out" }
	terminal	{ cell: "LUT__15255" port: "in[0]" }
 }
net {
	name: "n9189"
	terminal	{ cell: "LUT__15258" port: "out" }
	terminal	{ cell: "LUT__15259" port: "in[3]" }
 }
net {
	name: "n9190"
	terminal	{ cell: "LUT__15259" port: "out" }
	terminal	{ cell: "LUT__15260" port: "in[0]" }
 }
net {
	name: "n9191"
	terminal	{ cell: "LUT__15260" port: "out" }
	terminal	{ cell: "LUT__15261" port: "in[0]" }
 }
net {
	name: "n9192"
	terminal	{ cell: "LUT__15262" port: "out" }
	terminal	{ cell: "LUT__15263" port: "in[0]" }
 }
net {
	name: "n9193"
	terminal	{ cell: "LUT__15263" port: "out" }
	terminal	{ cell: "LUT__15264" port: "in[0]" }
 }
net {
	name: "n9194"
	terminal	{ cell: "LUT__15264" port: "out" }
	terminal	{ cell: "LUT__15265" port: "in[0]" }
 }
net {
	name: "n9195"
	terminal	{ cell: "LUT__15266" port: "out" }
	terminal	{ cell: "LUT__15267" port: "in[0]" }
 }
net {
	name: "n9196"
	terminal	{ cell: "LUT__15267" port: "out" }
	terminal	{ cell: "LUT__15268" port: "in[0]" }
 }
net {
	name: "n9197"
	terminal	{ cell: "LUT__15269" port: "out" }
	terminal	{ cell: "LUT__15270" port: "in[0]" }
 }
net {
	name: "n9198"
	terminal	{ cell: "LUT__15270" port: "out" }
	terminal	{ cell: "LUT__15271" port: "in[0]" }
 }
net {
	name: "n9199"
	terminal	{ cell: "LUT__15272" port: "out" }
	terminal	{ cell: "LUT__15273" port: "in[0]" }
 }
net {
	name: "n9200"
	terminal	{ cell: "LUT__15274" port: "out" }
	terminal	{ cell: "LUT__15275" port: "in[0]" }
 }
net {
	name: "n9201"
	terminal	{ cell: "LUT__15276" port: "out" }
	terminal	{ cell: "LUT__15277" port: "in[0]" }
 }
net {
	name: "n9202"
	terminal	{ cell: "LUT__15277" port: "out" }
	terminal	{ cell: "LUT__15278" port: "in[0]" }
 }
net {
	name: "n9203"
	terminal	{ cell: "LUT__15279" port: "out" }
	terminal	{ cell: "LUT__15280" port: "in[0]" }
 }
net {
	name: "n9204"
	terminal	{ cell: "LUT__15280" port: "out" }
	terminal	{ cell: "LUT__15281" port: "in[0]" }
 }
net {
	name: "n9205"
	terminal	{ cell: "LUT__15282" port: "out" }
	terminal	{ cell: "LUT__15283" port: "in[0]" }
 }
net {
	name: "n9206"
	terminal	{ cell: "LUT__15283" port: "out" }
	terminal	{ cell: "LUT__15284" port: "in[0]" }
 }
net {
	name: "n9207"
	terminal	{ cell: "LUT__15285" port: "out" }
	terminal	{ cell: "LUT__15286" port: "in[0]" }
 }
net {
	name: "n9208"
	terminal	{ cell: "LUT__15286" port: "out" }
	terminal	{ cell: "LUT__15287" port: "in[0]" }
 }
net {
	name: "n9209"
	terminal	{ cell: "LUT__15288" port: "out" }
	terminal	{ cell: "LUT__15289" port: "in[0]" }
 }
net {
	name: "n9210"
	terminal	{ cell: "LUT__15289" port: "out" }
	terminal	{ cell: "LUT__15290" port: "in[0]" }
 }
net {
	name: "n9211"
	terminal	{ cell: "LUT__15291" port: "out" }
	terminal	{ cell: "LUT__15292" port: "in[0]" }
 }
net {
	name: "n9212"
	terminal	{ cell: "LUT__15293" port: "out" }
	terminal	{ cell: "LUT__15294" port: "in[0]" }
 }
net {
	name: "n9213"
	terminal	{ cell: "LUT__15294" port: "out" }
	terminal	{ cell: "LUT__15295" port: "in[0]" }
 }
net {
	name: "n9214"
	terminal	{ cell: "LUT__15296" port: "out" }
	terminal	{ cell: "LUT__15297" port: "in[0]" }
 }
net {
	name: "n9215"
	terminal	{ cell: "LUT__15297" port: "out" }
	terminal	{ cell: "LUT__15298" port: "in[0]" }
 }
net {
	name: "n9216"
	terminal	{ cell: "LUT__15299" port: "out" }
	terminal	{ cell: "LUT__15300" port: "in[0]" }
 }
net {
	name: "n9217"
	terminal	{ cell: "LUT__15301" port: "out" }
	terminal	{ cell: "LUT__15304" port: "in[2]" }
 }
net {
	name: "n9218"
	terminal	{ cell: "LUT__15302" port: "out" }
	terminal	{ cell: "LUT__15304" port: "in[1]" }
 }
net {
	name: "n9219"
	terminal	{ cell: "LUT__15303" port: "out" }
	terminal	{ cell: "LUT__15304" port: "in[3]" }
 }
net {
	name: "n9220"
	terminal	{ cell: "LUT__15305" port: "out" }
	terminal	{ cell: "LUT__15307" port: "in[0]" }
 }
net {
	name: "n9221"
	terminal	{ cell: "LUT__15306" port: "out" }
	terminal	{ cell: "LUT__15307" port: "in[1]" }
 }
net {
	name: "n9222"
	terminal	{ cell: "LUT__15308" port: "out" }
	terminal	{ cell: "LUT__15309" port: "in[1]" }
 }
net {
	name: "n9223"
	terminal	{ cell: "LUT__15311" port: "out" }
	terminal	{ cell: "LUT__15312" port: "in[3]" }
 }
net {
	name: "n9224"
	terminal	{ cell: "LUT__15317" port: "out" }
	terminal	{ cell: "LUT__15318" port: "in[0]" }
 }
net {
	name: "n9225"
	terminal	{ cell: "LUT__15318" port: "out" }
	terminal	{ cell: "LUT__15319" port: "in[2]" }
	terminal	{ cell: "LUT__15322" port: "in[2]" }
	terminal	{ cell: "LUT__15323" port: "in[2]" }
	terminal	{ cell: "LUT__15329" port: "in[2]" }
	terminal	{ cell: "LUT__15333" port: "in[2]" }
	terminal	{ cell: "LUT__15334" port: "in[2]" }
	terminal	{ cell: "LUT__15335" port: "in[2]" }
	terminal	{ cell: "LUT__15337" port: "in[2]" }
	terminal	{ cell: "LUT__15338" port: "in[2]" }
	terminal	{ cell: "LUT__15340" port: "in[2]" }
	terminal	{ cell: "LUT__15341" port: "in[2]" }
	terminal	{ cell: "LUT__15343" port: "in[2]" }
	terminal	{ cell: "LUT__15344" port: "in[2]" }
	terminal	{ cell: "LUT__15345" port: "in[1]" }
 }
net {
	name: "n9226"
	terminal	{ cell: "LUT__15346" port: "out" }
	terminal	{ cell: "LUT__15349" port: "in[1]" }
 }
net {
	name: "n9227"
	terminal	{ cell: "LUT__15347" port: "out" }
	terminal	{ cell: "LUT__15348" port: "in[2]" }
 }
net {
	name: "n9228"
	terminal	{ cell: "LUT__15348" port: "out" }
	terminal	{ cell: "LUT__15349" port: "in[0]" }
 }
net {
	name: "n9229"
	terminal	{ cell: "LUT__15350" port: "out" }
	terminal	{ cell: "LUT__15351" port: "in[2]" }
 }
net {
	name: "n9230"
	terminal	{ cell: "LUT__15351" port: "out" }
	terminal	{ cell: "LUT__15352" port: "in[2]" }
 }
net {
	name: "n9231"
	terminal	{ cell: "LUT__15353" port: "out" }
	terminal	{ cell: "LUT__15354" port: "in[2]" }
 }
net {
	name: "n9232"
	terminal	{ cell: "LUT__15354" port: "out" }
	terminal	{ cell: "LUT__15355" port: "in[2]" }
 }
net {
	name: "n9233"
	terminal	{ cell: "LUT__15356" port: "out" }
	terminal	{ cell: "LUT__15357" port: "in[2]" }
 }
net {
	name: "n9234"
	terminal	{ cell: "LUT__15357" port: "out" }
	terminal	{ cell: "LUT__15358" port: "in[2]" }
 }
net {
	name: "n9235"
	terminal	{ cell: "LUT__15359" port: "out" }
	terminal	{ cell: "LUT__15360" port: "in[2]" }
 }
net {
	name: "n9236"
	terminal	{ cell: "LUT__15360" port: "out" }
	terminal	{ cell: "LUT__15361" port: "in[2]" }
 }
net {
	name: "n9237"
	terminal	{ cell: "LUT__15362" port: "out" }
	terminal	{ cell: "LUT__15363" port: "in[2]" }
 }
net {
	name: "n9238"
	terminal	{ cell: "LUT__15363" port: "out" }
	terminal	{ cell: "LUT__15364" port: "in[2]" }
 }
net {
	name: "n9239"
	terminal	{ cell: "LUT__15365" port: "out" }
	terminal	{ cell: "LUT__15366" port: "in[2]" }
 }
net {
	name: "n9240"
	terminal	{ cell: "LUT__15366" port: "out" }
	terminal	{ cell: "LUT__15367" port: "in[2]" }
 }
net {
	name: "n9241"
	terminal	{ cell: "LUT__15368" port: "out" }
	terminal	{ cell: "LUT__15369" port: "in[2]" }
 }
net {
	name: "n9242"
	terminal	{ cell: "LUT__15369" port: "out" }
	terminal	{ cell: "LUT__15370" port: "in[2]" }
 }
net {
	name: "n9243"
	terminal	{ cell: "LUT__15371" port: "out" }
	terminal	{ cell: "LUT__15372" port: "in[2]" }
 }
net {
	name: "n9244"
	terminal	{ cell: "LUT__15372" port: "out" }
	terminal	{ cell: "LUT__15373" port: "in[2]" }
 }
net {
	name: "n9245"
	terminal	{ cell: "LUT__15374" port: "out" }
	terminal	{ cell: "LUT__15375" port: "in[2]" }
 }
net {
	name: "n9246"
	terminal	{ cell: "LUT__15375" port: "out" }
	terminal	{ cell: "LUT__15376" port: "in[2]" }
 }
net {
	name: "n9247"
	terminal	{ cell: "LUT__15377" port: "out" }
	terminal	{ cell: "LUT__15378" port: "in[2]" }
 }
net {
	name: "n9248"
	terminal	{ cell: "LUT__15378" port: "out" }
	terminal	{ cell: "LUT__15379" port: "in[2]" }
 }
net {
	name: "n9249"
	terminal	{ cell: "LUT__15380" port: "out" }
	terminal	{ cell: "LUT__15381" port: "in[2]" }
 }
net {
	name: "n9250"
	terminal	{ cell: "LUT__15381" port: "out" }
	terminal	{ cell: "LUT__15382" port: "in[2]" }
 }
net {
	name: "n9251"
	terminal	{ cell: "LUT__15383" port: "out" }
	terminal	{ cell: "LUT__15384" port: "in[2]" }
 }
net {
	name: "n9252"
	terminal	{ cell: "LUT__15384" port: "out" }
	terminal	{ cell: "LUT__15385" port: "in[2]" }
 }
net {
	name: "n9253"
	terminal	{ cell: "LUT__15386" port: "out" }
	terminal	{ cell: "LUT__15389" port: "in[1]" }
 }
net {
	name: "n9254"
	terminal	{ cell: "LUT__15387" port: "out" }
	terminal	{ cell: "LUT__15388" port: "in[2]" }
 }
net {
	name: "n9255"
	terminal	{ cell: "LUT__15388" port: "out" }
	terminal	{ cell: "LUT__15389" port: "in[0]" }
 }
net {
	name: "n9256"
	terminal	{ cell: "LUT__15390" port: "out" }
	terminal	{ cell: "LUT__15392" port: "in[1]" }
 }
net {
	name: "n9257"
	terminal	{ cell: "LUT__15391" port: "out" }
	terminal	{ cell: "LUT__15392" port: "in[2]" }
 }
net {
	name: "n9258"
	terminal	{ cell: "LUT__15394" port: "out" }
	terminal	{ cell: "LUT__15395" port: "in[0]" }
 }
net {
	name: "n9259"
	terminal	{ cell: "LUT__15395" port: "out" }
	terminal	{ cell: "LUT__15396" port: "in[1]" }
	terminal	{ cell: "LUT__15397" port: "in[2]" }
	terminal	{ cell: "LUT__15398" port: "in[2]" }
	terminal	{ cell: "LUT__15399" port: "in[1]" }
 }
net {
	name: "n9260"
	terminal	{ cell: "LUT__15403" port: "out" }
	terminal	{ cell: "LUT__15404" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_RX_ULPS_ACTIVE_NOT_LAN1"
	terminal	{ cell: "MipiDphyRx1_RX_ULPS_ACTIVE_NOT_LAN1" port: "inpad" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_22/async_reg[0][1]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_ULPS_ACTIVE_NOT_LAN0"
	terminal	{ cell: "MipiDphyRx1_RX_ULPS_ACTIVE_NOT_LAN0" port: "inpad" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_22/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_ULPS_ESC_LAN1"
	terminal	{ cell: "MipiDphyRx1_RX_ULPS_ESC_LAN1" port: "inpad" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_20/async_reg[0][1]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_ULPS_ESC_LAN0"
	terminal	{ cell: "MipiDphyRx1_RX_ULPS_ESC_LAN0" port: "inpad" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_20/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_ULPS_ACTIVE_CLK_NOT"
	terminal	{ cell: "MipiDphyRx1_RX_ULPS_ACTIVE_CLK_NOT" port: "inpad" }
	terminal	{ cell: "LUT__12156" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_RX_ULPS_CLK_NOT"
	terminal	{ cell: "MipiDphyRx1_RX_ULPS_CLK_NOT" port: "inpad" }
	terminal	{ cell: "LUT__12153" port: "in[0]" }
 }
net {
	name: "iSCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iSCLK" port: "inpad" }
	terminal	{ cell: "rAxiRdata[7]~FF" port: "CLK" }
	terminal	{ cell: "MipiDphyRx1_RST0_N~FF" port: "CLK" }
	terminal	{ cell: "rAxiRdata[1]~FF" port: "CLK" }
	terminal	{ cell: "rAxiRdata[14]~FF" port: "CLK" }
	terminal	{ cell: "rAxiRdata[6]~FF" port: "CLK" }
	terminal	{ cell: "rAxiRdata[13]~FF" port: "CLK" }
	terminal	{ cell: "rAxiRdata[12]~FF" port: "CLK" }
	terminal	{ cell: "rAxiRdata[5]~FF" port: "CLK" }
	terminal	{ cell: "rAxiRdata[11]~FF" port: "CLK" }
	terminal	{ cell: "rAxiRdata[10]~FF" port: "CLK" }
	terminal	{ cell: "rAxiRdata[4]~FF" port: "CLK" }
	terminal	{ cell: "rAxiRdata[9]~FF" port: "CLK" }
	terminal	{ cell: "rAxiRdata[8]~FF" port: "CLK" }
	terminal	{ cell: "rAxiRdata[3]~FF" port: "CLK" }
	terminal	{ cell: "rAxiRdata[2]~FF" port: "CLK" }
	terminal	{ cell: "rAxiArvalid~FF" port: "CLK" }
	terminal	{ cell: "rAxiRdata[0]~FF" port: "CLK" }
	terminal	{ cell: "rSRST_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxValidHS_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_0/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/receive_error~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rIpCoreHsnRST[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrSotSyncHS_sync[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_19/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_18/async_reg[0][1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrControl_sync[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrControl_sync[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_18/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_17/async_reg[0][1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrEsc_sync[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrEsc_sync[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_17/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_14/async_reg[0][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/undersize_pkt_error_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_13/async_reg[0][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/crc_error_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_12/async_reg[0][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc3_error_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_11/async_reg[0][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc2_error_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_10/async_reg[0][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc1_error_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_9/async_reg[0][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc0_error_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_8/async_reg[0][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc3_error_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_7/async_reg[0][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc2_error_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_6/async_reg[0][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc1_error_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_5/async_reg[0][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc0_error_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_3/async_reg[0][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/ecc_1bit_error_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_2/async_reg[0][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[0]~FF" port: "CLK" }
	terminal	{ cell: "wAxiRdata[14]_2~FF" port: "CLK" }
	terminal	{ cell: "wAxiRdata[13]_2~FF" port: "CLK" }
	terminal	{ cell: "wAxiRdata[12]_2~FF" port: "CLK" }
	terminal	{ cell: "wAxiRdata[11]_2~FF" port: "CLK" }
	terminal	{ cell: "wAxiRdata[10]_2~FF" port: "CLK" }
	terminal	{ cell: "wAxiRdata[9]_2~FF" port: "CLK" }
	terminal	{ cell: "wAxiRdata[8]_2~FF" port: "CLK" }
	terminal	{ cell: "wAxiRdata[7]_2~FF" port: "CLK" }
	terminal	{ cell: "wAxiRdata[6]_2~FF" port: "CLK" }
	terminal	{ cell: "wAxiRdata[5]_2~FF" port: "CLK" }
	terminal	{ cell: "wAxiRdata[4]_2~FF" port: "CLK" }
	terminal	{ cell: "wAxiRdata[3]_2~FF" port: "CLK" }
	terminal	{ cell: "wAxiRdata[2]_2~FF" port: "CLK" }
	terminal	{ cell: "wAxiRdata[1]_2~FF" port: "CLK" }
	terminal	{ cell: "wAxiRdata[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr_vld~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[2]~FF" port: "CLK" }
	terminal	{ cell: "wAxiArready~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/loc_raddr[1]~FF" port: "CLK" }
	terminal	{ cell: "wAxiRvalid_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_24/async_reg[0][1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/crc_error_reg~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/pixel_fifo_empty_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_1/async_reg[0][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/pixel_fifo_full_sync_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_0/async_reg[0][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/receive_error_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxStopState_sync[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/ecc_1bit_error_reg~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/undersize_pkt_error_reg~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc0_error_reg~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc1_error_reg~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc2_error_reg~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/line_sync_vc3_error_reg~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc0_error_reg~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc1_error_reg~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc2_error_reg~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/frame_sync_vc3_error_reg~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/receive_error_reg~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxStopState_sync[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_24/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_23/async_reg[0][1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxSkewCalHS_sync[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxSkewCalHS_sync[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_23/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_22/async_reg[0][1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsActiveNot_sync[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsActiveNot_sync[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_22/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_20/async_reg[0][1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsEsc_sync[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxUlpsEsc_sync[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_20/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_19/async_reg[0][1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/RxErrSotSyncHS_sync[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/status[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/init_cnt[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rIpCoreHsnRST[1]~FF" port: "CLK" }
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/commit_sync1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/commit_sync2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[32]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[33]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[34]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[35]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[36]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[37]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[38]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[39]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[40]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[41]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[42]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[43]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[44]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[45]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[46]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[47]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[48]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[49]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[50]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[51]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[52]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[53]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[54]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[55]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[56]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[57]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[58]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[59]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[60]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[61]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[78]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[79]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[80]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[81]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[82]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[83]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[84]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[85]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[86]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[87]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[88]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[89]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[90]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[91]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[92]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[93]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[94]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[95]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[96]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clkb~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/probe_in_sync[97]~FF" port: "CLK" }
	terminal	{ cell: "wAxiAraddr[2]_2~FF" port: "CLK" }
	terminal	{ cell: "wAxiAraddr[3]_2~FF" port: "CLK" }
	terminal	{ cell: "wAxiAraddr[4]_2~FF" port: "CLK" }
	terminal	{ cell: "wAxiAraddr[5]_2~FF" port: "CLK" }
	terminal	{ cell: "iSCLK~CLKOUT~1~338" port: "outpad" }
	terminal	{ cell: "iSCLK~CLKOUT~1~491" port: "outpad" }
	terminal	{ cell: "iSCLK~CLKOUT~2~150" port: "outpad" }
 }
net {
	name: "iPushSw[0]"
	terminal	{ cell: "iPushSw[0]" port: "inpad" }
	terminal	{ cell: "MipiDphyRx1_RST0_N~FF" port: "SR" }
	terminal	{ cell: "rPRST~FF" port: "SR" }
	terminal	{ cell: "rnPRST~FF" port: "SR" }
	terminal	{ cell: "rFRST~FF" port: "SR" }
	terminal	{ cell: "rBRST~FF" port: "SR" }
	terminal	{ cell: "rVRST~FF" port: "SR" }
	terminal	{ cell: "rSRST_2~FF" port: "SR" }
 }
net {
	name: "iAdv7511Scl"
	terminal	{ cell: "iAdv7511Scl" port: "in" }
	terminal	{ cell: "LUT__14771" port: "in[1]" }
 }
net {
	name: "iAdv7511Sda"
	terminal	{ cell: "iAdv7511Sda" port: "in" }
	terminal	{ cell: "LUT__14778" port: "in[0]" }
	terminal	{ cell: "LUT__14783" port: "in[0]" }
	terminal	{ cell: "LUT__14785" port: "in[0]" }
	terminal	{ cell: "LUT__14795" port: "in[1]" }
	terminal	{ cell: "LUT__14808" port: "in[1]" }
	terminal	{ cell: "LUT__14815" port: "in[0]" }
	terminal	{ cell: "LUT__14834" port: "in[1]" }
	terminal	{ cell: "LUT__14880" port: "in[1]" }
	terminal	{ cell: "LUT__14918" port: "in[2]" }
 }
net {
	name: "jtag_inst1_RESET"
	terminal	{ cell: "jtag_inst1_RESET" port: "inpad" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_reg_r0[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/module_state[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/bit_count[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/opcode[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/opcode[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/address_counter[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/address_counter[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/address_counter[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_reg_r0[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_reg_r0[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/word_count[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_register_select[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/data_out_shift_reg[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/module_state[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/module_state[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/module_state[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[27]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[28]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[29]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[30]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/crc_data_out[31]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_register_select[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_register_select[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/vio0/vio_core_inst/internal_register_select[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "SR" }
 }
net {
	name: "jtag_inst1_UPDATE"
	terminal	{ cell: "jtag_inst1_UPDATE" port: "inpad" }
	terminal	{ cell: "LUT__12088" port: "in[0]" }
	terminal	{ cell: "LUT__15120" port: "in[1]" }
	terminal	{ cell: "LUT__15131" port: "in[0]" }
	terminal	{ cell: "LUT__15134" port: "in[3]" }
	terminal	{ cell: "LUT__15137" port: "in[0]" }
	terminal	{ cell: "LUT__15140" port: "in[0]" }
	terminal	{ cell: "LUT__15200" port: "in[1]" }
	terminal	{ cell: "LUT__15306" port: "in[2]" }
	terminal	{ cell: "LUT__15309" port: "in[0]" }
	terminal	{ cell: "LUT__15404" port: "in[1]" }
 }
net {
	name: "jtag_inst1_SHIFT"
	terminal	{ cell: "jtag_inst1_SHIFT" port: "inpad" }
	terminal	{ cell: "LUT__15195" port: "in[1]" }
	terminal	{ cell: "LUT__15430" port: "in[1]" }
 }
net {
	name: "jtag_inst1_TDI"
	terminal	{ cell: "jtag_inst1_TDI" port: "inpad" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "D" }
	terminal	{ cell: "LUT__15317" port: "in[0]" }
 }
net {
	name: "jtag_inst1_CAPTURE"
	terminal	{ cell: "jtag_inst1_CAPTURE" port: "inpad" }
	terminal	{ cell: "LUT__15133" port: "in[0]" }
 }
net {
	name: "pll_inst1_LOCKED"
	terminal	{ cell: "pll_inst1_LOCKED" port: "inpad" }
	terminal	{ cell: "LUT__12050" port: "in[0]" }
	terminal	{ cell: "LUT__14752" port: "in[2]" }
 }
net {
	name: "iFCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iFCLK" port: "inpad" }
	terminal	{ cell: "rFRST~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wCdcFifoEmp[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wCdcFifoRvd[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcRe~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWe~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rRvd~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rConvertCnt[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rConvertCnt[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[3][15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[2][15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rWd[1][15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcWd[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mPixelFormatConverter/rSt[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcFifoFull[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wPfcFifoEmp[0]~FF" port: "CLK" }
	terminal	{ cell: "wVideoVd~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rRA[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/rWA[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "CLK" }
	terminal	{ cell: "wVideofull~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[12]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[3]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[4]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[5]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[6]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[7]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[8]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[9]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[10]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[11]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rTmpCount[12]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[2].mPulseGenerator/rSft[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[3]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[4]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mCsiPfcFifo/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
 }
net {
	name: "pll_inst2_LOCKED"
	terminal	{ cell: "pll_inst2_LOCKED" port: "inpad" }
	terminal	{ cell: "LUT__12050" port: "in[1]" }
 }
net {
	name: "jtag_inst1_SEL"
	terminal	{ cell: "jtag_inst1_SEL" port: "inpad" }
	terminal	{ cell: "LUT__15404" port: "in[3]" }
	terminal	{ cell: "LUT__15430" port: "in[0]" }
 }
net {
	name: "iPCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iPCLK" port: "inpad" }
	terminal	{ cell: "rPRST~FF" port: "CLK" }
	terminal	{ cell: "rnPRST~FF" port: "CLK" }
	terminal	{ cell: "wHsyncCntMonitor[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rPplCnt[0]~FF" port: "CLK" }
	terminal	{ cell: "wPplCntMonitor[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rPplMonitorSel~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/start_fifo_read~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/hsync_int~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/prog_empty_o_reg~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_reg~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW6_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_0/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW7_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_1/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW8_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_2/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW10_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_3/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW12_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_4/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW14_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_5/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RAW20_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_6/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB444_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_7/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB555_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_8/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB565_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_9/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/RGB888_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_10/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_8_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_11/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_422_10_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_12/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_legacy_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_13/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_8_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_14/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/YUV_420_10_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_15/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/gen_long_pkt_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_16/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/user_define_8bit_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_17/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/embed_8bit_nonvideo_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_18/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/odd_line_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_19/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/vc_sync[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][1]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/syncreg_23/async_reg[0][0]~FF" port: "CLK" }
	terminal	{ cell: "oTestPort[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/extra_pixel_count[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/extra_pixel_count[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/extra_pixel_count[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_40bit~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[16]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[17]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[18]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[19]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[20]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[21]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[22]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[23]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[24]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[25]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[26]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[27]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[28]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[29]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[30]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[31]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[32]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[33]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[34]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[35]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[36]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[37]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[38]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[39]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[40]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[41]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[42]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[43]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[44]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[45]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[46]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[47]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[48]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[49]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[50]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[51]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[52]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[53]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[54]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[55]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[56]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[57]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[58]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[59]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[60]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[61]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[62]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[63]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[48]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[49]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[50]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[51]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[52]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[53]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[54]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[55]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[56]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[57]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[58]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[59]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[60]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[61]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[62]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p2[63]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[16]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[17]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[18]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[19]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[20]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[21]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[22]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[23]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[24]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[25]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[26]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[27]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[28]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[29]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[30]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[31]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[32]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[33]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[34]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[35]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[36]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[37]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[38]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_40bit[39]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_48bit~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[16]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[17]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[18]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[19]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[20]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[21]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[22]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[23]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[24]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[25]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[26]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[27]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[28]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[29]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[30]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[31]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[32]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[33]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[34]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[35]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[36]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[37]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[38]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[39]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[40]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[41]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[42]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[43]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[44]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[45]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[46]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_48bit[47]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_56bit~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[16]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[17]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[18]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[19]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[20]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[21]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[22]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[23]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[24]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[25]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[26]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[27]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[28]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[29]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[30]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[31]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[32]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[33]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[34]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[35]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[36]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[37]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[38]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[39]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[40]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[41]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[42]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[43]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[44]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[45]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[46]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[47]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[48]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[49]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[50]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[51]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[52]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[53]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[54]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_56bit[55]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_valid_64bit~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[16]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[17]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[18]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[19]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[20]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[21]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[22]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[23]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[24]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[25]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[26]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[27]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[28]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[29]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[30]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[31]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[32]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[33]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[34]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[35]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[36]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[37]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[38]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[39]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[40]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[41]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[42]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[43]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[44]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[45]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[46]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[47]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[48]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[49]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[50]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[51]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[52]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[53]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[54]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[55]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[56]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[57]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[58]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[59]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[60]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[61]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[62]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_data_64bit[63]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.rd_rst[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pixel_fifo_empty_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk4.rd_prog_empty_int~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/raddr[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr_r[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[16]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[17]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/pixel_bits_cnt[18]~FF" port: "CLK" }
	terminal	{ cell: "wHsyncCntMonitor[1]~FF" port: "CLK" }
	terminal	{ cell: "wHsyncCntMonitor[2]~FF" port: "CLK" }
	terminal	{ cell: "wHsyncCntMonitor[3]~FF" port: "CLK" }
	terminal	{ cell: "wHsyncCntMonitor[4]~FF" port: "CLK" }
	terminal	{ cell: "wHsyncCntMonitor[5]~FF" port: "CLK" }
	terminal	{ cell: "wHsyncCntMonitor[6]~FF" port: "CLK" }
	terminal	{ cell: "wHsyncCntMonitor[7]~FF" port: "CLK" }
	terminal	{ cell: "wHsyncCntMonitor[8]~FF" port: "CLK" }
	terminal	{ cell: "wHsyncCntMonitor[9]~FF" port: "CLK" }
	terminal	{ cell: "wHsyncCntMonitor[10]~FF" port: "CLK" }
	terminal	{ cell: "wHsyncCntMonitor[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rPplCnt[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rPplCnt[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rPplCnt[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rPplCnt[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rPplCnt[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rPplCnt[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rPplCnt[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rPplCnt[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rPplCnt[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rPplCnt[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rPplCnt[11]~FF" port: "CLK" }
	terminal	{ cell: "wPplCntMonitor[1]~FF" port: "CLK" }
	terminal	{ cell: "wPplCntMonitor[2]~FF" port: "CLK" }
	terminal	{ cell: "wPplCntMonitor[3]~FF" port: "CLK" }
	terminal	{ cell: "wPplCntMonitor[4]~FF" port: "CLK" }
	terminal	{ cell: "wPplCntMonitor[5]~FF" port: "CLK" }
	terminal	{ cell: "wPplCntMonitor[6]~FF" port: "CLK" }
	terminal	{ cell: "wPplCntMonitor[7]~FF" port: "CLK" }
	terminal	{ cell: "wPplCntMonitor[8]~FF" port: "CLK" }
	terminal	{ cell: "wPplCntMonitor[9]~FF" port: "CLK" }
	terminal	{ cell: "wPplCntMonitor[10]~FF" port: "CLK" }
	terminal	{ cell: "wPplCntMonitor[11]~FF" port: "CLK" }
	terminal	{ cell: "wCdcFifoFull~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/rHsyncCnt[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i22_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i21_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[1].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[2].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[3].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[4].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[5].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[6].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[7].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "RCLK" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[7]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[7]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WDATA[8]" }
 }
net {
	name: "MipiDphyRx1_STOPSTATE_LAN0"
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN0" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_24/async_reg[0][0]_2~FF" port: "D" }
	terminal	{ cell: "LUT__12101" port: "in[1]" }
 }
net {
	name: "MipiDphyRx1_STOPSTATE_LAN1"
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN1" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][1]_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_24/async_reg[0][1]~FF" port: "D" }
	terminal	{ cell: "LUT__12101" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_ERR_ESC_LAN0"
	terminal	{ cell: "MipiDphyRx1_ERR_ESC_LAN0" port: "inpad" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_17/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_ERR_CONTROL_LAN1"
	terminal	{ cell: "MipiDphyRx1_ERR_CONTROL_LAN1" port: "inpad" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_18/async_reg[0][1]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_ERR_ESC_LAN1"
	terminal	{ cell: "MipiDphyRx1_ERR_ESC_LAN1" port: "inpad" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_17/async_reg[0][1]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_ERR_CONTROL_LAN0"
	terminal	{ cell: "MipiDphyRx1_ERR_CONTROL_LAN0" port: "inpad" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_18/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN1"
	terminal	{ cell: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN1" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_23/async_reg[0][1]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_ERR_SOT_SYNC_HS_LAN1"
	terminal	{ cell: "MipiDphyRx1_ERR_SOT_SYNC_HS_LAN1" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxErrSotSyncHS_o[1]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_ERR_SOT_SYNC_HS_LAN0"
	terminal	{ cell: "MipiDphyRx1_ERR_SOT_SYNC_HS_LAN0" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxErrSotSyncHS_o[0]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN0"
	terminal	{ cell: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN0" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/rx_csr_inst/syncreg_23/async_reg[0][0]_2~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[0]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[0]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WDATA[0]" }
 }
net {
	name: "MipiDphyRx1_RX_SYNC_HS_LAN1"
	terminal	{ cell: "MipiDphyRx1_RX_SYNC_HS_LAN1" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[1]~FF" port: "D" }
	terminal	{ cell: "LUT__12780" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[1]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[1]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WDATA[1]" }
 }
net {
	name: "MipiDphyRx1_RX_SYNC_HS_LAN0"
	terminal	{ cell: "MipiDphyRx1_RX_SYNC_HS_LAN0" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[0]~FF" port: "D" }
	terminal	{ cell: "LUT__12764" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_RX_VALID_HS_LAN1"
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN1" port: "in" }
	terminal	{ cell: "LUT__12093" port: "in[1]" }
	terminal	{ cell: "LUT__12777" port: "in[3]" }
	terminal	{ cell: "LUT__12780" port: "in[1]" }
 }
net {
	name: "MipiDphyRx1_RX_VALID_HS_LAN0"
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN0" port: "in" }
	terminal	{ cell: "LUT__12093" port: "in[0]" }
	terminal	{ cell: "LUT__12126" port: "in[0]" }
	terminal	{ cell: "LUT__12764" port: "in[1]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[2]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[2]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WDATA[2]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[3]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[3]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WDATA[3]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[4]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[4]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WDATA[5]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[5]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[5]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WDATA[6]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[6]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[6]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WDATA[7]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[7]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[7]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WDATA[8]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[0]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[0]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WDATA[0]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[1]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[1]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WDATA[1]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[2]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[2]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WDATA[2]" }
 }
net {
	name: "iBCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iBCLK" port: "inpad" }
	terminal	{ cell: "rBRST~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_byte_cnt_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_reg_cnt_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RCLK" }
	terminal	{ cell: "iBCLK~CLKOUT~333~334" port: "out" }
	terminal	{ cell: "iBCLK~CLKOUT~333~335" port: "out" }
	terminal	{ cell: "iBCLK~CLKOUT~333~336" port: "out" }
	terminal	{ cell: "iBCLK~CLKOUT~333~337" port: "out" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[3]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[3]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WDATA[3]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[4]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[4]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WDATA[5]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[5]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[5]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WDATA[6]" }
 }
net {
	name: "iVCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iVCLK" port: "inpad" }
	terminal	{ cell: "rVRST~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "CLK" }
	terminal	{ cell: "oTestPort[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "CLK" }
	terminal	{ cell: "oTestPort[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[3]~FF" port: "CLK" }
	terminal	{ cell: "oTestPort[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_3~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_2_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_1_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "iVCLK~CLKOUT~2~605" port: "outpad" }
	terminal	{ cell: "iVCLK~CLKOUT~333~329" port: "outpad" }
 }
net {
	name: "MipiDphyRx1_WORD_CLKOUT_HS"
	type: GLOBAL_CLOCK
	terminal	{ cell: "MipiDphyRx1_WORD_CLKOUT_HS" port: "inpad" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ready_to_rcv_sync~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_1/async_reg[0][0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_sync[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/syncreg_2/async_reg[0][1]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxErrSotSyncHS_o[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxErrSotSyncHS_o[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RxStopState_reg[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/odd_line~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/trigger_extra_byte_reg~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/current_state[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/undersize_pkt_error_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc0_error_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc1_error_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc2_error_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/frame_sync_vc3_error_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc0_error_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc1_error_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc2_error_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/line_sync_vc3_error_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW6_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW7_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW8_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW10_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW12_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW14_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RAW20_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB444_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB555_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB565_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/RGB888_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_8_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_422_10_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_legacy_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_8_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/YUV_420_10_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/user_define_8bit_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/gen_long_pkt_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/embed_8bit_nonvideo_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc8_en~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc16_en~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/check_crc_1p~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/crc_error_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/vld_pkt_header_reg~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/cnt[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/data_cnt[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/vsync_vc_int[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc0_datafield[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc1_datafield[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc2_datafield[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/fs_vc3_datafield[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/actual_pixel_count[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/actual_pixel_count[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/actual_pixel_count[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[16]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[17]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[18]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[19]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[20]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[21]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[22]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[23]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[24]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[25]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[26]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[27]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[28]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[29]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[30]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[31]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[32]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[33]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[34]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[35]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[36]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[37]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[38]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[39]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[40]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[41]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[42]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[43]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[44]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[45]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[46]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[47]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[48]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[49]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[50]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[51]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[52]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[53]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[54]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[55]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[56]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[57]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[58]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[59]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[60]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[61]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[62]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pkt_data[63]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[16]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[17]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[18]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[19]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[20]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[21]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[22]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[23]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[24]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[25]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[26]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[27]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[28]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[29]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[30]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_header[31]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/ecc_1bit_error_2~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxOutDatatype[0]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/vld_pkt_header_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/vc[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/vc[1]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxOutDatatype[1]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxOutDatatype[2]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxOutDatatype[3]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxOutDatatype[4]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxOutDatatype[5]~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[1]_2~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[2]_2~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[3]_2~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[4]_2~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[5]_2~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[6]_2~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[7]_2~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[8]_2~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[9]_2~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[10]_2~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[11]_2~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[12]_2~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[13]_2~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[14]_2~FF" port: "CLK" }
	terminal	{ cell: "wMipiRxWordCnt[15]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.din[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/crc_1p[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/crc16_en_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/crc8_en_r~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_8din_r[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_16din_r[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/genblk5.crc16_d16_gen_inst/reverse_crc_r[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/depacketizer_inst/pkt_crc16_1p[15]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/raddr[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/sync_detected[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/fifo_empty[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/waddr[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/raddr[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/genblk2.a_rst[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/pixel_fifo_full_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/waddr[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/waddr_cntr[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/genblk2.wr_rst[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[1].u1_inst/xefx_fifo_ram/ram" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$g12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$h12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$i12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$j12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$k12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$l1" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2" port: "CLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_2" port: "CLK" }
	terminal	{ cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38" port: "out" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[6]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[6]" port: "in" }
	terminal	{ cell: "MCsiRxController/mCsiIpCore/u_efx_csi2_rx_top/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram" port: "WDATA[7]" }
 }
net {
	name: "iCfgCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iCfgCLK" port: "inpad" }
	terminal	{ cell: "iCfgCLK~CLKOUT~1~37" port: "outpad" }
 }
net {
	name: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38_net"
	type: PERIPHERY
	terminal	{ cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38" port: "OUT" }
	terminal	{ cell: "pt_input_flop_0" port: "CLK" }
	terminal	{ cell: "pt_input_flop_1" port: "CLK" }
	terminal	{ cell: "pt_input_flop_9" port: "CLK" }
	terminal	{ cell: "pt_input_flop_8" port: "CLK" }
	terminal	{ cell: "pt_input_flop_7" port: "CLK" }
	terminal	{ cell: "pt_input_flop_6" port: "CLK" }
	terminal	{ cell: "pt_input_flop_5" port: "CLK" }
	terminal	{ cell: "pt_input_flop_4" port: "CLK" }
	terminal	{ cell: "pt_input_flop_3" port: "CLK" }
	terminal	{ cell: "pt_input_flop_2" port: "CLK" }
	terminal	{ cell: "pt_input_flop_17" port: "CLK" }
	terminal	{ cell: "pt_input_flop_16" port: "CLK" }
	terminal	{ cell: "pt_input_flop_15" port: "CLK" }
	terminal	{ cell: "pt_input_flop_14" port: "CLK" }
	terminal	{ cell: "pt_input_flop_13" port: "CLK" }
	terminal	{ cell: "pt_input_flop_12" port: "CLK" }
	terminal	{ cell: "pt_input_flop_11" port: "CLK" }
	terminal	{ cell: "pt_input_flop_10" port: "CLK" }
	terminal	{ cell: "pt_input_flop_18" port: "CLK" }
	terminal	{ cell: "pt_input_flop_19" port: "CLK" }
	terminal	{ cell: "pt_input_flop_20" port: "CLK" }
	terminal	{ cell: "pt_input_flop_21" port: "CLK" }
	terminal	{ cell: "pt_input_flop_22" port: "CLK" }
	terminal	{ cell: "pt_input_flop_23" port: "CLK" }
	terminal	{ cell: "pt_input_flop_24" port: "CLK" }
	terminal	{ cell: "pt_input_flop_25" port: "CLK" }
	terminal	{ cell: "pt_output_flop_28" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~334_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~334" port: "OUT" }
	terminal	{ cell: "pt_input_flop_27" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~335_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~335" port: "OUT" }
	terminal	{ cell: "pt_input_flop_26" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~336_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~336" port: "OUT" }
	terminal	{ cell: "pt_output_flop_30" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~337_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~337" port: "OUT" }
	terminal	{ cell: "pt_output_flop_29" port: "CLK" }
 }
net {
	name: "pt_input_flop_0_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_0" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_ERR_SOT_SYNC_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_1_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_1" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_ERR_SOT_SYNC_HS_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_10_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_10" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[7]" port: "IN" }
 }
net {
	name: "pt_input_flop_11_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_11" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[6]" port: "IN" }
 }
net {
	name: "pt_input_flop_12_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_12" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[5]" port: "IN" }
 }
net {
	name: "pt_input_flop_13_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_13" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[4]" port: "IN" }
 }
net {
	name: "pt_input_flop_14_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_14" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[3]" port: "IN" }
 }
net {
	name: "pt_input_flop_15_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_15" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[2]" port: "IN" }
 }
net {
	name: "pt_input_flop_16_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_16" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[1]" port: "IN" }
 }
net {
	name: "pt_input_flop_17_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_17" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[0]" port: "IN" }
 }
net {
	name: "pt_input_flop_18_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_18" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_19_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_19" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_2_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_2" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[7]" port: "IN" }
 }
net {
	name: "pt_input_flop_20_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_20" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_SYNC_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_21_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_21" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_SYNC_HS_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_22_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_22" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_23_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_23" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_24_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_24" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_25_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_25" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_26_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_26" port: "Q" }
	terminal	{ cell: "iAdv7511Scl" port: "IN" }
 }
net {
	name: "pt_input_flop_27_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_27" port: "Q" }
	terminal	{ cell: "iAdv7511Sda" port: "IN" }
 }
net {
	name: "pt_input_flop_3_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_3" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[6]" port: "IN" }
 }
net {
	name: "pt_input_flop_4_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_4" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[5]" port: "IN" }
 }
net {
	name: "pt_input_flop_5_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_5" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[4]" port: "IN" }
 }
net {
	name: "pt_input_flop_6_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_6" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[3]" port: "IN" }
 }
net {
	name: "pt_input_flop_7_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_7" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[2]" port: "IN" }
 }
net {
	name: "pt_input_flop_8_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_8" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[1]" port: "IN" }
 }
net {
	name: "pt_input_flop_9_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_9" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[0]" port: "IN" }
 }
net {
	name: "MipiDphyRx1_RST0_N_net"
	type: PERIPHERY
	terminal	{ cell: "MipiDphyRx1_RST0_N" port: "OUT" }
	terminal	{ cell: "pt_output_flop_28" port: "D" }
 }
net {
	name: "oAdv7511SclOe_net"
	type: PERIPHERY
	terminal	{ cell: "oAdv7511SclOe" port: "OUT" }
	terminal	{ cell: "pt_output_flop_29" port: "D" }
 }
net {
	name: "oAdv7511SdaOe_net"
	type: PERIPHERY
	terminal	{ cell: "oAdv7511SdaOe" port: "OUT" }
	terminal	{ cell: "pt_output_flop_30" port: "D" }
 }
