// Seed: 3113750314
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  assign module_1.id_2 = 0;
  output wire id_1;
  logic [1 : -1] id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd15
) (
    input wire id_0,
    input tri1 id_1,
    input wire _id_2
);
  logic [1 : id_2] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_15 = 32'd10
) (
    input uwire id_0,
    output wire id_1,
    input wire id_2,
    output tri id_3,
    input supply1 id_4,
    output tri0 id_5,
    input tri id_6,
    output supply1 id_7,
    input uwire id_8,
    input wand id_9,
    input supply1 id_10,
    input wire id_11,
    input supply1 id_12,
    input uwire id_13,
    output tri1 id_14
    , id_27,
    input tri _id_15,
    output wor id_16,
    output wire id_17,
    output uwire id_18,
    input supply1 id_19,
    output supply0 id_20,
    output logic id_21,
    input supply0 id_22,
    output uwire id_23,
    input supply1 id_24,
    output tri id_25
);
  wire [1 'd0 : id_15] id_28;
  initial begin : LABEL_0
    begin : LABEL_1
      disable id_29;
    end
    id_21 = id_22;
  end
  module_0 modCall_1 (
      id_27,
      id_28,
      id_27,
      id_28
  );
endmodule
