#*****************************************************************************************
# Vivado (TM) v2022.2 (64-bit)
#
# rvfpganexys.tcl: Tcl script for re-creating project 'rvfpganexys'
#
# Generated by Vivado on Thu Oct 10 19:47:04 +0800 2024
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (rvfpganexys.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    "C:/training/labs/RVfpga_NexysA7-DDR/vivado/rvfpganexys.srcs/utils_1/imports/synth_1/rvfpganexys.dcp"
#
# 3. The following remote source files that were added to the original project:-
#
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include/common_cells/registers.svh"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/include/common_defines.vh"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svh"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/clk_gen_nexys.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/BootROM/dpram64.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Peripherals/spi/fifo4.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Peripherals/gpio/gpio_defines.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Peripherals/gpio/gpio_top.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/LiteDRAM/litedram_core.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/LiteDRAM/litedram_top.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Peripherals/ptc/ptc_defines.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Peripherals/ptc/ptc_top.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Peripherals/uart/raminfr.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/LiteDRAM/serv_1.0.2/rtl/serv_alu.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/LiteDRAM/serv_1.0.2/rtl/serv_bufreg.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/LiteDRAM/serv_1.0.2/rtl/serv_params.vh"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/LiteDRAM/serv_1.0.2/rtl/serv_csr.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/LiteDRAM/serv_1.0.2/rtl/serv_ctrl.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/LiteDRAM/serv_1.0.2/rtl/serv_decode.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/LiteDRAM/serv_1.0.2/rtl/serv_mem_if.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_if.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram_if.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_top.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/LiteDRAM/serv_1.0.2/rtl/serv_shift.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/LiteDRAM/serv_1.0.2/rtl/serv_state.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/LiteDRAM/serv_1.0.2/rtl/serv_top.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Peripherals/spi/simple_spi_top.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Peripherals/uart/uart_defines.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Peripherals/uart/uart_receiver.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Peripherals/uart/uart_regs.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Peripherals/uart/uart_rfifo.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Peripherals/uart/uart_sync_flops.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Peripherals/uart/uart_tfifo.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Peripherals/uart/uart_top.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Peripherals/uart/uart_transmitter.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Peripherals/uart/uart_wb.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/veerwolf_core.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/BootROM/wb_mem_wrapper.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog/wb_mux.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cf_math_pkg.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_atop_filter.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_mux.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_xbar.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/bscan_tap.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_def.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/dbg/el2_dbg.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_decode_ctl.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_gpr_ctl.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_ib_ctl.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_tlu_ctl.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_trigger.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/el2_dma_ctrl.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu_alu_ctl.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu_div_ctl.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu_mul_ctl.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_aln_ctl.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_bp_ctl.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_compress_ctl.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_ic_mem.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_iccm_mem.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_ifc_ctl.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_mem_ctl.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/lib/el2_lib.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_addrcheck.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_bus_buffer.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_bus_intf.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_clkdomain.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_dccm_ctl.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_dccm_mem.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_ecc.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_lsc_ctl.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_stbuf.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_trigger.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/el2_mem.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/include/pic_map_auto.h"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/el2_pic_ctrl.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v2.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lzc.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/lib/mem_lib.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_register.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/rvfpganexys.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/LiteDRAM/litedram_core.init"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/LiteDRAM/mem_1.init"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_demux.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_mux.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_xbar.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/verilog-arbiter_0-r3/src/arbiter.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/axi_ram.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/WishboneInterconnect/cdc_utils_0.1-r1/rtl/verilog/cc561.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/WishboneInterconnect/cdc_utils_0.1-r1/rtl/verilog/sync2_pgen.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog/wb_arbiter.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog/wb_cdc.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog/wb_data_resize.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_burst_splitter.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cut.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_delayer.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_dw_converter.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_dw_downsizer.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_dw_upsizer.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_isolate.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_mailbox.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_regs.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_apb.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_multicut.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_serializer.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_to_axi_lite.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cb_filter_pkg.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cb_filter.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_2phase.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_2phase.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/clk_div.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider_counter.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_pkg.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_decode.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_encode.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_detect.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_propagator.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_rx.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_tx.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/exp_backoff.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fall_through_register.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v1.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/find_first_one.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_LFSR_8bit.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_fifo.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/id_queue.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/isochronous_spill_register.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lfsr.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lfsr_16bit.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lfsr_8bit.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/max_counter.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/mv_filter.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/onehot_to_bin.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/plru_tree.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/popcount.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/prioarbiter.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync_wedge.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/rrarbiter.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rstgen.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rstgen_bypass.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/serial_deglitch.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/shift_reg.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter_flushable.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_delay.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_demux.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_fifo.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_filter.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_fork.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_fork_dynamic.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_intf.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_join.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_mux.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_omega_net.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_to_mem.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_xbar.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sub_per_hash.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync_wedge.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/unread.sv"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/BootROM/sw/boot_main.vh"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common_params.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/VeeRwolf/BootROM/sw/boot_main.mem"
#    "C:/training/labs/RVfpga_NexysA7-DDR/Simulators/SimulationSources/rvfpgasim.v"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/rvfpganexys.xdc"
#    "C:/training/labs/RVfpga_NexysA7-DDR/src/LiteDRAM/liteDRAM.xdc"
#
#*****************************************************************************************

# Check file required for this script exists
proc checkRequiredFiles { origin_dir} {
  set status true
  set files [list \
 "[file normalize "$origin_dir/rvfpganexys.srcs/utils_1/imports/synth_1/rvfpganexys.dcp"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find local file $ifile "
      set status false
    }
  }

  set files [list \
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/include/common_cells/registers.svh"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/include/common_defines.vh"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svh"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v"]"\
 "[file normalize "$origin_dir/../src/OtherSources/clk_gen_nexys.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/BootROM/dpram64.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Peripherals/spi/fifo4.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Peripherals/gpio/gpio_defines.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Peripherals/gpio/gpio_top.v"]"\
 "[file normalize "$origin_dir/../src/LiteDRAM/litedram_core.v"]"\
 "[file normalize "$origin_dir/../src/LiteDRAM/litedram_top.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Peripherals/ptc/ptc_defines.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Peripherals/ptc/ptc_top.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Peripherals/uart/raminfr.v"]"\
 "[file normalize "$origin_dir/../src/LiteDRAM/serv_1.0.2/rtl/serv_alu.v"]"\
 "[file normalize "$origin_dir/../src/LiteDRAM/serv_1.0.2/rtl/serv_bufreg.v"]"\
 "[file normalize "$origin_dir/../src/LiteDRAM/serv_1.0.2/rtl/serv_params.vh"]"\
 "[file normalize "$origin_dir/../src/LiteDRAM/serv_1.0.2/rtl/serv_csr.v"]"\
 "[file normalize "$origin_dir/../src/LiteDRAM/serv_1.0.2/rtl/serv_ctrl.v"]"\
 "[file normalize "$origin_dir/../src/LiteDRAM/serv_1.0.2/rtl/serv_decode.v"]"\
 "[file normalize "$origin_dir/../src/LiteDRAM/serv_1.0.2/rtl/serv_mem_if.v"]"\
 "[file normalize "$origin_dir/../src/LiteDRAM/serv_1.0.2/rtl/serv_rf_if.v"]"\
 "[file normalize "$origin_dir/../src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram.v"]"\
 "[file normalize "$origin_dir/../src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram_if.v"]"\
 "[file normalize "$origin_dir/../src/LiteDRAM/serv_1.0.2/rtl/serv_rf_top.v"]"\
 "[file normalize "$origin_dir/../src/LiteDRAM/serv_1.0.2/rtl/serv_shift.v"]"\
 "[file normalize "$origin_dir/../src/LiteDRAM/serv_1.0.2/rtl/serv_state.v"]"\
 "[file normalize "$origin_dir/../src/LiteDRAM/serv_1.0.2/rtl/serv_top.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Peripherals/spi/simple_spi_top.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Peripherals/uart/uart_defines.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Peripherals/uart/uart_receiver.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Peripherals/uart/uart_regs.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Peripherals/uart/uart_rfifo.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Peripherals/uart/uart_sync_flops.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Peripherals/uart/uart_tfifo.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Peripherals/uart/uart_top.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Peripherals/uart/uart_transmitter.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Peripherals/uart/uart_wb.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/veerwolf_core.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/BootROM/wb_mem_wrapper.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog/wb_mux.v"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cf_math_pkg.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_atop_filter.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_mux.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_xbar.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/bscan_tap.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_def.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/dbg/el2_dbg.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_decode_ctl.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_gpr_ctl.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_ib_ctl.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_tlu_ctl.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_trigger.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/el2_dma_ctrl.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu_alu_ctl.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu_div_ctl.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu_mul_ctl.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_aln_ctl.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_bp_ctl.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_compress_ctl.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_ic_mem.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_iccm_mem.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_ifc_ctl.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_mem_ctl.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lib/el2_lib.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_addrcheck.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_bus_buffer.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_bus_intf.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_clkdomain.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_dccm_ctl.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_dccm_mem.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_ecc.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_lsc_ctl.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_stbuf.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_trigger.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/el2_mem.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/include/pic_map_auto.h"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/el2_pic_ctrl.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v2.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lzc.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lib/mem_lib.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_register.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv"]"\
 "[file normalize "$origin_dir/../src/rvfpganexys.sv"]"\
 "[file normalize "$origin_dir/../src/LiteDRAM/litedram_core.init"]"\
 "[file normalize "$origin_dir/../src/LiteDRAM/mem_1.init"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_demux.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_mux.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_xbar.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/verilog-arbiter_0-r3/src/arbiter.v"]"\
 "[file normalize "$origin_dir/../src/OtherSources/axi_ram.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/WishboneInterconnect/cdc_utils_0.1-r1/rtl/verilog/cc561.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/WishboneInterconnect/cdc_utils_0.1-r1/rtl/verilog/sync2_pgen.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog/wb_arbiter.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog/wb_cdc.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog/wb_data_resize.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_burst_splitter.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cut.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_delayer.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_dw_converter.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_dw_downsizer.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_dw_upsizer.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_isolate.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_mailbox.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_regs.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_apb.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_multicut.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_serializer.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_to_axi_lite.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cb_filter_pkg.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cb_filter.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_2phase.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_2phase.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/clk_div.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider_counter.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_pkg.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_decode.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_encode.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_detect.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_propagator.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_rx.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_tx.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/exp_backoff.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fall_through_register.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v1.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/find_first_one.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_LFSR_8bit.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_fifo.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/id_queue.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/isochronous_spill_register.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lfsr.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lfsr_16bit.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lfsr_8bit.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/max_counter.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/mv_filter.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/onehot_to_bin.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/plru_tree.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/popcount.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/prioarbiter.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync_wedge.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/rrarbiter.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rstgen.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rstgen_bypass.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/serial_deglitch.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/shift_reg.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter_flushable.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_delay.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_demux.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_fifo.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_filter.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_fork.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_fork_dynamic.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_intf.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_join.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_mux.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_omega_net.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_to_mem.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_xbar.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sub_per_hash.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync_wedge.sv"]"\
 "[file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/unread.sv"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/BootROM/sw/boot_main.vh"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common_params.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common.v"]"\
 "[file normalize "$origin_dir/../src/VeeRwolf/BootROM/sw/boot_main.mem"]"\
 "[file normalize "$origin_dir/../Simulators/SimulationSources/rvfpgasim.v"]"\
 "[file normalize "$origin_dir/../src/rvfpganexys.xdc"]"\
 "[file normalize "$origin_dir/../src/LiteDRAM/liteDRAM.xdc"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find remote file $ifile "
      set status false
    }
  }

  return $status
}
# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "rvfpganexys"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "rvfpganexys.tcl"

# Help information for this script
proc print_help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { print_help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/"]"

# Check for paths and files needed for project creation
set validate_required 0
if { $validate_required } {
  if { [checkRequiredFiles $origin_dir] } {
    puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
  } else {
    puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
    return
  }
}

# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7a100tcsg324-1

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Set project properties
set obj [current_project]
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "enable_resource_estimation" -value "0" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "part" -value "xc7a100tcsg324-1" -objects $obj
set_property -name "revised_directory_structure" -value "1" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "sim_compile_state" -value "1" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/include/common_cells/registers.svh"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/include/common_defines.vh"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svh"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v"] \
 [file normalize "${origin_dir}/../src/OtherSources/clk_gen_nexys.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/BootROM/dpram64.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Peripherals/spi/fifo4.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Peripherals/gpio/gpio_defines.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Peripherals/gpio/gpio_top.v"] \
 [file normalize "${origin_dir}/../src/LiteDRAM/litedram_core.v"] \
 [file normalize "${origin_dir}/../src/LiteDRAM/litedram_top.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Peripherals/ptc/ptc_defines.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Peripherals/ptc/ptc_top.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Peripherals/uart/raminfr.v"] \
 [file normalize "${origin_dir}/../src/LiteDRAM/serv_1.0.2/rtl/serv_alu.v"] \
 [file normalize "${origin_dir}/../src/LiteDRAM/serv_1.0.2/rtl/serv_bufreg.v"] \
 [file normalize "${origin_dir}/../src/LiteDRAM/serv_1.0.2/rtl/serv_params.vh"] \
 [file normalize "${origin_dir}/../src/LiteDRAM/serv_1.0.2/rtl/serv_csr.v"] \
 [file normalize "${origin_dir}/../src/LiteDRAM/serv_1.0.2/rtl/serv_ctrl.v"] \
 [file normalize "${origin_dir}/../src/LiteDRAM/serv_1.0.2/rtl/serv_decode.v"] \
 [file normalize "${origin_dir}/../src/LiteDRAM/serv_1.0.2/rtl/serv_mem_if.v"] \
 [file normalize "${origin_dir}/../src/LiteDRAM/serv_1.0.2/rtl/serv_rf_if.v"] \
 [file normalize "${origin_dir}/../src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram.v"] \
 [file normalize "${origin_dir}/../src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram_if.v"] \
 [file normalize "${origin_dir}/../src/LiteDRAM/serv_1.0.2/rtl/serv_rf_top.v"] \
 [file normalize "${origin_dir}/../src/LiteDRAM/serv_1.0.2/rtl/serv_shift.v"] \
 [file normalize "${origin_dir}/../src/LiteDRAM/serv_1.0.2/rtl/serv_state.v"] \
 [file normalize "${origin_dir}/../src/LiteDRAM/serv_1.0.2/rtl/serv_top.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Peripherals/spi/simple_spi_top.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Peripherals/uart/uart_defines.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Peripherals/uart/uart_receiver.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Peripherals/uart/uart_regs.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Peripherals/uart/uart_rfifo.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Peripherals/uart/uart_sync_flops.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Peripherals/uart/uart_tfifo.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Peripherals/uart/uart_top.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Peripherals/uart/uart_transmitter.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Peripherals/uart/uart_wb.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/veerwolf_core.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/BootROM/wb_mem_wrapper.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog/wb_mux.v"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cf_math_pkg.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_atop_filter.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_mux.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_xbar.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/bscan_tap.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_def.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/dbg/el2_dbg.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_decode_ctl.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_gpr_ctl.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_ib_ctl.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_tlu_ctl.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_trigger.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/el2_dma_ctrl.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu_alu_ctl.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu_div_ctl.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu_mul_ctl.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_aln_ctl.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_bp_ctl.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_compress_ctl.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_ic_mem.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_iccm_mem.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_ifc_ctl.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_mem_ctl.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/lib/el2_lib.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_addrcheck.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_bus_buffer.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_bus_intf.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_clkdomain.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_dccm_ctl.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_dccm_mem.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_ecc.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_lsc_ctl.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_stbuf.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_trigger.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/el2_mem.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/include/pic_map_auto.h"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/el2_pic_ctrl.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v2.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lzc.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/lib/mem_lib.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_register.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv"] \
 [file normalize "${origin_dir}/../src/rvfpganexys.sv"] \
 [file normalize "${origin_dir}/../src/LiteDRAM/litedram_core.init"] \
 [file normalize "${origin_dir}/../src/LiteDRAM/mem_1.init"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_demux.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_mux.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_xbar.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/verilog-arbiter_0-r3/src/arbiter.v"] \
 [file normalize "${origin_dir}/../src/OtherSources/axi_ram.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/WishboneInterconnect/cdc_utils_0.1-r1/rtl/verilog/cc561.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/WishboneInterconnect/cdc_utils_0.1-r1/rtl/verilog/sync2_pgen.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog/wb_arbiter.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog/wb_cdc.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog/wb_data_resize.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_burst_splitter.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cut.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_delayer.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_dw_converter.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_dw_downsizer.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_dw_upsizer.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_isolate.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_mailbox.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_regs.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_apb.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_multicut.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_serializer.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_to_axi_lite.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cb_filter_pkg.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cb_filter.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_2phase.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_2phase.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/clk_div.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider_counter.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_pkg.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_decode.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_encode.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_detect.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_propagator.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_rx.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_tx.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/exp_backoff.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fall_through_register.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v1.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/find_first_one.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_LFSR_8bit.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_fifo.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/id_queue.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/isochronous_spill_register.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lfsr.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lfsr_16bit.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lfsr_8bit.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/max_counter.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/mv_filter.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/onehot_to_bin.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/plru_tree.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/popcount.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/prioarbiter.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync_wedge.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/rrarbiter.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rstgen.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rstgen_bypass.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/serial_deglitch.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/shift_reg.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter_flushable.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_delay.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_demux.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_fifo.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_filter.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_fork.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_fork_dynamic.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_intf.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_join.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_mux.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_omega_net.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_to_mem.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_xbar.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sub_per_hash.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync_wedge.sv"] \
 [file normalize "${origin_dir}/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/unread.sv"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/BootROM/sw/boot_main.vh"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common_params.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common.v"] \
 [file normalize "${origin_dir}/../src/VeeRwolf/BootROM/sw/boot_main.mem"] \
 [file normalize "${origin_dir}/../Simulators/SimulationSources/rvfpgasim.v"] \
]
add_files -norecurse -fileset $obj $files

# Set 'sources_1' fileset file properties for remote files
set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_global_include" -value "1" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj
set_property -name "is_global_include" -value "1" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/include/common_cells/registers.svh"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj
set_property -name "is_global_include" -value "1" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/include/common_defines.vh"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj
set_property -name "is_global_include" -value "1" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svh"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj
set_property -name "is_global_include" -value "1" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Peripherals/gpio/gpio_defines.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Peripherals/ptc/ptc_defines.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj

set file "$origin_dir/../src/LiteDRAM/serv_1.0.2/rtl/serv_params.vh"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Peripherals/uart/uart_defines.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cf_math_pkg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_atop_filter.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_mux.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_xbar.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/bscan_tap.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_def.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/dbg/el2_dbg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_decode_ctl.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_gpr_ctl.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_ib_ctl.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_tlu_ctl.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_trigger.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/el2_dma_ctrl.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu_alu_ctl.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu_div_ctl.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu_mul_ctl.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_aln_ctl.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_bp_ctl.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_compress_ctl.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_ic_mem.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_iccm_mem.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_ifc_ctl.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_mem_ctl.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lib/el2_lib.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_addrcheck.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_bus_buffer.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_bus_intf.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_clkdomain.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_dccm_ctl.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_dccm_mem.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_ecc.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_lsc_ctl.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_stbuf.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_trigger.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/el2_mem.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/include/pic_map_auto.h"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/el2_pic_ctrl.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v2.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lzc.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/lib/mem_lib.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_register.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/rvfpganexys.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/LiteDRAM/litedram_core.init"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Unknown" -objects $file_obj
set_property -name "is_global_include" -value "1" -objects $file_obj

set file "$origin_dir/../src/LiteDRAM/mem_1.init"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Unknown" -objects $file_obj
set_property -name "is_global_include" -value "1" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_demux.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_mux.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_xbar.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_burst_splitter.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cut.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_delayer.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_dw_converter.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_dw_downsizer.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_dw_upsizer.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_isolate.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_mailbox.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_regs.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_apb.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_multicut.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_serializer.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_to_axi_lite.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cb_filter_pkg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cb_filter.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_2phase.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_2phase.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/clk_div.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider_counter.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_pkg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_decode.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_encode.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_detect.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_propagator.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_rx.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_tx.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/exp_backoff.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fall_through_register.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v1.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/find_first_one.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_LFSR_8bit.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_fifo.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/id_queue.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/isochronous_spill_register.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lfsr.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lfsr_16bit.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lfsr_8bit.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/max_counter.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/mv_filter.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/onehot_to_bin.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/plru_tree.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/popcount.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/prioarbiter.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync_wedge.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/rrarbiter.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rstgen.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rstgen_bypass.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/serial_deglitch.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/shift_reg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter_flushable.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_delay.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_demux.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_fifo.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_filter.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_fork.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_fork_dynamic.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_intf.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_join.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_mux.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_omega_net.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_to_mem.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_xbar.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sub_per_hash.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync_wedge.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/unread.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/BootROM/sw/boot_main.vh"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common_params.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj

set file "$origin_dir/../src/VeeRwolf/BootROM/sw/boot_main.mem"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Memory File" -objects $file_obj


# Set 'sources_1' fileset file properties for local files
# None

# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "dataflow_viewer_settings" -value "min_width=16" -objects $obj
set_property -name "include_dirs" -value "[file normalize "$origin_dir/../src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include"] [file normalize "$origin_dir/../src/VeeRwolf/VeeR_EL2CoreComplex/include"] [file normalize "$origin_dir/../src/OtherSources/pulp-platform.org__common_cells_1.20.0/include"]" -objects $obj
set_property -name "top" -value "rvfpganexys" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj

# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/../src/rvfpganexys.xdc"]"
set file_added [add_files -norecurse -fileset $obj [list $file]]
set file "$origin_dir/../src/rvfpganexys.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/../src/LiteDRAM/liteDRAM.xdc"]"
set file_added [add_files -norecurse -fileset $obj [list $file]]
set file "$origin_dir/../src/LiteDRAM/liteDRAM.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]
set_property -name "target_part" -value "xc7a100tcsg324-1" -objects $obj

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
# Empty (no sources present)

# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property -name "top" -value "axi_lite_xbar" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj

# Set 'utils_1' fileset object
set obj [get_filesets utils_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/rvfpganexys.srcs/utils_1/imports/synth_1/rvfpganexys.dcp" ]\
]
set imported_files [import_files -fileset utils_1 $files]

# Set 'utils_1' fileset file properties for remote files
# None

# Set 'utils_1' fileset file properties for local files
set file "synth_1/rvfpganexys.dcp"
set file_obj [get_files -of_objects [get_filesets utils_1] [list "*$file"]]
set_property -name "netlist_only" -value "0" -objects $file_obj


# Set 'utils_1' fileset properties
set obj [get_filesets utils_1]

set idrFlowPropertiesConstraints ""
catch {
 set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
 set_param runs.disableIDRFlowPropertyConstraints 1
}

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xc7a100tcsg324-1 -flow {Vivado Synthesis 2022} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2022" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {

}
set obj [get_runs synth_1]
set_property -name "needs_refresh" -value "1" -objects $obj
set_property -name "part" -value "xc7a100tcsg324-1" -objects $obj
set_property -name "incremental_checkpoint" -value "$proj_dir/rvfpganexys.srcs/utils_1/imports/synth_1/rvfpganexys.dcp" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
set_property -name "steps.synth_design.args.flatten_hierarchy" -value "none" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xc7a100tcsg324-1 -flow {Vivado Implementation 2022} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
  set_property flow "Vivado Implementation 2022" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "options.verbose" -value "1" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
set obj [get_runs impl_1]
set_property -name "part" -value "xc7a100tcsg324-1" -objects $obj
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]
catch {
 if { $idrFlowPropertiesConstraints != {} } {
   set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
 }
}

puts "INFO: Project created:${_xil_proj_name_}"
# Create 'drc_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
create_dashboard_gadget -name {drc_1} -type drc
}
set obj [get_dashboard_gadgets [ list "drc_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj

# Create 'methodology_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
create_dashboard_gadget -name {methodology_1} -type methodology
}
set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj

# Create 'power_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
create_dashboard_gadget -name {power_1} -type power
}
set obj [get_dashboard_gadgets [ list "power_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj

# Create 'timing_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
create_dashboard_gadget -name {timing_1} -type timing
}
set obj [get_dashboard_gadgets [ list "timing_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj

# Create 'utilization_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
create_dashboard_gadget -name {utilization_1} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
set_property -name "run.step" -value "synth_design" -objects $obj
set_property -name "run.type" -value "synthesis" -objects $obj

# Create 'utilization_2' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
create_dashboard_gadget -name {utilization_2} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj

move_dashboard_gadget -name {utilization_1} -row 0 -col 0
move_dashboard_gadget -name {power_1} -row 1 -col 0
move_dashboard_gadget -name {drc_1} -row 2 -col 0
move_dashboard_gadget -name {timing_1} -row 0 -col 1
move_dashboard_gadget -name {utilization_2} -row 1 -col 1
move_dashboard_gadget -name {methodology_1} -row 2 -col 1
