TimeQuest Timing Analyzer report for MiniProject_DE270_Top
Tue May 05 03:05:30 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'VIDEO_PLL_inst|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'VIDEO_PLL_inst|altpll_component|pll|clk[2]'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Hold: 'VIDEO_PLL_inst|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'VIDEO_PLL_inst|altpll_component|pll|clk[2]'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50'
 18. Slow Model Minimum Pulse Width: 'VIDEO_PLL_inst|altpll_component|pll|clk[0]'
 19. Slow Model Minimum Pulse Width: 'VIDEO_PLL_inst|altpll_component|pll|clk[2]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Propagation Delay
 25. Minimum Propagation Delay
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'VIDEO_PLL_inst|altpll_component|pll|clk[0]'
 32. Fast Model Setup: 'CLOCK_50'
 33. Fast Model Setup: 'VIDEO_PLL_inst|altpll_component|pll|clk[2]'
 34. Fast Model Hold: 'CLOCK_50'
 35. Fast Model Hold: 'VIDEO_PLL_inst|altpll_component|pll|clk[0]'
 36. Fast Model Hold: 'VIDEO_PLL_inst|altpll_component|pll|clk[2]'
 37. Fast Model Minimum Pulse Width: 'CLOCK_50'
 38. Fast Model Minimum Pulse Width: 'VIDEO_PLL_inst|altpll_component|pll|clk[0]'
 39. Fast Model Minimum Pulse Width: 'VIDEO_PLL_inst|altpll_component|pll|clk[2]'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Propagation Delay
 45. Minimum Propagation Delay
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Progagation Delay
 52. Minimum Progagation Delay
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; MiniProject_DE270_Top                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F896C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------+------------------------------------------------+
; Clock Name                                 ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                       ; Targets                                        ;
+--------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------+------------------------------------------------+
; CLOCK_50                                   ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                              ; { CLOCK_50 }                                   ;
; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; VIDEO_PLL_inst|altpll_component|pll|inclk[0] ; { VIDEO_PLL_inst|altpll_component|pll|clk[0] } ;
; VIDEO_PLL_inst|altpll_component|pll|clk[1] ; Generated ; 40.000  ; 25.0 MHz  ; 20.000 ; 40.000 ; 50.00      ; 2         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; VIDEO_PLL_inst|altpll_component|pll|inclk[0] ; { VIDEO_PLL_inst|altpll_component|pll|clk[1] } ;
; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; VIDEO_PLL_inst|altpll_component|pll|inclk[0] ; { VIDEO_PLL_inst|altpll_component|pll|clk[2] } ;
+--------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                         ;
+-----------+-----------------+--------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                 ; Note ;
+-----------+-----------------+--------------------------------------------+------+
; 62.84 MHz ; 62.84 MHz       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;      ;
; 80.12 MHz ; 80.12 MHz       ; CLOCK_50                                   ;      ;
; 87.28 MHz ; 87.28 MHz       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;      ;
+-----------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow Model Setup Summary                                            ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 6.136  ; 0.000         ;
; CLOCK_50                                   ; 7.518  ; 0.000         ;
; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 10.088 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow Model Hold Summary                                            ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; CLOCK_50                                   ; 0.391 ; 0.000         ;
; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.391 ; 0.000         ;
+--------------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 9.000  ; 0.000         ;
; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 47.873 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VIDEO_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                                                                            ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 6.136 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a19~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.093      ; 13.922     ;
; 6.199 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a19~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.093      ; 13.859     ;
; 6.281 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a40~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.080      ; 13.764     ;
; 6.283 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a3~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.051      ; 13.733     ;
; 6.303 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a38~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.063      ; 13.725     ;
; 6.313 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a19~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.093      ; 13.745     ;
; 6.334 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.074      ; 13.705     ;
; 6.344 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a40~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.080      ; 13.701     ;
; 6.346 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a3~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.051      ; 13.670     ;
; 6.351 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a14~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.100      ; 13.714     ;
; 6.357 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a17~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.098      ; 13.706     ;
; 6.365 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a34~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.094      ; 13.694     ;
; 6.366 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a38~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.063      ; 13.662     ;
; 6.389 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a16~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.117      ; 13.693     ;
; 6.397 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.074      ; 13.642     ;
; 6.399 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a18~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.112      ; 13.678     ;
; 6.414 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a14~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.100      ; 13.651     ;
; 6.420 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a17~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.098      ; 13.643     ;
; 6.428 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a34~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.094      ; 13.631     ;
; 6.432 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a41~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 13.602     ;
; 6.443 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a12~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.074      ; 13.596     ;
; 6.452 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a16~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.117      ; 13.630     ;
; 6.455 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a24~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.115      ; 13.625     ;
; 6.458 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a40~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.080      ; 13.587     ;
; 6.460 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a3~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.051      ; 13.556     ;
; 6.461 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a49~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.088      ; 13.592     ;
; 6.462 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a18~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.112      ; 13.615     ;
; 6.468 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a26~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.113      ; 13.610     ;
; 6.474 ; UIController:UIController_inst|ADC1_TRG_LVL_q[6] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a19~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.093      ; 13.584     ;
; 6.480 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a38~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.063      ; 13.548     ;
; 6.495 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a41~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 13.539     ;
; 6.499 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a2~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.110      ; 13.576     ;
; 6.502 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a53~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.089      ; 13.552     ;
; 6.506 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a11~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.081      ; 13.540     ;
; 6.506 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a12~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.074      ; 13.533     ;
; 6.511 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.074      ; 13.528     ;
; 6.518 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a24~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.115      ; 13.562     ;
; 6.524 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a59~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.096      ; 13.537     ;
; 6.524 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a49~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.088      ; 13.529     ;
; 6.528 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a14~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.100      ; 13.537     ;
; 6.531 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a26~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.113      ; 13.547     ;
; 6.532 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a15~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.085      ; 13.518     ;
; 6.534 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a17~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.098      ; 13.529     ;
; 6.536 ; UIController:UIController_inst|ADC1_TRG_LVL_q[2] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a19~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.081      ; 13.510     ;
; 6.542 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a34~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.094      ; 13.517     ;
; 6.551 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a51~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.100      ; 13.514     ;
; 6.562 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a2~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.110      ; 13.513     ;
; 6.565 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a53~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.089      ; 13.489     ;
; 6.566 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a16~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.117      ; 13.516     ;
; 6.569 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a11~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.081      ; 13.477     ;
; 6.575 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a36~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.071      ; 13.461     ;
; 6.576 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a18~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.112      ; 13.501     ;
; 6.578 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a43~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.086      ; 13.473     ;
; 6.582 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a50~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.121      ; 13.504     ;
; 6.587 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a59~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.096      ; 13.474     ;
; 6.594 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a52~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.057      ; 13.428     ;
; 6.595 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a15~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.085      ; 13.455     ;
; 6.609 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a41~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 13.425     ;
; 6.614 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a51~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.100      ; 13.451     ;
; 6.617 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a58~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.101      ; 13.449     ;
; 6.619 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a23~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.121      ; 13.467     ;
; 6.619 ; UIController:UIController_inst|ADC1_TRG_LVL_q[6] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a40~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.080      ; 13.426     ;
; 6.620 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a12~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.074      ; 13.419     ;
; 6.621 ; UIController:UIController_inst|ADC1_TRG_LVL_q[6] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a3~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.051      ; 13.395     ;
; 6.623 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a47~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.068      ; 13.410     ;
; 6.624 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a13~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.084      ; 13.425     ;
; 6.632 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a24~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.115      ; 13.448     ;
; 6.638 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a49~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.088      ; 13.415     ;
; 6.638 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a36~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.071      ; 13.398     ;
; 6.640 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a21~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.117      ; 13.442     ;
; 6.641 ; UIController:UIController_inst|ADC1_TRG_LVL_q[6] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a38~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.063      ; 13.387     ;
; 6.641 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a43~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.086      ; 13.410     ;
; 6.645 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a26~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.113      ; 13.433     ;
; 6.645 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a50~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.121      ; 13.441     ;
; 6.648 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a56~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.078      ; 13.395     ;
; 6.657 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a52~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.057      ; 13.365     ;
; 6.663 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a55~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.106      ; 13.408     ;
; 6.672 ; UIController:UIController_inst|ADC1_TRG_LVL_q[6] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.074      ; 13.367     ;
; 6.676 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a2~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.110      ; 13.399     ;
; 6.679 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a53~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.089      ; 13.375     ;
; 6.680 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a58~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.101      ; 13.386     ;
; 6.681 ; UIController:UIController_inst|ADC1_TRG_LVL_q[2] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a40~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.068      ; 13.352     ;
; 6.682 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a23~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.121      ; 13.404     ;
; 6.683 ; UIController:UIController_inst|ADC1_TRG_LVL_q[2] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a3~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.039      ; 13.321     ;
; 6.683 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a11~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.081      ; 13.363     ;
; 6.686 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a47~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.068      ; 13.347     ;
; 6.687 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a13~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.084      ; 13.362     ;
; 6.689 ; UIController:UIController_inst|ADC1_TRG_LVL_q[6] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a14~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.100      ; 13.376     ;
; 6.695 ; UIController:UIController_inst|ADC1_TRG_LVL_q[6] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a17~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.098      ; 13.368     ;
; 6.699 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a39~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.044      ; 13.310     ;
; 6.701 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a4~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.113      ; 13.377     ;
; 6.701 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a59~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.096      ; 13.360     ;
; 6.703 ; UIController:UIController_inst|ADC1_TRG_LVL_q[2] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a38~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.051      ; 13.313     ;
; 6.703 ; UIController:UIController_inst|ADC1_TRG_LVL_q[6] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a34~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.094      ; 13.356     ;
; 6.703 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a21~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.117      ; 13.379     ;
; 6.709 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a27~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.060      ; 13.316     ;
; 6.709 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a15~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.085      ; 13.341     ;
; 6.711 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a56~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.078      ; 13.332     ;
; 6.726 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a55~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.106      ; 13.345     ;
; 6.727 ; UIController:UIController_inst|ADC1_TRG_LVL_q[6] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a16~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.117      ; 13.355     ;
+-------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                    ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.518 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~137  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 12.581     ;
; 7.518 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~136  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 12.581     ;
; 7.518 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~138  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 12.581     ;
; 7.518 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~127  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 12.581     ;
; 7.518 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~129  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 12.581     ;
; 7.567 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2097 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 12.491     ;
; 7.567 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2095 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 12.491     ;
; 7.567 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2093 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 12.491     ;
; 7.567 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2090 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 12.491     ;
; 7.567 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2097 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 12.457     ;
; 7.567 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2095 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 12.457     ;
; 7.567 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2093 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 12.457     ;
; 7.567 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2090 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 12.457     ;
; 7.634 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~135  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.121      ; 12.523     ;
; 7.634 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~132  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.121      ; 12.523     ;
; 7.694 ; ADC:ADC_inst|ADC_DATA_B[0]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~137  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 12.418     ;
; 7.694 ; ADC:ADC_inst|ADC_DATA_B[0]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~136  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 12.418     ;
; 7.694 ; ADC:ADC_inst|ADC_DATA_B[0]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~138  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 12.418     ;
; 7.694 ; ADC:ADC_inst|ADC_DATA_B[0]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~127  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 12.418     ;
; 7.694 ; ADC:ADC_inst|ADC_DATA_B[0]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~129  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 12.418     ;
; 7.701 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~51   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 12.357     ;
; 7.701 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~49   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 12.357     ;
; 7.701 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~55   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 12.357     ;
; 7.701 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~51   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 12.323     ;
; 7.701 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~49   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 12.323     ;
; 7.701 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~55   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 12.323     ;
; 7.716 ; ADC:ADC_inst|ADC_DATA_B[1]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~137  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 12.396     ;
; 7.716 ; ADC:ADC_inst|ADC_DATA_B[1]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~136  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 12.396     ;
; 7.716 ; ADC:ADC_inst|ADC_DATA_B[1]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~138  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 12.396     ;
; 7.716 ; ADC:ADC_inst|ADC_DATA_B[1]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~127  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 12.396     ;
; 7.716 ; ADC:ADC_inst|ADC_DATA_B[1]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~129  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 12.396     ;
; 7.738 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1794 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 12.410     ;
; 7.738 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1796 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 12.410     ;
; 7.748 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][2] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2097 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 12.310     ;
; 7.748 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][2] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2095 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 12.310     ;
; 7.748 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][2] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2093 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 12.310     ;
; 7.748 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][2] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2090 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 12.310     ;
; 7.805 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1913 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 12.285     ;
; 7.805 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1911 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 12.285     ;
; 7.805 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1917 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 12.285     ;
; 7.805 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1913 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.020      ; 12.251     ;
; 7.805 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1911 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.020      ; 12.251     ;
; 7.805 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1917 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.020      ; 12.251     ;
; 7.809 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~118  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.121      ; 12.348     ;
; 7.809 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2358 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 12.336     ;
; 7.810 ; ADC:ADC_inst|ADC_DATA_B[0]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~135  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.134      ; 12.360     ;
; 7.810 ; ADC:ADC_inst|ADC_DATA_B[0]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~132  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.134      ; 12.360     ;
; 7.825 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~848  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 12.323     ;
; 7.825 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~850  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 12.323     ;
; 7.832 ; ADC:ADC_inst|ADC_DATA_B[1]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~135  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.134      ; 12.338     ;
; 7.832 ; ADC:ADC_inst|ADC_DATA_B[1]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~132  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.134      ; 12.338     ;
; 7.840 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~641  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 12.222     ;
; 7.840 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~641  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 12.188     ;
; 7.854 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2433 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 12.208     ;
; 7.854 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2428 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 12.208     ;
; 7.854 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2433 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 12.174     ;
; 7.854 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2428 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 12.174     ;
; 7.861 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~43   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.045      ; 12.220     ;
; 7.861 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~45   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.045      ; 12.220     ;
; 7.861 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~43   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 12.186     ;
; 7.861 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~45   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 12.186     ;
; 7.882 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][2] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~51   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 12.176     ;
; 7.882 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][2] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~49   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 12.176     ;
; 7.882 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][2] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~55   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 12.176     ;
; 7.905 ; ADC:ADC_inst|ADC_DATA_B[10]                             ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~137  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 12.221     ;
; 7.905 ; ADC:ADC_inst|ADC_DATA_B[10]                             ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~136  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 12.221     ;
; 7.905 ; ADC:ADC_inst|ADC_DATA_B[10]                             ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~138  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 12.221     ;
; 7.905 ; ADC:ADC_inst|ADC_DATA_B[10]                             ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~127  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 12.221     ;
; 7.905 ; ADC:ADC_inst|ADC_DATA_B[10]                             ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~129  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 12.221     ;
; 7.913 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2391 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 12.242     ;
; 7.913 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2380 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 12.242     ;
; 7.913 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2386 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 12.242     ;
; 7.913 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2384 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 12.242     ;
; 7.914 ; ADC:ADC_inst|ADC_DATA_B[0]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1794 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.125      ; 12.247     ;
; 7.914 ; ADC:ADC_inst|ADC_DATA_B[0]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1796 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.125      ; 12.247     ;
; 7.915 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2800 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.032      ; 12.153     ;
; 7.915 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2800 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 12.119     ;
; 7.919 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2016 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 12.164     ;
; 7.919 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2023 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 12.164     ;
; 7.919 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2020 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 12.164     ;
; 7.919 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2016 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 12.130     ;
; 7.919 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2023 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 12.130     ;
; 7.919 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2020 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 12.130     ;
; 7.922 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2067 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 12.205     ;
; 7.936 ; ADC:ADC_inst|ADC_DATA_B[1]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1794 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.125      ; 12.225     ;
; 7.936 ; ADC:ADC_inst|ADC_DATA_B[1]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1796 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.125      ; 12.225     ;
; 7.940 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2447 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 12.215     ;
; 7.940 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2442 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 12.215     ;
; 7.940 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2440 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 12.215     ;
; 7.942 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1089 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.122      ; 12.216     ;
; 7.942 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1090 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.122      ; 12.216     ;
; 7.955 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2589 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 12.100     ;
; 7.955 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2589 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 12.066     ;
; 7.957 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2223 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.078      ; 12.157     ;
; 7.957 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2225 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.078      ; 12.157     ;
; 7.966 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2724 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 12.156     ;
; 7.966 ; ADC:ADC_inst|ADC_DATA_B[4]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~137  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 12.140     ;
; 7.966 ; ADC:ADC_inst|ADC_DATA_B[4]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~136  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 12.140     ;
; 7.966 ; ADC:ADC_inst|ADC_DATA_B[4]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~138  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 12.140     ;
; 7.966 ; ADC:ADC_inst|ADC_DATA_B[4]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~127  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 12.140     ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VIDEO_PLL_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                                                        ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 10.088 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 9.976      ;
; 10.088 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 9.976      ;
; 10.088 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 9.976      ;
; 10.088 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 9.976      ;
; 10.088 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 9.976      ;
; 10.088 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 9.976      ;
; 10.088 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 9.976      ;
; 10.088 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 9.976      ;
; 10.088 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 9.976      ;
; 10.088 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.083      ; 9.960      ;
; 10.088 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 9.976      ;
; 10.229 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.118      ; 9.854      ;
; 10.229 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.118      ; 9.854      ;
; 10.229 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.118      ; 9.854      ;
; 10.229 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.118      ; 9.854      ;
; 10.229 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.118      ; 9.854      ;
; 10.229 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.118      ; 9.854      ;
; 10.229 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.118      ; 9.854      ;
; 10.229 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.118      ; 9.854      ;
; 10.229 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.118      ; 9.854      ;
; 10.229 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.102      ; 9.838      ;
; 10.229 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.118      ; 9.854      ;
; 10.483 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.016      ; 9.569      ;
; 10.483 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.016      ; 9.569      ;
; 10.483 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.016      ; 9.569      ;
; 10.483 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.016      ; 9.569      ;
; 10.483 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.016      ; 9.569      ;
; 10.483 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.016      ; 9.569      ;
; 10.483 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.016      ; 9.569      ;
; 10.483 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[7]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.016      ; 9.569      ;
; 10.483 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.016      ; 9.569      ;
; 10.491 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 9.573      ;
; 10.491 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 9.573      ;
; 10.491 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 9.573      ;
; 10.491 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 9.573      ;
; 10.491 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 9.573      ;
; 10.491 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 9.573      ;
; 10.491 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 9.573      ;
; 10.491 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 9.573      ;
; 10.491 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 9.573      ;
; 10.491 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.083      ; 9.557      ;
; 10.491 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 9.573      ;
; 10.533 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 9.541      ;
; 10.533 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 9.541      ;
; 10.533 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 9.541      ;
; 10.533 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 9.541      ;
; 10.533 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 9.541      ;
; 10.533 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 9.541      ;
; 10.533 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 9.541      ;
; 10.533 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 9.541      ;
; 10.533 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 9.541      ;
; 10.533 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.093      ; 9.525      ;
; 10.533 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 9.541      ;
; 10.632 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.118      ; 9.451      ;
; 10.632 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.118      ; 9.451      ;
; 10.632 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.118      ; 9.451      ;
; 10.632 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.118      ; 9.451      ;
; 10.632 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.118      ; 9.451      ;
; 10.632 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.118      ; 9.451      ;
; 10.632 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.118      ; 9.451      ;
; 10.632 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.118      ; 9.451      ;
; 10.632 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.118      ; 9.451      ;
; 10.632 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.102      ; 9.435      ;
; 10.632 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.118      ; 9.451      ;
; 10.664 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.027      ; 9.399      ;
; 10.664 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.027      ; 9.399      ;
; 10.664 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.027      ; 9.399      ;
; 10.664 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.027      ; 9.399      ;
; 10.664 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.027      ; 9.399      ;
; 10.664 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.027      ; 9.399      ;
; 10.664 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.027      ; 9.399      ;
; 10.664 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[7]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.027      ; 9.399      ;
; 10.664 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.027      ; 9.399      ;
; 10.770 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.046      ; 9.312      ;
; 10.770 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.046      ; 9.312      ;
; 10.770 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.046      ; 9.312      ;
; 10.770 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.046      ; 9.312      ;
; 10.770 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.046      ; 9.312      ;
; 10.770 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.046      ; 9.312      ;
; 10.770 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.046      ; 9.312      ;
; 10.770 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[7]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.046      ; 9.312      ;
; 10.770 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.046      ; 9.312      ;
; 10.793 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.120      ; 9.292      ;
; 10.793 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.120      ; 9.292      ;
; 10.793 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.120      ; 9.292      ;
; 10.793 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.120      ; 9.292      ;
; 10.793 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.120      ; 9.292      ;
; 10.793 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.120      ; 9.292      ;
; 10.793 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.120      ; 9.292      ;
; 10.793 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.120      ; 9.292      ;
; 10.793 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.120      ; 9.292      ;
; 10.793 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.104      ; 9.276      ;
; 10.793 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.120      ; 9.292      ;
; 10.886 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.016      ; 9.166      ;
; 10.886 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.016      ; 9.166      ;
; 10.886 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.016      ; 9.166      ;
; 10.886 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.016      ; 9.166      ;
; 10.886 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.016      ; 9.166      ;
; 10.886 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.016      ; 9.166      ;
; 10.886 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.016      ; 9.166      ;
+--------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; 0.391 ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start  ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start  ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start  ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start  ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.538 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3]   ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1599   ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.804      ;
; 0.551 ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8] ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8] ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.817      ;
; 0.564 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8] ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.830      ;
; 0.688 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3]   ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~535    ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; -0.002     ; 0.952      ;
; 0.828 ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2] ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2] ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.094      ;
; 0.830 ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4] ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4] ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.096      ;
; 0.831 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6] ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.832 ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6] ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6] ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.098      ;
; 0.835 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4] ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.845 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1] ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.849 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[7] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[7] ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.115      ;
; 0.851 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5] ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.117      ;
; 0.861 ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1] ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1] ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.127      ;
; 0.864 ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[7] ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[7] ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.130      ;
; 0.868 ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5] ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5] ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.134      ;
; 0.873 ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3] ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3] ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.139      ;
; 0.886 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3] ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.152      ;
; 0.892 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0] ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.158      ;
; 0.896 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2] ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.162      ;
; 0.899 ; PlotSignal:PlotSignal_inst|State_q~5                      ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.672      ; 3.837      ;
; 0.909 ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|State_Q~4  ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.664      ; 3.839      ;
; 0.952 ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 3.884      ;
; 0.952 ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 3.884      ;
; 0.952 ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 3.884      ;
; 0.952 ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 3.884      ;
; 0.952 ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 3.884      ;
; 0.952 ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 3.884      ;
; 0.952 ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 3.884      ;
; 0.952 ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[7] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 3.884      ;
; 0.952 ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 3.884      ;
; 0.964 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][6]   ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2428   ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.026      ; 1.256      ;
; 0.973 ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 3.905      ;
; 0.973 ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 3.905      ;
; 0.973 ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 3.905      ;
; 0.973 ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 3.905      ;
; 0.973 ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 3.905      ;
; 0.973 ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 3.905      ;
; 0.973 ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 3.905      ;
; 0.973 ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[7] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 3.905      ;
; 0.973 ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 3.905      ;
; 0.974 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|State_Q~4  ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.664      ; 3.904      ;
; 0.975 ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]         ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.683      ; 3.924      ;
; 0.975 ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]         ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.683      ; 3.924      ;
; 0.975 ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]         ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.683      ; 3.924      ;
; 0.975 ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]         ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.683      ; 3.924      ;
; 0.975 ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]         ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.683      ; 3.924      ;
; 0.975 ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]         ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.683      ; 3.924      ;
; 0.975 ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]         ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.683      ; 3.924      ;
; 0.975 ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]         ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[7] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.683      ; 3.924      ;
; 0.975 ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]         ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.683      ; 3.924      ;
; 0.987 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][5]   ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1307   ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.028      ; 1.281      ;
; 0.995 ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][6]   ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2358   ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.033      ; 1.294      ;
; 1.001 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][9]   ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1759   ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.028      ; 1.295      ;
; 1.028 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][2]   ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~3096   ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.030      ; 1.324      ;
; 1.044 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3]   ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1655   ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.010      ; 1.320      ;
; 1.045 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3]   ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1431   ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.010      ; 1.321      ;
; 1.055 ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3]   ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1389   ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.015      ; 1.336      ;
; 1.063 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][10]  ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2180   ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.023      ; 1.352      ;
; 1.084 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3]   ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~3447   ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.014      ; 1.364      ;
; 1.102 ; PlotSignal:PlotSignal_inst|State_q~5                      ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.681      ; 4.049      ;
; 1.107 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][11]  ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2433   ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.026      ; 1.399      ;
; 1.107 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][11]  ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~641    ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.026      ; 1.399      ;
; 1.110 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][6]   ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1756   ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.028      ; 1.404      ;
; 1.113 ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 4.045      ;
; 1.113 ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 4.045      ;
; 1.113 ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 4.045      ;
; 1.113 ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 4.045      ;
; 1.113 ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 4.045      ;
; 1.113 ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 4.045      ;
; 1.113 ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 4.045      ;
; 1.113 ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[7] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 4.045      ;
; 1.113 ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.666      ; 4.045      ;
; 1.115 ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][6]   ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~3380   ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.038      ; 1.419      ;
; 1.117 ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][4]   ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2384   ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.043      ; 1.426      ;
; 1.118 ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1383   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.684      ; 4.068      ;
; 1.118 ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1381   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.684      ; 4.068      ;
; 1.118 ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1375   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.684      ; 4.068      ;
; 1.118 ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1374   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.684      ; 4.068      ;
; 1.118 ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1372   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.684      ; 4.068      ;
; 1.118 ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1379   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.684      ; 4.068      ;
; 1.118 ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1376   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.684      ; 4.068      ;
; 1.118 ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1384   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.684      ; 4.068      ;
; 1.118 ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1385   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.684      ; 4.068      ;
; 1.119 ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][4]   ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2440   ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.043      ; 1.428      ;
; 1.121 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][13]  ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1203   ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.023      ; 1.410      ;
; 1.132 ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][8]   ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2500   ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.046      ; 1.444      ;
; 1.135 ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][8]   ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2514   ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.046      ; 1.447      ;
; 1.139 ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1383   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.684      ; 4.089      ;
; 1.139 ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1381   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.684      ; 4.089      ;
; 1.139 ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1375   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.684      ; 4.089      ;
; 1.139 ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1374   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.684      ; 4.089      ;
; 1.139 ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1372   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.684      ; 4.089      ;
; 1.139 ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1379   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.684      ; 4.089      ;
; 1.139 ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1376   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.684      ; 4.089      ;
; 1.139 ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1384   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.684      ; 4.089      ;
; 1.139 ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]         ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1385   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 2.684      ; 4.089      ;
; 1.166 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][2]   ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1304   ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.028      ; 1.460      ;
; 1.168 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start  ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; -0.001     ; 1.433      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VIDEO_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                                              ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.391 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.DISP                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.DISP                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.FRONT                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.DISP                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.DISP                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; PlotSignal:PlotSignal_inst|State_q~4                                                                                                ; PlotSignal:PlotSignal_inst|State_q~4                                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; PlotSignal:PlotSignal_inst|State_q~6                                                                                                ; PlotSignal:PlotSignal_inst|State_q~6                                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; PlotSignal:PlotSignal_inst|State_q~5                                                                                                ; PlotSignal:PlotSignal_inst|State_q~5                                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Ack                                                                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Ack                                                                                               ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Ack                                                                              ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Ack                                                                                               ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Ack                                                                              ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Ack                                                                                               ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Ack                                                                              ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Ack                                                                                               ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Ack                                                                              ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Ack                                                                                               ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Ack                                                                              ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Ack                                                                                               ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.518 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|address_reg_b[1] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|out_address_reg_b[1]              ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.520 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|address_reg_b[2] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|out_address_reg_b[2]              ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.532 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|address_reg_b[0] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|out_address_reg_b[0]              ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.798      ;
; 0.534 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.DISP                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.FRONT                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.800      ;
; 0.534 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.DISP                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.800      ;
; 0.537 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[10]                                                                                  ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[10]                                                                                                   ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.544 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.BACK                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.DISP                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.810      ;
; 0.560 ; PlotSignal:PlotSignal_inst|State_q~5                                                                                                ; PlotSignal:PlotSignal_inst|State_q~4                                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.826      ;
; 0.571 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[0]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 0.571 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[5]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 0.571 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[6]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 0.571 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[8]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 0.573 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[4]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.839      ;
; 0.664 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[2]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[0]                                                                                              ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.930      ;
; 0.665 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[5]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[3]                                                                                              ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.931      ;
; 0.704 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.BACK                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.DISP                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.970      ;
; 0.746 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[7]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.011      ;
; 0.747 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[9]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.012      ;
; 0.747 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[10]                                                                                                   ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.012      ;
; 0.789 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[6]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[6]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.055      ;
; 0.790 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[8]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[8]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.056      ;
; 0.793 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[4]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[4]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.059      ;
; 0.810 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[1]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[1]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.812 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.BACK                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.078      ;
; 0.814 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[0]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[0]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.080      ;
; 0.815 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[3]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[1]                                                                                              ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.080      ;
; 0.817 ; PlotSignal:PlotSignal_inst|RowCounter_q[2]                                                                                          ; PlotSignal:PlotSignal_inst|RowCounter_q[2]                                                                                                           ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.083      ;
; 0.828 ; PlotSignal:PlotSignal_inst|State_q~6                                                                                                ; PlotSignal:PlotSignal_inst|State_q~4                                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.833 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[2]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[2]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.099      ;
; 0.847 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[4]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_PIXEL[4]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.115      ;
; 0.849 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[6]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[4]                                                                                              ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.114      ;
; 0.852 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[5]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[5]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.118      ;
; 0.852 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[7]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[7]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.118      ;
; 0.853 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[9]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[9]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.119      ;
; 0.857 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[4]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[2]                                                                                              ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.122      ;
; 0.858 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[3]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[3]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.124      ;
; 0.867 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[5]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_PIXEL[5]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.135      ;
; 0.869 ; PlotSignal:PlotSignal_inst|RowCounter_q[1]                                                                                          ; PlotSignal:PlotSignal_inst|RowCounter_q[1]                                                                                                           ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.135      ;
; 0.927 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[10]                                                                                  ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[10]                                                                                                   ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.193      ;
; 0.931 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[8]                                                                             ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a35~portb_address_reg8  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 1.251      ;
; 0.932 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[11]                                                                            ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a35~portb_address_reg11 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 1.252      ;
; 0.932 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[5]                                                                             ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a35~portb_address_reg5  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 1.252      ;
; 0.935 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[3]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_PIXEL[3]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.205      ;
; 0.939 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[1]                                                                           ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a20~porta_address_reg1  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.228      ;
; 0.944 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[2]                                                                             ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a32~portb_address_reg2  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.246      ;
; 0.945 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[4]                                                                             ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a32~portb_address_reg4  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.247      ;
; 0.950 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[4]                                                                           ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a20~porta_address_reg4  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.245      ;
; 0.951 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[10]                                                                          ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a20~porta_address_reg10 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.246      ;
; 0.955 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.IDLE                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[0]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.222      ;
; 0.959 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[1]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.223      ;
; 0.959 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[3]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.223      ;
; 0.960 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[2]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.224      ;
; 0.960 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[11]                                                                          ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a20~porta_address_reg11 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.255      ;
; 0.961 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[2]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_PIXEL[2]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.231      ;
; 0.963 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[5]                                                                           ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a20~porta_address_reg5  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.258      ;
; 0.965 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[8]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_PIXEL[8]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.233      ;
; 0.967 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[6]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_PIXEL[6]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.235      ;
; 0.967 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[1]                                                                             ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a32~portb_address_reg1  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.269      ;
; 0.967 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[0]                                                                             ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a32~portb_address_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.269      ;
; 0.972 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[1]                                                                           ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a48~porta_address_reg1  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.275      ;
; 0.975 ; PlotSignal:PlotSignal_inst|State_q~6                                                                                                ; PlotSignal:PlotSignal_inst|State_q~5                                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.241      ;
; 0.980 ; PlotSignal:PlotSignal_inst|RowCounter_q[5]                                                                                          ; PlotSignal:PlotSignal_inst|RowCounter_q[3]                                                                                                           ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.246      ;
; 0.981 ; PlotSignal:PlotSignal_inst|RowCounter_q[5]                                                                                          ; PlotSignal:PlotSignal_inst|RowCounter_q[5]                                                                                                           ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.247      ;
; 0.993 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[9]                                                                             ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a35~portb_address_reg9  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 1.313      ;
; 0.995 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[10]                                                                          ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a48~porta_address_reg10 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.304      ;
; 1.010 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[1]                                                                           ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a32~porta_address_reg1  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 1.285      ;
; 1.021 ; PlotSignal:PlotSignal_inst|ColCounter_q[7]                                                                                          ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[7]                                                                                            ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.273      ;
; 1.043 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.IDLE                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.BACK                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.309      ;
; 1.046 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[1]                                                                           ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a44~porta_address_reg1  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 1.329      ;
; 1.051 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[1]                                                                           ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a54~porta_address_reg1  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 1.323      ;
; 1.051 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[1]                                                                           ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a10~porta_address_reg1  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 1.311      ;
; 1.058 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[2]                                                                           ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a32~porta_address_reg2  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 1.332      ;
; 1.060 ; PlotSignal:PlotSignal_inst|RowCounter_q[7]                                                                                          ; PlotSignal:PlotSignal_inst|RowCounter_q[7]                                                                                                           ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.326      ;
; 1.105 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.DISP                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[0]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.372      ;
; 1.107 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.DISP                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[8]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.374      ;
; 1.107 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.DISP                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[10]                                                                                                   ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.374      ;
; 1.117 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.DISP                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[6]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.385      ;
; 1.119 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.BACK                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[4]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.385      ;
; 1.119 ; PlotSignal:PlotSignal_inst|RowCounter_q[2]                                                                                          ; PlotSignal:PlotSignal_inst|RowCounter_q[3]                                                                                                           ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.385      ;
; 1.120 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.DISP                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[3]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.388      ;
; 1.120 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.BACK                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[5]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.386      ;
; 1.120 ; PlotSignal:PlotSignal_inst|RowCounter_q[2]                                                                                          ; PlotSignal:PlotSignal_inst|RowCounter_q[5]                                                                                                           ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.386      ;
; 1.124 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.BACK                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[6]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.390      ;
; 1.125 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.DISP                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[5]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.393      ;
; 1.125 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.BACK                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.BACK                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.391      ;
; 1.125 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.BACK                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[8]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.391      ;
; 1.126 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.DISP                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[4]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.394      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VIDEO_PLL_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                                                        ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.391 ; UIController:UIController_inst|DIG1_TDIV_q[0]             ; UIController:UIController_inst|DIG1_TDIV_q[0]                                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UIController:UIController_inst|ADC2_TDIV_q[0]             ; UIController:UIController_inst|ADC2_TDIV_q[0]                                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UIController:UIController_inst|ADC1_TRG_MODE_q[0]         ; UIController:UIController_inst|ADC1_TRG_MODE_q[0]                                                                                                              ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UIController:UIController_inst|DIG2_TRG_MODE_q[0]         ; UIController:UIController_inst|DIG2_TRG_MODE_q[0]                                                                                                              ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UIController:UIController_inst|DIG2_TRG_LVL_q[0]          ; UIController:UIController_inst|DIG2_TRG_LVL_q[0]                                                                                                               ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]         ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]                                                                                                              ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UIController:UIController_inst|ADC1_VDIV_q[0]             ; UIController:UIController_inst|ADC1_VDIV_q[0]                                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UIController:UIController_inst|ADC1_TDIV_q[0]             ; UIController:UIController_inst|ADC1_TDIV_q[0]                                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UIController:UIController_inst|DIG2_TDIV_q[0]             ; UIController:UIController_inst|DIG2_TDIV_q[0]                                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UIController:UIController_inst|DIG1_TRG_MODE_q[0]         ; UIController:UIController_inst|DIG1_TRG_MODE_q[0]                                                                                                              ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UIController:UIController_inst|DIG1_TRG_LVL_q[0]          ; UIController:UIController_inst|DIG1_TRG_LVL_q[0]                                                                                                               ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UIController:UIController_inst|ADC2_VDIV_q[0]             ; UIController:UIController_inst|ADC2_VDIV_q[0]                                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UIController:UIController_inst|INPUT_SELECT_q[0]          ; UIController:UIController_inst|INPUT_SELECT_q[0]                                                                                                               ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UIController:UIController_inst|DIG3_TDIV_q[0]             ; UIController:UIController_inst|DIG3_TDIV_q[0]                                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UIController:UIController_inst|DIG4_TRG_MODE_q[0]         ; UIController:UIController_inst|DIG4_TRG_MODE_q[0]                                                                                                              ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UIController:UIController_inst|DIG4_TRG_LVL_q[0]          ; UIController:UIController_inst|DIG4_TRG_LVL_q[0]                                                                                                               ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UIController:UIController_inst|DIG3_TRG_MODE_q[0]         ; UIController:UIController_inst|DIG3_TRG_MODE_q[0]                                                                                                              ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UIController:UIController_inst|DIG3_TRG_LVL_q[0]          ; UIController:UIController_inst|DIG3_TRG_LVL_q[0]                                                                                                               ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UIController:UIController_inst|DIG4_TDIV_q[0]             ; UIController:UIController_inst|DIG4_TDIV_q[0]                                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UIController:UIController_inst|ADC1_VDIV_q[1]             ; UIController:UIController_inst|ADC1_VDIV_q[1]                                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UIController:UIController_inst|INPUT_SELECT_q[1]          ; UIController:UIController_inst|INPUT_SELECT_q[1]                                                                                                               ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UIController:UIController_inst|ADC2_VDIV_q[1]             ; UIController:UIController_inst|ADC2_VDIV_q[1]                                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DSGEN:DSGEN2_inst|PC_q[1]                                 ; DSGEN:DSGEN2_inst|PC_q[1]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DSGEN:DSGEN2_inst|PC_q[2]                                 ; DSGEN:DSGEN2_inst|PC_q[2]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DSGEN:DSGEN2_inst|PC_q[0]                                 ; DSGEN:DSGEN2_inst|PC_q[0]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DSGEN:DSGEN2_inst|PC_q[3]                                 ; DSGEN:DSGEN2_inst|PC_q[3]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start  ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start                                                                                                       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DSGEN:DSGEN3_inst|PC_q[1]                                 ; DSGEN:DSGEN3_inst|PC_q[1]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DSGEN:DSGEN3_inst|PC_q[2]                                 ; DSGEN:DSGEN3_inst|PC_q[2]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DSGEN:DSGEN3_inst|PC_q[0]                                 ; DSGEN:DSGEN3_inst|PC_q[0]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DSGEN:DSGEN3_inst|PC_q[3]                                 ; DSGEN:DSGEN3_inst|PC_q[3]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start  ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start                                                                                                       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DSGEN:DSGEN4_inst|PC_q[2]                                 ; DSGEN:DSGEN4_inst|PC_q[2]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DSGEN:DSGEN4_inst|PC_q[3]                                 ; DSGEN:DSGEN4_inst|PC_q[3]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DSGEN:DSGEN4_inst|PC_q[0]                                 ; DSGEN:DSGEN4_inst|PC_q[0]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DSGEN:DSGEN4_inst|PC_q[1]                                 ; DSGEN:DSGEN4_inst|PC_q[1]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start  ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start                                                                                                       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DSGEN:DSGEN1_inst|PC_q[2]                                 ; DSGEN:DSGEN1_inst|PC_q[2]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DSGEN:DSGEN1_inst|PC_q[3]                                 ; DSGEN:DSGEN1_inst|PC_q[3]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DSGEN:DSGEN1_inst|PC_q[0]                                 ; DSGEN:DSGEN1_inst|PC_q[0]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DSGEN:DSGEN1_inst|PC_q[1]                                 ; DSGEN:DSGEN1_inst|PC_q[1]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ASGEN:ASGEN_inst|State_q~4                                ; ASGEN:ASGEN_inst|State_q~4                                                                                                                                     ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.525 ; DSGEN:DSGEN4_inst|CC_q[9]                                 ; DSGEN:DSGEN4_inst|CC_q[9]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; ASGEN:ASGEN_inst|CC[9]                                    ; ASGEN:ASGEN_inst|CC[9]                                                                                                                                         ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.792      ;
; 0.528 ; DSGEN:DSGEN1_inst|State_q~4                               ; DSGEN:DSGEN1_inst|Signal_q[0]                                                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.794      ;
; 0.533 ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.799      ;
; 0.539 ; DSGEN:DSGEN3_inst|PC_q[3]                                 ; DSGEN:DSGEN3_inst|PC_q[0]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.540 ; DSGEN:DSGEN1_inst|PC_q[0]                                 ; DSGEN:DSGEN1_inst|PC_q[3]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.806      ;
; 0.541 ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.807      ;
; 0.542 ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.808      ;
; 0.553 ; DSGEN:DSGEN1_inst|PC_q[1]                                 ; DSGEN:DSGEN1_inst|State_q~4                                                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.819      ;
; 0.553 ; DSGEN:DSGEN1_inst|PC_q[1]                                 ; DSGEN:DSGEN1_inst|PC_q[0]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.819      ;
; 0.557 ; DSGEN:DSGEN2_inst|PC_q[3]                                 ; DSGEN:DSGEN2_inst|State_q~4                                                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.823      ;
; 0.559 ; DSGEN:DSGEN2_inst|PC_q[3]                                 ; DSGEN:DSGEN2_inst|PC_q[0]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.825      ;
; 0.565 ; DSGEN:DSGEN3_inst|PC_q[0]                                 ; DSGEN:DSGEN3_inst|PC_q[3]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.831      ;
; 0.573 ; DSGEN:DSGEN2_inst|PC_q[0]                                 ; DSGEN:DSGEN2_inst|PC_q[3]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.839      ;
; 0.644 ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0]   ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.067      ; 0.945      ;
; 0.652 ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.083      ; 0.969      ;
; 0.653 ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.969      ;
; 0.655 ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.083      ; 0.972      ;
; 0.660 ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.966      ;
; 0.662 ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.083      ; 0.979      ;
; 0.663 ; DSGEN:DSGEN4_inst|Signal_q[0]                             ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0]                                                                                                        ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.929      ;
; 0.664 ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.083      ; 0.981      ;
; 0.664 ; DSGEN:DSGEN1_inst|Signal_q[0]                             ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0]                                                                                                        ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.930      ;
; 0.670 ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[7] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.976      ;
; 0.670 ; UIController:UIController_inst|DIG4_PDCC_q[4]             ; DSGEN:DSGEN4_inst|PeriodDelay_q[4]                                                                                                                             ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.936      ;
; 0.671 ; UIController:UIController_inst|DIG1_PAT_q[7]              ; DSGEN:DSGEN1_inst|Pattern_q[7]                                                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.937      ;
; 0.673 ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.979      ;
; 0.677 ; UIController:UIController_inst|DIG1_PAT_q[9]              ; DSGEN:DSGEN1_inst|Pattern_q[9]                                                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.943      ;
; 0.678 ; UIController:UIController_inst|DIG3_PAT_q[1]              ; DSGEN:DSGEN3_inst|Pattern_q[1]                                                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.944      ;
; 0.680 ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.986      ;
; 0.682 ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.988      ;
; 0.683 ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.989      ;
; 0.703 ; DSGEN:DSGEN1_inst|CC_q[9]                                 ; DSGEN:DSGEN1_inst|CC_q[9]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.969      ;
; 0.783 ; DSGEN:DSGEN3_inst|PC_q[3]                                 ; DSGEN:DSGEN3_inst|State_q~4                                                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.049      ;
; 0.799 ; DSGEN:DSGEN4_inst|CC_q[1]                                 ; DSGEN:DSGEN4_inst|CC_q[1]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.065      ;
; 0.801 ; DSGEN:DSGEN1_inst|CC_q[6]                                 ; DSGEN:DSGEN1_inst|CC_q[6]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; DSGEN:DSGEN1_inst|CC_q[1]                                 ; DSGEN:DSGEN1_inst|CC_q[1]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; DSGEN:DSGEN1_inst|CC_q[4]                                 ; DSGEN:DSGEN1_inst|CC_q[4]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; DSGEN:DSGEN1_inst|CC_q[8]                                 ; DSGEN:DSGEN1_inst|CC_q[8]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.068      ;
; 0.804 ; DSGEN:DSGEN4_inst|PC_q[3]                                 ; DSGEN:DSGEN4_inst|State_q~4                                                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.070      ;
; 0.804 ; DSGEN:DSGEN2_inst|PC_q[1]                                 ; DSGEN:DSGEN2_inst|PC_q[2]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.070      ;
; 0.805 ; ASGEN:ASGEN_inst|CC[5]                                    ; ASGEN:ASGEN_inst|CC[5]                                                                                                                                         ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; ASGEN:ASGEN_inst|CC[7]                                    ; ASGEN:ASGEN_inst|CC[7]                                                                                                                                         ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; DSGEN:DSGEN4_inst|CC_q[2]                                 ; DSGEN:DSGEN4_inst|CC_q[2]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; DSGEN:DSGEN4_inst|CC_q[4]                                 ; DSGEN:DSGEN4_inst|CC_q[4]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; DSGEN:DSGEN4_inst|CC_q[7]                                 ; DSGEN:DSGEN4_inst|CC_q[7]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.072      ;
; 0.808 ; DSGEN:DSGEN4_inst|CC_q[0]                                 ; DSGEN:DSGEN4_inst|CC_q[0]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.074      ;
; 0.809 ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; DSGEN:DSGEN4_inst|PC_q[3]                                 ; DSGEN:DSGEN4_inst|PC_q[0]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.075      ;
; 0.811 ; DSGEN:DSGEN3_inst|CC_q[0]                                 ; DSGEN:DSGEN3_inst|CC_q[0]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.077      ;
; 0.812 ; DSGEN:DSGEN3_inst|CC_q[8]                                 ; DSGEN:DSGEN3_inst|CC_q[8]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.078      ;
; 0.812 ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; ASGEN:ASGEN_inst|CC[3]                                    ; ASGEN:ASGEN_inst|CC[3]                                                                                                                                         ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.080      ;
; 0.815 ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.081      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                   ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[0]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[0]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[10]                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[10]                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[11]                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[11]                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[12]                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[12]                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[13]                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[13]                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[1]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[1]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[2]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[2]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[3]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[3]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[4]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[4]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[5]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[5]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[6]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[6]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[7]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[7]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[8]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[8]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[9]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[9]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[0]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[0]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[10]                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[10]                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[11]                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[11]                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[12]                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[12]                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[13]                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[13]                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[1]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[1]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[2]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[2]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[3]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[3]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[4]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[4]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[5]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[5]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[6]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[6]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[7]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[7]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[8]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[8]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[9]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[9]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DA[0]                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DA[0]                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DA[12]                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DA[12]                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[0]                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[0]                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[10]                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[10]                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[11]                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[11]                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[12]                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[12]                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[13]                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[13]                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[1]                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[1]                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[2]                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[2]                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[3]                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[3]                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[4]                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[4]                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[5]                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[5]                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[6]                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[6]                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[7]                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[7]                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[8]                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[8]                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[9]                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[9]                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5] ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VIDEO_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~PORTBDATAOUT0                  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~PORTBDATAOUT0                  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg0             ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg0             ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg1             ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg1             ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg10            ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg10            ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg11            ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg11            ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg2             ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg2             ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg3             ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg3             ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg4             ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg4             ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg5             ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg5             ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg6             ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg6             ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg7             ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg7             ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg8             ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg8             ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg9             ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg9             ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_datain_reg0              ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VIDEO_PLL_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; ASGEN:ASGEN_inst|CC[0]                                                                                                                                         ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; ASGEN:ASGEN_inst|CC[0]                                                                                                                                         ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; ASGEN:ASGEN_inst|CC[1]                                                                                                                                         ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; ASGEN:ASGEN_inst|CC[1]                                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-------------+------------+--------+--------+------------+--------------------------------------------+
; ADC_DA[*]   ; CLOCK_50   ; -1.325 ; -1.325 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[0]  ; CLOCK_50   ; -1.357 ; -1.357 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[1]  ; CLOCK_50   ; -1.366 ; -1.366 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[2]  ; CLOCK_50   ; -1.325 ; -1.325 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[3]  ; CLOCK_50   ; -1.325 ; -1.325 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[4]  ; CLOCK_50   ; -1.455 ; -1.455 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[5]  ; CLOCK_50   ; -1.455 ; -1.455 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[6]  ; CLOCK_50   ; -1.449 ; -1.449 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[7]  ; CLOCK_50   ; -1.449 ; -1.449 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[8]  ; CLOCK_50   ; -1.416 ; -1.416 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[9]  ; CLOCK_50   ; -1.425 ; -1.425 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[10] ; CLOCK_50   ; -1.397 ; -1.397 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[11] ; CLOCK_50   ; -1.397 ; -1.397 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[12] ; CLOCK_50   ; -1.353 ; -1.353 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[13] ; CLOCK_50   ; -1.353 ; -1.353 ; Rise       ; CLOCK_50                                   ;
; ADC_DB[*]   ; CLOCK_50   ; -1.375 ; -1.375 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[0]  ; CLOCK_50   ; -1.379 ; -1.379 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[1]  ; CLOCK_50   ; -1.379 ; -1.379 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[2]  ; CLOCK_50   ; -1.409 ; -1.409 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[3]  ; CLOCK_50   ; -1.409 ; -1.409 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[4]  ; CLOCK_50   ; -1.395 ; -1.395 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[5]  ; CLOCK_50   ; -1.395 ; -1.395 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[6]  ; CLOCK_50   ; -1.399 ; -1.399 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[7]  ; CLOCK_50   ; -1.389 ; -1.389 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[8]  ; CLOCK_50   ; -1.442 ; -1.442 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[9]  ; CLOCK_50   ; -1.442 ; -1.442 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[10] ; CLOCK_50   ; -1.385 ; -1.385 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[11] ; CLOCK_50   ; -1.375 ; -1.375 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[12] ; CLOCK_50   ; -1.376 ; -1.376 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[13] ; CLOCK_50   ; -1.376 ; -1.376 ; Rise       ; CLOCK_50                                   ;
; SW_17       ; CLOCK_50   ; 11.492 ; 11.492 ; Rise       ; CLOCK_50                                   ;
; SW_17       ; CLOCK_50   ; 11.966 ; 11.966 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; KEY[*]      ; CLOCK_50   ; 13.326 ; 13.326 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  KEY[0]     ; CLOCK_50   ; 11.354 ; 11.354 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  KEY[1]     ; CLOCK_50   ; 11.705 ; 11.705 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  KEY[2]     ; CLOCK_50   ; 13.324 ; 13.324 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  KEY[3]     ; CLOCK_50   ; 13.326 ; 13.326 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
; SW[*]       ; CLOCK_50   ; 14.985 ; 14.985 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[0]      ; CLOCK_50   ; 8.884  ; 8.884  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[1]      ; CLOCK_50   ; 9.105  ; 9.105  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[2]      ; CLOCK_50   ; 8.940  ; 8.940  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[3]      ; CLOCK_50   ; 9.478  ; 9.478  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[4]      ; CLOCK_50   ; 9.530  ; 9.530  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[5]      ; CLOCK_50   ; 9.970  ; 9.970  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[6]      ; CLOCK_50   ; 11.174 ; 11.174 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[7]      ; CLOCK_50   ; 10.821 ; 10.821 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[8]      ; CLOCK_50   ; 8.706  ; 8.706  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[9]      ; CLOCK_50   ; 8.397  ; 8.397  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[10]     ; CLOCK_50   ; 10.378 ; 10.378 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[11]     ; CLOCK_50   ; 10.722 ; 10.722 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[12]     ; CLOCK_50   ; 11.286 ; 11.286 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[13]     ; CLOCK_50   ; 13.966 ; 13.966 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[14]     ; CLOCK_50   ; 14.985 ; 14.985 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[15]     ; CLOCK_50   ; 14.062 ; 14.062 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[16]     ; CLOCK_50   ; 14.214 ; 14.214 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
; SW_17       ; CLOCK_50   ; 10.728 ; 10.728 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
+-------------+------------+--------+--------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-------------+------------+--------+--------+------------+--------------------------------------------+
; ADC_DA[*]   ; CLOCK_50   ; 1.619  ; 1.619  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[0]  ; CLOCK_50   ; 1.521  ; 1.521  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[1]  ; CLOCK_50   ; 1.530  ; 1.530  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[2]  ; CLOCK_50   ; 1.489  ; 1.489  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[3]  ; CLOCK_50   ; 1.489  ; 1.489  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[4]  ; CLOCK_50   ; 1.619  ; 1.619  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[5]  ; CLOCK_50   ; 1.619  ; 1.619  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[6]  ; CLOCK_50   ; 1.613  ; 1.613  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[7]  ; CLOCK_50   ; 1.613  ; 1.613  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[8]  ; CLOCK_50   ; 1.580  ; 1.580  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[9]  ; CLOCK_50   ; 1.589  ; 1.589  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[10] ; CLOCK_50   ; 1.561  ; 1.561  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[11] ; CLOCK_50   ; 1.561  ; 1.561  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[12] ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[13] ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; CLOCK_50                                   ;
; ADC_DB[*]   ; CLOCK_50   ; 1.606  ; 1.606  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[0]  ; CLOCK_50   ; 1.543  ; 1.543  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[1]  ; CLOCK_50   ; 1.543  ; 1.543  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[2]  ; CLOCK_50   ; 1.573  ; 1.573  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[3]  ; CLOCK_50   ; 1.573  ; 1.573  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[4]  ; CLOCK_50   ; 1.559  ; 1.559  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[5]  ; CLOCK_50   ; 1.559  ; 1.559  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[6]  ; CLOCK_50   ; 1.563  ; 1.563  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[7]  ; CLOCK_50   ; 1.553  ; 1.553  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[8]  ; CLOCK_50   ; 1.606  ; 1.606  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[9]  ; CLOCK_50   ; 1.606  ; 1.606  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[10] ; CLOCK_50   ; 1.549  ; 1.549  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[11] ; CLOCK_50   ; 1.539  ; 1.539  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[12] ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[13] ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; CLOCK_50                                   ;
; SW_17       ; CLOCK_50   ; -7.338 ; -7.338 ; Rise       ; CLOCK_50                                   ;
; SW_17       ; CLOCK_50   ; -6.417 ; -6.417 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; KEY[*]      ; CLOCK_50   ; -1.095 ; -1.095 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  KEY[0]     ; CLOCK_50   ; -1.095 ; -1.095 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  KEY[1]     ; CLOCK_50   ; -1.095 ; -1.095 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  KEY[2]     ; CLOCK_50   ; -7.249 ; -7.249 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  KEY[3]     ; CLOCK_50   ; -9.028 ; -9.028 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
; SW[*]       ; CLOCK_50   ; -6.192 ; -6.192 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[0]      ; CLOCK_50   ; -6.192 ; -6.192 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[1]      ; CLOCK_50   ; -6.293 ; -6.293 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[2]      ; CLOCK_50   ; -6.251 ; -6.251 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[3]      ; CLOCK_50   ; -7.150 ; -7.150 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[4]      ; CLOCK_50   ; -6.729 ; -6.729 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[5]      ; CLOCK_50   ; -7.420 ; -7.420 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[6]      ; CLOCK_50   ; -8.376 ; -8.376 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[7]      ; CLOCK_50   ; -7.933 ; -7.933 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[8]      ; CLOCK_50   ; -6.852 ; -6.852 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[9]      ; CLOCK_50   ; -6.527 ; -6.527 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[10]     ; CLOCK_50   ; -7.631 ; -7.631 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[11]     ; CLOCK_50   ; -7.835 ; -7.835 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[12]     ; CLOCK_50   ; -7.642 ; -7.642 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[13]     ; CLOCK_50   ; -8.285 ; -8.285 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[14]     ; CLOCK_50   ; -9.298 ; -9.298 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[15]     ; CLOCK_50   ; -9.874 ; -9.874 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[16]     ; CLOCK_50   ; -9.873 ; -9.873 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
; SW_17       ; CLOCK_50   ; -8.398 ; -8.398 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
+-------------+------------+--------+--------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-------------+------------+--------+--------+------------+--------------------------------------------+
; ADC_CLKA    ; CLOCK_50   ; 7.697  ; 7.697  ; Rise       ; CLOCK_50                                   ;
; ADC_CLKB    ; CLOCK_50   ; 7.697  ; 7.697  ; Rise       ; CLOCK_50                                   ;
; DAC_CLKA    ; CLOCK_50   ; 6.242  ; 6.242  ; Rise       ; CLOCK_50                                   ;
; DAC_CLKB    ; CLOCK_50   ; 6.252  ; 6.252  ; Rise       ; CLOCK_50                                   ;
; DAC_DA[*]   ; CLOCK_50   ; 5.212  ; 5.212  ; Rise       ; CLOCK_50                                   ;
;  DAC_DA[0]  ; CLOCK_50   ; 5.131  ; 5.131  ; Rise       ; CLOCK_50                                   ;
;  DAC_DA[12] ; CLOCK_50   ; 5.212  ; 5.212  ; Rise       ; CLOCK_50                                   ;
; DAC_DB[*]   ; CLOCK_50   ; 5.197  ; 5.197  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[0]  ; CLOCK_50   ; 5.160  ; 5.160  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[1]  ; CLOCK_50   ; 5.148  ; 5.148  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[2]  ; CLOCK_50   ; 5.197  ; 5.197  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[3]  ; CLOCK_50   ; 5.188  ; 5.188  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[4]  ; CLOCK_50   ; 5.148  ; 5.148  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[5]  ; CLOCK_50   ; 5.191  ; 5.191  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[6]  ; CLOCK_50   ; 5.188  ; 5.188  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[7]  ; CLOCK_50   ; 5.180  ; 5.180  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[8]  ; CLOCK_50   ; 5.182  ; 5.182  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[9]  ; CLOCK_50   ; 5.183  ; 5.183  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[10] ; CLOCK_50   ; 5.181  ; 5.181  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[11] ; CLOCK_50   ; 5.163  ; 5.163  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[12] ; CLOCK_50   ; 5.183  ; 5.183  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[13] ; CLOCK_50   ; 5.175  ; 5.175  ; Rise       ; CLOCK_50                                   ;
; DAC_WRTA    ; CLOCK_50   ; 7.112  ; 7.112  ; Rise       ; CLOCK_50                                   ;
; DAC_WRTB    ; CLOCK_50   ; 7.018  ; 7.018  ; Rise       ; CLOCK_50                                   ;
; ADC_CLKA    ; CLOCK_50   ; 7.697  ; 7.697  ; Fall       ; CLOCK_50                                   ;
; ADC_CLKB    ; CLOCK_50   ; 7.697  ; 7.697  ; Fall       ; CLOCK_50                                   ;
; DAC_CLKA    ; CLOCK_50   ; 6.242  ; 6.242  ; Fall       ; CLOCK_50                                   ;
; DAC_CLKB    ; CLOCK_50   ; 6.252  ; 6.252  ; Fall       ; CLOCK_50                                   ;
; DAC_WRTA    ; CLOCK_50   ; 7.112  ; 7.112  ; Fall       ; CLOCK_50                                   ;
; DAC_WRTB    ; CLOCK_50   ; 7.018  ; 7.018  ; Fall       ; CLOCK_50                                   ;
; VGA_B[*]    ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 2.930  ; 2.930  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 2.930  ; 2.930  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[8]   ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[9]   ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_BLANK   ; CLOCK_50   ; 2.929  ; 2.929  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 2.924  ; 2.924  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 2.924  ; 2.924  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[8]   ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[9]   ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.876  ; 2.876  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 2.874  ; 2.874  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[8]   ; CLOCK_50   ; 2.874  ; 2.874  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[9]   ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.876  ; 2.876  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 22.878 ;        ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[1] ;
; VGA_CLK     ; CLOCK_50   ;        ; 22.878 ; Fall       ; VIDEO_PLL_inst|altpll_component|pll|clk[1] ;
; HEX0_D[*]   ; CLOCK_50   ; 17.999 ; 17.999 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[0]  ; CLOCK_50   ; 17.983 ; 17.983 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[1]  ; CLOCK_50   ; 17.999 ; 17.999 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[2]  ; CLOCK_50   ; 17.292 ; 17.292 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[3]  ; CLOCK_50   ; 17.772 ; 17.772 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[4]  ; CLOCK_50   ; 17.656 ; 17.656 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[5]  ; CLOCK_50   ; 17.497 ; 17.497 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[6]  ; CLOCK_50   ; 17.344 ; 17.344 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
; HEX1_D[*]   ; CLOCK_50   ; 14.891 ; 14.891 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[0]  ; CLOCK_50   ; 14.891 ; 14.891 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[1]  ; CLOCK_50   ; 14.181 ; 14.181 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[2]  ; CLOCK_50   ; 14.651 ; 14.651 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[3]  ; CLOCK_50   ; 14.413 ; 14.413 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[4]  ; CLOCK_50   ; 14.642 ; 14.642 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[5]  ; CLOCK_50   ; 14.887 ; 14.887 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[6]  ; CLOCK_50   ; 14.865 ; 14.865 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
; HEX2_D[*]   ; CLOCK_50   ; 16.804 ; 16.804 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[0]  ; CLOCK_50   ; 16.774 ; 16.774 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[2]  ; CLOCK_50   ; 15.710 ; 15.710 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[3]  ; CLOCK_50   ; 16.804 ; 16.804 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[4]  ; CLOCK_50   ; 15.399 ; 15.399 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[5]  ; CLOCK_50   ; 15.959 ; 15.959 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[6]  ; CLOCK_50   ; 11.669 ; 11.669 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
+-------------+------------+--------+--------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-------------+------------+--------+--------+------------+--------------------------------------------+
; ADC_CLKA    ; CLOCK_50   ; 7.697  ; 7.697  ; Rise       ; CLOCK_50                                   ;
; ADC_CLKB    ; CLOCK_50   ; 7.697  ; 7.697  ; Rise       ; CLOCK_50                                   ;
; DAC_CLKA    ; CLOCK_50   ; 6.242  ; 6.242  ; Rise       ; CLOCK_50                                   ;
; DAC_CLKB    ; CLOCK_50   ; 6.252  ; 6.252  ; Rise       ; CLOCK_50                                   ;
; DAC_DA[*]   ; CLOCK_50   ; 5.131  ; 5.131  ; Rise       ; CLOCK_50                                   ;
;  DAC_DA[0]  ; CLOCK_50   ; 5.131  ; 5.131  ; Rise       ; CLOCK_50                                   ;
;  DAC_DA[12] ; CLOCK_50   ; 5.212  ; 5.212  ; Rise       ; CLOCK_50                                   ;
; DAC_DB[*]   ; CLOCK_50   ; 5.148  ; 5.148  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[0]  ; CLOCK_50   ; 5.160  ; 5.160  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[1]  ; CLOCK_50   ; 5.148  ; 5.148  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[2]  ; CLOCK_50   ; 5.197  ; 5.197  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[3]  ; CLOCK_50   ; 5.188  ; 5.188  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[4]  ; CLOCK_50   ; 5.148  ; 5.148  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[5]  ; CLOCK_50   ; 5.191  ; 5.191  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[6]  ; CLOCK_50   ; 5.188  ; 5.188  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[7]  ; CLOCK_50   ; 5.180  ; 5.180  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[8]  ; CLOCK_50   ; 5.182  ; 5.182  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[9]  ; CLOCK_50   ; 5.183  ; 5.183  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[10] ; CLOCK_50   ; 5.181  ; 5.181  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[11] ; CLOCK_50   ; 5.163  ; 5.163  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[12] ; CLOCK_50   ; 5.183  ; 5.183  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[13] ; CLOCK_50   ; 5.175  ; 5.175  ; Rise       ; CLOCK_50                                   ;
; DAC_WRTA    ; CLOCK_50   ; 7.112  ; 7.112  ; Rise       ; CLOCK_50                                   ;
; DAC_WRTB    ; CLOCK_50   ; 7.018  ; 7.018  ; Rise       ; CLOCK_50                                   ;
; ADC_CLKA    ; CLOCK_50   ; 7.697  ; 7.697  ; Fall       ; CLOCK_50                                   ;
; ADC_CLKB    ; CLOCK_50   ; 7.697  ; 7.697  ; Fall       ; CLOCK_50                                   ;
; DAC_CLKA    ; CLOCK_50   ; 6.242  ; 6.242  ; Fall       ; CLOCK_50                                   ;
; DAC_CLKB    ; CLOCK_50   ; 6.252  ; 6.252  ; Fall       ; CLOCK_50                                   ;
; DAC_WRTA    ; CLOCK_50   ; 7.112  ; 7.112  ; Fall       ; CLOCK_50                                   ;
; DAC_WRTB    ; CLOCK_50   ; 7.018  ; 7.018  ; Fall       ; CLOCK_50                                   ;
; VGA_B[*]    ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 2.930  ; 2.930  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 2.930  ; 2.930  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[8]   ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[9]   ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_BLANK   ; CLOCK_50   ; 2.929  ; 2.929  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 2.924  ; 2.924  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 2.924  ; 2.924  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[8]   ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[9]   ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.876  ; 2.876  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 2.874  ; 2.874  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 2.874  ; 2.874  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[8]   ; CLOCK_50   ; 2.874  ; 2.874  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[9]   ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.876  ; 2.876  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 22.878 ;        ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[1] ;
; VGA_CLK     ; CLOCK_50   ;        ; 22.878 ; Fall       ; VIDEO_PLL_inst|altpll_component|pll|clk[1] ;
; HEX0_D[*]   ; CLOCK_50   ; 8.346  ; 8.346  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[0]  ; CLOCK_50   ; 9.052  ; 9.052  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[1]  ; CLOCK_50   ; 9.071  ; 9.071  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[2]  ; CLOCK_50   ; 8.346  ; 8.346  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[3]  ; CLOCK_50   ; 8.840  ; 8.840  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[4]  ; CLOCK_50   ; 8.735  ; 8.735  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[5]  ; CLOCK_50   ; 8.553  ; 8.553  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[6]  ; CLOCK_50   ; 8.412  ; 8.412  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
; HEX1_D[*]   ; CLOCK_50   ; 7.328  ; 7.328  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[0]  ; CLOCK_50   ; 8.039  ; 8.039  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[1]  ; CLOCK_50   ; 7.328  ; 7.328  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[2]  ; CLOCK_50   ; 7.810  ; 7.810  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[3]  ; CLOCK_50   ; 7.560  ; 7.560  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[4]  ; CLOCK_50   ; 7.798  ; 7.798  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[5]  ; CLOCK_50   ; 8.046  ; 8.046  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[6]  ; CLOCK_50   ; 8.011  ; 8.011  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
; HEX2_D[*]   ; CLOCK_50   ; 8.302  ; 8.302  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[0]  ; CLOCK_50   ; 9.396  ; 9.396  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[2]  ; CLOCK_50   ; 8.302  ; 8.302  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[3]  ; CLOCK_50   ; 9.426  ; 9.426  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[4]  ; CLOCK_50   ; 8.616  ; 8.616  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[5]  ; CLOCK_50   ; 9.005  ; 9.005  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[6]  ; CLOCK_50   ; 8.939  ; 8.939  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
+-------------+------------+--------+--------+------------+--------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; KEY[0]     ; LEDG[0]     ; 4.824  ;        ;        ; 4.824  ;
; KEY[0]     ; LEDG[1]     ;        ; 4.782  ; 4.782  ;        ;
; KEY[1]     ; LEDG[2]     ; 5.162  ;        ;        ; 5.162  ;
; KEY[1]     ; LEDG[3]     ;        ; 4.854  ; 4.854  ;        ;
; KEY[2]     ; LEDG[4]     ; 9.182  ;        ;        ; 9.182  ;
; KEY[2]     ; LEDG[5]     ;        ; 9.182  ; 9.182  ;        ;
; KEY[3]     ; LEDG[6]     ; 9.089  ;        ;        ; 9.089  ;
; KEY[3]     ; LEDG[7]     ;        ; 9.093  ; 9.093  ;        ;
; SW[0]      ; LEDR[0]     ; 10.465 ;        ;        ; 10.465 ;
; SW[1]      ; LEDR[1]     ; 10.742 ;        ;        ; 10.742 ;
; SW[2]      ; LEDR[2]     ; 10.538 ;        ;        ; 10.538 ;
; SW[3]      ; LEDR[3]     ; 10.825 ;        ;        ; 10.825 ;
; SW[4]      ; LEDR[4]     ; 10.259 ;        ;        ; 10.259 ;
; SW[5]      ; LEDR[5]     ; 10.159 ;        ;        ; 10.159 ;
; SW[6]      ; LEDR[6]     ; 11.728 ;        ;        ; 11.728 ;
; SW[7]      ; LEDR[7]     ; 13.083 ;        ;        ; 13.083 ;
; SW[8]      ; LEDR[8]     ; 10.483 ;        ;        ; 10.483 ;
; SW[9]      ; LEDR[9]     ; 10.029 ;        ;        ; 10.029 ;
; SW[10]     ; HEX0_D[0]   ; 23.769 ; 23.769 ; 23.769 ; 23.769 ;
; SW[10]     ; HEX0_D[1]   ; 23.785 ; 23.785 ; 23.785 ; 23.785 ;
; SW[10]     ; HEX0_D[2]   ; 23.078 ; 23.078 ; 23.078 ; 23.078 ;
; SW[10]     ; HEX0_D[3]   ; 23.558 ; 23.558 ; 23.558 ; 23.558 ;
; SW[10]     ; HEX0_D[4]   ; 23.442 ; 23.442 ; 23.442 ; 23.442 ;
; SW[10]     ; HEX0_D[5]   ; 23.283 ; 23.283 ; 23.283 ; 23.283 ;
; SW[10]     ; HEX0_D[6]   ; 23.130 ; 23.130 ; 23.130 ; 23.130 ;
; SW[10]     ; HEX1_D[0]   ; 21.262 ; 21.262 ; 21.262 ; 21.262 ;
; SW[10]     ; HEX1_D[1]   ; 20.552 ; 20.552 ; 20.552 ; 20.552 ;
; SW[10]     ; HEX1_D[2]   ; 21.022 ; 21.022 ; 21.022 ; 21.022 ;
; SW[10]     ; HEX1_D[3]   ; 20.784 ; 20.784 ; 20.784 ; 20.784 ;
; SW[10]     ; HEX1_D[4]   ; 21.013 ; 21.013 ; 21.013 ; 21.013 ;
; SW[10]     ; HEX1_D[5]   ; 21.258 ; 21.258 ; 21.258 ; 21.258 ;
; SW[10]     ; HEX1_D[6]   ; 21.236 ; 21.236 ; 21.236 ; 21.236 ;
; SW[10]     ; HEX2_D[0]   ; 22.248 ; 22.248 ; 22.248 ; 22.248 ;
; SW[10]     ; HEX2_D[2]   ; 21.184 ; 21.184 ; 21.184 ; 21.184 ;
; SW[10]     ; HEX2_D[3]   ; 22.278 ; 22.278 ; 22.278 ; 22.278 ;
; SW[10]     ; HEX2_D[4]   ; 20.873 ; 20.873 ; 20.873 ; 20.873 ;
; SW[10]     ; HEX2_D[5]   ; 21.433 ; 21.433 ; 21.433 ; 21.433 ;
; SW[10]     ; HEX2_D[6]   ; 17.481 ; 17.488 ; 17.488 ; 17.481 ;
; SW[10]     ; HEX4_D[0]   ; 10.191 ; 10.191 ; 10.191 ; 10.191 ;
; SW[10]     ; HEX4_D[1]   ; 10.193 ; 10.193 ; 10.193 ; 10.193 ;
; SW[10]     ; HEX4_D[2]   ;        ; 10.466 ; 10.466 ;        ;
; SW[10]     ; HEX4_D[3]   ; 10.492 ; 10.492 ; 10.492 ; 10.492 ;
; SW[10]     ; HEX4_D[4]   ; 10.487 ;        ;        ; 10.487 ;
; SW[10]     ; HEX4_D[5]   ; 10.518 ;        ;        ; 10.518 ;
; SW[10]     ; HEX4_D[6]   ; 10.520 ; 10.520 ; 10.520 ; 10.520 ;
; SW[10]     ; LEDR[10]    ; 9.808  ;        ;        ; 9.808  ;
; SW[11]     ; HEX0_D[0]   ; 23.875 ; 23.875 ; 23.875 ; 23.875 ;
; SW[11]     ; HEX0_D[1]   ; 23.891 ; 23.891 ; 23.891 ; 23.891 ;
; SW[11]     ; HEX0_D[2]   ; 23.184 ; 23.184 ; 23.184 ; 23.184 ;
; SW[11]     ; HEX0_D[3]   ; 23.664 ; 23.664 ; 23.664 ; 23.664 ;
; SW[11]     ; HEX0_D[4]   ; 23.548 ; 23.548 ; 23.548 ; 23.548 ;
; SW[11]     ; HEX0_D[5]   ; 23.389 ; 23.389 ; 23.389 ; 23.389 ;
; SW[11]     ; HEX0_D[6]   ; 23.236 ; 23.236 ; 23.236 ; 23.236 ;
; SW[11]     ; HEX1_D[0]   ; 18.312 ; 18.312 ; 18.312 ; 18.312 ;
; SW[11]     ; HEX1_D[1]   ; 17.602 ; 17.602 ; 17.602 ; 17.602 ;
; SW[11]     ; HEX1_D[2]   ; 18.072 ; 18.072 ; 18.072 ; 18.072 ;
; SW[11]     ; HEX1_D[3]   ; 17.834 ; 17.834 ; 17.834 ; 17.834 ;
; SW[11]     ; HEX1_D[4]   ; 18.063 ; 18.063 ; 18.063 ; 18.063 ;
; SW[11]     ; HEX1_D[5]   ; 18.308 ; 18.308 ; 18.308 ; 18.308 ;
; SW[11]     ; HEX1_D[6]   ; 18.286 ; 18.286 ; 18.286 ; 18.286 ;
; SW[11]     ; HEX2_D[0]   ; 22.354 ; 22.354 ; 22.354 ; 22.354 ;
; SW[11]     ; HEX2_D[2]   ; 21.290 ; 21.290 ; 21.290 ; 21.290 ;
; SW[11]     ; HEX2_D[3]   ; 22.384 ; 22.384 ; 22.384 ; 22.384 ;
; SW[11]     ; HEX2_D[4]   ; 20.979 ; 20.979 ; 20.979 ; 20.979 ;
; SW[11]     ; HEX2_D[5]   ; 21.539 ; 21.539 ; 21.539 ; 21.539 ;
; SW[11]     ; HEX2_D[6]   ; 17.438 ; 16.820 ; 16.820 ; 17.438 ;
; SW[11]     ; HEX4_D[0]   ; 9.943  ; 9.943  ; 9.943  ; 9.943  ;
; SW[11]     ; HEX4_D[1]   ; 9.976  ; 9.976  ; 9.976  ; 9.976  ;
; SW[11]     ; HEX4_D[2]   ; 10.244 ;        ;        ; 10.244 ;
; SW[11]     ; HEX4_D[3]   ; 10.276 ; 10.276 ; 10.276 ; 10.276 ;
; SW[11]     ; HEX4_D[4]   ;        ; 10.272 ; 10.272 ;        ;
; SW[11]     ; HEX4_D[5]   ; 10.299 ; 10.299 ; 10.299 ; 10.299 ;
; SW[11]     ; HEX4_D[6]   ; 10.307 ; 10.307 ; 10.307 ; 10.307 ;
; SW[11]     ; LEDR[11]    ; 10.035 ;        ;        ; 10.035 ;
; SW[12]     ; HEX0_D[0]   ; 24.172 ; 24.172 ; 24.172 ; 24.172 ;
; SW[12]     ; HEX0_D[1]   ; 24.188 ; 24.188 ; 24.188 ; 24.188 ;
; SW[12]     ; HEX0_D[2]   ; 23.481 ; 23.481 ; 23.481 ; 23.481 ;
; SW[12]     ; HEX0_D[3]   ; 23.961 ; 23.961 ; 23.961 ; 23.961 ;
; SW[12]     ; HEX0_D[4]   ; 23.845 ; 23.845 ; 23.845 ; 23.845 ;
; SW[12]     ; HEX0_D[5]   ; 23.686 ; 23.686 ; 23.686 ; 23.686 ;
; SW[12]     ; HEX0_D[6]   ; 23.533 ; 23.533 ; 23.533 ; 23.533 ;
; SW[12]     ; HEX1_D[0]   ; 21.665 ; 21.665 ; 21.665 ; 21.665 ;
; SW[12]     ; HEX1_D[1]   ; 20.955 ; 20.955 ; 20.955 ; 20.955 ;
; SW[12]     ; HEX1_D[2]   ; 21.425 ; 21.425 ; 21.425 ; 21.425 ;
; SW[12]     ; HEX1_D[3]   ; 21.187 ; 21.187 ; 21.187 ; 21.187 ;
; SW[12]     ; HEX1_D[4]   ; 21.416 ; 21.416 ; 21.416 ; 21.416 ;
; SW[12]     ; HEX1_D[5]   ; 21.661 ; 21.661 ; 21.661 ; 21.661 ;
; SW[12]     ; HEX1_D[6]   ; 21.639 ; 21.639 ; 21.639 ; 21.639 ;
; SW[12]     ; HEX2_D[0]   ; 22.651 ; 22.651 ; 22.651 ; 22.651 ;
; SW[12]     ; HEX2_D[2]   ; 21.587 ; 21.587 ; 21.587 ; 21.587 ;
; SW[12]     ; HEX2_D[3]   ; 22.681 ; 22.681 ; 22.681 ; 22.681 ;
; SW[12]     ; HEX2_D[4]   ; 21.276 ; 21.276 ; 21.276 ; 21.276 ;
; SW[12]     ; HEX2_D[5]   ; 21.836 ; 21.836 ; 21.836 ; 21.836 ;
; SW[12]     ; HEX2_D[6]   ; 17.745 ; 17.745 ; 17.745 ; 17.745 ;
; SW[12]     ; HEX4_D[0]   ; 9.737  ; 9.737  ; 9.737  ; 9.737  ;
; SW[12]     ; HEX4_D[1]   ; 9.738  ;        ;        ; 9.738  ;
; SW[12]     ; HEX4_D[2]   ; 9.980  ; 9.980  ; 9.980  ; 9.980  ;
; SW[12]     ; HEX4_D[3]   ; 10.044 ; 10.044 ; 10.044 ; 10.044 ;
; SW[12]     ; HEX4_D[4]   ; 10.040 ; 10.040 ; 10.040 ; 10.040 ;
; SW[12]     ; HEX4_D[5]   ; 10.056 ; 10.056 ; 10.056 ; 10.056 ;
; SW[12]     ; HEX4_D[6]   ; 10.074 ; 10.074 ; 10.074 ; 10.074 ;
; SW[12]     ; LEDR[12]    ; 9.509  ;        ;        ; 9.509  ;
; SW[13]     ; HEX0_D[0]   ; 24.521 ; 24.521 ; 24.521 ; 24.521 ;
; SW[13]     ; HEX0_D[1]   ; 24.537 ; 24.537 ; 24.537 ; 24.537 ;
; SW[13]     ; HEX0_D[2]   ; 23.830 ; 23.830 ; 23.830 ; 23.830 ;
; SW[13]     ; HEX0_D[3]   ; 24.310 ; 24.310 ; 24.310 ; 24.310 ;
; SW[13]     ; HEX0_D[4]   ; 24.194 ; 24.194 ; 24.194 ; 24.194 ;
; SW[13]     ; HEX0_D[5]   ; 24.035 ; 24.035 ; 24.035 ; 24.035 ;
; SW[13]     ; HEX0_D[6]   ; 23.882 ; 23.882 ; 23.882 ; 23.882 ;
; SW[13]     ; HEX1_D[0]   ; 17.512 ; 17.512 ; 17.512 ; 17.512 ;
; SW[13]     ; HEX1_D[1]   ; 16.802 ; 16.802 ; 16.802 ; 16.802 ;
; SW[13]     ; HEX1_D[2]   ; 17.272 ; 17.272 ; 17.272 ; 17.272 ;
; SW[13]     ; HEX1_D[3]   ; 17.034 ; 17.034 ; 17.034 ; 17.034 ;
; SW[13]     ; HEX1_D[4]   ; 17.264 ; 17.264 ; 17.264 ; 17.264 ;
; SW[13]     ; HEX1_D[5]   ; 17.508 ; 17.508 ; 17.508 ; 17.508 ;
; SW[13]     ; HEX1_D[6]   ; 17.486 ; 17.486 ; 17.486 ; 17.486 ;
; SW[13]     ; HEX2_D[0]   ; 23.000 ; 23.000 ; 23.000 ; 23.000 ;
; SW[13]     ; HEX2_D[2]   ; 21.936 ; 21.936 ; 21.936 ; 21.936 ;
; SW[13]     ; HEX2_D[3]   ; 23.030 ; 23.030 ; 23.030 ; 23.030 ;
; SW[13]     ; HEX2_D[4]   ; 21.625 ; 21.625 ; 21.625 ; 21.625 ;
; SW[13]     ; HEX2_D[5]   ; 22.185 ; 22.185 ; 22.185 ; 22.185 ;
; SW[13]     ; HEX2_D[6]   ; 18.397 ; 17.222 ; 17.222 ; 18.397 ;
; SW[13]     ; HEX4_D[0]   ; 9.158  ; 9.158  ; 9.158  ; 9.158  ;
; SW[13]     ; HEX4_D[1]   ; 9.159  ; 9.159  ; 9.159  ; 9.159  ;
; SW[13]     ; HEX4_D[2]   ; 9.429  ; 9.429  ; 9.429  ; 9.429  ;
; SW[13]     ; HEX4_D[3]   ; 9.467  ; 9.467  ; 9.467  ; 9.467  ;
; SW[13]     ; HEX4_D[4]   ;        ; 9.461  ; 9.461  ;        ;
; SW[13]     ; HEX4_D[5]   ; 9.483  ; 9.483  ; 9.483  ; 9.483  ;
; SW[13]     ; HEX4_D[6]   ; 9.495  ; 9.495  ; 9.495  ; 9.495  ;
; SW[13]     ; LEDR[13]    ; 10.106 ;        ;        ; 10.106 ;
; SW[14]     ; HEX0_D[0]   ; 23.578 ; 23.578 ; 23.578 ; 23.578 ;
; SW[14]     ; HEX0_D[1]   ; 23.597 ; 23.597 ; 23.597 ; 23.597 ;
; SW[14]     ; HEX0_D[2]   ; 22.872 ; 22.872 ; 22.872 ; 22.872 ;
; SW[14]     ; HEX0_D[3]   ; 23.366 ; 23.366 ; 23.366 ; 23.366 ;
; SW[14]     ; HEX0_D[4]   ; 23.261 ; 23.261 ; 23.261 ; 23.261 ;
; SW[14]     ; HEX0_D[5]   ; 23.079 ; 23.079 ; 23.079 ; 23.079 ;
; SW[14]     ; HEX0_D[6]   ; 22.938 ; 22.938 ; 22.938 ; 22.938 ;
; SW[14]     ; HEX1_D[0]   ; 21.841 ; 21.841 ; 21.841 ; 21.841 ;
; SW[14]     ; HEX1_D[1]   ; 21.131 ; 21.131 ; 21.131 ; 21.131 ;
; SW[14]     ; HEX1_D[2]   ; 21.601 ; 21.601 ; 21.601 ; 21.601 ;
; SW[14]     ; HEX1_D[3]   ; 21.363 ; 21.363 ; 21.363 ; 21.363 ;
; SW[14]     ; HEX1_D[4]   ; 21.592 ; 21.592 ; 21.592 ; 21.592 ;
; SW[14]     ; HEX1_D[5]   ; 21.837 ; 21.837 ; 21.837 ; 21.837 ;
; SW[14]     ; HEX1_D[6]   ; 21.815 ; 21.815 ; 21.815 ; 21.815 ;
; SW[14]     ; HEX2_D[0]   ; 18.527 ; 19.640 ; 19.640 ; 18.527 ;
; SW[14]     ; HEX2_D[2]   ; 18.576 ; 17.433 ; 17.433 ; 18.576 ;
; SW[14]     ; HEX2_D[3]   ; 18.557 ; 19.670 ; 19.670 ; 18.557 ;
; SW[14]     ; HEX2_D[4]   ; 15.974 ; 18.265 ; 18.265 ; 15.974 ;
; SW[14]     ; HEX2_D[5]   ; 18.578 ; 18.654 ; 18.654 ; 18.578 ;
; SW[14]     ; HEX2_D[6]   ; 18.070 ; 18.429 ; 18.429 ; 18.070 ;
; SW[14]     ; HEX5_D[0]   ; 9.530  ; 9.530  ; 9.530  ; 9.530  ;
; SW[14]     ; HEX5_D[1]   ; 9.372  ; 9.372  ; 9.372  ; 9.372  ;
; SW[14]     ; HEX5_D[2]   ;        ; 9.377  ; 9.377  ;        ;
; SW[14]     ; HEX5_D[3]   ; 9.334  ; 9.334  ; 9.334  ; 9.334  ;
; SW[14]     ; HEX5_D[4]   ; 9.489  ;        ;        ; 9.489  ;
; SW[14]     ; HEX5_D[5]   ; 9.649  ;        ;        ; 9.649  ;
; SW[14]     ; HEX5_D[6]   ; 9.933  ;        ;        ; 9.933  ;
; SW[14]     ; LEDR[14]    ; 10.625 ;        ;        ; 10.625 ;
; SW[15]     ; HEX0_D[0]   ; 17.180 ; 17.180 ; 17.180 ; 17.180 ;
; SW[15]     ; HEX0_D[1]   ; 17.199 ; 17.199 ; 17.199 ; 17.199 ;
; SW[15]     ; HEX0_D[2]   ; 16.474 ; 16.474 ; 16.474 ; 16.474 ;
; SW[15]     ; HEX0_D[3]   ; 16.968 ; 16.968 ; 16.968 ; 16.968 ;
; SW[15]     ; HEX0_D[4]   ; 15.989 ; 16.863 ; 16.863 ; 15.989 ;
; SW[15]     ; HEX0_D[5]   ; 16.681 ; 16.681 ; 16.681 ; 16.681 ;
; SW[15]     ; HEX0_D[6]   ; 16.540 ; 16.540 ; 16.540 ; 16.540 ;
; SW[15]     ; HEX1_D[0]   ; 16.532 ; 16.532 ; 16.532 ; 16.532 ;
; SW[15]     ; HEX1_D[1]   ; 15.822 ; 15.822 ; 15.822 ; 15.822 ;
; SW[15]     ; HEX1_D[2]   ; 16.292 ; 16.292 ; 16.292 ; 16.292 ;
; SW[15]     ; HEX1_D[3]   ; 16.054 ; 16.054 ; 16.054 ; 16.054 ;
; SW[15]     ; HEX1_D[4]   ; 16.284 ; 16.284 ; 16.284 ; 16.284 ;
; SW[15]     ; HEX1_D[5]   ; 16.528 ; 16.528 ; 16.528 ; 16.528 ;
; SW[15]     ; HEX1_D[6]   ; 16.506 ; 16.506 ; 16.506 ; 16.506 ;
; SW[15]     ; HEX2_D[0]   ; 16.991 ; 15.878 ; 15.878 ; 16.991 ;
; SW[15]     ; HEX2_D[2]   ; 14.784 ; 15.927 ; 15.927 ; 14.784 ;
; SW[15]     ; HEX2_D[3]   ; 17.021 ; 15.908 ; 15.908 ; 17.021 ;
; SW[15]     ; HEX2_D[4]   ; 15.616 ; 13.047 ; 13.047 ; 15.616 ;
; SW[15]     ; HEX2_D[5]   ; 16.005 ; 15.447 ; 15.447 ; 16.005 ;
; SW[15]     ; HEX2_D[6]   ; 15.298 ; 15.421 ; 15.421 ; 15.298 ;
; SW[15]     ; HEX5_D[0]   ;        ; 9.303  ; 9.303  ;        ;
; SW[15]     ; HEX5_D[1]   ; 9.157  ; 9.157  ; 9.157  ; 9.157  ;
; SW[15]     ; HEX5_D[2]   ; 9.193  ;        ;        ; 9.193  ;
; SW[15]     ; HEX5_D[3]   ; 8.886  ; 8.886  ; 8.886  ; 8.886  ;
; SW[15]     ; HEX5_D[4]   ;        ; 9.067  ; 9.067  ;        ;
; SW[15]     ; HEX5_D[5]   ; 9.201  ;        ;        ; 9.201  ;
; SW[15]     ; HEX5_D[6]   ; 9.485  ; 9.485  ; 9.485  ; 9.485  ;
; SW[15]     ; LEDR[15]    ; 10.014 ;        ;        ; 10.014 ;
; SW[16]     ; HEX0_D[0]   ; 17.171 ; 17.171 ; 17.171 ; 17.171 ;
; SW[16]     ; HEX0_D[1]   ; 17.190 ; 17.190 ; 17.190 ; 17.190 ;
; SW[16]     ; HEX0_D[2]   ; 16.465 ; 16.465 ; 16.465 ; 16.465 ;
; SW[16]     ; HEX0_D[3]   ; 16.959 ; 16.959 ; 16.959 ; 16.959 ;
; SW[16]     ; HEX0_D[4]   ; 16.854 ; 14.643 ; 14.643 ; 16.854 ;
; SW[16]     ; HEX0_D[5]   ; 16.672 ; 16.672 ; 16.672 ; 16.672 ;
; SW[16]     ; HEX0_D[6]   ; 16.531 ; 16.531 ; 16.531 ; 16.531 ;
; SW[16]     ; HEX1_D[0]   ; 16.523 ; 16.523 ; 16.523 ; 16.523 ;
; SW[16]     ; HEX1_D[1]   ; 15.813 ; 15.813 ; 15.813 ; 15.813 ;
; SW[16]     ; HEX1_D[2]   ; 16.283 ; 16.283 ; 16.283 ; 16.283 ;
; SW[16]     ; HEX1_D[3]   ; 16.045 ; 16.045 ; 16.045 ; 16.045 ;
; SW[16]     ; HEX1_D[4]   ; 16.275 ; 16.275 ; 16.275 ; 16.275 ;
; SW[16]     ; HEX1_D[5]   ; 16.519 ; 16.519 ; 16.519 ; 16.519 ;
; SW[16]     ; HEX1_D[6]   ; 16.497 ; 16.497 ; 16.497 ; 16.497 ;
; SW[16]     ; HEX2_D[0]   ; 14.489 ; 15.307 ; 15.307 ; 14.489 ;
; SW[16]     ; HEX2_D[2]   ; 14.243 ; 13.369 ; 13.369 ; 14.243 ;
; SW[16]     ; HEX2_D[3]   ; 14.519 ; 15.337 ; 15.337 ; 14.519 ;
; SW[16]     ; HEX2_D[4]   ;        ; 13.932 ; 13.932 ;        ;
; SW[16]     ; HEX2_D[5]   ;        ; 13.794 ; 13.794 ;        ;
; SW[16]     ; HEX2_D[6]   ; 14.032 ;        ;        ; 14.032 ;
; SW[16]     ; HEX5_D[0]   ; 9.593  ; 9.593  ; 9.593  ; 9.593  ;
; SW[16]     ; HEX5_D[1]   ; 9.435  ;        ;        ; 9.435  ;
; SW[16]     ; HEX5_D[2]   ;        ; 9.440  ; 9.440  ;        ;
; SW[16]     ; HEX5_D[3]   ; 9.709  ; 9.709  ; 9.709  ; 9.709  ;
; SW[16]     ; HEX5_D[4]   ; 9.891  ;        ;        ; 9.891  ;
; SW[16]     ; HEX5_D[5]   ;        ; 10.023 ; 10.023 ;        ;
; SW[16]     ; HEX5_D[6]   ; 10.307 ; 10.307 ; 10.307 ; 10.307 ;
; SW[16]     ; LEDR[16]    ; 11.109 ;        ;        ; 11.109 ;
; SW_17      ; LEDR_17     ; 10.755 ;        ;        ; 10.755 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; KEY[0]     ; LEDG[0]     ; 4.824  ;        ;        ; 4.824  ;
; KEY[0]     ; LEDG[1]     ;        ; 4.782  ; 4.782  ;        ;
; KEY[1]     ; LEDG[2]     ; 5.162  ;        ;        ; 5.162  ;
; KEY[1]     ; LEDG[3]     ;        ; 4.854  ; 4.854  ;        ;
; KEY[2]     ; LEDG[4]     ; 9.182  ;        ;        ; 9.182  ;
; KEY[2]     ; LEDG[5]     ;        ; 9.182  ; 9.182  ;        ;
; KEY[3]     ; LEDG[6]     ; 9.089  ;        ;        ; 9.089  ;
; KEY[3]     ; LEDG[7]     ;        ; 9.093  ; 9.093  ;        ;
; SW[0]      ; LEDR[0]     ; 10.465 ;        ;        ; 10.465 ;
; SW[1]      ; LEDR[1]     ; 10.742 ;        ;        ; 10.742 ;
; SW[2]      ; LEDR[2]     ; 10.538 ;        ;        ; 10.538 ;
; SW[3]      ; LEDR[3]     ; 10.825 ;        ;        ; 10.825 ;
; SW[4]      ; LEDR[4]     ; 10.259 ;        ;        ; 10.259 ;
; SW[5]      ; LEDR[5]     ; 10.159 ;        ;        ; 10.159 ;
; SW[6]      ; LEDR[6]     ; 11.728 ;        ;        ; 11.728 ;
; SW[7]      ; LEDR[7]     ; 13.083 ;        ;        ; 13.083 ;
; SW[8]      ; LEDR[8]     ; 10.483 ;        ;        ; 10.483 ;
; SW[9]      ; LEDR[9]     ; 10.029 ;        ;        ; 10.029 ;
; SW[10]     ; HEX0_D[0]   ; 16.103 ; 16.103 ; 16.103 ; 16.103 ;
; SW[10]     ; HEX0_D[1]   ; 16.122 ; 16.122 ; 16.122 ; 16.122 ;
; SW[10]     ; HEX0_D[2]   ; 15.397 ; 15.397 ; 15.397 ; 15.397 ;
; SW[10]     ; HEX0_D[3]   ; 15.891 ; 15.891 ; 15.891 ; 15.891 ;
; SW[10]     ; HEX0_D[4]   ; 15.786 ; 15.786 ; 15.786 ; 15.786 ;
; SW[10]     ; HEX0_D[5]   ; 15.604 ; 15.604 ; 15.604 ; 15.604 ;
; SW[10]     ; HEX0_D[6]   ; 15.463 ; 15.463 ; 15.463 ; 15.463 ;
; SW[10]     ; HEX1_D[0]   ; 14.968 ; 14.968 ; 14.968 ; 14.968 ;
; SW[10]     ; HEX1_D[1]   ; 14.257 ; 14.257 ; 14.257 ; 14.257 ;
; SW[10]     ; HEX1_D[2]   ; 14.739 ; 14.739 ; 14.739 ; 14.739 ;
; SW[10]     ; HEX1_D[3]   ; 14.489 ; 14.489 ; 14.489 ; 14.489 ;
; SW[10]     ; HEX1_D[4]   ; 14.727 ; 14.727 ; 14.727 ; 14.727 ;
; SW[10]     ; HEX1_D[5]   ; 14.975 ; 14.975 ; 14.975 ; 14.975 ;
; SW[10]     ; HEX1_D[6]   ; 14.940 ; 14.940 ; 14.940 ; 14.940 ;
; SW[10]     ; HEX2_D[0]   ; 15.568 ; 15.568 ; 15.568 ; 15.568 ;
; SW[10]     ; HEX2_D[2]   ; 14.474 ; 14.474 ; 14.474 ; 14.474 ;
; SW[10]     ; HEX2_D[3]   ; 15.598 ; 15.598 ; 15.598 ; 15.598 ;
; SW[10]     ; HEX2_D[4]   ; 14.803 ; 14.803 ; 14.803 ; 14.803 ;
; SW[10]     ; HEX2_D[5]   ; 15.192 ; 15.192 ; 15.192 ; 15.192 ;
; SW[10]     ; HEX2_D[6]   ; 15.111 ; 15.111 ; 15.111 ; 15.111 ;
; SW[10]     ; HEX4_D[0]   ; 10.191 ; 10.191 ; 10.191 ; 10.191 ;
; SW[10]     ; HEX4_D[1]   ; 10.193 ; 10.193 ; 10.193 ; 10.193 ;
; SW[10]     ; HEX4_D[2]   ;        ; 10.466 ; 10.466 ;        ;
; SW[10]     ; HEX4_D[3]   ; 10.492 ; 10.492 ; 10.492 ; 10.492 ;
; SW[10]     ; HEX4_D[4]   ; 10.487 ;        ;        ; 10.487 ;
; SW[10]     ; HEX4_D[5]   ; 10.518 ;        ;        ; 10.518 ;
; SW[10]     ; HEX4_D[6]   ; 10.520 ; 10.520 ; 10.520 ; 10.520 ;
; SW[10]     ; LEDR[10]    ; 9.808  ;        ;        ; 9.808  ;
; SW[11]     ; HEX0_D[0]   ; 15.887 ; 15.887 ; 15.887 ; 15.887 ;
; SW[11]     ; HEX0_D[1]   ; 15.903 ; 15.903 ; 15.903 ; 15.903 ;
; SW[11]     ; HEX0_D[2]   ; 15.195 ; 15.195 ; 15.195 ; 15.195 ;
; SW[11]     ; HEX0_D[3]   ; 15.675 ; 15.675 ; 15.675 ; 15.675 ;
; SW[11]     ; HEX0_D[4]   ; 15.563 ; 15.563 ; 15.563 ; 15.563 ;
; SW[11]     ; HEX0_D[5]   ; 15.397 ; 15.397 ; 15.397 ; 15.397 ;
; SW[11]     ; HEX0_D[6]   ; 15.246 ; 15.246 ; 15.246 ; 15.246 ;
; SW[11]     ; HEX1_D[0]   ; 15.048 ; 15.048 ; 15.048 ; 15.048 ;
; SW[11]     ; HEX1_D[1]   ; 14.337 ; 14.337 ; 14.337 ; 14.337 ;
; SW[11]     ; HEX1_D[2]   ; 14.819 ; 14.819 ; 14.819 ; 14.819 ;
; SW[11]     ; HEX1_D[3]   ; 14.569 ; 14.569 ; 14.569 ; 14.569 ;
; SW[11]     ; HEX1_D[4]   ; 14.807 ; 14.807 ; 14.807 ; 14.807 ;
; SW[11]     ; HEX1_D[5]   ; 15.055 ; 15.055 ; 15.055 ; 15.055 ;
; SW[11]     ; HEX1_D[6]   ; 15.020 ; 15.020 ; 15.020 ; 15.020 ;
; SW[11]     ; HEX2_D[0]   ; 15.532 ; 15.532 ; 15.532 ; 15.532 ;
; SW[11]     ; HEX2_D[2]   ; 14.438 ; 14.438 ; 14.438 ; 14.438 ;
; SW[11]     ; HEX2_D[3]   ; 15.562 ; 15.562 ; 15.562 ; 15.562 ;
; SW[11]     ; HEX2_D[4]   ; 15.270 ; 15.270 ; 15.270 ; 15.270 ;
; SW[11]     ; HEX2_D[5]   ; 15.224 ; 15.224 ; 15.224 ; 15.224 ;
; SW[11]     ; HEX2_D[6]   ; 15.075 ; 15.075 ; 15.075 ; 15.075 ;
; SW[11]     ; HEX4_D[0]   ; 9.943  ; 9.943  ; 9.943  ; 9.943  ;
; SW[11]     ; HEX4_D[1]   ; 9.976  ; 9.976  ; 9.976  ; 9.976  ;
; SW[11]     ; HEX4_D[2]   ; 10.244 ;        ;        ; 10.244 ;
; SW[11]     ; HEX4_D[3]   ; 10.276 ; 10.276 ; 10.276 ; 10.276 ;
; SW[11]     ; HEX4_D[4]   ;        ; 10.272 ; 10.272 ;        ;
; SW[11]     ; HEX4_D[5]   ; 10.299 ; 10.299 ; 10.299 ; 10.299 ;
; SW[11]     ; HEX4_D[6]   ; 10.307 ; 10.307 ; 10.307 ; 10.307 ;
; SW[11]     ; LEDR[11]    ; 10.035 ;        ;        ; 10.035 ;
; SW[12]     ; HEX0_D[0]   ; 16.019 ; 16.019 ; 16.019 ; 16.019 ;
; SW[12]     ; HEX0_D[1]   ; 16.038 ; 16.038 ; 16.038 ; 16.038 ;
; SW[12]     ; HEX0_D[2]   ; 15.313 ; 15.313 ; 15.313 ; 15.313 ;
; SW[12]     ; HEX0_D[3]   ; 15.807 ; 15.807 ; 15.807 ; 15.807 ;
; SW[12]     ; HEX0_D[4]   ; 15.702 ; 15.702 ; 15.702 ; 15.702 ;
; SW[12]     ; HEX0_D[5]   ; 15.520 ; 15.520 ; 15.520 ; 15.520 ;
; SW[12]     ; HEX0_D[6]   ; 15.379 ; 15.379 ; 15.379 ; 15.379 ;
; SW[12]     ; HEX1_D[0]   ; 14.884 ; 14.884 ; 14.884 ; 14.884 ;
; SW[12]     ; HEX1_D[1]   ; 14.173 ; 14.173 ; 14.173 ; 14.173 ;
; SW[12]     ; HEX1_D[2]   ; 14.655 ; 14.655 ; 14.655 ; 14.655 ;
; SW[12]     ; HEX1_D[3]   ; 14.405 ; 14.405 ; 14.405 ; 14.405 ;
; SW[12]     ; HEX1_D[4]   ; 14.643 ; 14.643 ; 14.643 ; 14.643 ;
; SW[12]     ; HEX1_D[5]   ; 14.891 ; 14.891 ; 14.891 ; 14.891 ;
; SW[12]     ; HEX1_D[6]   ; 14.856 ; 14.856 ; 14.856 ; 14.856 ;
; SW[12]     ; HEX2_D[0]   ; 15.475 ; 15.475 ; 15.475 ; 15.475 ;
; SW[12]     ; HEX2_D[2]   ; 14.381 ; 14.381 ; 14.381 ; 14.381 ;
; SW[12]     ; HEX2_D[3]   ; 15.505 ; 15.505 ; 15.505 ; 15.505 ;
; SW[12]     ; HEX2_D[4]   ; 15.213 ; 15.213 ; 15.213 ; 15.213 ;
; SW[12]     ; HEX2_D[5]   ; 15.167 ; 15.167 ; 15.167 ; 15.167 ;
; SW[12]     ; HEX2_D[6]   ; 15.018 ; 15.018 ; 15.018 ; 15.018 ;
; SW[12]     ; HEX4_D[0]   ; 9.737  ; 9.737  ; 9.737  ; 9.737  ;
; SW[12]     ; HEX4_D[1]   ; 9.738  ;        ;        ; 9.738  ;
; SW[12]     ; HEX4_D[2]   ; 9.980  ; 9.980  ; 9.980  ; 9.980  ;
; SW[12]     ; HEX4_D[3]   ; 10.044 ; 10.044 ; 10.044 ; 10.044 ;
; SW[12]     ; HEX4_D[4]   ; 10.040 ; 10.040 ; 10.040 ; 10.040 ;
; SW[12]     ; HEX4_D[5]   ; 10.056 ; 10.056 ; 10.056 ; 10.056 ;
; SW[12]     ; HEX4_D[6]   ; 10.074 ; 10.074 ; 10.074 ; 10.074 ;
; SW[12]     ; LEDR[12]    ; 9.509  ;        ;        ; 9.509  ;
; SW[13]     ; HEX0_D[0]   ; 16.435 ; 16.435 ; 16.435 ; 16.435 ;
; SW[13]     ; HEX0_D[1]   ; 16.451 ; 16.451 ; 16.451 ; 16.451 ;
; SW[13]     ; HEX0_D[2]   ; 15.743 ; 15.743 ; 15.743 ; 15.743 ;
; SW[13]     ; HEX0_D[3]   ; 16.223 ; 16.223 ; 16.223 ; 16.223 ;
; SW[13]     ; HEX0_D[4]   ; 16.111 ; 16.111 ; 16.111 ; 16.111 ;
; SW[13]     ; HEX0_D[5]   ; 15.945 ; 15.945 ; 15.945 ; 15.945 ;
; SW[13]     ; HEX0_D[6]   ; 15.794 ; 15.794 ; 15.794 ; 15.794 ;
; SW[13]     ; HEX1_D[0]   ; 14.888 ; 14.888 ; 14.888 ; 14.888 ;
; SW[13]     ; HEX1_D[1]   ; 14.177 ; 14.177 ; 14.177 ; 14.177 ;
; SW[13]     ; HEX1_D[2]   ; 14.659 ; 14.659 ; 14.659 ; 14.659 ;
; SW[13]     ; HEX1_D[3]   ; 14.409 ; 14.409 ; 14.409 ; 14.409 ;
; SW[13]     ; HEX1_D[4]   ; 14.647 ; 14.647 ; 14.647 ; 14.647 ;
; SW[13]     ; HEX1_D[5]   ; 14.895 ; 14.895 ; 14.895 ; 14.895 ;
; SW[13]     ; HEX1_D[6]   ; 14.860 ; 14.860 ; 14.860 ; 14.860 ;
; SW[13]     ; HEX2_D[0]   ; 17.508 ; 17.679 ; 17.679 ; 17.508 ;
; SW[13]     ; HEX2_D[2]   ; 16.585 ; 16.414 ; 16.414 ; 16.585 ;
; SW[13]     ; HEX2_D[3]   ; 17.538 ; 17.709 ; 17.709 ; 17.538 ;
; SW[13]     ; HEX2_D[4]   ; 16.978 ; 16.978 ; 16.978 ; 16.978 ;
; SW[13]     ; HEX2_D[5]   ; 17.371 ; 17.200 ; 17.200 ; 17.371 ;
; SW[13]     ; HEX2_D[6]   ; 17.051 ; 17.222 ; 17.222 ; 17.051 ;
; SW[13]     ; HEX4_D[0]   ; 9.158  ; 9.158  ; 9.158  ; 9.158  ;
; SW[13]     ; HEX4_D[1]   ; 9.159  ; 9.159  ; 9.159  ; 9.159  ;
; SW[13]     ; HEX4_D[2]   ; 9.429  ; 9.429  ; 9.429  ; 9.429  ;
; SW[13]     ; HEX4_D[3]   ; 9.467  ; 9.467  ; 9.467  ; 9.467  ;
; SW[13]     ; HEX4_D[4]   ;        ; 9.461  ; 9.461  ;        ;
; SW[13]     ; HEX4_D[5]   ; 9.483  ; 9.483  ; 9.483  ; 9.483  ;
; SW[13]     ; HEX4_D[6]   ; 9.495  ; 9.495  ; 9.495  ; 9.495  ;
; SW[13]     ; LEDR[13]    ; 10.106 ;        ;        ; 10.106 ;
; SW[14]     ; HEX0_D[0]   ; 15.410 ; 15.410 ; 15.410 ; 15.410 ;
; SW[14]     ; HEX0_D[1]   ; 15.426 ; 15.426 ; 15.426 ; 15.426 ;
; SW[14]     ; HEX0_D[2]   ; 14.718 ; 14.724 ; 14.724 ; 14.718 ;
; SW[14]     ; HEX0_D[3]   ; 15.198 ; 15.198 ; 15.198 ; 15.198 ;
; SW[14]     ; HEX0_D[4]   ; 15.088 ; 15.086 ; 15.086 ; 15.088 ;
; SW[14]     ; HEX0_D[5]   ; 14.929 ; 14.920 ; 14.920 ; 14.929 ;
; SW[14]     ; HEX0_D[6]   ; 14.769 ; 14.769 ; 14.769 ; 14.769 ;
; SW[14]     ; HEX1_D[0]   ; 15.395 ; 15.395 ; 15.395 ; 15.395 ;
; SW[14]     ; HEX1_D[1]   ; 14.684 ; 14.684 ; 14.684 ; 14.684 ;
; SW[14]     ; HEX1_D[2]   ; 15.166 ; 15.166 ; 15.166 ; 15.166 ;
; SW[14]     ; HEX1_D[3]   ; 14.916 ; 14.916 ; 14.916 ; 14.916 ;
; SW[14]     ; HEX1_D[4]   ; 15.154 ; 15.666 ; 15.666 ; 15.154 ;
; SW[14]     ; HEX1_D[5]   ; 15.402 ; 15.402 ; 15.402 ; 15.402 ;
; SW[14]     ; HEX1_D[6]   ; 15.367 ; 15.367 ; 15.367 ; 15.367 ;
; SW[14]     ; HEX2_D[0]   ; 16.678 ; 16.678 ; 16.678 ; 16.678 ;
; SW[14]     ; HEX2_D[2]   ; 15.614 ; 15.614 ; 15.614 ; 15.614 ;
; SW[14]     ; HEX2_D[3]   ; 16.708 ; 16.708 ; 16.708 ; 16.708 ;
; SW[14]     ; HEX2_D[4]   ; 15.303 ; 15.303 ; 15.303 ; 15.303 ;
; SW[14]     ; HEX2_D[5]   ; 15.863 ; 15.863 ; 15.863 ; 15.863 ;
; SW[14]     ; HEX2_D[6]   ; 16.740 ; 17.448 ; 17.448 ; 16.740 ;
; SW[14]     ; HEX5_D[0]   ; 9.530  ; 9.530  ; 9.530  ; 9.530  ;
; SW[14]     ; HEX5_D[1]   ; 9.372  ; 9.372  ; 9.372  ; 9.372  ;
; SW[14]     ; HEX5_D[2]   ;        ; 9.377  ; 9.377  ;        ;
; SW[14]     ; HEX5_D[3]   ; 9.334  ; 9.334  ; 9.334  ; 9.334  ;
; SW[14]     ; HEX5_D[4]   ; 9.489  ;        ;        ; 9.489  ;
; SW[14]     ; HEX5_D[5]   ; 9.649  ;        ;        ; 9.649  ;
; SW[14]     ; HEX5_D[6]   ; 9.933  ;        ;        ; 9.933  ;
; SW[14]     ; LEDR[14]    ; 10.625 ;        ;        ; 10.625 ;
; SW[15]     ; HEX0_D[0]   ; 14.566 ; 14.566 ; 14.566 ; 14.566 ;
; SW[15]     ; HEX0_D[1]   ; 14.585 ; 14.585 ; 14.585 ; 14.585 ;
; SW[15]     ; HEX0_D[2]   ; 13.860 ; 13.860 ; 13.860 ; 13.860 ;
; SW[15]     ; HEX0_D[3]   ; 14.354 ; 14.354 ; 14.354 ; 14.354 ;
; SW[15]     ; HEX0_D[4]   ; 14.249 ; 14.483 ; 14.483 ; 14.249 ;
; SW[15]     ; HEX0_D[5]   ; 14.067 ; 14.067 ; 14.067 ; 14.067 ;
; SW[15]     ; HEX0_D[6]   ; 13.926 ; 13.926 ; 13.926 ; 13.926 ;
; SW[15]     ; HEX1_D[0]   ; 13.379 ; 13.379 ; 13.379 ; 13.379 ;
; SW[15]     ; HEX1_D[1]   ; 12.669 ; 12.669 ; 12.669 ; 12.669 ;
; SW[15]     ; HEX1_D[2]   ; 13.279 ; 13.139 ; 13.139 ; 13.279 ;
; SW[15]     ; HEX1_D[3]   ; 12.901 ; 12.901 ; 12.901 ; 12.901 ;
; SW[15]     ; HEX1_D[4]   ; 13.130 ; 13.449 ; 13.449 ; 13.130 ;
; SW[15]     ; HEX1_D[5]   ; 13.375 ; 13.375 ; 13.375 ; 13.375 ;
; SW[15]     ; HEX1_D[6]   ; 13.353 ; 13.353 ; 13.353 ; 13.353 ;
; SW[15]     ; HEX2_D[0]   ; 15.755 ; 14.422 ; 14.422 ; 15.755 ;
; SW[15]     ; HEX2_D[2]   ; 13.358 ; 14.661 ; 14.661 ; 13.358 ;
; SW[15]     ; HEX2_D[3]   ; 15.785 ; 14.452 ; 14.452 ; 15.785 ;
; SW[15]     ; HEX2_D[4]   ; 15.616 ; 13.047 ; 13.047 ; 15.616 ;
; SW[15]     ; HEX2_D[5]   ; 15.570 ; 13.499 ; 13.499 ; 15.570 ;
; SW[15]     ; HEX2_D[6]   ; 15.298 ; 15.421 ; 15.421 ; 15.298 ;
; SW[15]     ; HEX5_D[0]   ;        ; 9.303  ; 9.303  ;        ;
; SW[15]     ; HEX5_D[1]   ; 9.157  ; 9.157  ; 9.157  ; 9.157  ;
; SW[15]     ; HEX5_D[2]   ; 9.193  ;        ;        ; 9.193  ;
; SW[15]     ; HEX5_D[3]   ; 8.886  ; 8.886  ; 8.886  ; 8.886  ;
; SW[15]     ; HEX5_D[4]   ;        ; 9.067  ; 9.067  ;        ;
; SW[15]     ; HEX5_D[5]   ; 9.201  ;        ;        ; 9.201  ;
; SW[15]     ; HEX5_D[6]   ; 9.485  ; 9.485  ; 9.485  ; 9.485  ;
; SW[15]     ; LEDR[15]    ; 10.014 ;        ;        ; 10.014 ;
; SW[16]     ; HEX0_D[0]   ; 14.350 ; 14.350 ; 14.350 ; 14.350 ;
; SW[16]     ; HEX0_D[1]   ; 14.366 ; 14.366 ; 14.366 ; 14.366 ;
; SW[16]     ; HEX0_D[2]   ; 13.658 ; 14.066 ; 14.066 ; 13.658 ;
; SW[16]     ; HEX0_D[3]   ; 14.138 ; 14.138 ; 14.138 ; 14.138 ;
; SW[16]     ; HEX0_D[4]   ; 14.430 ; 14.026 ; 14.026 ; 14.430 ;
; SW[16]     ; HEX0_D[5]   ; 14.271 ; 13.860 ; 13.860 ; 14.271 ;
; SW[16]     ; HEX0_D[6]   ; 13.709 ; 13.709 ; 13.709 ; 13.709 ;
; SW[16]     ; HEX1_D[0]   ; 13.582 ; 13.582 ; 13.582 ; 13.582 ;
; SW[16]     ; HEX1_D[1]   ; 12.872 ; 12.872 ; 12.872 ; 12.872 ;
; SW[16]     ; HEX1_D[2]   ; 13.470 ; 13.342 ; 13.342 ; 13.470 ;
; SW[16]     ; HEX1_D[3]   ; 13.104 ; 13.104 ; 13.104 ; 13.104 ;
; SW[16]     ; HEX1_D[4]   ; 13.333 ; 13.654 ; 13.654 ; 13.333 ;
; SW[16]     ; HEX1_D[5]   ; 13.578 ; 13.578 ; 13.578 ; 13.578 ;
; SW[16]     ; HEX1_D[6]   ; 13.556 ; 13.556 ; 13.556 ; 13.556 ;
; SW[16]     ; HEX2_D[0]   ; 14.489 ; 15.307 ; 15.307 ; 14.489 ;
; SW[16]     ; HEX2_D[2]   ; 14.243 ; 13.369 ; 13.369 ; 14.243 ;
; SW[16]     ; HEX2_D[3]   ; 14.519 ; 15.337 ; 15.337 ; 14.519 ;
; SW[16]     ; HEX2_D[4]   ;        ; 13.932 ; 13.932 ;        ;
; SW[16]     ; HEX2_D[5]   ;        ; 13.794 ; 13.794 ;        ;
; SW[16]     ; HEX2_D[6]   ; 14.032 ;        ;        ; 14.032 ;
; SW[16]     ; HEX5_D[0]   ; 9.593  ; 9.593  ; 9.593  ; 9.593  ;
; SW[16]     ; HEX5_D[1]   ; 9.435  ;        ;        ; 9.435  ;
; SW[16]     ; HEX5_D[2]   ;        ; 9.440  ; 9.440  ;        ;
; SW[16]     ; HEX5_D[3]   ; 9.709  ; 9.709  ; 9.709  ; 9.709  ;
; SW[16]     ; HEX5_D[4]   ; 9.891  ;        ;        ; 9.891  ;
; SW[16]     ; HEX5_D[5]   ;        ; 10.023 ; 10.023 ;        ;
; SW[16]     ; HEX5_D[6]   ; 10.307 ; 10.307 ; 10.307 ; 10.307 ;
; SW[16]     ; LEDR[16]    ; 11.109 ;        ;        ; 11.109 ;
; SW_17      ; LEDR_17     ; 10.755 ;        ;        ; 10.755 ;
+------------+-------------+--------+--------+--------+--------+


+---------------------------------------------------------------------+
; Fast Model Setup Summary                                            ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 13.991 ; 0.000         ;
; CLOCK_50                                   ; 14.024 ; 0.000         ;
; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 15.429 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast Model Hold Summary                                             ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; -0.063 ; -0.119        ;
; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.215  ; 0.000         ;
+--------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 9.000  ; 0.000         ;
; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 47.873 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VIDEO_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                                                                                            ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 13.991 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a19~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.091      ; 6.099      ;
; 14.003 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a19~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.091      ; 6.087      ;
; 14.028 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a3~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.050      ; 6.021      ;
; 14.040 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a3~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.050      ; 6.009      ;
; 14.048 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a38~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.063      ; 6.014      ;
; 14.056 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a19~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.091      ; 6.034      ;
; 14.060 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a38~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.063      ; 6.002      ;
; 14.075 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.073      ; 5.997      ;
; 14.076 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a40~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.077      ; 6.000      ;
; 14.082 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a14~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.098      ; 6.015      ;
; 14.087 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.073      ; 5.985      ;
; 14.088 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a40~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.077      ; 5.988      ;
; 14.093 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a3~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.050      ; 5.956      ;
; 14.094 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a14~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.098      ; 6.003      ;
; 14.113 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a38~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.063      ; 5.949      ;
; 14.132 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a34~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.094      ; 5.961      ;
; 14.140 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.073      ; 5.932      ;
; 14.141 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a17~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.095      ; 5.953      ;
; 14.141 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a40~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.077      ; 5.935      ;
; 14.143 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a12~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.076      ; 5.932      ;
; 14.144 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a34~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.094      ; 5.949      ;
; 14.147 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a14~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.098      ; 5.950      ;
; 14.151 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a24~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.113      ; 5.961      ;
; 14.152 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a49~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.088      ; 5.935      ;
; 14.152 ; UIController:UIController_inst|ADC1_TRG_LVL_q[6]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a19~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.091      ; 5.938      ;
; 14.153 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a17~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.095      ; 5.941      ;
; 14.155 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a12~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.076      ; 5.920      ;
; 14.160 ; UIController:UIController_inst|ADC1_TRG_LVL_q[2]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a19~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.081      ; 5.920      ;
; 14.161 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a26~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.112      ; 5.950      ;
; 14.162 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a16~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.114      ; 5.951      ;
; 14.163 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a24~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.113      ; 5.949      ;
; 14.164 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a49~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.088      ; 5.923      ;
; 14.165 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a41~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.067      ; 5.901      ;
; 14.169 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a18~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.109      ; 5.939      ;
; 14.173 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~974  ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Q[8]                                                                                            ; CLOCK_50                                   ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.669     ; 4.190      ;
; 14.173 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~559  ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Q[13]                                                                                           ; CLOCK_50                                   ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.703     ; 4.156      ;
; 14.173 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a26~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.112      ; 5.938      ;
; 14.174 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a16~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.114      ; 5.939      ;
; 14.177 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a41~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.067      ; 5.889      ;
; 14.181 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a18~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.109      ; 5.927      ;
; 14.182 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a2~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.109      ; 5.926      ;
; 14.189 ; UIController:UIController_inst|ADC1_TRG_LVL_q[6]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a3~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.050      ; 5.860      ;
; 14.194 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a2~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.109      ; 5.914      ;
; 14.197 ; UIController:UIController_inst|ADC1_TRG_LVL_q[2]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a3~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.040      ; 5.842      ;
; 14.197 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a34~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.094      ; 5.896      ;
; 14.201 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a15~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.084      ; 5.882      ;
; 14.204 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a13~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.082      ; 5.877      ;
; 14.204 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a53~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.086      ; 5.881      ;
; 14.206 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a17~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.095      ; 5.888      ;
; 14.207 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2380 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Q[0]                                                                                            ; CLOCK_50                                   ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.624     ; 4.201      ;
; 14.208 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a12~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.076      ; 5.867      ;
; 14.209 ; UIController:UIController_inst|ADC1_TRG_LVL_q[6]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a38~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.063      ; 5.853      ;
; 14.211 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a36~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 5.857      ;
; 14.211 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a51~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.097      ; 5.885      ;
; 14.213 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a15~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.084      ; 5.870      ;
; 14.216 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a24~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.113      ; 5.896      ;
; 14.216 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a13~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.082      ; 5.865      ;
; 14.216 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a53~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.086      ; 5.869      ;
; 14.217 ; UIController:UIController_inst|ADC1_TRG_LVL_q[2]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a38~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.053      ; 5.835      ;
; 14.217 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a49~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.088      ; 5.870      ;
; 14.219 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a52~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.058      ; 5.838      ;
; 14.223 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a43~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.086      ; 5.862      ;
; 14.223 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a36~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 5.845      ;
; 14.223 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a51~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.097      ; 5.873      ;
; 14.224 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a11~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.082      ; 5.857      ;
; 14.226 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a26~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.112      ; 5.885      ;
; 14.227 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a16~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.114      ; 5.886      ;
; 14.230 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a41~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.067      ; 5.836      ;
; 14.231 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2362 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Q[10]                                                                                           ; CLOCK_50                                   ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.669     ; 4.132      ;
; 14.231 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a52~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.058      ; 5.826      ;
; 14.234 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a18~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.109      ; 5.874      ;
; 14.235 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a43~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.086      ; 5.850      ;
; 14.236 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a39~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.045      ; 5.808      ;
; 14.236 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a59~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.094      ; 5.857      ;
; 14.236 ; UIController:UIController_inst|ADC1_TRG_LVL_q[6]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.073      ; 5.836      ;
; 14.236 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a11~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.082      ; 5.845      ;
; 14.237 ; UIController:UIController_inst|ADC1_TRG_LVL_q[6]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a40~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.077      ; 5.839      ;
; 14.241 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a50~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.117      ; 5.875      ;
; 14.243 ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2040 ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Q[10]                                                                                           ; CLOCK_50                                   ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.696     ; 4.093      ;
; 14.243 ; UIController:UIController_inst|ADC1_TRG_LVL_q[6]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a14~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.098      ; 5.854      ;
; 14.244 ; UIController:UIController_inst|ADC1_TRG_LVL_q[2]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.063      ; 5.818      ;
; 14.245 ; UIController:UIController_inst|ADC1_TRG_LVL_q[2]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a40~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.067      ; 5.821      ;
; 14.246 ; UIController:UIController_inst|ADC1_TRG_LVL_q[9]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a19~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.093      ; 5.846      ;
; 14.247 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a27~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.060      ; 5.812      ;
; 14.247 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a2~porta_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.109      ; 5.861      ;
; 14.248 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a47~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 5.820      ;
; 14.248 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a39~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.045      ; 5.796      ;
; 14.248 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a59~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.094      ; 5.845      ;
; 14.251 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a58~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.100      ; 5.848      ;
; 14.251 ; UIController:UIController_inst|ADC1_TRG_LVL_q[2]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a14~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.088      ; 5.836      ;
; 14.253 ; UIController:UIController_inst|ADC1_TRG_LVL_q[3]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a56~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.077      ; 5.823      ;
; 14.253 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a50~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.117      ; 5.863      ;
; 14.259 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a27~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.060      ; 5.800      ;
; 14.260 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a47~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 5.808      ;
; 14.262 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2089 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Q[3]                                                                                            ; CLOCK_50                                   ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.668     ; 4.102      ;
; 14.263 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a58~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.100      ; 5.836      ;
; 14.265 ; UIController:UIController_inst|ADC1_TRG_LVL_q[7]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a19~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.091      ; 5.825      ;
; 14.265 ; UIController:UIController_inst|ADC1_TRG_LVL_q[4]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a56~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.077      ; 5.811      ;
; 14.266 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~363  ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Q[13]                                                                                           ; CLOCK_50                                   ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.663     ; 4.103      ;
; 14.266 ; UIController:UIController_inst|ADC1_TRG_LVL_q[5]        ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a15~porta_datain_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.084      ; 5.817      ;
+--------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                     ;
+--------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.024 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2097 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.998      ;
; 14.024 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2095 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.998      ;
; 14.024 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2093 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.998      ;
; 14.024 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2090 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.998      ;
; 14.063 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~137  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.056      ; 6.025      ;
; 14.063 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~136  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.056      ; 6.025      ;
; 14.063 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~138  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.056      ; 6.025      ;
; 14.063 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~127  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.056      ; 6.025      ;
; 14.063 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~129  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.056      ; 6.025      ;
; 14.122 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~51   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.902      ;
; 14.122 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~49   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.902      ;
; 14.122 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~55   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.902      ;
; 14.126 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2097 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 5.927      ;
; 14.126 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2095 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 5.927      ;
; 14.126 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2093 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 5.927      ;
; 14.126 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2090 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 5.927      ;
; 14.129 ; ADC:ADC_inst|ADC_DATA_B[1]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~137  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 5.973      ;
; 14.129 ; ADC:ADC_inst|ADC_DATA_B[1]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~136  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 5.973      ;
; 14.129 ; ADC:ADC_inst|ADC_DATA_B[1]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~138  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 5.973      ;
; 14.129 ; ADC:ADC_inst|ADC_DATA_B[1]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~127  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 5.973      ;
; 14.129 ; ADC:ADC_inst|ADC_DATA_B[1]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~129  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 5.973      ;
; 14.133 ; ADC:ADC_inst|ADC_DATA_B[0]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~137  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 5.969      ;
; 14.133 ; ADC:ADC_inst|ADC_DATA_B[0]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~136  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 5.969      ;
; 14.133 ; ADC:ADC_inst|ADC_DATA_B[0]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~138  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 5.969      ;
; 14.133 ; ADC:ADC_inst|ADC_DATA_B[0]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~127  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 5.969      ;
; 14.133 ; ADC:ADC_inst|ADC_DATA_B[0]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~129  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 5.969      ;
; 14.155 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1913 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 5.898      ;
; 14.155 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1911 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 5.898      ;
; 14.155 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1917 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 5.898      ;
; 14.172 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2016 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 5.872      ;
; 14.172 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2023 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 5.872      ;
; 14.172 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2020 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 5.872      ;
; 14.178 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~641  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.847      ;
; 14.183 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2433 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.842      ;
; 14.183 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2428 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.842      ;
; 14.197 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2589 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.820      ;
; 14.199 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1794 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 5.936      ;
; 14.199 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1796 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 5.936      ;
; 14.202 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2358 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 5.932      ;
; 14.207 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~118  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.115      ; 5.940      ;
; 14.215 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~135  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.115      ; 5.932      ;
; 14.215 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~132  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.115      ; 5.932      ;
; 14.220 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][2] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2097 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 5.833      ;
; 14.220 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][2] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2095 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 5.833      ;
; 14.220 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][2] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2093 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 5.833      ;
; 14.220 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][2] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2090 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 5.833      ;
; 14.222 ; ADC:ADC_inst|ADC_DATA_B[4]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~137  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.064      ; 5.874      ;
; 14.222 ; ADC:ADC_inst|ADC_DATA_B[4]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~136  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.064      ; 5.874      ;
; 14.222 ; ADC:ADC_inst|ADC_DATA_B[4]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~138  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.064      ; 5.874      ;
; 14.222 ; ADC:ADC_inst|ADC_DATA_B[4]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~127  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.064      ; 5.874      ;
; 14.222 ; ADC:ADC_inst|ADC_DATA_B[4]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~129  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.064      ; 5.874      ;
; 14.224 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~51   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.831      ;
; 14.224 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~49   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.831      ;
; 14.224 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~55   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.831      ;
; 14.230 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~43   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 5.813      ;
; 14.230 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~45   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 5.813      ;
; 14.239 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1875 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.795      ;
; 14.241 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~848  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 5.894      ;
; 14.241 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~850  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 5.894      ;
; 14.244 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~31   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 5.799      ;
; 14.247 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2800 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 5.781      ;
; 14.257 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1913 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.052      ; 5.827      ;
; 14.257 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1911 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.052      ; 5.827      ;
; 14.257 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1917 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.052      ; 5.827      ;
; 14.262 ; ADC:ADC_inst|ADC_DATA_B[2]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~137  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 5.830      ;
; 14.262 ; ADC:ADC_inst|ADC_DATA_B[2]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~136  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 5.830      ;
; 14.262 ; ADC:ADC_inst|ADC_DATA_B[2]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~138  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 5.830      ;
; 14.262 ; ADC:ADC_inst|ADC_DATA_B[2]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~127  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 5.830      ;
; 14.262 ; ADC:ADC_inst|ADC_DATA_B[2]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~129  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 5.830      ;
; 14.263 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2391 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 5.880      ;
; 14.263 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2380 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 5.880      ;
; 14.263 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2386 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 5.880      ;
; 14.263 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2384 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 5.880      ;
; 14.265 ; ADC:ADC_inst|ADC_DATA_B[1]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1794 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 5.884      ;
; 14.265 ; ADC:ADC_inst|ADC_DATA_B[1]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1796 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 5.884      ;
; 14.268 ; ADC:ADC_inst|ADC_DATA_B[1]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2358 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 5.880      ;
; 14.269 ; ADC:ADC_inst|ADC_DATA_B[0]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1794 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 5.880      ;
; 14.269 ; ADC:ADC_inst|ADC_DATA_B[0]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1796 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 5.880      ;
; 14.270 ; ADC:ADC_inst|ADC_DATA_B[10]                             ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~137  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 5.844      ;
; 14.270 ; ADC:ADC_inst|ADC_DATA_B[10]                             ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~136  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 5.844      ;
; 14.270 ; ADC:ADC_inst|ADC_DATA_B[10]                             ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~138  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 5.844      ;
; 14.270 ; ADC:ADC_inst|ADC_DATA_B[10]                             ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~127  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 5.844      ;
; 14.270 ; ADC:ADC_inst|ADC_DATA_B[10]                             ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~129  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 5.844      ;
; 14.272 ; ADC:ADC_inst|ADC_DATA_B[0]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2358 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 5.876      ;
; 14.273 ; ADC:ADC_inst|ADC_DATA_B[1]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~118  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.129      ; 5.888      ;
; 14.274 ; ADC:ADC_inst|ADC_DATA_B[8]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2067 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.080      ; 5.838      ;
; 14.274 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2016 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.043      ; 5.801      ;
; 14.274 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2023 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.043      ; 5.801      ;
; 14.274 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2020 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.043      ; 5.801      ;
; 14.277 ; ADC:ADC_inst|ADC_DATA_B[0]                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~118  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.129      ; 5.884      ;
; 14.278 ; ADC:ADC_inst|ADC_DATA_A[4]                              ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2097 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.080      ; 5.834      ;
; 14.278 ; ADC:ADC_inst|ADC_DATA_A[4]                              ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2095 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.080      ; 5.834      ;
; 14.278 ; ADC:ADC_inst|ADC_DATA_A[4]                              ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2093 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.080      ; 5.834      ;
; 14.278 ; ADC:ADC_inst|ADC_DATA_A[4]                              ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2090 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.080      ; 5.834      ;
; 14.279 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~38   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 5.764      ;
; 14.279 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~39   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 5.764      ;
; 14.279 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~37   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 5.764      ;
; 14.279 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~29   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 5.764      ;
; 14.279 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~30   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 5.764      ;
; 14.279 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][3] ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~28   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 5.764      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VIDEO_PLL_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                                                        ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 15.429 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.080      ; 4.650      ;
; 15.429 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.080      ; 4.650      ;
; 15.429 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.080      ; 4.650      ;
; 15.429 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.080      ; 4.650      ;
; 15.429 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.080      ; 4.650      ;
; 15.429 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.080      ; 4.650      ;
; 15.429 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.080      ; 4.650      ;
; 15.429 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.080      ; 4.650      ;
; 15.429 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.080      ; 4.650      ;
; 15.429 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.078      ; 4.648      ;
; 15.429 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.080      ; 4.650      ;
; 15.491 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 4.607      ;
; 15.491 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 4.607      ;
; 15.491 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 4.607      ;
; 15.491 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 4.607      ;
; 15.491 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 4.607      ;
; 15.491 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 4.607      ;
; 15.491 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 4.607      ;
; 15.491 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 4.607      ;
; 15.491 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 4.607      ;
; 15.491 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.097      ; 4.605      ;
; 15.491 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 4.607      ;
; 15.570 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.080      ; 4.509      ;
; 15.570 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.080      ; 4.509      ;
; 15.570 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.080      ; 4.509      ;
; 15.570 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.080      ; 4.509      ;
; 15.570 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.080      ; 4.509      ;
; 15.570 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.080      ; 4.509      ;
; 15.570 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.080      ; 4.509      ;
; 15.570 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.080      ; 4.509      ;
; 15.570 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.080      ; 4.509      ;
; 15.570 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.078      ; 4.507      ;
; 15.570 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.080      ; 4.509      ;
; 15.577 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.017      ; 4.472      ;
; 15.577 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.017      ; 4.472      ;
; 15.577 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.017      ; 4.472      ;
; 15.577 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.017      ; 4.472      ;
; 15.577 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.017      ; 4.472      ;
; 15.577 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.017      ; 4.472      ;
; 15.577 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.017      ; 4.472      ;
; 15.577 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[7]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.017      ; 4.472      ;
; 15.577 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.017      ; 4.472      ;
; 15.623 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.090      ; 4.466      ;
; 15.623 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.090      ; 4.466      ;
; 15.623 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.090      ; 4.466      ;
; 15.623 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.090      ; 4.466      ;
; 15.623 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.090      ; 4.466      ;
; 15.623 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.090      ; 4.466      ;
; 15.623 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.090      ; 4.466      ;
; 15.623 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.090      ; 4.466      ;
; 15.623 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.090      ; 4.466      ;
; 15.623 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.088      ; 4.464      ;
; 15.623 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.090      ; 4.466      ;
; 15.632 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 4.466      ;
; 15.632 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 4.466      ;
; 15.632 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 4.466      ;
; 15.632 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 4.466      ;
; 15.632 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 4.466      ;
; 15.632 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 4.466      ;
; 15.632 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 4.466      ;
; 15.632 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 4.466      ;
; 15.632 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 4.466      ;
; 15.632 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.097      ; 4.464      ;
; 15.632 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 4.466      ;
; 15.658 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.027      ; 4.401      ;
; 15.658 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.027      ; 4.401      ;
; 15.658 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.027      ; 4.401      ;
; 15.658 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.027      ; 4.401      ;
; 15.658 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.027      ; 4.401      ;
; 15.658 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.027      ; 4.401      ;
; 15.658 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.027      ; 4.401      ;
; 15.658 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[7]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.027      ; 4.401      ;
; 15.658 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.027      ; 4.401      ;
; 15.712 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.048      ; 4.368      ;
; 15.712 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.048      ; 4.368      ;
; 15.712 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.048      ; 4.368      ;
; 15.712 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.048      ; 4.368      ;
; 15.712 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.048      ; 4.368      ;
; 15.712 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.048      ; 4.368      ;
; 15.712 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.048      ; 4.368      ;
; 15.712 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[7]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.048      ; 4.368      ;
; 15.712 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.048      ; 4.368      ;
; 15.718 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.017      ; 4.331      ;
; 15.718 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.017      ; 4.331      ;
; 15.718 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.017      ; 4.331      ;
; 15.718 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.017      ; 4.331      ;
; 15.718 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.017      ; 4.331      ;
; 15.718 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.017      ; 4.331      ;
; 15.718 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.017      ; 4.331      ;
; 15.718 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[7]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.017      ; 4.331      ;
; 15.718 ; PlotSignal:PlotSignal_inst|ColCounter_q[2] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.017      ; 4.331      ;
; 15.759 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.100      ; 4.340      ;
; 15.759 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.100      ; 4.340      ;
; 15.759 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.100      ; 4.340      ;
; 15.759 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.100      ; 4.340      ;
; 15.759 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.100      ; 4.340      ;
; 15.759 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.100      ; 4.340      ;
; 15.759 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.100      ; 4.340      ;
; 15.759 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.100      ; 4.340      ;
; 15.759 ; PlotSignal:PlotSignal_inst|ColCounter_q[3] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 20.000       ; 0.100      ; 4.340      ;
+--------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                   ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -0.063 ; PlotSignal:PlotSignal_inst|State_q~5                     ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.678      ; 1.767      ;
; -0.056 ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|State_Q~4 ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.670      ; 1.766      ;
; -0.032 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|State_Q~4 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.670      ; 1.790      ;
; 0.012  ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.838      ;
; 0.012  ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.838      ;
; 0.012  ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.838      ;
; 0.012  ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.838      ;
; 0.012  ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.838      ;
; 0.012  ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.838      ;
; 0.012  ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.838      ;
; 0.012  ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[7] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.838      ;
; 0.012  ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.838      ;
; 0.021  ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.688      ; 1.861      ;
; 0.021  ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.688      ; 1.861      ;
; 0.021  ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.688      ; 1.861      ;
; 0.021  ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.688      ; 1.861      ;
; 0.021  ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.688      ; 1.861      ;
; 0.021  ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.688      ; 1.861      ;
; 0.021  ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.688      ; 1.861      ;
; 0.021  ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[7] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.688      ; 1.861      ;
; 0.021  ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.688      ; 1.861      ;
; 0.026  ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.852      ;
; 0.026  ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.852      ;
; 0.026  ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.852      ;
; 0.026  ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.852      ;
; 0.026  ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.852      ;
; 0.026  ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.852      ;
; 0.026  ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.852      ;
; 0.026  ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[7] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.852      ;
; 0.026  ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.852      ;
; 0.040  ; PlotSignal:PlotSignal_inst|State_q~5                     ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.688      ; 1.880      ;
; 0.065  ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.891      ;
; 0.065  ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.891      ;
; 0.065  ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.891      ;
; 0.065  ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.891      ;
; 0.065  ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.891      ;
; 0.065  ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.891      ;
; 0.065  ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.891      ;
; 0.065  ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[7] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.891      ;
; 0.065  ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.891      ;
; 0.100  ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1383   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.942      ;
; 0.100  ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1381   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.942      ;
; 0.100  ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1375   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.942      ;
; 0.100  ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1374   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.942      ;
; 0.100  ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1372   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.942      ;
; 0.100  ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1379   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.942      ;
; 0.100  ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1376   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.942      ;
; 0.100  ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1384   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.942      ;
; 0.100  ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1385   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.942      ;
; 0.101  ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1661   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.699      ; 1.952      ;
; 0.101  ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1660   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.699      ; 1.952      ;
; 0.101  ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1662   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.699      ; 1.952      ;
; 0.101  ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1665   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.699      ; 1.952      ;
; 0.101  ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1664   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.699      ; 1.952      ;
; 0.101  ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1654   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.699      ; 1.952      ;
; 0.101  ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1653   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.699      ; 1.952      ;
; 0.101  ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1652   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.699      ; 1.952      ;
; 0.101  ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1655   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.699      ; 1.952      ;
; 0.101  ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1656   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.699      ; 1.952      ;
; 0.109  ; UIController:UIController_inst|ADC1_TRG_MODE_q[2]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.688      ; 1.949      ;
; 0.109  ; UIController:UIController_inst|ADC1_TRG_MODE_q[2]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.688      ; 1.949      ;
; 0.109  ; UIController:UIController_inst|ADC1_TRG_MODE_q[2]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.688      ; 1.949      ;
; 0.109  ; UIController:UIController_inst|ADC1_TRG_MODE_q[2]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.688      ; 1.949      ;
; 0.109  ; UIController:UIController_inst|ADC1_TRG_MODE_q[2]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.688      ; 1.949      ;
; 0.109  ; UIController:UIController_inst|ADC1_TRG_MODE_q[2]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.688      ; 1.949      ;
; 0.109  ; UIController:UIController_inst|ADC1_TRG_MODE_q[2]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.688      ; 1.949      ;
; 0.109  ; UIController:UIController_inst|ADC1_TRG_MODE_q[2]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[7] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.688      ; 1.949      ;
; 0.109  ; UIController:UIController_inst|ADC1_TRG_MODE_q[2]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.688      ; 1.949      ;
; 0.114  ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1383   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.956      ;
; 0.114  ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1381   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.956      ;
; 0.114  ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1375   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.956      ;
; 0.114  ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1374   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.956      ;
; 0.114  ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1372   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.956      ;
; 0.114  ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1379   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.956      ;
; 0.114  ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1376   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.956      ;
; 0.114  ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1384   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.956      ;
; 0.114  ; UIController:UIController_inst|ADC2_TRG_MODE_q[2]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1385   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.956      ;
; 0.123  ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1383   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.965      ;
; 0.123  ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1381   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.965      ;
; 0.123  ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1375   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.965      ;
; 0.123  ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1374   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.965      ;
; 0.123  ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1372   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.965      ;
; 0.123  ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1379   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.965      ;
; 0.123  ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1376   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.965      ;
; 0.123  ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1384   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.965      ;
; 0.123  ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1385   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.690      ; 1.965      ;
; 0.128  ; UIController:UIController_inst|ADC1_TRG_MODE_q[2]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1661   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.699      ; 1.979      ;
; 0.128  ; UIController:UIController_inst|ADC1_TRG_MODE_q[2]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1660   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.699      ; 1.979      ;
; 0.128  ; UIController:UIController_inst|ADC1_TRG_MODE_q[2]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1662   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.699      ; 1.979      ;
; 0.128  ; UIController:UIController_inst|ADC1_TRG_MODE_q[2]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1665   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.699      ; 1.979      ;
; 0.128  ; UIController:UIController_inst|ADC1_TRG_MODE_q[2]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1664   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.699      ; 1.979      ;
; 0.128  ; UIController:UIController_inst|ADC1_TRG_MODE_q[2]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1654   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.699      ; 1.979      ;
; 0.128  ; UIController:UIController_inst|ADC1_TRG_MODE_q[2]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1653   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.699      ; 1.979      ;
; 0.128  ; UIController:UIController_inst|ADC1_TRG_MODE_q[2]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1652   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.699      ; 1.979      ;
; 0.128  ; UIController:UIController_inst|ADC1_TRG_MODE_q[2]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1655   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.699      ; 1.979      ;
; 0.128  ; UIController:UIController_inst|ADC1_TRG_MODE_q[2]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1656   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.699      ; 1.979      ;
; 0.137  ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2477   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.700      ; 1.989      ;
; 0.137  ; UIController:UIController_inst|ADC1_TRG_MODE_q[1]        ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~2465   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.700      ; 1.989      ;
; 0.148  ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1324   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.681      ; 1.981      ;
; 0.148  ; UIController:UIController_inst|ADC2_TRG_MODE_q[1]        ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RAM~1325   ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50    ; 0.000        ; 1.681      ; 1.981      ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VIDEO_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                                              ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.215 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.DISP                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.DISP                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.FRONT                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.DISP                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.DISP                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PlotSignal:PlotSignal_inst|State_q~4                                                                                                ; PlotSignal:PlotSignal_inst|State_q~4                                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PlotSignal:PlotSignal_inst|State_q~6                                                                                                ; PlotSignal:PlotSignal_inst|State_q~6                                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PlotSignal:PlotSignal_inst|State_q~5                                                                                                ; PlotSignal:PlotSignal_inst|State_q~5                                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Ack                                                                              ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Ack                                                                                               ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Ack                                                                              ; SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Ack                                                                                               ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Ack                                                                              ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Ack                                                                                               ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Ack                                                                              ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Ack                                                                                               ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Ack                                                                              ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Ack                                                                                               ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Ack                                                                              ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|RDO_Ack                                                                                               ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|address_reg_b[1] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|out_address_reg_b[1]              ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|address_reg_b[2] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|out_address_reg_b[2]              ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.246 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.DISP                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.FRONT                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[10]                                                                                  ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[10]                                                                                                   ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|address_reg_b[0] ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|out_address_reg_b[0]              ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.DISP                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.254 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.BACK                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.DISP                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.406      ;
; 0.259 ; PlotSignal:PlotSignal_inst|State_q~5                                                                                                ; PlotSignal:PlotSignal_inst|State_q~4                                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.411      ;
; 0.267 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[0]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.419      ;
; 0.267 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[5]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.419      ;
; 0.267 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[6]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.419      ;
; 0.267 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[8]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.419      ;
; 0.269 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[4]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.421      ;
; 0.319 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.BACK                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.DISP                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.471      ;
; 0.327 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[5]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[3]                                                                                              ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[2]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[0]                                                                                              ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.479      ;
; 0.345 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[7]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.495      ;
; 0.346 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[9]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.496      ;
; 0.346 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[10]                                                                                                   ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.496      ;
; 0.366 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[1]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[1]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[6]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[6]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[8]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[8]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.BACK                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; PlotSignal:PlotSignal_inst|RowCounter_q[2]                                                                                          ; PlotSignal:PlotSignal_inst|RowCounter_q[2]                                                                                                           ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[4]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[4]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.380 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[5]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[5]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[7]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[7]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; PlotSignal:PlotSignal_inst|State_q~6                                                                                                ; PlotSignal:PlotSignal_inst|State_q~4                                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[9]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[9]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.533      ;
; 0.383 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[0]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[0]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.385 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[2]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[2]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.537      ;
; 0.385 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[3]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[3]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.537      ;
; 0.389 ; PlotSignal:PlotSignal_inst|RowCounter_q[1]                                                                                          ; PlotSignal:PlotSignal_inst|RowCounter_q[1]                                                                                                           ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.541      ;
; 0.404 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[3]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[1]                                                                                              ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.554      ;
; 0.406 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[4]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_PIXEL[4]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.559      ;
; 0.407 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[1]                                                                           ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a20~porta_address_reg1  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.603      ;
; 0.409 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[10]                                                                                  ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[10]                                                                                                   ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.561      ;
; 0.411 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[6]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[4]                                                                                              ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.561      ;
; 0.414 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[1]                                                                           ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a48~porta_address_reg1  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.623      ;
; 0.415 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[4]                                                                           ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a20~porta_address_reg4  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.619      ;
; 0.416 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[10]                                                                          ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a20~porta_address_reg10 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.620      ;
; 0.418 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[5]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_PIXEL[5]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.571      ;
; 0.418 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[4]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[2]                                                                                              ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.568      ;
; 0.420 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[11]                                                                          ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a20~porta_address_reg11 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.624      ;
; 0.421 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[5]                                                                           ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a20~porta_address_reg5  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.625      ;
; 0.421 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[11]                                                                            ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a35~portb_address_reg11 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.622      ;
; 0.421 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[8]                                                                             ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a35~portb_address_reg8  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.622      ;
; 0.422 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[5]                                                                             ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a35~portb_address_reg5  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.623      ;
; 0.423 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[3]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_PIXEL[3]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.580      ;
; 0.432 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[2]                                                                             ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a32~portb_address_reg2  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.048      ; 0.618      ;
; 0.435 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[4]                                                                             ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a32~portb_address_reg4  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.048      ; 0.621      ;
; 0.436 ; PlotSignal:PlotSignal_inst|RowCounter_q[5]                                                                                          ; PlotSignal:PlotSignal_inst|RowCounter_q[3]                                                                                                           ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.588      ;
; 0.437 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[2]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_PIXEL[2]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.594      ;
; 0.437 ; PlotSignal:PlotSignal_inst|RowCounter_q[5]                                                                                          ; PlotSignal:PlotSignal_inst|RowCounter_q[5]                                                                                                           ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.589      ;
; 0.438 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.IDLE                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[0]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.591      ;
; 0.438 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[3]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.586      ;
; 0.438 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[2]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.586      ;
; 0.439 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[10]                                                                          ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a48~porta_address_reg10 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.656      ;
; 0.439 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.FRONT                                                                                ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[1]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.587      ;
; 0.439 ; PlotSignal:PlotSignal_inst|State_q~6                                                                                                ; PlotSignal:PlotSignal_inst|State_q~5                                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.591      ;
; 0.441 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[8]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_PIXEL[8]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.594      ;
; 0.444 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[6]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_PIXEL[6]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.597      ;
; 0.445 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[1]                                                                             ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a32~portb_address_reg1  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.048      ; 0.631      ;
; 0.446 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[1]                                                                           ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a32~porta_address_reg1  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.627      ;
; 0.447 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[0]                                                                             ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a32~portb_address_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.048      ; 0.633      ;
; 0.457 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_PIXEL_ADDRESS[9]                                                                             ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a35~portb_address_reg9  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.658      ;
; 0.466 ; PlotSignal:PlotSignal_inst|ColCounter_q[7]                                                                                          ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[7]                                                                                            ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 0.606      ;
; 0.469 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.IDLE                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.BACK                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.621      ;
; 0.472 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[1]                                                                           ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a44~porta_address_reg1  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 0.661      ;
; 0.477 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[1]                                                                           ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a54~porta_address_reg1  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.656      ;
; 0.480 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[1]                                                                           ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a10~porta_address_reg1  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.028      ; 0.646      ;
; 0.489 ; PlotSignal:PlotSignal_inst|RowCounter_q[7]                                                                                          ; PlotSignal:PlotSignal_inst|RowCounter_q[7]                                                                                                           ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.641      ;
; 0.491 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|WRITE_PIXEL_ADDRESS[2]                                                                           ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a32~porta_address_reg2  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.673      ;
; 0.491 ; PlotSignal:PlotSignal_inst|RowCounter_q[2]                                                                                          ; PlotSignal:PlotSignal_inst|RowCounter_q[3]                                                                                                           ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.643      ;
; 0.492 ; PlotSignal:PlotSignal_inst|RowCounter_q[2]                                                                                          ; PlotSignal:PlotSignal_inst|RowCounter_q[5]                                                                                                           ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.644      ;
; 0.494 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.BACK                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[4]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.497 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_STATE.DISP                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[0]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.650      ;
; 0.499 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.BACK                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[5]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.BACK                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[6]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_STATE.BACK                                                                                 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_V_COUNT[8]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.504 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[6]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[7]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.656      ;
; 0.504 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[1]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[2]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.656      ;
; 0.505 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[8]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[9]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[0]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_PIXEL[0]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.520 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[5]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[6]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[7]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[8]                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.672      ;
; 0.521 ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[9]                                                                                   ; VGA_LCD_Driver:VGA_LCD_Driver_inst|VGA_H_COUNT[10]                                                                                                   ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.673      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VIDEO_PLL_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                                                        ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.215 ; UIController:UIController_inst|DIG1_TDIV_q[0]             ; UIController:UIController_inst|DIG1_TDIV_q[0]                                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UIController:UIController_inst|ADC2_TDIV_q[0]             ; UIController:UIController_inst|ADC2_TDIV_q[0]                                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UIController:UIController_inst|ADC1_TRG_MODE_q[0]         ; UIController:UIController_inst|ADC1_TRG_MODE_q[0]                                                                                                              ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UIController:UIController_inst|DIG2_TRG_MODE_q[0]         ; UIController:UIController_inst|DIG2_TRG_MODE_q[0]                                                                                                              ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UIController:UIController_inst|DIG2_TRG_LVL_q[0]          ; UIController:UIController_inst|DIG2_TRG_LVL_q[0]                                                                                                               ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]         ; UIController:UIController_inst|ADC2_TRG_MODE_q[0]                                                                                                              ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UIController:UIController_inst|ADC1_VDIV_q[0]             ; UIController:UIController_inst|ADC1_VDIV_q[0]                                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UIController:UIController_inst|ADC1_TDIV_q[0]             ; UIController:UIController_inst|ADC1_TDIV_q[0]                                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UIController:UIController_inst|DIG2_TDIV_q[0]             ; UIController:UIController_inst|DIG2_TDIV_q[0]                                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UIController:UIController_inst|DIG1_TRG_MODE_q[0]         ; UIController:UIController_inst|DIG1_TRG_MODE_q[0]                                                                                                              ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UIController:UIController_inst|DIG1_TRG_LVL_q[0]          ; UIController:UIController_inst|DIG1_TRG_LVL_q[0]                                                                                                               ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UIController:UIController_inst|ADC2_VDIV_q[0]             ; UIController:UIController_inst|ADC2_VDIV_q[0]                                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UIController:UIController_inst|INPUT_SELECT_q[0]          ; UIController:UIController_inst|INPUT_SELECT_q[0]                                                                                                               ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UIController:UIController_inst|DIG3_TDIV_q[0]             ; UIController:UIController_inst|DIG3_TDIV_q[0]                                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UIController:UIController_inst|DIG4_TRG_MODE_q[0]         ; UIController:UIController_inst|DIG4_TRG_MODE_q[0]                                                                                                              ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UIController:UIController_inst|DIG4_TRG_LVL_q[0]          ; UIController:UIController_inst|DIG4_TRG_LVL_q[0]                                                                                                               ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UIController:UIController_inst|DIG3_TRG_MODE_q[0]         ; UIController:UIController_inst|DIG3_TRG_MODE_q[0]                                                                                                              ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UIController:UIController_inst|DIG3_TRG_LVL_q[0]          ; UIController:UIController_inst|DIG3_TRG_LVL_q[0]                                                                                                               ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UIController:UIController_inst|DIG4_TDIV_q[0]             ; UIController:UIController_inst|DIG4_TDIV_q[0]                                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UIController:UIController_inst|ADC1_VDIV_q[1]             ; UIController:UIController_inst|ADC1_VDIV_q[1]                                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UIController:UIController_inst|INPUT_SELECT_q[1]          ; UIController:UIController_inst|INPUT_SELECT_q[1]                                                                                                               ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UIController:UIController_inst|ADC2_VDIV_q[1]             ; UIController:UIController_inst|ADC2_VDIV_q[1]                                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DSGEN:DSGEN2_inst|PC_q[1]                                 ; DSGEN:DSGEN2_inst|PC_q[1]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DSGEN:DSGEN2_inst|PC_q[2]                                 ; DSGEN:DSGEN2_inst|PC_q[2]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DSGEN:DSGEN2_inst|PC_q[0]                                 ; DSGEN:DSGEN2_inst|PC_q[0]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DSGEN:DSGEN2_inst|PC_q[3]                                 ; DSGEN:DSGEN2_inst|PC_q[3]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start  ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start                                                                                                       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DSGEN:DSGEN3_inst|PC_q[1]                                 ; DSGEN:DSGEN3_inst|PC_q[1]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DSGEN:DSGEN3_inst|PC_q[2]                                 ; DSGEN:DSGEN3_inst|PC_q[2]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DSGEN:DSGEN3_inst|PC_q[0]                                 ; DSGEN:DSGEN3_inst|PC_q[0]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DSGEN:DSGEN3_inst|PC_q[3]                                 ; DSGEN:DSGEN3_inst|PC_q[3]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start  ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start                                                                                                       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DSGEN:DSGEN4_inst|PC_q[2]                                 ; DSGEN:DSGEN4_inst|PC_q[2]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DSGEN:DSGEN4_inst|PC_q[3]                                 ; DSGEN:DSGEN4_inst|PC_q[3]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DSGEN:DSGEN4_inst|PC_q[0]                                 ; DSGEN:DSGEN4_inst|PC_q[0]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DSGEN:DSGEN4_inst|PC_q[1]                                 ; DSGEN:DSGEN4_inst|PC_q[1]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start  ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Start                                                                                                       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DSGEN:DSGEN1_inst|PC_q[2]                                 ; DSGEN:DSGEN1_inst|PC_q[2]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DSGEN:DSGEN1_inst|PC_q[3]                                 ; DSGEN:DSGEN1_inst|PC_q[3]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DSGEN:DSGEN1_inst|PC_q[0]                                 ; DSGEN:DSGEN1_inst|PC_q[0]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DSGEN:DSGEN1_inst|PC_q[1]                                 ; DSGEN:DSGEN1_inst|PC_q[1]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ASGEN:ASGEN_inst|State_q~4                                ; ASGEN:ASGEN_inst|State_q~4                                                                                                                                     ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; DSGEN:DSGEN4_inst|CC_q[9]                                 ; DSGEN:DSGEN4_inst|CC_q[9]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.243 ; ASGEN:ASGEN_inst|CC[9]                                    ; ASGEN:ASGEN_inst|CC[9]                                                                                                                                         ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; DSGEN:DSGEN1_inst|State_q~4                               ; DSGEN:DSGEN1_inst|Signal_q[0]                                                                                                                                  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.397      ;
; 0.248 ; DSGEN:DSGEN1_inst|PC_q[0]                                 ; DSGEN:DSGEN1_inst|PC_q[3]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.401      ;
; 0.251 ; DSGEN:DSGEN3_inst|PC_q[3]                                 ; DSGEN:DSGEN3_inst|PC_q[0]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.403      ;
; 0.258 ; DSGEN:DSGEN1_inst|PC_q[1]                                 ; DSGEN:DSGEN1_inst|State_q~4                                                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.410      ;
; 0.258 ; DSGEN:DSGEN1_inst|PC_q[1]                                 ; DSGEN:DSGEN1_inst|PC_q[0]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.410      ;
; 0.264 ; DSGEN:DSGEN2_inst|PC_q[3]                                 ; DSGEN:DSGEN2_inst|State_q~4                                                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.416      ;
; 0.264 ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0]   ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.061      ; 0.463      ;
; 0.264 ; DSGEN:DSGEN3_inst|PC_q[0]                                 ; DSGEN:DSGEN3_inst|PC_q[3]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.416      ;
; 0.265 ; DSGEN:DSGEN2_inst|PC_q[3]                                 ; DSGEN:DSGEN2_inst|PC_q[0]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.417      ;
; 0.271 ; DSGEN:DSGEN2_inst|PC_q[0]                                 ; DSGEN:DSGEN2_inst|PC_q[3]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.423      ;
; 0.282 ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.063      ; 0.483      ;
; 0.282 ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.063      ; 0.483      ;
; 0.284 ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.062      ; 0.484      ;
; 0.288 ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.063      ; 0.489      ;
; 0.288 ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.062      ; 0.488      ;
; 0.292 ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[8] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.051      ; 0.481      ;
; 0.297 ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[7] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.051      ; 0.486      ;
; 0.299 ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.051      ; 0.488      ;
; 0.303 ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.051      ; 0.492      ;
; 0.304 ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.051      ; 0.493      ;
; 0.305 ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.051      ; 0.494      ;
; 0.320 ; DSGEN:DSGEN1_inst|CC_q[9]                                 ; DSGEN:DSGEN1_inst|CC_q[9]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.472      ;
; 0.324 ; DSGEN:DSGEN4_inst|Signal_q[0]                             ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0]                                                                                                        ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; DSGEN:DSGEN1_inst|Signal_q[0]                             ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst|SR[1][0]                                                                                                        ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.329 ; UIController:UIController_inst|DIG1_PAT_q[7]              ; DSGEN:DSGEN1_inst|Pattern_q[7]                                                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; UIController:UIController_inst|DIG4_PDCC_q[4]             ; DSGEN:DSGEN4_inst|PeriodDelay_q[4]                                                                                                                             ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.482      ;
; 0.333 ; UIController:UIController_inst|DIG3_PAT_q[1]              ; DSGEN:DSGEN3_inst|Pattern_q[1]                                                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; UIController:UIController_inst|DIG1_PAT_q[9]              ; DSGEN:DSGEN1_inst|Pattern_q[9]                                                                                                                                 ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.485      ;
; 0.357 ; DSGEN:DSGEN4_inst|CC_q[1]                                 ; DSGEN:DSGEN4_inst|CC_q[1]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; DSGEN:DSGEN1_inst|CC_q[1]                                 ; DSGEN:DSGEN1_inst|CC_q[1]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; DSGEN:DSGEN1_inst|CC_q[4]                                 ; DSGEN:DSGEN1_inst|CC_q[4]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; DSGEN:DSGEN1_inst|CC_q[6]                                 ; DSGEN:DSGEN1_inst|CC_q[6]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; DSGEN:DSGEN1_inst|CC_q[8]                                 ; DSGEN:DSGEN1_inst|CC_q[8]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; DSGEN:DSGEN4_inst|CC_q[2]                                 ; DSGEN:DSGEN4_inst|CC_q[2]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; DSGEN:DSGEN4_inst|CC_q[0]                                 ; DSGEN:DSGEN4_inst|CC_q[0]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; DSGEN:DSGEN4_inst|CC_q[4]                                 ; DSGEN:DSGEN4_inst|CC_q[4]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; DSGEN:DSGEN4_inst|CC_q[7]                                 ; DSGEN:DSGEN4_inst|CC_q[7]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ASGEN:ASGEN_inst|CC[5]                                    ; ASGEN:ASGEN_inst|CC[5]                                                                                                                                         ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; DSGEN:DSGEN2_inst|PC_q[1]                                 ; DSGEN:DSGEN2_inst|PC_q[2]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; ASGEN:ASGEN_inst|CC[7]                                    ; ASGEN:ASGEN_inst|CC[7]                                                                                                                                         ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1] ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; DSGEN:DSGEN3_inst|CC_q[0]                                 ; DSGEN:DSGEN3_inst|CC_q[0]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; DSGEN:DSGEN3_inst|CC_q[8]                                 ; DSGEN:DSGEN3_inst|CC_q[8]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; DSGEN:DSGEN4_inst|PC_q[3]                                 ; DSGEN:DSGEN4_inst|State_q~4                                                                                                                                    ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6] ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[6]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5] ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; DSGEN:DSGEN4_inst|CC_q[8]                                 ; DSGEN:DSGEN4_inst|CC_q[8]                                                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4] ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4]                                                                                                      ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.518      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                   ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[0]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[0]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[10]                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[10]                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[11]                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[11]                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[12]                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[12]                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[13]                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[13]                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[1]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[1]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[2]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[2]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[3]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[3]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[4]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[4]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[5]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[5]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[6]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[6]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[7]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[7]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[8]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[8]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[9]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_A[9]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[0]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[0]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[10]                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[10]                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[11]                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[11]                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[12]                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[12]                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[13]                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[13]                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[1]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[1]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[2]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[2]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[3]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[3]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[4]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[4]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[5]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[5]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[6]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[6]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[7]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[7]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[8]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[8]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[9]                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ADC:ADC_inst|ADC_DATA_B[9]                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DA[0]                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DA[0]                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DA[12]                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DA[12]                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[0]                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[0]                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[10]                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[10]                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[11]                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[11]                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[12]                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[12]                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[13]                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[13]                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[1]                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[1]                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[2]                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[2]                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[3]                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[3]                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[4]                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[4]                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[5]                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[5]                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[6]                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[6]                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[7]                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[7]                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[8]                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[8]                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[9]                                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DAC:DAC_inst|DAC_DB[9]                                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[4] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|DAQ_Add[5] ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VIDEO_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~PORTBDATAOUT0                  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~PORTBDATAOUT0                  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg0             ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg0             ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg1             ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg1             ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg10            ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg10            ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg11            ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg11            ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg2             ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg2             ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg3             ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg3             ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg4             ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg4             ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg5             ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg5             ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg6             ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg6             ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg7             ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg7             ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg8             ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg8             ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg9             ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_address_reg9             ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0~porta_datain_reg0              ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VIDEO_PLL_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst|altsyncram:RAM_rtl_0|altsyncram_ggf1:auto_generated|altsyncram_i3j1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; ASGEN:ASGEN_inst|CC[0]                                                                                                                                         ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; ASGEN:ASGEN_inst|CC[0]                                                                                                                                         ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; ASGEN:ASGEN_inst|CC[1]                                                                                                                                         ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; Rise       ; ASGEN:ASGEN_inst|CC[1]                                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-------------+------------+--------+--------+------------+--------------------------------------------+
; ADC_DA[*]   ; CLOCK_50   ; -0.819 ; -0.819 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[0]  ; CLOCK_50   ; -0.849 ; -0.849 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[1]  ; CLOCK_50   ; -0.858 ; -0.858 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[2]  ; CLOCK_50   ; -0.819 ; -0.819 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[3]  ; CLOCK_50   ; -0.819 ; -0.819 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[4]  ; CLOCK_50   ; -0.944 ; -0.944 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[5]  ; CLOCK_50   ; -0.944 ; -0.944 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[6]  ; CLOCK_50   ; -0.939 ; -0.939 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[7]  ; CLOCK_50   ; -0.939 ; -0.939 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[8]  ; CLOCK_50   ; -0.908 ; -0.908 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[9]  ; CLOCK_50   ; -0.917 ; -0.917 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[10] ; CLOCK_50   ; -0.889 ; -0.889 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[11] ; CLOCK_50   ; -0.889 ; -0.889 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[12] ; CLOCK_50   ; -0.846 ; -0.846 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[13] ; CLOCK_50   ; -0.846 ; -0.846 ; Rise       ; CLOCK_50                                   ;
; ADC_DB[*]   ; CLOCK_50   ; -0.867 ; -0.867 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[0]  ; CLOCK_50   ; -0.869 ; -0.869 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[1]  ; CLOCK_50   ; -0.869 ; -0.869 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[2]  ; CLOCK_50   ; -0.899 ; -0.899 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[3]  ; CLOCK_50   ; -0.899 ; -0.899 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[4]  ; CLOCK_50   ; -0.885 ; -0.885 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[5]  ; CLOCK_50   ; -0.885 ; -0.885 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[6]  ; CLOCK_50   ; -0.889 ; -0.889 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[7]  ; CLOCK_50   ; -0.879 ; -0.879 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[8]  ; CLOCK_50   ; -0.933 ; -0.933 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[9]  ; CLOCK_50   ; -0.933 ; -0.933 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[10] ; CLOCK_50   ; -0.877 ; -0.877 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[11] ; CLOCK_50   ; -0.867 ; -0.867 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[12] ; CLOCK_50   ; -0.868 ; -0.868 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[13] ; CLOCK_50   ; -0.868 ; -0.868 ; Rise       ; CLOCK_50                                   ;
; SW_17       ; CLOCK_50   ; 5.957  ; 5.957  ; Rise       ; CLOCK_50                                   ;
; SW_17       ; CLOCK_50   ; 6.553  ; 6.553  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; KEY[*]      ; CLOCK_50   ; 7.126  ; 7.126  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  KEY[0]     ; CLOCK_50   ; 5.539  ; 5.539  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  KEY[1]     ; CLOCK_50   ; 5.697  ; 5.697  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  KEY[2]     ; CLOCK_50   ; 7.126  ; 7.126  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  KEY[3]     ; CLOCK_50   ; 7.089  ; 7.089  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
; SW[*]       ; CLOCK_50   ; 7.908  ; 7.908  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[0]      ; CLOCK_50   ; 4.901  ; 4.901  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[1]      ; CLOCK_50   ; 4.989  ; 4.989  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[2]      ; CLOCK_50   ; 4.927  ; 4.927  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[3]      ; CLOCK_50   ; 5.236  ; 5.236  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[4]      ; CLOCK_50   ; 5.251  ; 5.251  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[5]      ; CLOCK_50   ; 5.401  ; 5.401  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[6]      ; CLOCK_50   ; 5.925  ; 5.925  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[7]      ; CLOCK_50   ; 5.759  ; 5.759  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[8]      ; CLOCK_50   ; 4.872  ; 4.872  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[9]      ; CLOCK_50   ; 4.706  ; 4.706  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[10]     ; CLOCK_50   ; 5.641  ; 5.641  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[11]     ; CLOCK_50   ; 5.808  ; 5.808  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[12]     ; CLOCK_50   ; 6.161  ; 6.161  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[13]     ; CLOCK_50   ; 7.347  ; 7.347  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[14]     ; CLOCK_50   ; 7.908  ; 7.908  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[15]     ; CLOCK_50   ; 7.449  ; 7.449  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[16]     ; CLOCK_50   ; 7.545  ; 7.545  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
; SW_17       ; CLOCK_50   ; 5.907  ; 5.907  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
+-------------+------------+--------+--------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-------------+------------+--------+--------+------------+--------------------------------------------+
; ADC_DA[*]   ; CLOCK_50   ; 1.030  ; 1.030  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[0]  ; CLOCK_50   ; 0.935  ; 0.935  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[1]  ; CLOCK_50   ; 0.944  ; 0.944  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[2]  ; CLOCK_50   ; 0.905  ; 0.905  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[3]  ; CLOCK_50   ; 0.905  ; 0.905  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[4]  ; CLOCK_50   ; 1.030  ; 1.030  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[5]  ; CLOCK_50   ; 1.030  ; 1.030  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[6]  ; CLOCK_50   ; 1.025  ; 1.025  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[7]  ; CLOCK_50   ; 1.025  ; 1.025  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[8]  ; CLOCK_50   ; 0.994  ; 0.994  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[9]  ; CLOCK_50   ; 1.003  ; 1.003  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[10] ; CLOCK_50   ; 0.975  ; 0.975  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[11] ; CLOCK_50   ; 0.975  ; 0.975  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[12] ; CLOCK_50   ; 0.932  ; 0.932  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[13] ; CLOCK_50   ; 0.932  ; 0.932  ; Rise       ; CLOCK_50                                   ;
; ADC_DB[*]   ; CLOCK_50   ; 1.019  ; 1.019  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[0]  ; CLOCK_50   ; 0.955  ; 0.955  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[1]  ; CLOCK_50   ; 0.955  ; 0.955  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[2]  ; CLOCK_50   ; 0.985  ; 0.985  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[3]  ; CLOCK_50   ; 0.985  ; 0.985  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[4]  ; CLOCK_50   ; 0.971  ; 0.971  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[5]  ; CLOCK_50   ; 0.971  ; 0.971  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[6]  ; CLOCK_50   ; 0.975  ; 0.975  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[7]  ; CLOCK_50   ; 0.965  ; 0.965  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[8]  ; CLOCK_50   ; 1.019  ; 1.019  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[9]  ; CLOCK_50   ; 1.019  ; 1.019  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[10] ; CLOCK_50   ; 0.963  ; 0.963  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[11] ; CLOCK_50   ; 0.953  ; 0.953  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[12] ; CLOCK_50   ; 0.954  ; 0.954  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[13] ; CLOCK_50   ; 0.954  ; 0.954  ; Rise       ; CLOCK_50                                   ;
; SW_17       ; CLOCK_50   ; -3.872 ; -3.872 ; Rise       ; CLOCK_50                                   ;
; SW_17       ; CLOCK_50   ; -3.800 ; -3.800 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; KEY[*]      ; CLOCK_50   ; -0.689 ; -0.689 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  KEY[0]     ; CLOCK_50   ; -0.689 ; -0.689 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  KEY[1]     ; CLOCK_50   ; -0.689 ; -0.689 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  KEY[2]     ; CLOCK_50   ; -4.168 ; -4.168 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  KEY[3]     ; CLOCK_50   ; -5.081 ; -5.081 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
; SW[*]       ; CLOCK_50   ; -3.577 ; -3.577 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[0]      ; CLOCK_50   ; -3.577 ; -3.577 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[1]      ; CLOCK_50   ; -3.643 ; -3.643 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[2]      ; CLOCK_50   ; -3.620 ; -3.620 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[3]      ; CLOCK_50   ; -4.068 ; -4.068 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[4]      ; CLOCK_50   ; -3.897 ; -3.897 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[5]      ; CLOCK_50   ; -4.164 ; -4.164 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[6]      ; CLOCK_50   ; -4.550 ; -4.550 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[7]      ; CLOCK_50   ; -4.366 ; -4.366 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[8]      ; CLOCK_50   ; -3.955 ; -3.955 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[9]      ; CLOCK_50   ; -3.770 ; -3.770 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[10]     ; CLOCK_50   ; -4.399 ; -4.399 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[11]     ; CLOCK_50   ; -4.484 ; -4.484 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[12]     ; CLOCK_50   ; -4.383 ; -4.383 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[13]     ; CLOCK_50   ; -4.691 ; -4.691 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[14]     ; CLOCK_50   ; -5.195 ; -5.195 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[15]     ; CLOCK_50   ; -5.470 ; -5.470 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[16]     ; CLOCK_50   ; -5.469 ; -5.469 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
; SW_17       ; CLOCK_50   ; -4.907 ; -4.907 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
+-------------+------------+--------+--------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-------------+------------+--------+--------+------------+--------------------------------------------+
; ADC_CLKA    ; CLOCK_50   ; 4.072  ; 4.072  ; Rise       ; CLOCK_50                                   ;
; ADC_CLKB    ; CLOCK_50   ; 4.072  ; 4.072  ; Rise       ; CLOCK_50                                   ;
; DAC_CLKA    ; CLOCK_50   ; 3.260  ; 3.260  ; Rise       ; CLOCK_50                                   ;
; DAC_CLKB    ; CLOCK_50   ; 3.270  ; 3.270  ; Rise       ; CLOCK_50                                   ;
; DAC_DA[*]   ; CLOCK_50   ; 2.978  ; 2.978  ; Rise       ; CLOCK_50                                   ;
;  DAC_DA[0]  ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; CLOCK_50                                   ;
;  DAC_DA[12] ; CLOCK_50   ; 2.978  ; 2.978  ; Rise       ; CLOCK_50                                   ;
; DAC_DB[*]   ; CLOCK_50   ; 2.964  ; 2.964  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[0]  ; CLOCK_50   ; 2.927  ; 2.927  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[1]  ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[2]  ; CLOCK_50   ; 2.964  ; 2.964  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[3]  ; CLOCK_50   ; 2.956  ; 2.956  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[4]  ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[5]  ; CLOCK_50   ; 2.959  ; 2.959  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[6]  ; CLOCK_50   ; 2.956  ; 2.956  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[7]  ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[8]  ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[9]  ; CLOCK_50   ; 2.951  ; 2.951  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[10] ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[11] ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[12] ; CLOCK_50   ; 2.951  ; 2.951  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[13] ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; CLOCK_50                                   ;
; DAC_WRTA    ; CLOCK_50   ; 3.728  ; 3.728  ; Rise       ; CLOCK_50                                   ;
; DAC_WRTB    ; CLOCK_50   ; 3.645  ; 3.645  ; Rise       ; CLOCK_50                                   ;
; ADC_CLKA    ; CLOCK_50   ; 4.072  ; 4.072  ; Fall       ; CLOCK_50                                   ;
; ADC_CLKB    ; CLOCK_50   ; 4.072  ; 4.072  ; Fall       ; CLOCK_50                                   ;
; DAC_CLKA    ; CLOCK_50   ; 3.260  ; 3.260  ; Fall       ; CLOCK_50                                   ;
; DAC_CLKB    ; CLOCK_50   ; 3.270  ; 3.270  ; Fall       ; CLOCK_50                                   ;
; DAC_WRTA    ; CLOCK_50   ; 3.728  ; 3.728  ; Fall       ; CLOCK_50                                   ;
; DAC_WRTB    ; CLOCK_50   ; 3.645  ; 3.645  ; Fall       ; CLOCK_50                                   ;
; VGA_B[*]    ; CLOCK_50   ; 1.552  ; 1.552  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 1.544  ; 1.544  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 1.544  ; 1.544  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 1.532  ; 1.532  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 1.542  ; 1.542  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 1.552  ; 1.552  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 1.552  ; 1.552  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[8]   ; CLOCK_50   ; 1.511  ; 1.511  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[9]   ; CLOCK_50   ; 1.511  ; 1.511  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_BLANK   ; CLOCK_50   ; 1.544  ; 1.544  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 1.553  ; 1.553  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 1.528  ; 1.528  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 1.529  ; 1.529  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 1.539  ; 1.539  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 1.524  ; 1.524  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 1.542  ; 1.542  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[8]   ; CLOCK_50   ; 1.553  ; 1.553  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[9]   ; CLOCK_50   ; 1.553  ; 1.553  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 1.539  ; 1.539  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 1.539  ; 1.539  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 1.534  ; 1.534  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 1.526  ; 1.526  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 1.516  ; 1.516  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 1.526  ; 1.526  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 1.503  ; 1.503  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[8]   ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[9]   ; CLOCK_50   ; 1.503  ; 1.503  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 21.561 ;        ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[1] ;
; VGA_CLK     ; CLOCK_50   ;        ; 21.561 ; Fall       ; VIDEO_PLL_inst|altpll_component|pll|clk[1] ;
; HEX0_D[*]   ; CLOCK_50   ; 8.365  ; 8.365  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[0]  ; CLOCK_50   ; 8.365  ; 8.365  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[1]  ; CLOCK_50   ; 8.335  ; 8.335  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[2]  ; CLOCK_50   ; 8.023  ; 8.023  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[3]  ; CLOCK_50   ; 8.233  ; 8.233  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[4]  ; CLOCK_50   ; 8.206  ; 8.206  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[5]  ; CLOCK_50   ; 8.102  ; 8.102  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[6]  ; CLOCK_50   ; 8.048  ; 8.048  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
; HEX1_D[*]   ; CLOCK_50   ; 7.030  ; 7.030  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[0]  ; CLOCK_50   ; 7.008  ; 7.008  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[1]  ; CLOCK_50   ; 6.677  ; 6.677  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[2]  ; CLOCK_50   ; 6.894  ; 6.894  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[3]  ; CLOCK_50   ; 6.787  ; 6.787  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[4]  ; CLOCK_50   ; 6.883  ; 6.883  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[5]  ; CLOCK_50   ; 7.030  ; 7.030  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[6]  ; CLOCK_50   ; 6.982  ; 6.982  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
; HEX2_D[*]   ; CLOCK_50   ; 7.803  ; 7.803  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[0]  ; CLOCK_50   ; 7.773  ; 7.773  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[2]  ; CLOCK_50   ; 7.339  ; 7.339  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[3]  ; CLOCK_50   ; 7.803  ; 7.803  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[4]  ; CLOCK_50   ; 7.159  ; 7.159  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[5]  ; CLOCK_50   ; 7.397  ; 7.397  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[6]  ; CLOCK_50   ; 5.571  ; 5.571  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
+-------------+------------+--------+--------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-------------+------------+--------+--------+------------+--------------------------------------------+
; ADC_CLKA    ; CLOCK_50   ; 4.072  ; 4.072  ; Rise       ; CLOCK_50                                   ;
; ADC_CLKB    ; CLOCK_50   ; 4.072  ; 4.072  ; Rise       ; CLOCK_50                                   ;
; DAC_CLKA    ; CLOCK_50   ; 3.260  ; 3.260  ; Rise       ; CLOCK_50                                   ;
; DAC_CLKB    ; CLOCK_50   ; 3.270  ; 3.270  ; Rise       ; CLOCK_50                                   ;
; DAC_DA[*]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; CLOCK_50                                   ;
;  DAC_DA[0]  ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; CLOCK_50                                   ;
;  DAC_DA[12] ; CLOCK_50   ; 2.978  ; 2.978  ; Rise       ; CLOCK_50                                   ;
; DAC_DB[*]   ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[0]  ; CLOCK_50   ; 2.927  ; 2.927  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[1]  ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[2]  ; CLOCK_50   ; 2.964  ; 2.964  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[3]  ; CLOCK_50   ; 2.956  ; 2.956  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[4]  ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[5]  ; CLOCK_50   ; 2.959  ; 2.959  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[6]  ; CLOCK_50   ; 2.956  ; 2.956  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[7]  ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[8]  ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[9]  ; CLOCK_50   ; 2.951  ; 2.951  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[10] ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[11] ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[12] ; CLOCK_50   ; 2.951  ; 2.951  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[13] ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; CLOCK_50                                   ;
; DAC_WRTA    ; CLOCK_50   ; 3.728  ; 3.728  ; Rise       ; CLOCK_50                                   ;
; DAC_WRTB    ; CLOCK_50   ; 3.645  ; 3.645  ; Rise       ; CLOCK_50                                   ;
; ADC_CLKA    ; CLOCK_50   ; 4.072  ; 4.072  ; Fall       ; CLOCK_50                                   ;
; ADC_CLKB    ; CLOCK_50   ; 4.072  ; 4.072  ; Fall       ; CLOCK_50                                   ;
; DAC_CLKA    ; CLOCK_50   ; 3.260  ; 3.260  ; Fall       ; CLOCK_50                                   ;
; DAC_CLKB    ; CLOCK_50   ; 3.270  ; 3.270  ; Fall       ; CLOCK_50                                   ;
; DAC_WRTA    ; CLOCK_50   ; 3.728  ; 3.728  ; Fall       ; CLOCK_50                                   ;
; DAC_WRTB    ; CLOCK_50   ; 3.645  ; 3.645  ; Fall       ; CLOCK_50                                   ;
; VGA_B[*]    ; CLOCK_50   ; 1.511  ; 1.511  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 1.544  ; 1.544  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 1.544  ; 1.544  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 1.532  ; 1.532  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 1.542  ; 1.542  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 1.552  ; 1.552  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 1.552  ; 1.552  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[8]   ; CLOCK_50   ; 1.511  ; 1.511  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[9]   ; CLOCK_50   ; 1.511  ; 1.511  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_BLANK   ; CLOCK_50   ; 1.544  ; 1.544  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 1.524  ; 1.524  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 1.528  ; 1.528  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 1.529  ; 1.529  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 1.539  ; 1.539  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 1.524  ; 1.524  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 1.542  ; 1.542  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[8]   ; CLOCK_50   ; 1.553  ; 1.553  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[9]   ; CLOCK_50   ; 1.553  ; 1.553  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 1.539  ; 1.539  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 1.534  ; 1.534  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 1.526  ; 1.526  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 1.516  ; 1.516  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 1.526  ; 1.526  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 1.503  ; 1.503  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[8]   ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[9]   ; CLOCK_50   ; 1.503  ; 1.503  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 21.561 ;        ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[1] ;
; VGA_CLK     ; CLOCK_50   ;        ; 21.561 ; Fall       ; VIDEO_PLL_inst|altpll_component|pll|clk[1] ;
; HEX0_D[*]   ; CLOCK_50   ; 4.073  ; 4.073  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[0]  ; CLOCK_50   ; 4.402  ; 4.402  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[1]  ; CLOCK_50   ; 4.376  ; 4.376  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[2]  ; CLOCK_50   ; 4.073  ; 4.073  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[3]  ; CLOCK_50   ; 4.271  ; 4.271  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[4]  ; CLOCK_50   ; 4.249  ; 4.249  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[5]  ; CLOCK_50   ; 4.145  ; 4.145  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[6]  ; CLOCK_50   ; 4.083  ; 4.083  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
; HEX1_D[*]   ; CLOCK_50   ; 3.564  ; 3.564  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[0]  ; CLOCK_50   ; 3.901  ; 3.901  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[1]  ; CLOCK_50   ; 3.564  ; 3.564  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[2]  ; CLOCK_50   ; 3.793  ; 3.793  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[3]  ; CLOCK_50   ; 3.674  ; 3.674  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[4]  ; CLOCK_50   ; 3.777  ; 3.777  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[5]  ; CLOCK_50   ; 3.926  ; 3.926  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[6]  ; CLOCK_50   ; 3.872  ; 3.872  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
; HEX2_D[*]   ; CLOCK_50   ; 4.137  ; 4.137  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[0]  ; CLOCK_50   ; 4.551  ; 4.551  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[2]  ; CLOCK_50   ; 4.137  ; 4.137  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[3]  ; CLOCK_50   ; 4.581  ; 4.581  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[4]  ; CLOCK_50   ; 4.174  ; 4.174  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[5]  ; CLOCK_50   ; 4.328  ; 4.328  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[6]  ; CLOCK_50   ; 4.347  ; 4.347  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
+-------------+------------+--------+--------+------------+--------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; KEY[0]     ; LEDG[0]     ; 2.550  ;        ;        ; 2.550  ;
; KEY[0]     ; LEDG[1]     ;        ; 2.530  ; 2.530  ;        ;
; KEY[1]     ; LEDG[2]     ; 2.700  ;        ;        ; 2.700  ;
; KEY[1]     ; LEDG[3]     ;        ; 2.567  ; 2.567  ;        ;
; KEY[2]     ; LEDG[4]     ; 5.204  ;        ;        ; 5.204  ;
; KEY[2]     ; LEDG[5]     ;        ; 5.204  ; 5.204  ;        ;
; KEY[3]     ; LEDG[6]     ; 5.186  ;        ;        ; 5.186  ;
; KEY[3]     ; LEDG[7]     ;        ; 5.189  ; 5.189  ;        ;
; SW[0]      ; LEDR[0]     ; 5.958  ;        ;        ; 5.958  ;
; SW[1]      ; LEDR[1]     ; 6.093  ;        ;        ; 6.093  ;
; SW[2]      ; LEDR[2]     ; 6.014  ;        ;        ; 6.014  ;
; SW[3]      ; LEDR[3]     ; 6.149  ;        ;        ; 6.149  ;
; SW[4]      ; LEDR[4]     ; 5.885  ;        ;        ; 5.885  ;
; SW[5]      ; LEDR[5]     ; 5.816  ;        ;        ; 5.816  ;
; SW[6]      ; LEDR[6]     ; 6.468  ;        ;        ; 6.468  ;
; SW[7]      ; LEDR[7]     ; 7.082  ;        ;        ; 7.082  ;
; SW[8]      ; LEDR[8]     ; 5.968  ;        ;        ; 5.968  ;
; SW[9]      ; LEDR[9]     ; 5.690  ;        ;        ; 5.690  ;
; SW[10]     ; HEX0_D[0]   ; 11.790 ; 11.790 ; 11.790 ; 11.790 ;
; SW[10]     ; HEX0_D[1]   ; 11.760 ; 11.760 ; 11.760 ; 11.760 ;
; SW[10]     ; HEX0_D[2]   ; 11.448 ; 11.448 ; 11.448 ; 11.448 ;
; SW[10]     ; HEX0_D[3]   ; 11.658 ; 11.658 ; 11.658 ; 11.658 ;
; SW[10]     ; HEX0_D[4]   ; 11.631 ; 11.631 ; 11.631 ; 11.631 ;
; SW[10]     ; HEX0_D[5]   ; 11.527 ; 11.527 ; 11.527 ; 11.527 ;
; SW[10]     ; HEX0_D[6]   ; 11.473 ; 11.473 ; 11.473 ; 11.473 ;
; SW[10]     ; HEX1_D[0]   ; 10.782 ; 10.782 ; 10.782 ; 10.782 ;
; SW[10]     ; HEX1_D[1]   ; 10.451 ; 10.451 ; 10.451 ; 10.451 ;
; SW[10]     ; HEX1_D[2]   ; 10.668 ; 10.668 ; 10.668 ; 10.668 ;
; SW[10]     ; HEX1_D[3]   ; 10.561 ; 10.561 ; 10.561 ; 10.561 ;
; SW[10]     ; HEX1_D[4]   ; 10.657 ; 10.657 ; 10.657 ; 10.657 ;
; SW[10]     ; HEX1_D[5]   ; 10.804 ; 10.804 ; 10.804 ; 10.804 ;
; SW[10]     ; HEX1_D[6]   ; 10.756 ; 10.756 ; 10.756 ; 10.756 ;
; SW[10]     ; HEX2_D[0]   ; 11.095 ; 11.095 ; 11.095 ; 11.095 ;
; SW[10]     ; HEX2_D[2]   ; 10.661 ; 10.661 ; 10.661 ; 10.661 ;
; SW[10]     ; HEX2_D[3]   ; 11.125 ; 11.125 ; 11.125 ; 11.125 ;
; SW[10]     ; HEX2_D[4]   ; 10.481 ; 10.481 ; 10.481 ; 10.481 ;
; SW[10]     ; HEX2_D[5]   ; 10.719 ; 10.719 ; 10.719 ; 10.719 ;
; SW[10]     ; HEX2_D[6]   ; 9.059  ; 9.060  ; 9.060  ; 9.059  ;
; SW[10]     ; HEX4_D[0]   ; 5.673  ; 5.673  ; 5.673  ; 5.673  ;
; SW[10]     ; HEX4_D[1]   ; 5.671  ; 5.671  ; 5.671  ; 5.671  ;
; SW[10]     ; HEX4_D[2]   ;        ; 5.784  ; 5.784  ;        ;
; SW[10]     ; HEX4_D[3]   ; 5.802  ; 5.802  ; 5.802  ; 5.802  ;
; SW[10]     ; HEX4_D[4]   ; 5.804  ;        ;        ; 5.804  ;
; SW[10]     ; HEX4_D[5]   ; 5.831  ;        ;        ; 5.831  ;
; SW[10]     ; HEX4_D[6]   ; 5.828  ; 5.828  ; 5.828  ; 5.828  ;
; SW[10]     ; LEDR[10]    ; 5.581  ;        ;        ; 5.581  ;
; SW[11]     ; HEX0_D[0]   ; 11.826 ; 11.826 ; 11.826 ; 11.826 ;
; SW[11]     ; HEX0_D[1]   ; 11.796 ; 11.796 ; 11.796 ; 11.796 ;
; SW[11]     ; HEX0_D[2]   ; 11.484 ; 11.484 ; 11.484 ; 11.484 ;
; SW[11]     ; HEX0_D[3]   ; 11.694 ; 11.694 ; 11.694 ; 11.694 ;
; SW[11]     ; HEX0_D[4]   ; 11.667 ; 11.667 ; 11.667 ; 11.667 ;
; SW[11]     ; HEX0_D[5]   ; 11.563 ; 11.563 ; 11.563 ; 11.563 ;
; SW[11]     ; HEX0_D[6]   ; 11.509 ; 11.509 ; 11.509 ; 11.509 ;
; SW[11]     ; HEX1_D[0]   ; 9.444  ; 9.444  ; 9.444  ; 9.444  ;
; SW[11]     ; HEX1_D[1]   ; 9.113  ; 9.113  ; 9.113  ; 9.113  ;
; SW[11]     ; HEX1_D[2]   ; 9.330  ; 9.330  ; 9.330  ; 9.330  ;
; SW[11]     ; HEX1_D[3]   ; 9.223  ; 9.223  ; 9.223  ; 9.223  ;
; SW[11]     ; HEX1_D[4]   ; 9.319  ; 9.319  ; 9.319  ; 9.319  ;
; SW[11]     ; HEX1_D[5]   ; 9.466  ; 9.466  ; 9.466  ; 9.466  ;
; SW[11]     ; HEX1_D[6]   ; 9.418  ; 9.418  ; 9.418  ; 9.418  ;
; SW[11]     ; HEX2_D[0]   ; 11.131 ; 11.131 ; 11.131 ; 11.131 ;
; SW[11]     ; HEX2_D[2]   ; 10.697 ; 10.697 ; 10.697 ; 10.697 ;
; SW[11]     ; HEX2_D[3]   ; 11.161 ; 11.161 ; 11.161 ; 11.161 ;
; SW[11]     ; HEX2_D[4]   ; 10.517 ; 10.517 ; 10.517 ; 10.517 ;
; SW[11]     ; HEX2_D[5]   ; 10.755 ; 10.755 ; 10.755 ; 10.755 ;
; SW[11]     ; HEX2_D[6]   ; 9.026  ; 8.786  ; 8.786  ; 9.026  ;
; SW[11]     ; HEX4_D[0]   ; 5.559  ; 5.559  ; 5.559  ; 5.559  ;
; SW[11]     ; HEX4_D[1]   ; 5.560  ; 5.560  ; 5.560  ; 5.560  ;
; SW[11]     ; HEX4_D[2]   ; 5.674  ;        ;        ; 5.674  ;
; SW[11]     ; HEX4_D[3]   ; 5.694  ; 5.694  ; 5.694  ; 5.694  ;
; SW[11]     ; HEX4_D[4]   ;        ; 5.687  ; 5.687  ;        ;
; SW[11]     ; HEX4_D[5]   ; 5.716  ; 5.716  ; 5.716  ; 5.716  ;
; SW[11]     ; HEX4_D[6]   ; 5.714  ; 5.714  ; 5.714  ; 5.714  ;
; SW[11]     ; LEDR[11]    ; 5.666  ;        ;        ; 5.666  ;
; SW[12]     ; HEX0_D[0]   ; 11.995 ; 11.995 ; 11.995 ; 11.995 ;
; SW[12]     ; HEX0_D[1]   ; 11.965 ; 11.965 ; 11.965 ; 11.965 ;
; SW[12]     ; HEX0_D[2]   ; 11.653 ; 11.653 ; 11.653 ; 11.653 ;
; SW[12]     ; HEX0_D[3]   ; 11.863 ; 11.863 ; 11.863 ; 11.863 ;
; SW[12]     ; HEX0_D[4]   ; 11.836 ; 11.836 ; 11.836 ; 11.836 ;
; SW[12]     ; HEX0_D[5]   ; 11.732 ; 11.732 ; 11.732 ; 11.732 ;
; SW[12]     ; HEX0_D[6]   ; 11.678 ; 11.678 ; 11.678 ; 11.678 ;
; SW[12]     ; HEX1_D[0]   ; 10.999 ; 10.999 ; 10.999 ; 10.999 ;
; SW[12]     ; HEX1_D[1]   ; 10.668 ; 10.668 ; 10.668 ; 10.668 ;
; SW[12]     ; HEX1_D[2]   ; 10.885 ; 10.885 ; 10.885 ; 10.885 ;
; SW[12]     ; HEX1_D[3]   ; 10.778 ; 10.778 ; 10.778 ; 10.778 ;
; SW[12]     ; HEX1_D[4]   ; 10.874 ; 10.874 ; 10.874 ; 10.874 ;
; SW[12]     ; HEX1_D[5]   ; 11.021 ; 11.021 ; 11.021 ; 11.021 ;
; SW[12]     ; HEX1_D[6]   ; 10.973 ; 10.973 ; 10.973 ; 10.973 ;
; SW[12]     ; HEX2_D[0]   ; 11.300 ; 11.300 ; 11.300 ; 11.300 ;
; SW[12]     ; HEX2_D[2]   ; 10.866 ; 10.866 ; 10.866 ; 10.866 ;
; SW[12]     ; HEX2_D[3]   ; 11.330 ; 11.330 ; 11.330 ; 11.330 ;
; SW[12]     ; HEX2_D[4]   ; 10.686 ; 10.686 ; 10.686 ; 10.686 ;
; SW[12]     ; HEX2_D[5]   ; 10.924 ; 10.924 ; 10.924 ; 10.924 ;
; SW[12]     ; HEX2_D[6]   ; 9.169  ; 9.169  ; 9.169  ; 9.169  ;
; SW[12]     ; HEX4_D[0]   ; 5.437  ; 5.437  ; 5.437  ; 5.437  ;
; SW[12]     ; HEX4_D[1]   ; 5.438  ;        ;        ; 5.438  ;
; SW[12]     ; HEX4_D[2]   ; 5.557  ; 5.557  ; 5.557  ; 5.557  ;
; SW[12]     ; HEX4_D[3]   ; 5.573  ; 5.573  ; 5.573  ; 5.573  ;
; SW[12]     ; HEX4_D[4]   ; 5.571  ; 5.571  ; 5.571  ; 5.571  ;
; SW[12]     ; HEX4_D[5]   ; 5.597  ; 5.597  ; 5.597  ; 5.597  ;
; SW[12]     ; HEX4_D[6]   ; 5.598  ; 5.598  ; 5.598  ; 5.598  ;
; SW[12]     ; LEDR[12]    ; 5.436  ;        ;        ; 5.436  ;
; SW[13]     ; HEX0_D[0]   ; 12.164 ; 12.164 ; 12.164 ; 12.164 ;
; SW[13]     ; HEX0_D[1]   ; 12.134 ; 12.134 ; 12.134 ; 12.134 ;
; SW[13]     ; HEX0_D[2]   ; 11.822 ; 11.822 ; 11.822 ; 11.822 ;
; SW[13]     ; HEX0_D[3]   ; 12.032 ; 12.032 ; 12.032 ; 12.032 ;
; SW[13]     ; HEX0_D[4]   ; 12.005 ; 12.005 ; 12.005 ; 12.005 ;
; SW[13]     ; HEX0_D[5]   ; 11.901 ; 11.901 ; 11.901 ; 11.901 ;
; SW[13]     ; HEX0_D[6]   ; 11.847 ; 11.847 ; 11.847 ; 11.847 ;
; SW[13]     ; HEX1_D[0]   ; 9.049  ; 9.049  ; 9.049  ; 9.049  ;
; SW[13]     ; HEX1_D[1]   ; 8.718  ; 8.718  ; 8.718  ; 8.718  ;
; SW[13]     ; HEX1_D[2]   ; 8.935  ; 8.935  ; 8.935  ; 8.935  ;
; SW[13]     ; HEX1_D[3]   ; 8.828  ; 8.828  ; 8.828  ; 8.828  ;
; SW[13]     ; HEX1_D[4]   ; 8.924  ; 8.924  ; 8.924  ; 8.924  ;
; SW[13]     ; HEX1_D[5]   ; 9.071  ; 9.071  ; 9.071  ; 9.071  ;
; SW[13]     ; HEX1_D[6]   ; 9.023  ; 9.023  ; 9.023  ; 9.023  ;
; SW[13]     ; HEX2_D[0]   ; 11.469 ; 11.469 ; 11.469 ; 11.469 ;
; SW[13]     ; HEX2_D[2]   ; 11.035 ; 11.035 ; 11.035 ; 11.035 ;
; SW[13]     ; HEX2_D[3]   ; 11.499 ; 11.499 ; 11.499 ; 11.499 ;
; SW[13]     ; HEX2_D[4]   ; 10.855 ; 10.855 ; 10.855 ; 10.855 ;
; SW[13]     ; HEX2_D[5]   ; 11.093 ; 11.093 ; 11.093 ; 11.093 ;
; SW[13]     ; HEX2_D[6]   ; 9.478  ; 9.004  ; 9.004  ; 9.478  ;
; SW[13]     ; HEX4_D[0]   ; 5.191  ; 5.191  ; 5.191  ; 5.191  ;
; SW[13]     ; HEX4_D[1]   ; 5.193  ; 5.193  ; 5.193  ; 5.193  ;
; SW[13]     ; HEX4_D[2]   ; 5.305  ; 5.305  ; 5.305  ; 5.305  ;
; SW[13]     ; HEX4_D[3]   ; 5.326  ; 5.326  ; 5.326  ; 5.326  ;
; SW[13]     ; HEX4_D[4]   ;        ; 5.325  ; 5.325  ;        ;
; SW[13]     ; HEX4_D[5]   ; 5.346  ; 5.346  ; 5.346  ; 5.346  ;
; SW[13]     ; HEX4_D[6]   ; 5.351  ; 5.351  ; 5.351  ; 5.351  ;
; SW[13]     ; LEDR[13]    ; 5.719  ;        ;        ; 5.719  ;
; SW[14]     ; HEX0_D[0]   ; 11.920 ; 11.920 ; 11.920 ; 11.920 ;
; SW[14]     ; HEX0_D[1]   ; 11.894 ; 11.894 ; 11.894 ; 11.894 ;
; SW[14]     ; HEX0_D[2]   ; 11.591 ; 11.591 ; 11.591 ; 11.591 ;
; SW[14]     ; HEX0_D[3]   ; 11.789 ; 11.789 ; 11.789 ; 11.789 ;
; SW[14]     ; HEX0_D[4]   ; 11.767 ; 11.767 ; 11.767 ; 11.767 ;
; SW[14]     ; HEX0_D[5]   ; 11.663 ; 11.663 ; 11.663 ; 11.663 ;
; SW[14]     ; HEX0_D[6]   ; 11.601 ; 11.601 ; 11.601 ; 11.601 ;
; SW[14]     ; HEX1_D[0]   ; 11.156 ; 11.156 ; 11.156 ; 11.156 ;
; SW[14]     ; HEX1_D[1]   ; 10.825 ; 10.825 ; 10.825 ; 10.825 ;
; SW[14]     ; HEX1_D[2]   ; 11.042 ; 11.042 ; 11.042 ; 11.042 ;
; SW[14]     ; HEX1_D[3]   ; 10.935 ; 10.935 ; 10.935 ; 10.935 ;
; SW[14]     ; HEX1_D[4]   ; 11.031 ; 11.031 ; 11.031 ; 11.031 ;
; SW[14]     ; HEX1_D[5]   ; 11.178 ; 11.178 ; 11.178 ; 11.178 ;
; SW[14]     ; HEX1_D[6]   ; 11.130 ; 11.130 ; 11.130 ; 11.130 ;
; SW[14]     ; HEX2_D[0]   ; 9.664  ; 10.141 ; 10.141 ; 9.664  ;
; SW[14]     ; HEX2_D[2]   ; 9.707  ; 9.250  ; 9.250  ; 9.707  ;
; SW[14]     ; HEX2_D[3]   ; 9.694  ; 10.171 ; 10.171 ; 9.694  ;
; SW[14]     ; HEX2_D[4]   ; 8.438  ; 9.527  ; 9.527  ; 8.438  ;
; SW[14]     ; HEX2_D[5]   ; 9.621  ; 9.681  ; 9.681  ; 9.621  ;
; SW[14]     ; HEX2_D[6]   ; 9.460  ; 9.575  ; 9.575  ; 9.460  ;
; SW[14]     ; HEX5_D[0]   ; 5.318  ; 5.318  ; 5.318  ; 5.318  ;
; SW[14]     ; HEX5_D[1]   ; 5.253  ; 5.253  ; 5.253  ; 5.253  ;
; SW[14]     ; HEX5_D[2]   ;        ; 5.251  ; 5.251  ;        ;
; SW[14]     ; HEX5_D[3]   ; 5.215  ; 5.215  ; 5.215  ; 5.215  ;
; SW[14]     ; HEX5_D[4]   ; 5.307  ;        ;        ; 5.307  ;
; SW[14]     ; HEX5_D[5]   ; 5.358  ;        ;        ; 5.358  ;
; SW[14]     ; HEX5_D[6]   ; 5.489  ;        ;        ; 5.489  ;
; SW[14]     ; LEDR[14]    ; 6.014  ;        ;        ; 6.014  ;
; SW[15]     ; HEX0_D[0]   ; 9.025  ; 9.025  ; 9.025  ; 9.025  ;
; SW[15]     ; HEX0_D[1]   ; 8.999  ; 8.999  ; 8.999  ; 8.999  ;
; SW[15]     ; HEX0_D[2]   ; 8.696  ; 8.696  ; 8.696  ; 8.696  ;
; SW[15]     ; HEX0_D[3]   ; 8.894  ; 8.894  ; 8.894  ; 8.894  ;
; SW[15]     ; HEX0_D[4]   ; 8.482  ; 8.872  ; 8.872  ; 8.482  ;
; SW[15]     ; HEX0_D[5]   ; 8.768  ; 8.768  ; 8.768  ; 8.768  ;
; SW[15]     ; HEX0_D[6]   ; 8.706  ; 8.706  ; 8.706  ; 8.706  ;
; SW[15]     ; HEX1_D[0]   ; 8.715  ; 8.715  ; 8.715  ; 8.715  ;
; SW[15]     ; HEX1_D[1]   ; 8.382  ; 8.382  ; 8.382  ; 8.382  ;
; SW[15]     ; HEX1_D[2]   ; 8.589  ; 8.594  ; 8.594  ; 8.589  ;
; SW[15]     ; HEX1_D[3]   ; 8.489  ; 8.489  ; 8.489  ; 8.489  ;
; SW[15]     ; HEX1_D[4]   ; 8.590  ; 8.578  ; 8.578  ; 8.590  ;
; SW[15]     ; HEX1_D[5]   ; 8.731  ; 8.725  ; 8.725  ; 8.731  ;
; SW[15]     ; HEX1_D[6]   ; 8.684  ; 8.684  ; 8.684  ; 8.684  ;
; SW[15]     ; HEX2_D[0]   ; 8.905  ; 8.428  ; 8.428  ; 8.905  ;
; SW[15]     ; HEX2_D[2]   ; 8.014  ; 8.471  ; 8.471  ; 8.014  ;
; SW[15]     ; HEX2_D[3]   ; 8.935  ; 8.458  ; 8.458  ; 8.935  ;
; SW[15]     ; HEX2_D[4]   ; 8.291  ; 7.146  ; 7.146  ; 8.291  ;
; SW[15]     ; HEX2_D[5]   ; 8.445  ; 8.231  ; 8.231  ; 8.445  ;
; SW[15]     ; HEX2_D[6]   ; 8.185  ; 8.224  ; 8.224  ; 8.185  ;
; SW[15]     ; HEX5_D[0]   ;        ; 5.218  ; 5.218  ;        ;
; SW[15]     ; HEX5_D[1]   ; 5.154  ; 5.154  ; 5.154  ; 5.154  ;
; SW[15]     ; HEX5_D[2]   ; 5.153  ;        ;        ; 5.153  ;
; SW[15]     ; HEX5_D[3]   ; 5.009  ; 5.009  ; 5.009  ; 5.009  ;
; SW[15]     ; HEX5_D[4]   ;        ; 5.097  ; 5.097  ;        ;
; SW[15]     ; HEX5_D[5]   ; 5.151  ;        ;        ; 5.151  ;
; SW[15]     ; HEX5_D[6]   ; 5.283  ; 5.283  ; 5.283  ; 5.283  ;
; SW[15]     ; LEDR[15]    ; 5.728  ;        ;        ; 5.728  ;
; SW[16]     ; HEX0_D[0]   ; 9.024  ; 9.024  ; 9.024  ; 9.024  ;
; SW[16]     ; HEX0_D[1]   ; 8.998  ; 8.998  ; 8.998  ; 8.998  ;
; SW[16]     ; HEX0_D[2]   ; 8.695  ; 8.695  ; 8.695  ; 8.695  ;
; SW[16]     ; HEX0_D[3]   ; 8.893  ; 8.893  ; 8.893  ; 8.893  ;
; SW[16]     ; HEX0_D[4]   ; 8.871  ; 7.914  ; 7.914  ; 8.871  ;
; SW[16]     ; HEX0_D[5]   ; 8.767  ; 8.767  ; 8.767  ; 8.767  ;
; SW[16]     ; HEX0_D[6]   ; 8.705  ; 8.705  ; 8.705  ; 8.705  ;
; SW[16]     ; HEX1_D[0]   ; 8.714  ; 8.714  ; 8.714  ; 8.714  ;
; SW[16]     ; HEX1_D[1]   ; 8.381  ; 8.381  ; 8.381  ; 8.381  ;
; SW[16]     ; HEX1_D[2]   ; 8.593  ; 8.588  ; 8.588  ; 8.593  ;
; SW[16]     ; HEX1_D[3]   ; 8.488  ; 8.488  ; 8.488  ; 8.488  ;
; SW[16]     ; HEX1_D[4]   ; 8.577  ; 8.589  ; 8.589  ; 8.577  ;
; SW[16]     ; HEX1_D[5]   ; 8.724  ; 8.730  ; 8.730  ; 8.724  ;
; SW[16]     ; HEX1_D[6]   ; 8.683  ; 8.683  ; 8.683  ; 8.683  ;
; SW[16]     ; HEX2_D[0]   ; 7.820  ; 8.196  ; 8.196  ; 7.820  ;
; SW[16]     ; HEX2_D[2]   ; 7.762  ; 7.388  ; 7.388  ; 7.762  ;
; SW[16]     ; HEX2_D[3]   ; 7.850  ; 8.226  ; 8.226  ; 7.850  ;
; SW[16]     ; HEX2_D[4]   ;        ; 7.582  ; 7.582  ;        ;
; SW[16]     ; HEX2_D[5]   ;        ; 7.501  ; 7.501  ;        ;
; SW[16]     ; HEX2_D[6]   ; 7.614  ;        ;        ; 7.614  ;
; SW[16]     ; HEX5_D[0]   ; 5.339  ; 5.339  ; 5.339  ; 5.339  ;
; SW[16]     ; HEX5_D[1]   ; 5.274  ;        ;        ; 5.274  ;
; SW[16]     ; HEX5_D[2]   ;        ; 5.268  ; 5.268  ;        ;
; SW[16]     ; HEX5_D[3]   ; 5.370  ; 5.370  ; 5.370  ; 5.370  ;
; SW[16]     ; HEX5_D[4]   ; 5.458  ;        ;        ; 5.458  ;
; SW[16]     ; HEX5_D[5]   ;        ; 5.513  ; 5.513  ;        ;
; SW[16]     ; HEX5_D[6]   ; 5.645  ; 5.645  ; 5.645  ; 5.645  ;
; SW[16]     ; LEDR[16]    ; 6.265  ;        ;        ; 6.265  ;
; SW_17      ; LEDR_17     ; 6.122  ;        ;        ; 6.122  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[0]     ; LEDG[0]     ; 2.550 ;       ;       ; 2.550 ;
; KEY[0]     ; LEDG[1]     ;       ; 2.530 ; 2.530 ;       ;
; KEY[1]     ; LEDG[2]     ; 2.700 ;       ;       ; 2.700 ;
; KEY[1]     ; LEDG[3]     ;       ; 2.567 ; 2.567 ;       ;
; KEY[2]     ; LEDG[4]     ; 5.204 ;       ;       ; 5.204 ;
; KEY[2]     ; LEDG[5]     ;       ; 5.204 ; 5.204 ;       ;
; KEY[3]     ; LEDG[6]     ; 5.186 ;       ;       ; 5.186 ;
; KEY[3]     ; LEDG[7]     ;       ; 5.189 ; 5.189 ;       ;
; SW[0]      ; LEDR[0]     ; 5.958 ;       ;       ; 5.958 ;
; SW[1]      ; LEDR[1]     ; 6.093 ;       ;       ; 6.093 ;
; SW[2]      ; LEDR[2]     ; 6.014 ;       ;       ; 6.014 ;
; SW[3]      ; LEDR[3]     ; 6.149 ;       ;       ; 6.149 ;
; SW[4]      ; LEDR[4]     ; 5.885 ;       ;       ; 5.885 ;
; SW[5]      ; LEDR[5]     ; 5.816 ;       ;       ; 5.816 ;
; SW[6]      ; LEDR[6]     ; 6.468 ;       ;       ; 6.468 ;
; SW[7]      ; LEDR[7]     ; 7.082 ;       ;       ; 7.082 ;
; SW[8]      ; LEDR[8]     ; 5.968 ;       ;       ; 5.968 ;
; SW[9]      ; LEDR[9]     ; 5.690 ;       ;       ; 5.690 ;
; SW[10]     ; HEX0_D[0]   ; 8.444 ; 8.444 ; 8.444 ; 8.444 ;
; SW[10]     ; HEX0_D[1]   ; 8.418 ; 8.418 ; 8.418 ; 8.418 ;
; SW[10]     ; HEX0_D[2]   ; 8.115 ; 8.115 ; 8.115 ; 8.115 ;
; SW[10]     ; HEX0_D[3]   ; 8.313 ; 8.313 ; 8.313 ; 8.313 ;
; SW[10]     ; HEX0_D[4]   ; 8.291 ; 8.291 ; 8.291 ; 8.291 ;
; SW[10]     ; HEX0_D[5]   ; 8.187 ; 8.187 ; 8.187 ; 8.187 ;
; SW[10]     ; HEX0_D[6]   ; 8.125 ; 8.125 ; 8.125 ; 8.125 ;
; SW[10]     ; HEX1_D[0]   ; 7.895 ; 7.895 ; 7.895 ; 7.895 ;
; SW[10]     ; HEX1_D[1]   ; 7.558 ; 7.558 ; 7.558 ; 7.558 ;
; SW[10]     ; HEX1_D[2]   ; 7.787 ; 7.787 ; 7.787 ; 7.787 ;
; SW[10]     ; HEX1_D[3]   ; 7.668 ; 7.668 ; 7.668 ; 7.668 ;
; SW[10]     ; HEX1_D[4]   ; 7.771 ; 7.771 ; 7.771 ; 7.771 ;
; SW[10]     ; HEX1_D[5]   ; 7.920 ; 7.920 ; 7.920 ; 7.920 ;
; SW[10]     ; HEX1_D[6]   ; 7.866 ; 7.866 ; 7.866 ; 7.866 ;
; SW[10]     ; HEX2_D[0]   ; 8.192 ; 8.192 ; 8.192 ; 8.192 ;
; SW[10]     ; HEX2_D[2]   ; 7.778 ; 7.778 ; 7.778 ; 7.778 ;
; SW[10]     ; HEX2_D[3]   ; 8.222 ; 8.222 ; 8.222 ; 8.222 ;
; SW[10]     ; HEX2_D[4]   ; 7.825 ; 7.825 ; 7.825 ; 7.825 ;
; SW[10]     ; HEX2_D[5]   ; 7.979 ; 7.979 ; 7.979 ; 7.979 ;
; SW[10]     ; HEX2_D[6]   ; 7.988 ; 7.988 ; 7.988 ; 7.988 ;
; SW[10]     ; HEX4_D[0]   ; 5.673 ; 5.673 ; 5.673 ; 5.673 ;
; SW[10]     ; HEX4_D[1]   ; 5.671 ; 5.671 ; 5.671 ; 5.671 ;
; SW[10]     ; HEX4_D[2]   ;       ; 5.784 ; 5.784 ;       ;
; SW[10]     ; HEX4_D[3]   ; 5.802 ; 5.802 ; 5.802 ; 5.802 ;
; SW[10]     ; HEX4_D[4]   ; 5.804 ;       ;       ; 5.804 ;
; SW[10]     ; HEX4_D[5]   ; 5.831 ;       ;       ; 5.831 ;
; SW[10]     ; HEX4_D[6]   ; 5.828 ; 5.828 ; 5.828 ; 5.828 ;
; SW[10]     ; LEDR[10]    ; 5.581 ;       ;       ; 5.581 ;
; SW[11]     ; HEX0_D[0]   ; 8.345 ; 8.345 ; 8.345 ; 8.345 ;
; SW[11]     ; HEX0_D[1]   ; 8.315 ; 8.315 ; 8.315 ; 8.315 ;
; SW[11]     ; HEX0_D[2]   ; 7.996 ; 7.996 ; 7.996 ; 7.996 ;
; SW[11]     ; HEX0_D[3]   ; 8.213 ; 8.213 ; 8.213 ; 8.213 ;
; SW[11]     ; HEX0_D[4]   ; 8.186 ; 8.186 ; 8.186 ; 8.186 ;
; SW[11]     ; HEX0_D[5]   ; 8.075 ; 8.075 ; 8.075 ; 8.075 ;
; SW[11]     ; HEX0_D[6]   ; 8.028 ; 8.028 ; 8.028 ; 8.028 ;
; SW[11]     ; HEX1_D[0]   ; 7.925 ; 7.925 ; 7.925 ; 7.925 ;
; SW[11]     ; HEX1_D[1]   ; 7.588 ; 7.588 ; 7.588 ; 7.588 ;
; SW[11]     ; HEX1_D[2]   ; 7.817 ; 7.817 ; 7.817 ; 7.817 ;
; SW[11]     ; HEX1_D[3]   ; 7.698 ; 7.698 ; 7.698 ; 7.698 ;
; SW[11]     ; HEX1_D[4]   ; 7.801 ; 7.801 ; 7.801 ; 7.801 ;
; SW[11]     ; HEX1_D[5]   ; 7.950 ; 7.950 ; 7.950 ; 7.950 ;
; SW[11]     ; HEX1_D[6]   ; 7.896 ; 7.896 ; 7.896 ; 7.896 ;
; SW[11]     ; HEX2_D[0]   ; 8.169 ; 8.169 ; 8.169 ; 8.169 ;
; SW[11]     ; HEX2_D[2]   ; 7.755 ; 7.755 ; 7.755 ; 7.755 ;
; SW[11]     ; HEX2_D[3]   ; 8.199 ; 8.199 ; 8.199 ; 8.199 ;
; SW[11]     ; HEX2_D[4]   ; 8.002 ; 8.002 ; 8.002 ; 8.002 ;
; SW[11]     ; HEX2_D[5]   ; 8.011 ; 8.011 ; 8.011 ; 8.011 ;
; SW[11]     ; HEX2_D[6]   ; 7.965 ; 7.965 ; 7.965 ; 7.965 ;
; SW[11]     ; HEX4_D[0]   ; 5.559 ; 5.559 ; 5.559 ; 5.559 ;
; SW[11]     ; HEX4_D[1]   ; 5.560 ; 5.560 ; 5.560 ; 5.560 ;
; SW[11]     ; HEX4_D[2]   ; 5.674 ;       ;       ; 5.674 ;
; SW[11]     ; HEX4_D[3]   ; 5.694 ; 5.694 ; 5.694 ; 5.694 ;
; SW[11]     ; HEX4_D[4]   ;       ; 5.687 ; 5.687 ;       ;
; SW[11]     ; HEX4_D[5]   ; 5.716 ; 5.716 ; 5.716 ; 5.716 ;
; SW[11]     ; HEX4_D[6]   ; 5.714 ; 5.714 ; 5.714 ; 5.714 ;
; SW[11]     ; LEDR[11]    ; 5.666 ;       ;       ; 5.666 ;
; SW[12]     ; HEX0_D[0]   ; 8.411 ; 8.411 ; 8.411 ; 8.411 ;
; SW[12]     ; HEX0_D[1]   ; 8.385 ; 8.385 ; 8.385 ; 8.385 ;
; SW[12]     ; HEX0_D[2]   ; 8.082 ; 8.082 ; 8.082 ; 8.082 ;
; SW[12]     ; HEX0_D[3]   ; 8.280 ; 8.280 ; 8.280 ; 8.280 ;
; SW[12]     ; HEX0_D[4]   ; 8.258 ; 8.258 ; 8.258 ; 8.258 ;
; SW[12]     ; HEX0_D[5]   ; 8.154 ; 8.154 ; 8.154 ; 8.154 ;
; SW[12]     ; HEX0_D[6]   ; 8.092 ; 8.092 ; 8.092 ; 8.092 ;
; SW[12]     ; HEX1_D[0]   ; 7.862 ; 7.862 ; 7.862 ; 7.862 ;
; SW[12]     ; HEX1_D[1]   ; 7.525 ; 7.525 ; 7.525 ; 7.525 ;
; SW[12]     ; HEX1_D[2]   ; 7.754 ; 7.754 ; 7.754 ; 7.754 ;
; SW[12]     ; HEX1_D[3]   ; 7.635 ; 7.635 ; 7.635 ; 7.635 ;
; SW[12]     ; HEX1_D[4]   ; 7.738 ; 7.738 ; 7.738 ; 7.738 ;
; SW[12]     ; HEX1_D[5]   ; 7.887 ; 7.887 ; 7.887 ; 7.887 ;
; SW[12]     ; HEX1_D[6]   ; 7.833 ; 7.833 ; 7.833 ; 7.833 ;
; SW[12]     ; HEX2_D[0]   ; 8.160 ; 8.160 ; 8.160 ; 8.160 ;
; SW[12]     ; HEX2_D[2]   ; 7.746 ; 7.746 ; 7.746 ; 7.746 ;
; SW[12]     ; HEX2_D[3]   ; 8.190 ; 8.190 ; 8.190 ; 8.190 ;
; SW[12]     ; HEX2_D[4]   ; 8.023 ; 8.023 ; 8.023 ; 8.023 ;
; SW[12]     ; HEX2_D[5]   ; 8.002 ; 8.002 ; 8.002 ; 8.002 ;
; SW[12]     ; HEX2_D[6]   ; 7.956 ; 7.956 ; 7.956 ; 7.956 ;
; SW[12]     ; HEX4_D[0]   ; 5.437 ; 5.437 ; 5.437 ; 5.437 ;
; SW[12]     ; HEX4_D[1]   ; 5.438 ;       ;       ; 5.438 ;
; SW[12]     ; HEX4_D[2]   ; 5.557 ; 5.557 ; 5.557 ; 5.557 ;
; SW[12]     ; HEX4_D[3]   ; 5.573 ; 5.573 ; 5.573 ; 5.573 ;
; SW[12]     ; HEX4_D[4]   ; 5.571 ; 5.571 ; 5.571 ; 5.571 ;
; SW[12]     ; HEX4_D[5]   ; 5.597 ; 5.597 ; 5.597 ; 5.597 ;
; SW[12]     ; HEX4_D[6]   ; 5.598 ; 5.598 ; 5.598 ; 5.598 ;
; SW[12]     ; LEDR[12]    ; 5.436 ;       ;       ; 5.436 ;
; SW[13]     ; HEX0_D[0]   ; 8.611 ; 8.611 ; 8.611 ; 8.611 ;
; SW[13]     ; HEX0_D[1]   ; 8.581 ; 8.581 ; 8.581 ; 8.581 ;
; SW[13]     ; HEX0_D[2]   ; 8.262 ; 8.262 ; 8.262 ; 8.262 ;
; SW[13]     ; HEX0_D[3]   ; 8.479 ; 8.479 ; 8.479 ; 8.479 ;
; SW[13]     ; HEX0_D[4]   ; 8.452 ; 8.452 ; 8.452 ; 8.452 ;
; SW[13]     ; HEX0_D[5]   ; 8.341 ; 8.341 ; 8.341 ; 8.341 ;
; SW[13]     ; HEX0_D[6]   ; 8.294 ; 8.294 ; 8.294 ; 8.294 ;
; SW[13]     ; HEX1_D[0]   ; 7.876 ; 7.876 ; 7.876 ; 7.876 ;
; SW[13]     ; HEX1_D[1]   ; 7.539 ; 7.539 ; 7.539 ; 7.539 ;
; SW[13]     ; HEX1_D[2]   ; 7.768 ; 7.768 ; 7.768 ; 7.768 ;
; SW[13]     ; HEX1_D[3]   ; 7.649 ; 7.649 ; 7.649 ; 7.649 ;
; SW[13]     ; HEX1_D[4]   ; 7.752 ; 7.752 ; 7.752 ; 7.752 ;
; SW[13]     ; HEX1_D[5]   ; 7.901 ; 7.901 ; 7.901 ; 7.901 ;
; SW[13]     ; HEX1_D[6]   ; 7.847 ; 7.847 ; 7.847 ; 7.847 ;
; SW[13]     ; HEX2_D[0]   ; 9.103 ; 9.208 ; 9.208 ; 9.103 ;
; SW[13]     ; HEX2_D[2]   ; 8.794 ; 8.689 ; 8.689 ; 8.794 ;
; SW[13]     ; HEX2_D[3]   ; 9.133 ; 9.238 ; 9.238 ; 9.133 ;
; SW[13]     ; HEX2_D[4]   ; 8.840 ; 8.840 ; 8.840 ; 8.840 ;
; SW[13]     ; HEX2_D[5]   ; 9.050 ; 8.945 ; 8.945 ; 9.050 ;
; SW[13]     ; HEX2_D[6]   ; 8.899 ; 9.004 ; 9.004 ; 8.899 ;
; SW[13]     ; HEX4_D[0]   ; 5.191 ; 5.191 ; 5.191 ; 5.191 ;
; SW[13]     ; HEX4_D[1]   ; 5.193 ; 5.193 ; 5.193 ; 5.193 ;
; SW[13]     ; HEX4_D[2]   ; 5.305 ; 5.305 ; 5.305 ; 5.305 ;
; SW[13]     ; HEX4_D[3]   ; 5.326 ; 5.326 ; 5.326 ; 5.326 ;
; SW[13]     ; HEX4_D[4]   ;       ; 5.325 ; 5.325 ;       ;
; SW[13]     ; HEX4_D[5]   ; 5.346 ; 5.346 ; 5.346 ; 5.346 ;
; SW[13]     ; HEX4_D[6]   ; 5.351 ; 5.351 ; 5.351 ; 5.351 ;
; SW[13]     ; LEDR[13]    ; 5.719 ;       ;       ; 5.719 ;
; SW[14]     ; HEX0_D[0]   ; 8.242 ; 8.242 ; 8.242 ; 8.242 ;
; SW[14]     ; HEX0_D[1]   ; 8.212 ; 8.212 ; 8.212 ; 8.212 ;
; SW[14]     ; HEX0_D[2]   ; 7.893 ; 7.915 ; 7.915 ; 7.893 ;
; SW[14]     ; HEX0_D[3]   ; 8.110 ; 8.110 ; 8.110 ; 8.110 ;
; SW[14]     ; HEX0_D[4]   ; 8.098 ; 8.083 ; 8.083 ; 8.098 ;
; SW[14]     ; HEX0_D[5]   ; 7.994 ; 7.972 ; 7.972 ; 7.994 ;
; SW[14]     ; HEX0_D[6]   ; 7.925 ; 7.925 ; 7.925 ; 7.925 ;
; SW[14]     ; HEX1_D[0]   ; 8.175 ; 8.175 ; 8.175 ; 8.175 ;
; SW[14]     ; HEX1_D[1]   ; 7.838 ; 7.838 ; 7.838 ; 7.838 ;
; SW[14]     ; HEX1_D[2]   ; 8.067 ; 8.067 ; 8.067 ; 8.067 ;
; SW[14]     ; HEX1_D[3]   ; 7.948 ; 7.948 ; 7.948 ; 7.948 ;
; SW[14]     ; HEX1_D[4]   ; 8.051 ; 8.313 ; 8.313 ; 8.051 ;
; SW[14]     ; HEX1_D[5]   ; 8.200 ; 8.200 ; 8.200 ; 8.200 ;
; SW[14]     ; HEX1_D[6]   ; 8.146 ; 8.146 ; 8.146 ; 8.146 ;
; SW[14]     ; HEX2_D[0]   ; 8.765 ; 8.765 ; 8.765 ; 8.765 ;
; SW[14]     ; HEX2_D[2]   ; 8.331 ; 8.331 ; 8.331 ; 8.331 ;
; SW[14]     ; HEX2_D[3]   ; 8.795 ; 8.795 ; 8.795 ; 8.795 ;
; SW[14]     ; HEX2_D[4]   ; 8.151 ; 8.151 ; 8.151 ; 8.151 ;
; SW[14]     ; HEX2_D[5]   ; 8.389 ; 8.389 ; 8.389 ; 8.389 ;
; SW[14]     ; HEX2_D[6]   ; 8.810 ; 9.134 ; 9.134 ; 8.810 ;
; SW[14]     ; HEX5_D[0]   ; 5.318 ; 5.318 ; 5.318 ; 5.318 ;
; SW[14]     ; HEX5_D[1]   ; 5.253 ; 5.253 ; 5.253 ; 5.253 ;
; SW[14]     ; HEX5_D[2]   ;       ; 5.251 ; 5.251 ;       ;
; SW[14]     ; HEX5_D[3]   ; 5.215 ; 5.215 ; 5.215 ; 5.215 ;
; SW[14]     ; HEX5_D[4]   ; 5.307 ;       ;       ; 5.307 ;
; SW[14]     ; HEX5_D[5]   ; 5.358 ;       ;       ; 5.358 ;
; SW[14]     ; HEX5_D[6]   ; 5.489 ;       ;       ; 5.489 ;
; SW[14]     ; LEDR[14]    ; 6.014 ;       ;       ; 6.014 ;
; SW[15]     ; HEX0_D[0]   ; 7.831 ; 7.831 ; 7.831 ; 7.831 ;
; SW[15]     ; HEX0_D[1]   ; 7.805 ; 7.805 ; 7.805 ; 7.805 ;
; SW[15]     ; HEX0_D[2]   ; 7.502 ; 7.502 ; 7.502 ; 7.502 ;
; SW[15]     ; HEX0_D[3]   ; 7.700 ; 7.700 ; 7.700 ; 7.700 ;
; SW[15]     ; HEX0_D[4]   ; 7.678 ; 7.812 ; 7.812 ; 7.678 ;
; SW[15]     ; HEX0_D[5]   ; 7.574 ; 7.574 ; 7.574 ; 7.574 ;
; SW[15]     ; HEX0_D[6]   ; 7.512 ; 7.512 ; 7.512 ; 7.512 ;
; SW[15]     ; HEX1_D[0]   ; 7.287 ; 7.287 ; 7.287 ; 7.287 ;
; SW[15]     ; HEX1_D[1]   ; 6.956 ; 6.956 ; 6.956 ; 6.956 ;
; SW[15]     ; HEX1_D[2]   ; 7.235 ; 7.173 ; 7.173 ; 7.235 ;
; SW[15]     ; HEX1_D[3]   ; 7.066 ; 7.066 ; 7.066 ; 7.066 ;
; SW[15]     ; HEX1_D[4]   ; 7.162 ; 7.309 ; 7.309 ; 7.162 ;
; SW[15]     ; HEX1_D[5]   ; 7.309 ; 7.309 ; 7.309 ; 7.309 ;
; SW[15]     ; HEX1_D[6]   ; 7.261 ; 7.261 ; 7.261 ; 7.261 ;
; SW[15]     ; HEX2_D[0]   ; 8.389 ; 7.760 ; 7.760 ; 8.389 ;
; SW[15]     ; HEX2_D[2]   ; 7.326 ; 7.975 ; 7.975 ; 7.326 ;
; SW[15]     ; HEX2_D[3]   ; 8.419 ; 7.790 ; 7.790 ; 8.419 ;
; SW[15]     ; HEX2_D[4]   ; 8.291 ; 7.146 ; 7.146 ; 8.291 ;
; SW[15]     ; HEX2_D[5]   ; 8.270 ; 7.331 ; 7.331 ; 8.270 ;
; SW[15]     ; HEX2_D[6]   ; 8.185 ; 8.224 ; 8.224 ; 8.185 ;
; SW[15]     ; HEX5_D[0]   ;       ; 5.218 ; 5.218 ;       ;
; SW[15]     ; HEX5_D[1]   ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; SW[15]     ; HEX5_D[2]   ; 5.153 ;       ;       ; 5.153 ;
; SW[15]     ; HEX5_D[3]   ; 5.009 ; 5.009 ; 5.009 ; 5.009 ;
; SW[15]     ; HEX5_D[4]   ;       ; 5.097 ; 5.097 ;       ;
; SW[15]     ; HEX5_D[5]   ; 5.151 ;       ;       ; 5.151 ;
; SW[15]     ; HEX5_D[6]   ; 5.283 ; 5.283 ; 5.283 ; 5.283 ;
; SW[15]     ; LEDR[15]    ; 5.728 ;       ;       ; 5.728 ;
; SW[16]     ; HEX0_D[0]   ; 7.779 ; 7.779 ; 7.779 ; 7.779 ;
; SW[16]     ; HEX0_D[1]   ; 7.749 ; 7.749 ; 7.749 ; 7.749 ;
; SW[16]     ; HEX0_D[2]   ; 7.430 ; 7.619 ; 7.619 ; 7.430 ;
; SW[16]     ; HEX0_D[3]   ; 7.647 ; 7.647 ; 7.647 ; 7.647 ;
; SW[16]     ; HEX0_D[4]   ; 7.802 ; 7.620 ; 7.620 ; 7.802 ;
; SW[16]     ; HEX0_D[5]   ; 7.698 ; 7.509 ; 7.509 ; 7.698 ;
; SW[16]     ; HEX0_D[6]   ; 7.462 ; 7.462 ; 7.462 ; 7.462 ;
; SW[16]     ; HEX1_D[0]   ; 7.385 ; 7.385 ; 7.385 ; 7.385 ;
; SW[16]     ; HEX1_D[1]   ; 7.054 ; 7.054 ; 7.054 ; 7.054 ;
; SW[16]     ; HEX1_D[2]   ; 7.325 ; 7.271 ; 7.271 ; 7.325 ;
; SW[16]     ; HEX1_D[3]   ; 7.164 ; 7.164 ; 7.164 ; 7.164 ;
; SW[16]     ; HEX1_D[4]   ; 7.260 ; 7.407 ; 7.407 ; 7.260 ;
; SW[16]     ; HEX1_D[5]   ; 7.407 ; 7.407 ; 7.407 ; 7.407 ;
; SW[16]     ; HEX1_D[6]   ; 7.359 ; 7.359 ; 7.359 ; 7.359 ;
; SW[16]     ; HEX2_D[0]   ; 7.820 ; 8.196 ; 8.196 ; 7.820 ;
; SW[16]     ; HEX2_D[2]   ; 7.762 ; 7.388 ; 7.388 ; 7.762 ;
; SW[16]     ; HEX2_D[3]   ; 7.850 ; 8.226 ; 8.226 ; 7.850 ;
; SW[16]     ; HEX2_D[4]   ;       ; 7.582 ; 7.582 ;       ;
; SW[16]     ; HEX2_D[5]   ;       ; 7.501 ; 7.501 ;       ;
; SW[16]     ; HEX2_D[6]   ; 7.614 ;       ;       ; 7.614 ;
; SW[16]     ; HEX5_D[0]   ; 5.339 ; 5.339 ; 5.339 ; 5.339 ;
; SW[16]     ; HEX5_D[1]   ; 5.274 ;       ;       ; 5.274 ;
; SW[16]     ; HEX5_D[2]   ;       ; 5.268 ; 5.268 ;       ;
; SW[16]     ; HEX5_D[3]   ; 5.370 ; 5.370 ; 5.370 ; 5.370 ;
; SW[16]     ; HEX5_D[4]   ; 5.458 ;       ;       ; 5.458 ;
; SW[16]     ; HEX5_D[5]   ;       ; 5.513 ; 5.513 ;       ;
; SW[16]     ; HEX5_D[6]   ; 5.645 ; 5.645 ; 5.645 ; 5.645 ;
; SW[16]     ; LEDR[16]    ; 6.265 ;       ;       ; 6.265 ;
; SW_17      ; LEDR_17     ; 6.122 ;       ;       ; 6.122 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+---------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                       ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                            ; 6.136  ; -0.063 ; N/A      ; N/A     ; 9.000               ;
;  CLOCK_50                                   ; 7.518  ; -0.063 ; N/A      ; N/A     ; 9.000               ;
;  VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 6.136  ; 0.215  ; N/A      ; N/A     ; 17.873              ;
;  VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 10.088 ; 0.215  ; N/A      ; N/A     ; 47.873              ;
; Design-wide TNS                             ; 0.0    ; -0.119 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                   ; 0.000  ; -0.119 ; N/A      ; N/A     ; 0.000               ;
;  VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------+--------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-------------+------------+--------+--------+------------+--------------------------------------------+
; ADC_DA[*]   ; CLOCK_50   ; -0.819 ; -0.819 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[0]  ; CLOCK_50   ; -0.849 ; -0.849 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[1]  ; CLOCK_50   ; -0.858 ; -0.858 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[2]  ; CLOCK_50   ; -0.819 ; -0.819 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[3]  ; CLOCK_50   ; -0.819 ; -0.819 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[4]  ; CLOCK_50   ; -0.944 ; -0.944 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[5]  ; CLOCK_50   ; -0.944 ; -0.944 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[6]  ; CLOCK_50   ; -0.939 ; -0.939 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[7]  ; CLOCK_50   ; -0.939 ; -0.939 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[8]  ; CLOCK_50   ; -0.908 ; -0.908 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[9]  ; CLOCK_50   ; -0.917 ; -0.917 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[10] ; CLOCK_50   ; -0.889 ; -0.889 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[11] ; CLOCK_50   ; -0.889 ; -0.889 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[12] ; CLOCK_50   ; -0.846 ; -0.846 ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[13] ; CLOCK_50   ; -0.846 ; -0.846 ; Rise       ; CLOCK_50                                   ;
; ADC_DB[*]   ; CLOCK_50   ; -0.867 ; -0.867 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[0]  ; CLOCK_50   ; -0.869 ; -0.869 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[1]  ; CLOCK_50   ; -0.869 ; -0.869 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[2]  ; CLOCK_50   ; -0.899 ; -0.899 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[3]  ; CLOCK_50   ; -0.899 ; -0.899 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[4]  ; CLOCK_50   ; -0.885 ; -0.885 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[5]  ; CLOCK_50   ; -0.885 ; -0.885 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[6]  ; CLOCK_50   ; -0.889 ; -0.889 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[7]  ; CLOCK_50   ; -0.879 ; -0.879 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[8]  ; CLOCK_50   ; -0.933 ; -0.933 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[9]  ; CLOCK_50   ; -0.933 ; -0.933 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[10] ; CLOCK_50   ; -0.877 ; -0.877 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[11] ; CLOCK_50   ; -0.867 ; -0.867 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[12] ; CLOCK_50   ; -0.868 ; -0.868 ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[13] ; CLOCK_50   ; -0.868 ; -0.868 ; Rise       ; CLOCK_50                                   ;
; SW_17       ; CLOCK_50   ; 11.492 ; 11.492 ; Rise       ; CLOCK_50                                   ;
; SW_17       ; CLOCK_50   ; 11.966 ; 11.966 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; KEY[*]      ; CLOCK_50   ; 13.326 ; 13.326 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  KEY[0]     ; CLOCK_50   ; 11.354 ; 11.354 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  KEY[1]     ; CLOCK_50   ; 11.705 ; 11.705 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  KEY[2]     ; CLOCK_50   ; 13.324 ; 13.324 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  KEY[3]     ; CLOCK_50   ; 13.326 ; 13.326 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
; SW[*]       ; CLOCK_50   ; 14.985 ; 14.985 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[0]      ; CLOCK_50   ; 8.884  ; 8.884  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[1]      ; CLOCK_50   ; 9.105  ; 9.105  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[2]      ; CLOCK_50   ; 8.940  ; 8.940  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[3]      ; CLOCK_50   ; 9.478  ; 9.478  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[4]      ; CLOCK_50   ; 9.530  ; 9.530  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[5]      ; CLOCK_50   ; 9.970  ; 9.970  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[6]      ; CLOCK_50   ; 11.174 ; 11.174 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[7]      ; CLOCK_50   ; 10.821 ; 10.821 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[8]      ; CLOCK_50   ; 8.706  ; 8.706  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[9]      ; CLOCK_50   ; 8.397  ; 8.397  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[10]     ; CLOCK_50   ; 10.378 ; 10.378 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[11]     ; CLOCK_50   ; 10.722 ; 10.722 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[12]     ; CLOCK_50   ; 11.286 ; 11.286 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[13]     ; CLOCK_50   ; 13.966 ; 13.966 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[14]     ; CLOCK_50   ; 14.985 ; 14.985 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[15]     ; CLOCK_50   ; 14.062 ; 14.062 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[16]     ; CLOCK_50   ; 14.214 ; 14.214 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
; SW_17       ; CLOCK_50   ; 10.728 ; 10.728 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
+-------------+------------+--------+--------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-------------+------------+--------+--------+------------+--------------------------------------------+
; ADC_DA[*]   ; CLOCK_50   ; 1.619  ; 1.619  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[0]  ; CLOCK_50   ; 1.521  ; 1.521  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[1]  ; CLOCK_50   ; 1.530  ; 1.530  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[2]  ; CLOCK_50   ; 1.489  ; 1.489  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[3]  ; CLOCK_50   ; 1.489  ; 1.489  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[4]  ; CLOCK_50   ; 1.619  ; 1.619  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[5]  ; CLOCK_50   ; 1.619  ; 1.619  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[6]  ; CLOCK_50   ; 1.613  ; 1.613  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[7]  ; CLOCK_50   ; 1.613  ; 1.613  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[8]  ; CLOCK_50   ; 1.580  ; 1.580  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[9]  ; CLOCK_50   ; 1.589  ; 1.589  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[10] ; CLOCK_50   ; 1.561  ; 1.561  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[11] ; CLOCK_50   ; 1.561  ; 1.561  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[12] ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; CLOCK_50                                   ;
;  ADC_DA[13] ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; CLOCK_50                                   ;
; ADC_DB[*]   ; CLOCK_50   ; 1.606  ; 1.606  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[0]  ; CLOCK_50   ; 1.543  ; 1.543  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[1]  ; CLOCK_50   ; 1.543  ; 1.543  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[2]  ; CLOCK_50   ; 1.573  ; 1.573  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[3]  ; CLOCK_50   ; 1.573  ; 1.573  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[4]  ; CLOCK_50   ; 1.559  ; 1.559  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[5]  ; CLOCK_50   ; 1.559  ; 1.559  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[6]  ; CLOCK_50   ; 1.563  ; 1.563  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[7]  ; CLOCK_50   ; 1.553  ; 1.553  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[8]  ; CLOCK_50   ; 1.606  ; 1.606  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[9]  ; CLOCK_50   ; 1.606  ; 1.606  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[10] ; CLOCK_50   ; 1.549  ; 1.549  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[11] ; CLOCK_50   ; 1.539  ; 1.539  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[12] ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; CLOCK_50                                   ;
;  ADC_DB[13] ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; CLOCK_50                                   ;
; SW_17       ; CLOCK_50   ; -3.872 ; -3.872 ; Rise       ; CLOCK_50                                   ;
; SW_17       ; CLOCK_50   ; -3.800 ; -3.800 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; KEY[*]      ; CLOCK_50   ; -0.689 ; -0.689 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  KEY[0]     ; CLOCK_50   ; -0.689 ; -0.689 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  KEY[1]     ; CLOCK_50   ; -0.689 ; -0.689 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  KEY[2]     ; CLOCK_50   ; -4.168 ; -4.168 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  KEY[3]     ; CLOCK_50   ; -5.081 ; -5.081 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
; SW[*]       ; CLOCK_50   ; -3.577 ; -3.577 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[0]      ; CLOCK_50   ; -3.577 ; -3.577 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[1]      ; CLOCK_50   ; -3.643 ; -3.643 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[2]      ; CLOCK_50   ; -3.620 ; -3.620 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[3]      ; CLOCK_50   ; -4.068 ; -4.068 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[4]      ; CLOCK_50   ; -3.897 ; -3.897 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[5]      ; CLOCK_50   ; -4.164 ; -4.164 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[6]      ; CLOCK_50   ; -4.550 ; -4.550 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[7]      ; CLOCK_50   ; -4.366 ; -4.366 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[8]      ; CLOCK_50   ; -3.955 ; -3.955 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[9]      ; CLOCK_50   ; -3.770 ; -3.770 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[10]     ; CLOCK_50   ; -4.399 ; -4.399 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[11]     ; CLOCK_50   ; -4.484 ; -4.484 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[12]     ; CLOCK_50   ; -4.383 ; -4.383 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[13]     ; CLOCK_50   ; -4.691 ; -4.691 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[14]     ; CLOCK_50   ; -5.195 ; -5.195 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[15]     ; CLOCK_50   ; -5.470 ; -5.470 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  SW[16]     ; CLOCK_50   ; -5.469 ; -5.469 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
; SW_17       ; CLOCK_50   ; -4.907 ; -4.907 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
+-------------+------------+--------+--------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-------------+------------+--------+--------+------------+--------------------------------------------+
; ADC_CLKA    ; CLOCK_50   ; 7.697  ; 7.697  ; Rise       ; CLOCK_50                                   ;
; ADC_CLKB    ; CLOCK_50   ; 7.697  ; 7.697  ; Rise       ; CLOCK_50                                   ;
; DAC_CLKA    ; CLOCK_50   ; 6.242  ; 6.242  ; Rise       ; CLOCK_50                                   ;
; DAC_CLKB    ; CLOCK_50   ; 6.252  ; 6.252  ; Rise       ; CLOCK_50                                   ;
; DAC_DA[*]   ; CLOCK_50   ; 5.212  ; 5.212  ; Rise       ; CLOCK_50                                   ;
;  DAC_DA[0]  ; CLOCK_50   ; 5.131  ; 5.131  ; Rise       ; CLOCK_50                                   ;
;  DAC_DA[12] ; CLOCK_50   ; 5.212  ; 5.212  ; Rise       ; CLOCK_50                                   ;
; DAC_DB[*]   ; CLOCK_50   ; 5.197  ; 5.197  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[0]  ; CLOCK_50   ; 5.160  ; 5.160  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[1]  ; CLOCK_50   ; 5.148  ; 5.148  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[2]  ; CLOCK_50   ; 5.197  ; 5.197  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[3]  ; CLOCK_50   ; 5.188  ; 5.188  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[4]  ; CLOCK_50   ; 5.148  ; 5.148  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[5]  ; CLOCK_50   ; 5.191  ; 5.191  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[6]  ; CLOCK_50   ; 5.188  ; 5.188  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[7]  ; CLOCK_50   ; 5.180  ; 5.180  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[8]  ; CLOCK_50   ; 5.182  ; 5.182  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[9]  ; CLOCK_50   ; 5.183  ; 5.183  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[10] ; CLOCK_50   ; 5.181  ; 5.181  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[11] ; CLOCK_50   ; 5.163  ; 5.163  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[12] ; CLOCK_50   ; 5.183  ; 5.183  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[13] ; CLOCK_50   ; 5.175  ; 5.175  ; Rise       ; CLOCK_50                                   ;
; DAC_WRTA    ; CLOCK_50   ; 7.112  ; 7.112  ; Rise       ; CLOCK_50                                   ;
; DAC_WRTB    ; CLOCK_50   ; 7.018  ; 7.018  ; Rise       ; CLOCK_50                                   ;
; ADC_CLKA    ; CLOCK_50   ; 7.697  ; 7.697  ; Fall       ; CLOCK_50                                   ;
; ADC_CLKB    ; CLOCK_50   ; 7.697  ; 7.697  ; Fall       ; CLOCK_50                                   ;
; DAC_CLKA    ; CLOCK_50   ; 6.242  ; 6.242  ; Fall       ; CLOCK_50                                   ;
; DAC_CLKB    ; CLOCK_50   ; 6.252  ; 6.252  ; Fall       ; CLOCK_50                                   ;
; DAC_WRTA    ; CLOCK_50   ; 7.112  ; 7.112  ; Fall       ; CLOCK_50                                   ;
; DAC_WRTB    ; CLOCK_50   ; 7.018  ; 7.018  ; Fall       ; CLOCK_50                                   ;
; VGA_B[*]    ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 2.930  ; 2.930  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 2.930  ; 2.930  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[8]   ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[9]   ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_BLANK   ; CLOCK_50   ; 2.929  ; 2.929  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 2.924  ; 2.924  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 2.924  ; 2.924  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[8]   ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[9]   ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.876  ; 2.876  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 2.874  ; 2.874  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[8]   ; CLOCK_50   ; 2.874  ; 2.874  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[9]   ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.876  ; 2.876  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 22.878 ;        ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[1] ;
; VGA_CLK     ; CLOCK_50   ;        ; 22.878 ; Fall       ; VIDEO_PLL_inst|altpll_component|pll|clk[1] ;
; HEX0_D[*]   ; CLOCK_50   ; 17.999 ; 17.999 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[0]  ; CLOCK_50   ; 17.983 ; 17.983 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[1]  ; CLOCK_50   ; 17.999 ; 17.999 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[2]  ; CLOCK_50   ; 17.292 ; 17.292 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[3]  ; CLOCK_50   ; 17.772 ; 17.772 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[4]  ; CLOCK_50   ; 17.656 ; 17.656 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[5]  ; CLOCK_50   ; 17.497 ; 17.497 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[6]  ; CLOCK_50   ; 17.344 ; 17.344 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
; HEX1_D[*]   ; CLOCK_50   ; 14.891 ; 14.891 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[0]  ; CLOCK_50   ; 14.891 ; 14.891 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[1]  ; CLOCK_50   ; 14.181 ; 14.181 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[2]  ; CLOCK_50   ; 14.651 ; 14.651 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[3]  ; CLOCK_50   ; 14.413 ; 14.413 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[4]  ; CLOCK_50   ; 14.642 ; 14.642 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[5]  ; CLOCK_50   ; 14.887 ; 14.887 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[6]  ; CLOCK_50   ; 14.865 ; 14.865 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
; HEX2_D[*]   ; CLOCK_50   ; 16.804 ; 16.804 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[0]  ; CLOCK_50   ; 16.774 ; 16.774 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[2]  ; CLOCK_50   ; 15.710 ; 15.710 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[3]  ; CLOCK_50   ; 16.804 ; 16.804 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[4]  ; CLOCK_50   ; 15.399 ; 15.399 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[5]  ; CLOCK_50   ; 15.959 ; 15.959 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[6]  ; CLOCK_50   ; 11.669 ; 11.669 ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
+-------------+------------+--------+--------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-------------+------------+--------+--------+------------+--------------------------------------------+
; ADC_CLKA    ; CLOCK_50   ; 4.072  ; 4.072  ; Rise       ; CLOCK_50                                   ;
; ADC_CLKB    ; CLOCK_50   ; 4.072  ; 4.072  ; Rise       ; CLOCK_50                                   ;
; DAC_CLKA    ; CLOCK_50   ; 3.260  ; 3.260  ; Rise       ; CLOCK_50                                   ;
; DAC_CLKB    ; CLOCK_50   ; 3.270  ; 3.270  ; Rise       ; CLOCK_50                                   ;
; DAC_DA[*]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; CLOCK_50                                   ;
;  DAC_DA[0]  ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; CLOCK_50                                   ;
;  DAC_DA[12] ; CLOCK_50   ; 2.978  ; 2.978  ; Rise       ; CLOCK_50                                   ;
; DAC_DB[*]   ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[0]  ; CLOCK_50   ; 2.927  ; 2.927  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[1]  ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[2]  ; CLOCK_50   ; 2.964  ; 2.964  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[3]  ; CLOCK_50   ; 2.956  ; 2.956  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[4]  ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[5]  ; CLOCK_50   ; 2.959  ; 2.959  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[6]  ; CLOCK_50   ; 2.956  ; 2.956  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[7]  ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[8]  ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[9]  ; CLOCK_50   ; 2.951  ; 2.951  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[10] ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[11] ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[12] ; CLOCK_50   ; 2.951  ; 2.951  ; Rise       ; CLOCK_50                                   ;
;  DAC_DB[13] ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; CLOCK_50                                   ;
; DAC_WRTA    ; CLOCK_50   ; 3.728  ; 3.728  ; Rise       ; CLOCK_50                                   ;
; DAC_WRTB    ; CLOCK_50   ; 3.645  ; 3.645  ; Rise       ; CLOCK_50                                   ;
; ADC_CLKA    ; CLOCK_50   ; 4.072  ; 4.072  ; Fall       ; CLOCK_50                                   ;
; ADC_CLKB    ; CLOCK_50   ; 4.072  ; 4.072  ; Fall       ; CLOCK_50                                   ;
; DAC_CLKA    ; CLOCK_50   ; 3.260  ; 3.260  ; Fall       ; CLOCK_50                                   ;
; DAC_CLKB    ; CLOCK_50   ; 3.270  ; 3.270  ; Fall       ; CLOCK_50                                   ;
; DAC_WRTA    ; CLOCK_50   ; 3.728  ; 3.728  ; Fall       ; CLOCK_50                                   ;
; DAC_WRTB    ; CLOCK_50   ; 3.645  ; 3.645  ; Fall       ; CLOCK_50                                   ;
; VGA_B[*]    ; CLOCK_50   ; 1.511  ; 1.511  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 1.544  ; 1.544  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 1.544  ; 1.544  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 1.532  ; 1.532  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 1.542  ; 1.542  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 1.552  ; 1.552  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 1.552  ; 1.552  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[8]   ; CLOCK_50   ; 1.511  ; 1.511  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[9]   ; CLOCK_50   ; 1.511  ; 1.511  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_BLANK   ; CLOCK_50   ; 1.544  ; 1.544  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 1.524  ; 1.524  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 1.528  ; 1.528  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 1.529  ; 1.529  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 1.539  ; 1.539  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 1.524  ; 1.524  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 1.542  ; 1.542  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[8]   ; CLOCK_50   ; 1.553  ; 1.553  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[9]   ; CLOCK_50   ; 1.553  ; 1.553  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 1.539  ; 1.539  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 1.534  ; 1.534  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 1.526  ; 1.526  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 1.516  ; 1.516  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 1.526  ; 1.526  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 1.503  ; 1.503  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[8]   ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[9]   ; CLOCK_50   ; 1.503  ; 1.503  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 21.561 ;        ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[1] ;
; VGA_CLK     ; CLOCK_50   ;        ; 21.561 ; Fall       ; VIDEO_PLL_inst|altpll_component|pll|clk[1] ;
; HEX0_D[*]   ; CLOCK_50   ; 4.073  ; 4.073  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[0]  ; CLOCK_50   ; 4.402  ; 4.402  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[1]  ; CLOCK_50   ; 4.376  ; 4.376  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[2]  ; CLOCK_50   ; 4.073  ; 4.073  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[3]  ; CLOCK_50   ; 4.271  ; 4.271  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[4]  ; CLOCK_50   ; 4.249  ; 4.249  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[5]  ; CLOCK_50   ; 4.145  ; 4.145  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX0_D[6]  ; CLOCK_50   ; 4.083  ; 4.083  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
; HEX1_D[*]   ; CLOCK_50   ; 3.564  ; 3.564  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[0]  ; CLOCK_50   ; 3.901  ; 3.901  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[1]  ; CLOCK_50   ; 3.564  ; 3.564  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[2]  ; CLOCK_50   ; 3.793  ; 3.793  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[3]  ; CLOCK_50   ; 3.674  ; 3.674  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[4]  ; CLOCK_50   ; 3.777  ; 3.777  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[5]  ; CLOCK_50   ; 3.926  ; 3.926  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX1_D[6]  ; CLOCK_50   ; 3.872  ; 3.872  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
; HEX2_D[*]   ; CLOCK_50   ; 4.137  ; 4.137  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[0]  ; CLOCK_50   ; 4.551  ; 4.551  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[2]  ; CLOCK_50   ; 4.137  ; 4.137  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[3]  ; CLOCK_50   ; 4.581  ; 4.581  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[4]  ; CLOCK_50   ; 4.174  ; 4.174  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[5]  ; CLOCK_50   ; 4.328  ; 4.328  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
;  HEX2_D[6]  ; CLOCK_50   ; 4.347  ; 4.347  ; Rise       ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ;
+-------------+------------+--------+--------+------------+--------------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; KEY[0]     ; LEDG[0]     ; 4.824  ;        ;        ; 4.824  ;
; KEY[0]     ; LEDG[1]     ;        ; 4.782  ; 4.782  ;        ;
; KEY[1]     ; LEDG[2]     ; 5.162  ;        ;        ; 5.162  ;
; KEY[1]     ; LEDG[3]     ;        ; 4.854  ; 4.854  ;        ;
; KEY[2]     ; LEDG[4]     ; 9.182  ;        ;        ; 9.182  ;
; KEY[2]     ; LEDG[5]     ;        ; 9.182  ; 9.182  ;        ;
; KEY[3]     ; LEDG[6]     ; 9.089  ;        ;        ; 9.089  ;
; KEY[3]     ; LEDG[7]     ;        ; 9.093  ; 9.093  ;        ;
; SW[0]      ; LEDR[0]     ; 10.465 ;        ;        ; 10.465 ;
; SW[1]      ; LEDR[1]     ; 10.742 ;        ;        ; 10.742 ;
; SW[2]      ; LEDR[2]     ; 10.538 ;        ;        ; 10.538 ;
; SW[3]      ; LEDR[3]     ; 10.825 ;        ;        ; 10.825 ;
; SW[4]      ; LEDR[4]     ; 10.259 ;        ;        ; 10.259 ;
; SW[5]      ; LEDR[5]     ; 10.159 ;        ;        ; 10.159 ;
; SW[6]      ; LEDR[6]     ; 11.728 ;        ;        ; 11.728 ;
; SW[7]      ; LEDR[7]     ; 13.083 ;        ;        ; 13.083 ;
; SW[8]      ; LEDR[8]     ; 10.483 ;        ;        ; 10.483 ;
; SW[9]      ; LEDR[9]     ; 10.029 ;        ;        ; 10.029 ;
; SW[10]     ; HEX0_D[0]   ; 23.769 ; 23.769 ; 23.769 ; 23.769 ;
; SW[10]     ; HEX0_D[1]   ; 23.785 ; 23.785 ; 23.785 ; 23.785 ;
; SW[10]     ; HEX0_D[2]   ; 23.078 ; 23.078 ; 23.078 ; 23.078 ;
; SW[10]     ; HEX0_D[3]   ; 23.558 ; 23.558 ; 23.558 ; 23.558 ;
; SW[10]     ; HEX0_D[4]   ; 23.442 ; 23.442 ; 23.442 ; 23.442 ;
; SW[10]     ; HEX0_D[5]   ; 23.283 ; 23.283 ; 23.283 ; 23.283 ;
; SW[10]     ; HEX0_D[6]   ; 23.130 ; 23.130 ; 23.130 ; 23.130 ;
; SW[10]     ; HEX1_D[0]   ; 21.262 ; 21.262 ; 21.262 ; 21.262 ;
; SW[10]     ; HEX1_D[1]   ; 20.552 ; 20.552 ; 20.552 ; 20.552 ;
; SW[10]     ; HEX1_D[2]   ; 21.022 ; 21.022 ; 21.022 ; 21.022 ;
; SW[10]     ; HEX1_D[3]   ; 20.784 ; 20.784 ; 20.784 ; 20.784 ;
; SW[10]     ; HEX1_D[4]   ; 21.013 ; 21.013 ; 21.013 ; 21.013 ;
; SW[10]     ; HEX1_D[5]   ; 21.258 ; 21.258 ; 21.258 ; 21.258 ;
; SW[10]     ; HEX1_D[6]   ; 21.236 ; 21.236 ; 21.236 ; 21.236 ;
; SW[10]     ; HEX2_D[0]   ; 22.248 ; 22.248 ; 22.248 ; 22.248 ;
; SW[10]     ; HEX2_D[2]   ; 21.184 ; 21.184 ; 21.184 ; 21.184 ;
; SW[10]     ; HEX2_D[3]   ; 22.278 ; 22.278 ; 22.278 ; 22.278 ;
; SW[10]     ; HEX2_D[4]   ; 20.873 ; 20.873 ; 20.873 ; 20.873 ;
; SW[10]     ; HEX2_D[5]   ; 21.433 ; 21.433 ; 21.433 ; 21.433 ;
; SW[10]     ; HEX2_D[6]   ; 17.481 ; 17.488 ; 17.488 ; 17.481 ;
; SW[10]     ; HEX4_D[0]   ; 10.191 ; 10.191 ; 10.191 ; 10.191 ;
; SW[10]     ; HEX4_D[1]   ; 10.193 ; 10.193 ; 10.193 ; 10.193 ;
; SW[10]     ; HEX4_D[2]   ;        ; 10.466 ; 10.466 ;        ;
; SW[10]     ; HEX4_D[3]   ; 10.492 ; 10.492 ; 10.492 ; 10.492 ;
; SW[10]     ; HEX4_D[4]   ; 10.487 ;        ;        ; 10.487 ;
; SW[10]     ; HEX4_D[5]   ; 10.518 ;        ;        ; 10.518 ;
; SW[10]     ; HEX4_D[6]   ; 10.520 ; 10.520 ; 10.520 ; 10.520 ;
; SW[10]     ; LEDR[10]    ; 9.808  ;        ;        ; 9.808  ;
; SW[11]     ; HEX0_D[0]   ; 23.875 ; 23.875 ; 23.875 ; 23.875 ;
; SW[11]     ; HEX0_D[1]   ; 23.891 ; 23.891 ; 23.891 ; 23.891 ;
; SW[11]     ; HEX0_D[2]   ; 23.184 ; 23.184 ; 23.184 ; 23.184 ;
; SW[11]     ; HEX0_D[3]   ; 23.664 ; 23.664 ; 23.664 ; 23.664 ;
; SW[11]     ; HEX0_D[4]   ; 23.548 ; 23.548 ; 23.548 ; 23.548 ;
; SW[11]     ; HEX0_D[5]   ; 23.389 ; 23.389 ; 23.389 ; 23.389 ;
; SW[11]     ; HEX0_D[6]   ; 23.236 ; 23.236 ; 23.236 ; 23.236 ;
; SW[11]     ; HEX1_D[0]   ; 18.312 ; 18.312 ; 18.312 ; 18.312 ;
; SW[11]     ; HEX1_D[1]   ; 17.602 ; 17.602 ; 17.602 ; 17.602 ;
; SW[11]     ; HEX1_D[2]   ; 18.072 ; 18.072 ; 18.072 ; 18.072 ;
; SW[11]     ; HEX1_D[3]   ; 17.834 ; 17.834 ; 17.834 ; 17.834 ;
; SW[11]     ; HEX1_D[4]   ; 18.063 ; 18.063 ; 18.063 ; 18.063 ;
; SW[11]     ; HEX1_D[5]   ; 18.308 ; 18.308 ; 18.308 ; 18.308 ;
; SW[11]     ; HEX1_D[6]   ; 18.286 ; 18.286 ; 18.286 ; 18.286 ;
; SW[11]     ; HEX2_D[0]   ; 22.354 ; 22.354 ; 22.354 ; 22.354 ;
; SW[11]     ; HEX2_D[2]   ; 21.290 ; 21.290 ; 21.290 ; 21.290 ;
; SW[11]     ; HEX2_D[3]   ; 22.384 ; 22.384 ; 22.384 ; 22.384 ;
; SW[11]     ; HEX2_D[4]   ; 20.979 ; 20.979 ; 20.979 ; 20.979 ;
; SW[11]     ; HEX2_D[5]   ; 21.539 ; 21.539 ; 21.539 ; 21.539 ;
; SW[11]     ; HEX2_D[6]   ; 17.438 ; 16.820 ; 16.820 ; 17.438 ;
; SW[11]     ; HEX4_D[0]   ; 9.943  ; 9.943  ; 9.943  ; 9.943  ;
; SW[11]     ; HEX4_D[1]   ; 9.976  ; 9.976  ; 9.976  ; 9.976  ;
; SW[11]     ; HEX4_D[2]   ; 10.244 ;        ;        ; 10.244 ;
; SW[11]     ; HEX4_D[3]   ; 10.276 ; 10.276 ; 10.276 ; 10.276 ;
; SW[11]     ; HEX4_D[4]   ;        ; 10.272 ; 10.272 ;        ;
; SW[11]     ; HEX4_D[5]   ; 10.299 ; 10.299 ; 10.299 ; 10.299 ;
; SW[11]     ; HEX4_D[6]   ; 10.307 ; 10.307 ; 10.307 ; 10.307 ;
; SW[11]     ; LEDR[11]    ; 10.035 ;        ;        ; 10.035 ;
; SW[12]     ; HEX0_D[0]   ; 24.172 ; 24.172 ; 24.172 ; 24.172 ;
; SW[12]     ; HEX0_D[1]   ; 24.188 ; 24.188 ; 24.188 ; 24.188 ;
; SW[12]     ; HEX0_D[2]   ; 23.481 ; 23.481 ; 23.481 ; 23.481 ;
; SW[12]     ; HEX0_D[3]   ; 23.961 ; 23.961 ; 23.961 ; 23.961 ;
; SW[12]     ; HEX0_D[4]   ; 23.845 ; 23.845 ; 23.845 ; 23.845 ;
; SW[12]     ; HEX0_D[5]   ; 23.686 ; 23.686 ; 23.686 ; 23.686 ;
; SW[12]     ; HEX0_D[6]   ; 23.533 ; 23.533 ; 23.533 ; 23.533 ;
; SW[12]     ; HEX1_D[0]   ; 21.665 ; 21.665 ; 21.665 ; 21.665 ;
; SW[12]     ; HEX1_D[1]   ; 20.955 ; 20.955 ; 20.955 ; 20.955 ;
; SW[12]     ; HEX1_D[2]   ; 21.425 ; 21.425 ; 21.425 ; 21.425 ;
; SW[12]     ; HEX1_D[3]   ; 21.187 ; 21.187 ; 21.187 ; 21.187 ;
; SW[12]     ; HEX1_D[4]   ; 21.416 ; 21.416 ; 21.416 ; 21.416 ;
; SW[12]     ; HEX1_D[5]   ; 21.661 ; 21.661 ; 21.661 ; 21.661 ;
; SW[12]     ; HEX1_D[6]   ; 21.639 ; 21.639 ; 21.639 ; 21.639 ;
; SW[12]     ; HEX2_D[0]   ; 22.651 ; 22.651 ; 22.651 ; 22.651 ;
; SW[12]     ; HEX2_D[2]   ; 21.587 ; 21.587 ; 21.587 ; 21.587 ;
; SW[12]     ; HEX2_D[3]   ; 22.681 ; 22.681 ; 22.681 ; 22.681 ;
; SW[12]     ; HEX2_D[4]   ; 21.276 ; 21.276 ; 21.276 ; 21.276 ;
; SW[12]     ; HEX2_D[5]   ; 21.836 ; 21.836 ; 21.836 ; 21.836 ;
; SW[12]     ; HEX2_D[6]   ; 17.745 ; 17.745 ; 17.745 ; 17.745 ;
; SW[12]     ; HEX4_D[0]   ; 9.737  ; 9.737  ; 9.737  ; 9.737  ;
; SW[12]     ; HEX4_D[1]   ; 9.738  ;        ;        ; 9.738  ;
; SW[12]     ; HEX4_D[2]   ; 9.980  ; 9.980  ; 9.980  ; 9.980  ;
; SW[12]     ; HEX4_D[3]   ; 10.044 ; 10.044 ; 10.044 ; 10.044 ;
; SW[12]     ; HEX4_D[4]   ; 10.040 ; 10.040 ; 10.040 ; 10.040 ;
; SW[12]     ; HEX4_D[5]   ; 10.056 ; 10.056 ; 10.056 ; 10.056 ;
; SW[12]     ; HEX4_D[6]   ; 10.074 ; 10.074 ; 10.074 ; 10.074 ;
; SW[12]     ; LEDR[12]    ; 9.509  ;        ;        ; 9.509  ;
; SW[13]     ; HEX0_D[0]   ; 24.521 ; 24.521 ; 24.521 ; 24.521 ;
; SW[13]     ; HEX0_D[1]   ; 24.537 ; 24.537 ; 24.537 ; 24.537 ;
; SW[13]     ; HEX0_D[2]   ; 23.830 ; 23.830 ; 23.830 ; 23.830 ;
; SW[13]     ; HEX0_D[3]   ; 24.310 ; 24.310 ; 24.310 ; 24.310 ;
; SW[13]     ; HEX0_D[4]   ; 24.194 ; 24.194 ; 24.194 ; 24.194 ;
; SW[13]     ; HEX0_D[5]   ; 24.035 ; 24.035 ; 24.035 ; 24.035 ;
; SW[13]     ; HEX0_D[6]   ; 23.882 ; 23.882 ; 23.882 ; 23.882 ;
; SW[13]     ; HEX1_D[0]   ; 17.512 ; 17.512 ; 17.512 ; 17.512 ;
; SW[13]     ; HEX1_D[1]   ; 16.802 ; 16.802 ; 16.802 ; 16.802 ;
; SW[13]     ; HEX1_D[2]   ; 17.272 ; 17.272 ; 17.272 ; 17.272 ;
; SW[13]     ; HEX1_D[3]   ; 17.034 ; 17.034 ; 17.034 ; 17.034 ;
; SW[13]     ; HEX1_D[4]   ; 17.264 ; 17.264 ; 17.264 ; 17.264 ;
; SW[13]     ; HEX1_D[5]   ; 17.508 ; 17.508 ; 17.508 ; 17.508 ;
; SW[13]     ; HEX1_D[6]   ; 17.486 ; 17.486 ; 17.486 ; 17.486 ;
; SW[13]     ; HEX2_D[0]   ; 23.000 ; 23.000 ; 23.000 ; 23.000 ;
; SW[13]     ; HEX2_D[2]   ; 21.936 ; 21.936 ; 21.936 ; 21.936 ;
; SW[13]     ; HEX2_D[3]   ; 23.030 ; 23.030 ; 23.030 ; 23.030 ;
; SW[13]     ; HEX2_D[4]   ; 21.625 ; 21.625 ; 21.625 ; 21.625 ;
; SW[13]     ; HEX2_D[5]   ; 22.185 ; 22.185 ; 22.185 ; 22.185 ;
; SW[13]     ; HEX2_D[6]   ; 18.397 ; 17.222 ; 17.222 ; 18.397 ;
; SW[13]     ; HEX4_D[0]   ; 9.158  ; 9.158  ; 9.158  ; 9.158  ;
; SW[13]     ; HEX4_D[1]   ; 9.159  ; 9.159  ; 9.159  ; 9.159  ;
; SW[13]     ; HEX4_D[2]   ; 9.429  ; 9.429  ; 9.429  ; 9.429  ;
; SW[13]     ; HEX4_D[3]   ; 9.467  ; 9.467  ; 9.467  ; 9.467  ;
; SW[13]     ; HEX4_D[4]   ;        ; 9.461  ; 9.461  ;        ;
; SW[13]     ; HEX4_D[5]   ; 9.483  ; 9.483  ; 9.483  ; 9.483  ;
; SW[13]     ; HEX4_D[6]   ; 9.495  ; 9.495  ; 9.495  ; 9.495  ;
; SW[13]     ; LEDR[13]    ; 10.106 ;        ;        ; 10.106 ;
; SW[14]     ; HEX0_D[0]   ; 23.578 ; 23.578 ; 23.578 ; 23.578 ;
; SW[14]     ; HEX0_D[1]   ; 23.597 ; 23.597 ; 23.597 ; 23.597 ;
; SW[14]     ; HEX0_D[2]   ; 22.872 ; 22.872 ; 22.872 ; 22.872 ;
; SW[14]     ; HEX0_D[3]   ; 23.366 ; 23.366 ; 23.366 ; 23.366 ;
; SW[14]     ; HEX0_D[4]   ; 23.261 ; 23.261 ; 23.261 ; 23.261 ;
; SW[14]     ; HEX0_D[5]   ; 23.079 ; 23.079 ; 23.079 ; 23.079 ;
; SW[14]     ; HEX0_D[6]   ; 22.938 ; 22.938 ; 22.938 ; 22.938 ;
; SW[14]     ; HEX1_D[0]   ; 21.841 ; 21.841 ; 21.841 ; 21.841 ;
; SW[14]     ; HEX1_D[1]   ; 21.131 ; 21.131 ; 21.131 ; 21.131 ;
; SW[14]     ; HEX1_D[2]   ; 21.601 ; 21.601 ; 21.601 ; 21.601 ;
; SW[14]     ; HEX1_D[3]   ; 21.363 ; 21.363 ; 21.363 ; 21.363 ;
; SW[14]     ; HEX1_D[4]   ; 21.592 ; 21.592 ; 21.592 ; 21.592 ;
; SW[14]     ; HEX1_D[5]   ; 21.837 ; 21.837 ; 21.837 ; 21.837 ;
; SW[14]     ; HEX1_D[6]   ; 21.815 ; 21.815 ; 21.815 ; 21.815 ;
; SW[14]     ; HEX2_D[0]   ; 18.527 ; 19.640 ; 19.640 ; 18.527 ;
; SW[14]     ; HEX2_D[2]   ; 18.576 ; 17.433 ; 17.433 ; 18.576 ;
; SW[14]     ; HEX2_D[3]   ; 18.557 ; 19.670 ; 19.670 ; 18.557 ;
; SW[14]     ; HEX2_D[4]   ; 15.974 ; 18.265 ; 18.265 ; 15.974 ;
; SW[14]     ; HEX2_D[5]   ; 18.578 ; 18.654 ; 18.654 ; 18.578 ;
; SW[14]     ; HEX2_D[6]   ; 18.070 ; 18.429 ; 18.429 ; 18.070 ;
; SW[14]     ; HEX5_D[0]   ; 9.530  ; 9.530  ; 9.530  ; 9.530  ;
; SW[14]     ; HEX5_D[1]   ; 9.372  ; 9.372  ; 9.372  ; 9.372  ;
; SW[14]     ; HEX5_D[2]   ;        ; 9.377  ; 9.377  ;        ;
; SW[14]     ; HEX5_D[3]   ; 9.334  ; 9.334  ; 9.334  ; 9.334  ;
; SW[14]     ; HEX5_D[4]   ; 9.489  ;        ;        ; 9.489  ;
; SW[14]     ; HEX5_D[5]   ; 9.649  ;        ;        ; 9.649  ;
; SW[14]     ; HEX5_D[6]   ; 9.933  ;        ;        ; 9.933  ;
; SW[14]     ; LEDR[14]    ; 10.625 ;        ;        ; 10.625 ;
; SW[15]     ; HEX0_D[0]   ; 17.180 ; 17.180 ; 17.180 ; 17.180 ;
; SW[15]     ; HEX0_D[1]   ; 17.199 ; 17.199 ; 17.199 ; 17.199 ;
; SW[15]     ; HEX0_D[2]   ; 16.474 ; 16.474 ; 16.474 ; 16.474 ;
; SW[15]     ; HEX0_D[3]   ; 16.968 ; 16.968 ; 16.968 ; 16.968 ;
; SW[15]     ; HEX0_D[4]   ; 15.989 ; 16.863 ; 16.863 ; 15.989 ;
; SW[15]     ; HEX0_D[5]   ; 16.681 ; 16.681 ; 16.681 ; 16.681 ;
; SW[15]     ; HEX0_D[6]   ; 16.540 ; 16.540 ; 16.540 ; 16.540 ;
; SW[15]     ; HEX1_D[0]   ; 16.532 ; 16.532 ; 16.532 ; 16.532 ;
; SW[15]     ; HEX1_D[1]   ; 15.822 ; 15.822 ; 15.822 ; 15.822 ;
; SW[15]     ; HEX1_D[2]   ; 16.292 ; 16.292 ; 16.292 ; 16.292 ;
; SW[15]     ; HEX1_D[3]   ; 16.054 ; 16.054 ; 16.054 ; 16.054 ;
; SW[15]     ; HEX1_D[4]   ; 16.284 ; 16.284 ; 16.284 ; 16.284 ;
; SW[15]     ; HEX1_D[5]   ; 16.528 ; 16.528 ; 16.528 ; 16.528 ;
; SW[15]     ; HEX1_D[6]   ; 16.506 ; 16.506 ; 16.506 ; 16.506 ;
; SW[15]     ; HEX2_D[0]   ; 16.991 ; 15.878 ; 15.878 ; 16.991 ;
; SW[15]     ; HEX2_D[2]   ; 14.784 ; 15.927 ; 15.927 ; 14.784 ;
; SW[15]     ; HEX2_D[3]   ; 17.021 ; 15.908 ; 15.908 ; 17.021 ;
; SW[15]     ; HEX2_D[4]   ; 15.616 ; 13.047 ; 13.047 ; 15.616 ;
; SW[15]     ; HEX2_D[5]   ; 16.005 ; 15.447 ; 15.447 ; 16.005 ;
; SW[15]     ; HEX2_D[6]   ; 15.298 ; 15.421 ; 15.421 ; 15.298 ;
; SW[15]     ; HEX5_D[0]   ;        ; 9.303  ; 9.303  ;        ;
; SW[15]     ; HEX5_D[1]   ; 9.157  ; 9.157  ; 9.157  ; 9.157  ;
; SW[15]     ; HEX5_D[2]   ; 9.193  ;        ;        ; 9.193  ;
; SW[15]     ; HEX5_D[3]   ; 8.886  ; 8.886  ; 8.886  ; 8.886  ;
; SW[15]     ; HEX5_D[4]   ;        ; 9.067  ; 9.067  ;        ;
; SW[15]     ; HEX5_D[5]   ; 9.201  ;        ;        ; 9.201  ;
; SW[15]     ; HEX5_D[6]   ; 9.485  ; 9.485  ; 9.485  ; 9.485  ;
; SW[15]     ; LEDR[15]    ; 10.014 ;        ;        ; 10.014 ;
; SW[16]     ; HEX0_D[0]   ; 17.171 ; 17.171 ; 17.171 ; 17.171 ;
; SW[16]     ; HEX0_D[1]   ; 17.190 ; 17.190 ; 17.190 ; 17.190 ;
; SW[16]     ; HEX0_D[2]   ; 16.465 ; 16.465 ; 16.465 ; 16.465 ;
; SW[16]     ; HEX0_D[3]   ; 16.959 ; 16.959 ; 16.959 ; 16.959 ;
; SW[16]     ; HEX0_D[4]   ; 16.854 ; 14.643 ; 14.643 ; 16.854 ;
; SW[16]     ; HEX0_D[5]   ; 16.672 ; 16.672 ; 16.672 ; 16.672 ;
; SW[16]     ; HEX0_D[6]   ; 16.531 ; 16.531 ; 16.531 ; 16.531 ;
; SW[16]     ; HEX1_D[0]   ; 16.523 ; 16.523 ; 16.523 ; 16.523 ;
; SW[16]     ; HEX1_D[1]   ; 15.813 ; 15.813 ; 15.813 ; 15.813 ;
; SW[16]     ; HEX1_D[2]   ; 16.283 ; 16.283 ; 16.283 ; 16.283 ;
; SW[16]     ; HEX1_D[3]   ; 16.045 ; 16.045 ; 16.045 ; 16.045 ;
; SW[16]     ; HEX1_D[4]   ; 16.275 ; 16.275 ; 16.275 ; 16.275 ;
; SW[16]     ; HEX1_D[5]   ; 16.519 ; 16.519 ; 16.519 ; 16.519 ;
; SW[16]     ; HEX1_D[6]   ; 16.497 ; 16.497 ; 16.497 ; 16.497 ;
; SW[16]     ; HEX2_D[0]   ; 14.489 ; 15.307 ; 15.307 ; 14.489 ;
; SW[16]     ; HEX2_D[2]   ; 14.243 ; 13.369 ; 13.369 ; 14.243 ;
; SW[16]     ; HEX2_D[3]   ; 14.519 ; 15.337 ; 15.337 ; 14.519 ;
; SW[16]     ; HEX2_D[4]   ;        ; 13.932 ; 13.932 ;        ;
; SW[16]     ; HEX2_D[5]   ;        ; 13.794 ; 13.794 ;        ;
; SW[16]     ; HEX2_D[6]   ; 14.032 ;        ;        ; 14.032 ;
; SW[16]     ; HEX5_D[0]   ; 9.593  ; 9.593  ; 9.593  ; 9.593  ;
; SW[16]     ; HEX5_D[1]   ; 9.435  ;        ;        ; 9.435  ;
; SW[16]     ; HEX5_D[2]   ;        ; 9.440  ; 9.440  ;        ;
; SW[16]     ; HEX5_D[3]   ; 9.709  ; 9.709  ; 9.709  ; 9.709  ;
; SW[16]     ; HEX5_D[4]   ; 9.891  ;        ;        ; 9.891  ;
; SW[16]     ; HEX5_D[5]   ;        ; 10.023 ; 10.023 ;        ;
; SW[16]     ; HEX5_D[6]   ; 10.307 ; 10.307 ; 10.307 ; 10.307 ;
; SW[16]     ; LEDR[16]    ; 11.109 ;        ;        ; 11.109 ;
; SW_17      ; LEDR_17     ; 10.755 ;        ;        ; 10.755 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[0]     ; LEDG[0]     ; 2.550 ;       ;       ; 2.550 ;
; KEY[0]     ; LEDG[1]     ;       ; 2.530 ; 2.530 ;       ;
; KEY[1]     ; LEDG[2]     ; 2.700 ;       ;       ; 2.700 ;
; KEY[1]     ; LEDG[3]     ;       ; 2.567 ; 2.567 ;       ;
; KEY[2]     ; LEDG[4]     ; 5.204 ;       ;       ; 5.204 ;
; KEY[2]     ; LEDG[5]     ;       ; 5.204 ; 5.204 ;       ;
; KEY[3]     ; LEDG[6]     ; 5.186 ;       ;       ; 5.186 ;
; KEY[3]     ; LEDG[7]     ;       ; 5.189 ; 5.189 ;       ;
; SW[0]      ; LEDR[0]     ; 5.958 ;       ;       ; 5.958 ;
; SW[1]      ; LEDR[1]     ; 6.093 ;       ;       ; 6.093 ;
; SW[2]      ; LEDR[2]     ; 6.014 ;       ;       ; 6.014 ;
; SW[3]      ; LEDR[3]     ; 6.149 ;       ;       ; 6.149 ;
; SW[4]      ; LEDR[4]     ; 5.885 ;       ;       ; 5.885 ;
; SW[5]      ; LEDR[5]     ; 5.816 ;       ;       ; 5.816 ;
; SW[6]      ; LEDR[6]     ; 6.468 ;       ;       ; 6.468 ;
; SW[7]      ; LEDR[7]     ; 7.082 ;       ;       ; 7.082 ;
; SW[8]      ; LEDR[8]     ; 5.968 ;       ;       ; 5.968 ;
; SW[9]      ; LEDR[9]     ; 5.690 ;       ;       ; 5.690 ;
; SW[10]     ; HEX0_D[0]   ; 8.444 ; 8.444 ; 8.444 ; 8.444 ;
; SW[10]     ; HEX0_D[1]   ; 8.418 ; 8.418 ; 8.418 ; 8.418 ;
; SW[10]     ; HEX0_D[2]   ; 8.115 ; 8.115 ; 8.115 ; 8.115 ;
; SW[10]     ; HEX0_D[3]   ; 8.313 ; 8.313 ; 8.313 ; 8.313 ;
; SW[10]     ; HEX0_D[4]   ; 8.291 ; 8.291 ; 8.291 ; 8.291 ;
; SW[10]     ; HEX0_D[5]   ; 8.187 ; 8.187 ; 8.187 ; 8.187 ;
; SW[10]     ; HEX0_D[6]   ; 8.125 ; 8.125 ; 8.125 ; 8.125 ;
; SW[10]     ; HEX1_D[0]   ; 7.895 ; 7.895 ; 7.895 ; 7.895 ;
; SW[10]     ; HEX1_D[1]   ; 7.558 ; 7.558 ; 7.558 ; 7.558 ;
; SW[10]     ; HEX1_D[2]   ; 7.787 ; 7.787 ; 7.787 ; 7.787 ;
; SW[10]     ; HEX1_D[3]   ; 7.668 ; 7.668 ; 7.668 ; 7.668 ;
; SW[10]     ; HEX1_D[4]   ; 7.771 ; 7.771 ; 7.771 ; 7.771 ;
; SW[10]     ; HEX1_D[5]   ; 7.920 ; 7.920 ; 7.920 ; 7.920 ;
; SW[10]     ; HEX1_D[6]   ; 7.866 ; 7.866 ; 7.866 ; 7.866 ;
; SW[10]     ; HEX2_D[0]   ; 8.192 ; 8.192 ; 8.192 ; 8.192 ;
; SW[10]     ; HEX2_D[2]   ; 7.778 ; 7.778 ; 7.778 ; 7.778 ;
; SW[10]     ; HEX2_D[3]   ; 8.222 ; 8.222 ; 8.222 ; 8.222 ;
; SW[10]     ; HEX2_D[4]   ; 7.825 ; 7.825 ; 7.825 ; 7.825 ;
; SW[10]     ; HEX2_D[5]   ; 7.979 ; 7.979 ; 7.979 ; 7.979 ;
; SW[10]     ; HEX2_D[6]   ; 7.988 ; 7.988 ; 7.988 ; 7.988 ;
; SW[10]     ; HEX4_D[0]   ; 5.673 ; 5.673 ; 5.673 ; 5.673 ;
; SW[10]     ; HEX4_D[1]   ; 5.671 ; 5.671 ; 5.671 ; 5.671 ;
; SW[10]     ; HEX4_D[2]   ;       ; 5.784 ; 5.784 ;       ;
; SW[10]     ; HEX4_D[3]   ; 5.802 ; 5.802 ; 5.802 ; 5.802 ;
; SW[10]     ; HEX4_D[4]   ; 5.804 ;       ;       ; 5.804 ;
; SW[10]     ; HEX4_D[5]   ; 5.831 ;       ;       ; 5.831 ;
; SW[10]     ; HEX4_D[6]   ; 5.828 ; 5.828 ; 5.828 ; 5.828 ;
; SW[10]     ; LEDR[10]    ; 5.581 ;       ;       ; 5.581 ;
; SW[11]     ; HEX0_D[0]   ; 8.345 ; 8.345 ; 8.345 ; 8.345 ;
; SW[11]     ; HEX0_D[1]   ; 8.315 ; 8.315 ; 8.315 ; 8.315 ;
; SW[11]     ; HEX0_D[2]   ; 7.996 ; 7.996 ; 7.996 ; 7.996 ;
; SW[11]     ; HEX0_D[3]   ; 8.213 ; 8.213 ; 8.213 ; 8.213 ;
; SW[11]     ; HEX0_D[4]   ; 8.186 ; 8.186 ; 8.186 ; 8.186 ;
; SW[11]     ; HEX0_D[5]   ; 8.075 ; 8.075 ; 8.075 ; 8.075 ;
; SW[11]     ; HEX0_D[6]   ; 8.028 ; 8.028 ; 8.028 ; 8.028 ;
; SW[11]     ; HEX1_D[0]   ; 7.925 ; 7.925 ; 7.925 ; 7.925 ;
; SW[11]     ; HEX1_D[1]   ; 7.588 ; 7.588 ; 7.588 ; 7.588 ;
; SW[11]     ; HEX1_D[2]   ; 7.817 ; 7.817 ; 7.817 ; 7.817 ;
; SW[11]     ; HEX1_D[3]   ; 7.698 ; 7.698 ; 7.698 ; 7.698 ;
; SW[11]     ; HEX1_D[4]   ; 7.801 ; 7.801 ; 7.801 ; 7.801 ;
; SW[11]     ; HEX1_D[5]   ; 7.950 ; 7.950 ; 7.950 ; 7.950 ;
; SW[11]     ; HEX1_D[6]   ; 7.896 ; 7.896 ; 7.896 ; 7.896 ;
; SW[11]     ; HEX2_D[0]   ; 8.169 ; 8.169 ; 8.169 ; 8.169 ;
; SW[11]     ; HEX2_D[2]   ; 7.755 ; 7.755 ; 7.755 ; 7.755 ;
; SW[11]     ; HEX2_D[3]   ; 8.199 ; 8.199 ; 8.199 ; 8.199 ;
; SW[11]     ; HEX2_D[4]   ; 8.002 ; 8.002 ; 8.002 ; 8.002 ;
; SW[11]     ; HEX2_D[5]   ; 8.011 ; 8.011 ; 8.011 ; 8.011 ;
; SW[11]     ; HEX2_D[6]   ; 7.965 ; 7.965 ; 7.965 ; 7.965 ;
; SW[11]     ; HEX4_D[0]   ; 5.559 ; 5.559 ; 5.559 ; 5.559 ;
; SW[11]     ; HEX4_D[1]   ; 5.560 ; 5.560 ; 5.560 ; 5.560 ;
; SW[11]     ; HEX4_D[2]   ; 5.674 ;       ;       ; 5.674 ;
; SW[11]     ; HEX4_D[3]   ; 5.694 ; 5.694 ; 5.694 ; 5.694 ;
; SW[11]     ; HEX4_D[4]   ;       ; 5.687 ; 5.687 ;       ;
; SW[11]     ; HEX4_D[5]   ; 5.716 ; 5.716 ; 5.716 ; 5.716 ;
; SW[11]     ; HEX4_D[6]   ; 5.714 ; 5.714 ; 5.714 ; 5.714 ;
; SW[11]     ; LEDR[11]    ; 5.666 ;       ;       ; 5.666 ;
; SW[12]     ; HEX0_D[0]   ; 8.411 ; 8.411 ; 8.411 ; 8.411 ;
; SW[12]     ; HEX0_D[1]   ; 8.385 ; 8.385 ; 8.385 ; 8.385 ;
; SW[12]     ; HEX0_D[2]   ; 8.082 ; 8.082 ; 8.082 ; 8.082 ;
; SW[12]     ; HEX0_D[3]   ; 8.280 ; 8.280 ; 8.280 ; 8.280 ;
; SW[12]     ; HEX0_D[4]   ; 8.258 ; 8.258 ; 8.258 ; 8.258 ;
; SW[12]     ; HEX0_D[5]   ; 8.154 ; 8.154 ; 8.154 ; 8.154 ;
; SW[12]     ; HEX0_D[6]   ; 8.092 ; 8.092 ; 8.092 ; 8.092 ;
; SW[12]     ; HEX1_D[0]   ; 7.862 ; 7.862 ; 7.862 ; 7.862 ;
; SW[12]     ; HEX1_D[1]   ; 7.525 ; 7.525 ; 7.525 ; 7.525 ;
; SW[12]     ; HEX1_D[2]   ; 7.754 ; 7.754 ; 7.754 ; 7.754 ;
; SW[12]     ; HEX1_D[3]   ; 7.635 ; 7.635 ; 7.635 ; 7.635 ;
; SW[12]     ; HEX1_D[4]   ; 7.738 ; 7.738 ; 7.738 ; 7.738 ;
; SW[12]     ; HEX1_D[5]   ; 7.887 ; 7.887 ; 7.887 ; 7.887 ;
; SW[12]     ; HEX1_D[6]   ; 7.833 ; 7.833 ; 7.833 ; 7.833 ;
; SW[12]     ; HEX2_D[0]   ; 8.160 ; 8.160 ; 8.160 ; 8.160 ;
; SW[12]     ; HEX2_D[2]   ; 7.746 ; 7.746 ; 7.746 ; 7.746 ;
; SW[12]     ; HEX2_D[3]   ; 8.190 ; 8.190 ; 8.190 ; 8.190 ;
; SW[12]     ; HEX2_D[4]   ; 8.023 ; 8.023 ; 8.023 ; 8.023 ;
; SW[12]     ; HEX2_D[5]   ; 8.002 ; 8.002 ; 8.002 ; 8.002 ;
; SW[12]     ; HEX2_D[6]   ; 7.956 ; 7.956 ; 7.956 ; 7.956 ;
; SW[12]     ; HEX4_D[0]   ; 5.437 ; 5.437 ; 5.437 ; 5.437 ;
; SW[12]     ; HEX4_D[1]   ; 5.438 ;       ;       ; 5.438 ;
; SW[12]     ; HEX4_D[2]   ; 5.557 ; 5.557 ; 5.557 ; 5.557 ;
; SW[12]     ; HEX4_D[3]   ; 5.573 ; 5.573 ; 5.573 ; 5.573 ;
; SW[12]     ; HEX4_D[4]   ; 5.571 ; 5.571 ; 5.571 ; 5.571 ;
; SW[12]     ; HEX4_D[5]   ; 5.597 ; 5.597 ; 5.597 ; 5.597 ;
; SW[12]     ; HEX4_D[6]   ; 5.598 ; 5.598 ; 5.598 ; 5.598 ;
; SW[12]     ; LEDR[12]    ; 5.436 ;       ;       ; 5.436 ;
; SW[13]     ; HEX0_D[0]   ; 8.611 ; 8.611 ; 8.611 ; 8.611 ;
; SW[13]     ; HEX0_D[1]   ; 8.581 ; 8.581 ; 8.581 ; 8.581 ;
; SW[13]     ; HEX0_D[2]   ; 8.262 ; 8.262 ; 8.262 ; 8.262 ;
; SW[13]     ; HEX0_D[3]   ; 8.479 ; 8.479 ; 8.479 ; 8.479 ;
; SW[13]     ; HEX0_D[4]   ; 8.452 ; 8.452 ; 8.452 ; 8.452 ;
; SW[13]     ; HEX0_D[5]   ; 8.341 ; 8.341 ; 8.341 ; 8.341 ;
; SW[13]     ; HEX0_D[6]   ; 8.294 ; 8.294 ; 8.294 ; 8.294 ;
; SW[13]     ; HEX1_D[0]   ; 7.876 ; 7.876 ; 7.876 ; 7.876 ;
; SW[13]     ; HEX1_D[1]   ; 7.539 ; 7.539 ; 7.539 ; 7.539 ;
; SW[13]     ; HEX1_D[2]   ; 7.768 ; 7.768 ; 7.768 ; 7.768 ;
; SW[13]     ; HEX1_D[3]   ; 7.649 ; 7.649 ; 7.649 ; 7.649 ;
; SW[13]     ; HEX1_D[4]   ; 7.752 ; 7.752 ; 7.752 ; 7.752 ;
; SW[13]     ; HEX1_D[5]   ; 7.901 ; 7.901 ; 7.901 ; 7.901 ;
; SW[13]     ; HEX1_D[6]   ; 7.847 ; 7.847 ; 7.847 ; 7.847 ;
; SW[13]     ; HEX2_D[0]   ; 9.103 ; 9.208 ; 9.208 ; 9.103 ;
; SW[13]     ; HEX2_D[2]   ; 8.794 ; 8.689 ; 8.689 ; 8.794 ;
; SW[13]     ; HEX2_D[3]   ; 9.133 ; 9.238 ; 9.238 ; 9.133 ;
; SW[13]     ; HEX2_D[4]   ; 8.840 ; 8.840 ; 8.840 ; 8.840 ;
; SW[13]     ; HEX2_D[5]   ; 9.050 ; 8.945 ; 8.945 ; 9.050 ;
; SW[13]     ; HEX2_D[6]   ; 8.899 ; 9.004 ; 9.004 ; 8.899 ;
; SW[13]     ; HEX4_D[0]   ; 5.191 ; 5.191 ; 5.191 ; 5.191 ;
; SW[13]     ; HEX4_D[1]   ; 5.193 ; 5.193 ; 5.193 ; 5.193 ;
; SW[13]     ; HEX4_D[2]   ; 5.305 ; 5.305 ; 5.305 ; 5.305 ;
; SW[13]     ; HEX4_D[3]   ; 5.326 ; 5.326 ; 5.326 ; 5.326 ;
; SW[13]     ; HEX4_D[4]   ;       ; 5.325 ; 5.325 ;       ;
; SW[13]     ; HEX4_D[5]   ; 5.346 ; 5.346 ; 5.346 ; 5.346 ;
; SW[13]     ; HEX4_D[6]   ; 5.351 ; 5.351 ; 5.351 ; 5.351 ;
; SW[13]     ; LEDR[13]    ; 5.719 ;       ;       ; 5.719 ;
; SW[14]     ; HEX0_D[0]   ; 8.242 ; 8.242 ; 8.242 ; 8.242 ;
; SW[14]     ; HEX0_D[1]   ; 8.212 ; 8.212 ; 8.212 ; 8.212 ;
; SW[14]     ; HEX0_D[2]   ; 7.893 ; 7.915 ; 7.915 ; 7.893 ;
; SW[14]     ; HEX0_D[3]   ; 8.110 ; 8.110 ; 8.110 ; 8.110 ;
; SW[14]     ; HEX0_D[4]   ; 8.098 ; 8.083 ; 8.083 ; 8.098 ;
; SW[14]     ; HEX0_D[5]   ; 7.994 ; 7.972 ; 7.972 ; 7.994 ;
; SW[14]     ; HEX0_D[6]   ; 7.925 ; 7.925 ; 7.925 ; 7.925 ;
; SW[14]     ; HEX1_D[0]   ; 8.175 ; 8.175 ; 8.175 ; 8.175 ;
; SW[14]     ; HEX1_D[1]   ; 7.838 ; 7.838 ; 7.838 ; 7.838 ;
; SW[14]     ; HEX1_D[2]   ; 8.067 ; 8.067 ; 8.067 ; 8.067 ;
; SW[14]     ; HEX1_D[3]   ; 7.948 ; 7.948 ; 7.948 ; 7.948 ;
; SW[14]     ; HEX1_D[4]   ; 8.051 ; 8.313 ; 8.313 ; 8.051 ;
; SW[14]     ; HEX1_D[5]   ; 8.200 ; 8.200 ; 8.200 ; 8.200 ;
; SW[14]     ; HEX1_D[6]   ; 8.146 ; 8.146 ; 8.146 ; 8.146 ;
; SW[14]     ; HEX2_D[0]   ; 8.765 ; 8.765 ; 8.765 ; 8.765 ;
; SW[14]     ; HEX2_D[2]   ; 8.331 ; 8.331 ; 8.331 ; 8.331 ;
; SW[14]     ; HEX2_D[3]   ; 8.795 ; 8.795 ; 8.795 ; 8.795 ;
; SW[14]     ; HEX2_D[4]   ; 8.151 ; 8.151 ; 8.151 ; 8.151 ;
; SW[14]     ; HEX2_D[5]   ; 8.389 ; 8.389 ; 8.389 ; 8.389 ;
; SW[14]     ; HEX2_D[6]   ; 8.810 ; 9.134 ; 9.134 ; 8.810 ;
; SW[14]     ; HEX5_D[0]   ; 5.318 ; 5.318 ; 5.318 ; 5.318 ;
; SW[14]     ; HEX5_D[1]   ; 5.253 ; 5.253 ; 5.253 ; 5.253 ;
; SW[14]     ; HEX5_D[2]   ;       ; 5.251 ; 5.251 ;       ;
; SW[14]     ; HEX5_D[3]   ; 5.215 ; 5.215 ; 5.215 ; 5.215 ;
; SW[14]     ; HEX5_D[4]   ; 5.307 ;       ;       ; 5.307 ;
; SW[14]     ; HEX5_D[5]   ; 5.358 ;       ;       ; 5.358 ;
; SW[14]     ; HEX5_D[6]   ; 5.489 ;       ;       ; 5.489 ;
; SW[14]     ; LEDR[14]    ; 6.014 ;       ;       ; 6.014 ;
; SW[15]     ; HEX0_D[0]   ; 7.831 ; 7.831 ; 7.831 ; 7.831 ;
; SW[15]     ; HEX0_D[1]   ; 7.805 ; 7.805 ; 7.805 ; 7.805 ;
; SW[15]     ; HEX0_D[2]   ; 7.502 ; 7.502 ; 7.502 ; 7.502 ;
; SW[15]     ; HEX0_D[3]   ; 7.700 ; 7.700 ; 7.700 ; 7.700 ;
; SW[15]     ; HEX0_D[4]   ; 7.678 ; 7.812 ; 7.812 ; 7.678 ;
; SW[15]     ; HEX0_D[5]   ; 7.574 ; 7.574 ; 7.574 ; 7.574 ;
; SW[15]     ; HEX0_D[6]   ; 7.512 ; 7.512 ; 7.512 ; 7.512 ;
; SW[15]     ; HEX1_D[0]   ; 7.287 ; 7.287 ; 7.287 ; 7.287 ;
; SW[15]     ; HEX1_D[1]   ; 6.956 ; 6.956 ; 6.956 ; 6.956 ;
; SW[15]     ; HEX1_D[2]   ; 7.235 ; 7.173 ; 7.173 ; 7.235 ;
; SW[15]     ; HEX1_D[3]   ; 7.066 ; 7.066 ; 7.066 ; 7.066 ;
; SW[15]     ; HEX1_D[4]   ; 7.162 ; 7.309 ; 7.309 ; 7.162 ;
; SW[15]     ; HEX1_D[5]   ; 7.309 ; 7.309 ; 7.309 ; 7.309 ;
; SW[15]     ; HEX1_D[6]   ; 7.261 ; 7.261 ; 7.261 ; 7.261 ;
; SW[15]     ; HEX2_D[0]   ; 8.389 ; 7.760 ; 7.760 ; 8.389 ;
; SW[15]     ; HEX2_D[2]   ; 7.326 ; 7.975 ; 7.975 ; 7.326 ;
; SW[15]     ; HEX2_D[3]   ; 8.419 ; 7.790 ; 7.790 ; 8.419 ;
; SW[15]     ; HEX2_D[4]   ; 8.291 ; 7.146 ; 7.146 ; 8.291 ;
; SW[15]     ; HEX2_D[5]   ; 8.270 ; 7.331 ; 7.331 ; 8.270 ;
; SW[15]     ; HEX2_D[6]   ; 8.185 ; 8.224 ; 8.224 ; 8.185 ;
; SW[15]     ; HEX5_D[0]   ;       ; 5.218 ; 5.218 ;       ;
; SW[15]     ; HEX5_D[1]   ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; SW[15]     ; HEX5_D[2]   ; 5.153 ;       ;       ; 5.153 ;
; SW[15]     ; HEX5_D[3]   ; 5.009 ; 5.009 ; 5.009 ; 5.009 ;
; SW[15]     ; HEX5_D[4]   ;       ; 5.097 ; 5.097 ;       ;
; SW[15]     ; HEX5_D[5]   ; 5.151 ;       ;       ; 5.151 ;
; SW[15]     ; HEX5_D[6]   ; 5.283 ; 5.283 ; 5.283 ; 5.283 ;
; SW[15]     ; LEDR[15]    ; 5.728 ;       ;       ; 5.728 ;
; SW[16]     ; HEX0_D[0]   ; 7.779 ; 7.779 ; 7.779 ; 7.779 ;
; SW[16]     ; HEX0_D[1]   ; 7.749 ; 7.749 ; 7.749 ; 7.749 ;
; SW[16]     ; HEX0_D[2]   ; 7.430 ; 7.619 ; 7.619 ; 7.430 ;
; SW[16]     ; HEX0_D[3]   ; 7.647 ; 7.647 ; 7.647 ; 7.647 ;
; SW[16]     ; HEX0_D[4]   ; 7.802 ; 7.620 ; 7.620 ; 7.802 ;
; SW[16]     ; HEX0_D[5]   ; 7.698 ; 7.509 ; 7.509 ; 7.698 ;
; SW[16]     ; HEX0_D[6]   ; 7.462 ; 7.462 ; 7.462 ; 7.462 ;
; SW[16]     ; HEX1_D[0]   ; 7.385 ; 7.385 ; 7.385 ; 7.385 ;
; SW[16]     ; HEX1_D[1]   ; 7.054 ; 7.054 ; 7.054 ; 7.054 ;
; SW[16]     ; HEX1_D[2]   ; 7.325 ; 7.271 ; 7.271 ; 7.325 ;
; SW[16]     ; HEX1_D[3]   ; 7.164 ; 7.164 ; 7.164 ; 7.164 ;
; SW[16]     ; HEX1_D[4]   ; 7.260 ; 7.407 ; 7.407 ; 7.260 ;
; SW[16]     ; HEX1_D[5]   ; 7.407 ; 7.407 ; 7.407 ; 7.407 ;
; SW[16]     ; HEX1_D[6]   ; 7.359 ; 7.359 ; 7.359 ; 7.359 ;
; SW[16]     ; HEX2_D[0]   ; 7.820 ; 8.196 ; 8.196 ; 7.820 ;
; SW[16]     ; HEX2_D[2]   ; 7.762 ; 7.388 ; 7.388 ; 7.762 ;
; SW[16]     ; HEX2_D[3]   ; 7.850 ; 8.226 ; 8.226 ; 7.850 ;
; SW[16]     ; HEX2_D[4]   ;       ; 7.582 ; 7.582 ;       ;
; SW[16]     ; HEX2_D[5]   ;       ; 7.501 ; 7.501 ;       ;
; SW[16]     ; HEX2_D[6]   ; 7.614 ;       ;       ; 7.614 ;
; SW[16]     ; HEX5_D[0]   ; 5.339 ; 5.339 ; 5.339 ; 5.339 ;
; SW[16]     ; HEX5_D[1]   ; 5.274 ;       ;       ; 5.274 ;
; SW[16]     ; HEX5_D[2]   ;       ; 5.268 ; 5.268 ;       ;
; SW[16]     ; HEX5_D[3]   ; 5.370 ; 5.370 ; 5.370 ; 5.370 ;
; SW[16]     ; HEX5_D[4]   ; 5.458 ;       ;       ; 5.458 ;
; SW[16]     ; HEX5_D[5]   ;       ; 5.513 ; 5.513 ;       ;
; SW[16]     ; HEX5_D[6]   ; 5.645 ; 5.645 ; 5.645 ; 5.645 ;
; SW[16]     ; LEDR[16]    ; 6.265 ;       ;       ; 6.265 ;
; SW_17      ; LEDR_17     ; 6.122 ;       ;       ; 6.122 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                     ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                   ; CLOCK_50                                   ; 610802   ; 0        ; 0        ; 0        ;
; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; CLOCK_50                                   ; 143760   ; 0        ; 0        ; 0        ;
; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50                                   ; 179652   ; 0        ; 0        ; 0        ;
; CLOCK_50                                   ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 7488     ; 0        ; 0        ; 0        ;
; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 1659993  ; 0        ; 0        ; 0        ;
; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 1877092  ; 0        ; 0        ; 0        ;
; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 1760     ; 0        ; 0        ; 0        ;
; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 9423     ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                      ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                   ; CLOCK_50                                   ; 610802   ; 0        ; 0        ; 0        ;
; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; CLOCK_50                                   ; 143760   ; 0        ; 0        ; 0        ;
; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; CLOCK_50                                   ; 179652   ; 0        ; 0        ; 0        ;
; CLOCK_50                                   ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 7488     ; 0        ; 0        ; 0        ;
; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 1659993  ; 0        ; 0        ; 0        ;
; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; 1877092  ; 0        ; 0        ; 0        ;
; VIDEO_PLL_inst|altpll_component|pll|clk[0] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 1760     ; 0        ; 0        ; 0        ;
; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; VIDEO_PLL_inst|altpll_component|pll|clk[2] ; 9423     ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 51    ; 51    ;
; Unconstrained Input Port Paths  ; 11394 ; 11394 ;
; Unconstrained Output Ports      ; 116   ; 116   ;
; Unconstrained Output Port Paths ; 2021  ; 2021  ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
<<<<message_ref>>>>
Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/MiniProject_DE270_Top.sta.qmsg
<<<</message_ref>>>>


