

================================================================
== Vivado HLS Report for 'relu'
================================================================
* Date:           Sun Mar 31 23:52:33 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     1.602|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.60>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_11_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_11_V_read)"   --->   Operation 2 'read' 'data_11_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_10_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_10_V_read)"   --->   Operation 3 'read' 'data_10_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_9_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_9_V_read)"   --->   Operation 4 'read' 'data_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_8_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_8_V_read)"   --->   Operation 5 'read' 'data_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_7_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_7_V_read)"   --->   Operation 6 'read' 'data_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_6_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_6_V_read)"   --->   Operation 7 'read' 'data_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_5_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_5_V_read)"   --->   Operation 8 'read' 'data_5_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_4_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_4_V_read)"   --->   Operation 9 'read' 'data_4_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_3_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_3_V_read)"   --->   Operation 10 'read' 'data_3_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_2_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_2_V_read)"   --->   Operation 11 'read' 'data_2_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_1_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_1_V_read)"   --->   Operation 12 'read' 'data_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_0_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_0_V_read)"   --->   Operation 13 'read' 'data_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16)" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:73]   --->   Operation 14 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:74]   --->   Operation 15 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp)" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:75]   --->   Operation 16 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.14ns)   --->   "%tmp_29 = icmp sgt i32 %data_0_V_read_2, 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 17 'icmp' 'tmp_29' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_257 = trunc i32 %data_0_V_read_2 to i31" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 18 'trunc' 'tmp_257' <Predicate = (tmp_29)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%res_0_V_write_assig = select i1 %tmp_29, i31 %tmp_257, i31 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 19 'select' 'res_0_V_write_assig' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%res_0_V_write_assig_1 = zext i31 %res_0_V_write_assig to i32" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 20 'zext' 'res_0_V_write_assig_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.14ns)   --->   "%tmp_29_1 = icmp sgt i32 %data_1_V_read_2, 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 21 'icmp' 'tmp_29_1' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_258 = trunc i32 %data_1_V_read_2 to i31" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 22 'trunc' 'tmp_258' <Predicate = (tmp_29_1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%res_1_V_write_assig = select i1 %tmp_29_1, i31 %tmp_258, i31 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 23 'select' 'res_1_V_write_assig' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%res_1_V_write_assig_1 = zext i31 %res_1_V_write_assig to i32" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 24 'zext' 'res_1_V_write_assig_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.14ns)   --->   "%tmp_29_2 = icmp sgt i32 %data_2_V_read_2, 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 25 'icmp' 'tmp_29_2' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_259 = trunc i32 %data_2_V_read_2 to i31" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 26 'trunc' 'tmp_259' <Predicate = (tmp_29_2)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "%res_2_V_write_assig = select i1 %tmp_29_2, i31 %tmp_259, i31 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 27 'select' 'res_2_V_write_assig' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%res_2_V_write_assig_1 = zext i31 %res_2_V_write_assig to i32" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 28 'zext' 'res_2_V_write_assig_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.14ns)   --->   "%tmp_29_3 = icmp sgt i32 %data_3_V_read_2, 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 29 'icmp' 'tmp_29_3' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_260 = trunc i32 %data_3_V_read_2 to i31" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 30 'trunc' 'tmp_260' <Predicate = (tmp_29_3)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%res_3_V_write_assig = select i1 %tmp_29_3, i31 %tmp_260, i31 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 31 'select' 'res_3_V_write_assig' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%res_3_V_write_assig_1 = zext i31 %res_3_V_write_assig to i32" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 32 'zext' 'res_3_V_write_assig_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.14ns)   --->   "%tmp_29_4 = icmp sgt i32 %data_4_V_read_2, 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 33 'icmp' 'tmp_29_4' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_261 = trunc i32 %data_4_V_read_2 to i31" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 34 'trunc' 'tmp_261' <Predicate = (tmp_29_4)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "%res_4_V_write_assig = select i1 %tmp_29_4, i31 %tmp_261, i31 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 35 'select' 'res_4_V_write_assig' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%res_4_V_write_assig_1 = zext i31 %res_4_V_write_assig to i32" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 36 'zext' 'res_4_V_write_assig_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.14ns)   --->   "%tmp_29_5 = icmp sgt i32 %data_5_V_read_2, 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 37 'icmp' 'tmp_29_5' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_262 = trunc i32 %data_5_V_read_2 to i31" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 38 'trunc' 'tmp_262' <Predicate = (tmp_29_5)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.46ns)   --->   "%res_5_V_write_assig = select i1 %tmp_29_5, i31 %tmp_262, i31 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 39 'select' 'res_5_V_write_assig' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%res_5_V_write_assig_1 = zext i31 %res_5_V_write_assig to i32" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 40 'zext' 'res_5_V_write_assig_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.14ns)   --->   "%tmp_29_6 = icmp sgt i32 %data_6_V_read_1, 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 41 'icmp' 'tmp_29_6' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_263 = trunc i32 %data_6_V_read_1 to i31" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 42 'trunc' 'tmp_263' <Predicate = (tmp_29_6)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.46ns)   --->   "%res_6_V_write_assig = select i1 %tmp_29_6, i31 %tmp_263, i31 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 43 'select' 'res_6_V_write_assig' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%res_6_V_write_assig_1 = zext i31 %res_6_V_write_assig to i32" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 44 'zext' 'res_6_V_write_assig_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.14ns)   --->   "%tmp_29_7 = icmp sgt i32 %data_7_V_read_1, 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 45 'icmp' 'tmp_29_7' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_264 = trunc i32 %data_7_V_read_1 to i31" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 46 'trunc' 'tmp_264' <Predicate = (tmp_29_7)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.46ns)   --->   "%res_7_V_write_assig = select i1 %tmp_29_7, i31 %tmp_264, i31 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 47 'select' 'res_7_V_write_assig' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%res_7_V_write_assig_1 = zext i31 %res_7_V_write_assig to i32" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 48 'zext' 'res_7_V_write_assig_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.14ns)   --->   "%tmp_29_8 = icmp sgt i32 %data_8_V_read_1, 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 49 'icmp' 'tmp_29_8' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_265 = trunc i32 %data_8_V_read_1 to i31" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 50 'trunc' 'tmp_265' <Predicate = (tmp_29_8)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.46ns)   --->   "%res_8_V_write_assig = select i1 %tmp_29_8, i31 %tmp_265, i31 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 51 'select' 'res_8_V_write_assig' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%res_8_V_write_assig_1 = zext i31 %res_8_V_write_assig to i32" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 52 'zext' 'res_8_V_write_assig_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.14ns)   --->   "%tmp_29_9 = icmp sgt i32 %data_9_V_read_1, 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 53 'icmp' 'tmp_29_9' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_266 = trunc i32 %data_9_V_read_1 to i31" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 54 'trunc' 'tmp_266' <Predicate = (tmp_29_9)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.46ns)   --->   "%res_9_V_write_assig = select i1 %tmp_29_9, i31 %tmp_266, i31 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 55 'select' 'res_9_V_write_assig' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%res_9_V_write_assig_1 = zext i31 %res_9_V_write_assig to i32" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 56 'zext' 'res_9_V_write_assig_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.14ns)   --->   "%tmp_29_s = icmp sgt i32 %data_10_V_read_1, 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 57 'icmp' 'tmp_29_s' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_267 = trunc i32 %data_10_V_read_1 to i31" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 58 'trunc' 'tmp_267' <Predicate = (tmp_29_s)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.46ns)   --->   "%res_10_V_write_assi = select i1 %tmp_29_s, i31 %tmp_267, i31 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 59 'select' 'res_10_V_write_assi' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%res_10_V_write_assi_1 = zext i31 %res_10_V_write_assi to i32" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 60 'zext' 'res_10_V_write_assi_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.14ns)   --->   "%tmp_29_10 = icmp sgt i32 %data_11_V_read_1, 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 61 'icmp' 'tmp_29_10' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_268 = trunc i32 %data_11_V_read_1 to i31" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 62 'trunc' 'tmp_268' <Predicate = (tmp_29_10)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.46ns)   --->   "%res_11_V_write_assi = select i1 %tmp_29_10, i31 %tmp_268, i31 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 63 'select' 'res_11_V_write_assi' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%res_11_V_write_assi_1 = zext i31 %res_11_V_write_assi to i32" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:83]   --->   Operation 64 'zext' 'res_11_V_write_assi_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %res_0_V_write_assig_1, 0" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:86]   --->   Operation 65 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %res_1_V_write_assig_1, 1" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:86]   --->   Operation 66 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %res_2_V_write_assig_1, 2" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:86]   --->   Operation 67 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %res_3_V_write_assig_1, 3" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:86]   --->   Operation 68 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %res_4_V_write_assig_1, 4" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:86]   --->   Operation 69 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %res_5_V_write_assig_1, 5" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:86]   --->   Operation 70 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %res_6_V_write_assig_1, 6" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:86]   --->   Operation 71 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %res_7_V_write_assig_1, 7" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:86]   --->   Operation 72 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %res_8_V_write_assig_1, 8" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:86]   --->   Operation 73 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %res_9_V_write_assig_1, 9" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:86]   --->   Operation 74 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9, i32 %res_10_V_write_assi_1, 10" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:86]   --->   Operation 75 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_s, i32 %res_11_V_write_assi_1, 11" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:86]   --->   Operation 76 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_10" [/home/tarafdar/workDir/test/galapagos/hls4ml/nnet_utils/nnet_activation.h:86]   --->   Operation 77 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_8_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_9_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_10_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_11_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_11_V_read_1      (read           ) [ 00]
data_10_V_read_1      (read           ) [ 00]
data_9_V_read_1       (read           ) [ 00]
data_8_V_read_1       (read           ) [ 00]
data_7_V_read_1       (read           ) [ 00]
data_6_V_read_1       (read           ) [ 00]
data_5_V_read_2       (read           ) [ 00]
data_4_V_read_2       (read           ) [ 00]
data_3_V_read_2       (read           ) [ 00]
data_2_V_read_2       (read           ) [ 00]
data_1_V_read_2       (read           ) [ 00]
data_0_V_read_2       (read           ) [ 00]
tmp                   (specregionbegin) [ 00]
StgValue_15           (specpipeline   ) [ 00]
empty                 (specregionend  ) [ 00]
tmp_29                (icmp           ) [ 01]
tmp_257               (trunc          ) [ 00]
res_0_V_write_assig   (select         ) [ 00]
res_0_V_write_assig_1 (zext           ) [ 00]
tmp_29_1              (icmp           ) [ 01]
tmp_258               (trunc          ) [ 00]
res_1_V_write_assig   (select         ) [ 00]
res_1_V_write_assig_1 (zext           ) [ 00]
tmp_29_2              (icmp           ) [ 01]
tmp_259               (trunc          ) [ 00]
res_2_V_write_assig   (select         ) [ 00]
res_2_V_write_assig_1 (zext           ) [ 00]
tmp_29_3              (icmp           ) [ 01]
tmp_260               (trunc          ) [ 00]
res_3_V_write_assig   (select         ) [ 00]
res_3_V_write_assig_1 (zext           ) [ 00]
tmp_29_4              (icmp           ) [ 01]
tmp_261               (trunc          ) [ 00]
res_4_V_write_assig   (select         ) [ 00]
res_4_V_write_assig_1 (zext           ) [ 00]
tmp_29_5              (icmp           ) [ 01]
tmp_262               (trunc          ) [ 00]
res_5_V_write_assig   (select         ) [ 00]
res_5_V_write_assig_1 (zext           ) [ 00]
tmp_29_6              (icmp           ) [ 01]
tmp_263               (trunc          ) [ 00]
res_6_V_write_assig   (select         ) [ 00]
res_6_V_write_assig_1 (zext           ) [ 00]
tmp_29_7              (icmp           ) [ 01]
tmp_264               (trunc          ) [ 00]
res_7_V_write_assig   (select         ) [ 00]
res_7_V_write_assig_1 (zext           ) [ 00]
tmp_29_8              (icmp           ) [ 01]
tmp_265               (trunc          ) [ 00]
res_8_V_write_assig   (select         ) [ 00]
res_8_V_write_assig_1 (zext           ) [ 00]
tmp_29_9              (icmp           ) [ 01]
tmp_266               (trunc          ) [ 00]
res_9_V_write_assig   (select         ) [ 00]
res_9_V_write_assig_1 (zext           ) [ 00]
tmp_29_s              (icmp           ) [ 01]
tmp_267               (trunc          ) [ 00]
res_10_V_write_assi   (select         ) [ 00]
res_10_V_write_assi_1 (zext           ) [ 00]
tmp_29_10             (icmp           ) [ 01]
tmp_268               (trunc          ) [ 00]
res_11_V_write_assi   (select         ) [ 00]
res_11_V_write_assi_1 (zext           ) [ 00]
mrv                   (insertvalue    ) [ 00]
mrv_1                 (insertvalue    ) [ 00]
mrv_2                 (insertvalue    ) [ 00]
mrv_3                 (insertvalue    ) [ 00]
mrv_4                 (insertvalue    ) [ 00]
mrv_5                 (insertvalue    ) [ 00]
mrv_6                 (insertvalue    ) [ 00]
mrv_7                 (insertvalue    ) [ 00]
mrv_8                 (insertvalue    ) [ 00]
mrv_9                 (insertvalue    ) [ 00]
mrv_s                 (insertvalue    ) [ 00]
mrv_10                (insertvalue    ) [ 00]
StgValue_77           (ret            ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_8_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_8_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_9_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_9_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_10_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_10_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_11_V_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_11_V_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="data_11_V_read_1_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_11_V_read_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="data_10_V_read_1_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_10_V_read_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="data_9_V_read_1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_9_V_read_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="data_8_V_read_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_8_V_read_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="data_7_V_read_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_V_read_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="data_6_V_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_V_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="data_5_V_read_2_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_V_read_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="data_4_V_read_2_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="data_3_V_read_2_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="data_2_V_read_2_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="data_1_V_read_2_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="data_0_V_read_2_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_29_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_257_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_257/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="res_0_V_write_assig_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="31" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_0_V_write_assig/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="res_0_V_write_assig_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="31" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_0_V_write_assig_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_29_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_258_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_258/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="res_1_V_write_assig_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="31" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_1_V_write_assig/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="res_1_V_write_assig_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="31" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_1_V_write_assig_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_29_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_259_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_259/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="res_2_V_write_assig_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="31" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_2_V_write_assig/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="res_2_V_write_assig_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="31" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_2_V_write_assig_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_29_3_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29_3/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_260_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_260/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="res_3_V_write_assig_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="31" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_3_V_write_assig/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="res_3_V_write_assig_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="31" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_3_V_write_assig_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_29_4_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29_4/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_261_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_261/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="res_4_V_write_assig_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="31" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_4_V_write_assig/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="res_4_V_write_assig_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="31" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_4_V_write_assig_1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_29_5_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29_5/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_262_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_262/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="res_5_V_write_assig_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="31" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_5_V_write_assig/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="res_5_V_write_assig_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="31" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_5_V_write_assig_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_29_6_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29_6/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_263_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_263/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="res_6_V_write_assig_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="31" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_6_V_write_assig/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="res_6_V_write_assig_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="31" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_6_V_write_assig_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_29_7_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29_7/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_264_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_264/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="res_7_V_write_assig_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="31" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_7_V_write_assig/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="res_7_V_write_assig_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="31" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_7_V_write_assig_1/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_29_8_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29_8/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_265_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_265/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="res_8_V_write_assig_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="31" slack="0"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_8_V_write_assig/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="res_8_V_write_assig_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="31" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_8_V_write_assig_1/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_29_9_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29_9/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_266_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_266/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="res_9_V_write_assig_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="31" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_9_V_write_assig/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="res_9_V_write_assig_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="31" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_9_V_write_assig_1/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_29_s_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29_s/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_267_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_267/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="res_10_V_write_assi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="31" slack="0"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_10_V_write_assi/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="res_10_V_write_assi_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="31" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_10_V_write_assi_1/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_29_10_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29_10/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_268_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_268/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="res_11_V_write_assi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="31" slack="0"/>
<pin id="373" dir="0" index="2" bw="1" slack="0"/>
<pin id="374" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_11_V_write_assi/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="res_11_V_write_assi_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="31" slack="0"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_11_V_write_assi_1/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="mrv_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="384" slack="0"/>
<pin id="384" dir="0" index="1" bw="31" slack="0"/>
<pin id="385" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="mrv_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="384" slack="0"/>
<pin id="390" dir="0" index="1" bw="31" slack="0"/>
<pin id="391" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="mrv_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="384" slack="0"/>
<pin id="396" dir="0" index="1" bw="31" slack="0"/>
<pin id="397" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="mrv_3_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="384" slack="0"/>
<pin id="402" dir="0" index="1" bw="31" slack="0"/>
<pin id="403" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="mrv_4_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="384" slack="0"/>
<pin id="408" dir="0" index="1" bw="31" slack="0"/>
<pin id="409" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="mrv_5_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="384" slack="0"/>
<pin id="414" dir="0" index="1" bw="31" slack="0"/>
<pin id="415" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="mrv_6_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="384" slack="0"/>
<pin id="420" dir="0" index="1" bw="31" slack="0"/>
<pin id="421" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="mrv_7_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="384" slack="0"/>
<pin id="426" dir="0" index="1" bw="31" slack="0"/>
<pin id="427" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="mrv_8_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="384" slack="0"/>
<pin id="432" dir="0" index="1" bw="31" slack="0"/>
<pin id="433" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="mrv_9_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="384" slack="0"/>
<pin id="438" dir="0" index="1" bw="31" slack="0"/>
<pin id="439" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="mrv_s_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="384" slack="0"/>
<pin id="444" dir="0" index="1" bw="31" slack="0"/>
<pin id="445" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="mrv_10_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="384" slack="0"/>
<pin id="450" dir="0" index="1" bw="31" slack="0"/>
<pin id="451" dir="1" index="2" bw="384" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="24" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="22" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="24" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="20" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="24" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="18" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="112" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="118" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="139"><net_src comp="128" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="106" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="106" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="140" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="150" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="100" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="100" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="162" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="42" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="172" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="94" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="94" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="184" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="194" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="88" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="88" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="206" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="42" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="82" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="82" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="228" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="238" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="76" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="76" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="250" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="42" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="70" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="70" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="272" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="282" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="64" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="36" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="64" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="294" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="42" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="304" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="58" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="58" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="316" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="42" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="52" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="52" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="338" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="42" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="348" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="46" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="36" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="46" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="360" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="42" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="381"><net_src comp="370" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="44" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="136" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="158" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="180" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="202" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="224" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="246" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="268" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="290" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="312" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="334" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="356" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="378" pin="1"/><net_sink comp="448" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: relu : data_0_V_read | {1 }
	Port: relu : data_1_V_read | {1 }
	Port: relu : data_2_V_read | {1 }
	Port: relu : data_3_V_read | {1 }
	Port: relu : data_4_V_read | {1 }
	Port: relu : data_5_V_read | {1 }
	Port: relu : data_6_V_read | {1 }
	Port: relu : data_7_V_read | {1 }
	Port: relu : data_8_V_read | {1 }
	Port: relu : data_9_V_read | {1 }
	Port: relu : data_10_V_read | {1 }
	Port: relu : data_11_V_read | {1 }
  - Chain level:
	State 1
		empty : 1
		res_0_V_write_assig : 1
		res_0_V_write_assig_1 : 2
		res_1_V_write_assig : 1
		res_1_V_write_assig_1 : 2
		res_2_V_write_assig : 1
		res_2_V_write_assig_1 : 2
		res_3_V_write_assig : 1
		res_3_V_write_assig_1 : 2
		res_4_V_write_assig : 1
		res_4_V_write_assig_1 : 2
		res_5_V_write_assig : 1
		res_5_V_write_assig_1 : 2
		res_6_V_write_assig : 1
		res_6_V_write_assig_1 : 2
		res_7_V_write_assig : 1
		res_7_V_write_assig_1 : 2
		res_8_V_write_assig : 1
		res_8_V_write_assig_1 : 2
		res_9_V_write_assig : 1
		res_9_V_write_assig_1 : 2
		res_10_V_write_assi : 1
		res_10_V_write_assi_1 : 2
		res_11_V_write_assi : 1
		res_11_V_write_assi_1 : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		mrv_4 : 7
		mrv_5 : 8
		mrv_6 : 9
		mrv_7 : 10
		mrv_8 : 11
		mrv_9 : 12
		mrv_s : 13
		mrv_10 : 14
		StgValue_77 : 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |  res_0_V_write_assig_fu_128  |    0    |    31   |
|          |  res_1_V_write_assig_fu_150  |    0    |    31   |
|          |  res_2_V_write_assig_fu_172  |    0    |    31   |
|          |  res_3_V_write_assig_fu_194  |    0    |    31   |
|          |  res_4_V_write_assig_fu_216  |    0    |    31   |
|  select  |  res_5_V_write_assig_fu_238  |    0    |    31   |
|          |  res_6_V_write_assig_fu_260  |    0    |    31   |
|          |  res_7_V_write_assig_fu_282  |    0    |    31   |
|          |  res_8_V_write_assig_fu_304  |    0    |    31   |
|          |  res_9_V_write_assig_fu_326  |    0    |    31   |
|          |  res_10_V_write_assi_fu_348  |    0    |    31   |
|          |  res_11_V_write_assi_fu_370  |    0    |    31   |
|----------|------------------------------|---------|---------|
|          |         tmp_29_fu_118        |    0    |    20   |
|          |        tmp_29_1_fu_140       |    0    |    20   |
|          |        tmp_29_2_fu_162       |    0    |    20   |
|          |        tmp_29_3_fu_184       |    0    |    20   |
|          |        tmp_29_4_fu_206       |    0    |    20   |
|   icmp   |        tmp_29_5_fu_228       |    0    |    20   |
|          |        tmp_29_6_fu_250       |    0    |    20   |
|          |        tmp_29_7_fu_272       |    0    |    20   |
|          |        tmp_29_8_fu_294       |    0    |    20   |
|          |        tmp_29_9_fu_316       |    0    |    20   |
|          |        tmp_29_s_fu_338       |    0    |    20   |
|          |       tmp_29_10_fu_360       |    0    |    20   |
|----------|------------------------------|---------|---------|
|          |  data_11_V_read_1_read_fu_46 |    0    |    0    |
|          |  data_10_V_read_1_read_fu_52 |    0    |    0    |
|          |  data_9_V_read_1_read_fu_58  |    0    |    0    |
|          |  data_8_V_read_1_read_fu_64  |    0    |    0    |
|          |  data_7_V_read_1_read_fu_70  |    0    |    0    |
|   read   |  data_6_V_read_1_read_fu_76  |    0    |    0    |
|          |  data_5_V_read_2_read_fu_82  |    0    |    0    |
|          |  data_4_V_read_2_read_fu_88  |    0    |    0    |
|          |  data_3_V_read_2_read_fu_94  |    0    |    0    |
|          |  data_2_V_read_2_read_fu_100 |    0    |    0    |
|          |  data_1_V_read_2_read_fu_106 |    0    |    0    |
|          |  data_0_V_read_2_read_fu_112 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        tmp_257_fu_124        |    0    |    0    |
|          |        tmp_258_fu_146        |    0    |    0    |
|          |        tmp_259_fu_168        |    0    |    0    |
|          |        tmp_260_fu_190        |    0    |    0    |
|          |        tmp_261_fu_212        |    0    |    0    |
|   trunc  |        tmp_262_fu_234        |    0    |    0    |
|          |        tmp_263_fu_256        |    0    |    0    |
|          |        tmp_264_fu_278        |    0    |    0    |
|          |        tmp_265_fu_300        |    0    |    0    |
|          |        tmp_266_fu_322        |    0    |    0    |
|          |        tmp_267_fu_344        |    0    |    0    |
|          |        tmp_268_fu_366        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          | res_0_V_write_assig_1_fu_136 |    0    |    0    |
|          | res_1_V_write_assig_1_fu_158 |    0    |    0    |
|          | res_2_V_write_assig_1_fu_180 |    0    |    0    |
|          | res_3_V_write_assig_1_fu_202 |    0    |    0    |
|          | res_4_V_write_assig_1_fu_224 |    0    |    0    |
|   zext   | res_5_V_write_assig_1_fu_246 |    0    |    0    |
|          | res_6_V_write_assig_1_fu_268 |    0    |    0    |
|          | res_7_V_write_assig_1_fu_290 |    0    |    0    |
|          | res_8_V_write_assig_1_fu_312 |    0    |    0    |
|          | res_9_V_write_assig_1_fu_334 |    0    |    0    |
|          | res_10_V_write_assi_1_fu_356 |    0    |    0    |
|          | res_11_V_write_assi_1_fu_378 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          mrv_fu_382          |    0    |    0    |
|          |         mrv_1_fu_388         |    0    |    0    |
|          |         mrv_2_fu_394         |    0    |    0    |
|          |         mrv_3_fu_400         |    0    |    0    |
|          |         mrv_4_fu_406         |    0    |    0    |
|insertvalue|         mrv_5_fu_412         |    0    |    0    |
|          |         mrv_6_fu_418         |    0    |    0    |
|          |         mrv_7_fu_424         |    0    |    0    |
|          |         mrv_8_fu_430         |    0    |    0    |
|          |         mrv_9_fu_436         |    0    |    0    |
|          |         mrv_s_fu_442         |    0    |    0    |
|          |         mrv_10_fu_448        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   612   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   612  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   612  |
+-----------+--------+--------+
