#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Jan 04 11:30:47 2017
# Process ID: 9248
# Current directory: C:/Users/sgspe/Documents/project/Pov display
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5024 C:\Users\sgspe\Documents\project\Pov display\POVDisplay.xpr
# Log file: C:/Users/sgspe/Documents/project/Pov display/vivado.log
# Journal file: C:/Users/sgspe/Documents/project/Pov display\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/sgspe/Documents/project/Pov display/POVDisplay.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Philip Glynn/Desktop/POVDisplay' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Output Repository Path: Could not find the directory 'C:/Users/sgspe/Documents/project/Pov display/POVDisplay.cache/ip', nor could it be found using path 'C:/Users/Philip Glynn/Desktop/POVDisplay/POVDisplay.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
add_files -norecurse C:/Users/sgspe/Desktop/UART-RX.sv
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/sgspe/Desktop/UART-RX.sv" into library work [C:/Users/sgspe/Desktop/UART-RX.sv:1]
[Wed Jan 04 12:44:46 2017] Launched synth_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/sgspe/Desktop/UART-RX.sv" into library work [C:/Users/sgspe/Desktop/UART-RX.sv:1]
[Wed Jan 04 14:42:29 2017] Launched synth_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/sources_1/imports/HDL files/povDisplay.sv" into library work [C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/sources_1/imports/HDL files/povDisplay.sv:1]
[Wed Jan 04 16:15:49 2017] Launched synth_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/sources_1/imports/HDL files/povDisplay.sv" into library work [C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/sources_1/imports/HDL files/povDisplay.sv:1]
[Wed Jan 04 16:16:23 2017] Launched synth_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/sources_1/imports/HDL files/povDisplay.sv" into library work [C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/sources_1/imports/HDL files/povDisplay.sv:1]
[Wed Jan 04 16:21:15 2017] Launched synth_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/synth_1/runme.log
launch_runs impl_1
[Wed Jan 04 16:25:38 2017] Launched impl_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified
2. Failed to delete one or more files in run directory C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/synth_1

launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/sources_1/imports/HDL files/povDisplay.sv" into library work [C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/sources_1/imports/HDL files/povDisplay.sv:1]
[Wed Jan 04 16:25:46 2017] Launched synth_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/synth_1/runme.log
launch_runs impl_1
[Wed Jan 04 16:27:29 2017] Launched impl_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/impl_1/runme.log
reset_run synth_1
reset_run impl_1
launch_runs impl_1
[Wed Jan 04 16:30:38 2017] Launched synth_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/synth_1/runme.log
[Wed Jan 04 16:30:38 2017] Launched impl_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Jan 04 16:33:16 2017] Launched impl_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/sources_1/imports/HDL files/povDisplay.sv" into library work [C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/sources_1/imports/HDL files/povDisplay.sv:1]
[Wed Jan 04 16:34:30 2017] Launched synth_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/synth_1/runme.log
launch_runs impl_1
[Wed Jan 04 16:37:04 2017] Launched impl_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Jan 04 16:38:14 2017] Launched impl_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/sources_1/imports/HDL files/povDisplay.sv" into library work [C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/sources_1/imports/HDL files/povDisplay.sv:1]
[Wed Jan 04 16:39:19 2017] Launched synth_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/synth_1/runme.log
launch_runs impl_1
[Wed Jan 04 16:40:01 2017] Launched impl_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Jan 04 16:41:11 2017] Launched impl_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/sources_1/imports/HDL files/povDisplay.sv" into library work [C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/sources_1/imports/HDL files/povDisplay.sv:1]
[Wed Jan 04 16:42:41 2017] Launched synth_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/synth_1/runme.log
launch_runs impl_1
[Wed Jan 04 16:43:16 2017] Launched impl_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Jan 04 16:44:42 2017] Launched impl_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/sources_1/imports/HDL files/povDisplay.sv" into library work [C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/sources_1/imports/HDL files/povDisplay.sv:1]
[Wed Jan 04 16:46:51 2017] Launched synth_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/synth_1/runme.log
launch_runs impl_1
[Wed Jan 04 16:47:29 2017] Launched impl_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Jan 04 16:48:36 2017] Launched impl_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/sources_1/imports/HDL files/povDisplay.sv" into library work [C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/sources_1/imports/HDL files/povDisplay.sv:1]
[Wed Jan 04 17:01:22 2017] Launched synth_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/synth_1/runme.log
launch_runs impl_1
[Wed Jan 04 17:02:02 2017] Launched impl_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Jan 04 17:03:35 2017] Launched impl_1...
Run output will be captured here: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27C7EA
set_property PROGRAM.FILE {C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/impl_1/povDisplay.bin} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/impl_1/povDisplay.bin} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183A27C7EA.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A27C7EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27C7EA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/impl_1/povDisplay.bin} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/impl_1/povDisplay.bin} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183A27C7EA.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A27C7EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27C7EA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/impl_1/povDisplay.bin} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
import_files C:/Users/sgspe/Desktop/UART-RX.sv
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 04 21:24:29 2017...
