From f6c33463b6e5ba46f49881dc55afcb939a009a37 Mon Sep 17 00:00:00 2001
From: Yifeng Zhao <zyf@rock-chips.com>
Date: Wed, 27 Feb 2019 10:24:54 +0800
Subject: [PATCH] dt-bindings: mtd: add Rockchip NAND controller V6
 documentation

This patch adds the related dts binding document for Rockchip NAND
controller v6.

Change-Id: Ib2b196d723a29f8aad95f56905a954547bc93e91
Signed-off-by: Yifeng Zhao <zyf@rock-chips.com>
---
 .../bindings/mtd/rockchip-nand-v6.txt         | 31 +++++++++++++++++++
 1 file changed, 31 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/mtd/rockchip-nand-v6.txt

diff --git a/Documentation/devicetree/bindings/mtd/rockchip-nand-v6.txt b/Documentation/devicetree/bindings/mtd/rockchip-nand-v6.txt
new file mode 100644
index 000000000000..f98f05062e46
--- /dev/null
+++ b/Documentation/devicetree/bindings/mtd/rockchip-nand-v6.txt
@@ -0,0 +1,31 @@
+Rockchip NAND Flash Controller DT binding
+
+Required properties:
+
+- compatible : "rockchip,rk-nand".
+- reg : shall contain registers location and length for data and reg.
+- interrupts : shall define the nand controller interrupt.
+- clocks : shall reference nand controller clocks.
+- clock-names : nand controller internal clock names. Shall contain :
+    * "hclk_nandc" : AHB gating clock
+    * "clk_nandc" : nand controller clock
+
+Example for rk322x:
+	nandc: nandc@10500000 {
+		compatible = "rockchip,rk-nand";
+		reg = <0x10500000 0x4000>;
+		interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&clk_nandc>, <&clk_gates10 15>;
+		clock-names = "clk_nandc", "hclk_nandc";
+		clock-frequency = <150000000>;
+		status = "okay";
+
+		#address-cells = <1>;
+		#size-cells = <1>;
+		nand@0 {
+			reg = <0>;
+			nand-ecc-mode = "hw";
+			nand-ecc-strength = <16>;
+			nand-ecc-step-size = <1024>;
+		};
+	};
-- 
2.35.3

