

================================================================
== Vitis HLS Report for 'client'
================================================================
* Date:           Tue Jul 19 22:46:44 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        echo_server_application_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  1.860 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  12.800 ns|  12.800 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      34|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      86|    -|
|Register         |        -|     -|      12|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      12|     120|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_109                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_203                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_56                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op39_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op46_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_4_i_nbreadreq_fu_54_p3        |       and|   0|  0|   2|           1|           0|
    |tmp_6_i_nbreadreq_fu_62_p3        |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_78_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  34|          17|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |esa_dataFifo_blk_n                |   9|          2|    1|          2|
    |esa_lengthFifo_blk_n              |   9|          2|    1|          2|
    |esa_sessionidFifo_blk_n           |   9|          2|    1|          2|
    |m_axis_tx_data_V_TDATA_blk_n      |   9|          2|    1|          2|
    |m_axis_tx_metadata_V_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  86|         19|    9|         19|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+---+----+-----+-----------+
    |             Name             | FF| LUT| Bits| Const Bits|
    +------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                     |  2|   0|    2|          0|
    |ap_done_reg                   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |  1|   0|    1|          0|
    |esac_fsmState_V               |  1|   0|    1|          0|
    |esac_fsmState_V_load_reg_160  |  1|   0|    1|          0|
    |tmp_4_i_reg_164               |  1|   0|    1|          0|
    |tmp_5_i_reg_185               |  1|   0|    1|          0|
    |tmp_6_i_reg_168               |  1|   0|    1|          0|
    |tmp_7_i_reg_176               |  1|   0|    1|          0|
    |tmp_i_reg_172                 |  1|   0|    1|          0|
    +------------------------------+---+----+-----+-----------+
    |Total                         | 12|   0|   12|          0|
    +------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+------+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits |  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+------+------------+----------------------+--------------+
|ap_clk                       |   in|     1|  ap_ctrl_hs|                client|  return value|
|ap_rst                       |   in|     1|  ap_ctrl_hs|                client|  return value|
|ap_start                     |   in|     1|  ap_ctrl_hs|                client|  return value|
|ap_done                      |  out|     1|  ap_ctrl_hs|                client|  return value|
|ap_continue                  |   in|     1|  ap_ctrl_hs|                client|  return value|
|ap_idle                      |  out|     1|  ap_ctrl_hs|                client|  return value|
|ap_ready                     |  out|     1|  ap_ctrl_hs|                client|  return value|
|esa_sessionidFifo_dout       |   in|    16|     ap_fifo|     esa_sessionidFifo|       pointer|
|esa_sessionidFifo_empty_n    |   in|     1|     ap_fifo|     esa_sessionidFifo|       pointer|
|esa_sessionidFifo_read       |  out|     1|     ap_fifo|     esa_sessionidFifo|       pointer|
|esa_lengthFifo_dout          |   in|    16|     ap_fifo|        esa_lengthFifo|       pointer|
|esa_lengthFifo_empty_n       |   in|     1|     ap_fifo|        esa_lengthFifo|       pointer|
|esa_lengthFifo_read          |  out|     1|     ap_fifo|        esa_lengthFifo|       pointer|
|m_axis_tx_metadata_V_TREADY  |   in|     1|        axis|  m_axis_tx_metadata_V|       pointer|
|m_axis_tx_metadata_V_TDATA   |  out|    32|        axis|  m_axis_tx_metadata_V|       pointer|
|m_axis_tx_metadata_V_TVALID  |  out|     1|        axis|  m_axis_tx_metadata_V|       pointer|
|esa_dataFifo_dout            |   in|  1024|     ap_fifo|          esa_dataFifo|       pointer|
|esa_dataFifo_empty_n         |   in|     1|     ap_fifo|          esa_dataFifo|       pointer|
|esa_dataFifo_read            |  out|     1|     ap_fifo|          esa_dataFifo|       pointer|
|m_axis_tx_data_V_TREADY      |   in|     1|        axis|      m_axis_tx_data_V|       pointer|
|m_axis_tx_data_V_TDATA       |  out|  1024|        axis|      m_axis_tx_data_V|       pointer|
|m_axis_tx_data_V_TVALID      |  out|     1|        axis|      m_axis_tx_data_V|       pointer|
+-----------------------------+-----+------+------------+----------------------+--------------+

