@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CD720 :"/usr/local/diamond/3.10_x64/synpbase/lib/vhd2008/std.vhd":146:18:146:21|Setting time resolution to ps
@N:"/home/hari/Documents/osp-wearable-fpga/src/tl_car_field_withfmexg.vhd":5:7:5:18|Top entity is set to tl_car_field.
@N: CD231 :"/usr/local/diamond/3.10_x64/synpbase/lib/vhd2008/std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"/home/hari/Documents/osp-wearable-fpga/src/tl_car_field_withfmexg.vhd":5:7:5:18|Synthesizing work.tl_car_field.a.
@N: CD630 :"/home/hari/Documents/osp-wearable-fpga/src/fmexg_core.vhd":5:7:5:16|Synthesizing work.fmexg_core.a.
@N: CD630 :"/home/hari/Documents/osp-wearable-fpga/src/fmexg_fifo_8k_1025.vhd":14:7:14:24|Synthesizing work.fmexg_fifo_8k_1025.structure.
@N: CD630 :"/usr/local/diamond/3.10_x64/cae_library/synthesis/vhdl/machxo3l.vhd":1874:10:1874:16|Synthesizing work.fifo8kb.syn_black_box.
@N: CD630 :"/usr/local/diamond/3.10_x64/cae_library/synthesis/vhdl/machxo3l.vhd":1490:10:1490:12|Synthesizing work.vlo.syn_black_box.
@N: CD630 :"/usr/local/diamond/3.10_x64/cae_library/synthesis/vhdl/machxo3l.vhd":1483:10:1483:12|Synthesizing work.vhi.syn_black_box.
@N: CD630 :"/home/hari/Documents/osp-wearable-fpga/src/car_core.vhd":5:7:5:14|Synthesizing work.car_core.a.
@N: CD630 :"/home/hari/Documents/osp-wearable-fpga/src/i2s_dio_2.vhd":11:7:11:15|Synthesizing work.i2s_dio_2.a.
@N: CD630 :"/home/hari/Documents/osp-wearable-fpga/src/sr8_falling.vhd":12:7:12:17|Synthesizing work.sr8_falling.a.
@N: CD630 :"/home/hari/Documents/osp-wearable-fpga/src/r8_rising.vhd":6:7:6:15|Synthesizing work.r8_rising.a.
@N: CD630 :"/home/hari/Documents/osp-wearable-fpga/src/sr8_rising.vhd":12:7:12:16|Synthesizing work.sr8_rising.a.
@N: CD630 :"/home/hari/Documents/osp-wearable-fpga/src/car_sequencer.vhd":5:7:5:19|Synthesizing work.car_sequencer.a.
@N: CD630 :"/home/hari/Documents/osp-wearable-fpga/src/car_clock_gen.vhd":7:7:7:19|Synthesizing work.car_clock_gen.a.
@N: CD630 :"/home/hari/Documents/osp-wearable-fpga/src/pll_4.vhd":14:7:14:11|Synthesizing work.pll_4.structure.
@N: CD630 :"/usr/local/diamond/3.10_x64/cae_library/synthesis/vhdl/machxo3l.vhd":2175:10:2175:16|Synthesizing work.ehxpllj.syn_black_box.
@N: CL159 :"/home/hari/Documents/osp-wearable-fpga/src/tl_car_field_withfmexg.vhd":32:2:32:10|Input spi4_mosi is unused.
@N|Running in 64-bit mode

