// Seed: 2800255441
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2
);
  type_6(
      id_1, id_0, 1
  ); type_7(
      1
  );
  logic id_3 = 1, id_4;
endmodule
