-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity BackGrRemoval_stream_v2_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_219 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_218 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_217 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_216 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_215 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_214 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_213 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_212 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_211 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_210 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_209 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_208 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_207 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_206 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_205 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_204 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_203 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_202 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_201 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_200 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_199 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_198 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_197 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_196 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_195 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_194 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_193 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_192 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_191 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_190 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_189 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_188 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_187 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_186 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_185 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_184 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_183 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_182 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_181 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_180 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_179 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_178 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_177 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_176 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_175 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_174 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_173 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_172 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_171 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_170 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_169 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_168 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_167 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_166 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_165 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_164 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_163 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_162 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_161 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_160 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_159 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_158 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_157 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_156 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_155 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_154 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_153 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_152 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_151 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_150 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_149 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_148 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_147 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_146 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_145 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_144 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_143 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_142 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_141 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_140 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_139 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_138 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_137 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_136 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_135 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_134 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_133 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_132 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_131 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_130 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_129 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_128 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_127 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_126 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_125 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_124 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_123 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_122 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_121 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_120 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_119 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_118 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_117 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_116 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_115 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_114 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_113 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_112 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_111 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_110 : IN STD_LOGIC_VECTOR (7 downto 0);
    total : IN STD_LOGIC_VECTOR (30 downto 0);
    sub : IN STD_LOGIC_VECTOR (31 downto 0);
    sub81 : IN STD_LOGIC_VECTOR (31 downto 0);
    threshold : IN STD_LOGIC_VECTOR (7 downto 0);
    sub110 : IN STD_LOGIC_VECTOR (30 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_stream_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    cols : IN STD_LOGIC_VECTOR (31 downto 0);
    in_stream_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    in_stream_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
    in_stream_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
    in_stream_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    hv_119_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_119_out_ap_vld : OUT STD_LOGIC;
    hv_118_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_118_out_ap_vld : OUT STD_LOGIC;
    hv_117_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_117_out_ap_vld : OUT STD_LOGIC;
    hv_116_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_116_out_ap_vld : OUT STD_LOGIC;
    hv_115_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_115_out_ap_vld : OUT STD_LOGIC;
    hv_114_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_114_out_ap_vld : OUT STD_LOGIC;
    hv_113_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_113_out_ap_vld : OUT STD_LOGIC;
    hv_112_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_112_out_ap_vld : OUT STD_LOGIC;
    hv_111_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_111_out_ap_vld : OUT STD_LOGIC;
    hv_110_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_110_out_ap_vld : OUT STD_LOGIC;
    hv_108_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_108_out_ap_vld : OUT STD_LOGIC;
    hv_107_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_107_out_ap_vld : OUT STD_LOGIC;
    hv_106_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_106_out_ap_vld : OUT STD_LOGIC;
    hv_105_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_105_out_ap_vld : OUT STD_LOGIC;
    hv_104_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_104_out_ap_vld : OUT STD_LOGIC;
    hv_103_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_103_out_ap_vld : OUT STD_LOGIC;
    hv_102_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_102_out_ap_vld : OUT STD_LOGIC;
    hv_101_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_101_out_ap_vld : OUT STD_LOGIC;
    hv_100_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_100_out_ap_vld : OUT STD_LOGIC;
    hv_99_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_99_out_ap_vld : OUT STD_LOGIC;
    hv_97_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_97_out_ap_vld : OUT STD_LOGIC;
    hv_96_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_96_out_ap_vld : OUT STD_LOGIC;
    hv_95_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_95_out_ap_vld : OUT STD_LOGIC;
    hv_94_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_94_out_ap_vld : OUT STD_LOGIC;
    hv_93_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_93_out_ap_vld : OUT STD_LOGIC;
    hv_92_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_92_out_ap_vld : OUT STD_LOGIC;
    hv_91_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_91_out_ap_vld : OUT STD_LOGIC;
    hv_90_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_90_out_ap_vld : OUT STD_LOGIC;
    hv_89_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_89_out_ap_vld : OUT STD_LOGIC;
    hv_88_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_88_out_ap_vld : OUT STD_LOGIC;
    hv_86_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_86_out_ap_vld : OUT STD_LOGIC;
    hv_85_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_85_out_ap_vld : OUT STD_LOGIC;
    hv_84_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_84_out_ap_vld : OUT STD_LOGIC;
    hv_83_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_83_out_ap_vld : OUT STD_LOGIC;
    hv_82_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_82_out_ap_vld : OUT STD_LOGIC;
    hv_81_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_81_out_ap_vld : OUT STD_LOGIC;
    hv_80_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_80_out_ap_vld : OUT STD_LOGIC;
    hv_79_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_79_out_ap_vld : OUT STD_LOGIC;
    hv_78_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_78_out_ap_vld : OUT STD_LOGIC;
    hv_77_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_77_out_ap_vld : OUT STD_LOGIC;
    hv_75_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_75_out_ap_vld : OUT STD_LOGIC;
    hv_74_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_74_out_ap_vld : OUT STD_LOGIC;
    hv_73_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_73_out_ap_vld : OUT STD_LOGIC;
    hv_72_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_72_out_ap_vld : OUT STD_LOGIC;
    hv_71_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_71_out_ap_vld : OUT STD_LOGIC;
    hv_70_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_70_out_ap_vld : OUT STD_LOGIC;
    hv_69_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_69_out_ap_vld : OUT STD_LOGIC;
    hv_68_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_68_out_ap_vld : OUT STD_LOGIC;
    hv_67_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_67_out_ap_vld : OUT STD_LOGIC;
    hv_66_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_66_out_ap_vld : OUT STD_LOGIC;
    hv_64_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_64_out_ap_vld : OUT STD_LOGIC;
    hv_63_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_63_out_ap_vld : OUT STD_LOGIC;
    hv_62_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_62_out_ap_vld : OUT STD_LOGIC;
    hv_61_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_61_out_ap_vld : OUT STD_LOGIC;
    hv_60_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_60_out_ap_vld : OUT STD_LOGIC;
    hv_59_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_59_out_ap_vld : OUT STD_LOGIC;
    hv_58_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_58_out_ap_vld : OUT STD_LOGIC;
    hv_57_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_57_out_ap_vld : OUT STD_LOGIC;
    hv_56_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_56_out_ap_vld : OUT STD_LOGIC;
    hv_55_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_55_out_ap_vld : OUT STD_LOGIC;
    hv_53_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_53_out_ap_vld : OUT STD_LOGIC;
    hv_52_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_52_out_ap_vld : OUT STD_LOGIC;
    hv_51_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_51_out_ap_vld : OUT STD_LOGIC;
    hv_50_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_50_out_ap_vld : OUT STD_LOGIC;
    hv_49_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_49_out_ap_vld : OUT STD_LOGIC;
    hv_48_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_48_out_ap_vld : OUT STD_LOGIC;
    hv_47_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_47_out_ap_vld : OUT STD_LOGIC;
    hv_46_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_46_out_ap_vld : OUT STD_LOGIC;
    hv_45_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_45_out_ap_vld : OUT STD_LOGIC;
    hv_44_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_44_out_ap_vld : OUT STD_LOGIC;
    hv_42_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_42_out_ap_vld : OUT STD_LOGIC;
    hv_41_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_41_out_ap_vld : OUT STD_LOGIC;
    hv_40_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_40_out_ap_vld : OUT STD_LOGIC;
    hv_39_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_39_out_ap_vld : OUT STD_LOGIC;
    hv_38_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_38_out_ap_vld : OUT STD_LOGIC;
    hv_37_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_37_out_ap_vld : OUT STD_LOGIC;
    hv_36_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_36_out_ap_vld : OUT STD_LOGIC;
    hv_35_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_35_out_ap_vld : OUT STD_LOGIC;
    hv_34_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_34_out_ap_vld : OUT STD_LOGIC;
    hv_33_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_33_out_ap_vld : OUT STD_LOGIC;
    hv_31_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_31_out_ap_vld : OUT STD_LOGIC;
    hv_30_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_30_out_ap_vld : OUT STD_LOGIC;
    hv_29_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_29_out_ap_vld : OUT STD_LOGIC;
    hv_28_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_28_out_ap_vld : OUT STD_LOGIC;
    hv_27_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_27_out_ap_vld : OUT STD_LOGIC;
    hv_26_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_26_out_ap_vld : OUT STD_LOGIC;
    hv_25_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_25_out_ap_vld : OUT STD_LOGIC;
    hv_24_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_24_out_ap_vld : OUT STD_LOGIC;
    hv_23_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_23_out_ap_vld : OUT STD_LOGIC;
    hv_22_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_22_out_ap_vld : OUT STD_LOGIC;
    hv_20_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_20_out_ap_vld : OUT STD_LOGIC;
    hv_19_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_19_out_ap_vld : OUT STD_LOGIC;
    hv_18_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_18_out_ap_vld : OUT STD_LOGIC;
    hv_17_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_17_out_ap_vld : OUT STD_LOGIC;
    hv_16_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_16_out_ap_vld : OUT STD_LOGIC;
    hv_15_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_15_out_ap_vld : OUT STD_LOGIC;
    hv_14_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_14_out_ap_vld : OUT STD_LOGIC;
    hv_13_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_13_out_ap_vld : OUT STD_LOGIC;
    hv_12_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_12_out_ap_vld : OUT STD_LOGIC;
    hv_11_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_11_out_ap_vld : OUT STD_LOGIC;
    hv_9_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_9_out_ap_vld : OUT STD_LOGIC;
    hv_8_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_8_out_ap_vld : OUT STD_LOGIC;
    hv_7_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_7_out_ap_vld : OUT STD_LOGIC;
    hv_6_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_6_out_ap_vld : OUT STD_LOGIC;
    hv_5_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_5_out_ap_vld : OUT STD_LOGIC;
    hv_4_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_4_out_ap_vld : OUT STD_LOGIC;
    hv_3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_3_out_ap_vld : OUT STD_LOGIC;
    hv_2_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_2_out_ap_vld : OUT STD_LOGIC;
    hv_1_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_1_out_ap_vld : OUT STD_LOGIC;
    hv_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    hv_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of BackGrRemoval_stream_v2_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000000010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000001000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (41 downto 0) := "000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (41 downto 0) := "000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (41 downto 0) := "000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state89 : STD_LOGIC_VECTOR (41 downto 0) := "000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state90 : STD_LOGIC_VECTOR (41 downto 0) := "000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state91 : STD_LOGIC_VECTOR (41 downto 0) := "000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state92 : STD_LOGIC_VECTOR (41 downto 0) := "000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state93 : STD_LOGIC_VECTOR (41 downto 0) := "000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state94 : STD_LOGIC_VECTOR (41 downto 0) := "000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state95 : STD_LOGIC_VECTOR (41 downto 0) := "001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state96 : STD_LOGIC_VECTOR (41 downto 0) := "010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state97 : STD_LOGIC_VECTOR (41 downto 0) := "100000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv10_140 : STD_LOGIC_VECTOR (9 downto 0) := "0101000000";
    constant ap_const_lv17_F0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000011110000";
    constant ap_const_lv17_78 : STD_LOGIC_VECTOR (16 downto 0) := "00000000001111000";
    constant ap_const_lv17_168 : STD_LOGIC_VECTOR (16 downto 0) := "00000000101101000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_5F : STD_LOGIC_VECTOR (6 downto 0) := "1011111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_ce0 : STD_LOGIC;
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_we0 : STD_LOGIC;
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_ce0 : STD_LOGIC;
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_we0 : STD_LOGIC;
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_ce0 : STD_LOGIC;
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_we0 : STD_LOGIC;
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_ce0 : STD_LOGIC;
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_we0 : STD_LOGIC;
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_ce0 : STD_LOGIC;
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_we0 : STD_LOGIC;
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_ce0 : STD_LOGIC;
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_we0 : STD_LOGIC;
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_ce0 : STD_LOGIC;
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_we0 : STD_LOGIC;
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_ce0 : STD_LOGIC;
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_we0 : STD_LOGIC;
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal in_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal icmp_ln84_reg_8036 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_2811 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state4_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state12_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state16_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_state20_pp0_stage2_iter4 : BOOLEAN;
    signal ap_block_state24_pp0_stage2_iter5 : BOOLEAN;
    signal ap_block_state28_pp0_stage2_iter6 : BOOLEAN;
    signal ap_block_state32_pp0_stage2_iter7 : BOOLEAN;
    signal ap_block_state36_pp0_stage2_iter8 : BOOLEAN;
    signal ap_block_state40_pp0_stage2_iter9 : BOOLEAN;
    signal ap_block_state44_pp0_stage2_iter10 : BOOLEAN;
    signal ap_block_state48_pp0_stage2_iter11 : BOOLEAN;
    signal ap_block_state52_pp0_stage2_iter12 : BOOLEAN;
    signal ap_block_state56_pp0_stage2_iter13 : BOOLEAN;
    signal ap_block_state60_pp0_stage2_iter14 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state11_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state15_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state19_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state23_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_state27_pp0_stage1_iter6 : BOOLEAN;
    signal ap_block_state31_pp0_stage1_iter7 : BOOLEAN;
    signal ap_block_state35_pp0_stage1_iter8 : BOOLEAN;
    signal ap_block_state39_pp0_stage1_iter9 : BOOLEAN;
    signal ap_block_state43_pp0_stage1_iter10 : BOOLEAN;
    signal ap_block_state47_pp0_stage1_iter11 : BOOLEAN;
    signal ap_block_state51_pp0_stage1_iter12 : BOOLEAN;
    signal ap_block_state55_pp0_stage1_iter13 : BOOLEAN;
    signal ap_block_state59_pp0_stage1_iter14 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal icmp_ln84_reg_8036_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal hv_120_reg_8026 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state38_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state42_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state46_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state50_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state54_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state58_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal hv_121_reg_8031 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln84_fu_3454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_reg_8036_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_reg_8036_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_reg_8036_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_reg_8036_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_reg_8036_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal idxprom51_fu_3468_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal idxprom51_reg_8040 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln111_fu_3474_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln111_reg_8062 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln111_reg_8062_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln111_reg_8062_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln111_reg_8062_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln111_reg_8062_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_6_addr_reg_8067 : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_5_addr_reg_8072 : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_5_addr_reg_8072_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln126_2_fu_3478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln126_2_reg_8077 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln126_3_fu_3484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln126_3_reg_8082 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_3_fu_3530_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_3_reg_8087 : STD_LOGIC_VECTOR (1 downto 0);
    signal is_last_fu_3538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal is_last_reg_8092 : STD_LOGIC_VECTOR (0 downto 0);
    signal is_last_reg_8092_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal is_last_reg_8092_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal is_last_reg_8092_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal is_last_reg_8092_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal is_last_reg_8092_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal is_last_reg_8092_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal is_last_reg_8092_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal is_last_reg_8092_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal is_last_reg_8092_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal is_last_reg_8092_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal is_last_reg_8092_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal is_last_reg_8092_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal is_last_reg_8092_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal is_last_reg_8092_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal col_1_fu_3543_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_1_reg_8097 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln162_fu_3549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_8102 : STD_LOGIC_VECTOR (0 downto 0);
    signal hv_122_reg_8108 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_123_reg_8113 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_124_reg_8118 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_fu_3582_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_8123 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_8123_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_8123_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_8123_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_8123_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_8123_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_8123_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_8123_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_8123_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_8123_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_8123_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_8123_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_8123_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_8123_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_8123_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_fu_3592_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_8133 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_8133_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_8133_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_8133_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_8133_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_8133_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_8133_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_8133_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_8133_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_8133_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_8133_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_8133_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_8133_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_8133_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_8133_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_fu_3602_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_8144 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_8144_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_8144_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_8144_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_8144_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_8144_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_8144_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_8144_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_8144_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_8144_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_8144_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_8144_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_8144_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_8144_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_8144_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln31_fu_3606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_8156 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln34_fu_3612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln34_reg_8161 : STD_LOGIC_VECTOR (0 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_4_addr_reg_8171 : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_4_addr_reg_8171_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_addr_reg_8176 : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_addr_reg_8176_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_addr_reg_8176_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181 : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186 : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191 : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal hv_139_reg_8196 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_139_reg_8196_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_5_load_reg_8202 : STD_LOGIC_VECTOR (7 downto 0);
    signal addr_cmp177_fu_3624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp177_reg_8207 : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp171_fu_3632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp171_reg_8212 : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp171_reg_8212_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp165_fu_3640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp165_reg_8217 : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp165_reg_8217_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp159_fu_3648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp159_reg_8222 : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp159_reg_8222_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp159_reg_8222_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp153_fu_3656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp153_reg_8227 : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp153_reg_8227_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp153_reg_8227_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp153_reg_8227_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp_fu_3664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp_reg_8232 : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp_reg_8232_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp_reg_8232_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp_reg_8232_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp_reg_8232_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln126_2_fu_3714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln126_2_reg_8237 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln126_2_reg_8237_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln126_2_reg_8237_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln126_2_reg_8237_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln126_2_reg_8237_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln126_2_reg_8237_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln126_2_reg_8237_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln126_2_reg_8237_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln126_2_reg_8237_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln126_2_reg_8237_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln126_2_reg_8237_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln126_2_reg_8237_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln126_2_reg_8237_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln126_2_reg_8237_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln126_2_reg_8237_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal count_6_fu_3753_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_6_reg_8244 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln139_4_fu_3761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_4_reg_8249 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_7_fu_3766_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_7_reg_8254 : STD_LOGIC_VECTOR (2 downto 0);
    signal hv_125_reg_8259 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_126_reg_8264 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_127_reg_8269 : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_fu_3859_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_8274 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln38_fu_3865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_8281 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_8281_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_8281_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_8281_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_8281_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_8281_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_fu_3871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_reg_8285 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_reg_8285_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_reg_8285_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_reg_8285_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_reg_8285_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_reg_8285_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_fu_3876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_reg_8289 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_reg_8289_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_reg_8289_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_reg_8289_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_reg_8289_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_reg_8289_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln46_fu_3887_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln46_reg_8293 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln44_fu_3896_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln44_reg_8299 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln42_fu_3908_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln42_reg_8305 : STD_LOGIC_VECTOR (8 downto 0);
    signal count_11_fu_3953_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_11_reg_8311 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln139_7_fu_3961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_7_reg_8317 : STD_LOGIC_VECTOR (0 downto 0);
    signal hv_128_reg_8322 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state5_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state13_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_state17_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_state21_pp0_stage3_iter4 : BOOLEAN;
    signal ap_block_state25_pp0_stage3_iter5 : BOOLEAN;
    signal ap_block_state29_pp0_stage3_iter6 : BOOLEAN;
    signal ap_block_state33_pp0_stage3_iter7 : BOOLEAN;
    signal ap_block_state37_pp0_stage3_iter8 : BOOLEAN;
    signal ap_block_state41_pp0_stage3_iter9 : BOOLEAN;
    signal ap_block_state45_pp0_stage3_iter10 : BOOLEAN;
    signal ap_block_state49_pp0_stage3_iter11 : BOOLEAN;
    signal ap_block_state53_pp0_stage3_iter12 : BOOLEAN;
    signal ap_block_state57_pp0_stage3_iter13 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal hv_149_fu_4098_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_149_reg_8357 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_149_reg_8357_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_149_reg_8357_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_4_load_reg_8363 : STD_LOGIC_VECTOR (7 downto 0);
    signal count_14_fu_4127_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_14_reg_8368 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_2815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_9_reg_8373 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_8_fu_4135_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln139_8_reg_8378 : STD_LOGIC_VECTOR (3 downto 0);
    signal hv_130_reg_8383 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal hv_131_reg_8388 : STD_LOGIC_VECTOR (7 downto 0);
    signal count_18_fu_4192_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_18_reg_8393 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln139_12_fu_4200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_12_reg_8399 : STD_LOGIC_VECTOR (0 downto 0);
    signal hv_132_reg_8404 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_133_reg_8409 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln132_3_fu_4251_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln132_3_reg_8414 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln139_14_fu_4255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_14_reg_8419 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_22_fu_4260_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_22_reg_8424 : STD_LOGIC_VECTOR (4 downto 0);
    signal hv_134_reg_8429 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_135_reg_8434 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_159_fu_4285_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_159_reg_8439 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_159_reg_8439_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_159_reg_8439_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_159_reg_8439_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_load_reg_8445 : STD_LOGIC_VECTOR (7 downto 0);
    signal count_26_fu_4332_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_26_reg_8450 : STD_LOGIC_VECTOR (4 downto 0);
    signal hv_136_reg_8456 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_137_reg_8461 : STD_LOGIC_VECTOR (7 downto 0);
    signal count_29_fu_4384_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_29_reg_8466 : STD_LOGIC_VECTOR (4 downto 0);
    signal hv_138_reg_8472 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal count_32_fu_4432_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_32_reg_8477 : STD_LOGIC_VECTOR (4 downto 0);
    signal hv_140_reg_8483 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_169_fu_4455_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_169_reg_8488 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_169_reg_8488_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_169_reg_8488_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_169_reg_8488_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_load_reg_8494 : STD_LOGIC_VECTOR (7 downto 0);
    signal count_35_fu_4495_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_35_reg_8499 : STD_LOGIC_VECTOR (4 downto 0);
    signal hv_141_reg_8505 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_142_reg_8510 : STD_LOGIC_VECTOR (7 downto 0);
    signal count_38_fu_4542_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_38_reg_8515 : STD_LOGIC_VECTOR (4 downto 0);
    signal hv_143_reg_8521 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_144_reg_8526 : STD_LOGIC_VECTOR (7 downto 0);
    signal count_41_fu_4594_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_41_reg_8531 : STD_LOGIC_VECTOR (4 downto 0);
    signal hv_145_reg_8537 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal hv_146_reg_8542 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_179_fu_4621_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_179_reg_8547 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_179_reg_8547_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_179_reg_8547_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_load_reg_8553 : STD_LOGIC_VECTOR (7 downto 0);
    signal count_44_fu_4661_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_44_reg_8558 : STD_LOGIC_VECTOR (4 downto 0);
    signal hv_147_reg_8564 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_148_reg_8569 : STD_LOGIC_VECTOR (7 downto 0);
    signal count_47_fu_4717_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_47_reg_8574 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln139_31_fu_4725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_31_reg_8580 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_50_fu_4765_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_50_reg_8585 : STD_LOGIC_VECTOR (5 downto 0);
    signal hv_150_reg_8591 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_151_reg_8597 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_189_fu_4782_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_189_reg_8602 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_189_reg_8602_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_load_reg_8608 : STD_LOGIC_VECTOR (7 downto 0);
    signal count_53_fu_4822_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_53_reg_8613 : STD_LOGIC_VECTOR (5 downto 0);
    signal hv_152_reg_8619 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal hv_153_reg_8624 : STD_LOGIC_VECTOR (7 downto 0);
    signal count_56_fu_4869_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_56_reg_8629 : STD_LOGIC_VECTOR (5 downto 0);
    signal hv_154_reg_8635 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_155_reg_8640 : STD_LOGIC_VECTOR (7 downto 0);
    signal count_59_fu_4921_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_59_reg_8645 : STD_LOGIC_VECTOR (5 downto 0);
    signal hv_156_reg_8651 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_157_reg_8656 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_199_fu_4952_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_199_reg_8661 : STD_LOGIC_VECTOR (7 downto 0);
    signal count_62_fu_4992_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_62_reg_8667 : STD_LOGIC_VECTOR (5 downto 0);
    signal hv_158_reg_8673 : STD_LOGIC_VECTOR (7 downto 0);
    signal count_65_fu_5040_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_65_reg_8678 : STD_LOGIC_VECTOR (5 downto 0);
    signal hv_160_reg_8684 : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_7_addr_1_reg_8690 : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_6_addr_1_reg_8695 : STD_LOGIC_VECTOR (9 downto 0);
    signal BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_6_addr_1_reg_8695_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal count_68_fu_5099_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_68_reg_8700 : STD_LOGIC_VECTOR (5 downto 0);
    signal hv_161_reg_8706 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_162_reg_8711 : STD_LOGIC_VECTOR (7 downto 0);
    signal count_71_fu_5146_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_71_reg_8716 : STD_LOGIC_VECTOR (5 downto 0);
    signal hv_163_reg_8722 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_164_reg_8727 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_165_reg_8732 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_166_reg_8738 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_167_reg_8744 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_168_reg_8750 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_170_reg_8756 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_171_reg_8763 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_172_reg_8769 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_173_reg_8775 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_174_reg_8781 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_175_reg_8787 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_176_reg_8793 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_177_reg_8799 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_178_reg_8805 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_180_reg_8811 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_181_reg_8818 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_182_reg_8824 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_183_reg_8830 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_184_reg_8836 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_185_reg_8842 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_186_reg_8848 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_187_reg_8854 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_188_reg_8860 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_190_reg_8866 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_191_reg_8873 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_192_reg_8879 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_193_reg_8885 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_194_reg_8891 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_195_reg_8897 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_196_reg_8903 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_197_reg_8909 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_198_reg_8915 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_200_reg_8922 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_201_reg_8929 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_202_reg_8935 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_203_reg_8941 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_204_reg_8947 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_205_reg_8953 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_206_reg_8959 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_207_reg_8965 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_208_reg_8971 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_210_reg_8977 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_211_reg_8984 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_212_reg_8990 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_213_reg_8996 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_214_reg_9002 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_215_reg_9008 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_216_reg_9014 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_217_reg_9020 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_218_reg_9026 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_220_reg_9032 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_221_reg_9039 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_222_reg_9045 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_223_reg_9051 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_224_reg_9057 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_225_reg_9063 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_226_reg_9069 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_227_reg_9075 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_228_reg_9081 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4015_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sdiv_ln46_reg_9087 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4052_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sdiv_ln44_reg_9092 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4089_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal hue_reg_9097 : STD_LOGIC_VECTOR (15 downto 0);
    signal count_74_fu_5372_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_74_reg_9102 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln139_53_fu_5380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_53_reg_9108 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_64_fu_5384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_64_reg_9113 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_64_reg_9113_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_75_fu_5388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_75_reg_9118 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_75_reg_9118_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_75_reg_9118_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_75_reg_9118_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_86_fu_5392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_86_reg_9123 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_86_reg_9123_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_86_reg_9123_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_86_reg_9123_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_86_reg_9123_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_97_reg_9128 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_97_reg_9128_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_97_reg_9128_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_97_reg_9128_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_97_reg_9128_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_97_reg_9128_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_97_reg_9128_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal hue_2_fu_5685_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal hue_1_fu_5694_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln40_fu_5700_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal count_77_fu_5729_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_77_reg_9148 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln139_51_fu_5737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_51_reg_9154 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_52_fu_5741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_52_reg_9159 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_54_fu_5745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_54_reg_9164 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_55_fu_5750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_55_reg_9169 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_56_fu_5754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_56_reg_9174 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_57_fu_5758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_57_reg_9179 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_58_fu_5762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_58_reg_9184 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_59_fu_5766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_59_reg_9189 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_59_reg_9189_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_60_fu_5770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_60_reg_9194 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_60_reg_9194_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_61_fu_5774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_61_reg_9199 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_61_reg_9199_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_62_fu_5778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_62_reg_9204 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_62_reg_9204_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_63_fu_5782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_63_reg_9209 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_63_reg_9209_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_65_fu_5786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_65_reg_9214 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_65_reg_9214_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_66_fu_5791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_66_reg_9219 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_66_reg_9219_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_67_fu_5795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_67_reg_9224 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_67_reg_9224_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_67_reg_9224_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_68_fu_5799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_68_reg_9229 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_68_reg_9229_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_68_reg_9229_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_69_fu_5803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_69_reg_9234 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_69_reg_9234_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_69_reg_9234_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_70_fu_5807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_70_reg_9239 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_70_reg_9239_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_70_reg_9239_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_71_fu_5811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_71_reg_9244 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_71_reg_9244_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_71_reg_9244_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_72_fu_5815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_72_reg_9249 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_72_reg_9249_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_72_reg_9249_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_73_fu_5819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_73_reg_9254 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_73_reg_9254_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_73_reg_9254_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_74_fu_5823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_74_reg_9259 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_74_reg_9259_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_74_reg_9259_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_76_fu_5827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_76_reg_9264 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_76_reg_9264_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_76_reg_9264_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_76_reg_9264_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_77_fu_5832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_77_reg_9269 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_77_reg_9269_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_77_reg_9269_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_77_reg_9269_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_78_fu_5836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_78_reg_9274 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_78_reg_9274_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_78_reg_9274_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_78_reg_9274_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_79_fu_5840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_79_reg_9279 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_79_reg_9279_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_79_reg_9279_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_79_reg_9279_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_80_fu_5844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_80_reg_9284 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_80_reg_9284_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_80_reg_9284_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_80_reg_9284_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_81_fu_5848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_81_reg_9289 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_81_reg_9289_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_81_reg_9289_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_81_reg_9289_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_82_fu_5852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_82_reg_9294 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_82_reg_9294_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_82_reg_9294_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_82_reg_9294_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_83_fu_5856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_83_reg_9299 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_83_reg_9299_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_83_reg_9299_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_83_reg_9299_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_83_reg_9299_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_84_fu_5860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_84_reg_9304 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_84_reg_9304_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_84_reg_9304_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_84_reg_9304_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_84_reg_9304_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_85_fu_5864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_85_reg_9309 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_85_reg_9309_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_85_reg_9309_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_85_reg_9309_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_85_reg_9309_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_87_fu_5868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_87_reg_9314 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_87_reg_9314_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_87_reg_9314_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_87_reg_9314_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_87_reg_9314_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_88_fu_5873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_88_reg_9319 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_88_reg_9319_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_88_reg_9319_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_88_reg_9319_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_88_reg_9319_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_89_fu_5877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_89_reg_9324 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_89_reg_9324_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_89_reg_9324_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_89_reg_9324_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_89_reg_9324_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_90_fu_5881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_90_reg_9329 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_90_reg_9329_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_90_reg_9329_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_90_reg_9329_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_90_reg_9329_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_91_fu_5885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_91_reg_9334 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_91_reg_9334_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_91_reg_9334_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_91_reg_9334_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_91_reg_9334_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_91_reg_9334_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_92_fu_5889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_92_reg_9339 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_92_reg_9339_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_92_reg_9339_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_92_reg_9339_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_92_reg_9339_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_92_reg_9339_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_93_fu_5893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_93_reg_9344 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_93_reg_9344_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_93_reg_9344_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_93_reg_9344_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_93_reg_9344_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_93_reg_9344_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_94_fu_5897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_94_reg_9349 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_94_reg_9349_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_94_reg_9349_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_94_reg_9349_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_94_reg_9349_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_94_reg_9349_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_95_fu_5901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_95_reg_9354 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_95_reg_9354_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_95_reg_9354_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_95_reg_9354_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_95_reg_9354_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_95_reg_9354_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_96_fu_5905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_96_reg_9359 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_96_reg_9359_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_96_reg_9359_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_96_reg_9359_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_96_reg_9359_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_96_reg_9359_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_98_fu_5909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_98_reg_9364 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_98_reg_9364_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_98_reg_9364_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_98_reg_9364_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_98_reg_9364_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_98_reg_9364_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_99_fu_5914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_99_reg_9369 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_99_reg_9369_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_99_reg_9369_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_99_reg_9369_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_99_reg_9369_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_99_reg_9369_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_99_reg_9369_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_100_fu_5918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_100_reg_9374 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_100_reg_9374_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_100_reg_9374_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_100_reg_9374_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_100_reg_9374_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_100_reg_9374_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_100_reg_9374_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_101_fu_5922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_101_reg_9379 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_101_reg_9379_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_101_reg_9379_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_101_reg_9379_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_101_reg_9379_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_101_reg_9379_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_101_reg_9379_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_102_fu_5926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_102_reg_9384 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_102_reg_9384_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_102_reg_9384_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_102_reg_9384_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_102_reg_9384_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_102_reg_9384_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_102_reg_9384_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_103_fu_5930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_103_reg_9389 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_103_reg_9389_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_103_reg_9389_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_103_reg_9389_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_103_reg_9389_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_103_reg_9389_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_103_reg_9389_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_104_fu_5934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_104_reg_9394 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_104_reg_9394_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_104_reg_9394_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_104_reg_9394_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_104_reg_9394_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_104_reg_9394_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_104_reg_9394_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_105_fu_5938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_105_reg_9399 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_105_reg_9399_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_105_reg_9399_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_105_reg_9399_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_105_reg_9399_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_105_reg_9399_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_105_reg_9399_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_106_fu_5942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_106_reg_9404 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_106_reg_9404_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_106_reg_9404_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_106_reg_9404_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_106_reg_9404_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_106_reg_9404_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_106_reg_9404_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_107_fu_5946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_107_reg_9409 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_107_reg_9409_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_107_reg_9409_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_107_reg_9409_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_107_reg_9409_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_107_reg_9409_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_107_reg_9409_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_107_reg_9409_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_108_fu_5950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_108_reg_9414 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_108_reg_9414_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_108_reg_9414_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_108_reg_9414_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_108_reg_9414_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_108_reg_9414_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_108_reg_9414_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_108_reg_9414_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_109_fu_5955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_109_reg_9419 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_109_reg_9419_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_109_reg_9419_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_109_reg_9419_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_109_reg_9419_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_109_reg_9419_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_109_reg_9419_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_109_reg_9419_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_110_fu_5960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_110_reg_9424 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_110_reg_9424_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_110_reg_9424_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_110_reg_9424_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_110_reg_9424_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_110_reg_9424_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_110_reg_9424_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_110_reg_9424_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_111_fu_5964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_111_reg_9429 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_111_reg_9429_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_111_reg_9429_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_111_reg_9429_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_111_reg_9429_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_111_reg_9429_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_111_reg_9429_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_111_reg_9429_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_112_fu_5968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_112_reg_9434 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_112_reg_9434_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_112_reg_9434_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_112_reg_9434_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_112_reg_9434_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_112_reg_9434_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_112_reg_9434_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_112_reg_9434_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_113_fu_5972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_113_reg_9439 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_113_reg_9439_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_113_reg_9439_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_113_reg_9439_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_113_reg_9439_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_113_reg_9439_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_113_reg_9439_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_113_reg_9439_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_114_fu_5976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_114_reg_9444 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_114_reg_9444_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_114_reg_9444_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_114_reg_9444_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_114_reg_9444_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_114_reg_9444_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_114_reg_9444_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_114_reg_9444_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_115_fu_5980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_115_reg_9449 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_115_reg_9449_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_115_reg_9449_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_115_reg_9449_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_115_reg_9449_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_115_reg_9449_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_115_reg_9449_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_115_reg_9449_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_115_reg_9449_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_116_fu_5984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_116_reg_9454 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_116_reg_9454_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_116_reg_9454_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_116_reg_9454_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_116_reg_9454_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_116_reg_9454_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_116_reg_9454_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_116_reg_9454_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_116_reg_9454_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_117_fu_5988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_117_reg_9459 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_117_reg_9459_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_117_reg_9459_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_117_reg_9459_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_117_reg_9459_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_117_reg_9459_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_117_reg_9459_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_117_reg_9459_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_117_reg_9459_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_118_fu_5992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_118_reg_9464 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_118_reg_9464_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_118_reg_9464_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_118_reg_9464_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_118_reg_9464_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_118_reg_9464_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_118_reg_9464_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_118_reg_9464_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_118_reg_9464_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_9469 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln49_1_fu_6083_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln49_1_reg_9474 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln49_2_reg_9479 : STD_LOGIC_VECTOR (7 downto 0);
    signal count_80_fu_6116_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_80_reg_9484 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_83_fu_6146_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_83_reg_9490 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln139_119_fu_6153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_119_reg_9496 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_119_reg_9496_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_119_reg_9496_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_119_reg_9496_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_119_reg_9496_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_119_reg_9496_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_119_reg_9496_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_119_reg_9496_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_119_reg_9496_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal count_86_fu_6180_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_86_reg_9501 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_89_fu_6204_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_89_reg_9507 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_92_fu_6228_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_92_reg_9513 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_95_fu_6256_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_95_reg_9519 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_98_fu_6280_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_98_reg_9525 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_101_fu_6304_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_101_reg_9531 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_104_fu_6328_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_104_reg_9537 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_107_fu_6352_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_107_reg_9543 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_110_fu_6376_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_110_reg_9549 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_113_fu_6400_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_113_reg_9555 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_116_fu_6424_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_116_reg_9561 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_119_fu_6448_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_119_reg_9567 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_122_fu_6472_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_122_reg_9573 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_125_fu_6496_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_125_reg_9579 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_128_fu_6520_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_128_reg_9585 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_131_fu_6544_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_131_reg_9591 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_134_fu_6568_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_134_reg_9597 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_137_fu_6592_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_137_reg_9603 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_140_fu_6616_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_140_reg_9609 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_143_fu_6640_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_143_reg_9615 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_146_fu_6664_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_146_reg_9621 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_149_fu_6688_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_149_reg_9627 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_152_fu_6712_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_152_reg_9633 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_155_fu_6736_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_155_reg_9639 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_158_fu_6760_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_158_reg_9645 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_161_fu_6784_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_161_reg_9651 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_164_fu_6808_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_164_reg_9657 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_167_fu_6832_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_167_reg_9663 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_170_fu_6856_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_170_reg_9669 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_173_fu_6880_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_173_reg_9675 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_176_fu_6904_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_176_reg_9681 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_179_fu_6928_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_179_reg_9687 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_condition_pp0_flush_enable : STD_LOGIC;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter5_state24 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_phi_reg_pp0_iter0_hue_3_reg_2744 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_hue_3_reg_2744 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter2_hue_3_reg_2744 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter3_hue_3_reg_2744 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter4_hue_3_reg_2744 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter5_hue_3_reg_2744 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter6_hue_3_reg_2744 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_Hv_2_phi_fu_2759_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal Hv_fu_6123_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_Hv_2_reg_2755 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_Hv_2_reg_2755 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_Hv_2_reg_2755 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_Hv_2_reg_2755 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_Hv_2_reg_2755 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_Hv_2_reg_2755 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_Hv_2_reg_2755 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln111_fu_5065_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reuse_addr_reg174_fu_614 : STD_LOGIC_VECTOR (63 downto 0);
    signal reuse_reg173_fu_618 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal reuse_addr_reg168_fu_622 : STD_LOGIC_VECTOR (63 downto 0);
    signal reuse_reg167_fu_626 : STD_LOGIC_VECTOR (7 downto 0);
    signal reuse_addr_reg162_fu_630 : STD_LOGIC_VECTOR (63 downto 0);
    signal reuse_reg161_fu_634 : STD_LOGIC_VECTOR (7 downto 0);
    signal reuse_addr_reg156_fu_638 : STD_LOGIC_VECTOR (63 downto 0);
    signal reuse_reg155_fu_642 : STD_LOGIC_VECTOR (7 downto 0);
    signal reuse_addr_reg150_fu_646 : STD_LOGIC_VECTOR (63 downto 0);
    signal reuse_reg149_fu_650 : STD_LOGIC_VECTOR (7 downto 0);
    signal reuse_addr_reg_fu_654 : STD_LOGIC_VECTOR (63 downto 0);
    signal reuse_reg_fu_658 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_fu_662 : STD_LOGIC_VECTOR (30 downto 0);
    signal pix_2_fu_3459_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal row_fu_666 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_1_fu_3778_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_fu_670 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_2_fu_3785_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal hv_fu_674 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state97 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state97 : signal is "none";
    signal hv_11_fu_678 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_22_fu_682 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_33_fu_686 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_44_fu_690 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_55_fu_694 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_66_fu_698 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_77_fu_702 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_88_fu_706 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_99_fu_710 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_110_fu_714 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_1_fu_718 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_2_fu_722 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_3_fu_726 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_4_fu_730 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_5_fu_734 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_6_fu_738 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_7_fu_742 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_8_fu_746 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_9_fu_750 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_12_fu_754 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_13_fu_758 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_14_fu_762 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_15_fu_766 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_16_fu_770 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_17_fu_774 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_18_fu_778 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_19_fu_782 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_20_fu_786 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_23_fu_790 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_24_fu_794 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_25_fu_798 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_26_fu_802 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_27_fu_806 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_28_fu_810 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_29_fu_814 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_30_fu_818 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_31_fu_822 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_34_fu_826 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_35_fu_830 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_36_fu_834 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_37_fu_838 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_38_fu_842 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_39_fu_846 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_40_fu_850 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_41_fu_854 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_42_fu_858 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_45_fu_862 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_46_fu_866 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_47_fu_870 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_48_fu_874 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_49_fu_878 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_50_fu_882 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_51_fu_886 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_52_fu_890 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_53_fu_894 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_56_fu_898 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_57_fu_902 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_58_fu_906 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_59_fu_910 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_60_fu_914 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_61_fu_918 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_62_fu_922 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_63_fu_926 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_64_fu_930 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_67_fu_934 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_68_fu_938 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_69_fu_942 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_70_fu_946 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_71_fu_950 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_72_fu_954 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_73_fu_958 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_74_fu_962 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_75_fu_966 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_78_fu_970 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_79_fu_974 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_80_fu_978 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_81_fu_982 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_82_fu_986 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_83_fu_990 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_84_fu_994 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_85_fu_998 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_86_fu_1002 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_89_fu_1006 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_90_fu_1010 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_91_fu_1014 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_92_fu_1018 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_93_fu_1022 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_94_fu_1026 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_95_fu_1030 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_96_fu_1034 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_97_fu_1038 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_100_fu_1042 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_101_fu_1046 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_102_fu_1050 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_103_fu_1054 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_104_fu_1058 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_105_fu_1062 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_106_fu_1066 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_107_fu_1070 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_108_fu_1074 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_111_fu_1078 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_112_fu_1082 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_113_fu_1086 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_114_fu_1090 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_115_fu_1094 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_116_fu_1098 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_117_fu_1102 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_118_fu_1106 : STD_LOGIC_VECTOR (7 downto 0);
    signal hv_119_fu_1110 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal count_fu_3489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_fu_3498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_fu_3503_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln132_fu_3494_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_2_fu_3511_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln139_1_fu_3519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_fu_3524_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln126_1_fu_3699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln126_fu_3693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln126_1_fu_3709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln126_fu_3704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln132_1_fu_3720_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln139_2_fu_3723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_4_fu_3728_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_5_fu_3734_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln139_3_fu_3742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_2_fu_3747_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln164_fu_3772_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal maxv_1_fu_3825_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln32_fu_3830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal minv_1_fu_3842_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln35_fu_3847_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal maxv_3_fu_3835_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal minv_3_fu_3852_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln43_fu_3881_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln46_fu_3884_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln44_fu_3893_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln42_fu_3902_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln42_1_fu_3905_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal count_8_fu_3914_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln139_5_fu_3919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_4_fu_3924_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_9_fu_3930_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln132_2_fu_3938_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln139_6_fu_3942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_10_fu_3947_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln2_fu_3984_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln46_1_fu_3995_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln46_fu_3991_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln46_1_fu_4002_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4015_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4015_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln1_fu_4021_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln44_1_fu_4032_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln44_fu_4028_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln44_1_fu_4039_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4052_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4052_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln_fu_4058_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln42_1_fu_4069_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln42_fu_4065_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln42_1_fu_4076_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4089_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4089_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln139_6_fu_4105_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_12_fu_4110_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln139_8_fu_4116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_13_fu_4121_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_15_fu_4157_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln139_10_fu_4162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_16_fu_4167_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_17_fu_4173_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln139_11_fu_4181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_10_fu_4186_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_19_fu_4221_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_20_fu_4226_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln139_13_fu_4232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_12_fu_4237_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_21_fu_4243_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_23_fu_4297_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln139_15_fu_4302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_14_fu_4307_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_24_fu_4313_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln139_16_fu_4321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_25_fu_4326_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln139_17_fu_4356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_16_fu_4361_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_27_fu_4366_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln139_18_fu_4373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_28_fu_4378_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln139_19_fu_4405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_18_fu_4410_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_30_fu_4415_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln139_20_fu_4422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_31_fu_4426_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln139_21_fu_4467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_20_fu_4472_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_33_fu_4477_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln139_22_fu_4484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_34_fu_4489_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln139_23_fu_4514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_22_fu_4519_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_36_fu_4524_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln139_24_fu_4531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_37_fu_4536_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln139_25_fu_4566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_24_fu_4571_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_39_fu_4576_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln139_26_fu_4583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_40_fu_4588_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln139_27_fu_4633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_26_fu_4638_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_42_fu_4643_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln139_28_fu_4650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_43_fu_4655_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln139_29_fu_4685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_28_fu_4690_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_45_fu_4695_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln132_4_fu_4702_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln139_30_fu_4706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_46_fu_4711_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln139_30_fu_4743_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_48_fu_4748_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln139_32_fu_4754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_49_fu_4759_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln139_33_fu_4794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_32_fu_4799_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_51_fu_4804_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln139_34_fu_4811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_52_fu_4816_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln139_35_fu_4841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_34_fu_4846_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_54_fu_4851_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln139_36_fu_4858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_55_fu_4863_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln139_37_fu_4893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_36_fu_4898_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_57_fu_4903_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln139_38_fu_4910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_58_fu_4915_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln139_39_fu_4964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_38_fu_4969_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_60_fu_4974_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln139_40_fu_4981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_61_fu_4986_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln139_41_fu_5013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_40_fu_5018_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_63_fu_5023_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln139_42_fu_5030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_64_fu_5034_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln111_fu_5060_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln139_43_fu_5071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_42_fu_5076_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_66_fu_5081_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln139_44_fu_5088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_67_fu_5093_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln139_45_fu_5118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_44_fu_5123_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_69_fu_5128_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln139_46_fu_5135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_70_fu_5140_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln139_47_fu_5344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_46_fu_5349_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_72_fu_5354_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln139_48_fu_5361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_73_fu_5366_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln46_2_fu_5682_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln44_2_fu_5691_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln139_49_fu_5703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_48_fu_5707_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_75_fu_5712_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln139_50_fu_5719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_76_fu_5723_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_6033_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln48_fu_6041_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal hue_4_fu_6047_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln40_fu_6055_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln49_fu_6067_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln49_1_fu_6073_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln139_50_fu_6099_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_78_fu_6104_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_79_fu_6110_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln139_52_fu_6129_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_81_fu_6134_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_82_fu_6140_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln139_54_fu_6163_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_84_fu_6168_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_85_fu_6174_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln139_56_fu_6187_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_87_fu_6192_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_88_fu_6198_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln139_58_fu_6211_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_90_fu_6216_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_91_fu_6222_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln139_60_fu_6235_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_93_fu_6240_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln132_5_fu_6246_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_94_fu_6250_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_62_fu_6263_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_96_fu_6268_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_97_fu_6274_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_64_fu_6287_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_99_fu_6292_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_100_fu_6298_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_66_fu_6311_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_102_fu_6316_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_103_fu_6322_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_68_fu_6335_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_105_fu_6340_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_106_fu_6346_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_70_fu_6359_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_108_fu_6364_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_109_fu_6370_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_72_fu_6383_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_111_fu_6388_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_112_fu_6394_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_74_fu_6407_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_114_fu_6412_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_115_fu_6418_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_76_fu_6431_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_117_fu_6436_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_118_fu_6442_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_78_fu_6455_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_120_fu_6460_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_121_fu_6466_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_80_fu_6479_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_123_fu_6484_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_124_fu_6490_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_82_fu_6503_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_126_fu_6508_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_127_fu_6514_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_84_fu_6527_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_129_fu_6532_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_130_fu_6538_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_86_fu_6551_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_132_fu_6556_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_133_fu_6562_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_88_fu_6575_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_135_fu_6580_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_136_fu_6586_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_90_fu_6599_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_138_fu_6604_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_139_fu_6610_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_92_fu_6623_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_141_fu_6628_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_142_fu_6634_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_94_fu_6647_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_144_fu_6652_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_145_fu_6658_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_96_fu_6671_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_147_fu_6676_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_148_fu_6682_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_98_fu_6695_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_150_fu_6700_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_151_fu_6706_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_100_fu_6719_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_153_fu_6724_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_154_fu_6730_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_102_fu_6743_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_156_fu_6748_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_157_fu_6754_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_104_fu_6767_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_159_fu_6772_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_160_fu_6778_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_106_fu_6791_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_162_fu_6796_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_163_fu_6802_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_108_fu_6815_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_165_fu_6820_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_166_fu_6826_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_110_fu_6839_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_168_fu_6844_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_169_fu_6850_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_112_fu_6863_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_171_fu_6868_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_172_fu_6874_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_114_fu_6887_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_174_fu_6892_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_175_fu_6898_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_116_fu_6911_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_177_fu_6916_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_178_fu_6922_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln139_118_fu_6935_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_180_fu_6940_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln142_fu_6946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln142_fu_6952_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln142_1_fu_6959_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln142_2_fu_6966_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_r_fu_6973_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_g_fu_6979_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_b_fu_6985_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4015_ce : STD_LOGIC;
    signal grp_fu_4052_ce : STD_LOGIC;
    signal grp_fu_4089_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (41 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ST_fsm_state83_blk : STD_LOGIC;
    signal ap_ST_fsm_state84_blk : STD_LOGIC;
    signal ap_ST_fsm_state85_blk : STD_LOGIC;
    signal ap_ST_fsm_state86_blk : STD_LOGIC;
    signal ap_ST_fsm_state87_blk : STD_LOGIC;
    signal ap_ST_fsm_state88_blk : STD_LOGIC;
    signal ap_ST_fsm_state89_blk : STD_LOGIC;
    signal ap_ST_fsm_state90_blk : STD_LOGIC;
    signal ap_ST_fsm_state91_blk : STD_LOGIC;
    signal ap_ST_fsm_state92_blk : STD_LOGIC;
    signal ap_ST_fsm_state93_blk : STD_LOGIC;
    signal ap_ST_fsm_state94_blk : STD_LOGIC;
    signal ap_ST_fsm_state95_blk : STD_LOGIC;
    signal ap_ST_fsm_state96_blk : STD_LOGIC;
    signal ap_ST_fsm_state97_blk : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_4015_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4052_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4089_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_condition_930 : BOOLEAN;
    signal ap_condition_1404 : BOOLEAN;
    signal ap_condition_1399 : BOOLEAN;
    signal ap_condition_1394 : BOOLEAN;
    signal ap_condition_1984 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component BackGrRemoval_stream_v2_sdiv_16ns_9ns_16_20_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component BackGrRemoval_stream_v2_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_BackGrRemoval_stream_v2_strebkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_U : component BackGrRemoval_stream_v2_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_BackGrRemoval_stream_v2_strebkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_address0,
        ce0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_ce0,
        we0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_we0,
        d0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_q0,
        q0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_q0);

    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_U : component BackGrRemoval_stream_v2_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_BackGrRemoval_stream_v2_strebkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_address0,
        ce0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_ce0,
        we0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_we0,
        d0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_d0,
        q0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_q0);

    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_U : component BackGrRemoval_stream_v2_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_BackGrRemoval_stream_v2_strebkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_address0,
        ce0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_ce0,
        we0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_we0,
        d0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_d0,
        q0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_q0);

    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_U : component BackGrRemoval_stream_v2_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_BackGrRemoval_stream_v2_strebkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_address0,
        ce0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_ce0,
        we0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_we0,
        d0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_d0,
        q0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_q0);

    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_U : component BackGrRemoval_stream_v2_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_BackGrRemoval_stream_v2_strebkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_address0,
        ce0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_ce0,
        we0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_we0,
        d0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_d0,
        q0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_q0);

    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_U : component BackGrRemoval_stream_v2_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_BackGrRemoval_stream_v2_strebkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_address0,
        ce0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_ce0,
        we0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_we0,
        d0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_d0,
        q0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_q0);

    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_U : component BackGrRemoval_stream_v2_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_BackGrRemoval_stream_v2_strebkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_address0,
        ce0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_ce0,
        we0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_we0,
        d0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_d0,
        q0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_q0);

    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_U : component BackGrRemoval_stream_v2_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_BackGrRemoval_stream_v2_strebkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_address0,
        ce0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_ce0,
        we0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_we0,
        d0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_q0,
        q0 => BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_q0);

    sdiv_16ns_9ns_16_20_1_U1 : component BackGrRemoval_stream_v2_sdiv_16ns_9ns_16_20_1
    generic map (
        ID => 1,
        NUM_STAGE => 20,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4015_p0,
        din1 => grp_fu_4015_p1,
        ce => grp_fu_4015_ce,
        dout => grp_fu_4015_p2);

    sdiv_16ns_9ns_16_20_1_U2 : component BackGrRemoval_stream_v2_sdiv_16ns_9ns_16_20_1
    generic map (
        ID => 1,
        NUM_STAGE => 20,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4052_p0,
        din1 => grp_fu_4052_p1,
        ce => grp_fu_4052_ce,
        dout => grp_fu_4052_p2);

    sdiv_16ns_9ns_16_20_1_U3 : component BackGrRemoval_stream_v2_sdiv_16ns_9ns_16_20_1
    generic map (
        ID => 1,
        NUM_STAGE => 20,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4089_p0,
        din1 => grp_fu_4089_p1,
        ce => grp_fu_4089_ce,
        dout => grp_fu_4089_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_pp0_flush_enable)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter5_state24)) then 
                        ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter4;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_Hv_2_reg_2755_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_930)) then
                if (((icmp_ln38_reg_8281 = ap_const_lv1_1) and (icmp_ln84_reg_8036 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_Hv_2_reg_2755 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_Hv_2_reg_2755 <= ap_phi_reg_pp0_iter0_Hv_2_reg_2755;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hue_3_reg_2744_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1984)) then
                if ((ap_const_boolean_1 = ap_condition_1394)) then 
                    ap_phi_reg_pp0_iter6_hue_3_reg_2744 <= hue_2_fu_5685_p2;
                elsif ((ap_const_boolean_1 = ap_condition_1399)) then 
                    ap_phi_reg_pp0_iter6_hue_3_reg_2744 <= hue_1_fu_5694_p2;
                elsif ((ap_const_boolean_1 = ap_condition_1404)) then 
                    ap_phi_reg_pp0_iter6_hue_3_reg_2744 <= sext_ln40_fu_5700_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter6_hue_3_reg_2744 <= ap_phi_reg_pp0_iter5_hue_3_reg_2744;
                end if;
            end if; 
        end if;
    end process;

    col_fu_670_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_fu_670 <= ap_const_lv32_0;
            elsif (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                col_fu_670 <= col_2_fu_3785_p3;
            end if; 
        end if;
    end process;

    hv_100_fu_1042_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_100_fu_1042 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_201;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_100_fu_1042 <= hv_101_fu_1046;
            end if; 
        end if;
    end process;

    hv_101_fu_1046_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_101_fu_1046 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_202;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_101_fu_1046 <= hv_102_fu_1050;
            end if; 
        end if;
    end process;

    hv_102_fu_1050_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_102_fu_1050 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_203;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_102_fu_1050 <= hv_103_fu_1054;
            end if; 
        end if;
    end process;

    hv_103_fu_1054_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_103_fu_1054 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_204;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_103_fu_1054 <= hv_104_fu_1058;
            end if; 
        end if;
    end process;

    hv_104_fu_1058_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_104_fu_1058 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_205;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_104_fu_1058 <= hv_105_fu_1062;
            end if; 
        end if;
    end process;

    hv_105_fu_1062_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_105_fu_1062 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_206;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_105_fu_1062 <= hv_106_fu_1066;
            end if; 
        end if;
    end process;

    hv_106_fu_1066_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_106_fu_1066 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_207;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_106_fu_1066 <= hv_107_fu_1070;
            end if; 
        end if;
    end process;

    hv_107_fu_1070_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_107_fu_1070 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_208;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_107_fu_1070 <= hv_108_fu_1074;
            end if; 
        end if;
    end process;

    hv_108_fu_1074_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_108_fu_1074 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_209;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                hv_108_fu_1074 <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_q0;
            end if; 
        end if;
    end process;

    hv_110_fu_714_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_110_fu_714 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_210;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                hv_110_fu_714 <= hv_220_reg_9032;
            end if; 
        end if;
    end process;

    hv_111_fu_1078_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_111_fu_1078 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_211;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_111_fu_1078 <= hv_112_fu_1082;
            end if; 
        end if;
    end process;

    hv_112_fu_1082_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_112_fu_1082 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_212;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_112_fu_1082 <= hv_113_fu_1086;
            end if; 
        end if;
    end process;

    hv_113_fu_1086_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_113_fu_1086 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_213;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_113_fu_1086 <= hv_114_fu_1090;
            end if; 
        end if;
    end process;

    hv_114_fu_1090_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_114_fu_1090 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_214;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_114_fu_1090 <= hv_115_fu_1094;
            end if; 
        end if;
    end process;

    hv_115_fu_1094_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_115_fu_1094 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_215;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_115_fu_1094 <= hv_116_fu_1098;
            end if; 
        end if;
    end process;

    hv_116_fu_1098_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_116_fu_1098 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_216;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_116_fu_1098 <= hv_117_fu_1102;
            end if; 
        end if;
    end process;

    hv_117_fu_1102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_117_fu_1102 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_217;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_117_fu_1102 <= hv_118_fu_1106;
            end if; 
        end if;
    end process;

    hv_118_fu_1106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_118_fu_1106 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_218;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_118_fu_1106 <= hv_119_fu_1110;
            end if; 
        end if;
    end process;

    hv_119_fu_1110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_119_fu_1110 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_219;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                hv_119_fu_1110 <= ap_phi_mux_Hv_2_phi_fu_2759_p4;
            end if; 
        end if;
    end process;

    hv_11_fu_678_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_11_fu_678 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_120;
            elsif (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                hv_11_fu_678 <= hv_12_fu_754;
            end if; 
        end if;
    end process;

    hv_12_fu_754_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_12_fu_754 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_121;
            elsif (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                hv_12_fu_754 <= hv_13_fu_758;
            end if; 
        end if;
    end process;

    hv_13_fu_758_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_13_fu_758 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_122;
            elsif (((icmp_ln84_reg_8036_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                hv_13_fu_758 <= hv_14_fu_762;
            end if; 
        end if;
    end process;

    hv_14_fu_762_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_14_fu_762 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_123;
            elsif (((icmp_ln84_reg_8036_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                hv_14_fu_762 <= hv_15_fu_766;
            end if; 
        end if;
    end process;

    hv_15_fu_766_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_15_fu_766 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_124;
            elsif (((icmp_ln84_reg_8036_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                hv_15_fu_766 <= hv_16_fu_770;
            end if; 
        end if;
    end process;

    hv_16_fu_770_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_16_fu_770 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_125;
            elsif (((icmp_ln84_reg_8036_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                hv_16_fu_770 <= hv_17_fu_774;
            end if; 
        end if;
    end process;

    hv_17_fu_774_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_17_fu_774 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_126;
            elsif (((icmp_ln84_reg_8036_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                hv_17_fu_774 <= hv_18_fu_778;
            end if; 
        end if;
    end process;

    hv_18_fu_778_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_18_fu_778 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_127;
            elsif (((icmp_ln84_reg_8036_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                hv_18_fu_778 <= hv_19_fu_782;
            end if; 
        end if;
    end process;

    hv_19_fu_782_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_19_fu_782 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_128;
            elsif (((icmp_ln84_reg_8036_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                hv_19_fu_782 <= hv_20_fu_786;
            end if; 
        end if;
    end process;

    hv_1_fu_718_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_1_fu_718 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_111;
            elsif (((icmp_ln84_fu_3454_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                hv_1_fu_718 <= hv_2_fu_722;
            end if; 
        end if;
    end process;

    hv_20_fu_786_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_20_fu_786 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_129;
            elsif (((icmp_ln84_reg_8036_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                hv_20_fu_786 <= hv_139_reg_8196_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    hv_22_fu_682_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_22_fu_682 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_130;
            elsif (((icmp_ln84_reg_8036_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                hv_22_fu_682 <= hv_23_fu_790;
            end if; 
        end if;
    end process;

    hv_23_fu_790_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_23_fu_790 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_131;
            elsif (((icmp_ln84_reg_8036_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                hv_23_fu_790 <= hv_24_fu_794;
            end if; 
        end if;
    end process;

    hv_24_fu_794_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_24_fu_794 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_132;
            elsif (((icmp_ln84_reg_8036_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                hv_24_fu_794 <= hv_25_fu_798;
            end if; 
        end if;
    end process;

    hv_25_fu_798_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_25_fu_798 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_133;
            elsif (((icmp_ln84_reg_8036_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                hv_25_fu_798 <= hv_26_fu_802;
            end if; 
        end if;
    end process;

    hv_26_fu_802_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_26_fu_802 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_134;
            elsif (((icmp_ln84_reg_8036_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                hv_26_fu_802 <= hv_27_fu_806;
            end if; 
        end if;
    end process;

    hv_27_fu_806_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_27_fu_806 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_135;
            elsif (((icmp_ln84_reg_8036_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                hv_27_fu_806 <= hv_28_fu_810;
            end if; 
        end if;
    end process;

    hv_28_fu_810_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_28_fu_810 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_136;
            elsif (((icmp_ln84_reg_8036_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                hv_28_fu_810 <= hv_29_fu_814;
            end if; 
        end if;
    end process;

    hv_29_fu_814_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_29_fu_814 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_137;
            elsif (((icmp_ln84_reg_8036_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                hv_29_fu_814 <= hv_30_fu_818;
            end if; 
        end if;
    end process;

    hv_2_fu_722_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_2_fu_722 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_112;
            elsif (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                hv_2_fu_722 <= hv_3_fu_726;
            end if; 
        end if;
    end process;

    hv_30_fu_818_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_30_fu_818 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_138;
            elsif (((icmp_ln84_reg_8036_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                hv_30_fu_818 <= hv_31_fu_822;
            end if; 
        end if;
    end process;

    hv_31_fu_822_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_31_fu_822 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_139;
            elsif (((icmp_ln84_reg_8036_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                hv_31_fu_822 <= hv_149_reg_8357_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    hv_33_fu_686_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_33_fu_686 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_140;
            elsif (((icmp_ln84_reg_8036_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                hv_33_fu_686 <= hv_150_reg_8591;
            end if; 
        end if;
    end process;

    hv_34_fu_826_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_34_fu_826 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_141;
            elsif (((icmp_ln84_reg_8036_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                hv_34_fu_826 <= hv_35_fu_830;
            end if; 
        end if;
    end process;

    hv_35_fu_830_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_35_fu_830 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_142;
            elsif (((icmp_ln84_reg_8036_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                hv_35_fu_830 <= hv_36_fu_834;
            end if; 
        end if;
    end process;

    hv_36_fu_834_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_36_fu_834 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_143;
            elsif (((icmp_ln84_reg_8036_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                hv_36_fu_834 <= hv_37_fu_838;
            end if; 
        end if;
    end process;

    hv_37_fu_838_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_37_fu_838 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_144;
            elsif (((icmp_ln84_reg_8036_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                hv_37_fu_838 <= hv_38_fu_842;
            end if; 
        end if;
    end process;

    hv_38_fu_842_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_38_fu_842 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_145;
            elsif (((icmp_ln84_reg_8036_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                hv_38_fu_842 <= hv_39_fu_846;
            end if; 
        end if;
    end process;

    hv_39_fu_846_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_39_fu_846 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_146;
            elsif (((icmp_ln84_reg_8036_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                hv_39_fu_846 <= hv_40_fu_850;
            end if; 
        end if;
    end process;

    hv_3_fu_726_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_3_fu_726 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_113;
            elsif (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                hv_3_fu_726 <= hv_4_fu_730;
            end if; 
        end if;
    end process;

    hv_40_fu_850_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_40_fu_850 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_147;
            elsif (((icmp_ln84_reg_8036_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                hv_40_fu_850 <= hv_41_fu_854;
            end if; 
        end if;
    end process;

    hv_41_fu_854_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_41_fu_854 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_148;
            elsif (((icmp_ln84_reg_8036_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                hv_41_fu_854 <= hv_42_fu_858;
            end if; 
        end if;
    end process;

    hv_42_fu_858_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_42_fu_858 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_149;
            elsif (((icmp_ln84_reg_8036_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                hv_42_fu_858 <= hv_159_reg_8439_pp0_iter4_reg;
            end if; 
        end if;
    end process;

    hv_44_fu_690_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_44_fu_690 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_150;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                hv_44_fu_690 <= hv_160_reg_8684;
            end if; 
        end if;
    end process;

    hv_45_fu_862_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_45_fu_862 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_151;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                hv_45_fu_862 <= hv_46_fu_866;
            end if; 
        end if;
    end process;

    hv_46_fu_866_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_46_fu_866 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_152;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                hv_46_fu_866 <= hv_47_fu_870;
            end if; 
        end if;
    end process;

    hv_47_fu_870_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_47_fu_870 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_153;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_47_fu_870 <= hv_48_fu_874;
            end if; 
        end if;
    end process;

    hv_48_fu_874_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_48_fu_874 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_154;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_48_fu_874 <= hv_49_fu_878;
            end if; 
        end if;
    end process;

    hv_49_fu_878_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_49_fu_878 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_155;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_49_fu_878 <= hv_50_fu_882;
            end if; 
        end if;
    end process;

    hv_4_fu_730_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_4_fu_730 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_114;
            elsif (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                hv_4_fu_730 <= hv_5_fu_734;
            end if; 
        end if;
    end process;

    hv_50_fu_882_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_50_fu_882 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_156;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_50_fu_882 <= hv_51_fu_886;
            end if; 
        end if;
    end process;

    hv_51_fu_886_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_51_fu_886 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_157;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_51_fu_886 <= hv_52_fu_890;
            end if; 
        end if;
    end process;

    hv_52_fu_890_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_52_fu_890 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_158;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_52_fu_890 <= hv_53_fu_894;
            end if; 
        end if;
    end process;

    hv_53_fu_894_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_53_fu_894 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_159;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_53_fu_894 <= hv_169_reg_8488_pp0_iter5_reg;
            end if; 
        end if;
    end process;

    hv_55_fu_694_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_55_fu_694 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_160;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                hv_55_fu_694 <= hv_170_reg_8756;
            end if; 
        end if;
    end process;

    hv_56_fu_898_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_56_fu_898 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_161;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_56_fu_898 <= hv_57_fu_902;
            end if; 
        end if;
    end process;

    hv_57_fu_902_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_57_fu_902 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_162;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_57_fu_902 <= hv_58_fu_906;
            end if; 
        end if;
    end process;

    hv_58_fu_906_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_58_fu_906 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_163;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_58_fu_906 <= hv_59_fu_910;
            end if; 
        end if;
    end process;

    hv_59_fu_910_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_59_fu_910 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_164;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_59_fu_910 <= hv_60_fu_914;
            end if; 
        end if;
    end process;

    hv_5_fu_734_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_5_fu_734 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_115;
            elsif (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_5_fu_734 <= hv_6_fu_738;
            end if; 
        end if;
    end process;

    hv_60_fu_914_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_60_fu_914 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_165;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_60_fu_914 <= hv_61_fu_918;
            end if; 
        end if;
    end process;

    hv_61_fu_918_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_61_fu_918 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_166;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_61_fu_918 <= hv_62_fu_922;
            end if; 
        end if;
    end process;

    hv_62_fu_922_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_62_fu_922 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_167;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_62_fu_922 <= hv_63_fu_926;
            end if; 
        end if;
    end process;

    hv_63_fu_926_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_63_fu_926 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_168;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_63_fu_926 <= hv_64_fu_930;
            end if; 
        end if;
    end process;

    hv_64_fu_930_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_64_fu_930 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_169;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_64_fu_930 <= hv_179_reg_8547_pp0_iter5_reg;
            end if; 
        end if;
    end process;

    hv_66_fu_698_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_66_fu_698 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_170;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                hv_66_fu_698 <= hv_180_reg_8811;
            end if; 
        end if;
    end process;

    hv_67_fu_934_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_67_fu_934 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_171;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_67_fu_934 <= hv_68_fu_938;
            end if; 
        end if;
    end process;

    hv_68_fu_938_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_68_fu_938 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_172;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_68_fu_938 <= hv_69_fu_942;
            end if; 
        end if;
    end process;

    hv_69_fu_942_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_69_fu_942 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_173;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_69_fu_942 <= hv_70_fu_946;
            end if; 
        end if;
    end process;

    hv_6_fu_738_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_6_fu_738 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_116;
            elsif (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_6_fu_738 <= hv_7_fu_742;
            end if; 
        end if;
    end process;

    hv_70_fu_946_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_70_fu_946 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_174;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_70_fu_946 <= hv_71_fu_950;
            end if; 
        end if;
    end process;

    hv_71_fu_950_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_71_fu_950 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_175;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_71_fu_950 <= hv_72_fu_954;
            end if; 
        end if;
    end process;

    hv_72_fu_954_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_72_fu_954 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_176;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_72_fu_954 <= hv_73_fu_958;
            end if; 
        end if;
    end process;

    hv_73_fu_958_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_73_fu_958 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_177;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_73_fu_958 <= hv_74_fu_962;
            end if; 
        end if;
    end process;

    hv_74_fu_962_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_74_fu_962 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_178;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_74_fu_962 <= hv_75_fu_966;
            end if; 
        end if;
    end process;

    hv_75_fu_966_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_75_fu_966 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_179;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_75_fu_966 <= hv_189_reg_8602_pp0_iter4_reg;
            end if; 
        end if;
    end process;

    hv_77_fu_702_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_77_fu_702 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_180;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                hv_77_fu_702 <= hv_190_reg_8866;
            end if; 
        end if;
    end process;

    hv_78_fu_970_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_78_fu_970 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_181;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_78_fu_970 <= hv_79_fu_974;
            end if; 
        end if;
    end process;

    hv_79_fu_974_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_79_fu_974 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_182;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_79_fu_974 <= hv_80_fu_978;
            end if; 
        end if;
    end process;

    hv_7_fu_742_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_7_fu_742 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_117;
            elsif (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_7_fu_742 <= hv_8_fu_746;
            end if; 
        end if;
    end process;

    hv_80_fu_978_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_80_fu_978 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_183;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_80_fu_978 <= hv_81_fu_982;
            end if; 
        end if;
    end process;

    hv_81_fu_982_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_81_fu_982 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_184;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_81_fu_982 <= hv_82_fu_986;
            end if; 
        end if;
    end process;

    hv_82_fu_986_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_82_fu_986 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_185;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_82_fu_986 <= hv_83_fu_990;
            end if; 
        end if;
    end process;

    hv_83_fu_990_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_83_fu_990 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_186;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_83_fu_990 <= hv_84_fu_994;
            end if; 
        end if;
    end process;

    hv_84_fu_994_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_84_fu_994 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_187;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_84_fu_994 <= hv_85_fu_998;
            end if; 
        end if;
    end process;

    hv_85_fu_998_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_85_fu_998 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_188;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                hv_85_fu_998 <= hv_198_reg_8915;
            end if; 
        end if;
    end process;

    hv_86_fu_1002_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_86_fu_1002 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_189;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_86_fu_1002 <= hv_199_reg_8661;
            end if; 
        end if;
    end process;

    hv_88_fu_706_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_88_fu_706 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_190;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                hv_88_fu_706 <= hv_200_reg_8922;
            end if; 
        end if;
    end process;

    hv_89_fu_1006_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_89_fu_1006 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_191;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_89_fu_1006 <= hv_90_fu_1010;
            end if; 
        end if;
    end process;

    hv_8_fu_746_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_8_fu_746 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_118;
            elsif (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                hv_8_fu_746 <= hv_9_fu_750;
            end if; 
        end if;
    end process;

    hv_90_fu_1010_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_90_fu_1010 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_192;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_90_fu_1010 <= hv_91_fu_1014;
            end if; 
        end if;
    end process;

    hv_91_fu_1014_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_91_fu_1014 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_193;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_91_fu_1014 <= hv_92_fu_1018;
            end if; 
        end if;
    end process;

    hv_92_fu_1018_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_92_fu_1018 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_194;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_92_fu_1018 <= hv_93_fu_1022;
            end if; 
        end if;
    end process;

    hv_93_fu_1022_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_93_fu_1022 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_195;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_93_fu_1022 <= hv_94_fu_1026;
            end if; 
        end if;
    end process;

    hv_94_fu_1026_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_94_fu_1026 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_196;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_94_fu_1026 <= hv_95_fu_1030;
            end if; 
        end if;
    end process;

    hv_95_fu_1030_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_95_fu_1030 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_197;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_95_fu_1030 <= hv_96_fu_1034;
            end if; 
        end if;
    end process;

    hv_96_fu_1034_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_96_fu_1034 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_198;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_96_fu_1034 <= hv_97_fu_1038;
            end if; 
        end if;
    end process;

    hv_97_fu_1038_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_97_fu_1038 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_199;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                hv_97_fu_1038 <= reg_2811;
            end if; 
        end if;
    end process;

    hv_99_fu_710_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_99_fu_710 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_200;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                hv_99_fu_710 <= hv_210_reg_8977;
            end if; 
        end if;
    end process;

    hv_9_fu_750_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_9_fu_750 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_119;
            elsif (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                hv_9_fu_750 <= reg_2811;
            end if; 
        end if;
    end process;

    hv_fu_674_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hv_fu_674 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_110;
            elsif (((icmp_ln84_fu_3454_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                hv_fu_674 <= hv_1_fu_718;
            end if; 
        end if;
    end process;

    pix_fu_662_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                pix_fu_662 <= ap_const_lv31_0;
            elsif (((icmp_ln84_fu_3454_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                pix_fu_662 <= pix_2_fu_3459_p2;
            end if; 
        end if;
    end process;

    reuse_addr_reg150_fu_646_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                reuse_addr_reg150_fu_646 <= ap_const_lv64_FFFFFFFFFFFFFFFF;
            elsif (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                reuse_addr_reg150_fu_646 <= idxprom51_reg_8040;
            end if; 
        end if;
    end process;

    reuse_addr_reg156_fu_638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                reuse_addr_reg156_fu_638 <= ap_const_lv64_FFFFFFFFFFFFFFFF;
            elsif (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                reuse_addr_reg156_fu_638 <= idxprom51_reg_8040;
            end if; 
        end if;
    end process;

    reuse_addr_reg162_fu_630_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                reuse_addr_reg162_fu_630 <= ap_const_lv64_FFFFFFFFFFFFFFFF;
            elsif (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                reuse_addr_reg162_fu_630 <= idxprom51_reg_8040;
            end if; 
        end if;
    end process;

    reuse_addr_reg168_fu_622_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                reuse_addr_reg168_fu_622 <= ap_const_lv64_FFFFFFFFFFFFFFFF;
            elsif (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                reuse_addr_reg168_fu_622 <= idxprom51_reg_8040;
            end if; 
        end if;
    end process;

    reuse_addr_reg174_fu_614_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                reuse_addr_reg174_fu_614 <= ap_const_lv64_FFFFFFFFFFFFFFFF;
            elsif (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                reuse_addr_reg174_fu_614 <= idxprom51_reg_8040;
            end if; 
        end if;
    end process;

    reuse_addr_reg_fu_654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                reuse_addr_reg_fu_654 <= ap_const_lv64_FFFFFFFFFFFFFFFF;
            elsif (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                reuse_addr_reg_fu_654 <= idxprom51_reg_8040;
            end if; 
        end if;
    end process;

    reuse_reg149_fu_650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                reuse_reg149_fu_650 <= ap_const_lv8_0;
            elsif (((icmp_ln84_reg_8036_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                reuse_reg149_fu_650 <= hv_199_fu_4952_p3;
            end if; 
        end if;
    end process;

    reuse_reg155_fu_642_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                reuse_reg155_fu_642 <= ap_const_lv8_0;
            elsif (((icmp_ln84_reg_8036_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                reuse_reg155_fu_642 <= hv_189_fu_4782_p3;
            end if; 
        end if;
    end process;

    reuse_reg161_fu_634_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                reuse_reg161_fu_634 <= ap_const_lv8_0;
            elsif (((icmp_ln84_reg_8036_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                reuse_reg161_fu_634 <= hv_179_fu_4621_p3;
            end if; 
        end if;
    end process;

    reuse_reg167_fu_626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                reuse_reg167_fu_626 <= ap_const_lv8_0;
            elsif (((icmp_ln84_reg_8036_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                reuse_reg167_fu_626 <= hv_169_fu_4455_p3;
            end if; 
        end if;
    end process;

    reuse_reg173_fu_618_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                reuse_reg173_fu_618 <= ap_const_lv8_0;
            elsif (((icmp_ln84_reg_8036_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                reuse_reg173_fu_618 <= hv_159_fu_4285_p3;
            end if; 
        end if;
    end process;

    reuse_reg_fu_658_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                reuse_reg_fu_658 <= ap_const_lv8_0;
            elsif (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                reuse_reg_fu_658 <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_q0;
            end if; 
        end if;
    end process;

    row_fu_666_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                row_fu_666 <= ap_const_lv32_0;
            elsif (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                row_fu_666 <= row_1_fu_3778_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186 <= idxprom51_reg_8040(10 - 1 downto 0);
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181 <= idxprom51_reg_8040(10 - 1 downto 0);
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_addr_reg_8176 <= idxprom51_reg_8040(10 - 1 downto 0);
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_4_addr_reg_8171 <= idxprom51_reg_8040(10 - 1 downto 0);
                BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191 <= idxprom51_reg_8040(10 - 1 downto 0);
                addr_cmp153_reg_8227 <= addr_cmp153_fu_3656_p2;
                addr_cmp159_reg_8222 <= addr_cmp159_fu_3648_p2;
                addr_cmp165_reg_8217 <= addr_cmp165_fu_3640_p2;
                addr_cmp171_reg_8212 <= addr_cmp171_fu_3632_p2;
                addr_cmp177_reg_8207 <= addr_cmp177_fu_3624_p2;
                addr_cmp_reg_8232 <= addr_cmp_fu_3664_p2;
                and_ln126_2_reg_8237 <= and_ln126_2_fu_3714_p2;
                b_reg_8144 <= b_fu_3602_p1;
                count_6_reg_8244 <= count_6_fu_3753_p3;
                count_7_reg_8254 <= count_7_fu_3766_p2;
                g_reg_8133 <= in_stream_TDATA(15 downto 8);
                icmp_ln139_4_reg_8249 <= icmp_ln139_4_fu_3761_p2;
                icmp_ln31_reg_8156 <= icmp_ln31_fu_3606_p2;
                icmp_ln34_reg_8161 <= icmp_ln34_fu_3612_p2;
                r_reg_8123 <= in_stream_TDATA(23 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter1_reg <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186;
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter2_reg <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter1_reg;
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter3_reg <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter2_reg;
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter4_reg <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter3_reg;
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181_pp0_iter1_reg <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181;
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181_pp0_iter2_reg <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181_pp0_iter1_reg;
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181_pp0_iter3_reg <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181_pp0_iter2_reg;
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_addr_reg_8176_pp0_iter1_reg <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_addr_reg_8176;
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_addr_reg_8176_pp0_iter2_reg <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_addr_reg_8176_pp0_iter1_reg;
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_4_addr_reg_8171_pp0_iter1_reg <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_4_addr_reg_8171;
                BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter1_reg <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191;
                BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter2_reg <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter1_reg;
                BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter3_reg <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter2_reg;
                BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter4_reg <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter3_reg;
                addr_cmp153_reg_8227_pp0_iter1_reg <= addr_cmp153_reg_8227;
                addr_cmp153_reg_8227_pp0_iter2_reg <= addr_cmp153_reg_8227_pp0_iter1_reg;
                addr_cmp153_reg_8227_pp0_iter3_reg <= addr_cmp153_reg_8227_pp0_iter2_reg;
                addr_cmp159_reg_8222_pp0_iter1_reg <= addr_cmp159_reg_8222;
                addr_cmp159_reg_8222_pp0_iter2_reg <= addr_cmp159_reg_8222_pp0_iter1_reg;
                addr_cmp165_reg_8217_pp0_iter1_reg <= addr_cmp165_reg_8217;
                addr_cmp171_reg_8212_pp0_iter1_reg <= addr_cmp171_reg_8212;
                addr_cmp_reg_8232_pp0_iter1_reg <= addr_cmp_reg_8232;
                addr_cmp_reg_8232_pp0_iter2_reg <= addr_cmp_reg_8232_pp0_iter1_reg;
                addr_cmp_reg_8232_pp0_iter3_reg <= addr_cmp_reg_8232_pp0_iter2_reg;
                addr_cmp_reg_8232_pp0_iter4_reg <= addr_cmp_reg_8232_pp0_iter3_reg;
                and_ln126_2_reg_8237_pp0_iter10_reg <= and_ln126_2_reg_8237_pp0_iter9_reg;
                and_ln126_2_reg_8237_pp0_iter11_reg <= and_ln126_2_reg_8237_pp0_iter10_reg;
                and_ln126_2_reg_8237_pp0_iter12_reg <= and_ln126_2_reg_8237_pp0_iter11_reg;
                and_ln126_2_reg_8237_pp0_iter13_reg <= and_ln126_2_reg_8237_pp0_iter12_reg;
                and_ln126_2_reg_8237_pp0_iter14_reg <= and_ln126_2_reg_8237_pp0_iter13_reg;
                and_ln126_2_reg_8237_pp0_iter1_reg <= and_ln126_2_reg_8237;
                and_ln126_2_reg_8237_pp0_iter2_reg <= and_ln126_2_reg_8237_pp0_iter1_reg;
                and_ln126_2_reg_8237_pp0_iter3_reg <= and_ln126_2_reg_8237_pp0_iter2_reg;
                and_ln126_2_reg_8237_pp0_iter4_reg <= and_ln126_2_reg_8237_pp0_iter3_reg;
                and_ln126_2_reg_8237_pp0_iter5_reg <= and_ln126_2_reg_8237_pp0_iter4_reg;
                and_ln126_2_reg_8237_pp0_iter6_reg <= and_ln126_2_reg_8237_pp0_iter5_reg;
                and_ln126_2_reg_8237_pp0_iter7_reg <= and_ln126_2_reg_8237_pp0_iter6_reg;
                and_ln126_2_reg_8237_pp0_iter8_reg <= and_ln126_2_reg_8237_pp0_iter7_reg;
                and_ln126_2_reg_8237_pp0_iter9_reg <= and_ln126_2_reg_8237_pp0_iter8_reg;
                b_reg_8144_pp0_iter10_reg <= b_reg_8144_pp0_iter9_reg;
                b_reg_8144_pp0_iter11_reg <= b_reg_8144_pp0_iter10_reg;
                b_reg_8144_pp0_iter12_reg <= b_reg_8144_pp0_iter11_reg;
                b_reg_8144_pp0_iter13_reg <= b_reg_8144_pp0_iter12_reg;
                b_reg_8144_pp0_iter14_reg <= b_reg_8144_pp0_iter13_reg;
                b_reg_8144_pp0_iter1_reg <= b_reg_8144;
                b_reg_8144_pp0_iter2_reg <= b_reg_8144_pp0_iter1_reg;
                b_reg_8144_pp0_iter3_reg <= b_reg_8144_pp0_iter2_reg;
                b_reg_8144_pp0_iter4_reg <= b_reg_8144_pp0_iter3_reg;
                b_reg_8144_pp0_iter5_reg <= b_reg_8144_pp0_iter4_reg;
                b_reg_8144_pp0_iter6_reg <= b_reg_8144_pp0_iter5_reg;
                b_reg_8144_pp0_iter7_reg <= b_reg_8144_pp0_iter6_reg;
                b_reg_8144_pp0_iter8_reg <= b_reg_8144_pp0_iter7_reg;
                b_reg_8144_pp0_iter9_reg <= b_reg_8144_pp0_iter8_reg;
                count_107_reg_9543 <= count_107_fu_6352_p3;
                count_119_reg_9567 <= count_119_fu_6448_p3;
                count_131_reg_9591 <= count_131_fu_6544_p3;
                count_143_reg_9615 <= count_143_fu_6640_p3;
                count_155_reg_9639 <= count_155_fu_6736_p3;
                count_167_reg_9663 <= count_167_fu_6832_p3;
                count_179_reg_9687 <= count_179_fu_6928_p3;
                count_83_reg_9490 <= count_83_fu_6146_p3;
                count_95_reg_9519 <= count_95_fu_6256_p3;
                g_reg_8133_pp0_iter10_reg <= g_reg_8133_pp0_iter9_reg;
                g_reg_8133_pp0_iter11_reg <= g_reg_8133_pp0_iter10_reg;
                g_reg_8133_pp0_iter12_reg <= g_reg_8133_pp0_iter11_reg;
                g_reg_8133_pp0_iter13_reg <= g_reg_8133_pp0_iter12_reg;
                g_reg_8133_pp0_iter14_reg <= g_reg_8133_pp0_iter13_reg;
                g_reg_8133_pp0_iter1_reg <= g_reg_8133;
                g_reg_8133_pp0_iter2_reg <= g_reg_8133_pp0_iter1_reg;
                g_reg_8133_pp0_iter3_reg <= g_reg_8133_pp0_iter2_reg;
                g_reg_8133_pp0_iter4_reg <= g_reg_8133_pp0_iter3_reg;
                g_reg_8133_pp0_iter5_reg <= g_reg_8133_pp0_iter4_reg;
                g_reg_8133_pp0_iter6_reg <= g_reg_8133_pp0_iter5_reg;
                g_reg_8133_pp0_iter7_reg <= g_reg_8133_pp0_iter6_reg;
                g_reg_8133_pp0_iter8_reg <= g_reg_8133_pp0_iter7_reg;
                g_reg_8133_pp0_iter9_reg <= g_reg_8133_pp0_iter8_reg;
                hv_139_reg_8196_pp0_iter1_reg <= hv_139_reg_8196;
                hv_169_reg_8488_pp0_iter3_reg <= hv_169_reg_8488;
                hv_169_reg_8488_pp0_iter4_reg <= hv_169_reg_8488_pp0_iter3_reg;
                hv_169_reg_8488_pp0_iter5_reg <= hv_169_reg_8488_pp0_iter4_reg;
                icmp_ln139_119_reg_9496 <= icmp_ln139_119_fu_6153_p2;
                icmp_ln139_119_reg_9496_pp0_iter10_reg <= icmp_ln139_119_reg_9496_pp0_iter9_reg;
                icmp_ln139_119_reg_9496_pp0_iter11_reg <= icmp_ln139_119_reg_9496_pp0_iter10_reg;
                icmp_ln139_119_reg_9496_pp0_iter12_reg <= icmp_ln139_119_reg_9496_pp0_iter11_reg;
                icmp_ln139_119_reg_9496_pp0_iter13_reg <= icmp_ln139_119_reg_9496_pp0_iter12_reg;
                icmp_ln139_119_reg_9496_pp0_iter14_reg <= icmp_ln139_119_reg_9496_pp0_iter13_reg;
                icmp_ln139_119_reg_9496_pp0_iter7_reg <= icmp_ln139_119_reg_9496;
                icmp_ln139_119_reg_9496_pp0_iter8_reg <= icmp_ln139_119_reg_9496_pp0_iter7_reg;
                icmp_ln139_119_reg_9496_pp0_iter9_reg <= icmp_ln139_119_reg_9496_pp0_iter8_reg;
                r_reg_8123_pp0_iter10_reg <= r_reg_8123_pp0_iter9_reg;
                r_reg_8123_pp0_iter11_reg <= r_reg_8123_pp0_iter10_reg;
                r_reg_8123_pp0_iter12_reg <= r_reg_8123_pp0_iter11_reg;
                r_reg_8123_pp0_iter13_reg <= r_reg_8123_pp0_iter12_reg;
                r_reg_8123_pp0_iter14_reg <= r_reg_8123_pp0_iter13_reg;
                r_reg_8123_pp0_iter1_reg <= r_reg_8123;
                r_reg_8123_pp0_iter2_reg <= r_reg_8123_pp0_iter1_reg;
                r_reg_8123_pp0_iter3_reg <= r_reg_8123_pp0_iter2_reg;
                r_reg_8123_pp0_iter4_reg <= r_reg_8123_pp0_iter3_reg;
                r_reg_8123_pp0_iter5_reg <= r_reg_8123_pp0_iter4_reg;
                r_reg_8123_pp0_iter6_reg <= r_reg_8123_pp0_iter5_reg;
                r_reg_8123_pp0_iter7_reg <= r_reg_8123_pp0_iter6_reg;
                r_reg_8123_pp0_iter8_reg <= r_reg_8123_pp0_iter7_reg;
                r_reg_8123_pp0_iter9_reg <= r_reg_8123_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_lv1_0 = addr_cmp153_reg_8227_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_load_reg_8553 <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_lv1_0 = addr_cmp159_reg_8222_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_load_reg_8494 <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_lv1_0 = addr_cmp165_reg_8217_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_load_reg_8445 <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = addr_cmp171_reg_8212) and (icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_4_load_reg_8363 <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_fu_3454_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_5_addr_reg_8072 <= idxprom51_fu_3468_p1(10 - 1 downto 0);
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_6_addr_reg_8067 <= idxprom51_fu_3468_p1(10 - 1 downto 0);
                col_1_reg_8097 <= col_1_fu_3543_p2;
                count_3_reg_8087 <= count_3_fu_3530_p3;
                icmp_ln126_2_reg_8077 <= icmp_ln126_2_fu_3478_p2;
                icmp_ln126_3_reg_8082 <= icmp_ln126_3_fu_3484_p2;
                icmp_ln162_reg_8102 <= icmp_ln162_fu_3549_p2;
                    idxprom51_reg_8040(31 downto 0) <= idxprom51_fu_3468_p1(31 downto 0);
                is_last_reg_8092 <= is_last_fu_3538_p2;
                trunc_ln111_reg_8062 <= trunc_ln111_fu_3474_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_5_addr_reg_8072_pp0_iter1_reg <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_5_addr_reg_8072;
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_6_addr_1_reg_8695_pp0_iter6_reg <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_6_addr_1_reg_8695;
                count_104_reg_9537 <= count_104_fu_6328_p3;
                count_116_reg_9561 <= count_116_fu_6424_p3;
                count_128_reg_9585 <= count_128_fu_6520_p3;
                count_140_reg_9609 <= count_140_fu_6616_p3;
                count_152_reg_9633 <= count_152_fu_6712_p3;
                count_164_reg_9657 <= count_164_fu_6808_p3;
                count_176_reg_9681 <= count_176_fu_6904_p3;
                count_80_reg_9484 <= count_80_fu_6116_p3;
                count_92_reg_9513 <= count_92_fu_6228_p3;
                hv_179_reg_8547_pp0_iter4_reg <= hv_179_reg_8547;
                hv_179_reg_8547_pp0_iter5_reg <= hv_179_reg_8547_pp0_iter4_reg;
                icmp_ln84_reg_8036 <= icmp_ln84_fu_3454_p2;
                icmp_ln84_reg_8036_pp0_iter1_reg <= icmp_ln84_reg_8036;
                icmp_ln84_reg_8036_pp0_iter2_reg <= icmp_ln84_reg_8036_pp0_iter1_reg;
                icmp_ln84_reg_8036_pp0_iter3_reg <= icmp_ln84_reg_8036_pp0_iter2_reg;
                icmp_ln84_reg_8036_pp0_iter4_reg <= icmp_ln84_reg_8036_pp0_iter3_reg;
                icmp_ln84_reg_8036_pp0_iter5_reg <= icmp_ln84_reg_8036_pp0_iter4_reg;
                icmp_ln84_reg_8036_pp0_iter6_reg <= icmp_ln84_reg_8036_pp0_iter5_reg;
                is_last_reg_8092_pp0_iter10_reg <= is_last_reg_8092_pp0_iter9_reg;
                is_last_reg_8092_pp0_iter11_reg <= is_last_reg_8092_pp0_iter10_reg;
                is_last_reg_8092_pp0_iter12_reg <= is_last_reg_8092_pp0_iter11_reg;
                is_last_reg_8092_pp0_iter13_reg <= is_last_reg_8092_pp0_iter12_reg;
                is_last_reg_8092_pp0_iter14_reg <= is_last_reg_8092_pp0_iter13_reg;
                is_last_reg_8092_pp0_iter1_reg <= is_last_reg_8092;
                is_last_reg_8092_pp0_iter2_reg <= is_last_reg_8092_pp0_iter1_reg;
                is_last_reg_8092_pp0_iter3_reg <= is_last_reg_8092_pp0_iter2_reg;
                is_last_reg_8092_pp0_iter4_reg <= is_last_reg_8092_pp0_iter3_reg;
                is_last_reg_8092_pp0_iter5_reg <= is_last_reg_8092_pp0_iter4_reg;
                is_last_reg_8092_pp0_iter6_reg <= is_last_reg_8092_pp0_iter5_reg;
                is_last_reg_8092_pp0_iter7_reg <= is_last_reg_8092_pp0_iter6_reg;
                is_last_reg_8092_pp0_iter8_reg <= is_last_reg_8092_pp0_iter7_reg;
                is_last_reg_8092_pp0_iter9_reg <= is_last_reg_8092_pp0_iter8_reg;
                trunc_ln111_reg_8062_pp0_iter1_reg <= trunc_ln111_reg_8062;
                trunc_ln111_reg_8062_pp0_iter2_reg <= trunc_ln111_reg_8062_pp0_iter1_reg;
                trunc_ln111_reg_8062_pp0_iter3_reg <= trunc_ln111_reg_8062_pp0_iter2_reg;
                trunc_ln111_reg_8062_pp0_iter4_reg <= trunc_ln111_reg_8062_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_5_load_reg_8202 <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_q0;
                hv_139_reg_8196 <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_6_addr_1_reg_8695 <= zext_ln111_fu_5065_p1(10 - 1 downto 0);
                BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_7_addr_1_reg_8690 <= zext_ln111_fu_5065_p1(10 - 1 downto 0);
                count_68_reg_8700 <= count_68_fu_5099_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_lv1_0 = addr_cmp_reg_8232_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_load_reg_8608 <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                add_ln139_8_reg_8378 <= add_ln139_8_fu_4135_p2;
                count_14_reg_8368 <= count_14_fu_4127_p3;
                hv_149_reg_8357 <= hv_149_fu_4098_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                ap_phi_reg_pp0_iter1_hue_3_reg_2744 <= ap_phi_reg_pp0_iter0_hue_3_reg_2744;
                hv_128_reg_8322 <= hv_9_fu_750;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter2_Hv_2_reg_2755 <= ap_phi_reg_pp0_iter1_Hv_2_reg_2755;
                ap_phi_reg_pp0_iter2_hue_3_reg_2744 <= ap_phi_reg_pp0_iter1_hue_3_reg_2744;
                hv_136_reg_8456 <= hv_18_fu_778;
                hv_137_reg_8461 <= hv_19_fu_782;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_Hv_2_reg_2755 <= ap_phi_reg_pp0_iter2_Hv_2_reg_2755;
                ap_phi_reg_pp0_iter3_hue_3_reg_2744 <= ap_phi_reg_pp0_iter2_hue_3_reg_2744;
                hv_143_reg_8521 <= hv_26_fu_802;
                hv_144_reg_8526 <= hv_27_fu_806;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter4_Hv_2_reg_2755 <= ap_phi_reg_pp0_iter3_Hv_2_reg_2755;
                ap_phi_reg_pp0_iter4_hue_3_reg_2744 <= ap_phi_reg_pp0_iter3_hue_3_reg_2744;
                hv_150_reg_8591 <= hv_34_fu_826;
                hv_151_reg_8597 <= hv_35_fu_830;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter5_Hv_2_reg_2755 <= ap_phi_reg_pp0_iter4_Hv_2_reg_2755;
                ap_phi_reg_pp0_iter5_hue_3_reg_2744 <= ap_phi_reg_pp0_iter4_hue_3_reg_2744;
                hv_158_reg_8673 <= hv_42_fu_858;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                ap_phi_reg_pp0_iter6_Hv_2_reg_2755 <= ap_phi_reg_pp0_iter5_Hv_2_reg_2755;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                count_101_reg_9531 <= count_101_fu_6304_p3;
                count_113_reg_9555 <= count_113_fu_6400_p3;
                count_125_reg_9579 <= count_125_fu_6496_p3;
                count_137_reg_9603 <= count_137_fu_6592_p3;
                count_149_reg_9627 <= count_149_fu_6688_p3;
                count_161_reg_9651 <= count_161_fu_6784_p3;
                count_173_reg_9675 <= count_173_fu_6880_p3;
                count_89_reg_9507 <= count_89_fu_6204_p3;
                hv_149_reg_8357_pp0_iter1_reg <= hv_149_reg_8357;
                hv_149_reg_8357_pp0_iter2_reg <= hv_149_reg_8357_pp0_iter1_reg;
                hv_189_reg_8602_pp0_iter4_reg <= hv_189_reg_8602;
                icmp_ln139_100_reg_9374_pp0_iter10_reg <= icmp_ln139_100_reg_9374_pp0_iter9_reg;
                icmp_ln139_100_reg_9374_pp0_iter11_reg <= icmp_ln139_100_reg_9374_pp0_iter10_reg;
                icmp_ln139_100_reg_9374_pp0_iter6_reg <= icmp_ln139_100_reg_9374;
                icmp_ln139_100_reg_9374_pp0_iter7_reg <= icmp_ln139_100_reg_9374_pp0_iter6_reg;
                icmp_ln139_100_reg_9374_pp0_iter8_reg <= icmp_ln139_100_reg_9374_pp0_iter7_reg;
                icmp_ln139_100_reg_9374_pp0_iter9_reg <= icmp_ln139_100_reg_9374_pp0_iter8_reg;
                icmp_ln139_101_reg_9379_pp0_iter10_reg <= icmp_ln139_101_reg_9379_pp0_iter9_reg;
                icmp_ln139_101_reg_9379_pp0_iter11_reg <= icmp_ln139_101_reg_9379_pp0_iter10_reg;
                icmp_ln139_101_reg_9379_pp0_iter6_reg <= icmp_ln139_101_reg_9379;
                icmp_ln139_101_reg_9379_pp0_iter7_reg <= icmp_ln139_101_reg_9379_pp0_iter6_reg;
                icmp_ln139_101_reg_9379_pp0_iter8_reg <= icmp_ln139_101_reg_9379_pp0_iter7_reg;
                icmp_ln139_101_reg_9379_pp0_iter9_reg <= icmp_ln139_101_reg_9379_pp0_iter8_reg;
                icmp_ln139_102_reg_9384_pp0_iter10_reg <= icmp_ln139_102_reg_9384_pp0_iter9_reg;
                icmp_ln139_102_reg_9384_pp0_iter11_reg <= icmp_ln139_102_reg_9384_pp0_iter10_reg;
                icmp_ln139_102_reg_9384_pp0_iter6_reg <= icmp_ln139_102_reg_9384;
                icmp_ln139_102_reg_9384_pp0_iter7_reg <= icmp_ln139_102_reg_9384_pp0_iter6_reg;
                icmp_ln139_102_reg_9384_pp0_iter8_reg <= icmp_ln139_102_reg_9384_pp0_iter7_reg;
                icmp_ln139_102_reg_9384_pp0_iter9_reg <= icmp_ln139_102_reg_9384_pp0_iter8_reg;
                icmp_ln139_103_reg_9389_pp0_iter10_reg <= icmp_ln139_103_reg_9389_pp0_iter9_reg;
                icmp_ln139_103_reg_9389_pp0_iter11_reg <= icmp_ln139_103_reg_9389_pp0_iter10_reg;
                icmp_ln139_103_reg_9389_pp0_iter6_reg <= icmp_ln139_103_reg_9389;
                icmp_ln139_103_reg_9389_pp0_iter7_reg <= icmp_ln139_103_reg_9389_pp0_iter6_reg;
                icmp_ln139_103_reg_9389_pp0_iter8_reg <= icmp_ln139_103_reg_9389_pp0_iter7_reg;
                icmp_ln139_103_reg_9389_pp0_iter9_reg <= icmp_ln139_103_reg_9389_pp0_iter8_reg;
                icmp_ln139_104_reg_9394_pp0_iter10_reg <= icmp_ln139_104_reg_9394_pp0_iter9_reg;
                icmp_ln139_104_reg_9394_pp0_iter11_reg <= icmp_ln139_104_reg_9394_pp0_iter10_reg;
                icmp_ln139_104_reg_9394_pp0_iter6_reg <= icmp_ln139_104_reg_9394;
                icmp_ln139_104_reg_9394_pp0_iter7_reg <= icmp_ln139_104_reg_9394_pp0_iter6_reg;
                icmp_ln139_104_reg_9394_pp0_iter8_reg <= icmp_ln139_104_reg_9394_pp0_iter7_reg;
                icmp_ln139_104_reg_9394_pp0_iter9_reg <= icmp_ln139_104_reg_9394_pp0_iter8_reg;
                icmp_ln139_105_reg_9399_pp0_iter10_reg <= icmp_ln139_105_reg_9399_pp0_iter9_reg;
                icmp_ln139_105_reg_9399_pp0_iter11_reg <= icmp_ln139_105_reg_9399_pp0_iter10_reg;
                icmp_ln139_105_reg_9399_pp0_iter6_reg <= icmp_ln139_105_reg_9399;
                icmp_ln139_105_reg_9399_pp0_iter7_reg <= icmp_ln139_105_reg_9399_pp0_iter6_reg;
                icmp_ln139_105_reg_9399_pp0_iter8_reg <= icmp_ln139_105_reg_9399_pp0_iter7_reg;
                icmp_ln139_105_reg_9399_pp0_iter9_reg <= icmp_ln139_105_reg_9399_pp0_iter8_reg;
                icmp_ln139_106_reg_9404_pp0_iter10_reg <= icmp_ln139_106_reg_9404_pp0_iter9_reg;
                icmp_ln139_106_reg_9404_pp0_iter11_reg <= icmp_ln139_106_reg_9404_pp0_iter10_reg;
                icmp_ln139_106_reg_9404_pp0_iter6_reg <= icmp_ln139_106_reg_9404;
                icmp_ln139_106_reg_9404_pp0_iter7_reg <= icmp_ln139_106_reg_9404_pp0_iter6_reg;
                icmp_ln139_106_reg_9404_pp0_iter8_reg <= icmp_ln139_106_reg_9404_pp0_iter7_reg;
                icmp_ln139_106_reg_9404_pp0_iter9_reg <= icmp_ln139_106_reg_9404_pp0_iter8_reg;
                icmp_ln139_107_reg_9409_pp0_iter10_reg <= icmp_ln139_107_reg_9409_pp0_iter9_reg;
                icmp_ln139_107_reg_9409_pp0_iter11_reg <= icmp_ln139_107_reg_9409_pp0_iter10_reg;
                icmp_ln139_107_reg_9409_pp0_iter12_reg <= icmp_ln139_107_reg_9409_pp0_iter11_reg;
                icmp_ln139_107_reg_9409_pp0_iter6_reg <= icmp_ln139_107_reg_9409;
                icmp_ln139_107_reg_9409_pp0_iter7_reg <= icmp_ln139_107_reg_9409_pp0_iter6_reg;
                icmp_ln139_107_reg_9409_pp0_iter8_reg <= icmp_ln139_107_reg_9409_pp0_iter7_reg;
                icmp_ln139_107_reg_9409_pp0_iter9_reg <= icmp_ln139_107_reg_9409_pp0_iter8_reg;
                icmp_ln139_108_reg_9414_pp0_iter10_reg <= icmp_ln139_108_reg_9414_pp0_iter9_reg;
                icmp_ln139_108_reg_9414_pp0_iter11_reg <= icmp_ln139_108_reg_9414_pp0_iter10_reg;
                icmp_ln139_108_reg_9414_pp0_iter12_reg <= icmp_ln139_108_reg_9414_pp0_iter11_reg;
                icmp_ln139_108_reg_9414_pp0_iter6_reg <= icmp_ln139_108_reg_9414;
                icmp_ln139_108_reg_9414_pp0_iter7_reg <= icmp_ln139_108_reg_9414_pp0_iter6_reg;
                icmp_ln139_108_reg_9414_pp0_iter8_reg <= icmp_ln139_108_reg_9414_pp0_iter7_reg;
                icmp_ln139_108_reg_9414_pp0_iter9_reg <= icmp_ln139_108_reg_9414_pp0_iter8_reg;
                icmp_ln139_109_reg_9419_pp0_iter10_reg <= icmp_ln139_109_reg_9419_pp0_iter9_reg;
                icmp_ln139_109_reg_9419_pp0_iter11_reg <= icmp_ln139_109_reg_9419_pp0_iter10_reg;
                icmp_ln139_109_reg_9419_pp0_iter12_reg <= icmp_ln139_109_reg_9419_pp0_iter11_reg;
                icmp_ln139_109_reg_9419_pp0_iter6_reg <= icmp_ln139_109_reg_9419;
                icmp_ln139_109_reg_9419_pp0_iter7_reg <= icmp_ln139_109_reg_9419_pp0_iter6_reg;
                icmp_ln139_109_reg_9419_pp0_iter8_reg <= icmp_ln139_109_reg_9419_pp0_iter7_reg;
                icmp_ln139_109_reg_9419_pp0_iter9_reg <= icmp_ln139_109_reg_9419_pp0_iter8_reg;
                icmp_ln139_110_reg_9424_pp0_iter10_reg <= icmp_ln139_110_reg_9424_pp0_iter9_reg;
                icmp_ln139_110_reg_9424_pp0_iter11_reg <= icmp_ln139_110_reg_9424_pp0_iter10_reg;
                icmp_ln139_110_reg_9424_pp0_iter12_reg <= icmp_ln139_110_reg_9424_pp0_iter11_reg;
                icmp_ln139_110_reg_9424_pp0_iter6_reg <= icmp_ln139_110_reg_9424;
                icmp_ln139_110_reg_9424_pp0_iter7_reg <= icmp_ln139_110_reg_9424_pp0_iter6_reg;
                icmp_ln139_110_reg_9424_pp0_iter8_reg <= icmp_ln139_110_reg_9424_pp0_iter7_reg;
                icmp_ln139_110_reg_9424_pp0_iter9_reg <= icmp_ln139_110_reg_9424_pp0_iter8_reg;
                icmp_ln139_111_reg_9429_pp0_iter10_reg <= icmp_ln139_111_reg_9429_pp0_iter9_reg;
                icmp_ln139_111_reg_9429_pp0_iter11_reg <= icmp_ln139_111_reg_9429_pp0_iter10_reg;
                icmp_ln139_111_reg_9429_pp0_iter12_reg <= icmp_ln139_111_reg_9429_pp0_iter11_reg;
                icmp_ln139_111_reg_9429_pp0_iter6_reg <= icmp_ln139_111_reg_9429;
                icmp_ln139_111_reg_9429_pp0_iter7_reg <= icmp_ln139_111_reg_9429_pp0_iter6_reg;
                icmp_ln139_111_reg_9429_pp0_iter8_reg <= icmp_ln139_111_reg_9429_pp0_iter7_reg;
                icmp_ln139_111_reg_9429_pp0_iter9_reg <= icmp_ln139_111_reg_9429_pp0_iter8_reg;
                icmp_ln139_112_reg_9434_pp0_iter10_reg <= icmp_ln139_112_reg_9434_pp0_iter9_reg;
                icmp_ln139_112_reg_9434_pp0_iter11_reg <= icmp_ln139_112_reg_9434_pp0_iter10_reg;
                icmp_ln139_112_reg_9434_pp0_iter12_reg <= icmp_ln139_112_reg_9434_pp0_iter11_reg;
                icmp_ln139_112_reg_9434_pp0_iter6_reg <= icmp_ln139_112_reg_9434;
                icmp_ln139_112_reg_9434_pp0_iter7_reg <= icmp_ln139_112_reg_9434_pp0_iter6_reg;
                icmp_ln139_112_reg_9434_pp0_iter8_reg <= icmp_ln139_112_reg_9434_pp0_iter7_reg;
                icmp_ln139_112_reg_9434_pp0_iter9_reg <= icmp_ln139_112_reg_9434_pp0_iter8_reg;
                icmp_ln139_113_reg_9439_pp0_iter10_reg <= icmp_ln139_113_reg_9439_pp0_iter9_reg;
                icmp_ln139_113_reg_9439_pp0_iter11_reg <= icmp_ln139_113_reg_9439_pp0_iter10_reg;
                icmp_ln139_113_reg_9439_pp0_iter12_reg <= icmp_ln139_113_reg_9439_pp0_iter11_reg;
                icmp_ln139_113_reg_9439_pp0_iter6_reg <= icmp_ln139_113_reg_9439;
                icmp_ln139_113_reg_9439_pp0_iter7_reg <= icmp_ln139_113_reg_9439_pp0_iter6_reg;
                icmp_ln139_113_reg_9439_pp0_iter8_reg <= icmp_ln139_113_reg_9439_pp0_iter7_reg;
                icmp_ln139_113_reg_9439_pp0_iter9_reg <= icmp_ln139_113_reg_9439_pp0_iter8_reg;
                icmp_ln139_114_reg_9444_pp0_iter10_reg <= icmp_ln139_114_reg_9444_pp0_iter9_reg;
                icmp_ln139_114_reg_9444_pp0_iter11_reg <= icmp_ln139_114_reg_9444_pp0_iter10_reg;
                icmp_ln139_114_reg_9444_pp0_iter12_reg <= icmp_ln139_114_reg_9444_pp0_iter11_reg;
                icmp_ln139_114_reg_9444_pp0_iter6_reg <= icmp_ln139_114_reg_9444;
                icmp_ln139_114_reg_9444_pp0_iter7_reg <= icmp_ln139_114_reg_9444_pp0_iter6_reg;
                icmp_ln139_114_reg_9444_pp0_iter8_reg <= icmp_ln139_114_reg_9444_pp0_iter7_reg;
                icmp_ln139_114_reg_9444_pp0_iter9_reg <= icmp_ln139_114_reg_9444_pp0_iter8_reg;
                icmp_ln139_115_reg_9449_pp0_iter10_reg <= icmp_ln139_115_reg_9449_pp0_iter9_reg;
                icmp_ln139_115_reg_9449_pp0_iter11_reg <= icmp_ln139_115_reg_9449_pp0_iter10_reg;
                icmp_ln139_115_reg_9449_pp0_iter12_reg <= icmp_ln139_115_reg_9449_pp0_iter11_reg;
                icmp_ln139_115_reg_9449_pp0_iter13_reg <= icmp_ln139_115_reg_9449_pp0_iter12_reg;
                icmp_ln139_115_reg_9449_pp0_iter6_reg <= icmp_ln139_115_reg_9449;
                icmp_ln139_115_reg_9449_pp0_iter7_reg <= icmp_ln139_115_reg_9449_pp0_iter6_reg;
                icmp_ln139_115_reg_9449_pp0_iter8_reg <= icmp_ln139_115_reg_9449_pp0_iter7_reg;
                icmp_ln139_115_reg_9449_pp0_iter9_reg <= icmp_ln139_115_reg_9449_pp0_iter8_reg;
                icmp_ln139_116_reg_9454_pp0_iter10_reg <= icmp_ln139_116_reg_9454_pp0_iter9_reg;
                icmp_ln139_116_reg_9454_pp0_iter11_reg <= icmp_ln139_116_reg_9454_pp0_iter10_reg;
                icmp_ln139_116_reg_9454_pp0_iter12_reg <= icmp_ln139_116_reg_9454_pp0_iter11_reg;
                icmp_ln139_116_reg_9454_pp0_iter13_reg <= icmp_ln139_116_reg_9454_pp0_iter12_reg;
                icmp_ln139_116_reg_9454_pp0_iter6_reg <= icmp_ln139_116_reg_9454;
                icmp_ln139_116_reg_9454_pp0_iter7_reg <= icmp_ln139_116_reg_9454_pp0_iter6_reg;
                icmp_ln139_116_reg_9454_pp0_iter8_reg <= icmp_ln139_116_reg_9454_pp0_iter7_reg;
                icmp_ln139_116_reg_9454_pp0_iter9_reg <= icmp_ln139_116_reg_9454_pp0_iter8_reg;
                icmp_ln139_117_reg_9459_pp0_iter10_reg <= icmp_ln139_117_reg_9459_pp0_iter9_reg;
                icmp_ln139_117_reg_9459_pp0_iter11_reg <= icmp_ln139_117_reg_9459_pp0_iter10_reg;
                icmp_ln139_117_reg_9459_pp0_iter12_reg <= icmp_ln139_117_reg_9459_pp0_iter11_reg;
                icmp_ln139_117_reg_9459_pp0_iter13_reg <= icmp_ln139_117_reg_9459_pp0_iter12_reg;
                icmp_ln139_117_reg_9459_pp0_iter6_reg <= icmp_ln139_117_reg_9459;
                icmp_ln139_117_reg_9459_pp0_iter7_reg <= icmp_ln139_117_reg_9459_pp0_iter6_reg;
                icmp_ln139_117_reg_9459_pp0_iter8_reg <= icmp_ln139_117_reg_9459_pp0_iter7_reg;
                icmp_ln139_117_reg_9459_pp0_iter9_reg <= icmp_ln139_117_reg_9459_pp0_iter8_reg;
                icmp_ln139_118_reg_9464_pp0_iter10_reg <= icmp_ln139_118_reg_9464_pp0_iter9_reg;
                icmp_ln139_118_reg_9464_pp0_iter11_reg <= icmp_ln139_118_reg_9464_pp0_iter10_reg;
                icmp_ln139_118_reg_9464_pp0_iter12_reg <= icmp_ln139_118_reg_9464_pp0_iter11_reg;
                icmp_ln139_118_reg_9464_pp0_iter13_reg <= icmp_ln139_118_reg_9464_pp0_iter12_reg;
                icmp_ln139_118_reg_9464_pp0_iter6_reg <= icmp_ln139_118_reg_9464;
                icmp_ln139_118_reg_9464_pp0_iter7_reg <= icmp_ln139_118_reg_9464_pp0_iter6_reg;
                icmp_ln139_118_reg_9464_pp0_iter8_reg <= icmp_ln139_118_reg_9464_pp0_iter7_reg;
                icmp_ln139_118_reg_9464_pp0_iter9_reg <= icmp_ln139_118_reg_9464_pp0_iter8_reg;
                icmp_ln139_59_reg_9189_pp0_iter6_reg <= icmp_ln139_59_reg_9189;
                icmp_ln139_60_reg_9194_pp0_iter6_reg <= icmp_ln139_60_reg_9194;
                icmp_ln139_61_reg_9199_pp0_iter6_reg <= icmp_ln139_61_reg_9199;
                icmp_ln139_62_reg_9204_pp0_iter6_reg <= icmp_ln139_62_reg_9204;
                icmp_ln139_63_reg_9209_pp0_iter6_reg <= icmp_ln139_63_reg_9209;
                icmp_ln139_65_reg_9214_pp0_iter6_reg <= icmp_ln139_65_reg_9214;
                icmp_ln139_66_reg_9219_pp0_iter6_reg <= icmp_ln139_66_reg_9219;
                icmp_ln139_67_reg_9224_pp0_iter6_reg <= icmp_ln139_67_reg_9224;
                icmp_ln139_67_reg_9224_pp0_iter7_reg <= icmp_ln139_67_reg_9224_pp0_iter6_reg;
                icmp_ln139_68_reg_9229_pp0_iter6_reg <= icmp_ln139_68_reg_9229;
                icmp_ln139_68_reg_9229_pp0_iter7_reg <= icmp_ln139_68_reg_9229_pp0_iter6_reg;
                icmp_ln139_69_reg_9234_pp0_iter6_reg <= icmp_ln139_69_reg_9234;
                icmp_ln139_69_reg_9234_pp0_iter7_reg <= icmp_ln139_69_reg_9234_pp0_iter6_reg;
                icmp_ln139_70_reg_9239_pp0_iter6_reg <= icmp_ln139_70_reg_9239;
                icmp_ln139_70_reg_9239_pp0_iter7_reg <= icmp_ln139_70_reg_9239_pp0_iter6_reg;
                icmp_ln139_71_reg_9244_pp0_iter6_reg <= icmp_ln139_71_reg_9244;
                icmp_ln139_71_reg_9244_pp0_iter7_reg <= icmp_ln139_71_reg_9244_pp0_iter6_reg;
                icmp_ln139_72_reg_9249_pp0_iter6_reg <= icmp_ln139_72_reg_9249;
                icmp_ln139_72_reg_9249_pp0_iter7_reg <= icmp_ln139_72_reg_9249_pp0_iter6_reg;
                icmp_ln139_73_reg_9254_pp0_iter6_reg <= icmp_ln139_73_reg_9254;
                icmp_ln139_73_reg_9254_pp0_iter7_reg <= icmp_ln139_73_reg_9254_pp0_iter6_reg;
                icmp_ln139_74_reg_9259_pp0_iter6_reg <= icmp_ln139_74_reg_9259;
                icmp_ln139_74_reg_9259_pp0_iter7_reg <= icmp_ln139_74_reg_9259_pp0_iter6_reg;
                icmp_ln139_76_reg_9264_pp0_iter6_reg <= icmp_ln139_76_reg_9264;
                icmp_ln139_76_reg_9264_pp0_iter7_reg <= icmp_ln139_76_reg_9264_pp0_iter6_reg;
                icmp_ln139_76_reg_9264_pp0_iter8_reg <= icmp_ln139_76_reg_9264_pp0_iter7_reg;
                icmp_ln139_77_reg_9269_pp0_iter6_reg <= icmp_ln139_77_reg_9269;
                icmp_ln139_77_reg_9269_pp0_iter7_reg <= icmp_ln139_77_reg_9269_pp0_iter6_reg;
                icmp_ln139_77_reg_9269_pp0_iter8_reg <= icmp_ln139_77_reg_9269_pp0_iter7_reg;
                icmp_ln139_78_reg_9274_pp0_iter6_reg <= icmp_ln139_78_reg_9274;
                icmp_ln139_78_reg_9274_pp0_iter7_reg <= icmp_ln139_78_reg_9274_pp0_iter6_reg;
                icmp_ln139_78_reg_9274_pp0_iter8_reg <= icmp_ln139_78_reg_9274_pp0_iter7_reg;
                icmp_ln139_79_reg_9279_pp0_iter6_reg <= icmp_ln139_79_reg_9279;
                icmp_ln139_79_reg_9279_pp0_iter7_reg <= icmp_ln139_79_reg_9279_pp0_iter6_reg;
                icmp_ln139_79_reg_9279_pp0_iter8_reg <= icmp_ln139_79_reg_9279_pp0_iter7_reg;
                icmp_ln139_80_reg_9284_pp0_iter6_reg <= icmp_ln139_80_reg_9284;
                icmp_ln139_80_reg_9284_pp0_iter7_reg <= icmp_ln139_80_reg_9284_pp0_iter6_reg;
                icmp_ln139_80_reg_9284_pp0_iter8_reg <= icmp_ln139_80_reg_9284_pp0_iter7_reg;
                icmp_ln139_81_reg_9289_pp0_iter6_reg <= icmp_ln139_81_reg_9289;
                icmp_ln139_81_reg_9289_pp0_iter7_reg <= icmp_ln139_81_reg_9289_pp0_iter6_reg;
                icmp_ln139_81_reg_9289_pp0_iter8_reg <= icmp_ln139_81_reg_9289_pp0_iter7_reg;
                icmp_ln139_82_reg_9294_pp0_iter6_reg <= icmp_ln139_82_reg_9294;
                icmp_ln139_82_reg_9294_pp0_iter7_reg <= icmp_ln139_82_reg_9294_pp0_iter6_reg;
                icmp_ln139_82_reg_9294_pp0_iter8_reg <= icmp_ln139_82_reg_9294_pp0_iter7_reg;
                icmp_ln139_83_reg_9299_pp0_iter6_reg <= icmp_ln139_83_reg_9299;
                icmp_ln139_83_reg_9299_pp0_iter7_reg <= icmp_ln139_83_reg_9299_pp0_iter6_reg;
                icmp_ln139_83_reg_9299_pp0_iter8_reg <= icmp_ln139_83_reg_9299_pp0_iter7_reg;
                icmp_ln139_83_reg_9299_pp0_iter9_reg <= icmp_ln139_83_reg_9299_pp0_iter8_reg;
                icmp_ln139_84_reg_9304_pp0_iter6_reg <= icmp_ln139_84_reg_9304;
                icmp_ln139_84_reg_9304_pp0_iter7_reg <= icmp_ln139_84_reg_9304_pp0_iter6_reg;
                icmp_ln139_84_reg_9304_pp0_iter8_reg <= icmp_ln139_84_reg_9304_pp0_iter7_reg;
                icmp_ln139_84_reg_9304_pp0_iter9_reg <= icmp_ln139_84_reg_9304_pp0_iter8_reg;
                icmp_ln139_85_reg_9309_pp0_iter6_reg <= icmp_ln139_85_reg_9309;
                icmp_ln139_85_reg_9309_pp0_iter7_reg <= icmp_ln139_85_reg_9309_pp0_iter6_reg;
                icmp_ln139_85_reg_9309_pp0_iter8_reg <= icmp_ln139_85_reg_9309_pp0_iter7_reg;
                icmp_ln139_85_reg_9309_pp0_iter9_reg <= icmp_ln139_85_reg_9309_pp0_iter8_reg;
                icmp_ln139_87_reg_9314_pp0_iter6_reg <= icmp_ln139_87_reg_9314;
                icmp_ln139_87_reg_9314_pp0_iter7_reg <= icmp_ln139_87_reg_9314_pp0_iter6_reg;
                icmp_ln139_87_reg_9314_pp0_iter8_reg <= icmp_ln139_87_reg_9314_pp0_iter7_reg;
                icmp_ln139_87_reg_9314_pp0_iter9_reg <= icmp_ln139_87_reg_9314_pp0_iter8_reg;
                icmp_ln139_88_reg_9319_pp0_iter6_reg <= icmp_ln139_88_reg_9319;
                icmp_ln139_88_reg_9319_pp0_iter7_reg <= icmp_ln139_88_reg_9319_pp0_iter6_reg;
                icmp_ln139_88_reg_9319_pp0_iter8_reg <= icmp_ln139_88_reg_9319_pp0_iter7_reg;
                icmp_ln139_88_reg_9319_pp0_iter9_reg <= icmp_ln139_88_reg_9319_pp0_iter8_reg;
                icmp_ln139_89_reg_9324_pp0_iter6_reg <= icmp_ln139_89_reg_9324;
                icmp_ln139_89_reg_9324_pp0_iter7_reg <= icmp_ln139_89_reg_9324_pp0_iter6_reg;
                icmp_ln139_89_reg_9324_pp0_iter8_reg <= icmp_ln139_89_reg_9324_pp0_iter7_reg;
                icmp_ln139_89_reg_9324_pp0_iter9_reg <= icmp_ln139_89_reg_9324_pp0_iter8_reg;
                icmp_ln139_90_reg_9329_pp0_iter6_reg <= icmp_ln139_90_reg_9329;
                icmp_ln139_90_reg_9329_pp0_iter7_reg <= icmp_ln139_90_reg_9329_pp0_iter6_reg;
                icmp_ln139_90_reg_9329_pp0_iter8_reg <= icmp_ln139_90_reg_9329_pp0_iter7_reg;
                icmp_ln139_90_reg_9329_pp0_iter9_reg <= icmp_ln139_90_reg_9329_pp0_iter8_reg;
                icmp_ln139_91_reg_9334_pp0_iter10_reg <= icmp_ln139_91_reg_9334_pp0_iter9_reg;
                icmp_ln139_91_reg_9334_pp0_iter6_reg <= icmp_ln139_91_reg_9334;
                icmp_ln139_91_reg_9334_pp0_iter7_reg <= icmp_ln139_91_reg_9334_pp0_iter6_reg;
                icmp_ln139_91_reg_9334_pp0_iter8_reg <= icmp_ln139_91_reg_9334_pp0_iter7_reg;
                icmp_ln139_91_reg_9334_pp0_iter9_reg <= icmp_ln139_91_reg_9334_pp0_iter8_reg;
                icmp_ln139_92_reg_9339_pp0_iter10_reg <= icmp_ln139_92_reg_9339_pp0_iter9_reg;
                icmp_ln139_92_reg_9339_pp0_iter6_reg <= icmp_ln139_92_reg_9339;
                icmp_ln139_92_reg_9339_pp0_iter7_reg <= icmp_ln139_92_reg_9339_pp0_iter6_reg;
                icmp_ln139_92_reg_9339_pp0_iter8_reg <= icmp_ln139_92_reg_9339_pp0_iter7_reg;
                icmp_ln139_92_reg_9339_pp0_iter9_reg <= icmp_ln139_92_reg_9339_pp0_iter8_reg;
                icmp_ln139_93_reg_9344_pp0_iter10_reg <= icmp_ln139_93_reg_9344_pp0_iter9_reg;
                icmp_ln139_93_reg_9344_pp0_iter6_reg <= icmp_ln139_93_reg_9344;
                icmp_ln139_93_reg_9344_pp0_iter7_reg <= icmp_ln139_93_reg_9344_pp0_iter6_reg;
                icmp_ln139_93_reg_9344_pp0_iter8_reg <= icmp_ln139_93_reg_9344_pp0_iter7_reg;
                icmp_ln139_93_reg_9344_pp0_iter9_reg <= icmp_ln139_93_reg_9344_pp0_iter8_reg;
                icmp_ln139_94_reg_9349_pp0_iter10_reg <= icmp_ln139_94_reg_9349_pp0_iter9_reg;
                icmp_ln139_94_reg_9349_pp0_iter6_reg <= icmp_ln139_94_reg_9349;
                icmp_ln139_94_reg_9349_pp0_iter7_reg <= icmp_ln139_94_reg_9349_pp0_iter6_reg;
                icmp_ln139_94_reg_9349_pp0_iter8_reg <= icmp_ln139_94_reg_9349_pp0_iter7_reg;
                icmp_ln139_94_reg_9349_pp0_iter9_reg <= icmp_ln139_94_reg_9349_pp0_iter8_reg;
                icmp_ln139_95_reg_9354_pp0_iter10_reg <= icmp_ln139_95_reg_9354_pp0_iter9_reg;
                icmp_ln139_95_reg_9354_pp0_iter6_reg <= icmp_ln139_95_reg_9354;
                icmp_ln139_95_reg_9354_pp0_iter7_reg <= icmp_ln139_95_reg_9354_pp0_iter6_reg;
                icmp_ln139_95_reg_9354_pp0_iter8_reg <= icmp_ln139_95_reg_9354_pp0_iter7_reg;
                icmp_ln139_95_reg_9354_pp0_iter9_reg <= icmp_ln139_95_reg_9354_pp0_iter8_reg;
                icmp_ln139_96_reg_9359_pp0_iter10_reg <= icmp_ln139_96_reg_9359_pp0_iter9_reg;
                icmp_ln139_96_reg_9359_pp0_iter6_reg <= icmp_ln139_96_reg_9359;
                icmp_ln139_96_reg_9359_pp0_iter7_reg <= icmp_ln139_96_reg_9359_pp0_iter6_reg;
                icmp_ln139_96_reg_9359_pp0_iter8_reg <= icmp_ln139_96_reg_9359_pp0_iter7_reg;
                icmp_ln139_96_reg_9359_pp0_iter9_reg <= icmp_ln139_96_reg_9359_pp0_iter8_reg;
                icmp_ln139_98_reg_9364_pp0_iter10_reg <= icmp_ln139_98_reg_9364_pp0_iter9_reg;
                icmp_ln139_98_reg_9364_pp0_iter6_reg <= icmp_ln139_98_reg_9364;
                icmp_ln139_98_reg_9364_pp0_iter7_reg <= icmp_ln139_98_reg_9364_pp0_iter6_reg;
                icmp_ln139_98_reg_9364_pp0_iter8_reg <= icmp_ln139_98_reg_9364_pp0_iter7_reg;
                icmp_ln139_98_reg_9364_pp0_iter9_reg <= icmp_ln139_98_reg_9364_pp0_iter8_reg;
                icmp_ln139_99_reg_9369_pp0_iter10_reg <= icmp_ln139_99_reg_9369_pp0_iter9_reg;
                icmp_ln139_99_reg_9369_pp0_iter11_reg <= icmp_ln139_99_reg_9369_pp0_iter10_reg;
                icmp_ln139_99_reg_9369_pp0_iter6_reg <= icmp_ln139_99_reg_9369;
                icmp_ln139_99_reg_9369_pp0_iter7_reg <= icmp_ln139_99_reg_9369_pp0_iter6_reg;
                icmp_ln139_99_reg_9369_pp0_iter8_reg <= icmp_ln139_99_reg_9369_pp0_iter7_reg;
                icmp_ln139_99_reg_9369_pp0_iter9_reg <= icmp_ln139_99_reg_9369_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                count_110_reg_9549 <= count_110_fu_6376_p3;
                count_122_reg_9573 <= count_122_fu_6472_p3;
                count_134_reg_9597 <= count_134_fu_6568_p3;
                count_146_reg_9621 <= count_146_fu_6664_p3;
                count_158_reg_9645 <= count_158_fu_6760_p3;
                count_170_reg_9669 <= count_170_fu_6856_p3;
                count_86_reg_9501 <= count_86_fu_6180_p3;
                count_98_reg_9525 <= count_98_fu_6280_p3;
                hv_159_reg_8439_pp0_iter2_reg <= hv_159_reg_8439;
                hv_159_reg_8439_pp0_iter3_reg <= hv_159_reg_8439_pp0_iter2_reg;
                hv_159_reg_8439_pp0_iter4_reg <= hv_159_reg_8439_pp0_iter3_reg;
                icmp_ln139_64_reg_9113_pp0_iter6_reg <= icmp_ln139_64_reg_9113;
                icmp_ln139_75_reg_9118_pp0_iter6_reg <= icmp_ln139_75_reg_9118;
                icmp_ln139_75_reg_9118_pp0_iter7_reg <= icmp_ln139_75_reg_9118_pp0_iter6_reg;
                icmp_ln139_75_reg_9118_pp0_iter8_reg <= icmp_ln139_75_reg_9118_pp0_iter7_reg;
                icmp_ln139_86_reg_9123_pp0_iter6_reg <= icmp_ln139_86_reg_9123;
                icmp_ln139_86_reg_9123_pp0_iter7_reg <= icmp_ln139_86_reg_9123_pp0_iter6_reg;
                icmp_ln139_86_reg_9123_pp0_iter8_reg <= icmp_ln139_86_reg_9123_pp0_iter7_reg;
                icmp_ln139_86_reg_9123_pp0_iter9_reg <= icmp_ln139_86_reg_9123_pp0_iter8_reg;
                icmp_ln139_97_reg_9128_pp0_iter10_reg <= icmp_ln139_97_reg_9128_pp0_iter9_reg;
                icmp_ln139_97_reg_9128_pp0_iter11_reg <= icmp_ln139_97_reg_9128_pp0_iter10_reg;
                icmp_ln139_97_reg_9128_pp0_iter6_reg <= icmp_ln139_97_reg_9128;
                icmp_ln139_97_reg_9128_pp0_iter7_reg <= icmp_ln139_97_reg_9128_pp0_iter6_reg;
                icmp_ln139_97_reg_9128_pp0_iter8_reg <= icmp_ln139_97_reg_9128_pp0_iter7_reg;
                icmp_ln139_97_reg_9128_pp0_iter9_reg <= icmp_ln139_97_reg_9128_pp0_iter8_reg;
                icmp_ln38_reg_8281_pp0_iter1_reg <= icmp_ln38_reg_8281;
                icmp_ln38_reg_8281_pp0_iter2_reg <= icmp_ln38_reg_8281_pp0_iter1_reg;
                icmp_ln38_reg_8281_pp0_iter3_reg <= icmp_ln38_reg_8281_pp0_iter2_reg;
                icmp_ln38_reg_8281_pp0_iter4_reg <= icmp_ln38_reg_8281_pp0_iter3_reg;
                icmp_ln38_reg_8281_pp0_iter5_reg <= icmp_ln38_reg_8281_pp0_iter4_reg;
                icmp_ln41_reg_8285_pp0_iter1_reg <= icmp_ln41_reg_8285;
                icmp_ln41_reg_8285_pp0_iter2_reg <= icmp_ln41_reg_8285_pp0_iter1_reg;
                icmp_ln41_reg_8285_pp0_iter3_reg <= icmp_ln41_reg_8285_pp0_iter2_reg;
                icmp_ln41_reg_8285_pp0_iter4_reg <= icmp_ln41_reg_8285_pp0_iter3_reg;
                icmp_ln41_reg_8285_pp0_iter5_reg <= icmp_ln41_reg_8285_pp0_iter4_reg;
                icmp_ln43_reg_8289_pp0_iter1_reg <= icmp_ln43_reg_8289;
                icmp_ln43_reg_8289_pp0_iter2_reg <= icmp_ln43_reg_8289_pp0_iter1_reg;
                icmp_ln43_reg_8289_pp0_iter3_reg <= icmp_ln43_reg_8289_pp0_iter2_reg;
                icmp_ln43_reg_8289_pp0_iter4_reg <= icmp_ln43_reg_8289_pp0_iter3_reg;
                icmp_ln43_reg_8289_pp0_iter5_reg <= icmp_ln43_reg_8289_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                count_11_reg_8311 <= count_11_fu_3953_p3;
                diff_reg_8274 <= diff_fu_3859_p2;
                icmp_ln139_7_reg_8317 <= icmp_ln139_7_fu_3961_p2;
                icmp_ln38_reg_8281 <= icmp_ln38_fu_3865_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                count_18_reg_8393 <= count_18_fu_4192_p3;
                icmp_ln139_12_reg_8399 <= icmp_ln139_12_fu_4200_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                count_22_reg_8424 <= count_22_fu_4260_p2;
                icmp_ln139_14_reg_8419 <= icmp_ln139_14_fu_4255_p2;
                    zext_ln132_3_reg_8414(3 downto 0) <= zext_ln132_3_fu_4251_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                count_26_reg_8450 <= count_26_fu_4332_p3;
                hv_159_reg_8439 <= hv_159_fu_4285_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                count_29_reg_8466 <= count_29_fu_4384_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                count_32_reg_8477 <= count_32_fu_4432_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                count_35_reg_8499 <= count_35_fu_4495_p3;
                hv_169_reg_8488 <= hv_169_fu_4455_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                count_38_reg_8515 <= count_38_fu_4542_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                count_41_reg_8531 <= count_41_fu_4594_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                count_44_reg_8558 <= count_44_fu_4661_p3;
                hv_179_reg_8547 <= hv_179_fu_4621_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                count_47_reg_8574 <= count_47_fu_4717_p3;
                icmp_ln139_31_reg_8580 <= icmp_ln139_31_fu_4725_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                count_50_reg_8585 <= count_50_fu_4765_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                count_53_reg_8613 <= count_53_fu_4822_p3;
                hv_189_reg_8602 <= hv_189_fu_4782_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                count_56_reg_8629 <= count_56_fu_4869_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                count_59_reg_8645 <= count_59_fu_4921_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                count_62_reg_8667 <= count_62_fu_4992_p3;
                hv_199_reg_8661 <= hv_199_fu_4952_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                count_65_reg_8678 <= count_65_fu_5040_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                count_71_reg_8716 <= count_71_fu_5146_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                count_74_reg_9102 <= count_74_fu_5372_p3;
                icmp_ln139_53_reg_9108 <= icmp_ln139_53_fu_5380_p2;
                icmp_ln139_64_reg_9113 <= icmp_ln139_64_fu_5384_p2;
                icmp_ln139_75_reg_9118 <= icmp_ln139_75_fu_5388_p2;
                icmp_ln139_86_reg_9123 <= icmp_ln139_86_fu_5392_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                count_77_reg_9148 <= count_77_fu_5729_p3;
                icmp_ln139_100_reg_9374 <= icmp_ln139_100_fu_5918_p2;
                icmp_ln139_101_reg_9379 <= icmp_ln139_101_fu_5922_p2;
                icmp_ln139_102_reg_9384 <= icmp_ln139_102_fu_5926_p2;
                icmp_ln139_103_reg_9389 <= icmp_ln139_103_fu_5930_p2;
                icmp_ln139_104_reg_9394 <= icmp_ln139_104_fu_5934_p2;
                icmp_ln139_105_reg_9399 <= icmp_ln139_105_fu_5938_p2;
                icmp_ln139_106_reg_9404 <= icmp_ln139_106_fu_5942_p2;
                icmp_ln139_107_reg_9409 <= icmp_ln139_107_fu_5946_p2;
                icmp_ln139_108_reg_9414 <= icmp_ln139_108_fu_5950_p2;
                icmp_ln139_109_reg_9419 <= icmp_ln139_109_fu_5955_p2;
                icmp_ln139_110_reg_9424 <= icmp_ln139_110_fu_5960_p2;
                icmp_ln139_111_reg_9429 <= icmp_ln139_111_fu_5964_p2;
                icmp_ln139_112_reg_9434 <= icmp_ln139_112_fu_5968_p2;
                icmp_ln139_113_reg_9439 <= icmp_ln139_113_fu_5972_p2;
                icmp_ln139_114_reg_9444 <= icmp_ln139_114_fu_5976_p2;
                icmp_ln139_115_reg_9449 <= icmp_ln139_115_fu_5980_p2;
                icmp_ln139_116_reg_9454 <= icmp_ln139_116_fu_5984_p2;
                icmp_ln139_117_reg_9459 <= icmp_ln139_117_fu_5988_p2;
                icmp_ln139_118_reg_9464 <= icmp_ln139_118_fu_5992_p2;
                icmp_ln139_51_reg_9154 <= icmp_ln139_51_fu_5737_p2;
                icmp_ln139_52_reg_9159 <= icmp_ln139_52_fu_5741_p2;
                icmp_ln139_54_reg_9164 <= icmp_ln139_54_fu_5745_p2;
                icmp_ln139_55_reg_9169 <= icmp_ln139_55_fu_5750_p2;
                icmp_ln139_56_reg_9174 <= icmp_ln139_56_fu_5754_p2;
                icmp_ln139_57_reg_9179 <= icmp_ln139_57_fu_5758_p2;
                icmp_ln139_58_reg_9184 <= icmp_ln139_58_fu_5762_p2;
                icmp_ln139_59_reg_9189 <= icmp_ln139_59_fu_5766_p2;
                icmp_ln139_60_reg_9194 <= icmp_ln139_60_fu_5770_p2;
                icmp_ln139_61_reg_9199 <= icmp_ln139_61_fu_5774_p2;
                icmp_ln139_62_reg_9204 <= icmp_ln139_62_fu_5778_p2;
                icmp_ln139_63_reg_9209 <= icmp_ln139_63_fu_5782_p2;
                icmp_ln139_65_reg_9214 <= icmp_ln139_65_fu_5786_p2;
                icmp_ln139_66_reg_9219 <= icmp_ln139_66_fu_5791_p2;
                icmp_ln139_67_reg_9224 <= icmp_ln139_67_fu_5795_p2;
                icmp_ln139_68_reg_9229 <= icmp_ln139_68_fu_5799_p2;
                icmp_ln139_69_reg_9234 <= icmp_ln139_69_fu_5803_p2;
                icmp_ln139_70_reg_9239 <= icmp_ln139_70_fu_5807_p2;
                icmp_ln139_71_reg_9244 <= icmp_ln139_71_fu_5811_p2;
                icmp_ln139_72_reg_9249 <= icmp_ln139_72_fu_5815_p2;
                icmp_ln139_73_reg_9254 <= icmp_ln139_73_fu_5819_p2;
                icmp_ln139_74_reg_9259 <= icmp_ln139_74_fu_5823_p2;
                icmp_ln139_76_reg_9264 <= icmp_ln139_76_fu_5827_p2;
                icmp_ln139_77_reg_9269 <= icmp_ln139_77_fu_5832_p2;
                icmp_ln139_78_reg_9274 <= icmp_ln139_78_fu_5836_p2;
                icmp_ln139_79_reg_9279 <= icmp_ln139_79_fu_5840_p2;
                icmp_ln139_80_reg_9284 <= icmp_ln139_80_fu_5844_p2;
                icmp_ln139_81_reg_9289 <= icmp_ln139_81_fu_5848_p2;
                icmp_ln139_82_reg_9294 <= icmp_ln139_82_fu_5852_p2;
                icmp_ln139_83_reg_9299 <= icmp_ln139_83_fu_5856_p2;
                icmp_ln139_84_reg_9304 <= icmp_ln139_84_fu_5860_p2;
                icmp_ln139_85_reg_9309 <= icmp_ln139_85_fu_5864_p2;
                icmp_ln139_87_reg_9314 <= icmp_ln139_87_fu_5868_p2;
                icmp_ln139_88_reg_9319 <= icmp_ln139_88_fu_5873_p2;
                icmp_ln139_89_reg_9324 <= icmp_ln139_89_fu_5877_p2;
                icmp_ln139_90_reg_9329 <= icmp_ln139_90_fu_5881_p2;
                icmp_ln139_91_reg_9334 <= icmp_ln139_91_fu_5885_p2;
                icmp_ln139_92_reg_9339 <= icmp_ln139_92_fu_5889_p2;
                icmp_ln139_93_reg_9344 <= icmp_ln139_93_fu_5893_p2;
                icmp_ln139_94_reg_9349 <= icmp_ln139_94_fu_5897_p2;
                icmp_ln139_95_reg_9354 <= icmp_ln139_95_fu_5901_p2;
                icmp_ln139_96_reg_9359 <= icmp_ln139_96_fu_5905_p2;
                icmp_ln139_98_reg_9364 <= icmp_ln139_98_fu_5909_p2;
                icmp_ln139_99_reg_9369 <= icmp_ln139_99_fu_5914_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln41_reg_8285_pp0_iter4_reg = ap_const_lv1_1) and (icmp_ln38_reg_8281_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                hue_reg_9097 <= grp_fu_4089_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                hv_120_reg_8026 <= hv_1_fu_718;
                hv_121_reg_8031 <= hv_2_fu_722;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                hv_122_reg_8108 <= hv_3_fu_726;
                hv_123_reg_8113 <= hv_4_fu_730;
                hv_124_reg_8118 <= hv_5_fu_734;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                hv_125_reg_8259 <= hv_6_fu_738;
                hv_126_reg_8264 <= hv_7_fu_742;
                hv_127_reg_8269 <= hv_8_fu_746;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                hv_130_reg_8383 <= hv_12_fu_754;
                hv_131_reg_8388 <= hv_13_fu_758;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                hv_132_reg_8404 <= hv_14_fu_762;
                hv_133_reg_8409 <= hv_15_fu_766;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                hv_134_reg_8429 <= hv_16_fu_770;
                hv_135_reg_8434 <= hv_17_fu_774;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                hv_138_reg_8472 <= hv_20_fu_786;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                hv_140_reg_8483 <= hv_23_fu_790;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                hv_141_reg_8505 <= hv_24_fu_794;
                hv_142_reg_8510 <= hv_25_fu_798;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                hv_145_reg_8537 <= hv_28_fu_810;
                hv_146_reg_8542 <= hv_29_fu_814;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                hv_147_reg_8564 <= hv_30_fu_818;
                hv_148_reg_8569 <= hv_31_fu_822;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                hv_152_reg_8619 <= hv_36_fu_834;
                hv_153_reg_8624 <= hv_37_fu_838;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                hv_154_reg_8635 <= hv_38_fu_842;
                hv_155_reg_8640 <= hv_39_fu_846;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                hv_156_reg_8651 <= hv_40_fu_850;
                hv_157_reg_8656 <= hv_41_fu_854;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                hv_160_reg_8684 <= hv_45_fu_862;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                hv_161_reg_8706 <= hv_46_fu_866;
                hv_162_reg_8711 <= hv_47_fu_870;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                hv_163_reg_8722 <= hv_48_fu_874;
                hv_164_reg_8727 <= hv_49_fu_878;
                hv_165_reg_8732 <= hv_50_fu_882;
                hv_166_reg_8738 <= hv_51_fu_886;
                hv_167_reg_8744 <= hv_52_fu_890;
                hv_168_reg_8750 <= hv_53_fu_894;
                hv_170_reg_8756 <= hv_56_fu_898;
                hv_171_reg_8763 <= hv_57_fu_902;
                hv_172_reg_8769 <= hv_58_fu_906;
                hv_173_reg_8775 <= hv_59_fu_910;
                hv_174_reg_8781 <= hv_60_fu_914;
                hv_175_reg_8787 <= hv_61_fu_918;
                hv_176_reg_8793 <= hv_62_fu_922;
                hv_177_reg_8799 <= hv_63_fu_926;
                hv_178_reg_8805 <= hv_64_fu_930;
                hv_180_reg_8811 <= hv_67_fu_934;
                hv_181_reg_8818 <= hv_68_fu_938;
                hv_182_reg_8824 <= hv_69_fu_942;
                hv_183_reg_8830 <= hv_70_fu_946;
                hv_184_reg_8836 <= hv_71_fu_950;
                hv_185_reg_8842 <= hv_72_fu_954;
                hv_186_reg_8848 <= hv_73_fu_958;
                hv_187_reg_8854 <= hv_74_fu_962;
                hv_188_reg_8860 <= hv_75_fu_966;
                hv_190_reg_8866 <= hv_78_fu_970;
                hv_191_reg_8873 <= hv_79_fu_974;
                hv_192_reg_8879 <= hv_80_fu_978;
                hv_193_reg_8885 <= hv_81_fu_982;
                hv_194_reg_8891 <= hv_82_fu_986;
                hv_195_reg_8897 <= hv_83_fu_990;
                hv_196_reg_8903 <= hv_84_fu_994;
                hv_197_reg_8909 <= hv_85_fu_998;
                hv_198_reg_8915 <= hv_86_fu_1002;
                hv_200_reg_8922 <= hv_89_fu_1006;
                hv_201_reg_8929 <= hv_90_fu_1010;
                hv_202_reg_8935 <= hv_91_fu_1014;
                hv_203_reg_8941 <= hv_92_fu_1018;
                hv_204_reg_8947 <= hv_93_fu_1022;
                hv_205_reg_8953 <= hv_94_fu_1026;
                hv_206_reg_8959 <= hv_95_fu_1030;
                hv_207_reg_8965 <= hv_96_fu_1034;
                hv_208_reg_8971 <= hv_97_fu_1038;
                hv_210_reg_8977 <= hv_100_fu_1042;
                hv_211_reg_8984 <= hv_101_fu_1046;
                hv_212_reg_8990 <= hv_102_fu_1050;
                hv_213_reg_8996 <= hv_103_fu_1054;
                hv_214_reg_9002 <= hv_104_fu_1058;
                hv_215_reg_9008 <= hv_105_fu_1062;
                hv_216_reg_9014 <= hv_106_fu_1066;
                hv_217_reg_9020 <= hv_107_fu_1070;
                hv_218_reg_9026 <= hv_108_fu_1074;
                hv_220_reg_9032 <= hv_111_fu_1078;
                hv_221_reg_9039 <= hv_112_fu_1082;
                hv_222_reg_9045 <= hv_113_fu_1086;
                hv_223_reg_9051 <= hv_114_fu_1090;
                hv_224_reg_9057 <= hv_115_fu_1094;
                hv_225_reg_9063 <= hv_116_fu_1098;
                hv_226_reg_9069 <= hv_117_fu_1102;
                hv_227_reg_9075 <= hv_118_fu_1106;
                hv_228_reg_9081 <= hv_119_fu_1110;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                icmp_ln139_97_reg_9128 <= grp_fu_2815_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                icmp_ln139_9_reg_8373 <= grp_fu_2815_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln38_fu_3865_p2 = ap_const_lv1_0) and (icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                icmp_ln41_reg_8285 <= icmp_ln41_fu_3871_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln41_fu_3871_p2 = ap_const_lv1_0) and (icmp_ln38_fu_3865_p2 = ap_const_lv1_0) and (icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                icmp_ln43_reg_8289 <= icmp_ln43_fu_3876_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then
                reg_2811 <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln43_reg_8289_pp0_iter4_reg = ap_const_lv1_1) and (icmp_ln41_reg_8285_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln38_reg_8281_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                sdiv_ln44_reg_9092 <= grp_fu_4052_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln43_reg_8289_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_8285_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln38_reg_8281_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                sdiv_ln46_reg_9087 <= grp_fu_4015_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln41_fu_3871_p2 = ap_const_lv1_1) and (icmp_ln38_fu_3865_p2 = ap_const_lv1_0) and (icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                sub_ln42_reg_8305 <= sub_ln42_fu_3908_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln43_fu_3876_p2 = ap_const_lv1_1) and (icmp_ln41_fu_3871_p2 = ap_const_lv1_0) and (icmp_ln38_fu_3865_p2 = ap_const_lv1_0) and (icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                sub_ln44_reg_8299 <= sub_ln44_fu_3896_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln43_fu_3876_p2 = ap_const_lv1_0) and (icmp_ln41_fu_3871_p2 = ap_const_lv1_0) and (icmp_ln38_fu_3865_p2 = ap_const_lv1_0) and (icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                sub_ln46_reg_8293 <= sub_ln46_fu_3887_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln38_reg_8281_pp0_iter5_reg = ap_const_lv1_0) and (icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sub_ln49_1_reg_9474 <= sub_ln49_1_fu_6083_p2;
                tmp_1_reg_9469 <= hue_4_fu_6047_p3(16 downto 16);
                trunc_ln49_2_reg_9479 <= hue_4_fu_6047_p3(8 downto 1);
            end if;
        end if;
    end process;
    idxprom51_reg_8040(63 downto 32) <= "00000000000000000000000000000000";
    zext_ln132_3_reg_8414(4) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter4, ap_block_pp0_stage3_subdone, ap_block_pp0_stage2_subdone, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((not(((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0))) and not(((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                elsif ((((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state61;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state78;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state79;
            when ap_ST_fsm_state79 => 
                ap_NS_fsm <= ap_ST_fsm_state80;
            when ap_ST_fsm_state80 => 
                ap_NS_fsm <= ap_ST_fsm_state81;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_state82;
            when ap_ST_fsm_state82 => 
                ap_NS_fsm <= ap_ST_fsm_state83;
            when ap_ST_fsm_state83 => 
                ap_NS_fsm <= ap_ST_fsm_state84;
            when ap_ST_fsm_state84 => 
                ap_NS_fsm <= ap_ST_fsm_state85;
            when ap_ST_fsm_state85 => 
                ap_NS_fsm <= ap_ST_fsm_state86;
            when ap_ST_fsm_state86 => 
                ap_NS_fsm <= ap_ST_fsm_state87;
            when ap_ST_fsm_state87 => 
                ap_NS_fsm <= ap_ST_fsm_state88;
            when ap_ST_fsm_state88 => 
                ap_NS_fsm <= ap_ST_fsm_state89;
            when ap_ST_fsm_state89 => 
                ap_NS_fsm <= ap_ST_fsm_state90;
            when ap_ST_fsm_state90 => 
                ap_NS_fsm <= ap_ST_fsm_state91;
            when ap_ST_fsm_state91 => 
                ap_NS_fsm <= ap_ST_fsm_state92;
            when ap_ST_fsm_state92 => 
                ap_NS_fsm <= ap_ST_fsm_state93;
            when ap_ST_fsm_state93 => 
                ap_NS_fsm <= ap_ST_fsm_state94;
            when ap_ST_fsm_state94 => 
                ap_NS_fsm <= ap_ST_fsm_state95;
            when ap_ST_fsm_state95 => 
                ap_NS_fsm <= ap_ST_fsm_state96;
            when ap_ST_fsm_state96 => 
                ap_NS_fsm <= ap_ST_fsm_state97;
            when ap_ST_fsm_state97 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter2_reg, BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter4_reg, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_address0 <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter4_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_address0 <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter2_reg;
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_ce0 <= ap_const_logic_1;
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_d0 <= 
        reuse_reg_fu_658 when (addr_cmp_reg_8232_pp0_iter4_reg(0) = '1') else 
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_load_reg_8608;

    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, icmp_ln84_reg_8036_pp0_iter4_reg, ap_enable_reg_pp0_iter4)
    begin
        if (((icmp_ln84_reg_8036_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_we0 <= ap_const_logic_1;
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181_pp0_iter1_reg, BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181_pp0_iter3_reg, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_address0 <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181_pp0_iter3_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_address0 <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181_pp0_iter1_reg;
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_ce0 <= ap_const_logic_1;
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_d0 <= 
        reuse_reg149_fu_650 when (addr_cmp153_reg_8227_pp0_iter3_reg(0) = '1') else 
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_load_reg_8553;

    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_we0_assign_proc : process(icmp_ln84_reg_8036_pp0_iter3_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((icmp_ln84_reg_8036_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_we0 <= ap_const_logic_1;
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage0, BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_addr_reg_8176, BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_addr_reg_8176_pp0_iter2_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_address0 <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_addr_reg_8176_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_address0 <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_addr_reg_8176;
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_ce0 <= ap_const_logic_1;
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_d0 <= 
        reuse_reg155_fu_642 when (addr_cmp159_reg_8222_pp0_iter2_reg(0) = '1') else 
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_load_reg_8494;

    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln84_reg_8036_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
        if (((icmp_ln84_reg_8036_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_we0 <= ap_const_logic_1;
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_address0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_4_addr_reg_8171, BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_4_addr_reg_8171_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_address0 <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_4_addr_reg_8171_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_address0 <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_4_addr_reg_8171;
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_11001, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_ce0 <= ap_const_logic_1;
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_d0 <= 
        reuse_reg161_fu_634 when (addr_cmp165_reg_8217_pp0_iter1_reg(0) = '1') else 
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_load_reg_8445;

    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, icmp_ln84_reg_8036_pp0_iter2_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((icmp_ln84_reg_8036_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_we0 <= ap_const_logic_1;
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_address0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, idxprom51_fu_3468_p1, BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_5_addr_reg_8072_pp0_iter1_reg, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_address0 <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_5_addr_reg_8072_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_address0 <= idxprom51_fu_3468_p1(10 - 1 downto 0);
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_ce0 <= ap_const_logic_1;
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_d0 <= 
        reuse_reg167_fu_626 when (addr_cmp171_reg_8212_pp0_iter1_reg(0) = '1') else 
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_4_load_reg_8363;

    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, icmp_ln84_reg_8036_pp0_iter1_reg, ap_enable_reg_pp0_iter1)
    begin
        if (((icmp_ln84_reg_8036_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_we0 <= ap_const_logic_1;
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_address0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage0, idxprom51_fu_3468_p1, BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_6_addr_reg_8067, ap_CS_fsm_pp0_stage3, BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_6_addr_1_reg_8695, BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_6_addr_1_reg_8695_pp0_iter6_reg, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_address0 <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_6_addr_1_reg_8695_pp0_iter6_reg;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_address0 <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_6_addr_1_reg_8695;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_address0 <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_6_addr_reg_8067;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_address0 <= idxprom51_fu_3468_p1(10 - 1 downto 0);
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter5, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_enable_reg_pp0_iter6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_ce0 <= ap_const_logic_1;
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, hv_149_fu_4098_p3, ap_enable_reg_pp0_iter6, ap_phi_mux_Hv_2_phi_fu_2759_p4, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_d0 <= ap_phi_mux_Hv_2_phi_fu_2759_p4;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_d0 <= hv_149_fu_4098_p3;
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_d0 <= "XXXXXXXX";
        end if; 
    end process;


    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln84_reg_8036, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_enable_reg_pp0_iter6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_we0 <= ap_const_logic_1;
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln84_reg_8036, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage0, idxprom51_reg_8040, ap_CS_fsm_pp0_stage3, BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_7_addr_1_reg_8690, ap_block_pp0_stage0, zext_ln111_fu_5065_p1, ap_block_pp0_stage3)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_address0 <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_7_addr_1_reg_8690;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_address0 <= zext_ln111_fu_5065_p1(10 - 1 downto 0);
        elsif (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_address0 <= idxprom51_reg_8040(10 - 1 downto 0);
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln84_reg_8036, ap_enable_reg_pp0_iter5, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_ce0 <= ap_const_logic_1;
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln84_reg_8036, ap_enable_reg_pp0_iter5, ap_block_pp0_stage1_11001, icmp_ln84_reg_8036_pp0_iter5_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_we0 <= ap_const_logic_1;
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_address0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_enable_reg_pp0_iter5, BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter3_reg, BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter4_reg, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_address0 <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter4_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_address0 <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter3_reg;
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_ce0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter5, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_ce0 <= ap_const_logic_1;
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter5, ap_block_pp0_stage1_11001, icmp_ln84_reg_8036_pp0_iter5_reg)
    begin
        if (((icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_we0 <= ap_const_logic_1;
        else 
            BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Hv_fu_6123_p3 <= 
        sub_ln49_1_reg_9474 when (tmp_1_reg_9469(0) = '1') else 
        trunc_ln49_2_reg_9479;
    add_ln111_fu_5060_p2 <= std_logic_vector(unsigned(trunc_ln111_reg_8062_pp0_iter4_reg) + unsigned(ap_const_lv10_140));
    add_ln139_100_fu_6719_p2 <= std_logic_vector(unsigned(count_152_reg_9633) + unsigned(ap_const_lv7_1));
    add_ln139_102_fu_6743_p2 <= std_logic_vector(unsigned(count_155_reg_9639) + unsigned(ap_const_lv7_1));
    add_ln139_104_fu_6767_p2 <= std_logic_vector(unsigned(count_158_reg_9645) + unsigned(ap_const_lv7_1));
    add_ln139_106_fu_6791_p2 <= std_logic_vector(unsigned(count_161_reg_9651) + unsigned(ap_const_lv7_1));
    add_ln139_108_fu_6815_p2 <= std_logic_vector(unsigned(count_164_reg_9657) + unsigned(ap_const_lv7_1));
    add_ln139_10_fu_4186_p2 <= std_logic_vector(unsigned(count_17_fu_4173_p3) + unsigned(ap_const_lv4_1));
    add_ln139_110_fu_6839_p2 <= std_logic_vector(unsigned(count_167_reg_9663) + unsigned(ap_const_lv7_1));
    add_ln139_112_fu_6863_p2 <= std_logic_vector(unsigned(count_170_reg_9669) + unsigned(ap_const_lv7_1));
    add_ln139_114_fu_6887_p2 <= std_logic_vector(unsigned(count_173_reg_9675) + unsigned(ap_const_lv7_1));
    add_ln139_116_fu_6911_p2 <= std_logic_vector(unsigned(count_176_reg_9681) + unsigned(ap_const_lv7_1));
    add_ln139_118_fu_6935_p2 <= std_logic_vector(unsigned(count_179_reg_9687) + unsigned(ap_const_lv7_1));
    add_ln139_12_fu_4237_p2 <= std_logic_vector(unsigned(count_20_fu_4226_p3) + unsigned(ap_const_lv4_1));
    add_ln139_14_fu_4307_p2 <= std_logic_vector(unsigned(count_23_fu_4297_p3) + unsigned(ap_const_lv5_1));
    add_ln139_16_fu_4361_p2 <= std_logic_vector(unsigned(count_26_reg_8450) + unsigned(ap_const_lv5_1));
    add_ln139_18_fu_4410_p2 <= std_logic_vector(unsigned(count_29_reg_8466) + unsigned(ap_const_lv5_1));
    add_ln139_20_fu_4472_p2 <= std_logic_vector(unsigned(count_32_reg_8477) + unsigned(ap_const_lv5_1));
    add_ln139_22_fu_4519_p2 <= std_logic_vector(unsigned(count_35_reg_8499) + unsigned(ap_const_lv5_1));
    add_ln139_24_fu_4571_p2 <= std_logic_vector(unsigned(count_38_reg_8515) + unsigned(ap_const_lv5_1));
    add_ln139_26_fu_4638_p2 <= std_logic_vector(unsigned(count_41_reg_8531) + unsigned(ap_const_lv5_1));
    add_ln139_28_fu_4690_p2 <= std_logic_vector(unsigned(count_44_reg_8558) + unsigned(ap_const_lv5_1));
    add_ln139_2_fu_3747_p2 <= std_logic_vector(unsigned(count_5_fu_3734_p3) + unsigned(ap_const_lv3_1));
    add_ln139_30_fu_4743_p2 <= std_logic_vector(unsigned(count_47_reg_8574) + unsigned(ap_const_lv6_1));
    add_ln139_32_fu_4799_p2 <= std_logic_vector(unsigned(count_50_reg_8585) + unsigned(ap_const_lv6_1));
    add_ln139_34_fu_4846_p2 <= std_logic_vector(unsigned(count_53_reg_8613) + unsigned(ap_const_lv6_1));
    add_ln139_36_fu_4898_p2 <= std_logic_vector(unsigned(count_56_reg_8629) + unsigned(ap_const_lv6_1));
    add_ln139_38_fu_4969_p2 <= std_logic_vector(unsigned(count_59_reg_8645) + unsigned(ap_const_lv6_1));
    add_ln139_40_fu_5018_p2 <= std_logic_vector(unsigned(count_62_reg_8667) + unsigned(ap_const_lv6_1));
    add_ln139_42_fu_5076_p2 <= std_logic_vector(unsigned(count_65_reg_8678) + unsigned(ap_const_lv6_1));
    add_ln139_44_fu_5123_p2 <= std_logic_vector(unsigned(count_68_reg_8700) + unsigned(ap_const_lv6_1));
    add_ln139_46_fu_5349_p2 <= std_logic_vector(unsigned(count_71_reg_8716) + unsigned(ap_const_lv6_1));
    add_ln139_48_fu_5707_p2 <= std_logic_vector(unsigned(count_74_reg_9102) + unsigned(ap_const_lv6_1));
    add_ln139_4_fu_3924_p2 <= std_logic_vector(unsigned(count_8_fu_3914_p3) + unsigned(ap_const_lv3_1));
    add_ln139_50_fu_6099_p2 <= std_logic_vector(unsigned(count_77_reg_9148) + unsigned(ap_const_lv6_1));
    add_ln139_52_fu_6129_p2 <= std_logic_vector(unsigned(count_80_reg_9484) + unsigned(ap_const_lv6_1));
    add_ln139_54_fu_6163_p2 <= std_logic_vector(unsigned(count_83_reg_9490) + unsigned(ap_const_lv6_1));
    add_ln139_56_fu_6187_p2 <= std_logic_vector(unsigned(count_86_reg_9501) + unsigned(ap_const_lv6_1));
    add_ln139_58_fu_6211_p2 <= std_logic_vector(unsigned(count_89_reg_9507) + unsigned(ap_const_lv6_1));
    add_ln139_60_fu_6235_p2 <= std_logic_vector(unsigned(count_92_reg_9513) + unsigned(ap_const_lv6_1));
    add_ln139_62_fu_6263_p2 <= std_logic_vector(unsigned(count_95_reg_9519) + unsigned(ap_const_lv7_1));
    add_ln139_64_fu_6287_p2 <= std_logic_vector(unsigned(count_98_reg_9525) + unsigned(ap_const_lv7_1));
    add_ln139_66_fu_6311_p2 <= std_logic_vector(unsigned(count_101_reg_9531) + unsigned(ap_const_lv7_1));
    add_ln139_68_fu_6335_p2 <= std_logic_vector(unsigned(count_104_reg_9537) + unsigned(ap_const_lv7_1));
    add_ln139_6_fu_4105_p2 <= std_logic_vector(unsigned(count_11_reg_8311) + unsigned(ap_const_lv4_1));
    add_ln139_70_fu_6359_p2 <= std_logic_vector(unsigned(count_107_reg_9543) + unsigned(ap_const_lv7_1));
    add_ln139_72_fu_6383_p2 <= std_logic_vector(unsigned(count_110_reg_9549) + unsigned(ap_const_lv7_1));
    add_ln139_74_fu_6407_p2 <= std_logic_vector(unsigned(count_113_reg_9555) + unsigned(ap_const_lv7_1));
    add_ln139_76_fu_6431_p2 <= std_logic_vector(unsigned(count_116_reg_9561) + unsigned(ap_const_lv7_1));
    add_ln139_78_fu_6455_p2 <= std_logic_vector(unsigned(count_119_reg_9567) + unsigned(ap_const_lv7_1));
    add_ln139_80_fu_6479_p2 <= std_logic_vector(unsigned(count_122_reg_9573) + unsigned(ap_const_lv7_1));
    add_ln139_82_fu_6503_p2 <= std_logic_vector(unsigned(count_125_reg_9579) + unsigned(ap_const_lv7_1));
    add_ln139_84_fu_6527_p2 <= std_logic_vector(unsigned(count_128_reg_9585) + unsigned(ap_const_lv7_1));
    add_ln139_86_fu_6551_p2 <= std_logic_vector(unsigned(count_131_reg_9591) + unsigned(ap_const_lv7_1));
    add_ln139_88_fu_6575_p2 <= std_logic_vector(unsigned(count_134_reg_9597) + unsigned(ap_const_lv7_1));
    add_ln139_8_fu_4135_p2 <= std_logic_vector(unsigned(count_14_fu_4127_p3) + unsigned(ap_const_lv4_1));
    add_ln139_90_fu_6599_p2 <= std_logic_vector(unsigned(count_137_reg_9603) + unsigned(ap_const_lv7_1));
    add_ln139_92_fu_6623_p2 <= std_logic_vector(unsigned(count_140_reg_9609) + unsigned(ap_const_lv7_1));
    add_ln139_94_fu_6647_p2 <= std_logic_vector(unsigned(count_143_reg_9615) + unsigned(ap_const_lv7_1));
    add_ln139_96_fu_6671_p2 <= std_logic_vector(unsigned(count_146_reg_9621) + unsigned(ap_const_lv7_1));
    add_ln139_98_fu_6695_p2 <= std_logic_vector(unsigned(count_149_reg_9627) + unsigned(ap_const_lv7_1));
    add_ln139_fu_3524_p2 <= std_logic_vector(unsigned(count_2_fu_3511_p3) + unsigned(ap_const_lv2_1));
    add_ln164_fu_3772_p2 <= std_logic_vector(unsigned(row_fu_666) + unsigned(ap_const_lv32_1));
    add_ln48_fu_6041_p2 <= std_logic_vector(unsigned(ap_phi_reg_pp0_iter6_hue_3_reg_2744) + unsigned(ap_const_lv17_168));
    addr_cmp153_fu_3656_p2 <= "1" when (reuse_addr_reg150_fu_646 = idxprom51_reg_8040) else "0";
    addr_cmp159_fu_3648_p2 <= "1" when (reuse_addr_reg156_fu_638 = idxprom51_reg_8040) else "0";
    addr_cmp165_fu_3640_p2 <= "1" when (reuse_addr_reg162_fu_630 = idxprom51_reg_8040) else "0";
    addr_cmp171_fu_3632_p2 <= "1" when (reuse_addr_reg168_fu_622 = idxprom51_reg_8040) else "0";
    addr_cmp177_fu_3624_p2 <= "1" when (reuse_addr_reg174_fu_614 = idxprom51_reg_8040) else "0";
    addr_cmp_fu_3664_p2 <= "1" when (reuse_addr_reg_fu_654 = idxprom51_reg_8040) else "0";
    and_ln126_1_fu_3709_p2 <= (icmp_ln126_fu_3693_p2 and icmp_ln126_2_reg_8077);
    and_ln126_2_fu_3714_p2 <= (and_ln126_fu_3704_p2 and and_ln126_1_fu_3709_p2);
    and_ln126_fu_3704_p2 <= (icmp_ln126_3_reg_8082 and icmp_ln126_1_fu_3699_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state61 <= ap_CS_fsm(5);
    ap_CS_fsm_state97 <= ap_CS_fsm(41);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state72_blk <= ap_const_logic_0;
    ap_ST_fsm_state73_blk <= ap_const_logic_0;
    ap_ST_fsm_state74_blk <= ap_const_logic_0;
    ap_ST_fsm_state75_blk <= ap_const_logic_0;
    ap_ST_fsm_state76_blk <= ap_const_logic_0;
    ap_ST_fsm_state77_blk <= ap_const_logic_0;
    ap_ST_fsm_state78_blk <= ap_const_logic_0;
    ap_ST_fsm_state79_blk <= ap_const_logic_0;
    ap_ST_fsm_state80_blk <= ap_const_logic_0;
    ap_ST_fsm_state81_blk <= ap_const_logic_0;
    ap_ST_fsm_state82_blk <= ap_const_logic_0;
    ap_ST_fsm_state83_blk <= ap_const_logic_0;
    ap_ST_fsm_state84_blk <= ap_const_logic_0;
    ap_ST_fsm_state85_blk <= ap_const_logic_0;
    ap_ST_fsm_state86_blk <= ap_const_logic_0;
    ap_ST_fsm_state87_blk <= ap_const_logic_0;
    ap_ST_fsm_state88_blk <= ap_const_logic_0;
    ap_ST_fsm_state89_blk <= ap_const_logic_0;
    ap_ST_fsm_state90_blk <= ap_const_logic_0;
    ap_ST_fsm_state91_blk <= ap_const_logic_0;
    ap_ST_fsm_state92_blk <= ap_const_logic_0;
    ap_ST_fsm_state93_blk <= ap_const_logic_0;
    ap_ST_fsm_state94_blk <= ap_const_logic_0;
    ap_ST_fsm_state95_blk <= ap_const_logic_0;
    ap_ST_fsm_state96_blk <= ap_const_logic_0;
    ap_ST_fsm_state97_blk <= ap_const_logic_0;
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(in_stream_TVALID, ap_enable_reg_pp0_iter0, icmp_ln84_reg_8036)
    begin
                ap_block_pp0_stage1_11001 <= ((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (in_stream_TVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(in_stream_TVALID, ap_enable_reg_pp0_iter0, icmp_ln84_reg_8036)
    begin
                ap_block_pp0_stage1_subdone <= ((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (in_stream_TVALID = ap_const_logic_0));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_assign_proc : process(out_stream_TREADY, ap_enable_reg_pp0_iter14)
    begin
                ap_block_pp0_stage2_01001 <= ((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (out_stream_TREADY = ap_const_logic_0));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(out_stream_TREADY, ap_enable_reg_pp0_iter14)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (out_stream_TREADY = ap_const_logic_0));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(out_stream_TREADY, ap_enable_reg_pp0_iter14)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (out_stream_TREADY = ap_const_logic_0));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage3_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage2_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage3_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage1_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage2_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage3_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage1_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage2_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage3_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage1_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage2_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage3_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage1_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage1_iter0_assign_proc : process(in_stream_TVALID, icmp_ln84_reg_8036)
    begin
                ap_block_state3_pp0_stage1_iter0 <= ((icmp_ln84_reg_8036 = ap_const_lv1_0) and (in_stream_TVALID = ap_const_logic_0));
    end process;

        ap_block_state40_pp0_stage2_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage3_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage1_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage2_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage3_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage1_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage2_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage3_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage1_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage2_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage3_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage1_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp0_stage2_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp0_stage3_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp0_stage1_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state60_pp0_stage2_iter14_assign_proc : process(out_stream_TREADY)
    begin
                ap_block_state60_pp0_stage2_iter14 <= (out_stream_TREADY = ap_const_logic_0);
    end process;

        ap_block_state6_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1394_assign_proc : process(icmp_ln84_reg_8036_pp0_iter5_reg, icmp_ln38_reg_8281_pp0_iter5_reg, icmp_ln41_reg_8285_pp0_iter5_reg, icmp_ln43_reg_8289_pp0_iter5_reg)
    begin
                ap_condition_1394 <= ((icmp_ln43_reg_8289_pp0_iter5_reg = ap_const_lv1_0) and (icmp_ln41_reg_8285_pp0_iter5_reg = ap_const_lv1_0) and (icmp_ln38_reg_8281_pp0_iter5_reg = ap_const_lv1_0) and (icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0));
    end process;


    ap_condition_1399_assign_proc : process(icmp_ln84_reg_8036_pp0_iter5_reg, icmp_ln38_reg_8281_pp0_iter5_reg, icmp_ln41_reg_8285_pp0_iter5_reg, icmp_ln43_reg_8289_pp0_iter5_reg)
    begin
                ap_condition_1399 <= ((icmp_ln43_reg_8289_pp0_iter5_reg = ap_const_lv1_1) and (icmp_ln41_reg_8285_pp0_iter5_reg = ap_const_lv1_0) and (icmp_ln38_reg_8281_pp0_iter5_reg = ap_const_lv1_0) and (icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0));
    end process;


    ap_condition_1404_assign_proc : process(icmp_ln84_reg_8036_pp0_iter5_reg, icmp_ln38_reg_8281_pp0_iter5_reg, icmp_ln41_reg_8285_pp0_iter5_reg)
    begin
                ap_condition_1404 <= ((icmp_ln41_reg_8285_pp0_iter5_reg = ap_const_lv1_1) and (icmp_ln38_reg_8281_pp0_iter5_reg = ap_const_lv1_0) and (icmp_ln84_reg_8036_pp0_iter5_reg = ap_const_lv1_0));
    end process;


    ap_condition_1984_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_1984 <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_930_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_930 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_pp0_exit_iter5_state24_assign_proc : process(ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter5_state24 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter5_state24 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp0_flush_enable_assign_proc : process(icmp_ln84_reg_8036, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone)
    begin
        if (((icmp_ln84_reg_8036 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_condition_pp0_flush_enable <= ap_const_logic_1;
        else 
            ap_condition_pp0_flush_enable <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state97)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state97) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_Hv_2_phi_fu_2759_p4_assign_proc : process(icmp_ln84_reg_8036_pp0_iter6_reg, icmp_ln38_reg_8281_pp0_iter5_reg, Hv_fu_6123_p3, ap_phi_reg_pp0_iter6_Hv_2_reg_2755)
    begin
        if (((icmp_ln38_reg_8281_pp0_iter5_reg = ap_const_lv1_0) and (icmp_ln84_reg_8036_pp0_iter6_reg = ap_const_lv1_0))) then 
            ap_phi_mux_Hv_2_phi_fu_2759_p4 <= Hv_fu_6123_p3;
        else 
            ap_phi_mux_Hv_2_phi_fu_2759_p4 <= ap_phi_reg_pp0_iter6_Hv_2_reg_2755;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_Hv_2_reg_2755 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_hue_3_reg_2744 <= "XXXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(ap_CS_fsm_state97)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    b_fu_3602_p1 <= in_stream_TDATA(8 - 1 downto 0);
    col_1_fu_3543_p2 <= std_logic_vector(unsigned(col_fu_670) + unsigned(ap_const_lv32_1));
    col_2_fu_3785_p3 <= 
        ap_const_lv32_0 when (icmp_ln162_reg_8102(0) = '1') else 
        col_1_reg_8097;
    count_100_fu_6298_p2 <= std_logic_vector(unsigned(count_99_fu_6292_p3) + unsigned(ap_const_lv7_1));
    count_101_fu_6304_p3 <= 
        count_100_fu_6298_p2 when (icmp_ln139_66_reg_9219_pp0_iter6_reg(0) = '1') else 
        count_99_fu_6292_p3;
    count_102_fu_6316_p3 <= 
        add_ln139_66_fu_6311_p2 when (icmp_ln139_67_reg_9224_pp0_iter7_reg(0) = '1') else 
        count_101_reg_9531;
    count_103_fu_6322_p2 <= std_logic_vector(unsigned(count_102_fu_6316_p3) + unsigned(ap_const_lv7_1));
    count_104_fu_6328_p3 <= 
        count_103_fu_6322_p2 when (icmp_ln139_68_reg_9229_pp0_iter7_reg(0) = '1') else 
        count_102_fu_6316_p3;
    count_105_fu_6340_p3 <= 
        add_ln139_68_fu_6335_p2 when (icmp_ln139_69_reg_9234_pp0_iter7_reg(0) = '1') else 
        count_104_reg_9537;
    count_106_fu_6346_p2 <= std_logic_vector(unsigned(count_105_fu_6340_p3) + unsigned(ap_const_lv7_1));
    count_107_fu_6352_p3 <= 
        count_106_fu_6346_p2 when (icmp_ln139_70_reg_9239_pp0_iter7_reg(0) = '1') else 
        count_105_fu_6340_p3;
    count_108_fu_6364_p3 <= 
        add_ln139_70_fu_6359_p2 when (icmp_ln139_71_reg_9244_pp0_iter7_reg(0) = '1') else 
        count_107_reg_9543;
    count_109_fu_6370_p2 <= std_logic_vector(unsigned(count_108_fu_6364_p3) + unsigned(ap_const_lv7_1));
    count_10_fu_3947_p2 <= std_logic_vector(unsigned(zext_ln132_2_fu_3938_p1) + unsigned(ap_const_lv4_1));
    count_110_fu_6376_p3 <= 
        count_109_fu_6370_p2 when (icmp_ln139_72_reg_9249_pp0_iter7_reg(0) = '1') else 
        count_108_fu_6364_p3;
    count_111_fu_6388_p3 <= 
        add_ln139_72_fu_6383_p2 when (icmp_ln139_73_reg_9254_pp0_iter7_reg(0) = '1') else 
        count_110_reg_9549;
    count_112_fu_6394_p2 <= std_logic_vector(unsigned(count_111_fu_6388_p3) + unsigned(ap_const_lv7_1));
    count_113_fu_6400_p3 <= 
        count_112_fu_6394_p2 when (icmp_ln139_74_reg_9259_pp0_iter7_reg(0) = '1') else 
        count_111_fu_6388_p3;
    count_114_fu_6412_p3 <= 
        add_ln139_74_fu_6407_p2 when (icmp_ln139_75_reg_9118_pp0_iter8_reg(0) = '1') else 
        count_113_reg_9555;
    count_115_fu_6418_p2 <= std_logic_vector(unsigned(count_114_fu_6412_p3) + unsigned(ap_const_lv7_1));
    count_116_fu_6424_p3 <= 
        count_115_fu_6418_p2 when (icmp_ln139_76_reg_9264_pp0_iter8_reg(0) = '1') else 
        count_114_fu_6412_p3;
    count_117_fu_6436_p3 <= 
        add_ln139_76_fu_6431_p2 when (icmp_ln139_77_reg_9269_pp0_iter8_reg(0) = '1') else 
        count_116_reg_9561;
    count_118_fu_6442_p2 <= std_logic_vector(unsigned(count_117_fu_6436_p3) + unsigned(ap_const_lv7_1));
    count_119_fu_6448_p3 <= 
        count_118_fu_6442_p2 when (icmp_ln139_78_reg_9274_pp0_iter8_reg(0) = '1') else 
        count_117_fu_6436_p3;
    count_11_fu_3953_p3 <= 
        count_10_fu_3947_p2 when (icmp_ln139_6_fu_3942_p2(0) = '1') else 
        zext_ln132_2_fu_3938_p1;
    count_120_fu_6460_p3 <= 
        add_ln139_78_fu_6455_p2 when (icmp_ln139_79_reg_9279_pp0_iter8_reg(0) = '1') else 
        count_119_reg_9567;
    count_121_fu_6466_p2 <= std_logic_vector(unsigned(count_120_fu_6460_p3) + unsigned(ap_const_lv7_1));
    count_122_fu_6472_p3 <= 
        count_121_fu_6466_p2 when (icmp_ln139_80_reg_9284_pp0_iter8_reg(0) = '1') else 
        count_120_fu_6460_p3;
    count_123_fu_6484_p3 <= 
        add_ln139_80_fu_6479_p2 when (icmp_ln139_81_reg_9289_pp0_iter8_reg(0) = '1') else 
        count_122_reg_9573;
    count_124_fu_6490_p2 <= std_logic_vector(unsigned(count_123_fu_6484_p3) + unsigned(ap_const_lv7_1));
    count_125_fu_6496_p3 <= 
        count_124_fu_6490_p2 when (icmp_ln139_82_reg_9294_pp0_iter8_reg(0) = '1') else 
        count_123_fu_6484_p3;
    count_126_fu_6508_p3 <= 
        add_ln139_82_fu_6503_p2 when (icmp_ln139_83_reg_9299_pp0_iter9_reg(0) = '1') else 
        count_125_reg_9579;
    count_127_fu_6514_p2 <= std_logic_vector(unsigned(count_126_fu_6508_p3) + unsigned(ap_const_lv7_1));
    count_128_fu_6520_p3 <= 
        count_127_fu_6514_p2 when (icmp_ln139_84_reg_9304_pp0_iter9_reg(0) = '1') else 
        count_126_fu_6508_p3;
    count_129_fu_6532_p3 <= 
        add_ln139_84_fu_6527_p2 when (icmp_ln139_85_reg_9309_pp0_iter9_reg(0) = '1') else 
        count_128_reg_9585;
    count_12_fu_4110_p3 <= 
        add_ln139_6_fu_4105_p2 when (icmp_ln139_7_reg_8317(0) = '1') else 
        count_11_reg_8311;
    count_130_fu_6538_p2 <= std_logic_vector(unsigned(count_129_fu_6532_p3) + unsigned(ap_const_lv7_1));
    count_131_fu_6544_p3 <= 
        count_130_fu_6538_p2 when (icmp_ln139_86_reg_9123_pp0_iter9_reg(0) = '1') else 
        count_129_fu_6532_p3;
    count_132_fu_6556_p3 <= 
        add_ln139_86_fu_6551_p2 when (icmp_ln139_87_reg_9314_pp0_iter9_reg(0) = '1') else 
        count_131_reg_9591;
    count_133_fu_6562_p2 <= std_logic_vector(unsigned(count_132_fu_6556_p3) + unsigned(ap_const_lv7_1));
    count_134_fu_6568_p3 <= 
        count_133_fu_6562_p2 when (icmp_ln139_88_reg_9319_pp0_iter9_reg(0) = '1') else 
        count_132_fu_6556_p3;
    count_135_fu_6580_p3 <= 
        add_ln139_88_fu_6575_p2 when (icmp_ln139_89_reg_9324_pp0_iter9_reg(0) = '1') else 
        count_134_reg_9597;
    count_136_fu_6586_p2 <= std_logic_vector(unsigned(count_135_fu_6580_p3) + unsigned(ap_const_lv7_1));
    count_137_fu_6592_p3 <= 
        count_136_fu_6586_p2 when (icmp_ln139_90_reg_9329_pp0_iter9_reg(0) = '1') else 
        count_135_fu_6580_p3;
    count_138_fu_6604_p3 <= 
        add_ln139_90_fu_6599_p2 when (icmp_ln139_91_reg_9334_pp0_iter10_reg(0) = '1') else 
        count_137_reg_9603;
    count_139_fu_6610_p2 <= std_logic_vector(unsigned(count_138_fu_6604_p3) + unsigned(ap_const_lv7_1));
    count_13_fu_4121_p2 <= std_logic_vector(unsigned(count_12_fu_4110_p3) + unsigned(ap_const_lv4_1));
    count_140_fu_6616_p3 <= 
        count_139_fu_6610_p2 when (icmp_ln139_92_reg_9339_pp0_iter10_reg(0) = '1') else 
        count_138_fu_6604_p3;
    count_141_fu_6628_p3 <= 
        add_ln139_92_fu_6623_p2 when (icmp_ln139_93_reg_9344_pp0_iter10_reg(0) = '1') else 
        count_140_reg_9609;
    count_142_fu_6634_p2 <= std_logic_vector(unsigned(count_141_fu_6628_p3) + unsigned(ap_const_lv7_1));
    count_143_fu_6640_p3 <= 
        count_142_fu_6634_p2 when (icmp_ln139_94_reg_9349_pp0_iter10_reg(0) = '1') else 
        count_141_fu_6628_p3;
    count_144_fu_6652_p3 <= 
        add_ln139_94_fu_6647_p2 when (icmp_ln139_95_reg_9354_pp0_iter10_reg(0) = '1') else 
        count_143_reg_9615;
    count_145_fu_6658_p2 <= std_logic_vector(unsigned(count_144_fu_6652_p3) + unsigned(ap_const_lv7_1));
    count_146_fu_6664_p3 <= 
        count_145_fu_6658_p2 when (icmp_ln139_96_reg_9359_pp0_iter10_reg(0) = '1') else 
        count_144_fu_6652_p3;
    count_147_fu_6676_p3 <= 
        add_ln139_96_fu_6671_p2 when (icmp_ln139_97_reg_9128_pp0_iter11_reg(0) = '1') else 
        count_146_reg_9621;
    count_148_fu_6682_p2 <= std_logic_vector(unsigned(count_147_fu_6676_p3) + unsigned(ap_const_lv7_1));
    count_149_fu_6688_p3 <= 
        count_148_fu_6682_p2 when (icmp_ln139_98_reg_9364_pp0_iter10_reg(0) = '1') else 
        count_147_fu_6676_p3;
    count_14_fu_4127_p3 <= 
        count_13_fu_4121_p2 when (icmp_ln139_8_fu_4116_p2(0) = '1') else 
        count_12_fu_4110_p3;
    count_150_fu_6700_p3 <= 
        add_ln139_98_fu_6695_p2 when (icmp_ln139_99_reg_9369_pp0_iter11_reg(0) = '1') else 
        count_149_reg_9627;
    count_151_fu_6706_p2 <= std_logic_vector(unsigned(count_150_fu_6700_p3) + unsigned(ap_const_lv7_1));
    count_152_fu_6712_p3 <= 
        count_151_fu_6706_p2 when (icmp_ln139_100_reg_9374_pp0_iter11_reg(0) = '1') else 
        count_150_fu_6700_p3;
    count_153_fu_6724_p3 <= 
        add_ln139_100_fu_6719_p2 when (icmp_ln139_101_reg_9379_pp0_iter11_reg(0) = '1') else 
        count_152_reg_9633;
    count_154_fu_6730_p2 <= std_logic_vector(unsigned(count_153_fu_6724_p3) + unsigned(ap_const_lv7_1));
    count_155_fu_6736_p3 <= 
        count_154_fu_6730_p2 when (icmp_ln139_102_reg_9384_pp0_iter11_reg(0) = '1') else 
        count_153_fu_6724_p3;
    count_156_fu_6748_p3 <= 
        add_ln139_102_fu_6743_p2 when (icmp_ln139_103_reg_9389_pp0_iter11_reg(0) = '1') else 
        count_155_reg_9639;
    count_157_fu_6754_p2 <= std_logic_vector(unsigned(count_156_fu_6748_p3) + unsigned(ap_const_lv7_1));
    count_158_fu_6760_p3 <= 
        count_157_fu_6754_p2 when (icmp_ln139_104_reg_9394_pp0_iter11_reg(0) = '1') else 
        count_156_fu_6748_p3;
    count_159_fu_6772_p3 <= 
        add_ln139_104_fu_6767_p2 when (icmp_ln139_105_reg_9399_pp0_iter11_reg(0) = '1') else 
        count_158_reg_9645;
    count_15_fu_4157_p3 <= 
        add_ln139_8_reg_8378 when (icmp_ln139_9_reg_8373(0) = '1') else 
        count_14_reg_8368;
    count_160_fu_6778_p2 <= std_logic_vector(unsigned(count_159_fu_6772_p3) + unsigned(ap_const_lv7_1));
    count_161_fu_6784_p3 <= 
        count_160_fu_6778_p2 when (icmp_ln139_106_reg_9404_pp0_iter11_reg(0) = '1') else 
        count_159_fu_6772_p3;
    count_162_fu_6796_p3 <= 
        add_ln139_106_fu_6791_p2 when (icmp_ln139_107_reg_9409_pp0_iter12_reg(0) = '1') else 
        count_161_reg_9651;
    count_163_fu_6802_p2 <= std_logic_vector(unsigned(count_162_fu_6796_p3) + unsigned(ap_const_lv7_1));
    count_164_fu_6808_p3 <= 
        count_163_fu_6802_p2 when (icmp_ln139_108_reg_9414_pp0_iter12_reg(0) = '1') else 
        count_162_fu_6796_p3;
    count_165_fu_6820_p3 <= 
        add_ln139_108_fu_6815_p2 when (icmp_ln139_109_reg_9419_pp0_iter12_reg(0) = '1') else 
        count_164_reg_9657;
    count_166_fu_6826_p2 <= std_logic_vector(unsigned(count_165_fu_6820_p3) + unsigned(ap_const_lv7_1));
    count_167_fu_6832_p3 <= 
        count_166_fu_6826_p2 when (icmp_ln139_110_reg_9424_pp0_iter12_reg(0) = '1') else 
        count_165_fu_6820_p3;
    count_168_fu_6844_p3 <= 
        add_ln139_110_fu_6839_p2 when (icmp_ln139_111_reg_9429_pp0_iter12_reg(0) = '1') else 
        count_167_reg_9663;
    count_169_fu_6850_p2 <= std_logic_vector(unsigned(count_168_fu_6844_p3) + unsigned(ap_const_lv7_1));
    count_16_fu_4167_p2 <= std_logic_vector(unsigned(count_15_fu_4157_p3) + unsigned(ap_const_lv4_1));
    count_170_fu_6856_p3 <= 
        count_169_fu_6850_p2 when (icmp_ln139_112_reg_9434_pp0_iter12_reg(0) = '1') else 
        count_168_fu_6844_p3;
    count_171_fu_6868_p3 <= 
        add_ln139_112_fu_6863_p2 when (icmp_ln139_113_reg_9439_pp0_iter12_reg(0) = '1') else 
        count_170_reg_9669;
    count_172_fu_6874_p2 <= std_logic_vector(unsigned(count_171_fu_6868_p3) + unsigned(ap_const_lv7_1));
    count_173_fu_6880_p3 <= 
        count_172_fu_6874_p2 when (icmp_ln139_114_reg_9444_pp0_iter12_reg(0) = '1') else 
        count_171_fu_6868_p3;
    count_174_fu_6892_p3 <= 
        add_ln139_114_fu_6887_p2 when (icmp_ln139_115_reg_9449_pp0_iter13_reg(0) = '1') else 
        count_173_reg_9675;
    count_175_fu_6898_p2 <= std_logic_vector(unsigned(count_174_fu_6892_p3) + unsigned(ap_const_lv7_1));
    count_176_fu_6904_p3 <= 
        count_175_fu_6898_p2 when (icmp_ln139_116_reg_9454_pp0_iter13_reg(0) = '1') else 
        count_174_fu_6892_p3;
    count_177_fu_6916_p3 <= 
        add_ln139_116_fu_6911_p2 when (icmp_ln139_117_reg_9459_pp0_iter13_reg(0) = '1') else 
        count_176_reg_9681;
    count_178_fu_6922_p2 <= std_logic_vector(unsigned(count_177_fu_6916_p3) + unsigned(ap_const_lv7_1));
    count_179_fu_6928_p3 <= 
        count_178_fu_6922_p2 when (icmp_ln139_118_reg_9464_pp0_iter13_reg(0) = '1') else 
        count_177_fu_6916_p3;
    count_17_fu_4173_p3 <= 
        count_16_fu_4167_p2 when (icmp_ln139_10_fu_4162_p2(0) = '1') else 
        count_15_fu_4157_p3;
    count_180_fu_6940_p3 <= 
        add_ln139_118_fu_6935_p2 when (icmp_ln139_119_reg_9496_pp0_iter14_reg(0) = '1') else 
        count_179_reg_9687;
    count_18_fu_4192_p3 <= 
        add_ln139_10_fu_4186_p2 when (icmp_ln139_11_fu_4181_p2(0) = '1') else 
        count_17_fu_4173_p3;
    count_19_fu_4221_p2 <= std_logic_vector(unsigned(count_18_reg_8393) + unsigned(ap_const_lv4_1));
    count_1_fu_3503_p3 <= 
        ap_const_lv2_2 when (count_fu_3489_p2(0) = '1') else 
        ap_const_lv2_1;
    count_20_fu_4226_p3 <= 
        count_19_fu_4221_p2 when (icmp_ln139_12_reg_8399(0) = '1') else 
        count_18_reg_8393;
    count_21_fu_4243_p3 <= 
        add_ln139_12_fu_4237_p2 when (icmp_ln139_13_fu_4232_p2(0) = '1') else 
        count_20_fu_4226_p3;
    count_22_fu_4260_p2 <= std_logic_vector(unsigned(zext_ln132_3_fu_4251_p1) + unsigned(ap_const_lv5_1));
    count_23_fu_4297_p3 <= 
        count_22_reg_8424 when (icmp_ln139_14_reg_8419(0) = '1') else 
        zext_ln132_3_reg_8414;
    count_24_fu_4313_p3 <= 
        add_ln139_14_fu_4307_p2 when (icmp_ln139_15_fu_4302_p2(0) = '1') else 
        count_23_fu_4297_p3;
    count_25_fu_4326_p2 <= std_logic_vector(unsigned(count_24_fu_4313_p3) + unsigned(ap_const_lv5_1));
    count_26_fu_4332_p3 <= 
        count_25_fu_4326_p2 when (icmp_ln139_16_fu_4321_p2(0) = '1') else 
        count_24_fu_4313_p3;
    count_27_fu_4366_p3 <= 
        add_ln139_16_fu_4361_p2 when (icmp_ln139_17_fu_4356_p2(0) = '1') else 
        count_26_reg_8450;
    count_28_fu_4378_p2 <= std_logic_vector(unsigned(count_27_fu_4366_p3) + unsigned(ap_const_lv5_1));
    count_29_fu_4384_p3 <= 
        count_28_fu_4378_p2 when (icmp_ln139_18_fu_4373_p2(0) = '1') else 
        count_27_fu_4366_p3;
    count_2_fu_3511_p3 <= 
        count_1_fu_3503_p3 when (icmp_ln139_fu_3498_p2(0) = '1') else 
        zext_ln132_fu_3494_p1;
    count_30_fu_4415_p3 <= 
        add_ln139_18_fu_4410_p2 when (icmp_ln139_19_fu_4405_p2(0) = '1') else 
        count_29_reg_8466;
    count_31_fu_4426_p2 <= std_logic_vector(unsigned(count_30_fu_4415_p3) + unsigned(ap_const_lv5_1));
    count_32_fu_4432_p3 <= 
        count_31_fu_4426_p2 when (icmp_ln139_20_fu_4422_p2(0) = '1') else 
        count_30_fu_4415_p3;
    count_33_fu_4477_p3 <= 
        add_ln139_20_fu_4472_p2 when (icmp_ln139_21_fu_4467_p2(0) = '1') else 
        count_32_reg_8477;
    count_34_fu_4489_p2 <= std_logic_vector(unsigned(count_33_fu_4477_p3) + unsigned(ap_const_lv5_1));
    count_35_fu_4495_p3 <= 
        count_34_fu_4489_p2 when (icmp_ln139_22_fu_4484_p2(0) = '1') else 
        count_33_fu_4477_p3;
    count_36_fu_4524_p3 <= 
        add_ln139_22_fu_4519_p2 when (icmp_ln139_23_fu_4514_p2(0) = '1') else 
        count_35_reg_8499;
    count_37_fu_4536_p2 <= std_logic_vector(unsigned(count_36_fu_4524_p3) + unsigned(ap_const_lv5_1));
    count_38_fu_4542_p3 <= 
        count_37_fu_4536_p2 when (icmp_ln139_24_fu_4531_p2(0) = '1') else 
        count_36_fu_4524_p3;
    count_39_fu_4576_p3 <= 
        add_ln139_24_fu_4571_p2 when (icmp_ln139_25_fu_4566_p2(0) = '1') else 
        count_38_reg_8515;
    count_3_fu_3530_p3 <= 
        add_ln139_fu_3524_p2 when (icmp_ln139_1_fu_3519_p2(0) = '1') else 
        count_2_fu_3511_p3;
    count_40_fu_4588_p2 <= std_logic_vector(unsigned(count_39_fu_4576_p3) + unsigned(ap_const_lv5_1));
    count_41_fu_4594_p3 <= 
        count_40_fu_4588_p2 when (icmp_ln139_26_fu_4583_p2(0) = '1') else 
        count_39_fu_4576_p3;
    count_42_fu_4643_p3 <= 
        add_ln139_26_fu_4638_p2 when (icmp_ln139_27_fu_4633_p2(0) = '1') else 
        count_41_reg_8531;
    count_43_fu_4655_p2 <= std_logic_vector(unsigned(count_42_fu_4643_p3) + unsigned(ap_const_lv5_1));
    count_44_fu_4661_p3 <= 
        count_43_fu_4655_p2 when (icmp_ln139_28_fu_4650_p2(0) = '1') else 
        count_42_fu_4643_p3;
    count_45_fu_4695_p3 <= 
        add_ln139_28_fu_4690_p2 when (icmp_ln139_29_fu_4685_p2(0) = '1') else 
        count_44_reg_8558;
    count_46_fu_4711_p2 <= std_logic_vector(unsigned(zext_ln132_4_fu_4702_p1) + unsigned(ap_const_lv6_1));
    count_47_fu_4717_p3 <= 
        count_46_fu_4711_p2 when (icmp_ln139_30_fu_4706_p2(0) = '1') else 
        zext_ln132_4_fu_4702_p1;
    count_48_fu_4748_p3 <= 
        add_ln139_30_fu_4743_p2 when (icmp_ln139_31_reg_8580(0) = '1') else 
        count_47_reg_8574;
    count_49_fu_4759_p2 <= std_logic_vector(unsigned(count_48_fu_4748_p3) + unsigned(ap_const_lv6_1));
    count_4_fu_3728_p2 <= std_logic_vector(unsigned(zext_ln132_1_fu_3720_p1) + unsigned(ap_const_lv3_1));
    count_50_fu_4765_p3 <= 
        count_49_fu_4759_p2 when (icmp_ln139_32_fu_4754_p2(0) = '1') else 
        count_48_fu_4748_p3;
    count_51_fu_4804_p3 <= 
        add_ln139_32_fu_4799_p2 when (icmp_ln139_33_fu_4794_p2(0) = '1') else 
        count_50_reg_8585;
    count_52_fu_4816_p2 <= std_logic_vector(unsigned(count_51_fu_4804_p3) + unsigned(ap_const_lv6_1));
    count_53_fu_4822_p3 <= 
        count_52_fu_4816_p2 when (icmp_ln139_34_fu_4811_p2(0) = '1') else 
        count_51_fu_4804_p3;
    count_54_fu_4851_p3 <= 
        add_ln139_34_fu_4846_p2 when (icmp_ln139_35_fu_4841_p2(0) = '1') else 
        count_53_reg_8613;
    count_55_fu_4863_p2 <= std_logic_vector(unsigned(count_54_fu_4851_p3) + unsigned(ap_const_lv6_1));
    count_56_fu_4869_p3 <= 
        count_55_fu_4863_p2 when (icmp_ln139_36_fu_4858_p2(0) = '1') else 
        count_54_fu_4851_p3;
    count_57_fu_4903_p3 <= 
        add_ln139_36_fu_4898_p2 when (icmp_ln139_37_fu_4893_p2(0) = '1') else 
        count_56_reg_8629;
    count_58_fu_4915_p2 <= std_logic_vector(unsigned(count_57_fu_4903_p3) + unsigned(ap_const_lv6_1));
    count_59_fu_4921_p3 <= 
        count_58_fu_4915_p2 when (icmp_ln139_38_fu_4910_p2(0) = '1') else 
        count_57_fu_4903_p3;
    count_5_fu_3734_p3 <= 
        count_4_fu_3728_p2 when (icmp_ln139_2_fu_3723_p2(0) = '1') else 
        zext_ln132_1_fu_3720_p1;
    count_60_fu_4974_p3 <= 
        add_ln139_38_fu_4969_p2 when (icmp_ln139_39_fu_4964_p2(0) = '1') else 
        count_59_reg_8645;
    count_61_fu_4986_p2 <= std_logic_vector(unsigned(count_60_fu_4974_p3) + unsigned(ap_const_lv6_1));
    count_62_fu_4992_p3 <= 
        count_61_fu_4986_p2 when (icmp_ln139_40_fu_4981_p2(0) = '1') else 
        count_60_fu_4974_p3;
    count_63_fu_5023_p3 <= 
        add_ln139_40_fu_5018_p2 when (icmp_ln139_41_fu_5013_p2(0) = '1') else 
        count_62_reg_8667;
    count_64_fu_5034_p2 <= std_logic_vector(unsigned(count_63_fu_5023_p3) + unsigned(ap_const_lv6_1));
    count_65_fu_5040_p3 <= 
        count_64_fu_5034_p2 when (icmp_ln139_42_fu_5030_p2(0) = '1') else 
        count_63_fu_5023_p3;
    count_66_fu_5081_p3 <= 
        add_ln139_42_fu_5076_p2 when (icmp_ln139_43_fu_5071_p2(0) = '1') else 
        count_65_reg_8678;
    count_67_fu_5093_p2 <= std_logic_vector(unsigned(count_66_fu_5081_p3) + unsigned(ap_const_lv6_1));
    count_68_fu_5099_p3 <= 
        count_67_fu_5093_p2 when (icmp_ln139_44_fu_5088_p2(0) = '1') else 
        count_66_fu_5081_p3;
    count_69_fu_5128_p3 <= 
        add_ln139_44_fu_5123_p2 when (icmp_ln139_45_fu_5118_p2(0) = '1') else 
        count_68_reg_8700;
    count_6_fu_3753_p3 <= 
        add_ln139_2_fu_3747_p2 when (icmp_ln139_3_fu_3742_p2(0) = '1') else 
        count_5_fu_3734_p3;
    count_70_fu_5140_p2 <= std_logic_vector(unsigned(count_69_fu_5128_p3) + unsigned(ap_const_lv6_1));
    count_71_fu_5146_p3 <= 
        count_70_fu_5140_p2 when (icmp_ln139_46_fu_5135_p2(0) = '1') else 
        count_69_fu_5128_p3;
    count_72_fu_5354_p3 <= 
        add_ln139_46_fu_5349_p2 when (icmp_ln139_47_fu_5344_p2(0) = '1') else 
        count_71_reg_8716;
    count_73_fu_5366_p2 <= std_logic_vector(unsigned(count_72_fu_5354_p3) + unsigned(ap_const_lv6_1));
    count_74_fu_5372_p3 <= 
        count_73_fu_5366_p2 when (icmp_ln139_48_fu_5361_p2(0) = '1') else 
        count_72_fu_5354_p3;
    count_75_fu_5712_p3 <= 
        add_ln139_48_fu_5707_p2 when (icmp_ln139_49_fu_5703_p2(0) = '1') else 
        count_74_reg_9102;
    count_76_fu_5723_p2 <= std_logic_vector(unsigned(count_75_fu_5712_p3) + unsigned(ap_const_lv6_1));
    count_77_fu_5729_p3 <= 
        count_76_fu_5723_p2 when (icmp_ln139_50_fu_5719_p2(0) = '1') else 
        count_75_fu_5712_p3;
    count_78_fu_6104_p3 <= 
        add_ln139_50_fu_6099_p2 when (icmp_ln139_51_reg_9154(0) = '1') else 
        count_77_reg_9148;
    count_79_fu_6110_p2 <= std_logic_vector(unsigned(count_78_fu_6104_p3) + unsigned(ap_const_lv6_1));
    count_7_fu_3766_p2 <= std_logic_vector(unsigned(count_6_fu_3753_p3) + unsigned(ap_const_lv3_1));
    count_80_fu_6116_p3 <= 
        count_79_fu_6110_p2 when (icmp_ln139_52_reg_9159(0) = '1') else 
        count_78_fu_6104_p3;
    count_81_fu_6134_p3 <= 
        add_ln139_52_fu_6129_p2 when (icmp_ln139_53_reg_9108(0) = '1') else 
        count_80_reg_9484;
    count_82_fu_6140_p2 <= std_logic_vector(unsigned(count_81_fu_6134_p3) + unsigned(ap_const_lv6_1));
    count_83_fu_6146_p3 <= 
        count_82_fu_6140_p2 when (icmp_ln139_54_reg_9164(0) = '1') else 
        count_81_fu_6134_p3;
    count_84_fu_6168_p3 <= 
        add_ln139_54_fu_6163_p2 when (icmp_ln139_55_reg_9169(0) = '1') else 
        count_83_reg_9490;
    count_85_fu_6174_p2 <= std_logic_vector(unsigned(count_84_fu_6168_p3) + unsigned(ap_const_lv6_1));
    count_86_fu_6180_p3 <= 
        count_85_fu_6174_p2 when (icmp_ln139_56_reg_9174(0) = '1') else 
        count_84_fu_6168_p3;
    count_87_fu_6192_p3 <= 
        add_ln139_56_fu_6187_p2 when (icmp_ln139_57_reg_9179(0) = '1') else 
        count_86_reg_9501;
    count_88_fu_6198_p2 <= std_logic_vector(unsigned(count_87_fu_6192_p3) + unsigned(ap_const_lv6_1));
    count_89_fu_6204_p3 <= 
        count_88_fu_6198_p2 when (icmp_ln139_58_reg_9184(0) = '1') else 
        count_87_fu_6192_p3;
    count_8_fu_3914_p3 <= 
        count_7_reg_8254 when (icmp_ln139_4_reg_8249(0) = '1') else 
        count_6_reg_8244;
    count_90_fu_6216_p3 <= 
        add_ln139_58_fu_6211_p2 when (icmp_ln139_59_reg_9189_pp0_iter6_reg(0) = '1') else 
        count_89_reg_9507;
    count_91_fu_6222_p2 <= std_logic_vector(unsigned(count_90_fu_6216_p3) + unsigned(ap_const_lv6_1));
    count_92_fu_6228_p3 <= 
        count_91_fu_6222_p2 when (icmp_ln139_60_reg_9194_pp0_iter6_reg(0) = '1') else 
        count_90_fu_6216_p3;
    count_93_fu_6240_p3 <= 
        add_ln139_60_fu_6235_p2 when (icmp_ln139_61_reg_9199_pp0_iter6_reg(0) = '1') else 
        count_92_reg_9513;
    count_94_fu_6250_p2 <= std_logic_vector(unsigned(zext_ln132_5_fu_6246_p1) + unsigned(ap_const_lv7_1));
    count_95_fu_6256_p3 <= 
        count_94_fu_6250_p2 when (icmp_ln139_62_reg_9204_pp0_iter6_reg(0) = '1') else 
        zext_ln132_5_fu_6246_p1;
    count_96_fu_6268_p3 <= 
        add_ln139_62_fu_6263_p2 when (icmp_ln139_63_reg_9209_pp0_iter6_reg(0) = '1') else 
        count_95_reg_9519;
    count_97_fu_6274_p2 <= std_logic_vector(unsigned(count_96_fu_6268_p3) + unsigned(ap_const_lv7_1));
    count_98_fu_6280_p3 <= 
        count_97_fu_6274_p2 when (icmp_ln139_64_reg_9113_pp0_iter6_reg(0) = '1') else 
        count_96_fu_6268_p3;
    count_99_fu_6292_p3 <= 
        add_ln139_64_fu_6287_p2 when (icmp_ln139_65_reg_9214_pp0_iter6_reg(0) = '1') else 
        count_98_reg_9525;
    count_9_fu_3930_p3 <= 
        add_ln139_4_fu_3924_p2 when (icmp_ln139_5_fu_3919_p2(0) = '1') else 
        count_8_fu_3914_p3;
    count_fu_3489_p2 <= "1" when (unsigned(hv_fu_674) < unsigned(threshold)) else "0";
    diff_fu_3859_p2 <= std_logic_vector(unsigned(maxv_3_fu_3835_p3) - unsigned(minv_3_fu_3852_p3));
    g_fu_3592_p4 <= in_stream_TDATA(15 downto 8);
    grp_fu_2815_p2 <= "1" when (unsigned(reg_2811) < unsigned(threshold)) else "0";

    grp_fu_4015_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage2_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_4015_ce <= ap_const_logic_1;
        else 
            grp_fu_4015_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4015_p0 <= std_logic_vector(signed(sext_ln46_fu_3991_p1) - signed(sext_ln46_1_fu_4002_p1));
    grp_fu_4015_p1 <= grp_fu_4015_p10(9 - 1 downto 0);
    grp_fu_4015_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(diff_reg_8274),16));

    grp_fu_4052_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage2_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_4052_ce <= ap_const_logic_1;
        else 
            grp_fu_4052_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4052_p0 <= std_logic_vector(signed(sext_ln44_fu_4028_p1) - signed(sext_ln44_1_fu_4039_p1));
    grp_fu_4052_p1 <= grp_fu_4052_p10(9 - 1 downto 0);
    grp_fu_4052_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(diff_reg_8274),16));

    grp_fu_4089_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage2_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_4089_ce <= ap_const_logic_1;
        else 
            grp_fu_4089_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4089_p0 <= std_logic_vector(signed(sext_ln42_fu_4065_p1) - signed(sext_ln42_1_fu_4076_p1));
    grp_fu_4089_p1 <= grp_fu_4089_p10(9 - 1 downto 0);
    grp_fu_4089_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(diff_reg_8274),16));
    hue_1_fu_5694_p2 <= std_logic_vector(signed(sext_ln44_2_fu_5691_p1) + signed(ap_const_lv17_78));
    hue_2_fu_5685_p2 <= std_logic_vector(signed(sext_ln46_2_fu_5682_p1) + signed(ap_const_lv17_F0));
    hue_4_fu_6047_p3 <= 
        add_ln48_fu_6041_p2 when (tmp_fu_6033_p3(0) = '1') else 
        ap_phi_reg_pp0_iter6_hue_3_reg_2744;
    hv_100_out <= hv_210_reg_8977;

    hv_100_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_100_out_ap_vld <= ap_const_logic_1;
        else 
            hv_100_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_101_out <= hv_211_reg_8984;

    hv_101_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_101_out_ap_vld <= ap_const_logic_1;
        else 
            hv_101_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_102_out <= hv_212_reg_8990;

    hv_102_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_102_out_ap_vld <= ap_const_logic_1;
        else 
            hv_102_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_103_out <= hv_213_reg_8996;

    hv_103_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_103_out_ap_vld <= ap_const_logic_1;
        else 
            hv_103_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_104_out <= hv_214_reg_9002;

    hv_104_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_104_out_ap_vld <= ap_const_logic_1;
        else 
            hv_104_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_105_out <= hv_215_reg_9008;

    hv_105_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_105_out_ap_vld <= ap_const_logic_1;
        else 
            hv_105_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_106_out <= hv_216_reg_9014;

    hv_106_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_106_out_ap_vld <= ap_const_logic_1;
        else 
            hv_106_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_107_out <= hv_217_reg_9020;

    hv_107_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_107_out_ap_vld <= ap_const_logic_1;
        else 
            hv_107_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_108_out <= hv_218_reg_9026;

    hv_108_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_108_out_ap_vld <= ap_const_logic_1;
        else 
            hv_108_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_110_out <= hv_110_fu_714;

    hv_110_out_ap_vld_assign_proc : process(ap_CS_fsm_state97)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            hv_110_out_ap_vld <= ap_const_logic_1;
        else 
            hv_110_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_111_out <= hv_220_reg_9032;

    hv_111_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_111_out_ap_vld <= ap_const_logic_1;
        else 
            hv_111_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_112_out <= hv_221_reg_9039;

    hv_112_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_112_out_ap_vld <= ap_const_logic_1;
        else 
            hv_112_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_113_out <= hv_222_reg_9045;

    hv_113_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_113_out_ap_vld <= ap_const_logic_1;
        else 
            hv_113_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_114_out <= hv_223_reg_9051;

    hv_114_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_114_out_ap_vld <= ap_const_logic_1;
        else 
            hv_114_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_115_out <= hv_224_reg_9057;

    hv_115_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_115_out_ap_vld <= ap_const_logic_1;
        else 
            hv_115_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_116_out <= hv_225_reg_9063;

    hv_116_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_116_out_ap_vld <= ap_const_logic_1;
        else 
            hv_116_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_117_out <= hv_226_reg_9069;

    hv_117_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_117_out_ap_vld <= ap_const_logic_1;
        else 
            hv_117_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_118_out <= hv_227_reg_9075;

    hv_118_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_118_out_ap_vld <= ap_const_logic_1;
        else 
            hv_118_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_119_out <= hv_228_reg_9081;

    hv_119_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_119_out_ap_vld <= ap_const_logic_1;
        else 
            hv_119_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_11_out <= hv_11_fu_678;

    hv_11_out_ap_vld_assign_proc : process(ap_CS_fsm_state97)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            hv_11_out_ap_vld <= ap_const_logic_1;
        else 
            hv_11_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_12_out <= hv_130_reg_8383;

    hv_12_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_12_out_ap_vld <= ap_const_logic_1;
        else 
            hv_12_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_13_out <= hv_131_reg_8388;

    hv_13_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_13_out_ap_vld <= ap_const_logic_1;
        else 
            hv_13_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_149_fu_4098_p3 <= 
        reuse_reg173_fu_618 when (addr_cmp177_reg_8207(0) = '1') else 
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_5_load_reg_8202;
    hv_14_out <= hv_132_reg_8404;

    hv_14_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_14_out_ap_vld <= ap_const_logic_1;
        else 
            hv_14_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_159_fu_4285_p3 <= 
        reuse_reg167_fu_626 when (addr_cmp171_reg_8212_pp0_iter1_reg(0) = '1') else 
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_4_load_reg_8363;
    hv_15_out <= hv_133_reg_8409;

    hv_15_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_15_out_ap_vld <= ap_const_logic_1;
        else 
            hv_15_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_169_fu_4455_p3 <= 
        reuse_reg161_fu_634 when (addr_cmp165_reg_8217_pp0_iter1_reg(0) = '1') else 
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_load_reg_8445;
    hv_16_out <= hv_134_reg_8429;

    hv_16_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_16_out_ap_vld <= ap_const_logic_1;
        else 
            hv_16_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_179_fu_4621_p3 <= 
        reuse_reg155_fu_642 when (addr_cmp159_reg_8222_pp0_iter2_reg(0) = '1') else 
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_load_reg_8494;
    hv_17_out <= hv_135_reg_8434;

    hv_17_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_17_out_ap_vld <= ap_const_logic_1;
        else 
            hv_17_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_189_fu_4782_p3 <= 
        reuse_reg149_fu_650 when (addr_cmp153_reg_8227_pp0_iter3_reg(0) = '1') else 
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_load_reg_8553;
    hv_18_out <= hv_136_reg_8456;

    hv_18_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_18_out_ap_vld <= ap_const_logic_1;
        else 
            hv_18_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_199_fu_4952_p3 <= 
        reuse_reg_fu_658 when (addr_cmp_reg_8232_pp0_iter4_reg(0) = '1') else 
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_load_reg_8608;
    hv_19_out <= hv_137_reg_8461;

    hv_19_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_19_out_ap_vld <= ap_const_logic_1;
        else 
            hv_19_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_1_out <= hv_120_reg_8026;

    hv_1_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_1_out_ap_vld <= ap_const_logic_1;
        else 
            hv_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_20_out <= hv_138_reg_8472;

    hv_20_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_20_out_ap_vld <= ap_const_logic_1;
        else 
            hv_20_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_22_out <= hv_22_fu_682;

    hv_22_out_ap_vld_assign_proc : process(ap_CS_fsm_state97)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            hv_22_out_ap_vld <= ap_const_logic_1;
        else 
            hv_22_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_23_out <= hv_140_reg_8483;

    hv_23_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_23_out_ap_vld <= ap_const_logic_1;
        else 
            hv_23_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_24_out <= hv_141_reg_8505;

    hv_24_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_24_out_ap_vld <= ap_const_logic_1;
        else 
            hv_24_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_25_out <= hv_142_reg_8510;

    hv_25_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_25_out_ap_vld <= ap_const_logic_1;
        else 
            hv_25_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_26_out <= hv_143_reg_8521;

    hv_26_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_26_out_ap_vld <= ap_const_logic_1;
        else 
            hv_26_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_27_out <= hv_144_reg_8526;

    hv_27_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_27_out_ap_vld <= ap_const_logic_1;
        else 
            hv_27_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_28_out <= hv_145_reg_8537;

    hv_28_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_28_out_ap_vld <= ap_const_logic_1;
        else 
            hv_28_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_29_out <= hv_146_reg_8542;

    hv_29_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_29_out_ap_vld <= ap_const_logic_1;
        else 
            hv_29_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_2_out <= hv_121_reg_8031;

    hv_2_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_2_out_ap_vld <= ap_const_logic_1;
        else 
            hv_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_30_out <= hv_147_reg_8564;

    hv_30_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_30_out_ap_vld <= ap_const_logic_1;
        else 
            hv_30_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_31_out <= hv_148_reg_8569;

    hv_31_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_31_out_ap_vld <= ap_const_logic_1;
        else 
            hv_31_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_33_out <= hv_33_fu_686;

    hv_33_out_ap_vld_assign_proc : process(ap_CS_fsm_state97)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            hv_33_out_ap_vld <= ap_const_logic_1;
        else 
            hv_33_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_34_out <= hv_150_reg_8591;

    hv_34_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_34_out_ap_vld <= ap_const_logic_1;
        else 
            hv_34_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_35_out <= hv_151_reg_8597;

    hv_35_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_35_out_ap_vld <= ap_const_logic_1;
        else 
            hv_35_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_36_out <= hv_152_reg_8619;

    hv_36_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_36_out_ap_vld <= ap_const_logic_1;
        else 
            hv_36_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_37_out <= hv_153_reg_8624;

    hv_37_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_37_out_ap_vld <= ap_const_logic_1;
        else 
            hv_37_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_38_out <= hv_154_reg_8635;

    hv_38_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_38_out_ap_vld <= ap_const_logic_1;
        else 
            hv_38_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_39_out <= hv_155_reg_8640;

    hv_39_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_39_out_ap_vld <= ap_const_logic_1;
        else 
            hv_39_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_3_out <= hv_122_reg_8108;

    hv_3_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_3_out_ap_vld <= ap_const_logic_1;
        else 
            hv_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_40_out <= hv_156_reg_8651;

    hv_40_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_40_out_ap_vld <= ap_const_logic_1;
        else 
            hv_40_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_41_out <= hv_157_reg_8656;

    hv_41_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_41_out_ap_vld <= ap_const_logic_1;
        else 
            hv_41_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_42_out <= hv_158_reg_8673;

    hv_42_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_42_out_ap_vld <= ap_const_logic_1;
        else 
            hv_42_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_44_out <= hv_44_fu_690;

    hv_44_out_ap_vld_assign_proc : process(ap_CS_fsm_state97)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            hv_44_out_ap_vld <= ap_const_logic_1;
        else 
            hv_44_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_45_out <= hv_160_reg_8684;

    hv_45_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_45_out_ap_vld <= ap_const_logic_1;
        else 
            hv_45_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_46_out <= hv_161_reg_8706;

    hv_46_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_46_out_ap_vld <= ap_const_logic_1;
        else 
            hv_46_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_47_out <= hv_162_reg_8711;

    hv_47_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_47_out_ap_vld <= ap_const_logic_1;
        else 
            hv_47_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_48_out <= hv_163_reg_8722;

    hv_48_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_48_out_ap_vld <= ap_const_logic_1;
        else 
            hv_48_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_49_out <= hv_164_reg_8727;

    hv_49_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_49_out_ap_vld <= ap_const_logic_1;
        else 
            hv_49_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_4_out <= hv_123_reg_8113;

    hv_4_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_4_out_ap_vld <= ap_const_logic_1;
        else 
            hv_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_50_out <= hv_165_reg_8732;

    hv_50_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_50_out_ap_vld <= ap_const_logic_1;
        else 
            hv_50_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_51_out <= hv_166_reg_8738;

    hv_51_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_51_out_ap_vld <= ap_const_logic_1;
        else 
            hv_51_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_52_out <= hv_167_reg_8744;

    hv_52_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_52_out_ap_vld <= ap_const_logic_1;
        else 
            hv_52_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_53_out <= hv_168_reg_8750;

    hv_53_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_53_out_ap_vld <= ap_const_logic_1;
        else 
            hv_53_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_55_out <= hv_55_fu_694;

    hv_55_out_ap_vld_assign_proc : process(ap_CS_fsm_state97)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            hv_55_out_ap_vld <= ap_const_logic_1;
        else 
            hv_55_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_56_out <= hv_170_reg_8756;

    hv_56_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_56_out_ap_vld <= ap_const_logic_1;
        else 
            hv_56_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_57_out <= hv_171_reg_8763;

    hv_57_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_57_out_ap_vld <= ap_const_logic_1;
        else 
            hv_57_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_58_out <= hv_172_reg_8769;

    hv_58_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_58_out_ap_vld <= ap_const_logic_1;
        else 
            hv_58_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_59_out <= hv_173_reg_8775;

    hv_59_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_59_out_ap_vld <= ap_const_logic_1;
        else 
            hv_59_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_5_out <= hv_124_reg_8118;

    hv_5_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_5_out_ap_vld <= ap_const_logic_1;
        else 
            hv_5_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_60_out <= hv_174_reg_8781;

    hv_60_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_60_out_ap_vld <= ap_const_logic_1;
        else 
            hv_60_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_61_out <= hv_175_reg_8787;

    hv_61_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_61_out_ap_vld <= ap_const_logic_1;
        else 
            hv_61_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_62_out <= hv_176_reg_8793;

    hv_62_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_62_out_ap_vld <= ap_const_logic_1;
        else 
            hv_62_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_63_out <= hv_177_reg_8799;

    hv_63_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_63_out_ap_vld <= ap_const_logic_1;
        else 
            hv_63_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_64_out <= hv_178_reg_8805;

    hv_64_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_64_out_ap_vld <= ap_const_logic_1;
        else 
            hv_64_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_66_out <= hv_66_fu_698;

    hv_66_out_ap_vld_assign_proc : process(ap_CS_fsm_state97)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            hv_66_out_ap_vld <= ap_const_logic_1;
        else 
            hv_66_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_67_out <= hv_180_reg_8811;

    hv_67_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_67_out_ap_vld <= ap_const_logic_1;
        else 
            hv_67_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_68_out <= hv_181_reg_8818;

    hv_68_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_68_out_ap_vld <= ap_const_logic_1;
        else 
            hv_68_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_69_out <= hv_182_reg_8824;

    hv_69_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_69_out_ap_vld <= ap_const_logic_1;
        else 
            hv_69_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_6_out <= hv_125_reg_8259;

    hv_6_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_6_out_ap_vld <= ap_const_logic_1;
        else 
            hv_6_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_70_out <= hv_183_reg_8830;

    hv_70_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_70_out_ap_vld <= ap_const_logic_1;
        else 
            hv_70_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_71_out <= hv_184_reg_8836;

    hv_71_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_71_out_ap_vld <= ap_const_logic_1;
        else 
            hv_71_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_72_out <= hv_185_reg_8842;

    hv_72_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_72_out_ap_vld <= ap_const_logic_1;
        else 
            hv_72_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_73_out <= hv_186_reg_8848;

    hv_73_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_73_out_ap_vld <= ap_const_logic_1;
        else 
            hv_73_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_74_out <= hv_187_reg_8854;

    hv_74_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_74_out_ap_vld <= ap_const_logic_1;
        else 
            hv_74_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_75_out <= hv_188_reg_8860;

    hv_75_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_75_out_ap_vld <= ap_const_logic_1;
        else 
            hv_75_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_77_out <= hv_77_fu_702;

    hv_77_out_ap_vld_assign_proc : process(ap_CS_fsm_state97)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            hv_77_out_ap_vld <= ap_const_logic_1;
        else 
            hv_77_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_78_out <= hv_190_reg_8866;

    hv_78_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_78_out_ap_vld <= ap_const_logic_1;
        else 
            hv_78_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_79_out <= hv_191_reg_8873;

    hv_79_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_79_out_ap_vld <= ap_const_logic_1;
        else 
            hv_79_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_7_out <= hv_126_reg_8264;

    hv_7_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_7_out_ap_vld <= ap_const_logic_1;
        else 
            hv_7_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_80_out <= hv_192_reg_8879;

    hv_80_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_80_out_ap_vld <= ap_const_logic_1;
        else 
            hv_80_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_81_out <= hv_193_reg_8885;

    hv_81_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_81_out_ap_vld <= ap_const_logic_1;
        else 
            hv_81_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_82_out <= hv_194_reg_8891;

    hv_82_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_82_out_ap_vld <= ap_const_logic_1;
        else 
            hv_82_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_83_out <= hv_195_reg_8897;

    hv_83_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_83_out_ap_vld <= ap_const_logic_1;
        else 
            hv_83_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_84_out <= hv_196_reg_8903;

    hv_84_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_84_out_ap_vld <= ap_const_logic_1;
        else 
            hv_84_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_85_out <= hv_197_reg_8909;

    hv_85_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_85_out_ap_vld <= ap_const_logic_1;
        else 
            hv_85_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_86_out <= hv_198_reg_8915;

    hv_86_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_86_out_ap_vld <= ap_const_logic_1;
        else 
            hv_86_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_88_out <= hv_88_fu_706;

    hv_88_out_ap_vld_assign_proc : process(ap_CS_fsm_state97)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            hv_88_out_ap_vld <= ap_const_logic_1;
        else 
            hv_88_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_89_out <= hv_200_reg_8922;

    hv_89_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_89_out_ap_vld <= ap_const_logic_1;
        else 
            hv_89_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_8_out <= hv_127_reg_8269;

    hv_8_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_8_out_ap_vld <= ap_const_logic_1;
        else 
            hv_8_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_90_out <= hv_201_reg_8929;

    hv_90_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_90_out_ap_vld <= ap_const_logic_1;
        else 
            hv_90_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_91_out <= hv_202_reg_8935;

    hv_91_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_91_out_ap_vld <= ap_const_logic_1;
        else 
            hv_91_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_92_out <= hv_203_reg_8941;

    hv_92_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_92_out_ap_vld <= ap_const_logic_1;
        else 
            hv_92_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_93_out <= hv_204_reg_8947;

    hv_93_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_93_out_ap_vld <= ap_const_logic_1;
        else 
            hv_93_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_94_out <= hv_205_reg_8953;

    hv_94_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_94_out_ap_vld <= ap_const_logic_1;
        else 
            hv_94_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_95_out <= hv_206_reg_8959;

    hv_95_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_95_out_ap_vld <= ap_const_logic_1;
        else 
            hv_95_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_96_out <= hv_207_reg_8965;

    hv_96_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_96_out_ap_vld <= ap_const_logic_1;
        else 
            hv_96_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_97_out <= hv_208_reg_8971;

    hv_97_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_97_out_ap_vld <= ap_const_logic_1;
        else 
            hv_97_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_99_out <= hv_99_fu_710;

    hv_99_out_ap_vld_assign_proc : process(ap_CS_fsm_state97)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            hv_99_out_ap_vld <= ap_const_logic_1;
        else 
            hv_99_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_9_out <= hv_128_reg_8322;

    hv_9_out_ap_vld_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            hv_9_out_ap_vld <= ap_const_logic_1;
        else 
            hv_9_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hv_out <= hv_fu_674;

    hv_out_ap_vld_assign_proc : process(ap_CS_fsm_state97)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            hv_out_ap_vld <= ap_const_logic_1;
        else 
            hv_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln126_1_fu_3699_p2 <= "1" when (signed(row_fu_666) < signed(sub)) else "0";
    icmp_ln126_2_fu_3478_p2 <= "1" when (signed(col_fu_670) > signed(ap_const_lv32_4)) else "0";
    icmp_ln126_3_fu_3484_p2 <= "1" when (signed(col_fu_670) < signed(sub81)) else "0";
    icmp_ln126_fu_3693_p2 <= "1" when (signed(row_fu_666) > signed(ap_const_lv32_4)) else "0";
    icmp_ln139_100_fu_5918_p2 <= "1" when (unsigned(hv_211_reg_8984) < unsigned(threshold)) else "0";
    icmp_ln139_101_fu_5922_p2 <= "1" when (unsigned(hv_212_reg_8990) < unsigned(threshold)) else "0";
    icmp_ln139_102_fu_5926_p2 <= "1" when (unsigned(hv_213_reg_8996) < unsigned(threshold)) else "0";
    icmp_ln139_103_fu_5930_p2 <= "1" when (unsigned(hv_214_reg_9002) < unsigned(threshold)) else "0";
    icmp_ln139_104_fu_5934_p2 <= "1" when (unsigned(hv_215_reg_9008) < unsigned(threshold)) else "0";
    icmp_ln139_105_fu_5938_p2 <= "1" when (unsigned(hv_216_reg_9014) < unsigned(threshold)) else "0";
    icmp_ln139_106_fu_5942_p2 <= "1" when (unsigned(hv_217_reg_9020) < unsigned(threshold)) else "0";
    icmp_ln139_107_fu_5946_p2 <= "1" when (unsigned(hv_218_reg_9026) < unsigned(threshold)) else "0";
    icmp_ln139_108_fu_5950_p2 <= "1" when (unsigned(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_q0) < unsigned(threshold)) else "0";
    icmp_ln139_109_fu_5955_p2 <= "1" when (unsigned(hv_110_fu_714) < unsigned(threshold)) else "0";
    icmp_ln139_10_fu_4162_p2 <= "1" when (unsigned(hv_11_fu_678) < unsigned(threshold)) else "0";
    icmp_ln139_110_fu_5960_p2 <= "1" when (unsigned(hv_220_reg_9032) < unsigned(threshold)) else "0";
    icmp_ln139_111_fu_5964_p2 <= "1" when (unsigned(hv_221_reg_9039) < unsigned(threshold)) else "0";
    icmp_ln139_112_fu_5968_p2 <= "1" when (unsigned(hv_222_reg_9045) < unsigned(threshold)) else "0";
    icmp_ln139_113_fu_5972_p2 <= "1" when (unsigned(hv_223_reg_9051) < unsigned(threshold)) else "0";
    icmp_ln139_114_fu_5976_p2 <= "1" when (unsigned(hv_224_reg_9057) < unsigned(threshold)) else "0";
    icmp_ln139_115_fu_5980_p2 <= "1" when (unsigned(hv_225_reg_9063) < unsigned(threshold)) else "0";
    icmp_ln139_116_fu_5984_p2 <= "1" when (unsigned(hv_226_reg_9069) < unsigned(threshold)) else "0";
    icmp_ln139_117_fu_5988_p2 <= "1" when (unsigned(hv_227_reg_9075) < unsigned(threshold)) else "0";
    icmp_ln139_118_fu_5992_p2 <= "1" when (unsigned(hv_228_reg_9081) < unsigned(threshold)) else "0";
    icmp_ln139_119_fu_6153_p2 <= "1" when (unsigned(ap_phi_mux_Hv_2_phi_fu_2759_p4) < unsigned(threshold)) else "0";
    icmp_ln139_11_fu_4181_p2 <= "1" when (unsigned(hv_12_fu_754) < unsigned(threshold)) else "0";
    icmp_ln139_12_fu_4200_p2 <= "1" when (unsigned(hv_13_fu_758) < unsigned(threshold)) else "0";
    icmp_ln139_13_fu_4232_p2 <= "1" when (unsigned(hv_14_fu_762) < unsigned(threshold)) else "0";
    icmp_ln139_14_fu_4255_p2 <= "1" when (unsigned(hv_15_fu_766) < unsigned(threshold)) else "0";
    icmp_ln139_15_fu_4302_p2 <= "1" when (unsigned(hv_16_fu_770) < unsigned(threshold)) else "0";
    icmp_ln139_16_fu_4321_p2 <= "1" when (unsigned(hv_17_fu_774) < unsigned(threshold)) else "0";
    icmp_ln139_17_fu_4356_p2 <= "1" when (unsigned(hv_18_fu_778) < unsigned(threshold)) else "0";
    icmp_ln139_18_fu_4373_p2 <= "1" when (unsigned(hv_19_fu_782) < unsigned(threshold)) else "0";
    icmp_ln139_19_fu_4405_p2 <= "1" when (unsigned(hv_20_fu_786) < unsigned(threshold)) else "0";
    icmp_ln139_1_fu_3519_p2 <= "1" when (unsigned(hv_2_fu_722) < unsigned(threshold)) else "0";
    icmp_ln139_20_fu_4422_p2 <= "1" when (unsigned(hv_139_reg_8196_pp0_iter1_reg) < unsigned(threshold)) else "0";
    icmp_ln139_21_fu_4467_p2 <= "1" when (unsigned(hv_22_fu_682) < unsigned(threshold)) else "0";
    icmp_ln139_22_fu_4484_p2 <= "1" when (unsigned(hv_23_fu_790) < unsigned(threshold)) else "0";
    icmp_ln139_23_fu_4514_p2 <= "1" when (unsigned(hv_24_fu_794) < unsigned(threshold)) else "0";
    icmp_ln139_24_fu_4531_p2 <= "1" when (unsigned(hv_25_fu_798) < unsigned(threshold)) else "0";
    icmp_ln139_25_fu_4566_p2 <= "1" when (unsigned(hv_26_fu_802) < unsigned(threshold)) else "0";
    icmp_ln139_26_fu_4583_p2 <= "1" when (unsigned(hv_27_fu_806) < unsigned(threshold)) else "0";
    icmp_ln139_27_fu_4633_p2 <= "1" when (unsigned(hv_28_fu_810) < unsigned(threshold)) else "0";
    icmp_ln139_28_fu_4650_p2 <= "1" when (unsigned(hv_29_fu_814) < unsigned(threshold)) else "0";
    icmp_ln139_29_fu_4685_p2 <= "1" when (unsigned(hv_30_fu_818) < unsigned(threshold)) else "0";
    icmp_ln139_2_fu_3723_p2 <= "1" when (unsigned(hv_3_fu_726) < unsigned(threshold)) else "0";
    icmp_ln139_30_fu_4706_p2 <= "1" when (unsigned(hv_31_fu_822) < unsigned(threshold)) else "0";
    icmp_ln139_31_fu_4725_p2 <= "1" when (unsigned(hv_149_reg_8357_pp0_iter2_reg) < unsigned(threshold)) else "0";
    icmp_ln139_32_fu_4754_p2 <= "1" when (unsigned(hv_33_fu_686) < unsigned(threshold)) else "0";
    icmp_ln139_33_fu_4794_p2 <= "1" when (unsigned(hv_34_fu_826) < unsigned(threshold)) else "0";
    icmp_ln139_34_fu_4811_p2 <= "1" when (unsigned(hv_35_fu_830) < unsigned(threshold)) else "0";
    icmp_ln139_35_fu_4841_p2 <= "1" when (unsigned(hv_36_fu_834) < unsigned(threshold)) else "0";
    icmp_ln139_36_fu_4858_p2 <= "1" when (unsigned(hv_37_fu_838) < unsigned(threshold)) else "0";
    icmp_ln139_37_fu_4893_p2 <= "1" when (unsigned(hv_38_fu_842) < unsigned(threshold)) else "0";
    icmp_ln139_38_fu_4910_p2 <= "1" when (unsigned(hv_39_fu_846) < unsigned(threshold)) else "0";
    icmp_ln139_39_fu_4964_p2 <= "1" when (unsigned(hv_40_fu_850) < unsigned(threshold)) else "0";
    icmp_ln139_3_fu_3742_p2 <= "1" when (unsigned(hv_4_fu_730) < unsigned(threshold)) else "0";
    icmp_ln139_40_fu_4981_p2 <= "1" when (unsigned(hv_41_fu_854) < unsigned(threshold)) else "0";
    icmp_ln139_41_fu_5013_p2 <= "1" when (unsigned(hv_42_fu_858) < unsigned(threshold)) else "0";
    icmp_ln139_42_fu_5030_p2 <= "1" when (unsigned(hv_159_reg_8439_pp0_iter4_reg) < unsigned(threshold)) else "0";
    icmp_ln139_43_fu_5071_p2 <= "1" when (unsigned(hv_44_fu_690) < unsigned(threshold)) else "0";
    icmp_ln139_44_fu_5088_p2 <= "1" when (unsigned(hv_45_fu_862) < unsigned(threshold)) else "0";
    icmp_ln139_45_fu_5118_p2 <= "1" when (unsigned(hv_46_fu_866) < unsigned(threshold)) else "0";
    icmp_ln139_46_fu_5135_p2 <= "1" when (unsigned(hv_47_fu_870) < unsigned(threshold)) else "0";
    icmp_ln139_47_fu_5344_p2 <= "1" when (unsigned(hv_48_fu_874) < unsigned(threshold)) else "0";
    icmp_ln139_48_fu_5361_p2 <= "1" when (unsigned(hv_49_fu_878) < unsigned(threshold)) else "0";
    icmp_ln139_49_fu_5703_p2 <= "1" when (unsigned(hv_165_reg_8732) < unsigned(threshold)) else "0";
    icmp_ln139_4_fu_3761_p2 <= "1" when (unsigned(hv_5_fu_734) < unsigned(threshold)) else "0";
    icmp_ln139_50_fu_5719_p2 <= "1" when (unsigned(hv_166_reg_8738) < unsigned(threshold)) else "0";
    icmp_ln139_51_fu_5737_p2 <= "1" when (unsigned(hv_167_reg_8744) < unsigned(threshold)) else "0";
    icmp_ln139_52_fu_5741_p2 <= "1" when (unsigned(hv_168_reg_8750) < unsigned(threshold)) else "0";
    icmp_ln139_53_fu_5380_p2 <= "1" when (unsigned(hv_169_reg_8488_pp0_iter5_reg) < unsigned(threshold)) else "0";
    icmp_ln139_54_fu_5745_p2 <= "1" when (unsigned(hv_55_fu_694) < unsigned(threshold)) else "0";
    icmp_ln139_55_fu_5750_p2 <= "1" when (unsigned(hv_170_reg_8756) < unsigned(threshold)) else "0";
    icmp_ln139_56_fu_5754_p2 <= "1" when (unsigned(hv_171_reg_8763) < unsigned(threshold)) else "0";
    icmp_ln139_57_fu_5758_p2 <= "1" when (unsigned(hv_172_reg_8769) < unsigned(threshold)) else "0";
    icmp_ln139_58_fu_5762_p2 <= "1" when (unsigned(hv_173_reg_8775) < unsigned(threshold)) else "0";
    icmp_ln139_59_fu_5766_p2 <= "1" when (unsigned(hv_174_reg_8781) < unsigned(threshold)) else "0";
    icmp_ln139_5_fu_3919_p2 <= "1" when (unsigned(hv_6_fu_738) < unsigned(threshold)) else "0";
    icmp_ln139_60_fu_5770_p2 <= "1" when (unsigned(hv_175_reg_8787) < unsigned(threshold)) else "0";
    icmp_ln139_61_fu_5774_p2 <= "1" when (unsigned(hv_176_reg_8793) < unsigned(threshold)) else "0";
    icmp_ln139_62_fu_5778_p2 <= "1" when (unsigned(hv_177_reg_8799) < unsigned(threshold)) else "0";
    icmp_ln139_63_fu_5782_p2 <= "1" when (unsigned(hv_178_reg_8805) < unsigned(threshold)) else "0";
    icmp_ln139_64_fu_5384_p2 <= "1" when (unsigned(hv_179_reg_8547_pp0_iter5_reg) < unsigned(threshold)) else "0";
    icmp_ln139_65_fu_5786_p2 <= "1" when (unsigned(hv_66_fu_698) < unsigned(threshold)) else "0";
    icmp_ln139_66_fu_5791_p2 <= "1" when (unsigned(hv_180_reg_8811) < unsigned(threshold)) else "0";
    icmp_ln139_67_fu_5795_p2 <= "1" when (unsigned(hv_181_reg_8818) < unsigned(threshold)) else "0";
    icmp_ln139_68_fu_5799_p2 <= "1" when (unsigned(hv_182_reg_8824) < unsigned(threshold)) else "0";
    icmp_ln139_69_fu_5803_p2 <= "1" when (unsigned(hv_183_reg_8830) < unsigned(threshold)) else "0";
    icmp_ln139_6_fu_3942_p2 <= "1" when (unsigned(hv_7_fu_742) < unsigned(threshold)) else "0";
    icmp_ln139_70_fu_5807_p2 <= "1" when (unsigned(hv_184_reg_8836) < unsigned(threshold)) else "0";
    icmp_ln139_71_fu_5811_p2 <= "1" when (unsigned(hv_185_reg_8842) < unsigned(threshold)) else "0";
    icmp_ln139_72_fu_5815_p2 <= "1" when (unsigned(hv_186_reg_8848) < unsigned(threshold)) else "0";
    icmp_ln139_73_fu_5819_p2 <= "1" when (unsigned(hv_187_reg_8854) < unsigned(threshold)) else "0";
    icmp_ln139_74_fu_5823_p2 <= "1" when (unsigned(hv_188_reg_8860) < unsigned(threshold)) else "0";
    icmp_ln139_75_fu_5388_p2 <= "1" when (unsigned(hv_189_reg_8602_pp0_iter4_reg) < unsigned(threshold)) else "0";
    icmp_ln139_76_fu_5827_p2 <= "1" when (unsigned(hv_77_fu_702) < unsigned(threshold)) else "0";
    icmp_ln139_77_fu_5832_p2 <= "1" when (unsigned(hv_190_reg_8866) < unsigned(threshold)) else "0";
    icmp_ln139_78_fu_5836_p2 <= "1" when (unsigned(hv_191_reg_8873) < unsigned(threshold)) else "0";
    icmp_ln139_79_fu_5840_p2 <= "1" when (unsigned(hv_192_reg_8879) < unsigned(threshold)) else "0";
    icmp_ln139_7_fu_3961_p2 <= "1" when (unsigned(hv_8_fu_746) < unsigned(threshold)) else "0";
    icmp_ln139_80_fu_5844_p2 <= "1" when (unsigned(hv_193_reg_8885) < unsigned(threshold)) else "0";
    icmp_ln139_81_fu_5848_p2 <= "1" when (unsigned(hv_194_reg_8891) < unsigned(threshold)) else "0";
    icmp_ln139_82_fu_5852_p2 <= "1" when (unsigned(hv_195_reg_8897) < unsigned(threshold)) else "0";
    icmp_ln139_83_fu_5856_p2 <= "1" when (unsigned(hv_196_reg_8903) < unsigned(threshold)) else "0";
    icmp_ln139_84_fu_5860_p2 <= "1" when (unsigned(hv_197_reg_8909) < unsigned(threshold)) else "0";
    icmp_ln139_85_fu_5864_p2 <= "1" when (unsigned(hv_198_reg_8915) < unsigned(threshold)) else "0";
    icmp_ln139_86_fu_5392_p2 <= "1" when (unsigned(hv_199_reg_8661) < unsigned(threshold)) else "0";
    icmp_ln139_87_fu_5868_p2 <= "1" when (unsigned(hv_88_fu_706) < unsigned(threshold)) else "0";
    icmp_ln139_88_fu_5873_p2 <= "1" when (unsigned(hv_200_reg_8922) < unsigned(threshold)) else "0";
    icmp_ln139_89_fu_5877_p2 <= "1" when (unsigned(hv_201_reg_8929) < unsigned(threshold)) else "0";
    icmp_ln139_8_fu_4116_p2 <= "1" when (unsigned(hv_9_fu_750) < unsigned(threshold)) else "0";
    icmp_ln139_90_fu_5881_p2 <= "1" when (unsigned(hv_202_reg_8935) < unsigned(threshold)) else "0";
    icmp_ln139_91_fu_5885_p2 <= "1" when (unsigned(hv_203_reg_8941) < unsigned(threshold)) else "0";
    icmp_ln139_92_fu_5889_p2 <= "1" when (unsigned(hv_204_reg_8947) < unsigned(threshold)) else "0";
    icmp_ln139_93_fu_5893_p2 <= "1" when (unsigned(hv_205_reg_8953) < unsigned(threshold)) else "0";
    icmp_ln139_94_fu_5897_p2 <= "1" when (unsigned(hv_206_reg_8959) < unsigned(threshold)) else "0";
    icmp_ln139_95_fu_5901_p2 <= "1" when (unsigned(hv_207_reg_8965) < unsigned(threshold)) else "0";
    icmp_ln139_96_fu_5905_p2 <= "1" when (unsigned(hv_208_reg_8971) < unsigned(threshold)) else "0";
    icmp_ln139_98_fu_5909_p2 <= "1" when (unsigned(hv_99_fu_710) < unsigned(threshold)) else "0";
    icmp_ln139_99_fu_5914_p2 <= "1" when (unsigned(hv_210_reg_8977) < unsigned(threshold)) else "0";
    icmp_ln139_fu_3498_p2 <= "1" when (unsigned(hv_1_fu_718) < unsigned(threshold)) else "0";
    icmp_ln142_fu_6946_p2 <= "1" when (unsigned(count_180_fu_6940_p3) > unsigned(ap_const_lv7_5F)) else "0";
    icmp_ln162_fu_3549_p2 <= "1" when (col_1_fu_3543_p2 = cols) else "0";
    icmp_ln31_fu_3606_p2 <= "1" when (unsigned(g_fu_3592_p4) > unsigned(r_fu_3582_p4)) else "0";
    icmp_ln32_fu_3830_p2 <= "1" when (unsigned(b_reg_8144) > unsigned(maxv_1_fu_3825_p3)) else "0";
    icmp_ln34_fu_3612_p2 <= "1" when (unsigned(g_fu_3592_p4) < unsigned(r_fu_3582_p4)) else "0";
    icmp_ln35_fu_3847_p2 <= "1" when (unsigned(b_reg_8144) < unsigned(minv_1_fu_3842_p3)) else "0";
    icmp_ln38_fu_3865_p2 <= "1" when (maxv_3_fu_3835_p3 = minv_3_fu_3852_p3) else "0";
    icmp_ln41_fu_3871_p2 <= "1" when (maxv_3_fu_3835_p3 = r_reg_8123) else "0";
    icmp_ln43_fu_3876_p2 <= "1" when (maxv_3_fu_3835_p3 = g_reg_8133) else "0";
    icmp_ln84_fu_3454_p2 <= "1" when (pix_fu_662 = total) else "0";
    idxprom51_fu_3468_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_fu_670),64));

    in_stream_TDATA_blk_n_assign_proc : process(in_stream_TVALID, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln84_reg_8036)
    begin
        if (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            in_stream_TDATA_blk_n <= in_stream_TVALID;
        else 
            in_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_stream_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln84_reg_8036, ap_block_pp0_stage1_11001)
    begin
        if (((icmp_ln84_reg_8036 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            in_stream_TREADY <= ap_const_logic_1;
        else 
            in_stream_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    is_last_fu_3538_p2 <= "1" when (pix_fu_662 = sub110) else "0";
    maxv_1_fu_3825_p3 <= 
        g_reg_8133 when (icmp_ln31_reg_8156(0) = '1') else 
        r_reg_8123;
    maxv_3_fu_3835_p3 <= 
        b_reg_8144 when (icmp_ln32_fu_3830_p2(0) = '1') else 
        maxv_1_fu_3825_p3;
    minv_1_fu_3842_p3 <= 
        g_reg_8133 when (icmp_ln34_reg_8161(0) = '1') else 
        r_reg_8123;
    minv_3_fu_3852_p3 <= 
        b_reg_8144 when (icmp_ln35_fu_3847_p2(0) = '1') else 
        minv_1_fu_3842_p3;
    out_b_fu_6985_p3 <= 
        select_ln142_2_fu_6966_p3 when (and_ln126_2_reg_8237_pp0_iter14_reg(0) = '1') else 
        b_reg_8144_pp0_iter14_reg;
    out_g_fu_6979_p3 <= 
        select_ln142_1_fu_6959_p3 when (and_ln126_2_reg_8237_pp0_iter14_reg(0) = '1') else 
        g_reg_8133_pp0_iter14_reg;
    out_r_fu_6973_p3 <= 
        select_ln142_fu_6952_p3 when (and_ln126_2_reg_8237_pp0_iter14_reg(0) = '1') else 
        r_reg_8123_pp0_iter14_reg;
    out_stream_TDATA <= ((out_r_fu_6973_p3 & out_g_fu_6979_p3) & out_b_fu_6985_p3);

    out_stream_TDATA_blk_n_assign_proc : process(out_stream_TREADY, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter14, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            out_stream_TDATA_blk_n <= out_stream_TREADY;
        else 
            out_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_stream_TDEST <= ap_const_lv1_0;
    out_stream_TID <= ap_const_lv1_0;
    out_stream_TKEEP <= ap_const_lv3_7;
    out_stream_TLAST <= is_last_reg_8092_pp0_iter14_reg;
    out_stream_TSTRB <= ap_const_lv3_7;
    out_stream_TUSER <= ap_const_lv1_0;

    out_stream_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter14, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            out_stream_TVALID <= ap_const_logic_1;
        else 
            out_stream_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    pix_2_fu_3459_p2 <= std_logic_vector(unsigned(pix_fu_662) + unsigned(ap_const_lv31_1));
    r_fu_3582_p4 <= in_stream_TDATA(23 downto 16);
    row_1_fu_3778_p3 <= 
        add_ln164_fu_3772_p2 when (icmp_ln162_reg_8102(0) = '1') else 
        row_fu_666;
    select_ln142_1_fu_6959_p3 <= 
        ap_const_lv8_FF when (icmp_ln142_fu_6946_p2(0) = '1') else 
        g_reg_8133_pp0_iter14_reg;
    select_ln142_2_fu_6966_p3 <= 
        ap_const_lv8_FF when (icmp_ln142_fu_6946_p2(0) = '1') else 
        b_reg_8144_pp0_iter14_reg;
    select_ln142_fu_6952_p3 <= 
        ap_const_lv8_FF when (icmp_ln142_fu_6946_p2(0) = '1') else 
        r_reg_8123_pp0_iter14_reg;
        sext_ln40_fu_5700_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(hue_reg_9097),17));

        sext_ln42_1_fu_4076_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln42_1_fu_4069_p3),16));

        sext_ln42_fu_4065_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_4058_p3),16));

        sext_ln44_1_fu_4039_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln44_1_fu_4032_p3),16));

        sext_ln44_2_fu_5691_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sdiv_ln44_reg_9092),17));

        sext_ln44_fu_4028_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1_fu_4021_p3),16));

        sext_ln46_1_fu_4002_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln46_1_fu_3995_p3),16));

        sext_ln46_2_fu_5682_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sdiv_ln46_reg_9087),17));

        sext_ln46_fu_3991_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln2_fu_3984_p3),16));

    shl_ln1_fu_4021_p3 <= (sub_ln44_reg_8299 & ap_const_lv6_0);
    shl_ln2_fu_3984_p3 <= (sub_ln46_reg_8293 & ap_const_lv6_0);
    shl_ln42_1_fu_4069_p3 <= (sub_ln42_reg_8305 & ap_const_lv2_0);
    shl_ln44_1_fu_4032_p3 <= (sub_ln44_reg_8299 & ap_const_lv2_0);
    shl_ln46_1_fu_3995_p3 <= (sub_ln46_reg_8293 & ap_const_lv2_0);
    shl_ln_fu_4058_p3 <= (sub_ln42_reg_8305 & ap_const_lv6_0);
    sub_ln42_fu_3908_p2 <= std_logic_vector(unsigned(zext_ln42_fu_3902_p1) - unsigned(zext_ln42_1_fu_3905_p1));
    sub_ln44_fu_3896_p2 <= std_logic_vector(unsigned(zext_ln44_fu_3893_p1) - unsigned(zext_ln43_fu_3881_p1));
    sub_ln46_fu_3887_p2 <= std_logic_vector(unsigned(zext_ln43_fu_3881_p1) - unsigned(zext_ln46_fu_3884_p1));
    sub_ln49_1_fu_6083_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln49_1_fu_6073_p4));
    sub_ln49_fu_6067_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(trunc_ln40_fu_6055_p1));
    tmp_fu_6033_p3 <= ap_phi_reg_pp0_iter6_hue_3_reg_2744(16 downto 16);
    trunc_ln111_fu_3474_p1 <= col_fu_670(10 - 1 downto 0);
    trunc_ln40_fu_6055_p1 <= hue_4_fu_6047_p3(9 - 1 downto 0);
    trunc_ln49_1_fu_6073_p4 <= sub_ln49_fu_6067_p2(8 downto 1);
    zext_ln111_fu_5065_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln111_fu_5060_p2),64));
    zext_ln132_1_fu_3720_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_3_reg_8087),3));
    zext_ln132_2_fu_3938_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_9_fu_3930_p3),4));
    zext_ln132_3_fu_4251_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_21_fu_4243_p3),5));
    zext_ln132_4_fu_4702_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_45_fu_4695_p3),6));
    zext_ln132_5_fu_6246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_93_fu_6240_p3),7));
    zext_ln132_fu_3494_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_fu_3489_p2),2));
    zext_ln42_1_fu_3905_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_reg_8144),9));
    zext_ln42_fu_3902_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_reg_8133),9));
    zext_ln43_fu_3881_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_reg_8123),9));
    zext_ln44_fu_3893_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_reg_8144),9));
    zext_ln46_fu_3884_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_reg_8133),9));
end behav;
