vunit axi_fifo_wide_inst(axi_fifo_wide(synthesis))
{
-- set all declarations to run on clk_i
   default clock is rising_edge(clk_i);

-----------------------------
-- ASSERTIONS ABOUT OUTPUTS
-----------------------------

-- Master must be empty after reset
   f_master_after_reset_empty : assert always {rst_i} |=> not (m_valid_o);

-- Master valid and data must be stable until accepted
   f_master_stable : assert always {m_valid_o and not m_ready_i and not rst_i} |=>
      {stable(m_valid_o) and stable(m_data_o)};


-----------------------------
-- ASSUMPTIONS ABOUT INPUTS
-----------------------------

-- Require reset at startup.
   f_reset : assume {rst_i};

   f_bytes : assume always {m_bytes_i > 0};


--------------------------------------------
-- COVER STATEMENTS TO VERIFY REACHABILITY
--------------------------------------------

} -- vunit axi_fifo_wide_inst(axi_fifo_wide(synthesis))

