# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:33 on Jun 12,2024
# vcom -reportprogress 300 -93 -work work ../../src/alu_or.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_or
# -- Compiling architecture beh of alu_or
# End time: 10:39:33 on Jun 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:33 on Jun 12,2024
# vcom -reportprogress 300 -93 -work work ../../src/alu_and.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_and
# -- Compiling architecture beh of alu_and
# End time: 10:39:33 on Jun 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:33 on Jun 12,2024
# vcom -reportprogress 300 -93 -work work ../../src/alu_xor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_xor
# -- Compiling architecture beh of alu_xor
# End time: 10:39:33 on Jun 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:33 on Jun 12,2024
# vcom -reportprogress 300 -93 -work work ../../src/full_adder_single_bit_arch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_single_bit_arch
# -- Compiling architecture arch of full_adder_single_bit_arch
# End time: 10:39:33 on Jun 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:33 on Jun 12,2024
# vcom -reportprogress 300 -93 -work work ../generic_adder_arch/src/generic_adder_arch.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../generic_adder_arch/src/generic_adder_arch.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 10:39:33 on Jun 12,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 6
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work ../generic_adder_arch/src/generic_adder_arch.vhd"
