#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Jan 21 09:59:11 2025
# Process ID: 31840
# Current directory: C:/Users/USER/Desktop/lab_5/test/Table_Tennis
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13240 C:\Users\USER\Desktop\lab_5\test\Table_Tennis\Table_Tennis.xpr
# Log file: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/vivado.log
# Journal file: C:/Users/USER/Desktop/lab_5/test/Table_Tennis\vivado.jou
# Running On        :guanhau
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency     :2688 MHz
# CPU Physical cores:14
# CPU Logical cores :20
# Host memory       :16869 MB
# Swap memory       :16642 MB
# Total Virtual     :33512 MB
# Available Virtual :21478 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1561.262 ; gain = 438.445
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.0
  **** Build date : Mar  6 2024 at 20:50:54
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Mar 09 2024-08:00:37
    **** Build number : 2024.1.1709942437
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1592.500 ; gain = 11.418
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/Table_Tennis.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/Table_Tennis.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.srcs/utils_1/imports/synth_1/Table_Tennis.dcp with file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/Table_Tennis.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 21 10:01:35 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/runme.log
[Tue Jan 21 10:01:35 2025] Launched impl_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/Table_Tennis.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.srcs/utils_1/imports/synth_1/Table_Tennis.dcp with file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/Table_Tennis.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 21 10:05:35 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/runme.log
[Tue Jan 21 10:05:35 2025] Launched impl_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/Table_Tennis.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.srcs/utils_1/imports/synth_1/Table_Tennis.dcp with file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/Table_Tennis.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 21 10:15:43 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/runme.log
[Tue Jan 21 10:15:43 2025] Launched impl_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/Table_Tennis.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.srcs/utils_1/imports/synth_1/Table_Tennis.dcp with file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/Table_Tennis.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 21 10:20:31 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/runme.log
[Tue Jan 21 10:20:31 2025] Launched impl_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/Table_Tennis.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.srcs/utils_1/imports/synth_1/Table_Tennis.dcp with file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/Table_Tennis.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 21 10:23:08 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/runme.log
[Tue Jan 21 10:23:08 2025] Launched impl_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/Table_Tennis.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.srcs/utils_1/imports/synth_1/Table_Tennis.dcp with file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/Table_Tennis.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 21 10:27:42 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/runme.log
[Tue Jan 21 10:27:42 2025] Launched impl_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/Table_Tennis.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.srcs/utils_1/imports/synth_1/Table_Tennis.dcp with file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/Table_Tennis.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 21 10:30:24 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/runme.log
[Tue Jan 21 10:30:24 2025] Launched impl_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/Table_Tennis.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.srcs/utils_1/imports/synth_1/Table_Tennis.dcp with file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/Table_Tennis.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 21 10:39:28 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/runme.log
[Tue Jan 21 10:39:28 2025] Launched impl_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/Table_Tennis.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.srcs/utils_1/imports/synth_1/Table_Tennis.dcp with file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/Table_Tennis.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 21 10:54:36 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/runme.log
[Tue Jan 21 10:54:36 2025] Launched impl_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 21 10:57:41 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/runme.log
[Tue Jan 21 10:57:41 2025] Launched impl_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/Table_Tennis.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.srcs/utils_1/imports/synth_1/Table_Tennis.dcp with file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/Table_Tennis.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 21 11:00:37 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/runme.log
[Tue Jan 21 11:00:37 2025] Launched impl_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/Table_Tennis.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.srcs/utils_1/imports/synth_1/Table_Tennis.dcp with file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/Table_Tennis.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 21 11:06:00 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/runme.log
[Tue Jan 21 11:06:00 2025] Launched impl_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/Table_Tennis.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Table_Tennis_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Table_Tennis_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Table_Tennis_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.srcs/sources_1/new/Table_Tennis.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Table_Tennis'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.srcs/sim_1/new/Table_Tennis_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Table_Tennis_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Table_Tennis_tb_behav xil_defaultlib.Table_Tennis_tb -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Table_Tennis_tb_behav xil_defaultlib.Table_Tennis_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Table_Tennis [table_tennis_default]
Compiling architecture behavioral of entity xil_defaultlib.table_tennis_tb
Built simulation snapshot Table_Tennis_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Table_Tennis_tb_behav -key {Behavioral:sim_1:Functional:Table_Tennis_tb} -tclbatch {Table_Tennis_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Table_Tennis_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1001ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Table_Tennis_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1001ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.820 ; gain = 13.660
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.srcs/utils_1/imports/synth_1/Table_Tennis.dcp with file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/Table_Tennis.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 21 11:26:25 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/runme.log
[Tue Jan 21 11:26:25 2025] Launched impl_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 21 11:26:29 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/runme.log
[Tue Jan 21 11:26:29 2025] Launched impl_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 21 11:27:11 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/runme.log
[Tue Jan 21 11:27:11 2025] Launched impl_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 21 11:27:44 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/runme.log
[Tue Jan 21 11:27:44 2025] Launched impl_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/Table_Tennis.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.srcs/utils_1/imports/synth_1/Table_Tennis.dcp with file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/Table_Tennis.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 21 11:34:17 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/runme.log
[Tue Jan 21 11:34:17 2025] Launched impl_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/Table_Tennis.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.srcs/utils_1/imports/synth_1/Table_Tennis.dcp with file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/Table_Tennis.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 21 11:37:34 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/runme.log
[Tue Jan 21 11:37:34 2025] Launched impl_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/Table_Tennis.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.srcs/utils_1/imports/synth_1/Table_Tennis.dcp with file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/Table_Tennis.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 21 11:42:38 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/runme.log
[Tue Jan 21 11:42:38 2025] Launched impl_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/Table_Tennis.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.srcs/utils_1/imports/synth_1/Table_Tennis.dcp with file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/Table_Tennis.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 21 11:50:10 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/runme.log
[Tue Jan 21 11:50:10 2025] Launched impl_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/Table_Tennis.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.srcs/utils_1/imports/synth_1/Table_Tennis.dcp with file C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/Table_Tennis.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 21 13:34:09 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/runme.log
[Tue Jan 21 13:34:09 2025] Launched impl_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 21 13:37:24 2025] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/synth_1/runme.log
[Tue Jan 21 13:37:24 2025] Launched impl_1...
Run output will be captured here: C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.runs/impl_1/Table_Tennis.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 21 14:00:02 2025...
