{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759782951162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759782951166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 06 16:35:51 2025 " "Processing started: Mon Oct 06 16:35:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759782951166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782951166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add_sub_state_machine -c add_sub_state_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off add_sub_state_machine -c add_sub_state_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782951166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759782951526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759782951526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a9284/documents/github/cpet-343/lab5/topost/help/src/seven_segment_full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/a9284/documents/github/cpet-343/lab5/topost/help/src/seven_segment_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_full-beh " "Found design unit 1: seven_segment_full-beh" {  } { { "../../src/seven_segment_full.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/seven_segment_full.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782957843 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_full " "Found entity 1: seven_segment_full" {  } { { "../../src/seven_segment_full.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/seven_segment_full.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782957843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a9284/documents/github/cpet-343/lab5/topost/help/src/ctrl_stm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/a9284/documents/github/cpet-343/lab5/topost/help/src/ctrl_stm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_stm-beh " "Found design unit 1: ctrl_stm-beh" {  } { { "../../src/ctrl_stm.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/ctrl_stm.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782957845 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_stm " "Found entity 1: ctrl_stm" {  } { { "../../src/ctrl_stm.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/ctrl_stm.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782957845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a9284/documents/github/cpet-343/lab5/topost/help/src/rising_edge_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/a9284/documents/github/cpet-343/lab5/topost/help/src/rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer-beh " "Found design unit 1: rising_edge_synchronizer-beh" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/rising_edge_synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782957846 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/rising_edge_synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782957846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957846 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/seven_seg.vhd " "Can't analyze file -- file ../../src/seven_seg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759782957848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a9284/documents/github/cpet-343/lab5/topost/help/src/generic_add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/a9284/documents/github/cpet-343/lab5/topost/help/src/generic_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_add_sub-rtl " "Found design unit 1: generic_add_sub-rtl" {  } { { "../../src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/generic_add_sub.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782957850 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_add_sub " "Found entity 1: generic_add_sub" {  } { { "../../src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/generic_add_sub.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782957850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a9284/documents/github/cpet-343/lab5/topost/help/src/synchronizer_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/a9284/documents/github/cpet-343/lab5/topost/help/src/synchronizer_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_8bit-behavioral " "Found design unit 1: synchronizer_8bit-behavioral" {  } { { "../../src/synchronizer_8bit.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/synchronizer_8bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782957851 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_8bit " "Found entity 1: synchronizer_8bit" {  } { { "../../src/synchronizer_8bit.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/synchronizer_8bit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782957851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a9284/documents/github/cpet-343/lab5/topost/help/src/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/a9284/documents/github/cpet-343/lab5/topost/help/src/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-top " "Found design unit 1: add_sub-top" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782957854 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782957854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "add_sub " "Elaborating entity \"add_sub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759782957887 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_flag add_sub.vhd(36) " "Verilog HDL or VHDL warning at add_sub.vhd(36): object \"s_flag\" assigned a value but never read" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759782957890 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[0\] add_sub.vhd(44) " "Inferred latch for \"b_input\[0\]\" at add_sub.vhd(44)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957890 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[1\] add_sub.vhd(44) " "Inferred latch for \"b_input\[1\]\" at add_sub.vhd(44)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957890 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[2\] add_sub.vhd(44) " "Inferred latch for \"b_input\[2\]\" at add_sub.vhd(44)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957890 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[3\] add_sub.vhd(44) " "Inferred latch for \"b_input\[3\]\" at add_sub.vhd(44)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957890 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[4\] add_sub.vhd(44) " "Inferred latch for \"b_input\[4\]\" at add_sub.vhd(44)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957890 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[5\] add_sub.vhd(44) " "Inferred latch for \"b_input\[5\]\" at add_sub.vhd(44)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957890 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[6\] add_sub.vhd(44) " "Inferred latch for \"b_input\[6\]\" at add_sub.vhd(44)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957890 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[7\] add_sub.vhd(44) " "Inferred latch for \"b_input\[7\]\" at add_sub.vhd(44)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957890 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_input\[0\] add_sub.vhd(43) " "Inferred latch for \"a_input\[0\]\" at add_sub.vhd(43)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957890 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_input\[1\] add_sub.vhd(43) " "Inferred latch for \"a_input\[1\]\" at add_sub.vhd(43)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957890 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_input\[2\] add_sub.vhd(43) " "Inferred latch for \"a_input\[2\]\" at add_sub.vhd(43)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957890 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_input\[3\] add_sub.vhd(43) " "Inferred latch for \"a_input\[3\]\" at add_sub.vhd(43)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957890 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_input\[4\] add_sub.vhd(43) " "Inferred latch for \"a_input\[4\]\" at add_sub.vhd(43)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957890 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_input\[5\] add_sub.vhd(43) " "Inferred latch for \"a_input\[5\]\" at add_sub.vhd(43)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957890 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_input\[6\] add_sub.vhd(43) " "Inferred latch for \"a_input\[6\]\" at add_sub.vhd(43)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957890 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_input\[7\] add_sub.vhd(43) " "Inferred latch for \"a_input\[7\]\" at add_sub.vhd(43)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957890 "|add_sub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer_8bit synchronizer_8bit:sync_a " "Elaborating entity \"synchronizer_8bit\" for hierarchy \"synchronizer_8bit:sync_a\"" {  } { { "../../src/add_sub.vhd" "sync_a" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759782957892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rising_edge_synchronizer rising_edge_synchronizer:cycle_edge " "Elaborating entity \"rising_edge_synchronizer\" for hierarchy \"rising_edge_synchronizer:cycle_edge\"" {  } { { "../../src/add_sub.vhd" "cycle_edge" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759782957894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_add_sub generic_add_sub:math_comp " "Elaborating entity \"generic_add_sub\" for hierarchy \"generic_add_sub:math_comp\"" {  } { { "../../src/add_sub.vhd" "math_comp" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759782957896 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESULT generic_add_sub.vhd(56) " "VHDL Process Statement warning at generic_add_sub.vhd(56): inferring latch(es) for signal or variable \"RESULT\", which holds its previous value in one or more paths through the process" {  } { { "../../src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/generic_add_sub.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1759782957896 "|add_sub|generic_add_sub:math_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[0\] generic_add_sub.vhd(56) " "Inferred latch for \"RESULT\[0\]\" at generic_add_sub.vhd(56)" {  } { { "../../src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/generic_add_sub.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957896 "|add_sub|generic_add_sub:math_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[1\] generic_add_sub.vhd(56) " "Inferred latch for \"RESULT\[1\]\" at generic_add_sub.vhd(56)" {  } { { "../../src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/generic_add_sub.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957896 "|add_sub|generic_add_sub:math_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[2\] generic_add_sub.vhd(56) " "Inferred latch for \"RESULT\[2\]\" at generic_add_sub.vhd(56)" {  } { { "../../src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/generic_add_sub.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957896 "|add_sub|generic_add_sub:math_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[3\] generic_add_sub.vhd(56) " "Inferred latch for \"RESULT\[3\]\" at generic_add_sub.vhd(56)" {  } { { "../../src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/generic_add_sub.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957896 "|add_sub|generic_add_sub:math_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[4\] generic_add_sub.vhd(56) " "Inferred latch for \"RESULT\[4\]\" at generic_add_sub.vhd(56)" {  } { { "../../src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/generic_add_sub.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957898 "|add_sub|generic_add_sub:math_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[5\] generic_add_sub.vhd(56) " "Inferred latch for \"RESULT\[5\]\" at generic_add_sub.vhd(56)" {  } { { "../../src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/generic_add_sub.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957898 "|add_sub|generic_add_sub:math_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[6\] generic_add_sub.vhd(56) " "Inferred latch for \"RESULT\[6\]\" at generic_add_sub.vhd(56)" {  } { { "../../src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/generic_add_sub.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957898 "|add_sub|generic_add_sub:math_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[7\] generic_add_sub.vhd(56) " "Inferred latch for \"RESULT\[7\]\" at generic_add_sub.vhd(56)" {  } { { "../../src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/generic_add_sub.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957898 "|add_sub|generic_add_sub:math_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[8\] generic_add_sub.vhd(56) " "Inferred latch for \"RESULT\[8\]\" at generic_add_sub.vhd(56)" {  } { { "../../src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/generic_add_sub.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782957898 "|add_sub|generic_add_sub:math_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_stm ctrl_stm:states " "Elaborating entity \"ctrl_stm\" for hierarchy \"ctrl_stm:states\"" {  } { { "../../src/add_sub.vhd" "states" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759782957899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_full seven_segment_full:result_display " "Elaborating entity \"seven_segment_full\" for hierarchy \"seven_segment_full:result_display\"" {  } { { "../../src/add_sub.vhd" "result_display" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759782957900 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_full:result_display\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_full:result_display\|Mod1\"" {  } { { "../../src/seven_segment_full.vhd" "Mod1" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/seven_segment_full.vhd" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759782958132 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_full:result_display\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_full:result_display\|Div1\"" {  } { { "../../src/seven_segment_full.vhd" "Div1" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/seven_segment_full.vhd" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759782958132 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_full:result_display\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_full:result_display\|Mod0\"" {  } { { "../../src/seven_segment_full.vhd" "Mod0" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/seven_segment_full.vhd" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759782958132 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_full:result_display\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_full:result_display\|Div0\"" {  } { { "../../src/seven_segment_full.vhd" "Div0" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/seven_segment_full.vhd" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759782958132 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1759782958132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_full:result_display\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"seven_segment_full:result_display\|lpm_divide:Mod1\"" {  } { { "../../src/seven_segment_full.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/seven_segment_full.vhd" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759782958164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_full:result_display\|lpm_divide:Mod1 " "Instantiated megafunction \"seven_segment_full:result_display\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759782958164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759782958164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759782958164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759782958164 ""}  } { { "../../src/seven_segment_full.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/seven_segment_full.vhd" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759782958164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_e2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_e2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_e2m " "Found entity 1: lpm_divide_e2m" {  } { { "db/lpm_divide_e2m.tdf" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/hw/project/db/lpm_divide_e2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782958191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782958191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/hw/project/db/sign_div_unsign_hkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782958200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782958200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8te " "Found entity 1: alt_u_div_8te" {  } { { "db/alt_u_div_8te.tdf" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/hw/project/db/alt_u_div_8te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782958213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782958213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_full:result_display\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seven_segment_full:result_display\|lpm_divide:Div1\"" {  } { { "../../src/seven_segment_full.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/seven_segment_full.vhd" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759782958226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_full:result_display\|lpm_divide:Div1 " "Instantiated megafunction \"seven_segment_full:result_display\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759782958226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759782958226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759782958226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759782958226 ""}  } { { "../../src/seven_segment_full.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/seven_segment_full.vhd" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759782958226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6am " "Found entity 1: lpm_divide_6am" {  } { { "db/lpm_divide_6am.tdf" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/hw/project/db/lpm_divide_6am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782958259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782958259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/hw/project/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782958268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782958268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_use.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_use " "Found entity 1: alt_u_div_use" {  } { { "db/alt_u_div_use.tdf" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/hw/project/db/alt_u_div_use.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782958278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782958278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_full:result_display\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seven_segment_full:result_display\|lpm_divide:Div0\"" {  } { { "../../src/seven_segment_full.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/seven_segment_full.vhd" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759782958293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_full:result_display\|lpm_divide:Div0 " "Instantiated megafunction \"seven_segment_full:result_display\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759782958293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759782958293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759782958293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759782958293 ""}  } { { "../../src/seven_segment_full.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/seven_segment_full.vhd" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759782958293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9am " "Found entity 1: lpm_divide_9am" {  } { { "db/lpm_divide_9am.tdf" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/hw/project/db/lpm_divide_9am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782958321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782958321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/hw/project/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782958331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782958331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/hw/project/db/alt_u_div_4te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782958342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782958342 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1759782958595 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1759782959062 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759782959062 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "417 " "Implemented 417 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1759782959125 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1759782959125 ""} { "Info" "ICUT_CUT_TM_LCELLS" "381 " "Implemented 381 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1759782959125 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1759782959125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759782959150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 06 16:35:59 2025 " "Processing ended: Mon Oct 06 16:35:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759782959150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759782959150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759782959150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782959150 ""}
