###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =          255   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =           93   # Number of read row buffer hits
num_read_cmds                  =          255   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =          162   # Number of ACT commands
num_pre_cmds                   =          162   # Number of PRE commands
num_ondemand_pres              =            1   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =       589725   # Cyles of rank active rank.0
rank_active_cycles.1           =        48126   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      9410275   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      9951874   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =          127   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            5   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =          123   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =           10   # Read request latency (cycles)
read_latency[40-59]            =          197   # Read request latency (cycles)
read_latency[60-79]            =            5   # Read request latency (cycles)
read_latency[80-99]            =            8   # Read request latency (cycles)
read_latency[100-119]          =            7   # Read request latency (cycles)
read_latency[120-139]          =            7   # Read request latency (cycles)
read_latency[140-159]          =            6   # Read request latency (cycles)
read_latency[160-179]          =            6   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            9   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.02816e+06   # Read energy
act_energy                     =       443232   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.51693e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =   4.7769e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.67988e+08   # Active standby energy rank.0
act_stb_energy.1               =  3.00306e+07   # Active standby energy rank.1
average_read_latency           =      62.6902   # Average read request latency (cycles)
average_interarrival           =      38756.9   # Average request interarrival latency (cycles)
total_energy                   =   1.0398e+10   # Total energy (pJ)
average_power                  =       1039.8   # Average power (mW)
average_bandwidth              =     0.002176   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =          272   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =          145   # Number of read row buffer hits
num_read_cmds                  =          272   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =          127   # Number of ACT commands
num_pre_cmds                   =          127   # Number of PRE commands
num_ondemand_pres              =            8   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =       287826   # Cyles of rank active rank.0
rank_active_cycles.1           =       228017   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      9712174   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      9771983   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =          176   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           95   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =           18   # Read request latency (cycles)
read_latency[40-59]            =          142   # Read request latency (cycles)
read_latency[60-79]            =           19   # Read request latency (cycles)
read_latency[80-99]            =           13   # Read request latency (cycles)
read_latency[100-119]          =           17   # Read request latency (cycles)
read_latency[120-139]          =           11   # Read request latency (cycles)
read_latency[140-159]          =            8   # Read request latency (cycles)
read_latency[160-179]          =            6   # Read request latency (cycles)
read_latency[180-199]          =            7   # Read request latency (cycles)
read_latency[200-]             =           31   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =   1.0967e+06   # Read energy
act_energy                     =       347472   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.66184e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.69055e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.79603e+08   # Active standby energy rank.0
act_stb_energy.1               =  1.42283e+08   # Active standby energy rank.1
average_read_latency           =      87.7243   # Average read request latency (cycles)
average_interarrival           =      36433.8   # Average request interarrival latency (cycles)
total_energy                   =  1.03804e+10   # Total energy (pJ)
average_power                  =      1038.04   # Average power (mW)
average_bandwidth              =   0.00232107   # Average bandwidth
