// Seed: 1008017745
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  final $display;
  assign module_2.id_11 = 0;
endmodule
module module_1 ();
  wire id_2 = id_2;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wor id_11;
  always @*;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_5,
      id_9
  );
  logic [7:0] id_12;
  assign id_12[1] = !id_11;
endmodule
