

================================================================
== Synthesis Summary Report of 'nnlayer'
================================================================
+ General Information: 
    * Date:           Thu Apr  7 00:04:26 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        HLS_Project
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+-----------+-------------+-------------+-----+
    |               Modules               | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |           |           |             |             |     |
    |               & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM    |    DSP    |      FF     |     LUT     | URAM|
    +-------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+-----------+-------------+-------------+-----+
    |+ nnlayer                            |     -|  0.94|   113763|  1.138e+06|         -|   113764|      -|        no|  131 (46%)|  131 (59%)|  20975 (19%)|  27333 (51%)|    -|
    | + nnlayer_Pipeline_VITIS_LOOP_77_1  |     -|  2.24|    65537|  6.554e+05|         -|    65537|      -|        no|          -|          -|     19 (~0%)|     66 (~0%)|    -|
    |  o VITIS_LOOP_77_1                  |     -|  8.75|    65535|  6.554e+05|         2|        1|  65535|       yes|          -|          -|            -|            -|    -|
    | + nnlayer_Pipeline_VITIS_LOOP_16_1  |     -|  5.25|      257|  2.570e+03|         -|      257|      -|        no|          -|          -|     18 (~0%)|    2112 (3%)|    -|
    |  o VITIS_LOOP_16_1                  |     -|  8.75|      255|  2.550e+03|         2|        1|    255|       yes|          -|          -|            -|            -|    -|
    | o VITIS_LOOP_84_1                   |     -|  8.75|    33660|  3.366e+05|       132|        -|    255|        no|          -|          -|            -|            -|    -|
    | o VITIS_LOOP_30_1                   |     -|  8.75|     7905|  7.905e+04|        31|        -|    255|        no|          -|          -|            -|            -|    -|
    | o VITIS_LOOP_46_1                   |     -|  8.75|     7650|  7.650e+04|        30|        -|    255|        no|          -|          -|            -|            -|    -|
    | o VITIS_LOOP_67_2                   |     -|  8.75|     6912|  6.912e+04|        54|        -|    128|        no|          -|          -|            -|            -|    -|
    | o VITIS_LOOP_108_1                  |     -|  8.75|      765|  7.650e+03|         3|        -|    255|        no|          -|          -|            -|            -|    -|
    +-------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 16            | 16     | 0        | BRAM=129          |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+--------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------+
| Interface     | Register           | Offset | Width | Access | Description                       | Bit Fields                                               |
+---------------+--------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------+
| s_axi_control | CTRL               | 0x00   | 32    | RW     | Control signals                   | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART |
| s_axi_control | GIER               | 0x04   | 32    | RW     | Global Interrupt Enable Register  | 0=Enable                                                 |
| s_axi_control | IP_IER             | 0x08   | 32    | RW     | IP Interrupt Enable Register      | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN             |
| s_axi_control | IP_ISR             | 0x0c   | 32    | RW     | IP Interrupt Status Register      | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST             |
| s_axi_control | input_0            | 0x10   | 32    | W      | Data signal of input_0            |                                                          |
| s_axi_control | input_1            | 0x18   | 32    | W      | Data signal of input_1            |                                                          |
| s_axi_control | input_2            | 0x20   | 32    | W      | Data signal of input_2            |                                                          |
| s_axi_control | input_3            | 0x28   | 32    | W      | Data signal of input_3            |                                                          |
| s_axi_control | input_4            | 0x30   | 32    | W      | Data signal of input_4            |                                                          |
| s_axi_control | input_5            | 0x38   | 32    | W      | Data signal of input_5            |                                                          |
| s_axi_control | input_6            | 0x40   | 32    | W      | Data signal of input_6            |                                                          |
| s_axi_control | input_7            | 0x48   | 32    | W      | Data signal of input_7            |                                                          |
| s_axi_control | input_8            | 0x50   | 32    | W      | Data signal of input_8            |                                                          |
| s_axi_control | input_9            | 0x58   | 32    | W      | Data signal of input_9            |                                                          |
| s_axi_control | input_10           | 0x60   | 32    | W      | Data signal of input_10           |                                                          |
| s_axi_control | input_11           | 0x68   | 32    | W      | Data signal of input_11           |                                                          |
| s_axi_control | input_12           | 0x70   | 32    | W      | Data signal of input_12           |                                                          |
| s_axi_control | input_13           | 0x78   | 32    | W      | Data signal of input_13           |                                                          |
| s_axi_control | input_14           | 0x80   | 32    | W      | Data signal of input_14           |                                                          |
| s_axi_control | input_15           | 0x88   | 32    | W      | Data signal of input_15           |                                                          |
| s_axi_control | input_16           | 0x90   | 32    | W      | Data signal of input_16           |                                                          |
| s_axi_control | input_17           | 0x98   | 32    | W      | Data signal of input_17           |                                                          |
| s_axi_control | input_18           | 0xa0   | 32    | W      | Data signal of input_18           |                                                          |
| s_axi_control | input_19           | 0xa8   | 32    | W      | Data signal of input_19           |                                                          |
| s_axi_control | input_20           | 0xb0   | 32    | W      | Data signal of input_20           |                                                          |
| s_axi_control | input_21           | 0xb8   | 32    | W      | Data signal of input_21           |                                                          |
| s_axi_control | input_22           | 0xc0   | 32    | W      | Data signal of input_22           |                                                          |
| s_axi_control | input_23           | 0xc8   | 32    | W      | Data signal of input_23           |                                                          |
| s_axi_control | input_24           | 0xd0   | 32    | W      | Data signal of input_24           |                                                          |
| s_axi_control | input_25           | 0xd8   | 32    | W      | Data signal of input_25           |                                                          |
| s_axi_control | input_26           | 0xe0   | 32    | W      | Data signal of input_26           |                                                          |
| s_axi_control | input_27           | 0xe8   | 32    | W      | Data signal of input_27           |                                                          |
| s_axi_control | input_28           | 0xf0   | 32    | W      | Data signal of input_28           |                                                          |
| s_axi_control | input_29           | 0xf8   | 32    | W      | Data signal of input_29           |                                                          |
| s_axi_control | input_30           | 0x100  | 32    | W      | Data signal of input_30           |                                                          |
| s_axi_control | input_31           | 0x108  | 32    | W      | Data signal of input_31           |                                                          |
| s_axi_control | input_32           | 0x110  | 32    | W      | Data signal of input_32           |                                                          |
| s_axi_control | input_33           | 0x118  | 32    | W      | Data signal of input_33           |                                                          |
| s_axi_control | input_34           | 0x120  | 32    | W      | Data signal of input_34           |                                                          |
| s_axi_control | input_35           | 0x128  | 32    | W      | Data signal of input_35           |                                                          |
| s_axi_control | input_36           | 0x130  | 32    | W      | Data signal of input_36           |                                                          |
| s_axi_control | input_37           | 0x138  | 32    | W      | Data signal of input_37           |                                                          |
| s_axi_control | input_38           | 0x140  | 32    | W      | Data signal of input_38           |                                                          |
| s_axi_control | input_39           | 0x148  | 32    | W      | Data signal of input_39           |                                                          |
| s_axi_control | input_40           | 0x150  | 32    | W      | Data signal of input_40           |                                                          |
| s_axi_control | input_41           | 0x158  | 32    | W      | Data signal of input_41           |                                                          |
| s_axi_control | input_42           | 0x160  | 32    | W      | Data signal of input_42           |                                                          |
| s_axi_control | input_43           | 0x168  | 32    | W      | Data signal of input_43           |                                                          |
| s_axi_control | input_44           | 0x170  | 32    | W      | Data signal of input_44           |                                                          |
| s_axi_control | input_45           | 0x178  | 32    | W      | Data signal of input_45           |                                                          |
| s_axi_control | input_46           | 0x180  | 32    | W      | Data signal of input_46           |                                                          |
| s_axi_control | input_47           | 0x188  | 32    | W      | Data signal of input_47           |                                                          |
| s_axi_control | input_48           | 0x190  | 32    | W      | Data signal of input_48           |                                                          |
| s_axi_control | input_49           | 0x198  | 32    | W      | Data signal of input_49           |                                                          |
| s_axi_control | input_50           | 0x1a0  | 32    | W      | Data signal of input_50           |                                                          |
| s_axi_control | input_51           | 0x1a8  | 32    | W      | Data signal of input_51           |                                                          |
| s_axi_control | input_52           | 0x1b0  | 32    | W      | Data signal of input_52           |                                                          |
| s_axi_control | input_53           | 0x1b8  | 32    | W      | Data signal of input_53           |                                                          |
| s_axi_control | input_54           | 0x1c0  | 32    | W      | Data signal of input_54           |                                                          |
| s_axi_control | input_55           | 0x1c8  | 32    | W      | Data signal of input_55           |                                                          |
| s_axi_control | input_56           | 0x1d0  | 32    | W      | Data signal of input_56           |                                                          |
| s_axi_control | input_57           | 0x1d8  | 32    | W      | Data signal of input_57           |                                                          |
| s_axi_control | input_58           | 0x1e0  | 32    | W      | Data signal of input_58           |                                                          |
| s_axi_control | input_59           | 0x1e8  | 32    | W      | Data signal of input_59           |                                                          |
| s_axi_control | input_60           | 0x1f0  | 32    | W      | Data signal of input_60           |                                                          |
| s_axi_control | input_61           | 0x1f8  | 32    | W      | Data signal of input_61           |                                                          |
| s_axi_control | input_62           | 0x200  | 32    | W      | Data signal of input_62           |                                                          |
| s_axi_control | input_63           | 0x208  | 32    | W      | Data signal of input_63           |                                                          |
| s_axi_control | input_64           | 0x210  | 32    | W      | Data signal of input_64           |                                                          |
| s_axi_control | input_65           | 0x218  | 32    | W      | Data signal of input_65           |                                                          |
| s_axi_control | input_66           | 0x220  | 32    | W      | Data signal of input_66           |                                                          |
| s_axi_control | input_67           | 0x228  | 32    | W      | Data signal of input_67           |                                                          |
| s_axi_control | input_68           | 0x230  | 32    | W      | Data signal of input_68           |                                                          |
| s_axi_control | input_69           | 0x238  | 32    | W      | Data signal of input_69           |                                                          |
| s_axi_control | input_70           | 0x240  | 32    | W      | Data signal of input_70           |                                                          |
| s_axi_control | input_71           | 0x248  | 32    | W      | Data signal of input_71           |                                                          |
| s_axi_control | input_72           | 0x250  | 32    | W      | Data signal of input_72           |                                                          |
| s_axi_control | input_73           | 0x258  | 32    | W      | Data signal of input_73           |                                                          |
| s_axi_control | input_74           | 0x260  | 32    | W      | Data signal of input_74           |                                                          |
| s_axi_control | input_75           | 0x268  | 32    | W      | Data signal of input_75           |                                                          |
| s_axi_control | input_76           | 0x270  | 32    | W      | Data signal of input_76           |                                                          |
| s_axi_control | input_77           | 0x278  | 32    | W      | Data signal of input_77           |                                                          |
| s_axi_control | input_78           | 0x280  | 32    | W      | Data signal of input_78           |                                                          |
| s_axi_control | input_79           | 0x288  | 32    | W      | Data signal of input_79           |                                                          |
| s_axi_control | input_80           | 0x290  | 32    | W      | Data signal of input_80           |                                                          |
| s_axi_control | input_81           | 0x298  | 32    | W      | Data signal of input_81           |                                                          |
| s_axi_control | input_82           | 0x2a0  | 32    | W      | Data signal of input_82           |                                                          |
| s_axi_control | input_83           | 0x2a8  | 32    | W      | Data signal of input_83           |                                                          |
| s_axi_control | input_84           | 0x2b0  | 32    | W      | Data signal of input_84           |                                                          |
| s_axi_control | input_85           | 0x2b8  | 32    | W      | Data signal of input_85           |                                                          |
| s_axi_control | input_86           | 0x2c0  | 32    | W      | Data signal of input_86           |                                                          |
| s_axi_control | input_87           | 0x2c8  | 32    | W      | Data signal of input_87           |                                                          |
| s_axi_control | input_88           | 0x2d0  | 32    | W      | Data signal of input_88           |                                                          |
| s_axi_control | input_89           | 0x2d8  | 32    | W      | Data signal of input_89           |                                                          |
| s_axi_control | input_90           | 0x2e0  | 32    | W      | Data signal of input_90           |                                                          |
| s_axi_control | input_91           | 0x2e8  | 32    | W      | Data signal of input_91           |                                                          |
| s_axi_control | input_92           | 0x2f0  | 32    | W      | Data signal of input_92           |                                                          |
| s_axi_control | input_93           | 0x2f8  | 32    | W      | Data signal of input_93           |                                                          |
| s_axi_control | input_94           | 0x300  | 32    | W      | Data signal of input_94           |                                                          |
| s_axi_control | input_95           | 0x308  | 32    | W      | Data signal of input_95           |                                                          |
| s_axi_control | input_96           | 0x310  | 32    | W      | Data signal of input_96           |                                                          |
| s_axi_control | input_97           | 0x318  | 32    | W      | Data signal of input_97           |                                                          |
| s_axi_control | input_98           | 0x320  | 32    | W      | Data signal of input_98           |                                                          |
| s_axi_control | input_99           | 0x328  | 32    | W      | Data signal of input_99           |                                                          |
| s_axi_control | input_100          | 0x330  | 32    | W      | Data signal of input_100          |                                                          |
| s_axi_control | input_101          | 0x338  | 32    | W      | Data signal of input_101          |                                                          |
| s_axi_control | input_102          | 0x340  | 32    | W      | Data signal of input_102          |                                                          |
| s_axi_control | input_103          | 0x348  | 32    | W      | Data signal of input_103          |                                                          |
| s_axi_control | input_104          | 0x350  | 32    | W      | Data signal of input_104          |                                                          |
| s_axi_control | input_105          | 0x358  | 32    | W      | Data signal of input_105          |                                                          |
| s_axi_control | input_106          | 0x360  | 32    | W      | Data signal of input_106          |                                                          |
| s_axi_control | input_107          | 0x368  | 32    | W      | Data signal of input_107          |                                                          |
| s_axi_control | input_108          | 0x370  | 32    | W      | Data signal of input_108          |                                                          |
| s_axi_control | input_109          | 0x378  | 32    | W      | Data signal of input_109          |                                                          |
| s_axi_control | input_110          | 0x380  | 32    | W      | Data signal of input_110          |                                                          |
| s_axi_control | input_111          | 0x388  | 32    | W      | Data signal of input_111          |                                                          |
| s_axi_control | input_112          | 0x390  | 32    | W      | Data signal of input_112          |                                                          |
| s_axi_control | input_113          | 0x398  | 32    | W      | Data signal of input_113          |                                                          |
| s_axi_control | input_114          | 0x3a0  | 32    | W      | Data signal of input_114          |                                                          |
| s_axi_control | input_115          | 0x3a8  | 32    | W      | Data signal of input_115          |                                                          |
| s_axi_control | input_116          | 0x3b0  | 32    | W      | Data signal of input_116          |                                                          |
| s_axi_control | input_117          | 0x3b8  | 32    | W      | Data signal of input_117          |                                                          |
| s_axi_control | input_118          | 0x3c0  | 32    | W      | Data signal of input_118          |                                                          |
| s_axi_control | input_119          | 0x3c8  | 32    | W      | Data signal of input_119          |                                                          |
| s_axi_control | input_120          | 0x3d0  | 32    | W      | Data signal of input_120          |                                                          |
| s_axi_control | input_121          | 0x3d8  | 32    | W      | Data signal of input_121          |                                                          |
| s_axi_control | input_122          | 0x3e0  | 32    | W      | Data signal of input_122          |                                                          |
| s_axi_control | input_123          | 0x3e8  | 32    | W      | Data signal of input_123          |                                                          |
| s_axi_control | input_124          | 0x3f0  | 32    | W      | Data signal of input_124          |                                                          |
| s_axi_control | input_125          | 0x3f8  | 32    | W      | Data signal of input_125          |                                                          |
| s_axi_control | input_126          | 0x400  | 32    | W      | Data signal of input_126          |                                                          |
| s_axi_control | input_127          | 0x408  | 32    | W      | Data signal of input_127          |                                                          |
| s_axi_control | output_0           | 0x410  | 32    | R      | Data signal of output_0           |                                                          |
| s_axi_control | output_0_ctrl      | 0x414  | 32    | R      | Control signal of output_0        | 0=output_0_ap_vld                                        |
| s_axi_control | output_1           | 0x420  | 32    | R      | Data signal of output_1           |                                                          |
| s_axi_control | output_1_ctrl      | 0x424  | 32    | R      | Control signal of output_1        | 0=output_1_ap_vld                                        |
| s_axi_control | output_2           | 0x430  | 32    | R      | Data signal of output_2           |                                                          |
| s_axi_control | output_2_ctrl      | 0x434  | 32    | R      | Control signal of output_2        | 0=output_2_ap_vld                                        |
| s_axi_control | output_3           | 0x440  | 32    | R      | Data signal of output_3           |                                                          |
| s_axi_control | output_3_ctrl      | 0x444  | 32    | R      | Control signal of output_3        | 0=output_3_ap_vld                                        |
| s_axi_control | output_4           | 0x450  | 32    | R      | Data signal of output_4           |                                                          |
| s_axi_control | output_4_ctrl      | 0x454  | 32    | R      | Control signal of output_4        | 0=output_4_ap_vld                                        |
| s_axi_control | output_5           | 0x460  | 32    | R      | Data signal of output_5           |                                                          |
| s_axi_control | output_5_ctrl      | 0x464  | 32    | R      | Control signal of output_5        | 0=output_5_ap_vld                                        |
| s_axi_control | output_6           | 0x470  | 32    | R      | Data signal of output_6           |                                                          |
| s_axi_control | output_6_ctrl      | 0x474  | 32    | R      | Control signal of output_6        | 0=output_6_ap_vld                                        |
| s_axi_control | output_7           | 0x480  | 32    | R      | Data signal of output_7           |                                                          |
| s_axi_control | output_7_ctrl      | 0x484  | 32    | R      | Control signal of output_7        | 0=output_7_ap_vld                                        |
| s_axi_control | output_8           | 0x490  | 32    | R      | Data signal of output_8           |                                                          |
| s_axi_control | output_8_ctrl      | 0x494  | 32    | R      | Control signal of output_8        | 0=output_8_ap_vld                                        |
| s_axi_control | output_9           | 0x4a0  | 32    | R      | Data signal of output_9           |                                                          |
| s_axi_control | output_9_ctrl      | 0x4a4  | 32    | R      | Control signal of output_9        | 0=output_9_ap_vld                                        |
| s_axi_control | output_10          | 0x4b0  | 32    | R      | Data signal of output_10          |                                                          |
| s_axi_control | output_10_ctrl     | 0x4b4  | 32    | R      | Control signal of output_10       | 0=output_10_ap_vld                                       |
| s_axi_control | output_11          | 0x4c0  | 32    | R      | Data signal of output_11          |                                                          |
| s_axi_control | output_11_ctrl     | 0x4c4  | 32    | R      | Control signal of output_11       | 0=output_11_ap_vld                                       |
| s_axi_control | output_12          | 0x4d0  | 32    | R      | Data signal of output_12          |                                                          |
| s_axi_control | output_12_ctrl     | 0x4d4  | 32    | R      | Control signal of output_12       | 0=output_12_ap_vld                                       |
| s_axi_control | output_13          | 0x4e0  | 32    | R      | Data signal of output_13          |                                                          |
| s_axi_control | output_13_ctrl     | 0x4e4  | 32    | R      | Control signal of output_13       | 0=output_13_ap_vld                                       |
| s_axi_control | output_14          | 0x4f0  | 32    | R      | Data signal of output_14          |                                                          |
| s_axi_control | output_14_ctrl     | 0x4f4  | 32    | R      | Control signal of output_14       | 0=output_14_ap_vld                                       |
| s_axi_control | output_15          | 0x500  | 32    | R      | Data signal of output_15          |                                                          |
| s_axi_control | output_15_ctrl     | 0x504  | 32    | R      | Control signal of output_15       | 0=output_15_ap_vld                                       |
| s_axi_control | output_16          | 0x510  | 32    | R      | Data signal of output_16          |                                                          |
| s_axi_control | output_16_ctrl     | 0x514  | 32    | R      | Control signal of output_16       | 0=output_16_ap_vld                                       |
| s_axi_control | output_17          | 0x520  | 32    | R      | Data signal of output_17          |                                                          |
| s_axi_control | output_17_ctrl     | 0x524  | 32    | R      | Control signal of output_17       | 0=output_17_ap_vld                                       |
| s_axi_control | output_18          | 0x530  | 32    | R      | Data signal of output_18          |                                                          |
| s_axi_control | output_18_ctrl     | 0x534  | 32    | R      | Control signal of output_18       | 0=output_18_ap_vld                                       |
| s_axi_control | output_19          | 0x540  | 32    | R      | Data signal of output_19          |                                                          |
| s_axi_control | output_19_ctrl     | 0x544  | 32    | R      | Control signal of output_19       | 0=output_19_ap_vld                                       |
| s_axi_control | output_20          | 0x550  | 32    | R      | Data signal of output_20          |                                                          |
| s_axi_control | output_20_ctrl     | 0x554  | 32    | R      | Control signal of output_20       | 0=output_20_ap_vld                                       |
| s_axi_control | output_21          | 0x560  | 32    | R      | Data signal of output_21          |                                                          |
| s_axi_control | output_21_ctrl     | 0x564  | 32    | R      | Control signal of output_21       | 0=output_21_ap_vld                                       |
| s_axi_control | output_22          | 0x570  | 32    | R      | Data signal of output_22          |                                                          |
| s_axi_control | output_22_ctrl     | 0x574  | 32    | R      | Control signal of output_22       | 0=output_22_ap_vld                                       |
| s_axi_control | output_23          | 0x580  | 32    | R      | Data signal of output_23          |                                                          |
| s_axi_control | output_23_ctrl     | 0x584  | 32    | R      | Control signal of output_23       | 0=output_23_ap_vld                                       |
| s_axi_control | output_24          | 0x590  | 32    | R      | Data signal of output_24          |                                                          |
| s_axi_control | output_24_ctrl     | 0x594  | 32    | R      | Control signal of output_24       | 0=output_24_ap_vld                                       |
| s_axi_control | output_25          | 0x5a0  | 32    | R      | Data signal of output_25          |                                                          |
| s_axi_control | output_25_ctrl     | 0x5a4  | 32    | R      | Control signal of output_25       | 0=output_25_ap_vld                                       |
| s_axi_control | output_26          | 0x5b0  | 32    | R      | Data signal of output_26          |                                                          |
| s_axi_control | output_26_ctrl     | 0x5b4  | 32    | R      | Control signal of output_26       | 0=output_26_ap_vld                                       |
| s_axi_control | output_27          | 0x5c0  | 32    | R      | Data signal of output_27          |                                                          |
| s_axi_control | output_27_ctrl     | 0x5c4  | 32    | R      | Control signal of output_27       | 0=output_27_ap_vld                                       |
| s_axi_control | output_28          | 0x5d0  | 32    | R      | Data signal of output_28          |                                                          |
| s_axi_control | output_28_ctrl     | 0x5d4  | 32    | R      | Control signal of output_28       | 0=output_28_ap_vld                                       |
| s_axi_control | output_29          | 0x5e0  | 32    | R      | Data signal of output_29          |                                                          |
| s_axi_control | output_29_ctrl     | 0x5e4  | 32    | R      | Control signal of output_29       | 0=output_29_ap_vld                                       |
| s_axi_control | output_30          | 0x5f0  | 32    | R      | Data signal of output_30          |                                                          |
| s_axi_control | output_30_ctrl     | 0x5f4  | 32    | R      | Control signal of output_30       | 0=output_30_ap_vld                                       |
| s_axi_control | output_31          | 0x600  | 32    | R      | Data signal of output_31          |                                                          |
| s_axi_control | output_31_ctrl     | 0x604  | 32    | R      | Control signal of output_31       | 0=output_31_ap_vld                                       |
| s_axi_control | output_32          | 0x610  | 32    | R      | Data signal of output_32          |                                                          |
| s_axi_control | output_32_ctrl     | 0x614  | 32    | R      | Control signal of output_32       | 0=output_32_ap_vld                                       |
| s_axi_control | output_33          | 0x620  | 32    | R      | Data signal of output_33          |                                                          |
| s_axi_control | output_33_ctrl     | 0x624  | 32    | R      | Control signal of output_33       | 0=output_33_ap_vld                                       |
| s_axi_control | output_34          | 0x630  | 32    | R      | Data signal of output_34          |                                                          |
| s_axi_control | output_34_ctrl     | 0x634  | 32    | R      | Control signal of output_34       | 0=output_34_ap_vld                                       |
| s_axi_control | output_35          | 0x640  | 32    | R      | Data signal of output_35          |                                                          |
| s_axi_control | output_35_ctrl     | 0x644  | 32    | R      | Control signal of output_35       | 0=output_35_ap_vld                                       |
| s_axi_control | output_36          | 0x650  | 32    | R      | Data signal of output_36          |                                                          |
| s_axi_control | output_36_ctrl     | 0x654  | 32    | R      | Control signal of output_36       | 0=output_36_ap_vld                                       |
| s_axi_control | output_37          | 0x660  | 32    | R      | Data signal of output_37          |                                                          |
| s_axi_control | output_37_ctrl     | 0x664  | 32    | R      | Control signal of output_37       | 0=output_37_ap_vld                                       |
| s_axi_control | output_38          | 0x670  | 32    | R      | Data signal of output_38          |                                                          |
| s_axi_control | output_38_ctrl     | 0x674  | 32    | R      | Control signal of output_38       | 0=output_38_ap_vld                                       |
| s_axi_control | output_39          | 0x680  | 32    | R      | Data signal of output_39          |                                                          |
| s_axi_control | output_39_ctrl     | 0x684  | 32    | R      | Control signal of output_39       | 0=output_39_ap_vld                                       |
| s_axi_control | output_40          | 0x690  | 32    | R      | Data signal of output_40          |                                                          |
| s_axi_control | output_40_ctrl     | 0x694  | 32    | R      | Control signal of output_40       | 0=output_40_ap_vld                                       |
| s_axi_control | output_41          | 0x6a0  | 32    | R      | Data signal of output_41          |                                                          |
| s_axi_control | output_41_ctrl     | 0x6a4  | 32    | R      | Control signal of output_41       | 0=output_41_ap_vld                                       |
| s_axi_control | output_42          | 0x6b0  | 32    | R      | Data signal of output_42          |                                                          |
| s_axi_control | output_42_ctrl     | 0x6b4  | 32    | R      | Control signal of output_42       | 0=output_42_ap_vld                                       |
| s_axi_control | output_43          | 0x6c0  | 32    | R      | Data signal of output_43          |                                                          |
| s_axi_control | output_43_ctrl     | 0x6c4  | 32    | R      | Control signal of output_43       | 0=output_43_ap_vld                                       |
| s_axi_control | output_44          | 0x6d0  | 32    | R      | Data signal of output_44          |                                                          |
| s_axi_control | output_44_ctrl     | 0x6d4  | 32    | R      | Control signal of output_44       | 0=output_44_ap_vld                                       |
| s_axi_control | output_45          | 0x6e0  | 32    | R      | Data signal of output_45          |                                                          |
| s_axi_control | output_45_ctrl     | 0x6e4  | 32    | R      | Control signal of output_45       | 0=output_45_ap_vld                                       |
| s_axi_control | output_46          | 0x6f0  | 32    | R      | Data signal of output_46          |                                                          |
| s_axi_control | output_46_ctrl     | 0x6f4  | 32    | R      | Control signal of output_46       | 0=output_46_ap_vld                                       |
| s_axi_control | output_47          | 0x700  | 32    | R      | Data signal of output_47          |                                                          |
| s_axi_control | output_47_ctrl     | 0x704  | 32    | R      | Control signal of output_47       | 0=output_47_ap_vld                                       |
| s_axi_control | output_48          | 0x710  | 32    | R      | Data signal of output_48          |                                                          |
| s_axi_control | output_48_ctrl     | 0x714  | 32    | R      | Control signal of output_48       | 0=output_48_ap_vld                                       |
| s_axi_control | output_49          | 0x720  | 32    | R      | Data signal of output_49          |                                                          |
| s_axi_control | output_49_ctrl     | 0x724  | 32    | R      | Control signal of output_49       | 0=output_49_ap_vld                                       |
| s_axi_control | output_50          | 0x730  | 32    | R      | Data signal of output_50          |                                                          |
| s_axi_control | output_50_ctrl     | 0x734  | 32    | R      | Control signal of output_50       | 0=output_50_ap_vld                                       |
| s_axi_control | output_51          | 0x740  | 32    | R      | Data signal of output_51          |                                                          |
| s_axi_control | output_51_ctrl     | 0x744  | 32    | R      | Control signal of output_51       | 0=output_51_ap_vld                                       |
| s_axi_control | output_52          | 0x750  | 32    | R      | Data signal of output_52          |                                                          |
| s_axi_control | output_52_ctrl     | 0x754  | 32    | R      | Control signal of output_52       | 0=output_52_ap_vld                                       |
| s_axi_control | output_53          | 0x760  | 32    | R      | Data signal of output_53          |                                                          |
| s_axi_control | output_53_ctrl     | 0x764  | 32    | R      | Control signal of output_53       | 0=output_53_ap_vld                                       |
| s_axi_control | output_54          | 0x770  | 32    | R      | Data signal of output_54          |                                                          |
| s_axi_control | output_54_ctrl     | 0x774  | 32    | R      | Control signal of output_54       | 0=output_54_ap_vld                                       |
| s_axi_control | output_55          | 0x780  | 32    | R      | Data signal of output_55          |                                                          |
| s_axi_control | output_55_ctrl     | 0x784  | 32    | R      | Control signal of output_55       | 0=output_55_ap_vld                                       |
| s_axi_control | output_56          | 0x790  | 32    | R      | Data signal of output_56          |                                                          |
| s_axi_control | output_56_ctrl     | 0x794  | 32    | R      | Control signal of output_56       | 0=output_56_ap_vld                                       |
| s_axi_control | output_57          | 0x7a0  | 32    | R      | Data signal of output_57          |                                                          |
| s_axi_control | output_57_ctrl     | 0x7a4  | 32    | R      | Control signal of output_57       | 0=output_57_ap_vld                                       |
| s_axi_control | output_58          | 0x7b0  | 32    | R      | Data signal of output_58          |                                                          |
| s_axi_control | output_58_ctrl     | 0x7b4  | 32    | R      | Control signal of output_58       | 0=output_58_ap_vld                                       |
| s_axi_control | output_59          | 0x7c0  | 32    | R      | Data signal of output_59          |                                                          |
| s_axi_control | output_59_ctrl     | 0x7c4  | 32    | R      | Control signal of output_59       | 0=output_59_ap_vld                                       |
| s_axi_control | output_60          | 0x7d0  | 32    | R      | Data signal of output_60          |                                                          |
| s_axi_control | output_60_ctrl     | 0x7d4  | 32    | R      | Control signal of output_60       | 0=output_60_ap_vld                                       |
| s_axi_control | output_61          | 0x7e0  | 32    | R      | Data signal of output_61          |                                                          |
| s_axi_control | output_61_ctrl     | 0x7e4  | 32    | R      | Control signal of output_61       | 0=output_61_ap_vld                                       |
| s_axi_control | output_62          | 0x7f0  | 32    | R      | Data signal of output_62          |                                                          |
| s_axi_control | output_62_ctrl     | 0x7f4  | 32    | R      | Control signal of output_62       | 0=output_62_ap_vld                                       |
| s_axi_control | output_63          | 0x800  | 32    | R      | Data signal of output_63          |                                                          |
| s_axi_control | output_63_ctrl     | 0x804  | 32    | R      | Control signal of output_63       | 0=output_63_ap_vld                                       |
| s_axi_control | output_64          | 0x810  | 32    | R      | Data signal of output_64          |                                                          |
| s_axi_control | output_64_ctrl     | 0x814  | 32    | R      | Control signal of output_64       | 0=output_64_ap_vld                                       |
| s_axi_control | output_65          | 0x820  | 32    | R      | Data signal of output_65          |                                                          |
| s_axi_control | output_65_ctrl     | 0x824  | 32    | R      | Control signal of output_65       | 0=output_65_ap_vld                                       |
| s_axi_control | output_66          | 0x830  | 32    | R      | Data signal of output_66          |                                                          |
| s_axi_control | output_66_ctrl     | 0x834  | 32    | R      | Control signal of output_66       | 0=output_66_ap_vld                                       |
| s_axi_control | output_67          | 0x840  | 32    | R      | Data signal of output_67          |                                                          |
| s_axi_control | output_67_ctrl     | 0x844  | 32    | R      | Control signal of output_67       | 0=output_67_ap_vld                                       |
| s_axi_control | output_68          | 0x850  | 32    | R      | Data signal of output_68          |                                                          |
| s_axi_control | output_68_ctrl     | 0x854  | 32    | R      | Control signal of output_68       | 0=output_68_ap_vld                                       |
| s_axi_control | output_69          | 0x860  | 32    | R      | Data signal of output_69          |                                                          |
| s_axi_control | output_69_ctrl     | 0x864  | 32    | R      | Control signal of output_69       | 0=output_69_ap_vld                                       |
| s_axi_control | output_70          | 0x870  | 32    | R      | Data signal of output_70          |                                                          |
| s_axi_control | output_70_ctrl     | 0x874  | 32    | R      | Control signal of output_70       | 0=output_70_ap_vld                                       |
| s_axi_control | output_71          | 0x880  | 32    | R      | Data signal of output_71          |                                                          |
| s_axi_control | output_71_ctrl     | 0x884  | 32    | R      | Control signal of output_71       | 0=output_71_ap_vld                                       |
| s_axi_control | output_72          | 0x890  | 32    | R      | Data signal of output_72          |                                                          |
| s_axi_control | output_72_ctrl     | 0x894  | 32    | R      | Control signal of output_72       | 0=output_72_ap_vld                                       |
| s_axi_control | output_73          | 0x8a0  | 32    | R      | Data signal of output_73          |                                                          |
| s_axi_control | output_73_ctrl     | 0x8a4  | 32    | R      | Control signal of output_73       | 0=output_73_ap_vld                                       |
| s_axi_control | output_74          | 0x8b0  | 32    | R      | Data signal of output_74          |                                                          |
| s_axi_control | output_74_ctrl     | 0x8b4  | 32    | R      | Control signal of output_74       | 0=output_74_ap_vld                                       |
| s_axi_control | output_75          | 0x8c0  | 32    | R      | Data signal of output_75          |                                                          |
| s_axi_control | output_75_ctrl     | 0x8c4  | 32    | R      | Control signal of output_75       | 0=output_75_ap_vld                                       |
| s_axi_control | output_76          | 0x8d0  | 32    | R      | Data signal of output_76          |                                                          |
| s_axi_control | output_76_ctrl     | 0x8d4  | 32    | R      | Control signal of output_76       | 0=output_76_ap_vld                                       |
| s_axi_control | output_77          | 0x8e0  | 32    | R      | Data signal of output_77          |                                                          |
| s_axi_control | output_77_ctrl     | 0x8e4  | 32    | R      | Control signal of output_77       | 0=output_77_ap_vld                                       |
| s_axi_control | output_78          | 0x8f0  | 32    | R      | Data signal of output_78          |                                                          |
| s_axi_control | output_78_ctrl     | 0x8f4  | 32    | R      | Control signal of output_78       | 0=output_78_ap_vld                                       |
| s_axi_control | output_79          | 0x900  | 32    | R      | Data signal of output_79          |                                                          |
| s_axi_control | output_79_ctrl     | 0x904  | 32    | R      | Control signal of output_79       | 0=output_79_ap_vld                                       |
| s_axi_control | output_80          | 0x910  | 32    | R      | Data signal of output_80          |                                                          |
| s_axi_control | output_80_ctrl     | 0x914  | 32    | R      | Control signal of output_80       | 0=output_80_ap_vld                                       |
| s_axi_control | output_81          | 0x920  | 32    | R      | Data signal of output_81          |                                                          |
| s_axi_control | output_81_ctrl     | 0x924  | 32    | R      | Control signal of output_81       | 0=output_81_ap_vld                                       |
| s_axi_control | output_82          | 0x930  | 32    | R      | Data signal of output_82          |                                                          |
| s_axi_control | output_82_ctrl     | 0x934  | 32    | R      | Control signal of output_82       | 0=output_82_ap_vld                                       |
| s_axi_control | output_83          | 0x940  | 32    | R      | Data signal of output_83          |                                                          |
| s_axi_control | output_83_ctrl     | 0x944  | 32    | R      | Control signal of output_83       | 0=output_83_ap_vld                                       |
| s_axi_control | output_84          | 0x950  | 32    | R      | Data signal of output_84          |                                                          |
| s_axi_control | output_84_ctrl     | 0x954  | 32    | R      | Control signal of output_84       | 0=output_84_ap_vld                                       |
| s_axi_control | output_85          | 0x960  | 32    | R      | Data signal of output_85          |                                                          |
| s_axi_control | output_85_ctrl     | 0x964  | 32    | R      | Control signal of output_85       | 0=output_85_ap_vld                                       |
| s_axi_control | output_86          | 0x970  | 32    | R      | Data signal of output_86          |                                                          |
| s_axi_control | output_86_ctrl     | 0x974  | 32    | R      | Control signal of output_86       | 0=output_86_ap_vld                                       |
| s_axi_control | output_87          | 0x980  | 32    | R      | Data signal of output_87          |                                                          |
| s_axi_control | output_87_ctrl     | 0x984  | 32    | R      | Control signal of output_87       | 0=output_87_ap_vld                                       |
| s_axi_control | output_88          | 0x990  | 32    | R      | Data signal of output_88          |                                                          |
| s_axi_control | output_88_ctrl     | 0x994  | 32    | R      | Control signal of output_88       | 0=output_88_ap_vld                                       |
| s_axi_control | output_89          | 0x9a0  | 32    | R      | Data signal of output_89          |                                                          |
| s_axi_control | output_89_ctrl     | 0x9a4  | 32    | R      | Control signal of output_89       | 0=output_89_ap_vld                                       |
| s_axi_control | output_90          | 0x9b0  | 32    | R      | Data signal of output_90          |                                                          |
| s_axi_control | output_90_ctrl     | 0x9b4  | 32    | R      | Control signal of output_90       | 0=output_90_ap_vld                                       |
| s_axi_control | output_91          | 0x9c0  | 32    | R      | Data signal of output_91          |                                                          |
| s_axi_control | output_91_ctrl     | 0x9c4  | 32    | R      | Control signal of output_91       | 0=output_91_ap_vld                                       |
| s_axi_control | output_92          | 0x9d0  | 32    | R      | Data signal of output_92          |                                                          |
| s_axi_control | output_92_ctrl     | 0x9d4  | 32    | R      | Control signal of output_92       | 0=output_92_ap_vld                                       |
| s_axi_control | output_93          | 0x9e0  | 32    | R      | Data signal of output_93          |                                                          |
| s_axi_control | output_93_ctrl     | 0x9e4  | 32    | R      | Control signal of output_93       | 0=output_93_ap_vld                                       |
| s_axi_control | output_94          | 0x9f0  | 32    | R      | Data signal of output_94          |                                                          |
| s_axi_control | output_94_ctrl     | 0x9f4  | 32    | R      | Control signal of output_94       | 0=output_94_ap_vld                                       |
| s_axi_control | output_95          | 0xa00  | 32    | R      | Data signal of output_95          |                                                          |
| s_axi_control | output_95_ctrl     | 0xa04  | 32    | R      | Control signal of output_95       | 0=output_95_ap_vld                                       |
| s_axi_control | output_96          | 0xa10  | 32    | R      | Data signal of output_96          |                                                          |
| s_axi_control | output_96_ctrl     | 0xa14  | 32    | R      | Control signal of output_96       | 0=output_96_ap_vld                                       |
| s_axi_control | output_97          | 0xa20  | 32    | R      | Data signal of output_97          |                                                          |
| s_axi_control | output_97_ctrl     | 0xa24  | 32    | R      | Control signal of output_97       | 0=output_97_ap_vld                                       |
| s_axi_control | output_98          | 0xa30  | 32    | R      | Data signal of output_98          |                                                          |
| s_axi_control | output_98_ctrl     | 0xa34  | 32    | R      | Control signal of output_98       | 0=output_98_ap_vld                                       |
| s_axi_control | output_99          | 0xa40  | 32    | R      | Data signal of output_99          |                                                          |
| s_axi_control | output_99_ctrl     | 0xa44  | 32    | R      | Control signal of output_99       | 0=output_99_ap_vld                                       |
| s_axi_control | output_100         | 0xa50  | 32    | R      | Data signal of output_100         |                                                          |
| s_axi_control | output_100_ctrl    | 0xa54  | 32    | R      | Control signal of output_100      | 0=output_100_ap_vld                                      |
| s_axi_control | output_101         | 0xa60  | 32    | R      | Data signal of output_101         |                                                          |
| s_axi_control | output_101_ctrl    | 0xa64  | 32    | R      | Control signal of output_101      | 0=output_101_ap_vld                                      |
| s_axi_control | output_102         | 0xa70  | 32    | R      | Data signal of output_102         |                                                          |
| s_axi_control | output_102_ctrl    | 0xa74  | 32    | R      | Control signal of output_102      | 0=output_102_ap_vld                                      |
| s_axi_control | output_103         | 0xa80  | 32    | R      | Data signal of output_103         |                                                          |
| s_axi_control | output_103_ctrl    | 0xa84  | 32    | R      | Control signal of output_103      | 0=output_103_ap_vld                                      |
| s_axi_control | output_104         | 0xa90  | 32    | R      | Data signal of output_104         |                                                          |
| s_axi_control | output_104_ctrl    | 0xa94  | 32    | R      | Control signal of output_104      | 0=output_104_ap_vld                                      |
| s_axi_control | output_105         | 0xaa0  | 32    | R      | Data signal of output_105         |                                                          |
| s_axi_control | output_105_ctrl    | 0xaa4  | 32    | R      | Control signal of output_105      | 0=output_105_ap_vld                                      |
| s_axi_control | output_106         | 0xab0  | 32    | R      | Data signal of output_106         |                                                          |
| s_axi_control | output_106_ctrl    | 0xab4  | 32    | R      | Control signal of output_106      | 0=output_106_ap_vld                                      |
| s_axi_control | output_107         | 0xac0  | 32    | R      | Data signal of output_107         |                                                          |
| s_axi_control | output_107_ctrl    | 0xac4  | 32    | R      | Control signal of output_107      | 0=output_107_ap_vld                                      |
| s_axi_control | output_108         | 0xad0  | 32    | R      | Data signal of output_108         |                                                          |
| s_axi_control | output_108_ctrl    | 0xad4  | 32    | R      | Control signal of output_108      | 0=output_108_ap_vld                                      |
| s_axi_control | output_109         | 0xae0  | 32    | R      | Data signal of output_109         |                                                          |
| s_axi_control | output_109_ctrl    | 0xae4  | 32    | R      | Control signal of output_109      | 0=output_109_ap_vld                                      |
| s_axi_control | output_110         | 0xaf0  | 32    | R      | Data signal of output_110         |                                                          |
| s_axi_control | output_110_ctrl    | 0xaf4  | 32    | R      | Control signal of output_110      | 0=output_110_ap_vld                                      |
| s_axi_control | output_111         | 0xb00  | 32    | R      | Data signal of output_111         |                                                          |
| s_axi_control | output_111_ctrl    | 0xb04  | 32    | R      | Control signal of output_111      | 0=output_111_ap_vld                                      |
| s_axi_control | output_112         | 0xb10  | 32    | R      | Data signal of output_112         |                                                          |
| s_axi_control | output_112_ctrl    | 0xb14  | 32    | R      | Control signal of output_112      | 0=output_112_ap_vld                                      |
| s_axi_control | output_113         | 0xb20  | 32    | R      | Data signal of output_113         |                                                          |
| s_axi_control | output_113_ctrl    | 0xb24  | 32    | R      | Control signal of output_113      | 0=output_113_ap_vld                                      |
| s_axi_control | output_114         | 0xb30  | 32    | R      | Data signal of output_114         |                                                          |
| s_axi_control | output_114_ctrl    | 0xb34  | 32    | R      | Control signal of output_114      | 0=output_114_ap_vld                                      |
| s_axi_control | output_115         | 0xb40  | 32    | R      | Data signal of output_115         |                                                          |
| s_axi_control | output_115_ctrl    | 0xb44  | 32    | R      | Control signal of output_115      | 0=output_115_ap_vld                                      |
| s_axi_control | output_116         | 0xb50  | 32    | R      | Data signal of output_116         |                                                          |
| s_axi_control | output_116_ctrl    | 0xb54  | 32    | R      | Control signal of output_116      | 0=output_116_ap_vld                                      |
| s_axi_control | output_117         | 0xb60  | 32    | R      | Data signal of output_117         |                                                          |
| s_axi_control | output_117_ctrl    | 0xb64  | 32    | R      | Control signal of output_117      | 0=output_117_ap_vld                                      |
| s_axi_control | output_118         | 0xb70  | 32    | R      | Data signal of output_118         |                                                          |
| s_axi_control | output_118_ctrl    | 0xb74  | 32    | R      | Control signal of output_118      | 0=output_118_ap_vld                                      |
| s_axi_control | output_119         | 0xb80  | 32    | R      | Data signal of output_119         |                                                          |
| s_axi_control | output_119_ctrl    | 0xb84  | 32    | R      | Control signal of output_119      | 0=output_119_ap_vld                                      |
| s_axi_control | output_120         | 0xb90  | 32    | R      | Data signal of output_120         |                                                          |
| s_axi_control | output_120_ctrl    | 0xb94  | 32    | R      | Control signal of output_120      | 0=output_120_ap_vld                                      |
| s_axi_control | output_121         | 0xba0  | 32    | R      | Data signal of output_121         |                                                          |
| s_axi_control | output_121_ctrl    | 0xba4  | 32    | R      | Control signal of output_121      | 0=output_121_ap_vld                                      |
| s_axi_control | output_122         | 0xbb0  | 32    | R      | Data signal of output_122         |                                                          |
| s_axi_control | output_122_ctrl    | 0xbb4  | 32    | R      | Control signal of output_122      | 0=output_122_ap_vld                                      |
| s_axi_control | output_123         | 0xbc0  | 32    | R      | Data signal of output_123         |                                                          |
| s_axi_control | output_123_ctrl    | 0xbc4  | 32    | R      | Control signal of output_123      | 0=output_123_ap_vld                                      |
| s_axi_control | output_124         | 0xbd0  | 32    | R      | Data signal of output_124         |                                                          |
| s_axi_control | output_124_ctrl    | 0xbd4  | 32    | R      | Control signal of output_124      | 0=output_124_ap_vld                                      |
| s_axi_control | output_125         | 0xbe0  | 32    | R      | Data signal of output_125         |                                                          |
| s_axi_control | output_125_ctrl    | 0xbe4  | 32    | R      | Control signal of output_125      | 0=output_125_ap_vld                                      |
| s_axi_control | output_126         | 0xbf0  | 32    | R      | Data signal of output_126         |                                                          |
| s_axi_control | output_126_ctrl    | 0xbf4  | 32    | R      | Control signal of output_126      | 0=output_126_ap_vld                                      |
| s_axi_control | output_127         | 0xc00  | 32    | R      | Data signal of output_127         |                                                          |
| s_axi_control | output_127_ctrl    | 0xc04  | 32    | R      | Control signal of output_127      | 0=output_127_ap_vld                                      |
| s_axi_control | numOfOutputNeurons | 0xc10  | 32    | W      | Data signal of numOfOutputNeurons |                                                          |
| s_axi_control | activation         | 0xc18  | 32    | W      | Data signal of activation         |                                                          |
+---------------+--------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------------+-----------+--------------------------------------+
| Argument           | Direction | Datatype                             |
+--------------------+-----------+--------------------------------------+
| input              | in        | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| output             | out       | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| bias               | in        | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| weights            | in        | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| numOfOutputNeurons | in        | unsigned short                       |
| activation         | in        | unsigned char                        |
+--------------------+-----------+--------------------------------------+

* SW-to-HW Mapping
+--------------------+---------------+-----------+-----------------------------------------------+
| Argument           | HW Interface  | HW Type   | HW Info                                       |
+--------------------+---------------+-----------+-----------------------------------------------+
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| input              | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| output             | s_axi_control | interface |                                               |
| bias               | s_axi_control | memory    | name=bias offset=3328 range=256               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| weights            | s_axi_control | interface |                                               |
| numOfOutputNeurons | s_axi_control | register  | name=numOfOutputNeurons offset=0xc10 range=32 |
| activation         | s_axi_control | register  | name=activation offset=0xc18 range=32         |
+--------------------+---------------+-----------+-----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+----------------+-----+--------+---------+
| Name                                  | DSP | Pragma | Variable       | Op  | Impl   | Latency |
+---------------------------------------+-----+--------+----------------+-----+--------+---------+
| + nnlayer                             | 131 |        |                |     |        |         |
|   outNeurons_2_fu_6319_p2             | -   |        | outNeurons_2   | add | fabric | 0       |
|   mac_muladd_16s_16s_24ns_24_4_1_U138 | 1   |        | mul_ln1245     | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U138 | 1   |        | add_ln1245     | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U139 | 1   |        | mul_ln1245_1   | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U139 | 1   |        | add_ln1245_1   | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U140 | 1   |        | mul_ln1245_2   | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U140 | 1   |        | add_ln1245_2   | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U141 | 1   |        | mul_ln1245_3   | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U141 | 1   |        | add_ln1245_3   | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U142 | 1   |        | mul_ln1245_4   | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U142 | 1   |        | add_ln1245_4   | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U143 | 1   |        | mul_ln1245_5   | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U143 | 1   |        | add_ln1245_5   | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U144 | 1   |        | mul_ln1245_6   | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U144 | 1   |        | add_ln1245_6   | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U145 | 1   |        | mul_ln1245_7   | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U145 | 1   |        | add_ln1245_7   | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U146 | 1   |        | mul_ln1245_8   | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U146 | 1   |        | add_ln1245_8   | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U147 | 1   |        | mul_ln1245_9   | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U147 | 1   |        | add_ln1245_9   | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U148 | 1   |        | mul_ln1245_10  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U148 | 1   |        | add_ln1245_10  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U149 | 1   |        | mul_ln1245_11  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U149 | 1   |        | add_ln1245_11  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U150 | 1   |        | mul_ln1245_12  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U150 | 1   |        | add_ln1245_12  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U151 | 1   |        | mul_ln1245_13  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U151 | 1   |        | add_ln1245_13  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U152 | 1   |        | mul_ln1245_14  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U152 | 1   |        | add_ln1245_14  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U153 | 1   |        | mul_ln1245_15  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U153 | 1   |        | add_ln1245_15  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U154 | 1   |        | mul_ln1245_16  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U154 | 1   |        | add_ln1245_16  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U155 | 1   |        | mul_ln1245_17  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U155 | 1   |        | add_ln1245_17  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U156 | 1   |        | mul_ln1245_18  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U156 | 1   |        | add_ln1245_18  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U157 | 1   |        | mul_ln1245_19  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U157 | 1   |        | add_ln1245_19  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U158 | 1   |        | mul_ln1245_20  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U158 | 1   |        | add_ln1245_20  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U159 | 1   |        | mul_ln1245_21  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U159 | 1   |        | add_ln1245_21  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U160 | 1   |        | mul_ln1245_22  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U160 | 1   |        | add_ln1245_22  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U161 | 1   |        | mul_ln1245_23  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U161 | 1   |        | add_ln1245_23  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U162 | 1   |        | mul_ln1245_24  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U162 | 1   |        | add_ln1245_24  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U163 | 1   |        | mul_ln1245_25  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U163 | 1   |        | add_ln1245_25  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U164 | 1   |        | mul_ln1245_26  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U164 | 1   |        | add_ln1245_26  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U165 | 1   |        | mul_ln1245_27  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U165 | 1   |        | add_ln1245_27  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U166 | 1   |        | mul_ln1245_28  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U166 | 1   |        | add_ln1245_28  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U167 | 1   |        | mul_ln1245_29  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U167 | 1   |        | add_ln1245_29  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U168 | 1   |        | mul_ln1245_30  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U168 | 1   |        | add_ln1245_30  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U169 | 1   |        | mul_ln1245_31  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U169 | 1   |        | add_ln1245_31  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U170 | 1   |        | mul_ln1245_32  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U170 | 1   |        | add_ln1245_32  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U171 | 1   |        | mul_ln1245_33  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U171 | 1   |        | add_ln1245_33  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U172 | 1   |        | mul_ln1245_34  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U172 | 1   |        | add_ln1245_34  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U173 | 1   |        | mul_ln1245_35  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U173 | 1   |        | add_ln1245_35  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U174 | 1   |        | mul_ln1245_36  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U174 | 1   |        | add_ln1245_36  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U175 | 1   |        | mul_ln1245_37  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U175 | 1   |        | add_ln1245_37  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U176 | 1   |        | mul_ln1245_38  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U176 | 1   |        | add_ln1245_38  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U177 | 1   |        | mul_ln1245_39  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U177 | 1   |        | add_ln1245_39  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U178 | 1   |        | mul_ln1245_40  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U178 | 1   |        | add_ln1245_40  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U179 | 1   |        | mul_ln1245_41  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U179 | 1   |        | add_ln1245_41  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U180 | 1   |        | mul_ln1245_42  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U180 | 1   |        | add_ln1245_42  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U181 | 1   |        | mul_ln1245_43  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U181 | 1   |        | add_ln1245_43  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U182 | 1   |        | mul_ln1245_44  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U182 | 1   |        | add_ln1245_44  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U183 | 1   |        | mul_ln1245_45  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U183 | 1   |        | add_ln1245_45  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U184 | 1   |        | mul_ln1245_46  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U184 | 1   |        | add_ln1245_46  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U185 | 1   |        | mul_ln1245_47  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U185 | 1   |        | add_ln1245_47  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U186 | 1   |        | mul_ln1245_48  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U186 | 1   |        | add_ln1245_48  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U187 | 1   |        | mul_ln1245_49  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U187 | 1   |        | add_ln1245_49  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U188 | 1   |        | mul_ln1245_50  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U188 | 1   |        | add_ln1245_50  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U189 | 1   |        | mul_ln1245_51  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U189 | 1   |        | add_ln1245_51  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U190 | 1   |        | mul_ln1245_52  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U190 | 1   |        | add_ln1245_52  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U191 | 1   |        | mul_ln1245_53  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U191 | 1   |        | add_ln1245_53  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U192 | 1   |        | mul_ln1245_54  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U192 | 1   |        | add_ln1245_54  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U193 | 1   |        | mul_ln1245_55  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U193 | 1   |        | add_ln1245_55  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U194 | 1   |        | mul_ln1245_56  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U194 | 1   |        | add_ln1245_56  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U195 | 1   |        | mul_ln1245_57  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U195 | 1   |        | add_ln1245_57  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U196 | 1   |        | mul_ln1245_58  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U196 | 1   |        | add_ln1245_58  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U197 | 1   |        | mul_ln1245_59  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U197 | 1   |        | add_ln1245_59  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U198 | 1   |        | mul_ln1245_60  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U198 | 1   |        | add_ln1245_60  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U199 | 1   |        | mul_ln1245_61  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U199 | 1   |        | add_ln1245_61  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U200 | 1   |        | mul_ln1245_62  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U200 | 1   |        | add_ln1245_62  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U201 | 1   |        | mul_ln1245_63  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U201 | 1   |        | add_ln1245_63  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U202 | 1   |        | mul_ln1245_64  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U202 | 1   |        | add_ln1245_64  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U203 | 1   |        | mul_ln1245_65  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U203 | 1   |        | add_ln1245_65  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U204 | 1   |        | mul_ln1245_66  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U204 | 1   |        | add_ln1245_66  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U205 | 1   |        | mul_ln1245_67  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U205 | 1   |        | add_ln1245_67  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U206 | 1   |        | mul_ln1245_68  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U206 | 1   |        | add_ln1245_68  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U207 | 1   |        | mul_ln1245_69  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U207 | 1   |        | add_ln1245_69  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U208 | 1   |        | mul_ln1245_70  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U208 | 1   |        | add_ln1245_70  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U209 | 1   |        | mul_ln1245_71  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U209 | 1   |        | add_ln1245_71  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U210 | 1   |        | mul_ln1245_72  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U210 | 1   |        | add_ln1245_72  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U211 | 1   |        | mul_ln1245_73  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U211 | 1   |        | add_ln1245_73  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U212 | 1   |        | mul_ln1245_74  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U212 | 1   |        | add_ln1245_74  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U213 | 1   |        | mul_ln1245_75  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U213 | 1   |        | add_ln1245_75  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U214 | 1   |        | mul_ln1245_76  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U214 | 1   |        | add_ln1245_76  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U215 | 1   |        | mul_ln1245_77  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U215 | 1   |        | add_ln1245_77  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U216 | 1   |        | mul_ln1245_78  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U216 | 1   |        | add_ln1245_78  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U217 | 1   |        | mul_ln1245_79  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U217 | 1   |        | add_ln1245_79  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U218 | 1   |        | mul_ln1245_80  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U218 | 1   |        | add_ln1245_80  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U219 | 1   |        | mul_ln1245_81  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U219 | 1   |        | add_ln1245_81  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U220 | 1   |        | mul_ln1245_82  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U220 | 1   |        | add_ln1245_82  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U221 | 1   |        | mul_ln1245_83  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U221 | 1   |        | add_ln1245_83  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U222 | 1   |        | mul_ln1245_84  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U222 | 1   |        | add_ln1245_84  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U223 | 1   |        | mul_ln1245_85  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U223 | 1   |        | add_ln1245_85  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U224 | 1   |        | mul_ln1245_86  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U224 | 1   |        | add_ln1245_86  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U225 | 1   |        | mul_ln1245_87  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U225 | 1   |        | add_ln1245_87  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U226 | 1   |        | mul_ln1245_88  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U226 | 1   |        | add_ln1245_88  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U227 | 1   |        | mul_ln1245_89  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U227 | 1   |        | add_ln1245_89  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U228 | 1   |        | mul_ln1245_90  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U228 | 1   |        | add_ln1245_90  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U229 | 1   |        | mul_ln1245_91  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U229 | 1   |        | add_ln1245_91  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U230 | 1   |        | mul_ln1245_92  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U230 | 1   |        | add_ln1245_92  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U231 | 1   |        | mul_ln1245_93  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U231 | 1   |        | add_ln1245_93  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U232 | 1   |        | mul_ln1245_94  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U232 | 1   |        | add_ln1245_94  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U233 | 1   |        | mul_ln1245_95  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U233 | 1   |        | add_ln1245_95  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U234 | 1   |        | mul_ln1245_96  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U234 | 1   |        | add_ln1245_96  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U235 | 1   |        | mul_ln1245_97  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U235 | 1   |        | add_ln1245_97  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U236 | 1   |        | mul_ln1245_98  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U236 | 1   |        | add_ln1245_98  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U237 | 1   |        | mul_ln1245_99  | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U237 | 1   |        | add_ln1245_99  | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U238 | 1   |        | mul_ln1245_100 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U238 | 1   |        | add_ln1245_100 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U239 | 1   |        | mul_ln1245_101 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U239 | 1   |        | add_ln1245_101 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U240 | 1   |        | mul_ln1245_102 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U240 | 1   |        | add_ln1245_102 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U241 | 1   |        | mul_ln1245_103 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U241 | 1   |        | add_ln1245_103 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U242 | 1   |        | mul_ln1245_104 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U242 | 1   |        | add_ln1245_104 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U243 | 1   |        | mul_ln1245_105 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U243 | 1   |        | add_ln1245_105 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U244 | 1   |        | mul_ln1245_106 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U244 | 1   |        | add_ln1245_106 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U245 | 1   |        | mul_ln1245_107 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U245 | 1   |        | add_ln1245_107 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U246 | 1   |        | mul_ln1245_108 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U246 | 1   |        | add_ln1245_108 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U247 | 1   |        | mul_ln1245_109 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U247 | 1   |        | add_ln1245_109 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U248 | 1   |        | mul_ln1245_110 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U248 | 1   |        | add_ln1245_110 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U249 | 1   |        | mul_ln1245_111 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U249 | 1   |        | add_ln1245_111 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U250 | 1   |        | mul_ln1245_112 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U250 | 1   |        | add_ln1245_112 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U251 | 1   |        | mul_ln1245_113 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U251 | 1   |        | add_ln1245_113 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U252 | 1   |        | mul_ln1245_114 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U252 | 1   |        | add_ln1245_114 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U253 | 1   |        | mul_ln1245_115 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U253 | 1   |        | add_ln1245_115 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U254 | 1   |        | mul_ln1245_116 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U254 | 1   |        | add_ln1245_116 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U255 | 1   |        | mul_ln1245_117 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U255 | 1   |        | add_ln1245_117 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U256 | 1   |        | mul_ln1245_118 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U256 | 1   |        | add_ln1245_118 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U257 | 1   |        | mul_ln1245_119 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U257 | 1   |        | add_ln1245_119 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U258 | 1   |        | mul_ln1245_120 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U258 | 1   |        | add_ln1245_120 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U259 | 1   |        | mul_ln1245_121 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U259 | 1   |        | add_ln1245_121 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U260 | 1   |        | mul_ln1245_122 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U260 | 1   |        | add_ln1245_122 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U261 | 1   |        | mul_ln1245_123 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U261 | 1   |        | add_ln1245_123 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U262 | 1   |        | mul_ln1245_124 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U262 | 1   |        | add_ln1245_124 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U263 | 1   |        | mul_ln1245_125 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U263 | 1   |        | add_ln1245_125 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U264 | 1   |        | mul_ln1245_126 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U264 | 1   |        | add_ln1245_126 | add | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U265 | 1   |        | mul_ln1245_127 | mul | dsp    | 3       |
|   mac_muladd_16s_16s_24ns_24_4_1_U265 | 1   |        | add_ln1245_127 | add | dsp    | 3       |
|   i_10_fu_9053_p2                     | -   |        | i_10           | add | fabric | 0       |
|   grp_fu_5774_p2                      | -   |        | sub_ln712_1    | sub | fabric | 0       |
|   mul_24s_26ns_50_1_1_U134            | 2   |        | mul_ln1201     | mul | auto   | 0       |
|   sub_ln1201_fu_9141_p2               | -   |        | sub_ln1201     | sub | fabric | 0       |
|   sub_ln1201_1_fu_9162_p2             | -   |        | sub_ln1201_1   | sub | fabric | 0       |
|   sub_ln712_2_fu_9191_p2              | -   |        | sub_ln712_2    | add | tadder | 0       |
|   tmp_V_fu_9196_p2                    | -   |        | tmp_V          | add | tadder | 0       |
|   mul_mul_9ns_16s_25_4_1_U266         | 1   |        | r_V_3          | mul | dsp    | 3       |
|   sum_V_1_fu_9265_p2                  | -   |        | sum_V_1        | add | fabric | 0       |
|   i_12_fu_9285_p2                     | -   |        | i_12           | add | fabric | 0       |
|   i_9_fu_9467_p2                      | -   |        | i_9            | add | fabric | 0       |
|   grp_fu_5774_p2                      | -   |        | sub_ln712      | sub | fabric | 0       |
|   ret_V_fu_9502_p2                    | -   |        | ret_V          | add | fabric | 0       |
|   ret_V_1_fu_9530_p2                  | -   |        | ret_V_1        | add | fabric | 0       |
|   i_8_fu_9690_p2                      | -   |        | i_8            | add | fabric | 0       |
|  + nnlayer_Pipeline_VITIS_LOOP_77_1   | 0   |        |                |     |        |         |
|    add_ln77_fu_101_p2                 | -   |        | add_ln77       | add | fabric | 0       |
|  + nnlayer_Pipeline_VITIS_LOOP_16_1   | 0   |        |                |     |        |         |
|    i_3_fu_1737_p2                     | -   |        | i_3            | add | fabric | 0       |
+---------------------------------------+-----+--------+----------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------+------+------+--------+------------+---------+------+---------+
| Name           | BRAM | URAM | Pragma | Variable   | Storage | Impl | Latency |
+----------------+------+------+--------+------------+---------+------+---------+
| + nnlayer      | 131  | 0    |        |            |         |      |         |
|   resArray_V_U | 1    | -    |        | resArray_V | ram_1p  | auto | 1       |
|   output_V_U   | 1    | -    |        | output_V   | ram_1p  | auto | 1       |
+----------------+------+------+--------+------------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Pragmas with Warnings
+-----------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+
| Type            | Options                                  | Location                                             | Messages                                                                     |
+-----------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+
| array_partition | variable=weights type=cyclic factor=size | HLS_Project/neural_layer.cpp:127 in nnlayer, weights | The resource pragma (storage) on function argument, in 'call' is unsupported |
+-----------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+------------------------------------------+-----------------------------------------------------------------+
| Type            | Options                                  | Location                                                        |
+-----------------+------------------------------------------+-----------------------------------------------------------------+
| inline          |                                          | HLS_Project/neural_layer.cpp:6 in abs                           |
| inline          |                                          | HLS_Project/neural_layer.cpp:15 in relu                         |
| inline          |                                          | HLS_Project/neural_layer.cpp:29 in sigmod_approx                |
| pipeline        | off                                      | HLS_Project/neural_layer.cpp:32 in sigmod_approx                |
| inline          |                                          | HLS_Project/neural_layer.cpp:39 in softmax_approx               |
| pipeline        | off                                      | HLS_Project/neural_layer.cpp:48 in softmax_approx               |
| pipeline        | off                                      | HLS_Project/neural_layer.cpp:69 in softmax_approx               |
| inline          |                                          | HLS_Project/neural_layer.cpp:76 in applybias                    |
| inline          |                                          | HLS_Project/neural_layer.cpp:83 in runlayer                     |
| pipeline        | off                                      | HLS_Project/neural_layer.cpp:86 in runlayer                     |
| pipeline        | off                                      | HLS_Project/neural_layer.cpp:89 in runlayer                     |
| unroll          | factor=size                              | HLS_Project/neural_layer.cpp:90 in runlayer                     |
| inline          |                                          | HLS_Project/neural_layer.cpp:97 in runactivation                |
| pipeline        | off                                      | HLS_Project/neural_layer.cpp:110 in runactivation               |
| interface       | mode=s_axilite port=input                | HLS_Project/neural_layer.cpp:117 in nnlayer, input              |
| interface       | mode=s_axilite port=output               | HLS_Project/neural_layer.cpp:118 in nnlayer, output             |
| interface       | mode=s_axilite port=bias                 | HLS_Project/neural_layer.cpp:119 in nnlayer, bias               |
| interface       | mode=s_axilite port=weights              | HLS_Project/neural_layer.cpp:120 in nnlayer, weights            |
| interface       | mode=s_axilite port=numOfOutputNeurons   | HLS_Project/neural_layer.cpp:121 in nnlayer, numOfOutputNeurons |
| interface       | mode=s_axilite port=activation           | HLS_Project/neural_layer.cpp:122 in nnlayer, activation         |
| interface       | mode=s_axilite port=return               | HLS_Project/neural_layer.cpp:123 in nnlayer, return             |
| array_partition | variable=input type=complete             | HLS_Project/neural_layer.cpp:125 in nnlayer, input              |
| array_partition | variable=output type=complete            | HLS_Project/neural_layer.cpp:126 in nnlayer, output             |
| bind_storage    | variable=weights type=RAM_1WNR impl=BRAM | HLS_Project/neural_layer.cpp:128 in nnlayer, weights            |
+-----------------+------------------------------------------+-----------------------------------------------------------------+


