

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Fri May 10 12:46:24 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_33 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.859 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |        4|        4|         2|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     204|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     8|       0|      58|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      77|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     8|      77|     298|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_63_1_1_U6  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U7  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_2_1_64_1_1_U8        |mux_2_1_64_1_1        |        0|   0|  0|   9|    0|
    |mux_2_1_64_1_1_U9        |mux_2_1_64_1_1        |        0|   0|  0|   9|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |Total                    |                      |        0|   8|  0|  58|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_221_p2    |         +|   0|  0|  12|           4|           2|
    |add_ln29_fu_189_p2    |         +|   0|  0|  12|           4|           1|
    |add_ln30_1_fu_210_p2  |         +|   0|  0|  12|           4|           2|
    |arr_1_d0              |         +|   0|  0|  71|          64|          64|
    |arr_d0                |         +|   0|  0|  71|          64|          64|
    |empty_fu_178_p2       |         -|   0|  0|  12|           4|           4|
    |icmp_ln23_fu_153_p2   |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 204|         149|         143|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |i_1_fu_54                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |arr_1_addr_reg_313        |   2|   0|    3|          1|
    |arr_addr_reg_324          |   3|   0|    3|          0|
    |conv17_cast_reg_294       |  32|   0|   64|         32|
    |i_1_fu_54                 |   4|   0|    4|          0|
    |trunc_ln23_reg_302        |   1|   0|    1|          0|
    |zext_ln30_1_cast_reg_289  |  32|   0|   63|         31|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  77|   0|  141|         64|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-----------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1|  return value|
|arr_1_address0   |  out|    3|   ap_memory|                                             arr_1|         array|
|arr_1_ce0        |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_we0        |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_d0         |  out|   64|   ap_memory|                                             arr_1|         array|
|arr_1_address1   |  out|    3|   ap_memory|                                             arr_1|         array|
|arr_1_ce1        |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_q1         |   in|   64|   ap_memory|                                             arr_1|         array|
|arr_address0     |  out|    3|   ap_memory|                                               arr|         array|
|arr_ce0          |  out|    1|   ap_memory|                                               arr|         array|
|arr_we0          |  out|    1|   ap_memory|                                               arr|         array|
|arr_d0           |  out|   64|   ap_memory|                                               arr|         array|
|arr_address1     |  out|    3|   ap_memory|                                               arr|         array|
|arr_ce1          |  out|    1|   ap_memory|                                               arr|         array|
|arr_q1           |   in|   64|   ap_memory|                                               arr|         array|
|arg1_r_address0  |  out|    4|   ap_memory|                                            arg1_r|         array|
|arg1_r_ce0       |  out|    1|   ap_memory|                                            arg1_r|         array|
|arg1_r_q0        |   in|   32|   ap_memory|                                            arg1_r|         array|
|arg1_r_address1  |  out|    4|   ap_memory|                                            arg1_r|         array|
|arg1_r_ce1       |  out|    1|   ap_memory|                                            arg1_r|         array|
|arg1_r_q1        |   in|   32|   ap_memory|                                            arg1_r|         array|
|conv17           |   in|   32|     ap_none|                                            conv17|        scalar|
|zext_ln30_1      |   in|   32|     ap_none|                                       zext_ln30_1|        scalar|
+-----------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.27>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln30_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln30_1"   --->   Operation 6 'read' 'zext_ln30_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%conv17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv17"   --->   Operation 7 'read' 'conv17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln30_1_cast = zext i32 %zext_ln30_1_read"   --->   Operation 8 'zext' 'zext_ln30_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv17_cast = zext i32 %conv17_read"   --->   Operation 9 'zext' 'conv17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 1, i4 %i_1"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc25"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [d3.cpp:23]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.79ns)   --->   "%icmp_ln23 = icmp_ult  i4 %i, i4 9" [d3.cpp:23]   --->   Operation 13 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %VITIS_LOOP_34_3.exitStub, void %for.inc25.split" [d3.cpp:23]   --->   Operation 14 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i4 %i" [d3.cpp:23]   --->   Operation 15 'trunc' 'trunc_ln23' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i, i32 1, i32 2" [d3.cpp:22]   --->   Operation 16 'partselect' 'lshr_ln' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i2 %lshr_ln" [d3.cpp:22]   --->   Operation 17 'zext' 'zext_ln22' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.79ns)   --->   "%empty = sub i4 9, i4 %i" [d3.cpp:23]   --->   Operation 18 'sub' 'empty' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i4 %empty" [d3.cpp:30]   --->   Operation 19 'zext' 'zext_ln30_3' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_addr = getelementptr i32 %arg1_r, i64 0, i64 %zext_ln30_3" [d3.cpp:30]   --->   Operation 20 'getelementptr' 'arg1_r_addr' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.67ns)   --->   "%arg1_r_load_1 = load i4 %arg1_r_addr" [d3.cpp:30]   --->   Operation 21 'load' 'arg1_r_load_1' <Predicate = (icmp_ln23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22" [d3.cpp:30]   --->   Operation 22 'getelementptr' 'arr_1_addr' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr" [d3.cpp:30]   --->   Operation 23 'load' 'arr_1_load' <Predicate = (icmp_ln23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%add_ln29 = add i4 %i, i4 1" [d3.cpp:29]   --->   Operation 24 'add' 'add_ln29' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%lshr_ln22_1 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln29, i32 1, i32 3" [d3.cpp:22]   --->   Operation 25 'partselect' 'lshr_ln22_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i3 %lshr_ln22_1" [d3.cpp:30]   --->   Operation 26 'zext' 'zext_ln30_4' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%add_ln30_1 = add i4 %empty, i4 15" [d3.cpp:30]   --->   Operation 27 'add' 'add_ln30_1' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i4 %add_ln30_1" [d3.cpp:30]   --->   Operation 28 'zext' 'zext_ln30_5' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arg1_r_addr_2 = getelementptr i32 %arg1_r, i64 0, i64 %zext_ln30_5" [d3.cpp:30]   --->   Operation 29 'getelementptr' 'arg1_r_addr_2' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.67ns)   --->   "%arg1_r_load = load i4 %arg1_r_addr_2" [d3.cpp:30]   --->   Operation 30 'load' 'arg1_r_load' <Predicate = (icmp_ln23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln30_4" [d3.cpp:30]   --->   Operation 31 'getelementptr' 'arr_addr' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr" [d3.cpp:30]   --->   Operation 32 'load' 'arr_load' <Predicate = (icmp_ln23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%add_ln23 = add i4 %i, i4 2" [d3.cpp:23]   --->   Operation 33 'add' 'add_ln23' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln23 = store i4 %add_ln23, i4 %i_1" [d3.cpp:23]   --->   Operation 34 'store' 'store_ln23' <Predicate = (icmp_ln23)> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.85>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:25]   --->   Operation 35 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [d3.cpp:22]   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [d3.cpp:23]   --->   Operation 37 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (0.67ns)   --->   "%arg1_r_load_1 = load i4 %arg1_r_addr" [d3.cpp:30]   --->   Operation 38 'load' 'arg1_r_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %arg1_r_load_1" [d3.cpp:30]   --->   Operation 39 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.82ns)   --->   Input mux for Operation 40 '%mul_ln30 = mul i64 %zext_ln30, i64 %conv17_cast'
ST_2 : Operation 40 [1/1] (2.59ns)   --->   "%mul_ln30 = mul i64 %zext_ln30, i64 %conv17_cast" [d3.cpp:30]   --->   Operation 40 'mul' 'mul_ln30' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr" [d3.cpp:30]   --->   Operation 41 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_1_load, i1 %trunc_ln23" [d3.cpp:30]   --->   Operation 42 'mux' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln30 = add i64 %tmp, i64 %mul_ln30" [d3.cpp:30]   --->   Operation 43 'add' 'add_ln30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/2] (0.67ns)   --->   "%arg1_r_load = load i4 %arg1_r_addr_2" [d3.cpp:30]   --->   Operation 44 'load' 'arg1_r_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 45 [1/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr" [d3.cpp:30]   --->   Operation 45 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_2)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_load, i1 %trunc_ln23" [d3.cpp:30]   --->   Operation 46 'mux' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i32 %arg1_r_load" [d3.cpp:30]   --->   Operation 47 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.72ns)   --->   Input mux for Operation 48 '%mul_ln30_1 = mul i63 %zext_ln30_1_cast, i63 %zext_ln30_2'
ST_2 : Operation 48 [1/1] (2.69ns)   --->   "%mul_ln30_1 = mul i63 %zext_ln30_1_cast, i63 %zext_ln30_2" [d3.cpp:30]   --->   Operation 48 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_2)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_1, i1 0" [d3.cpp:30]   --->   Operation 49 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln30_2 = add i64 %tmp_1, i64 %shl_ln" [d3.cpp:30]   --->   Operation 50 'add' 'add_ln30_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30, i3 %arr_1_addr" [d3.cpp:30]   --->   Operation 51 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 52 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_2, i3 %arr_addr" [d3.cpp:30]   --->   Operation 52 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc25" [d3.cpp:23]   --->   Operation 53 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arg1_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln30_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                    (alloca           ) [ 010]
zext_ln30_1_read       (read             ) [ 000]
conv17_read            (read             ) [ 000]
zext_ln30_1_cast       (zext             ) [ 011]
conv17_cast            (zext             ) [ 011]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i                      (load             ) [ 000]
icmp_ln23              (icmp             ) [ 010]
br_ln23                (br               ) [ 000]
trunc_ln23             (trunc            ) [ 011]
lshr_ln                (partselect       ) [ 000]
zext_ln22              (zext             ) [ 000]
empty                  (sub              ) [ 000]
zext_ln30_3            (zext             ) [ 000]
arg1_r_addr            (getelementptr    ) [ 011]
arr_1_addr             (getelementptr    ) [ 011]
add_ln29               (add              ) [ 000]
lshr_ln22_1            (partselect       ) [ 000]
zext_ln30_4            (zext             ) [ 000]
add_ln30_1             (add              ) [ 000]
zext_ln30_5            (zext             ) [ 000]
arg1_r_addr_2          (getelementptr    ) [ 011]
arr_addr               (getelementptr    ) [ 011]
add_ln23               (add              ) [ 000]
store_ln23             (store            ) [ 000]
specpipeline_ln25      (specpipeline     ) [ 000]
speclooptripcount_ln22 (speclooptripcount) [ 000]
specloopname_ln23      (specloopname     ) [ 000]
arg1_r_load_1          (load             ) [ 000]
zext_ln30              (zext             ) [ 000]
mul_ln30               (mul              ) [ 000]
arr_1_load             (load             ) [ 000]
tmp                    (mux              ) [ 000]
add_ln30               (add              ) [ 000]
arg1_r_load            (load             ) [ 000]
arr_load               (load             ) [ 000]
tmp_1                  (mux              ) [ 000]
zext_ln30_2            (zext             ) [ 000]
mul_ln30_1             (mul              ) [ 000]
shl_ln                 (bitconcatenate   ) [ 000]
add_ln30_2             (add              ) [ 000]
store_ln30             (store            ) [ 000]
store_ln30             (store            ) [ 000]
br_ln23                (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv17">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv17"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln30_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i64.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="zext_ln30_1_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln30_1_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="conv17_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv17_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="arg1_r_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arg1_r_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="4" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="0"/>
<pin id="82" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="83" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="0"/>
<pin id="85" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_load_1/1 arg1_r_load/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="arr_1_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="2" slack="0"/>
<pin id="91" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_1_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="1"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="0"/>
<pin id="99" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="100" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="101" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="102" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_1_load/1 store_ln30/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="arg1_r_addr_2_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arg1_r_addr_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="arr_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="3" slack="0"/>
<pin id="116" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="1"/>
<pin id="121" dir="0" index="1" bw="64" slack="0"/>
<pin id="122" dir="0" index="2" bw="0" slack="0"/>
<pin id="124" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="125" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="126" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="127" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_load/1 store_ln30/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="mul_ln30_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_1/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="mul_ln30_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="1"/>
<pin id="136" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln30_1_cast_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1_cast/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="conv17_cast_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv17_cast/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="4" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln23_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="4" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln23_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="lshr_ln_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="2" slack="0"/>
<pin id="165" dir="0" index="1" bw="4" slack="0"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="0" index="3" bw="3" slack="0"/>
<pin id="168" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln22_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="empty_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="0" index="1" bw="4" slack="0"/>
<pin id="181" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln30_3_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln29_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="lshr_ln22_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="0" index="1" bw="4" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="0" index="3" bw="3" slack="0"/>
<pin id="200" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln22_1/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln30_4_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_4/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln30_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln30_5_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_5/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln23_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="3" slack="0"/>
<pin id="224" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln23_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="4" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln30_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="64" slack="0"/>
<pin id="241" dir="0" index="3" bw="1" slack="1"/>
<pin id="242" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln30_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="0"/>
<pin id="249" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="64" slack="0"/>
<pin id="257" dir="0" index="3" bw="1" slack="1"/>
<pin id="258" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln30_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="shl_ln_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="0" index="1" bw="63" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln30_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="0" index="1" bw="64" slack="0"/>
<pin id="278" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_2/2 "/>
</bind>
</comp>

<comp id="282" class="1005" name="i_1_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="zext_ln30_1_cast_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="63" slack="1"/>
<pin id="291" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30_1_cast "/>
</bind>
</comp>

<comp id="294" class="1005" name="conv17_cast_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="1"/>
<pin id="296" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv17_cast "/>
</bind>
</comp>

<comp id="302" class="1005" name="trunc_ln23_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="308" class="1005" name="arg1_r_addr_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="1"/>
<pin id="310" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_addr "/>
</bind>
</comp>

<comp id="313" class="1005" name="arr_1_addr_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="1"/>
<pin id="315" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_addr "/>
</bind>
</comp>

<comp id="319" class="1005" name="arg1_r_addr_2_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="1"/>
<pin id="321" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_addr_2 "/>
</bind>
</comp>

<comp id="324" class="1005" name="arr_addr_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="1"/>
<pin id="326" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="86"><net_src comp="70" pin="3"/><net_sink comp="77" pin=2"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="103"><net_src comp="87" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="104" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="128"><net_src comp="112" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="140"><net_src comp="58" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="64" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="150" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="150" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="176"><net_src comp="163" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="150" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="193"><net_src comp="150" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="189" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="208"><net_src comp="195" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="214"><net_src comp="178" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="225"><net_src comp="150" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="30" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="77" pin="7"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="243"><net_src comp="46" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="94" pin="7"/><net_sink comp="237" pin=2"/></net>

<net id="250"><net_src comp="237" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="133" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="246" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="48" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="119" pin="7"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="77" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="272"><net_src comp="50" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="129" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="52" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="253" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="267" pin="3"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="275" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="285"><net_src comp="54" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="292"><net_src comp="137" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="297"><net_src comp="141" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="305"><net_src comp="159" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="237" pin=3"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="253" pin=3"/></net>

<net id="311"><net_src comp="70" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="316"><net_src comp="87" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="322"><net_src comp="104" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="327"><net_src comp="112" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="119" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_1 | {2 }
	Port: arr | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr_1 | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : conv17 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : zext_ln30_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln23 : 2
		br_ln23 : 3
		trunc_ln23 : 2
		lshr_ln : 2
		zext_ln22 : 3
		empty : 2
		zext_ln30_3 : 3
		arg1_r_addr : 4
		arg1_r_load_1 : 5
		arr_1_addr : 4
		arr_1_load : 5
		add_ln29 : 2
		lshr_ln22_1 : 3
		zext_ln30_4 : 4
		add_ln30_1 : 3
		zext_ln30_5 : 4
		arg1_r_addr_2 : 5
		arg1_r_load : 6
		arr_addr : 5
		arr_load : 6
		add_ln23 : 2
		store_ln23 : 3
	State 2
		zext_ln30 : 1
		mul_ln30 : 2
		tmp : 1
		add_ln30 : 3
		tmp_1 : 1
		zext_ln30_2 : 1
		mul_ln30_1 : 2
		shl_ln : 3
		add_ln30_2 : 4
		store_ln30 : 4
		store_ln30 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln29_fu_189       |    0    |    0    |    12   |
|          |      add_ln30_1_fu_210      |    0    |    0    |    12   |
|    add   |       add_ln23_fu_221       |    0    |    0    |    12   |
|          |       add_ln30_fu_246       |    0    |    0    |    71   |
|          |      add_ln30_2_fu_275      |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |      mul_ln30_1_fu_129      |    4    |    0    |    20   |
|          |       mul_ln30_fu_133       |    4    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|    mux   |          tmp_fu_237         |    0    |    0    |    9    |
|          |         tmp_1_fu_253        |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln23_fu_153      |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |         empty_fu_178        |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|   read   | zext_ln30_1_read_read_fu_58 |    0    |    0    |    0    |
|          |    conv17_read_read_fu_64   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   zext_ln30_1_cast_fu_137   |    0    |    0    |    0    |
|          |      conv17_cast_fu_141     |    0    |    0    |    0    |
|          |       zext_ln22_fu_173      |    0    |    0    |    0    |
|   zext   |      zext_ln30_3_fu_184     |    0    |    0    |    0    |
|          |      zext_ln30_4_fu_205     |    0    |    0    |    0    |
|          |      zext_ln30_5_fu_216     |    0    |    0    |    0    |
|          |       zext_ln30_fu_232      |    0    |    0    |    0    |
|          |      zext_ln30_2_fu_262     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln23_fu_159      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|        lshr_ln_fu_163       |    0    |    0    |    0    |
|          |      lshr_ln22_1_fu_195     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|        shl_ln_fu_267        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    8    |    0    |   260   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  arg1_r_addr_2_reg_319 |    4   |
|   arg1_r_addr_reg_308  |    4   |
|   arr_1_addr_reg_313   |    3   |
|    arr_addr_reg_324    |    3   |
|   conv17_cast_reg_294  |   64   |
|       i_1_reg_282      |    4   |
|   trunc_ln23_reg_302   |    1   |
|zext_ln30_1_cast_reg_289|   63   |
+------------------------+--------+
|          Total         |   146  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_77 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_77 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_94 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_119 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    8   ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   260  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   146  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    1   |   146  |   296  |
+-----------+--------+--------+--------+--------+
