{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1423862633544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1423862633545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 13 16:23:52 2015 " "Processing started: Fri Feb 13 16:23:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1423862633545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1423862633545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE4_Reference_Router -c DE4_Reference_Router " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE4_Reference_Router -c DE4_Reference_Router" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1423862633545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1423862635439 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE4_Reference_Router EP4SGX230KF40C2 " "Selected device EP4SGX230KF40C2 for design \"DE4_Reference_Router\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1423862637016 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1423862637184 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1423862637184 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll Left/Right PLL " "Implemented PLL \"DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll port" {  } { { "db/lvds_tx_1ca2.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_tx_1ca2.tdf" 46 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3742 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1423862638033 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_tx_1ca2.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_tx_1ca2.tdf" 46 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3755 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1423862638033 ""}  } { { "db/lvds_tx_1ca2.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_tx_1ca2.tdf" 46 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3742 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1423862638033 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll Left/Right PLL " "Implemented PLL \"DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll port" {  } { { "db/lvds_tx_1ca2.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_tx_1ca2.tdf" 46 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 64466 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1423862638035 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_tx_1ca2.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_tx_1ca2.tdf" 46 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 64479 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1423862638035 ""}  } { { "db/lvds_tx_1ca2.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_tx_1ca2.tdf" 46 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 64466 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1423862638035 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll Left/Right PLL " "Implemented PLL \"DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll port" {  } { { "db/lvds_tx_1ca2.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_tx_1ca2.tdf" 46 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 57954 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1423862638037 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_tx_1ca2.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_tx_1ca2.tdf" 46 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 57967 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1423862638037 ""}  } { { "db/lvds_tx_1ca2.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_tx_1ca2.tdf" 46 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 57954 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1423862638037 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll Left/Right PLL " "Implemented PLL \"DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll port" {  } { { "db/lvds_tx_1ca2.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_tx_1ca2.tdf" 46 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 51441 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1423862638039 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_tx_1ca2.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_tx_1ca2.tdf" 46 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 51454 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1423862638039 ""}  } { { "db/lvds_tx_1ca2.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_tx_1ca2.tdf" 46 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 51441 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1423862638039 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll Left/Right PLL " "Implemented PLL \"DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll port" {  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 65 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3824 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1423862638044 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 65 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3837 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1423862638044 ""}  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 65 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3824 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1423862638044 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll Left/Right PLL " "Implemented PLL \"DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll port" {  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 65 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 64554 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1423862638046 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 65 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 64567 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1423862638046 ""}  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 65 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 64554 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1423862638046 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll Left/Right PLL " "Implemented PLL \"DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll port" {  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 65 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 58041 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1423862638048 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 65 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 58054 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1423862638048 ""}  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 65 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 58041 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1423862638048 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll Left/Right PLL " "Implemented PLL \"DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll port" {  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 65 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 51528 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1423862638049 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 65 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 51541 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1423862638049 ""}  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 65 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 51528 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1423862638049 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a15 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a13 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a7 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a12 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a11 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a3 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a8 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a9 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a0 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a1 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a6 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a5 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a4 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a10 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a14 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a2 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a28 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a29 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a30 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a31 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a16 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a17 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a18 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a19 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a20 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a21 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a22 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a23 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a24 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a25 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a26 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a27 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a15 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a13 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a7 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a12 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a11 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a3 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a8 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a9 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a0 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a1 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a6 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a5 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a4 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a10 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a14 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a2 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a14 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a11 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a5 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a10 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a13 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a9 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a8 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a12 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a15 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a0 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a4 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a2 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a6 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a7 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a1 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a3 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a14 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a11 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a5 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a10 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a13 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a9 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a8 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a12 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a15 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a0 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a4 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a2 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a6 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a7 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a1 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a3 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a15 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a13 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a7 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a12 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a11 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a3 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a8 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a9 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a0 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a1 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a6 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a5 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a4 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a10 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a14 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a2 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a28 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a29 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a30 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a31 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a28 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a29 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a30 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a31 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a28 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a29 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a30 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a31 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a28 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a29 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a30 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a31 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a16 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a17 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a18 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a19 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a20 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a21 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a22 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a23 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a24 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a25 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a26 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a27 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a16 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a17 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a18 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a19 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a20 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a21 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a22 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a23 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a24 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a25 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a26 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a27 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a16 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a17 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a18 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a19 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a20 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a21 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a22 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a23 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a24 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a25 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a26 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a27 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a16 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a17 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a18 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a19 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a20 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a21 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a22 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a23 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a24 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a25 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a26 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a27 " "Atom \"DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a27"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1 1423862638121 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|rx\[0\] " "Placement of some of the LVDS pin or pins  related to the instance \"DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|rx\[0\]\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 50 4 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 104 0 0 } } { "altera_tse_mac_pcs_pma.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/triple_speed_ethernet-library/altera_tse_mac_pcs_pma.v" 468 0 0 } } { "tse_mac3.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3.v" 146 0 0 } } { "de4_sopc.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/de4_sopc.v" 24726 0 0 } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 575 0 0 } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "" 0 -1 1423862639907 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|rx\[0\] " "Placement of some of the LVDS pin or pins  related to the instance \"DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|rx\[0\]\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 50 4 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 104 0 0 } } { "altera_tse_mac_pcs_pma.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/triple_speed_ethernet-library/altera_tse_mac_pcs_pma.v" 468 0 0 } } { "tse_mac2.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2.v" 146 0 0 } } { "de4_sopc.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/de4_sopc.v" 24620 0 0 } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 575 0 0 } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "" 0 -1 1423862639909 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|rx\[0\] " "Placement of some of the LVDS pin or pins  related to the instance \"DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|rx\[0\]\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 50 4 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 104 0 0 } } { "altera_tse_mac_pcs_pma.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/triple_speed_ethernet-library/altera_tse_mac_pcs_pma.v" 468 0 0 } } { "tse_mac1.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1.v" 146 0 0 } } { "de4_sopc.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/de4_sopc.v" 24514 0 0 } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 575 0 0 } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "" 0 -1 1423862639910 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|rx\[0\] " "Placement of some of the LVDS pin or pins  related to the instance \"DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|rx\[0\]\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 50 4 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 104 0 0 } } { "altera_tse_mac_pcs_pma.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/triple_speed_ethernet-library/altera_tse_mac_pcs_pma.v" 468 0 0 } } { "tse_mac.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac.v" 146 0 0 } } { "de4_sopc.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/de4_sopc.v" 24408 0 0 } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 575 0 0 } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "" 0 -1 1423862639911 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1423862641044 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX180KF40C2 " "Device EP4SGX180KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1423862645397 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX290KF40C2 " "Device EP4SGX290KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1423862645397 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX360KF40C2 " "Device EP4SGX360KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1423862645397 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX530KH40C2 " "Device EP4SGX530KH40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1423862645397 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1423862645397 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ W30 " "Pin ~ALTERA_DATA0~ is reserved at location W30" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 307269 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1423862645583 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1423862645583 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1423862645598 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1423862646805 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "12 " "Following 12 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PLL_CLKIN_p PLL_CLKIN_p(n) " "Pin \"PLL_CLKIN_p\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PLL_CLKIN_p(n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { PLL_CLKIN_p } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_CLKIN_p" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 153 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_CLKIN_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3296 8336 9085 0} { 0 { 0 ""} 0 307271 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { PLL_CLKIN_p(n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_CLKIN_p(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1423862650728 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_p PCIE_TX_p(n) " "Pin \"PCIE_TX_p\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_p(n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { PCIE_TX_p } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PCIE_TX_p" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 198 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCIE_TX_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3315 8336 9085 0} { 0 { 0 ""} 0 307272 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { PCIE_TX_p(n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCIE_TX_p(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1423862650728 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_TX_p\[0\] ETH_TX_p\[0\](n) " "Pin \"ETH_TX_p\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_TX_p\[0\](n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ETH_TX_p[0] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[0\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 226 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ETH_TX_p[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3283 8336 9085 0} { 0 { 0 ""} 0 307274 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ETH_TX_p[0](n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ETH_TX_p[0](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1423862650728 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_TX_p\[1\] ETH_TX_p\[1\](n) " "Pin \"ETH_TX_p\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_TX_p\[1\](n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ETH_TX_p[1] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[1\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 226 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ETH_TX_p[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3284 8336 9085 0} { 0 { 0 ""} 0 307276 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ETH_TX_p[1](n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ETH_TX_p[1](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1423862650728 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_TX_p\[2\] ETH_TX_p\[2\](n) " "Pin \"ETH_TX_p\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_TX_p\[2\](n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ETH_TX_p[2] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[2\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 226 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ETH_TX_p[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3285 8336 9085 0} { 0 { 0 ""} 0 307278 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ETH_TX_p[2](n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ETH_TX_p[2](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1423862650728 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_TX_p\[3\] ETH_TX_p\[3\](n) " "Pin \"ETH_TX_p\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_TX_p\[3\](n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ETH_TX_p[3] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[3\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 226 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ETH_TX_p[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3286 8336 9085 0} { 0 { 0 ""} 0 307280 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ETH_TX_p[3](n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ETH_TX_p[3](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1423862650728 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_p PCIE_RX_p(n) " "Pin \"PCIE_RX_p\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_p(n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { PCIE_RX_p } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PCIE_RX_p" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 195 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCIE_RX_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3312 8336 9085 0} { 0 { 0 ""} 0 307282 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { PCIE_RX_p(n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCIE_RX_p(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1423862650728 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_REFCLK_p PCIE_REFCLK_p(n) " "Pin \"PCIE_REFCLK_p\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_REFCLK_p(n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { PCIE_REFCLK_p } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PCIE_REFCLK_p" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 194 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCIE_REFCLK_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3311 8336 9085 0} { 0 { 0 ""} 0 307283 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { PCIE_REFCLK_p(n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCIE_REFCLK_p(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1423862650728 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_RX_p\[3\] ETH_RX_p\[3\](n) " "Pin \"ETH_RX_p\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_RX_p\[3\](n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ETH_RX_p[3] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[3\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 225 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ETH_RX_p[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3282 8336 9085 0} { 0 { 0 ""} 0 307284 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ETH_RX_p[3](n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ETH_RX_p[3](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1423862650728 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_RX_p\[2\] ETH_RX_p\[2\](n) " "Pin \"ETH_RX_p\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_RX_p\[2\](n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ETH_RX_p[2] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[2\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 225 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ETH_RX_p[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3281 8336 9085 0} { 0 { 0 ""} 0 307285 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ETH_RX_p[2](n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ETH_RX_p[2](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1423862650728 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_RX_p\[1\] ETH_RX_p\[1\](n) " "Pin \"ETH_RX_p\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_RX_p\[1\](n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ETH_RX_p[1] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[1\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 225 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ETH_RX_p[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3280 8336 9085 0} { 0 { 0 ""} 0 307286 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ETH_RX_p[1](n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ETH_RX_p[1](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1423862650728 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_RX_p\[0\] ETH_RX_p\[0\](n) " "Pin \"ETH_RX_p\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_RX_p\[0\](n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ETH_RX_p[0] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[0\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 225 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ETH_RX_p[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3279 8336 9085 0} { 0 { 0 ""} 0 307287 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ETH_RX_p[0](n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ETH_RX_p[0](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1423862650728 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "" 0 -1 1423862650728 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll " "Successfully merged LVDS PLL DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll and LVDS PLL DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll" {  } { { "db/lvds_tx_1ca2.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_tx_1ca2.tdf" 46 2 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|tse_mac1:the_tse_mac1|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_1ca2:auto_generated|pll } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 64466 8336 9085 0}  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "" 0 -1 1423862656418 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll " "Successfully merged LVDS PLL DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll and LVDS PLL DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll" {  } { { "db/lvds_tx_1ca2.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_tx_1ca2.tdf" 46 2 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|tse_mac2:the_tse_mac2|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_1ca2:auto_generated|pll } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 57954 8336 9085 0}  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "" 0 -1 1423862656419 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll " "Successfully merged LVDS PLL DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll and LVDS PLL DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll" {  } { { "db/lvds_tx_1ca2.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_tx_1ca2.tdf" 46 2 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|tse_mac3:the_tse_mac3|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_1ca2:auto_generated|pll } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 51441 8336 9085 0}  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "" 0 -1 1423862656420 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll " "Successfully merged LVDS PLL DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_1ca2:auto_generated\|pll and LVDS PLL DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll" {  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 65 2 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_osv3:auto_generated|pll } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3824 8336 9085 0}  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "" 0 -1 1423862656421 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll " "Successfully merged LVDS PLL DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll and LVDS PLL DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll" {  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 65 2 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|tse_mac1:the_tse_mac1|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_osv3:auto_generated|pll } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 64554 8336 9085 0}  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "" 0 -1 1423862656422 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll " "Successfully merged LVDS PLL DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll and LVDS PLL DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll" {  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 65 2 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|tse_mac2:the_tse_mac2|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_osv3:auto_generated|pll } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 58041 8336 9085 0}  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "" 0 -1 1423862656422 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll " "Successfully merged LVDS PLL DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll and LVDS PLL DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll" {  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 65 2 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|tse_mac3:the_tse_mac3|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_osv3:auto_generated|pll } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 51528 8336 9085 0}  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "" 0 -1 1423862656423 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "" 0 -1 1423862656481 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll Left/Right PLL " "Implemented PLL \"DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll port" {  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 65 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 51528 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1423862663962 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 65 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 51541 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1423862663962 ""}  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 65 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 51528 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1423862663962 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "reconfig_pll:reconfig_pll_inst\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|pll1 Top/Bottom PLL " "Implemented PLL \"reconfig_pll:reconfig_pll_inst\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|pll1\" as Top/Bottom PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "reconfig_pll:reconfig_pll_inst\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for reconfig_pll:reconfig_pll_inst\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/reconfig_pll_altpll.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/reconfig_pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 51294 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1423862664229 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "reconfig_pll:reconfig_pll_inst\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 5 4 0 0 " "Implementing clock multiplication of 5, clock division of 4, and phase shift of 0 degrees (0 ps) for reconfig_pll:reconfig_pll_inst\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/reconfig_pll_altpll.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/reconfig_pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 51295 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1423862664229 ""}  } { { "db/reconfig_pll_altpll.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/reconfig_pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 51294 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1423862664229 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_125:pll_125_ins\|altpll:altpll_component\|pll_125_altpll:auto_generated\|pll1 Top/Bottom PLL " "Implemented PLL \"pll_125:pll_125_ins\|altpll:altpll_component\|pll_125_altpll:auto_generated\|pll1\" as Top/Bottom PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_125:pll_125_ins\|altpll:altpll_component\|pll_125_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_125:pll_125_ins\|altpll:altpll_component\|pll_125_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_125_altpll.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/pll_125_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 51344 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1423862664499 ""}  } { { "db/pll_125_altpll.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/pll_125_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 51344 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1423862664499 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE4_SOPC:SOPC_INST\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_pnf2:auto_generated\|pll1 Left/Right PLL " "Implemented PLL \"DE4_SOPC:SOPC_INST\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_pnf2:auto_generated\|pll1\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_SOPC:SOPC_INST\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_pnf2:auto_generated\|clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for DE4_SOPC:SOPC_INST\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_pnf2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_pnf2.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/altpll_pnf2.tdf" 27 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 9007 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1423862664779 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_SOPC:SOPC_INST\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_pnf2:auto_generated\|clk\[1\] 2 25 0 0 " "Implementing clock multiplication of 2, clock division of 25, and phase shift of 0 degrees (0 ps) for DE4_SOPC:SOPC_INST\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_pnf2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_pnf2.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/altpll_pnf2.tdf" 27 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 9008 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1423862664779 ""}  } { { "db/altpll_pnf2.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/altpll_pnf2.tdf" 27 2 0 } } { "" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 9007 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1423862664779 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" { { "Info" "IFHSSI_FHSSI_MERGING_SUCCESS" "GXB Central control unit DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0 " "Successfully optimized the GXB associated with the \"GXB Central control unit\" \"DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0\"" { { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pcs0 0 " "\"GXB Receiver channel PCS\" is associated with node \"DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pcs0\" on channel 0" {  } { { "pcie_compiler_0_serdes.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0_serdes.v" 938 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pcie_compiler_0:the_pcie_compiler_0|pcie_compiler_0_serdes:serdes|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component|receive_pcs0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 35171 8336 9085 0}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1 1423862664909 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0 0 " "\"GXB Receiver channel PMA\" is associated with node \"DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0\" on channel 0" {  } { { "pcie_compiler_0_serdes.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0_serdes.v" 1077 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pcie_compiler_0:the_pcie_compiler_0|pcie_compiler_0_serdes:serdes|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component|rx_pma_dataout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 27055 8336 9085 0}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1 1423862664909 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_cdr_pll0 0 " "\"GXB PLL\" is associated with node \"DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_cdr_pll0\" on channel 0" {  } { { "pcie_compiler_0_serdes.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0_serdes.v" 710 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pcie_compiler_0:the_pcie_compiler_0|pcie_compiler_0_serdes:serdes|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component|pll_ch_dataout_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 26011 8336 9085 0}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1 1423862664909 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0 0 " "\"GXB Transmitter channel PCS\" is associated with node \"DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0\" on channel 0" {  } { { "pcie_compiler_0_serdes.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0_serdes.v" 1212 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pcie_compiler_0:the_pcie_compiler_0|pcie_compiler_0_serdes:serdes|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component|tx_dataout_pcs_to_pma[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 27431 8336 9085 0}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1 1423862664909 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0 0 " "\"GXB Transmitter channel PMA\" is associated with node \"DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0\" on channel 0" {  } { { "pcie_compiler_0_serdes.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0_serdes.v" 1297 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pcie_compiler_0:the_pcie_compiler_0|pcie_compiler_0_serdes:serdes|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component|wire_transmit_pma0_dataout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 35497 8336 9085 0}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1 1423862664909 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB clock divider DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0 0 " "\"GXB clock divider\" is associated with node \"DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\" on channel 0" {  } { { "pcie_compiler_0_serdes.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0_serdes.v" 523 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pcie_compiler_0:the_pcie_compiler_0|pcie_compiler_0_serdes:serdes|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component|ch_clk_div0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 27933 8336 9085 0}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1 1423862664909 ""} { "Info" "IFHSSI_FHSSI_MERGING_PRESERVED_NODE" "GXB Central control unit DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0 " "\"GXB Central control unit\" associated with node \"DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0\" is preserved" {  } { { "pcie_compiler_0_serdes.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0_serdes.v" 652 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pcie_compiler_0:the_pcie_compiler_0|pcie_compiler_0_serdes:serdes|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component|wire_cent_unit0_dprioout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 28043 8336 9085 0}  }  } }  } 0 167015 "\"%1!s!\" associated with node \"%2!s!\" is preserved" 0 0 "" 0 -1 1423862664909 ""} { "Info" "IFHSSI_FHSSI_MERGING_PLL_PRESERVED_NODE" "GXB PLL DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0 0 " "\"GXB PLL\" associated with node \"DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\" at logical PLL location 0 is preserved" {  } { { "pcie_compiler_0_serdes.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0_serdes.v" 755 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pcie_compiler_0:the_pcie_compiler_0|pcie_compiler_0_serdes:serdes|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component|tx_pll0~DATAOUT0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 35169 8336 9085 0}  }  } }  } 0 167016 "\"%1!s!\" associated with node \"%2!s!\" at logical PLL location %3!d! is preserved" 0 0 "" 0 -1 1423862664909 ""} { "Info" "IFHSSI_FHSSI_MERGING_PRESERVED_NODE" "GXB clock divider DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0 " "\"GXB clock divider\" associated with node \"DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\" is preserved" {  } { { "pcie_compiler_0_serdes.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0_serdes.v" 469 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pcie_compiler_0:the_pcie_compiler_0|pcie_compiler_0_serdes:serdes|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component|central_clk_div0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 27919 8336 9085 0}  }  } }  } 0 167015 "\"%1!s!\" associated with node \"%2!s!\" is preserved" 0 0 "" 0 -1 1423862664909 ""}  } { { "pcie_compiler_0_serdes.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0_serdes.v" 652 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pcie_compiler_0:the_pcie_compiler_0|pcie_compiler_0_serdes:serdes|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component|wire_cent_unit0_dprioout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 28043 8336 9085 0}  }  } }  } 0 167013 "Successfully optimized the GXB associated with the \"%1!s!\" \"%2!s!\"" 0 0 "" 0 -1 1423862664909 ""}  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "" 0 -1 1423862664909 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y3_N134           DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip " "PCIEHIP_X0_Y3_N134           DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip" {  } { { "altpcie_hip_pipen1b.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 1193 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pcie_compiler_0:the_pcie_compiler_0|pcie_compiler_0_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|dprioout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 17316 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y2_N135  DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y2_N135  DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cal_blk0" {  } { { "pcie_compiler_0_serdes.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0_serdes.v" 435 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pcie_compiler_0:the_pcie_compiler_0|pcie_compiler_0_serdes:serdes|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 27914 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y89_N135   " "CALIBRATIONBLOCK_X0_Y89_N135  " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "ATX LCTANK_X0_Y25_N135 " "ATX LCTANK_X0_Y25_N135" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y25_N137               " "CMU_X0_Y25_N137              " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y25_N135           " "HSSIPLL_X0_Y25_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y25_N136      " "CLOCKDIVIDER_X0_Y25_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y10_N139              DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0 " "CMU_X0_Y10_N139              DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0" {  } { { "pcie_compiler_0_serdes.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0_serdes.v" 652 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pcie_compiler_0:the_pcie_compiler_0|pcie_compiler_0_serdes:serdes|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component|wire_cent_unit0_dprioout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 28043 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AU38                     PCIE_RX_p " "PIN_AU38                     PCIE_RX_p" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { PCIE_RX_p } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PCIE_RX_p" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 195 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCIE_RX_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3312 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y4_N137             DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0 " "RXPMA_X0_Y4_N137             DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0" {  } { { "pcie_compiler_0_serdes.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0_serdes.v" 1077 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pcie_compiler_0:the_pcie_compiler_0|pcie_compiler_0_serdes:serdes|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component|rx_pma_dataout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 27055 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y4_N139             DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pcs0 " "RXPCS_X0_Y4_N139             DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pcs0" {  } { { "pcie_compiler_0_serdes.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0_serdes.v" 938 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pcie_compiler_0:the_pcie_compiler_0|pcie_compiler_0_serdes:serdes|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component|receive_pcs0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 35171 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y4_N135           DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_cdr_pll0 " "HSSIPLL_X0_Y4_N135           DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_cdr_pll0" {  } { { "pcie_compiler_0_serdes.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0_serdes.v" 710 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pcie_compiler_0:the_pcie_compiler_0|pcie_compiler_0_serdes:serdes|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component|pll_ch_dataout_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 26011 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y4_N136      DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0 " "CLOCKDIVIDER_X0_Y4_N136      DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0" {  } { { "pcie_compiler_0_serdes.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0_serdes.v" 523 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pcie_compiler_0:the_pcie_compiler_0|pcie_compiler_0_serdes:serdes|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component|ch_clk_div0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 27933 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y4_N140             DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0 " "TXPCS_X0_Y4_N140             DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0" {  } { { "pcie_compiler_0_serdes.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0_serdes.v" 1212 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pcie_compiler_0:the_pcie_compiler_0|pcie_compiler_0_serdes:serdes|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component|tx_dataout_pcs_to_pma[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 27431 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y4_N138             DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0 " "TXPMA_X0_Y4_N138             DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0" {  } { { "pcie_compiler_0_serdes.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0_serdes.v" 1297 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pcie_compiler_0:the_pcie_compiler_0|pcie_compiler_0_serdes:serdes|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component|wire_transmit_pma0_dataout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 35497 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AT36                     PCIE_TX_p " "PIN_AT36                     PCIE_TX_p" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { PCIE_TX_p } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PCIE_TX_p" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 198 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCIE_TX_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3315 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AR38                      " "PIN_AR38                     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y7_N137              " "RXPMA_X0_Y7_N137             " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y7_N139              " "RXPCS_X0_Y7_N139             " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y7_N135            " "HSSIPLL_X0_Y7_N135           " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y7_N136       " "CLOCKDIVIDER_X0_Y7_N136      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y7_N140              " "TXPCS_X0_Y7_N140             " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y7_N138              " "TXPMA_X0_Y7_N138             " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AP36                      " "PIN_AP36                     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AN38                     PCIE_REFCLK_p " "PIN_AN38                     PCIE_REFCLK_p" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { PCIE_REFCLK_p } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PCIE_REFCLK_p" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 194 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCIE_REFCLK_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3311 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y10_N137             " "RXPMA_X0_Y10_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y10_N135          DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0 " "HSSIPLL_X0_Y10_N135          DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0" {  } { { "pcie_compiler_0_serdes.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0_serdes.v" 755 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pcie_compiler_0:the_pcie_compiler_0|pcie_compiler_0_serdes:serdes|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component|tx_pll0~DATAOUT0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 35169 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y10_N136     DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0 " "CLOCKDIVIDER_X0_Y10_N136     DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0" {  } { { "pcie_compiler_0_serdes.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0_serdes.v" 469 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pcie_compiler_0:the_pcie_compiler_0|pcie_compiler_0_serdes:serdes|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component|central_clk_div0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 27919 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y10_N138             " "TXPMA_X0_Y10_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AM36                      " "PIN_AM36                     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AL38                      " "PIN_AL38                     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y13_N137             " "RXPMA_X0_Y13_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y13_N135           " "HSSIPLL_X0_Y13_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y13_N136      " "CLOCKDIVIDER_X0_Y13_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y13_N138             " "TXPMA_X0_Y13_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AK36                      " "PIN_AK36                     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AJ38                      " "PIN_AJ38                     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N137             " "RXPMA_X0_Y16_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N139             " "RXPCS_X0_Y16_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y16_N135           " "HSSIPLL_X0_Y16_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y16_N136      " "CLOCKDIVIDER_X0_Y16_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N140             " "TXPCS_X0_Y16_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N138             " "TXPMA_X0_Y16_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AH36                      " "PIN_AH36                     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AG38                      " "PIN_AG38                     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y19_N137             " "RXPMA_X0_Y19_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y19_N139             " "RXPCS_X0_Y19_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y19_N135           " "HSSIPLL_X0_Y19_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y19_N136      " "CLOCKDIVIDER_X0_Y19_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y19_N140             " "TXPCS_X0_Y19_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y19_N138             " "TXPMA_X0_Y19_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AF36                      " "PIN_AF36                     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL1 " "Atoms placed to IOBANK_QL1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y41_N139               " "CMU_X0_Y41_N139              " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AE38                      " "PIN_AE38                     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y35_N137             " "RXPMA_X0_Y35_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y35_N139             " "RXPCS_X0_Y35_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y35_N135           " "HSSIPLL_X0_Y35_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y35_N136      " "CLOCKDIVIDER_X0_Y35_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y35_N140             " "TXPCS_X0_Y35_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y35_N138             " "TXPMA_X0_Y35_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AD36                      " "PIN_AD36                     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC38                      " "PIN_AC38                     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y38_N137             " "RXPMA_X0_Y38_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y38_N139             " "RXPCS_X0_Y38_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y38_N135           " "HSSIPLL_X0_Y38_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y38_N136      " "CLOCKDIVIDER_X0_Y38_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y38_N140             " "TXPCS_X0_Y38_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y38_N138             " "TXPMA_X0_Y38_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB36                      " "PIN_AB36                     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA38                      " "PIN_AA38                     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y41_N137             " "RXPMA_X0_Y41_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y41_N135           " "HSSIPLL_X0_Y41_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y41_N136      " "CLOCKDIVIDER_X0_Y41_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y41_N138             " "TXPMA_X0_Y41_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y36                       " "PIN_Y36                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W38                       " "PIN_W38                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y44_N137             " "RXPMA_X0_Y44_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y44_N135           " "HSSIPLL_X0_Y44_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y44_N136      " "CLOCKDIVIDER_X0_Y44_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y44_N138             " "TXPMA_X0_Y44_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V36                       " "PIN_V36                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U38                       " "PIN_U38                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y47_N137             " "RXPMA_X0_Y47_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y47_N139             " "RXPCS_X0_Y47_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y47_N135           " "HSSIPLL_X0_Y47_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y47_N136      " "CLOCKDIVIDER_X0_Y47_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y47_N140             " "TXPCS_X0_Y47_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y47_N138             " "TXPMA_X0_Y47_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T36                       " "PIN_T36                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R38                       " "PIN_R38                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y50_N137             " "RXPMA_X0_Y50_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y50_N139             " "RXPCS_X0_Y50_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y50_N135           " "HSSIPLL_X0_Y50_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y50_N136      " "CLOCKDIVIDER_X0_Y50_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y50_N140             " "TXPCS_X0_Y50_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y50_N138             " "TXPMA_X0_Y50_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P36                       " "PIN_P36                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL2 " "Atoms placed to IOBANK_QL2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y69_N139               " "CMU_X0_Y69_N139              " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N38                       " "PIN_N38                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y63_N137             " "RXPMA_X0_Y63_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y63_N139             " "RXPCS_X0_Y63_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y63_N135           " "HSSIPLL_X0_Y63_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y63_N136      " "CLOCKDIVIDER_X0_Y63_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y63_N140             " "TXPCS_X0_Y63_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y63_N138             " "TXPMA_X0_Y63_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M36                       " "PIN_M36                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L38                       " "PIN_L38                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y66_N137             " "RXPMA_X0_Y66_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y66_N139             " "RXPCS_X0_Y66_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y66_N135           " "HSSIPLL_X0_Y66_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y66_N136      " "CLOCKDIVIDER_X0_Y66_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y66_N140             " "TXPCS_X0_Y66_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y66_N138             " "TXPMA_X0_Y66_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K36                       " "PIN_K36                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J38                       " "PIN_J38                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y69_N137             " "RXPMA_X0_Y69_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y69_N135           " "HSSIPLL_X0_Y69_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y69_N136      " "CLOCKDIVIDER_X0_Y69_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y69_N138             " "TXPMA_X0_Y69_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H36                       " "PIN_H36                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_G38                       " "PIN_G38                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y72_N137             " "RXPMA_X0_Y72_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y72_N135           " "HSSIPLL_X0_Y72_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y72_N136      " "CLOCKDIVIDER_X0_Y72_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y72_N138             " "TXPMA_X0_Y72_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_F36                       " "PIN_F36                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_E38                       " "PIN_E38                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y75_N137             " "RXPMA_X0_Y75_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y75_N139             " "RXPCS_X0_Y75_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y75_N135           " "HSSIPLL_X0_Y75_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y75_N136      " "CLOCKDIVIDER_X0_Y75_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y75_N140             " "TXPCS_X0_Y75_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y75_N138             " "TXPMA_X0_Y75_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_D36                       " "PIN_D36                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_C38                       " "PIN_C38                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y78_N137             " "RXPMA_X0_Y78_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y78_N139             " "RXPCS_X0_Y78_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y78_N135           " "HSSIPLL_X0_Y78_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y78_N136      " "CLOCKDIVIDER_X0_Y78_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y78_N140             " "TXPCS_X0_Y78_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y78_N138             " "TXPMA_X0_Y78_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_B36                       " "PIN_B36                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_RIGHT " "QUAD_SIDE_RIGHT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X119_Y3_N134          " "PCIEHIP_X119_Y3_N134         " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X119_Y2_N135   " "CALIBRATIONBLOCK_X119_Y2_N135  " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X119_Y89_N135   " "CALIBRATIONBLOCK_X119_Y89_N135  " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "ATX LCTANK_X119_Y25_N135 " "ATX LCTANK_X119_Y25_N135" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X119_Y25_N137             " "CMU_X119_Y25_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y25_N135         " "HSSIPLL_X119_Y25_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y25_N136    " "CLOCKDIVIDER_X119_Y25_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QR0 " "Atoms placed to IOBANK_QR0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X119_Y10_N139             " "CMU_X119_Y10_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AU2                       " "PIN_AU2                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y4_N137            " "RXPMA_X119_Y4_N137           " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y4_N139            " "RXPCS_X119_Y4_N139           " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y4_N135          " "HSSIPLL_X119_Y4_N135         " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y4_N136     " "CLOCKDIVIDER_X119_Y4_N136    " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y4_N140            " "TXPCS_X119_Y4_N140           " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y4_N138            " "TXPMA_X119_Y4_N138           " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AT4                       " "PIN_AT4                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AR2                       " "PIN_AR2                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y7_N137            " "RXPMA_X119_Y7_N137           " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y7_N139            " "RXPCS_X119_Y7_N139           " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y7_N135          " "HSSIPLL_X119_Y7_N135         " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y7_N136     " "CLOCKDIVIDER_X119_Y7_N136    " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y7_N140            " "TXPCS_X119_Y7_N140           " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y7_N138            " "TXPMA_X119_Y7_N138           " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AP4                       " "PIN_AP4                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AN2                       " "PIN_AN2                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y10_N137           " "RXPMA_X119_Y10_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y10_N135         " "HSSIPLL_X119_Y10_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y10_N136    " "CLOCKDIVIDER_X119_Y10_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y10_N138           " "TXPMA_X119_Y10_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AM4                       " "PIN_AM4                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AL2                       " "PIN_AL2                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y13_N137           " "RXPMA_X119_Y13_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y13_N135         " "HSSIPLL_X119_Y13_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y13_N136    " "CLOCKDIVIDER_X119_Y13_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y13_N138           " "TXPMA_X119_Y13_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AK4                       " "PIN_AK4                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AJ2                       " "PIN_AJ2                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y16_N137           " "RXPMA_X119_Y16_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y16_N139           " "RXPCS_X119_Y16_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y16_N135         " "HSSIPLL_X119_Y16_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y16_N136    " "CLOCKDIVIDER_X119_Y16_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y16_N140           " "TXPCS_X119_Y16_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y16_N138           " "TXPMA_X119_Y16_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AH4                       " "PIN_AH4                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AG2                       " "PIN_AG2                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y19_N137           " "RXPMA_X119_Y19_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y19_N139           " "RXPCS_X119_Y19_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y19_N135         " "HSSIPLL_X119_Y19_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y19_N136    " "CLOCKDIVIDER_X119_Y19_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y19_N140           " "TXPCS_X119_Y19_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y19_N138           " "TXPMA_X119_Y19_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AF4                       " "PIN_AF4                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QR1 " "Atoms placed to IOBANK_QR1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X119_Y41_N139             " "CMU_X119_Y41_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AE2                       " "PIN_AE2                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y35_N137           " "RXPMA_X119_Y35_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y35_N139           " "RXPCS_X119_Y35_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y35_N135         " "HSSIPLL_X119_Y35_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y35_N136    " "CLOCKDIVIDER_X119_Y35_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y35_N140           " "TXPCS_X119_Y35_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y35_N138           " "TXPMA_X119_Y35_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AD4                       " "PIN_AD4                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                       " "PIN_AC2                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y38_N137           " "RXPMA_X119_Y38_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y38_N139           " "RXPCS_X119_Y38_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y38_N135         " "HSSIPLL_X119_Y38_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y38_N136    " "CLOCKDIVIDER_X119_Y38_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y38_N140           " "TXPCS_X119_Y38_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y38_N138           " "TXPMA_X119_Y38_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                       " "PIN_AB4                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y41_N137           " "RXPMA_X119_Y41_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y41_N135         " "HSSIPLL_X119_Y41_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y41_N136    " "CLOCKDIVIDER_X119_Y41_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y41_N138           " "TXPMA_X119_Y41_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y44_N137           " "RXPMA_X119_Y44_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y44_N135         " "HSSIPLL_X119_Y44_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y44_N136    " "CLOCKDIVIDER_X119_Y44_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y44_N138           " "TXPMA_X119_Y44_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y47_N137           " "RXPMA_X119_Y47_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y47_N139           " "RXPCS_X119_Y47_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y47_N135         " "HSSIPLL_X119_Y47_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y47_N136    " "CLOCKDIVIDER_X119_Y47_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y47_N140           " "TXPCS_X119_Y47_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y47_N138           " "TXPMA_X119_Y47_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y50_N137           " "RXPMA_X119_Y50_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y50_N139           " "RXPCS_X119_Y50_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y50_N135         " "HSSIPLL_X119_Y50_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y50_N136    " "CLOCKDIVIDER_X119_Y50_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y50_N140           " "TXPCS_X119_Y50_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y50_N138           " "TXPMA_X119_Y50_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QR2 " "Atoms placed to IOBANK_QR2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X119_Y69_N139             " "CMU_X119_Y69_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y63_N137           " "RXPMA_X119_Y63_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y63_N139           " "RXPCS_X119_Y63_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y63_N135         " "HSSIPLL_X119_Y63_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y63_N136    " "CLOCKDIVIDER_X119_Y63_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y63_N140           " "TXPCS_X119_Y63_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y63_N138           " "TXPMA_X119_Y63_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y66_N137           " "RXPMA_X119_Y66_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y66_N139           " "RXPCS_X119_Y66_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y66_N135         " "HSSIPLL_X119_Y66_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y66_N136    " "CLOCKDIVIDER_X119_Y66_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y66_N140           " "TXPCS_X119_Y66_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y66_N138           " "TXPMA_X119_Y66_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y69_N137           " "RXPMA_X119_Y69_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y69_N135         " "HSSIPLL_X119_Y69_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y69_N136    " "CLOCKDIVIDER_X119_Y69_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y69_N138           " "TXPMA_X119_Y69_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_G2                        " "PIN_G2                       " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y72_N137           " "RXPMA_X119_Y72_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y72_N135         " "HSSIPLL_X119_Y72_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y72_N136    " "CLOCKDIVIDER_X119_Y72_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y72_N138           " "TXPMA_X119_Y72_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_F4                        " "PIN_F4                       " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_E2                        " "PIN_E2                       " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y75_N137           " "RXPMA_X119_Y75_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y75_N139           " "RXPCS_X119_Y75_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y75_N135         " "HSSIPLL_X119_Y75_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y75_N136    " "CLOCKDIVIDER_X119_Y75_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y75_N140           " "TXPCS_X119_Y75_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y75_N138           " "TXPMA_X119_Y75_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_D4                        " "PIN_D4                       " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_C2                        " "PIN_C2                       " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y78_N137           " "RXPMA_X119_Y78_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y78_N139           " "RXPCS_X119_Y78_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y78_N135         " "HSSIPLL_X119_Y78_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y78_N136    " "CLOCKDIVIDER_X119_Y78_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y78_N140           " "TXPCS_X119_Y78_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y78_N138           " "TXPMA_X119_Y78_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_B4                        " "PIN_B4                       " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1423862665096 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1103 " "TimeQuest Timing Analyzer is analyzing 1103 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1423862672610 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal " "Entity alt_cal" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\]  " "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_busy\]  " "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_busy\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff0_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|clk\] " "create_clock -name alt_cal_edge_detect_ff0_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|clk\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff0q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|q\] " "create_clock -name alt_cal_edge_detect_ff0q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|q\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff1_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|clk\] " "create_clock -name alt_cal_edge_detect_ff1_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|clk\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff1q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|q\] " "create_clock -name alt_cal_edge_detect_ff1q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|q\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0q_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0q_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1q_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1q_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_tse_reset_synchronizer " "Entity altera_tse_reset_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" " set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|aclr\]; set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|clrn\]  " " set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|aclr\]; set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|clrn\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" " set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|aclr\]; set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|clrn\]  " " set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|aclr\]; set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|clrn\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_76p1 " "Entity dcfifo_76p1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe11\|dffe12a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7cp1 " "Entity dcfifo_7cp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_8cm1 " "Entity dcfifo_8cm1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_md9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_md9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_hfo1 " "Entity dcfifo_hfo1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_p5p1 " "Entity dcfifo_p5p1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_q8m1 " "Entity dcfifo_q8m1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_qbp1 " "Entity dcfifo_qbp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423862672786 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423862672786 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1423862672786 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*altera_tse_reset_synchronizer_chain*\|aclr pin " "Ignored filter: *altera_tse_reset_synchronizer_chain*\|aclr could not be matched with a pin" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "" 0 -1 1423862679549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is an empty collection " "Ignored set_false_path: Argument <to> is an empty collection" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1 1423862679558 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is an empty collection " "Ignored set_false_path: Argument <to> is an empty collection" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1 1423862679848 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_Reference_Router.sdc " "Reading SDC File: 'DE4_Reference_Router.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1423862681020 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "" 0 -1 1423862681028 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0\|deserclock\[0\]\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0\|deserclock\[0\]\} " "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0\|deserclock\[0\]\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|refclkout\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|refclkout\} " "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|refclkout\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|refclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|rateswitchbaseclock\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|rateswitchbaseclock\} " "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|rateswitchbaseclock\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|rateswitchbaseclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|rateswitchbaseclock\} -divide_by 2 -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} \{SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} " "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|rateswitchbaseclock\} -divide_by 2 -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} \{SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\} \{SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\} \{SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 2 -duty_cycle 50.00 -name \{SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 2 -duty_cycle 50.00 -name \{SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_125_ins\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_125_ins\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|inclk\[0\]\} -multiply_by 10 -phase -180.00 -duty_cycle 50.00 -name \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\]\} \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\]\} " "create_generated_clock -source \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|inclk\[0\]\} -multiply_by 10 -phase -180.00 -duty_cycle 50.00 -name \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\]\} \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|inclk\[0\]\} -phase 288.00 -duty_cycle 10.00 -name \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\]\} \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\]\} " "create_generated_clock -source \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|inclk\[0\]\} -phase 288.00 -duty_cycle 10.00 -name \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\]\} \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\} \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\} " "create_clock -period 8.000 -name \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\} \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\} \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\} " "create_clock -period 8.000 -name \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\} \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\} \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\} " "create_clock -period 8.000 -name \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\} \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\} \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\} " "create_clock -period 8.000 -name \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\} \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} " "create_clock -period 0.800 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_cdr_pll0\|clk\[0\]\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_cdr_pll0\|clk\[0\]\} " "create_clock -period 0.800 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_cdr_pll0\|clk\[0\]\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_cdr_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0\|refclk0in\[0\]\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0\|refclk0in\[0\]\} " "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0\|refclk0in\[0\]\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0\|refclk0in\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0\|hiptxclkout\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0\|hiptxclkout\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogrefclkpulse\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogrefclkpulse\} " "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogrefclkpulse\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogrefclkpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogrefclkout\[0\]\} " "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} " "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogfastrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIE_REFCLK_p~input\|o\} -duty_cycle 50.00 -name \{PCIE_REFCLK_p~input~INSERTED_REFCLK_DIVIDER\|clkout\} \{PCIE_REFCLK_p~input~INSERTED_REFCLK_DIVIDER\|clkout\} " "create_generated_clock -source \{PCIE_REFCLK_p~input\|o\} -duty_cycle 50.00 -name \{PCIE_REFCLK_p~input~INSERTED_REFCLK_DIVIDER\|clkout\} \{PCIE_REFCLK_p~input~INSERTED_REFCLK_DIVIDER\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|clk0\}\] " "set_false_path -from \[get_pins \{ SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -setup -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -hold -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|datain\}\] " "set_false_path -to \[get_pins \{ SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|clk0\}\] " "set_false_path -from \[get_pins \{ SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -setup -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -hold -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|datain\}\] " "set_false_path -to \[get_pins \{ SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|clk0\}\] " "set_false_path -from \[get_pins \{ SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -setup -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -hold -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|clk0\}\] " "set_false_path -from \[get_pins \{ SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -setup -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -hold -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_rxdetectvalidout\[0\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_rxdetectvalidout\[0\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_pcs_rxfound_wire\[0\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_pcs_rxfound_wire\[0\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_pcs_rxfound_wire\[0\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_pcs_rxfound_wire\[0\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_rxdetectvalidout\[0\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_rxdetectvalidout\[0\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|datain\}\] " "set_false_path -to \[get_pins \{ SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|datain\}\] " "set_false_path -to \[get_pins \{ SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -rise_from \[get_clocks \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -fall_from \[get_clocks \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -rise_from \[get_clocks \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -fall_from \[get_clocks \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -rise_from \[get_clocks \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -fall_from \[get_clocks \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -rise_from \[get_clocks \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -fall_from \[get_clocks \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423862681651 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1423862682402 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 92 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] clock " "Ignored filter at DE4_Reference_Router.sdc(92): SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] could not be matched with a clock" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862682417 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 93 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\] clock " "Ignored filter at DE4_Reference_Router.sdc(93): SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\] could not be matched with a clock" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862682425 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 94 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 clock " "Ignored filter at DE4_Reference_Router.sdc(94): SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 could not be matched with a clock" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862682432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 105 alt_cal_edge_detect_clk clock " "Ignored filter at DE4_Reference_Router.sdc(105): alt_cal_edge_detect_clk could not be matched with a clock" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862682469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE4_Reference_Router.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at DE4_Reference_Router.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -to \[get_clocks \{alt_cal_edge_detect_clk\}\] " "set_false_path -from \[get_clocks \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -to \[get_clocks \{alt_cal_edge_detect_clk\}\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862682477 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862682477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 109 *\|alt_jtag_atlantic:*\|read_write register " "Ignored filter at DE4_Reference_Router.sdc(109): *\|alt_jtag_atlantic:*\|read_write could not be matched with a register" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862682589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 109 *\|alt_jtag_atlantic:*\|read_write1* register " "Ignored filter at DE4_Reference_Router.sdc(109): *\|alt_jtag_atlantic:*\|read_write1* could not be matched with a register" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862682678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE4_Reference_Router.sdc 109 Argument <from> is an empty collection " "Ignored set_false_path at DE4_Reference_Router.sdc(109): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862682686 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862682686 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE4_Reference_Router.sdc 109 Argument <to> is an empty collection " "Ignored set_false_path at DE4_Reference_Router.sdc(109): Argument <to> is an empty collection" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862682687 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 119 pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967 keeper " "Ignored filter at DE4_Reference_Router.sdc(119): pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967 could not be matched with a keeper" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862682933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE4_Reference_Router.sdc 119 Argument <to> is an empty collection " "Ignored set_false_path at DE4_Reference_Router.sdc(119): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{altera_reserved_tck\}\] -to \[get_keepers \{pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tck\}\] -to \[get_keepers \{pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967\}\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862682941 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862682941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 122 *ws_dgrp\|dffpipe_hd9:dffpipe19\|dffe20a* keeper " "Ignored filter at DE4_Reference_Router.sdc(122): *ws_dgrp\|dffpipe_hd9:dffpipe19\|dffe20a* could not be matched with a keeper" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 122 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862683005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE4_Reference_Router.sdc 122 Argument <to> is an empty collection " "Ignored set_false_path at DE4_Reference_Router.sdc(122): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_hd9:dffpipe19\|dffe20a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_hd9:dffpipe19\|dffe20a*\}\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862683013 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862683013 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 123 *rs_dgwp\|dffpipe_fd9:dffpipe15\|dffe16a* keeper " "Ignored filter at DE4_Reference_Router.sdc(123): *rs_dgwp\|dffpipe_fd9:dffpipe15\|dffe16a* could not be matched with a keeper" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 123 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862683113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE4_Reference_Router.sdc 123 Argument <to> is an empty collection " "Ignored set_false_path at DE4_Reference_Router.sdc(123): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_fd9:dffpipe15\|dffe16a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_fd9:dffpipe15\|dffe16a*\}\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862683121 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862683121 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 124 *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* keeper " "Ignored filter at DE4_Reference_Router.sdc(124): *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* could not be matched with a keeper" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862683170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE4_Reference_Router.sdc 124 Argument <to> is an empty collection " "Ignored set_false_path at DE4_Reference_Router.sdc(124): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a*\}\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862683179 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862683179 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 125 *rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a* keeper " "Ignored filter at DE4_Reference_Router.sdc(125): *rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a* could not be matched with a keeper" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 125 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862683279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE4_Reference_Router.sdc 125 Argument <to> is an empty collection " "Ignored set_false_path at DE4_Reference_Router.sdc(125): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a*\}\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862683287 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862683287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 126 *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\|ir* keeper " "Ignored filter at DE4_Reference_Router.sdc(126): *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\|ir* could not be matched with a keeper" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862683374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE4_Reference_Router.sdc 126 Argument <to> is an empty collection " "Ignored set_false_path at DE4_Reference_Router.sdc(126): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\|ir*\}\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862683382 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862683382 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 127 *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|monitor_go keeper " "Ignored filter at DE4_Reference_Router.sdc(127): *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 127 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862683469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE4_Reference_Router.sdc 127 Argument <to> is an empty collection " "Ignored set_false_path at DE4_Reference_Router.sdc(127): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|monitor_go\}\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862683477 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862683477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 153 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft* register " "Ignored filter at DE4_Reference_Router.sdc(153): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft* could not be matched with a register" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 153 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862686396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE4_Reference_Router.sdc 153 Argument <from> is an empty collection " "Ignored set_max_delay at DE4_Reference_Router.sdc(153): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft*\}\] -to \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\}\] 7.000 " "set_max_delay -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft*\}\] -to \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\}\] 7.000" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862686500 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862686500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 154 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|eop_sft* register " "Ignored filter at DE4_Reference_Router.sdc(154): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|eop_sft* could not be matched with a register" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 154 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862686596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE4_Reference_Router.sdc 154 Argument <from> is an empty collection " "Ignored set_max_delay at DE4_Reference_Router.sdc(154): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|eop_sft*\}\] -to \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\}\] 7.000 " "set_max_delay -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|eop_sft*\}\] -to \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\}\] 7.000" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862686604 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862686604 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 155 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|sop_reg* register " "Ignored filter at DE4_Reference_Router.sdc(155): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|sop_reg* could not be matched with a register" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 155 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862686701 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE4_Reference_Router.sdc 155 Argument <from> is an empty collection " "Ignored set_max_delay at DE4_Reference_Router.sdc(155): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|sop_reg*\}\] -to \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\}\] 7.000 " "set_max_delay -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|sop_reg*\}\] -to \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\}\] 7.000" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862686710 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862686710 ""}
{ "Info" "ISTA_SDC_FOUND" "pll.sdc " "Reading SDC File: 'pll.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1423862686710 ""}
{ "Info" "ISTA_SDC_FOUND" "tse_mac_constraints.sdc " "Reading SDC File: 'tse_mac_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1423862686711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tse_mac_constraints.sdc 184 ref_clk port " "Ignored filter at tse_mac_constraints.sdc(184): ref_clk could not be matched with a port" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862686712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac_constraints.sdc 184 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac_constraints.sdc(184): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{REF_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$REF_CLK\] " "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{REF_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$REF_CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862686720 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862686720 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tse_mac_constraints.sdc 187 clk port " "Ignored filter at tse_mac_constraints.sdc(187): clk could not be matched with a port" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 187 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862686720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac_constraints.sdc 187 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac_constraints.sdc(187): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$CLK\] " "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862686728 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862686728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tse_mac_constraints.sdc 190 ff_tx_clk port " "Ignored filter at tse_mac_constraints.sdc(190): ff_tx_clk could not be matched with a port" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 190 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862686728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac_constraints.sdc 190 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac_constraints.sdc(190): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_TX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_TX_CLK\] " "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_TX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_TX_CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862686736 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862686736 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tse_mac_constraints.sdc 191 ff_rx_clk port " "Ignored filter at tse_mac_constraints.sdc(191): ff_rx_clk could not be matched with a port" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 191 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862686736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac_constraints.sdc 191 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac_constraints.sdc(191): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_RX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_RX_CLK\] " "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_RX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_RX_CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862686744 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862686744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tse_mac_constraints.sdc 314 altera_tse_ref_clk* clock " "Ignored filter at tse_mac_constraints.sdc(314): altera_tse_ref_clk* could not be matched with a clock" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 314 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862687054 ""}
{ "Info" "ISTA_SDC_FOUND" "master_0/altera_jtag_dc_streaming/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'master_0/altera_jtag_dc_streaming/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1423862687684 ""}
{ "Info" "ISTA_SDC_FOUND" "tse_mac1_constraints.sdc " "Reading SDC File: 'tse_mac1_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1423862687914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac1_constraints.sdc 184 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac1_constraints.sdc(184): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{REF_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$REF_CLK\] " "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{REF_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$REF_CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862687923 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862687923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac1_constraints.sdc 187 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac1_constraints.sdc(187): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$CLK\] " "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862687931 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862687931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac1_constraints.sdc 190 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac1_constraints.sdc(190): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_TX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_TX_CLK\] " "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_TX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_TX_CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862687939 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862687939 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac1_constraints.sdc 191 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac1_constraints.sdc(191): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_RX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_RX_CLK\] " "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_RX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_RX_CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862687946 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862687946 ""}
{ "Info" "ISTA_SDC_FOUND" "tse_mac2_constraints.sdc " "Reading SDC File: 'tse_mac2_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1423862688091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac2_constraints.sdc 184 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac2_constraints.sdc(184): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{REF_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$REF_CLK\] " "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{REF_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$REF_CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862688100 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862688100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac2_constraints.sdc 187 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac2_constraints.sdc(187): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$CLK\] " "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862688108 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862688108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac2_constraints.sdc 190 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac2_constraints.sdc(190): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_TX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_TX_CLK\] " "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_TX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_TX_CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862688116 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862688116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac2_constraints.sdc 191 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac2_constraints.sdc(191): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_RX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_RX_CLK\] " "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_RX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_RX_CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862688124 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862688124 ""}
{ "Info" "ISTA_SDC_FOUND" "tse_mac3_constraints.sdc " "Reading SDC File: 'tse_mac3_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1423862688271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac3_constraints.sdc 184 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac3_constraints.sdc(184): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{REF_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$REF_CLK\] " "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{REF_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$REF_CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862688280 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862688280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac3_constraints.sdc 187 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac3_constraints.sdc(187): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$CLK\] " "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862688288 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862688288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac3_constraints.sdc 190 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac3_constraints.sdc(190): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_TX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_TX_CLK\] " "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_TX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_TX_CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862688296 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862688296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac3_constraints.sdc 191 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac3_constraints.sdc(191): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_RX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_RX_CLK\] " "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_RX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_RX_CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862688304 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862688304 ""}
{ "Info" "ISTA_SDC_FOUND" "pcie_compiler_0.sdc " "Reading SDC File: 'pcie_compiler_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1423862688451 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_compiler_0.sdc 3 refclk_pcie_compiler_0 port or pin or register or keeper or net " "Ignored filter at pcie_compiler_0.sdc(3): refclk_pcie_compiler_0 could not be matched with a port or pin or register or keeper or net" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862688459 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock pcie_compiler_0.sdc 3 Argument <targets> is not an object ID " "Ignored create_clock at pcie_compiler_0.sdc(3): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pcie_compiler_0\} \{refclk_pcie_compiler_0\} " "create_clock -period \"100 MHz\" -name \{refclk_pcie_compiler_0\} \{refclk_pcie_compiler_0\}" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862688460 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862688460 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_compiler_0.sdc 4 fixedclk_serdes_pcie_compiler_0 port or pin or register or keeper or net " "Ignored filter at pcie_compiler_0.sdc(4): fixedclk_serdes_pcie_compiler_0 could not be matched with a port or pin or register or keeper or net" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862688468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock pcie_compiler_0.sdc 4 Argument <targets> is not an object ID " "Ignored create_clock at pcie_compiler_0.sdc(4): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"125 MHz\" -name \{fixedclk\} \{fixedclk_serdes_pcie_compiler_0\} " "create_clock -period \"125 MHz\" -name \{fixedclk\} \{fixedclk_serdes_pcie_compiler_0\}" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862688468 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862688468 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_compiler_0.sdc 6 *hssi_pcie_hip\|testin\[*\] pin " "Ignored filter at pcie_compiler_0.sdc(6): *hssi_pcie_hip\|testin\[*\] could not be matched with a pin" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862688551 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path pcie_compiler_0.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at pcie_compiler_0.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \] " "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862688560 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862688560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_compiler_0.sdc 7 pll clock " "Ignored filter at pcie_compiler_0.sdc(7): pll could not be matched with a clock" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423862688560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path pcie_compiler_0.sdc 7 Argument <to> is an empty collection " "Ignored set_false_path at pcie_compiler_0.sdc(7): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{*coreclk*\}\] -to \[get_clocks \{pll\}\] " "set_false_path -from \[get_clocks \{*coreclk*\}\] -to \[get_clocks \{pll\}\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862688568 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862688568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path pcie_compiler_0.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at pcie_compiler_0.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{pll\}\] -to \[get_clocks \{*coreclk*\}\] " "set_false_path -from \[get_clocks \{pll\}\] -to \[get_clocks \{*coreclk*\}\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423862688576 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423862688576 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/altera/12.1sp1/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc " "Reading SDC File: 'c:/altera/12.1sp1/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1423862688576 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a30~porta_datain_reg0 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a30~porta_datain_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692619 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a30~porta_datain_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|out_switch:out_switch\|os_state3.OS_CANCEL " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|out_switch:out_switch\|os_state3.OS_CANCEL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692619 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|out_switch:out_switch|os_state3.OS_CANCEL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|out_switch:out_switch\|curr_buff3\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|out_switch:out_switch\|curr_buff3\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692619 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|out_switch:out_switch|curr_buff3[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|in_switch:in_switch\|pb_in_ack\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|in_switch:in_switch\|pb_in_ack\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692620 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|in_switch:in_switch|pb_in_ack[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|flow_classification:fc\|state.FC_LOOKUP_ROUTE " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|flow_classification:fc\|state.FC_LOOKUP_ROUTE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692620 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|flow_classification:fc|state.FC_LOOKUP_ROUTE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|in_switch:in_switch\|pb_in_ack\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|in_switch:in_switch\|pb_in_ack\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692620 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu3|in_switch:in_switch|pb_in_ack[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|in_switch:in_switch\|empty_buff_grant1 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|in_switch:in_switch\|empty_buff_grant1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692620 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu3|in_switch:in_switch|empty_buff_grant1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a30~porta_datain_reg0 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a30~porta_datain_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692620 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a30~porta_datain_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|out_switch:out_switch\|os_state3.OS_CANCEL " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|out_switch:out_switch\|os_state3.OS_CANCEL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692620 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu3|out_switch:out_switch|os_state3.OS_CANCEL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692621 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu3|in_switch:in_switch|empty_buff_state.EMPTY_BUFF_LOOKUP"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|in_switch:in_switch\|empty_buff_grant1 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|in_switch:in_switch\|empty_buff_grant1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692621 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|in_switch:in_switch|empty_buff_grant1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692621 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|in_switch:in_switch|empty_buff_state.EMPTY_BUFF_LOOKUP"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|out_switch:out_switch\|os_state3.OS_CANCEL " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|out_switch:out_switch\|os_state3.OS_CANCEL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692621 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|out_switch:out_switch|os_state3.OS_CANCEL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a30~porta_datain_reg0 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a30~porta_datain_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692621 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a30~porta_datain_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|in_switch:in_switch\|empty_buff_grant1 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|in_switch:in_switch\|empty_buff_grant1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692621 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|in_switch:in_switch|empty_buff_grant1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|in_switch:in_switch\|pb_in_ack\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|in_switch:in_switch\|pb_in_ack\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692621 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|in_switch:in_switch|pb_in_ack[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692622 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|in_switch:in_switch|empty_buff_state.EMPTY_BUFF_LOOKUP"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|out_switch:out_switch\|curr_buff3\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|out_switch:out_switch\|curr_buff3\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692622 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|out_switch:out_switch|curr_buff3[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|out_switch:out_switch\|curr_buff3\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|out_switch:out_switch\|curr_buff3\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692622 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu3|out_switch:out_switch|curr_buff3[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|out_switch:out_switch\|os_state3.OS_CANCEL " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|out_switch:out_switch\|os_state3.OS_CANCEL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692622 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu2|out_switch:out_switch|os_state3.OS_CANCEL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|in_switch:in_switch\|pb_in_ack\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|in_switch:in_switch\|pb_in_ack\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692622 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu2|in_switch:in_switch|pb_in_ack[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|in_switch:in_switch\|empty_buff_grant1 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|in_switch:in_switch\|empty_buff_grant1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692622 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu2|in_switch:in_switch|empty_buff_grant1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a30~porta_datain_reg0 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a30~porta_datain_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692623 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a30~porta_datain_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692623 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu2|in_switch:in_switch|empty_buff_state.EMPTY_BUFF_LOOKUP"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a30~porta_datain_reg0 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a30~porta_datain_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692623 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a30~porta_datain_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|flow_classification:fc\|state_protocol.PRO_FIND4 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|flow_classification:fc\|state_protocol.PRO_FIND4 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692623 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|flow_classification:fc|state_protocol.PRO_FIND4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|flow_classification:fc\|curr_output\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|flow_classification:fc\|curr_output\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692623 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|flow_classification:fc|curr_output[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|out_switch:out_switch\|curr_buff3\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|out_switch:out_switch\|curr_buff3\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423862692623 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu2|out_switch:out_switch|curr_buff3[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0\|dpclk  to: DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|wire_cent_unit0_dprioout " "From: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0\|dpclk  to: DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423862692842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423862692842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0  from: localrefclk  to: hiptxclkout " "Cell: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0  from: localrefclk  to: hiptxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423862692842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423862692842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit " "From: SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423862692842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip  from: pllfixedclk  to: coreclkout " "Cell: SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip  from: pllfixedclk  to: coreclkout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423862692842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423862692842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout " "Cell: SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423862692842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd0_det\|pd_xor  from: dataa  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd0_det\|pd_xor  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423862692842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd0_det\|pd_xor  from: datab  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd0_det\|pd_xor  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423862692842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd180_det\|pd_xor  from: dataa  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd180_det\|pd_xor  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423862692842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd180_det\|pd_xor  from: datab  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd180_det\|pd_xor  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423862692842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd270_det\|pd_xor  from: dataa  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd270_det\|pd_xor  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423862692842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd270_det\|pd_xor  from: datab  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd270_det\|pd_xor  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423862692842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd90_det\|pd_xor  from: dataa  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd90_det\|pd_xor  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423862692842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd90_det\|pd_xor  from: datab  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd90_det\|pd_xor  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423862692842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_125_ins\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll_125_ins\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423862692842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reconfig_pll_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: reconfig_pll_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423862692842 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1423862692842 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1423862696600 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1423862696744 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 37 clocks " "Found 37 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff0_clk " "  20.000 alt_cal_edge_detect_ff0_clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff0q_clk " "  20.000 alt_cal_edge_detect_ff0q_clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff1_clk " "  20.000 alt_cal_edge_detect_ff1_clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff1q_clk " "  20.000 alt_cal_edge_detect_ff1q_clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       GCLKIN " "  10.000       GCLKIN" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 OSC_50_BANK2 " "  20.000 OSC_50_BANK2" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 OSC_50_BANK3 " "  20.000 OSC_50_BANK3" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 OSC_50_BANK4 " "  20.000 OSC_50_BANK4" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 OSC_50_BANK5 " "  20.000 OSC_50_BANK5" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 OSC_50_BANK6 " "  20.000 OSC_50_BANK6" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 OSC_50_BANK7 " "  20.000 OSC_50_BANK7" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PCIE_REFCLK_P " "  10.000 PCIE_REFCLK_P" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PCIE_REFCLK_p~input~INSERTED_REFCLK_DIVIDER\|clkout " "  10.000 PCIE_REFCLK_p~input~INSERTED_REFCLK_DIVIDER\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   8.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  20.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   8.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|rateswitchbaseclock " "   4.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|rateswitchbaseclock" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|refclkout " "   4.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|refclkout" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogfastrefclkout\[0\] " "   0.800 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogfastrefclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogrefclkout\[0\] " "   4.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogrefclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogrefclkpulse " "   4.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogrefclkpulse" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0\|deserclock\[0\] " "   4.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_cdr_pll0\|clk\[0\] " "   0.800 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_cdr_pll0\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0\|hiptxclkout " "   4.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0\|hiptxclkout" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0\|refclk0in\[0\] " "   4.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0\|refclk0in\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\] " "   0.800 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " "   8.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk " "   8.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   8.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " 100.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " "   8.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " "   8.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\] " "   0.800 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\] " "   8.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " "   8.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " "   8.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1423862696748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|core_clk_out  " "Automatically promoted node DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|core_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1423862704494 ""}  } { { "altpcie_hip_pipen1b.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 1193 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pcie_compiler_0:the_pcie_compiler_0|pcie_compiler_0_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|dprioout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 17316 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1423862704494 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_SOPC:SOPC_INST\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_pnf2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_L2) " "Automatically promoted node DE4_SOPC:SOPC_INST\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_pnf2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_L2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1423862704494 ""}  } { { "db/altpll_pnf2.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/altpll_pnf2.tdf" 31 2 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_pnf2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 9007 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1423862704494 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_SOPC:SOPC_INST\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_pnf2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_L2) " "Automatically promoted node DE4_SOPC:SOPC_INST\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_pnf2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_L2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1423862704494 ""}  } { { "db/altpll_pnf2.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/altpll_pnf2.tdf" 31 2 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_pnf2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 9007 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1423862704494 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y65_N125) " "Automatically promoted node DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y65_N125)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Periphery Clock CLKCTRL_X0_Y65_N127 " "Automatically promoted destinations to use location or clock signal Periphery Clock CLKCTRL_X0_Y65_N127" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|rx\[0\]~DIVFWDCLK Periphery Clock 0 49 59 72 " "Assigned fan-out of node DE4_SOPC:SOPC_INST\|tse_mac1:the_tse_mac1\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|rx\[0\]~DIVFWDCLK to Periphery Clock region from (0, 49) to (59, 72)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "" 0 -1 1423862704494 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1423862704494 ""}  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 50 4 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|tse_mac1:the_tse_mac1|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_osv3:auto_generated|rx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 64538 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1423862704494 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y67_N125) " "Automatically promoted node DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y67_N125)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Periphery Clock CLKCTRL_X0_Y67_N127 " "Automatically promoted destinations to use location or clock signal Periphery Clock CLKCTRL_X0_Y67_N127" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|rx\[0\]~DIVFWDCLK Periphery Clock 0 49 59 72 " "Assigned fan-out of node DE4_SOPC:SOPC_INST\|tse_mac2:the_tse_mac2\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|rx\[0\]~DIVFWDCLK to Periphery Clock region from (0, 49) to (59, 72)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "" 0 -1 1423862704494 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1423862704494 ""}  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 50 4 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|tse_mac2:the_tse_mac2|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_osv3:auto_generated|rx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 58025 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1423862704494 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y68_N125) " "Automatically promoted node DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y68_N125)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Periphery Clock CLKCTRL_X0_Y68_N127 " "Automatically promoted destinations to use location or clock signal Periphery Clock CLKCTRL_X0_Y68_N127" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|rx\[0\]~DIVFWDCLK Periphery Clock 0 49 59 72 " "Assigned fan-out of node DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|rx\[0\]~DIVFWDCLK to Periphery Clock region from (0, 49) to (59, 72)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "" 0 -1 1423862704495 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1423862704495 ""}  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 50 4 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|tse_mac3:the_tse_mac3|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_osv3:auto_generated|rx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 51512 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1423862704495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y60_N125) " "Automatically promoted node DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y60_N125)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Periphery Clock CLKCTRL_X0_Y60_N127 " "Automatically promoted destinations to use location or clock signal Periphery Clock CLKCTRL_X0_Y60_N127" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|rx\[0\]~DIVFWDCLK Periphery Clock 0 49 59 72 " "Assigned fan-out of node DE4_SOPC:SOPC_INST\|tse_mac:the_tse_mac\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|rx\[0\]~DIVFWDCLK to Periphery Clock region from (0, 49) to (59, 72)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "" 0 -1 1423862704495 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1423862704495 ""}  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 50 4 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_osv3:auto_generated|rx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3786 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1423862704495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OSC_50_BANK3~input (placed in PIN AV22 (CLK5p, DIFFOUT_B47p)) " "Automatically promoted node OSC_50_BANK3~input (placed in PIN AV22 (CLK5p, DIFFOUT_B47p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1423862704495 ""}  } { { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 148 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50_BANK3~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 306810 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1423862704495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_125:pll_125_ins\|altpll:altpll_component\|pll_125_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_B1) " "Automatically promoted node pll_125:pll_125_ins\|altpll:altpll_component\|pll_125_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1423862704495 ""}  } { { "db/pll_125_altpll.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/pll_125_altpll.v" 77 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_125:pll_125_ins|altpll:altpll_component|pll_125_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 51344 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1423862704495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reconfig_pll:reconfig_pll_inst\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_T1) " "Automatically promoted node reconfig_pll:reconfig_pll_inst\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_T1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1423862704495 ""}  } { { "db/reconfig_pll_altpll.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/reconfig_pll_altpll.v" 80 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reconfig_pll:reconfig_pll_inst|altpll:altpll_component|reconfig_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 51294 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1423862704495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reconfig_pll:reconfig_pll_inst\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_T1) " "Automatically promoted node reconfig_pll:reconfig_pll_inst\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_T1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1423862704496 ""}  } { { "db/reconfig_pll_altpll.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/reconfig_pll_altpll.v" 80 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reconfig_pll:reconfig_pll_inst|altpll:altpll_component|reconfig_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 51294 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1423862704496 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OSC_50_BANK2~input (placed in PIN AC35 (CLK3n)) " "Automatically promoted node OSC_50_BANK2~input (placed in PIN AC35 (CLK3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1423862704496 ""}  } { { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 147 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50_BANK2~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 306808 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1423862704496 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1423862704496 ""}  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 302439 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1423862704496 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|packet_buffer:pb0\|out_eop~0  " "Automatically promoted node DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|packet_buffer:pb0\|out_eop~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1423862704496 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|packet_buffer:pb0\|out_wr~1 " "Destination node DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|packet_buffer:pb0\|out_wr~1" {  } { { "../../src/sources_ngnp_multicore/src/packet_buffer.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/src/sources_ngnp_multicore/src/packet_buffer.v" 23 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb0|out_wr~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 165399 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1423862704496 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1423862704496 ""}  } { { "../../src/sources_ngnp_multicore/src/packet_buffer.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/src/sources_ngnp_multicore/src/packet_buffer.v" 28 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb0|out_eop~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 165392 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1423862704496 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|packet_buffer:pb1\|out_eop~0  " "Automatically promoted node DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|packet_buffer:pb1\|out_eop~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1423862704496 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|packet_buffer:pb1\|out_wr~1 " "Destination node DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|packet_buffer:pb1\|out_wr~1" {  } { { "../../src/sources_ngnp_multicore/src/packet_buffer.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/src/sources_ngnp_multicore/src/packet_buffer.v" 23 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb1|out_wr~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 165411 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1423862704496 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1423862704496 ""}  } { { "../../src/sources_ngnp_multicore/src/packet_buffer.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/src/sources_ngnp_multicore/src/packet_buffer.v" 28 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb1|out_eop~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 165404 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1423862704496 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|packet_buffer:pb2\|out_eop~0  " "Automatically promoted node DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|packet_buffer:pb2\|out_eop~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1423862704497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|packet_buffer:pb2\|out_wr~1 " "Destination node DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|packet_buffer:pb2\|out_wr~1" {  } { { "../../src/sources_ngnp_multicore/src/packet_buffer.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/src/sources_ngnp_multicore/src/packet_buffer.v" 23 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb2|out_wr~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 165423 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1423862704497 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1423862704497 ""}  } { { "../../src/sources_ngnp_multicore/src/packet_buffer.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/src/sources_ngnp_multicore/src/packet_buffer.v" 28 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb2|out_eop~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 165416 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1423862704497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|packet_buffer:pb3\|out_eop~0  " "Automatically promoted node DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|packet_buffer:pb3\|out_eop~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1423862704497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|packet_buffer:pb3\|out_wr~1 " "Destination node DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|packet_buffer:pb3\|out_wr~1" {  } { { "../../src/sources_ngnp_multicore/src/packet_buffer.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/src/sources_ngnp_multicore/src/packet_buffer.v" 23 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb3|out_wr~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 165435 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1423862704497 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1423862704497 ""}  } { { "../../src/sources_ngnp_multicore/src/packet_buffer.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/src/sources_ngnp_multicore/src/packet_buffer.v" 28 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb3|out_eop~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 165428 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1423862704497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|packet_buffer:pb0\|out_eop~0  " "Automatically promoted node DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|packet_buffer:pb0\|out_eop~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1423862704497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|packet_buffer:pb0\|out_wr~1 " "Destination node DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|packet_buffer:pb0\|out_wr~1" {  } { { "../../src/sources_ngnp_multicore/src/packet_buffer.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/src/sources_ngnp_multicore/src/packet_buffer.v" 23 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|packet_buffer:pb0|out_wr~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 165348 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1423862704497 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1423862704497 ""}  } { { "../../src/sources_ngnp_multicore/src/packet_buffer.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/src/sources_ngnp_multicore/src/packet_buffer.v" 28 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|packet_buffer:pb0|out_eop~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 165341 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1423862704497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|packet_buffer:pb1\|out_eop~0  " "Automatically promoted node DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|packet_buffer:pb1\|out_eop~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1423862704498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|packet_buffer:pb1\|out_wr~1 " "Destination node DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|packet_buffer:pb1\|out_wr~1" {  } { { "../../src/sources_ngnp_multicore/src/packet_buffer.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/src/sources_ngnp_multicore/src/packet_buffer.v" 23 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|packet_buffer:pb1|out_wr~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 165360 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1423862704498 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1423862704498 ""}  } { { "../../src/sources_ngnp_multicore/src/packet_buffer.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/src/sources_ngnp_multicore/src/packet_buffer.v" 28 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|packet_buffer:pb1|out_eop~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 165353 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1423862704498 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|packet_buffer:pb2\|out_eop~0  " "Automatically promoted node DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|packet_buffer:pb2\|out_eop~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1423862704498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|packet_buffer:pb2\|out_wr~1 " "Destination node DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|packet_buffer:pb2\|out_wr~1" {  } { { "../../src/sources_ngnp_multicore/src/packet_buffer.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/src/sources_ngnp_multicore/src/packet_buffer.v" 23 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|packet_buffer:pb2|out_wr~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 165372 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1423862704498 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1423862704498 ""}  } { { "../../src/sources_ngnp_multicore/src/packet_buffer.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/src/sources_ngnp_multicore/src/packet_buffer.v" 28 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|packet_buffer:pb2|out_eop~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 165365 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1423862704498 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1423862738314 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1423862738601 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1423862738609 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1423862738928 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1423862739357 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1423862739645 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1423862739645 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1423862739927 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1 1423862775994 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "479 EC " "Packed 479 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1423862808145 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1423862808145 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "" 0 -1 1423862809178 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "pcie_compiler_0_serdes.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0_serdes.v" 435 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pcie_compiler_0:the_pcie_compiler_0|pcie_compiler_0_serdes:serdes|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 27914 8336 9085 0}  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "" 0 -1 1423862809179 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "pcie_compiler_0_serdes.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0_serdes.v" 652 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_SOPC:SOPC_INST|pcie_compiler_0:the_pcie_compiler_0|pcie_compiler_0_serdes:serdes|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component|wire_cent_unit0_dprioout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 28043 8336 9085 0}  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "" 0 -1 1423862809179 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "DE4_SOPC:SOPC_INST\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_pnf2:auto_generated\|pll1 0 " "PLL \"DE4_SOPC:SOPC_INST\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_pnf2:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] DE4_SOPC:SOPC_INST\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_pnf2:auto_generated\|pll1 driven by pll_125:pll_125_ins\|altpll:altpll_component\|pll_125_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock enable block type node pll_125:pll_125_ins\|altpll:altpll_component\|pll_125_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"DE4_SOPC:SOPC_INST\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_pnf2:auto_generated\|pll1\" is driven by pll_125:pll_125_ins\|altpll:altpll_component\|pll_125_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock enable block type node pll_125:pll_125_ins\|altpll:altpll_component\|pll_125_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/altpll_pnf2.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/altpll_pnf2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../../../lib/verilog/core/terasic/megafunctions/altpllpll.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/lib/verilog/core/terasic/megafunctions/altpllpll.v" 94 0 0 } } { "pll.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pll.v" 140 0 0 } } { "de4_sopc.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/de4_sopc.v" 24173 0 0 } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 575 0 0 } } { "db/pll_125_altpll.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/pll_125_altpll.v" 43 -1 0 } } { "../../../../lib/verilog/core/terasic/megafunctions/pll_125.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/lib/verilog/core/terasic/megafunctions/pll_125.v" 90 0 0 } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 422 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1 1423862810392 ""}  } { { "db/altpll_pnf2.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/altpll_pnf2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../../../lib/verilog/core/terasic/megafunctions/altpllpll.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/lib/verilog/core/terasic/megafunctions/altpllpll.v" 94 0 0 } } { "pll.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pll.v" 140 0 0 } } { "de4_sopc.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/de4_sopc.v" 24173 0 0 } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 575 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1 1423862810392 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll 0 " "PLL \"DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll driven by pll_125:pll_125_ins\|altpll:altpll_component\|pll_125_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock enable block type node pll_125:pll_125_ins\|altpll:altpll_component\|pll_125_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"DE4_SOPC:SOPC_INST\|tse_mac3:the_tse_mac3\|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_osv3:auto_generated\|pll\" is driven by pll_125:pll_125_ins\|altpll:altpll_component\|pll_125_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock enable block type node pll_125:pll_125_ins\|altpll:altpll_component\|pll_125_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 65 2 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 104 0 0 } } { "altera_tse_mac_pcs_pma.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/triple_speed_ethernet-library/altera_tse_mac_pcs_pma.v" 468 0 0 } } { "tse_mac3.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3.v" 146 0 0 } } { "de4_sopc.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/de4_sopc.v" 24726 0 0 } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 575 0 0 } } { "db/pll_125_altpll.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/pll_125_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../../../lib/verilog/core/terasic/megafunctions/pll_125.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/lib/verilog/core/terasic/megafunctions/pll_125.v" 90 0 0 } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 422 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1 1423862811200 ""}  } { { "db/lvds_rx_osv3.tdf" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/db/lvds_rx_osv3.tdf" 65 2 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 104 0 0 } } { "altera_tse_mac_pcs_pma.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/triple_speed_ethernet-library/altera_tse_mac_pcs_pma.v" 468 0 0 } } { "tse_mac3.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3.v" 146 0 0 } } { "de4_sopc.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/de4_sopc.v" 24726 0 0 } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 575 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1 1423862811200 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ref_clk " "Ignored I/O standard assignment to node \"ref_clk\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ref_clk" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1423862815491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "rxp " "Ignored I/O standard assignment to node \"rxp\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "rxp" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1423862815491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "termination_blk0~_run_pad " "Ignored I/O standard assignment to node \"termination_blk0~_run_pad\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "termination_blk0~_run_pad" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1423862815491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "termination_blk0~_rup_pad " "Ignored I/O standard assignment to node \"termination_blk0~_rup_pad\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "termination_blk0~_rup_pad" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1423862815491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "txp " "Ignored I/O standard assignment to node \"txp\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "txp" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1423862815491 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1 1423862815491 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "termination_blk0~_rdn_pad " "Node \"termination_blk0~_rdn_pad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "termination_blk0~_rdn_pad" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1423862815491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "termination_blk0~_rup_pad " "Node \"termination_blk0~_rup_pad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "termination_blk0~_rup_pad" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1423862815491 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1423862815491 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:02:54 " "Fitter preparation operations ending: elapsed time is 00:02:54" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1423862815492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1423862851777 ""}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "162 " "Fitter has implemented the following 162 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "" 0 -1 1423862952880 ""}  } {  } 0 170052 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "" 0 -1 1423862952880 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "162 " "Fitter has implemented the following 162 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "" 0 -1 1423862952880 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "" 0 -1 1423862952880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:41 " "Fitter placement preparation operations ending: elapsed time is 00:01:41" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1423862952880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1423862953795 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1423863190463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:03:57 " "Fitter placement operations ending: elapsed time is 00:03:57" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1423863190463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1423863230406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X60_Y60 X71_Y71 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X60_Y60 to location X71_Y71" {  } { { "loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X60_Y60 to location X71_Y71"} { { 11 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X60_Y60 to location X71_Y71"} 60 60 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1423863376290 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1423863376290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:04:56 " "Fitter routing operations ending: elapsed time is 00:04:56" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1423863540663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1423863540710 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1423863540710 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1423863540710 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1423863613711 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1423863621306 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1423863621510 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1423863629129 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:41 " "Fitter post-fit operations ending: elapsed time is 00:00:41" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1423863654525 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1423863663134 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "15 " "Following 15 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OSC_50_BANK5 3.0-V PCI-X AC6 " "Pin OSC_50_BANK5 uses I/O standard 3.0-V PCI-X at AC6" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { OSC_50_BANK5 } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSC_50_BANK5" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 150 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50_BANK5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3293 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1423863663962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SLIDE_SW\[2\] 3.0-V PCI-X AK6 " "Pin SLIDE_SW\[2\] uses I/O standard 3.0-V PCI-X at AK6" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SLIDE_SW[2] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLIDE_SW\[2\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 171 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLIDE_SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3249 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1423863663962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXT_IO 3.0-V PCI-X AC11 " "Pin EXT_IO uses I/O standard 3.0-V PCI-X at AC11" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { EXT_IO } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_IO" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 165 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_IO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3300 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1423863663962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.0-V PCI-X AB10 " "Pin SW\[3\] uses I/O standard 3.0-V PCI-X at AB10" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SW[3] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 168 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3242 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1423863663962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[3\] 3.0-V PCI-X AG8 " "Pin BUTTON\[3\] uses I/O standard 3.0-V PCI-X at AG8" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { BUTTON[3] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUTTON\[3\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 163 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUTTON[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3238 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1423863663962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.0-V PCI-X AB9 " "Pin SW\[4\] uses I/O standard 3.0-V PCI-X at AB9" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SW[4] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 168 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3243 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1423863663962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.0-V PCI-X AC8 " "Pin SW\[5\] uses I/O standard 3.0-V PCI-X at AC8" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SW[5] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 168 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3244 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1423863663962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.0-V PCI-X AH6 " "Pin SW\[6\] uses I/O standard 3.0-V PCI-X at AH6" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SW[6] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 168 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3245 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1423863663962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.0-V PCI-X AG6 " "Pin SW\[7\] uses I/O standard 3.0-V PCI-X at AG6" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SW[7] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 168 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3246 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1423863663962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.0-V PCI-X AB11 " "Pin SW\[2\] uses I/O standard 3.0-V PCI-X at AB11" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SW[2] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 168 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3241 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1423863663962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[2\] 3.0-V PCI-X AG7 " "Pin BUTTON\[2\] uses I/O standard 3.0-V PCI-X at AG7" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { BUTTON[2] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUTTON\[2\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 163 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUTTON[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3237 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1423863663962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.0-V PCI-X AB12 " "Pin SW\[1\] uses I/O standard 3.0-V PCI-X at AB12" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SW[1] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 168 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3240 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1423863663962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[1\] 3.0-V PCI-X AG5 " "Pin BUTTON\[1\] uses I/O standard 3.0-V PCI-X at AG5" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { BUTTON[1] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUTTON\[1\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 163 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUTTON[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3236 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1423863663962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.0-V PCI-X AB13 " "Pin SW\[0\] uses I/O standard 3.0-V PCI-X at AB13" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SW[0] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 168 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3239 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1423863663962 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[0\] 3.0-V PCI-X AH5 " "Pin BUTTON\[0\] uses I/O standard 3.0-V PCI-X at AH5" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { BUTTON[0] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUTTON\[0\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 163 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUTTON[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3235 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1423863663962 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "" 0 -1 1423863663962 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "10 " "Following 10 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EXT_IO a permanently disabled " "Pin EXT_IO has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { EXT_IO } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_IO" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 165 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_IO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3300 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1423863663964 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TEMP_SMDAT a permanently disabled " "Pin TEMP_SMDAT has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { TEMP_SMDAT } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TEMP_SMDAT" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 182 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEMP_SMDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3305 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1423863663964 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PCIE_SMBDAT a permanently disabled " "Pin PCIE_SMBDAT has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { PCIE_SMBDAT } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PCIE_SMBDAT" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 197 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCIE_SMBDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3314 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1423863663964 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_SDA a permanently disabled " "Pin EEP_SDA has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { EEP_SDA } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_SDA" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 206 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { EEP_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3318 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1423863663964 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 210 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3320 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1423863663964 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 211 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3267 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1423863663964 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 211 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3268 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1423863663964 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 211 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3269 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1423863663964 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 211 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3270 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1423863663964 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MAX_I2C_SDAT a permanently enabled " "Pin MAX_I2C_SDAT has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MAX_I2C_SDAT } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAX_I2C_SDAT" } } } } { "DE4_Reference_Router.v" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.v" 157 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAX_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/" { { 0 { 0 ""} 0 3298 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1423863663964 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1423863663964 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.fit.smsg " "Generated suppressed messages file D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1423863683390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 125 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2065 " "Peak virtual memory: 2065 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1423863708891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 13 16:41:48 2015 " "Processing ended: Fri Feb 13 16:41:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1423863708891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:17:56 " "Elapsed time: 00:17:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1423863708891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:25:52 " "Total CPU time (on all processors): 00:25:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1423863708891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1423863708891 ""}
