$date
	Fri Nov 18 23:19:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_top $end
$var wire 8 ! A [7:0] $end
$var wire 8 " B [7:0] $end
$var wire 8 # C [7:0] $end
$var wire 8 $ D [7:0] $end
$var wire 1 % zero_flag $end
$var wire 8 & out [7:0] $end
$var wire 1 ' carry_flag $end
$var wire 4 ( bus_low [3:0] $end
$var wire 4 ) bus_high [3:0] $end
$var reg 1 * clk $end
$var reg 1 + clr $end
$scope module uut $end
$var wire 8 , A [7:0] $end
$var wire 8 - B [7:0] $end
$var wire 8 . C [7:0] $end
$var wire 8 / D [7:0] $end
$var wire 1 0 buf_clk $end
$var wire 8 1 bus [7:0] $end
$var wire 1 ' carry_flag $end
$var wire 1 * clk $end
$var wire 1 + clr $end
$var wire 1 2 ld_acc $end
$var wire 1 3 ld_b_reg $end
$var wire 1 4 ld_ir $end
$var wire 1 5 ld_mar $end
$var wire 1 6 ld_out_reg $end
$var wire 1 7 low_acc_out_en $end
$var wire 1 % zero_flag $end
$var wire 1 8 subadd_out_en $end
$var wire 1 9 sub_add $end
$var wire 1 : pc_out_en $end
$var wire 8 ; out [7:0] $end
$var wire 4 < op_code [3:0] $end
$var wire 4 = mar_out [3:0] $end
$var wire 1 > low_mem_out_en $end
$var wire 1 ? low_ld_out_reg $end
$var wire 1 @ low_ld_mar $end
$var wire 1 A low_ld_ir $end
$var wire 1 B low_ld_b_reg $end
$var wire 1 C low_ld_acc $end
$var wire 1 D low_ir_out_en $end
$var wire 1 E low_halt $end
$var wire 8 F ir_out [7:0] $end
$var wire 1 G inc $end
$var wire 4 H bus_low [3:0] $end
$var wire 4 I bus_high [3:0] $end
$var wire 8 J b_reg_out [7:0] $end
$var wire 1 K acc_out_en $end
$var wire 8 L acc_out [7:0] $end
$scope module acc $end
$var wire 1 0 clk $end
$var wire 1 + clr $end
$var wire 8 M d [7:0] $end
$var wire 1 2 i_en $end
$var wire 8 N qbar [7:0] $end
$var reg 8 O q [7:0] $end
$upscope $end
$scope module asub $end
$var wire 8 P A [7:0] $end
$var wire 8 Q C [7:0] $end
$var wire 8 R D [7:0] $end
$var wire 1 S add_sub_low_out_en $end
$var wire 1 T cout $end
$var wire 4 U op_new [3:0] $end
$var wire 8 V out [7:0] $end
$var wire 1 9 sub $end
$var wire 1 8 out_en $end
$var wire 8 W add_sub_out [7:0] $end
$var wire 8 X B [7:0] $end
$scope module r1 $end
$var wire 8 Y a [7:0] $end
$var wire 1 Z cin $end
$var wire 1 T cout $end
$var wire 4 [ operation [3:0] $end
$var wire 8 \ sum [7:0] $end
$var wire 1 9 sub $end
$var wire 8 ] b [7:0] $end
$var reg 8 ^ temp [7:0] $end
$upscope $end
$scope module tri8 $end
$var wire 8 _ in [7:0] $end
$var wire 1 S low_enable $end
$var wire 8 ` out [7:0] $end
$scope module b0 $end
$var wire 4 a in [3:0] $end
$var wire 1 S low_enable $end
$var wire 4 b out [3:0] $end
$upscope $end
$scope module b1 $end
$var wire 4 c in [3:0] $end
$var wire 1 S low_enable $end
$var wire 4 d out [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module b_reg $end
$var wire 1 0 clk $end
$var wire 1 + clr $end
$var wire 8 e d [7:0] $end
$var wire 1 3 i_en $end
$var wire 8 f qbar [7:0] $end
$var reg 8 g q [7:0] $end
$upscope $end
$scope module buf0 $end
$var wire 4 h in [3:0] $end
$var wire 4 i out [3:0] $end
$var wire 1 D low_enable $end
$upscope $end
$scope module buf1 $end
$var wire 8 j in [7:0] $end
$var wire 1 7 low_enable $end
$var wire 8 k out [7:0] $end
$scope module b0 $end
$var wire 4 l in [3:0] $end
$var wire 1 7 low_enable $end
$var wire 4 m out [3:0] $end
$upscope $end
$scope module b1 $end
$var wire 4 n in [3:0] $end
$var wire 1 7 low_enable $end
$var wire 4 o out [3:0] $end
$upscope $end
$upscope $end
$scope module ir $end
$var wire 1 0 clk $end
$var wire 1 + clr $end
$var wire 8 p d [7:0] $end
$var wire 1 4 i_en $end
$var wire 8 q qbar [7:0] $end
$var reg 8 r q [7:0] $end
$upscope $end
$scope module mar $end
$var wire 1 0 clk $end
$var wire 1 + clr $end
$var wire 4 s d [3:0] $end
$var wire 1 5 i_en $end
$var wire 4 t qbar [3:0] $end
$var reg 4 u q [3:0] $end
$upscope $end
$scope module mem $end
$var wire 4 v addr [3:0] $end
$var wire 1 > low_o_en $end
$var reg 8 w data_out [7:0] $end
$upscope $end
$scope module out_reg $end
$var wire 1 0 clk $end
$var wire 1 + clr $end
$var wire 8 x d [7:0] $end
$var wire 1 6 i_en $end
$var wire 8 y qbar [7:0] $end
$var reg 8 z q [7:0] $end
$upscope $end
$scope module pc $end
$var wire 1 0 clk $end
$var wire 1 + clr $end
$var wire 1 { not_pc_out_en $end
$var wire 1 : pc_out_en $end
$var wire 4 | out [3:0] $end
$var wire 1 G inc $end
$var reg 4 } hold [3:0] $end
$scope module tbuf $end
$var wire 4 ~ in [3:0] $end
$var wire 1 { low_enable $end
$var wire 4 !" out [3:0] $end
$upscope $end
$upscope $end
$scope module seq $end
$var wire 1 K acc_out_en $end
$var wire 1 "" aluon $end
$var wire 1 0 clk $end
$var wire 1 + clr $end
$var wire 1 D low_ir_out_en $end
$var wire 1 C low_ld_acc $end
$var wire 1 B low_ld_b_reg $end
$var wire 1 A low_ld_ir $end
$var wire 1 @ low_ld_mar $end
$var wire 1 ? low_ld_out_reg $end
$var wire 1 > low_mem_out_en $end
$var wire 4 #" op_code [3:0] $end
$var wire 1 9 sub_add $end
$var wire 1 8 subadd_out_en $end
$var wire 1 $" temp $end
$var wire 1 %" xor_ratna $end
$var wire 6 &" t [5:0] $end
$var wire 1 '" sub $end
$var wire 1 : pc_out_en $end
$var wire 1 (" out $end
$var wire 1 )" or_ratna $end
$var wire 1 E low_halt $end
$var wire 1 *" lda $end
$var wire 1 G inc $end
$var wire 1 +" cmp_ratna $end
$var wire 1 ," and_ratna $end
$var wire 1 -" add $end
$scope module counter $end
$var wire 1 0 clk $end
$var wire 1 + res $end
$var reg 6 ." t [5:0] $end
$upscope $end
$scope module decoder $end
$var wire 1 E low_halt $end
$var wire 4 /" op_code [3:0] $end
$var wire 1 (" out $end
$var wire 1 %" xor_ratna $end
$var wire 1 '" sub $end
$var wire 1 )" or_ratna $end
$var wire 1 *" lda $end
$var wire 1 +" cmp_ratna $end
$var wire 1 ," and_ratna $end
$var wire 1 -" add $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx /"
b100000 ."
x-"
x,"
x+"
x*"
x)"
x("
x'"
b100000 &"
x%"
1$"
bx #"
x""
bx !"
bx ~
bx }
bx |
0{
bx z
bx y
bzxxxx x
bz w
bx v
bx u
bx t
bx s
bx r
bx q
bzxxxx p
bz o
bx n
bz m
bx l
bzxxxx k
bx j
bz i
bx h
bx g
bx f
bzxxxx e
bz d
bx c
bz b
bx a
bzxxxx `
bx _
bx ^
bx ]
bx \
bx [
0Z
bx Y
bx X
bx W
bzxxxx V
bx U
zT
1S
bz R
bz Q
bx P
bx O
bx N
bzxxxx M
bx L
0K
bx J
bz I
bx H
0G
bx F
xE
1D
1C
1B
1A
0@
1?
1>
bx =
bx <
bx ;
1:
09
08
17
06
15
04
03
02
bzxxxx 1
x0
bz /
bz .
bz -
bz ,
x+
x*
bz )
bx (
z'
bx &
z%
bz $
bz #
bz "
bz !
$end
#2
0""
x0
1E
0("
b0 (
b0 H
b0 s
bz0000 1
bz0000 M
bz0000 V
bz0000 `
bz0000 e
bz0000 k
bz0000 p
bz0000 x
b0 |
b0 !"
b1111 t
b11111111 q
1*"
0-"
0'"
0%"
0,"
0)"
0+"
b0 <
b0 U
b0 [
b0 #"
b0 /"
b0 h
b0 l
b0 n
b11111111 N
b11111111 f
b11111111 y
b0 }
b0 ~
b0 =
b0 u
b0 v
b0 F
b0 r
b0 L
b0 O
b0 P
b0 Y
b0 j
b0 J
b0 X
b0 ]
b0 g
b0 &
b0 ;
b0 z
1+
#8
0+
#10
10
1*
#15
05
1@
bz (
bz H
bz s
bz 1
bz M
bz V
bz `
bz e
bz k
bz p
bz x
bz |
bz !"
1{
0:
1G
b10000 &"
b10000 ."
00
0*
#20
b1 }
b1 ~
10
1*
#25
b0 )
b0 I
b1000 (
b1000 H
b1000 s
b1000 1
b1000 M
b1000 V
b1000 `
b1000 e
b1000 k
b1000 p
b1000 x
b1000 w
14
0>
0A
0G
b1000 &"
b1000 ."
00
0*
#30
b11110111 q
b1000 h
b1000 F
b1000 r
10
1*
#35
bz )
bz I
15
bz1000 1
bz1000 M
bz1000 V
bz1000 `
bz1000 e
bz1000 k
bz1000 p
bz1000 x
bz w
0@
b1000 i
0D
04
1>
1A
b100 &"
b100 ."
00
0*
#40
b111 t
b1000 =
b1000 u
b1000 v
10
1*
#45
b0 )
b0 I
12
b111 w
05
0C
b111 (
b111 H
b111 s
0>
1@
b111 1
b111 M
b111 V
b111 `
b111 e
b111 k
b111 p
b111 x
bz i
1D
b10 &"
b10 ."
00
0*
#50
b111 l
b11111000 N
b111 L
b111 O
b111 P
b111 Y
b111 j
10
1*
#55
bz )
bz I
bz (
bz H
bz s
02
bz 1
bz M
bz V
bz `
bz e
bz k
bz p
bz x
bz w
1C
1>
b1 &"
b1 ."
00
0*
#60
10
1*
#65
15
0@
b1 (
b1 H
b1 s
bz0001 1
bz0001 M
bz0001 V
bz0001 `
bz0001 e
bz0001 k
bz0001 p
bz0001 x
b1 |
b1 !"
0{
1:
b100000 &"
b100000 ."
00
0*
#70
b1110 t
b1 =
b1 u
b1 v
10
1*
#75
05
1@
bz (
bz H
bz s
bz 1
bz M
bz V
bz `
bz e
bz k
bz p
bz x
bz |
bz !"
1{
0:
1G
b10000 &"
b10000 ."
00
0*
#80
b10 }
b10 ~
10
1*
#85
b101 )
b101 I
b1001 (
b1001 H
b1001 s
b1011001 1
b1011001 M
b1011001 V
b1011001 `
b1011001 e
b1011001 k
b1011001 p
b1011001 x
b1011001 w
14
0>
0A
0G
b1000 &"
b1000 ."
00
0*
#90
b111 a
b0 c
1""
b111 W
b111 \
b111 ^
b111 _
b10100110 q
0*"
1)"
b101 <
b101 U
b101 [
b101 #"
b101 /"
b1001 h
b1011001 F
b1011001 r
10
1*
#95
bz )
bz I
15
bz1001 1
bz1001 M
bz1001 V
bz1001 `
bz1001 e
bz1001 k
bz1001 p
bz1001 x
bz w
0@
b1001 i
0D
04
1>
1A
b100 &"
b100 ."
00
0*
#100
b110 t
b1001 =
b1001 u
b1001 v
10
1*
#105
b0 )
b0 I
b110 w
05
13
b110 (
b110 H
b110 s
0>
1@
0$"
0B
b110 1
b110 M
b110 V
b110 `
b110 e
b110 k
b110 p
b110 x
bz i
1D
b10 &"
b10 ."
00
0*
#110
b1 a
b11111001 f
b1 W
b1 \
b1 ^
b1 _
b110 J
b110 X
b110 ]
b110 g
10
1*
#115
12
bz w
03
b1 (
b1 H
b1 s
0C
1>
1$"
1B
b1 1
b1 M
b1 V
b1 `
b1 e
b1 k
b1 p
b1 x
b1 b
b0 d
0S
18
b1 &"
b1 ."
00
0*
#120
b111 (
b111 H
b111 s
b111 1
b111 M
b111 V
b111 `
b111 e
b111 k
b111 p
b111 x
b111 b
b111 a
b111 W
b111 \
b111 ^
b111 _
b1 l
b11111110 N
b1 L
b1 O
b1 P
b1 Y
b1 j
10
1*
#125
02
bz )
bz I
1C
15
bz b
bz d
1S
0@
b10 (
b10 H
b10 s
08
bz0010 1
bz0010 M
bz0010 V
bz0010 `
bz0010 e
bz0010 k
bz0010 p
bz0010 x
b10 |
b10 !"
0{
1:
b100000 &"
b100000 ."
00
0*
#130
b1101 t
b10 =
b10 u
b10 v
10
1*
#135
05
1@
bz (
bz H
bz s
bz 1
bz M
bz V
bz `
bz e
bz k
bz p
bz x
bz |
bz !"
1{
0:
1G
b10000 &"
b10000 ."
00
0*
#140
b11 }
b11 ~
10
1*
#145
b1110 )
b1110 I
b1110 (
b1110 H
b1110 s
b11101110 1
b11101110 M
b11101110 V
b11101110 `
b11101110 e
b11101110 k
b11101110 p
b11101110 x
b11101110 w
14
0>
0A
0G
b1000 &"
b1000 ."
00
0*
#150
1("
0""
b10001 q
0)"
b1110 <
b1110 U
b1110 [
b1110 #"
b1110 /"
b1110 h
b11101110 F
b11101110 r
10
1*
#155
16
b1 (
b1 H
b1 s
b0 )
b0 I
bz w
0?
b1 m
b1 1
b1 M
b1 V
b1 `
b1 e
b1 k
b1 p
b1 x
b0 o
07
04
1>
1K
1A
b100 &"
b100 ."
00
0*
#160
b11111110 y
b1 &
b1 ;
b1 z
10
1*
#165
06
bz (
bz H
bz s
bz )
bz I
1?
bz m
bz 1
bz M
bz V
bz `
bz e
bz k
bz p
bz x
bz o
17
0K
b10 &"
b10 ."
00
0*
#170
10
1*
#175
b1 &"
b1 ."
00
0*
#180
10
1*
#185
15
0@
b11 (
b11 H
b11 s
bz0011 1
bz0011 M
bz0011 V
bz0011 `
bz0011 e
bz0011 k
bz0011 p
bz0011 x
b11 |
b11 !"
0{
1:
b100000 &"
b100000 ."
00
0*
#190
b1100 t
b11 =
b11 u
b11 v
10
1*
#195
05
1@
bz (
bz H
bz s
bz 1
bz M
bz V
bz `
bz e
bz k
bz p
bz x
bz |
bz !"
1{
0:
1G
b10000 &"
b10000 ."
00
0*
#200
b100 }
b100 ~
10
1*
#205
b1111 )
b1111 I
b1111 (
b1111 H
b1111 s
b11111111 1
b11111111 M
b11111111 V
b11111111 `
b11111111 e
b11111111 k
b11111111 p
b11111111 x
b11111111 w
14
0>
0A
0G
b1000 &"
b1000 ."
00
0*
#210
0("
0E
b0 q
b1111 <
b1111 U
b1111 [
b1111 #"
b1111 /"
b1111 h
b11111111 F
b11111111 r
z0
1*
#215
z0
0*
#220
z0
1*
#225
z0
0*
#230
z0
1*
#235
z0
0*
#240
z0
1*
#245
z0
0*
#250
z0
1*
#255
z0
0*
#260
z0
1*
#265
z0
0*
#270
z0
1*
#275
z0
0*
#280
z0
1*
#285
z0
0*
#290
z0
1*
#295
z0
0*
#300
z0
1*
#305
z0
0*
#310
z0
1*
#315
z0
0*
#320
z0
1*
#325
z0
0*
#330
z0
1*
#335
z0
0*
#340
z0
1*
#345
z0
0*
#350
z0
1*
#355
z0
0*
#360
z0
1*
#365
z0
0*
#370
z0
1*
#375
z0
0*
#380
z0
1*
#385
z0
0*
#390
z0
1*
#395
z0
0*
#400
z0
1*
#405
z0
0*
#410
z0
1*
#415
z0
0*
#420
z0
1*
#425
z0
0*
#430
z0
1*
#435
z0
0*
#440
z0
1*
#445
z0
0*
#450
z0
1*
#455
z0
0*
#460
z0
1*
#465
z0
0*
#470
z0
1*
#475
z0
0*
#480
z0
1*
#485
z0
0*
#490
z0
1*
#495
z0
0*
#500
z0
1*
#505
z0
0*
#508
