DSCH 3.5
VERSION 7/7/2023 6:13:49 PM
BB(41,-10,129,50)
SYM  #xor2
BB(90,-5,125,15)
TITLE 107 5  #xor2_1
MODEL 602
PROP                                                                                                                                    
REC(50,-5,0,0, )
VIS 0
PIN(90,0,0.000,0.000)a
PIN(90,10,0.000,0.000)b
PIN(125,5,0.000,0.000)out
LIG(98,12,94,15)
LIG(102,12,98,15)
LIG(118,5,125,5)
LIG(117,7,114,11)
LIG(118,5,117,7)
LIG(117,3,118,5)
LIG(114,-1,117,3)
LIG(109,-4,114,-1)
LIG(114,11,109,14)
LIG(109,14,98,15)
LIG(98,-5,109,-4)
LIG(104,8,102,12)
LIG(98,-5,102,-2)
LIG(102,-2,104,2)
LIG(104,2,105,5)
LIG(105,5,104,8)
LIG(94,-5,98,-2)
LIG(98,-2,100,2)
LIG(100,2,101,5)
LIG(101,5,100,8)
LIG(100,8,98,12)
LIG(90,0,99,0)
LIG(90,10,99,10)
VLG xor xor2(out,a,b);
FSYM
SYM  #and2
BB(90,25,125,45)
TITLE 102 36  #and2_2
MODEL 402
PROP                                                                                                                                    
REC(50,-5,0,0, )
VIS 0
PIN(90,40,0.000,0.000)b
PIN(90,30,0.000,0.000)a
PIN(125,35,0.000,0.000)s
LIG(90,40,98,40)
LIG(98,25,98,45)
LIG(118,35,125,35)
LIG(117,37,114,41)
LIG(118,35,117,37)
LIG(117,33,118,35)
LIG(114,29,117,33)
LIG(109,26,114,29)
LIG(114,41,109,44)
LIG(109,44,98,45)
LIG(98,25,109,26)
LIG(90,30,98,30)
VLG and and2(out,a,b);
FSYM
SYM  #light
BB(123,20,129,34)
TITLE 125 34  #BO
MODEL 49
PROP                                                                                                                                    
REC(124,21,4,4,r)
VIS 1
PIN(125,35,0.000,0.000)BO
LIG(128,26,128,21)
LIG(128,21,127,20)
LIG(124,21,124,26)
LIG(127,31,127,28)
LIG(126,31,129,31)
LIG(126,33,128,31)
LIG(127,33,129,31)
LIG(123,28,129,28)
LIG(125,28,125,35)
LIG(123,26,123,28)
LIG(129,26,123,26)
LIG(129,28,129,26)
LIG(125,20,124,21)
LIG(127,20,125,20)
FSYM
SYM  #light
BB(123,-10,129,4)
TITLE 125 4  #DIFF
MODEL 49
PROP                                                                                                                                    
REC(124,-9,4,4,r)
VIS 1
PIN(125,5,0.000,0.000)DIFF
LIG(128,-4,128,-9)
LIG(128,-9,127,-10)
LIG(124,-9,124,-4)
LIG(127,1,127,-2)
LIG(126,1,129,1)
LIG(126,3,128,1)
LIG(127,3,129,1)
LIG(123,-2,129,-2)
LIG(125,-2,125,5)
LIG(123,-4,123,-2)
LIG(129,-4,123,-4)
LIG(129,-2,129,-4)
LIG(125,-10,124,-9)
LIG(127,-10,125,-10)
FSYM
SYM  #button
BB(41,-4,50,4)
TITLE 45 0  #A
MODEL 59
PROP                                                                                                                                    
REC(42,-3,6,6,r)
VIS 1
PIN(50,0,0.000,0.000)A
LIG(49,0,50,0)
LIG(41,4,41,-4)
LIG(49,4,41,4)
LIG(49,-4,49,4)
LIG(41,-4,49,-4)
LIG(42,3,42,-3)
LIG(48,3,42,3)
LIG(48,-3,48,3)
LIG(42,-3,48,-3)
FSYM
SYM  #button
BB(41,6,50,14)
TITLE 45 10  #B
MODEL 59
PROP                                                                                                                                    
REC(42,7,6,6,r)
VIS 1
PIN(50,10,0.000,0.000)B
LIG(49,10,50,10)
LIG(41,14,41,6)
LIG(49,14,41,14)
LIG(49,6,49,14)
LIG(41,6,49,6)
LIG(42,13,42,7)
LIG(48,13,42,13)
LIG(48,7,48,13)
LIG(42,7,48,7)
FSYM
SYM  #inv
BB(55,30,90,50)
TITLE 70 40  #~
MODEL 101
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(55,40,0.000,0.000)in
PIN(90,40,0.003,0.002)out
LIG(55,40,65,40)
LIG(65,30,65,50)
LIG(65,30,80,40)
LIG(65,50,80,40)
LIG(82,40,82,40)
LIG(84,40,90,40)
VLG not not1(out,in);
FSYM
CNC(55 0)
CNC(55 0)
LIG(55,0,55,40)
LIG(50,10,90,10)
LIG(90,30,90,10)
LIG(55,0,90,0)
LIG(50,0,55,0)
FFIG D:\VLSI_COURSE\HS.sch
