digraph SinglePortMem_1 {
stylesheet = "styles.css"
rankdir="LR" 

subgraph cluster_SinglePortMem_1 {
  label="SinglePortMem_1"
  URL=""
  bgcolor="#FFF8DC"
  cluster_SinglePortMem_1_clock [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="clock" rank="0"]
     
cluster_SinglePortMem_1_io_en [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_en" rank="0"]
     
cluster_SinglePortMem_1_io_we [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_we" rank="0"]
     
cluster_SinglePortMem_1_io_addr [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_addr" rank="0"]
     
cluster_SinglePortMem_1_io_din [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_din" rank="0"]
     
cluster_SinglePortMem_1_io_dout [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_dout" rank="1000"]
     

struct_cluster_SinglePortMem_1_mem [shape="plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#DA70D6">
  <TR>
    <TD>Mem mem </TD>
  </TR>
    
<TR><TD>read port _T_28</TD></TR>
            
<TR><TD PORT="_T_28_en">en</TD></TR>
          
<TR><TD PORT="_T_28_addr">addr</TD></TR>
          
<TR><TD PORT="_T_28_data">data</TD></TR>
          
<TR><TD PORT="_T_28_clk">clk</TD></TR>
    
<TR><TD>write port _T_26</TD></TR>
            
<TR><TD PORT="_T_26_en">en</TD></TR>
          
<TR><TD PORT="_T_26_addr">addr</TD></TR>
          
<TR><TD PORT="_T_26_data">data</TD></TR>
          
<TR><TD PORT="_T_26_mask">mask</TD></TR>
          
<TR><TD PORT="_T_26_clk">clk</TD></TR>
    
</TABLE>>];
    

op_and_14999 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_1753008680 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">0</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">1</TD>
  </TR>
</TABLE>>];
       

op_and_15000 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       
cluster_SinglePortMem_1_lit15001 [shape="circle" style="filled" BGCOLOR="#C0C0C0" label="1"]
     

  cluster_SinglePortMem_1_io_addr -> struct_cluster_SinglePortMem_1_mem:_T_26_addr
  cluster_SinglePortMem_1_io_en -> op_and_14999:in1
  op_and_15000:out -> struct_cluster_SinglePortMem_1_mem:_T_26_en
  struct_cluster_SinglePortMem_1_mem:_T_28_data -> cluster_SinglePortMem_1_io_dout
  cluster_SinglePortMem_1_io_we -> op_and_15000:in2
  cluster_SinglePortMem_1_io_din -> struct_cluster_SinglePortMem_1_mem:_T_26_data
  cluster_SinglePortMem_1_io_addr -> struct_cluster_SinglePortMem_1_mem:_T_28_addr
  cluster_SinglePortMem_1_io_en -> op_and_15000:in1
  cluster_SinglePortMem_1_clock -> struct_cluster_SinglePortMem_1_mem:_T_26_clk
  cluster_SinglePortMem_1_io_we -> mux_1753008680:select
  mux_1753008680:out -> op_and_14999:in2
  cluster_SinglePortMem_1_lit15001 -> struct_cluster_SinglePortMem_1_mem:_T_26_mask
  cluster_SinglePortMem_1_clock -> struct_cluster_SinglePortMem_1_mem:_T_28_clk
  op_and_14999:out -> struct_cluster_SinglePortMem_1_mem:_T_28_en
  
  
}
     
}
