

================================================================
== Vitis HLS Report for 'SpMV'
================================================================
* Date:           Wed Jan  8 20:12:06 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 236
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 23 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 45 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 67 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 89 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 111 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 133 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 155 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 177 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 199 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 221 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.36>
ST_1 : Operation 237 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r"   --->   Operation 237 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 238 [1/1] (1.00ns)   --->   "%vector_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %vector"   --->   Operation 238 'read' 'vector_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 239 [1/1] (1.00ns)   --->   "%numOfRows_read = read i5 @_ssdm_op_Read.s_axilite.i5, i5 %numOfRows"   --->   Operation 239 'read' 'numOfRows_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 240 [1/1] (1.00ns)   --->   "%rowPointers_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %rowPointers"   --->   Operation 240 'read' 'rowPointers_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 241 [1/1] (1.00ns)   --->   "%columnIndexes_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %columnIndexes"   --->   Operation 241 'read' 'columnIndexes_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 242 [1/1] (1.00ns)   --->   "%values_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %values"   --->   Operation 242 'read' 'values_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%sum_27_loc = alloca i64 1"   --->   Operation 243 'alloca' 'sum_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%sum_24_loc = alloca i64 1"   --->   Operation 244 'alloca' 'sum_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%sum_21_loc = alloca i64 1"   --->   Operation 245 'alloca' 'sum_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%sum_18_loc = alloca i64 1"   --->   Operation 246 'alloca' 'sum_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%sum_15_loc = alloca i64 1"   --->   Operation 247 'alloca' 'sum_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%sum_12_loc = alloca i64 1"   --->   Operation 248 'alloca' 'sum_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%sum_9_loc = alloca i64 1"   --->   Operation 249 'alloca' 'sum_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%sum_6_loc = alloca i64 1"   --->   Operation 250 'alloca' 'sum_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%sum_3_loc = alloca i64 1"   --->   Operation 251 'alloca' 'sum_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 252 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_18" [SpMV.cpp:3]   --->   Operation 253 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 100, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 254 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 255 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 100, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 256 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1"   --->   Operation 257 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 11, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 258 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 259 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 10, void @empty_5, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 260 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 261 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 10, void @empty_6, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 262 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem4"   --->   Operation 263 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %values, void @empty_7, i32 4294967295, i32 4294967295, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 264 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %values, void @empty_12, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 265 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %columnIndexes, void @empty_7, i32 4294967295, i32 4294967295, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 266 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %columnIndexes, void @empty_12, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rowPointers, void @empty_7, i32 4294967295, i32 4294967295, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 268 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rowPointers, void @empty_12, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 269 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %numOfRows"   --->   Operation 270 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %numOfRows, void @empty_7, i32 4294967295, i32 4294967295, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 271 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %numOfRows, void @empty_12, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 272 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vector, void @empty_7, i32 4294967295, i32 4294967295, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 273 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vector, void @empty_12, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 274 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_7, i32 4294967295, i32 4294967295, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_17, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 275 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_12, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 276 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_9, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 277 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (1.78ns)   --->   "%icmp_ln35 = icmp_eq  i5 %numOfRows_read, i5 0" [SpMV.cpp:35]   --->   Operation 278 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (1.58ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %spmv_loop_internal, void %for.inc19" [SpMV.cpp:35]   --->   Operation 279 'br' 'br_ln35' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %rowPointers_read, i32 1, i32 63" [SpMV.cpp:37]   --->   Operation 280 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i63 %trunc_ln" [SpMV.cpp:37]   --->   Operation 281 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln37" [SpMV.cpp:37]   --->   Operation 282 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [8/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i64 1" [SpMV.cpp:37]   --->   Operation 283 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 284 [1/1] (3.52ns)   --->   "%empty = add i64 %rowPointers_read, i64 2"   --->   Operation 284 'add' 'empty' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%p_cast = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty, i32 1, i32 63"   --->   Operation 285 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i63 %p_cast"   --->   Operation 286 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%gmem2_addr_1 = getelementptr i16 %gmem2, i64 %p_cast_cast"   --->   Operation 287 'getelementptr' 'gmem2_addr_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 288 [7/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i64 1" [SpMV.cpp:37]   --->   Operation 288 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 289 [8/8] (7.30ns)   --->   "%gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_1, i64 1"   --->   Operation 289 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 290 [6/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i64 1" [SpMV.cpp:37]   --->   Operation 290 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 291 [7/8] (7.30ns)   --->   "%gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_1, i64 1"   --->   Operation 291 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 292 [5/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i64 1" [SpMV.cpp:37]   --->   Operation 292 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 293 [6/8] (7.30ns)   --->   "%gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_1, i64 1"   --->   Operation 293 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 294 [4/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i64 1" [SpMV.cpp:37]   --->   Operation 294 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 295 [5/8] (7.30ns)   --->   "%gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_1, i64 1"   --->   Operation 295 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 296 [3/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i64 1" [SpMV.cpp:37]   --->   Operation 296 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 297 [4/8] (7.30ns)   --->   "%gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_1, i64 1"   --->   Operation 297 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 298 [2/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i64 1" [SpMV.cpp:37]   --->   Operation 298 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 299 [3/8] (7.30ns)   --->   "%gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_1, i64 1"   --->   Operation 299 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 300 [1/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i64 1" [SpMV.cpp:37]   --->   Operation 300 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 301 [2/8] (7.30ns)   --->   "%gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_1, i64 1"   --->   Operation 301 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 302 [1/1] (7.30ns)   --->   "%gmem2_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr" [SpMV.cpp:37]   --->   Operation 302 'read' 'gmem2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 303 [1/1] (0.00ns)   --->   "%j = trunc i16 %gmem2_addr_read" [SpMV.cpp:37]   --->   Operation 303 'trunc' 'j' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 304 [1/8] (7.30ns)   --->   "%gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_1, i64 1"   --->   Operation 304 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 305 [1/1] (7.30ns)   --->   "%gmem2_addr_1_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_1"   --->   Operation 305 'read' 'gmem2_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%empty_38 = trunc i16 %gmem2_addr_1_read"   --->   Operation 306 'trunc' 'empty_38' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.34>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i9 %j" [SpMV.cpp:37]   --->   Operation 307 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37)   --->   "%zext_ln37_1 = zext i9 %j" [SpMV.cpp:37]   --->   Operation 308 'zext' 'zext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 309 [1/1] (1.82ns)   --->   "%icmp_ln37 = icmp_ugt  i9 %j, i9 %empty_38" [SpMV.cpp:37]   --->   Operation 309 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37)   --->   "%select_ln37_2 = select i1 %icmp_ln37, i9 %j, i9 %empty_38" [SpMV.cpp:37]   --->   Operation 310 'select' 'select_ln37_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37)   --->   "%zext_ln37_3 = zext i9 %select_ln37_2" [SpMV.cpp:37]   --->   Operation 311 'zext' 'zext_ln37_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 312 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln37 = sub i10 %zext_ln37_3, i10 %zext_ln37_1" [SpMV.cpp:37]   --->   Operation 312 'sub' 'sub_ln37' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i10 %sub_ln37" [SpMV.cpp:37]   --->   Operation 313 'trunc' 'trunc_ln37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 314 [1/1] (1.73ns)   --->   "%icmp_ln37_1 = icmp_sgt  i10 %sub_ln37, i10 0" [SpMV.cpp:37]   --->   Operation 314 'icmp' 'icmp_ln37_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 315 [1/1] (0.96ns)   --->   "%select_ln37_1 = select i1 %icmp_ln37_1, i9 %trunc_ln37, i9 0" [SpMV.cpp:37]   --->   Operation 315 'select' 'select_ln37_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 316 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %j, i2 0" [SpMV.cpp:37]   --->   Operation 316 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln37_7 = zext i11 %shl_ln" [SpMV.cpp:37]   --->   Operation 317 'zext' 'zext_ln37_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 318 [1/1] (3.52ns)   --->   "%add_ln37 = add i64 %zext_ln37_7, i64 %values_read" [SpMV.cpp:37]   --->   Operation 318 'add' 'add_ln37' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln37_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37, i32 2, i32 63" [SpMV.cpp:37]   --->   Operation 319 'partselect' 'trunc_ln37_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 320 [1/1] (3.52ns)   --->   "%add_ln37_1 = add i64 %zext_ln37, i64 %columnIndexes_read" [SpMV.cpp:37]   --->   Operation 320 'add' 'add_ln37_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln37_5 = zext i9 %select_ln37_1" [SpMV.cpp:37]   --->   Operation 321 'zext' 'zext_ln37_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln37_1 = sext i62 %trunc_ln37_2" [SpMV.cpp:37]   --->   Operation 322 'sext' 'sext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 323 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln37_1" [SpMV.cpp:37]   --->   Operation 323 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 324 [8/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 %zext_ln37_5" [SpMV.cpp:37]   --->   Operation 324 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 325 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %add_ln37_1" [SpMV.cpp:37]   --->   Operation 325 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 326 [8/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i64 %zext_ln37_5" [SpMV.cpp:37]   --->   Operation 326 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 327 [7/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 %zext_ln37_5" [SpMV.cpp:37]   --->   Operation 327 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 328 [7/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i64 %zext_ln37_5" [SpMV.cpp:37]   --->   Operation 328 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 329 [6/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 %zext_ln37_5" [SpMV.cpp:37]   --->   Operation 329 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 330 [6/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i64 %zext_ln37_5" [SpMV.cpp:37]   --->   Operation 330 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 331 [5/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 %zext_ln37_5" [SpMV.cpp:37]   --->   Operation 331 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 332 [5/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i64 %zext_ln37_5" [SpMV.cpp:37]   --->   Operation 332 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 333 [4/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 %zext_ln37_5" [SpMV.cpp:37]   --->   Operation 333 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 334 [4/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i64 %zext_ln37_5" [SpMV.cpp:37]   --->   Operation 334 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 335 [3/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 %zext_ln37_5" [SpMV.cpp:37]   --->   Operation 335 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 336 [3/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i64 %zext_ln37_5" [SpMV.cpp:37]   --->   Operation 336 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 337 [2/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 %zext_ln37_5" [SpMV.cpp:37]   --->   Operation 337 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 338 [2/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i64 %zext_ln37_5" [SpMV.cpp:37]   --->   Operation 338 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 339 [1/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 %zext_ln37_5" [SpMV.cpp:37]   --->   Operation 339 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 340 [1/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i64 %zext_ln37_5" [SpMV.cpp:37]   --->   Operation 340 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 1.58>
ST_21 : Operation 341 [2/2] (1.58ns)   --->   "%call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal, i9 %j, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_38, i62 %trunc_ln37_2, i64 %add_ln37_1, i64 %vector_read, i32 %sum_loc" [SpMV.cpp:37]   --->   Operation 341 'call' 'call_ln37' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 342 [1/2] (0.00ns)   --->   "%call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal, i9 %j, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_38, i62 %trunc_ln37_2, i64 %add_ln37_1, i64 %vector_read, i32 %sum_loc" [SpMV.cpp:37]   --->   Operation 342 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 3.52>
ST_23 : Operation 343 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 343 'load' 'sum_loc_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_23 : Operation 344 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc19"   --->   Operation 344 'br' 'br_ln0' <Predicate = (!icmp_ln35)> <Delay = 1.58>
ST_23 : Operation 345 [1/1] (0.00ns)   --->   "%sum_1 = phi i32 %sum_loc_load, void %spmv_loop_internal, i32 0, void %entry"   --->   Operation 345 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 346 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %numOfRows_read, i32 1, i32 4" [SpMV.cpp:35]   --->   Operation 346 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 347 [1/1] (1.73ns)   --->   "%icmp_ln35_1 = icmp_eq  i4 %tmp, i4 0" [SpMV.cpp:35]   --->   Operation 347 'icmp' 'icmp_ln35_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 348 [1/1] (1.58ns)   --->   "%br_ln35 = br i1 %icmp_ln35_1, void %spmv_loop_internal.1, void %for.inc19.1" [SpMV.cpp:35]   --->   Operation 348 'br' 'br_ln35' <Predicate = true> <Delay = 1.58>
ST_23 : Operation 349 [1/1] (3.52ns)   --->   "%add_ln37_2 = add i64 %rowPointers_read, i64 2" [SpMV.cpp:37]   --->   Operation 349 'add' 'add_ln37_2' <Predicate = (!icmp_ln35 & !icmp_ln35_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln37_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln37_2, i32 1, i32 63" [SpMV.cpp:37]   --->   Operation 350 'partselect' 'trunc_ln37_3' <Predicate = (!icmp_ln35 & !icmp_ln35_1)> <Delay = 0.00>
ST_23 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln37_2 = sext i63 %trunc_ln37_3" [SpMV.cpp:37]   --->   Operation 351 'sext' 'sext_ln37_2' <Predicate = (!icmp_ln35 & !icmp_ln35_1)> <Delay = 0.00>
ST_23 : Operation 352 [1/1] (0.00ns)   --->   "%gmem2_addr_2 = getelementptr i16 %gmem2, i64 %sext_ln37_2" [SpMV.cpp:37]   --->   Operation 352 'getelementptr' 'gmem2_addr_2' <Predicate = (!icmp_ln35 & !icmp_ln35_1)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 353 [8/8] (7.30ns)   --->   "%gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_2, i64 1" [SpMV.cpp:37]   --->   Operation 353 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 354 [1/1] (3.52ns)   --->   "%empty_41 = add i64 %rowPointers_read, i64 4"   --->   Operation 354 'add' 'empty_41' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 355 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_41, i32 1, i32 63"   --->   Operation 355 'partselect' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 356 [1/1] (0.00ns)   --->   "%p_cast2_cast = sext i63 %p_cast2"   --->   Operation 356 'sext' 'p_cast2_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 357 [1/1] (0.00ns)   --->   "%gmem2_addr_3 = getelementptr i16 %gmem2, i64 %p_cast2_cast"   --->   Operation 357 'getelementptr' 'gmem2_addr_3' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 358 [7/8] (7.30ns)   --->   "%gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_2, i64 1" [SpMV.cpp:37]   --->   Operation 358 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 359 [8/8] (7.30ns)   --->   "%gmem2_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_3, i64 1"   --->   Operation 359 'readreq' 'gmem2_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 360 [6/8] (7.30ns)   --->   "%gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_2, i64 1" [SpMV.cpp:37]   --->   Operation 360 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 361 [7/8] (7.30ns)   --->   "%gmem2_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_3, i64 1"   --->   Operation 361 'readreq' 'gmem2_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 362 [5/8] (7.30ns)   --->   "%gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_2, i64 1" [SpMV.cpp:37]   --->   Operation 362 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 363 [6/8] (7.30ns)   --->   "%gmem2_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_3, i64 1"   --->   Operation 363 'readreq' 'gmem2_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 364 [4/8] (7.30ns)   --->   "%gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_2, i64 1" [SpMV.cpp:37]   --->   Operation 364 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 365 [5/8] (7.30ns)   --->   "%gmem2_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_3, i64 1"   --->   Operation 365 'readreq' 'gmem2_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 366 [3/8] (7.30ns)   --->   "%gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_2, i64 1" [SpMV.cpp:37]   --->   Operation 366 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 367 [4/8] (7.30ns)   --->   "%gmem2_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_3, i64 1"   --->   Operation 367 'readreq' 'gmem2_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 368 [2/8] (7.30ns)   --->   "%gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_2, i64 1" [SpMV.cpp:37]   --->   Operation 368 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 369 [3/8] (7.30ns)   --->   "%gmem2_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_3, i64 1"   --->   Operation 369 'readreq' 'gmem2_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 370 [1/8] (7.30ns)   --->   "%gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_2, i64 1" [SpMV.cpp:37]   --->   Operation 370 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 371 [2/8] (7.30ns)   --->   "%gmem2_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_3, i64 1"   --->   Operation 371 'readreq' 'gmem2_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 372 [1/1] (7.30ns)   --->   "%gmem2_addr_2_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_2" [SpMV.cpp:37]   --->   Operation 372 'read' 'gmem2_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 373 [1/1] (0.00ns)   --->   "%j_8 = trunc i16 %gmem2_addr_2_read" [SpMV.cpp:37]   --->   Operation 373 'trunc' 'j_8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 374 [1/8] (7.30ns)   --->   "%gmem2_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_3, i64 1"   --->   Operation 374 'readreq' 'gmem2_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 375 [1/1] (7.30ns)   --->   "%gmem2_addr_3_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_3"   --->   Operation 375 'read' 'gmem2_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 376 [1/1] (0.00ns)   --->   "%empty_42 = trunc i16 %gmem2_addr_3_read"   --->   Operation 376 'trunc' 'empty_42' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 6.34>
ST_34 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i9 %j_8" [SpMV.cpp:37]   --->   Operation 377 'zext' 'zext_ln37_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_1)   --->   "%zext_ln37_9 = zext i9 %j_8" [SpMV.cpp:37]   --->   Operation 378 'zext' 'zext_ln37_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 379 [1/1] (1.82ns)   --->   "%icmp_ln37_2 = icmp_ugt  i9 %j_8, i9 %empty_42" [SpMV.cpp:37]   --->   Operation 379 'icmp' 'icmp_ln37_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_1)   --->   "%select_ln37 = select i1 %icmp_ln37_2, i9 %j_8, i9 %empty_42" [SpMV.cpp:37]   --->   Operation 380 'select' 'select_ln37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_1)   --->   "%zext_ln37_11 = zext i9 %select_ln37" [SpMV.cpp:37]   --->   Operation 381 'zext' 'zext_ln37_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 382 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln37_1 = sub i10 %zext_ln37_11, i10 %zext_ln37_9" [SpMV.cpp:37]   --->   Operation 382 'sub' 'sub_ln37_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln37_4 = trunc i10 %sub_ln37_1" [SpMV.cpp:37]   --->   Operation 383 'trunc' 'trunc_ln37_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 384 [1/1] (1.73ns)   --->   "%icmp_ln37_3 = icmp_sgt  i10 %sub_ln37_1, i10 0" [SpMV.cpp:37]   --->   Operation 384 'icmp' 'icmp_ln37_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 385 [1/1] (0.96ns)   --->   "%select_ln37_3 = select i1 %icmp_ln37_3, i9 %trunc_ln37_4, i9 0" [SpMV.cpp:37]   --->   Operation 385 'select' 'select_ln37_3' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 386 [1/1] (0.00ns)   --->   "%shl_ln37_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %j_8, i2 0" [SpMV.cpp:37]   --->   Operation 386 'bitconcatenate' 'shl_ln37_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln37_15 = zext i11 %shl_ln37_1" [SpMV.cpp:37]   --->   Operation 387 'zext' 'zext_ln37_15' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 388 [1/1] (3.52ns)   --->   "%add_ln37_3 = add i64 %zext_ln37_15, i64 %values_read" [SpMV.cpp:37]   --->   Operation 388 'add' 'add_ln37_3' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln37_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37_3, i32 2, i32 63" [SpMV.cpp:37]   --->   Operation 389 'partselect' 'trunc_ln37_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 390 [1/1] (3.52ns)   --->   "%add_ln37_4 = add i64 %zext_ln37_2, i64 %columnIndexes_read" [SpMV.cpp:37]   --->   Operation 390 'add' 'add_ln37_4' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln37_13 = zext i9 %select_ln37_3" [SpMV.cpp:37]   --->   Operation 391 'zext' 'zext_ln37_13' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln37_3 = sext i62 %trunc_ln37_5" [SpMV.cpp:37]   --->   Operation 392 'sext' 'sext_ln37_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 393 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i32 %gmem0, i64 %sext_ln37_3" [SpMV.cpp:37]   --->   Operation 393 'getelementptr' 'gmem0_addr_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 394 [8/8] (7.30ns)   --->   "%empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 %zext_ln37_13" [SpMV.cpp:37]   --->   Operation 394 'readreq' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 395 [1/1] (0.00ns)   --->   "%gmem1_addr_1 = getelementptr i8 %gmem1, i64 %add_ln37_4" [SpMV.cpp:37]   --->   Operation 395 'getelementptr' 'gmem1_addr_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 396 [8/8] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_1, i64 %zext_ln37_13" [SpMV.cpp:37]   --->   Operation 396 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 397 [7/8] (7.30ns)   --->   "%empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 %zext_ln37_13" [SpMV.cpp:37]   --->   Operation 397 'readreq' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 398 [7/8] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_1, i64 %zext_ln37_13" [SpMV.cpp:37]   --->   Operation 398 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 399 [6/8] (7.30ns)   --->   "%empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 %zext_ln37_13" [SpMV.cpp:37]   --->   Operation 399 'readreq' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 400 [6/8] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_1, i64 %zext_ln37_13" [SpMV.cpp:37]   --->   Operation 400 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 401 [5/8] (7.30ns)   --->   "%empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 %zext_ln37_13" [SpMV.cpp:37]   --->   Operation 401 'readreq' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 402 [5/8] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_1, i64 %zext_ln37_13" [SpMV.cpp:37]   --->   Operation 402 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 403 [4/8] (7.30ns)   --->   "%empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 %zext_ln37_13" [SpMV.cpp:37]   --->   Operation 403 'readreq' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 404 [4/8] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_1, i64 %zext_ln37_13" [SpMV.cpp:37]   --->   Operation 404 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 405 [3/8] (7.30ns)   --->   "%empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 %zext_ln37_13" [SpMV.cpp:37]   --->   Operation 405 'readreq' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 406 [3/8] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_1, i64 %zext_ln37_13" [SpMV.cpp:37]   --->   Operation 406 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 407 [2/8] (7.30ns)   --->   "%empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 %zext_ln37_13" [SpMV.cpp:37]   --->   Operation 407 'readreq' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 408 [2/8] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_1, i64 %zext_ln37_13" [SpMV.cpp:37]   --->   Operation 408 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 409 [1/8] (7.30ns)   --->   "%empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 %zext_ln37_13" [SpMV.cpp:37]   --->   Operation 409 'readreq' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 410 [1/8] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_1, i64 %zext_ln37_13" [SpMV.cpp:37]   --->   Operation 410 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 1.58>
ST_43 : Operation 411 [2/2] (1.58ns)   --->   "%call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal1, i9 %j_8, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_42, i62 %trunc_ln37_5, i64 %add_ln37_4, i64 %vector_read, i32 %sum_3_loc" [SpMV.cpp:37]   --->   Operation 411 'call' 'call_ln37' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 0.00>
ST_44 : Operation 412 [1/2] (0.00ns)   --->   "%call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal1, i9 %j_8, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_42, i62 %trunc_ln37_5, i64 %add_ln37_4, i64 %vector_read, i32 %sum_3_loc" [SpMV.cpp:37]   --->   Operation 412 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 3.52>
ST_45 : Operation 413 [1/1] (0.00ns)   --->   "%sum_3_loc_load = load i32 %sum_3_loc"   --->   Operation 413 'load' 'sum_3_loc_load' <Predicate = (!icmp_ln35_1)> <Delay = 0.00>
ST_45 : Operation 414 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc19.1"   --->   Operation 414 'br' 'br_ln0' <Predicate = (!icmp_ln35_1)> <Delay = 1.58>
ST_45 : Operation 415 [1/1] (0.00ns)   --->   "%sum_5 = phi i32 %sum_3_loc_load, void %spmv_loop_internal.1, i32 0, void %for.inc19"   --->   Operation 415 'phi' 'sum_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 416 [1/1] (1.78ns)   --->   "%icmp_ln35_2 = icmp_ugt  i5 %numOfRows_read, i5 2" [SpMV.cpp:35]   --->   Operation 416 'icmp' 'icmp_ln35_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 417 [1/1] (1.58ns)   --->   "%br_ln35 = br i1 %icmp_ln35_2, void %for.inc19.2, void %spmv_loop_internal.2" [SpMV.cpp:35]   --->   Operation 417 'br' 'br_ln35' <Predicate = true> <Delay = 1.58>
ST_45 : Operation 418 [1/1] (3.52ns)   --->   "%add_ln37_5 = add i64 %rowPointers_read, i64 4" [SpMV.cpp:37]   --->   Operation 418 'add' 'add_ln37_5' <Predicate = (!icmp_ln35_1 & icmp_ln35_2)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln37_6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln37_5, i32 1, i32 63" [SpMV.cpp:37]   --->   Operation 419 'partselect' 'trunc_ln37_6' <Predicate = (!icmp_ln35_1 & icmp_ln35_2)> <Delay = 0.00>
ST_45 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln37_4 = sext i63 %trunc_ln37_6" [SpMV.cpp:37]   --->   Operation 420 'sext' 'sext_ln37_4' <Predicate = (!icmp_ln35_1 & icmp_ln35_2)> <Delay = 0.00>
ST_45 : Operation 421 [1/1] (0.00ns)   --->   "%gmem2_addr_4 = getelementptr i16 %gmem2, i64 %sext_ln37_4" [SpMV.cpp:37]   --->   Operation 421 'getelementptr' 'gmem2_addr_4' <Predicate = (!icmp_ln35_1 & icmp_ln35_2)> <Delay = 0.00>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 422 [8/8] (7.30ns)   --->   "%gmem2_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_4, i64 1" [SpMV.cpp:37]   --->   Operation 422 'readreq' 'gmem2_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 423 [1/1] (3.52ns)   --->   "%empty_45 = add i64 %rowPointers_read, i64 6"   --->   Operation 423 'add' 'empty_45' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 424 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_45, i32 1, i32 63"   --->   Operation 424 'partselect' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 425 [1/1] (0.00ns)   --->   "%p_cast4_cast = sext i63 %p_cast4"   --->   Operation 425 'sext' 'p_cast4_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 426 [1/1] (0.00ns)   --->   "%gmem2_addr_5 = getelementptr i16 %gmem2, i64 %p_cast4_cast"   --->   Operation 426 'getelementptr' 'gmem2_addr_5' <Predicate = true> <Delay = 0.00>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 427 [7/8] (7.30ns)   --->   "%gmem2_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_4, i64 1" [SpMV.cpp:37]   --->   Operation 427 'readreq' 'gmem2_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 428 [8/8] (7.30ns)   --->   "%gmem2_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_5, i64 1"   --->   Operation 428 'readreq' 'gmem2_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 429 [6/8] (7.30ns)   --->   "%gmem2_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_4, i64 1" [SpMV.cpp:37]   --->   Operation 429 'readreq' 'gmem2_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 430 [7/8] (7.30ns)   --->   "%gmem2_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_5, i64 1"   --->   Operation 430 'readreq' 'gmem2_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 431 [5/8] (7.30ns)   --->   "%gmem2_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_4, i64 1" [SpMV.cpp:37]   --->   Operation 431 'readreq' 'gmem2_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 432 [6/8] (7.30ns)   --->   "%gmem2_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_5, i64 1"   --->   Operation 432 'readreq' 'gmem2_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 433 [4/8] (7.30ns)   --->   "%gmem2_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_4, i64 1" [SpMV.cpp:37]   --->   Operation 433 'readreq' 'gmem2_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 434 [5/8] (7.30ns)   --->   "%gmem2_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_5, i64 1"   --->   Operation 434 'readreq' 'gmem2_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 435 [3/8] (7.30ns)   --->   "%gmem2_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_4, i64 1" [SpMV.cpp:37]   --->   Operation 435 'readreq' 'gmem2_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 436 [4/8] (7.30ns)   --->   "%gmem2_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_5, i64 1"   --->   Operation 436 'readreq' 'gmem2_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 437 [2/8] (7.30ns)   --->   "%gmem2_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_4, i64 1" [SpMV.cpp:37]   --->   Operation 437 'readreq' 'gmem2_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 438 [3/8] (7.30ns)   --->   "%gmem2_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_5, i64 1"   --->   Operation 438 'readreq' 'gmem2_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 439 [1/8] (7.30ns)   --->   "%gmem2_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_4, i64 1" [SpMV.cpp:37]   --->   Operation 439 'readreq' 'gmem2_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 440 [2/8] (7.30ns)   --->   "%gmem2_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_5, i64 1"   --->   Operation 440 'readreq' 'gmem2_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 441 [1/1] (7.30ns)   --->   "%gmem2_addr_4_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_4" [SpMV.cpp:37]   --->   Operation 441 'read' 'gmem2_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 442 [1/1] (0.00ns)   --->   "%j_9 = trunc i16 %gmem2_addr_4_read" [SpMV.cpp:37]   --->   Operation 442 'trunc' 'j_9' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 443 [1/8] (7.30ns)   --->   "%gmem2_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_5, i64 1"   --->   Operation 443 'readreq' 'gmem2_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 444 [1/1] (7.30ns)   --->   "%gmem2_addr_5_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_5"   --->   Operation 444 'read' 'gmem2_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 445 [1/1] (0.00ns)   --->   "%empty_46 = trunc i16 %gmem2_addr_5_read"   --->   Operation 445 'trunc' 'empty_46' <Predicate = true> <Delay = 0.00>

State 56 <SV = 55> <Delay = 6.34>
ST_56 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln37_4 = zext i9 %j_9" [SpMV.cpp:37]   --->   Operation 446 'zext' 'zext_ln37_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_2)   --->   "%zext_ln37_17 = zext i9 %j_9" [SpMV.cpp:37]   --->   Operation 447 'zext' 'zext_ln37_17' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 448 [1/1] (1.82ns)   --->   "%icmp_ln37_4 = icmp_ugt  i9 %j_9, i9 %empty_46" [SpMV.cpp:37]   --->   Operation 448 'icmp' 'icmp_ln37_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_2)   --->   "%select_ln37_4 = select i1 %icmp_ln37_4, i9 %j_9, i9 %empty_46" [SpMV.cpp:37]   --->   Operation 449 'select' 'select_ln37_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_2)   --->   "%zext_ln37_19 = zext i9 %select_ln37_4" [SpMV.cpp:37]   --->   Operation 450 'zext' 'zext_ln37_19' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 451 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln37_2 = sub i10 %zext_ln37_19, i10 %zext_ln37_17" [SpMV.cpp:37]   --->   Operation 451 'sub' 'sub_ln37_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln37_12 = trunc i10 %sub_ln37_2" [SpMV.cpp:37]   --->   Operation 452 'trunc' 'trunc_ln37_12' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 453 [1/1] (1.73ns)   --->   "%icmp_ln37_5 = icmp_sgt  i10 %sub_ln37_2, i10 0" [SpMV.cpp:37]   --->   Operation 453 'icmp' 'icmp_ln37_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 454 [1/1] (0.96ns)   --->   "%select_ln37_5 = select i1 %icmp_ln37_5, i9 %trunc_ln37_12, i9 0" [SpMV.cpp:37]   --->   Operation 454 'select' 'select_ln37_5' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 455 [1/1] (0.00ns)   --->   "%shl_ln37_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %j_9, i2 0" [SpMV.cpp:37]   --->   Operation 455 'bitconcatenate' 'shl_ln37_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln37_21 = zext i11 %shl_ln37_2" [SpMV.cpp:37]   --->   Operation 456 'zext' 'zext_ln37_21' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 457 [1/1] (3.52ns)   --->   "%add_ln37_6 = add i64 %zext_ln37_21, i64 %values_read" [SpMV.cpp:37]   --->   Operation 457 'add' 'add_ln37_6' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln37_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37_6, i32 2, i32 63" [SpMV.cpp:37]   --->   Operation 458 'partselect' 'trunc_ln37_8' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 459 [1/1] (3.52ns)   --->   "%add_ln37_7 = add i64 %zext_ln37_4, i64 %columnIndexes_read" [SpMV.cpp:37]   --->   Operation 459 'add' 'add_ln37_7' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln37_20 = zext i9 %select_ln37_5" [SpMV.cpp:37]   --->   Operation 460 'zext' 'zext_ln37_20' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln37_5 = sext i62 %trunc_ln37_8" [SpMV.cpp:37]   --->   Operation 461 'sext' 'sext_ln37_5' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 462 [1/1] (0.00ns)   --->   "%gmem0_addr_2 = getelementptr i32 %gmem0, i64 %sext_ln37_5" [SpMV.cpp:37]   --->   Operation 462 'getelementptr' 'gmem0_addr_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 463 [8/8] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 %zext_ln37_20" [SpMV.cpp:37]   --->   Operation 463 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 464 [1/1] (0.00ns)   --->   "%gmem1_addr_2 = getelementptr i8 %gmem1, i64 %add_ln37_7" [SpMV.cpp:37]   --->   Operation 464 'getelementptr' 'gmem1_addr_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 465 [8/8] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_2, i64 %zext_ln37_20" [SpMV.cpp:37]   --->   Operation 465 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 466 [7/8] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 %zext_ln37_20" [SpMV.cpp:37]   --->   Operation 466 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 467 [7/8] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_2, i64 %zext_ln37_20" [SpMV.cpp:37]   --->   Operation 467 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 468 [6/8] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 %zext_ln37_20" [SpMV.cpp:37]   --->   Operation 468 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 469 [6/8] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_2, i64 %zext_ln37_20" [SpMV.cpp:37]   --->   Operation 469 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 470 [5/8] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 %zext_ln37_20" [SpMV.cpp:37]   --->   Operation 470 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 471 [5/8] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_2, i64 %zext_ln37_20" [SpMV.cpp:37]   --->   Operation 471 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 472 [4/8] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 %zext_ln37_20" [SpMV.cpp:37]   --->   Operation 472 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 473 [4/8] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_2, i64 %zext_ln37_20" [SpMV.cpp:37]   --->   Operation 473 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 474 [3/8] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 %zext_ln37_20" [SpMV.cpp:37]   --->   Operation 474 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 475 [3/8] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_2, i64 %zext_ln37_20" [SpMV.cpp:37]   --->   Operation 475 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 476 [2/8] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 %zext_ln37_20" [SpMV.cpp:37]   --->   Operation 476 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 477 [2/8] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_2, i64 %zext_ln37_20" [SpMV.cpp:37]   --->   Operation 477 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 478 [1/8] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 %zext_ln37_20" [SpMV.cpp:37]   --->   Operation 478 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 479 [1/8] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_2, i64 %zext_ln37_20" [SpMV.cpp:37]   --->   Operation 479 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 1.58>
ST_65 : Operation 480 [2/2] (1.58ns)   --->   "%call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal2, i9 %j_9, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_46, i62 %trunc_ln37_8, i64 %add_ln37_7, i64 %vector_read, i32 %sum_6_loc" [SpMV.cpp:37]   --->   Operation 480 'call' 'call_ln37' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 65> <Delay = 0.00>
ST_66 : Operation 481 [1/2] (0.00ns)   --->   "%call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal2, i9 %j_9, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_46, i62 %trunc_ln37_8, i64 %add_ln37_7, i64 %vector_read, i32 %sum_6_loc" [SpMV.cpp:37]   --->   Operation 481 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 66> <Delay = 3.52>
ST_67 : Operation 482 [1/1] (0.00ns)   --->   "%sum_6_loc_load = load i32 %sum_6_loc"   --->   Operation 482 'load' 'sum_6_loc_load' <Predicate = (icmp_ln35_2)> <Delay = 0.00>
ST_67 : Operation 483 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc19.2"   --->   Operation 483 'br' 'br_ln0' <Predicate = (icmp_ln35_2)> <Delay = 1.58>
ST_67 : Operation 484 [1/1] (0.00ns)   --->   "%sum_8 = phi i32 %sum_6_loc_load, void %spmv_loop_internal.2, i32 0, void %for.inc19.1"   --->   Operation 484 'phi' 'sum_8' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %numOfRows_read, i32 2, i32 4" [SpMV.cpp:35]   --->   Operation 485 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 486 [1/1] (1.65ns)   --->   "%icmp_ln35_3 = icmp_eq  i3 %tmp_1, i3 0" [SpMV.cpp:35]   --->   Operation 486 'icmp' 'icmp_ln35_3' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 487 [1/1] (1.58ns)   --->   "%br_ln35 = br i1 %icmp_ln35_3, void %spmv_loop_internal.3, void %for.inc19.3" [SpMV.cpp:35]   --->   Operation 487 'br' 'br_ln35' <Predicate = true> <Delay = 1.58>
ST_67 : Operation 488 [1/1] (3.52ns)   --->   "%add_ln37_8 = add i64 %rowPointers_read, i64 6" [SpMV.cpp:37]   --->   Operation 488 'add' 'add_ln37_8' <Predicate = (icmp_ln35_2 & !icmp_ln35_3)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln37_9 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln37_8, i32 1, i32 63" [SpMV.cpp:37]   --->   Operation 489 'partselect' 'trunc_ln37_9' <Predicate = (icmp_ln35_2 & !icmp_ln35_3)> <Delay = 0.00>
ST_67 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln37_6 = sext i63 %trunc_ln37_9" [SpMV.cpp:37]   --->   Operation 490 'sext' 'sext_ln37_6' <Predicate = (icmp_ln35_2 & !icmp_ln35_3)> <Delay = 0.00>
ST_67 : Operation 491 [1/1] (0.00ns)   --->   "%gmem2_addr_6 = getelementptr i16 %gmem2, i64 %sext_ln37_6" [SpMV.cpp:37]   --->   Operation 491 'getelementptr' 'gmem2_addr_6' <Predicate = (icmp_ln35_2 & !icmp_ln35_3)> <Delay = 0.00>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 492 [8/8] (7.30ns)   --->   "%gmem2_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_6, i64 1" [SpMV.cpp:37]   --->   Operation 492 'readreq' 'gmem2_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 493 [1/1] (3.52ns)   --->   "%empty_49 = add i64 %rowPointers_read, i64 8"   --->   Operation 493 'add' 'empty_49' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 494 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_49, i32 1, i32 63"   --->   Operation 494 'partselect' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 495 [1/1] (0.00ns)   --->   "%p_cast6_cast = sext i63 %p_cast6"   --->   Operation 495 'sext' 'p_cast6_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 496 [1/1] (0.00ns)   --->   "%gmem2_addr_7 = getelementptr i16 %gmem2, i64 %p_cast6_cast"   --->   Operation 496 'getelementptr' 'gmem2_addr_7' <Predicate = true> <Delay = 0.00>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 497 [7/8] (7.30ns)   --->   "%gmem2_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_6, i64 1" [SpMV.cpp:37]   --->   Operation 497 'readreq' 'gmem2_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 498 [8/8] (7.30ns)   --->   "%gmem2_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_7, i64 1"   --->   Operation 498 'readreq' 'gmem2_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 499 [6/8] (7.30ns)   --->   "%gmem2_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_6, i64 1" [SpMV.cpp:37]   --->   Operation 499 'readreq' 'gmem2_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 500 [7/8] (7.30ns)   --->   "%gmem2_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_7, i64 1"   --->   Operation 500 'readreq' 'gmem2_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 501 [5/8] (7.30ns)   --->   "%gmem2_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_6, i64 1" [SpMV.cpp:37]   --->   Operation 501 'readreq' 'gmem2_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 502 [6/8] (7.30ns)   --->   "%gmem2_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_7, i64 1"   --->   Operation 502 'readreq' 'gmem2_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 503 [4/8] (7.30ns)   --->   "%gmem2_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_6, i64 1" [SpMV.cpp:37]   --->   Operation 503 'readreq' 'gmem2_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 504 [5/8] (7.30ns)   --->   "%gmem2_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_7, i64 1"   --->   Operation 504 'readreq' 'gmem2_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 505 [3/8] (7.30ns)   --->   "%gmem2_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_6, i64 1" [SpMV.cpp:37]   --->   Operation 505 'readreq' 'gmem2_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 506 [4/8] (7.30ns)   --->   "%gmem2_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_7, i64 1"   --->   Operation 506 'readreq' 'gmem2_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 507 [2/8] (7.30ns)   --->   "%gmem2_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_6, i64 1" [SpMV.cpp:37]   --->   Operation 507 'readreq' 'gmem2_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 508 [3/8] (7.30ns)   --->   "%gmem2_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_7, i64 1"   --->   Operation 508 'readreq' 'gmem2_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 509 [1/8] (7.30ns)   --->   "%gmem2_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_6, i64 1" [SpMV.cpp:37]   --->   Operation 509 'readreq' 'gmem2_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 510 [2/8] (7.30ns)   --->   "%gmem2_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_7, i64 1"   --->   Operation 510 'readreq' 'gmem2_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 7.30>
ST_76 : Operation 511 [1/1] (7.30ns)   --->   "%gmem2_addr_6_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_6" [SpMV.cpp:37]   --->   Operation 511 'read' 'gmem2_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 512 [1/1] (0.00ns)   --->   "%j_10 = trunc i16 %gmem2_addr_6_read" [SpMV.cpp:37]   --->   Operation 512 'trunc' 'j_10' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 513 [1/8] (7.30ns)   --->   "%gmem2_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_7, i64 1"   --->   Operation 513 'readreq' 'gmem2_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 7.30>
ST_77 : Operation 514 [1/1] (7.30ns)   --->   "%gmem2_addr_7_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_7"   --->   Operation 514 'read' 'gmem2_addr_7_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 515 [1/1] (0.00ns)   --->   "%empty_50 = trunc i16 %gmem2_addr_7_read"   --->   Operation 515 'trunc' 'empty_50' <Predicate = true> <Delay = 0.00>

State 78 <SV = 77> <Delay = 6.34>
ST_78 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln37_6 = zext i9 %j_10" [SpMV.cpp:37]   --->   Operation 516 'zext' 'zext_ln37_6' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_3)   --->   "%zext_ln37_22 = zext i9 %j_10" [SpMV.cpp:37]   --->   Operation 517 'zext' 'zext_ln37_22' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 518 [1/1] (1.82ns)   --->   "%icmp_ln37_6 = icmp_ugt  i9 %j_10, i9 %empty_50" [SpMV.cpp:37]   --->   Operation 518 'icmp' 'icmp_ln37_6' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_3)   --->   "%select_ln37_6 = select i1 %icmp_ln37_6, i9 %j_10, i9 %empty_50" [SpMV.cpp:37]   --->   Operation 519 'select' 'select_ln37_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_3)   --->   "%zext_ln37_23 = zext i9 %select_ln37_6" [SpMV.cpp:37]   --->   Operation 520 'zext' 'zext_ln37_23' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 521 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln37_3 = sub i10 %zext_ln37_23, i10 %zext_ln37_22" [SpMV.cpp:37]   --->   Operation 521 'sub' 'sub_ln37_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln37_18 = trunc i10 %sub_ln37_3" [SpMV.cpp:37]   --->   Operation 522 'trunc' 'trunc_ln37_18' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 523 [1/1] (1.73ns)   --->   "%icmp_ln37_7 = icmp_sgt  i10 %sub_ln37_3, i10 0" [SpMV.cpp:37]   --->   Operation 523 'icmp' 'icmp_ln37_7' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 524 [1/1] (0.96ns)   --->   "%select_ln37_7 = select i1 %icmp_ln37_7, i9 %trunc_ln37_18, i9 0" [SpMV.cpp:37]   --->   Operation 524 'select' 'select_ln37_7' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 525 [1/1] (0.00ns)   --->   "%shl_ln37_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %j_10, i2 0" [SpMV.cpp:37]   --->   Operation 525 'bitconcatenate' 'shl_ln37_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln37_25 = zext i11 %shl_ln37_3" [SpMV.cpp:37]   --->   Operation 526 'zext' 'zext_ln37_25' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 527 [1/1] (3.52ns)   --->   "%add_ln37_9 = add i64 %zext_ln37_25, i64 %values_read" [SpMV.cpp:37]   --->   Operation 527 'add' 'add_ln37_9' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln37_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37_9, i32 2, i32 63" [SpMV.cpp:37]   --->   Operation 528 'partselect' 'trunc_ln37_s' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 529 [1/1] (3.52ns)   --->   "%add_ln37_10 = add i64 %zext_ln37_6, i64 %columnIndexes_read" [SpMV.cpp:37]   --->   Operation 529 'add' 'add_ln37_10' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.30>
ST_79 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln37_24 = zext i9 %select_ln37_7" [SpMV.cpp:37]   --->   Operation 530 'zext' 'zext_ln37_24' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln37_7 = sext i62 %trunc_ln37_s" [SpMV.cpp:37]   --->   Operation 531 'sext' 'sext_ln37_7' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 532 [1/1] (0.00ns)   --->   "%gmem0_addr_3 = getelementptr i32 %gmem0, i64 %sext_ln37_7" [SpMV.cpp:37]   --->   Operation 532 'getelementptr' 'gmem0_addr_3' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 533 [8/8] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_3, i64 %zext_ln37_24" [SpMV.cpp:37]   --->   Operation 533 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 534 [1/1] (0.00ns)   --->   "%gmem1_addr_3 = getelementptr i8 %gmem1, i64 %add_ln37_10" [SpMV.cpp:37]   --->   Operation 534 'getelementptr' 'gmem1_addr_3' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 535 [8/8] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_3, i64 %zext_ln37_24" [SpMV.cpp:37]   --->   Operation 535 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 7.30>
ST_80 : Operation 536 [7/8] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_3, i64 %zext_ln37_24" [SpMV.cpp:37]   --->   Operation 536 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 537 [7/8] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_3, i64 %zext_ln37_24" [SpMV.cpp:37]   --->   Operation 537 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 7.30>
ST_81 : Operation 538 [6/8] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_3, i64 %zext_ln37_24" [SpMV.cpp:37]   --->   Operation 538 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 539 [6/8] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_3, i64 %zext_ln37_24" [SpMV.cpp:37]   --->   Operation 539 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 7.30>
ST_82 : Operation 540 [5/8] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_3, i64 %zext_ln37_24" [SpMV.cpp:37]   --->   Operation 540 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 541 [5/8] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_3, i64 %zext_ln37_24" [SpMV.cpp:37]   --->   Operation 541 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 7.30>
ST_83 : Operation 542 [4/8] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_3, i64 %zext_ln37_24" [SpMV.cpp:37]   --->   Operation 542 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 543 [4/8] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_3, i64 %zext_ln37_24" [SpMV.cpp:37]   --->   Operation 543 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 7.30>
ST_84 : Operation 544 [3/8] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_3, i64 %zext_ln37_24" [SpMV.cpp:37]   --->   Operation 544 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 545 [3/8] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_3, i64 %zext_ln37_24" [SpMV.cpp:37]   --->   Operation 545 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 7.30>
ST_85 : Operation 546 [2/8] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_3, i64 %zext_ln37_24" [SpMV.cpp:37]   --->   Operation 546 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 547 [2/8] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_3, i64 %zext_ln37_24" [SpMV.cpp:37]   --->   Operation 547 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 7.30>
ST_86 : Operation 548 [1/8] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_3, i64 %zext_ln37_24" [SpMV.cpp:37]   --->   Operation 548 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 549 [1/8] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_3, i64 %zext_ln37_24" [SpMV.cpp:37]   --->   Operation 549 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 1.58>
ST_87 : Operation 550 [2/2] (1.58ns)   --->   "%call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal3, i9 %j_10, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_50, i62 %trunc_ln37_s, i64 %add_ln37_10, i64 %vector_read, i32 %sum_9_loc" [SpMV.cpp:37]   --->   Operation 550 'call' 'call_ln37' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 87> <Delay = 0.00>
ST_88 : Operation 551 [1/2] (0.00ns)   --->   "%call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal3, i9 %j_10, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_50, i62 %trunc_ln37_s, i64 %add_ln37_10, i64 %vector_read, i32 %sum_9_loc" [SpMV.cpp:37]   --->   Operation 551 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 88> <Delay = 3.52>
ST_89 : Operation 552 [1/1] (0.00ns)   --->   "%sum_9_loc_load = load i32 %sum_9_loc"   --->   Operation 552 'load' 'sum_9_loc_load' <Predicate = (!icmp_ln35_3)> <Delay = 0.00>
ST_89 : Operation 553 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc19.3"   --->   Operation 553 'br' 'br_ln0' <Predicate = (!icmp_ln35_3)> <Delay = 1.58>
ST_89 : Operation 554 [1/1] (0.00ns)   --->   "%sum = phi i32 %sum_9_loc_load, void %spmv_loop_internal.3, i32 0, void %for.inc19.2"   --->   Operation 554 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 555 [1/1] (1.78ns)   --->   "%icmp_ln35_4 = icmp_ugt  i5 %numOfRows_read, i5 4" [SpMV.cpp:35]   --->   Operation 555 'icmp' 'icmp_ln35_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 556 [1/1] (1.58ns)   --->   "%br_ln35 = br i1 %icmp_ln35_4, void %for.inc19.4, void %spmv_loop_internal.4" [SpMV.cpp:35]   --->   Operation 556 'br' 'br_ln35' <Predicate = true> <Delay = 1.58>
ST_89 : Operation 557 [1/1] (3.52ns)   --->   "%add_ln37_11 = add i64 %rowPointers_read, i64 8" [SpMV.cpp:37]   --->   Operation 557 'add' 'add_ln37_11' <Predicate = (!icmp_ln35_3 & icmp_ln35_4)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 558 [1/1] (0.00ns)   --->   "%trunc_ln37_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln37_11, i32 1, i32 63" [SpMV.cpp:37]   --->   Operation 558 'partselect' 'trunc_ln37_1' <Predicate = (!icmp_ln35_3 & icmp_ln35_4)> <Delay = 0.00>
ST_89 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln37_8 = sext i63 %trunc_ln37_1" [SpMV.cpp:37]   --->   Operation 559 'sext' 'sext_ln37_8' <Predicate = (!icmp_ln35_3 & icmp_ln35_4)> <Delay = 0.00>
ST_89 : Operation 560 [1/1] (0.00ns)   --->   "%gmem2_addr_8 = getelementptr i16 %gmem2, i64 %sext_ln37_8" [SpMV.cpp:37]   --->   Operation 560 'getelementptr' 'gmem2_addr_8' <Predicate = (!icmp_ln35_3 & icmp_ln35_4)> <Delay = 0.00>

State 90 <SV = 89> <Delay = 7.30>
ST_90 : Operation 561 [8/8] (7.30ns)   --->   "%gmem2_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_8, i64 1" [SpMV.cpp:37]   --->   Operation 561 'readreq' 'gmem2_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 562 [1/1] (3.52ns)   --->   "%empty_53 = add i64 %rowPointers_read, i64 10"   --->   Operation 562 'add' 'empty_53' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 563 [1/1] (0.00ns)   --->   "%p_cast8 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_53, i32 1, i32 63"   --->   Operation 563 'partselect' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 564 [1/1] (0.00ns)   --->   "%p_cast8_cast = sext i63 %p_cast8"   --->   Operation 564 'sext' 'p_cast8_cast' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 565 [1/1] (0.00ns)   --->   "%gmem2_addr_9 = getelementptr i16 %gmem2, i64 %p_cast8_cast"   --->   Operation 565 'getelementptr' 'gmem2_addr_9' <Predicate = true> <Delay = 0.00>

State 91 <SV = 90> <Delay = 7.30>
ST_91 : Operation 566 [7/8] (7.30ns)   --->   "%gmem2_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_8, i64 1" [SpMV.cpp:37]   --->   Operation 566 'readreq' 'gmem2_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 567 [8/8] (7.30ns)   --->   "%gmem2_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_9, i64 1"   --->   Operation 567 'readreq' 'gmem2_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 7.30>
ST_92 : Operation 568 [6/8] (7.30ns)   --->   "%gmem2_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_8, i64 1" [SpMV.cpp:37]   --->   Operation 568 'readreq' 'gmem2_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 569 [7/8] (7.30ns)   --->   "%gmem2_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_9, i64 1"   --->   Operation 569 'readreq' 'gmem2_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 7.30>
ST_93 : Operation 570 [5/8] (7.30ns)   --->   "%gmem2_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_8, i64 1" [SpMV.cpp:37]   --->   Operation 570 'readreq' 'gmem2_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 571 [6/8] (7.30ns)   --->   "%gmem2_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_9, i64 1"   --->   Operation 571 'readreq' 'gmem2_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 7.30>
ST_94 : Operation 572 [4/8] (7.30ns)   --->   "%gmem2_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_8, i64 1" [SpMV.cpp:37]   --->   Operation 572 'readreq' 'gmem2_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 573 [5/8] (7.30ns)   --->   "%gmem2_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_9, i64 1"   --->   Operation 573 'readreq' 'gmem2_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 7.30>
ST_95 : Operation 574 [3/8] (7.30ns)   --->   "%gmem2_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_8, i64 1" [SpMV.cpp:37]   --->   Operation 574 'readreq' 'gmem2_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 575 [4/8] (7.30ns)   --->   "%gmem2_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_9, i64 1"   --->   Operation 575 'readreq' 'gmem2_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 7.30>
ST_96 : Operation 576 [2/8] (7.30ns)   --->   "%gmem2_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_8, i64 1" [SpMV.cpp:37]   --->   Operation 576 'readreq' 'gmem2_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 577 [3/8] (7.30ns)   --->   "%gmem2_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_9, i64 1"   --->   Operation 577 'readreq' 'gmem2_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 96> <Delay = 7.30>
ST_97 : Operation 578 [1/8] (7.30ns)   --->   "%gmem2_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_8, i64 1" [SpMV.cpp:37]   --->   Operation 578 'readreq' 'gmem2_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 579 [2/8] (7.30ns)   --->   "%gmem2_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_9, i64 1"   --->   Operation 579 'readreq' 'gmem2_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 7.30>
ST_98 : Operation 580 [1/1] (7.30ns)   --->   "%gmem2_addr_8_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_8" [SpMV.cpp:37]   --->   Operation 580 'read' 'gmem2_addr_8_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 581 [1/1] (0.00ns)   --->   "%j_11 = trunc i16 %gmem2_addr_8_read" [SpMV.cpp:37]   --->   Operation 581 'trunc' 'j_11' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 582 [1/8] (7.30ns)   --->   "%gmem2_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_9, i64 1"   --->   Operation 582 'readreq' 'gmem2_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 7.30>
ST_99 : Operation 583 [1/1] (7.30ns)   --->   "%gmem2_addr_9_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_9"   --->   Operation 583 'read' 'gmem2_addr_9_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 584 [1/1] (0.00ns)   --->   "%empty_54 = trunc i16 %gmem2_addr_9_read"   --->   Operation 584 'trunc' 'empty_54' <Predicate = true> <Delay = 0.00>

State 100 <SV = 99> <Delay = 6.34>
ST_100 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln37_8 = zext i9 %j_11" [SpMV.cpp:37]   --->   Operation 585 'zext' 'zext_ln37_8' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_4)   --->   "%zext_ln37_26 = zext i9 %j_11" [SpMV.cpp:37]   --->   Operation 586 'zext' 'zext_ln37_26' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 587 [1/1] (1.82ns)   --->   "%icmp_ln37_8 = icmp_ugt  i9 %j_11, i9 %empty_54" [SpMV.cpp:37]   --->   Operation 587 'icmp' 'icmp_ln37_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_4)   --->   "%select_ln37_8 = select i1 %icmp_ln37_8, i9 %j_11, i9 %empty_54" [SpMV.cpp:37]   --->   Operation 588 'select' 'select_ln37_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_4)   --->   "%zext_ln37_27 = zext i9 %select_ln37_8" [SpMV.cpp:37]   --->   Operation 589 'zext' 'zext_ln37_27' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 590 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln37_4 = sub i10 %zext_ln37_27, i10 %zext_ln37_26" [SpMV.cpp:37]   --->   Operation 590 'sub' 'sub_ln37_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln37_24 = trunc i10 %sub_ln37_4" [SpMV.cpp:37]   --->   Operation 591 'trunc' 'trunc_ln37_24' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 592 [1/1] (1.73ns)   --->   "%icmp_ln37_9 = icmp_sgt  i10 %sub_ln37_4, i10 0" [SpMV.cpp:37]   --->   Operation 592 'icmp' 'icmp_ln37_9' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 593 [1/1] (0.96ns)   --->   "%select_ln37_9 = select i1 %icmp_ln37_9, i9 %trunc_ln37_24, i9 0" [SpMV.cpp:37]   --->   Operation 593 'select' 'select_ln37_9' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 594 [1/1] (0.00ns)   --->   "%shl_ln37_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %j_11, i2 0" [SpMV.cpp:37]   --->   Operation 594 'bitconcatenate' 'shl_ln37_4' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln37_29 = zext i11 %shl_ln37_4" [SpMV.cpp:37]   --->   Operation 595 'zext' 'zext_ln37_29' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 596 [1/1] (3.52ns)   --->   "%add_ln37_12 = add i64 %zext_ln37_29, i64 %values_read" [SpMV.cpp:37]   --->   Operation 596 'add' 'add_ln37_12' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln37_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37_12, i32 2, i32 63" [SpMV.cpp:37]   --->   Operation 597 'partselect' 'trunc_ln37_7' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 598 [1/1] (3.52ns)   --->   "%add_ln37_13 = add i64 %zext_ln37_8, i64 %columnIndexes_read" [SpMV.cpp:37]   --->   Operation 598 'add' 'add_ln37_13' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.30>
ST_101 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln37_28 = zext i9 %select_ln37_9" [SpMV.cpp:37]   --->   Operation 599 'zext' 'zext_ln37_28' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln37_9 = sext i62 %trunc_ln37_7" [SpMV.cpp:37]   --->   Operation 600 'sext' 'sext_ln37_9' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 601 [1/1] (0.00ns)   --->   "%gmem0_addr_4 = getelementptr i32 %gmem0, i64 %sext_ln37_9" [SpMV.cpp:37]   --->   Operation 601 'getelementptr' 'gmem0_addr_4' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 602 [8/8] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_4, i64 %zext_ln37_28" [SpMV.cpp:37]   --->   Operation 602 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 603 [1/1] (0.00ns)   --->   "%gmem1_addr_4 = getelementptr i8 %gmem1, i64 %add_ln37_13" [SpMV.cpp:37]   --->   Operation 603 'getelementptr' 'gmem1_addr_4' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 604 [8/8] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_4, i64 %zext_ln37_28" [SpMV.cpp:37]   --->   Operation 604 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 7.30>
ST_102 : Operation 605 [7/8] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_4, i64 %zext_ln37_28" [SpMV.cpp:37]   --->   Operation 605 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 606 [7/8] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_4, i64 %zext_ln37_28" [SpMV.cpp:37]   --->   Operation 606 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 7.30>
ST_103 : Operation 607 [6/8] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_4, i64 %zext_ln37_28" [SpMV.cpp:37]   --->   Operation 607 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 608 [6/8] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_4, i64 %zext_ln37_28" [SpMV.cpp:37]   --->   Operation 608 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 103> <Delay = 7.30>
ST_104 : Operation 609 [5/8] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_4, i64 %zext_ln37_28" [SpMV.cpp:37]   --->   Operation 609 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 610 [5/8] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_4, i64 %zext_ln37_28" [SpMV.cpp:37]   --->   Operation 610 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 7.30>
ST_105 : Operation 611 [4/8] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_4, i64 %zext_ln37_28" [SpMV.cpp:37]   --->   Operation 611 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 612 [4/8] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_4, i64 %zext_ln37_28" [SpMV.cpp:37]   --->   Operation 612 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 7.30>
ST_106 : Operation 613 [3/8] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_4, i64 %zext_ln37_28" [SpMV.cpp:37]   --->   Operation 613 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 614 [3/8] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_4, i64 %zext_ln37_28" [SpMV.cpp:37]   --->   Operation 614 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 7.30>
ST_107 : Operation 615 [2/8] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_4, i64 %zext_ln37_28" [SpMV.cpp:37]   --->   Operation 615 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 616 [2/8] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_4, i64 %zext_ln37_28" [SpMV.cpp:37]   --->   Operation 616 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 7.30>
ST_108 : Operation 617 [1/8] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_4, i64 %zext_ln37_28" [SpMV.cpp:37]   --->   Operation 617 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 618 [1/8] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_4, i64 %zext_ln37_28" [SpMV.cpp:37]   --->   Operation 618 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 1.58>
ST_109 : Operation 619 [2/2] (1.58ns)   --->   "%call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal4, i9 %j_11, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_54, i62 %trunc_ln37_7, i64 %add_ln37_13, i64 %vector_read, i32 %sum_12_loc" [SpMV.cpp:37]   --->   Operation 619 'call' 'call_ln37' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 110 <SV = 109> <Delay = 0.00>
ST_110 : Operation 620 [1/2] (0.00ns)   --->   "%call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal4, i9 %j_11, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_54, i62 %trunc_ln37_7, i64 %add_ln37_13, i64 %vector_read, i32 %sum_12_loc" [SpMV.cpp:37]   --->   Operation 620 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 111 <SV = 110> <Delay = 3.52>
ST_111 : Operation 621 [1/1] (0.00ns)   --->   "%sum_12_loc_load = load i32 %sum_12_loc"   --->   Operation 621 'load' 'sum_12_loc_load' <Predicate = (icmp_ln35_4)> <Delay = 0.00>
ST_111 : Operation 622 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc19.4"   --->   Operation 622 'br' 'br_ln0' <Predicate = (icmp_ln35_4)> <Delay = 1.58>
ST_111 : Operation 623 [1/1] (0.00ns)   --->   "%sum_9 = phi i32 %sum_12_loc_load, void %spmv_loop_internal.4, i32 0, void %for.inc19.3"   --->   Operation 623 'phi' 'sum_9' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 624 [1/1] (1.78ns)   --->   "%icmp_ln35_5 = icmp_ugt  i5 %numOfRows_read, i5 5" [SpMV.cpp:35]   --->   Operation 624 'icmp' 'icmp_ln35_5' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 625 [1/1] (1.58ns)   --->   "%br_ln35 = br i1 %icmp_ln35_5, void %for.inc19.5, void %spmv_loop_internal.5" [SpMV.cpp:35]   --->   Operation 625 'br' 'br_ln35' <Predicate = true> <Delay = 1.58>
ST_111 : Operation 626 [1/1] (3.52ns)   --->   "%add_ln37_14 = add i64 %rowPointers_read, i64 10" [SpMV.cpp:37]   --->   Operation 626 'add' 'add_ln37_14' <Predicate = (icmp_ln35_4 & icmp_ln35_5)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln37_10 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln37_14, i32 1, i32 63" [SpMV.cpp:37]   --->   Operation 627 'partselect' 'trunc_ln37_10' <Predicate = (icmp_ln35_4 & icmp_ln35_5)> <Delay = 0.00>
ST_111 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln37_10 = sext i63 %trunc_ln37_10" [SpMV.cpp:37]   --->   Operation 628 'sext' 'sext_ln37_10' <Predicate = (icmp_ln35_4 & icmp_ln35_5)> <Delay = 0.00>
ST_111 : Operation 629 [1/1] (0.00ns)   --->   "%gmem2_addr_10 = getelementptr i16 %gmem2, i64 %sext_ln37_10" [SpMV.cpp:37]   --->   Operation 629 'getelementptr' 'gmem2_addr_10' <Predicate = (icmp_ln35_4 & icmp_ln35_5)> <Delay = 0.00>

State 112 <SV = 111> <Delay = 7.30>
ST_112 : Operation 630 [8/8] (7.30ns)   --->   "%gmem2_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_10, i64 1" [SpMV.cpp:37]   --->   Operation 630 'readreq' 'gmem2_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 631 [1/1] (3.52ns)   --->   "%empty_57 = add i64 %rowPointers_read, i64 12"   --->   Operation 631 'add' 'empty_57' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 632 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_57, i32 1, i32 63"   --->   Operation 632 'partselect' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 633 [1/1] (0.00ns)   --->   "%p_cast10_cast = sext i63 %p_cast1"   --->   Operation 633 'sext' 'p_cast10_cast' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 634 [1/1] (0.00ns)   --->   "%gmem2_addr_11 = getelementptr i16 %gmem2, i64 %p_cast10_cast"   --->   Operation 634 'getelementptr' 'gmem2_addr_11' <Predicate = true> <Delay = 0.00>

State 113 <SV = 112> <Delay = 7.30>
ST_113 : Operation 635 [7/8] (7.30ns)   --->   "%gmem2_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_10, i64 1" [SpMV.cpp:37]   --->   Operation 635 'readreq' 'gmem2_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 636 [8/8] (7.30ns)   --->   "%gmem2_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_11, i64 1"   --->   Operation 636 'readreq' 'gmem2_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 113> <Delay = 7.30>
ST_114 : Operation 637 [6/8] (7.30ns)   --->   "%gmem2_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_10, i64 1" [SpMV.cpp:37]   --->   Operation 637 'readreq' 'gmem2_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 638 [7/8] (7.30ns)   --->   "%gmem2_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_11, i64 1"   --->   Operation 638 'readreq' 'gmem2_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 7.30>
ST_115 : Operation 639 [5/8] (7.30ns)   --->   "%gmem2_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_10, i64 1" [SpMV.cpp:37]   --->   Operation 639 'readreq' 'gmem2_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 640 [6/8] (7.30ns)   --->   "%gmem2_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_11, i64 1"   --->   Operation 640 'readreq' 'gmem2_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 7.30>
ST_116 : Operation 641 [4/8] (7.30ns)   --->   "%gmem2_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_10, i64 1" [SpMV.cpp:37]   --->   Operation 641 'readreq' 'gmem2_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 642 [5/8] (7.30ns)   --->   "%gmem2_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_11, i64 1"   --->   Operation 642 'readreq' 'gmem2_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 7.30>
ST_117 : Operation 643 [3/8] (7.30ns)   --->   "%gmem2_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_10, i64 1" [SpMV.cpp:37]   --->   Operation 643 'readreq' 'gmem2_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 644 [4/8] (7.30ns)   --->   "%gmem2_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_11, i64 1"   --->   Operation 644 'readreq' 'gmem2_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 117> <Delay = 7.30>
ST_118 : Operation 645 [2/8] (7.30ns)   --->   "%gmem2_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_10, i64 1" [SpMV.cpp:37]   --->   Operation 645 'readreq' 'gmem2_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 646 [3/8] (7.30ns)   --->   "%gmem2_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_11, i64 1"   --->   Operation 646 'readreq' 'gmem2_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 118> <Delay = 7.30>
ST_119 : Operation 647 [1/8] (7.30ns)   --->   "%gmem2_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_10, i64 1" [SpMV.cpp:37]   --->   Operation 647 'readreq' 'gmem2_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 648 [2/8] (7.30ns)   --->   "%gmem2_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_11, i64 1"   --->   Operation 648 'readreq' 'gmem2_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 119> <Delay = 7.30>
ST_120 : Operation 649 [1/1] (7.30ns)   --->   "%gmem2_addr_10_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_10" [SpMV.cpp:37]   --->   Operation 649 'read' 'gmem2_addr_10_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 650 [1/1] (0.00ns)   --->   "%j_12 = trunc i16 %gmem2_addr_10_read" [SpMV.cpp:37]   --->   Operation 650 'trunc' 'j_12' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 651 [1/8] (7.30ns)   --->   "%gmem2_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_11, i64 1"   --->   Operation 651 'readreq' 'gmem2_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 120> <Delay = 7.30>
ST_121 : Operation 652 [1/1] (7.30ns)   --->   "%gmem2_addr_11_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_11"   --->   Operation 652 'read' 'gmem2_addr_11_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 653 [1/1] (0.00ns)   --->   "%empty_58 = trunc i16 %gmem2_addr_11_read"   --->   Operation 653 'trunc' 'empty_58' <Predicate = true> <Delay = 0.00>

State 122 <SV = 121> <Delay = 6.34>
ST_122 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln37_10 = zext i9 %j_12" [SpMV.cpp:37]   --->   Operation 654 'zext' 'zext_ln37_10' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_5)   --->   "%zext_ln37_30 = zext i9 %j_12" [SpMV.cpp:37]   --->   Operation 655 'zext' 'zext_ln37_30' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 656 [1/1] (1.82ns)   --->   "%icmp_ln37_10 = icmp_ugt  i9 %j_12, i9 %empty_58" [SpMV.cpp:37]   --->   Operation 656 'icmp' 'icmp_ln37_10' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_5)   --->   "%select_ln37_10 = select i1 %icmp_ln37_10, i9 %j_12, i9 %empty_58" [SpMV.cpp:37]   --->   Operation 657 'select' 'select_ln37_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_5)   --->   "%zext_ln37_31 = zext i9 %select_ln37_10" [SpMV.cpp:37]   --->   Operation 658 'zext' 'zext_ln37_31' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 659 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln37_5 = sub i10 %zext_ln37_31, i10 %zext_ln37_30" [SpMV.cpp:37]   --->   Operation 659 'sub' 'sub_ln37_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 660 [1/1] (0.00ns)   --->   "%trunc_ln37_29 = trunc i10 %sub_ln37_5" [SpMV.cpp:37]   --->   Operation 660 'trunc' 'trunc_ln37_29' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 661 [1/1] (1.73ns)   --->   "%icmp_ln37_11 = icmp_sgt  i10 %sub_ln37_5, i10 0" [SpMV.cpp:37]   --->   Operation 661 'icmp' 'icmp_ln37_11' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 662 [1/1] (0.96ns)   --->   "%select_ln37_11 = select i1 %icmp_ln37_11, i9 %trunc_ln37_29, i9 0" [SpMV.cpp:37]   --->   Operation 662 'select' 'select_ln37_11' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 663 [1/1] (0.00ns)   --->   "%shl_ln37_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %j_12, i2 0" [SpMV.cpp:37]   --->   Operation 663 'bitconcatenate' 'shl_ln37_5' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln37_33 = zext i11 %shl_ln37_5" [SpMV.cpp:37]   --->   Operation 664 'zext' 'zext_ln37_33' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 665 [1/1] (3.52ns)   --->   "%add_ln37_15 = add i64 %zext_ln37_33, i64 %values_read" [SpMV.cpp:37]   --->   Operation 665 'add' 'add_ln37_15' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 666 [1/1] (0.00ns)   --->   "%trunc_ln37_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37_15, i32 2, i32 63" [SpMV.cpp:37]   --->   Operation 666 'partselect' 'trunc_ln37_11' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 667 [1/1] (3.52ns)   --->   "%add_ln37_16 = add i64 %zext_ln37_10, i64 %columnIndexes_read" [SpMV.cpp:37]   --->   Operation 667 'add' 'add_ln37_16' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.30>
ST_123 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln37_32 = zext i9 %select_ln37_11" [SpMV.cpp:37]   --->   Operation 668 'zext' 'zext_ln37_32' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln37_11 = sext i62 %trunc_ln37_11" [SpMV.cpp:37]   --->   Operation 669 'sext' 'sext_ln37_11' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 670 [1/1] (0.00ns)   --->   "%gmem0_addr_5 = getelementptr i32 %gmem0, i64 %sext_ln37_11" [SpMV.cpp:37]   --->   Operation 670 'getelementptr' 'gmem0_addr_5' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 671 [8/8] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_5, i64 %zext_ln37_32" [SpMV.cpp:37]   --->   Operation 671 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 672 [1/1] (0.00ns)   --->   "%gmem1_addr_5 = getelementptr i8 %gmem1, i64 %add_ln37_16" [SpMV.cpp:37]   --->   Operation 672 'getelementptr' 'gmem1_addr_5' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 673 [8/8] (7.30ns)   --->   "%empty_60 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_5, i64 %zext_ln37_32" [SpMV.cpp:37]   --->   Operation 673 'readreq' 'empty_60' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 123> <Delay = 7.30>
ST_124 : Operation 674 [7/8] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_5, i64 %zext_ln37_32" [SpMV.cpp:37]   --->   Operation 674 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 675 [7/8] (7.30ns)   --->   "%empty_60 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_5, i64 %zext_ln37_32" [SpMV.cpp:37]   --->   Operation 675 'readreq' 'empty_60' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 124> <Delay = 7.30>
ST_125 : Operation 676 [6/8] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_5, i64 %zext_ln37_32" [SpMV.cpp:37]   --->   Operation 676 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 677 [6/8] (7.30ns)   --->   "%empty_60 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_5, i64 %zext_ln37_32" [SpMV.cpp:37]   --->   Operation 677 'readreq' 'empty_60' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 125> <Delay = 7.30>
ST_126 : Operation 678 [5/8] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_5, i64 %zext_ln37_32" [SpMV.cpp:37]   --->   Operation 678 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 679 [5/8] (7.30ns)   --->   "%empty_60 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_5, i64 %zext_ln37_32" [SpMV.cpp:37]   --->   Operation 679 'readreq' 'empty_60' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 126> <Delay = 7.30>
ST_127 : Operation 680 [4/8] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_5, i64 %zext_ln37_32" [SpMV.cpp:37]   --->   Operation 680 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 681 [4/8] (7.30ns)   --->   "%empty_60 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_5, i64 %zext_ln37_32" [SpMV.cpp:37]   --->   Operation 681 'readreq' 'empty_60' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 127> <Delay = 7.30>
ST_128 : Operation 682 [3/8] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_5, i64 %zext_ln37_32" [SpMV.cpp:37]   --->   Operation 682 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 683 [3/8] (7.30ns)   --->   "%empty_60 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_5, i64 %zext_ln37_32" [SpMV.cpp:37]   --->   Operation 683 'readreq' 'empty_60' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 128> <Delay = 7.30>
ST_129 : Operation 684 [2/8] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_5, i64 %zext_ln37_32" [SpMV.cpp:37]   --->   Operation 684 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 685 [2/8] (7.30ns)   --->   "%empty_60 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_5, i64 %zext_ln37_32" [SpMV.cpp:37]   --->   Operation 685 'readreq' 'empty_60' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 129> <Delay = 7.30>
ST_130 : Operation 686 [1/8] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_5, i64 %zext_ln37_32" [SpMV.cpp:37]   --->   Operation 686 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 687 [1/8] (7.30ns)   --->   "%empty_60 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_5, i64 %zext_ln37_32" [SpMV.cpp:37]   --->   Operation 687 'readreq' 'empty_60' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 130> <Delay = 1.58>
ST_131 : Operation 688 [2/2] (1.58ns)   --->   "%call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal5, i9 %j_12, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_58, i62 %trunc_ln37_11, i64 %add_ln37_16, i64 %vector_read, i32 %sum_15_loc" [SpMV.cpp:37]   --->   Operation 688 'call' 'call_ln37' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 132 <SV = 131> <Delay = 0.00>
ST_132 : Operation 689 [1/2] (0.00ns)   --->   "%call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal5, i9 %j_12, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_58, i62 %trunc_ln37_11, i64 %add_ln37_16, i64 %vector_read, i32 %sum_15_loc" [SpMV.cpp:37]   --->   Operation 689 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 133 <SV = 132> <Delay = 3.52>
ST_133 : Operation 690 [1/1] (0.00ns)   --->   "%sum_15_loc_load = load i32 %sum_15_loc"   --->   Operation 690 'load' 'sum_15_loc_load' <Predicate = (icmp_ln35_5)> <Delay = 0.00>
ST_133 : Operation 691 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc19.5"   --->   Operation 691 'br' 'br_ln0' <Predicate = (icmp_ln35_5)> <Delay = 1.58>
ST_133 : Operation 692 [1/1] (0.00ns)   --->   "%sum_10 = phi i32 %sum_15_loc_load, void %spmv_loop_internal.5, i32 0, void %for.inc19.4"   --->   Operation 692 'phi' 'sum_10' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 693 [1/1] (1.78ns)   --->   "%icmp_ln35_6 = icmp_ugt  i5 %numOfRows_read, i5 6" [SpMV.cpp:35]   --->   Operation 693 'icmp' 'icmp_ln35_6' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 694 [1/1] (1.58ns)   --->   "%br_ln35 = br i1 %icmp_ln35_6, void %for.inc19.6, void %spmv_loop_internal.6" [SpMV.cpp:35]   --->   Operation 694 'br' 'br_ln35' <Predicate = true> <Delay = 1.58>
ST_133 : Operation 695 [1/1] (3.52ns)   --->   "%add_ln37_17 = add i64 %rowPointers_read, i64 12" [SpMV.cpp:37]   --->   Operation 695 'add' 'add_ln37_17' <Predicate = (icmp_ln35_5 & icmp_ln35_6)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln37_13 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln37_17, i32 1, i32 63" [SpMV.cpp:37]   --->   Operation 696 'partselect' 'trunc_ln37_13' <Predicate = (icmp_ln35_5 & icmp_ln35_6)> <Delay = 0.00>
ST_133 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln37_12 = sext i63 %trunc_ln37_13" [SpMV.cpp:37]   --->   Operation 697 'sext' 'sext_ln37_12' <Predicate = (icmp_ln35_5 & icmp_ln35_6)> <Delay = 0.00>
ST_133 : Operation 698 [1/1] (0.00ns)   --->   "%gmem2_addr_12 = getelementptr i16 %gmem2, i64 %sext_ln37_12" [SpMV.cpp:37]   --->   Operation 698 'getelementptr' 'gmem2_addr_12' <Predicate = (icmp_ln35_5 & icmp_ln35_6)> <Delay = 0.00>

State 134 <SV = 133> <Delay = 7.30>
ST_134 : Operation 699 [8/8] (7.30ns)   --->   "%gmem2_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_12, i64 1" [SpMV.cpp:37]   --->   Operation 699 'readreq' 'gmem2_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 700 [1/1] (3.52ns)   --->   "%empty_61 = add i64 %rowPointers_read, i64 14"   --->   Operation 700 'add' 'empty_61' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 701 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_61, i32 1, i32 63"   --->   Operation 701 'partselect' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 702 [1/1] (0.00ns)   --->   "%p_cast12_cast = sext i63 %p_cast3"   --->   Operation 702 'sext' 'p_cast12_cast' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 703 [1/1] (0.00ns)   --->   "%gmem2_addr_13 = getelementptr i16 %gmem2, i64 %p_cast12_cast"   --->   Operation 703 'getelementptr' 'gmem2_addr_13' <Predicate = true> <Delay = 0.00>

State 135 <SV = 134> <Delay = 7.30>
ST_135 : Operation 704 [7/8] (7.30ns)   --->   "%gmem2_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_12, i64 1" [SpMV.cpp:37]   --->   Operation 704 'readreq' 'gmem2_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 705 [8/8] (7.30ns)   --->   "%gmem2_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_13, i64 1"   --->   Operation 705 'readreq' 'gmem2_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 135> <Delay = 7.30>
ST_136 : Operation 706 [6/8] (7.30ns)   --->   "%gmem2_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_12, i64 1" [SpMV.cpp:37]   --->   Operation 706 'readreq' 'gmem2_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 707 [7/8] (7.30ns)   --->   "%gmem2_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_13, i64 1"   --->   Operation 707 'readreq' 'gmem2_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 136> <Delay = 7.30>
ST_137 : Operation 708 [5/8] (7.30ns)   --->   "%gmem2_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_12, i64 1" [SpMV.cpp:37]   --->   Operation 708 'readreq' 'gmem2_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 709 [6/8] (7.30ns)   --->   "%gmem2_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_13, i64 1"   --->   Operation 709 'readreq' 'gmem2_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 137> <Delay = 7.30>
ST_138 : Operation 710 [4/8] (7.30ns)   --->   "%gmem2_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_12, i64 1" [SpMV.cpp:37]   --->   Operation 710 'readreq' 'gmem2_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 711 [5/8] (7.30ns)   --->   "%gmem2_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_13, i64 1"   --->   Operation 711 'readreq' 'gmem2_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 138> <Delay = 7.30>
ST_139 : Operation 712 [3/8] (7.30ns)   --->   "%gmem2_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_12, i64 1" [SpMV.cpp:37]   --->   Operation 712 'readreq' 'gmem2_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 713 [4/8] (7.30ns)   --->   "%gmem2_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_13, i64 1"   --->   Operation 713 'readreq' 'gmem2_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 139> <Delay = 7.30>
ST_140 : Operation 714 [2/8] (7.30ns)   --->   "%gmem2_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_12, i64 1" [SpMV.cpp:37]   --->   Operation 714 'readreq' 'gmem2_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 715 [3/8] (7.30ns)   --->   "%gmem2_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_13, i64 1"   --->   Operation 715 'readreq' 'gmem2_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 140> <Delay = 7.30>
ST_141 : Operation 716 [1/8] (7.30ns)   --->   "%gmem2_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_12, i64 1" [SpMV.cpp:37]   --->   Operation 716 'readreq' 'gmem2_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 717 [2/8] (7.30ns)   --->   "%gmem2_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_13, i64 1"   --->   Operation 717 'readreq' 'gmem2_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 141> <Delay = 7.30>
ST_142 : Operation 718 [1/1] (7.30ns)   --->   "%gmem2_addr_12_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_12" [SpMV.cpp:37]   --->   Operation 718 'read' 'gmem2_addr_12_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 719 [1/1] (0.00ns)   --->   "%j_13 = trunc i16 %gmem2_addr_12_read" [SpMV.cpp:37]   --->   Operation 719 'trunc' 'j_13' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 720 [1/8] (7.30ns)   --->   "%gmem2_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_13, i64 1"   --->   Operation 720 'readreq' 'gmem2_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 142> <Delay = 7.30>
ST_143 : Operation 721 [1/1] (7.30ns)   --->   "%gmem2_addr_13_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_13"   --->   Operation 721 'read' 'gmem2_addr_13_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 722 [1/1] (0.00ns)   --->   "%empty_62 = trunc i16 %gmem2_addr_13_read"   --->   Operation 722 'trunc' 'empty_62' <Predicate = true> <Delay = 0.00>

State 144 <SV = 143> <Delay = 6.34>
ST_144 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln37_12 = zext i9 %j_13" [SpMV.cpp:37]   --->   Operation 723 'zext' 'zext_ln37_12' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_6)   --->   "%zext_ln37_34 = zext i9 %j_13" [SpMV.cpp:37]   --->   Operation 724 'zext' 'zext_ln37_34' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 725 [1/1] (1.82ns)   --->   "%icmp_ln37_12 = icmp_ugt  i9 %j_13, i9 %empty_62" [SpMV.cpp:37]   --->   Operation 725 'icmp' 'icmp_ln37_12' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_6)   --->   "%select_ln37_12 = select i1 %icmp_ln37_12, i9 %j_13, i9 %empty_62" [SpMV.cpp:37]   --->   Operation 726 'select' 'select_ln37_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_144 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_6)   --->   "%zext_ln37_35 = zext i9 %select_ln37_12" [SpMV.cpp:37]   --->   Operation 727 'zext' 'zext_ln37_35' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 728 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln37_6 = sub i10 %zext_ln37_35, i10 %zext_ln37_34" [SpMV.cpp:37]   --->   Operation 728 'sub' 'sub_ln37_6' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 729 [1/1] (0.00ns)   --->   "%trunc_ln37_31 = trunc i10 %sub_ln37_6" [SpMV.cpp:37]   --->   Operation 729 'trunc' 'trunc_ln37_31' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 730 [1/1] (1.73ns)   --->   "%icmp_ln37_13 = icmp_sgt  i10 %sub_ln37_6, i10 0" [SpMV.cpp:37]   --->   Operation 730 'icmp' 'icmp_ln37_13' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 731 [1/1] (0.96ns)   --->   "%select_ln37_13 = select i1 %icmp_ln37_13, i9 %trunc_ln37_31, i9 0" [SpMV.cpp:37]   --->   Operation 731 'select' 'select_ln37_13' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_144 : Operation 732 [1/1] (0.00ns)   --->   "%shl_ln37_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %j_13, i2 0" [SpMV.cpp:37]   --->   Operation 732 'bitconcatenate' 'shl_ln37_6' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln37_37 = zext i11 %shl_ln37_6" [SpMV.cpp:37]   --->   Operation 733 'zext' 'zext_ln37_37' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 734 [1/1] (3.52ns)   --->   "%add_ln37_18 = add i64 %zext_ln37_37, i64 %values_read" [SpMV.cpp:37]   --->   Operation 734 'add' 'add_ln37_18' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 735 [1/1] (0.00ns)   --->   "%trunc_ln37_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37_18, i32 2, i32 63" [SpMV.cpp:37]   --->   Operation 735 'partselect' 'trunc_ln37_14' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 736 [1/1] (3.52ns)   --->   "%add_ln37_19 = add i64 %zext_ln37_12, i64 %columnIndexes_read" [SpMV.cpp:37]   --->   Operation 736 'add' 'add_ln37_19' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.30>
ST_145 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln37_36 = zext i9 %select_ln37_13" [SpMV.cpp:37]   --->   Operation 737 'zext' 'zext_ln37_36' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln37_13 = sext i62 %trunc_ln37_14" [SpMV.cpp:37]   --->   Operation 738 'sext' 'sext_ln37_13' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 739 [1/1] (0.00ns)   --->   "%gmem0_addr_6 = getelementptr i32 %gmem0, i64 %sext_ln37_13" [SpMV.cpp:37]   --->   Operation 739 'getelementptr' 'gmem0_addr_6' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 740 [8/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_6, i64 %zext_ln37_36" [SpMV.cpp:37]   --->   Operation 740 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 741 [1/1] (0.00ns)   --->   "%gmem1_addr_6 = getelementptr i8 %gmem1, i64 %add_ln37_19" [SpMV.cpp:37]   --->   Operation 741 'getelementptr' 'gmem1_addr_6' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 742 [8/8] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_6, i64 %zext_ln37_36" [SpMV.cpp:37]   --->   Operation 742 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 145> <Delay = 7.30>
ST_146 : Operation 743 [7/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_6, i64 %zext_ln37_36" [SpMV.cpp:37]   --->   Operation 743 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 744 [7/8] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_6, i64 %zext_ln37_36" [SpMV.cpp:37]   --->   Operation 744 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 146> <Delay = 7.30>
ST_147 : Operation 745 [6/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_6, i64 %zext_ln37_36" [SpMV.cpp:37]   --->   Operation 745 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 746 [6/8] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_6, i64 %zext_ln37_36" [SpMV.cpp:37]   --->   Operation 746 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 147> <Delay = 7.30>
ST_148 : Operation 747 [5/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_6, i64 %zext_ln37_36" [SpMV.cpp:37]   --->   Operation 747 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 748 [5/8] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_6, i64 %zext_ln37_36" [SpMV.cpp:37]   --->   Operation 748 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 148> <Delay = 7.30>
ST_149 : Operation 749 [4/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_6, i64 %zext_ln37_36" [SpMV.cpp:37]   --->   Operation 749 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 750 [4/8] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_6, i64 %zext_ln37_36" [SpMV.cpp:37]   --->   Operation 750 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 149> <Delay = 7.30>
ST_150 : Operation 751 [3/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_6, i64 %zext_ln37_36" [SpMV.cpp:37]   --->   Operation 751 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 752 [3/8] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_6, i64 %zext_ln37_36" [SpMV.cpp:37]   --->   Operation 752 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 150> <Delay = 7.30>
ST_151 : Operation 753 [2/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_6, i64 %zext_ln37_36" [SpMV.cpp:37]   --->   Operation 753 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 754 [2/8] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_6, i64 %zext_ln37_36" [SpMV.cpp:37]   --->   Operation 754 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 151> <Delay = 7.30>
ST_152 : Operation 755 [1/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_6, i64 %zext_ln37_36" [SpMV.cpp:37]   --->   Operation 755 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 756 [1/8] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_6, i64 %zext_ln37_36" [SpMV.cpp:37]   --->   Operation 756 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 152> <Delay = 1.58>
ST_153 : Operation 757 [2/2] (1.58ns)   --->   "%call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal6, i9 %j_13, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_62, i62 %trunc_ln37_14, i64 %add_ln37_19, i64 %vector_read, i32 %sum_18_loc" [SpMV.cpp:37]   --->   Operation 757 'call' 'call_ln37' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 154 <SV = 153> <Delay = 0.00>
ST_154 : Operation 758 [1/2] (0.00ns)   --->   "%call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal6, i9 %j_13, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_62, i62 %trunc_ln37_14, i64 %add_ln37_19, i64 %vector_read, i32 %sum_18_loc" [SpMV.cpp:37]   --->   Operation 758 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 155 <SV = 154> <Delay = 3.52>
ST_155 : Operation 759 [1/1] (0.00ns)   --->   "%sum_18_loc_load = load i32 %sum_18_loc"   --->   Operation 759 'load' 'sum_18_loc_load' <Predicate = (icmp_ln35_6)> <Delay = 0.00>
ST_155 : Operation 760 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc19.6"   --->   Operation 760 'br' 'br_ln0' <Predicate = (icmp_ln35_6)> <Delay = 1.58>
ST_155 : Operation 761 [1/1] (0.00ns)   --->   "%sum_11 = phi i32 %sum_18_loc_load, void %spmv_loop_internal.6, i32 0, void %for.inc19.5"   --->   Operation 761 'phi' 'sum_11' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %numOfRows_read, i32 3, i32 4" [SpMV.cpp:35]   --->   Operation 762 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 763 [1/1] (1.56ns)   --->   "%icmp_ln35_7 = icmp_eq  i2 %tmp_2, i2 0" [SpMV.cpp:35]   --->   Operation 763 'icmp' 'icmp_ln35_7' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 764 [1/1] (1.58ns)   --->   "%br_ln35 = br i1 %icmp_ln35_7, void %spmv_loop_internal.7, void %for.inc19.7" [SpMV.cpp:35]   --->   Operation 764 'br' 'br_ln35' <Predicate = true> <Delay = 1.58>
ST_155 : Operation 765 [1/1] (3.52ns)   --->   "%add_ln37_20 = add i64 %rowPointers_read, i64 14" [SpMV.cpp:37]   --->   Operation 765 'add' 'add_ln37_20' <Predicate = (icmp_ln35_6 & !icmp_ln35_7)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 766 [1/1] (0.00ns)   --->   "%trunc_ln37_15 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln37_20, i32 1, i32 63" [SpMV.cpp:37]   --->   Operation 766 'partselect' 'trunc_ln37_15' <Predicate = (icmp_ln35_6 & !icmp_ln35_7)> <Delay = 0.00>
ST_155 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln37_14 = sext i63 %trunc_ln37_15" [SpMV.cpp:37]   --->   Operation 767 'sext' 'sext_ln37_14' <Predicate = (icmp_ln35_6 & !icmp_ln35_7)> <Delay = 0.00>
ST_155 : Operation 768 [1/1] (0.00ns)   --->   "%gmem2_addr_14 = getelementptr i16 %gmem2, i64 %sext_ln37_14" [SpMV.cpp:37]   --->   Operation 768 'getelementptr' 'gmem2_addr_14' <Predicate = (icmp_ln35_6 & !icmp_ln35_7)> <Delay = 0.00>

State 156 <SV = 155> <Delay = 7.30>
ST_156 : Operation 769 [8/8] (7.30ns)   --->   "%gmem2_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_14, i64 1" [SpMV.cpp:37]   --->   Operation 769 'readreq' 'gmem2_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 770 [1/1] (3.52ns)   --->   "%empty_65 = add i64 %rowPointers_read, i64 16"   --->   Operation 770 'add' 'empty_65' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 771 [1/1] (0.00ns)   --->   "%p_cast5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_65, i32 1, i32 63"   --->   Operation 771 'partselect' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 772 [1/1] (0.00ns)   --->   "%p_cast14_cast = sext i63 %p_cast5"   --->   Operation 772 'sext' 'p_cast14_cast' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 773 [1/1] (0.00ns)   --->   "%gmem2_addr_15 = getelementptr i16 %gmem2, i64 %p_cast14_cast"   --->   Operation 773 'getelementptr' 'gmem2_addr_15' <Predicate = true> <Delay = 0.00>

State 157 <SV = 156> <Delay = 7.30>
ST_157 : Operation 774 [7/8] (7.30ns)   --->   "%gmem2_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_14, i64 1" [SpMV.cpp:37]   --->   Operation 774 'readreq' 'gmem2_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 775 [8/8] (7.30ns)   --->   "%gmem2_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_15, i64 1"   --->   Operation 775 'readreq' 'gmem2_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 157> <Delay = 7.30>
ST_158 : Operation 776 [6/8] (7.30ns)   --->   "%gmem2_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_14, i64 1" [SpMV.cpp:37]   --->   Operation 776 'readreq' 'gmem2_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 777 [7/8] (7.30ns)   --->   "%gmem2_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_15, i64 1"   --->   Operation 777 'readreq' 'gmem2_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 158> <Delay = 7.30>
ST_159 : Operation 778 [5/8] (7.30ns)   --->   "%gmem2_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_14, i64 1" [SpMV.cpp:37]   --->   Operation 778 'readreq' 'gmem2_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 779 [6/8] (7.30ns)   --->   "%gmem2_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_15, i64 1"   --->   Operation 779 'readreq' 'gmem2_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 159> <Delay = 7.30>
ST_160 : Operation 780 [4/8] (7.30ns)   --->   "%gmem2_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_14, i64 1" [SpMV.cpp:37]   --->   Operation 780 'readreq' 'gmem2_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 781 [5/8] (7.30ns)   --->   "%gmem2_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_15, i64 1"   --->   Operation 781 'readreq' 'gmem2_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 160> <Delay = 7.30>
ST_161 : Operation 782 [3/8] (7.30ns)   --->   "%gmem2_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_14, i64 1" [SpMV.cpp:37]   --->   Operation 782 'readreq' 'gmem2_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 783 [4/8] (7.30ns)   --->   "%gmem2_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_15, i64 1"   --->   Operation 783 'readreq' 'gmem2_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 161> <Delay = 7.30>
ST_162 : Operation 784 [2/8] (7.30ns)   --->   "%gmem2_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_14, i64 1" [SpMV.cpp:37]   --->   Operation 784 'readreq' 'gmem2_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 785 [3/8] (7.30ns)   --->   "%gmem2_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_15, i64 1"   --->   Operation 785 'readreq' 'gmem2_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 162> <Delay = 7.30>
ST_163 : Operation 786 [1/8] (7.30ns)   --->   "%gmem2_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_14, i64 1" [SpMV.cpp:37]   --->   Operation 786 'readreq' 'gmem2_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 787 [2/8] (7.30ns)   --->   "%gmem2_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_15, i64 1"   --->   Operation 787 'readreq' 'gmem2_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 163> <Delay = 7.30>
ST_164 : Operation 788 [1/1] (7.30ns)   --->   "%gmem2_addr_14_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_14" [SpMV.cpp:37]   --->   Operation 788 'read' 'gmem2_addr_14_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 789 [1/1] (0.00ns)   --->   "%j_14 = trunc i16 %gmem2_addr_14_read" [SpMV.cpp:37]   --->   Operation 789 'trunc' 'j_14' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 790 [1/8] (7.30ns)   --->   "%gmem2_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_15, i64 1"   --->   Operation 790 'readreq' 'gmem2_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 165 <SV = 164> <Delay = 7.30>
ST_165 : Operation 791 [1/1] (7.30ns)   --->   "%gmem2_addr_15_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_15"   --->   Operation 791 'read' 'gmem2_addr_15_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 792 [1/1] (0.00ns)   --->   "%empty_66 = trunc i16 %gmem2_addr_15_read"   --->   Operation 792 'trunc' 'empty_66' <Predicate = true> <Delay = 0.00>

State 166 <SV = 165> <Delay = 6.34>
ST_166 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln37_14 = zext i9 %j_14" [SpMV.cpp:37]   --->   Operation 793 'zext' 'zext_ln37_14' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_7)   --->   "%zext_ln37_38 = zext i9 %j_14" [SpMV.cpp:37]   --->   Operation 794 'zext' 'zext_ln37_38' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 795 [1/1] (1.82ns)   --->   "%icmp_ln37_14 = icmp_ugt  i9 %j_14, i9 %empty_66" [SpMV.cpp:37]   --->   Operation 795 'icmp' 'icmp_ln37_14' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_7)   --->   "%select_ln37_14 = select i1 %icmp_ln37_14, i9 %j_14, i9 %empty_66" [SpMV.cpp:37]   --->   Operation 796 'select' 'select_ln37_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_166 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_7)   --->   "%zext_ln37_39 = zext i9 %select_ln37_14" [SpMV.cpp:37]   --->   Operation 797 'zext' 'zext_ln37_39' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 798 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln37_7 = sub i10 %zext_ln37_39, i10 %zext_ln37_38" [SpMV.cpp:37]   --->   Operation 798 'sub' 'sub_ln37_7' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 799 [1/1] (0.00ns)   --->   "%trunc_ln37_33 = trunc i10 %sub_ln37_7" [SpMV.cpp:37]   --->   Operation 799 'trunc' 'trunc_ln37_33' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 800 [1/1] (1.73ns)   --->   "%icmp_ln37_15 = icmp_sgt  i10 %sub_ln37_7, i10 0" [SpMV.cpp:37]   --->   Operation 800 'icmp' 'icmp_ln37_15' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 801 [1/1] (0.96ns)   --->   "%select_ln37_15 = select i1 %icmp_ln37_15, i9 %trunc_ln37_33, i9 0" [SpMV.cpp:37]   --->   Operation 801 'select' 'select_ln37_15' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_166 : Operation 802 [1/1] (0.00ns)   --->   "%shl_ln37_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %j_14, i2 0" [SpMV.cpp:37]   --->   Operation 802 'bitconcatenate' 'shl_ln37_7' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln37_41 = zext i11 %shl_ln37_7" [SpMV.cpp:37]   --->   Operation 803 'zext' 'zext_ln37_41' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 804 [1/1] (3.52ns)   --->   "%add_ln37_21 = add i64 %zext_ln37_41, i64 %values_read" [SpMV.cpp:37]   --->   Operation 804 'add' 'add_ln37_21' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 805 [1/1] (0.00ns)   --->   "%trunc_ln37_16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37_21, i32 2, i32 63" [SpMV.cpp:37]   --->   Operation 805 'partselect' 'trunc_ln37_16' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 806 [1/1] (3.52ns)   --->   "%add_ln37_22 = add i64 %zext_ln37_14, i64 %columnIndexes_read" [SpMV.cpp:37]   --->   Operation 806 'add' 'add_ln37_22' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 7.30>
ST_167 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln37_40 = zext i9 %select_ln37_15" [SpMV.cpp:37]   --->   Operation 807 'zext' 'zext_ln37_40' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln37_15 = sext i62 %trunc_ln37_16" [SpMV.cpp:37]   --->   Operation 808 'sext' 'sext_ln37_15' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 809 [1/1] (0.00ns)   --->   "%gmem0_addr_7 = getelementptr i32 %gmem0, i64 %sext_ln37_15" [SpMV.cpp:37]   --->   Operation 809 'getelementptr' 'gmem0_addr_7' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 810 [8/8] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_7, i64 %zext_ln37_40" [SpMV.cpp:37]   --->   Operation 810 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 811 [1/1] (0.00ns)   --->   "%gmem1_addr_7 = getelementptr i8 %gmem1, i64 %add_ln37_22" [SpMV.cpp:37]   --->   Operation 811 'getelementptr' 'gmem1_addr_7' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 812 [8/8] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_7, i64 %zext_ln37_40" [SpMV.cpp:37]   --->   Operation 812 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 167> <Delay = 7.30>
ST_168 : Operation 813 [7/8] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_7, i64 %zext_ln37_40" [SpMV.cpp:37]   --->   Operation 813 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 814 [7/8] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_7, i64 %zext_ln37_40" [SpMV.cpp:37]   --->   Operation 814 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 168> <Delay = 7.30>
ST_169 : Operation 815 [6/8] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_7, i64 %zext_ln37_40" [SpMV.cpp:37]   --->   Operation 815 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 816 [6/8] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_7, i64 %zext_ln37_40" [SpMV.cpp:37]   --->   Operation 816 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 169> <Delay = 7.30>
ST_170 : Operation 817 [5/8] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_7, i64 %zext_ln37_40" [SpMV.cpp:37]   --->   Operation 817 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 818 [5/8] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_7, i64 %zext_ln37_40" [SpMV.cpp:37]   --->   Operation 818 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 170> <Delay = 7.30>
ST_171 : Operation 819 [4/8] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_7, i64 %zext_ln37_40" [SpMV.cpp:37]   --->   Operation 819 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 820 [4/8] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_7, i64 %zext_ln37_40" [SpMV.cpp:37]   --->   Operation 820 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 172 <SV = 171> <Delay = 7.30>
ST_172 : Operation 821 [3/8] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_7, i64 %zext_ln37_40" [SpMV.cpp:37]   --->   Operation 821 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 822 [3/8] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_7, i64 %zext_ln37_40" [SpMV.cpp:37]   --->   Operation 822 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 173 <SV = 172> <Delay = 7.30>
ST_173 : Operation 823 [2/8] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_7, i64 %zext_ln37_40" [SpMV.cpp:37]   --->   Operation 823 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 824 [2/8] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_7, i64 %zext_ln37_40" [SpMV.cpp:37]   --->   Operation 824 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 173> <Delay = 7.30>
ST_174 : Operation 825 [1/8] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_7, i64 %zext_ln37_40" [SpMV.cpp:37]   --->   Operation 825 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 826 [1/8] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_7, i64 %zext_ln37_40" [SpMV.cpp:37]   --->   Operation 826 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 174> <Delay = 1.58>
ST_175 : Operation 827 [2/2] (1.58ns)   --->   "%call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal7, i9 %j_14, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_66, i62 %trunc_ln37_16, i64 %add_ln37_22, i64 %vector_read, i32 %sum_21_loc" [SpMV.cpp:37]   --->   Operation 827 'call' 'call_ln37' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 176 <SV = 175> <Delay = 0.00>
ST_176 : Operation 828 [1/2] (0.00ns)   --->   "%call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal7, i9 %j_14, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_66, i62 %trunc_ln37_16, i64 %add_ln37_22, i64 %vector_read, i32 %sum_21_loc" [SpMV.cpp:37]   --->   Operation 828 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 177 <SV = 176> <Delay = 3.52>
ST_177 : Operation 829 [1/1] (0.00ns)   --->   "%sum_21_loc_load = load i32 %sum_21_loc"   --->   Operation 829 'load' 'sum_21_loc_load' <Predicate = (!icmp_ln35_7)> <Delay = 0.00>
ST_177 : Operation 830 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc19.7"   --->   Operation 830 'br' 'br_ln0' <Predicate = (!icmp_ln35_7)> <Delay = 1.58>
ST_177 : Operation 831 [1/1] (0.00ns)   --->   "%sum_12 = phi i32 %sum_21_loc_load, void %spmv_loop_internal.7, i32 0, void %for.inc19.6"   --->   Operation 831 'phi' 'sum_12' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 832 [1/1] (1.78ns)   --->   "%icmp_ln35_8 = icmp_ugt  i5 %numOfRows_read, i5 8" [SpMV.cpp:35]   --->   Operation 832 'icmp' 'icmp_ln35_8' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 833 [1/1] (1.58ns)   --->   "%br_ln35 = br i1 %icmp_ln35_8, void %for.inc19.8, void %spmv_loop_internal.8" [SpMV.cpp:35]   --->   Operation 833 'br' 'br_ln35' <Predicate = true> <Delay = 1.58>
ST_177 : Operation 834 [1/1] (3.52ns)   --->   "%add_ln37_23 = add i64 %rowPointers_read, i64 16" [SpMV.cpp:37]   --->   Operation 834 'add' 'add_ln37_23' <Predicate = (!icmp_ln35_7 & icmp_ln35_8)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 835 [1/1] (0.00ns)   --->   "%trunc_ln37_17 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln37_23, i32 1, i32 63" [SpMV.cpp:37]   --->   Operation 835 'partselect' 'trunc_ln37_17' <Predicate = (!icmp_ln35_7 & icmp_ln35_8)> <Delay = 0.00>
ST_177 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln37_16 = sext i63 %trunc_ln37_17" [SpMV.cpp:37]   --->   Operation 836 'sext' 'sext_ln37_16' <Predicate = (!icmp_ln35_7 & icmp_ln35_8)> <Delay = 0.00>
ST_177 : Operation 837 [1/1] (0.00ns)   --->   "%gmem2_addr_16 = getelementptr i16 %gmem2, i64 %sext_ln37_16" [SpMV.cpp:37]   --->   Operation 837 'getelementptr' 'gmem2_addr_16' <Predicate = (!icmp_ln35_7 & icmp_ln35_8)> <Delay = 0.00>

State 178 <SV = 177> <Delay = 7.30>
ST_178 : Operation 838 [8/8] (7.30ns)   --->   "%gmem2_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_16, i64 1" [SpMV.cpp:37]   --->   Operation 838 'readreq' 'gmem2_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 839 [1/1] (3.52ns)   --->   "%empty_69 = add i64 %rowPointers_read, i64 18"   --->   Operation 839 'add' 'empty_69' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 840 [1/1] (0.00ns)   --->   "%p_cast7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_69, i32 1, i32 63"   --->   Operation 840 'partselect' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 841 [1/1] (0.00ns)   --->   "%p_cast16_cast = sext i63 %p_cast7"   --->   Operation 841 'sext' 'p_cast16_cast' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 842 [1/1] (0.00ns)   --->   "%gmem2_addr_17 = getelementptr i16 %gmem2, i64 %p_cast16_cast"   --->   Operation 842 'getelementptr' 'gmem2_addr_17' <Predicate = true> <Delay = 0.00>

State 179 <SV = 178> <Delay = 7.30>
ST_179 : Operation 843 [7/8] (7.30ns)   --->   "%gmem2_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_16, i64 1" [SpMV.cpp:37]   --->   Operation 843 'readreq' 'gmem2_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 844 [8/8] (7.30ns)   --->   "%gmem2_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_17, i64 1"   --->   Operation 844 'readreq' 'gmem2_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 179> <Delay = 7.30>
ST_180 : Operation 845 [6/8] (7.30ns)   --->   "%gmem2_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_16, i64 1" [SpMV.cpp:37]   --->   Operation 845 'readreq' 'gmem2_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 846 [7/8] (7.30ns)   --->   "%gmem2_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_17, i64 1"   --->   Operation 846 'readreq' 'gmem2_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 181 <SV = 180> <Delay = 7.30>
ST_181 : Operation 847 [5/8] (7.30ns)   --->   "%gmem2_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_16, i64 1" [SpMV.cpp:37]   --->   Operation 847 'readreq' 'gmem2_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 848 [6/8] (7.30ns)   --->   "%gmem2_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_17, i64 1"   --->   Operation 848 'readreq' 'gmem2_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 182 <SV = 181> <Delay = 7.30>
ST_182 : Operation 849 [4/8] (7.30ns)   --->   "%gmem2_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_16, i64 1" [SpMV.cpp:37]   --->   Operation 849 'readreq' 'gmem2_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 850 [5/8] (7.30ns)   --->   "%gmem2_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_17, i64 1"   --->   Operation 850 'readreq' 'gmem2_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 183 <SV = 182> <Delay = 7.30>
ST_183 : Operation 851 [3/8] (7.30ns)   --->   "%gmem2_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_16, i64 1" [SpMV.cpp:37]   --->   Operation 851 'readreq' 'gmem2_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 852 [4/8] (7.30ns)   --->   "%gmem2_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_17, i64 1"   --->   Operation 852 'readreq' 'gmem2_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 184 <SV = 183> <Delay = 7.30>
ST_184 : Operation 853 [2/8] (7.30ns)   --->   "%gmem2_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_16, i64 1" [SpMV.cpp:37]   --->   Operation 853 'readreq' 'gmem2_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 854 [3/8] (7.30ns)   --->   "%gmem2_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_17, i64 1"   --->   Operation 854 'readreq' 'gmem2_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 185 <SV = 184> <Delay = 7.30>
ST_185 : Operation 855 [1/8] (7.30ns)   --->   "%gmem2_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_16, i64 1" [SpMV.cpp:37]   --->   Operation 855 'readreq' 'gmem2_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 856 [2/8] (7.30ns)   --->   "%gmem2_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_17, i64 1"   --->   Operation 856 'readreq' 'gmem2_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 186 <SV = 185> <Delay = 7.30>
ST_186 : Operation 857 [1/1] (7.30ns)   --->   "%gmem2_addr_16_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_16" [SpMV.cpp:37]   --->   Operation 857 'read' 'gmem2_addr_16_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 858 [1/1] (0.00ns)   --->   "%j_15 = trunc i16 %gmem2_addr_16_read" [SpMV.cpp:37]   --->   Operation 858 'trunc' 'j_15' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 859 [1/8] (7.30ns)   --->   "%gmem2_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_17, i64 1"   --->   Operation 859 'readreq' 'gmem2_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 186> <Delay = 7.30>
ST_187 : Operation 860 [1/1] (7.30ns)   --->   "%gmem2_addr_17_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_17"   --->   Operation 860 'read' 'gmem2_addr_17_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 861 [1/1] (0.00ns)   --->   "%empty_70 = trunc i16 %gmem2_addr_17_read"   --->   Operation 861 'trunc' 'empty_70' <Predicate = true> <Delay = 0.00>

State 188 <SV = 187> <Delay = 6.34>
ST_188 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln37_16 = zext i9 %j_15" [SpMV.cpp:37]   --->   Operation 862 'zext' 'zext_ln37_16' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_8)   --->   "%zext_ln37_42 = zext i9 %j_15" [SpMV.cpp:37]   --->   Operation 863 'zext' 'zext_ln37_42' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 864 [1/1] (1.82ns)   --->   "%icmp_ln37_16 = icmp_ugt  i9 %j_15, i9 %empty_70" [SpMV.cpp:37]   --->   Operation 864 'icmp' 'icmp_ln37_16' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_8)   --->   "%select_ln37_16 = select i1 %icmp_ln37_16, i9 %j_15, i9 %empty_70" [SpMV.cpp:37]   --->   Operation 865 'select' 'select_ln37_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_188 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_8)   --->   "%zext_ln37_43 = zext i9 %select_ln37_16" [SpMV.cpp:37]   --->   Operation 866 'zext' 'zext_ln37_43' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 867 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln37_8 = sub i10 %zext_ln37_43, i10 %zext_ln37_42" [SpMV.cpp:37]   --->   Operation 867 'sub' 'sub_ln37_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 868 [1/1] (0.00ns)   --->   "%trunc_ln37_35 = trunc i10 %sub_ln37_8" [SpMV.cpp:37]   --->   Operation 868 'trunc' 'trunc_ln37_35' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 869 [1/1] (1.73ns)   --->   "%icmp_ln37_17 = icmp_sgt  i10 %sub_ln37_8, i10 0" [SpMV.cpp:37]   --->   Operation 869 'icmp' 'icmp_ln37_17' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 870 [1/1] (0.96ns)   --->   "%select_ln37_17 = select i1 %icmp_ln37_17, i9 %trunc_ln37_35, i9 0" [SpMV.cpp:37]   --->   Operation 870 'select' 'select_ln37_17' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_188 : Operation 871 [1/1] (0.00ns)   --->   "%shl_ln37_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %j_15, i2 0" [SpMV.cpp:37]   --->   Operation 871 'bitconcatenate' 'shl_ln37_8' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln37_45 = zext i11 %shl_ln37_8" [SpMV.cpp:37]   --->   Operation 872 'zext' 'zext_ln37_45' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 873 [1/1] (3.52ns)   --->   "%add_ln37_24 = add i64 %zext_ln37_45, i64 %values_read" [SpMV.cpp:37]   --->   Operation 873 'add' 'add_ln37_24' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 874 [1/1] (0.00ns)   --->   "%trunc_ln37_19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37_24, i32 2, i32 63" [SpMV.cpp:37]   --->   Operation 874 'partselect' 'trunc_ln37_19' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 875 [1/1] (3.52ns)   --->   "%add_ln37_25 = add i64 %zext_ln37_16, i64 %columnIndexes_read" [SpMV.cpp:37]   --->   Operation 875 'add' 'add_ln37_25' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 7.30>
ST_189 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln37_44 = zext i9 %select_ln37_17" [SpMV.cpp:37]   --->   Operation 876 'zext' 'zext_ln37_44' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 877 [1/1] (0.00ns)   --->   "%sext_ln37_17 = sext i62 %trunc_ln37_19" [SpMV.cpp:37]   --->   Operation 877 'sext' 'sext_ln37_17' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 878 [1/1] (0.00ns)   --->   "%gmem0_addr_8 = getelementptr i32 %gmem0, i64 %sext_ln37_17" [SpMV.cpp:37]   --->   Operation 878 'getelementptr' 'gmem0_addr_8' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 879 [8/8] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_8, i64 %zext_ln37_44" [SpMV.cpp:37]   --->   Operation 879 'readreq' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 880 [1/1] (0.00ns)   --->   "%gmem1_addr_8 = getelementptr i8 %gmem1, i64 %add_ln37_25" [SpMV.cpp:37]   --->   Operation 880 'getelementptr' 'gmem1_addr_8' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 881 [8/8] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_8, i64 %zext_ln37_44" [SpMV.cpp:37]   --->   Operation 881 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 190 <SV = 189> <Delay = 7.30>
ST_190 : Operation 882 [7/8] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_8, i64 %zext_ln37_44" [SpMV.cpp:37]   --->   Operation 882 'readreq' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 883 [7/8] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_8, i64 %zext_ln37_44" [SpMV.cpp:37]   --->   Operation 883 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 191 <SV = 190> <Delay = 7.30>
ST_191 : Operation 884 [6/8] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_8, i64 %zext_ln37_44" [SpMV.cpp:37]   --->   Operation 884 'readreq' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 885 [6/8] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_8, i64 %zext_ln37_44" [SpMV.cpp:37]   --->   Operation 885 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 192 <SV = 191> <Delay = 7.30>
ST_192 : Operation 886 [5/8] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_8, i64 %zext_ln37_44" [SpMV.cpp:37]   --->   Operation 886 'readreq' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 887 [5/8] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_8, i64 %zext_ln37_44" [SpMV.cpp:37]   --->   Operation 887 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 193 <SV = 192> <Delay = 7.30>
ST_193 : Operation 888 [4/8] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_8, i64 %zext_ln37_44" [SpMV.cpp:37]   --->   Operation 888 'readreq' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 889 [4/8] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_8, i64 %zext_ln37_44" [SpMV.cpp:37]   --->   Operation 889 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 194 <SV = 193> <Delay = 7.30>
ST_194 : Operation 890 [3/8] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_8, i64 %zext_ln37_44" [SpMV.cpp:37]   --->   Operation 890 'readreq' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 891 [3/8] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_8, i64 %zext_ln37_44" [SpMV.cpp:37]   --->   Operation 891 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 194> <Delay = 7.30>
ST_195 : Operation 892 [2/8] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_8, i64 %zext_ln37_44" [SpMV.cpp:37]   --->   Operation 892 'readreq' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 893 [2/8] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_8, i64 %zext_ln37_44" [SpMV.cpp:37]   --->   Operation 893 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 195> <Delay = 7.30>
ST_196 : Operation 894 [1/8] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_8, i64 %zext_ln37_44" [SpMV.cpp:37]   --->   Operation 894 'readreq' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 895 [1/8] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_8, i64 %zext_ln37_44" [SpMV.cpp:37]   --->   Operation 895 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 196> <Delay = 1.58>
ST_197 : Operation 896 [2/2] (1.58ns)   --->   "%call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal8, i9 %j_15, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_70, i62 %trunc_ln37_19, i64 %add_ln37_25, i64 %vector_read, i32 %sum_24_loc" [SpMV.cpp:37]   --->   Operation 896 'call' 'call_ln37' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 198 <SV = 197> <Delay = 0.00>
ST_198 : Operation 897 [1/2] (0.00ns)   --->   "%call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal8, i9 %j_15, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_70, i62 %trunc_ln37_19, i64 %add_ln37_25, i64 %vector_read, i32 %sum_24_loc" [SpMV.cpp:37]   --->   Operation 897 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 199 <SV = 198> <Delay = 3.52>
ST_199 : Operation 898 [1/1] (0.00ns)   --->   "%sum_24_loc_load = load i32 %sum_24_loc"   --->   Operation 898 'load' 'sum_24_loc_load' <Predicate = (icmp_ln35_8)> <Delay = 0.00>
ST_199 : Operation 899 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc19.8"   --->   Operation 899 'br' 'br_ln0' <Predicate = (icmp_ln35_8)> <Delay = 1.58>
ST_199 : Operation 900 [1/1] (0.00ns)   --->   "%sum_13 = phi i32 %sum_24_loc_load, void %spmv_loop_internal.8, i32 0, void %for.inc19.7"   --->   Operation 900 'phi' 'sum_13' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 901 [1/1] (1.78ns)   --->   "%icmp_ln35_9 = icmp_ugt  i5 %numOfRows_read, i5 9" [SpMV.cpp:35]   --->   Operation 901 'icmp' 'icmp_ln35_9' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 902 [1/1] (1.58ns)   --->   "%br_ln35 = br i1 %icmp_ln35_9, void %for.inc19.9, void %spmv_loop_internal.9" [SpMV.cpp:35]   --->   Operation 902 'br' 'br_ln35' <Predicate = true> <Delay = 1.58>
ST_199 : Operation 903 [1/1] (3.52ns)   --->   "%add_ln37_26 = add i64 %rowPointers_read, i64 18" [SpMV.cpp:37]   --->   Operation 903 'add' 'add_ln37_26' <Predicate = (icmp_ln35_8 & icmp_ln35_9)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 904 [1/1] (0.00ns)   --->   "%trunc_ln37_20 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln37_26, i32 1, i32 63" [SpMV.cpp:37]   --->   Operation 904 'partselect' 'trunc_ln37_20' <Predicate = (icmp_ln35_8 & icmp_ln35_9)> <Delay = 0.00>
ST_199 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln37_18 = sext i63 %trunc_ln37_20" [SpMV.cpp:37]   --->   Operation 905 'sext' 'sext_ln37_18' <Predicate = (icmp_ln35_8 & icmp_ln35_9)> <Delay = 0.00>
ST_199 : Operation 906 [1/1] (0.00ns)   --->   "%gmem2_addr_18 = getelementptr i16 %gmem2, i64 %sext_ln37_18" [SpMV.cpp:37]   --->   Operation 906 'getelementptr' 'gmem2_addr_18' <Predicate = (icmp_ln35_8 & icmp_ln35_9)> <Delay = 0.00>
ST_199 : Operation 907 [1/1] (3.52ns)   --->   "%empty_73 = add i64 %rowPointers_read, i64 20"   --->   Operation 907 'add' 'empty_73' <Predicate = (icmp_ln35_8 & icmp_ln35_9)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 908 [1/1] (0.00ns)   --->   "%p_cast9 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_73, i32 1, i32 63"   --->   Operation 908 'partselect' 'p_cast9' <Predicate = (icmp_ln35_8 & icmp_ln35_9)> <Delay = 0.00>
ST_199 : Operation 909 [1/1] (0.00ns)   --->   "%p_cast18_cast = sext i63 %p_cast9"   --->   Operation 909 'sext' 'p_cast18_cast' <Predicate = (icmp_ln35_8 & icmp_ln35_9)> <Delay = 0.00>
ST_199 : Operation 910 [1/1] (0.00ns)   --->   "%gmem2_addr_19 = getelementptr i16 %gmem2, i64 %p_cast18_cast"   --->   Operation 910 'getelementptr' 'gmem2_addr_19' <Predicate = (icmp_ln35_8 & icmp_ln35_9)> <Delay = 0.00>

State 200 <SV = 199> <Delay = 7.30>
ST_200 : Operation 911 [8/8] (7.30ns)   --->   "%gmem2_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_18, i64 1" [SpMV.cpp:37]   --->   Operation 911 'readreq' 'gmem2_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 200> <Delay = 7.30>
ST_201 : Operation 912 [7/8] (7.30ns)   --->   "%gmem2_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_18, i64 1" [SpMV.cpp:37]   --->   Operation 912 'readreq' 'gmem2_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 913 [8/8] (7.30ns)   --->   "%gmem2_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_19, i64 1"   --->   Operation 913 'readreq' 'gmem2_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 202 <SV = 201> <Delay = 7.30>
ST_202 : Operation 914 [6/8] (7.30ns)   --->   "%gmem2_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_18, i64 1" [SpMV.cpp:37]   --->   Operation 914 'readreq' 'gmem2_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 915 [7/8] (7.30ns)   --->   "%gmem2_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_19, i64 1"   --->   Operation 915 'readreq' 'gmem2_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 203 <SV = 202> <Delay = 7.30>
ST_203 : Operation 916 [5/8] (7.30ns)   --->   "%gmem2_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_18, i64 1" [SpMV.cpp:37]   --->   Operation 916 'readreq' 'gmem2_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 917 [6/8] (7.30ns)   --->   "%gmem2_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_19, i64 1"   --->   Operation 917 'readreq' 'gmem2_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 203> <Delay = 7.30>
ST_204 : Operation 918 [4/8] (7.30ns)   --->   "%gmem2_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_18, i64 1" [SpMV.cpp:37]   --->   Operation 918 'readreq' 'gmem2_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_204 : Operation 919 [5/8] (7.30ns)   --->   "%gmem2_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_19, i64 1"   --->   Operation 919 'readreq' 'gmem2_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 204> <Delay = 7.30>
ST_205 : Operation 920 [3/8] (7.30ns)   --->   "%gmem2_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_18, i64 1" [SpMV.cpp:37]   --->   Operation 920 'readreq' 'gmem2_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_205 : Operation 921 [4/8] (7.30ns)   --->   "%gmem2_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_19, i64 1"   --->   Operation 921 'readreq' 'gmem2_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 206 <SV = 205> <Delay = 7.30>
ST_206 : Operation 922 [2/8] (7.30ns)   --->   "%gmem2_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_18, i64 1" [SpMV.cpp:37]   --->   Operation 922 'readreq' 'gmem2_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_206 : Operation 923 [3/8] (7.30ns)   --->   "%gmem2_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_19, i64 1"   --->   Operation 923 'readreq' 'gmem2_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 207 <SV = 206> <Delay = 7.30>
ST_207 : Operation 924 [1/8] (7.30ns)   --->   "%gmem2_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_18, i64 1" [SpMV.cpp:37]   --->   Operation 924 'readreq' 'gmem2_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_207 : Operation 925 [2/8] (7.30ns)   --->   "%gmem2_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_19, i64 1"   --->   Operation 925 'readreq' 'gmem2_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 208 <SV = 207> <Delay = 7.30>
ST_208 : Operation 926 [1/1] (7.30ns)   --->   "%gmem2_addr_18_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_18" [SpMV.cpp:37]   --->   Operation 926 'read' 'gmem2_addr_18_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_208 : Operation 927 [1/1] (0.00ns)   --->   "%j_16 = trunc i16 %gmem2_addr_18_read" [SpMV.cpp:37]   --->   Operation 927 'trunc' 'j_16' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 928 [1/8] (7.30ns)   --->   "%gmem2_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr_19, i64 1"   --->   Operation 928 'readreq' 'gmem2_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 209 <SV = 208> <Delay = 7.30>
ST_209 : Operation 929 [1/1] (7.30ns)   --->   "%gmem2_addr_19_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr_19"   --->   Operation 929 'read' 'gmem2_addr_19_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_209 : Operation 930 [1/1] (0.00ns)   --->   "%empty_74 = trunc i16 %gmem2_addr_19_read"   --->   Operation 930 'trunc' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 931 [1/1] (0.00ns)   --->   "%shl_ln37_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %j_16, i2 0" [SpMV.cpp:37]   --->   Operation 931 'bitconcatenate' 'shl_ln37_9' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln37_49 = zext i11 %shl_ln37_9" [SpMV.cpp:37]   --->   Operation 932 'zext' 'zext_ln37_49' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 933 [1/1] (3.52ns)   --->   "%add_ln37_27 = add i64 %zext_ln37_49, i64 %values_read" [SpMV.cpp:37]   --->   Operation 933 'add' 'add_ln37_27' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 934 [1/1] (0.00ns)   --->   "%trunc_ln37_21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37_27, i32 2, i32 63" [SpMV.cpp:37]   --->   Operation 934 'partselect' 'trunc_ln37_21' <Predicate = true> <Delay = 0.00>

State 210 <SV = 209> <Delay = 6.34>
ST_210 : Operation 935 [1/1] (0.00ns)   --->   "%zext_ln37_18 = zext i9 %j_16" [SpMV.cpp:37]   --->   Operation 935 'zext' 'zext_ln37_18' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_9)   --->   "%zext_ln37_46 = zext i9 %j_16" [SpMV.cpp:37]   --->   Operation 936 'zext' 'zext_ln37_46' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 937 [1/1] (1.82ns)   --->   "%icmp_ln37_18 = icmp_ugt  i9 %j_16, i9 %empty_74" [SpMV.cpp:37]   --->   Operation 937 'icmp' 'icmp_ln37_18' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_9)   --->   "%select_ln37_18 = select i1 %icmp_ln37_18, i9 %j_16, i9 %empty_74" [SpMV.cpp:37]   --->   Operation 938 'select' 'select_ln37_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_210 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_9)   --->   "%zext_ln37_47 = zext i9 %select_ln37_18" [SpMV.cpp:37]   --->   Operation 939 'zext' 'zext_ln37_47' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 940 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln37_9 = sub i10 %zext_ln37_47, i10 %zext_ln37_46" [SpMV.cpp:37]   --->   Operation 940 'sub' 'sub_ln37_9' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 941 [1/1] (0.00ns)   --->   "%trunc_ln37_37 = trunc i10 %sub_ln37_9" [SpMV.cpp:37]   --->   Operation 941 'trunc' 'trunc_ln37_37' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 942 [1/1] (1.73ns)   --->   "%icmp_ln37_19 = icmp_sgt  i10 %sub_ln37_9, i10 0" [SpMV.cpp:37]   --->   Operation 942 'icmp' 'icmp_ln37_19' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 943 [1/1] (0.96ns)   --->   "%select_ln37_19 = select i1 %icmp_ln37_19, i9 %trunc_ln37_37, i9 0" [SpMV.cpp:37]   --->   Operation 943 'select' 'select_ln37_19' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_210 : Operation 944 [1/1] (3.52ns)   --->   "%add_ln37_28 = add i64 %zext_ln37_18, i64 %columnIndexes_read" [SpMV.cpp:37]   --->   Operation 944 'add' 'add_ln37_28' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 7.30>
ST_211 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln37_48 = zext i9 %select_ln37_19" [SpMV.cpp:37]   --->   Operation 945 'zext' 'zext_ln37_48' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln37_19 = sext i62 %trunc_ln37_21" [SpMV.cpp:37]   --->   Operation 946 'sext' 'sext_ln37_19' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 947 [1/1] (0.00ns)   --->   "%gmem0_addr_9 = getelementptr i32 %gmem0, i64 %sext_ln37_19" [SpMV.cpp:37]   --->   Operation 947 'getelementptr' 'gmem0_addr_9' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 948 [8/8] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_9, i64 %zext_ln37_48" [SpMV.cpp:37]   --->   Operation 948 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_211 : Operation 949 [1/1] (0.00ns)   --->   "%gmem1_addr_9 = getelementptr i8 %gmem1, i64 %add_ln37_28" [SpMV.cpp:37]   --->   Operation 949 'getelementptr' 'gmem1_addr_9' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 950 [8/8] (7.30ns)   --->   "%empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_9, i64 %zext_ln37_48" [SpMV.cpp:37]   --->   Operation 950 'readreq' 'empty_76' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 212 <SV = 211> <Delay = 7.30>
ST_212 : Operation 951 [7/8] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_9, i64 %zext_ln37_48" [SpMV.cpp:37]   --->   Operation 951 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_212 : Operation 952 [7/8] (7.30ns)   --->   "%empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_9, i64 %zext_ln37_48" [SpMV.cpp:37]   --->   Operation 952 'readreq' 'empty_76' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 213 <SV = 212> <Delay = 7.30>
ST_213 : Operation 953 [6/8] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_9, i64 %zext_ln37_48" [SpMV.cpp:37]   --->   Operation 953 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_213 : Operation 954 [6/8] (7.30ns)   --->   "%empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_9, i64 %zext_ln37_48" [SpMV.cpp:37]   --->   Operation 954 'readreq' 'empty_76' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 214 <SV = 213> <Delay = 7.30>
ST_214 : Operation 955 [5/8] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_9, i64 %zext_ln37_48" [SpMV.cpp:37]   --->   Operation 955 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_214 : Operation 956 [5/8] (7.30ns)   --->   "%empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_9, i64 %zext_ln37_48" [SpMV.cpp:37]   --->   Operation 956 'readreq' 'empty_76' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 215 <SV = 214> <Delay = 7.30>
ST_215 : Operation 957 [4/8] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_9, i64 %zext_ln37_48" [SpMV.cpp:37]   --->   Operation 957 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_215 : Operation 958 [4/8] (7.30ns)   --->   "%empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_9, i64 %zext_ln37_48" [SpMV.cpp:37]   --->   Operation 958 'readreq' 'empty_76' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 216 <SV = 215> <Delay = 7.30>
ST_216 : Operation 959 [3/8] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_9, i64 %zext_ln37_48" [SpMV.cpp:37]   --->   Operation 959 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_216 : Operation 960 [3/8] (7.30ns)   --->   "%empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_9, i64 %zext_ln37_48" [SpMV.cpp:37]   --->   Operation 960 'readreq' 'empty_76' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 217 <SV = 216> <Delay = 7.30>
ST_217 : Operation 961 [2/8] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_9, i64 %zext_ln37_48" [SpMV.cpp:37]   --->   Operation 961 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_217 : Operation 962 [2/8] (7.30ns)   --->   "%empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_9, i64 %zext_ln37_48" [SpMV.cpp:37]   --->   Operation 962 'readreq' 'empty_76' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 218 <SV = 217> <Delay = 7.30>
ST_218 : Operation 963 [1/8] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_9, i64 %zext_ln37_48" [SpMV.cpp:37]   --->   Operation 963 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_218 : Operation 964 [1/8] (7.30ns)   --->   "%empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr_9, i64 %zext_ln37_48" [SpMV.cpp:37]   --->   Operation 964 'readreq' 'empty_76' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 219 <SV = 218> <Delay = 1.58>
ST_219 : Operation 965 [2/2] (1.58ns)   --->   "%call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal9, i9 %j_16, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_74, i62 %trunc_ln37_21, i64 %add_ln37_28, i64 %vector_read, i32 %sum_27_loc" [SpMV.cpp:37]   --->   Operation 965 'call' 'call_ln37' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 220 <SV = 219> <Delay = 0.00>
ST_220 : Operation 966 [1/2] (0.00ns)   --->   "%call_ln37 = call void @SpMV_Pipeline_spmv_loop_internal9, i9 %j_16, i32 %gmem3, i8 %gmem1, i32 %gmem0, i9 %empty_74, i62 %trunc_ln37_21, i64 %add_ln37_28, i64 %vector_read, i32 %sum_27_loc" [SpMV.cpp:37]   --->   Operation 966 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 221 <SV = 220> <Delay = 7.30>
ST_221 : Operation 967 [1/1] (0.00ns)   --->   "%sum_27_loc_load = load i32 %sum_27_loc"   --->   Operation 967 'load' 'sum_27_loc_load' <Predicate = (icmp_ln35_9)> <Delay = 0.00>
ST_221 : Operation 968 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc19.9"   --->   Operation 968 'br' 'br_ln0' <Predicate = (icmp_ln35_9)> <Delay = 1.58>
ST_221 : Operation 969 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_r_read, i32 2, i32 63" [SpMV.cpp:52]   --->   Operation 969 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i62 %trunc_ln2" [SpMV.cpp:52]   --->   Operation 970 'sext' 'sext_ln52' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 971 [1/1] (0.00ns)   --->   "%gmem4_addr = getelementptr i32 %gmem4, i64 %sext_ln52" [SpMV.cpp:52]   --->   Operation 971 'getelementptr' 'gmem4_addr' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 972 [1/1] (7.30ns)   --->   "%empty_77 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem4_addr, i64 10" [SpMV.cpp:52]   --->   Operation 972 'writereq' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 222 <SV = 221> <Delay = 7.30>
ST_222 : Operation 973 [1/1] (7.30ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem4_addr, i32 %sum_1, i4 15" [SpMV.cpp:52]   --->   Operation 973 'write' 'write_ln52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 223 <SV = 222> <Delay = 7.30>
ST_223 : Operation 974 [1/1] (7.30ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem4_addr, i32 %sum_5, i4 15" [SpMV.cpp:52]   --->   Operation 974 'write' 'write_ln52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 224 <SV = 223> <Delay = 7.30>
ST_224 : Operation 975 [1/1] (7.30ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem4_addr, i32 %sum_8, i4 15" [SpMV.cpp:52]   --->   Operation 975 'write' 'write_ln52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 225 <SV = 224> <Delay = 7.30>
ST_225 : Operation 976 [1/1] (7.30ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem4_addr, i32 %sum, i4 15" [SpMV.cpp:52]   --->   Operation 976 'write' 'write_ln52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 226 <SV = 225> <Delay = 7.30>
ST_226 : Operation 977 [1/1] (7.30ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem4_addr, i32 %sum_9, i4 15" [SpMV.cpp:52]   --->   Operation 977 'write' 'write_ln52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 227 <SV = 226> <Delay = 7.30>
ST_227 : Operation 978 [1/1] (7.30ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem4_addr, i32 %sum_10, i4 15" [SpMV.cpp:52]   --->   Operation 978 'write' 'write_ln52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 228 <SV = 227> <Delay = 7.30>
ST_228 : Operation 979 [1/1] (7.30ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem4_addr, i32 %sum_11, i4 15" [SpMV.cpp:52]   --->   Operation 979 'write' 'write_ln52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 229 <SV = 228> <Delay = 7.30>
ST_229 : Operation 980 [1/1] (7.30ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem4_addr, i32 %sum_12, i4 15" [SpMV.cpp:52]   --->   Operation 980 'write' 'write_ln52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 230 <SV = 229> <Delay = 7.30>
ST_230 : Operation 981 [1/1] (7.30ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem4_addr, i32 %sum_13, i4 15" [SpMV.cpp:52]   --->   Operation 981 'write' 'write_ln52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 231 <SV = 230> <Delay = 7.30>
ST_231 : Operation 982 [1/1] (0.00ns)   --->   "%sum_14 = phi i32 %sum_27_loc_load, void %spmv_loop_internal.9, i32 0, void %for.inc19.8"   --->   Operation 982 'phi' 'sum_14' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 983 [1/1] (7.30ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem4_addr, i32 %sum_14, i4 15" [SpMV.cpp:52]   --->   Operation 983 'write' 'write_ln52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 232 <SV = 231> <Delay = 7.30>
ST_232 : Operation 984 [5/5] (7.30ns)   --->   "%empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr" [SpMV.cpp:52]   --->   Operation 984 'writeresp' 'empty_78' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 233 <SV = 232> <Delay = 7.30>
ST_233 : Operation 985 [4/5] (7.30ns)   --->   "%empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr" [SpMV.cpp:52]   --->   Operation 985 'writeresp' 'empty_78' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 234 <SV = 233> <Delay = 7.30>
ST_234 : Operation 986 [3/5] (7.30ns)   --->   "%empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr" [SpMV.cpp:52]   --->   Operation 986 'writeresp' 'empty_78' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 235 <SV = 234> <Delay = 7.30>
ST_235 : Operation 987 [2/5] (7.30ns)   --->   "%empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr" [SpMV.cpp:52]   --->   Operation 987 'writeresp' 'empty_78' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 236 <SV = 235> <Delay = 7.30>
ST_236 : Operation 988 [1/5] (7.30ns)   --->   "%empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr" [SpMV.cpp:52]   --->   Operation 988 'writeresp' 'empty_78' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_236 : Operation 989 [1/1] (0.00ns)   --->   "%ret_ln54 = ret" [SpMV.cpp:54]   --->   Operation 989 'ret' 'ret_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.368ns
The critical path consists of the following:
	s_axi read operation ('numOfRows_read') on port 'numOfRows' [14]  (1.000 ns)
	'icmp' operation 1 bit ('icmp_ln35', SpMV.cpp:35) [53]  (1.780 ns)
	multiplexor before 'phi' operation 32 bit ('sum') with incoming values : ('sum_loc_load') [93]  (1.588 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 16 bit ('gmem2_addr', SpMV.cpp:37) [58]  (0.000 ns)
	bus request operation ('gmem2_load_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [59]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [59]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [59]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [59]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [59]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [59]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [59]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [59]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [60]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_1_read') on port 'gmem2' [67]  (7.300 ns)

 <State 12>: 6.345ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln37', SpMV.cpp:37) [71]  (1.823 ns)
	'select' operation 9 bit ('select_ln37_2', SpMV.cpp:37) [72]  (0.000 ns)
	'sub' operation 10 bit ('sub_ln37', SpMV.cpp:37) [74]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln37_1', SpMV.cpp:37) [76]  (1.731 ns)
	'select' operation 9 bit ('select_ln37_1', SpMV.cpp:37) [77]  (0.968 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_39', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [85]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_39', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [85]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_39', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [85]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_39', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [85]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_39', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [85]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_39', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [85]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_39', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [85]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_39', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [85]  (7.300 ns)

 <State 21>: 1.588ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln37', SpMV.cpp:37) to 'SpMV_Pipeline_spmv_loop_internal' [89]  (1.588 ns)

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 3.520ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln37_2', SpMV.cpp:37) [98]  (3.520 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_2_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [102]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_2_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [102]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_2_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [102]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_2_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [102]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_2_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [102]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_2_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [102]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_2_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [102]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_2_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [102]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_2_read', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [103]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_3_read') on port 'gmem2' [110]  (7.300 ns)

 <State 34>: 6.345ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln37_2', SpMV.cpp:37) [114]  (1.823 ns)
	'select' operation 9 bit ('select_ln37', SpMV.cpp:37) [115]  (0.000 ns)
	'sub' operation 10 bit ('sub_ln37_1', SpMV.cpp:37) [117]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln37_3', SpMV.cpp:37) [119]  (1.731 ns)
	'select' operation 9 bit ('select_ln37_3', SpMV.cpp:37) [120]  (0.968 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_43', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [128]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_43', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [128]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_43', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [128]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_43', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [128]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_43', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [128]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_43', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [128]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_43', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [128]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_43', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [128]  (7.300 ns)

 <State 43>: 1.588ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln37', SpMV.cpp:37) to 'SpMV_Pipeline_spmv_loop_internal1' [132]  (1.588 ns)

 <State 44>: 0.000ns
The critical path consists of the following:

 <State 45>: 3.520ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln37_5', SpMV.cpp:37) [140]  (3.520 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_4_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [144]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_4_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [144]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_4_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [144]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_4_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [144]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_4_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [144]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_4_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [144]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_4_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [144]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_4_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [144]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_4_read', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [145]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_5_read') on port 'gmem2' [152]  (7.300 ns)

 <State 56>: 6.345ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln37_4', SpMV.cpp:37) [156]  (1.823 ns)
	'select' operation 9 bit ('select_ln37_4', SpMV.cpp:37) [157]  (0.000 ns)
	'sub' operation 10 bit ('sub_ln37_2', SpMV.cpp:37) [159]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln37_5', SpMV.cpp:37) [161]  (1.731 ns)
	'select' operation 9 bit ('select_ln37_5', SpMV.cpp:37) [162]  (0.968 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_47', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [170]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_47', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [170]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_47', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [170]  (7.300 ns)

 <State 60>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_47', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [170]  (7.300 ns)

 <State 61>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_47', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [170]  (7.300 ns)

 <State 62>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_47', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [170]  (7.300 ns)

 <State 63>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_47', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [170]  (7.300 ns)

 <State 64>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_47', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [170]  (7.300 ns)

 <State 65>: 1.588ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln37', SpMV.cpp:37) to 'SpMV_Pipeline_spmv_loop_internal2' [174]  (1.588 ns)

 <State 66>: 0.000ns
The critical path consists of the following:

 <State 67>: 3.520ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln37_8', SpMV.cpp:37) [183]  (3.520 ns)

 <State 68>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_6_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [187]  (7.300 ns)

 <State 69>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_6_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [187]  (7.300 ns)

 <State 70>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_6_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [187]  (7.300 ns)

 <State 71>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_6_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [187]  (7.300 ns)

 <State 72>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_6_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [187]  (7.300 ns)

 <State 73>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_6_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [187]  (7.300 ns)

 <State 74>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_6_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [187]  (7.300 ns)

 <State 75>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_6_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [187]  (7.300 ns)

 <State 76>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_6_read', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [188]  (7.300 ns)

 <State 77>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_7_read') on port 'gmem2' [195]  (7.300 ns)

 <State 78>: 6.345ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln37_6', SpMV.cpp:37) [199]  (1.823 ns)
	'select' operation 9 bit ('select_ln37_6', SpMV.cpp:37) [200]  (0.000 ns)
	'sub' operation 10 bit ('sub_ln37_3', SpMV.cpp:37) [202]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln37_7', SpMV.cpp:37) [204]  (1.731 ns)
	'select' operation 9 bit ('select_ln37_7', SpMV.cpp:37) [205]  (0.968 ns)

 <State 79>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_51', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [213]  (7.300 ns)

 <State 80>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_51', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [213]  (7.300 ns)

 <State 81>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_51', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [213]  (7.300 ns)

 <State 82>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_51', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [213]  (7.300 ns)

 <State 83>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_51', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [213]  (7.300 ns)

 <State 84>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_51', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [213]  (7.300 ns)

 <State 85>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_51', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [213]  (7.300 ns)

 <State 86>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_51', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [213]  (7.300 ns)

 <State 87>: 1.588ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln37', SpMV.cpp:37) to 'SpMV_Pipeline_spmv_loop_internal3' [217]  (1.588 ns)

 <State 88>: 0.000ns
The critical path consists of the following:

 <State 89>: 3.520ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln37_11', SpMV.cpp:37) [225]  (3.520 ns)

 <State 90>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_8_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [229]  (7.300 ns)

 <State 91>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_8_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [229]  (7.300 ns)

 <State 92>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_8_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [229]  (7.300 ns)

 <State 93>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_8_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [229]  (7.300 ns)

 <State 94>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_8_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [229]  (7.300 ns)

 <State 95>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_8_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [229]  (7.300 ns)

 <State 96>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_8_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [229]  (7.300 ns)

 <State 97>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_8_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [229]  (7.300 ns)

 <State 98>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_8_read', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [230]  (7.300 ns)

 <State 99>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_9_read') on port 'gmem2' [237]  (7.300 ns)

 <State 100>: 6.345ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln37_8', SpMV.cpp:37) [241]  (1.823 ns)
	'select' operation 9 bit ('select_ln37_8', SpMV.cpp:37) [242]  (0.000 ns)
	'sub' operation 10 bit ('sub_ln37_4', SpMV.cpp:37) [244]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln37_9', SpMV.cpp:37) [246]  (1.731 ns)
	'select' operation 9 bit ('select_ln37_9', SpMV.cpp:37) [247]  (0.968 ns)

 <State 101>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_55', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [255]  (7.300 ns)

 <State 102>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_55', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [255]  (7.300 ns)

 <State 103>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_55', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [255]  (7.300 ns)

 <State 104>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_55', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [255]  (7.300 ns)

 <State 105>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_55', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [255]  (7.300 ns)

 <State 106>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_55', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [255]  (7.300 ns)

 <State 107>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_55', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [255]  (7.300 ns)

 <State 108>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_55', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [255]  (7.300 ns)

 <State 109>: 1.588ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln37', SpMV.cpp:37) to 'SpMV_Pipeline_spmv_loop_internal4' [259]  (1.588 ns)

 <State 110>: 0.000ns
The critical path consists of the following:

 <State 111>: 3.520ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln37_14', SpMV.cpp:37) [267]  (3.520 ns)

 <State 112>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_10_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [271]  (7.300 ns)

 <State 113>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_10_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [271]  (7.300 ns)

 <State 114>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_10_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [271]  (7.300 ns)

 <State 115>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_10_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [271]  (7.300 ns)

 <State 116>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_10_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [271]  (7.300 ns)

 <State 117>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_10_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [271]  (7.300 ns)

 <State 118>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_10_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [271]  (7.300 ns)

 <State 119>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_10_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [271]  (7.300 ns)

 <State 120>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_10_read', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [272]  (7.300 ns)

 <State 121>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_11_read') on port 'gmem2' [279]  (7.300 ns)

 <State 122>: 6.345ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln37_10', SpMV.cpp:37) [283]  (1.823 ns)
	'select' operation 9 bit ('select_ln37_10', SpMV.cpp:37) [284]  (0.000 ns)
	'sub' operation 10 bit ('sub_ln37_5', SpMV.cpp:37) [286]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln37_11', SpMV.cpp:37) [288]  (1.731 ns)
	'select' operation 9 bit ('select_ln37_11', SpMV.cpp:37) [289]  (0.968 ns)

 <State 123>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_59', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [297]  (7.300 ns)

 <State 124>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_59', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [297]  (7.300 ns)

 <State 125>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_59', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [297]  (7.300 ns)

 <State 126>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_59', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [297]  (7.300 ns)

 <State 127>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_59', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [297]  (7.300 ns)

 <State 128>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_59', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [297]  (7.300 ns)

 <State 129>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_59', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [297]  (7.300 ns)

 <State 130>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_59', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [297]  (7.300 ns)

 <State 131>: 1.588ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln37', SpMV.cpp:37) to 'SpMV_Pipeline_spmv_loop_internal5' [301]  (1.588 ns)

 <State 132>: 0.000ns
The critical path consists of the following:

 <State 133>: 3.520ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln37_17', SpMV.cpp:37) [309]  (3.520 ns)

 <State 134>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_12_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [313]  (7.300 ns)

 <State 135>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_12_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [313]  (7.300 ns)

 <State 136>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_12_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [313]  (7.300 ns)

 <State 137>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_12_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [313]  (7.300 ns)

 <State 138>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_12_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [313]  (7.300 ns)

 <State 139>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_12_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [313]  (7.300 ns)

 <State 140>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_12_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [313]  (7.300 ns)

 <State 141>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_12_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [313]  (7.300 ns)

 <State 142>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_12_read', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [314]  (7.300 ns)

 <State 143>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_13_read') on port 'gmem2' [321]  (7.300 ns)

 <State 144>: 6.345ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln37_12', SpMV.cpp:37) [325]  (1.823 ns)
	'select' operation 9 bit ('select_ln37_12', SpMV.cpp:37) [326]  (0.000 ns)
	'sub' operation 10 bit ('sub_ln37_6', SpMV.cpp:37) [328]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln37_13', SpMV.cpp:37) [330]  (1.731 ns)
	'select' operation 9 bit ('select_ln37_13', SpMV.cpp:37) [331]  (0.968 ns)

 <State 145>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_63', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [339]  (7.300 ns)

 <State 146>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_63', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [339]  (7.300 ns)

 <State 147>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_63', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [339]  (7.300 ns)

 <State 148>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_63', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [339]  (7.300 ns)

 <State 149>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_63', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [339]  (7.300 ns)

 <State 150>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_63', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [339]  (7.300 ns)

 <State 151>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_63', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [339]  (7.300 ns)

 <State 152>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_63', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [339]  (7.300 ns)

 <State 153>: 1.588ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln37', SpMV.cpp:37) to 'SpMV_Pipeline_spmv_loop_internal6' [343]  (1.588 ns)

 <State 154>: 0.000ns
The critical path consists of the following:

 <State 155>: 3.520ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln37_20', SpMV.cpp:37) [352]  (3.520 ns)

 <State 156>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_14_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [356]  (7.300 ns)

 <State 157>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_14_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [356]  (7.300 ns)

 <State 158>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_14_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [356]  (7.300 ns)

 <State 159>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_14_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [356]  (7.300 ns)

 <State 160>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_14_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [356]  (7.300 ns)

 <State 161>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_14_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [356]  (7.300 ns)

 <State 162>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_14_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [356]  (7.300 ns)

 <State 163>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_14_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [356]  (7.300 ns)

 <State 164>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_14_read', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [357]  (7.300 ns)

 <State 165>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_15_read') on port 'gmem2' [364]  (7.300 ns)

 <State 166>: 6.345ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln37_14', SpMV.cpp:37) [368]  (1.823 ns)
	'select' operation 9 bit ('select_ln37_14', SpMV.cpp:37) [369]  (0.000 ns)
	'sub' operation 10 bit ('sub_ln37_7', SpMV.cpp:37) [371]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln37_15', SpMV.cpp:37) [373]  (1.731 ns)
	'select' operation 9 bit ('select_ln37_15', SpMV.cpp:37) [374]  (0.968 ns)

 <State 167>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_67', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [382]  (7.300 ns)

 <State 168>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_67', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [382]  (7.300 ns)

 <State 169>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_67', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [382]  (7.300 ns)

 <State 170>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_67', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [382]  (7.300 ns)

 <State 171>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_67', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [382]  (7.300 ns)

 <State 172>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_67', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [382]  (7.300 ns)

 <State 173>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_67', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [382]  (7.300 ns)

 <State 174>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_67', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [382]  (7.300 ns)

 <State 175>: 1.588ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln37', SpMV.cpp:37) to 'SpMV_Pipeline_spmv_loop_internal7' [386]  (1.588 ns)

 <State 176>: 0.000ns
The critical path consists of the following:

 <State 177>: 3.520ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln37_23', SpMV.cpp:37) [394]  (3.520 ns)

 <State 178>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_16_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [398]  (7.300 ns)

 <State 179>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_16_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [398]  (7.300 ns)

 <State 180>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_16_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [398]  (7.300 ns)

 <State 181>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_16_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [398]  (7.300 ns)

 <State 182>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_16_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [398]  (7.300 ns)

 <State 183>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_16_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [398]  (7.300 ns)

 <State 184>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_16_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [398]  (7.300 ns)

 <State 185>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_16_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [398]  (7.300 ns)

 <State 186>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_16_read', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [399]  (7.300 ns)

 <State 187>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_17_read') on port 'gmem2' [406]  (7.300 ns)

 <State 188>: 6.345ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln37_16', SpMV.cpp:37) [410]  (1.823 ns)
	'select' operation 9 bit ('select_ln37_16', SpMV.cpp:37) [411]  (0.000 ns)
	'sub' operation 10 bit ('sub_ln37_8', SpMV.cpp:37) [413]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln37_17', SpMV.cpp:37) [415]  (1.731 ns)
	'select' operation 9 bit ('select_ln37_17', SpMV.cpp:37) [416]  (0.968 ns)

 <State 189>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_71', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [424]  (7.300 ns)

 <State 190>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_71', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [424]  (7.300 ns)

 <State 191>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_71', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [424]  (7.300 ns)

 <State 192>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_71', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [424]  (7.300 ns)

 <State 193>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_71', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [424]  (7.300 ns)

 <State 194>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_71', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [424]  (7.300 ns)

 <State 195>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_71', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [424]  (7.300 ns)

 <State 196>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_71', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [424]  (7.300 ns)

 <State 197>: 1.588ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln37', SpMV.cpp:37) to 'SpMV_Pipeline_spmv_loop_internal8' [428]  (1.588 ns)

 <State 198>: 0.000ns
The critical path consists of the following:

 <State 199>: 3.520ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln37_26', SpMV.cpp:37) [436]  (3.520 ns)

 <State 200>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_18_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [440]  (7.300 ns)

 <State 201>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_18_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [440]  (7.300 ns)

 <State 202>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_18_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [440]  (7.300 ns)

 <State 203>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_18_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [440]  (7.300 ns)

 <State 204>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_18_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [440]  (7.300 ns)

 <State 205>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_18_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [440]  (7.300 ns)

 <State 206>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_18_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [440]  (7.300 ns)

 <State 207>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_18_req', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [440]  (7.300 ns)

 <State 208>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_18_read', SpMV.cpp:37) on port 'gmem2' (SpMV.cpp:37) [441]  (7.300 ns)

 <State 209>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_19_read') on port 'gmem2' [448]  (7.300 ns)

 <State 210>: 6.345ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln37_18', SpMV.cpp:37) [452]  (1.823 ns)
	'select' operation 9 bit ('select_ln37_18', SpMV.cpp:37) [453]  (0.000 ns)
	'sub' operation 10 bit ('sub_ln37_9', SpMV.cpp:37) [455]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln37_19', SpMV.cpp:37) [457]  (1.731 ns)
	'select' operation 9 bit ('select_ln37_19', SpMV.cpp:37) [458]  (0.968 ns)

 <State 211>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_75', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [466]  (7.300 ns)

 <State 212>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_75', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [466]  (7.300 ns)

 <State 213>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_75', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [466]  (7.300 ns)

 <State 214>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_75', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [466]  (7.300 ns)

 <State 215>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_75', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [466]  (7.300 ns)

 <State 216>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_75', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [466]  (7.300 ns)

 <State 217>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_75', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [466]  (7.300 ns)

 <State 218>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_75', SpMV.cpp:37) on port 'gmem0' (SpMV.cpp:37) [466]  (7.300 ns)

 <State 219>: 1.588ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln37', SpMV.cpp:37) to 'SpMV_Pipeline_spmv_loop_internal9' [470]  (1.588 ns)

 <State 220>: 0.000ns
The critical path consists of the following:

 <State 221>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem4_addr', SpMV.cpp:52) [477]  (0.000 ns)
	bus request operation ('empty_77', SpMV.cpp:52) on port 'gmem4' (SpMV.cpp:52) [478]  (7.300 ns)

 <State 222>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln52', SpMV.cpp:52) on port 'gmem4' (SpMV.cpp:52) [479]  (7.300 ns)

 <State 223>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln52', SpMV.cpp:52) on port 'gmem4' (SpMV.cpp:52) [480]  (7.300 ns)

 <State 224>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln52', SpMV.cpp:52) on port 'gmem4' (SpMV.cpp:52) [481]  (7.300 ns)

 <State 225>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln52', SpMV.cpp:52) on port 'gmem4' (SpMV.cpp:52) [482]  (7.300 ns)

 <State 226>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln52', SpMV.cpp:52) on port 'gmem4' (SpMV.cpp:52) [483]  (7.300 ns)

 <State 227>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln52', SpMV.cpp:52) on port 'gmem4' (SpMV.cpp:52) [484]  (7.300 ns)

 <State 228>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln52', SpMV.cpp:52) on port 'gmem4' (SpMV.cpp:52) [485]  (7.300 ns)

 <State 229>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln52', SpMV.cpp:52) on port 'gmem4' (SpMV.cpp:52) [486]  (7.300 ns)

 <State 230>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln52', SpMV.cpp:52) on port 'gmem4' (SpMV.cpp:52) [487]  (7.300 ns)

 <State 231>: 7.300ns
The critical path consists of the following:
	'phi' operation 32 bit ('sum') with incoming values : ('sum_27_loc_load') [474]  (0.000 ns)
	bus write operation ('write_ln52', SpMV.cpp:52) on port 'gmem4' (SpMV.cpp:52) [488]  (7.300 ns)

 <State 232>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_78', SpMV.cpp:52) on port 'gmem4' (SpMV.cpp:52) [489]  (7.300 ns)

 <State 233>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_78', SpMV.cpp:52) on port 'gmem4' (SpMV.cpp:52) [489]  (7.300 ns)

 <State 234>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_78', SpMV.cpp:52) on port 'gmem4' (SpMV.cpp:52) [489]  (7.300 ns)

 <State 235>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_78', SpMV.cpp:52) on port 'gmem4' (SpMV.cpp:52) [489]  (7.300 ns)

 <State 236>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_78', SpMV.cpp:52) on port 'gmem4' (SpMV.cpp:52) [489]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
