@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 
@N: BN115 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\component\work\full_sys\full_sys.v":340:19:340:38|Removing instance geig_data_handling_0 of view:work.geig_data_handling(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\spi_master.v":90:2:90:7|Removing sequential instance new_data_q of view:PrimLib.dffr(prim) in hierarchy view:work.spi_master(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance G_DATA_STACK_1[0] of view:PrimLib.dffre(prim) in hierarchy view:work.geig_data_handling(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance G_DATA_STACK_1[6] of view:PrimLib.dffre(prim) in hierarchy view:work.geig_data_handling(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance G_DATA_STACK_1[47:8] of view:PrimLib.dffre(prim) in hierarchy view:work.geig_data_handling(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance G_DATA_STACK_1[49] of view:PrimLib.dffre(prim) in hierarchy view:work.geig_data_handling(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance G_DATA_STACK_1[51] of view:PrimLib.dffre(prim) in hierarchy view:work.geig_data_handling(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance G_DATA_STACK_1[53] of view:PrimLib.dffre(prim) in hierarchy view:work.geig_data_handling(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance G_DATA_STACK_1[55] of view:PrimLib.dffre(prim) in hierarchy view:work.geig_data_handling(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance G_DATA_STACK_1[57] of view:PrimLib.dffre(prim) in hierarchy view:work.geig_data_handling(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance G_DATA_STACK_1[59] of view:PrimLib.dffre(prim) in hierarchy view:work.geig_data_handling(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance G_DATA_STACK_1[61] of view:PrimLib.dffre(prim) in hierarchy view:work.geig_data_handling(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance G_DATA_STACK_1[63] of view:PrimLib.dffre(prim) in hierarchy view:work.geig_data_handling(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance G_DATA_STACK_1[65] of view:PrimLib.dffre(prim) in hierarchy view:work.geig_data_handling(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance G_DATA_STACK_1[67] of view:PrimLib.dffre(prim) in hierarchy view:work.geig_data_handling(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance G_DATA_STACK_1[69] of view:PrimLib.dffre(prim) in hierarchy view:work.geig_data_handling(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance G_DATA_STACK_1[71] of view:PrimLib.dffre(prim) in hierarchy view:work.geig_data_handling(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance G_DATA_STACK_1[73] of view:PrimLib.dffre(prim) in hierarchy view:work.geig_data_handling(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance G_DATA_STACK_1[75] of view:PrimLib.dffre(prim) in hierarchy view:work.geig_data_handling(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance G_DATA_STACK_1[77] of view:PrimLib.dffre(prim) in hierarchy view:work.geig_data_handling(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance G_DATA_STACK_1[79] of view:PrimLib.dffre(prim) in hierarchy view:work.geig_data_handling(verilog) because there are no references to its outputs 
@N: BN115 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\component\work\full_sys\full_sys.v":331:22:331:44|Removing instance clock_div_1MHZ_100KHZ_0 of view:work.clock_div_1MHZ_100KHZ(verilog) because there are no references to its outputs 
@N: BN225 |Writing default property annotation file C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\full_sys.sap.
