

================================================================
== Vitis HLS Report for 'fir_Pipeline_MAC'
================================================================
* Date:           Wed Apr 12 00:07:42 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.232 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- MAC     |       11|       11|         2|          1|          1|    11|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       53|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|        0|       20|    -|
|Memory               |        0|     -|       32|        6|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       40|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|       72|      124|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_11s_32s_32_1_1_U2  |mul_11s_32s_32_1_1  |        0|   2|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   2|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |                   Module                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |fir_int_int_c_U  |fir_Pipeline_MAC_fir_int_int_c_ROM_AUTO_1R  |        0|  32|   6|    0|    11|   32|     1|          352|
    +-----------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                                            |        0|  32|   6|    0|    11|   32|     1|          352|
    +-----------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_122_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln21_fu_102_p2  |         +|   0|  0|  12|           5|           2|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  53|          38|          36|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |acc_fu_34                |   9|          2|   32|         64|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    5|         10|
    |i_1_fu_38                |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   44|         88|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |acc_fu_34                |  32|   0|   32|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_1_fu_38                |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  40|   0|   40|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------+-----+-----+------------+------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  fir_Pipeline_MAC|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  fir_Pipeline_MAC|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  fir_Pipeline_MAC|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  fir_Pipeline_MAC|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  fir_Pipeline_MAC|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  fir_Pipeline_MAC|  return value|
|acc_out             |  out|   32|      ap_vld|           acc_out|       pointer|
|acc_out_ap_vld      |  out|    1|      ap_vld|           acc_out|       pointer|
|shift_reg_address0  |  out|    4|   ap_memory|         shift_reg|         array|
|shift_reg_ce0       |  out|    1|   ap_memory|         shift_reg|         array|
|shift_reg_q0        |   in|   32|   ap_memory|         shift_reg|         array|
+--------------------+-----+-----+------------+------------------+--------------+

