{
  "design": {
    "design_info": {
      "boundary_crc": "0xC3A9FA458BFBBA6B",
      "device": "xcvu13p-fhgb2104-2L-e",
      "gen_directory": "bd/base",
      "name": "base",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "xdma_0": "",
      "ddr4_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_cc": ""
        },
        "s01_couplers": {
          "auto_cc": ""
        },
        "s02_couplers": {
          "auto_cc": ""
        },
        "m00_couplers": {}
      },
      "util_vector_logic_0": "",
      "axis_data_fifo_0": "",
      "axis_data_fifo_1": "",
      "util_ds_buf_0": "",
      "proc_sys_reset_0": "",
      "ila_0": "",
      "ila_1": "",
      "axi_dma_0": "",
      "xlconcat_0": ""
    },
    "interface_ports": {
      "ddr4_rtl_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "user_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "16",
            "value_src": "user_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "user_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "user_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "DM_NO_DBI",
            "value_src": "user_prop"
          },
          "DATA_WIDTH": {
            "value": "64",
            "value_src": "user_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A512M16HA-083E",
            "value_src": "user_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "user_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "user_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "user_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "user_prop"
          }
        },
        "port_maps": {
          "ACT_N": {
            "physical_name": "ddr4_rtl_0_act_n",
            "direction": "O"
          },
          "ADR": {
            "physical_name": "ddr4_rtl_0_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "BA": {
            "physical_name": "ddr4_rtl_0_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BG": {
            "physical_name": "ddr4_rtl_0_bg",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_C": {
            "physical_name": "ddr4_rtl_0_ck_c",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_T": {
            "physical_name": "ddr4_rtl_0_ck_t",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "ddr4_rtl_0_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "ddr4_rtl_0_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM_N": {
            "physical_name": "ddr4_rtl_0_dm_n",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "DQ": {
            "physical_name": "ddr4_rtl_0_dq",
            "direction": "IO",
            "left": "63",
            "right": "0"
          },
          "DQS_C": {
            "physical_name": "ddr4_rtl_0_dqs_c",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "DQS_T": {
            "physical_name": "ddr4_rtl_0_dqs_t",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "ODT": {
            "physical_name": "ddr4_rtl_0_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "ddr4_rtl_0_reset_n",
            "direction": "O"
          }
        }
      },
      "ddr4_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "400000000"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "ddr4_clk_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "ddr4_clk_clk_p",
            "direction": "I"
          }
        }
      },
      "pcie_7x_mgt_rtl_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0",
        "port_maps": {
          "rxn": {
            "physical_name": "pcie_7x_mgt_rtl_0_rxn",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "rxp": {
            "physical_name": "pcie_7x_mgt_rtl_0_rxp",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "txn": {
            "physical_name": "pcie_7x_mgt_rtl_0_txn",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "txp": {
            "physical_name": "pcie_7x_mgt_rtl_0_txp",
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "M_AXIS": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "base_m_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "default_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "default_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "default_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "M_AXIS_tdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "M_AXIS_tready",
            "direction": "I"
          },
          "TVALID": {
            "physical_name": "M_AXIS_tvalid",
            "direction": "O"
          },
          "TKEEP": {
            "physical_name": "M_AXIS_tkeep",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "M_AXIS_tlast",
            "direction": "O"
          }
        }
      },
      "pcie_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "pcie_clk_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "pcie_clk_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "S_AXIS": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "base_s_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "390000000"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "8"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "S_AXIS_tdata",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "S_AXIS_tkeep",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "S_AXIS_tlast",
            "direction": "I"
          },
          "TREADY": {
            "physical_name": "S_AXIS_tready",
            "direction": "O"
          },
          "TVALID": {
            "physical_name": "S_AXIS_tvalid",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "pcie_perst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "s_axis_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXIS"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axis_aresetn",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "base_s_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "390000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "m_axis_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "M_AXIS",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "base_m_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "user_lnk_up": {
        "direction": "O"
      },
      "axi_aclk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "base_xdma_0_0_axi_aclk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "250000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "axi_aresetn": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "s_axis_aresetn": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "m_axis_aresetn": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "xdma_0": {
        "vlnv": "xilinx.com:ip:xdma:4.1",
        "xci_name": "base_xdma_0_0",
        "xci_path": "ip/base_xdma_0_0/base_xdma_0_0.xci",
        "inst_hier_path": "xdma_0",
        "parameters": {
          "axilite_master_en": {
            "value": "true"
          },
          "axilite_master_size": {
            "value": "1"
          },
          "cfg_mgmt_if": {
            "value": "false"
          },
          "mcap_enablement": {
            "value": "None"
          },
          "mode_selection": {
            "value": "Advanced"
          },
          "pcie_extended_tag": {
            "value": "false"
          },
          "pl_link_cap_max_link_speed": {
            "value": "8.0_GT/s"
          },
          "pl_link_cap_max_link_width": {
            "value": "X16"
          },
          "xdma_num_usr_irq": {
            "value": "2"
          },
          "xdma_rnum_chnl": {
            "value": "1"
          },
          "xdma_wnum_chnl": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          },
          "M_AXI_LITE": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI_LITE",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            },
            "M_AXI_LITE": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "ddr4_0": {
        "vlnv": "xilinx.com:ip:ddr4:2.2",
        "xci_name": "base_ddr4_0_0",
        "xci_path": "ip/base_ddr4_0_0/base_ddr4_0_0.xci",
        "inst_hier_path": "ddr4_0",
        "parameters": {
          "C0.DDR4_AxiArbitrationScheme": {
            "value": "RD_PRI_REG"
          },
          "C0.DDR4_AxiDataWidth": {
            "value": "512"
          },
          "C0.DDR4_AxiIDWidth": {
            "value": "8"
          },
          "C0.DDR4_CasLatency": {
            "value": "16"
          },
          "C0.DDR4_CasWriteLatency": {
            "value": "12"
          },
          "C0.DDR4_DataMask": {
            "value": "DM_NO_DBI"
          },
          "C0.DDR4_DataWidth": {
            "value": "64"
          },
          "C0.DDR4_InputClockPeriod": {
            "value": "2499"
          },
          "C0.DDR4_Mem_Add_Map": {
            "value": "ROW_COLUMN_BANK"
          },
          "C0.DDR4_MemoryPart": {
            "value": "MT40A512M16HA-083E"
          },
          "C0.DDR4_MemoryType": {
            "value": "Components"
          },
          "C0.DDR4_MemoryVoltage": {
            "value": "1.2V"
          },
          "C0.DDR4_Ordering": {
            "value": "Normal"
          },
          "C0.DDR4_PhyClockRatio": {
            "value": "4:1"
          },
          "C0.DDR4_Slot": {
            "value": "Single"
          },
          "C0.DDR4_TimePeriod": {
            "value": "833"
          }
        },
        "interface_ports": {
          "C0_DDR4_S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "C0_DDR4_MEMORY_MAP"
          }
        },
        "addressing": {
          "memory_maps": {
            "C0_DDR4_MEMORY_MAP": {
              "address_blocks": {
                "C0_DDR4_ADDRESS_BLOCK": {
                  "base_address": "0",
                  "range": "4G",
                  "width": "32",
                  "usage": "memory",
                  "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                  "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
                }
              }
            }
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/base_axi_interconnect_0_0/base_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "base_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "base_xbar_0",
            "xci_path": "ip/base_xbar_0/base_xbar_0.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "3"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S02_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "base_auto_cc_0",
                "xci_path": "ip/base_auto_cc_0/base_auto_cc_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "base_auto_cc_1",
                "xci_path": "ip/base_auto_cc_1/base_auto_cc_1.xci",
                "inst_hier_path": "axi_interconnect_0/s01_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "s01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "base_auto_cc_2",
                "xci_path": "ip/base_auto_cc_2/base_auto_cc_2.xci",
                "inst_hier_path": "axi_interconnect_0/s02_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_s02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "s02_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "S02_ACLK_1": {
            "ports": [
              "S02_ACLK",
              "s02_couplers/S_ACLK"
            ]
          },
          "S02_ARESETN_1": {
            "ports": [
              "S02_ARESETN",
              "s02_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "base_util_vector_logic_0_0",
        "xci_path": "ip/base_util_vector_logic_0_0/base_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "axis_data_fifo_0": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "base_axis_data_fifo_0_0",
        "xci_path": "ip/base_axis_data_fifo_0_0/base_axis_data_fifo_0_0.xci",
        "inst_hier_path": "axis_data_fifo_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "4096"
          },
          "FIFO_MODE": {
            "value": "2"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "IS_ACLK_ASYNC": {
            "value": "0"
          },
          "TDATA_NUM_BYTES": {
            "value": "8"
          }
        }
      },
      "axis_data_fifo_1": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "base_axis_data_fifo_1_0",
        "xci_path": "ip/base_axis_data_fifo_1_0/base_axis_data_fifo_1_0.xci",
        "inst_hier_path": "axis_data_fifo_1",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "4096"
          },
          "IS_ACLK_ASYNC": {
            "value": "0"
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "base_util_ds_buf_0_0",
        "xci_path": "ip/base_util_ds_buf_0_0/base_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "base_proc_sys_reset_0_0",
        "xci_path": "ip/base_proc_sys_reset_0_0/base_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "base_ila_0_0",
        "xci_path": "ip/base_ila_0_0/base_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "4096"
          },
          "C_SLOT_0_AXI_PROTOCOL": {
            "value": "AXI4S"
          }
        }
      },
      "ila_1": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "base_ila_0_1",
        "xci_path": "ip/base_ila_0_1/base_ila_0_1.xci",
        "inst_hier_path": "ila_1",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "4096"
          },
          "C_SLOT_0_AXI_PROTOCOL": {
            "value": "AXI4S"
          }
        }
      },
      "axi_dma_0": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "base_axi_dma_0_0",
        "xci_path": "ip/base_axi_dma_0_0/base_axi_dma_0_0.xci",
        "inst_hier_path": "axi_dma_0",
        "parameters": {
          "c_include_s2mm": {
            "value": "1"
          },
          "c_include_sg": {
            "value": "0"
          },
          "c_m_axi_mm2s_data_width": {
            "value": "512"
          },
          "c_m_axi_s2mm_data_width": {
            "value": "512"
          },
          "c_s_axis_s2mm_tdata_width": {
            "value": "64"
          },
          "c_sg_length_width": {
            "value": "20"
          }
        },
        "interface_ports": {
          "M_AXI_MM2S": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_MM2S",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_S2MM": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_S2MM",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_MM2S": {
              "range": "4G",
              "width": "32"
            },
            "Data_S2MM": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "base_xlconcat_0_0",
        "xci_path": "ip/base_xlconcat_0_0/base_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "2"
          }
        }
      }
    },
    "interface_nets": {
      "S_AXIS_1": {
        "interface_ports": [
          "S_AXIS",
          "axis_data_fifo_0/S_AXIS",
          "ila_1/SLOT_0_AXIS"
        ]
      },
      "axi_dma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_dma_0/M_AXIS_MM2S",
          "axis_data_fifo_1/S_AXIS"
        ]
      },
      "axi_dma_0_M_AXI_MM2S": {
        "interface_ports": [
          "axi_dma_0/M_AXI_MM2S",
          "axi_interconnect_0/S01_AXI"
        ]
      },
      "axi_dma_0_M_AXI_S2MM": {
        "interface_ports": [
          "axi_dma_0/M_AXI_S2MM",
          "axi_interconnect_0/S02_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "ddr4_0/C0_DDR4_S_AXI"
        ]
      },
      "axis_data_fifo_0_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_0/M_AXIS",
          "axi_dma_0/S_AXIS_S2MM"
        ]
      },
      "axis_data_fifo_1_M_AXIS": {
        "interface_ports": [
          "M_AXIS",
          "axis_data_fifo_1/M_AXIS",
          "ila_0/SLOT_0_AXIS"
        ]
      },
      "ddr4_0_C0_DDR4": {
        "interface_ports": [
          "ddr4_rtl_0",
          "ddr4_0/C0_DDR4"
        ]
      },
      "diff_clock_rtl_0_1": {
        "interface_ports": [
          "ddr4_clk",
          "ddr4_0/C0_SYS_CLK"
        ]
      },
      "diff_clock_rtl_1_1": {
        "interface_ports": [
          "pcie_clk",
          "util_ds_buf_0/CLK_IN_D"
        ]
      },
      "xdma_0_M_AXI": {
        "interface_ports": [
          "xdma_0/M_AXI",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "xdma_0_M_AXI_LITE": {
        "interface_ports": [
          "xdma_0/M_AXI_LITE",
          "axi_dma_0/S_AXI_LITE"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pcie_7x_mgt_rtl_0",
          "xdma_0/pcie_mgt"
        ]
      }
    },
    "nets": {
      "S00_ARESETN_1": {
        "ports": [
          "xdma_0/axi_aresetn",
          "axi_interconnect_0/S00_ARESETN",
          "axi_aresetn",
          "proc_sys_reset_0/ext_reset_in",
          "axi_dma_0/axi_resetn"
        ]
      },
      "axi_dma_0_mm2s_introut": {
        "ports": [
          "axi_dma_0/mm2s_introut",
          "xlconcat_0/In0"
        ]
      },
      "axi_dma_0_mm2s_prmry_reset_out_n": {
        "ports": [
          "axi_dma_0/mm2s_prmry_reset_out_n",
          "axis_data_fifo_1/s_axis_aresetn",
          "m_axis_aresetn",
          "axi_interconnect_0/S01_ARESETN"
        ]
      },
      "axi_dma_0_s2mm_introut": {
        "ports": [
          "axi_dma_0/s2mm_introut",
          "xlconcat_0/In1"
        ]
      },
      "axi_dma_0_s2mm_prmry_reset_out_n": {
        "ports": [
          "axi_dma_0/s2mm_prmry_reset_out_n",
          "s_axis_aresetn",
          "axis_data_fifo_0/s_axis_aresetn",
          "axi_interconnect_0/S02_ARESETN"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk": {
        "ports": [
          "ddr4_0/c0_ddr4_ui_clk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/M00_ACLK",
          "proc_sys_reset_0/slowest_sync_clk"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk_sync_rst": {
        "ports": [
          "ddr4_0/c0_ddr4_ui_clk_sync_rst",
          "util_vector_logic_0/Op1"
        ]
      },
      "m_axis_aclk": {
        "ports": [
          "m_axis_aclk",
          "axi_dma_0/m_axi_mm2s_aclk",
          "axis_data_fifo_1/s_axis_aclk",
          "ila_0/clk",
          "axi_interconnect_0/S01_ACLK"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "ddr4_0/sys_rst"
        ]
      },
      "reset_rtl_0_1": {
        "ports": [
          "pcie_perst_n",
          "xdma_0/sys_rst_n"
        ]
      },
      "s_axis_aclk_1": {
        "ports": [
          "s_axis_aclk",
          "axis_data_fifo_0/s_axis_aclk",
          "ila_1/clk",
          "axi_dma_0/m_axi_s2mm_aclk",
          "axi_interconnect_0/S02_ACLK"
        ]
      },
      "util_ds_buf_0_IBUF_DS_ODIV2": {
        "ports": [
          "util_ds_buf_0/IBUF_DS_ODIV2",
          "xdma_0/sys_clk"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "util_ds_buf_0/IBUF_OUT",
          "xdma_0/sys_clk_gt"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "ddr4_0/c0_ddr4_aresetn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/M00_ARESETN"
        ]
      },
      "xdma_0_axi_aclk": {
        "ports": [
          "xdma_0/axi_aclk",
          "axi_interconnect_0/S00_ACLK",
          "axi_aclk",
          "axi_dma_0/s_axi_lite_aclk"
        ]
      },
      "xdma_0_user_lnk_up": {
        "ports": [
          "xdma_0/user_lnk_up",
          "user_lnk_up"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "xdma_0/usr_irq_req"
        ]
      }
    },
    "addressing": {
      "/xdma_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000000000000000",
                "range": "4G",
                "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
              }
            }
          },
          "M_AXI_LITE": {
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00000000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x00000000",
                "range": "4G",
                "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x00000000",
                "range": "4G",
                "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}