name: Flash
description: Embedded Flash memory
groupName: Flash
registers:
  - name: FLASH_ACR
    displayName: FLASH_ACR
    description: Access control register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 19
    fields:
      - name: LATENCY
        description: Read latency
        bitOffset: 0
        bitWidth: 4
      - name: WRHIGHFREQ
        description: Flash signal delay
        bitOffset: 4
        bitWidth: 2
  - name: FLASH_KEYR1
    displayName: FLASH_KEYR1
    description: FLASH key register for bank 1
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: KEY1R
        description: Non-volatile memory bank 1 configuration access unlock key
        bitOffset: 0
        bitWidth: 32
        access: write-only
  - name: FLASH_OPTKEYR
    displayName: FLASH_OPTKEYR
    description: FLASH option key register
    addressOffset: 8
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: OPTKEYR
        description: Unlock key option bytes
        bitOffset: 0
        bitWidth: 32
  - name: FLASH_CR1
    displayName: FLASH_CR1
    addressOffset: 12
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: LOCK1
        description: "Bank 1 configuration lock bit\nThis bit locks the FLASH_CR1
          register. The correct write sequence to FLASH_KEYR1 register unlocks this
          bit. If a wrong sequence is executed, or if the unlock sequence to FLASH_KEYR1
          is performed twice, this bit remains locked until the next system reset.\n\
          LOCK1 can be set by programming it to 1. When set to 1, a new unlock sequence
          is mandatory to unlock it. When LOCK1 changes from 0 to 1, the other bits
          of FLASH_CR1 register do not change."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FLASH_CR1 register unlocked
            value: 0
          - name: B_0x1
            description: FLASH_CR1 register locked
            value: 1
      - name: PG1
        description: "Bank 1 internal buffer control bit\nSetting PG1 bit to 1 enables
          internal buffer for write operations to bank 1. This allows preparing program
          operations even if a sector or bank erase is ongoing.\nPG1 can be programmed
          only when LOCK1 is cleared to 0. When PG1 is reset, the internal buffer
          is disabled for write operations to bank 1, and all the data stored in the
          buffer but not sent to the operation queue are lost."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Internal buffer disabled for write operations to bank 1
            value: 0
          - name: B_0x1
            description: Internal buffer enabled for write operations to bank 1
            value: 1
      - name: SER1
        description: "Bank 1 sector erase request\nSetting SER1 bit to 1 requests
          a sector erase on bank 1. SER1 can be programmed only when LOCK1 is cleared
          to 0.\nBER1 has a higher priority than SER1: if both bits are set, the embedded
          Flash memory executes a bank erase.\nNote: Write protection error is triggered
          when a sector erase is required on a protected sector."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: sector erase not requested on bank 1
            value: 0
          - name: B_0x1
            description: sector erase requested on bank 1
            value: 1
      - name: BER1
        description: "Bank 1 erase request\nSetting BER1 bit to 1 requests a bank
          erase operation on bank 1 (user Flash memory only). BER1 can be programmed
          only when LOCK1 is cleared to 0.\nBER1 has a higher priority than SER1:
          if both are set, the embedded Flash memory executes a bank erase.\nNote:
          Write protection error is triggered when a bank erase is required and some
          sectors are protected."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: bank erase not requested on bank 1
            value: 0
          - name: B_0x1
            description: bank erase requested on bank 1
            value: 1
      - name: FW1
        description: "Bank 1 write forcing control bit\nFW1 forces a write operation
          even if the write buffer is not full. In this case all bits not written
          are set to 1 by hardware. FW1 can be programmed only when LOCK1 is cleared
          to 0.\nThe embedded Flash memory resets FW1 when the corresponding operation
          has been acknowledged.\nNote: Using a force-write operation prevents the
          application from updating later the missing bits with something else than
          1, because it is likely that it will lead to permanent ECC error.\nWrite
          forcing is effective only if the write buffer is not empty (in particular,
          FW1 does not start several write operations when the force-write operations
          are performed consecutively)."
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: START1
        description: "Bank 1 erase start control bit\nSTART1 bit is used to start
          a sector erase or a bank erase operation. START1 can be programmed only
          when LOCK1 is cleared to 0.\nThe embedded Flash memory resets START1 when
          the corresponding operation has been acknowledged. The user application
          cannot access any embedded Flash memory register until the operation is
          acknowledged."
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: SSN1
        description: "Bank 1 sector erase selection number\nThese bits are used to
          select the target sector for an erase operation (they are unused otherwise).
          SSN1 can be programmed only when LOCK1 is cleared to 0.\n..\n...\n...\n\
          Note: Bank 1 is limited to 16 and 64 sectors on STM32H7B0 and STM32H7A3xG
          devices, respectively."
        bitOffset: 6
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sector 0 of user Flash bank 1 selected
            value: 0
          - name: B_0x1
            description: Sector 1 of user Flash bank 1 selected
            value: 1
          - name: B_0xF
            description: Sector 15 of user Flash bank 1 selected
            value: 15
          - name: B_0x3F
            description: Sector 63 of user Flash bank 1 selected
            value: 63
          - name: B_0x7F
            description: Sector 127 of user Flash bank 1 selected
            value: 127
      - name: CRC_EN
        description: "Bank 1 CRC control bit\nSetting CRC_EN bit to 1 enables the
          CRC calculation on bank 1. CRC_EN does not start CRC calculation but enables
          CRC configuration through FLASH_CRCCR1 register.\nWhen CRC calculation is
          performed on bank 1, it can only be disabled by setting CRC_EN bit to 0.
          Resetting CRC_EN clears CRC configuration and resets the content of FLASH_CRCDATAR
          register.\nClearing CRC_EN to 0 sets CRCDATA to 0x0.\nCRC_EN can be programmed
          only when LOCK1 is cleared to 0."
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: EOPIE1
        description: "Bank 1 end-of-program interrupt control bit\nSetting EOPIE1
          bit to 1 enables the generation of an interrupt at the end of a program
          operation to bank 1. EOPIE1 can be programmed only when LOCK1 is cleared
          to 0."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated at the end of a program 
              operation to bank 1.
            value: 0
          - name: B_0x1
            description: interrupt enabled when at the end of a program 
              operation to bank 1.
            value: 1
      - name: WRPERRIE1
        description: "Bank 1 write protection error interrupt enable bit\nWhen WRPERRIE1
          bit is set to 1, an interrupt is generated when a protection error occurs
          during a program operation to bank 1. WRPERRIE1 can be programmed only when
          LOCK1 is cleared to 0."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when a protection error occurs 
              on bank 1
            value: 0
          - name: B_0x1
            description: interrupt generated when a protection error occurs on 
              bank 1.
            value: 1
      - name: PGSERRIE1
        description: "Bank 1 programming sequence error interrupt enable bit\nWhen
          PGSERRIE1 bit is set to 1, an interrupt is generated when a sequence error
          occurs during a program operation to bank 1. PGSERRIE1 can be programmed
          only when LOCK1 is cleared to 0."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when a sequence error occurs on 
              bank 1
            value: 0
          - name: B_0x1
            description: interrupt generated when sequence error occurs on bank 
              1.
            value: 1
      - name: STRBERRIE1
        description: "Bank 1 strobe error interrupt enable bit\nWhen STRBERRIE1 bit
          is set to 1, an interrupt is generated when a strobe error occurs (the master
          programs several times the same byte in the write buffer) during a write
          operation to bank 1. STRBERRIE1 can be programmed only when LOCK1 is cleared
          to 0."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when a strobe error occurs on 
              bank 1
            value: 0
          - name: B_0x1
            description: interrupt generated when strobe error occurs on bank 1.
            value: 1
      - name: INCERRIE1
        description: "Bank 1 inconsistency error interrupt enable bit\nWhen INCERRIE1
          bit is set to 1, an interrupt is generated when an inconsistency error occurs
          during a write operation to bank 1. INCERRIE1 can be programmed only when
          LOCK1 is cleared to 0."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when a inconsistency error 
              occurs on bank 1
            value: 0
          - name: B_0x1
            description: interrupt generated when a inconsistency error occurs 
              on bank 1.
            value: 1
      - name: RDPERRIE1
        description: "Bank 1 read protection error interrupt enable bit\nWhen RDPERRIE1
          bit is set to 1, an interrupt is generated when a read protection error
          occurs (access to an address protected by PCROP or by RDP level 1) during
          a read operation from bank 1. RDPERRIE1 can be programmed only when LOCK1
          is cleared to 0."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when a read protection error 
              occurs on bank 1
            value: 0
          - name: B_0x1
            description: an interrupt is generated when a read protection error 
              occurs on bank 1
            value: 1
      - name: RDSERRIE1
        description: "Bank 1 secure error interrupt enable bit\nWhen RDSERRIE1 bit
          is set to 1, an interrupt is generated when a secure error (access to a
          secure-only protected address) occurs during a read operation from bank
          1. RDSERRIE1 can be programmed only when LOCK1 is cleared to 0."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when a secure error occurs on 
              bank 1
            value: 0
          - name: B_0x1
            description: an interrupt is generated when a secure error occurs on
              bank 1
            value: 1
      - name: SNECCERRIE1
        description: "Bank 1 ECC single correction error interrupt enable bit\nWhen
          SNECCERRIE1 bit is set to 1, an interrupt is generated when an ECC single
          correction error occurs during a read operation from bank 1. SNECCERRIE1
          can be programmed only when LOCK1 is cleared to 0."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when an ECC single correction 
              error occurs on bank 1
            value: 0
          - name: B_0x1
            description: interrupt generated when an ECC single correction error
              occurs on bank 1
            value: 1
      - name: DBECCERRIE1
        description: "Bank 1 ECC double detection error interrupt enable bit\nWhen
          DBECCERRIE1 bit is set to 1, an interrupt is generated when an ECC double
          detection error occurs during a read operation from bank 1. DBECCERRIE1
          can be programmed only when LOCK1 is cleared to 0."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when an ECC double detection 
              error occurs on bank 1
            value: 0
          - name: B_0x1
            description: interrupt generated if an ECC double detection error 
              occurs on bank 1
            value: 1
      - name: CRCENDIE1
        description: "Bank 1 CRC end of calculation interrupt enable bit\nWhen CRCENDIE1
          bit is set to 1, an interrupt is generated when the CRC computation has
          completed on bank 1. CRCENDIE1 can be programmed only when LOCK1 is cleared
          to 0."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when CRC computation complete on
              bank 1
            value: 0
          - name: B_0x1
            description: interrupt generated when CRC computation complete on 
              bank 1
            value: 1
      - name: CRCRDERRIE1
        description: "Bank 1 CRC read error interrupt enable bit\nWhen CRCRDERRIE1
          bit is set to 1, an interrupt is generated when a protected area (PCROP
          or secure-only) has been detected during the last CRC computation on bank
          1. CRCRDERRIE1 can be programmed only when LOCK1 is cleared to 0."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when a CRC read error occurs on 
              bank 1
            value: 0
          - name: B_0x1
            description: interrupt generated when a CRC read error occurs on 
              bank 1
            value: 1
  - name: FLASH_SR1
    displayName: FLASH_SR1
    addressOffset: 16
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BSY1
        description: "Bank 1 busy flag\nBSY1 flag is set when an effective write,
          erase or option byte change operation is ongoing on bank 1. It is not possible
          to know what type of operation is being executed.\nBSY1 cannot be forced
          to 0. It is automatically reset by hardware every time a step in a write,
          erase or option byte change operation completes."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no programming, erase or option byte change operation 
              being executed on bank 1
            value: 0
          - name: B_0x1
            description: programming, erase or option byte change operation 
              being executed on bank 1
            value: 1
      - name: WBNE1
        description: "Bank 1 write buffer not empty flag\nWBNE1 flag is set when the
          embedded Flash memory is waiting for new data to complete the write buffer.
          In this state, the write buffer is not empty. WBNE1 is reset by hardware
          each time the write buffer is complete or the write buffer is emptied following
          one of the event below:\nthe application software forces the write operation
          using FW1 bit in FLASH_CR1\nthe embedded Flash memory detects an error that
          involves data loss\nthe application software has disabled write operations
          in this bank\nThis bit cannot be forced to 0. To reset it, clear the write
          buffer by performing any of the above listed actions, or send the missing
          data."
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: write buffer of bank 1 empty or full
            value: 0
          - name: B_0x1
            description: write buffer of bank 1 waiting data to complete
            value: 1
      - name: QW1
        description: "Bank 1 wait queue flag\nQW1 flag is set when a write, erase
          or option byte change operation is pending in the command queue buffer of
          bank 1. It is not possible to know what type of programming operation is
          present in the queue.\nThis flag is reset by hardware when all write, erase
          or option byte change operations have been executed and thus removed from
          the waiting queue(s). This bit cannot be forced to 0. It is reset after
          a deterministic time if no other operations are requested."
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no write, erase or option byte change operations 
              waiting in the operation queues of bank 1
            value: 0
          - name: B_0x1
            description: at least one write, erase or option byte change 
              operation is waiting in the operation queue of bank 1
            value: 1
      - name: CRC_BUSY1
        description: "Bank 1 CRC busy flag\nCRC_BUSY1 flag is set when a CRC calculation
          is ongoing on bank 1. This bit cannot be forced to 0. The user must wait
          until the CRC calculation has completed or disable CRC computation on bank
          1."
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no CRC calculation ongoing on bank 1
            value: 0
          - name: B_0x1
            description: CRC calculation ongoing on bank 1
            value: 1
      - name: EOP1
        description: "Bank 1 end-of-program flag\nEOP1 flag is set when a programming
          operation to bank 1 completes. An interrupt is generated if the EOPIE1 is
          set to 1. It is not necessary to reset EOP1 before starting a new operation.
          EOP1 bit is cleared by writing 1 to CLR_EOP1 bit in FLASH_CCR1 register."
        bitOffset: 16
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no programming operation completed on bank 1
            value: 0
          - name: B_0x1
            description: a programming operation completed on bank 1
            value: 1
      - name: WRPERR1
        description: "Bank 1 write protection error flag\nWRPERR1 flag is raised when
          a protection error occurs during a program operation to bank 1. An interrupt
          is also generated if the WRPERRIE1 is set to 1. Writing 1 to CLR_WRPERR1
          bit in FLASH_CCR1 register clears WRPERR1."
        bitOffset: 17
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no write protection error occurs on bank 1
            value: 0
          - name: B_0x1
            description: a write protection error occurs on bank 1
            value: 1
      - name: PGSERR1
        description: "Bank 1 programming sequence error flag\nPGSERR1 flag is raised
          when a sequence error occurs on bank 1. An interrupt is generated if the
          PGSERRIE1 bit is set to 1. Writing 1 to CLR_PGSERR1 bit in FLASH_CCR1 register
          clears PGSERR1."
        bitOffset: 18
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no sequence error occurs on bank 1
            value: 0
          - name: B_0x1
            description: a sequence error occurs on bank 1
            value: 1
      - name: STRBERR1
        description: "Bank 1 strobe error flag\nSTRBERR1 flag is raised when a strobe
          error occurs on bank 1 (when the master attempts to write several times
          the same byte in the write buffer). An interrupt is generated if the STRBERRIE1
          bit is set to 1. Writing 1 to CLR_STRBERR1 bit in FLASH_CCR1 register clears
          STRBERR1."
        bitOffset: 19
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no strobe error occurs on bank 1
            value: 0
          - name: B_0x1
            description: a strobe error occurs on bank 1
            value: 1
      - name: INCERR1
        description: "Bank 1 inconsistency error flag\nINCERR1 flag is raised when
          a inconsistency error occurs on bank 1. An interrupt is generated if INCERRIE1
          is set to 1. Writing 1 to CLR_INCERR1 bit in the FLASH_CCR1 register clears
          INCERR1."
        bitOffset: 21
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no inconsistency error occurs on bank 1
            value: 0
          - name: B_0x1
            description: a inconsistency error occurs on bank 1
            value: 1
      - name: RDPERR1
        description: "Bank 1 read protection error flag\nRDPERR1 flag is raised when
          an read protection error (read access to a PCROP-protected or a RDP-protected
          area) occurs on bank 1. An interrupt is generated if RDPERRIE1 is set to
          1. Writing 1 to CLR_RDPERR1 bit in FLASH_CCR1 register clears RDPERR1."
        bitOffset: 23
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no read protection error occurs on bank 1
            value: 0
          - name: B_0x1
            description: a read protection error occurs on bank 1
            value: 1
      - name: RDSERR1
        description: "Bank 1 secure error flag\nRDSERR1 flag is raised when a read
          secure error (read access to a secure-only protected word) occurs on bank
          1. An interrupt is generated if RDSERRIE1 is set to 1. Writing 1 to CLR_RDSERR1
          bit in FLASH_CCR1 register clears RDSERR1."
        bitOffset: 24
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no secure error occurs on bank 1
            value: 0
          - name: B_0x1
            description: a secure error occurs on bank 1
            value: 1
      - name: SNECCERR1
        description: "Bank 1 single correction error flag\nSNECCERR1 flag is raised
          when an ECC single correction error occurs during a read operation from
          bank 1. An interrupt is generated if SNECCERRIE1 is set to 1. Writing 1
          to CLR_SNECCERR1 bit in FLASH_CCR1 register clears SNECCERR1."
        bitOffset: 25
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no ECC single correction error occurs on bank 1
            value: 0
          - name: B_0x1
            description: ECC single correction error occurs on bank 1
            value: 1
      - name: DBECCERR1
        description: "Bank 1 ECC double detection error flag\nDBECCERR1 flag is raised
          when an ECC double detection error occurs during a read operation from bank
          1. An interrupt is generated if DBECCERRIE1 is set to 1. Writing 1 to CLR_DBECCERR1
          bit in FLASH_CCR1 register clears DBECCERR1."
        bitOffset: 26
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no ECC double detection error occurred on bank 1
            value: 0
          - name: B_0x1
            description: ECC double detection error occurred on bank 1
            value: 1
      - name: CRCEND1
        description: "Bank 1 CRC end of calculation flag\nCRCEND1 bit is raised when
          the CRC computation has completed on bank 1. An interrupt is generated if
          CRCENDIE1 is set to 1. It is not necessary to reset CRCEND1 before restarting
          CRC computation. Writing 1 to CLR_CRCEND1 bit in FLASH_CCR1 register clears
          CRCEND1."
        bitOffset: 27
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: CRC computation not complete on bank 1
            value: 0
          - name: B_0x1
            description: CRC computation complete on bank 1
            value: 1
      - name: CRCRDERR1
        description: "Bank 1 CRC read error flag\nCRCRDERR1 flag is raised when a
          word is found read protected during a CRC operation on bank 1. An interrupt
          is generated if CRCRDIE1 and CRCEND1 are set to 1. Writing 1 to CLR_CRCRDERR1
          bit in FLASH_CCR1 register clears CRCRDERR1.\nNote: This flag is valid only
          when CRCEND1 bit is set to 1"
        bitOffset: 28
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no protected area detected inside address read by CRC 
              on bank 1
            value: 0
          - name: B_0x1
            description: a protected area has been detected inside address read 
              by CRC on bank 1. CRC result is very likely incorrect.
            value: 1
  - name: FLASH_CCR1
    displayName: FLASH_CCR1
    addressOffset: 20
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CLR_EOP1
        description: "Bank 1 EOP1 flag clear bit\nSetting this bit to 1 resets to
          0 EOP1 flag in FLASH_SR1 register."
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: CLR_WRPERR1
        description: "Bank 1 WRPERR1 flag clear bit\nSetting this bit to 1 resets
          to 0 WRPERR1 flag in FLASH_SR1 register."
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: CLR_PGSERR1
        description: "Bank 1 PGSERR1 flag clear bit\nSetting this bit to 1 resets
          to 0 PGSERR1 flag in FLASH_SR1 register."
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: CLR_STRBERR1
        description: "Bank 1 STRBERR1 flag clear bit\nSetting this bit to 1 resets
          to 0 STRBERR1 flag in FLASH_SR1 register."
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: CLR_INCERR1
        description: "Bank 1 INCERR1 flag clear bit\nSetting this bit to 1 resets
          to 0 INCERR1 flag in FLASH_SR1 register."
        bitOffset: 21
        bitWidth: 1
        access: write-only
      - name: CLR_RDPERR1
        description: "Bank 1 RDPERR1 flag clear bit\nSetting this bit to 1 resets
          to 0 RDPERR1 flag in FLASH_SR1 register."
        bitOffset: 23
        bitWidth: 1
        access: write-only
      - name: CLR_RDSERR1
        description: "Bank 1 RDSERR1 flag clear bit\nSetting this bit to 1 resets
          to 0 RDSERR1 flag in FLASH_SR1 register."
        bitOffset: 24
        bitWidth: 1
        access: write-only
      - name: CLR_SNECCERR1
        description: "Bank 1 SNECCERR1 flag clear bit\nSetting this bit to 1 resets
          to 0 SNECCERR1 flag in FLASH_SR1 register. If the DBECCERR1 flag of FLASH_SR1
          register is cleared to 0, FLASH_ECC_FA1R register is reset to 0 as well."
        bitOffset: 25
        bitWidth: 1
        access: write-only
      - name: CLR_DBECCERR1
        description: "Bank 1 DBECCERR1 flag clear bit\nSetting this bit to 1 resets
          to 0 DBECCERR1 flag in FLASH_SR1 register. If the SNECCERR1 flag of FLASH_SR1
          register is cleared to 0, FLASH_ECC_FA1R register is reset to 0 as well."
        bitOffset: 26
        bitWidth: 1
        access: write-only
      - name: CLR_CRCEND1
        description: "Bank 1 CRCEND1 flag clear bit\nSetting this bit to 1 resets
          to 0 CRCEND1 flag in FLASH_SR1 register."
        bitOffset: 27
        bitWidth: 1
        access: write-only
      - name: CLR_CRCRDERR1
        description: "Bank 1 CRCRDERR1 flag clear bit\nSetting this bit to 1 resets
          to 0 CRCRDERR1 flag in FLASH_SR1 register."
        bitOffset: 28
        bitWidth: 1
        access: write-only
  - name: FLASH_OPTCR
    displayName: FLASH_OPTCR
    description: FLASH option control register
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 1
    fields:
      - name: OPTLOCK
        description: "FLASH_OPTCR lock option configuration\n\t\t\t\t  bit"
        bitOffset: 0
        bitWidth: 1
      - name: OPTSTART
        description: "Option byte start change option\n\t\t\t\t  configuration bit"
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: MER
        description: "Flash mass erase enable\n\t\t\t\t  bit"
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: PG_OTP
        description: OTP program control bit
        bitOffset: 5
        bitWidth: 1
      - name: OPTCHANGEERRIE
        description: "Option byte change error interrupt\n\t\t\t\t  enable bit"
        bitOffset: 30
        bitWidth: 1
      - name: SWAP_BANK
        description: "Bank swapping configuration\n\t\t\t\t  bit"
        bitOffset: 31
        bitWidth: 1
        access: read-only
  - name: FLASH_OPTSR_CUR
    displayName: FLASH_OPTSR_CUR
    description: FLASH option status register
    addressOffset: 28
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OPT_BUSY
        description: "Option byte change ongoing\n\t\t\t\t  flag"
        bitOffset: 0
        bitWidth: 1
      - name: BOR_LEV
        description: "Brownout level option status\n\t\t\t\t  bit"
        bitOffset: 2
        bitWidth: 2
      - name: IWDG_SW
        description: "IWDG1 control option status\n\t\t\t\t  bit"
        bitOffset: 4
        bitWidth: 1
      - name: NRST_STOP
        description: "D1 DStop entry reset option status\n\t\t\t\t  bit"
        bitOffset: 6
        bitWidth: 1
      - name: NRST_STDY
        description: "D1 DStandby entry reset option status\n\t\t\t\t  bit"
        bitOffset: 7
        bitWidth: 1
      - name: RDP
        description: "Readout protection level option status\n\t\t\t\t  byte"
        bitOffset: 8
        bitWidth: 8
      - name: VDDMMC_HSLV
        description: "IWDG Stop mode freeze option status\n\t\t\t\t  bit"
        bitOffset: 16
        bitWidth: 1
      - name: WDG_FZ_STOP
        description: "IWDG Stop mode freeze option status\n\t\t\t\t  bit"
        bitOffset: 17
        bitWidth: 1
      - name: IWDG_FZ_SDBY
        description: "IWDG Standby mode freeze option status\n\t\t\t\t  bit"
        bitOffset: 18
        bitWidth: 1
      - name: ST_RAM_SIZE
        description: "DTCM RAM size option\n\t\t\t\t  status"
        bitOffset: 19
        bitWidth: 2
      - name: SECURITY
        description: "Security enable option status\n\t\t\t\t  bit"
        bitOffset: 21
        bitWidth: 1
      - name: VDDIO_HSLV
        description: "I/O high-speed at low-voltage status bit\n\t\t\t\t  (PRODUCT_BELOW_25V)"
        bitOffset: 29
        bitWidth: 1
      - name: OPTCHANGEERR
        description: "Option byte change error\n\t\t\t\t  flag"
        bitOffset: 30
        bitWidth: 1
      - name: SWAP_BANK_OPT
        description: "Bank swapping option status\n\t\t\t\t  bit"
        bitOffset: 31
        bitWidth: 1
  - name: FLASH_OPTSR_PRG
    displayName: FLASH_OPTSR_PRG
    description: FLASH option status register
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BOR_LEV
        description: "BOR reset level option configuration\n\t\t\t\t  bits"
        bitOffset: 2
        bitWidth: 2
      - name: IWDG_SW
        description: "IWDG1 option configuration\n\t\t\t\t  bit"
        bitOffset: 4
        bitWidth: 1
      - name: NRST_STOP
        description: "Option byte erase after D1 DStop option\n\t\t\t\t  configuration
          bit"
        bitOffset: 6
        bitWidth: 1
      - name: NRST_STDY
        description: "Option byte erase after D1 DStandby\n\t\t\t\t  option configuration
          bit"
        bitOffset: 7
        bitWidth: 1
      - name: RDP
        description: "Readout protection level option\n\t\t\t\t  configuration byte"
        bitOffset: 8
        bitWidth: 8
      - name: VDDMMC_HSLV
        description: VDDMMC_HSLV
        bitOffset: 16
        bitWidth: 1
      - name: WDG_FZ_STOP
        description: "IWDG Stop mode freeze option\n\t\t\t\t  configuration bit"
        bitOffset: 17
        bitWidth: 1
      - name: IWDG_FZ_SDBY
        description: "IWDG Standby mode freeze option\n\t\t\t\t  configuration bit"
        bitOffset: 18
        bitWidth: 1
      - name: ST_RAM_SIZE
        description: "DTCM size select option configuration\n\t\t\t\t  bits"
        bitOffset: 19
        bitWidth: 2
      - name: SECURITY
        description: "Security option configuration\n\t\t\t\t  bit"
        bitOffset: 21
        bitWidth: 1
      - name: VDDIO_HSLV
        description: VDDIO_HSLV
        bitOffset: 29
        bitWidth: 1
      - name: SWAP_BANK_OPT
        description: "Bank swapping option configuration\n\t\t\t\t  bit"
        bitOffset: 31
        bitWidth: 1
  - name: FLASH_OPTCCR
    displayName: FLASH_OPTCCR
    description: "FLASH option clear control\n          register"
    addressOffset: 36
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: CLR_OPTCHANGEERR
        description: OPTCHANGEERR reset bit
        bitOffset: 30
        bitWidth: 1
  - name: FLASH_PRAR_CUR1
    displayName: FLASH_PRAR_CUR1
    description: FLASH protection address for bank 1
    addressOffset: 40
    size: 32
    resetValue: 0
    resetMask: 61440
    fields:
      - name: PROT_AREA_START1
        description: "Bank 1 PCROP area start status bits\nThese bits contain the
          first 256-byte block of the PCROP area in bank 1.\nIf this address is equal
          to PROT_AREA_END1, the whole bank 1 is PCROP protected.\nIf this address
          is higher than PROT_AREA_END1, no protection is set on bank 1."
        bitOffset: 0
        bitWidth: 12
        access: read-only
      - name: PROT_AREA_END1
        description: "Bank 1 PCROP area end status bits\nThese bits contain the last
          256-byte block of the PCROP area in bank 1.\nIf this address is equal to
          PROT_AREA_START1, the whole bank 1 is PCROP protected.\nIf this address
          is lower than PROT_AREA_START1, no protection is set on bank 1."
        bitOffset: 16
        bitWidth: 12
        access: read-only
      - name: DMEP1
        description: "Bank 1 PCROP protected erase enable option status bit\nIf DMEP1
          is set to 1, the PCROP protected area in bank 1 is erased when a protection
          level regression (change from level 1 to 0) or a bank erase with protection
          removal occurs."
        bitOffset: 31
        bitWidth: 1
        access: read-only
  - name: FLASH_PRAR_PRG1
    displayName: FLASH_PRAR_PRG1
    description: FLASH protection address for bank 1
    addressOffset: 44
    size: 32
    resetValue: 0
    resetMask: 61440
    fields:
      - name: PROT_AREA_START1
        description: "Bank 1 PCROP area start configuration bits\nThese bits contain
          the first 256-byte block of the PCROP area in bank 1.\nIf this address is
          equal to PROT_AREA_END1, the whole bank 1 is PCROP protected.\nIf this address
          is higher than PROT_AREA_END1, no protection is set on bank 1."
        bitOffset: 0
        bitWidth: 12
        access: read-write
      - name: PROT_AREA_END1
        description: "Bank 1 PCROP area end configuration bits\nThese bits contain
          the last 256-byte block of the PCROP area in bank 1.\nIf this address is
          equal to PROT_AREA_START1, the whole bank 1 is PCROP protected.\nIf this
          address is lower than PROT_AREA_START1, no protection is set on bank 1."
        bitOffset: 16
        bitWidth: 12
        access: read-write
      - name: DMEP1
        description: "Bank 1 PCROP protected erase enable option configuration bit\n\
          If DMEP1 is set to 1, the PCROP protected area in bank 1 is erased when
          a protection level regression (change from level 1 to 0) or a bank erase
          with protection removal occurs."
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: FLASH_SCAR_CUR1
    displayName: FLASH_SCAR_CUR1
    description: FLASH secure address for bank 1
    addressOffset: 48
    size: 32
    resetValue: 0
    resetMask: 61440
    fields:
      - name: SEC_AREA_START1
        description: "Bank 1 secure-only area start status bits\nThese bits contain
          the first 256 bytes of block of the secure-only area in bank 1.\nIf this
          address is equal to SEC_AREA_END1, the whole bank 1 is secure access only.\n\
          If this address is higher than SEC_AREA_END1, no protection is set on bank
          1."
        bitOffset: 0
        bitWidth: 12
        access: read-only
      - name: SEC_AREA_END1
        description: "Bank 1 secure-only area end status bits\nThese bits contain
          the last 256-byte block of the secure-only area in bank 1.\nIf this address
          is equal to SEC_AREA_START1, the whole bank 1 is secure access only.\nIf
          this address is lower than SEC_AREA_START1, no protection is set on bank
          1."
        bitOffset: 16
        bitWidth: 12
        access: read-only
      - name: DMES1
        description: "Bank 1 secure access protected erase enable option status bit\n\
          If DMES1 is set to 1, the secure access only area in bank 1 is erased when
          a protection level regression (change from level 1 to 0) or a bank erase
          with protection removal occurs."
        bitOffset: 31
        bitWidth: 1
        access: read-only
  - name: FLASH_SCAR_PRG1
    displayName: FLASH_SCAR_PRG1
    description: FLASH secure address for bank 1
    addressOffset: 52
    size: 32
    resetValue: 0
    resetMask: 61440
    fields:
      - name: SEC_AREA_START1
        description: "Bank 1 secure-only area start configuration bits\nThese bits
          contain the first block of 256 bytes of the secure-only area in bank 1.\n\
          If this address is equal to SEC_AREA_END1, the whole bank 1 is secure access
          only.\nIf this address is higher than SEC_AREA_END1, no protection is set
          on bank 1."
        bitOffset: 0
        bitWidth: 12
        access: read-write
      - name: SEC_AREA_END1
        description: "Bank 1 secure-only area end configuration bits\nThese bits contain
          the last block of 256 bytes of the secure-only area in bank 1.\nIf this
          address is equal to SEC_AREA_START1, the whole bank 1 is secure access only.\n\
          If this address is lower than SEC_AREA_START1, no protection is set on bank
          1."
        bitOffset: 16
        bitWidth: 12
        access: read-write
      - name: DMES1
        description: "Bank 1 secure access protected erase enable option configuration
          bit\nIf DMES1 is set to 1, the secure access only area in bank 1 is erased
          when a protection level regression (change from level 1 to 0) or a bank
          erase with protection removal occurs."
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: FLASH_WPSGN_CUR1R
    displayName: FLASH_WPSGN_CUR1R
    description: FLASH write sector group protection for bank 1
    addressOffset: 56
    size: 32
    resetValue: 0
    resetMask: 0
    fields:
      - name: WRPSGn1
        description: "Bank 1 sector group protection option status byte\nEach FLASH_WPSGN_CUR1R
          bit reflects the write protection status of the corresponding group of four
          consecutive sectors in bank 1 (0: the group is write protected; 1: the group
          is not write protected)\nBit 0: Group embedding sectors 0 to 3\nBit 1: Group
          embedding sectors 4 to 7\nBit N: Group embedding sectors 4 x N to 4 x N
          + 3\nBit 31: Group embedding sectors 124 to 127\nNote: Bank 1 is limited
          to 16 and 64 sectors on STM32H7B0 and STM32H7A3xG devices, respectively."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: FLASH_WPSGN_PRG1R
    displayName: FLASH_WPSGN_PRG1R
    description: FLASH write sector group protection for bank 1
    addressOffset: 60
    size: 32
    resetValue: 0
    resetMask: 0
    fields:
      - name: WRPSGn1
        description: "Bank 1 sector group protection option status byte\nSetting WRPSGn1
          bits to 0 write protects the corresponding group of four consecutive sectors
          in bank 1 (0: the group is write protected; 1: the group is not write protected)\n\
          Bit 0: Group embedding sectors 0 to 3\nBit 1: Group embedding sectors 4
          to 7\nBit N: Group embedding sectors 4 x N to 4 x N + 3\nBit 31: Group embedding
          sectors 124 to 127\nNote: Bank 1 is limited to 16 and 64 sectors on STM32H7B0
          and STM32H7A3xG devices, respectively."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: FLASH_BOOT_CURR
    displayName: FLASH_BOOT_CURR
    description: "FLASH register with boot\n          address"
    addressOffset: 64
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: BOOT_ADD0
        description: Boot address 0
        bitOffset: 0
        bitWidth: 16
      - name: BOOT_ADD1
        description: Boot address 1
        bitOffset: 16
        bitWidth: 16
  - name: FLASH_BOOT_PRGR
    displayName: FLASH_BOOT_PRGR
    description: "FLASH register with boot\n\t\t\t  address"
    addressOffset: 68
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: BOOT_ADD0
        description: Boot address 0
        bitOffset: 0
        bitWidth: 16
      - name: BOOT_ADD1
        description: Boot address 1
        bitOffset: 16
        bitWidth: 16
  - name: FLASH_CRCCR1
    displayName: FLASH_CRCCR1
    description: FLASH CRC control register for bank 1
    addressOffset: 80
    size: 32
    resetValue: 1835008
    resetMask: 4294967295
    fields:
      - name: CRC_SECT
        description: "Bank 1 CRC sector number\nCRC_SECT is used to select one user
          Flash sectors to be added to the list of sectors on which the CRC is calculated.
          The CRC can be computed either between two addresses (using registers FLASH_CRCSADD1R
          and FLASH_CRCEADD1R) or on a list of sectors using this register. If this
          latter option is selected, it is possible to add a sector to the list of
          sectors by programming the sector number in CRC_SECT and then setting to
          1 ADD_SECT.\nThe list of sectors can be erased either by setting CLEAN_SECT
          bit or by disabling the CRC computation. CRC_SECT can be set only when CRC_EN
          of FLASH_CR register is set to 1.\n...\n...\n...\nNote: Bank 1 is limited
          to 16 and 64 sectors on STM32H7B0 and STM32H7AxG devices, respectively."
        bitOffset: 0
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: sector 0 of bank 1 for CRC
            value: 0
          - name: B_0x1
            description: sector 1 of bank 1 for CRC
            value: 1
          - name: B_0xF
            description: sector 15 of bank 1 for CRC
            value: 15
          - name: B_0x3F
            description: sector 63 of bank 1 for CRC
            value: 63
          - name: B_0x7F
            description: sector 127 of bank 1 for CRC
            value: 127
      - name: CRC_BY_SECT
        description: "Bank 1 CRC sector mode select bit\nWhen CRC_BY_SECT is set to
          1, the CRC calculation is performed at sector level, on the sectors present
          in the list of sectors. To add a sector to this list, use ADD_SECT and CRC_SECT
          bits. To clean the list, use CLEAN_SECT bit.\nWhen CRC_BY_SECT is reset
          to 0, the CRC calculation is performed on all addresses between CRC_START_ADDR
          and CRC_END_ADDR."
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: ADD_SECT
        description: "Bank 1 CRC sector select bit\nSetting ADD_SECT to 1 adds the
          sector whose number is CRC_SECT to the list of sectors on which the CRC
          is calculated."
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: CLEAN_SECT
        description: "Bank 1 CRC sector list clear bit\nSetting CLEAN_SECT to 1 clears
          the list of sectors on which the CRC is calculated."
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: START_CRC
        description: "Bank 1 CRC start bit\nSTART_CRC bit triggers a CRC calculation
          on bank 1 using the current configuration. No CRC calculation can launched
          when an option byte change operation is ongoing because all write accesses
          to embedded Flash memory registers are put on hold until the option byte
          change operation has completed."
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: CLEAN_CRC
        description: "Bank 1 CRC clear bit\nSetting CLEAN_CRC to 1 clears the current
          CRC result stored in the FLASH_CRCDATAR register."
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: CRC_BURST
        description: "Bank 1 CRC burst size\nCRC_BURST bits set the size of the bursts
          that are generated by the CRC calculation unit."
        bitOffset: 20
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: every burst has a size of 4 Flash words (128-bit)
            value: 0
          - name: B_0x1
            description: every burst has a size of 16 Flash words (128-bit)
            value: 1
          - name: B_0x2
            description: every burst has a size of 64 Flash words (128-bit)
            value: 2
          - name: B_0x3
            description: every burst has a size of 256 Flash words (128-bit)
            value: 3
      - name: ALL_BANK
        description: "Bank 1 CRC select bit\nWhen ALL_BANK is set to 1, all bank 1
          user sectors are added to list of sectors on which the CRC is calculated."
        bitOffset: 22
        bitWidth: 1
        access: write-only
  - name: FLASH_CRCSADD1R
    displayName: FLASH_CRCSADD1R
    addressOffset: 84
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CRC_START_ADDR
        description: "CRC start address on bank 1\nCRC_START_ADDR is used when CRC_BY_SECT
          is cleared to 0. It must be programmed to the start address of the bank
          1 memory area on which the CRC calculation is performed."
        bitOffset: 2
        bitWidth: 18
        access: read-write
  - name: FLASH_CRCEADD1R
    displayName: FLASH_CRCEADD1R
    addressOffset: 88
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CRC_END_ADDR
        description: "CRC end address on bank 1\nCRC_END_ADDR is used when CRC_BY_SECT
          is cleared to 0. It must be programmed to the end address of the bank 1
          memory area on which the CRC calculation is performed"
        bitOffset: 2
        bitWidth: 18
        access: read-write
  - name: FLASH_CRCDATAR
    displayName: FLASH_CRCDATAR
    description: FLASH CRC data register
    addressOffset: 92
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CRC_DATA
        description: CRC result
        bitOffset: 0
        bitWidth: 32
  - name: FLASH_ECC_FA1R
    displayName: FLASH_ECC_FA1R
    addressOffset: 96
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FAIL_ECC_ADDR1
        description: "Bank 1 ECC error address\nWhen an ECC error occurs (both for
          single correction or double detection) during a read operation from bank
          1, the FAIL_ECC_ADDR1 bitfield contains the address that generated the error.\n\
          FAIL_ECC_ADDR1 is reset when the flag error in the FLASH_SR1 register (CLR_SNECCERR1
          or CLR_DBECCERR1) is reset.\nThe embedded Flash memory programs the address
          in this register only when no ECC error flags are set. This means that only
          the first address that generated an ECC error is saved.\nThe address in
          FAIL_ECC_ADDR1 is relative to the Flash memory area where the error occurred
          (user Flash memory, system Flash memory, read-only/OTP area)."
        bitOffset: 0
        bitWidth: 16
        access: read-only
      - name: OTP_FAIL_ECC
        description: "OTP ECC error bit\nThis bit is set to 1 when one single ECC
          correction or double ECC detection occurred during the last successful read
          operation from the read-only/ OTP area. The address of the ECC error is
          available in FAIL_ECC_ADDR1 bitfield."
        bitOffset: 31
        bitWidth: 1
        access: read-only
  - name: FLASH_OTPBL_CUR
    displayName: FLASH_OTPBL_CUR
    description: FLASH OTP block lock
    addressOffset: 104
    size: 32
    resetValue: 0
    resetMask: 0
    fields:
      - name: LOCKBL
        description: "OTP Block Lock\nBlock n corresponds to OTP 16-bit word 32 x
          n to 32 x n + 31.\nLOCKBL[n] = 1 indicates that all OTP 16-bit words in
          OTP Block n are locked and can no longer be programmed.\nLOCKBL[n] = 0 indicates
          that all OTP 16-bit words in OTP Block n are not locked and can still be
          modified."
        bitOffset: 0
        bitWidth: 16
        access: read-only
  - name: FLASH_OTPBL_PRG
    displayName: FLASH_OTPBL_PRG
    description: FLASH OTP block lock
    addressOffset: 108
    size: 32
    resetValue: 0
    resetMask: 0
    fields:
      - name: LOCKBL
        description: "OTP Block Lock\nBlock n corresponds to OTP 16-bit word 32 x
          n to 32 x n + 31.\nLOCKBL[n] = 1 indicates that all OTP 16-bit words in
          OTP Block n are locked and can no longer be programmed.\nLOCKBL[n] = 0 indicates
          that all OTP 16-bit words in OTP Block n are not locked and can still be
          modified.\nLOCKBL bits can be set if the corresponding bit in FLASH_OTPBL_CUR
          is cleared."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: FLASH_ACR_
    displayName: FLASH_ACR_
    description: Access control register
    addressOffset: 256
    size: 32
    access: read-write
    resetValue: 19
    fields:
      - name: LATENCY
        description: Read latency
        bitOffset: 0
        bitWidth: 4
      - name: WRHIGHFREQ
        description: Flash signal delay
        bitOffset: 4
        bitWidth: 2
  - name: FLASH_KEYR2
    displayName: FLASH_KEYR2
    description: FLASH key register for bank 2
    addressOffset: 260
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: KEY2R
        description: Bank 2 access configuration unlock key
        bitOffset: 0
        bitWidth: 32
        access: write-only
  - name: FLASH_OPTKEYR_
    displayName: FLASH_OPTKEYR_
    description: FLASH option key register
    addressOffset: 264
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OPTKEYR
        description: Unlock key option bytes
        bitOffset: 0
        bitWidth: 32
  - name: FLASH_CR2
    displayName: FLASH_CR2
    description: FLASH control register for bank 2
    addressOffset: 268
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: LOCK2
        description: "Bank 2 configuration lock bit\nThis bit locks the FLASH_CR2
          register. The correct write sequence to FLASH_KEYR2 register unlocks this
          bit. If a wrong sequence is executed, or the unlock sequence to FLASH_KEYR2
          is performed twice, this bit remains locked until next system reset.\nLOCK2
          can be set by programming it to 1. When set to 1, a new unlock sequence
          is mandatory to unlock it. When LOCK2 changes from 0 to 1, the other bits
          of FLASH_CR2 register do not change."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FLASH_CR2 register unlocked
            value: 0
          - name: B_0x1
            description: FLASH_CR2 register locked
            value: 1
      - name: PG2
        description: "Bank 2 internal buffer control bit\nSetting PG2 bit to 1 enables
          internal buffer for write operations to bank 2. This allows the preparation
          of program operations even if a sector or bank erase is ongoing.\nPG2 can
          be programmed only when LOCK2 is cleared to 0. When PG2 is reset, the internal
          buffer is disabled for write operations to bank 2 and all the data stored
          in the buffer but not sent to the operation queue are lost."
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: SER2
        description: "Bank 2 sector erase request\nSetting SER2 bit to 1 requests
          a sector erase on bank 2. SER2 can be programmed only when LOCK2 is cleared
          to 0.\nBER2 has a higher priority than SER2: if both are set, the embedded
          Flash memory executes a bank erase.\nNote: Write protection error is triggered
          when a sector erase is required on protected sector(s)."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: sector erase not requested on bank 2
            value: 0
          - name: B_0x1
            description: sector erase requested on bank 2
            value: 1
      - name: BER2
        description: "Bank 2 erase request\nSetting BER2 bit to 1 requests a bank
          erase operation on bank 2 (user Flash memory only). BER2 can be programmed
          only when LOCK2 is cleared to 0.\nBER2 has a higher priority than SER2:
          if both are set, the embedded Flash memory executes a bank erase.\nNote:
          Write protection error is triggered when a bank erase is required and some
          sectors are protected."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: bank erase not requested on bank 2
            value: 0
          - name: B_0x1
            description: bank erase requested on bank 2
            value: 1
      - name: FW2
        description: "Bank 2 write forcing control bit\nFW2 forces a write operation
          even if the write buffer is not full. FW2 can be programmed only when LOCK2
          is cleared to 0.\nThe embedded Flash memory resets FW2 when the corresponding
          operation has been acknowledged.\nWrite forcing is effective only if the
          write buffer is not empty. In particular, FW2 does not start several write
          operations when the write operations are performed consecutively."
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: START2
        description: "Bank 2 erase start control bit\nSTART2 bit is used to start
          a sector erase or a bank erase operation. START2 can be programmed only
          when LOCK2 is cleared to 0.\nThe embedded Flash memory resets START2 when
          the corresponding operation has been acknowledged. The user application
          cannot access any embedded Flash memory register until the operation is
          acknowledged."
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: SSN2
        description: "Bank 2 sector erase selection number\nThese bits are used to
          select the target sector for an erase operation (they are unused otherwise).
          SSN2 can be programmed only when LOCK2 is cleared to 0.\n...\n...\nNote:
          Bank 2 is limited to 64 sectors on STM32H7A3xG devices."
        bitOffset: 6
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sector 0 of user Flash bank 2 selected
            value: 0
          - name: B_0x1
            description: Sector 1of user Flash bank 2 selected
            value: 1
          - name: B_0x3F
            description: Sector 63 of user Flash bank 2 selected
            value: 63
          - name: B_0x7F
            description: Sector 127 of user Flash bank 2 selected
            value: 127
      - name: CRC_EN
        description: "Bank 2 CRC control bit\nSetting CRC_EN bit to 1 enables the
          CRC calculation on bank 2. CRC_EN does not start CRC calculation but enables
          CRC configuration through FLASH_CRCCR2 register.\nWhen CRC calculation is
          performed on bank 2, it can only be disabled by setting CRC_EN bit to 0.
          Resetting CRC_EN clears CRC configuration and resets the content of FLASH_CRCDATAR
          register.\nCRC_EN can be programmed only when LOCK2 is cleared to 0."
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: EOPIE2
        description: "Bank 2 end-of-program interrupt control bit\nSetting EOPIE2
          bit to 1 enables the generation of an interrupt at the end of a program
          operation to bank 2. EOPIE2 can be programmed only when LOCK2 is cleared
          to 0."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated at the end of a program 
              operation to bank 2.
            value: 0
          - name: B_0x1
            description: interrupt enabled when at the end of a program 
              operation to bank 2.
            value: 1
      - name: WRPERRIE2
        description: "Bank 2 write protection error interrupt enable bit\nWhen WRPERRIE2
          bit is set to 1, an interrupt is generated when a protection error occurs
          during a program operation to bank 2. WRPERRIE2 can be programmed only when
          LOCK2 is cleared to 0."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when a protection error occurs 
              on bank 2
            value: 0
          - name: B_0x1
            description: interrupt generated when a protection error occurs on 
              bank 2.
            value: 1
      - name: PGSERRIE2
        description: "Bank 2 programming sequence error interrupt enable bit\nWhen
          PGSERRIE2 bit is set to 1, an interrupt is generated when a sequence error
          occurs during a program operation to bank 2. PGSERRIE2 can be programmed
          only when LOCK2 is cleared to 0."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when a sequence error occurs on 
              bank 2
            value: 0
          - name: B_0x1
            description: interrupt generated when sequence error occurs on bank 
              2.
            value: 1
      - name: STRBERRIE2
        description: "Bank 2 strobe error interrupt enable bit\nWhen STRBERRIE2 bit
          is set to 1, an interrupt is generated when a strobe error occurs (the master
          programs several times the same byte in the write buffer) during a write
          operation to bank 2. STRBERRIE2 can be programmed only when LOCK2 is cleared
          to 0."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when a strobe error occurs on 
              bank 2
            value: 0
          - name: B_0x1
            description: interrupt generated when strobe error occurs on bank 2.
            value: 1
      - name: INCERRIE2
        description: "Bank 2 inconsistency error interrupt enable bit\nWhen INCERRIE2
          bit is set to 1, an interrupt is generated when an inconsistency error occurs
          during a write operation to bank 2. INCERRIE2 can be programmed only when
          LOCK2 is cleared to 0."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when a inconsistency error 
              occurs on bank 2
            value: 0
          - name: B_0x1
            description: interrupt generated when a inconsistency error occurs 
              on bank 2.
            value: 1
      - name: RDPERRIE2
        description: "Bank 2 read protection error interrupt enable bit\nWhen RDPERRIE2
          bit is set to 1, an interrupt is generated when a read protection error
          occurs (access to an address protected by PCROP or by RDP level 1) during
          a read operation from bank 2. RDPERRIE2 can be programmed only when LOCK2
          is cleared to 0."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when a read protection error 
              occurs on bank 2
            value: 0
          - name: B_0x1
            description: an interrupt is generated when a read protection error 
              occurs on bank 2
            value: 1
      - name: RDSERRIE2
        description: "Bank 2 secure error interrupt enable bit\nWhen RDSERRIE2 bit
          is set to 1, an interrupt is generated when a secure error (access to a
          secure-only protected address) occurs during a read operation from bank
          2. RDSERRIE2 can be programmed only when LOCK2 is cleared to 0."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when a secure error occurs on 
              bank 2
            value: 0
          - name: B_0x1
            description: an interrupt is generated when a secure error occurs on
              bank 2
            value: 1
      - name: SNECCERRIE2
        description: "Bank 2 ECC single correction error interrupt enable bit\nWhen
          SNECCERRIE2 bit is set to 1, an interrupt is generated when an ECC single
          correction error occurs during a read operation from bank 2. SNECCERRIE2
          can be programmed only when LOCK2 is cleared to 0."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when an ECC single correction 
              error occurs on bank 2
            value: 0
          - name: B_0x1
            description: interrupt generated when an ECC single correction error
              occurs on bank 2
            value: 1
      - name: DBECCERRIE2
        description: "Bank 2 ECC double detection error interrupt enable bit\nWhen
          DBECCERRIE2 bit is set to 1, an interrupt is generated when an ECC double
          detection error occurs during a read operation from bank 2. DBECCERRIE2
          can be programmed only when LOCK2 is cleared to 0."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when an ECC double detection 
              error occurs on bank 2
            value: 0
          - name: B_0x1
            description: interrupt generated if an ECC double detection error 
              occurs on bank 2
            value: 1
      - name: CRCENDIE2
        description: "Bank 2 CRC end of calculation interrupt enable bit\nWhen CRCENDIE2
          bit is set to 1, an interrupt is generated when the CRC computation has
          completed on bank 2. CRCENDIE2 can be programmed only when LOCK2 is cleared
          to 0."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when CRC computation complete on
              bank 2
            value: 0
          - name: B_0x1
            description: interrupt generated when CRC computation complete on 
              bank 2
            value: 1
      - name: CRCRDERRIE2
        description: "Bank 2 CRC read error interrupt enable bit\nWhen CRCRDERRIE2
          bit is set to 1, an interrupt is generated when a protected area (PCROP
          or secure-only) has been detected during the last CRC computation on bank
          2. CRCRDERRIE2 can be programmed only when LOCK2 is cleared to 0."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when a CRC read error occurs on 
              bank 2
            value: 0
          - name: B_0x1
            description: interrupt generated when a CRC read error occurs on 
              bank 2
            value: 1
  - name: FLASH_SR2
    displayName: FLASH_SR2
    description: FLASH status register for bank 2
    addressOffset: 272
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BSY2
        description: "Bank 2 busy flag\nBSY2 flag is set when an effective write or
          erase operation is ongoing to bank 2. It is not possible to know what type
          of operation is being executed.\nBSY2 cannot be forced to 0. It is automatically
          reset by hardware every time a step in a write, or erase operation completes."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no write or erase operation is executed on bank 2
            value: 0
          - name: B_0x1
            description: a write or an erase operation is being executed on bank
              2.
            value: 1
      - name: WBNE2
        description: "Bank 2 write buffer not empty flag\nWBNE2 flag is set when embedded
          Flash memory is waiting for new data to complete the write buffer. In this
          state the write buffer is not empty. WBNE2 is reset by hardware each time
          the write buffer is complete or the write buffer is emptied following one
          of the event below:\nthe application software forces the write operation
          using FW2 bit in FLASH_CR2\nthe embedded Flash memory detects an error that
          involves data loss\nthe application software has disabled write operations
          in this bank\nThis bit cannot be forced to 0. To reset it, clear the write
          buffer by performing any of the above listed actions or send the missing
          data."
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: write buffer of bank 2 empty or full
            value: 0
          - name: B_0x1
            description: write buffer of bank 2 waiting data to complete
            value: 1
      - name: QW2
        description: "Bank 2 wait queue flag\nQW2 flag is set when a write or erase
          operation is pending in the command queue buffer of bank 2. It is not possible
          to know what type of operation is present in the queue. This flag is reset
          by hardware when all write/erase operations have been executed and thus
          removed from the waiting queue(s). This bit cannot be forced to 0. It is
          reset after a deterministic time if no other operations are requested."
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no write or erase operation is waiting in the operation
              queues of bank 2
            value: 0
          - name: B_0x1
            description: at least one write or erase operation is pending in the
              operation queues of bank 2
            value: 1
      - name: CRC_BUSY2
        description: "Bank 2 CRC busy flag\nCRC_BUSY2 flag is set when a CRC calculation
          is ongoing on bank 2. This bit cannot be forced to 0. The user must wait
          until the CRC calculation has completed or disable CRC computation on bank
          2."
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no CRC calculation ongoing on bank 2
            value: 0
          - name: B_0x1
            description: CRC calculation ongoing on bank 2.
            value: 1
      - name: EOP2
        description: "Bank 2 end-of-program flag\nEOP2 flag is set when a programming
          operation to bank 2 completes. An interrupt is generated if the EOPIE2 is
          set to 1. It is not necessary to reset EOP2 before starting a new operation.
          EOP2 bit is cleared by writing 1 to CLR_EOP2 bit in FLASH_CCR2 register."
        bitOffset: 16
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no programming operation completed on bank 2
            value: 0
          - name: B_0x1
            description: a programming operation completed on bank 2
            value: 1
      - name: WRPERR2
        description: "Bank 2 write protection error flag\nWRPERR2 flag is raised when
          a protection error occurs during a program operation to bank 2. An interrupt
          is also generated if the WRPERRIE2 is set to 1. Writing 1 to CLR_WRPERR2
          bit in FLASH_CCR2 register clears WRPERR2."
        bitOffset: 17
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no write protection error occurred on bank 2
            value: 0
          - name: B_0x1
            description: a write protection error occurred on bank 2
            value: 1
      - name: PGSERR2
        description: "Bank 2 programming sequence error flag\nPGSERR2 flag is raised
          when a sequence error occurs on bank 2. An interrupt is generated if the
          PGSERRIE2 bit is set to 1. Writing 1 to CLR_PGSERR2 bit in FLASH_CCR2 register
          clears PGSERR2."
        bitOffset: 18
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no sequence error occurred on bank 2
            value: 0
          - name: B_0x1
            description: a sequence error occurred on bank 2.
            value: 1
      - name: STRBERR2
        description: "Bank 2 strobe error flag\nSTRBERR2 flag is raised when a strobe
          error occurs on bank 2 (when the master attempts to write several times
          the same byte in the write buffer). An interrupt is generated if the STRBERRIE2
          bit is set to 1. Writing 1 to CLR_STRBERR2 bit in FLASH_CCR2 register clears
          STRBERR2."
        bitOffset: 19
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no strobe error occurred on bank 2
            value: 0
          - name: B_0x1
            description: a strobe error occurred on bank 2.
            value: 1
      - name: INCERR2
        description: "Bank 2 inconsistency error flag\nINCERR2 flag is raised when
          a inconsistency error occurs on bank 2. An interrupt is generated if INCERRIE2
          is set to 1. Writing 1 to CLR_INCERR2 bit in the FLASH_CCR2 register clears
          INCERR2."
        bitOffset: 21
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no inconsistency error occurred on bank 2
            value: 0
          - name: B_0x1
            description: an inconsistency error occurred on bank 2.
            value: 1
      - name: RDPERR2
        description: "Bank 2 read protection error flag\nRDPERR2 flag is raised when
          a read protection error (read access to a PCROP-protected word or a RDP-protected
          area) occurs on bank 2. An interrupt is generated if RDPERRIE2 is set to
          1. Writing 1 to CLR_RDPERR2 bit in FLASH_CCR2 register clears RDPERR2."
        bitOffset: 23
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no read protection error occurs on bank 2
            value: 0
          - name: B_0x1
            description: a read protection error occurs on bank 2
            value: 1
      - name: RDSERR2
        description: "Bank 2 secure error flag\nRDSERR2 flag is raised when a read
          secure error (read access to a secure-only protected word) occurs on bank
          2. An interrupt is generated if RDSERRIE2 is set to 1. Writing 1 to CLR_RDSERR2
          bit in FLASH_CCR2 register clears RDSERR2."
        bitOffset: 24
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no secure error occurs on bank 2
            value: 0
          - name: B_0x1
            description: a secure error occurs on bank 2
            value: 1
      - name: SNECCERR2
        description: "Bank 2 single correction error flag\nSNECCERR2 flag is raised
          when an ECC single correction error occurs during a read operation from
          bank 2. An interrupt is generated if SNECCERRIE2 is set to 1. Writing 1
          to CLR_SNECCERR2 bit in FLASH_CCR2 register clears SNECCERR2."
        bitOffset: 25
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no ECC single correction error occurs on bank 2
            value: 0
          - name: B_0x1
            description: ECC single correction error occurs on bank 2
            value: 1
      - name: DBECCERR2
        description: "Bank 2 ECC double detection error flag\nDBECCERR2 flag is raised
          when an ECC double detection error occurs during a read operation from bank
          2. An interrupt is generated if DBECCERRIE2 is set to 1. Writing 1 to CLR_DBECCERR2
          bit in FLASH_CCR2 register clears DBECCERR2."
        bitOffset: 26
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no ECC double detection error occurs on bank 2
            value: 0
          - name: B_0x1
            description: ECC double detection error occurs on bank 2
            value: 1
      - name: CRCEND2
        description: "Bank 2 CRC end of calculation flag\nCRCEND2 bit is raised when
          the CRC computation has completed on bank 2. An interrupt is generated if
          CRCENDIE2 is set to 1. It is not necessary to reset CRCEND2 before restarting
          CRC computation. Writing 1 to CLR_CRCEND2 bit in FLASH_CCR2 register clears
          CRCEND2."
        bitOffset: 27
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: CRC computation not complete on bank 2
            value: 0
          - name: B_0x1
            description: CRC computation complete on bank 2
            value: 1
      - name: CRCRDERR2
        description: "Bank 2 CRC read error flag\nCRCRDERR2 flag is raised when a
          word is found read protected during a CRC operation on bank 2. An interrupt
          is generated if CRCRDIE2 and CRCEND2 are set to 1. Writing 1 to CLR_CRCRDERR2
          bit in FLASH_CCR2 register clears CRCRDERR2.\nNote: This flag is valid only
          when CRCEND2 bit is set to 1."
        bitOffset: 28
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no protected area inside the address read by CRC on 
              bank 2
            value: 0
          - name: B_0x1
            description: a protected area inside the address read by CRC on bank
              2. CRC result is very likely incorrect.
            value: 1
  - name: FLASH_CCR2
    displayName: FLASH_CCR2
    description: FLASH clear control register for bank 2
    addressOffset: 276
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CLR_EOP2
        description: "Bank 2 EOP2 flag clear bit\nSetting this bit to 1 resets to
          0 EOP2 flag in FLASH_SR2 register."
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: CLR_WRPERR2
        description: "Bank 2 WRPERR2 flag clear bit\nSetting this bit to 1 resets
          to 0 WRPERR2 flag in FLASH_SR2 register."
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: CLR_PGSERR2
        description: "Bank 2 PGSERR2 flag clear bit\nSetting this bit to 1 resets
          to 0 PGSERR2 flag in FLASH_SR2 register."
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: CLR_STRBERR2
        description: "Bank 2 STRBERR2 flag clear bit\nSetting this bit to 1 resets
          to 0 STRBERR2 flag in FLASH_SR2 register."
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: CLR_INCERR2
        description: "Bank 2 INCERR2 flag clear bit\nSetting this bit to 1 resets
          to 0 INCERR2 flag in FLASH_SR2 register."
        bitOffset: 21
        bitWidth: 1
        access: write-only
      - name: CLR_RDPERR2
        description: "Bank 2 RDPERR2 flag clear bit\nSetting this bit to 1 resets
          to 0 RDPERR2 flag in FLASH_SR2 register."
        bitOffset: 23
        bitWidth: 1
        access: write-only
      - name: CLR_RDSERR2
        description: "Bank 2 RDSERR2 flag clear bit\nSetting this bit to 1 resets
          to 0 RDSERR2 flag in FLASH_SR2 register."
        bitOffset: 24
        bitWidth: 1
        access: write-only
      - name: CLR_SNECCERR2
        description: "Bank 2 SNECCERR2 flag clear bit\nSetting this bit to 1 resets
          to 0 SNECCERR2 flag in FLASH_SR2 register. If the DBECCERR2 flag of FLASH_SR2
          register is cleared to 0, FLASH_ECC_FA2R register is reset to 0 as well."
        bitOffset: 25
        bitWidth: 1
        access: write-only
      - name: CLR_DBECCERR2
        description: "Bank 2 DBECCERR2 flag clear bit\nSetting this bit to 1 resets
          to 0 DBECCERR2 flag in FLASH_SR2 register. If the SNECCERR2 flag of FLASH_SR2
          register is cleared to 0, FLASH_ECC_FA2R register is reset to 0 as well."
        bitOffset: 26
        bitWidth: 1
        access: write-only
      - name: CLR_CRCEND2
        description: "Bank 2 CRCEND2 flag clear bit\nSetting this bit to 1 resets
          to 0 CRCEND2 flag in FLASH_SR2 register."
        bitOffset: 27
        bitWidth: 1
        access: write-only
      - name: CLR_CRCRDERR2
        description: "Bank 2 CRCRDERR2 flag clear bit\nSetting this bit to 1 resets
          to 0 CRCRDERR2 flag in FLASH_SR2 register."
        bitOffset: 28
        bitWidth: 1
        access: write-only
  - name: FLASH_OPTCR_
    displayName: FLASH_OPTCR_
    description: FLASH option control register
    addressOffset: 280
    size: 32
    access: read-write
    resetValue: 1
    fields:
      - name: OPTLOCK
        description: "FLASH_OPTCR lock option configuration\n\t\t\t\t  bit"
        bitOffset: 0
        bitWidth: 1
      - name: OPTSTART
        description: "Option byte start change option\n\t\t\t\t  configuration bit"
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: MER
        description: "Flash mass erase enable\n\t\t\t\t  bit"
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: PG_OTP
        description: OTP program control bit
        bitOffset: 5
        bitWidth: 1
      - name: OPTCHANGEERRIE
        description: "Option byte change error interrupt\n\t\t\t\t  enable bit"
        bitOffset: 30
        bitWidth: 1
      - name: SWAP_BANK
        description: "Bank swapping configuration\n\t\t\t\t  bit"
        bitOffset: 31
        bitWidth: 1
        access: read-only
  - name: FLASH_OPTSR_CUR_
    displayName: FLASH_OPTSR_CUR_
    description: FLASH option status register
    addressOffset: 284
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OPT_BUSY
        description: "Option byte change ongoing\n\t\t\t\t  flag"
        bitOffset: 0
        bitWidth: 1
      - name: BOR_LEV
        description: "Brownout level option status\n\t\t\t\t  bit"
        bitOffset: 2
        bitWidth: 2
      - name: IWDG_SW
        description: "IWDG1 control option status\n\t\t\t\t  bit"
        bitOffset: 4
        bitWidth: 1
      - name: NRST_STOP
        description: "D1 DStop entry reset option status\n\t\t\t\t  bit"
        bitOffset: 6
        bitWidth: 1
      - name: NRST_STDY
        description: "D1 DStandby entry reset option status\n\t\t\t\t  bit"
        bitOffset: 7
        bitWidth: 1
      - name: RDP
        description: "Readout protection level option status\n\t\t\t\t  byte"
        bitOffset: 8
        bitWidth: 8
      - name: VDDMMC_HSLV
        description: "IWDG Stop mode freeze option status\n\t\t\t\t  bit"
        bitOffset: 16
        bitWidth: 1
      - name: WDG_FZ_STOP
        description: "IWDG Stop mode freeze option status\n\t\t\t\t  bit"
        bitOffset: 17
        bitWidth: 1
      - name: IWDG_FZ_SDBY
        description: "IWDG Standby mode freeze option status\n\t\t\t\t  bit"
        bitOffset: 18
        bitWidth: 1
      - name: ST_RAM_SIZE
        description: "DTCM RAM size option\n\t\t\t\t  status"
        bitOffset: 19
        bitWidth: 2
      - name: SECURITY
        description: "Security enable option status\n\t\t\t\t  bit"
        bitOffset: 21
        bitWidth: 1
      - name: VDDIO_HSLV
        description: "I/O high-speed at low-voltage status bit\n\t\t\t\t  (PRODUCT_BELOW_25V)"
        bitOffset: 29
        bitWidth: 1
      - name: OPTCHANGEERR
        description: "Option byte change error\n\t\t\t\t  flag"
        bitOffset: 30
        bitWidth: 1
      - name: SWAP_BANK_OPT
        description: "Bank swapping option status\n\t\t\t\t  bit"
        bitOffset: 31
        bitWidth: 1
  - name: FLASH_OPTSR_PRG_
    displayName: FLASH_OPTSR_PRG_
    description: FLASH option status register
    addressOffset: 288
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BOR_LEV
        description: "BOR reset level option configuration\n\t\t\t\t  bits"
        bitOffset: 2
        bitWidth: 2
      - name: IWDG_SW
        description: "IWDG1 option configuration\n\t\t\t\t  bit"
        bitOffset: 4
        bitWidth: 1
      - name: NRST_STOP
        description: "Option byte erase after D1 DStop option\n\t\t\t\t  configuration
          bit"
        bitOffset: 6
        bitWidth: 1
      - name: NRST_STDY
        description: "Option byte erase after D1 DStandby\n\t\t\t\t  option configuration
          bit"
        bitOffset: 7
        bitWidth: 1
      - name: RDP
        description: "Readout protection level option\n\t\t\t\t  configuration byte"
        bitOffset: 8
        bitWidth: 8
      - name: VDDMMC_HSLV
        description: VDDMMC_HSLV
        bitOffset: 16
        bitWidth: 1
      - name: WDG_FZ_STOP
        description: "IWDG Stop mode freeze option\n\t\t\t\t  configuration bit"
        bitOffset: 17
        bitWidth: 1
      - name: IWDG_FZ_SDBY
        description: "IWDG Standby mode freeze option\n\t\t\t\t  configuration bit"
        bitOffset: 18
        bitWidth: 1
      - name: ST_RAM_SIZE
        description: "DTCM size select option configuration\n\t\t\t\t  bits"
        bitOffset: 19
        bitWidth: 2
      - name: SECURITY
        description: "Security option configuration\n\t\t\t\t  bit"
        bitOffset: 21
        bitWidth: 1
      - name: VDDIO_HSLV
        description: VDDIO_HSLV
        bitOffset: 29
        bitWidth: 1
      - name: SWAP_BANK_OPT
        description: "Bank swapping option configuration\n\t\t\t\t  bit"
        bitOffset: 31
        bitWidth: 1
  - name: FLASH_OPTCCR_
    displayName: FLASH_OPTCCR_
    description: "FLASH option clear control\n          register"
    addressOffset: 292
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: CLR_OPTCHANGEERR
        description: OPTCHANGEERR reset bit
        bitOffset: 30
        bitWidth: 1
  - name: FLASH_PRAR_CUR2
    displayName: FLASH_PRAR_CUR2
    description: FLASH protection address for bank 2
    addressOffset: 296
    size: 32
    resetValue: 0
    resetMask: 61440
    fields:
      - name: PROT_AREA_START2
        description: "Bank 2 PCROP area start status bits\nThese bits contain the
          first 256-byte block of the PCROP area in bank 2.\nIf this address is equal
          to PROT_AREA_END2, the whole bank 2 is PCROP protected.\nIf this address
          is higher than PROT_AREA_END2, no protection is set on bank 2."
        bitOffset: 0
        bitWidth: 12
        access: read-only
      - name: PROT_AREA_END2
        description: "Bank 2 PCROP area end status bits\nThese bits contain the last
          256-byte block of the PCROP area in bank 2.\nIf this address is equal to
          PROT_AREA_START2, the whole bank 2 is PCROP protected.\nIf this address
          is lower than PROT_AREA_START2, no protection is set on bank 2."
        bitOffset: 16
        bitWidth: 12
        access: read-only
      - name: DMEP2
        description: "Bank 2 PCROP protected erase enable option status bit\nIf DMEP2
          is set to 1, the PCROP protected area in bank 2 is erased when a protection
          level regression (change from level 1 to 0) or a bank erase with protection
          removal occurs."
        bitOffset: 31
        bitWidth: 1
        access: read-only
  - name: FLASH_PRAR_PRG2
    displayName: FLASH_PRAR_PRG2
    description: FLASH protection address for bank 2
    addressOffset: 300
    size: 32
    resetValue: 0
    resetMask: 61440
    fields:
      - name: PROT_AREA_START2
        description: "Bank 2 PCROP area start configuration bits\nThese bits contain
          the first 256-byte block of the PCROP area in bank 2.\nIf this address is
          equal to PROT_AREA_END2, the whole bank 2 is PCROP protected.\nIf this address
          is higher than PROT_AREA_END2, no protection is set on bank 2."
        bitOffset: 0
        bitWidth: 12
        access: read-write
      - name: PROT_AREA_END2
        description: "Bank 2 PCROP area end configuration bits\nThese bits contain
          the last 256-byte block of the PCROP area in bank 2.\nIf this address is
          equal to PROT_AREA_START2, the whole bank 2 is PCROP protected.\nIf this
          address is lower than PROT_AREA_START2, no protection is set on bank 2."
        bitOffset: 16
        bitWidth: 12
        access: read-write
      - name: DMEP2
        description: "Bank 2 PCROP protected erase enable option configuration bit\n\
          If DMEP2 is set to 1, the PCROP protected area in bank 2 is erased when
          a protection level regression (change from level 1 to 0) or a bank erase
          with protection removal occurs."
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: FLASH_SCAR_CUR2
    displayName: FLASH_SCAR_CUR2
    description: FLASH secure address for bank 2
    addressOffset: 304
    size: 32
    resetValue: 0
    resetMask: 61440
    fields:
      - name: SEC_AREA_START2
        description: "Bank 2 secure-only area start status bits\nThese bits contain
          the first 256-byte block of the secure-only area in bank 2.\nIf this address
          is equal to SEC_AREA_END2, the whole bank 2 is secure protected.\nIf this
          address is higher than SEC_AREA_END2, no protection is set on bank 2."
        bitOffset: 0
        bitWidth: 12
        access: read-only
      - name: SEC_AREA_END2
        description: "Bank 2 secure-only area end status bits\nThese bits contain
          the last 256-byte block of the secure-only area in bank 2.\nIf this address
          is equal to SEC_AREA_START2, the whole bank 2 is secure protected.\nIf this
          address is lower than SEC_AREA_START2, no protection is set on bank 2."
        bitOffset: 16
        bitWidth: 12
        access: read-only
      - name: DMES2
        description: "Bank 2 secure protected erase enable option status bit\nIf DMES2
          is set to 1, the secure protected area in bank 2 is erased when a protection
          level regression (change from level 1 to 0) or a bank erase with protection
          removal occurs."
        bitOffset: 31
        bitWidth: 1
        access: read-only
  - name: FLASH_SCAR_PRG2
    displayName: FLASH_SCAR_PRG2
    description: FLASH secure address for bank 2
    addressOffset: 308
    size: 32
    resetValue: 0
    resetMask: 61440
    fields:
      - name: SEC_AREA_START2
        description: "Bank 2 secure-only area start configuration bits\nThese bits
          contain the first of 256 bytes block of the secure-only area in bank 2.\n\
          If this address is equal to SEC_AREA_END2, the whole bank 2 is secure access
          only.\nIf this address is higher than SEC_AREA_END2, no protection is set
          on bank 2."
        bitOffset: 0
        bitWidth: 12
        access: read-write
      - name: SEC_AREA_END2
        description: "Bank 2 secure-only area end configuration bits\nThese bits contain
          the last of 256 bytes block of the secure-only area in bank 2.\nIf this
          address is equal to SEC_AREA_START2, the whole bank 2 is secure access only.\n\
          If this address is lower than SEC_AREA_START2, no protection is set on bank
          2."
        bitOffset: 16
        bitWidth: 12
        access: read-write
      - name: DMES2
        description: "Bank 2 secure access protected erase enable option configuration
          bit\nIf DMES2 is set to 1, the secure access only area in bank 2 is erased
          when a protection level regression (change from level 1 to 0) or a bank
          erase with protection removal occurs."
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: FLASH_WPSGN_CUR2R
    displayName: FLASH_WPSGN_CUR2R
    description: FLASH write sector group protection for bank 2
    addressOffset: 312
    size: 32
    resetValue: 0
    resetMask: 0
    fields:
      - name: WRPSGn2
        description: "Bank 2 sector group protection option status byte\nEach FLASH_WPSGN_CUR2R
          bit reflects the write protection status of the corresponding group of 4
          consecutive sectors in bank 2 (0: group is write protected; 1: group is
          not write protected)\nBit 0: Group embedding sectors 0 to 3\nBit 1: Group
          embedding sectors 4 to 7\nBit N: Group embedding sectors 4 x N to 4 x N
          + 3\nBit 31: Group embedding sectors 124 to 127\nNote: Bank 2 is limited
          to 64 sectors on STM32H7A3xG devices."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: FLASH_WPSGN_PRG2R
    displayName: FLASH_WPSGN_PRG2R
    description: FLASH write sector group protection for bank 2
    addressOffset: 316
    size: 32
    resetValue: 0
    resetMask: 0
    fields:
      - name: WRPSGn2
        description: "Bank 2 sector group protection option status byte\nSetting WRPSGn2
          bits to 0 write protects the corresponding group of 4 consecutive sectors
          in bank 2 (0: group is write protected; 1: group is not write protected)\n\
          Bit 0: Group embedding sectors 0 to 3\nBit 1: Group embedding sectors 4
          to 7\nBit N: Group embedding sectors 4 x N to 4 x N + 3\nBit 31: Group embedding
          sectors 124 to 127\nNote: Bank 2 is limited to 64 sectors on STM32H7A3xG
          devices."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: FLASH_BOOT_CURR_
    displayName: FLASH_BOOT_CURR_
    description: "FLASH register with boot\n          address"
    addressOffset: 320
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: BOOT_ADD0
        description: Boot address 0
        bitOffset: 0
        bitWidth: 16
      - name: BOOT_ADD1
        description: Boot address 1
        bitOffset: 16
        bitWidth: 16
  - name: FLASH_BOOT_PRGR_
    displayName: FLASH_BOOT_PRGR_
    description: "FLASH register with boot\n\t\t\t  address"
    addressOffset: 324
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: BOOT_ADD0
        description: Boot address 0
        bitOffset: 0
        bitWidth: 16
      - name: BOOT_ADD1
        description: Boot address 1
        bitOffset: 16
        bitWidth: 16
  - name: FLASH_CRCCR2
    displayName: FLASH_CRCCR2
    description: FLASH CRC control register for bank 2
    addressOffset: 336
    size: 32
    resetValue: 1835008
    resetMask: 4294967295
    fields:
      - name: CRC_SECT
        description: "Bank 2 CRC sector number\nCRC_SECT is used to select one or
          more user Flash sectors to be added to CRC calculation. The CRC can be computed
          either between two addresses (using registers FLASH_CRCSADD2R and FLASH_CRCEADD2R)
          or on a list of sectors using this register. If this latter option is selected,
          it is possible to add a sector to the list of sectors by programming the
          sector number in CRC_SECT and then setting ADD_SECT to 1.\nThe list of sectors
          can be erased either by setting CLEAN_SECT bit or by disabling the CRC computation.
          CRC_SECT can be set only when CRC_EN of FLASH_CR register is set to 1.\n\
          ...\n...\nNote: Bank 2 is limited to 64 sectors on STM32H7AxG devices."
        bitOffset: 0
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: sector 0 of bank 2 for CRC
            value: 0
          - name: B_0x1
            description: sector 1 of bank 2 for CRC
            value: 1
          - name: B_0x3F
            description: sector 63 of bank 2 for CRC
            value: 63
          - name: B_0x7F
            description: sector 127 of bank 2 for CRC
            value: 127
      - name: CRC_BY_SECT
        description: "Bank 2 CRC sector mode select bit\nWhen CRC_BY_SECT is set to
          1, the CRC calculation is performed at sector level, on the sectors selected
          by CRC_SECT.\nWhen CRC_BY_SECT is reset to 0, the CRC calculation is performed
          on all addresses between CRC_START_ADDR and CRC_END_ADDR."
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: ADD_SECT
        description: "Bank 2 CRC sector select bit\nSetting ADD_SECT to 1 adds the
          sector whose number is CRC_SECT to the list of sectors on which the CRC
          is calculated."
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: CLEAN_SECT
        description: "Bank 2 CRC sector list clear bit\nSetting CLEAN_SECT to 1 clears
          the list of sectors on which the CRC is calculated."
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: START_CRC
        description: "Bank 2 CRC start bit\nSTART_CRC bit triggers a CRC calculation
          on bank 2 using the current configuration. It is not possible to start a
          CRC calculation when an option byte change operation is ongoing because
          all write accesses to embedded Flash memory registers are put on hold until
          the option byte change operation has completed."
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: CLEAN_CRC
        description: "Bank 2 CRC clear bit\nSetting CLEAN_CRC to 1 clears the current
          CRC result stored in the FLASH_CRCDATAR register."
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: CRC_BURST
        description: "Bank 2 CRC burst size\nCRC_BURST bits set the size of the bursts
          that are generated by the CRC calculation unit."
        bitOffset: 20
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: every burst has a size of 4 Flash words (128 bit)
            value: 0
          - name: B_0x1
            description: every burst has a size of 16 Flash words (128-bit)
            value: 1
          - name: B_0x2
            description: every burst has a size of 64 Flash words (128-bit)
            value: 2
          - name: B_0x3
            description: every burst has a size of 256 Flash words (128-bit)
            value: 3
      - name: ALL_BANK
        description: "Bank 2 CRC select bit\nWhen ALL_BANK is set to 1, all bank 2
          user sectors are added to the list of sectors on which the CRC is calculated."
        bitOffset: 22
        bitWidth: 1
        access: write-only
  - name: FLASH_CRCSADD2R
    displayName: FLASH_CRCSADD2R
    description: FLASH CRC start address register for bank 2
    addressOffset: 340
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CRC_START_ADDR
        description: "CRC start address on bank 2\nCRC_START_ADDR is used when CRC_BY_SECT
          is cleared to 0. It must be programmed to the start address of the bank
          2 memory area on which the CRC calculation is performed."
        bitOffset: 2
        bitWidth: 18
        access: read-write
  - name: FLASH_CRCEADD2R
    displayName: FLASH_CRCEADD2R
    description: FLASH CRC end address register for bank 2
    addressOffset: 344
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CRC_END_ADDR
        description: "CRC end address on bank 2\nCRC_END_ADDR is used when CRC_BY_SECT
          is  cleared to 0. It must be programmed to the end address of the bank 2
          memory area on which the CRC calculation is performed."
        bitOffset: 2
        bitWidth: 18
        access: read-write
  - name: FLASH_ECC_FA2R
    displayName: FLASH_ECC_FA2R
    description: FLASH ECC fail address for bank 2
    addressOffset: 352
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FAIL_ECC_ADDR2
        description: "Bank 2 ECC error address\nWhen an ECC error occurs (both for
          single error correction or double detection) during a read operation from
          bank 2, the FAIL_ECC_ADDR2 bitfield contains the address that generated
          the error.\nFAIL_ECC_ADDR2 is reset when the flag error in the FLASH_SR2
          register (CLR_SNECCERR2 or CLR_DBECCERR2) is reset.\nThe embedded Flash
          memory programs the address in this register only when no ECC error flags
          are set. This means that only the first address that generated an ECC error
          is saved."
        bitOffset: 0
        bitWidth: 16
        access: read-only
interrupts:
  - name: FLASH
    description: Flash memory global interrupt
addressBlocks:
  - offset: 0
    size: 4096
    usage: registers
