//  
//  This design was downloaded from http://www.cbl.ncsu.edu.
//  (Currently available from: http://www.archive.org)
//  
//  Users may copy and distribute the benchmarks as long as they do not 
//  charge for these services.
//  All users of these benchmarks are request to refer to them in presentations 
//  and publications as named in the respective directories (e. g. ISCAS'95,
//  LayoutSynth92, etc.), while providing a pointer to the benchmark access by 
//  ftp from benchmarks@cbl.ncsu.edu.
//  
//  The design was synthesized with Cadence RTL Compiler in a quick 
//  synthesis run.
//  
//  
//  (c) Copyright 2005, Cadence Design Systems, Inc.  All rights reserved. 
//  
//  Permission is hereby granted, free of charge, to any person obtaining
//  a copy of this software and associated documentation files (the
//  "Software"), to deal in the Software without restriction, including
//  without limitation the rights to use, copy, modify, merge, publish,
//  distribute, or sublicense, the Software, and to permit persons to whom
//  the Software is furnished to do so, subject to the following conditions:
//  
//  The above copyright notice and this permission notice shall be included
//  in all copies or substantial portions of the Software.
//  
//  All other requirements of any other incorporated license or permissions
//  statements shall apply.
//  
//  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
//  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
//  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
//  USE OF THE SOFTWARE IS AT YOUR SOLE RISK AND EXPENSE.  IN NO EVENT SHALL
//  THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
//  OTHER LIABILITY, OF ANY TYPE, WHETHER IN AN ACTION OF CONTRACT, TORT OR
//  OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR
//  THE USE OR OTHER DEALINGS IN THE SOFTWARE. 
//  

// Generated by Cadence RTL Compiler (RC) v05.10-b006_1

module s713(blif_clk_net, blif_reset_net, G1, G2, G3, G4, G5, G6,
     G8, G9, G10, G11, G12, G13, G14, G15, G16, G17, G18, G19, G20,
     G21, G22, G23, G24, G25, G26, G27, G28, G29, G30, G31, G32, G33,
     G34, G35, G36, G103BF, G104BF, G105BF, G106BF, G107, G83, G84,
     G85, G86BF, G87BF, G88BF, G89BF, G90, G91, G92, G94, G95BF, G96BF,
     G97BF, G98BF, G99BF, G100BF, G101BF);
  input blif_clk_net, blif_reset_net, G1, G2, G3, G4, G5, G6, G8, G9,
       G10, G11, G12, G13, G14, G15, G16, G17, G18, G19, G20, G21, G22,
       G23, G24, G25, G26, G27, G28, G29, G30, G31, G32, G33, G34, G35,
       G36;
  output G103BF, G104BF, G105BF, G106BF, G107, G83, G84, G85, G86BF,
       G87BF, G88BF, G89BF, G90, G91, G92, G94, G95BF, G96BF, G97BF,
       G98BF, G99BF, G100BF, G101BF;
  wire blif_clk_net, blif_reset_net, G1, G2, G3, G4, G5, G6, G8, G9,
       G10, G11, G12, G13, G14, G15, G16, G17, G18, G19, G20, G21, G22,
       G23, G24, G25, G26, G27, G28, G29, G30, G31, G32, G33, G34, G35,
       G36;
  wire G103BF, G104BF, G105BF, G106BF, G107, G83, G84, G85, G86BF,
       G87BF, G88BF, G89BF, G90, G91, G92, G94, G95BF, G96BF, G97BF,
       G98BF, G99BF, G100BF, G101BF;
  wire G64, G65, G66, G67, G68, G69, G70, G71;
  wire G72, G73, G74, G75, G76, G77, G78, G79;
  wire G80, G81, G82, n_1, n_3, n_4, n_5, n_7;
  wire n_12, n_16, n_24, n_35, n_36, n_43, n_44, n_45;
  wire n_47, n_51, n_52, n_59, n_64, n_65, n_67, n_68;
  wire n_69, n_70, n_71, n_72, n_75, n_78, n_80, n_82;
  wire n_85, n_86, n_90, n_96, n_102, n_104, n_105, n_110;
  wire n_111, n_113, n_116, n_119, n_124, n_125, n_127, n_131;
  wire n_144, n_145, n_150, n_154, n_155, n_156, n_164, n_168;
  wire n_169, n_174, n_176, n_178, n_180, n_186, n_194, n_210;
  wire n_214, n_215, n_216, n_223, n_234, n_264, n_265, n_301;
  wire n_302, n_303, n_304, n_306, n_307, n_308, n_318, n_320;
  wire n_321, n_327, n_328, n_343, n_344, n_345, n_348, n_353;
  wire n_364, n_365, n_371, n_415, n_417, n_428, n_429, n_431;
  wire n_469, n_479, n_480, n_486, n_491, n_492, n_493, n_502;
  wire n_504, n_505, n_506, n_507, n_510, n_515, n_516, n_518;
  wire n_519, n_520, n_521, n_522, n_524, n_525, n_527, n_528;
  wire n_533, n_534, n_542, n_543, n_544, n_545, n_546, n_547;
  wire n_556, n_557, n_559, n_560, n_571, n_572, n_573, n_574;
  wire n_575, n_576, n_577, n_578, n_586, n_587, n_588, n_589;
  wire n_597, n_600, n_601, n_628, n_629, n_630, n_631, n_633;
  wire n_635, n_636, n_637;
  assign G94 = G29;
  assign G91 = G27;
  INVX1 g866(.A (n_180), .Y (G90));
  NAND4X1 g867(.A (n_587), .B (n_104), .C (n_169), .D (n_588), .Y
       (n_180));
  DFFSRX1 G78_reg(.RN (n_178), .SN (1'b1), .CK (blif_clk_net), .D
       (n_431), .Q (G78), .QN ());
  NOR2X1 g877(.A (n_36), .B (G79), .Y (G107));
  DFFSRX1 G75_reg(.RN (n_178), .SN (1'b1), .CK (blif_clk_net), .D
       (n_507), .Q (), .QN (G75));
  DFFSRX1 G77_reg(.RN (n_178), .SN (1'b1), .CK (blif_clk_net), .D
       (n_176), .Q (G77), .QN ());
  DFFSRX1 G76_reg(.RN (n_178), .SN (1'b1), .CK (blif_clk_net), .D
       (n_328), .Q (G76), .QN ());
  DFFSRX1 G79_reg(.RN (n_178), .SN (1'b1), .CK (blif_clk_net), .D
       (n_469), .Q (), .QN (G79));
  NAND2X2 g875(.A (n_124), .B (n_164), .Y (n_176));
  DFFSRX1 G64_reg(.RN (n_178), .SN (1'b1), .CK (blif_clk_net), .D
       (n_174), .Q (G64), .QN ());
  NAND2X1 g887(.A (n_174), .B (G14), .Y (G103BF));
  NAND2X1 g876(.A (n_168), .B (n_45), .Y (n_587));
  DFFSRX1 G74_reg(.RN (n_178), .SN (1'b1), .CK (blif_clk_net), .D
       (n_304), .Q (), .QN (G74));
  NAND4X1 g880(.A (n_96), .B (n_156), .C (n_479), .D (n_522), .Y
       (n_169));
  OAI21X1 g884(.A0 (n_155), .A1 (G9), .B0 (n_127), .Y (n_168));
  AND2X1 g903(.A (n_154), .B (G19), .Y (G83));
  INVX2 g894(.A (n_234), .Y (n_174));
  NAND3X1 g881(.A (n_510), .B (n_586), .C (n_75), .Y (n_164));
  DFFSRX1 G73_reg(.RN (n_178), .SN (1'b1), .CK (blif_clk_net), .D
       (n_150), .Q (), .QN (G73));
  INVX1 g899(.A (n_155), .Y (n_156));
  NOR2X1 g905(.A (G80), .B (G4), .Y (n_154));
  NAND2X1 g893(.A (G30), .B (n_306), .Y (G95BF));
  OR2X1 g898(.A (n_145), .B (n_306), .Y (n_150));
  NAND2X1 g900(.A (n_303), .B (n_306), .Y (n_155));
  DFFSRX1 G80_reg(.RN (n_178), .SN (1'b1), .CK (blif_clk_net), .D
       (n_527), .Q (), .QN (G80));
  DFFSRX1 G65_reg(.RN (n_178), .SN (1'b1), .CK (blif_clk_net), .D
       (n_527), .Q (G65), .QN ());
  AND2X1 g910(.A (n_144), .B (G20), .Y (G84));
  AND2X1 g904(.A (G86BF), .B (n_303), .Y (n_145));
  NOR2X1 g912(.A (G81), .B (G4), .Y (n_144));
  DFFSRX1 G81_reg(.RN (n_178), .SN (1'b1), .CK (blif_clk_net), .D
       (n_560), .Q (), .QN (G81));
  INVX1 g921(.A (n_131), .Y (n_586));
  DFFSRX1 G66_reg(.RN (n_178), .SN (1'b1), .CK (blif_clk_net), .D
       (n_194), .Q (G66), .QN ());
  NAND2X1 g925(.A (n_194), .B (G16), .Y (G105BF));
  NAND3X1 g922(.A (n_80), .B (G6), .C (n_522), .Y (n_131));
  DFFSRX1 G70_reg(.RN (n_178), .SN (1'b1), .CK (blif_clk_net), .D
       (n_119), .Q (G70), .QN ());
  DFFSRX1 G69_reg(.RN (n_178), .SN (1'b1), .CK (blif_clk_net), .D
       (n_116), .Q (G69), .QN ());
  NAND2X1 g927(.A (n_522), .B (G9), .Y (n_127));
  INVX1 g928(.A (n_525), .Y (n_125));
  OAI21X1 g930(.A0 (G6), .A1 (n_102), .B0 (n_194), .Y (n_124));
  AND2X1 g944(.A (n_110), .B (G21), .Y (G85));
  NAND2X1 g932(.A (G34), .B (n_113), .Y (G99BF));
  OAI21X1 g931(.A0 (G88BF), .A1 (n_521), .B0 (n_371), .Y (n_119));
  NAND2X1 g938(.A (n_111), .B (n_521), .Y (n_116));
  INVX1 g939(.A (n_521), .Y (n_113));
  NAND2X1 g943(.A (G88BF), .B (n_371), .Y (n_111));
  NOR2X1 g949(.A (G82), .B (G4), .Y (n_110));
  DFFSRX1 G67_reg(.RN (n_178), .SN (1'b1), .CK (blif_clk_net), .D
       (n_105), .Q (G67), .QN ());
  INVX1 g945(.A (n_520), .Y (G88BF));
  DFFSRX1 G82_reg(.RN (n_178), .SN (1'b1), .CK (blif_clk_net), .D
       (n_105), .Q (), .QN (G82));
  AOI22X1 g953(.A0 (n_86), .A1 (n_52), .B0 (n_68), .B1 (n_51), .Y
       (n_104));
  DFFSRX1 G72_reg(.RN (n_178), .SN (1'b1), .CK (blif_clk_net), .D
       (n_90), .Q (G72), .QN ());
  NAND2X1 g958(.A (n_524), .B (G15), .Y (G104BF));
  NAND2X1 g959(.A (n_82), .B (G17), .Y (G106BF));
  INVX1 g961(.A (n_428), .Y (n_105));
  NOR2X1 g966(.A (n_65), .B (n_70), .Y (n_96));
  DFFSRX1 G71_reg(.RN (n_178), .SN (1'b1), .CK (blif_clk_net), .D
       (n_78), .Q (G71), .QN ());
  OAI21X1 g967(.A0 (G87BF), .A1 (n_70), .B0 (n_479), .Y (n_90));
  NAND2X1 g969(.A (G32), .B (n_85), .Y (G97BF));
  AND2X1 g988(.A (n_479), .B (n_85), .Y (n_86));
  INVX1 g982(.A (n_524), .Y (n_80));
  NAND2X1 g987(.A (n_69), .B (n_70), .Y (n_78));
  DFFSRX1 G68_reg(.RN (n_178), .SN (1'b1), .CK (blif_clk_net), .D
       (n_67), .Q (G68), .QN ());
  INVX1 g977(.A (n_75), .Y (n_82));
  INVX1 g996(.A (n_70), .Y (n_85));
  NAND2X1 g970(.A (G36), .B (n_353), .Y (G101BF));
  INVX1 g978(.A (n_71), .Y (n_75));
  INVX1 g979(.A (n_71), .Y (n_72));
  NAND2X1 g999(.A (G87BF), .B (n_479), .Y (n_69));
  AND2X1 g973(.A (n_353), .B (G9), .Y (n_68));
  NOR2X1 g971(.A (G89BF), .B (n_64), .Y (n_67));
  OR2X1 g972(.A (n_64), .B (n_417), .Y (n_65));
  INVX1 g980(.A (n_601), .Y (n_71));
  NAND2X1 g998(.A (n_59), .B (G72), .Y (n_70));
  INVX1 g1000(.A (n_59), .Y (G87BF));
  INVX1 g993(.A (n_353), .Y (n_64));
  INVX1 g1002(.A (n_345), .Y (n_59));
  AND2X1 g1015(.A (n_51), .B (n_7), .Y (n_52));
  INVX1 g1016(.A (n_47), .Y (G92));
  NAND2X1 g1007(.A (G31), .B (n_303), .Y (G96BF));
  NAND4X1 g1017(.A (G28), .B (G12), .C (n_44), .D (n_417), .Y (n_47));
  NOR2X1 g1026(.A (n_44), .B (G10), .Y (n_45));
  INVX1 g1033(.A (n_364), .Y (n_43));
  NAND2X1 g1010(.A (G35), .B (n_371), .Y (G100BF));
  NAND2X1 g1008(.A (G33), .B (n_479), .Y (G98BF));
  NAND2X1 g1018(.A (G18), .B (n_16), .Y (n_36));
  NOR2X1 g1024(.A (n_44), .B (n_12), .Y (n_51));
  NAND2X1 g1027(.A (n_7), .B (n_12), .Y (n_35));
  NOR2X1 g1023(.A (G2), .B (n_3), .Y (n_186));
  OR2X1 g1019(.A (n_7), .B (G10), .Y (n_24));
  INVX1 g1037(.A (G2), .Y (n_102));
  INVX1 g1040(.A (n_365), .Y (n_44));
  AND2X1 g1031(.A (G12), .B (G26), .Y (n_588));
  INVX1 g1066(.A (blif_reset_net), .Y (n_178));
  INVX1 g1052(.A (G9), .Y (n_7));
  INVX1 g1048(.A (G4), .Y (n_16));
  INVX1 g1063(.A (G68), .Y (n_5));
  INVX1 g1057(.A (G10), .Y (n_12));
  INVX1 g1059(.A (G8), .Y (n_4));
  INVX1 g1062(.A (G64), .Y (n_3));
  INVX1 g1061(.A (G1), .Y (n_1));
  CLKBUFX1 g1088(.A (n_597), .Y (G89BF));
  INVX2 g1090(.A (n_557), .Y (n_194));
  AND2X1 g39(.A (G66), .B (n_102), .Y (n_210));
  NAND2X1 g37(.A (n_214), .B (G24), .Y (n_215));
  INVX1 g40(.A (n_572), .Y (n_214));
  NOR2X1 g44(.A (n_24), .B (n_43), .Y (n_216));
  NOR2X1 g33(.A (n_4), .B (n_524), .Y (n_223));
  INVX1 g19(.A (n_544), .Y (n_234));
  INVX1 g1124(.A (n_35), .Y (n_264));
  INVX1 g38(.A (n_43), .Y (n_265));
  NAND2X1 g1150(.A (n_302), .B (n_303), .Y (n_304));
  INVX1 g1151(.A (n_301), .Y (n_302));
  NOR2X1 g28_dup(.A (G74), .B (G86BF), .Y (n_301));
  NAND3X1 g30_dup(.A (n_578), .B (n_491), .C (n_492), .Y (G86BF));
  NOR2X1 g1152(.A (G4), .B (G73), .Y (n_303));
  NOR2X1 g1154(.A (G74), .B (G86BF), .Y (n_306));
  NAND2X2 g1157(.A (n_601), .B (n_210), .Y (n_307));
  NOR2X1 g1158(.A (n_216), .B (n_215), .Y (n_308));
  INVX1 g1163(.A (G67), .Y (n_318));
  NAND3X1 g1165(.A (n_320), .B (G9), .C (G10), .Y (n_321));
  NOR2X1 g1166(.A (G13), .B (G3), .Y (n_320));
  NAND2X2 g1168(.A (n_486), .B (n_327), .Y (n_328));
  OAI21X1 g1170(.A0 (n_102), .A1 (G5), .B0 (n_524), .Y (n_327));
  NAND2X2 g1180(.A (n_345), .B (n_633), .Y (n_348));
  NAND4X1 g29(.A (n_214), .B (n_343), .C (n_344), .D (G23), .Y (n_345));
  NAND3X1 g1182(.A (n_364), .B (n_7), .C (G10), .Y (n_343));
  INVX1 g1183(.A (G65), .Y (n_344));
  NOR2X1 g1189(.A (n_5), .B (G89BF), .Y (n_353));
  NOR2X1 g7(.A (n_637), .B (G13), .Y (n_364));
  INVX1 g8(.A (G13), .Y (n_365));
  INVX1 g15(.A (n_518), .Y (n_371));
  NAND2X2 g1188_dup(.A (G76), .B (n_348), .Y (n_415));
  CLKBUFX1 g1233(.A (G11), .Y (n_417));
  OR2X1 g1241(.A (n_429), .B (n_534), .Y (n_431));
  OAI21X1 g1242(.A0 (n_75), .A1 (n_1), .B0 (n_428), .Y (n_429));
  NAND2X1 g25(.A (n_82), .B (n_102), .Y (n_428));
  INVX2 g1274(.A (n_547), .Y (n_469));
  NAND3X1 g1282(.A (n_510), .B (n_125), .C (n_589), .Y (n_486));
  NOR2X1 g1283(.A (n_480), .B (n_70), .Y (n_589));
  NAND2X1 g1284(.A (n_479), .B (G5), .Y (n_480));
  AND2X1 g1285(.A (G71), .B (n_16), .Y (n_479));
  AND2X1 g1293(.A (n_491), .B (n_492), .Y (n_493));
  AND2X1 g1294(.A (n_214), .B (G22), .Y (n_491));
  NAND2X1 g1295(.A (n_264), .B (n_265), .Y (n_492));
  NAND2X2 g27(.A (n_502), .B (n_506), .Y (n_507));
  NAND4X1 g1303(.A (n_306), .B (n_125), .C (n_223), .D (n_303), .Y
       (n_502));
  NAND2X1 g1304(.A (n_504), .B (n_505), .Y (n_506));
  INVX1 g1305(.A (n_516), .Y (n_504));
  NAND2X1 g1306(.A (G2), .B (n_4), .Y (n_505));
  NAND2X2 g1308(.A (n_543), .B (n_542), .Y (n_510));
  NAND2X1 g1309(.A (n_542), .B (n_515), .Y (n_516));
  NAND2X1 g15_dup(.A (n_528), .B (n_628), .Y (n_515));
  NOR2X1 g1314(.A (n_518), .B (n_521), .Y (n_522));
  NAND2X1 g1315(.A (G69), .B (n_16), .Y (n_518));
  NAND2X2 g1316(.A (n_520), .B (G70), .Y (n_521));
  INVX1 g1317(.A (n_519), .Y (n_520));
  NAND2X2 g1318(.A (n_307), .B (n_308), .Y (n_519));
  AND2X1 g16(.A (n_524), .B (n_545), .Y (n_527));
  INVX1 g21(.A (n_546), .Y (n_524));
  NAND2X1 g1320(.A (n_75), .B (n_556), .Y (n_525));
  AOI21X1 g28(.A0 (n_543), .A1 (n_542), .B0 (n_533), .Y (n_534));
  NAND2X2 g31(.A (n_578), .B (n_493), .Y (n_528));
  NAND4X1 g1323(.A (n_557), .B (n_546), .C (n_353), .D (G1), .Y
       (n_533));
  NAND3X1 g26(.A (n_544), .B (n_545), .C (n_546), .Y (n_547));
  AND2X1 g1328(.A (n_542), .B (n_543), .Y (n_544));
  INVX1 g1329(.A (G75), .Y (n_542));
  NAND2X2 g1330(.A (n_528), .B (n_629), .Y (n_543));
  NOR2X1 g1331(.A (G2), .B (n_525), .Y (n_545));
  NAND2X1 g1332(.A (n_348), .B (G76), .Y (n_546));
  INVX1 g11(.A (n_559), .Y (n_560));
  NAND3X1 g1337(.A (n_194), .B (n_75), .C (n_102), .Y (n_559));
  CLKBUFX1 g1338(.A (n_556), .Y (n_557));
  NAND2X1 g1339(.A (n_574), .B (G77), .Y (n_556));
  NOR2X1 g1348(.A (n_571), .B (n_572), .Y (n_573));
  INVX1 g1349(.A (G25), .Y (n_571));
  NOR2X1 g14(.A (G11), .B (G3), .Y (n_572));
  NAND2X2 g1350(.A (n_575), .B (n_577), .Y (n_578));
  NAND2X2 g22(.A (n_574), .B (G77), .Y (n_575));
  NAND2X2 g23(.A (n_519), .B (n_631), .Y (n_574));
  INVX1 g20(.A (n_576), .Y (n_577));
  NAND3X1 g1351(.A (n_72), .B (n_415), .C (n_186), .Y (n_576));
  NAND2X2 g1362(.A (n_600), .B (G78), .Y (n_601));
  NAND2X2 g1363(.A (n_597), .B (n_635), .Y (n_600));
  NAND3X1 g1364(.A (n_318), .B (n_573), .C (n_321), .Y (n_597));
  INVX1 g1387(.A (n_630), .Y (n_628));
  INVX2 g1388(.A (n_630), .Y (n_629));
  CLKBUFX3 g1389(.A (n_636), .Y (n_630));
  INVX2 g1390(.A (n_636), .Y (n_631));
  INVX1 g1392(.A (n_636), .Y (n_633));
  INVX2 g1394(.A (n_636), .Y (n_635));
  CLKBUFX3 g1395(.A (n_637), .Y (n_636));
  CLKBUFX2 g1396(.A (G3), .Y (n_637));
endmodule

