
dummy_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029d4  08000184  08000184  00001184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08002b58  08002b58  00003b58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002bb4  08002bb4  00004068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002bb4  08002bb4  00003bb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002bbc  08002bbc  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002bbc  08002bbc  00003bbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002bc0  08002bc0  00003bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08002bc4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000068  08002c2c  00004068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  08002c2c  00004220  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000076cb  00000000  00000000  00004091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000015b1  00000000  00000000  0000b75c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006f0  00000000  00000000  0000cd10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000053d  00000000  00000000  0000d400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f97d  00000000  00000000  0000d93d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007d6f  00000000  00000000  0002d2ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bc01e  00000000  00000000  00035029  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f1047  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000022f0  00000000  00000000  000f108c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  000f337c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	@ (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	@ (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	20000068 	.word	0x20000068
 80001a0:	00000000 	.word	0x00000000
 80001a4:	08002b40 	.word	0x08002b40

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	@ (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	@ (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	@ (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	2000006c 	.word	0x2000006c
 80001c0:	08002b40 	.word	0x08002b40

080001c4 <__aeabi_uldivmod>:
 80001c4:	b953      	cbnz	r3, 80001dc <__aeabi_uldivmod+0x18>
 80001c6:	b94a      	cbnz	r2, 80001dc <__aeabi_uldivmod+0x18>
 80001c8:	2900      	cmp	r1, #0
 80001ca:	bf08      	it	eq
 80001cc:	2800      	cmpeq	r0, #0
 80001ce:	bf1c      	itt	ne
 80001d0:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001d4:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001d8:	f000 b98c 	b.w	80004f4 <__aeabi_idiv0>
 80001dc:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e4:	f000 f806 	bl	80001f4 <__udivmoddi4>
 80001e8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f0:	b004      	add	sp, #16
 80001f2:	4770      	bx	lr

080001f4 <__udivmoddi4>:
 80001f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001f8:	9d08      	ldr	r5, [sp, #32]
 80001fa:	468e      	mov	lr, r1
 80001fc:	4604      	mov	r4, r0
 80001fe:	4688      	mov	r8, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14a      	bne.n	800029a <__udivmoddi4+0xa6>
 8000204:	428a      	cmp	r2, r1
 8000206:	4617      	mov	r7, r2
 8000208:	d962      	bls.n	80002d0 <__udivmoddi4+0xdc>
 800020a:	fab2 f682 	clz	r6, r2
 800020e:	b14e      	cbz	r6, 8000224 <__udivmoddi4+0x30>
 8000210:	f1c6 0320 	rsb	r3, r6, #32
 8000214:	fa01 f806 	lsl.w	r8, r1, r6
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	40b7      	lsls	r7, r6
 800021e:	ea43 0808 	orr.w	r8, r3, r8
 8000222:	40b4      	lsls	r4, r6
 8000224:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000228:	fbb8 f1fe 	udiv	r1, r8, lr
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fb0e 8811 	mls	r8, lr, r1, r8
 8000234:	fb01 f20c 	mul.w	r2, r1, ip
 8000238:	0c23      	lsrs	r3, r4, #16
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	429a      	cmp	r2, r3
 8000240:	d909      	bls.n	8000256 <__udivmoddi4+0x62>
 8000242:	18fb      	adds	r3, r7, r3
 8000244:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000248:	f080 80eb 	bcs.w	8000422 <__udivmoddi4+0x22e>
 800024c:	429a      	cmp	r2, r3
 800024e:	f240 80e8 	bls.w	8000422 <__udivmoddi4+0x22e>
 8000252:	3902      	subs	r1, #2
 8000254:	443b      	add	r3, r7
 8000256:	1a9a      	subs	r2, r3, r2
 8000258:	fbb2 f0fe 	udiv	r0, r2, lr
 800025c:	fb0e 2210 	mls	r2, lr, r0, r2
 8000260:	fb00 fc0c 	mul.w	ip, r0, ip
 8000264:	b2a3      	uxth	r3, r4
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	459c      	cmp	ip, r3
 800026c:	d909      	bls.n	8000282 <__udivmoddi4+0x8e>
 800026e:	18fb      	adds	r3, r7, r3
 8000270:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000274:	f080 80d7 	bcs.w	8000426 <__udivmoddi4+0x232>
 8000278:	459c      	cmp	ip, r3
 800027a:	f240 80d4 	bls.w	8000426 <__udivmoddi4+0x232>
 800027e:	443b      	add	r3, r7
 8000280:	3802      	subs	r0, #2
 8000282:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000286:	2100      	movs	r1, #0
 8000288:	eba3 030c 	sub.w	r3, r3, ip
 800028c:	b11d      	cbz	r5, 8000296 <__udivmoddi4+0xa2>
 800028e:	2200      	movs	r2, #0
 8000290:	40f3      	lsrs	r3, r6
 8000292:	e9c5 3200 	strd	r3, r2, [r5]
 8000296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029a:	428b      	cmp	r3, r1
 800029c:	d905      	bls.n	80002aa <__udivmoddi4+0xb6>
 800029e:	b10d      	cbz	r5, 80002a4 <__udivmoddi4+0xb0>
 80002a0:	e9c5 0100 	strd	r0, r1, [r5]
 80002a4:	2100      	movs	r1, #0
 80002a6:	4608      	mov	r0, r1
 80002a8:	e7f5      	b.n	8000296 <__udivmoddi4+0xa2>
 80002aa:	fab3 f183 	clz	r1, r3
 80002ae:	2900      	cmp	r1, #0
 80002b0:	d146      	bne.n	8000340 <__udivmoddi4+0x14c>
 80002b2:	4573      	cmp	r3, lr
 80002b4:	d302      	bcc.n	80002bc <__udivmoddi4+0xc8>
 80002b6:	4282      	cmp	r2, r0
 80002b8:	f200 8108 	bhi.w	80004cc <__udivmoddi4+0x2d8>
 80002bc:	1a84      	subs	r4, r0, r2
 80002be:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c2:	2001      	movs	r0, #1
 80002c4:	4690      	mov	r8, r2
 80002c6:	2d00      	cmp	r5, #0
 80002c8:	d0e5      	beq.n	8000296 <__udivmoddi4+0xa2>
 80002ca:	e9c5 4800 	strd	r4, r8, [r5]
 80002ce:	e7e2      	b.n	8000296 <__udivmoddi4+0xa2>
 80002d0:	2a00      	cmp	r2, #0
 80002d2:	f000 8091 	beq.w	80003f8 <__udivmoddi4+0x204>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	2e00      	cmp	r6, #0
 80002dc:	f040 80a5 	bne.w	800042a <__udivmoddi4+0x236>
 80002e0:	1a8a      	subs	r2, r1, r2
 80002e2:	2101      	movs	r1, #1
 80002e4:	0c03      	lsrs	r3, r0, #16
 80002e6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ea:	b280      	uxth	r0, r0
 80002ec:	b2bc      	uxth	r4, r7
 80002ee:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f2:	fb0e 221c 	mls	r2, lr, ip, r2
 80002f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fa:	fb04 f20c 	mul.w	r2, r4, ip
 80002fe:	429a      	cmp	r2, r3
 8000300:	d907      	bls.n	8000312 <__udivmoddi4+0x11e>
 8000302:	18fb      	adds	r3, r7, r3
 8000304:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000308:	d202      	bcs.n	8000310 <__udivmoddi4+0x11c>
 800030a:	429a      	cmp	r2, r3
 800030c:	f200 80e3 	bhi.w	80004d6 <__udivmoddi4+0x2e2>
 8000310:	46c4      	mov	ip, r8
 8000312:	1a9b      	subs	r3, r3, r2
 8000314:	fbb3 f2fe 	udiv	r2, r3, lr
 8000318:	fb0e 3312 	mls	r3, lr, r2, r3
 800031c:	fb02 f404 	mul.w	r4, r2, r4
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	429c      	cmp	r4, r3
 8000326:	d907      	bls.n	8000338 <__udivmoddi4+0x144>
 8000328:	18fb      	adds	r3, r7, r3
 800032a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800032e:	d202      	bcs.n	8000336 <__udivmoddi4+0x142>
 8000330:	429c      	cmp	r4, r3
 8000332:	f200 80cd 	bhi.w	80004d0 <__udivmoddi4+0x2dc>
 8000336:	4602      	mov	r2, r0
 8000338:	1b1b      	subs	r3, r3, r4
 800033a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800033e:	e7a5      	b.n	800028c <__udivmoddi4+0x98>
 8000340:	f1c1 0620 	rsb	r6, r1, #32
 8000344:	408b      	lsls	r3, r1
 8000346:	fa22 f706 	lsr.w	r7, r2, r6
 800034a:	431f      	orrs	r7, r3
 800034c:	fa2e fa06 	lsr.w	sl, lr, r6
 8000350:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000354:	fbba f8f9 	udiv	r8, sl, r9
 8000358:	fa0e fe01 	lsl.w	lr, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fb09 aa18 	mls	sl, r9, r8, sl
 8000364:	fa1f fc87 	uxth.w	ip, r7
 8000368:	ea43 030e 	orr.w	r3, r3, lr
 800036c:	fa00 fe01 	lsl.w	lr, r0, r1
 8000370:	fb08 f00c 	mul.w	r0, r8, ip
 8000374:	0c1c      	lsrs	r4, r3, #16
 8000376:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800037a:	42a0      	cmp	r0, r4
 800037c:	fa02 f201 	lsl.w	r2, r2, r1
 8000380:	d90a      	bls.n	8000398 <__udivmoddi4+0x1a4>
 8000382:	193c      	adds	r4, r7, r4
 8000384:	f108 3aff 	add.w	sl, r8, #4294967295	@ 0xffffffff
 8000388:	f080 809e 	bcs.w	80004c8 <__udivmoddi4+0x2d4>
 800038c:	42a0      	cmp	r0, r4
 800038e:	f240 809b 	bls.w	80004c8 <__udivmoddi4+0x2d4>
 8000392:	f1a8 0802 	sub.w	r8, r8, #2
 8000396:	443c      	add	r4, r7
 8000398:	1a24      	subs	r4, r4, r0
 800039a:	b298      	uxth	r0, r3
 800039c:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a0:	fb09 4413 	mls	r4, r9, r3, r4
 80003a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003a8:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80003ac:	45a4      	cmp	ip, r4
 80003ae:	d909      	bls.n	80003c4 <__udivmoddi4+0x1d0>
 80003b0:	193c      	adds	r4, r7, r4
 80003b2:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003b6:	f080 8085 	bcs.w	80004c4 <__udivmoddi4+0x2d0>
 80003ba:	45a4      	cmp	ip, r4
 80003bc:	f240 8082 	bls.w	80004c4 <__udivmoddi4+0x2d0>
 80003c0:	3b02      	subs	r3, #2
 80003c2:	443c      	add	r4, r7
 80003c4:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80003c8:	eba4 040c 	sub.w	r4, r4, ip
 80003cc:	fba0 8c02 	umull	r8, ip, r0, r2
 80003d0:	4564      	cmp	r4, ip
 80003d2:	4643      	mov	r3, r8
 80003d4:	46e1      	mov	r9, ip
 80003d6:	d364      	bcc.n	80004a2 <__udivmoddi4+0x2ae>
 80003d8:	d061      	beq.n	800049e <__udivmoddi4+0x2aa>
 80003da:	b15d      	cbz	r5, 80003f4 <__udivmoddi4+0x200>
 80003dc:	ebbe 0203 	subs.w	r2, lr, r3
 80003e0:	eb64 0409 	sbc.w	r4, r4, r9
 80003e4:	fa04 f606 	lsl.w	r6, r4, r6
 80003e8:	fa22 f301 	lsr.w	r3, r2, r1
 80003ec:	431e      	orrs	r6, r3
 80003ee:	40cc      	lsrs	r4, r1
 80003f0:	e9c5 6400 	strd	r6, r4, [r5]
 80003f4:	2100      	movs	r1, #0
 80003f6:	e74e      	b.n	8000296 <__udivmoddi4+0xa2>
 80003f8:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fc:	0c01      	lsrs	r1, r0, #16
 80003fe:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000402:	b280      	uxth	r0, r0
 8000404:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000408:	463b      	mov	r3, r7
 800040a:	fbb1 f1f7 	udiv	r1, r1, r7
 800040e:	4638      	mov	r0, r7
 8000410:	463c      	mov	r4, r7
 8000412:	46b8      	mov	r8, r7
 8000414:	46be      	mov	lr, r7
 8000416:	2620      	movs	r6, #32
 8000418:	eba2 0208 	sub.w	r2, r2, r8
 800041c:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000420:	e765      	b.n	80002ee <__udivmoddi4+0xfa>
 8000422:	4601      	mov	r1, r0
 8000424:	e717      	b.n	8000256 <__udivmoddi4+0x62>
 8000426:	4610      	mov	r0, r2
 8000428:	e72b      	b.n	8000282 <__udivmoddi4+0x8e>
 800042a:	f1c6 0120 	rsb	r1, r6, #32
 800042e:	fa2e fc01 	lsr.w	ip, lr, r1
 8000432:	40b7      	lsls	r7, r6
 8000434:	fa0e fe06 	lsl.w	lr, lr, r6
 8000438:	fa20 f101 	lsr.w	r1, r0, r1
 800043c:	ea41 010e 	orr.w	r1, r1, lr
 8000440:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000444:	fbbc f8fe 	udiv	r8, ip, lr
 8000448:	b2bc      	uxth	r4, r7
 800044a:	fb0e cc18 	mls	ip, lr, r8, ip
 800044e:	fb08 f904 	mul.w	r9, r8, r4
 8000452:	0c0a      	lsrs	r2, r1, #16
 8000454:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000458:	40b0      	lsls	r0, r6
 800045a:	4591      	cmp	r9, r2
 800045c:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000460:	b280      	uxth	r0, r0
 8000462:	d93e      	bls.n	80004e2 <__udivmoddi4+0x2ee>
 8000464:	18ba      	adds	r2, r7, r2
 8000466:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 800046a:	d201      	bcs.n	8000470 <__udivmoddi4+0x27c>
 800046c:	4591      	cmp	r9, r2
 800046e:	d81f      	bhi.n	80004b0 <__udivmoddi4+0x2bc>
 8000470:	eba2 0209 	sub.w	r2, r2, r9
 8000474:	fbb2 f9fe 	udiv	r9, r2, lr
 8000478:	fb09 f804 	mul.w	r8, r9, r4
 800047c:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000480:	b28a      	uxth	r2, r1
 8000482:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000486:	4542      	cmp	r2, r8
 8000488:	d229      	bcs.n	80004de <__udivmoddi4+0x2ea>
 800048a:	18ba      	adds	r2, r7, r2
 800048c:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000490:	d2c2      	bcs.n	8000418 <__udivmoddi4+0x224>
 8000492:	4542      	cmp	r2, r8
 8000494:	d2c0      	bcs.n	8000418 <__udivmoddi4+0x224>
 8000496:	f1a9 0102 	sub.w	r1, r9, #2
 800049a:	443a      	add	r2, r7
 800049c:	e7bc      	b.n	8000418 <__udivmoddi4+0x224>
 800049e:	45c6      	cmp	lr, r8
 80004a0:	d29b      	bcs.n	80003da <__udivmoddi4+0x1e6>
 80004a2:	ebb8 0302 	subs.w	r3, r8, r2
 80004a6:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004aa:	3801      	subs	r0, #1
 80004ac:	46e1      	mov	r9, ip
 80004ae:	e794      	b.n	80003da <__udivmoddi4+0x1e6>
 80004b0:	eba7 0909 	sub.w	r9, r7, r9
 80004b4:	444a      	add	r2, r9
 80004b6:	fbb2 f9fe 	udiv	r9, r2, lr
 80004ba:	f1a8 0c02 	sub.w	ip, r8, #2
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	e7db      	b.n	800047c <__udivmoddi4+0x288>
 80004c4:	4603      	mov	r3, r0
 80004c6:	e77d      	b.n	80003c4 <__udivmoddi4+0x1d0>
 80004c8:	46d0      	mov	r8, sl
 80004ca:	e765      	b.n	8000398 <__udivmoddi4+0x1a4>
 80004cc:	4608      	mov	r0, r1
 80004ce:	e6fa      	b.n	80002c6 <__udivmoddi4+0xd2>
 80004d0:	443b      	add	r3, r7
 80004d2:	3a02      	subs	r2, #2
 80004d4:	e730      	b.n	8000338 <__udivmoddi4+0x144>
 80004d6:	f1ac 0c02 	sub.w	ip, ip, #2
 80004da:	443b      	add	r3, r7
 80004dc:	e719      	b.n	8000312 <__udivmoddi4+0x11e>
 80004de:	4649      	mov	r1, r9
 80004e0:	e79a      	b.n	8000418 <__udivmoddi4+0x224>
 80004e2:	eba2 0209 	sub.w	r2, r2, r9
 80004e6:	fbb2 f9fe 	udiv	r9, r2, lr
 80004ea:	46c4      	mov	ip, r8
 80004ec:	fb09 f804 	mul.w	r8, r9, r4
 80004f0:	e7c4      	b.n	800047c <__udivmoddi4+0x288>
 80004f2:	bf00      	nop

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004fe:	f000 f9ff 	bl	8000900 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000502:	f000 f815 	bl	8000530 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000506:	f000 f879 	bl	80005fc <MX_GPIO_Init>
  MX_USART6_UART_Init();
 800050a:	f000 f84d 	bl	80005a8 <MX_USART6_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t cnt = 0;
 800050e:	2300      	movs	r3, #0
 8000510:	71fb      	strb	r3, [r7, #7]

  while (1)
  {
    /* USER CODE END WHILE */
	  printf("count = %d\r\n",cnt++);
 8000512:	79fb      	ldrb	r3, [r7, #7]
 8000514:	1c5a      	adds	r2, r3, #1
 8000516:	71fa      	strb	r2, [r7, #7]
 8000518:	4619      	mov	r1, r3
 800051a:	4804      	ldr	r0, [pc, #16]	@ (800052c <main+0x34>)
 800051c:	f001 fc9a 	bl	8001e54 <iprintf>
	  HAL_Delay(500);
 8000520:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000524:	f000 fa5a 	bl	80009dc <HAL_Delay>
	  printf("count = %d\r\n",cnt++);
 8000528:	bf00      	nop
 800052a:	e7f2      	b.n	8000512 <main+0x1a>
 800052c:	08002b58 	.word	0x08002b58

08000530 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b092      	sub	sp, #72	@ 0x48
 8000534:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000536:	f107 0318 	add.w	r3, r7, #24
 800053a:	2230      	movs	r2, #48	@ 0x30
 800053c:	2100      	movs	r1, #0
 800053e:	4618      	mov	r0, r3
 8000540:	f001 fcdd 	bl	8001efe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000544:	1d3b      	adds	r3, r7, #4
 8000546:	2200      	movs	r2, #0
 8000548:	601a      	str	r2, [r3, #0]
 800054a:	605a      	str	r2, [r3, #4]
 800054c:	609a      	str	r2, [r3, #8]
 800054e:	60da      	str	r2, [r3, #12]
 8000550:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000552:	2302      	movs	r3, #2
 8000554:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000556:	2301      	movs	r3, #1
 8000558:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800055a:	2310      	movs	r3, #16
 800055c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800055e:	2300      	movs	r3, #0
 8000560:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000562:	f107 0318 	add.w	r3, r7, #24
 8000566:	4618      	mov	r0, r3
 8000568:	f000 fcde 	bl	8000f28 <HAL_RCC_OscConfig>
 800056c:	4603      	mov	r3, r0
 800056e:	2b00      	cmp	r3, #0
 8000570:	d001      	beq.n	8000576 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000572:	f000 f871 	bl	8000658 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000576:	230f      	movs	r3, #15
 8000578:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800057a:	2300      	movs	r3, #0
 800057c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800057e:	2300      	movs	r3, #0
 8000580:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000582:	2300      	movs	r3, #0
 8000584:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000586:	2300      	movs	r3, #0
 8000588:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800058a:	1d3b      	adds	r3, r7, #4
 800058c:	2100      	movs	r1, #0
 800058e:	4618      	mov	r0, r3
 8000590:	f000 ff1e 	bl	80013d0 <HAL_RCC_ClockConfig>
 8000594:	4603      	mov	r3, r0
 8000596:	2b00      	cmp	r3, #0
 8000598:	d001      	beq.n	800059e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800059a:	f000 f85d 	bl	8000658 <Error_Handler>
  }
}
 800059e:	bf00      	nop
 80005a0:	3748      	adds	r7, #72	@ 0x48
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
	...

080005a8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80005ac:	4b11      	ldr	r3, [pc, #68]	@ (80005f4 <MX_USART6_UART_Init+0x4c>)
 80005ae:	4a12      	ldr	r2, [pc, #72]	@ (80005f8 <MX_USART6_UART_Init+0x50>)
 80005b0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80005b2:	4b10      	ldr	r3, [pc, #64]	@ (80005f4 <MX_USART6_UART_Init+0x4c>)
 80005b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80005b8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80005ba:	4b0e      	ldr	r3, [pc, #56]	@ (80005f4 <MX_USART6_UART_Init+0x4c>)
 80005bc:	2200      	movs	r2, #0
 80005be:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80005c0:	4b0c      	ldr	r3, [pc, #48]	@ (80005f4 <MX_USART6_UART_Init+0x4c>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80005c6:	4b0b      	ldr	r3, [pc, #44]	@ (80005f4 <MX_USART6_UART_Init+0x4c>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80005cc:	4b09      	ldr	r3, [pc, #36]	@ (80005f4 <MX_USART6_UART_Init+0x4c>)
 80005ce:	220c      	movs	r2, #12
 80005d0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005d2:	4b08      	ldr	r3, [pc, #32]	@ (80005f4 <MX_USART6_UART_Init+0x4c>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80005d8:	4b06      	ldr	r3, [pc, #24]	@ (80005f4 <MX_USART6_UART_Init+0x4c>)
 80005da:	2200      	movs	r2, #0
 80005dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80005de:	4805      	ldr	r0, [pc, #20]	@ (80005f4 <MX_USART6_UART_Init+0x4c>)
 80005e0:	f001 f8f6 	bl	80017d0 <HAL_UART_Init>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80005ea:	f000 f835 	bl	8000658 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80005ee:	bf00      	nop
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	20000084 	.word	0x20000084
 80005f8:	40011400 	.word	0x40011400

080005fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000602:	2300      	movs	r3, #0
 8000604:	607b      	str	r3, [r7, #4]
 8000606:	4b08      	ldr	r3, [pc, #32]	@ (8000628 <MX_GPIO_Init+0x2c>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800060a:	4a07      	ldr	r2, [pc, #28]	@ (8000628 <MX_GPIO_Init+0x2c>)
 800060c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000610:	6313      	str	r3, [r2, #48]	@ 0x30
 8000612:	4b05      	ldr	r3, [pc, #20]	@ (8000628 <MX_GPIO_Init+0x2c>)
 8000614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000616:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800061a:	607b      	str	r3, [r7, #4]
 800061c:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800061e:	bf00      	nop
 8000620:	370c      	adds	r7, #12
 8000622:	46bd      	mov	sp, r7
 8000624:	bc80      	pop	{r7}
 8000626:	4770      	bx	lr
 8000628:	40023800 	.word	0x40023800

0800062c <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b084      	sub	sp, #16
 8000630:	af00      	add	r7, sp, #0
 8000632:	60f8      	str	r0, [r7, #12]
 8000634:	60b9      	str	r1, [r7, #8]
 8000636:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart6,(uint8_t *)ptr, len, HAL_MAX_DELAY);
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	b29a      	uxth	r2, r3
 800063c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000640:	68b9      	ldr	r1, [r7, #8]
 8000642:	4804      	ldr	r0, [pc, #16]	@ (8000654 <_write+0x28>)
 8000644:	f001 f914 	bl	8001870 <HAL_UART_Transmit>
  return len;
 8000648:	687b      	ldr	r3, [r7, #4]
}
 800064a:	4618      	mov	r0, r3
 800064c:	3710      	adds	r7, #16
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	20000084 	.word	0x20000084

08000658 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800065c:	b672      	cpsid	i
}
 800065e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000660:	bf00      	nop
 8000662:	e7fd      	b.n	8000660 <Error_Handler+0x8>

08000664 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000664:	b480      	push	{r7}
 8000666:	b083      	sub	sp, #12
 8000668:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800066a:	2300      	movs	r3, #0
 800066c:	607b      	str	r3, [r7, #4]
 800066e:	4b0f      	ldr	r3, [pc, #60]	@ (80006ac <HAL_MspInit+0x48>)
 8000670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000672:	4a0e      	ldr	r2, [pc, #56]	@ (80006ac <HAL_MspInit+0x48>)
 8000674:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000678:	6453      	str	r3, [r2, #68]	@ 0x44
 800067a:	4b0c      	ldr	r3, [pc, #48]	@ (80006ac <HAL_MspInit+0x48>)
 800067c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800067e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000682:	607b      	str	r3, [r7, #4]
 8000684:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000686:	2300      	movs	r3, #0
 8000688:	603b      	str	r3, [r7, #0]
 800068a:	4b08      	ldr	r3, [pc, #32]	@ (80006ac <HAL_MspInit+0x48>)
 800068c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800068e:	4a07      	ldr	r2, [pc, #28]	@ (80006ac <HAL_MspInit+0x48>)
 8000690:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000694:	6413      	str	r3, [r2, #64]	@ 0x40
 8000696:	4b05      	ldr	r3, [pc, #20]	@ (80006ac <HAL_MspInit+0x48>)
 8000698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800069a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800069e:	603b      	str	r3, [r7, #0]
 80006a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006a2:	bf00      	nop
 80006a4:	370c      	adds	r7, #12
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bc80      	pop	{r7}
 80006aa:	4770      	bx	lr
 80006ac:	40023800 	.word	0x40023800

080006b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b08a      	sub	sp, #40	@ 0x28
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b8:	f107 0314 	add.w	r3, r7, #20
 80006bc:	2200      	movs	r2, #0
 80006be:	601a      	str	r2, [r3, #0]
 80006c0:	605a      	str	r2, [r3, #4]
 80006c2:	609a      	str	r2, [r3, #8]
 80006c4:	60da      	str	r2, [r3, #12]
 80006c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	4a19      	ldr	r2, [pc, #100]	@ (8000734 <HAL_UART_MspInit+0x84>)
 80006ce:	4293      	cmp	r3, r2
 80006d0:	d12c      	bne.n	800072c <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART6_MspInit 0 */

    /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80006d2:	2300      	movs	r3, #0
 80006d4:	613b      	str	r3, [r7, #16]
 80006d6:	4b18      	ldr	r3, [pc, #96]	@ (8000738 <HAL_UART_MspInit+0x88>)
 80006d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006da:	4a17      	ldr	r2, [pc, #92]	@ (8000738 <HAL_UART_MspInit+0x88>)
 80006dc:	f043 0320 	orr.w	r3, r3, #32
 80006e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80006e2:	4b15      	ldr	r3, [pc, #84]	@ (8000738 <HAL_UART_MspInit+0x88>)
 80006e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006e6:	f003 0320 	and.w	r3, r3, #32
 80006ea:	613b      	str	r3, [r7, #16]
 80006ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80006ee:	2300      	movs	r3, #0
 80006f0:	60fb      	str	r3, [r7, #12]
 80006f2:	4b11      	ldr	r3, [pc, #68]	@ (8000738 <HAL_UART_MspInit+0x88>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f6:	4a10      	ldr	r2, [pc, #64]	@ (8000738 <HAL_UART_MspInit+0x88>)
 80006f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80006fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000738 <HAL_UART_MspInit+0x88>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000702:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000706:	60fb      	str	r3, [r7, #12]
 8000708:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PG9     ------> USART6_RX
    PG14     ------> USART6_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 800070a:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 800070e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000710:	2302      	movs	r3, #2
 8000712:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000714:	2300      	movs	r3, #0
 8000716:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000718:	2303      	movs	r3, #3
 800071a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800071c:	2308      	movs	r3, #8
 800071e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000720:	f107 0314 	add.w	r3, r7, #20
 8000724:	4619      	mov	r1, r3
 8000726:	4805      	ldr	r0, [pc, #20]	@ (800073c <HAL_UART_MspInit+0x8c>)
 8000728:	f000 fa60 	bl	8000bec <HAL_GPIO_Init>

    /* USER CODE END USART6_MspInit 1 */

  }

}
 800072c:	bf00      	nop
 800072e:	3728      	adds	r7, #40	@ 0x28
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	40011400 	.word	0x40011400
 8000738:	40023800 	.word	0x40023800
 800073c:	40021800 	.word	0x40021800

08000740 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000744:	bf00      	nop
 8000746:	e7fd      	b.n	8000744 <NMI_Handler+0x4>

08000748 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800074c:	bf00      	nop
 800074e:	e7fd      	b.n	800074c <HardFault_Handler+0x4>

08000750 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000754:	bf00      	nop
 8000756:	e7fd      	b.n	8000754 <MemManage_Handler+0x4>

08000758 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800075c:	bf00      	nop
 800075e:	e7fd      	b.n	800075c <BusFault_Handler+0x4>

08000760 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000764:	bf00      	nop
 8000766:	e7fd      	b.n	8000764 <UsageFault_Handler+0x4>

08000768 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800076c:	bf00      	nop
 800076e:	46bd      	mov	sp, r7
 8000770:	bc80      	pop	{r7}
 8000772:	4770      	bx	lr

08000774 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000778:	bf00      	nop
 800077a:	46bd      	mov	sp, r7
 800077c:	bc80      	pop	{r7}
 800077e:	4770      	bx	lr

08000780 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000784:	bf00      	nop
 8000786:	46bd      	mov	sp, r7
 8000788:	bc80      	pop	{r7}
 800078a:	4770      	bx	lr

0800078c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000790:	f000 f908 	bl	80009a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000794:	bf00      	nop
 8000796:	bd80      	pop	{r7, pc}

08000798 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b086      	sub	sp, #24
 800079c:	af00      	add	r7, sp, #0
 800079e:	60f8      	str	r0, [r7, #12]
 80007a0:	60b9      	str	r1, [r7, #8]
 80007a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007a4:	2300      	movs	r3, #0
 80007a6:	617b      	str	r3, [r7, #20]
 80007a8:	e00a      	b.n	80007c0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80007aa:	f3af 8000 	nop.w
 80007ae:	4601      	mov	r1, r0
 80007b0:	68bb      	ldr	r3, [r7, #8]
 80007b2:	1c5a      	adds	r2, r3, #1
 80007b4:	60ba      	str	r2, [r7, #8]
 80007b6:	b2ca      	uxtb	r2, r1
 80007b8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007ba:	697b      	ldr	r3, [r7, #20]
 80007bc:	3301      	adds	r3, #1
 80007be:	617b      	str	r3, [r7, #20]
 80007c0:	697a      	ldr	r2, [r7, #20]
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	429a      	cmp	r2, r3
 80007c6:	dbf0      	blt.n	80007aa <_read+0x12>
  }

  return len;
 80007c8:	687b      	ldr	r3, [r7, #4]
}
 80007ca:	4618      	mov	r0, r3
 80007cc:	3718      	adds	r7, #24
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}

080007d2 <_close>:
  }
  return len;
}

int _close(int file)
{
 80007d2:	b480      	push	{r7}
 80007d4:	b083      	sub	sp, #12
 80007d6:	af00      	add	r7, sp, #0
 80007d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80007da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80007de:	4618      	mov	r0, r3
 80007e0:	370c      	adds	r7, #12
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bc80      	pop	{r7}
 80007e6:	4770      	bx	lr

080007e8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b083      	sub	sp, #12
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
 80007f0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80007f8:	605a      	str	r2, [r3, #4]
  return 0;
 80007fa:	2300      	movs	r3, #0
}
 80007fc:	4618      	mov	r0, r3
 80007fe:	370c      	adds	r7, #12
 8000800:	46bd      	mov	sp, r7
 8000802:	bc80      	pop	{r7}
 8000804:	4770      	bx	lr

08000806 <_isatty>:

int _isatty(int file)
{
 8000806:	b480      	push	{r7}
 8000808:	b083      	sub	sp, #12
 800080a:	af00      	add	r7, sp, #0
 800080c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800080e:	2301      	movs	r3, #1
}
 8000810:	4618      	mov	r0, r3
 8000812:	370c      	adds	r7, #12
 8000814:	46bd      	mov	sp, r7
 8000816:	bc80      	pop	{r7}
 8000818:	4770      	bx	lr

0800081a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800081a:	b480      	push	{r7}
 800081c:	b085      	sub	sp, #20
 800081e:	af00      	add	r7, sp, #0
 8000820:	60f8      	str	r0, [r7, #12]
 8000822:	60b9      	str	r1, [r7, #8]
 8000824:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000826:	2300      	movs	r3, #0
}
 8000828:	4618      	mov	r0, r3
 800082a:	3714      	adds	r7, #20
 800082c:	46bd      	mov	sp, r7
 800082e:	bc80      	pop	{r7}
 8000830:	4770      	bx	lr
	...

08000834 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b086      	sub	sp, #24
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800083c:	4a14      	ldr	r2, [pc, #80]	@ (8000890 <_sbrk+0x5c>)
 800083e:	4b15      	ldr	r3, [pc, #84]	@ (8000894 <_sbrk+0x60>)
 8000840:	1ad3      	subs	r3, r2, r3
 8000842:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000844:	697b      	ldr	r3, [r7, #20]
 8000846:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000848:	4b13      	ldr	r3, [pc, #76]	@ (8000898 <_sbrk+0x64>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	2b00      	cmp	r3, #0
 800084e:	d102      	bne.n	8000856 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000850:	4b11      	ldr	r3, [pc, #68]	@ (8000898 <_sbrk+0x64>)
 8000852:	4a12      	ldr	r2, [pc, #72]	@ (800089c <_sbrk+0x68>)
 8000854:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000856:	4b10      	ldr	r3, [pc, #64]	@ (8000898 <_sbrk+0x64>)
 8000858:	681a      	ldr	r2, [r3, #0]
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	4413      	add	r3, r2
 800085e:	693a      	ldr	r2, [r7, #16]
 8000860:	429a      	cmp	r2, r3
 8000862:	d207      	bcs.n	8000874 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000864:	f001 fb9a 	bl	8001f9c <__errno>
 8000868:	4603      	mov	r3, r0
 800086a:	220c      	movs	r2, #12
 800086c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800086e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000872:	e009      	b.n	8000888 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000874:	4b08      	ldr	r3, [pc, #32]	@ (8000898 <_sbrk+0x64>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800087a:	4b07      	ldr	r3, [pc, #28]	@ (8000898 <_sbrk+0x64>)
 800087c:	681a      	ldr	r2, [r3, #0]
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	4413      	add	r3, r2
 8000882:	4a05      	ldr	r2, [pc, #20]	@ (8000898 <_sbrk+0x64>)
 8000884:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000886:	68fb      	ldr	r3, [r7, #12]
}
 8000888:	4618      	mov	r0, r3
 800088a:	3718      	adds	r7, #24
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	20020000 	.word	0x20020000
 8000894:	00000400 	.word	0x00000400
 8000898:	200000cc 	.word	0x200000cc
 800089c:	20000220 	.word	0x20000220

080008a0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008a4:	bf00      	nop
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bc80      	pop	{r7}
 80008aa:	4770      	bx	lr

080008ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80008ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80008e4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 80008b0:	f7ff fff6 	bl	80008a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008b4:	480c      	ldr	r0, [pc, #48]	@ (80008e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80008b6:	490d      	ldr	r1, [pc, #52]	@ (80008ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80008b8:	4a0d      	ldr	r2, [pc, #52]	@ (80008f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80008ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008bc:	e002      	b.n	80008c4 <LoopCopyDataInit>

080008be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008c2:	3304      	adds	r3, #4

080008c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008c8:	d3f9      	bcc.n	80008be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008ca:	4a0a      	ldr	r2, [pc, #40]	@ (80008f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80008cc:	4c0a      	ldr	r4, [pc, #40]	@ (80008f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80008ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008d0:	e001      	b.n	80008d6 <LoopFillZerobss>

080008d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008d4:	3204      	adds	r2, #4

080008d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008d8:	d3fb      	bcc.n	80008d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008da:	f001 fb65 	bl	8001fa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80008de:	f7ff fe0b 	bl	80004f8 <main>
  bx  lr
 80008e2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80008e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80008e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008ec:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80008f0:	08002bc4 	.word	0x08002bc4
  ldr r2, =_sbss
 80008f4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80008f8:	20000220 	.word	0x20000220

080008fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80008fc:	e7fe      	b.n	80008fc <ADC_IRQHandler>
	...

08000900 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000904:	4b0e      	ldr	r3, [pc, #56]	@ (8000940 <HAL_Init+0x40>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	4a0d      	ldr	r2, [pc, #52]	@ (8000940 <HAL_Init+0x40>)
 800090a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800090e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8000910:	4b0b      	ldr	r3, [pc, #44]	@ (8000940 <HAL_Init+0x40>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a0a      	ldr	r2, [pc, #40]	@ (8000940 <HAL_Init+0x40>)
 8000916:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800091a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800091c:	4b08      	ldr	r3, [pc, #32]	@ (8000940 <HAL_Init+0x40>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	4a07      	ldr	r2, [pc, #28]	@ (8000940 <HAL_Init+0x40>)
 8000922:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000926:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000928:	2003      	movs	r0, #3
 800092a:	f000 f92b 	bl	8000b84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800092e:	200f      	movs	r0, #15
 8000930:	f000 f808 	bl	8000944 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000934:	f7ff fe96 	bl	8000664 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000938:	2300      	movs	r3, #0
}
 800093a:	4618      	mov	r0, r3
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	40023c00 	.word	0x40023c00

08000944 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800094c:	4b12      	ldr	r3, [pc, #72]	@ (8000998 <HAL_InitTick+0x54>)
 800094e:	681a      	ldr	r2, [r3, #0]
 8000950:	4b12      	ldr	r3, [pc, #72]	@ (800099c <HAL_InitTick+0x58>)
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	4619      	mov	r1, r3
 8000956:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800095a:	fbb3 f3f1 	udiv	r3, r3, r1
 800095e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000962:	4618      	mov	r0, r3
 8000964:	f000 f935 	bl	8000bd2 <HAL_SYSTICK_Config>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800096e:	2301      	movs	r3, #1
 8000970:	e00e      	b.n	8000990 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	2b0f      	cmp	r3, #15
 8000976:	d80a      	bhi.n	800098e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000978:	2200      	movs	r2, #0
 800097a:	6879      	ldr	r1, [r7, #4]
 800097c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000980:	f000 f90b 	bl	8000b9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000984:	4a06      	ldr	r2, [pc, #24]	@ (80009a0 <HAL_InitTick+0x5c>)
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800098a:	2300      	movs	r3, #0
 800098c:	e000      	b.n	8000990 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800098e:	2301      	movs	r3, #1
}
 8000990:	4618      	mov	r0, r3
 8000992:	3708      	adds	r7, #8
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	20000000 	.word	0x20000000
 800099c:	20000008 	.word	0x20000008
 80009a0:	20000004 	.word	0x20000004

080009a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009a8:	4b05      	ldr	r3, [pc, #20]	@ (80009c0 <HAL_IncTick+0x1c>)
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	461a      	mov	r2, r3
 80009ae:	4b05      	ldr	r3, [pc, #20]	@ (80009c4 <HAL_IncTick+0x20>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	4413      	add	r3, r2
 80009b4:	4a03      	ldr	r2, [pc, #12]	@ (80009c4 <HAL_IncTick+0x20>)
 80009b6:	6013      	str	r3, [r2, #0]
}
 80009b8:	bf00      	nop
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bc80      	pop	{r7}
 80009be:	4770      	bx	lr
 80009c0:	20000008 	.word	0x20000008
 80009c4:	200000d0 	.word	0x200000d0

080009c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  return uwTick;
 80009cc:	4b02      	ldr	r3, [pc, #8]	@ (80009d8 <HAL_GetTick+0x10>)
 80009ce:	681b      	ldr	r3, [r3, #0]
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bc80      	pop	{r7}
 80009d6:	4770      	bx	lr
 80009d8:	200000d0 	.word	0x200000d0

080009dc <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009e4:	f7ff fff0 	bl	80009c8 <HAL_GetTick>
 80009e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80009f4:	d005      	beq.n	8000a02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009f6:	4b0a      	ldr	r3, [pc, #40]	@ (8000a20 <HAL_Delay+0x44>)
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	461a      	mov	r2, r3
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	4413      	add	r3, r2
 8000a00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a02:	bf00      	nop
 8000a04:	f7ff ffe0 	bl	80009c8 <HAL_GetTick>
 8000a08:	4602      	mov	r2, r0
 8000a0a:	68bb      	ldr	r3, [r7, #8]
 8000a0c:	1ad3      	subs	r3, r2, r3
 8000a0e:	68fa      	ldr	r2, [r7, #12]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	d8f7      	bhi.n	8000a04 <HAL_Delay+0x28>
  {
  }
}
 8000a14:	bf00      	nop
 8000a16:	bf00      	nop
 8000a18:	3710      	adds	r7, #16
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	20000008 	.word	0x20000008

08000a24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b085      	sub	sp, #20
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	f003 0307 	and.w	r3, r3, #7
 8000a32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a34:	4b0c      	ldr	r3, [pc, #48]	@ (8000a68 <__NVIC_SetPriorityGrouping+0x44>)
 8000a36:	68db      	ldr	r3, [r3, #12]
 8000a38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a3a:	68ba      	ldr	r2, [r7, #8]
 8000a3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a40:	4013      	ands	r3, r2
 8000a42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a48:	68bb      	ldr	r3, [r7, #8]
 8000a4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a56:	4a04      	ldr	r2, [pc, #16]	@ (8000a68 <__NVIC_SetPriorityGrouping+0x44>)
 8000a58:	68bb      	ldr	r3, [r7, #8]
 8000a5a:	60d3      	str	r3, [r2, #12]
}
 8000a5c:	bf00      	nop
 8000a5e:	3714      	adds	r7, #20
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bc80      	pop	{r7}
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop
 8000a68:	e000ed00 	.word	0xe000ed00

08000a6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a70:	4b04      	ldr	r3, [pc, #16]	@ (8000a84 <__NVIC_GetPriorityGrouping+0x18>)
 8000a72:	68db      	ldr	r3, [r3, #12]
 8000a74:	0a1b      	lsrs	r3, r3, #8
 8000a76:	f003 0307 	and.w	r3, r3, #7
}
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bc80      	pop	{r7}
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	e000ed00 	.word	0xe000ed00

08000a88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	4603      	mov	r3, r0
 8000a90:	6039      	str	r1, [r7, #0]
 8000a92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	db0a      	blt.n	8000ab2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	b2da      	uxtb	r2, r3
 8000aa0:	490c      	ldr	r1, [pc, #48]	@ (8000ad4 <__NVIC_SetPriority+0x4c>)
 8000aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aa6:	0112      	lsls	r2, r2, #4
 8000aa8:	b2d2      	uxtb	r2, r2
 8000aaa:	440b      	add	r3, r1
 8000aac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ab0:	e00a      	b.n	8000ac8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	b2da      	uxtb	r2, r3
 8000ab6:	4908      	ldr	r1, [pc, #32]	@ (8000ad8 <__NVIC_SetPriority+0x50>)
 8000ab8:	79fb      	ldrb	r3, [r7, #7]
 8000aba:	f003 030f 	and.w	r3, r3, #15
 8000abe:	3b04      	subs	r3, #4
 8000ac0:	0112      	lsls	r2, r2, #4
 8000ac2:	b2d2      	uxtb	r2, r2
 8000ac4:	440b      	add	r3, r1
 8000ac6:	761a      	strb	r2, [r3, #24]
}
 8000ac8:	bf00      	nop
 8000aca:	370c      	adds	r7, #12
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bc80      	pop	{r7}
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	e000e100 	.word	0xe000e100
 8000ad8:	e000ed00 	.word	0xe000ed00

08000adc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000adc:	b480      	push	{r7}
 8000ade:	b089      	sub	sp, #36	@ 0x24
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	60f8      	str	r0, [r7, #12]
 8000ae4:	60b9      	str	r1, [r7, #8]
 8000ae6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	f003 0307 	and.w	r3, r3, #7
 8000aee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000af0:	69fb      	ldr	r3, [r7, #28]
 8000af2:	f1c3 0307 	rsb	r3, r3, #7
 8000af6:	2b04      	cmp	r3, #4
 8000af8:	bf28      	it	cs
 8000afa:	2304      	movcs	r3, #4
 8000afc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000afe:	69fb      	ldr	r3, [r7, #28]
 8000b00:	3304      	adds	r3, #4
 8000b02:	2b06      	cmp	r3, #6
 8000b04:	d902      	bls.n	8000b0c <NVIC_EncodePriority+0x30>
 8000b06:	69fb      	ldr	r3, [r7, #28]
 8000b08:	3b03      	subs	r3, #3
 8000b0a:	e000      	b.n	8000b0e <NVIC_EncodePriority+0x32>
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b10:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000b14:	69bb      	ldr	r3, [r7, #24]
 8000b16:	fa02 f303 	lsl.w	r3, r2, r3
 8000b1a:	43da      	mvns	r2, r3
 8000b1c:	68bb      	ldr	r3, [r7, #8]
 8000b1e:	401a      	ands	r2, r3
 8000b20:	697b      	ldr	r3, [r7, #20]
 8000b22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b24:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000b28:	697b      	ldr	r3, [r7, #20]
 8000b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b2e:	43d9      	mvns	r1, r3
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b34:	4313      	orrs	r3, r2
         );
}
 8000b36:	4618      	mov	r0, r3
 8000b38:	3724      	adds	r7, #36	@ 0x24
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bc80      	pop	{r7}
 8000b3e:	4770      	bx	lr

08000b40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	3b01      	subs	r3, #1
 8000b4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000b50:	d301      	bcc.n	8000b56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b52:	2301      	movs	r3, #1
 8000b54:	e00f      	b.n	8000b76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b56:	4a0a      	ldr	r2, [pc, #40]	@ (8000b80 <SysTick_Config+0x40>)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	3b01      	subs	r3, #1
 8000b5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b5e:	210f      	movs	r1, #15
 8000b60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b64:	f7ff ff90 	bl	8000a88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b68:	4b05      	ldr	r3, [pc, #20]	@ (8000b80 <SysTick_Config+0x40>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b6e:	4b04      	ldr	r3, [pc, #16]	@ (8000b80 <SysTick_Config+0x40>)
 8000b70:	2207      	movs	r2, #7
 8000b72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b74:	2300      	movs	r3, #0
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	3708      	adds	r7, #8
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	e000e010 	.word	0xe000e010

08000b84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b8c:	6878      	ldr	r0, [r7, #4]
 8000b8e:	f7ff ff49 	bl	8000a24 <__NVIC_SetPriorityGrouping>
}
 8000b92:	bf00      	nop
 8000b94:	3708      	adds	r7, #8
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}

08000b9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b9a:	b580      	push	{r7, lr}
 8000b9c:	b086      	sub	sp, #24
 8000b9e:	af00      	add	r7, sp, #0
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	60b9      	str	r1, [r7, #8]
 8000ba4:	607a      	str	r2, [r7, #4]
 8000ba6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000bac:	f7ff ff5e 	bl	8000a6c <__NVIC_GetPriorityGrouping>
 8000bb0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bb2:	687a      	ldr	r2, [r7, #4]
 8000bb4:	68b9      	ldr	r1, [r7, #8]
 8000bb6:	6978      	ldr	r0, [r7, #20]
 8000bb8:	f7ff ff90 	bl	8000adc <NVIC_EncodePriority>
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bc2:	4611      	mov	r1, r2
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f7ff ff5f 	bl	8000a88 <__NVIC_SetPriority>
}
 8000bca:	bf00      	nop
 8000bcc:	3718      	adds	r7, #24
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}

08000bd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bd2:	b580      	push	{r7, lr}
 8000bd4:	b082      	sub	sp, #8
 8000bd6:	af00      	add	r7, sp, #0
 8000bd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bda:	6878      	ldr	r0, [r7, #4]
 8000bdc:	f7ff ffb0 	bl	8000b40 <SysTick_Config>
 8000be0:	4603      	mov	r3, r0
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	3708      	adds	r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
	...

08000bec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b087      	sub	sp, #28
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
 8000bf4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bfa:	e16f      	b.n	8000edc <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	681a      	ldr	r2, [r3, #0]
 8000c00:	2101      	movs	r1, #1
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	fa01 f303 	lsl.w	r3, r1, r3
 8000c08:	4013      	ands	r3, r2
 8000c0a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	f000 8161 	beq.w	8000ed6 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	f003 0303 	and.w	r3, r3, #3
 8000c1c:	2b01      	cmp	r3, #1
 8000c1e:	d005      	beq.n	8000c2c <HAL_GPIO_Init+0x40>
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	685b      	ldr	r3, [r3, #4]
 8000c24:	f003 0303 	and.w	r3, r3, #3
 8000c28:	2b02      	cmp	r3, #2
 8000c2a:	d130      	bne.n	8000c8e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	689b      	ldr	r3, [r3, #8]
 8000c30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	005b      	lsls	r3, r3, #1
 8000c36:	2203      	movs	r2, #3
 8000c38:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3c:	43db      	mvns	r3, r3
 8000c3e:	693a      	ldr	r2, [r7, #16]
 8000c40:	4013      	ands	r3, r2
 8000c42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	68da      	ldr	r2, [r3, #12]
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	005b      	lsls	r3, r3, #1
 8000c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c50:	693a      	ldr	r2, [r7, #16]
 8000c52:	4313      	orrs	r3, r2
 8000c54:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	693a      	ldr	r2, [r7, #16]
 8000c5a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c62:	2201      	movs	r2, #1
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6a:	43db      	mvns	r3, r3
 8000c6c:	693a      	ldr	r2, [r7, #16]
 8000c6e:	4013      	ands	r3, r2
 8000c70:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	685b      	ldr	r3, [r3, #4]
 8000c76:	091b      	lsrs	r3, r3, #4
 8000c78:	f003 0201 	and.w	r2, r3, #1
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c82:	693a      	ldr	r2, [r7, #16]
 8000c84:	4313      	orrs	r3, r2
 8000c86:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	693a      	ldr	r2, [r7, #16]
 8000c8c:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	f003 0303 	and.w	r3, r3, #3
 8000c96:	2b03      	cmp	r3, #3
 8000c98:	d017      	beq.n	8000cca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	68db      	ldr	r3, [r3, #12]
 8000c9e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	005b      	lsls	r3, r3, #1
 8000ca4:	2203      	movs	r2, #3
 8000ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8000caa:	43db      	mvns	r3, r3
 8000cac:	693a      	ldr	r2, [r7, #16]
 8000cae:	4013      	ands	r3, r2
 8000cb0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	689a      	ldr	r2, [r3, #8]
 8000cb6:	697b      	ldr	r3, [r7, #20]
 8000cb8:	005b      	lsls	r3, r3, #1
 8000cba:	fa02 f303 	lsl.w	r3, r2, r3
 8000cbe:	693a      	ldr	r2, [r7, #16]
 8000cc0:	4313      	orrs	r3, r2
 8000cc2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	693a      	ldr	r2, [r7, #16]
 8000cc8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	f003 0303 	and.w	r3, r3, #3
 8000cd2:	2b02      	cmp	r3, #2
 8000cd4:	d123      	bne.n	8000d1e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	08da      	lsrs	r2, r3, #3
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	3208      	adds	r2, #8
 8000cde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ce2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	f003 0307 	and.w	r3, r3, #7
 8000cea:	009b      	lsls	r3, r3, #2
 8000cec:	220f      	movs	r2, #15
 8000cee:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf2:	43db      	mvns	r3, r3
 8000cf4:	693a      	ldr	r2, [r7, #16]
 8000cf6:	4013      	ands	r3, r2
 8000cf8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	691a      	ldr	r2, [r3, #16]
 8000cfe:	697b      	ldr	r3, [r7, #20]
 8000d00:	f003 0307 	and.w	r3, r3, #7
 8000d04:	009b      	lsls	r3, r3, #2
 8000d06:	fa02 f303 	lsl.w	r3, r2, r3
 8000d0a:	693a      	ldr	r2, [r7, #16]
 8000d0c:	4313      	orrs	r3, r2
 8000d0e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d10:	697b      	ldr	r3, [r7, #20]
 8000d12:	08da      	lsrs	r2, r3, #3
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	3208      	adds	r2, #8
 8000d18:	6939      	ldr	r1, [r7, #16]
 8000d1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	005b      	lsls	r3, r3, #1
 8000d28:	2203      	movs	r2, #3
 8000d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2e:	43db      	mvns	r3, r3
 8000d30:	693a      	ldr	r2, [r7, #16]
 8000d32:	4013      	ands	r3, r2
 8000d34:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	f003 0203 	and.w	r2, r3, #3
 8000d3e:	697b      	ldr	r3, [r7, #20]
 8000d40:	005b      	lsls	r3, r3, #1
 8000d42:	fa02 f303 	lsl.w	r3, r2, r3
 8000d46:	693a      	ldr	r2, [r7, #16]
 8000d48:	4313      	orrs	r3, r2
 8000d4a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	693a      	ldr	r2, [r7, #16]
 8000d50:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	f000 80bb 	beq.w	8000ed6 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d60:	2300      	movs	r3, #0
 8000d62:	60bb      	str	r3, [r7, #8]
 8000d64:	4b64      	ldr	r3, [pc, #400]	@ (8000ef8 <HAL_GPIO_Init+0x30c>)
 8000d66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d68:	4a63      	ldr	r2, [pc, #396]	@ (8000ef8 <HAL_GPIO_Init+0x30c>)
 8000d6a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d6e:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d70:	4b61      	ldr	r3, [pc, #388]	@ (8000ef8 <HAL_GPIO_Init+0x30c>)
 8000d72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d74:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d78:	60bb      	str	r3, [r7, #8]
 8000d7a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000d7c:	4a5f      	ldr	r2, [pc, #380]	@ (8000efc <HAL_GPIO_Init+0x310>)
 8000d7e:	697b      	ldr	r3, [r7, #20]
 8000d80:	089b      	lsrs	r3, r3, #2
 8000d82:	3302      	adds	r3, #2
 8000d84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d88:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	f003 0303 	and.w	r3, r3, #3
 8000d90:	009b      	lsls	r3, r3, #2
 8000d92:	220f      	movs	r2, #15
 8000d94:	fa02 f303 	lsl.w	r3, r2, r3
 8000d98:	43db      	mvns	r3, r3
 8000d9a:	693a      	ldr	r2, [r7, #16]
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	4a57      	ldr	r2, [pc, #348]	@ (8000f00 <HAL_GPIO_Init+0x314>)
 8000da4:	4293      	cmp	r3, r2
 8000da6:	d031      	beq.n	8000e0c <HAL_GPIO_Init+0x220>
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	4a56      	ldr	r2, [pc, #344]	@ (8000f04 <HAL_GPIO_Init+0x318>)
 8000dac:	4293      	cmp	r3, r2
 8000dae:	d02b      	beq.n	8000e08 <HAL_GPIO_Init+0x21c>
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	4a55      	ldr	r2, [pc, #340]	@ (8000f08 <HAL_GPIO_Init+0x31c>)
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d025      	beq.n	8000e04 <HAL_GPIO_Init+0x218>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	4a54      	ldr	r2, [pc, #336]	@ (8000f0c <HAL_GPIO_Init+0x320>)
 8000dbc:	4293      	cmp	r3, r2
 8000dbe:	d01f      	beq.n	8000e00 <HAL_GPIO_Init+0x214>
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	4a53      	ldr	r2, [pc, #332]	@ (8000f10 <HAL_GPIO_Init+0x324>)
 8000dc4:	4293      	cmp	r3, r2
 8000dc6:	d019      	beq.n	8000dfc <HAL_GPIO_Init+0x210>
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	4a52      	ldr	r2, [pc, #328]	@ (8000f14 <HAL_GPIO_Init+0x328>)
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d013      	beq.n	8000df8 <HAL_GPIO_Init+0x20c>
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	4a51      	ldr	r2, [pc, #324]	@ (8000f18 <HAL_GPIO_Init+0x32c>)
 8000dd4:	4293      	cmp	r3, r2
 8000dd6:	d00d      	beq.n	8000df4 <HAL_GPIO_Init+0x208>
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	4a50      	ldr	r2, [pc, #320]	@ (8000f1c <HAL_GPIO_Init+0x330>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d007      	beq.n	8000df0 <HAL_GPIO_Init+0x204>
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	4a4f      	ldr	r2, [pc, #316]	@ (8000f20 <HAL_GPIO_Init+0x334>)
 8000de4:	4293      	cmp	r3, r2
 8000de6:	d101      	bne.n	8000dec <HAL_GPIO_Init+0x200>
 8000de8:	2308      	movs	r3, #8
 8000dea:	e010      	b.n	8000e0e <HAL_GPIO_Init+0x222>
 8000dec:	2309      	movs	r3, #9
 8000dee:	e00e      	b.n	8000e0e <HAL_GPIO_Init+0x222>
 8000df0:	2307      	movs	r3, #7
 8000df2:	e00c      	b.n	8000e0e <HAL_GPIO_Init+0x222>
 8000df4:	2306      	movs	r3, #6
 8000df6:	e00a      	b.n	8000e0e <HAL_GPIO_Init+0x222>
 8000df8:	2305      	movs	r3, #5
 8000dfa:	e008      	b.n	8000e0e <HAL_GPIO_Init+0x222>
 8000dfc:	2304      	movs	r3, #4
 8000dfe:	e006      	b.n	8000e0e <HAL_GPIO_Init+0x222>
 8000e00:	2303      	movs	r3, #3
 8000e02:	e004      	b.n	8000e0e <HAL_GPIO_Init+0x222>
 8000e04:	2302      	movs	r3, #2
 8000e06:	e002      	b.n	8000e0e <HAL_GPIO_Init+0x222>
 8000e08:	2301      	movs	r3, #1
 8000e0a:	e000      	b.n	8000e0e <HAL_GPIO_Init+0x222>
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	697a      	ldr	r2, [r7, #20]
 8000e10:	f002 0203 	and.w	r2, r2, #3
 8000e14:	0092      	lsls	r2, r2, #2
 8000e16:	4093      	lsls	r3, r2
 8000e18:	461a      	mov	r2, r3
 8000e1a:	693b      	ldr	r3, [r7, #16]
 8000e1c:	4313      	orrs	r3, r2
 8000e1e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000e20:	4936      	ldr	r1, [pc, #216]	@ (8000efc <HAL_GPIO_Init+0x310>)
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	089b      	lsrs	r3, r3, #2
 8000e26:	3302      	adds	r3, #2
 8000e28:	693a      	ldr	r2, [r7, #16]
 8000e2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e2e:	4b3d      	ldr	r3, [pc, #244]	@ (8000f24 <HAL_GPIO_Init+0x338>)
 8000e30:	689b      	ldr	r3, [r3, #8]
 8000e32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	43db      	mvns	r3, r3
 8000e38:	693a      	ldr	r2, [r7, #16]
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d003      	beq.n	8000e52 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000e4a:	693a      	ldr	r2, [r7, #16]
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000e52:	4a34      	ldr	r2, [pc, #208]	@ (8000f24 <HAL_GPIO_Init+0x338>)
 8000e54:	693b      	ldr	r3, [r7, #16]
 8000e56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000e58:	4b32      	ldr	r3, [pc, #200]	@ (8000f24 <HAL_GPIO_Init+0x338>)
 8000e5a:	68db      	ldr	r3, [r3, #12]
 8000e5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	43db      	mvns	r3, r3
 8000e62:	693a      	ldr	r2, [r7, #16]
 8000e64:	4013      	ands	r3, r2
 8000e66:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d003      	beq.n	8000e7c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8000e74:	693a      	ldr	r2, [r7, #16]
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	4313      	orrs	r3, r2
 8000e7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000e7c:	4a29      	ldr	r2, [pc, #164]	@ (8000f24 <HAL_GPIO_Init+0x338>)
 8000e7e:	693b      	ldr	r3, [r7, #16]
 8000e80:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000e82:	4b28      	ldr	r3, [pc, #160]	@ (8000f24 <HAL_GPIO_Init+0x338>)
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	43db      	mvns	r3, r3
 8000e8c:	693a      	ldr	r2, [r7, #16]
 8000e8e:	4013      	ands	r3, r2
 8000e90:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d003      	beq.n	8000ea6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8000e9e:	693a      	ldr	r2, [r7, #16]
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000ea6:	4a1f      	ldr	r2, [pc, #124]	@ (8000f24 <HAL_GPIO_Init+0x338>)
 8000ea8:	693b      	ldr	r3, [r7, #16]
 8000eaa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000eac:	4b1d      	ldr	r3, [pc, #116]	@ (8000f24 <HAL_GPIO_Init+0x338>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	43db      	mvns	r3, r3
 8000eb6:	693a      	ldr	r2, [r7, #16]
 8000eb8:	4013      	ands	r3, r2
 8000eba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d003      	beq.n	8000ed0 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8000ec8:	693a      	ldr	r2, [r7, #16]
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000ed0:	4a14      	ldr	r2, [pc, #80]	@ (8000f24 <HAL_GPIO_Init+0x338>)
 8000ed2:	693b      	ldr	r3, [r7, #16]
 8000ed4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	3301      	adds	r3, #1
 8000eda:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	681a      	ldr	r2, [r3, #0]
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	fa22 f303 	lsr.w	r3, r2, r3
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	f47f ae88 	bne.w	8000bfc <HAL_GPIO_Init+0x10>
  }
}
 8000eec:	bf00      	nop
 8000eee:	bf00      	nop
 8000ef0:	371c      	adds	r7, #28
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bc80      	pop	{r7}
 8000ef6:	4770      	bx	lr
 8000ef8:	40023800 	.word	0x40023800
 8000efc:	40013800 	.word	0x40013800
 8000f00:	40020000 	.word	0x40020000
 8000f04:	40020400 	.word	0x40020400
 8000f08:	40020800 	.word	0x40020800
 8000f0c:	40020c00 	.word	0x40020c00
 8000f10:	40021000 	.word	0x40021000
 8000f14:	40021400 	.word	0x40021400
 8000f18:	40021800 	.word	0x40021800
 8000f1c:	40021c00 	.word	0x40021c00
 8000f20:	40022000 	.word	0x40022000
 8000f24:	40013c00 	.word	0x40013c00

08000f28 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b08a      	sub	sp, #40	@ 0x28
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d101      	bne.n	8000f3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f36:	2301      	movs	r3, #1
 8000f38:	e23b      	b.n	80013b2 <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f003 0301 	and.w	r3, r3, #1
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d050      	beq.n	8000fe8 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000f46:	4b9e      	ldr	r3, [pc, #632]	@ (80011c0 <HAL_RCC_OscConfig+0x298>)
 8000f48:	689b      	ldr	r3, [r3, #8]
 8000f4a:	f003 030c 	and.w	r3, r3, #12
 8000f4e:	2b04      	cmp	r3, #4
 8000f50:	d00c      	beq.n	8000f6c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000f52:	4b9b      	ldr	r3, [pc, #620]	@ (80011c0 <HAL_RCC_OscConfig+0x298>)
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000f5a:	2b08      	cmp	r3, #8
 8000f5c:	d112      	bne.n	8000f84 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000f5e:	4b98      	ldr	r3, [pc, #608]	@ (80011c0 <HAL_RCC_OscConfig+0x298>)
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f66:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000f6a:	d10b      	bne.n	8000f84 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f6c:	4b94      	ldr	r3, [pc, #592]	@ (80011c0 <HAL_RCC_OscConfig+0x298>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d036      	beq.n	8000fe6 <HAL_RCC_OscConfig+0xbe>
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d132      	bne.n	8000fe6 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8000f80:	2301      	movs	r3, #1
 8000f82:	e216      	b.n	80013b2 <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	685a      	ldr	r2, [r3, #4]
 8000f88:	4b8e      	ldr	r3, [pc, #568]	@ (80011c4 <HAL_RCC_OscConfig+0x29c>)
 8000f8a:	b2d2      	uxtb	r2, r2
 8000f8c:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d013      	beq.n	8000fbe <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f96:	f7ff fd17 	bl	80009c8 <HAL_GetTick>
 8000f9a:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f9c:	e008      	b.n	8000fb0 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f9e:	f7ff fd13 	bl	80009c8 <HAL_GetTick>
 8000fa2:	4602      	mov	r2, r0
 8000fa4:	6a3b      	ldr	r3, [r7, #32]
 8000fa6:	1ad3      	subs	r3, r2, r3
 8000fa8:	2b64      	cmp	r3, #100	@ 0x64
 8000faa:	d901      	bls.n	8000fb0 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8000fac:	2303      	movs	r3, #3
 8000fae:	e200      	b.n	80013b2 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fb0:	4b83      	ldr	r3, [pc, #524]	@ (80011c0 <HAL_RCC_OscConfig+0x298>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d0f0      	beq.n	8000f9e <HAL_RCC_OscConfig+0x76>
 8000fbc:	e014      	b.n	8000fe8 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fbe:	f7ff fd03 	bl	80009c8 <HAL_GetTick>
 8000fc2:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fc4:	e008      	b.n	8000fd8 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fc6:	f7ff fcff 	bl	80009c8 <HAL_GetTick>
 8000fca:	4602      	mov	r2, r0
 8000fcc:	6a3b      	ldr	r3, [r7, #32]
 8000fce:	1ad3      	subs	r3, r2, r3
 8000fd0:	2b64      	cmp	r3, #100	@ 0x64
 8000fd2:	d901      	bls.n	8000fd8 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8000fd4:	2303      	movs	r3, #3
 8000fd6:	e1ec      	b.n	80013b2 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fd8:	4b79      	ldr	r3, [pc, #484]	@ (80011c0 <HAL_RCC_OscConfig+0x298>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d1f0      	bne.n	8000fc6 <HAL_RCC_OscConfig+0x9e>
 8000fe4:	e000      	b.n	8000fe8 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fe6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f003 0302 	and.w	r3, r3, #2
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d077      	beq.n	80010e4 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000ff4:	4b72      	ldr	r3, [pc, #456]	@ (80011c0 <HAL_RCC_OscConfig+0x298>)
 8000ff6:	689b      	ldr	r3, [r3, #8]
 8000ff8:	f003 030c 	and.w	r3, r3, #12
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d00b      	beq.n	8001018 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001000:	4b6f      	ldr	r3, [pc, #444]	@ (80011c0 <HAL_RCC_OscConfig+0x298>)
 8001002:	689b      	ldr	r3, [r3, #8]
 8001004:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001008:	2b08      	cmp	r3, #8
 800100a:	d126      	bne.n	800105a <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800100c:	4b6c      	ldr	r3, [pc, #432]	@ (80011c0 <HAL_RCC_OscConfig+0x298>)
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001014:	2b00      	cmp	r3, #0
 8001016:	d120      	bne.n	800105a <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001018:	4b69      	ldr	r3, [pc, #420]	@ (80011c0 <HAL_RCC_OscConfig+0x298>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f003 0302 	and.w	r3, r3, #2
 8001020:	2b00      	cmp	r3, #0
 8001022:	d005      	beq.n	8001030 <HAL_RCC_OscConfig+0x108>
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	68db      	ldr	r3, [r3, #12]
 8001028:	2b01      	cmp	r3, #1
 800102a:	d001      	beq.n	8001030 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800102c:	2301      	movs	r3, #1
 800102e:	e1c0      	b.n	80013b2 <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001030:	4b63      	ldr	r3, [pc, #396]	@ (80011c0 <HAL_RCC_OscConfig+0x298>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	691b      	ldr	r3, [r3, #16]
 800103c:	21f8      	movs	r1, #248	@ 0xf8
 800103e:	60f9      	str	r1, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001040:	68f9      	ldr	r1, [r7, #12]
 8001042:	fa91 f1a1 	rbit	r1, r1
 8001046:	6139      	str	r1, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001048:	6939      	ldr	r1, [r7, #16]
 800104a:	fab1 f181 	clz	r1, r1
 800104e:	b2c9      	uxtb	r1, r1
 8001050:	408b      	lsls	r3, r1
 8001052:	495b      	ldr	r1, [pc, #364]	@ (80011c0 <HAL_RCC_OscConfig+0x298>)
 8001054:	4313      	orrs	r3, r2
 8001056:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001058:	e044      	b.n	80010e4 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	68db      	ldr	r3, [r3, #12]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d02a      	beq.n	80010b8 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001062:	4b59      	ldr	r3, [pc, #356]	@ (80011c8 <HAL_RCC_OscConfig+0x2a0>)
 8001064:	2201      	movs	r2, #1
 8001066:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001068:	f7ff fcae 	bl	80009c8 <HAL_GetTick>
 800106c:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800106e:	e008      	b.n	8001082 <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001070:	f7ff fcaa 	bl	80009c8 <HAL_GetTick>
 8001074:	4602      	mov	r2, r0
 8001076:	6a3b      	ldr	r3, [r7, #32]
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	2b02      	cmp	r3, #2
 800107c:	d901      	bls.n	8001082 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800107e:	2303      	movs	r3, #3
 8001080:	e197      	b.n	80013b2 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001082:	4b4f      	ldr	r3, [pc, #316]	@ (80011c0 <HAL_RCC_OscConfig+0x298>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f003 0302 	and.w	r3, r3, #2
 800108a:	2b00      	cmp	r3, #0
 800108c:	d0f0      	beq.n	8001070 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800108e:	4b4c      	ldr	r3, [pc, #304]	@ (80011c0 <HAL_RCC_OscConfig+0x298>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	691b      	ldr	r3, [r3, #16]
 800109a:	21f8      	movs	r1, #248	@ 0xf8
 800109c:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800109e:	6979      	ldr	r1, [r7, #20]
 80010a0:	fa91 f1a1 	rbit	r1, r1
 80010a4:	61b9      	str	r1, [r7, #24]
  return result;
 80010a6:	69b9      	ldr	r1, [r7, #24]
 80010a8:	fab1 f181 	clz	r1, r1
 80010ac:	b2c9      	uxtb	r1, r1
 80010ae:	408b      	lsls	r3, r1
 80010b0:	4943      	ldr	r1, [pc, #268]	@ (80011c0 <HAL_RCC_OscConfig+0x298>)
 80010b2:	4313      	orrs	r3, r2
 80010b4:	600b      	str	r3, [r1, #0]
 80010b6:	e015      	b.n	80010e4 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010b8:	4b43      	ldr	r3, [pc, #268]	@ (80011c8 <HAL_RCC_OscConfig+0x2a0>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010be:	f7ff fc83 	bl	80009c8 <HAL_GetTick>
 80010c2:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010c4:	e008      	b.n	80010d8 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010c6:	f7ff fc7f 	bl	80009c8 <HAL_GetTick>
 80010ca:	4602      	mov	r2, r0
 80010cc:	6a3b      	ldr	r3, [r7, #32]
 80010ce:	1ad3      	subs	r3, r2, r3
 80010d0:	2b02      	cmp	r3, #2
 80010d2:	d901      	bls.n	80010d8 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80010d4:	2303      	movs	r3, #3
 80010d6:	e16c      	b.n	80013b2 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010d8:	4b39      	ldr	r3, [pc, #228]	@ (80011c0 <HAL_RCC_OscConfig+0x298>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f003 0302 	and.w	r3, r3, #2
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d1f0      	bne.n	80010c6 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f003 0308 	and.w	r3, r3, #8
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d030      	beq.n	8001152 <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	695b      	ldr	r3, [r3, #20]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d016      	beq.n	8001126 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010f8:	4b34      	ldr	r3, [pc, #208]	@ (80011cc <HAL_RCC_OscConfig+0x2a4>)
 80010fa:	2201      	movs	r2, #1
 80010fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010fe:	f7ff fc63 	bl	80009c8 <HAL_GetTick>
 8001102:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001104:	e008      	b.n	8001118 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001106:	f7ff fc5f 	bl	80009c8 <HAL_GetTick>
 800110a:	4602      	mov	r2, r0
 800110c:	6a3b      	ldr	r3, [r7, #32]
 800110e:	1ad3      	subs	r3, r2, r3
 8001110:	2b02      	cmp	r3, #2
 8001112:	d901      	bls.n	8001118 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8001114:	2303      	movs	r3, #3
 8001116:	e14c      	b.n	80013b2 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001118:	4b29      	ldr	r3, [pc, #164]	@ (80011c0 <HAL_RCC_OscConfig+0x298>)
 800111a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800111c:	f003 0302 	and.w	r3, r3, #2
 8001120:	2b00      	cmp	r3, #0
 8001122:	d0f0      	beq.n	8001106 <HAL_RCC_OscConfig+0x1de>
 8001124:	e015      	b.n	8001152 <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001126:	4b29      	ldr	r3, [pc, #164]	@ (80011cc <HAL_RCC_OscConfig+0x2a4>)
 8001128:	2200      	movs	r2, #0
 800112a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800112c:	f7ff fc4c 	bl	80009c8 <HAL_GetTick>
 8001130:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001132:	e008      	b.n	8001146 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001134:	f7ff fc48 	bl	80009c8 <HAL_GetTick>
 8001138:	4602      	mov	r2, r0
 800113a:	6a3b      	ldr	r3, [r7, #32]
 800113c:	1ad3      	subs	r3, r2, r3
 800113e:	2b02      	cmp	r3, #2
 8001140:	d901      	bls.n	8001146 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8001142:	2303      	movs	r3, #3
 8001144:	e135      	b.n	80013b2 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001146:	4b1e      	ldr	r3, [pc, #120]	@ (80011c0 <HAL_RCC_OscConfig+0x298>)
 8001148:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800114a:	f003 0302 	and.w	r3, r3, #2
 800114e:	2b00      	cmp	r3, #0
 8001150:	d1f0      	bne.n	8001134 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f003 0304 	and.w	r3, r3, #4
 800115a:	2b00      	cmp	r3, #0
 800115c:	f000 8087 	beq.w	800126e <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001160:	2300      	movs	r3, #0
 8001162:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001166:	4b16      	ldr	r3, [pc, #88]	@ (80011c0 <HAL_RCC_OscConfig+0x298>)
 8001168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800116a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d110      	bne.n	8001194 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001172:	2300      	movs	r3, #0
 8001174:	60bb      	str	r3, [r7, #8]
 8001176:	4b12      	ldr	r3, [pc, #72]	@ (80011c0 <HAL_RCC_OscConfig+0x298>)
 8001178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800117a:	4a11      	ldr	r2, [pc, #68]	@ (80011c0 <HAL_RCC_OscConfig+0x298>)
 800117c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001180:	6413      	str	r3, [r2, #64]	@ 0x40
 8001182:	4b0f      	ldr	r3, [pc, #60]	@ (80011c0 <HAL_RCC_OscConfig+0x298>)
 8001184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001186:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800118a:	60bb      	str	r3, [r7, #8]
 800118c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800118e:	2301      	movs	r3, #1
 8001190:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001194:	4b0e      	ldr	r3, [pc, #56]	@ (80011d0 <HAL_RCC_OscConfig+0x2a8>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a0d      	ldr	r2, [pc, #52]	@ (80011d0 <HAL_RCC_OscConfig+0x2a8>)
 800119a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800119e:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011a0:	4b0b      	ldr	r3, [pc, #44]	@ (80011d0 <HAL_RCC_OscConfig+0x2a8>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d122      	bne.n	80011f2 <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011ac:	4b08      	ldr	r3, [pc, #32]	@ (80011d0 <HAL_RCC_OscConfig+0x2a8>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a07      	ldr	r2, [pc, #28]	@ (80011d0 <HAL_RCC_OscConfig+0x2a8>)
 80011b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011b6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011b8:	f7ff fc06 	bl	80009c8 <HAL_GetTick>
 80011bc:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011be:	e012      	b.n	80011e6 <HAL_RCC_OscConfig+0x2be>
 80011c0:	40023800 	.word	0x40023800
 80011c4:	40023802 	.word	0x40023802
 80011c8:	42470000 	.word	0x42470000
 80011cc:	42470e80 	.word	0x42470e80
 80011d0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011d4:	f7ff fbf8 	bl	80009c8 <HAL_GetTick>
 80011d8:	4602      	mov	r2, r0
 80011da:	6a3b      	ldr	r3, [r7, #32]
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	2b02      	cmp	r3, #2
 80011e0:	d901      	bls.n	80011e6 <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 80011e2:	2303      	movs	r3, #3
 80011e4:	e0e5      	b.n	80013b2 <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011e6:	4b75      	ldr	r3, [pc, #468]	@ (80013bc <HAL_RCC_OscConfig+0x494>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d0f0      	beq.n	80011d4 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	689a      	ldr	r2, [r3, #8]
 80011f6:	4b72      	ldr	r3, [pc, #456]	@ (80013c0 <HAL_RCC_OscConfig+0x498>)
 80011f8:	b2d2      	uxtb	r2, r2
 80011fa:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	689b      	ldr	r3, [r3, #8]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d015      	beq.n	8001230 <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001204:	f7ff fbe0 	bl	80009c8 <HAL_GetTick>
 8001208:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800120a:	e00a      	b.n	8001222 <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800120c:	f7ff fbdc 	bl	80009c8 <HAL_GetTick>
 8001210:	4602      	mov	r2, r0
 8001212:	6a3b      	ldr	r3, [r7, #32]
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	f241 3288 	movw	r2, #5000	@ 0x1388
 800121a:	4293      	cmp	r3, r2
 800121c:	d901      	bls.n	8001222 <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 800121e:	2303      	movs	r3, #3
 8001220:	e0c7      	b.n	80013b2 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001222:	4b68      	ldr	r3, [pc, #416]	@ (80013c4 <HAL_RCC_OscConfig+0x49c>)
 8001224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001226:	f003 0302 	and.w	r3, r3, #2
 800122a:	2b00      	cmp	r3, #0
 800122c:	d0ee      	beq.n	800120c <HAL_RCC_OscConfig+0x2e4>
 800122e:	e014      	b.n	800125a <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001230:	f7ff fbca 	bl	80009c8 <HAL_GetTick>
 8001234:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001236:	e00a      	b.n	800124e <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001238:	f7ff fbc6 	bl	80009c8 <HAL_GetTick>
 800123c:	4602      	mov	r2, r0
 800123e:	6a3b      	ldr	r3, [r7, #32]
 8001240:	1ad3      	subs	r3, r2, r3
 8001242:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001246:	4293      	cmp	r3, r2
 8001248:	d901      	bls.n	800124e <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 800124a:	2303      	movs	r3, #3
 800124c:	e0b1      	b.n	80013b2 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800124e:	4b5d      	ldr	r3, [pc, #372]	@ (80013c4 <HAL_RCC_OscConfig+0x49c>)
 8001250:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001252:	f003 0302 	and.w	r3, r3, #2
 8001256:	2b00      	cmp	r3, #0
 8001258:	d1ee      	bne.n	8001238 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800125a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800125e:	2b01      	cmp	r3, #1
 8001260:	d105      	bne.n	800126e <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001262:	4b58      	ldr	r3, [pc, #352]	@ (80013c4 <HAL_RCC_OscConfig+0x49c>)
 8001264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001266:	4a57      	ldr	r2, [pc, #348]	@ (80013c4 <HAL_RCC_OscConfig+0x49c>)
 8001268:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800126c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	699b      	ldr	r3, [r3, #24]
 8001272:	2b00      	cmp	r3, #0
 8001274:	f000 809c 	beq.w	80013b0 <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001278:	4b52      	ldr	r3, [pc, #328]	@ (80013c4 <HAL_RCC_OscConfig+0x49c>)
 800127a:	689b      	ldr	r3, [r3, #8]
 800127c:	f003 030c 	and.w	r3, r3, #12
 8001280:	2b08      	cmp	r3, #8
 8001282:	d061      	beq.n	8001348 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	699b      	ldr	r3, [r3, #24]
 8001288:	2b02      	cmp	r3, #2
 800128a:	d146      	bne.n	800131a <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800128c:	4b4e      	ldr	r3, [pc, #312]	@ (80013c8 <HAL_RCC_OscConfig+0x4a0>)
 800128e:	2200      	movs	r2, #0
 8001290:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001292:	f7ff fb99 	bl	80009c8 <HAL_GetTick>
 8001296:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001298:	e008      	b.n	80012ac <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800129a:	f7ff fb95 	bl	80009c8 <HAL_GetTick>
 800129e:	4602      	mov	r2, r0
 80012a0:	6a3b      	ldr	r3, [r7, #32]
 80012a2:	1ad3      	subs	r3, r2, r3
 80012a4:	2b64      	cmp	r3, #100	@ 0x64
 80012a6:	d901      	bls.n	80012ac <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 80012a8:	2303      	movs	r3, #3
 80012aa:	e082      	b.n	80013b2 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012ac:	4b45      	ldr	r3, [pc, #276]	@ (80013c4 <HAL_RCC_OscConfig+0x49c>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d1f0      	bne.n	800129a <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012b8:	4b42      	ldr	r3, [pc, #264]	@ (80013c4 <HAL_RCC_OscConfig+0x49c>)
 80012ba:	685a      	ldr	r2, [r3, #4]
 80012bc:	4b43      	ldr	r3, [pc, #268]	@ (80013cc <HAL_RCC_OscConfig+0x4a4>)
 80012be:	4013      	ands	r3, r2
 80012c0:	687a      	ldr	r2, [r7, #4]
 80012c2:	69d1      	ldr	r1, [r2, #28]
 80012c4:	687a      	ldr	r2, [r7, #4]
 80012c6:	6a12      	ldr	r2, [r2, #32]
 80012c8:	4311      	orrs	r1, r2
 80012ca:	687a      	ldr	r2, [r7, #4]
 80012cc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80012ce:	0192      	lsls	r2, r2, #6
 80012d0:	4311      	orrs	r1, r2
 80012d2:	687a      	ldr	r2, [r7, #4]
 80012d4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80012d6:	0612      	lsls	r2, r2, #24
 80012d8:	4311      	orrs	r1, r2
 80012da:	687a      	ldr	r2, [r7, #4]
 80012dc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80012de:	0852      	lsrs	r2, r2, #1
 80012e0:	3a01      	subs	r2, #1
 80012e2:	0412      	lsls	r2, r2, #16
 80012e4:	430a      	orrs	r2, r1
 80012e6:	4937      	ldr	r1, [pc, #220]	@ (80013c4 <HAL_RCC_OscConfig+0x49c>)
 80012e8:	4313      	orrs	r3, r2
 80012ea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80012ec:	4b36      	ldr	r3, [pc, #216]	@ (80013c8 <HAL_RCC_OscConfig+0x4a0>)
 80012ee:	2201      	movs	r2, #1
 80012f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012f2:	f7ff fb69 	bl	80009c8 <HAL_GetTick>
 80012f6:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012f8:	e008      	b.n	800130c <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012fa:	f7ff fb65 	bl	80009c8 <HAL_GetTick>
 80012fe:	4602      	mov	r2, r0
 8001300:	6a3b      	ldr	r3, [r7, #32]
 8001302:	1ad3      	subs	r3, r2, r3
 8001304:	2b64      	cmp	r3, #100	@ 0x64
 8001306:	d901      	bls.n	800130c <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 8001308:	2303      	movs	r3, #3
 800130a:	e052      	b.n	80013b2 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800130c:	4b2d      	ldr	r3, [pc, #180]	@ (80013c4 <HAL_RCC_OscConfig+0x49c>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001314:	2b00      	cmp	r3, #0
 8001316:	d0f0      	beq.n	80012fa <HAL_RCC_OscConfig+0x3d2>
 8001318:	e04a      	b.n	80013b0 <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800131a:	4b2b      	ldr	r3, [pc, #172]	@ (80013c8 <HAL_RCC_OscConfig+0x4a0>)
 800131c:	2200      	movs	r2, #0
 800131e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001320:	f7ff fb52 	bl	80009c8 <HAL_GetTick>
 8001324:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001326:	e008      	b.n	800133a <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001328:	f7ff fb4e 	bl	80009c8 <HAL_GetTick>
 800132c:	4602      	mov	r2, r0
 800132e:	6a3b      	ldr	r3, [r7, #32]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	2b64      	cmp	r3, #100	@ 0x64
 8001334:	d901      	bls.n	800133a <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8001336:	2303      	movs	r3, #3
 8001338:	e03b      	b.n	80013b2 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800133a:	4b22      	ldr	r3, [pc, #136]	@ (80013c4 <HAL_RCC_OscConfig+0x49c>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001342:	2b00      	cmp	r3, #0
 8001344:	d1f0      	bne.n	8001328 <HAL_RCC_OscConfig+0x400>
 8001346:	e033      	b.n	80013b0 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	699b      	ldr	r3, [r3, #24]
 800134c:	2b01      	cmp	r3, #1
 800134e:	d101      	bne.n	8001354 <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 8001350:	2301      	movs	r3, #1
 8001352:	e02e      	b.n	80013b2 <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8001354:	4b1b      	ldr	r3, [pc, #108]	@ (80013c4 <HAL_RCC_OscConfig+0x49c>)
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	69db      	ldr	r3, [r3, #28]
 8001364:	429a      	cmp	r2, r3
 8001366:	d121      	bne.n	80013ac <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001368:	69fb      	ldr	r3, [r7, #28]
 800136a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001372:	429a      	cmp	r2, r3
 8001374:	d11a      	bne.n	80013ac <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001376:	69fa      	ldr	r2, [r7, #28]
 8001378:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800137c:	4013      	ands	r3, r2
 800137e:	687a      	ldr	r2, [r7, #4]
 8001380:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001382:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001384:	4293      	cmp	r3, r2
 8001386:	d111      	bne.n	80013ac <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001388:	69fb      	ldr	r3, [r7, #28]
 800138a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001392:	085b      	lsrs	r3, r3, #1
 8001394:	3b01      	subs	r3, #1
 8001396:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001398:	429a      	cmp	r2, r3
 800139a:	d107      	bne.n	80013ac <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800139c:	69fb      	ldr	r3, [r7, #28]
 800139e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013a6:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80013a8:	429a      	cmp	r2, r3
 80013aa:	d001      	beq.n	80013b0 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 80013ac:	2301      	movs	r3, #1
 80013ae:	e000      	b.n	80013b2 <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 80013b0:	2300      	movs	r3, #0
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	3728      	adds	r7, #40	@ 0x28
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	40007000 	.word	0x40007000
 80013c0:	40023870 	.word	0x40023870
 80013c4:	40023800 	.word	0x40023800
 80013c8:	42470060 	.word	0x42470060
 80013cc:	f0bc8000 	.word	0xf0bc8000

080013d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b086      	sub	sp, #24
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d101      	bne.n	80013e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013e0:	2301      	movs	r3, #1
 80013e2:	e0d2      	b.n	800158a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80013e4:	4b6b      	ldr	r3, [pc, #428]	@ (8001594 <HAL_RCC_ClockConfig+0x1c4>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f003 030f 	and.w	r3, r3, #15
 80013ec:	683a      	ldr	r2, [r7, #0]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d90c      	bls.n	800140c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013f2:	4b68      	ldr	r3, [pc, #416]	@ (8001594 <HAL_RCC_ClockConfig+0x1c4>)
 80013f4:	683a      	ldr	r2, [r7, #0]
 80013f6:	b2d2      	uxtb	r2, r2
 80013f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013fa:	4b66      	ldr	r3, [pc, #408]	@ (8001594 <HAL_RCC_ClockConfig+0x1c4>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 030f 	and.w	r3, r3, #15
 8001402:	683a      	ldr	r2, [r7, #0]
 8001404:	429a      	cmp	r2, r3
 8001406:	d001      	beq.n	800140c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001408:	2301      	movs	r3, #1
 800140a:	e0be      	b.n	800158a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f003 0302 	and.w	r3, r3, #2
 8001414:	2b00      	cmp	r3, #0
 8001416:	d020      	beq.n	800145a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f003 0304 	and.w	r3, r3, #4
 8001420:	2b00      	cmp	r3, #0
 8001422:	d005      	beq.n	8001430 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001424:	4b5c      	ldr	r3, [pc, #368]	@ (8001598 <HAL_RCC_ClockConfig+0x1c8>)
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	4a5b      	ldr	r2, [pc, #364]	@ (8001598 <HAL_RCC_ClockConfig+0x1c8>)
 800142a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800142e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f003 0308 	and.w	r3, r3, #8
 8001438:	2b00      	cmp	r3, #0
 800143a:	d005      	beq.n	8001448 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 800143c:	4b56      	ldr	r3, [pc, #344]	@ (8001598 <HAL_RCC_ClockConfig+0x1c8>)
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	4a55      	ldr	r2, [pc, #340]	@ (8001598 <HAL_RCC_ClockConfig+0x1c8>)
 8001442:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001446:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001448:	4b53      	ldr	r3, [pc, #332]	@ (8001598 <HAL_RCC_ClockConfig+0x1c8>)
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	689b      	ldr	r3, [r3, #8]
 8001454:	4950      	ldr	r1, [pc, #320]	@ (8001598 <HAL_RCC_ClockConfig+0x1c8>)
 8001456:	4313      	orrs	r3, r2
 8001458:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f003 0301 	and.w	r3, r3, #1
 8001462:	2b00      	cmp	r3, #0
 8001464:	d040      	beq.n	80014e8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	2b01      	cmp	r3, #1
 800146c:	d107      	bne.n	800147e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800146e:	4b4a      	ldr	r3, [pc, #296]	@ (8001598 <HAL_RCC_ClockConfig+0x1c8>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001476:	2b00      	cmp	r3, #0
 8001478:	d115      	bne.n	80014a6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800147a:	2301      	movs	r3, #1
 800147c:	e085      	b.n	800158a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	2b02      	cmp	r3, #2
 8001484:	d107      	bne.n	8001496 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001486:	4b44      	ldr	r3, [pc, #272]	@ (8001598 <HAL_RCC_ClockConfig+0x1c8>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800148e:	2b00      	cmp	r3, #0
 8001490:	d109      	bne.n	80014a6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001492:	2301      	movs	r3, #1
 8001494:	e079      	b.n	800158a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001496:	4b40      	ldr	r3, [pc, #256]	@ (8001598 <HAL_RCC_ClockConfig+0x1c8>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f003 0302 	and.w	r3, r3, #2
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d101      	bne.n	80014a6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80014a2:	2301      	movs	r3, #1
 80014a4:	e071      	b.n	800158a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014a6:	4b3c      	ldr	r3, [pc, #240]	@ (8001598 <HAL_RCC_ClockConfig+0x1c8>)
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	f023 0203 	bic.w	r2, r3, #3
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	4939      	ldr	r1, [pc, #228]	@ (8001598 <HAL_RCC_ClockConfig+0x1c8>)
 80014b4:	4313      	orrs	r3, r2
 80014b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014b8:	f7ff fa86 	bl	80009c8 <HAL_GetTick>
 80014bc:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014be:	e00a      	b.n	80014d6 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014c0:	f7ff fa82 	bl	80009c8 <HAL_GetTick>
 80014c4:	4602      	mov	r2, r0
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d901      	bls.n	80014d6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80014d2:	2303      	movs	r3, #3
 80014d4:	e059      	b.n	800158a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014d6:	4b30      	ldr	r3, [pc, #192]	@ (8001598 <HAL_RCC_ClockConfig+0x1c8>)
 80014d8:	689b      	ldr	r3, [r3, #8]
 80014da:	f003 020c 	and.w	r2, r3, #12
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	429a      	cmp	r2, r3
 80014e6:	d1eb      	bne.n	80014c0 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80014e8:	4b2a      	ldr	r3, [pc, #168]	@ (8001594 <HAL_RCC_ClockConfig+0x1c4>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f003 030f 	and.w	r3, r3, #15
 80014f0:	683a      	ldr	r2, [r7, #0]
 80014f2:	429a      	cmp	r2, r3
 80014f4:	d20c      	bcs.n	8001510 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014f6:	4b27      	ldr	r3, [pc, #156]	@ (8001594 <HAL_RCC_ClockConfig+0x1c4>)
 80014f8:	683a      	ldr	r2, [r7, #0]
 80014fa:	b2d2      	uxtb	r2, r2
 80014fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014fe:	4b25      	ldr	r3, [pc, #148]	@ (8001594 <HAL_RCC_ClockConfig+0x1c4>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f003 030f 	and.w	r3, r3, #15
 8001506:	683a      	ldr	r2, [r7, #0]
 8001508:	429a      	cmp	r2, r3
 800150a:	d001      	beq.n	8001510 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 800150c:	2301      	movs	r3, #1
 800150e:	e03c      	b.n	800158a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f003 0304 	and.w	r3, r3, #4
 8001518:	2b00      	cmp	r3, #0
 800151a:	d008      	beq.n	800152e <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800151c:	4b1e      	ldr	r3, [pc, #120]	@ (8001598 <HAL_RCC_ClockConfig+0x1c8>)
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	68db      	ldr	r3, [r3, #12]
 8001528:	491b      	ldr	r1, [pc, #108]	@ (8001598 <HAL_RCC_ClockConfig+0x1c8>)
 800152a:	4313      	orrs	r3, r2
 800152c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 0308 	and.w	r3, r3, #8
 8001536:	2b00      	cmp	r3, #0
 8001538:	d009      	beq.n	800154e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800153a:	4b17      	ldr	r3, [pc, #92]	@ (8001598 <HAL_RCC_ClockConfig+0x1c8>)
 800153c:	689b      	ldr	r3, [r3, #8]
 800153e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	691b      	ldr	r3, [r3, #16]
 8001546:	00db      	lsls	r3, r3, #3
 8001548:	4913      	ldr	r1, [pc, #76]	@ (8001598 <HAL_RCC_ClockConfig+0x1c8>)
 800154a:	4313      	orrs	r3, r2
 800154c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 800154e:	f000 f82b 	bl	80015a8 <HAL_RCC_GetSysClockFreq>
 8001552:	4601      	mov	r1, r0
 8001554:	4b10      	ldr	r3, [pc, #64]	@ (8001598 <HAL_RCC_ClockConfig+0x1c8>)
 8001556:	689b      	ldr	r3, [r3, #8]
 8001558:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800155c:	22f0      	movs	r2, #240	@ 0xf0
 800155e:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001560:	68fa      	ldr	r2, [r7, #12]
 8001562:	fa92 f2a2 	rbit	r2, r2
 8001566:	613a      	str	r2, [r7, #16]
  return result;
 8001568:	693a      	ldr	r2, [r7, #16]
 800156a:	fab2 f282 	clz	r2, r2
 800156e:	b2d2      	uxtb	r2, r2
 8001570:	40d3      	lsrs	r3, r2
 8001572:	4a0a      	ldr	r2, [pc, #40]	@ (800159c <HAL_RCC_ClockConfig+0x1cc>)
 8001574:	5cd3      	ldrb	r3, [r2, r3]
 8001576:	fa21 f303 	lsr.w	r3, r1, r3
 800157a:	4a09      	ldr	r2, [pc, #36]	@ (80015a0 <HAL_RCC_ClockConfig+0x1d0>)
 800157c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800157e:	4b09      	ldr	r3, [pc, #36]	@ (80015a4 <HAL_RCC_ClockConfig+0x1d4>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4618      	mov	r0, r3
 8001584:	f7ff f9de 	bl	8000944 <HAL_InitTick>

  return HAL_OK;
 8001588:	2300      	movs	r3, #0
}
 800158a:	4618      	mov	r0, r3
 800158c:	3718      	adds	r7, #24
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	40023c00 	.word	0x40023c00
 8001598:	40023800 	.word	0x40023800
 800159c:	08002b68 	.word	0x08002b68
 80015a0:	20000000 	.word	0x20000000
 80015a4:	20000004 	.word	0x20000004

080015a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015ac:	b090      	sub	sp, #64	@ 0x40
 80015ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80015b0:	2300      	movs	r3, #0
 80015b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80015b4:	2300      	movs	r3, #0
 80015b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80015b8:	2300      	movs	r3, #0
 80015ba:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80015bc:	2300      	movs	r3, #0
 80015be:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80015c0:	4b59      	ldr	r3, [pc, #356]	@ (8001728 <HAL_RCC_GetSysClockFreq+0x180>)
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	f003 030c 	and.w	r3, r3, #12
 80015c8:	2b08      	cmp	r3, #8
 80015ca:	d00d      	beq.n	80015e8 <HAL_RCC_GetSysClockFreq+0x40>
 80015cc:	2b08      	cmp	r3, #8
 80015ce:	f200 80a2 	bhi.w	8001716 <HAL_RCC_GetSysClockFreq+0x16e>
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d002      	beq.n	80015dc <HAL_RCC_GetSysClockFreq+0x34>
 80015d6:	2b04      	cmp	r3, #4
 80015d8:	d003      	beq.n	80015e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80015da:	e09c      	b.n	8001716 <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80015dc:	4b53      	ldr	r3, [pc, #332]	@ (800172c <HAL_RCC_GetSysClockFreq+0x184>)
 80015de:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 80015e0:	e09c      	b.n	800171c <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80015e2:	4b53      	ldr	r3, [pc, #332]	@ (8001730 <HAL_RCC_GetSysClockFreq+0x188>)
 80015e4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80015e6:	e099      	b.n	800171c <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015e8:	4b4f      	ldr	r3, [pc, #316]	@ (8001728 <HAL_RCC_GetSysClockFreq+0x180>)
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80015f0:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015f2:	4b4d      	ldr	r3, [pc, #308]	@ (8001728 <HAL_RCC_GetSysClockFreq+0x180>)
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d027      	beq.n	800164e <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015fe:	4b4a      	ldr	r3, [pc, #296]	@ (8001728 <HAL_RCC_GetSysClockFreq+0x180>)
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	099b      	lsrs	r3, r3, #6
 8001604:	2200      	movs	r2, #0
 8001606:	623b      	str	r3, [r7, #32]
 8001608:	627a      	str	r2, [r7, #36]	@ 0x24
 800160a:	6a3b      	ldr	r3, [r7, #32]
 800160c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001610:	2100      	movs	r1, #0
 8001612:	4b47      	ldr	r3, [pc, #284]	@ (8001730 <HAL_RCC_GetSysClockFreq+0x188>)
 8001614:	fb03 f201 	mul.w	r2, r3, r1
 8001618:	2300      	movs	r3, #0
 800161a:	fb00 f303 	mul.w	r3, r0, r3
 800161e:	4413      	add	r3, r2
 8001620:	4a43      	ldr	r2, [pc, #268]	@ (8001730 <HAL_RCC_GetSysClockFreq+0x188>)
 8001622:	fba0 2102 	umull	r2, r1, r0, r2
 8001626:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8001628:	62ba      	str	r2, [r7, #40]	@ 0x28
 800162a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800162c:	4413      	add	r3, r2
 800162e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001632:	2200      	movs	r2, #0
 8001634:	61bb      	str	r3, [r7, #24]
 8001636:	61fa      	str	r2, [r7, #28]
 8001638:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800163c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001640:	f7fe fdc0 	bl	80001c4 <__aeabi_uldivmod>
 8001644:	4602      	mov	r2, r0
 8001646:	460b      	mov	r3, r1
 8001648:	4613      	mov	r3, r2
 800164a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800164c:	e055      	b.n	80016fa <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800164e:	4b36      	ldr	r3, [pc, #216]	@ (8001728 <HAL_RCC_GetSysClockFreq+0x180>)
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	099b      	lsrs	r3, r3, #6
 8001654:	2200      	movs	r2, #0
 8001656:	613b      	str	r3, [r7, #16]
 8001658:	617a      	str	r2, [r7, #20]
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001660:	f04f 0b00 	mov.w	fp, #0
 8001664:	4652      	mov	r2, sl
 8001666:	465b      	mov	r3, fp
 8001668:	f04f 0000 	mov.w	r0, #0
 800166c:	f04f 0100 	mov.w	r1, #0
 8001670:	0159      	lsls	r1, r3, #5
 8001672:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001676:	0150      	lsls	r0, r2, #5
 8001678:	4602      	mov	r2, r0
 800167a:	460b      	mov	r3, r1
 800167c:	ebb2 080a 	subs.w	r8, r2, sl
 8001680:	eb63 090b 	sbc.w	r9, r3, fp
 8001684:	f04f 0200 	mov.w	r2, #0
 8001688:	f04f 0300 	mov.w	r3, #0
 800168c:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001690:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001694:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001698:	ebb2 0408 	subs.w	r4, r2, r8
 800169c:	eb63 0509 	sbc.w	r5, r3, r9
 80016a0:	f04f 0200 	mov.w	r2, #0
 80016a4:	f04f 0300 	mov.w	r3, #0
 80016a8:	00eb      	lsls	r3, r5, #3
 80016aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80016ae:	00e2      	lsls	r2, r4, #3
 80016b0:	4614      	mov	r4, r2
 80016b2:	461d      	mov	r5, r3
 80016b4:	eb14 030a 	adds.w	r3, r4, sl
 80016b8:	603b      	str	r3, [r7, #0]
 80016ba:	eb45 030b 	adc.w	r3, r5, fp
 80016be:	607b      	str	r3, [r7, #4]
 80016c0:	f04f 0200 	mov.w	r2, #0
 80016c4:	f04f 0300 	mov.w	r3, #0
 80016c8:	e9d7 4500 	ldrd	r4, r5, [r7]
 80016cc:	4629      	mov	r1, r5
 80016ce:	028b      	lsls	r3, r1, #10
 80016d0:	4620      	mov	r0, r4
 80016d2:	4629      	mov	r1, r5
 80016d4:	4604      	mov	r4, r0
 80016d6:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 80016da:	4601      	mov	r1, r0
 80016dc:	028a      	lsls	r2, r1, #10
 80016de:	4610      	mov	r0, r2
 80016e0:	4619      	mov	r1, r3
 80016e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016e4:	2200      	movs	r2, #0
 80016e6:	60bb      	str	r3, [r7, #8]
 80016e8:	60fa      	str	r2, [r7, #12]
 80016ea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80016ee:	f7fe fd69 	bl	80001c4 <__aeabi_uldivmod>
 80016f2:	4602      	mov	r2, r0
 80016f4:	460b      	mov	r3, r1
 80016f6:	4613      	mov	r3, r2
 80016f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80016fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001728 <HAL_RCC_GetSysClockFreq+0x180>)
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	0c1b      	lsrs	r3, r3, #16
 8001700:	f003 0303 	and.w	r3, r3, #3
 8001704:	3301      	adds	r3, #1
 8001706:	005b      	lsls	r3, r3, #1
 8001708:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 800170a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800170c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800170e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001712:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001714:	e002      	b.n	800171c <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001716:	4b05      	ldr	r3, [pc, #20]	@ (800172c <HAL_RCC_GetSysClockFreq+0x184>)
 8001718:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800171a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800171c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800171e:	4618      	mov	r0, r3
 8001720:	3740      	adds	r7, #64	@ 0x40
 8001722:	46bd      	mov	sp, r7
 8001724:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001728:	40023800 	.word	0x40023800
 800172c:	00f42400 	.word	0x00f42400
 8001730:	017d7840 	.word	0x017d7840

08001734 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001738:	4b02      	ldr	r3, [pc, #8]	@ (8001744 <HAL_RCC_GetHCLKFreq+0x10>)
 800173a:	681b      	ldr	r3, [r3, #0]
}
 800173c:	4618      	mov	r0, r3
 800173e:	46bd      	mov	sp, r7
 8001740:	bc80      	pop	{r7}
 8001742:	4770      	bx	lr
 8001744:	20000000 	.word	0x20000000

08001748 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800174e:	f7ff fff1 	bl	8001734 <HAL_RCC_GetHCLKFreq>
 8001752:	4601      	mov	r1, r0
 8001754:	4b0b      	ldr	r3, [pc, #44]	@ (8001784 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 800175c:	f44f 52e0 	mov.w	r2, #7168	@ 0x1c00
 8001760:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	fa92 f2a2 	rbit	r2, r2
 8001768:	603a      	str	r2, [r7, #0]
  return result;
 800176a:	683a      	ldr	r2, [r7, #0]
 800176c:	fab2 f282 	clz	r2, r2
 8001770:	b2d2      	uxtb	r2, r2
 8001772:	40d3      	lsrs	r3, r2
 8001774:	4a04      	ldr	r2, [pc, #16]	@ (8001788 <HAL_RCC_GetPCLK1Freq+0x40>)
 8001776:	5cd3      	ldrb	r3, [r2, r3]
 8001778:	fa21 f303 	lsr.w	r3, r1, r3
}
 800177c:	4618      	mov	r0, r3
 800177e:	3708      	adds	r7, #8
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	40023800 	.word	0x40023800
 8001788:	08002b78 	.word	0x08002b78

0800178c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8001792:	f7ff ffcf 	bl	8001734 <HAL_RCC_GetHCLKFreq>
 8001796:	4601      	mov	r1, r0
 8001798:	4b0b      	ldr	r3, [pc, #44]	@ (80017c8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 80017a0:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 80017a4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017a6:	687a      	ldr	r2, [r7, #4]
 80017a8:	fa92 f2a2 	rbit	r2, r2
 80017ac:	603a      	str	r2, [r7, #0]
  return result;
 80017ae:	683a      	ldr	r2, [r7, #0]
 80017b0:	fab2 f282 	clz	r2, r2
 80017b4:	b2d2      	uxtb	r2, r2
 80017b6:	40d3      	lsrs	r3, r2
 80017b8:	4a04      	ldr	r2, [pc, #16]	@ (80017cc <HAL_RCC_GetPCLK2Freq+0x40>)
 80017ba:	5cd3      	ldrb	r3, [r2, r3]
 80017bc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	3708      	adds	r7, #8
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	40023800 	.word	0x40023800
 80017cc:	08002b78 	.word	0x08002b78

080017d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d101      	bne.n	80017e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e042      	b.n	8001868 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d106      	bne.n	80017fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2200      	movs	r2, #0
 80017f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f7fe ff5a 	bl	80006b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2224      	movs	r2, #36	@ 0x24
 8001800:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	68da      	ldr	r2, [r3, #12]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001812:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f000 f971 	bl	8001afc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	691a      	ldr	r2, [r3, #16]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001828:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	695a      	ldr	r2, [r3, #20]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001838:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	68da      	ldr	r2, [r3, #12]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001848:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2200      	movs	r2, #0
 800184e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2220      	movs	r2, #32
 8001854:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2220      	movs	r2, #32
 800185c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2200      	movs	r2, #0
 8001864:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001866:	2300      	movs	r3, #0
}
 8001868:	4618      	mov	r0, r3
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}

08001870 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b08a      	sub	sp, #40	@ 0x28
 8001874:	af02      	add	r7, sp, #8
 8001876:	60f8      	str	r0, [r7, #12]
 8001878:	60b9      	str	r1, [r7, #8]
 800187a:	603b      	str	r3, [r7, #0]
 800187c:	4613      	mov	r3, r2
 800187e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001880:	2300      	movs	r3, #0
 8001882:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800188a:	b2db      	uxtb	r3, r3
 800188c:	2b20      	cmp	r3, #32
 800188e:	d175      	bne.n	800197c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d002      	beq.n	800189c <HAL_UART_Transmit+0x2c>
 8001896:	88fb      	ldrh	r3, [r7, #6]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d101      	bne.n	80018a0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800189c:	2301      	movs	r3, #1
 800189e:	e06e      	b.n	800197e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	2200      	movs	r2, #0
 80018a4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	2221      	movs	r2, #33	@ 0x21
 80018aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80018ae:	f7ff f88b 	bl	80009c8 <HAL_GetTick>
 80018b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	88fa      	ldrh	r2, [r7, #6]
 80018b8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	88fa      	ldrh	r2, [r7, #6]
 80018be:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80018c8:	d108      	bne.n	80018dc <HAL_UART_Transmit+0x6c>
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	691b      	ldr	r3, [r3, #16]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d104      	bne.n	80018dc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80018d2:	2300      	movs	r3, #0
 80018d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	61bb      	str	r3, [r7, #24]
 80018da:	e003      	b.n	80018e4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80018e0:	2300      	movs	r3, #0
 80018e2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80018e4:	e02e      	b.n	8001944 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	9300      	str	r3, [sp, #0]
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	2200      	movs	r2, #0
 80018ee:	2180      	movs	r1, #128	@ 0x80
 80018f0:	68f8      	ldr	r0, [r7, #12]
 80018f2:	f000 f848 	bl	8001986 <UART_WaitOnFlagUntilTimeout>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d005      	beq.n	8001908 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	2220      	movs	r2, #32
 8001900:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001904:	2303      	movs	r3, #3
 8001906:	e03a      	b.n	800197e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001908:	69fb      	ldr	r3, [r7, #28]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d10b      	bne.n	8001926 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800190e:	69bb      	ldr	r3, [r7, #24]
 8001910:	881b      	ldrh	r3, [r3, #0]
 8001912:	461a      	mov	r2, r3
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800191c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800191e:	69bb      	ldr	r3, [r7, #24]
 8001920:	3302      	adds	r3, #2
 8001922:	61bb      	str	r3, [r7, #24]
 8001924:	e007      	b.n	8001936 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	781a      	ldrb	r2, [r3, #0]
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001930:	69fb      	ldr	r3, [r7, #28]
 8001932:	3301      	adds	r3, #1
 8001934:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800193a:	b29b      	uxth	r3, r3
 800193c:	3b01      	subs	r3, #1
 800193e:	b29a      	uxth	r2, r3
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001948:	b29b      	uxth	r3, r3
 800194a:	2b00      	cmp	r3, #0
 800194c:	d1cb      	bne.n	80018e6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	9300      	str	r3, [sp, #0]
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	2200      	movs	r2, #0
 8001956:	2140      	movs	r1, #64	@ 0x40
 8001958:	68f8      	ldr	r0, [r7, #12]
 800195a:	f000 f814 	bl	8001986 <UART_WaitOnFlagUntilTimeout>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d005      	beq.n	8001970 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	2220      	movs	r2, #32
 8001968:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800196c:	2303      	movs	r3, #3
 800196e:	e006      	b.n	800197e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	2220      	movs	r2, #32
 8001974:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001978:	2300      	movs	r3, #0
 800197a:	e000      	b.n	800197e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800197c:	2302      	movs	r3, #2
  }
}
 800197e:	4618      	mov	r0, r3
 8001980:	3720      	adds	r7, #32
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}

08001986 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001986:	b580      	push	{r7, lr}
 8001988:	b086      	sub	sp, #24
 800198a:	af00      	add	r7, sp, #0
 800198c:	60f8      	str	r0, [r7, #12]
 800198e:	60b9      	str	r1, [r7, #8]
 8001990:	603b      	str	r3, [r7, #0]
 8001992:	4613      	mov	r3, r2
 8001994:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001996:	e03b      	b.n	8001a10 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001998:	6a3b      	ldr	r3, [r7, #32]
 800199a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800199e:	d037      	beq.n	8001a10 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019a0:	f7ff f812 	bl	80009c8 <HAL_GetTick>
 80019a4:	4602      	mov	r2, r0
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	6a3a      	ldr	r2, [r7, #32]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d302      	bcc.n	80019b6 <UART_WaitOnFlagUntilTimeout+0x30>
 80019b0:	6a3b      	ldr	r3, [r7, #32]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d101      	bne.n	80019ba <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80019b6:	2303      	movs	r3, #3
 80019b8:	e03a      	b.n	8001a30 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	f003 0304 	and.w	r3, r3, #4
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d023      	beq.n	8001a10 <UART_WaitOnFlagUntilTimeout+0x8a>
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	2b80      	cmp	r3, #128	@ 0x80
 80019cc:	d020      	beq.n	8001a10 <UART_WaitOnFlagUntilTimeout+0x8a>
 80019ce:	68bb      	ldr	r3, [r7, #8]
 80019d0:	2b40      	cmp	r3, #64	@ 0x40
 80019d2:	d01d      	beq.n	8001a10 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 0308 	and.w	r3, r3, #8
 80019de:	2b08      	cmp	r3, #8
 80019e0:	d116      	bne.n	8001a10 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80019e2:	2300      	movs	r3, #0
 80019e4:	617b      	str	r3, [r7, #20]
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	617b      	str	r3, [r7, #20]
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	617b      	str	r3, [r7, #20]
 80019f6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80019f8:	68f8      	ldr	r0, [r7, #12]
 80019fa:	f000 f81d 	bl	8001a38 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	2208      	movs	r2, #8
 8001a02:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	2200      	movs	r2, #0
 8001a08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	e00f      	b.n	8001a30 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	4013      	ands	r3, r2
 8001a1a:	68ba      	ldr	r2, [r7, #8]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	bf0c      	ite	eq
 8001a20:	2301      	moveq	r3, #1
 8001a22:	2300      	movne	r3, #0
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	461a      	mov	r2, r3
 8001a28:	79fb      	ldrb	r3, [r7, #7]
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	d0b4      	beq.n	8001998 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001a2e:	2300      	movs	r3, #0
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3718      	adds	r7, #24
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b095      	sub	sp, #84	@ 0x54
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	330c      	adds	r3, #12
 8001a46:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a4a:	e853 3f00 	ldrex	r3, [r3]
 8001a4e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001a50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a52:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001a56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	330c      	adds	r3, #12
 8001a5e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001a60:	643a      	str	r2, [r7, #64]	@ 0x40
 8001a62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a64:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001a66:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001a68:	e841 2300 	strex	r3, r2, [r1]
 8001a6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001a6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d1e5      	bne.n	8001a40 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	3314      	adds	r3, #20
 8001a7a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a7c:	6a3b      	ldr	r3, [r7, #32]
 8001a7e:	e853 3f00 	ldrex	r3, [r3]
 8001a82:	61fb      	str	r3, [r7, #28]
   return(result);
 8001a84:	69fb      	ldr	r3, [r7, #28]
 8001a86:	f023 0301 	bic.w	r3, r3, #1
 8001a8a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	3314      	adds	r3, #20
 8001a92:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001a94:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001a96:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a98:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001a9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a9c:	e841 2300 	strex	r3, r2, [r1]
 8001aa0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d1e5      	bne.n	8001a74 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aac:	2b01      	cmp	r3, #1
 8001aae:	d119      	bne.n	8001ae4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	330c      	adds	r3, #12
 8001ab6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	e853 3f00 	ldrex	r3, [r3]
 8001abe:	60bb      	str	r3, [r7, #8]
   return(result);
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	f023 0310 	bic.w	r3, r3, #16
 8001ac6:	647b      	str	r3, [r7, #68]	@ 0x44
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	330c      	adds	r3, #12
 8001ace:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001ad0:	61ba      	str	r2, [r7, #24]
 8001ad2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ad4:	6979      	ldr	r1, [r7, #20]
 8001ad6:	69ba      	ldr	r2, [r7, #24]
 8001ad8:	e841 2300 	strex	r3, r2, [r1]
 8001adc:	613b      	str	r3, [r7, #16]
   return(result);
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d1e5      	bne.n	8001ab0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2220      	movs	r2, #32
 8001ae8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2200      	movs	r2, #0
 8001af0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001af2:	bf00      	nop
 8001af4:	3754      	adds	r7, #84	@ 0x54
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bc80      	pop	{r7}
 8001afa:	4770      	bx	lr

08001afc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b084      	sub	sp, #16
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	691b      	ldr	r3, [r3, #16]
 8001b0a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	68da      	ldr	r2, [r3, #12]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	430a      	orrs	r2, r1
 8001b18:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	689a      	ldr	r2, [r3, #8]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	691b      	ldr	r3, [r3, #16]
 8001b22:	431a      	orrs	r2, r3
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	695b      	ldr	r3, [r3, #20]
 8001b28:	431a      	orrs	r2, r3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	69db      	ldr	r3, [r3, #28]
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	68db      	ldr	r3, [r3, #12]
 8001b38:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8001b3c:	f023 030c 	bic.w	r3, r3, #12
 8001b40:	687a      	ldr	r2, [r7, #4]
 8001b42:	6812      	ldr	r2, [r2, #0]
 8001b44:	68b9      	ldr	r1, [r7, #8]
 8001b46:	430b      	orrs	r3, r1
 8001b48:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	695b      	ldr	r3, [r3, #20]
 8001b50:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	699a      	ldr	r2, [r3, #24]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	430a      	orrs	r2, r1
 8001b5e:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a57      	ldr	r2, [pc, #348]	@ (8001cc4 <UART_SetConfig+0x1c8>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d004      	beq.n	8001b74 <UART_SetConfig+0x78>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a56      	ldr	r2, [pc, #344]	@ (8001cc8 <UART_SetConfig+0x1cc>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d103      	bne.n	8001b7c <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001b74:	f7ff fe0a 	bl	800178c <HAL_RCC_GetPCLK2Freq>
 8001b78:	60f8      	str	r0, [r7, #12]
 8001b7a:	e002      	b.n	8001b82 <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001b7c:	f7ff fde4 	bl	8001748 <HAL_RCC_GetPCLK1Freq>
 8001b80:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	69db      	ldr	r3, [r3, #28]
 8001b86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001b8a:	d14c      	bne.n	8001c26 <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001b8c:	68fa      	ldr	r2, [r7, #12]
 8001b8e:	4613      	mov	r3, r2
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	4413      	add	r3, r2
 8001b94:	009a      	lsls	r2, r3, #2
 8001b96:	441a      	add	r2, r3
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	005b      	lsls	r3, r3, #1
 8001b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ba2:	4a4a      	ldr	r2, [pc, #296]	@ (8001ccc <UART_SetConfig+0x1d0>)
 8001ba4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ba8:	095b      	lsrs	r3, r3, #5
 8001baa:	0119      	lsls	r1, r3, #4
 8001bac:	68fa      	ldr	r2, [r7, #12]
 8001bae:	4613      	mov	r3, r2
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	4413      	add	r3, r2
 8001bb4:	009a      	lsls	r2, r3, #2
 8001bb6:	441a      	add	r2, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	005b      	lsls	r3, r3, #1
 8001bbe:	fbb2 f2f3 	udiv	r2, r2, r3
 8001bc2:	4b42      	ldr	r3, [pc, #264]	@ (8001ccc <UART_SetConfig+0x1d0>)
 8001bc4:	fba3 0302 	umull	r0, r3, r3, r2
 8001bc8:	095b      	lsrs	r3, r3, #5
 8001bca:	2064      	movs	r0, #100	@ 0x64
 8001bcc:	fb00 f303 	mul.w	r3, r0, r3
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	00db      	lsls	r3, r3, #3
 8001bd4:	3332      	adds	r3, #50	@ 0x32
 8001bd6:	4a3d      	ldr	r2, [pc, #244]	@ (8001ccc <UART_SetConfig+0x1d0>)
 8001bd8:	fba2 2303 	umull	r2, r3, r2, r3
 8001bdc:	095b      	lsrs	r3, r3, #5
 8001bde:	005b      	lsls	r3, r3, #1
 8001be0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8001be4:	4419      	add	r1, r3
 8001be6:	68fa      	ldr	r2, [r7, #12]
 8001be8:	4613      	mov	r3, r2
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	4413      	add	r3, r2
 8001bee:	009a      	lsls	r2, r3, #2
 8001bf0:	441a      	add	r2, r3
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	005b      	lsls	r3, r3, #1
 8001bf8:	fbb2 f2f3 	udiv	r2, r2, r3
 8001bfc:	4b33      	ldr	r3, [pc, #204]	@ (8001ccc <UART_SetConfig+0x1d0>)
 8001bfe:	fba3 0302 	umull	r0, r3, r3, r2
 8001c02:	095b      	lsrs	r3, r3, #5
 8001c04:	2064      	movs	r0, #100	@ 0x64
 8001c06:	fb00 f303 	mul.w	r3, r0, r3
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	00db      	lsls	r3, r3, #3
 8001c0e:	3332      	adds	r3, #50	@ 0x32
 8001c10:	4a2e      	ldr	r2, [pc, #184]	@ (8001ccc <UART_SetConfig+0x1d0>)
 8001c12:	fba2 2303 	umull	r2, r3, r2, r3
 8001c16:	095b      	lsrs	r3, r3, #5
 8001c18:	f003 0207 	and.w	r2, r3, #7
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	440a      	add	r2, r1
 8001c22:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8001c24:	e04a      	b.n	8001cbc <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001c26:	68fa      	ldr	r2, [r7, #12]
 8001c28:	4613      	mov	r3, r2
 8001c2a:	009b      	lsls	r3, r3, #2
 8001c2c:	4413      	add	r3, r2
 8001c2e:	009a      	lsls	r2, r3, #2
 8001c30:	441a      	add	r2, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c3c:	4a23      	ldr	r2, [pc, #140]	@ (8001ccc <UART_SetConfig+0x1d0>)
 8001c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c42:	095b      	lsrs	r3, r3, #5
 8001c44:	0119      	lsls	r1, r3, #4
 8001c46:	68fa      	ldr	r2, [r7, #12]
 8001c48:	4613      	mov	r3, r2
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	4413      	add	r3, r2
 8001c4e:	009a      	lsls	r2, r3, #2
 8001c50:	441a      	add	r2, r3
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c5c:	4b1b      	ldr	r3, [pc, #108]	@ (8001ccc <UART_SetConfig+0x1d0>)
 8001c5e:	fba3 0302 	umull	r0, r3, r3, r2
 8001c62:	095b      	lsrs	r3, r3, #5
 8001c64:	2064      	movs	r0, #100	@ 0x64
 8001c66:	fb00 f303 	mul.w	r3, r0, r3
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	011b      	lsls	r3, r3, #4
 8001c6e:	3332      	adds	r3, #50	@ 0x32
 8001c70:	4a16      	ldr	r2, [pc, #88]	@ (8001ccc <UART_SetConfig+0x1d0>)
 8001c72:	fba2 2303 	umull	r2, r3, r2, r3
 8001c76:	095b      	lsrs	r3, r3, #5
 8001c78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c7c:	4419      	add	r1, r3
 8001c7e:	68fa      	ldr	r2, [r7, #12]
 8001c80:	4613      	mov	r3, r2
 8001c82:	009b      	lsls	r3, r3, #2
 8001c84:	4413      	add	r3, r2
 8001c86:	009a      	lsls	r2, r3, #2
 8001c88:	441a      	add	r2, r3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c94:	4b0d      	ldr	r3, [pc, #52]	@ (8001ccc <UART_SetConfig+0x1d0>)
 8001c96:	fba3 0302 	umull	r0, r3, r3, r2
 8001c9a:	095b      	lsrs	r3, r3, #5
 8001c9c:	2064      	movs	r0, #100	@ 0x64
 8001c9e:	fb00 f303 	mul.w	r3, r0, r3
 8001ca2:	1ad3      	subs	r3, r2, r3
 8001ca4:	011b      	lsls	r3, r3, #4
 8001ca6:	3332      	adds	r3, #50	@ 0x32
 8001ca8:	4a08      	ldr	r2, [pc, #32]	@ (8001ccc <UART_SetConfig+0x1d0>)
 8001caa:	fba2 2303 	umull	r2, r3, r2, r3
 8001cae:	095b      	lsrs	r3, r3, #5
 8001cb0:	f003 020f 	and.w	r2, r3, #15
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	440a      	add	r2, r1
 8001cba:	609a      	str	r2, [r3, #8]
}
 8001cbc:	bf00      	nop
 8001cbe:	3710      	adds	r7, #16
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	40011000 	.word	0x40011000
 8001cc8:	40011400 	.word	0x40011400
 8001ccc:	51eb851f 	.word	0x51eb851f

08001cd0 <std>:
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	b510      	push	{r4, lr}
 8001cd4:	4604      	mov	r4, r0
 8001cd6:	e9c0 3300 	strd	r3, r3, [r0]
 8001cda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001cde:	6083      	str	r3, [r0, #8]
 8001ce0:	8181      	strh	r1, [r0, #12]
 8001ce2:	6643      	str	r3, [r0, #100]	@ 0x64
 8001ce4:	81c2      	strh	r2, [r0, #14]
 8001ce6:	6183      	str	r3, [r0, #24]
 8001ce8:	4619      	mov	r1, r3
 8001cea:	2208      	movs	r2, #8
 8001cec:	305c      	adds	r0, #92	@ 0x5c
 8001cee:	f000 f906 	bl	8001efe <memset>
 8001cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8001d28 <std+0x58>)
 8001cf4:	6224      	str	r4, [r4, #32]
 8001cf6:	6263      	str	r3, [r4, #36]	@ 0x24
 8001cf8:	4b0c      	ldr	r3, [pc, #48]	@ (8001d2c <std+0x5c>)
 8001cfa:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001cfc:	4b0c      	ldr	r3, [pc, #48]	@ (8001d30 <std+0x60>)
 8001cfe:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001d00:	4b0c      	ldr	r3, [pc, #48]	@ (8001d34 <std+0x64>)
 8001d02:	6323      	str	r3, [r4, #48]	@ 0x30
 8001d04:	4b0c      	ldr	r3, [pc, #48]	@ (8001d38 <std+0x68>)
 8001d06:	429c      	cmp	r4, r3
 8001d08:	d006      	beq.n	8001d18 <std+0x48>
 8001d0a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8001d0e:	4294      	cmp	r4, r2
 8001d10:	d002      	beq.n	8001d18 <std+0x48>
 8001d12:	33d0      	adds	r3, #208	@ 0xd0
 8001d14:	429c      	cmp	r4, r3
 8001d16:	d105      	bne.n	8001d24 <std+0x54>
 8001d18:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8001d1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001d20:	f000 b966 	b.w	8001ff0 <__retarget_lock_init_recursive>
 8001d24:	bd10      	pop	{r4, pc}
 8001d26:	bf00      	nop
 8001d28:	08001e79 	.word	0x08001e79
 8001d2c:	08001e9b 	.word	0x08001e9b
 8001d30:	08001ed3 	.word	0x08001ed3
 8001d34:	08001ef7 	.word	0x08001ef7
 8001d38:	200000d4 	.word	0x200000d4

08001d3c <stdio_exit_handler>:
 8001d3c:	4a02      	ldr	r2, [pc, #8]	@ (8001d48 <stdio_exit_handler+0xc>)
 8001d3e:	4903      	ldr	r1, [pc, #12]	@ (8001d4c <stdio_exit_handler+0x10>)
 8001d40:	4803      	ldr	r0, [pc, #12]	@ (8001d50 <stdio_exit_handler+0x14>)
 8001d42:	f000 b869 	b.w	8001e18 <_fwalk_sglue>
 8001d46:	bf00      	nop
 8001d48:	2000000c 	.word	0x2000000c
 8001d4c:	08002885 	.word	0x08002885
 8001d50:	2000001c 	.word	0x2000001c

08001d54 <cleanup_stdio>:
 8001d54:	6841      	ldr	r1, [r0, #4]
 8001d56:	4b0c      	ldr	r3, [pc, #48]	@ (8001d88 <cleanup_stdio+0x34>)
 8001d58:	b510      	push	{r4, lr}
 8001d5a:	4299      	cmp	r1, r3
 8001d5c:	4604      	mov	r4, r0
 8001d5e:	d001      	beq.n	8001d64 <cleanup_stdio+0x10>
 8001d60:	f000 fd90 	bl	8002884 <_fflush_r>
 8001d64:	68a1      	ldr	r1, [r4, #8]
 8001d66:	4b09      	ldr	r3, [pc, #36]	@ (8001d8c <cleanup_stdio+0x38>)
 8001d68:	4299      	cmp	r1, r3
 8001d6a:	d002      	beq.n	8001d72 <cleanup_stdio+0x1e>
 8001d6c:	4620      	mov	r0, r4
 8001d6e:	f000 fd89 	bl	8002884 <_fflush_r>
 8001d72:	68e1      	ldr	r1, [r4, #12]
 8001d74:	4b06      	ldr	r3, [pc, #24]	@ (8001d90 <cleanup_stdio+0x3c>)
 8001d76:	4299      	cmp	r1, r3
 8001d78:	d004      	beq.n	8001d84 <cleanup_stdio+0x30>
 8001d7a:	4620      	mov	r0, r4
 8001d7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001d80:	f000 bd80 	b.w	8002884 <_fflush_r>
 8001d84:	bd10      	pop	{r4, pc}
 8001d86:	bf00      	nop
 8001d88:	200000d4 	.word	0x200000d4
 8001d8c:	2000013c 	.word	0x2000013c
 8001d90:	200001a4 	.word	0x200001a4

08001d94 <global_stdio_init.part.0>:
 8001d94:	b510      	push	{r4, lr}
 8001d96:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc4 <global_stdio_init.part.0+0x30>)
 8001d98:	4c0b      	ldr	r4, [pc, #44]	@ (8001dc8 <global_stdio_init.part.0+0x34>)
 8001d9a:	4a0c      	ldr	r2, [pc, #48]	@ (8001dcc <global_stdio_init.part.0+0x38>)
 8001d9c:	4620      	mov	r0, r4
 8001d9e:	601a      	str	r2, [r3, #0]
 8001da0:	2104      	movs	r1, #4
 8001da2:	2200      	movs	r2, #0
 8001da4:	f7ff ff94 	bl	8001cd0 <std>
 8001da8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8001dac:	2201      	movs	r2, #1
 8001dae:	2109      	movs	r1, #9
 8001db0:	f7ff ff8e 	bl	8001cd0 <std>
 8001db4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001db8:	2202      	movs	r2, #2
 8001dba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001dbe:	2112      	movs	r1, #18
 8001dc0:	f7ff bf86 	b.w	8001cd0 <std>
 8001dc4:	2000020c 	.word	0x2000020c
 8001dc8:	200000d4 	.word	0x200000d4
 8001dcc:	08001d3d 	.word	0x08001d3d

08001dd0 <__sfp_lock_acquire>:
 8001dd0:	4801      	ldr	r0, [pc, #4]	@ (8001dd8 <__sfp_lock_acquire+0x8>)
 8001dd2:	f000 b90e 	b.w	8001ff2 <__retarget_lock_acquire_recursive>
 8001dd6:	bf00      	nop
 8001dd8:	20000215 	.word	0x20000215

08001ddc <__sfp_lock_release>:
 8001ddc:	4801      	ldr	r0, [pc, #4]	@ (8001de4 <__sfp_lock_release+0x8>)
 8001dde:	f000 b909 	b.w	8001ff4 <__retarget_lock_release_recursive>
 8001de2:	bf00      	nop
 8001de4:	20000215 	.word	0x20000215

08001de8 <__sinit>:
 8001de8:	b510      	push	{r4, lr}
 8001dea:	4604      	mov	r4, r0
 8001dec:	f7ff fff0 	bl	8001dd0 <__sfp_lock_acquire>
 8001df0:	6a23      	ldr	r3, [r4, #32]
 8001df2:	b11b      	cbz	r3, 8001dfc <__sinit+0x14>
 8001df4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001df8:	f7ff bff0 	b.w	8001ddc <__sfp_lock_release>
 8001dfc:	4b04      	ldr	r3, [pc, #16]	@ (8001e10 <__sinit+0x28>)
 8001dfe:	6223      	str	r3, [r4, #32]
 8001e00:	4b04      	ldr	r3, [pc, #16]	@ (8001e14 <__sinit+0x2c>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d1f5      	bne.n	8001df4 <__sinit+0xc>
 8001e08:	f7ff ffc4 	bl	8001d94 <global_stdio_init.part.0>
 8001e0c:	e7f2      	b.n	8001df4 <__sinit+0xc>
 8001e0e:	bf00      	nop
 8001e10:	08001d55 	.word	0x08001d55
 8001e14:	2000020c 	.word	0x2000020c

08001e18 <_fwalk_sglue>:
 8001e18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001e1c:	4607      	mov	r7, r0
 8001e1e:	4688      	mov	r8, r1
 8001e20:	4614      	mov	r4, r2
 8001e22:	2600      	movs	r6, #0
 8001e24:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001e28:	f1b9 0901 	subs.w	r9, r9, #1
 8001e2c:	d505      	bpl.n	8001e3a <_fwalk_sglue+0x22>
 8001e2e:	6824      	ldr	r4, [r4, #0]
 8001e30:	2c00      	cmp	r4, #0
 8001e32:	d1f7      	bne.n	8001e24 <_fwalk_sglue+0xc>
 8001e34:	4630      	mov	r0, r6
 8001e36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001e3a:	89ab      	ldrh	r3, [r5, #12]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d907      	bls.n	8001e50 <_fwalk_sglue+0x38>
 8001e40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001e44:	3301      	adds	r3, #1
 8001e46:	d003      	beq.n	8001e50 <_fwalk_sglue+0x38>
 8001e48:	4629      	mov	r1, r5
 8001e4a:	4638      	mov	r0, r7
 8001e4c:	47c0      	blx	r8
 8001e4e:	4306      	orrs	r6, r0
 8001e50:	3568      	adds	r5, #104	@ 0x68
 8001e52:	e7e9      	b.n	8001e28 <_fwalk_sglue+0x10>

08001e54 <iprintf>:
 8001e54:	b40f      	push	{r0, r1, r2, r3}
 8001e56:	b507      	push	{r0, r1, r2, lr}
 8001e58:	4906      	ldr	r1, [pc, #24]	@ (8001e74 <iprintf+0x20>)
 8001e5a:	ab04      	add	r3, sp, #16
 8001e5c:	6808      	ldr	r0, [r1, #0]
 8001e5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8001e62:	6881      	ldr	r1, [r0, #8]
 8001e64:	9301      	str	r3, [sp, #4]
 8001e66:	f000 f9e5 	bl	8002234 <_vfiprintf_r>
 8001e6a:	b003      	add	sp, #12
 8001e6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8001e70:	b004      	add	sp, #16
 8001e72:	4770      	bx	lr
 8001e74:	20000018 	.word	0x20000018

08001e78 <__sread>:
 8001e78:	b510      	push	{r4, lr}
 8001e7a:	460c      	mov	r4, r1
 8001e7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001e80:	f000 f868 	bl	8001f54 <_read_r>
 8001e84:	2800      	cmp	r0, #0
 8001e86:	bfab      	itete	ge
 8001e88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8001e8a:	89a3      	ldrhlt	r3, [r4, #12]
 8001e8c:	181b      	addge	r3, r3, r0
 8001e8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8001e92:	bfac      	ite	ge
 8001e94:	6563      	strge	r3, [r4, #84]	@ 0x54
 8001e96:	81a3      	strhlt	r3, [r4, #12]
 8001e98:	bd10      	pop	{r4, pc}

08001e9a <__swrite>:
 8001e9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e9e:	461f      	mov	r7, r3
 8001ea0:	898b      	ldrh	r3, [r1, #12]
 8001ea2:	4605      	mov	r5, r0
 8001ea4:	05db      	lsls	r3, r3, #23
 8001ea6:	460c      	mov	r4, r1
 8001ea8:	4616      	mov	r6, r2
 8001eaa:	d505      	bpl.n	8001eb8 <__swrite+0x1e>
 8001eac:	2302      	movs	r3, #2
 8001eae:	2200      	movs	r2, #0
 8001eb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001eb4:	f000 f83c 	bl	8001f30 <_lseek_r>
 8001eb8:	89a3      	ldrh	r3, [r4, #12]
 8001eba:	4632      	mov	r2, r6
 8001ebc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001ec0:	81a3      	strh	r3, [r4, #12]
 8001ec2:	4628      	mov	r0, r5
 8001ec4:	463b      	mov	r3, r7
 8001ec6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001eca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001ece:	f000 b853 	b.w	8001f78 <_write_r>

08001ed2 <__sseek>:
 8001ed2:	b510      	push	{r4, lr}
 8001ed4:	460c      	mov	r4, r1
 8001ed6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001eda:	f000 f829 	bl	8001f30 <_lseek_r>
 8001ede:	1c43      	adds	r3, r0, #1
 8001ee0:	89a3      	ldrh	r3, [r4, #12]
 8001ee2:	bf15      	itete	ne
 8001ee4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8001ee6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001eea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8001eee:	81a3      	strheq	r3, [r4, #12]
 8001ef0:	bf18      	it	ne
 8001ef2:	81a3      	strhne	r3, [r4, #12]
 8001ef4:	bd10      	pop	{r4, pc}

08001ef6 <__sclose>:
 8001ef6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001efa:	f000 b809 	b.w	8001f10 <_close_r>

08001efe <memset>:
 8001efe:	4603      	mov	r3, r0
 8001f00:	4402      	add	r2, r0
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d100      	bne.n	8001f08 <memset+0xa>
 8001f06:	4770      	bx	lr
 8001f08:	f803 1b01 	strb.w	r1, [r3], #1
 8001f0c:	e7f9      	b.n	8001f02 <memset+0x4>
	...

08001f10 <_close_r>:
 8001f10:	b538      	push	{r3, r4, r5, lr}
 8001f12:	2300      	movs	r3, #0
 8001f14:	4d05      	ldr	r5, [pc, #20]	@ (8001f2c <_close_r+0x1c>)
 8001f16:	4604      	mov	r4, r0
 8001f18:	4608      	mov	r0, r1
 8001f1a:	602b      	str	r3, [r5, #0]
 8001f1c:	f7fe fc59 	bl	80007d2 <_close>
 8001f20:	1c43      	adds	r3, r0, #1
 8001f22:	d102      	bne.n	8001f2a <_close_r+0x1a>
 8001f24:	682b      	ldr	r3, [r5, #0]
 8001f26:	b103      	cbz	r3, 8001f2a <_close_r+0x1a>
 8001f28:	6023      	str	r3, [r4, #0]
 8001f2a:	bd38      	pop	{r3, r4, r5, pc}
 8001f2c:	20000210 	.word	0x20000210

08001f30 <_lseek_r>:
 8001f30:	b538      	push	{r3, r4, r5, lr}
 8001f32:	4604      	mov	r4, r0
 8001f34:	4608      	mov	r0, r1
 8001f36:	4611      	mov	r1, r2
 8001f38:	2200      	movs	r2, #0
 8001f3a:	4d05      	ldr	r5, [pc, #20]	@ (8001f50 <_lseek_r+0x20>)
 8001f3c:	602a      	str	r2, [r5, #0]
 8001f3e:	461a      	mov	r2, r3
 8001f40:	f7fe fc6b 	bl	800081a <_lseek>
 8001f44:	1c43      	adds	r3, r0, #1
 8001f46:	d102      	bne.n	8001f4e <_lseek_r+0x1e>
 8001f48:	682b      	ldr	r3, [r5, #0]
 8001f4a:	b103      	cbz	r3, 8001f4e <_lseek_r+0x1e>
 8001f4c:	6023      	str	r3, [r4, #0]
 8001f4e:	bd38      	pop	{r3, r4, r5, pc}
 8001f50:	20000210 	.word	0x20000210

08001f54 <_read_r>:
 8001f54:	b538      	push	{r3, r4, r5, lr}
 8001f56:	4604      	mov	r4, r0
 8001f58:	4608      	mov	r0, r1
 8001f5a:	4611      	mov	r1, r2
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	4d05      	ldr	r5, [pc, #20]	@ (8001f74 <_read_r+0x20>)
 8001f60:	602a      	str	r2, [r5, #0]
 8001f62:	461a      	mov	r2, r3
 8001f64:	f7fe fc18 	bl	8000798 <_read>
 8001f68:	1c43      	adds	r3, r0, #1
 8001f6a:	d102      	bne.n	8001f72 <_read_r+0x1e>
 8001f6c:	682b      	ldr	r3, [r5, #0]
 8001f6e:	b103      	cbz	r3, 8001f72 <_read_r+0x1e>
 8001f70:	6023      	str	r3, [r4, #0]
 8001f72:	bd38      	pop	{r3, r4, r5, pc}
 8001f74:	20000210 	.word	0x20000210

08001f78 <_write_r>:
 8001f78:	b538      	push	{r3, r4, r5, lr}
 8001f7a:	4604      	mov	r4, r0
 8001f7c:	4608      	mov	r0, r1
 8001f7e:	4611      	mov	r1, r2
 8001f80:	2200      	movs	r2, #0
 8001f82:	4d05      	ldr	r5, [pc, #20]	@ (8001f98 <_write_r+0x20>)
 8001f84:	602a      	str	r2, [r5, #0]
 8001f86:	461a      	mov	r2, r3
 8001f88:	f7fe fb50 	bl	800062c <_write>
 8001f8c:	1c43      	adds	r3, r0, #1
 8001f8e:	d102      	bne.n	8001f96 <_write_r+0x1e>
 8001f90:	682b      	ldr	r3, [r5, #0]
 8001f92:	b103      	cbz	r3, 8001f96 <_write_r+0x1e>
 8001f94:	6023      	str	r3, [r4, #0]
 8001f96:	bd38      	pop	{r3, r4, r5, pc}
 8001f98:	20000210 	.word	0x20000210

08001f9c <__errno>:
 8001f9c:	4b01      	ldr	r3, [pc, #4]	@ (8001fa4 <__errno+0x8>)
 8001f9e:	6818      	ldr	r0, [r3, #0]
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	20000018 	.word	0x20000018

08001fa8 <__libc_init_array>:
 8001fa8:	b570      	push	{r4, r5, r6, lr}
 8001faa:	2600      	movs	r6, #0
 8001fac:	4d0c      	ldr	r5, [pc, #48]	@ (8001fe0 <__libc_init_array+0x38>)
 8001fae:	4c0d      	ldr	r4, [pc, #52]	@ (8001fe4 <__libc_init_array+0x3c>)
 8001fb0:	1b64      	subs	r4, r4, r5
 8001fb2:	10a4      	asrs	r4, r4, #2
 8001fb4:	42a6      	cmp	r6, r4
 8001fb6:	d109      	bne.n	8001fcc <__libc_init_array+0x24>
 8001fb8:	f000 fdc2 	bl	8002b40 <_init>
 8001fbc:	2600      	movs	r6, #0
 8001fbe:	4d0a      	ldr	r5, [pc, #40]	@ (8001fe8 <__libc_init_array+0x40>)
 8001fc0:	4c0a      	ldr	r4, [pc, #40]	@ (8001fec <__libc_init_array+0x44>)
 8001fc2:	1b64      	subs	r4, r4, r5
 8001fc4:	10a4      	asrs	r4, r4, #2
 8001fc6:	42a6      	cmp	r6, r4
 8001fc8:	d105      	bne.n	8001fd6 <__libc_init_array+0x2e>
 8001fca:	bd70      	pop	{r4, r5, r6, pc}
 8001fcc:	f855 3b04 	ldr.w	r3, [r5], #4
 8001fd0:	4798      	blx	r3
 8001fd2:	3601      	adds	r6, #1
 8001fd4:	e7ee      	b.n	8001fb4 <__libc_init_array+0xc>
 8001fd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8001fda:	4798      	blx	r3
 8001fdc:	3601      	adds	r6, #1
 8001fde:	e7f2      	b.n	8001fc6 <__libc_init_array+0x1e>
 8001fe0:	08002bbc 	.word	0x08002bbc
 8001fe4:	08002bbc 	.word	0x08002bbc
 8001fe8:	08002bbc 	.word	0x08002bbc
 8001fec:	08002bc0 	.word	0x08002bc0

08001ff0 <__retarget_lock_init_recursive>:
 8001ff0:	4770      	bx	lr

08001ff2 <__retarget_lock_acquire_recursive>:
 8001ff2:	4770      	bx	lr

08001ff4 <__retarget_lock_release_recursive>:
 8001ff4:	4770      	bx	lr
	...

08001ff8 <_free_r>:
 8001ff8:	b538      	push	{r3, r4, r5, lr}
 8001ffa:	4605      	mov	r5, r0
 8001ffc:	2900      	cmp	r1, #0
 8001ffe:	d040      	beq.n	8002082 <_free_r+0x8a>
 8002000:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002004:	1f0c      	subs	r4, r1, #4
 8002006:	2b00      	cmp	r3, #0
 8002008:	bfb8      	it	lt
 800200a:	18e4      	addlt	r4, r4, r3
 800200c:	f000 f8de 	bl	80021cc <__malloc_lock>
 8002010:	4a1c      	ldr	r2, [pc, #112]	@ (8002084 <_free_r+0x8c>)
 8002012:	6813      	ldr	r3, [r2, #0]
 8002014:	b933      	cbnz	r3, 8002024 <_free_r+0x2c>
 8002016:	6063      	str	r3, [r4, #4]
 8002018:	6014      	str	r4, [r2, #0]
 800201a:	4628      	mov	r0, r5
 800201c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002020:	f000 b8da 	b.w	80021d8 <__malloc_unlock>
 8002024:	42a3      	cmp	r3, r4
 8002026:	d908      	bls.n	800203a <_free_r+0x42>
 8002028:	6820      	ldr	r0, [r4, #0]
 800202a:	1821      	adds	r1, r4, r0
 800202c:	428b      	cmp	r3, r1
 800202e:	bf01      	itttt	eq
 8002030:	6819      	ldreq	r1, [r3, #0]
 8002032:	685b      	ldreq	r3, [r3, #4]
 8002034:	1809      	addeq	r1, r1, r0
 8002036:	6021      	streq	r1, [r4, #0]
 8002038:	e7ed      	b.n	8002016 <_free_r+0x1e>
 800203a:	461a      	mov	r2, r3
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	b10b      	cbz	r3, 8002044 <_free_r+0x4c>
 8002040:	42a3      	cmp	r3, r4
 8002042:	d9fa      	bls.n	800203a <_free_r+0x42>
 8002044:	6811      	ldr	r1, [r2, #0]
 8002046:	1850      	adds	r0, r2, r1
 8002048:	42a0      	cmp	r0, r4
 800204a:	d10b      	bne.n	8002064 <_free_r+0x6c>
 800204c:	6820      	ldr	r0, [r4, #0]
 800204e:	4401      	add	r1, r0
 8002050:	1850      	adds	r0, r2, r1
 8002052:	4283      	cmp	r3, r0
 8002054:	6011      	str	r1, [r2, #0]
 8002056:	d1e0      	bne.n	800201a <_free_r+0x22>
 8002058:	6818      	ldr	r0, [r3, #0]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	4408      	add	r0, r1
 800205e:	6010      	str	r0, [r2, #0]
 8002060:	6053      	str	r3, [r2, #4]
 8002062:	e7da      	b.n	800201a <_free_r+0x22>
 8002064:	d902      	bls.n	800206c <_free_r+0x74>
 8002066:	230c      	movs	r3, #12
 8002068:	602b      	str	r3, [r5, #0]
 800206a:	e7d6      	b.n	800201a <_free_r+0x22>
 800206c:	6820      	ldr	r0, [r4, #0]
 800206e:	1821      	adds	r1, r4, r0
 8002070:	428b      	cmp	r3, r1
 8002072:	bf01      	itttt	eq
 8002074:	6819      	ldreq	r1, [r3, #0]
 8002076:	685b      	ldreq	r3, [r3, #4]
 8002078:	1809      	addeq	r1, r1, r0
 800207a:	6021      	streq	r1, [r4, #0]
 800207c:	6063      	str	r3, [r4, #4]
 800207e:	6054      	str	r4, [r2, #4]
 8002080:	e7cb      	b.n	800201a <_free_r+0x22>
 8002082:	bd38      	pop	{r3, r4, r5, pc}
 8002084:	2000021c 	.word	0x2000021c

08002088 <sbrk_aligned>:
 8002088:	b570      	push	{r4, r5, r6, lr}
 800208a:	4e0f      	ldr	r6, [pc, #60]	@ (80020c8 <sbrk_aligned+0x40>)
 800208c:	460c      	mov	r4, r1
 800208e:	6831      	ldr	r1, [r6, #0]
 8002090:	4605      	mov	r5, r0
 8002092:	b911      	cbnz	r1, 800209a <sbrk_aligned+0x12>
 8002094:	f000 fcb2 	bl	80029fc <_sbrk_r>
 8002098:	6030      	str	r0, [r6, #0]
 800209a:	4621      	mov	r1, r4
 800209c:	4628      	mov	r0, r5
 800209e:	f000 fcad 	bl	80029fc <_sbrk_r>
 80020a2:	1c43      	adds	r3, r0, #1
 80020a4:	d103      	bne.n	80020ae <sbrk_aligned+0x26>
 80020a6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80020aa:	4620      	mov	r0, r4
 80020ac:	bd70      	pop	{r4, r5, r6, pc}
 80020ae:	1cc4      	adds	r4, r0, #3
 80020b0:	f024 0403 	bic.w	r4, r4, #3
 80020b4:	42a0      	cmp	r0, r4
 80020b6:	d0f8      	beq.n	80020aa <sbrk_aligned+0x22>
 80020b8:	1a21      	subs	r1, r4, r0
 80020ba:	4628      	mov	r0, r5
 80020bc:	f000 fc9e 	bl	80029fc <_sbrk_r>
 80020c0:	3001      	adds	r0, #1
 80020c2:	d1f2      	bne.n	80020aa <sbrk_aligned+0x22>
 80020c4:	e7ef      	b.n	80020a6 <sbrk_aligned+0x1e>
 80020c6:	bf00      	nop
 80020c8:	20000218 	.word	0x20000218

080020cc <_malloc_r>:
 80020cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80020d0:	1ccd      	adds	r5, r1, #3
 80020d2:	f025 0503 	bic.w	r5, r5, #3
 80020d6:	3508      	adds	r5, #8
 80020d8:	2d0c      	cmp	r5, #12
 80020da:	bf38      	it	cc
 80020dc:	250c      	movcc	r5, #12
 80020de:	2d00      	cmp	r5, #0
 80020e0:	4606      	mov	r6, r0
 80020e2:	db01      	blt.n	80020e8 <_malloc_r+0x1c>
 80020e4:	42a9      	cmp	r1, r5
 80020e6:	d904      	bls.n	80020f2 <_malloc_r+0x26>
 80020e8:	230c      	movs	r3, #12
 80020ea:	6033      	str	r3, [r6, #0]
 80020ec:	2000      	movs	r0, #0
 80020ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80020f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80021c8 <_malloc_r+0xfc>
 80020f6:	f000 f869 	bl	80021cc <__malloc_lock>
 80020fa:	f8d8 3000 	ldr.w	r3, [r8]
 80020fe:	461c      	mov	r4, r3
 8002100:	bb44      	cbnz	r4, 8002154 <_malloc_r+0x88>
 8002102:	4629      	mov	r1, r5
 8002104:	4630      	mov	r0, r6
 8002106:	f7ff ffbf 	bl	8002088 <sbrk_aligned>
 800210a:	1c43      	adds	r3, r0, #1
 800210c:	4604      	mov	r4, r0
 800210e:	d158      	bne.n	80021c2 <_malloc_r+0xf6>
 8002110:	f8d8 4000 	ldr.w	r4, [r8]
 8002114:	4627      	mov	r7, r4
 8002116:	2f00      	cmp	r7, #0
 8002118:	d143      	bne.n	80021a2 <_malloc_r+0xd6>
 800211a:	2c00      	cmp	r4, #0
 800211c:	d04b      	beq.n	80021b6 <_malloc_r+0xea>
 800211e:	6823      	ldr	r3, [r4, #0]
 8002120:	4639      	mov	r1, r7
 8002122:	4630      	mov	r0, r6
 8002124:	eb04 0903 	add.w	r9, r4, r3
 8002128:	f000 fc68 	bl	80029fc <_sbrk_r>
 800212c:	4581      	cmp	r9, r0
 800212e:	d142      	bne.n	80021b6 <_malloc_r+0xea>
 8002130:	6821      	ldr	r1, [r4, #0]
 8002132:	4630      	mov	r0, r6
 8002134:	1a6d      	subs	r5, r5, r1
 8002136:	4629      	mov	r1, r5
 8002138:	f7ff ffa6 	bl	8002088 <sbrk_aligned>
 800213c:	3001      	adds	r0, #1
 800213e:	d03a      	beq.n	80021b6 <_malloc_r+0xea>
 8002140:	6823      	ldr	r3, [r4, #0]
 8002142:	442b      	add	r3, r5
 8002144:	6023      	str	r3, [r4, #0]
 8002146:	f8d8 3000 	ldr.w	r3, [r8]
 800214a:	685a      	ldr	r2, [r3, #4]
 800214c:	bb62      	cbnz	r2, 80021a8 <_malloc_r+0xdc>
 800214e:	f8c8 7000 	str.w	r7, [r8]
 8002152:	e00f      	b.n	8002174 <_malloc_r+0xa8>
 8002154:	6822      	ldr	r2, [r4, #0]
 8002156:	1b52      	subs	r2, r2, r5
 8002158:	d420      	bmi.n	800219c <_malloc_r+0xd0>
 800215a:	2a0b      	cmp	r2, #11
 800215c:	d917      	bls.n	800218e <_malloc_r+0xc2>
 800215e:	1961      	adds	r1, r4, r5
 8002160:	42a3      	cmp	r3, r4
 8002162:	6025      	str	r5, [r4, #0]
 8002164:	bf18      	it	ne
 8002166:	6059      	strne	r1, [r3, #4]
 8002168:	6863      	ldr	r3, [r4, #4]
 800216a:	bf08      	it	eq
 800216c:	f8c8 1000 	streq.w	r1, [r8]
 8002170:	5162      	str	r2, [r4, r5]
 8002172:	604b      	str	r3, [r1, #4]
 8002174:	4630      	mov	r0, r6
 8002176:	f000 f82f 	bl	80021d8 <__malloc_unlock>
 800217a:	f104 000b 	add.w	r0, r4, #11
 800217e:	1d23      	adds	r3, r4, #4
 8002180:	f020 0007 	bic.w	r0, r0, #7
 8002184:	1ac2      	subs	r2, r0, r3
 8002186:	bf1c      	itt	ne
 8002188:	1a1b      	subne	r3, r3, r0
 800218a:	50a3      	strne	r3, [r4, r2]
 800218c:	e7af      	b.n	80020ee <_malloc_r+0x22>
 800218e:	6862      	ldr	r2, [r4, #4]
 8002190:	42a3      	cmp	r3, r4
 8002192:	bf0c      	ite	eq
 8002194:	f8c8 2000 	streq.w	r2, [r8]
 8002198:	605a      	strne	r2, [r3, #4]
 800219a:	e7eb      	b.n	8002174 <_malloc_r+0xa8>
 800219c:	4623      	mov	r3, r4
 800219e:	6864      	ldr	r4, [r4, #4]
 80021a0:	e7ae      	b.n	8002100 <_malloc_r+0x34>
 80021a2:	463c      	mov	r4, r7
 80021a4:	687f      	ldr	r7, [r7, #4]
 80021a6:	e7b6      	b.n	8002116 <_malloc_r+0x4a>
 80021a8:	461a      	mov	r2, r3
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	42a3      	cmp	r3, r4
 80021ae:	d1fb      	bne.n	80021a8 <_malloc_r+0xdc>
 80021b0:	2300      	movs	r3, #0
 80021b2:	6053      	str	r3, [r2, #4]
 80021b4:	e7de      	b.n	8002174 <_malloc_r+0xa8>
 80021b6:	230c      	movs	r3, #12
 80021b8:	4630      	mov	r0, r6
 80021ba:	6033      	str	r3, [r6, #0]
 80021bc:	f000 f80c 	bl	80021d8 <__malloc_unlock>
 80021c0:	e794      	b.n	80020ec <_malloc_r+0x20>
 80021c2:	6005      	str	r5, [r0, #0]
 80021c4:	e7d6      	b.n	8002174 <_malloc_r+0xa8>
 80021c6:	bf00      	nop
 80021c8:	2000021c 	.word	0x2000021c

080021cc <__malloc_lock>:
 80021cc:	4801      	ldr	r0, [pc, #4]	@ (80021d4 <__malloc_lock+0x8>)
 80021ce:	f7ff bf10 	b.w	8001ff2 <__retarget_lock_acquire_recursive>
 80021d2:	bf00      	nop
 80021d4:	20000214 	.word	0x20000214

080021d8 <__malloc_unlock>:
 80021d8:	4801      	ldr	r0, [pc, #4]	@ (80021e0 <__malloc_unlock+0x8>)
 80021da:	f7ff bf0b 	b.w	8001ff4 <__retarget_lock_release_recursive>
 80021de:	bf00      	nop
 80021e0:	20000214 	.word	0x20000214

080021e4 <__sfputc_r>:
 80021e4:	6893      	ldr	r3, [r2, #8]
 80021e6:	b410      	push	{r4}
 80021e8:	3b01      	subs	r3, #1
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	6093      	str	r3, [r2, #8]
 80021ee:	da07      	bge.n	8002200 <__sfputc_r+0x1c>
 80021f0:	6994      	ldr	r4, [r2, #24]
 80021f2:	42a3      	cmp	r3, r4
 80021f4:	db01      	blt.n	80021fa <__sfputc_r+0x16>
 80021f6:	290a      	cmp	r1, #10
 80021f8:	d102      	bne.n	8002200 <__sfputc_r+0x1c>
 80021fa:	bc10      	pop	{r4}
 80021fc:	f000 bb6a 	b.w	80028d4 <__swbuf_r>
 8002200:	6813      	ldr	r3, [r2, #0]
 8002202:	1c58      	adds	r0, r3, #1
 8002204:	6010      	str	r0, [r2, #0]
 8002206:	7019      	strb	r1, [r3, #0]
 8002208:	4608      	mov	r0, r1
 800220a:	bc10      	pop	{r4}
 800220c:	4770      	bx	lr

0800220e <__sfputs_r>:
 800220e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002210:	4606      	mov	r6, r0
 8002212:	460f      	mov	r7, r1
 8002214:	4614      	mov	r4, r2
 8002216:	18d5      	adds	r5, r2, r3
 8002218:	42ac      	cmp	r4, r5
 800221a:	d101      	bne.n	8002220 <__sfputs_r+0x12>
 800221c:	2000      	movs	r0, #0
 800221e:	e007      	b.n	8002230 <__sfputs_r+0x22>
 8002220:	463a      	mov	r2, r7
 8002222:	4630      	mov	r0, r6
 8002224:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002228:	f7ff ffdc 	bl	80021e4 <__sfputc_r>
 800222c:	1c43      	adds	r3, r0, #1
 800222e:	d1f3      	bne.n	8002218 <__sfputs_r+0xa>
 8002230:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002234 <_vfiprintf_r>:
 8002234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002238:	460d      	mov	r5, r1
 800223a:	4614      	mov	r4, r2
 800223c:	4698      	mov	r8, r3
 800223e:	4606      	mov	r6, r0
 8002240:	b09d      	sub	sp, #116	@ 0x74
 8002242:	b118      	cbz	r0, 800224c <_vfiprintf_r+0x18>
 8002244:	6a03      	ldr	r3, [r0, #32]
 8002246:	b90b      	cbnz	r3, 800224c <_vfiprintf_r+0x18>
 8002248:	f7ff fdce 	bl	8001de8 <__sinit>
 800224c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800224e:	07d9      	lsls	r1, r3, #31
 8002250:	d405      	bmi.n	800225e <_vfiprintf_r+0x2a>
 8002252:	89ab      	ldrh	r3, [r5, #12]
 8002254:	059a      	lsls	r2, r3, #22
 8002256:	d402      	bmi.n	800225e <_vfiprintf_r+0x2a>
 8002258:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800225a:	f7ff feca 	bl	8001ff2 <__retarget_lock_acquire_recursive>
 800225e:	89ab      	ldrh	r3, [r5, #12]
 8002260:	071b      	lsls	r3, r3, #28
 8002262:	d501      	bpl.n	8002268 <_vfiprintf_r+0x34>
 8002264:	692b      	ldr	r3, [r5, #16]
 8002266:	b99b      	cbnz	r3, 8002290 <_vfiprintf_r+0x5c>
 8002268:	4629      	mov	r1, r5
 800226a:	4630      	mov	r0, r6
 800226c:	f000 fb70 	bl	8002950 <__swsetup_r>
 8002270:	b170      	cbz	r0, 8002290 <_vfiprintf_r+0x5c>
 8002272:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002274:	07dc      	lsls	r4, r3, #31
 8002276:	d504      	bpl.n	8002282 <_vfiprintf_r+0x4e>
 8002278:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800227c:	b01d      	add	sp, #116	@ 0x74
 800227e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002282:	89ab      	ldrh	r3, [r5, #12]
 8002284:	0598      	lsls	r0, r3, #22
 8002286:	d4f7      	bmi.n	8002278 <_vfiprintf_r+0x44>
 8002288:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800228a:	f7ff feb3 	bl	8001ff4 <__retarget_lock_release_recursive>
 800228e:	e7f3      	b.n	8002278 <_vfiprintf_r+0x44>
 8002290:	2300      	movs	r3, #0
 8002292:	9309      	str	r3, [sp, #36]	@ 0x24
 8002294:	2320      	movs	r3, #32
 8002296:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800229a:	2330      	movs	r3, #48	@ 0x30
 800229c:	f04f 0901 	mov.w	r9, #1
 80022a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80022a4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8002450 <_vfiprintf_r+0x21c>
 80022a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80022ac:	4623      	mov	r3, r4
 80022ae:	469a      	mov	sl, r3
 80022b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80022b4:	b10a      	cbz	r2, 80022ba <_vfiprintf_r+0x86>
 80022b6:	2a25      	cmp	r2, #37	@ 0x25
 80022b8:	d1f9      	bne.n	80022ae <_vfiprintf_r+0x7a>
 80022ba:	ebba 0b04 	subs.w	fp, sl, r4
 80022be:	d00b      	beq.n	80022d8 <_vfiprintf_r+0xa4>
 80022c0:	465b      	mov	r3, fp
 80022c2:	4622      	mov	r2, r4
 80022c4:	4629      	mov	r1, r5
 80022c6:	4630      	mov	r0, r6
 80022c8:	f7ff ffa1 	bl	800220e <__sfputs_r>
 80022cc:	3001      	adds	r0, #1
 80022ce:	f000 80a7 	beq.w	8002420 <_vfiprintf_r+0x1ec>
 80022d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80022d4:	445a      	add	r2, fp
 80022d6:	9209      	str	r2, [sp, #36]	@ 0x24
 80022d8:	f89a 3000 	ldrb.w	r3, [sl]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	f000 809f 	beq.w	8002420 <_vfiprintf_r+0x1ec>
 80022e2:	2300      	movs	r3, #0
 80022e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80022e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80022ec:	f10a 0a01 	add.w	sl, sl, #1
 80022f0:	9304      	str	r3, [sp, #16]
 80022f2:	9307      	str	r3, [sp, #28]
 80022f4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80022f8:	931a      	str	r3, [sp, #104]	@ 0x68
 80022fa:	4654      	mov	r4, sl
 80022fc:	2205      	movs	r2, #5
 80022fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002302:	4853      	ldr	r0, [pc, #332]	@ (8002450 <_vfiprintf_r+0x21c>)
 8002304:	f000 fb8a 	bl	8002a1c <memchr>
 8002308:	9a04      	ldr	r2, [sp, #16]
 800230a:	b9d8      	cbnz	r0, 8002344 <_vfiprintf_r+0x110>
 800230c:	06d1      	lsls	r1, r2, #27
 800230e:	bf44      	itt	mi
 8002310:	2320      	movmi	r3, #32
 8002312:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002316:	0713      	lsls	r3, r2, #28
 8002318:	bf44      	itt	mi
 800231a:	232b      	movmi	r3, #43	@ 0x2b
 800231c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002320:	f89a 3000 	ldrb.w	r3, [sl]
 8002324:	2b2a      	cmp	r3, #42	@ 0x2a
 8002326:	d015      	beq.n	8002354 <_vfiprintf_r+0x120>
 8002328:	4654      	mov	r4, sl
 800232a:	2000      	movs	r0, #0
 800232c:	f04f 0c0a 	mov.w	ip, #10
 8002330:	9a07      	ldr	r2, [sp, #28]
 8002332:	4621      	mov	r1, r4
 8002334:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002338:	3b30      	subs	r3, #48	@ 0x30
 800233a:	2b09      	cmp	r3, #9
 800233c:	d94b      	bls.n	80023d6 <_vfiprintf_r+0x1a2>
 800233e:	b1b0      	cbz	r0, 800236e <_vfiprintf_r+0x13a>
 8002340:	9207      	str	r2, [sp, #28]
 8002342:	e014      	b.n	800236e <_vfiprintf_r+0x13a>
 8002344:	eba0 0308 	sub.w	r3, r0, r8
 8002348:	fa09 f303 	lsl.w	r3, r9, r3
 800234c:	4313      	orrs	r3, r2
 800234e:	46a2      	mov	sl, r4
 8002350:	9304      	str	r3, [sp, #16]
 8002352:	e7d2      	b.n	80022fa <_vfiprintf_r+0xc6>
 8002354:	9b03      	ldr	r3, [sp, #12]
 8002356:	1d19      	adds	r1, r3, #4
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	9103      	str	r1, [sp, #12]
 800235c:	2b00      	cmp	r3, #0
 800235e:	bfbb      	ittet	lt
 8002360:	425b      	neglt	r3, r3
 8002362:	f042 0202 	orrlt.w	r2, r2, #2
 8002366:	9307      	strge	r3, [sp, #28]
 8002368:	9307      	strlt	r3, [sp, #28]
 800236a:	bfb8      	it	lt
 800236c:	9204      	strlt	r2, [sp, #16]
 800236e:	7823      	ldrb	r3, [r4, #0]
 8002370:	2b2e      	cmp	r3, #46	@ 0x2e
 8002372:	d10a      	bne.n	800238a <_vfiprintf_r+0x156>
 8002374:	7863      	ldrb	r3, [r4, #1]
 8002376:	2b2a      	cmp	r3, #42	@ 0x2a
 8002378:	d132      	bne.n	80023e0 <_vfiprintf_r+0x1ac>
 800237a:	9b03      	ldr	r3, [sp, #12]
 800237c:	3402      	adds	r4, #2
 800237e:	1d1a      	adds	r2, r3, #4
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	9203      	str	r2, [sp, #12]
 8002384:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002388:	9305      	str	r3, [sp, #20]
 800238a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8002454 <_vfiprintf_r+0x220>
 800238e:	2203      	movs	r2, #3
 8002390:	4650      	mov	r0, sl
 8002392:	7821      	ldrb	r1, [r4, #0]
 8002394:	f000 fb42 	bl	8002a1c <memchr>
 8002398:	b138      	cbz	r0, 80023aa <_vfiprintf_r+0x176>
 800239a:	2240      	movs	r2, #64	@ 0x40
 800239c:	9b04      	ldr	r3, [sp, #16]
 800239e:	eba0 000a 	sub.w	r0, r0, sl
 80023a2:	4082      	lsls	r2, r0
 80023a4:	4313      	orrs	r3, r2
 80023a6:	3401      	adds	r4, #1
 80023a8:	9304      	str	r3, [sp, #16]
 80023aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80023ae:	2206      	movs	r2, #6
 80023b0:	4829      	ldr	r0, [pc, #164]	@ (8002458 <_vfiprintf_r+0x224>)
 80023b2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80023b6:	f000 fb31 	bl	8002a1c <memchr>
 80023ba:	2800      	cmp	r0, #0
 80023bc:	d03f      	beq.n	800243e <_vfiprintf_r+0x20a>
 80023be:	4b27      	ldr	r3, [pc, #156]	@ (800245c <_vfiprintf_r+0x228>)
 80023c0:	bb1b      	cbnz	r3, 800240a <_vfiprintf_r+0x1d6>
 80023c2:	9b03      	ldr	r3, [sp, #12]
 80023c4:	3307      	adds	r3, #7
 80023c6:	f023 0307 	bic.w	r3, r3, #7
 80023ca:	3308      	adds	r3, #8
 80023cc:	9303      	str	r3, [sp, #12]
 80023ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80023d0:	443b      	add	r3, r7
 80023d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80023d4:	e76a      	b.n	80022ac <_vfiprintf_r+0x78>
 80023d6:	460c      	mov	r4, r1
 80023d8:	2001      	movs	r0, #1
 80023da:	fb0c 3202 	mla	r2, ip, r2, r3
 80023de:	e7a8      	b.n	8002332 <_vfiprintf_r+0xfe>
 80023e0:	2300      	movs	r3, #0
 80023e2:	f04f 0c0a 	mov.w	ip, #10
 80023e6:	4619      	mov	r1, r3
 80023e8:	3401      	adds	r4, #1
 80023ea:	9305      	str	r3, [sp, #20]
 80023ec:	4620      	mov	r0, r4
 80023ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80023f2:	3a30      	subs	r2, #48	@ 0x30
 80023f4:	2a09      	cmp	r2, #9
 80023f6:	d903      	bls.n	8002400 <_vfiprintf_r+0x1cc>
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d0c6      	beq.n	800238a <_vfiprintf_r+0x156>
 80023fc:	9105      	str	r1, [sp, #20]
 80023fe:	e7c4      	b.n	800238a <_vfiprintf_r+0x156>
 8002400:	4604      	mov	r4, r0
 8002402:	2301      	movs	r3, #1
 8002404:	fb0c 2101 	mla	r1, ip, r1, r2
 8002408:	e7f0      	b.n	80023ec <_vfiprintf_r+0x1b8>
 800240a:	ab03      	add	r3, sp, #12
 800240c:	9300      	str	r3, [sp, #0]
 800240e:	462a      	mov	r2, r5
 8002410:	4630      	mov	r0, r6
 8002412:	4b13      	ldr	r3, [pc, #76]	@ (8002460 <_vfiprintf_r+0x22c>)
 8002414:	a904      	add	r1, sp, #16
 8002416:	f3af 8000 	nop.w
 800241a:	4607      	mov	r7, r0
 800241c:	1c78      	adds	r0, r7, #1
 800241e:	d1d6      	bne.n	80023ce <_vfiprintf_r+0x19a>
 8002420:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002422:	07d9      	lsls	r1, r3, #31
 8002424:	d405      	bmi.n	8002432 <_vfiprintf_r+0x1fe>
 8002426:	89ab      	ldrh	r3, [r5, #12]
 8002428:	059a      	lsls	r2, r3, #22
 800242a:	d402      	bmi.n	8002432 <_vfiprintf_r+0x1fe>
 800242c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800242e:	f7ff fde1 	bl	8001ff4 <__retarget_lock_release_recursive>
 8002432:	89ab      	ldrh	r3, [r5, #12]
 8002434:	065b      	lsls	r3, r3, #25
 8002436:	f53f af1f 	bmi.w	8002278 <_vfiprintf_r+0x44>
 800243a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800243c:	e71e      	b.n	800227c <_vfiprintf_r+0x48>
 800243e:	ab03      	add	r3, sp, #12
 8002440:	9300      	str	r3, [sp, #0]
 8002442:	462a      	mov	r2, r5
 8002444:	4630      	mov	r0, r6
 8002446:	4b06      	ldr	r3, [pc, #24]	@ (8002460 <_vfiprintf_r+0x22c>)
 8002448:	a904      	add	r1, sp, #16
 800244a:	f000 f87d 	bl	8002548 <_printf_i>
 800244e:	e7e4      	b.n	800241a <_vfiprintf_r+0x1e6>
 8002450:	08002b80 	.word	0x08002b80
 8002454:	08002b86 	.word	0x08002b86
 8002458:	08002b8a 	.word	0x08002b8a
 800245c:	00000000 	.word	0x00000000
 8002460:	0800220f 	.word	0x0800220f

08002464 <_printf_common>:
 8002464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002468:	4616      	mov	r6, r2
 800246a:	4698      	mov	r8, r3
 800246c:	688a      	ldr	r2, [r1, #8]
 800246e:	690b      	ldr	r3, [r1, #16]
 8002470:	4607      	mov	r7, r0
 8002472:	4293      	cmp	r3, r2
 8002474:	bfb8      	it	lt
 8002476:	4613      	movlt	r3, r2
 8002478:	6033      	str	r3, [r6, #0]
 800247a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800247e:	460c      	mov	r4, r1
 8002480:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002484:	b10a      	cbz	r2, 800248a <_printf_common+0x26>
 8002486:	3301      	adds	r3, #1
 8002488:	6033      	str	r3, [r6, #0]
 800248a:	6823      	ldr	r3, [r4, #0]
 800248c:	0699      	lsls	r1, r3, #26
 800248e:	bf42      	ittt	mi
 8002490:	6833      	ldrmi	r3, [r6, #0]
 8002492:	3302      	addmi	r3, #2
 8002494:	6033      	strmi	r3, [r6, #0]
 8002496:	6825      	ldr	r5, [r4, #0]
 8002498:	f015 0506 	ands.w	r5, r5, #6
 800249c:	d106      	bne.n	80024ac <_printf_common+0x48>
 800249e:	f104 0a19 	add.w	sl, r4, #25
 80024a2:	68e3      	ldr	r3, [r4, #12]
 80024a4:	6832      	ldr	r2, [r6, #0]
 80024a6:	1a9b      	subs	r3, r3, r2
 80024a8:	42ab      	cmp	r3, r5
 80024aa:	dc2b      	bgt.n	8002504 <_printf_common+0xa0>
 80024ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80024b0:	6822      	ldr	r2, [r4, #0]
 80024b2:	3b00      	subs	r3, #0
 80024b4:	bf18      	it	ne
 80024b6:	2301      	movne	r3, #1
 80024b8:	0692      	lsls	r2, r2, #26
 80024ba:	d430      	bmi.n	800251e <_printf_common+0xba>
 80024bc:	4641      	mov	r1, r8
 80024be:	4638      	mov	r0, r7
 80024c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80024c4:	47c8      	blx	r9
 80024c6:	3001      	adds	r0, #1
 80024c8:	d023      	beq.n	8002512 <_printf_common+0xae>
 80024ca:	6823      	ldr	r3, [r4, #0]
 80024cc:	6922      	ldr	r2, [r4, #16]
 80024ce:	f003 0306 	and.w	r3, r3, #6
 80024d2:	2b04      	cmp	r3, #4
 80024d4:	bf14      	ite	ne
 80024d6:	2500      	movne	r5, #0
 80024d8:	6833      	ldreq	r3, [r6, #0]
 80024da:	f04f 0600 	mov.w	r6, #0
 80024de:	bf08      	it	eq
 80024e0:	68e5      	ldreq	r5, [r4, #12]
 80024e2:	f104 041a 	add.w	r4, r4, #26
 80024e6:	bf08      	it	eq
 80024e8:	1aed      	subeq	r5, r5, r3
 80024ea:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80024ee:	bf08      	it	eq
 80024f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80024f4:	4293      	cmp	r3, r2
 80024f6:	bfc4      	itt	gt
 80024f8:	1a9b      	subgt	r3, r3, r2
 80024fa:	18ed      	addgt	r5, r5, r3
 80024fc:	42b5      	cmp	r5, r6
 80024fe:	d11a      	bne.n	8002536 <_printf_common+0xd2>
 8002500:	2000      	movs	r0, #0
 8002502:	e008      	b.n	8002516 <_printf_common+0xb2>
 8002504:	2301      	movs	r3, #1
 8002506:	4652      	mov	r2, sl
 8002508:	4641      	mov	r1, r8
 800250a:	4638      	mov	r0, r7
 800250c:	47c8      	blx	r9
 800250e:	3001      	adds	r0, #1
 8002510:	d103      	bne.n	800251a <_printf_common+0xb6>
 8002512:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800251a:	3501      	adds	r5, #1
 800251c:	e7c1      	b.n	80024a2 <_printf_common+0x3e>
 800251e:	2030      	movs	r0, #48	@ 0x30
 8002520:	18e1      	adds	r1, r4, r3
 8002522:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002526:	1c5a      	adds	r2, r3, #1
 8002528:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800252c:	4422      	add	r2, r4
 800252e:	3302      	adds	r3, #2
 8002530:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002534:	e7c2      	b.n	80024bc <_printf_common+0x58>
 8002536:	2301      	movs	r3, #1
 8002538:	4622      	mov	r2, r4
 800253a:	4641      	mov	r1, r8
 800253c:	4638      	mov	r0, r7
 800253e:	47c8      	blx	r9
 8002540:	3001      	adds	r0, #1
 8002542:	d0e6      	beq.n	8002512 <_printf_common+0xae>
 8002544:	3601      	adds	r6, #1
 8002546:	e7d9      	b.n	80024fc <_printf_common+0x98>

08002548 <_printf_i>:
 8002548:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800254c:	7e0f      	ldrb	r7, [r1, #24]
 800254e:	4691      	mov	r9, r2
 8002550:	2f78      	cmp	r7, #120	@ 0x78
 8002552:	4680      	mov	r8, r0
 8002554:	460c      	mov	r4, r1
 8002556:	469a      	mov	sl, r3
 8002558:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800255a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800255e:	d807      	bhi.n	8002570 <_printf_i+0x28>
 8002560:	2f62      	cmp	r7, #98	@ 0x62
 8002562:	d80a      	bhi.n	800257a <_printf_i+0x32>
 8002564:	2f00      	cmp	r7, #0
 8002566:	f000 80d1 	beq.w	800270c <_printf_i+0x1c4>
 800256a:	2f58      	cmp	r7, #88	@ 0x58
 800256c:	f000 80b8 	beq.w	80026e0 <_printf_i+0x198>
 8002570:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002574:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002578:	e03a      	b.n	80025f0 <_printf_i+0xa8>
 800257a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800257e:	2b15      	cmp	r3, #21
 8002580:	d8f6      	bhi.n	8002570 <_printf_i+0x28>
 8002582:	a101      	add	r1, pc, #4	@ (adr r1, 8002588 <_printf_i+0x40>)
 8002584:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002588:	080025e1 	.word	0x080025e1
 800258c:	080025f5 	.word	0x080025f5
 8002590:	08002571 	.word	0x08002571
 8002594:	08002571 	.word	0x08002571
 8002598:	08002571 	.word	0x08002571
 800259c:	08002571 	.word	0x08002571
 80025a0:	080025f5 	.word	0x080025f5
 80025a4:	08002571 	.word	0x08002571
 80025a8:	08002571 	.word	0x08002571
 80025ac:	08002571 	.word	0x08002571
 80025b0:	08002571 	.word	0x08002571
 80025b4:	080026f3 	.word	0x080026f3
 80025b8:	0800261f 	.word	0x0800261f
 80025bc:	080026ad 	.word	0x080026ad
 80025c0:	08002571 	.word	0x08002571
 80025c4:	08002571 	.word	0x08002571
 80025c8:	08002715 	.word	0x08002715
 80025cc:	08002571 	.word	0x08002571
 80025d0:	0800261f 	.word	0x0800261f
 80025d4:	08002571 	.word	0x08002571
 80025d8:	08002571 	.word	0x08002571
 80025dc:	080026b5 	.word	0x080026b5
 80025e0:	6833      	ldr	r3, [r6, #0]
 80025e2:	1d1a      	adds	r2, r3, #4
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	6032      	str	r2, [r6, #0]
 80025e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80025ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80025f0:	2301      	movs	r3, #1
 80025f2:	e09c      	b.n	800272e <_printf_i+0x1e6>
 80025f4:	6833      	ldr	r3, [r6, #0]
 80025f6:	6820      	ldr	r0, [r4, #0]
 80025f8:	1d19      	adds	r1, r3, #4
 80025fa:	6031      	str	r1, [r6, #0]
 80025fc:	0606      	lsls	r6, r0, #24
 80025fe:	d501      	bpl.n	8002604 <_printf_i+0xbc>
 8002600:	681d      	ldr	r5, [r3, #0]
 8002602:	e003      	b.n	800260c <_printf_i+0xc4>
 8002604:	0645      	lsls	r5, r0, #25
 8002606:	d5fb      	bpl.n	8002600 <_printf_i+0xb8>
 8002608:	f9b3 5000 	ldrsh.w	r5, [r3]
 800260c:	2d00      	cmp	r5, #0
 800260e:	da03      	bge.n	8002618 <_printf_i+0xd0>
 8002610:	232d      	movs	r3, #45	@ 0x2d
 8002612:	426d      	negs	r5, r5
 8002614:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002618:	230a      	movs	r3, #10
 800261a:	4858      	ldr	r0, [pc, #352]	@ (800277c <_printf_i+0x234>)
 800261c:	e011      	b.n	8002642 <_printf_i+0xfa>
 800261e:	6821      	ldr	r1, [r4, #0]
 8002620:	6833      	ldr	r3, [r6, #0]
 8002622:	0608      	lsls	r0, r1, #24
 8002624:	f853 5b04 	ldr.w	r5, [r3], #4
 8002628:	d402      	bmi.n	8002630 <_printf_i+0xe8>
 800262a:	0649      	lsls	r1, r1, #25
 800262c:	bf48      	it	mi
 800262e:	b2ad      	uxthmi	r5, r5
 8002630:	2f6f      	cmp	r7, #111	@ 0x6f
 8002632:	6033      	str	r3, [r6, #0]
 8002634:	bf14      	ite	ne
 8002636:	230a      	movne	r3, #10
 8002638:	2308      	moveq	r3, #8
 800263a:	4850      	ldr	r0, [pc, #320]	@ (800277c <_printf_i+0x234>)
 800263c:	2100      	movs	r1, #0
 800263e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002642:	6866      	ldr	r6, [r4, #4]
 8002644:	2e00      	cmp	r6, #0
 8002646:	60a6      	str	r6, [r4, #8]
 8002648:	db05      	blt.n	8002656 <_printf_i+0x10e>
 800264a:	6821      	ldr	r1, [r4, #0]
 800264c:	432e      	orrs	r6, r5
 800264e:	f021 0104 	bic.w	r1, r1, #4
 8002652:	6021      	str	r1, [r4, #0]
 8002654:	d04b      	beq.n	80026ee <_printf_i+0x1a6>
 8002656:	4616      	mov	r6, r2
 8002658:	fbb5 f1f3 	udiv	r1, r5, r3
 800265c:	fb03 5711 	mls	r7, r3, r1, r5
 8002660:	5dc7      	ldrb	r7, [r0, r7]
 8002662:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002666:	462f      	mov	r7, r5
 8002668:	42bb      	cmp	r3, r7
 800266a:	460d      	mov	r5, r1
 800266c:	d9f4      	bls.n	8002658 <_printf_i+0x110>
 800266e:	2b08      	cmp	r3, #8
 8002670:	d10b      	bne.n	800268a <_printf_i+0x142>
 8002672:	6823      	ldr	r3, [r4, #0]
 8002674:	07df      	lsls	r7, r3, #31
 8002676:	d508      	bpl.n	800268a <_printf_i+0x142>
 8002678:	6923      	ldr	r3, [r4, #16]
 800267a:	6861      	ldr	r1, [r4, #4]
 800267c:	4299      	cmp	r1, r3
 800267e:	bfde      	ittt	le
 8002680:	2330      	movle	r3, #48	@ 0x30
 8002682:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002686:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800268a:	1b92      	subs	r2, r2, r6
 800268c:	6122      	str	r2, [r4, #16]
 800268e:	464b      	mov	r3, r9
 8002690:	4621      	mov	r1, r4
 8002692:	4640      	mov	r0, r8
 8002694:	f8cd a000 	str.w	sl, [sp]
 8002698:	aa03      	add	r2, sp, #12
 800269a:	f7ff fee3 	bl	8002464 <_printf_common>
 800269e:	3001      	adds	r0, #1
 80026a0:	d14a      	bne.n	8002738 <_printf_i+0x1f0>
 80026a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80026a6:	b004      	add	sp, #16
 80026a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80026ac:	6823      	ldr	r3, [r4, #0]
 80026ae:	f043 0320 	orr.w	r3, r3, #32
 80026b2:	6023      	str	r3, [r4, #0]
 80026b4:	2778      	movs	r7, #120	@ 0x78
 80026b6:	4832      	ldr	r0, [pc, #200]	@ (8002780 <_printf_i+0x238>)
 80026b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80026bc:	6823      	ldr	r3, [r4, #0]
 80026be:	6831      	ldr	r1, [r6, #0]
 80026c0:	061f      	lsls	r7, r3, #24
 80026c2:	f851 5b04 	ldr.w	r5, [r1], #4
 80026c6:	d402      	bmi.n	80026ce <_printf_i+0x186>
 80026c8:	065f      	lsls	r7, r3, #25
 80026ca:	bf48      	it	mi
 80026cc:	b2ad      	uxthmi	r5, r5
 80026ce:	6031      	str	r1, [r6, #0]
 80026d0:	07d9      	lsls	r1, r3, #31
 80026d2:	bf44      	itt	mi
 80026d4:	f043 0320 	orrmi.w	r3, r3, #32
 80026d8:	6023      	strmi	r3, [r4, #0]
 80026da:	b11d      	cbz	r5, 80026e4 <_printf_i+0x19c>
 80026dc:	2310      	movs	r3, #16
 80026de:	e7ad      	b.n	800263c <_printf_i+0xf4>
 80026e0:	4826      	ldr	r0, [pc, #152]	@ (800277c <_printf_i+0x234>)
 80026e2:	e7e9      	b.n	80026b8 <_printf_i+0x170>
 80026e4:	6823      	ldr	r3, [r4, #0]
 80026e6:	f023 0320 	bic.w	r3, r3, #32
 80026ea:	6023      	str	r3, [r4, #0]
 80026ec:	e7f6      	b.n	80026dc <_printf_i+0x194>
 80026ee:	4616      	mov	r6, r2
 80026f0:	e7bd      	b.n	800266e <_printf_i+0x126>
 80026f2:	6833      	ldr	r3, [r6, #0]
 80026f4:	6825      	ldr	r5, [r4, #0]
 80026f6:	1d18      	adds	r0, r3, #4
 80026f8:	6961      	ldr	r1, [r4, #20]
 80026fa:	6030      	str	r0, [r6, #0]
 80026fc:	062e      	lsls	r6, r5, #24
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	d501      	bpl.n	8002706 <_printf_i+0x1be>
 8002702:	6019      	str	r1, [r3, #0]
 8002704:	e002      	b.n	800270c <_printf_i+0x1c4>
 8002706:	0668      	lsls	r0, r5, #25
 8002708:	d5fb      	bpl.n	8002702 <_printf_i+0x1ba>
 800270a:	8019      	strh	r1, [r3, #0]
 800270c:	2300      	movs	r3, #0
 800270e:	4616      	mov	r6, r2
 8002710:	6123      	str	r3, [r4, #16]
 8002712:	e7bc      	b.n	800268e <_printf_i+0x146>
 8002714:	6833      	ldr	r3, [r6, #0]
 8002716:	2100      	movs	r1, #0
 8002718:	1d1a      	adds	r2, r3, #4
 800271a:	6032      	str	r2, [r6, #0]
 800271c:	681e      	ldr	r6, [r3, #0]
 800271e:	6862      	ldr	r2, [r4, #4]
 8002720:	4630      	mov	r0, r6
 8002722:	f000 f97b 	bl	8002a1c <memchr>
 8002726:	b108      	cbz	r0, 800272c <_printf_i+0x1e4>
 8002728:	1b80      	subs	r0, r0, r6
 800272a:	6060      	str	r0, [r4, #4]
 800272c:	6863      	ldr	r3, [r4, #4]
 800272e:	6123      	str	r3, [r4, #16]
 8002730:	2300      	movs	r3, #0
 8002732:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002736:	e7aa      	b.n	800268e <_printf_i+0x146>
 8002738:	4632      	mov	r2, r6
 800273a:	4649      	mov	r1, r9
 800273c:	4640      	mov	r0, r8
 800273e:	6923      	ldr	r3, [r4, #16]
 8002740:	47d0      	blx	sl
 8002742:	3001      	adds	r0, #1
 8002744:	d0ad      	beq.n	80026a2 <_printf_i+0x15a>
 8002746:	6823      	ldr	r3, [r4, #0]
 8002748:	079b      	lsls	r3, r3, #30
 800274a:	d413      	bmi.n	8002774 <_printf_i+0x22c>
 800274c:	68e0      	ldr	r0, [r4, #12]
 800274e:	9b03      	ldr	r3, [sp, #12]
 8002750:	4298      	cmp	r0, r3
 8002752:	bfb8      	it	lt
 8002754:	4618      	movlt	r0, r3
 8002756:	e7a6      	b.n	80026a6 <_printf_i+0x15e>
 8002758:	2301      	movs	r3, #1
 800275a:	4632      	mov	r2, r6
 800275c:	4649      	mov	r1, r9
 800275e:	4640      	mov	r0, r8
 8002760:	47d0      	blx	sl
 8002762:	3001      	adds	r0, #1
 8002764:	d09d      	beq.n	80026a2 <_printf_i+0x15a>
 8002766:	3501      	adds	r5, #1
 8002768:	68e3      	ldr	r3, [r4, #12]
 800276a:	9903      	ldr	r1, [sp, #12]
 800276c:	1a5b      	subs	r3, r3, r1
 800276e:	42ab      	cmp	r3, r5
 8002770:	dcf2      	bgt.n	8002758 <_printf_i+0x210>
 8002772:	e7eb      	b.n	800274c <_printf_i+0x204>
 8002774:	2500      	movs	r5, #0
 8002776:	f104 0619 	add.w	r6, r4, #25
 800277a:	e7f5      	b.n	8002768 <_printf_i+0x220>
 800277c:	08002b91 	.word	0x08002b91
 8002780:	08002ba2 	.word	0x08002ba2

08002784 <__sflush_r>:
 8002784:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800278a:	0716      	lsls	r6, r2, #28
 800278c:	4605      	mov	r5, r0
 800278e:	460c      	mov	r4, r1
 8002790:	d454      	bmi.n	800283c <__sflush_r+0xb8>
 8002792:	684b      	ldr	r3, [r1, #4]
 8002794:	2b00      	cmp	r3, #0
 8002796:	dc02      	bgt.n	800279e <__sflush_r+0x1a>
 8002798:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800279a:	2b00      	cmp	r3, #0
 800279c:	dd48      	ble.n	8002830 <__sflush_r+0xac>
 800279e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80027a0:	2e00      	cmp	r6, #0
 80027a2:	d045      	beq.n	8002830 <__sflush_r+0xac>
 80027a4:	2300      	movs	r3, #0
 80027a6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80027aa:	682f      	ldr	r7, [r5, #0]
 80027ac:	6a21      	ldr	r1, [r4, #32]
 80027ae:	602b      	str	r3, [r5, #0]
 80027b0:	d030      	beq.n	8002814 <__sflush_r+0x90>
 80027b2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80027b4:	89a3      	ldrh	r3, [r4, #12]
 80027b6:	0759      	lsls	r1, r3, #29
 80027b8:	d505      	bpl.n	80027c6 <__sflush_r+0x42>
 80027ba:	6863      	ldr	r3, [r4, #4]
 80027bc:	1ad2      	subs	r2, r2, r3
 80027be:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80027c0:	b10b      	cbz	r3, 80027c6 <__sflush_r+0x42>
 80027c2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80027c4:	1ad2      	subs	r2, r2, r3
 80027c6:	2300      	movs	r3, #0
 80027c8:	4628      	mov	r0, r5
 80027ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80027cc:	6a21      	ldr	r1, [r4, #32]
 80027ce:	47b0      	blx	r6
 80027d0:	1c43      	adds	r3, r0, #1
 80027d2:	89a3      	ldrh	r3, [r4, #12]
 80027d4:	d106      	bne.n	80027e4 <__sflush_r+0x60>
 80027d6:	6829      	ldr	r1, [r5, #0]
 80027d8:	291d      	cmp	r1, #29
 80027da:	d82b      	bhi.n	8002834 <__sflush_r+0xb0>
 80027dc:	4a28      	ldr	r2, [pc, #160]	@ (8002880 <__sflush_r+0xfc>)
 80027de:	40ca      	lsrs	r2, r1
 80027e0:	07d6      	lsls	r6, r2, #31
 80027e2:	d527      	bpl.n	8002834 <__sflush_r+0xb0>
 80027e4:	2200      	movs	r2, #0
 80027e6:	6062      	str	r2, [r4, #4]
 80027e8:	6922      	ldr	r2, [r4, #16]
 80027ea:	04d9      	lsls	r1, r3, #19
 80027ec:	6022      	str	r2, [r4, #0]
 80027ee:	d504      	bpl.n	80027fa <__sflush_r+0x76>
 80027f0:	1c42      	adds	r2, r0, #1
 80027f2:	d101      	bne.n	80027f8 <__sflush_r+0x74>
 80027f4:	682b      	ldr	r3, [r5, #0]
 80027f6:	b903      	cbnz	r3, 80027fa <__sflush_r+0x76>
 80027f8:	6560      	str	r0, [r4, #84]	@ 0x54
 80027fa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80027fc:	602f      	str	r7, [r5, #0]
 80027fe:	b1b9      	cbz	r1, 8002830 <__sflush_r+0xac>
 8002800:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002804:	4299      	cmp	r1, r3
 8002806:	d002      	beq.n	800280e <__sflush_r+0x8a>
 8002808:	4628      	mov	r0, r5
 800280a:	f7ff fbf5 	bl	8001ff8 <_free_r>
 800280e:	2300      	movs	r3, #0
 8002810:	6363      	str	r3, [r4, #52]	@ 0x34
 8002812:	e00d      	b.n	8002830 <__sflush_r+0xac>
 8002814:	2301      	movs	r3, #1
 8002816:	4628      	mov	r0, r5
 8002818:	47b0      	blx	r6
 800281a:	4602      	mov	r2, r0
 800281c:	1c50      	adds	r0, r2, #1
 800281e:	d1c9      	bne.n	80027b4 <__sflush_r+0x30>
 8002820:	682b      	ldr	r3, [r5, #0]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d0c6      	beq.n	80027b4 <__sflush_r+0x30>
 8002826:	2b1d      	cmp	r3, #29
 8002828:	d001      	beq.n	800282e <__sflush_r+0xaa>
 800282a:	2b16      	cmp	r3, #22
 800282c:	d11d      	bne.n	800286a <__sflush_r+0xe6>
 800282e:	602f      	str	r7, [r5, #0]
 8002830:	2000      	movs	r0, #0
 8002832:	e021      	b.n	8002878 <__sflush_r+0xf4>
 8002834:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002838:	b21b      	sxth	r3, r3
 800283a:	e01a      	b.n	8002872 <__sflush_r+0xee>
 800283c:	690f      	ldr	r7, [r1, #16]
 800283e:	2f00      	cmp	r7, #0
 8002840:	d0f6      	beq.n	8002830 <__sflush_r+0xac>
 8002842:	0793      	lsls	r3, r2, #30
 8002844:	bf18      	it	ne
 8002846:	2300      	movne	r3, #0
 8002848:	680e      	ldr	r6, [r1, #0]
 800284a:	bf08      	it	eq
 800284c:	694b      	ldreq	r3, [r1, #20]
 800284e:	1bf6      	subs	r6, r6, r7
 8002850:	600f      	str	r7, [r1, #0]
 8002852:	608b      	str	r3, [r1, #8]
 8002854:	2e00      	cmp	r6, #0
 8002856:	ddeb      	ble.n	8002830 <__sflush_r+0xac>
 8002858:	4633      	mov	r3, r6
 800285a:	463a      	mov	r2, r7
 800285c:	4628      	mov	r0, r5
 800285e:	6a21      	ldr	r1, [r4, #32]
 8002860:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8002864:	47e0      	blx	ip
 8002866:	2800      	cmp	r0, #0
 8002868:	dc07      	bgt.n	800287a <__sflush_r+0xf6>
 800286a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800286e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002872:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002876:	81a3      	strh	r3, [r4, #12]
 8002878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800287a:	4407      	add	r7, r0
 800287c:	1a36      	subs	r6, r6, r0
 800287e:	e7e9      	b.n	8002854 <__sflush_r+0xd0>
 8002880:	20400001 	.word	0x20400001

08002884 <_fflush_r>:
 8002884:	b538      	push	{r3, r4, r5, lr}
 8002886:	690b      	ldr	r3, [r1, #16]
 8002888:	4605      	mov	r5, r0
 800288a:	460c      	mov	r4, r1
 800288c:	b913      	cbnz	r3, 8002894 <_fflush_r+0x10>
 800288e:	2500      	movs	r5, #0
 8002890:	4628      	mov	r0, r5
 8002892:	bd38      	pop	{r3, r4, r5, pc}
 8002894:	b118      	cbz	r0, 800289e <_fflush_r+0x1a>
 8002896:	6a03      	ldr	r3, [r0, #32]
 8002898:	b90b      	cbnz	r3, 800289e <_fflush_r+0x1a>
 800289a:	f7ff faa5 	bl	8001de8 <__sinit>
 800289e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d0f3      	beq.n	800288e <_fflush_r+0xa>
 80028a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80028a8:	07d0      	lsls	r0, r2, #31
 80028aa:	d404      	bmi.n	80028b6 <_fflush_r+0x32>
 80028ac:	0599      	lsls	r1, r3, #22
 80028ae:	d402      	bmi.n	80028b6 <_fflush_r+0x32>
 80028b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80028b2:	f7ff fb9e 	bl	8001ff2 <__retarget_lock_acquire_recursive>
 80028b6:	4628      	mov	r0, r5
 80028b8:	4621      	mov	r1, r4
 80028ba:	f7ff ff63 	bl	8002784 <__sflush_r>
 80028be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80028c0:	4605      	mov	r5, r0
 80028c2:	07da      	lsls	r2, r3, #31
 80028c4:	d4e4      	bmi.n	8002890 <_fflush_r+0xc>
 80028c6:	89a3      	ldrh	r3, [r4, #12]
 80028c8:	059b      	lsls	r3, r3, #22
 80028ca:	d4e1      	bmi.n	8002890 <_fflush_r+0xc>
 80028cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80028ce:	f7ff fb91 	bl	8001ff4 <__retarget_lock_release_recursive>
 80028d2:	e7dd      	b.n	8002890 <_fflush_r+0xc>

080028d4 <__swbuf_r>:
 80028d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028d6:	460e      	mov	r6, r1
 80028d8:	4614      	mov	r4, r2
 80028da:	4605      	mov	r5, r0
 80028dc:	b118      	cbz	r0, 80028e6 <__swbuf_r+0x12>
 80028de:	6a03      	ldr	r3, [r0, #32]
 80028e0:	b90b      	cbnz	r3, 80028e6 <__swbuf_r+0x12>
 80028e2:	f7ff fa81 	bl	8001de8 <__sinit>
 80028e6:	69a3      	ldr	r3, [r4, #24]
 80028e8:	60a3      	str	r3, [r4, #8]
 80028ea:	89a3      	ldrh	r3, [r4, #12]
 80028ec:	071a      	lsls	r2, r3, #28
 80028ee:	d501      	bpl.n	80028f4 <__swbuf_r+0x20>
 80028f0:	6923      	ldr	r3, [r4, #16]
 80028f2:	b943      	cbnz	r3, 8002906 <__swbuf_r+0x32>
 80028f4:	4621      	mov	r1, r4
 80028f6:	4628      	mov	r0, r5
 80028f8:	f000 f82a 	bl	8002950 <__swsetup_r>
 80028fc:	b118      	cbz	r0, 8002906 <__swbuf_r+0x32>
 80028fe:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8002902:	4638      	mov	r0, r7
 8002904:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002906:	6823      	ldr	r3, [r4, #0]
 8002908:	6922      	ldr	r2, [r4, #16]
 800290a:	b2f6      	uxtb	r6, r6
 800290c:	1a98      	subs	r0, r3, r2
 800290e:	6963      	ldr	r3, [r4, #20]
 8002910:	4637      	mov	r7, r6
 8002912:	4283      	cmp	r3, r0
 8002914:	dc05      	bgt.n	8002922 <__swbuf_r+0x4e>
 8002916:	4621      	mov	r1, r4
 8002918:	4628      	mov	r0, r5
 800291a:	f7ff ffb3 	bl	8002884 <_fflush_r>
 800291e:	2800      	cmp	r0, #0
 8002920:	d1ed      	bne.n	80028fe <__swbuf_r+0x2a>
 8002922:	68a3      	ldr	r3, [r4, #8]
 8002924:	3b01      	subs	r3, #1
 8002926:	60a3      	str	r3, [r4, #8]
 8002928:	6823      	ldr	r3, [r4, #0]
 800292a:	1c5a      	adds	r2, r3, #1
 800292c:	6022      	str	r2, [r4, #0]
 800292e:	701e      	strb	r6, [r3, #0]
 8002930:	6962      	ldr	r2, [r4, #20]
 8002932:	1c43      	adds	r3, r0, #1
 8002934:	429a      	cmp	r2, r3
 8002936:	d004      	beq.n	8002942 <__swbuf_r+0x6e>
 8002938:	89a3      	ldrh	r3, [r4, #12]
 800293a:	07db      	lsls	r3, r3, #31
 800293c:	d5e1      	bpl.n	8002902 <__swbuf_r+0x2e>
 800293e:	2e0a      	cmp	r6, #10
 8002940:	d1df      	bne.n	8002902 <__swbuf_r+0x2e>
 8002942:	4621      	mov	r1, r4
 8002944:	4628      	mov	r0, r5
 8002946:	f7ff ff9d 	bl	8002884 <_fflush_r>
 800294a:	2800      	cmp	r0, #0
 800294c:	d0d9      	beq.n	8002902 <__swbuf_r+0x2e>
 800294e:	e7d6      	b.n	80028fe <__swbuf_r+0x2a>

08002950 <__swsetup_r>:
 8002950:	b538      	push	{r3, r4, r5, lr}
 8002952:	4b29      	ldr	r3, [pc, #164]	@ (80029f8 <__swsetup_r+0xa8>)
 8002954:	4605      	mov	r5, r0
 8002956:	6818      	ldr	r0, [r3, #0]
 8002958:	460c      	mov	r4, r1
 800295a:	b118      	cbz	r0, 8002964 <__swsetup_r+0x14>
 800295c:	6a03      	ldr	r3, [r0, #32]
 800295e:	b90b      	cbnz	r3, 8002964 <__swsetup_r+0x14>
 8002960:	f7ff fa42 	bl	8001de8 <__sinit>
 8002964:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002968:	0719      	lsls	r1, r3, #28
 800296a:	d422      	bmi.n	80029b2 <__swsetup_r+0x62>
 800296c:	06da      	lsls	r2, r3, #27
 800296e:	d407      	bmi.n	8002980 <__swsetup_r+0x30>
 8002970:	2209      	movs	r2, #9
 8002972:	602a      	str	r2, [r5, #0]
 8002974:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002978:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800297c:	81a3      	strh	r3, [r4, #12]
 800297e:	e033      	b.n	80029e8 <__swsetup_r+0x98>
 8002980:	0758      	lsls	r0, r3, #29
 8002982:	d512      	bpl.n	80029aa <__swsetup_r+0x5a>
 8002984:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002986:	b141      	cbz	r1, 800299a <__swsetup_r+0x4a>
 8002988:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800298c:	4299      	cmp	r1, r3
 800298e:	d002      	beq.n	8002996 <__swsetup_r+0x46>
 8002990:	4628      	mov	r0, r5
 8002992:	f7ff fb31 	bl	8001ff8 <_free_r>
 8002996:	2300      	movs	r3, #0
 8002998:	6363      	str	r3, [r4, #52]	@ 0x34
 800299a:	89a3      	ldrh	r3, [r4, #12]
 800299c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80029a0:	81a3      	strh	r3, [r4, #12]
 80029a2:	2300      	movs	r3, #0
 80029a4:	6063      	str	r3, [r4, #4]
 80029a6:	6923      	ldr	r3, [r4, #16]
 80029a8:	6023      	str	r3, [r4, #0]
 80029aa:	89a3      	ldrh	r3, [r4, #12]
 80029ac:	f043 0308 	orr.w	r3, r3, #8
 80029b0:	81a3      	strh	r3, [r4, #12]
 80029b2:	6923      	ldr	r3, [r4, #16]
 80029b4:	b94b      	cbnz	r3, 80029ca <__swsetup_r+0x7a>
 80029b6:	89a3      	ldrh	r3, [r4, #12]
 80029b8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80029bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80029c0:	d003      	beq.n	80029ca <__swsetup_r+0x7a>
 80029c2:	4621      	mov	r1, r4
 80029c4:	4628      	mov	r0, r5
 80029c6:	f000 f85c 	bl	8002a82 <__smakebuf_r>
 80029ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80029ce:	f013 0201 	ands.w	r2, r3, #1
 80029d2:	d00a      	beq.n	80029ea <__swsetup_r+0x9a>
 80029d4:	2200      	movs	r2, #0
 80029d6:	60a2      	str	r2, [r4, #8]
 80029d8:	6962      	ldr	r2, [r4, #20]
 80029da:	4252      	negs	r2, r2
 80029dc:	61a2      	str	r2, [r4, #24]
 80029de:	6922      	ldr	r2, [r4, #16]
 80029e0:	b942      	cbnz	r2, 80029f4 <__swsetup_r+0xa4>
 80029e2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80029e6:	d1c5      	bne.n	8002974 <__swsetup_r+0x24>
 80029e8:	bd38      	pop	{r3, r4, r5, pc}
 80029ea:	0799      	lsls	r1, r3, #30
 80029ec:	bf58      	it	pl
 80029ee:	6962      	ldrpl	r2, [r4, #20]
 80029f0:	60a2      	str	r2, [r4, #8]
 80029f2:	e7f4      	b.n	80029de <__swsetup_r+0x8e>
 80029f4:	2000      	movs	r0, #0
 80029f6:	e7f7      	b.n	80029e8 <__swsetup_r+0x98>
 80029f8:	20000018 	.word	0x20000018

080029fc <_sbrk_r>:
 80029fc:	b538      	push	{r3, r4, r5, lr}
 80029fe:	2300      	movs	r3, #0
 8002a00:	4d05      	ldr	r5, [pc, #20]	@ (8002a18 <_sbrk_r+0x1c>)
 8002a02:	4604      	mov	r4, r0
 8002a04:	4608      	mov	r0, r1
 8002a06:	602b      	str	r3, [r5, #0]
 8002a08:	f7fd ff14 	bl	8000834 <_sbrk>
 8002a0c:	1c43      	adds	r3, r0, #1
 8002a0e:	d102      	bne.n	8002a16 <_sbrk_r+0x1a>
 8002a10:	682b      	ldr	r3, [r5, #0]
 8002a12:	b103      	cbz	r3, 8002a16 <_sbrk_r+0x1a>
 8002a14:	6023      	str	r3, [r4, #0]
 8002a16:	bd38      	pop	{r3, r4, r5, pc}
 8002a18:	20000210 	.word	0x20000210

08002a1c <memchr>:
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	b510      	push	{r4, lr}
 8002a20:	b2c9      	uxtb	r1, r1
 8002a22:	4402      	add	r2, r0
 8002a24:	4293      	cmp	r3, r2
 8002a26:	4618      	mov	r0, r3
 8002a28:	d101      	bne.n	8002a2e <memchr+0x12>
 8002a2a:	2000      	movs	r0, #0
 8002a2c:	e003      	b.n	8002a36 <memchr+0x1a>
 8002a2e:	7804      	ldrb	r4, [r0, #0]
 8002a30:	3301      	adds	r3, #1
 8002a32:	428c      	cmp	r4, r1
 8002a34:	d1f6      	bne.n	8002a24 <memchr+0x8>
 8002a36:	bd10      	pop	{r4, pc}

08002a38 <__swhatbuf_r>:
 8002a38:	b570      	push	{r4, r5, r6, lr}
 8002a3a:	460c      	mov	r4, r1
 8002a3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a40:	4615      	mov	r5, r2
 8002a42:	2900      	cmp	r1, #0
 8002a44:	461e      	mov	r6, r3
 8002a46:	b096      	sub	sp, #88	@ 0x58
 8002a48:	da0c      	bge.n	8002a64 <__swhatbuf_r+0x2c>
 8002a4a:	89a3      	ldrh	r3, [r4, #12]
 8002a4c:	2100      	movs	r1, #0
 8002a4e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002a52:	bf14      	ite	ne
 8002a54:	2340      	movne	r3, #64	@ 0x40
 8002a56:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002a5a:	2000      	movs	r0, #0
 8002a5c:	6031      	str	r1, [r6, #0]
 8002a5e:	602b      	str	r3, [r5, #0]
 8002a60:	b016      	add	sp, #88	@ 0x58
 8002a62:	bd70      	pop	{r4, r5, r6, pc}
 8002a64:	466a      	mov	r2, sp
 8002a66:	f000 f849 	bl	8002afc <_fstat_r>
 8002a6a:	2800      	cmp	r0, #0
 8002a6c:	dbed      	blt.n	8002a4a <__swhatbuf_r+0x12>
 8002a6e:	9901      	ldr	r1, [sp, #4]
 8002a70:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002a74:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002a78:	4259      	negs	r1, r3
 8002a7a:	4159      	adcs	r1, r3
 8002a7c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a80:	e7eb      	b.n	8002a5a <__swhatbuf_r+0x22>

08002a82 <__smakebuf_r>:
 8002a82:	898b      	ldrh	r3, [r1, #12]
 8002a84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002a86:	079d      	lsls	r5, r3, #30
 8002a88:	4606      	mov	r6, r0
 8002a8a:	460c      	mov	r4, r1
 8002a8c:	d507      	bpl.n	8002a9e <__smakebuf_r+0x1c>
 8002a8e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002a92:	6023      	str	r3, [r4, #0]
 8002a94:	6123      	str	r3, [r4, #16]
 8002a96:	2301      	movs	r3, #1
 8002a98:	6163      	str	r3, [r4, #20]
 8002a9a:	b003      	add	sp, #12
 8002a9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a9e:	466a      	mov	r2, sp
 8002aa0:	ab01      	add	r3, sp, #4
 8002aa2:	f7ff ffc9 	bl	8002a38 <__swhatbuf_r>
 8002aa6:	9f00      	ldr	r7, [sp, #0]
 8002aa8:	4605      	mov	r5, r0
 8002aaa:	4639      	mov	r1, r7
 8002aac:	4630      	mov	r0, r6
 8002aae:	f7ff fb0d 	bl	80020cc <_malloc_r>
 8002ab2:	b948      	cbnz	r0, 8002ac8 <__smakebuf_r+0x46>
 8002ab4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ab8:	059a      	lsls	r2, r3, #22
 8002aba:	d4ee      	bmi.n	8002a9a <__smakebuf_r+0x18>
 8002abc:	f023 0303 	bic.w	r3, r3, #3
 8002ac0:	f043 0302 	orr.w	r3, r3, #2
 8002ac4:	81a3      	strh	r3, [r4, #12]
 8002ac6:	e7e2      	b.n	8002a8e <__smakebuf_r+0xc>
 8002ac8:	89a3      	ldrh	r3, [r4, #12]
 8002aca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002ace:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ad2:	81a3      	strh	r3, [r4, #12]
 8002ad4:	9b01      	ldr	r3, [sp, #4]
 8002ad6:	6020      	str	r0, [r4, #0]
 8002ad8:	b15b      	cbz	r3, 8002af2 <__smakebuf_r+0x70>
 8002ada:	4630      	mov	r0, r6
 8002adc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002ae0:	f000 f81e 	bl	8002b20 <_isatty_r>
 8002ae4:	b128      	cbz	r0, 8002af2 <__smakebuf_r+0x70>
 8002ae6:	89a3      	ldrh	r3, [r4, #12]
 8002ae8:	f023 0303 	bic.w	r3, r3, #3
 8002aec:	f043 0301 	orr.w	r3, r3, #1
 8002af0:	81a3      	strh	r3, [r4, #12]
 8002af2:	89a3      	ldrh	r3, [r4, #12]
 8002af4:	431d      	orrs	r5, r3
 8002af6:	81a5      	strh	r5, [r4, #12]
 8002af8:	e7cf      	b.n	8002a9a <__smakebuf_r+0x18>
	...

08002afc <_fstat_r>:
 8002afc:	b538      	push	{r3, r4, r5, lr}
 8002afe:	2300      	movs	r3, #0
 8002b00:	4d06      	ldr	r5, [pc, #24]	@ (8002b1c <_fstat_r+0x20>)
 8002b02:	4604      	mov	r4, r0
 8002b04:	4608      	mov	r0, r1
 8002b06:	4611      	mov	r1, r2
 8002b08:	602b      	str	r3, [r5, #0]
 8002b0a:	f7fd fe6d 	bl	80007e8 <_fstat>
 8002b0e:	1c43      	adds	r3, r0, #1
 8002b10:	d102      	bne.n	8002b18 <_fstat_r+0x1c>
 8002b12:	682b      	ldr	r3, [r5, #0]
 8002b14:	b103      	cbz	r3, 8002b18 <_fstat_r+0x1c>
 8002b16:	6023      	str	r3, [r4, #0]
 8002b18:	bd38      	pop	{r3, r4, r5, pc}
 8002b1a:	bf00      	nop
 8002b1c:	20000210 	.word	0x20000210

08002b20 <_isatty_r>:
 8002b20:	b538      	push	{r3, r4, r5, lr}
 8002b22:	2300      	movs	r3, #0
 8002b24:	4d05      	ldr	r5, [pc, #20]	@ (8002b3c <_isatty_r+0x1c>)
 8002b26:	4604      	mov	r4, r0
 8002b28:	4608      	mov	r0, r1
 8002b2a:	602b      	str	r3, [r5, #0]
 8002b2c:	f7fd fe6b 	bl	8000806 <_isatty>
 8002b30:	1c43      	adds	r3, r0, #1
 8002b32:	d102      	bne.n	8002b3a <_isatty_r+0x1a>
 8002b34:	682b      	ldr	r3, [r5, #0]
 8002b36:	b103      	cbz	r3, 8002b3a <_isatty_r+0x1a>
 8002b38:	6023      	str	r3, [r4, #0]
 8002b3a:	bd38      	pop	{r3, r4, r5, pc}
 8002b3c:	20000210 	.word	0x20000210

08002b40 <_init>:
 8002b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b42:	bf00      	nop
 8002b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b46:	bc08      	pop	{r3}
 8002b48:	469e      	mov	lr, r3
 8002b4a:	4770      	bx	lr

08002b4c <_fini>:
 8002b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b4e:	bf00      	nop
 8002b50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b52:	bc08      	pop	{r3}
 8002b54:	469e      	mov	lr, r3
 8002b56:	4770      	bx	lr
