Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Sat Apr 08 18:12:28 2017
| Host         : DESKTOP-ODF6HD0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: insta/byteCounter_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: insta/byteCounter_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: insta/byteCounter_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: insta/byteCounter_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: insta/rwBit_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.461        0.000                      0                  128       -0.205       -1.473                     13                  128        0.027        0.000                       0                    79  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clockDivider/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0       {0.000 106.667}      213.333         4.688           
  clkfbout_clk_wiz_0       {0.000 5.000}        10.000          100.000         
sys_clk_pin                {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clockDivider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0           210.527        0.000                      0                   31        0.254        0.000                      0                   31        0.027        0.000                       0                    33  
  clkfbout_clk_wiz_0                                                                                                                                                         7.845        0.000                       0                     3  
sys_clk_pin                      5.501        0.000                      0                   81        0.141        0.000                      0                   81        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin               0.461        0.000                      0                   16       -0.205       -1.473                     13                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clockDivider/inst/clk_in1
  To Clock:  clockDivider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clockDivider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockDivider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clockDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clockDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      210.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             210.527ns  (required time - arrival time)
  Source:                 slowCounter/internalValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            slowCounter/internalValue_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_clk_wiz_0 rise@213.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 2.200ns (80.273%)  route 0.541ns (19.727%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 214.765 - 213.333 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.577     1.577    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.552     1.554    slowCounter/clk_out1
    SLICE_X8Y63          FDRE                                         r  slowCounter/internalValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     2.072 r  slowCounter/internalValue_reg[1]/Q
                         net (fo=1, routed)           0.541     2.613    slowCounter/internalValue_reg_n_0_[1]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.270 r  slowCounter/internalValue_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.270    slowCounter/internalValue_reg[0]_i_1_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.387 r  slowCounter/internalValue_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.387    slowCounter/internalValue_reg[4]_i_1_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.504 r  slowCounter/internalValue_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.504    slowCounter/internalValue_reg[8]_i_1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.621 r  slowCounter/internalValue_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.621    slowCounter/internalValue_reg[12]_i_1_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.738 r  slowCounter/internalValue_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.738    slowCounter/internalValue_reg[16]_i_1_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.855 r  slowCounter/internalValue_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.855    slowCounter/internalValue_reg[20]_i_1_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.972 r  slowCounter/internalValue_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.972    slowCounter/internalValue_reg[24]_i_1_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.295 r  slowCounter/internalValue_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.295    slowCounter/internalValue_reg[28]_i_1_n_6
    SLICE_X8Y70          FDRE                                         r  slowCounter/internalValue_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    213.333   213.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   213.333 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.460   214.794    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   211.664 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   213.245    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   213.336 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.429   214.765    slowCounter/clk_out1
    SLICE_X8Y70          FDRE                                         r  slowCounter/internalValue_reg[29]/C
                         clock pessimism              0.091   214.856    
                         clock uncertainty           -0.144   214.712    
    SLICE_X8Y70          FDRE (Setup_fdre_C_D)        0.109   214.821    slowCounter/internalValue_reg[29]
  -------------------------------------------------------------------
                         required time                        214.822    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                210.527    

Slack (MET) :             210.611ns  (required time - arrival time)
  Source:                 slowCounter/internalValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            slowCounter/internalValue_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_clk_wiz_0 rise@213.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.657ns  (logic 2.116ns (79.649%)  route 0.541ns (20.351%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 214.765 - 213.333 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.577     1.577    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.552     1.554    slowCounter/clk_out1
    SLICE_X8Y63          FDRE                                         r  slowCounter/internalValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     2.072 r  slowCounter/internalValue_reg[1]/Q
                         net (fo=1, routed)           0.541     2.613    slowCounter/internalValue_reg_n_0_[1]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.270 r  slowCounter/internalValue_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.270    slowCounter/internalValue_reg[0]_i_1_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.387 r  slowCounter/internalValue_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.387    slowCounter/internalValue_reg[4]_i_1_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.504 r  slowCounter/internalValue_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.504    slowCounter/internalValue_reg[8]_i_1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.621 r  slowCounter/internalValue_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.621    slowCounter/internalValue_reg[12]_i_1_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.738 r  slowCounter/internalValue_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.738    slowCounter/internalValue_reg[16]_i_1_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.855 r  slowCounter/internalValue_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.855    slowCounter/internalValue_reg[20]_i_1_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.972 r  slowCounter/internalValue_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.972    slowCounter/internalValue_reg[24]_i_1_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.211 r  slowCounter/internalValue_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.211    slowCounter/internalValue_reg[28]_i_1_n_5
    SLICE_X8Y70          FDRE                                         r  slowCounter/internalValue_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    213.333   213.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   213.333 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.460   214.794    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   211.664 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   213.245    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   213.336 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.429   214.765    slowCounter/clk_out1
    SLICE_X8Y70          FDRE                                         r  slowCounter/internalValue_reg[30]/C
                         clock pessimism              0.091   214.856    
                         clock uncertainty           -0.144   214.712    
    SLICE_X8Y70          FDRE (Setup_fdre_C_D)        0.109   214.821    slowCounter/internalValue_reg[30]
  -------------------------------------------------------------------
                         required time                        214.822    
                         arrival time                          -4.211    
  -------------------------------------------------------------------
                         slack                                210.611    

Slack (MET) :             210.631ns  (required time - arrival time)
  Source:                 slowCounter/internalValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            slowCounter/internalValue_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_clk_wiz_0 rise@213.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 2.096ns (79.495%)  route 0.541ns (20.505%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 214.765 - 213.333 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.577     1.577    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.552     1.554    slowCounter/clk_out1
    SLICE_X8Y63          FDRE                                         r  slowCounter/internalValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     2.072 r  slowCounter/internalValue_reg[1]/Q
                         net (fo=1, routed)           0.541     2.613    slowCounter/internalValue_reg_n_0_[1]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.270 r  slowCounter/internalValue_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.270    slowCounter/internalValue_reg[0]_i_1_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.387 r  slowCounter/internalValue_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.387    slowCounter/internalValue_reg[4]_i_1_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.504 r  slowCounter/internalValue_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.504    slowCounter/internalValue_reg[8]_i_1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.621 r  slowCounter/internalValue_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.621    slowCounter/internalValue_reg[12]_i_1_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.738 r  slowCounter/internalValue_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.738    slowCounter/internalValue_reg[16]_i_1_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.855 r  slowCounter/internalValue_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.855    slowCounter/internalValue_reg[20]_i_1_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.972 r  slowCounter/internalValue_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.972    slowCounter/internalValue_reg[24]_i_1_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.191 r  slowCounter/internalValue_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.191    slowCounter/internalValue_reg[28]_i_1_n_7
    SLICE_X8Y70          FDRE                                         r  slowCounter/internalValue_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    213.333   213.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   213.333 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.460   214.794    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   211.664 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   213.245    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   213.336 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.429   214.765    slowCounter/clk_out1
    SLICE_X8Y70          FDRE                                         r  slowCounter/internalValue_reg[28]/C
                         clock pessimism              0.091   214.856    
                         clock uncertainty           -0.144   214.712    
    SLICE_X8Y70          FDRE (Setup_fdre_C_D)        0.109   214.821    slowCounter/internalValue_reg[28]
  -------------------------------------------------------------------
                         required time                        214.822    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                210.631    

Slack (MET) :             210.644ns  (required time - arrival time)
  Source:                 slowCounter/internalValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            slowCounter/internalValue_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_clk_wiz_0 rise@213.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 2.083ns (79.393%)  route 0.541ns (20.607%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 214.765 - 213.333 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.577     1.577    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.552     1.554    slowCounter/clk_out1
    SLICE_X8Y63          FDRE                                         r  slowCounter/internalValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     2.072 r  slowCounter/internalValue_reg[1]/Q
                         net (fo=1, routed)           0.541     2.613    slowCounter/internalValue_reg_n_0_[1]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.270 r  slowCounter/internalValue_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.270    slowCounter/internalValue_reg[0]_i_1_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.387 r  slowCounter/internalValue_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.387    slowCounter/internalValue_reg[4]_i_1_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.504 r  slowCounter/internalValue_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.504    slowCounter/internalValue_reg[8]_i_1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.621 r  slowCounter/internalValue_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.621    slowCounter/internalValue_reg[12]_i_1_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.738 r  slowCounter/internalValue_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.738    slowCounter/internalValue_reg[16]_i_1_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.855 r  slowCounter/internalValue_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.855    slowCounter/internalValue_reg[20]_i_1_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.178 r  slowCounter/internalValue_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.178    slowCounter/internalValue_reg[24]_i_1_n_6
    SLICE_X8Y69          FDRE                                         r  slowCounter/internalValue_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    213.333   213.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   213.333 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.460   214.794    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   211.664 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   213.245    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   213.336 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.429   214.765    slowCounter/clk_out1
    SLICE_X8Y69          FDRE                                         r  slowCounter/internalValue_reg[25]/C
                         clock pessimism              0.091   214.856    
                         clock uncertainty           -0.144   214.712    
    SLICE_X8Y69          FDRE (Setup_fdre_C_D)        0.109   214.821    slowCounter/internalValue_reg[25]
  -------------------------------------------------------------------
                         required time                        214.822    
                         arrival time                          -4.178    
  -------------------------------------------------------------------
                         slack                                210.644    

Slack (MET) :             210.652ns  (required time - arrival time)
  Source:                 slowCounter/internalValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            slowCounter/internalValue_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_clk_wiz_0 rise@213.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 2.075ns (79.330%)  route 0.541ns (20.670%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 214.765 - 213.333 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.577     1.577    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.552     1.554    slowCounter/clk_out1
    SLICE_X8Y63          FDRE                                         r  slowCounter/internalValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     2.072 r  slowCounter/internalValue_reg[1]/Q
                         net (fo=1, routed)           0.541     2.613    slowCounter/internalValue_reg_n_0_[1]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.270 r  slowCounter/internalValue_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.270    slowCounter/internalValue_reg[0]_i_1_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.387 r  slowCounter/internalValue_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.387    slowCounter/internalValue_reg[4]_i_1_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.504 r  slowCounter/internalValue_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.504    slowCounter/internalValue_reg[8]_i_1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.621 r  slowCounter/internalValue_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.621    slowCounter/internalValue_reg[12]_i_1_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.738 r  slowCounter/internalValue_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.738    slowCounter/internalValue_reg[16]_i_1_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.855 r  slowCounter/internalValue_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.855    slowCounter/internalValue_reg[20]_i_1_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.170 r  slowCounter/internalValue_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.170    slowCounter/internalValue_reg[24]_i_1_n_4
    SLICE_X8Y69          FDRE                                         r  slowCounter/internalValue_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    213.333   213.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   213.333 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.460   214.794    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   211.664 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   213.245    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   213.336 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.429   214.765    slowCounter/clk_out1
    SLICE_X8Y69          FDRE                                         r  slowCounter/internalValue_reg[27]/C
                         clock pessimism              0.091   214.856    
                         clock uncertainty           -0.144   214.712    
    SLICE_X8Y69          FDRE (Setup_fdre_C_D)        0.109   214.821    slowCounter/internalValue_reg[27]
  -------------------------------------------------------------------
                         required time                        214.822    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                210.652    

Slack (MET) :             210.728ns  (required time - arrival time)
  Source:                 slowCounter/internalValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            slowCounter/internalValue_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_clk_wiz_0 rise@213.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.999ns (78.712%)  route 0.541ns (21.288%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 214.765 - 213.333 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.577     1.577    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.552     1.554    slowCounter/clk_out1
    SLICE_X8Y63          FDRE                                         r  slowCounter/internalValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     2.072 r  slowCounter/internalValue_reg[1]/Q
                         net (fo=1, routed)           0.541     2.613    slowCounter/internalValue_reg_n_0_[1]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.270 r  slowCounter/internalValue_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.270    slowCounter/internalValue_reg[0]_i_1_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.387 r  slowCounter/internalValue_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.387    slowCounter/internalValue_reg[4]_i_1_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.504 r  slowCounter/internalValue_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.504    slowCounter/internalValue_reg[8]_i_1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.621 r  slowCounter/internalValue_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.621    slowCounter/internalValue_reg[12]_i_1_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.738 r  slowCounter/internalValue_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.738    slowCounter/internalValue_reg[16]_i_1_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.855 r  slowCounter/internalValue_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.855    slowCounter/internalValue_reg[20]_i_1_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.094 r  slowCounter/internalValue_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.094    slowCounter/internalValue_reg[24]_i_1_n_5
    SLICE_X8Y69          FDRE                                         r  slowCounter/internalValue_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    213.333   213.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   213.333 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.460   214.794    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   211.664 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   213.245    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   213.336 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.429   214.765    slowCounter/clk_out1
    SLICE_X8Y69          FDRE                                         r  slowCounter/internalValue_reg[26]/C
                         clock pessimism              0.091   214.856    
                         clock uncertainty           -0.144   214.712    
    SLICE_X8Y69          FDRE (Setup_fdre_C_D)        0.109   214.821    slowCounter/internalValue_reg[26]
  -------------------------------------------------------------------
                         required time                        214.822    
                         arrival time                          -4.094    
  -------------------------------------------------------------------
                         slack                                210.728    

Slack (MET) :             210.748ns  (required time - arrival time)
  Source:                 slowCounter/internalValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            slowCounter/internalValue_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_clk_wiz_0 rise@213.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.979ns (78.543%)  route 0.541ns (21.457%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 214.765 - 213.333 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.577     1.577    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.552     1.554    slowCounter/clk_out1
    SLICE_X8Y63          FDRE                                         r  slowCounter/internalValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     2.072 r  slowCounter/internalValue_reg[1]/Q
                         net (fo=1, routed)           0.541     2.613    slowCounter/internalValue_reg_n_0_[1]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.270 r  slowCounter/internalValue_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.270    slowCounter/internalValue_reg[0]_i_1_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.387 r  slowCounter/internalValue_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.387    slowCounter/internalValue_reg[4]_i_1_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.504 r  slowCounter/internalValue_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.504    slowCounter/internalValue_reg[8]_i_1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.621 r  slowCounter/internalValue_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.621    slowCounter/internalValue_reg[12]_i_1_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.738 r  slowCounter/internalValue_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.738    slowCounter/internalValue_reg[16]_i_1_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.855 r  slowCounter/internalValue_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.855    slowCounter/internalValue_reg[20]_i_1_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.074 r  slowCounter/internalValue_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.074    slowCounter/internalValue_reg[24]_i_1_n_7
    SLICE_X8Y69          FDRE                                         r  slowCounter/internalValue_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    213.333   213.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   213.333 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.460   214.794    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   211.664 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   213.245    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   213.336 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.429   214.765    slowCounter/clk_out1
    SLICE_X8Y69          FDRE                                         r  slowCounter/internalValue_reg[24]/C
                         clock pessimism              0.091   214.856    
                         clock uncertainty           -0.144   214.712    
    SLICE_X8Y69          FDRE (Setup_fdre_C_D)        0.109   214.821    slowCounter/internalValue_reg[24]
  -------------------------------------------------------------------
                         required time                        214.822    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                210.748    

Slack (MET) :             210.762ns  (required time - arrival time)
  Source:                 slowCounter/internalValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            slowCounter/internalValue_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_clk_wiz_0 rise@213.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.966ns (78.431%)  route 0.541ns (21.569%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 214.766 - 213.333 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.577     1.577    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.552     1.554    slowCounter/clk_out1
    SLICE_X8Y63          FDRE                                         r  slowCounter/internalValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     2.072 r  slowCounter/internalValue_reg[1]/Q
                         net (fo=1, routed)           0.541     2.613    slowCounter/internalValue_reg_n_0_[1]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.270 r  slowCounter/internalValue_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.270    slowCounter/internalValue_reg[0]_i_1_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.387 r  slowCounter/internalValue_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.387    slowCounter/internalValue_reg[4]_i_1_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.504 r  slowCounter/internalValue_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.504    slowCounter/internalValue_reg[8]_i_1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.621 r  slowCounter/internalValue_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.621    slowCounter/internalValue_reg[12]_i_1_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.738 r  slowCounter/internalValue_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.738    slowCounter/internalValue_reg[16]_i_1_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.061 r  slowCounter/internalValue_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.061    slowCounter/internalValue_reg[20]_i_1_n_6
    SLICE_X8Y68          FDRE                                         r  slowCounter/internalValue_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    213.333   213.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   213.333 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.460   214.794    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   211.664 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   213.245    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   213.336 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.430   214.766    slowCounter/clk_out1
    SLICE_X8Y68          FDRE                                         r  slowCounter/internalValue_reg[21]/C
                         clock pessimism              0.091   214.857    
                         clock uncertainty           -0.144   214.714    
    SLICE_X8Y68          FDRE (Setup_fdre_C_D)        0.109   214.822    slowCounter/internalValue_reg[21]
  -------------------------------------------------------------------
                         required time                        214.822    
                         arrival time                          -4.061    
  -------------------------------------------------------------------
                         slack                                210.762    

Slack (MET) :             210.770ns  (required time - arrival time)
  Source:                 slowCounter/internalValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            slowCounter/internalValue_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_clk_wiz_0 rise@213.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.958ns (78.362%)  route 0.541ns (21.638%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 214.766 - 213.333 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.577     1.577    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.552     1.554    slowCounter/clk_out1
    SLICE_X8Y63          FDRE                                         r  slowCounter/internalValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     2.072 r  slowCounter/internalValue_reg[1]/Q
                         net (fo=1, routed)           0.541     2.613    slowCounter/internalValue_reg_n_0_[1]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.270 r  slowCounter/internalValue_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.270    slowCounter/internalValue_reg[0]_i_1_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.387 r  slowCounter/internalValue_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.387    slowCounter/internalValue_reg[4]_i_1_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.504 r  slowCounter/internalValue_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.504    slowCounter/internalValue_reg[8]_i_1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.621 r  slowCounter/internalValue_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.621    slowCounter/internalValue_reg[12]_i_1_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.738 r  slowCounter/internalValue_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.738    slowCounter/internalValue_reg[16]_i_1_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.053 r  slowCounter/internalValue_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.053    slowCounter/internalValue_reg[20]_i_1_n_4
    SLICE_X8Y68          FDRE                                         r  slowCounter/internalValue_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    213.333   213.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   213.333 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.460   214.794    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   211.664 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   213.245    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   213.336 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.430   214.766    slowCounter/clk_out1
    SLICE_X8Y68          FDRE                                         r  slowCounter/internalValue_reg[23]/C
                         clock pessimism              0.091   214.857    
                         clock uncertainty           -0.144   214.714    
    SLICE_X8Y68          FDRE (Setup_fdre_C_D)        0.109   214.822    slowCounter/internalValue_reg[23]
  -------------------------------------------------------------------
                         required time                        214.822    
                         arrival time                          -4.053    
  -------------------------------------------------------------------
                         slack                                210.770    

Slack (MET) :             210.846ns  (required time - arrival time)
  Source:                 slowCounter/internalValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            slowCounter/internalValue_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_clk_wiz_0 rise@213.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.882ns (77.684%)  route 0.541ns (22.316%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 214.766 - 213.333 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.577     1.577    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.552     1.554    slowCounter/clk_out1
    SLICE_X8Y63          FDRE                                         r  slowCounter/internalValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     2.072 r  slowCounter/internalValue_reg[1]/Q
                         net (fo=1, routed)           0.541     2.613    slowCounter/internalValue_reg_n_0_[1]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.270 r  slowCounter/internalValue_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.270    slowCounter/internalValue_reg[0]_i_1_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.387 r  slowCounter/internalValue_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.387    slowCounter/internalValue_reg[4]_i_1_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.504 r  slowCounter/internalValue_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.504    slowCounter/internalValue_reg[8]_i_1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.621 r  slowCounter/internalValue_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.621    slowCounter/internalValue_reg[12]_i_1_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.738 r  slowCounter/internalValue_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.738    slowCounter/internalValue_reg[16]_i_1_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.977 r  slowCounter/internalValue_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.977    slowCounter/internalValue_reg[20]_i_1_n_5
    SLICE_X8Y68          FDRE                                         r  slowCounter/internalValue_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    213.333   213.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   213.333 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.460   214.794    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   211.664 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   213.245    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   213.336 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.430   214.766    slowCounter/clk_out1
    SLICE_X8Y68          FDRE                                         r  slowCounter/internalValue_reg[22]/C
                         clock pessimism              0.091   214.857    
                         clock uncertainty           -0.144   214.714    
    SLICE_X8Y68          FDRE (Setup_fdre_C_D)        0.109   214.822    slowCounter/internalValue_reg[22]
  -------------------------------------------------------------------
                         required time                        214.822    
                         arrival time                          -3.977    
  -------------------------------------------------------------------
                         slack                                210.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowCounter/internalValue_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            slowCounter/internalValue_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.551     0.551    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.559     0.561    slowCounter/clk_out1
    SLICE_X8Y66          FDRE                                         r  slowCounter/internalValue_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164     0.725 r  slowCounter/internalValue_reg[14]/Q
                         net (fo=1, routed)           0.114     0.839    slowCounter/internalValue_reg_n_0_[14]
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.949 r  slowCounter/internalValue_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.949    slowCounter/internalValue_reg[12]_i_1_n_5
    SLICE_X8Y66          FDRE                                         r  slowCounter/internalValue_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.819     0.819    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.826     0.828    slowCounter/clk_out1
    SLICE_X8Y66          FDRE                                         r  slowCounter/internalValue_reg[14]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X8Y66          FDRE (Hold_fdre_C_D)         0.134     0.695    slowCounter/internalValue_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowCounter/internalValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            slowCounter/internalValue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.551     0.551    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.560     0.562    slowCounter/clk_out1
    SLICE_X8Y63          FDRE                                         r  slowCounter/internalValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164     0.726 r  slowCounter/internalValue_reg[2]/Q
                         net (fo=1, routed)           0.114     0.840    slowCounter/internalValue_reg_n_0_[2]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.950 r  slowCounter/internalValue_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.950    slowCounter/internalValue_reg[0]_i_1_n_5
    SLICE_X8Y63          FDRE                                         r  slowCounter/internalValue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.819     0.819    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.828     0.830    slowCounter/clk_out1
    SLICE_X8Y63          FDRE                                         r  slowCounter/internalValue_reg[2]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X8Y63          FDRE (Hold_fdre_C_D)         0.134     0.696    slowCounter/internalValue_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowCounter/internalValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            slowCounter/internalValue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.551     0.551    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.560     0.562    slowCounter/clk_out1
    SLICE_X8Y64          FDRE                                         r  slowCounter/internalValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.164     0.726 r  slowCounter/internalValue_reg[6]/Q
                         net (fo=1, routed)           0.114     0.840    slowCounter/internalValue_reg_n_0_[6]
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.950 r  slowCounter/internalValue_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.950    slowCounter/internalValue_reg[4]_i_1_n_5
    SLICE_X8Y64          FDRE                                         r  slowCounter/internalValue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.819     0.819    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.828     0.830    slowCounter/clk_out1
    SLICE_X8Y64          FDRE                                         r  slowCounter/internalValue_reg[6]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X8Y64          FDRE (Hold_fdre_C_D)         0.134     0.696    slowCounter/internalValue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowCounter/internalValue_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            slowCounter/internalValue_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.551     0.551    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.560     0.562    slowCounter/clk_out1
    SLICE_X8Y65          FDRE                                         r  slowCounter/internalValue_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.164     0.726 r  slowCounter/internalValue_reg[10]/Q
                         net (fo=1, routed)           0.114     0.840    slowCounter/internalValue_reg_n_0_[10]
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.950 r  slowCounter/internalValue_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.950    slowCounter/internalValue_reg[8]_i_1_n_5
    SLICE_X8Y65          FDRE                                         r  slowCounter/internalValue_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.819     0.819    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.827     0.829    slowCounter/clk_out1
    SLICE_X8Y65          FDRE                                         r  slowCounter/internalValue_reg[10]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X8Y65          FDRE (Hold_fdre_C_D)         0.134     0.696    slowCounter/internalValue_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowCounter/internalValue_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            slowCounter/internalValue_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.551     0.551    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.558     0.560    slowCounter/clk_out1
    SLICE_X8Y67          FDRE                                         r  slowCounter/internalValue_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     0.724 r  slowCounter/internalValue_reg[18]/Q
                         net (fo=1, routed)           0.114     0.838    slowCounter/internalValue_reg_n_0_[18]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.948 r  slowCounter/internalValue_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.948    slowCounter/internalValue_reg[16]_i_1_n_5
    SLICE_X8Y67          FDRE                                         r  slowCounter/internalValue_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.819     0.819    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.825     0.827    slowCounter/clk_out1
    SLICE_X8Y67          FDRE                                         r  slowCounter/internalValue_reg[18]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X8Y67          FDRE (Hold_fdre_C_D)         0.134     0.694    slowCounter/internalValue_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 slowCounter/internalValue_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            slowCounter/internalValue_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.551     0.551    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.555     0.557    slowCounter/clk_out1
    SLICE_X8Y70          FDRE                                         r  slowCounter/internalValue_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164     0.721 r  slowCounter/internalValue_reg[30]/Q
                         net (fo=3, routed)           0.129     0.849    slowCounter/out[7]
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.959 r  slowCounter/internalValue_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.959    slowCounter/internalValue_reg[28]_i_1_n_5
    SLICE_X8Y70          FDRE                                         r  slowCounter/internalValue_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.819     0.819    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.822     0.824    slowCounter/clk_out1
    SLICE_X8Y70          FDRE                                         r  slowCounter/internalValue_reg[30]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X8Y70          FDRE (Hold_fdre_C_D)         0.134     0.691    slowCounter/internalValue_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 slowCounter/internalValue_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            slowCounter/internalValue_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.551     0.551    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.559     0.561    slowCounter/clk_out1
    SLICE_X8Y66          FDRE                                         r  slowCounter/internalValue_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164     0.725 r  slowCounter/internalValue_reg[14]/Q
                         net (fo=1, routed)           0.114     0.839    slowCounter/internalValue_reg_n_0_[14]
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.985 r  slowCounter/internalValue_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.985    slowCounter/internalValue_reg[12]_i_1_n_4
    SLICE_X8Y66          FDRE                                         r  slowCounter/internalValue_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.819     0.819    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.826     0.828    slowCounter/clk_out1
    SLICE_X8Y66          FDRE                                         r  slowCounter/internalValue_reg[15]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X8Y66          FDRE (Hold_fdre_C_D)         0.134     0.695    slowCounter/internalValue_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 slowCounter/internalValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            slowCounter/internalValue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.551     0.551    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.560     0.562    slowCounter/clk_out1
    SLICE_X8Y63          FDRE                                         r  slowCounter/internalValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164     0.726 r  slowCounter/internalValue_reg[2]/Q
                         net (fo=1, routed)           0.114     0.840    slowCounter/internalValue_reg_n_0_[2]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.986 r  slowCounter/internalValue_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.986    slowCounter/internalValue_reg[0]_i_1_n_4
    SLICE_X8Y63          FDRE                                         r  slowCounter/internalValue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.819     0.819    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.828     0.830    slowCounter/clk_out1
    SLICE_X8Y63          FDRE                                         r  slowCounter/internalValue_reg[3]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X8Y63          FDRE (Hold_fdre_C_D)         0.134     0.696    slowCounter/internalValue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 slowCounter/internalValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            slowCounter/internalValue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.551     0.551    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.560     0.562    slowCounter/clk_out1
    SLICE_X8Y64          FDRE                                         r  slowCounter/internalValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.164     0.726 r  slowCounter/internalValue_reg[6]/Q
                         net (fo=1, routed)           0.114     0.840    slowCounter/internalValue_reg_n_0_[6]
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.986 r  slowCounter/internalValue_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.986    slowCounter/internalValue_reg[4]_i_1_n_4
    SLICE_X8Y64          FDRE                                         r  slowCounter/internalValue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.819     0.819    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.828     0.830    slowCounter/clk_out1
    SLICE_X8Y64          FDRE                                         r  slowCounter/internalValue_reg[7]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X8Y64          FDRE (Hold_fdre_C_D)         0.134     0.696    slowCounter/internalValue_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 slowCounter/internalValue_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            slowCounter/internalValue_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.551     0.551    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.560     0.562    slowCounter/clk_out1
    SLICE_X8Y65          FDRE                                         r  slowCounter/internalValue_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.164     0.726 r  slowCounter/internalValue_reg[10]/Q
                         net (fo=1, routed)           0.114     0.840    slowCounter/internalValue_reg_n_0_[10]
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.986 r  slowCounter/internalValue_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.986    slowCounter/internalValue_reg[8]_i_1_n_4
    SLICE_X8Y65          FDRE                                         r  slowCounter/internalValue_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.819     0.819    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.827     0.829    slowCounter/clk_out1
    SLICE_X8Y65          FDRE                                         r  slowCounter/internalValue_reg[11]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X8Y65          FDRE (Hold_fdre_C_D)         0.134     0.696    slowCounter/internalValue_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 106.667 }
Period(ns):         213.333
Sources:            { clockDivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         213.333     211.178    BUFGCTRL_X0Y0    clockDivider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         213.333     212.084    MMCME2_ADV_X1Y0  clockDivider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         213.333     212.333    SLICE_X8Y63      slowCounter/internalValue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         213.333     212.333    SLICE_X8Y65      slowCounter/internalValue_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         213.333     212.333    SLICE_X8Y65      slowCounter/internalValue_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         213.333     212.333    SLICE_X8Y66      slowCounter/internalValue_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         213.333     212.333    SLICE_X8Y66      slowCounter/internalValue_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         213.333     212.333    SLICE_X8Y66      slowCounter/internalValue_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         213.333     212.333    SLICE_X8Y66      slowCounter/internalValue_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         213.333     212.333    SLICE_X8Y67      slowCounter/internalValue_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       213.333     0.027      MMCME2_ADV_X1Y0  clockDivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X8Y67      slowCounter/internalValue_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X8Y67      slowCounter/internalValue_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X8Y67      slowCounter/internalValue_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X8Y67      slowCounter/internalValue_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X8Y70      slowCounter/internalValue_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X8Y70      slowCounter/internalValue_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X8Y70      slowCounter/internalValue_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X8Y63      slowCounter/internalValue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X8Y65      slowCounter/internalValue_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X8Y65      slowCounter/internalValue_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X8Y65      slowCounter/internalValue_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X8Y65      slowCounter/internalValue_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X8Y66      slowCounter/internalValue_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X8Y66      slowCounter/internalValue_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X8Y66      slowCounter/internalValue_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X8Y66      slowCounter/internalValue_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X8Y68      slowCounter/internalValue_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X8Y68      slowCounter/internalValue_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X8Y68      slowCounter/internalValue_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X8Y68      slowCounter/internalValue_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clockDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clockDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clockDivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 insta/scl2Shift_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 1.263ns (30.638%)  route 2.859ns (69.362%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.537     5.088    insta/systemClock
    SLICE_X8Y73          FDRE                                         r  insta/scl2Shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.478     5.566 f  insta/scl2Shift_reg/Q
                         net (fo=18, routed)          0.914     6.480    insta/scl2Shift
    SLICE_X9Y74          LUT5 (Prop_lut5_I3_O)        0.329     6.809 r  insta/byteCounter[3]_i_3/O
                         net (fo=4, routed)           0.855     7.664    insta/byteCounter[3]_i_3_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.332     7.996 r  insta/byteCounter[3]_i_1/O
                         net (fo=6, routed)           0.610     8.606    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X11Y72         LUT4 (Prop_lut4_I3_O)        0.124     8.730 r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEB_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.481     9.211    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEB_cooolgate_en_sig_2
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  systemClock (IN)
                         net (fo=0)                   0.000    10.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.462    14.833    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.273    15.107    
                         clock uncertainty           -0.035    15.071    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.360    14.711    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 insta/scl2Shift_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 1.263ns (32.351%)  route 2.641ns (67.649%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.537     5.088    insta/systemClock
    SLICE_X8Y73          FDRE                                         r  insta/scl2Shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.478     5.566 f  insta/scl2Shift_reg/Q
                         net (fo=18, routed)          0.914     6.480    insta/scl2Shift
    SLICE_X9Y74          LUT5 (Prop_lut5_I3_O)        0.329     6.809 r  insta/byteCounter[3]_i_3/O
                         net (fo=4, routed)           0.855     7.664    insta/byteCounter[3]_i_3_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.332     7.996 r  insta/byteCounter[3]_i_1/O
                         net (fo=6, routed)           0.331     8.327    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X11Y72         LUT4 (Prop_lut4_I3_O)        0.124     8.451 r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.542     8.992    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_sig_1
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  systemClock (IN)
                         net (fo=0)                   0.000    10.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.462    14.833    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.273    15.107    
                         clock uncertainty           -0.035    15.071    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.628    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 insta/scl2Shift_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta/shiftRegister_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.903ns (24.708%)  route 2.752ns (75.292%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.537     5.088    insta/systemClock
    SLICE_X8Y73          FDRE                                         r  insta/scl2Shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.478     5.566 f  insta/scl2Shift_reg/Q
                         net (fo=18, routed)          0.914     6.480    insta/scl2Shift
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.301     6.781 f  insta/state[2]_i_4/O
                         net (fo=5, routed)           0.916     7.698    insta/state[2]_i_4_n_0
    SLICE_X9Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.822 r  insta/shiftRegister[7]_i_1/O
                         net (fo=7, routed)           0.921     8.743    insta/shiftRegister[7]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  insta/shiftRegister_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  systemClock (IN)
                         net (fo=0)                   0.000    10.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.421    14.792    insta/systemClock
    SLICE_X10Y74         FDRE                                         r  insta/shiftRegister_reg[6]/C
                         clock pessimism              0.259    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y74         FDRE (Setup_fdre_C_R)       -0.524    14.492    insta/shiftRegister_reg[6]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 insta/scl2Shift_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta/shiftRegister_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.903ns (24.708%)  route 2.752ns (75.292%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.537     5.088    insta/systemClock
    SLICE_X8Y73          FDRE                                         r  insta/scl2Shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.478     5.566 f  insta/scl2Shift_reg/Q
                         net (fo=18, routed)          0.914     6.480    insta/scl2Shift
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.301     6.781 f  insta/state[2]_i_4/O
                         net (fo=5, routed)           0.916     7.698    insta/state[2]_i_4_n_0
    SLICE_X9Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.822 r  insta/shiftRegister[7]_i_1/O
                         net (fo=7, routed)           0.921     8.743    insta/shiftRegister[7]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  insta/shiftRegister_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  systemClock (IN)
                         net (fo=0)                   0.000    10.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.421    14.792    insta/systemClock
    SLICE_X10Y74         FDRE                                         r  insta/shiftRegister_reg[7]/C
                         clock pessimism              0.259    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y74         FDRE (Setup_fdre_C_R)       -0.524    14.492    insta/shiftRegister_reg[7]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 insta/scl2Shift_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta/shiftRegister_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.903ns (26.834%)  route 2.462ns (73.166%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.537     5.088    insta/systemClock
    SLICE_X8Y73          FDRE                                         r  insta/scl2Shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.478     5.566 f  insta/scl2Shift_reg/Q
                         net (fo=18, routed)          0.914     6.480    insta/scl2Shift
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.301     6.781 f  insta/state[2]_i_4/O
                         net (fo=5, routed)           0.916     7.698    insta/state[2]_i_4_n_0
    SLICE_X9Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.822 r  insta/shiftRegister[7]_i_1/O
                         net (fo=7, routed)           0.632     8.454    insta/shiftRegister[7]_i_1_n_0
    SLICE_X9Y74          FDRE                                         r  insta/shiftRegister_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  systemClock (IN)
                         net (fo=0)                   0.000    10.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.420    14.791    insta/systemClock
    SLICE_X9Y74          FDRE                                         r  insta/shiftRegister_reg[1]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X9Y74          FDRE (Setup_fdre_C_R)       -0.429    14.600    insta/shiftRegister_reg[1]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 insta/scl2Shift_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta/shiftRegister_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.903ns (26.834%)  route 2.462ns (73.166%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.537     5.088    insta/systemClock
    SLICE_X8Y73          FDRE                                         r  insta/scl2Shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.478     5.566 f  insta/scl2Shift_reg/Q
                         net (fo=18, routed)          0.914     6.480    insta/scl2Shift
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.301     6.781 f  insta/state[2]_i_4/O
                         net (fo=5, routed)           0.916     7.698    insta/state[2]_i_4_n_0
    SLICE_X9Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.822 r  insta/shiftRegister[7]_i_1/O
                         net (fo=7, routed)           0.632     8.454    insta/shiftRegister[7]_i_1_n_0
    SLICE_X9Y74          FDRE                                         r  insta/shiftRegister_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  systemClock (IN)
                         net (fo=0)                   0.000    10.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.420    14.791    insta/systemClock
    SLICE_X9Y74          FDRE                                         r  insta/shiftRegister_reg[2]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X9Y74          FDRE (Setup_fdre_C_R)       -0.429    14.600    insta/shiftRegister_reg[2]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 insta/scl2Shift_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta/shiftRegister_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.903ns (26.834%)  route 2.462ns (73.166%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.537     5.088    insta/systemClock
    SLICE_X8Y73          FDRE                                         r  insta/scl2Shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.478     5.566 f  insta/scl2Shift_reg/Q
                         net (fo=18, routed)          0.914     6.480    insta/scl2Shift
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.301     6.781 f  insta/state[2]_i_4/O
                         net (fo=5, routed)           0.916     7.698    insta/state[2]_i_4_n_0
    SLICE_X9Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.822 r  insta/shiftRegister[7]_i_1/O
                         net (fo=7, routed)           0.632     8.454    insta/shiftRegister[7]_i_1_n_0
    SLICE_X9Y74          FDRE                                         r  insta/shiftRegister_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  systemClock (IN)
                         net (fo=0)                   0.000    10.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.420    14.791    insta/systemClock
    SLICE_X9Y74          FDRE                                         r  insta/shiftRegister_reg[3]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X9Y74          FDRE (Setup_fdre_C_R)       -0.429    14.600    insta/shiftRegister_reg[3]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 insta/scl2Shift_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta/shiftRegister_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.903ns (26.834%)  route 2.462ns (73.166%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.537     5.088    insta/systemClock
    SLICE_X8Y73          FDRE                                         r  insta/scl2Shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.478     5.566 f  insta/scl2Shift_reg/Q
                         net (fo=18, routed)          0.914     6.480    insta/scl2Shift
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.301     6.781 f  insta/state[2]_i_4/O
                         net (fo=5, routed)           0.916     7.698    insta/state[2]_i_4_n_0
    SLICE_X9Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.822 r  insta/shiftRegister[7]_i_1/O
                         net (fo=7, routed)           0.632     8.454    insta/shiftRegister[7]_i_1_n_0
    SLICE_X9Y74          FDRE                                         r  insta/shiftRegister_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  systemClock (IN)
                         net (fo=0)                   0.000    10.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.420    14.791    insta/systemClock
    SLICE_X9Y74          FDRE                                         r  insta/shiftRegister_reg[4]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X9Y74          FDRE (Setup_fdre_C_R)       -0.429    14.600    insta/shiftRegister_reg[4]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 insta/scl2Shift_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta/shiftRegister_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.903ns (26.834%)  route 2.462ns (73.166%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.537     5.088    insta/systemClock
    SLICE_X8Y73          FDRE                                         r  insta/scl2Shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.478     5.566 f  insta/scl2Shift_reg/Q
                         net (fo=18, routed)          0.914     6.480    insta/scl2Shift
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.301     6.781 f  insta/state[2]_i_4/O
                         net (fo=5, routed)           0.916     7.698    insta/state[2]_i_4_n_0
    SLICE_X9Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.822 r  insta/shiftRegister[7]_i_1/O
                         net (fo=7, routed)           0.632     8.454    insta/shiftRegister[7]_i_1_n_0
    SLICE_X9Y74          FDRE                                         r  insta/shiftRegister_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  systemClock (IN)
                         net (fo=0)                   0.000    10.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.420    14.791    insta/systemClock
    SLICE_X9Y74          FDRE                                         r  insta/shiftRegister_reg[5]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X9Y74          FDRE (Setup_fdre_C_R)       -0.429    14.600    insta/shiftRegister_reg[5]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 insta/scl2Shift_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta/receivedAddress_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 1.139ns (35.561%)  route 2.064ns (64.439%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.537     5.088    insta/systemClock
    SLICE_X8Y73          FDRE                                         r  insta/scl2Shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.478     5.566 f  insta/scl2Shift_reg/Q
                         net (fo=18, routed)          0.914     6.480    insta/scl2Shift
    SLICE_X9Y74          LUT5 (Prop_lut5_I3_O)        0.329     6.809 r  insta/byteCounter[3]_i_3/O
                         net (fo=4, routed)           0.561     7.371    insta/byteCounter[3]_i_3_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.332     7.703 r  insta/receivedAddress[6]_i_1/O
                         net (fo=8, routed)           0.589     8.291    insta/receivedAddress[6]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  insta/receivedAddress_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  systemClock (IN)
                         net (fo=0)                   0.000    10.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.420    14.791    insta/systemClock
    SLICE_X8Y74          FDRE                                         r  insta/receivedAddress_reg[1]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X8Y74          FDRE (Setup_fdre_C_R)       -0.524    14.505    insta/receivedAddress_reg[1]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  6.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 insta/sdaShift_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.519%)  route 0.089ns (32.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.550     1.463    insta/systemClock
    SLICE_X9Y73          FDRE                                         r  insta/sdaShift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  insta/sdaShift_reg/Q
                         net (fo=11, routed)          0.089     1.694    insta/sdaShift
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.045     1.739 r  insta/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.739    insta/state[0]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  insta/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.817     1.975    insta/systemClock
    SLICE_X8Y73          FDRE                                         r  insta/state_reg[0]/C
                         clock pessimism             -0.498     1.476    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.121     1.597    insta/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 insta/shiftRegister_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta/receivedAddress_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.549     1.462    insta/systemClock
    SLICE_X9Y74          FDRE                                         r  insta/shiftRegister_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.603 r  insta/shiftRegister_reg[1]/Q
                         net (fo=2, routed)           0.099     1.703    insta/shiftRegister_reg_n_0_[1]
    SLICE_X8Y74          FDRE                                         r  insta/receivedAddress_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.816     1.974    insta/systemClock
    SLICE_X8Y74          FDRE                                         r  insta/receivedAddress_reg[1]/C
                         clock pessimism             -0.498     1.475    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.085     1.560    insta/receivedAddress_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 insta/shiftRegister_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta/receivedAddress_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.549     1.462    insta/systemClock
    SLICE_X9Y74          FDRE                                         r  insta/shiftRegister_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.128     1.590 r  insta/shiftRegister_reg[5]/Q
                         net (fo=2, routed)           0.075     1.665    insta/shiftRegister_reg_n_0_[5]
    SLICE_X8Y74          FDRE                                         r  insta/receivedAddress_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.816     1.974    insta/systemClock
    SLICE_X8Y74          FDRE                                         r  insta/receivedAddress_reg[5]/C
                         clock pessimism             -0.498     1.475    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.007     1.482    insta/receivedAddress_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 insta/shiftRegister_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta/receivedAddress_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.041%)  route 0.129ns (43.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.549     1.462    insta/systemClock
    SLICE_X10Y74         FDRE                                         r  insta/shiftRegister_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  insta/shiftRegister_reg[6]/Q
                         net (fo=2, routed)           0.129     1.755    insta/shiftRegister_reg_n_0_[6]
    SLICE_X8Y74          FDRE                                         r  insta/receivedAddress_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.816     1.974    insta/systemClock
    SLICE_X8Y74          FDRE                                         r  insta/receivedAddress_reg[6]/C
                         clock pessimism             -0.478     1.495    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.053     1.548    insta/receivedAddress_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 insta/shiftRegisterSend_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta/shiftRegisterSend_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.552     1.465    insta/systemClock
    SLICE_X9Y71          FDRE                                         r  insta/shiftRegisterSend_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.128     1.593 r  insta/shiftRegisterSend_reg[6]/Q
                         net (fo=1, routed)           0.085     1.679    insta/shiftRegisterSend0[7]
    SLICE_X9Y71          LUT3 (Prop_lut3_I0_O)        0.101     1.780 r  insta/shiftRegisterSend[7]_i_2/O
                         net (fo=1, routed)           0.000     1.780    insta/shiftRegisterSend[7]_i_2_n_0
    SLICE_X9Y71          FDRE                                         r  insta/shiftRegisterSend_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.820     1.978    insta/systemClock
    SLICE_X9Y71          FDRE                                         r  insta/shiftRegisterSend_reg[7]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X9Y71          FDRE (Hold_fdre_C_D)         0.107     1.572    insta/shiftRegisterSend_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 insta/shiftRegister_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta/receivedAddress_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.100%)  route 0.140ns (49.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.549     1.462    insta/systemClock
    SLICE_X9Y75          FDRE                                         r  insta/shiftRegister_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.141     1.603 r  insta/shiftRegister_reg[0]/Q
                         net (fo=4, routed)           0.140     1.744    insta/shiftRegister_reg_n_0_[0]
    SLICE_X8Y75          FDRE                                         r  insta/receivedAddress_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.816     1.974    insta/systemClock
    SLICE_X8Y75          FDRE                                         r  insta/receivedAddress_reg[0]/C
                         clock pessimism             -0.498     1.475    
    SLICE_X8Y75          FDRE (Hold_fdre_C_D)         0.059     1.534    insta/receivedAddress_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 insta/shiftRegisterSend_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta/shiftRegisterSend_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.552     1.465    insta/systemClock
    SLICE_X9Y71          FDRE                                         r  insta/shiftRegisterSend_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.128     1.593 r  insta/shiftRegisterSend_reg[5]/Q
                         net (fo=1, routed)           0.086     1.679    insta/shiftRegisterSend0[6]
    SLICE_X9Y71          LUT3 (Prop_lut3_I0_O)        0.104     1.783 r  insta/shiftRegisterSend[6]_i_1/O
                         net (fo=1, routed)           0.000     1.783    insta/shiftRegisterSend[6]_i_1_n_0
    SLICE_X9Y71          FDRE                                         r  insta/shiftRegisterSend_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.820     1.978    insta/systemClock
    SLICE_X9Y71          FDRE                                         r  insta/shiftRegisterSend_reg[6]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X9Y71          FDRE (Hold_fdre_C_D)         0.107     1.572    insta/shiftRegisterSend_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 insta/byteCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta/byteCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.537%)  route 0.155ns (45.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.552     1.465    insta/systemClock
    SLICE_X11Y72         FDRE                                         r  insta/byteCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  insta/byteCounter_reg[1]/Q
                         net (fo=7, routed)           0.155     1.762    insta/byteCounter[1]
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.045     1.807 r  insta/byteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.807    insta/byteCounter[3]_i_2_n_0
    SLICE_X9Y72          FDRE                                         r  insta/byteCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.818     1.977    insta/systemClock
    SLICE_X9Y72          FDRE                                         r  insta/byteCounter_reg[3]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X9Y72          FDRE (Hold_fdre_C_D)         0.091     1.589    insta/byteCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 insta/sclShifted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta/shiftRegisterSend_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.134%)  route 0.193ns (50.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.550     1.463    insta/systemClock
    SLICE_X9Y73          FDRE                                         r  insta/sclShifted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  insta/sclShifted_reg/Q
                         net (fo=11, routed)          0.193     1.797    insta/sclShifted
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.045     1.842 r  insta/shiftRegisterSend[0]_i_1/O
                         net (fo=1, routed)           0.000     1.842    insta/shiftRegisterSend[0]_i_1_n_0
    SLICE_X8Y72          FDRE                                         r  insta/shiftRegisterSend_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.818     1.977    insta/systemClock
    SLICE_X8Y72          FDRE                                         r  insta/shiftRegisterSend_reg[0]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X8Y72          FDRE (Hold_fdre_C_D)         0.120     1.598    insta/shiftRegisterSend_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 insta/shiftRegisterSend_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insta/shiftRegisterSend_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.552     1.465    insta/systemClock
    SLICE_X9Y71          FDRE                                         r  insta/shiftRegisterSend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  insta/shiftRegisterSend_reg[1]/Q
                         net (fo=1, routed)           0.158     1.765    insta/shiftRegisterSend0[2]
    SLICE_X9Y71          LUT3 (Prop_lut3_I0_O)        0.045     1.810 r  insta/shiftRegisterSend[2]_i_1/O
                         net (fo=1, routed)           0.000     1.810    insta/shiftRegisterSend[2]_i_1_n_0
    SLICE_X9Y71          FDRE                                         r  insta/shiftRegisterSend_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.820     1.978    insta/systemClock
    SLICE_X9Y71          FDRE                                         r  insta/shiftRegisterSend_reg[2]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X9Y71          FDRE (Hold_fdre_C_D)         0.092     1.557    insta/shiftRegisterSend_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { systemClock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  systemClock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y72    insta/byteCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y72    insta/byteCounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y72    insta/byteCounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y72     insta/byteCounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y73    insta/dataReceived_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y73    insta/dataReceived_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y75     insta/receivedAddress_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y73    insta/dataReceived_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y73    insta/dataReceived_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y75     insta/receivedAddress_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y74     insta/receivedAddress_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y74     insta/receivedAddress_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y74     insta/receivedAddress_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y74     insta/receivedAddress_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y74     insta/receivedAddress_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y74     insta/receivedAddress_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y75     insta/rwBit_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y75     insta/receivedAddress_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y74     insta/receivedAddress_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y74     insta/receivedAddress_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y74     insta/receivedAddress_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y74     insta/receivedAddress_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y74     insta/receivedAddress_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y74     insta/receivedAddress_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y75     insta/rwBit_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y74     insta/shiftRegister_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y74     insta/shiftRegister_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
Hold  :           13  Failing Endpoints,  Worst Slack       -0.205ns,  Total Violation       -1.473ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 slowCounter/internalValue_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@430.000ns - clk_out1_clk_wiz_0 rise@426.667ns)
  Data Path Delay:        5.316ns  (logic 0.518ns (9.743%)  route 4.798ns (90.257%))
  Logic Levels:           0  
  Clock Path Skew:        3.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 434.833 - 430.000 ) 
    Source Clock Delay      (SCD):    1.547ns = ( 428.214 - 426.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    426.667   426.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   426.667 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.577   428.244    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   424.911 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   426.573    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   426.669 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.545   428.214    slowCounter/clk_out1
    SLICE_X8Y69          FDRE                                         r  slowCounter/internalValue_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518   428.732 r  slowCounter/internalValue_reg[26]/Q
                         net (fo=3, routed)           4.798   433.530    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    430.000   430.000 r  
    E3                                                0.000   430.000 r  systemClock (IN)
                         net (fo=0)                   0.000   430.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.418   431.418 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.862   433.280    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   433.371 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.462   434.833    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   434.833    
                         clock uncertainty           -0.276   434.557    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566   433.991    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        433.991    
                         arrival time                        -433.530    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 slowCounter/internalValue_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@430.000ns - clk_out1_clk_wiz_0 rise@426.667ns)
  Data Path Delay:        5.249ns  (logic 0.518ns (9.869%)  route 4.731ns (90.131%))
  Logic Levels:           0  
  Clock Path Skew:        3.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 434.827 - 430.000 ) 
    Source Clock Delay      (SCD):    1.547ns = ( 428.214 - 426.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    426.667   426.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   426.667 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.577   428.244    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   424.911 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   426.573    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   426.669 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.545   428.214    slowCounter/clk_out1
    SLICE_X8Y69          FDRE                                         r  slowCounter/internalValue_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518   428.732 r  slowCounter/internalValue_reg[24]/Q
                         net (fo=3, routed)           4.731   433.463    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    430.000   430.000 r  
    E3                                                0.000   430.000 r  systemClock (IN)
                         net (fo=0)                   0.000   430.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.418   431.418 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.862   433.280    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   433.371 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.456   434.827    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   434.827    
                         clock uncertainty           -0.276   434.551    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   433.985    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        433.985    
                         arrival time                        -433.463    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 slowCounter/internalValue_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@430.000ns - clk_out1_clk_wiz_0 rise@426.667ns)
  Data Path Delay:        5.249ns  (logic 0.518ns (9.869%)  route 4.731ns (90.131%))
  Logic Levels:           0  
  Clock Path Skew:        3.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 434.833 - 430.000 ) 
    Source Clock Delay      (SCD):    1.547ns = ( 428.214 - 426.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    426.667   426.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   426.667 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.577   428.244    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   424.911 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   426.573    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   426.669 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.545   428.214    slowCounter/clk_out1
    SLICE_X8Y69          FDRE                                         r  slowCounter/internalValue_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518   428.732 r  slowCounter/internalValue_reg[24]/Q
                         net (fo=3, routed)           4.731   433.463    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    430.000   430.000 r  
    E3                                                0.000   430.000 r  systemClock (IN)
                         net (fo=0)                   0.000   430.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.418   431.418 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.862   433.280    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   433.371 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.462   434.833    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   434.833    
                         clock uncertainty           -0.276   434.557    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   433.991    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        433.991    
                         arrival time                        -433.463    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 slowCounter/internalValue_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@430.000ns - clk_out1_clk_wiz_0 rise@426.667ns)
  Data Path Delay:        5.071ns  (logic 0.518ns (10.216%)  route 4.553ns (89.784%))
  Logic Levels:           0  
  Clock Path Skew:        3.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 434.827 - 430.000 ) 
    Source Clock Delay      (SCD):    1.546ns = ( 428.213 - 426.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    426.667   426.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   426.667 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.577   428.244    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   424.911 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   426.573    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   426.669 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.544   428.213    slowCounter/clk_out1
    SLICE_X8Y70          FDRE                                         r  slowCounter/internalValue_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.518   428.731 r  slowCounter/internalValue_reg[28]/Q
                         net (fo=3, routed)           4.553   433.283    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    430.000   430.000 r  
    E3                                                0.000   430.000 r  systemClock (IN)
                         net (fo=0)                   0.000   430.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.418   431.418 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.862   433.280    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   433.371 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.456   434.827    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   434.827    
                         clock uncertainty           -0.276   434.551    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   433.985    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        433.985    
                         arrival time                        -433.283    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 slowCounter/internalValue_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@430.000ns - clk_out1_clk_wiz_0 rise@426.667ns)
  Data Path Delay:        5.071ns  (logic 0.518ns (10.216%)  route 4.553ns (89.784%))
  Logic Levels:           0  
  Clock Path Skew:        3.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 434.833 - 430.000 ) 
    Source Clock Delay      (SCD):    1.546ns = ( 428.213 - 426.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    426.667   426.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   426.667 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.577   428.244    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   424.911 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   426.573    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   426.669 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.544   428.213    slowCounter/clk_out1
    SLICE_X8Y70          FDRE                                         r  slowCounter/internalValue_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.518   428.731 r  slowCounter/internalValue_reg[28]/Q
                         net (fo=3, routed)           4.553   433.283    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    430.000   430.000 r  
    E3                                                0.000   430.000 r  systemClock (IN)
                         net (fo=0)                   0.000   430.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.418   431.418 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.862   433.280    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   433.371 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.462   434.833    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   434.833    
                         clock uncertainty           -0.276   434.557    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566   433.991    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        433.991    
                         arrival time                        -433.283    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 slowCounter/internalValue_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@430.000ns - clk_out1_clk_wiz_0 rise@426.667ns)
  Data Path Delay:        5.023ns  (logic 0.518ns (10.312%)  route 4.505ns (89.688%))
  Logic Levels:           0  
  Clock Path Skew:        3.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 434.827 - 430.000 ) 
    Source Clock Delay      (SCD):    1.547ns = ( 428.214 - 426.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    426.667   426.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   426.667 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.577   428.244    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   424.911 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   426.573    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   426.669 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.545   428.214    slowCounter/clk_out1
    SLICE_X8Y69          FDRE                                         r  slowCounter/internalValue_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518   428.732 r  slowCounter/internalValue_reg[25]/Q
                         net (fo=3, routed)           4.505   433.237    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    430.000   430.000 r  
    E3                                                0.000   430.000 r  systemClock (IN)
                         net (fo=0)                   0.000   430.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.418   431.418 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.862   433.280    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   433.371 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.456   434.827    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   434.827    
                         clock uncertainty           -0.276   434.551    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   433.985    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        433.985    
                         arrival time                        -433.237    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 slowCounter/internalValue_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@430.000ns - clk_out1_clk_wiz_0 rise@426.667ns)
  Data Path Delay:        5.017ns  (logic 0.518ns (10.324%)  route 4.499ns (89.676%))
  Logic Levels:           0  
  Clock Path Skew:        3.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 434.827 - 430.000 ) 
    Source Clock Delay      (SCD):    1.547ns = ( 428.214 - 426.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    426.667   426.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   426.667 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.577   428.244    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   424.911 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   426.573    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   426.669 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.545   428.214    slowCounter/clk_out1
    SLICE_X8Y69          FDRE                                         r  slowCounter/internalValue_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518   428.732 r  slowCounter/internalValue_reg[27]/Q
                         net (fo=3, routed)           4.499   433.231    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    430.000   430.000 r  
    E3                                                0.000   430.000 r  systemClock (IN)
                         net (fo=0)                   0.000   430.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.418   431.418 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.862   433.280    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   433.371 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.456   434.827    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   434.827    
                         clock uncertainty           -0.276   434.551    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   433.985    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        433.985    
                         arrival time                        -433.231    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 slowCounter/internalValue_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@430.000ns - clk_out1_clk_wiz_0 rise@426.667ns)
  Data Path Delay:        5.022ns  (logic 0.518ns (10.315%)  route 4.504ns (89.685%))
  Logic Levels:           0  
  Clock Path Skew:        3.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 434.833 - 430.000 ) 
    Source Clock Delay      (SCD):    1.547ns = ( 428.214 - 426.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    426.667   426.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   426.667 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.577   428.244    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   424.911 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   426.573    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   426.669 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.545   428.214    slowCounter/clk_out1
    SLICE_X8Y69          FDRE                                         r  slowCounter/internalValue_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518   428.732 r  slowCounter/internalValue_reg[25]/Q
                         net (fo=3, routed)           4.504   433.235    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    430.000   430.000 r  
    E3                                                0.000   430.000 r  systemClock (IN)
                         net (fo=0)                   0.000   430.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.418   431.418 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.862   433.280    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   433.371 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.462   434.833    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   434.833    
                         clock uncertainty           -0.276   434.557    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566   433.991    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        433.991    
                         arrival time                        -433.235    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 slowCounter/internalValue_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@430.000ns - clk_out1_clk_wiz_0 rise@426.667ns)
  Data Path Delay:        5.016ns  (logic 0.518ns (10.327%)  route 4.498ns (89.673%))
  Logic Levels:           0  
  Clock Path Skew:        3.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 434.833 - 430.000 ) 
    Source Clock Delay      (SCD):    1.547ns = ( 428.214 - 426.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    426.667   426.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   426.667 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.577   428.244    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   424.911 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   426.573    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   426.669 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.545   428.214    slowCounter/clk_out1
    SLICE_X8Y69          FDRE                                         r  slowCounter/internalValue_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518   428.732 r  slowCounter/internalValue_reg[27]/Q
                         net (fo=3, routed)           4.498   433.230    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    430.000   430.000 r  
    E3                                                0.000   430.000 r  systemClock (IN)
                         net (fo=0)                   0.000   430.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.418   431.418 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.862   433.280    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   433.371 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.462   434.833    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   434.833    
                         clock uncertainty           -0.276   434.557    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566   433.991    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        433.991    
                         arrival time                        -433.229    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 slowCounter/internalValue_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@430.000ns - clk_out1_clk_wiz_0 rise@426.667ns)
  Data Path Delay:        5.002ns  (logic 0.518ns (10.356%)  route 4.484ns (89.644%))
  Logic Levels:           0  
  Clock Path Skew:        3.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 434.827 - 430.000 ) 
    Source Clock Delay      (SCD):    1.547ns = ( 428.214 - 426.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    426.667   426.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   426.667 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.577   428.244    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   424.911 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   426.573    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   426.669 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.545   428.214    slowCounter/clk_out1
    SLICE_X8Y69          FDRE                                         r  slowCounter/internalValue_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518   428.732 r  slowCounter/internalValue_reg[26]/Q
                         net (fo=3, routed)           4.484   433.216    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    430.000   430.000 r  
    E3                                                0.000   430.000 r  systemClock (IN)
                         net (fo=0)                   0.000   430.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.418   431.418 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.862   433.280    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   433.371 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.456   434.827    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   434.827    
                         clock uncertainty           -0.276   434.551    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   433.985    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        433.985    
                         arrival time                        -433.216    
  -------------------------------------------------------------------
                         slack                                  0.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.205ns  (arrival time - required time)
  Source:                 slowCounter/internalValue_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.418ns (10.111%)  route 3.716ns (89.889%))
  Logic Levels:           0  
  Clock Path Skew:        3.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.135ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.460     1.460    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.429     1.432    slowCounter/clk_out1
    SLICE_X8Y70          FDRE                                         r  slowCounter/internalValue_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.418     1.850 r  slowCounter/internalValue_reg[29]/Q
                         net (fo=3, routed)           3.716     5.566    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.583     5.135    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.135    
                         clock uncertainty            0.276     5.411    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.360     5.771    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.771    
                         arrival time                           5.566    
  -------------------------------------------------------------------
                         slack                                 -0.205    

Slack (VIOLATED) :        -0.200ns  (arrival time - required time)
  Source:                 slowCounter/internalValue_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 0.418ns (10.107%)  route 3.718ns (89.893%))
  Logic Levels:           0  
  Clock Path Skew:        3.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.131ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.460     1.460    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.429     1.432    slowCounter/clk_out1
    SLICE_X8Y70          FDRE                                         r  slowCounter/internalValue_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.418     1.850 r  slowCounter/internalValue_reg[29]/Q
                         net (fo=3, routed)           3.718     5.567    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.579     5.131    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.131    
                         clock uncertainty            0.276     5.407    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.360     5.767    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.767    
                         arrival time                           5.567    
  -------------------------------------------------------------------
                         slack                                 -0.200    

Slack (VIOLATED) :        -0.197ns  (arrival time - required time)
  Source:                 slowCounter/internalValue_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.418ns (10.095%)  route 3.723ns (89.905%))
  Logic Levels:           0  
  Clock Path Skew:        3.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.135ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.460     1.460    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.430     1.433    slowCounter/clk_out1
    SLICE_X8Y68          FDRE                                         r  slowCounter/internalValue_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.418     1.851 r  slowCounter/internalValue_reg[23]/Q
                         net (fo=4, routed)           3.723     5.573    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.583     5.135    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.135    
                         clock uncertainty            0.276     5.411    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.360     5.771    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.771    
                         arrival time                           5.573    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.192ns  (arrival time - required time)
  Source:                 slowCounter/internalValue_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.418ns (10.091%)  route 3.724ns (89.909%))
  Logic Levels:           0  
  Clock Path Skew:        3.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.131ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.460     1.460    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.430     1.433    slowCounter/clk_out1
    SLICE_X8Y68          FDRE                                         r  slowCounter/internalValue_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.418     1.851 r  slowCounter/internalValue_reg[23]/Q
                         net (fo=4, routed)           3.724     5.575    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.579     5.131    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.131    
                         clock uncertainty            0.276     5.407    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.360     5.767    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.767    
                         arrival time                           5.575    
  -------------------------------------------------------------------
                         slack                                 -0.192    

Slack (VIOLATED) :        -0.120ns  (arrival time - required time)
  Source:                 slowCounter/internalValue_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.418ns (9.908%)  route 3.801ns (90.092%))
  Logic Levels:           0  
  Clock Path Skew:        3.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.135ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.460     1.460    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.429     1.432    slowCounter/clk_out1
    SLICE_X8Y70          FDRE                                         r  slowCounter/internalValue_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.418     1.850 r  slowCounter/internalValue_reg[30]/Q
                         net (fo=3, routed)           3.801     5.650    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.583     5.135    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.135    
                         clock uncertainty            0.276     5.411    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.360     5.771    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.771    
                         arrival time                           5.650    
  -------------------------------------------------------------------
                         slack                                 -0.120    

Slack (VIOLATED) :        -0.115ns  (arrival time - required time)
  Source:                 slowCounter/internalValue_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.418ns (9.904%)  route 3.802ns (90.096%))
  Logic Levels:           0  
  Clock Path Skew:        3.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.131ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.460     1.460    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.429     1.432    slowCounter/clk_out1
    SLICE_X8Y70          FDRE                                         r  slowCounter/internalValue_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.418     1.850 r  slowCounter/internalValue_reg[30]/Q
                         net (fo=3, routed)           3.802     5.652    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.579     5.131    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.131    
                         clock uncertainty            0.276     5.407    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.360     5.767    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.767    
                         arrival time                           5.652    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.082ns  (arrival time - required time)
  Source:                 slowCounter/internalValue_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.418ns (9.829%)  route 3.835ns (90.171%))
  Logic Levels:           0  
  Clock Path Skew:        3.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.131ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.460     1.460    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.429     1.432    slowCounter/clk_out1
    SLICE_X8Y69          FDRE                                         r  slowCounter/internalValue_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.418     1.850 r  slowCounter/internalValue_reg[26]/Q
                         net (fo=3, routed)           3.835     5.685    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.579     5.131    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.131    
                         clock uncertainty            0.276     5.407    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.360     5.767    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.767    
                         arrival time                           5.685    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 slowCounter/internalValue_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.418ns (9.788%)  route 3.853ns (90.212%))
  Logic Levels:           0  
  Clock Path Skew:        3.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.135ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.460     1.460    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.429     1.432    slowCounter/clk_out1
    SLICE_X8Y69          FDRE                                         r  slowCounter/internalValue_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.418     1.850 r  slowCounter/internalValue_reg[25]/Q
                         net (fo=3, routed)           3.853     5.702    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.583     5.135    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.135    
                         clock uncertainty            0.276     5.411    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.360     5.771    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.771    
                         arrival time                           5.702    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.063ns  (arrival time - required time)
  Source:                 slowCounter/internalValue_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.418ns (9.784%)  route 3.854ns (90.216%))
  Logic Levels:           0  
  Clock Path Skew:        3.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.131ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.460     1.460    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.429     1.432    slowCounter/clk_out1
    SLICE_X8Y69          FDRE                                         r  slowCounter/internalValue_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.418     1.850 r  slowCounter/internalValue_reg[25]/Q
                         net (fo=3, routed)           3.854     5.704    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.579     5.131    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.131    
                         clock uncertainty            0.276     5.407    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.360     5.767    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.767    
                         arrival time                           5.704    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 slowCounter/internalValue_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.418ns (9.774%)  route 3.859ns (90.226%))
  Logic Levels:           0  
  Clock Path Skew:        3.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.135ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.460     1.460    clockDivider/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockDivider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.429     1.432    slowCounter/clk_out1
    SLICE_X8Y69          FDRE                                         r  slowCounter/internalValue_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.418     1.850 r  slowCounter/internalValue_reg[27]/Q
                         net (fo=3, routed)           3.859     5.709    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  systemClock (IN)
                         net (fo=0)                   0.000     0.000    systemClock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  systemClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    systemClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  systemClock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.583     5.135    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.135    
                         clock uncertainty            0.276     5.411    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.360     5.771    temperatureDataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.771    
                         arrival time                           5.709    
  -------------------------------------------------------------------
                         slack                                 -0.062    





