<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>EOR (immediate) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">EOR (immediate)</h2><p>Bitwise exclusive-OR with immediate (unpredicated)</p>
      <p class="aml">This instruction performs a bitwise exclusive-OR on an immediate with
each 64-bit element of the source vector,
and destructively places the results in the corresponding elements of the  source vector. The immediate is a 64-bit value consisting of a single run of ones or zeros
repeating every 2, 4, 8, 16, 32 or 64 bits. This instruction is unpredicated.</p>
    <p class="desc">This instruction is used by the pseudo-instruction <a href="eon_eor_z_zi.html" title="Bitwise exclusive-OR with inverted immediate (unpredicated)">EON</a>.</p>
    <h3 class="classheading"><a id="iclass_sve"/>SVE<span style="font-size:smaller;"><br/>(FEAT_SVE || FEAT_SME)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td colspan="13" class="lr">imm13</td><td colspan="5" class="lr">Zdn</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td/><td colspan="2" class="droppedname">opc</td><td colspan="2"/><td colspan="2"/><td colspan="13"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="eor_z_zi_"/><p class="asm-code">EOR  <a href="#Zdn__2" title="Is the name of the source and destination scalable vector register, encoded in the &quot;Zdn&quot; field.">&lt;Zdn&gt;</a>.<a href="#T__12" title="Is the size specifier, ">&lt;T&gt;</a>, <a href="#Zdn__2" title="Is the name of the source and destination scalable vector register, encoded in the &quot;Zdn&quot; field.">&lt;Zdn&gt;</a>.<a href="#T__12" title="Is the size specifier, ">&lt;T&gt;</a>, #<a href="#const" title="Is a 64, 32, 16 or 8-bit bitmask consisting of replicated 2, 4, 8, 16, 32 or 64 bit fields, each field containing a rotated run of non-zero bits, encoded in the &quot;imm13&quot; field.">&lt;const&gt;</a></p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE) &amp;&amp; !IsFeatureImplemented(FEAT_SME) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let dn : integer = UInt(Zdn);
var imm : bits(64);
(imm, -) = <a href="shared_pseudocode.html#func_DecodeBitMasks_5" title="">DecodeBitMasks</a>{64}(imm13[12], imm13[5:0], imm13[11:6], TRUE);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zdn&gt;</td><td><a id="Zdn__2"/>
        
          <p class="aml">Is the name of the source and destination scalable vector register, encoded in the "Zdn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;T&gt;</td><td><a id="T__12"/>
        <p>Is the size specifier, 
          encoded in
          <q>imm13</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">imm13</th>
                <th class="symbol">&lt;T&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0xxxxxx0xxxxx</td>
                <td class="symbol">S</td>
              </tr>
              <tr>
                <td class="bitfield">0xxxxxx10xxxx</td>
                <td class="symbol">H</td>
              </tr>
              <tr>
                <td class="bitfield">0xxxxxx110xxx</td>
                <td class="symbol">B</td>
              </tr>
              <tr>
                <td class="bitfield">0xxxxxx1110xx</td>
                <td class="symbol">B</td>
              </tr>
              <tr>
                <td class="bitfield">0xxxxxx11110x</td>
                <td class="symbol">B</td>
              </tr>
              <tr>
                <td class="bitfield">0xxxxxx11111x</td>
                <td class="symbol">RESERVED</td>
              </tr>
              <tr>
                <td class="bitfield">1xxxxxxxxxxxx</td>
                <td class="symbol">D</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;const&gt;</td><td><a id="const"/>
        
          <p class="aml">Is a 64, 32, 16 or 8-bit bitmask consisting of replicated 2, 4, 8, 16, 32 or 64 bit fields, each field containing a rotated run of non-zero bits, encoded in the "imm13" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckSVEEnabled();
let VL : integer{} = CurrentVL();
let elements : integer = VL DIV 64;
let operand : bits(VL) = Z{}(dn);
var result : bits(VL);

for e = 0 to elements-1 do
    let element1 : bits(64) = operand[e*:64];
    result[e*:64] = element1 XOR imm;
end;

<a href="shared_pseudocode.html#accessor_Z_2" title="">Z</a>{VL}(dn) = result;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
        <p class="aml">This instruction might be immediately preceded in program order by a <span class="asm-code">MOVPRFX</span> instruction. The <span class="asm-code">MOVPRFX</span> must conform to all of the following requirements, otherwise the behavior of the <span class="asm-code">MOVPRFX</span> and this instruction is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>:</p>
        <ul>
          <li>
            The <span class="asm-code">MOVPRFX</span> must be unpredicated.
          </li>
          <li>
            The <span class="asm-code">MOVPRFX</span> must specify the same destination register as this instruction.
          </li>
          <li>
            The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.
          </li>
        </ul>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
