{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574192312144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574192312145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 20:38:31 2019 " "Processing started: Tue Nov 19 20:38:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574192312145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192312145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta trx -c trx " "Command: quartus_sta trx -c trx" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192312145 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "TimeQuest Timing Analyzer" 0 0 1574192312355 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192312649 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192312715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192312715 ""}
{ "Info" "ISTA_SDC_FOUND" "trx.sdc " "Reading SDC File: 'trx.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313414 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 19 inst19\|clk_out net " "Ignored filter at trx.sdc(19): inst19\|clk_out could not be matched with a net" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name tx_upsample_clk -period 10000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst19\|clk_out\}\] " "create_clock -name tx_upsample_clk -period 10000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst19\|clk_out\}\]" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574192313453 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313453 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 21 SDA port " "Ignored filter at trx.sdc(21): SDA could not be matched with a port" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313453 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 21 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name SDA_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SDA\}\] " "create_clock -name SDA_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SDA\}\]" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574192313453 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313453 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 22 SCL port " "Ignored filter at trx.sdc(22): SCL could not be matched with a port" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313453 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 22 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name SCL_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SCL\}\] " "create_clock -name SCL_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SCL\}\]" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574192313453 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313453 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 23 inst11\|Strobe net " "Ignored filter at trx.sdc(23): inst11\|Strobe could not be matched with a net" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313453 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 23 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(23): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name I2C_Strobe_clk -period 100000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst11\|Strobe\}\] " "create_clock -name I2C_Strobe_clk -period 100000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst11\|Strobe\}\]" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574192313454 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313454 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 24 inst4\|ClkCounter\[10\] net " "Ignored filter at trx.sdc(24): inst4\|ClkCounter\[10\] could not be matched with a net" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 24 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(24): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name ADC_slow_clk -period 100000.000 -waveform \{ 0.000 50000.000 \} \[get_nets \{inst4\|ClkCounter\[10\]\}\] " "create_clock -name ADC_slow_clk -period 100000.000 -waveform \{ 0.000 50000.000 \} \[get_nets \{inst4\|ClkCounter\[10\]\}\]" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574192313454 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313454 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 41 PLL_C0 clock " "Ignored filter at trx.sdc(41): PLL_C0 could not be matched with a clock" {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 41 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(41): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574192313455 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 42 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(42): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574192313455 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 45 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(45): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574192313455 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 46 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(46): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574192313456 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313456 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 61 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(61): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574192313456 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313456 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 62 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(62): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574192313456 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313456 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 65 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(65): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574192313457 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313457 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 66 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(66): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574192313457 ""}  } { { "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" "" { Text "/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/trx.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313457 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ad7760_interface:inst0\|clk_counter\[10\] " "Node: ad7760_interface:inst0\|clk_counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|start_write ad7760_interface:inst0\|clk_counter\[10\] " "Register ad7760_interface:inst0\|start_write is being clocked by ad7760_interface:inst0\|clk_counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574192313485 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313485 "|trx|ad7760_interface:inst0|clk_counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2s_master:inst37\|clockdiv\[2\] " "Node: i2s_master:inst37\|clockdiv\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2s_master:inst37\|\\bitclk:bitcount\[0\] i2s_master:inst37\|clockdiv\[2\] " "Register i2s_master:inst37\|\\bitclk:bitcount\[0\] is being clocked by i2s_master:inst37\|clockdiv\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574192313485 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313485 "|trx|i2s_master:inst37|clockdiv[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_slave:inst41\|Strobe " "Node: i2c_slave:inst41\|Strobe was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register setup_interface:inst12\|i2s_iq_audio i2c_slave:inst41\|Strobe " "Register setup_interface:inst12\|i2s_iq_audio is being clocked by i2c_slave:inst41\|Strobe" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574192313485 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313485 "|trx|i2c_slave:inst41|Strobe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_bridge:inst35\|SCL_int " "Node: i2c_bridge:inst35\|SCL_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_slave:inst41\|indata\[43\] i2c_bridge:inst35\|SCL_int " "Register i2c_slave:inst41\|indata\[43\] is being clocked by i2c_bridge:inst35\|SCL_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574192313485 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313485 "|trx|i2c_bridge:inst35|SCL_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_bridge:inst35\|SDA_int_out " "Node: i2c_bridge:inst35\|SDA_int_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_slave:inst41\|start i2c_bridge:inst35\|SDA_int_out " "Register i2c_slave:inst41\|start is being clocked by i2c_bridge:inst35\|SDA_int_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574192313486 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313486 "|trx|i2c_bridge:inst35|SDA_int_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_nDRDY " "Node: ADC_nDRDY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|sample ADC_nDRDY " "Register ad7760_interface:inst0\|sample is being clocked by ADC_nDRDY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574192313486 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313486 "|trx|ADC_nDRDY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tx_upsample2:inst\|clk_out " "Node: tx_upsample2:inst\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register weaver_tx_mult:inst18\|tx_synchbuff:inst2\|req tx_upsample2:inst\|clk_out " "Register weaver_tx_mult:inst18\|tx_synchbuff:inst2\|req is being clocked by tx_upsample2:inst\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574192313486 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313486 "|trx|tx_upsample2:inst|clk_out"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "A_clk_DAC inst3\|A_clk\|q " "No paths exist between clock target \"inst3\|A_clk\|q\" of clock \"A_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313552 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "B_clk_DAC inst3\|B_clk\|q " "No paths exist between clock target \"inst3\|B_clk\|q\" of clock \"B_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313553 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) clk20 (Rise) setup and hold " "From Slow_clk (Rise) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192313592 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Fall) clk20 (Rise) setup and hold " "From Slow_clk (Fall) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192313592 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FS_clk (Rise) FS_clk (Rise) setup and hold " "From FS_clk (Rise) to FS_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192313592 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CODEC_Serial_clk (Fall) tx_rx_sample_clk (Rise) setup and hold " "From CODEC_Serial_clk (Fall) to tx_rx_sample_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192313592 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) Slow_clk (Rise) setup and hold " "From Slow_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192313592 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) Slow_clk (Rise) setup and hold " "From POR_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192313592 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) Slow_clk (Rise) setup and hold " "From POR_clk (Fall) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192313592 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk240 (Rise) clk240 (Rise) setup and hold " "From clk240 (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192313592 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) clk240 (Rise) setup and hold " "From A_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192313592 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "B_clk_DAC (Rise) clk240 (Rise) setup and hold " "From B_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192313592 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk20 (Rise) A_clk_DAC (Rise) setup and hold " "From clk20 (Rise) to A_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192313592 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "B_clk_DAC (Rise) A_clk_DAC (Rise) setup and hold " "From B_clk_DAC (Rise) to A_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192313592 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) A_clk_DAC (Fall) setup and hold " "From Slow_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192313592 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) A_clk_DAC (Fall) setup and hold " "From POR_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192313592 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) A_clk_DAC (Fall) setup and hold " "From POR_clk (Fall) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192313592 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk20 (Rise) B_clk_DAC (Rise) setup and hold " "From clk20 (Rise) to B_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192313592 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk20 (Fall) B_clk_DAC (Rise) setup and hold " "From clk20 (Fall) to B_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192313592 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) B_clk_DAC (Rise) setup and hold " "From A_clk_DAC (Rise) to B_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192313592 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313592 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ADC_clk (Rise) clk20 (Rise) 0.020 0.030 " "Setup clock transfer from ADC_clk (Rise) to clk20 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1574192313593 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ADC_clk (Rise) clk20 (Rise) 0.020 0.030 " "Hold clock transfer from ADC_clk (Rise) to clk20 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1574192313593 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk20 (Rise) ADC_clk (Rise) 0.020 0.030 " "Setup clock transfer from clk20 (Rise) to ADC_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1574192313593 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk20 (Rise) ADC_clk (Rise) 0.020 0.030 " "Hold clock transfer from clk20 (Rise) to ADC_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1574192313593 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313593 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1574192313594 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1574192313609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.634 " "Worst-case setup slack is 0.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192313956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192313956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.634               0.000 clk240  " "    0.634               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192313956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.007               0.000 B_clk_DAC  " "    1.007               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192313956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.281               0.000 A_clk_DAC  " "    2.281               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192313956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.143               0.000 clk20  " "    9.143               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192313956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.592               0.000 tx_rx_sample_clk  " "   20.592               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192313956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.957               0.000 ADC_clk  " "   46.957               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192313956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  497.266               0.000 CODEC_Serial_clk  " "  497.266               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192313956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4989.485               0.000 FS_clk  " " 4989.485               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192313956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49998.293               0.000 Slow_clk  " "49998.293               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192313956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192313956 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1574192314035 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192314035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.112 " "Worst-case hold slack is -0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.112              -0.340 A_clk_DAC  " "   -0.112              -0.340 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 B_clk_DAC  " "    0.359               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 tx_rx_sample_clk  " "    0.419               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk20  " "    0.452               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 clk240  " "    0.465               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 CODEC_Serial_clk  " "    0.477               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Slow_clk  " "    0.485               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 FS_clk  " "    0.529               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.849               0.000 ADC_clk  " "    0.849               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192314035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.104 " "Worst-case recovery slack is 48.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.104               0.000 ADC_clk  " "   48.104               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.286               0.000 tx_rx_sample_clk  " "   48.286               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192314038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.904 " "Worst-case removal slack is 0.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.904               0.000 tx_rx_sample_clk  " "    0.904               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.293               0.000 ADC_clk  " "    1.293               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192314041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.679 " "Worst-case minimum pulse width slack is 1.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.679               0.000 clk240  " "    1.679               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.737               0.000 B_clk_DAC  " "    3.737               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.749               0.000 A_clk_DAC  " "    3.749               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.403               0.000 clk20  " "   24.403               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.783               0.000 ADC_clk  " "   24.783               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.751               0.000 CODEC_Serial_clk  " "  499.751               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.635               0.000 tx_rx_sample_clk  " "  799.635               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.727               0.000 FS_clk  " "  799.727               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.978               0.000 rx_sample_clk  " "  799.978               0.000 rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.696               0.000 Slow_clk  " "49999.696               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192314046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192314046 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 55 synchronizer chains. " "Report Metastability: Found 55 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574192314652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 55 " "Number of Synchronizer Chains Found: 55" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574192314652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574192314652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574192314652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.493 ns " "Worst Case Available Settling Time: 7.493 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574192314652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574192314652 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192314652 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1574192314663 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192314729 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192318315 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ad7760_interface:inst0\|clk_counter\[10\] " "Node: ad7760_interface:inst0\|clk_counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|start_write ad7760_interface:inst0\|clk_counter\[10\] " "Register ad7760_interface:inst0\|start_write is being clocked by ad7760_interface:inst0\|clk_counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574192318943 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192318943 "|trx|ad7760_interface:inst0|clk_counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2s_master:inst37\|clockdiv\[2\] " "Node: i2s_master:inst37\|clockdiv\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2s_master:inst37\|\\bitclk:bitcount\[0\] i2s_master:inst37\|clockdiv\[2\] " "Register i2s_master:inst37\|\\bitclk:bitcount\[0\] is being clocked by i2s_master:inst37\|clockdiv\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574192318943 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192318943 "|trx|i2s_master:inst37|clockdiv[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_slave:inst41\|Strobe " "Node: i2c_slave:inst41\|Strobe was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register setup_interface:inst12\|i2s_iq_audio i2c_slave:inst41\|Strobe " "Register setup_interface:inst12\|i2s_iq_audio is being clocked by i2c_slave:inst41\|Strobe" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574192318943 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192318943 "|trx|i2c_slave:inst41|Strobe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_bridge:inst35\|SCL_int " "Node: i2c_bridge:inst35\|SCL_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_slave:inst41\|indata\[43\] i2c_bridge:inst35\|SCL_int " "Register i2c_slave:inst41\|indata\[43\] is being clocked by i2c_bridge:inst35\|SCL_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574192318943 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192318943 "|trx|i2c_bridge:inst35|SCL_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_bridge:inst35\|SDA_int_out " "Node: i2c_bridge:inst35\|SDA_int_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_slave:inst41\|start i2c_bridge:inst35\|SDA_int_out " "Register i2c_slave:inst41\|start is being clocked by i2c_bridge:inst35\|SDA_int_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574192318943 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192318943 "|trx|i2c_bridge:inst35|SDA_int_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_nDRDY " "Node: ADC_nDRDY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|sample ADC_nDRDY " "Register ad7760_interface:inst0\|sample is being clocked by ADC_nDRDY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574192318943 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192318943 "|trx|ADC_nDRDY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tx_upsample2:inst\|clk_out " "Node: tx_upsample2:inst\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register weaver_tx_mult:inst18\|tx_synchbuff:inst2\|req tx_upsample2:inst\|clk_out " "Register weaver_tx_mult:inst18\|tx_synchbuff:inst2\|req is being clocked by tx_upsample2:inst\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574192318944 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192318944 "|trx|tx_upsample2:inst|clk_out"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "A_clk_DAC inst3\|A_clk\|q " "No paths exist between clock target \"inst3\|A_clk\|q\" of clock \"A_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192318955 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "B_clk_DAC inst3\|B_clk\|q " "No paths exist between clock target \"inst3\|B_clk\|q\" of clock \"B_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192318955 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) clk20 (Rise) setup and hold " "From Slow_clk (Rise) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192318958 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Fall) clk20 (Rise) setup and hold " "From Slow_clk (Fall) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192318958 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FS_clk (Rise) FS_clk (Rise) setup and hold " "From FS_clk (Rise) to FS_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192318958 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CODEC_Serial_clk (Fall) tx_rx_sample_clk (Rise) setup and hold " "From CODEC_Serial_clk (Fall) to tx_rx_sample_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192318958 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) Slow_clk (Rise) setup and hold " "From Slow_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192318958 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) Slow_clk (Rise) setup and hold " "From POR_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192318958 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) Slow_clk (Rise) setup and hold " "From POR_clk (Fall) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192318958 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk240 (Rise) clk240 (Rise) setup and hold " "From clk240 (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192318958 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) clk240 (Rise) setup and hold " "From A_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192318958 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "B_clk_DAC (Rise) clk240 (Rise) setup and hold " "From B_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192318958 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk20 (Rise) A_clk_DAC (Rise) setup and hold " "From clk20 (Rise) to A_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192318958 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "B_clk_DAC (Rise) A_clk_DAC (Rise) setup and hold " "From B_clk_DAC (Rise) to A_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192318958 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) A_clk_DAC (Fall) setup and hold " "From Slow_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192318958 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) A_clk_DAC (Fall) setup and hold " "From POR_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192318958 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) A_clk_DAC (Fall) setup and hold " "From POR_clk (Fall) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192318958 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk20 (Rise) B_clk_DAC (Rise) setup and hold " "From clk20 (Rise) to B_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192318958 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk20 (Fall) B_clk_DAC (Rise) setup and hold " "From clk20 (Fall) to B_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192318958 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) B_clk_DAC (Rise) setup and hold " "From A_clk_DAC (Rise) to B_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192318958 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192318958 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ADC_clk (Rise) clk20 (Rise) 0.020 0.030 " "Setup clock transfer from ADC_clk (Rise) to clk20 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1574192318959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ADC_clk (Rise) clk20 (Rise) 0.020 0.030 " "Hold clock transfer from ADC_clk (Rise) to clk20 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1574192318959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk20 (Rise) ADC_clk (Rise) 0.020 0.030 " "Setup clock transfer from clk20 (Rise) to ADC_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1574192318959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk20 (Rise) ADC_clk (Rise) 0.020 0.030 " "Hold clock transfer from clk20 (Rise) to ADC_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1574192318959 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192318959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.887 " "Worst-case setup slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 clk240  " "    0.887               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.431               0.000 B_clk_DAC  " "    1.431               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.294               0.000 A_clk_DAC  " "    2.294               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.829               0.000 clk20  " "    9.829               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.775               0.000 tx_rx_sample_clk  " "   20.775               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.104               0.000 ADC_clk  " "   47.104               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  497.463               0.000 CODEC_Serial_clk  " "  497.463               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4990.129               0.000 FS_clk  " " 4990.129               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49998.418               0.000 Slow_clk  " "49998.418               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192319147 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1574192319220 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192319220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.225 " "Worst-case hold slack is -0.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.225              -1.316 A_clk_DAC  " "   -0.225              -1.316 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 B_clk_DAC  " "    0.239               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 clk20  " "    0.400               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 tx_rx_sample_clk  " "    0.401               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 clk240  " "    0.417               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 Slow_clk  " "    0.423               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 CODEC_Serial_clk  " "    0.451               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 FS_clk  " "    0.493               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.802               0.000 ADC_clk  " "    0.802               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192319224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.265 " "Worst-case recovery slack is 48.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.265               0.000 ADC_clk  " "   48.265               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.420               0.000 tx_rx_sample_clk  " "   48.420               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192319232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.859 " "Worst-case removal slack is 0.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.859               0.000 tx_rx_sample_clk  " "    0.859               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.201               0.000 ADC_clk  " "    1.201               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192319238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.679 " "Worst-case minimum pulse width slack is 1.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.679               0.000 clk240  " "    1.679               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.633               0.000 A_clk_DAC  " "    3.633               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.705               0.000 B_clk_DAC  " "    3.705               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.424               0.000 clk20  " "   24.424               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.767               0.000 ADC_clk  " "   24.767               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.645               0.000 CODEC_Serial_clk  " "  499.645               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.558               0.000 tx_rx_sample_clk  " "  799.558               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.653               0.000 FS_clk  " "  799.653               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.974               0.000 rx_sample_clk  " "  799.974               0.000 rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.654               0.000 Slow_clk  " "49999.654               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192319246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192319246 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 55 synchronizer chains. " "Report Metastability: Found 55 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574192319894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 55 " "Number of Synchronizer Chains Found: 55" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574192319894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574192319894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574192319894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.614 ns " "Worst Case Available Settling Time: 7.614 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574192319894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574192319894 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192319894 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1574192319908 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ad7760_interface:inst0\|clk_counter\[10\] " "Node: ad7760_interface:inst0\|clk_counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|start_write ad7760_interface:inst0\|clk_counter\[10\] " "Register ad7760_interface:inst0\|start_write is being clocked by ad7760_interface:inst0\|clk_counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574192320281 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192320281 "|trx|ad7760_interface:inst0|clk_counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2s_master:inst37\|clockdiv\[2\] " "Node: i2s_master:inst37\|clockdiv\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2s_master:inst37\|\\bitclk:bitcount\[0\] i2s_master:inst37\|clockdiv\[2\] " "Register i2s_master:inst37\|\\bitclk:bitcount\[0\] is being clocked by i2s_master:inst37\|clockdiv\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574192320281 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192320281 "|trx|i2s_master:inst37|clockdiv[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_slave:inst41\|Strobe " "Node: i2c_slave:inst41\|Strobe was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register setup_interface:inst12\|i2s_iq_audio i2c_slave:inst41\|Strobe " "Register setup_interface:inst12\|i2s_iq_audio is being clocked by i2c_slave:inst41\|Strobe" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574192320281 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192320281 "|trx|i2c_slave:inst41|Strobe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_bridge:inst35\|SCL_int " "Node: i2c_bridge:inst35\|SCL_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_slave:inst41\|indata\[43\] i2c_bridge:inst35\|SCL_int " "Register i2c_slave:inst41\|indata\[43\] is being clocked by i2c_bridge:inst35\|SCL_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574192320281 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192320281 "|trx|i2c_bridge:inst35|SCL_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_bridge:inst35\|SDA_int_out " "Node: i2c_bridge:inst35\|SDA_int_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_slave:inst41\|start i2c_bridge:inst35\|SDA_int_out " "Register i2c_slave:inst41\|start is being clocked by i2c_bridge:inst35\|SDA_int_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574192320282 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192320282 "|trx|i2c_bridge:inst35|SDA_int_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_nDRDY " "Node: ADC_nDRDY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|sample ADC_nDRDY " "Register ad7760_interface:inst0\|sample is being clocked by ADC_nDRDY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574192320282 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192320282 "|trx|ADC_nDRDY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tx_upsample2:inst\|clk_out " "Node: tx_upsample2:inst\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register weaver_tx_mult:inst18\|tx_synchbuff:inst2\|req tx_upsample2:inst\|clk_out " "Register weaver_tx_mult:inst18\|tx_synchbuff:inst2\|req is being clocked by tx_upsample2:inst\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574192320282 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192320282 "|trx|tx_upsample2:inst|clk_out"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "A_clk_DAC inst3\|A_clk\|q " "No paths exist between clock target \"inst3\|A_clk\|q\" of clock \"A_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192320293 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "B_clk_DAC inst3\|B_clk\|q " "No paths exist between clock target \"inst3\|B_clk\|q\" of clock \"B_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192320293 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) clk20 (Rise) setup and hold " "From Slow_clk (Rise) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192320296 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Fall) clk20 (Rise) setup and hold " "From Slow_clk (Fall) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192320296 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FS_clk (Rise) FS_clk (Rise) setup and hold " "From FS_clk (Rise) to FS_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192320296 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CODEC_Serial_clk (Fall) tx_rx_sample_clk (Rise) setup and hold " "From CODEC_Serial_clk (Fall) to tx_rx_sample_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192320296 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) Slow_clk (Rise) setup and hold " "From Slow_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192320296 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) Slow_clk (Rise) setup and hold " "From POR_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192320296 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) Slow_clk (Rise) setup and hold " "From POR_clk (Fall) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192320296 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk240 (Rise) clk240 (Rise) setup and hold " "From clk240 (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192320296 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) clk240 (Rise) setup and hold " "From A_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192320296 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "B_clk_DAC (Rise) clk240 (Rise) setup and hold " "From B_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192320296 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk20 (Rise) A_clk_DAC (Rise) setup and hold " "From clk20 (Rise) to A_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192320296 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "B_clk_DAC (Rise) A_clk_DAC (Rise) setup and hold " "From B_clk_DAC (Rise) to A_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192320296 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) A_clk_DAC (Fall) setup and hold " "From Slow_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192320296 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) A_clk_DAC (Fall) setup and hold " "From POR_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192320296 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) A_clk_DAC (Fall) setup and hold " "From POR_clk (Fall) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192320296 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk20 (Rise) B_clk_DAC (Rise) setup and hold " "From clk20 (Rise) to B_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192320296 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk20 (Fall) B_clk_DAC (Rise) setup and hold " "From clk20 (Fall) to B_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192320296 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) B_clk_DAC (Rise) setup and hold " "From A_clk_DAC (Rise) to B_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574192320296 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192320296 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ADC_clk (Rise) clk20 (Rise) 0.020 0.030 " "Setup clock transfer from ADC_clk (Rise) to clk20 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1574192320296 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ADC_clk (Rise) clk20 (Rise) 0.020 0.030 " "Hold clock transfer from ADC_clk (Rise) to clk20 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1574192320296 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk20 (Rise) ADC_clk (Rise) 0.020 0.030 " "Setup clock transfer from clk20 (Rise) to ADC_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1574192320296 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk20 (Rise) ADC_clk (Rise) 0.020 0.030 " "Hold clock transfer from clk20 (Rise) to ADC_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1574192320296 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192320296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.163 " "Worst-case setup slack is 2.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.163               0.000 A_clk_DAC  " "    2.163               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.246               0.000 clk240  " "    2.246               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.063               0.000 B_clk_DAC  " "    5.063               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.084               0.000 clk20  " "   17.084               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.555               0.000 tx_rx_sample_clk  " "   22.555               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.672               0.000 ADC_clk  " "   48.672               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  498.171               0.000 CODEC_Serial_clk  " "  498.171               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4995.153               0.000 FS_clk  " " 4995.153               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.302               0.000 Slow_clk  " "49999.302               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192320382 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1574192320457 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192320457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.050 " "Worst-case hold slack is -0.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050              -0.091 A_clk_DAC  " "   -0.050              -0.091 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 B_clk_DAC  " "    0.134               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 tx_rx_sample_clk  " "    0.137               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 CODEC_Serial_clk  " "    0.178               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 clk20  " "    0.184               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 Slow_clk  " "    0.192               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 clk240  " "    0.194               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 FS_clk  " "    0.206               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 ADC_clk  " "    0.257               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192320465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.215 " "Worst-case recovery slack is 49.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.215               0.000 ADC_clk  " "   49.215               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.237               0.000 tx_rx_sample_clk  " "   49.237               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192320475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.147 " "Worst-case removal slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 tx_rx_sample_clk  " "    0.147               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 ADC_clk  " "    0.492               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192320485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.830 " "Worst-case minimum pulse width slack is 1.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.830               0.000 clk240  " "    1.830               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.802               0.000 A_clk_DAC  " "    3.802               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.818               0.000 B_clk_DAC  " "    3.818               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.198               0.000 clk20  " "   24.198               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.830               0.000 ADC_clk  " "   24.830               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.142               0.000 CODEC_Serial_clk  " "  499.142               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.894               0.000 tx_rx_sample_clk  " "  799.894               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  800.000               0.000 FS_clk  " "  800.000               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  800.000               0.000 rx_sample_clk  " "  800.000               0.000 rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.772               0.000 Slow_clk  " "49999.772               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574192320496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192320496 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 55 synchronizer chains. " "Report Metastability: Found 55 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574192321234 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 55 " "Number of Synchronizer Chains Found: 55" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574192321234 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574192321234 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574192321234 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.682 ns " "Worst Case Available Settling Time: 9.682 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574192321234 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574192321234 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192321234 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192321700 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192321714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 107 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1120 " "Peak virtual memory: 1120 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574192321909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 20:38:41 2019 " "Processing ended: Tue Nov 19 20:38:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574192321909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574192321909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574192321909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574192321909 ""}
