{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 21:38:52 2013 " "Info: Processing started: Tue Dec 17 21:38:52 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DESIGN3TG -c DESIGN3TG " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DESIGN3TG -c DESIGN3TG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_Y " "Info: Assuming node \"CLK_Y\" is an undefined clock" {  } { { "DESIGN3TG.vhd" "" { Text "Z:/DESIGN3TG/DESIGN3TG.vhd" 8 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_Y" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_Y register lpm_counter:\\P1:CURRENT_CNT\[1\]_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] register lpm_counter:\\P1:CURRENT_CNT\[1\]_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\] 35.97 MHz 27.8 ns Internal " "Info: Clock \"CLK_Y\" has Internal fmax of 35.97 MHz between source register \"lpm_counter:\\P1:CURRENT_CNT\[1\]_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\" and destination register \"lpm_counter:\\P1:CURRENT_CNT\[1\]_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]\" (period= 27.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.800 ns + Longest register register " "Info: + Longest register to register delay is 23.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:\\P1:CURRENT_CNT\[1\]_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 1 REG LC5_A2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_A2; Fanout = 4; REG Node = 'lpm_counter:\\P1:CURRENT_CNT\[1\]_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns P1~11 2 COMB LC1_A2 1 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC1_A2; Fanout = 1; COMB Node = 'P1~11'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] P1~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.000 ns) 8.000 ns P1~24 3 COMB LC3_A3 1 " "Info: 3: + IC(2.800 ns) + CELL(2.000 ns) = 8.000 ns; Loc. = LC3_A3; Fanout = 1; COMB Node = 'P1~24'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.800 ns" { P1~11 P1~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 10.000 ns P1~15 4 COMB LC4_A3 2 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 10.000 ns; Loc. = LC4_A3; Fanout = 2; COMB Node = 'P1~15'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.000 ns" { P1~24 P1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 13.200 ns P1~6 5 COMB LC6_A3 1 " "Info: 5: + IC(0.500 ns) + CELL(2.700 ns) = 13.200 ns; Loc. = LC6_A3; Fanout = 1; COMB Node = 'P1~6'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.200 ns" { P1~15 P1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 18.700 ns CURRENT_CNT~40 6 COMB LC1_A5 20 " "Info: 6: + IC(2.800 ns) + CELL(2.700 ns) = 18.700 ns; Loc. = LC1_A5; Fanout = 20; COMB Node = 'CURRENT_CNT~40'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.500 ns" { P1~6 CURRENT_CNT~40 } "NODE_NAME" } } { "DESIGN3TG.vhd" "" { Text "Z:/DESIGN3TG/DESIGN3TG.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.000 ns) 23.800 ns lpm_counter:\\P1:CURRENT_CNT\[1\]_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\] 7 REG LC1_A6 5 " "Info: 7: + IC(3.100 ns) + CELL(2.000 ns) = 23.800 ns; Loc. = LC1_A6; Fanout = 5; REG Node = 'lpm_counter:\\P1:CURRENT_CNT\[1\]_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.100 ns" { CURRENT_CNT~40 lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.100 ns ( 59.24 % ) " "Info: Total cell delay = 14.100 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.700 ns ( 40.76 % ) " "Info: Total interconnect delay = 9.700 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "23.800 ns" { lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] P1~11 P1~24 P1~15 P1~6 CURRENT_CNT~40 lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "23.800 ns" { lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} P1~11 {} P1~24 {} P1~15 {} P1~6 {} CURRENT_CNT~40 {} lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] {} } { 0.000ns 0.500ns 2.800ns 0.000ns 0.500ns 2.800ns 3.100ns } { 0.000ns 2.700ns 2.000ns 2.000ns 2.700ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_Y\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns CLK_Y 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'CLK_Y'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "DESIGN3TG.vhd" "" { Text "Z:/DESIGN3TG/DESIGN3TG.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns lpm_counter:\\P1:CURRENT_CNT\[1\]_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\] 2 REG LC1_A6 5 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_A6; Fanout = 5; REG Node = 'lpm_counter:\\P1:CURRENT_CNT\[1\]_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.100 ns" { CLK_Y lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"CLK_Y\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns CLK_Y 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'CLK_Y'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "DESIGN3TG.vhd" "" { Text "Z:/DESIGN3TG/DESIGN3TG.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns lpm_counter:\\P1:CURRENT_CNT\[1\]_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 2 REG LC5_A2 4 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_A2; Fanout = 4; REG Node = 'lpm_counter:\\P1:CURRENT_CNT\[1\]_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.100 ns" { CLK_Y lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "23.800 ns" { lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] P1~11 P1~24 P1~15 P1~6 CURRENT_CNT~40 lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "23.800 ns" { lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} P1~11 {} P1~24 {} P1~15 {} P1~6 {} CURRENT_CNT~40 {} lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] {} } { 0.000ns 0.500ns 2.800ns 0.000ns 0.500ns 2.800ns 3.100ns } { 0.000ns 2.700ns 2.000ns 2.000ns 2.700ns 2.700ns 2.000ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_Y Q_Z Q_Z~reg0 20.400 ns register " "Info: tco from clock \"CLK_Y\" to destination pin \"Q_Z\" through register \"Q_Z~reg0\" is 20.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y source 7.000 ns + Longest register " "Info: + Longest clock path from clock \"CLK_Y\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns CLK_Y 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'CLK_Y'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "DESIGN3TG.vhd" "" { Text "Z:/DESIGN3TG/DESIGN3TG.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns Q_Z~reg0 2 REG LC7_A5 1 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC7_A5; Fanout = 1; REG Node = 'Q_Z~reg0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.100 ns" { CLK_Y Q_Z~reg0 } "NODE_NAME" } } { "DESIGN3TG.vhd" "" { Text "Z:/DESIGN3TG/DESIGN3TG.vhd" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y Q_Z~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} Q_Z~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "DESIGN3TG.vhd" "" { Text "Z:/DESIGN3TG/DESIGN3TG.vhd" 22 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.000 ns + Longest register pin " "Info: + Longest register to pin delay is 12.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q_Z~reg0 1 REG LC7_A5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_A5; Fanout = 1; REG Node = 'Q_Z~reg0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_Z~reg0 } "NODE_NAME" } } { "DESIGN3TG.vhd" "" { Text "Z:/DESIGN3TG/DESIGN3TG.vhd" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(5.000 ns) 12.000 ns Q_Z 2 PIN PIN_45 0 " "Info: 2: + IC(7.000 ns) + CELL(5.000 ns) = 12.000 ns; Loc. = PIN_45; Fanout = 0; PIN Node = 'Q_Z'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "12.000 ns" { Q_Z~reg0 Q_Z } "NODE_NAME" } } { "DESIGN3TG.vhd" "" { Text "Z:/DESIGN3TG/DESIGN3TG.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 41.67 % ) " "Info: Total cell delay = 5.000 ns ( 41.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.000 ns ( 58.33 % ) " "Info: Total interconnect delay = 7.000 ns ( 58.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "12.000 ns" { Q_Z~reg0 Q_Z } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "12.000 ns" { Q_Z~reg0 {} Q_Z {} } { 0.000ns 7.000ns } { 0.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y Q_Z~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} Q_Z~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "12.000 ns" { Q_Z~reg0 Q_Z } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "12.000 ns" { Q_Z~reg0 {} Q_Z {} } { 0.000ns 7.000ns } { 0.000ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 21:38:53 2013 " "Info: Processing ended: Tue Dec 17 21:38:53 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
