// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _fft_streaming_HH_
#define _fft_streaming_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "fft_streaming_Loop_1.h"
#include "fft_stage_118.h"
#include "fft_stage_119.h"
#include "fft_stage_120.h"
#include "fft_stage_121.h"
#include "fft_stage_122.h"
#include "fft_stage_123.h"
#include "fft_stage_124.h"
#include "fft_stage_125.h"
#include "fft_stage_126.h"
#include "fft_stage.h"
#include "fft_streaming_Stavdy.h"
#include "fft_streaming_StawdI.h"

namespace ap_rtl {

struct fft_streaming : public sc_module {
    // Port declarations 47
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_out< sc_lv<10> > X_R_address0;
    sc_out< sc_logic > X_R_ce0;
    sc_out< sc_lv<32> > X_R_d0;
    sc_in< sc_lv<32> > X_R_q0;
    sc_out< sc_logic > X_R_we0;
    sc_out< sc_lv<10> > X_R_address1;
    sc_out< sc_logic > X_R_ce1;
    sc_out< sc_lv<32> > X_R_d1;
    sc_in< sc_lv<32> > X_R_q1;
    sc_out< sc_logic > X_R_we1;
    sc_out< sc_lv<10> > X_I_address0;
    sc_out< sc_logic > X_I_ce0;
    sc_out< sc_lv<32> > X_I_d0;
    sc_in< sc_lv<32> > X_I_q0;
    sc_out< sc_logic > X_I_we0;
    sc_out< sc_lv<10> > X_I_address1;
    sc_out< sc_logic > X_I_ce1;
    sc_out< sc_lv<32> > X_I_d1;
    sc_in< sc_lv<32> > X_I_q1;
    sc_out< sc_logic > X_I_we1;
    sc_out< sc_lv<10> > OUT_R_address0;
    sc_out< sc_logic > OUT_R_ce0;
    sc_out< sc_lv<32> > OUT_R_d0;
    sc_in< sc_lv<32> > OUT_R_q0;
    sc_out< sc_logic > OUT_R_we0;
    sc_out< sc_lv<10> > OUT_R_address1;
    sc_out< sc_logic > OUT_R_ce1;
    sc_out< sc_lv<32> > OUT_R_d1;
    sc_in< sc_lv<32> > OUT_R_q1;
    sc_out< sc_logic > OUT_R_we1;
    sc_out< sc_lv<10> > OUT_I_address0;
    sc_out< sc_logic > OUT_I_ce0;
    sc_out< sc_lv<32> > OUT_I_d0;
    sc_in< sc_lv<32> > OUT_I_q0;
    sc_out< sc_logic > OUT_I_we0;
    sc_out< sc_lv<10> > OUT_I_address1;
    sc_out< sc_logic > OUT_I_ce1;
    sc_out< sc_lv<32> > OUT_I_d1;
    sc_in< sc_lv<32> > OUT_I_q1;
    sc_out< sc_logic > OUT_I_we1;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const3;
    sc_signal< sc_lv<10> > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;


    // Module declarations
    fft_streaming(sc_module_name name);
    SC_HAS_PROCESS(fft_streaming);

    ~fft_streaming();

    sc_trace_file* mVcdFile;

    fft_streaming_Stavdy* Stage_R_0_U;
    fft_streaming_StawdI* Stage_R_1_U;
    fft_streaming_StawdI* Stage_R_2_U;
    fft_streaming_StawdI* Stage_R_3_U;
    fft_streaming_StawdI* Stage_R_4_U;
    fft_streaming_StawdI* Stage_R_5_U;
    fft_streaming_StawdI* Stage_R_6_U;
    fft_streaming_StawdI* Stage_R_7_U;
    fft_streaming_StawdI* Stage_R_8_U;
    fft_streaming_StawdI* Stage_R_9_U;
    fft_streaming_Stavdy* Stage_I_0_U;
    fft_streaming_StawdI* Stage_I_1_U;
    fft_streaming_StawdI* Stage_I_2_U;
    fft_streaming_StawdI* Stage_I_3_U;
    fft_streaming_StawdI* Stage_I_4_U;
    fft_streaming_StawdI* Stage_I_5_U;
    fft_streaming_StawdI* Stage_I_6_U;
    fft_streaming_StawdI* Stage_I_7_U;
    fft_streaming_StawdI* Stage_I_8_U;
    fft_streaming_StawdI* Stage_I_9_U;
    fft_streaming_Loop_1* fft_streaming_Loop_1_U0;
    fft_stage_118* fft_stage_118_U0;
    fft_stage_119* fft_stage_119_U0;
    fft_stage_120* fft_stage_120_U0;
    fft_stage_121* fft_stage_121_U0;
    fft_stage_122* fft_stage_122_U0;
    fft_stage_123* fft_stage_123_U0;
    fft_stage_124* fft_stage_124_U0;
    fft_stage_125* fft_stage_125_U0;
    fft_stage_126* fft_stage_126_U0;
    fft_stage* fft_stage_U0;
    sc_signal< sc_lv<32> > Stage_R_0_i_q0;
    sc_signal< sc_lv<32> > Stage_R_0_i_q1;
    sc_signal< sc_lv<32> > Stage_R_0_t_q0;
    sc_signal< sc_lv<32> > Stage_R_0_t_q1;
    sc_signal< sc_lv<32> > Stage_R_1_i_q0;
    sc_signal< sc_lv<32> > Stage_R_1_i_q1;
    sc_signal< sc_lv<32> > Stage_R_1_t_q0;
    sc_signal< sc_lv<32> > Stage_R_1_t_q1;
    sc_signal< sc_lv<32> > Stage_R_2_i_q0;
    sc_signal< sc_lv<32> > Stage_R_2_i_q1;
    sc_signal< sc_lv<32> > Stage_R_2_t_q0;
    sc_signal< sc_lv<32> > Stage_R_2_t_q1;
    sc_signal< sc_lv<32> > Stage_R_3_i_q0;
    sc_signal< sc_lv<32> > Stage_R_3_i_q1;
    sc_signal< sc_lv<32> > Stage_R_3_t_q0;
    sc_signal< sc_lv<32> > Stage_R_3_t_q1;
    sc_signal< sc_lv<32> > Stage_R_4_i_q0;
    sc_signal< sc_lv<32> > Stage_R_4_i_q1;
    sc_signal< sc_lv<32> > Stage_R_4_t_q0;
    sc_signal< sc_lv<32> > Stage_R_4_t_q1;
    sc_signal< sc_lv<32> > Stage_R_5_i_q0;
    sc_signal< sc_lv<32> > Stage_R_5_i_q1;
    sc_signal< sc_lv<32> > Stage_R_5_t_q0;
    sc_signal< sc_lv<32> > Stage_R_5_t_q1;
    sc_signal< sc_lv<32> > Stage_R_6_i_q0;
    sc_signal< sc_lv<32> > Stage_R_6_i_q1;
    sc_signal< sc_lv<32> > Stage_R_6_t_q0;
    sc_signal< sc_lv<32> > Stage_R_6_t_q1;
    sc_signal< sc_lv<32> > Stage_R_7_i_q0;
    sc_signal< sc_lv<32> > Stage_R_7_i_q1;
    sc_signal< sc_lv<32> > Stage_R_7_t_q0;
    sc_signal< sc_lv<32> > Stage_R_7_t_q1;
    sc_signal< sc_lv<32> > Stage_R_8_i_q0;
    sc_signal< sc_lv<32> > Stage_R_8_i_q1;
    sc_signal< sc_lv<32> > Stage_R_8_t_q0;
    sc_signal< sc_lv<32> > Stage_R_8_t_q1;
    sc_signal< sc_lv<32> > Stage_R_9_i_q0;
    sc_signal< sc_lv<32> > Stage_R_9_i_q1;
    sc_signal< sc_lv<32> > Stage_R_9_t_q0;
    sc_signal< sc_lv<32> > Stage_R_9_t_q1;
    sc_signal< sc_lv<32> > Stage_I_0_i_q0;
    sc_signal< sc_lv<32> > Stage_I_0_i_q1;
    sc_signal< sc_lv<32> > Stage_I_0_t_q0;
    sc_signal< sc_lv<32> > Stage_I_0_t_q1;
    sc_signal< sc_lv<32> > Stage_I_1_i_q0;
    sc_signal< sc_lv<32> > Stage_I_1_i_q1;
    sc_signal< sc_lv<32> > Stage_I_1_t_q0;
    sc_signal< sc_lv<32> > Stage_I_1_t_q1;
    sc_signal< sc_lv<32> > Stage_I_2_i_q0;
    sc_signal< sc_lv<32> > Stage_I_2_i_q1;
    sc_signal< sc_lv<32> > Stage_I_2_t_q0;
    sc_signal< sc_lv<32> > Stage_I_2_t_q1;
    sc_signal< sc_lv<32> > Stage_I_3_i_q0;
    sc_signal< sc_lv<32> > Stage_I_3_i_q1;
    sc_signal< sc_lv<32> > Stage_I_3_t_q0;
    sc_signal< sc_lv<32> > Stage_I_3_t_q1;
    sc_signal< sc_lv<32> > Stage_I_4_i_q0;
    sc_signal< sc_lv<32> > Stage_I_4_i_q1;
    sc_signal< sc_lv<32> > Stage_I_4_t_q0;
    sc_signal< sc_lv<32> > Stage_I_4_t_q1;
    sc_signal< sc_lv<32> > Stage_I_5_i_q0;
    sc_signal< sc_lv<32> > Stage_I_5_i_q1;
    sc_signal< sc_lv<32> > Stage_I_5_t_q0;
    sc_signal< sc_lv<32> > Stage_I_5_t_q1;
    sc_signal< sc_lv<32> > Stage_I_6_i_q0;
    sc_signal< sc_lv<32> > Stage_I_6_i_q1;
    sc_signal< sc_lv<32> > Stage_I_6_t_q0;
    sc_signal< sc_lv<32> > Stage_I_6_t_q1;
    sc_signal< sc_lv<32> > Stage_I_7_i_q0;
    sc_signal< sc_lv<32> > Stage_I_7_i_q1;
    sc_signal< sc_lv<32> > Stage_I_7_t_q0;
    sc_signal< sc_lv<32> > Stage_I_7_t_q1;
    sc_signal< sc_lv<32> > Stage_I_8_i_q0;
    sc_signal< sc_lv<32> > Stage_I_8_i_q1;
    sc_signal< sc_lv<32> > Stage_I_8_t_q0;
    sc_signal< sc_lv<32> > Stage_I_8_t_q1;
    sc_signal< sc_lv<32> > Stage_I_9_i_q0;
    sc_signal< sc_lv<32> > Stage_I_9_i_q1;
    sc_signal< sc_lv<32> > Stage_I_9_t_q0;
    sc_signal< sc_lv<32> > Stage_I_9_t_q1;
    sc_signal< sc_logic > fft_streaming_Loop_1_U0_ap_start;
    sc_signal< sc_logic > fft_streaming_Loop_1_U0_ap_done;
    sc_signal< sc_logic > fft_streaming_Loop_1_U0_ap_continue;
    sc_signal< sc_logic > fft_streaming_Loop_1_U0_ap_idle;
    sc_signal< sc_logic > fft_streaming_Loop_1_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_streaming_Loop_1_U0_X_R_address0;
    sc_signal< sc_logic > fft_streaming_Loop_1_U0_X_R_ce0;
    sc_signal< sc_lv<10> > fft_streaming_Loop_1_U0_Stage_R_0_address0;
    sc_signal< sc_logic > fft_streaming_Loop_1_U0_Stage_R_0_ce0;
    sc_signal< sc_logic > fft_streaming_Loop_1_U0_Stage_R_0_we0;
    sc_signal< sc_lv<32> > fft_streaming_Loop_1_U0_Stage_R_0_d0;
    sc_signal< sc_lv<10> > fft_streaming_Loop_1_U0_X_I_address0;
    sc_signal< sc_logic > fft_streaming_Loop_1_U0_X_I_ce0;
    sc_signal< sc_lv<10> > fft_streaming_Loop_1_U0_Stage_I_0_address0;
    sc_signal< sc_logic > fft_streaming_Loop_1_U0_Stage_I_0_ce0;
    sc_signal< sc_logic > fft_streaming_Loop_1_U0_Stage_I_0_we0;
    sc_signal< sc_lv<32> > fft_streaming_Loop_1_U0_Stage_I_0_d0;
    sc_signal< sc_logic > ap_channel_done_Stage_I_0;
    sc_signal< sc_logic > fft_streaming_Loop_1_U0_Stage_I_0_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_0;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_0;
    sc_signal< sc_logic > ap_channel_done_Stage_R_0;
    sc_signal< sc_logic > fft_streaming_Loop_1_U0_Stage_R_0_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_0;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_0;
    sc_signal< sc_logic > fft_stage_118_U0_ap_start;
    sc_signal< sc_logic > fft_stage_118_U0_ap_done;
    sc_signal< sc_logic > fft_stage_118_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_118_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_118_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_118_U0_X_R_address0;
    sc_signal< sc_logic > fft_stage_118_U0_X_R_ce0;
    sc_signal< sc_lv<10> > fft_stage_118_U0_X_R_address1;
    sc_signal< sc_logic > fft_stage_118_U0_X_R_ce1;
    sc_signal< sc_lv<10> > fft_stage_118_U0_X_I_address0;
    sc_signal< sc_logic > fft_stage_118_U0_X_I_ce0;
    sc_signal< sc_lv<10> > fft_stage_118_U0_X_I_address1;
    sc_signal< sc_logic > fft_stage_118_U0_X_I_ce1;
    sc_signal< sc_lv<10> > fft_stage_118_U0_Out_R_address0;
    sc_signal< sc_logic > fft_stage_118_U0_Out_R_ce0;
    sc_signal< sc_logic > fft_stage_118_U0_Out_R_we0;
    sc_signal< sc_lv<32> > fft_stage_118_U0_Out_R_d0;
    sc_signal< sc_lv<10> > fft_stage_118_U0_Out_R_address1;
    sc_signal< sc_logic > fft_stage_118_U0_Out_R_ce1;
    sc_signal< sc_logic > fft_stage_118_U0_Out_R_we1;
    sc_signal< sc_lv<32> > fft_stage_118_U0_Out_R_d1;
    sc_signal< sc_lv<10> > fft_stage_118_U0_Out_I_address0;
    sc_signal< sc_logic > fft_stage_118_U0_Out_I_ce0;
    sc_signal< sc_logic > fft_stage_118_U0_Out_I_we0;
    sc_signal< sc_lv<32> > fft_stage_118_U0_Out_I_d0;
    sc_signal< sc_lv<10> > fft_stage_118_U0_Out_I_address1;
    sc_signal< sc_logic > fft_stage_118_U0_Out_I_ce1;
    sc_signal< sc_logic > fft_stage_118_U0_Out_I_we1;
    sc_signal< sc_lv<32> > fft_stage_118_U0_Out_I_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_1;
    sc_signal< sc_logic > fft_stage_118_U0_Out_I_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_1;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_1;
    sc_signal< sc_logic > ap_channel_done_Stage_R_1;
    sc_signal< sc_logic > fft_stage_118_U0_Out_R_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_1;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_1;
    sc_signal< sc_logic > fft_stage_119_U0_ap_start;
    sc_signal< sc_logic > fft_stage_119_U0_ap_done;
    sc_signal< sc_logic > fft_stage_119_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_119_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_119_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_119_U0_X_R_address0;
    sc_signal< sc_logic > fft_stage_119_U0_X_R_ce0;
    sc_signal< sc_lv<10> > fft_stage_119_U0_X_R_address1;
    sc_signal< sc_logic > fft_stage_119_U0_X_R_ce1;
    sc_signal< sc_lv<10> > fft_stage_119_U0_X_I_address0;
    sc_signal< sc_logic > fft_stage_119_U0_X_I_ce0;
    sc_signal< sc_lv<10> > fft_stage_119_U0_X_I_address1;
    sc_signal< sc_logic > fft_stage_119_U0_X_I_ce1;
    sc_signal< sc_lv<10> > fft_stage_119_U0_Out_R_address0;
    sc_signal< sc_logic > fft_stage_119_U0_Out_R_ce0;
    sc_signal< sc_logic > fft_stage_119_U0_Out_R_we0;
    sc_signal< sc_lv<32> > fft_stage_119_U0_Out_R_d0;
    sc_signal< sc_lv<10> > fft_stage_119_U0_Out_R_address1;
    sc_signal< sc_logic > fft_stage_119_U0_Out_R_ce1;
    sc_signal< sc_logic > fft_stage_119_U0_Out_R_we1;
    sc_signal< sc_lv<32> > fft_stage_119_U0_Out_R_d1;
    sc_signal< sc_lv<10> > fft_stage_119_U0_Out_I_address0;
    sc_signal< sc_logic > fft_stage_119_U0_Out_I_ce0;
    sc_signal< sc_logic > fft_stage_119_U0_Out_I_we0;
    sc_signal< sc_lv<32> > fft_stage_119_U0_Out_I_d0;
    sc_signal< sc_lv<10> > fft_stage_119_U0_Out_I_address1;
    sc_signal< sc_logic > fft_stage_119_U0_Out_I_ce1;
    sc_signal< sc_logic > fft_stage_119_U0_Out_I_we1;
    sc_signal< sc_lv<32> > fft_stage_119_U0_Out_I_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_2;
    sc_signal< sc_logic > fft_stage_119_U0_Out_I_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_2;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_2;
    sc_signal< sc_logic > ap_channel_done_Stage_R_2;
    sc_signal< sc_logic > fft_stage_119_U0_Out_R_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_2;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_2;
    sc_signal< sc_logic > fft_stage_120_U0_ap_start;
    sc_signal< sc_logic > fft_stage_120_U0_ap_done;
    sc_signal< sc_logic > fft_stage_120_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_120_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_120_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_120_U0_X_R_address0;
    sc_signal< sc_logic > fft_stage_120_U0_X_R_ce0;
    sc_signal< sc_lv<10> > fft_stage_120_U0_X_R_address1;
    sc_signal< sc_logic > fft_stage_120_U0_X_R_ce1;
    sc_signal< sc_lv<10> > fft_stage_120_U0_X_I_address0;
    sc_signal< sc_logic > fft_stage_120_U0_X_I_ce0;
    sc_signal< sc_lv<10> > fft_stage_120_U0_X_I_address1;
    sc_signal< sc_logic > fft_stage_120_U0_X_I_ce1;
    sc_signal< sc_lv<10> > fft_stage_120_U0_Out_R_address0;
    sc_signal< sc_logic > fft_stage_120_U0_Out_R_ce0;
    sc_signal< sc_logic > fft_stage_120_U0_Out_R_we0;
    sc_signal< sc_lv<32> > fft_stage_120_U0_Out_R_d0;
    sc_signal< sc_lv<10> > fft_stage_120_U0_Out_R_address1;
    sc_signal< sc_logic > fft_stage_120_U0_Out_R_ce1;
    sc_signal< sc_logic > fft_stage_120_U0_Out_R_we1;
    sc_signal< sc_lv<32> > fft_stage_120_U0_Out_R_d1;
    sc_signal< sc_lv<10> > fft_stage_120_U0_Out_I_address0;
    sc_signal< sc_logic > fft_stage_120_U0_Out_I_ce0;
    sc_signal< sc_logic > fft_stage_120_U0_Out_I_we0;
    sc_signal< sc_lv<32> > fft_stage_120_U0_Out_I_d0;
    sc_signal< sc_lv<10> > fft_stage_120_U0_Out_I_address1;
    sc_signal< sc_logic > fft_stage_120_U0_Out_I_ce1;
    sc_signal< sc_logic > fft_stage_120_U0_Out_I_we1;
    sc_signal< sc_lv<32> > fft_stage_120_U0_Out_I_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_3;
    sc_signal< sc_logic > fft_stage_120_U0_Out_I_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_3;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_3;
    sc_signal< sc_logic > ap_channel_done_Stage_R_3;
    sc_signal< sc_logic > fft_stage_120_U0_Out_R_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_3;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_3;
    sc_signal< sc_logic > fft_stage_121_U0_ap_start;
    sc_signal< sc_logic > fft_stage_121_U0_ap_done;
    sc_signal< sc_logic > fft_stage_121_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_121_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_121_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_121_U0_X_R_address0;
    sc_signal< sc_logic > fft_stage_121_U0_X_R_ce0;
    sc_signal< sc_lv<10> > fft_stage_121_U0_X_R_address1;
    sc_signal< sc_logic > fft_stage_121_U0_X_R_ce1;
    sc_signal< sc_lv<10> > fft_stage_121_U0_X_I_address0;
    sc_signal< sc_logic > fft_stage_121_U0_X_I_ce0;
    sc_signal< sc_lv<10> > fft_stage_121_U0_X_I_address1;
    sc_signal< sc_logic > fft_stage_121_U0_X_I_ce1;
    sc_signal< sc_lv<10> > fft_stage_121_U0_Out_R_address0;
    sc_signal< sc_logic > fft_stage_121_U0_Out_R_ce0;
    sc_signal< sc_logic > fft_stage_121_U0_Out_R_we0;
    sc_signal< sc_lv<32> > fft_stage_121_U0_Out_R_d0;
    sc_signal< sc_lv<10> > fft_stage_121_U0_Out_R_address1;
    sc_signal< sc_logic > fft_stage_121_U0_Out_R_ce1;
    sc_signal< sc_logic > fft_stage_121_U0_Out_R_we1;
    sc_signal< sc_lv<32> > fft_stage_121_U0_Out_R_d1;
    sc_signal< sc_lv<10> > fft_stage_121_U0_Out_I_address0;
    sc_signal< sc_logic > fft_stage_121_U0_Out_I_ce0;
    sc_signal< sc_logic > fft_stage_121_U0_Out_I_we0;
    sc_signal< sc_lv<32> > fft_stage_121_U0_Out_I_d0;
    sc_signal< sc_lv<10> > fft_stage_121_U0_Out_I_address1;
    sc_signal< sc_logic > fft_stage_121_U0_Out_I_ce1;
    sc_signal< sc_logic > fft_stage_121_U0_Out_I_we1;
    sc_signal< sc_lv<32> > fft_stage_121_U0_Out_I_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_4;
    sc_signal< sc_logic > fft_stage_121_U0_Out_I_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_4;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_4;
    sc_signal< sc_logic > ap_channel_done_Stage_R_4;
    sc_signal< sc_logic > fft_stage_121_U0_Out_R_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_4;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_4;
    sc_signal< sc_logic > fft_stage_122_U0_ap_start;
    sc_signal< sc_logic > fft_stage_122_U0_ap_done;
    sc_signal< sc_logic > fft_stage_122_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_122_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_122_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_122_U0_X_R_address0;
    sc_signal< sc_logic > fft_stage_122_U0_X_R_ce0;
    sc_signal< sc_lv<10> > fft_stage_122_U0_X_R_address1;
    sc_signal< sc_logic > fft_stage_122_U0_X_R_ce1;
    sc_signal< sc_lv<10> > fft_stage_122_U0_X_I_address0;
    sc_signal< sc_logic > fft_stage_122_U0_X_I_ce0;
    sc_signal< sc_lv<10> > fft_stage_122_U0_X_I_address1;
    sc_signal< sc_logic > fft_stage_122_U0_X_I_ce1;
    sc_signal< sc_lv<10> > fft_stage_122_U0_Out_R_address0;
    sc_signal< sc_logic > fft_stage_122_U0_Out_R_ce0;
    sc_signal< sc_logic > fft_stage_122_U0_Out_R_we0;
    sc_signal< sc_lv<32> > fft_stage_122_U0_Out_R_d0;
    sc_signal< sc_lv<10> > fft_stage_122_U0_Out_R_address1;
    sc_signal< sc_logic > fft_stage_122_U0_Out_R_ce1;
    sc_signal< sc_logic > fft_stage_122_U0_Out_R_we1;
    sc_signal< sc_lv<32> > fft_stage_122_U0_Out_R_d1;
    sc_signal< sc_lv<10> > fft_stage_122_U0_Out_I_address0;
    sc_signal< sc_logic > fft_stage_122_U0_Out_I_ce0;
    sc_signal< sc_logic > fft_stage_122_U0_Out_I_we0;
    sc_signal< sc_lv<32> > fft_stage_122_U0_Out_I_d0;
    sc_signal< sc_lv<10> > fft_stage_122_U0_Out_I_address1;
    sc_signal< sc_logic > fft_stage_122_U0_Out_I_ce1;
    sc_signal< sc_logic > fft_stage_122_U0_Out_I_we1;
    sc_signal< sc_lv<32> > fft_stage_122_U0_Out_I_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_5;
    sc_signal< sc_logic > fft_stage_122_U0_Out_I_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_5;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_5;
    sc_signal< sc_logic > ap_channel_done_Stage_R_5;
    sc_signal< sc_logic > fft_stage_122_U0_Out_R_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_5;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_5;
    sc_signal< sc_logic > fft_stage_123_U0_ap_start;
    sc_signal< sc_logic > fft_stage_123_U0_ap_done;
    sc_signal< sc_logic > fft_stage_123_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_123_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_123_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_123_U0_X_R_address0;
    sc_signal< sc_logic > fft_stage_123_U0_X_R_ce0;
    sc_signal< sc_lv<10> > fft_stage_123_U0_X_R_address1;
    sc_signal< sc_logic > fft_stage_123_U0_X_R_ce1;
    sc_signal< sc_lv<10> > fft_stage_123_U0_X_I_address0;
    sc_signal< sc_logic > fft_stage_123_U0_X_I_ce0;
    sc_signal< sc_lv<10> > fft_stage_123_U0_X_I_address1;
    sc_signal< sc_logic > fft_stage_123_U0_X_I_ce1;
    sc_signal< sc_lv<10> > fft_stage_123_U0_Out_R_address0;
    sc_signal< sc_logic > fft_stage_123_U0_Out_R_ce0;
    sc_signal< sc_logic > fft_stage_123_U0_Out_R_we0;
    sc_signal< sc_lv<32> > fft_stage_123_U0_Out_R_d0;
    sc_signal< sc_lv<10> > fft_stage_123_U0_Out_R_address1;
    sc_signal< sc_logic > fft_stage_123_U0_Out_R_ce1;
    sc_signal< sc_logic > fft_stage_123_U0_Out_R_we1;
    sc_signal< sc_lv<32> > fft_stage_123_U0_Out_R_d1;
    sc_signal< sc_lv<10> > fft_stage_123_U0_Out_I_address0;
    sc_signal< sc_logic > fft_stage_123_U0_Out_I_ce0;
    sc_signal< sc_logic > fft_stage_123_U0_Out_I_we0;
    sc_signal< sc_lv<32> > fft_stage_123_U0_Out_I_d0;
    sc_signal< sc_lv<10> > fft_stage_123_U0_Out_I_address1;
    sc_signal< sc_logic > fft_stage_123_U0_Out_I_ce1;
    sc_signal< sc_logic > fft_stage_123_U0_Out_I_we1;
    sc_signal< sc_lv<32> > fft_stage_123_U0_Out_I_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_6;
    sc_signal< sc_logic > fft_stage_123_U0_Out_I_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_6;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_6;
    sc_signal< sc_logic > ap_channel_done_Stage_R_6;
    sc_signal< sc_logic > fft_stage_123_U0_Out_R_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_6;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_6;
    sc_signal< sc_logic > fft_stage_124_U0_ap_start;
    sc_signal< sc_logic > fft_stage_124_U0_ap_done;
    sc_signal< sc_logic > fft_stage_124_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_124_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_124_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_124_U0_X_R_address0;
    sc_signal< sc_logic > fft_stage_124_U0_X_R_ce0;
    sc_signal< sc_lv<10> > fft_stage_124_U0_X_R_address1;
    sc_signal< sc_logic > fft_stage_124_U0_X_R_ce1;
    sc_signal< sc_lv<10> > fft_stage_124_U0_X_I_address0;
    sc_signal< sc_logic > fft_stage_124_U0_X_I_ce0;
    sc_signal< sc_lv<10> > fft_stage_124_U0_X_I_address1;
    sc_signal< sc_logic > fft_stage_124_U0_X_I_ce1;
    sc_signal< sc_lv<10> > fft_stage_124_U0_Out_R_address0;
    sc_signal< sc_logic > fft_stage_124_U0_Out_R_ce0;
    sc_signal< sc_logic > fft_stage_124_U0_Out_R_we0;
    sc_signal< sc_lv<32> > fft_stage_124_U0_Out_R_d0;
    sc_signal< sc_lv<10> > fft_stage_124_U0_Out_R_address1;
    sc_signal< sc_logic > fft_stage_124_U0_Out_R_ce1;
    sc_signal< sc_logic > fft_stage_124_U0_Out_R_we1;
    sc_signal< sc_lv<32> > fft_stage_124_U0_Out_R_d1;
    sc_signal< sc_lv<10> > fft_stage_124_U0_Out_I_address0;
    sc_signal< sc_logic > fft_stage_124_U0_Out_I_ce0;
    sc_signal< sc_logic > fft_stage_124_U0_Out_I_we0;
    sc_signal< sc_lv<32> > fft_stage_124_U0_Out_I_d0;
    sc_signal< sc_lv<10> > fft_stage_124_U0_Out_I_address1;
    sc_signal< sc_logic > fft_stage_124_U0_Out_I_ce1;
    sc_signal< sc_logic > fft_stage_124_U0_Out_I_we1;
    sc_signal< sc_lv<32> > fft_stage_124_U0_Out_I_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_7;
    sc_signal< sc_logic > fft_stage_124_U0_Out_I_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_7;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_7;
    sc_signal< sc_logic > ap_channel_done_Stage_R_7;
    sc_signal< sc_logic > fft_stage_124_U0_Out_R_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_7;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_7;
    sc_signal< sc_logic > fft_stage_125_U0_ap_start;
    sc_signal< sc_logic > fft_stage_125_U0_ap_done;
    sc_signal< sc_logic > fft_stage_125_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_125_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_125_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_125_U0_X_R_address0;
    sc_signal< sc_logic > fft_stage_125_U0_X_R_ce0;
    sc_signal< sc_lv<10> > fft_stage_125_U0_X_R_address1;
    sc_signal< sc_logic > fft_stage_125_U0_X_R_ce1;
    sc_signal< sc_lv<10> > fft_stage_125_U0_X_I_address0;
    sc_signal< sc_logic > fft_stage_125_U0_X_I_ce0;
    sc_signal< sc_lv<10> > fft_stage_125_U0_X_I_address1;
    sc_signal< sc_logic > fft_stage_125_U0_X_I_ce1;
    sc_signal< sc_lv<10> > fft_stage_125_U0_Out_R_address0;
    sc_signal< sc_logic > fft_stage_125_U0_Out_R_ce0;
    sc_signal< sc_logic > fft_stage_125_U0_Out_R_we0;
    sc_signal< sc_lv<32> > fft_stage_125_U0_Out_R_d0;
    sc_signal< sc_lv<10> > fft_stage_125_U0_Out_R_address1;
    sc_signal< sc_logic > fft_stage_125_U0_Out_R_ce1;
    sc_signal< sc_logic > fft_stage_125_U0_Out_R_we1;
    sc_signal< sc_lv<32> > fft_stage_125_U0_Out_R_d1;
    sc_signal< sc_lv<10> > fft_stage_125_U0_Out_I_address0;
    sc_signal< sc_logic > fft_stage_125_U0_Out_I_ce0;
    sc_signal< sc_logic > fft_stage_125_U0_Out_I_we0;
    sc_signal< sc_lv<32> > fft_stage_125_U0_Out_I_d0;
    sc_signal< sc_lv<10> > fft_stage_125_U0_Out_I_address1;
    sc_signal< sc_logic > fft_stage_125_U0_Out_I_ce1;
    sc_signal< sc_logic > fft_stage_125_U0_Out_I_we1;
    sc_signal< sc_lv<32> > fft_stage_125_U0_Out_I_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_8;
    sc_signal< sc_logic > fft_stage_125_U0_Out_I_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_8;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_8;
    sc_signal< sc_logic > ap_channel_done_Stage_R_8;
    sc_signal< sc_logic > fft_stage_125_U0_Out_R_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_8;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_8;
    sc_signal< sc_logic > fft_stage_126_U0_ap_start;
    sc_signal< sc_logic > fft_stage_126_U0_ap_done;
    sc_signal< sc_logic > fft_stage_126_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_126_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_126_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_126_U0_X_R_address0;
    sc_signal< sc_logic > fft_stage_126_U0_X_R_ce0;
    sc_signal< sc_lv<10> > fft_stage_126_U0_X_R_address1;
    sc_signal< sc_logic > fft_stage_126_U0_X_R_ce1;
    sc_signal< sc_lv<10> > fft_stage_126_U0_X_I_address0;
    sc_signal< sc_logic > fft_stage_126_U0_X_I_ce0;
    sc_signal< sc_lv<10> > fft_stage_126_U0_X_I_address1;
    sc_signal< sc_logic > fft_stage_126_U0_X_I_ce1;
    sc_signal< sc_lv<10> > fft_stage_126_U0_Out_R_address0;
    sc_signal< sc_logic > fft_stage_126_U0_Out_R_ce0;
    sc_signal< sc_logic > fft_stage_126_U0_Out_R_we0;
    sc_signal< sc_lv<32> > fft_stage_126_U0_Out_R_d0;
    sc_signal< sc_lv<10> > fft_stage_126_U0_Out_R_address1;
    sc_signal< sc_logic > fft_stage_126_U0_Out_R_ce1;
    sc_signal< sc_logic > fft_stage_126_U0_Out_R_we1;
    sc_signal< sc_lv<32> > fft_stage_126_U0_Out_R_d1;
    sc_signal< sc_lv<10> > fft_stage_126_U0_Out_I_address0;
    sc_signal< sc_logic > fft_stage_126_U0_Out_I_ce0;
    sc_signal< sc_logic > fft_stage_126_U0_Out_I_we0;
    sc_signal< sc_lv<32> > fft_stage_126_U0_Out_I_d0;
    sc_signal< sc_lv<10> > fft_stage_126_U0_Out_I_address1;
    sc_signal< sc_logic > fft_stage_126_U0_Out_I_ce1;
    sc_signal< sc_logic > fft_stage_126_U0_Out_I_we1;
    sc_signal< sc_lv<32> > fft_stage_126_U0_Out_I_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_9;
    sc_signal< sc_logic > fft_stage_126_U0_Out_I_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_9;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_9;
    sc_signal< sc_logic > ap_channel_done_Stage_R_9;
    sc_signal< sc_logic > fft_stage_126_U0_Out_R_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_9;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_9;
    sc_signal< sc_logic > fft_stage_U0_ap_start;
    sc_signal< sc_logic > fft_stage_U0_ap_done;
    sc_signal< sc_logic > fft_stage_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_U0_X_R_address0;
    sc_signal< sc_logic > fft_stage_U0_X_R_ce0;
    sc_signal< sc_lv<10> > fft_stage_U0_X_R_address1;
    sc_signal< sc_logic > fft_stage_U0_X_R_ce1;
    sc_signal< sc_lv<10> > fft_stage_U0_X_I_address0;
    sc_signal< sc_logic > fft_stage_U0_X_I_ce0;
    sc_signal< sc_lv<10> > fft_stage_U0_X_I_address1;
    sc_signal< sc_logic > fft_stage_U0_X_I_ce1;
    sc_signal< sc_lv<10> > fft_stage_U0_Out_R_address0;
    sc_signal< sc_logic > fft_stage_U0_Out_R_ce0;
    sc_signal< sc_logic > fft_stage_U0_Out_R_we0;
    sc_signal< sc_lv<32> > fft_stage_U0_Out_R_d0;
    sc_signal< sc_lv<10> > fft_stage_U0_Out_R_address1;
    sc_signal< sc_logic > fft_stage_U0_Out_R_ce1;
    sc_signal< sc_logic > fft_stage_U0_Out_R_we1;
    sc_signal< sc_lv<32> > fft_stage_U0_Out_R_d1;
    sc_signal< sc_lv<10> > fft_stage_U0_Out_I_address0;
    sc_signal< sc_logic > fft_stage_U0_Out_I_ce0;
    sc_signal< sc_logic > fft_stage_U0_Out_I_we0;
    sc_signal< sc_lv<32> > fft_stage_U0_Out_I_d0;
    sc_signal< sc_lv<10> > fft_stage_U0_Out_I_address1;
    sc_signal< sc_logic > fft_stage_U0_Out_I_ce1;
    sc_signal< sc_logic > fft_stage_U0_Out_I_we1;
    sc_signal< sc_lv<32> > fft_stage_U0_Out_I_d1;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > Stage_R_0_i_full_n;
    sc_signal< sc_logic > Stage_R_0_t_empty_n;
    sc_signal< sc_lv<32> > Stage_R_0_t_d1;
    sc_signal< sc_logic > Stage_R_0_t_we1;
    sc_signal< sc_logic > Stage_I_0_i_full_n;
    sc_signal< sc_logic > Stage_I_0_t_empty_n;
    sc_signal< sc_lv<32> > Stage_I_0_t_d1;
    sc_signal< sc_logic > Stage_I_0_t_we1;
    sc_signal< sc_logic > Stage_R_1_i_full_n;
    sc_signal< sc_logic > Stage_R_1_t_empty_n;
    sc_signal< sc_logic > Stage_I_1_i_full_n;
    sc_signal< sc_logic > Stage_I_1_t_empty_n;
    sc_signal< sc_logic > Stage_R_2_i_full_n;
    sc_signal< sc_logic > Stage_R_2_t_empty_n;
    sc_signal< sc_logic > Stage_I_2_i_full_n;
    sc_signal< sc_logic > Stage_I_2_t_empty_n;
    sc_signal< sc_logic > Stage_R_3_i_full_n;
    sc_signal< sc_logic > Stage_R_3_t_empty_n;
    sc_signal< sc_logic > Stage_I_3_i_full_n;
    sc_signal< sc_logic > Stage_I_3_t_empty_n;
    sc_signal< sc_logic > Stage_R_4_i_full_n;
    sc_signal< sc_logic > Stage_R_4_t_empty_n;
    sc_signal< sc_logic > Stage_I_4_i_full_n;
    sc_signal< sc_logic > Stage_I_4_t_empty_n;
    sc_signal< sc_logic > Stage_R_5_i_full_n;
    sc_signal< sc_logic > Stage_R_5_t_empty_n;
    sc_signal< sc_logic > Stage_I_5_i_full_n;
    sc_signal< sc_logic > Stage_I_5_t_empty_n;
    sc_signal< sc_logic > Stage_R_6_i_full_n;
    sc_signal< sc_logic > Stage_R_6_t_empty_n;
    sc_signal< sc_logic > Stage_I_6_i_full_n;
    sc_signal< sc_logic > Stage_I_6_t_empty_n;
    sc_signal< sc_logic > Stage_R_7_i_full_n;
    sc_signal< sc_logic > Stage_R_7_t_empty_n;
    sc_signal< sc_logic > Stage_I_7_i_full_n;
    sc_signal< sc_logic > Stage_I_7_t_empty_n;
    sc_signal< sc_logic > Stage_R_8_i_full_n;
    sc_signal< sc_logic > Stage_R_8_t_empty_n;
    sc_signal< sc_logic > Stage_I_8_i_full_n;
    sc_signal< sc_logic > Stage_I_8_t_empty_n;
    sc_signal< sc_logic > Stage_R_9_i_full_n;
    sc_signal< sc_logic > Stage_R_9_t_empty_n;
    sc_signal< sc_logic > Stage_I_9_i_full_n;
    sc_signal< sc_logic > Stage_I_9_t_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > fft_streaming_Loop_1_U0_start_full_n;
    sc_signal< sc_logic > fft_streaming_Loop_1_U0_start_write;
    sc_signal< sc_logic > fft_stage_118_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_118_U0_start_write;
    sc_signal< sc_logic > fft_stage_119_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_119_U0_start_write;
    sc_signal< sc_logic > fft_stage_120_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_120_U0_start_write;
    sc_signal< sc_logic > fft_stage_121_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_121_U0_start_write;
    sc_signal< sc_logic > fft_stage_122_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_122_U0_start_write;
    sc_signal< sc_logic > fft_stage_123_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_123_U0_start_write;
    sc_signal< sc_logic > fft_stage_124_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_124_U0_start_write;
    sc_signal< sc_logic > fft_stage_125_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_125_U0_start_write;
    sc_signal< sc_logic > fft_stage_126_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_126_U0_start_write;
    sc_signal< sc_logic > fft_stage_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_U0_start_write;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_OUT_I_address0();
    void thread_OUT_I_address1();
    void thread_OUT_I_ce0();
    void thread_OUT_I_ce1();
    void thread_OUT_I_d0();
    void thread_OUT_I_d1();
    void thread_OUT_I_we0();
    void thread_OUT_I_we1();
    void thread_OUT_R_address0();
    void thread_OUT_R_address1();
    void thread_OUT_R_ce0();
    void thread_OUT_R_ce1();
    void thread_OUT_R_d0();
    void thread_OUT_R_d1();
    void thread_OUT_R_we0();
    void thread_OUT_R_we1();
    void thread_Stage_I_0_t_d1();
    void thread_Stage_I_0_t_we1();
    void thread_Stage_R_0_t_d1();
    void thread_Stage_R_0_t_we1();
    void thread_X_I_address0();
    void thread_X_I_address1();
    void thread_X_I_ce0();
    void thread_X_I_ce1();
    void thread_X_I_d0();
    void thread_X_I_d1();
    void thread_X_I_we0();
    void thread_X_I_we1();
    void thread_X_R_address0();
    void thread_X_R_address1();
    void thread_X_R_ce0();
    void thread_X_R_ce1();
    void thread_X_R_d0();
    void thread_X_R_d1();
    void thread_X_R_we0();
    void thread_X_R_we1();
    void thread_ap_channel_done_Stage_I_0();
    void thread_ap_channel_done_Stage_I_1();
    void thread_ap_channel_done_Stage_I_2();
    void thread_ap_channel_done_Stage_I_3();
    void thread_ap_channel_done_Stage_I_4();
    void thread_ap_channel_done_Stage_I_5();
    void thread_ap_channel_done_Stage_I_6();
    void thread_ap_channel_done_Stage_I_7();
    void thread_ap_channel_done_Stage_I_8();
    void thread_ap_channel_done_Stage_I_9();
    void thread_ap_channel_done_Stage_R_0();
    void thread_ap_channel_done_Stage_R_1();
    void thread_ap_channel_done_Stage_R_2();
    void thread_ap_channel_done_Stage_R_3();
    void thread_ap_channel_done_Stage_R_4();
    void thread_ap_channel_done_Stage_R_5();
    void thread_ap_channel_done_Stage_R_6();
    void thread_ap_channel_done_Stage_R_7();
    void thread_ap_channel_done_Stage_R_8();
    void thread_ap_channel_done_Stage_R_9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_channel_write_Stage_I_0();
    void thread_ap_sync_channel_write_Stage_I_1();
    void thread_ap_sync_channel_write_Stage_I_2();
    void thread_ap_sync_channel_write_Stage_I_3();
    void thread_ap_sync_channel_write_Stage_I_4();
    void thread_ap_sync_channel_write_Stage_I_5();
    void thread_ap_sync_channel_write_Stage_I_6();
    void thread_ap_sync_channel_write_Stage_I_7();
    void thread_ap_sync_channel_write_Stage_I_8();
    void thread_ap_sync_channel_write_Stage_I_9();
    void thread_ap_sync_channel_write_Stage_R_0();
    void thread_ap_sync_channel_write_Stage_R_1();
    void thread_ap_sync_channel_write_Stage_R_2();
    void thread_ap_sync_channel_write_Stage_R_3();
    void thread_ap_sync_channel_write_Stage_R_4();
    void thread_ap_sync_channel_write_Stage_R_5();
    void thread_ap_sync_channel_write_Stage_R_6();
    void thread_ap_sync_channel_write_Stage_R_7();
    void thread_ap_sync_channel_write_Stage_R_8();
    void thread_ap_sync_channel_write_Stage_R_9();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_fft_stage_118_U0_Out_I_full_n();
    void thread_fft_stage_118_U0_Out_R_full_n();
    void thread_fft_stage_118_U0_ap_continue();
    void thread_fft_stage_118_U0_ap_start();
    void thread_fft_stage_118_U0_start_full_n();
    void thread_fft_stage_118_U0_start_write();
    void thread_fft_stage_119_U0_Out_I_full_n();
    void thread_fft_stage_119_U0_Out_R_full_n();
    void thread_fft_stage_119_U0_ap_continue();
    void thread_fft_stage_119_U0_ap_start();
    void thread_fft_stage_119_U0_start_full_n();
    void thread_fft_stage_119_U0_start_write();
    void thread_fft_stage_120_U0_Out_I_full_n();
    void thread_fft_stage_120_U0_Out_R_full_n();
    void thread_fft_stage_120_U0_ap_continue();
    void thread_fft_stage_120_U0_ap_start();
    void thread_fft_stage_120_U0_start_full_n();
    void thread_fft_stage_120_U0_start_write();
    void thread_fft_stage_121_U0_Out_I_full_n();
    void thread_fft_stage_121_U0_Out_R_full_n();
    void thread_fft_stage_121_U0_ap_continue();
    void thread_fft_stage_121_U0_ap_start();
    void thread_fft_stage_121_U0_start_full_n();
    void thread_fft_stage_121_U0_start_write();
    void thread_fft_stage_122_U0_Out_I_full_n();
    void thread_fft_stage_122_U0_Out_R_full_n();
    void thread_fft_stage_122_U0_ap_continue();
    void thread_fft_stage_122_U0_ap_start();
    void thread_fft_stage_122_U0_start_full_n();
    void thread_fft_stage_122_U0_start_write();
    void thread_fft_stage_123_U0_Out_I_full_n();
    void thread_fft_stage_123_U0_Out_R_full_n();
    void thread_fft_stage_123_U0_ap_continue();
    void thread_fft_stage_123_U0_ap_start();
    void thread_fft_stage_123_U0_start_full_n();
    void thread_fft_stage_123_U0_start_write();
    void thread_fft_stage_124_U0_Out_I_full_n();
    void thread_fft_stage_124_U0_Out_R_full_n();
    void thread_fft_stage_124_U0_ap_continue();
    void thread_fft_stage_124_U0_ap_start();
    void thread_fft_stage_124_U0_start_full_n();
    void thread_fft_stage_124_U0_start_write();
    void thread_fft_stage_125_U0_Out_I_full_n();
    void thread_fft_stage_125_U0_Out_R_full_n();
    void thread_fft_stage_125_U0_ap_continue();
    void thread_fft_stage_125_U0_ap_start();
    void thread_fft_stage_125_U0_start_full_n();
    void thread_fft_stage_125_U0_start_write();
    void thread_fft_stage_126_U0_Out_I_full_n();
    void thread_fft_stage_126_U0_Out_R_full_n();
    void thread_fft_stage_126_U0_ap_continue();
    void thread_fft_stage_126_U0_ap_start();
    void thread_fft_stage_126_U0_start_full_n();
    void thread_fft_stage_126_U0_start_write();
    void thread_fft_stage_U0_ap_continue();
    void thread_fft_stage_U0_ap_start();
    void thread_fft_stage_U0_start_full_n();
    void thread_fft_stage_U0_start_write();
    void thread_fft_streaming_Loop_1_U0_Stage_I_0_full_n();
    void thread_fft_streaming_Loop_1_U0_Stage_R_0_full_n();
    void thread_fft_streaming_Loop_1_U0_ap_continue();
    void thread_fft_streaming_Loop_1_U0_ap_start();
    void thread_fft_streaming_Loop_1_U0_start_full_n();
    void thread_fft_streaming_Loop_1_U0_start_write();
};

}

using namespace ap_rtl;

#endif
