module fadder_tb;
reg a,b,cin;
wire S,C;
fadder utt(.a(a),.b(b),.cin(cin),.S(S),.C(C));

initial begin
        $dumpfile("fadder_tb.vcd");
        $dumpvars();
        $monitor($time,"a=%b,b=%b,cion=%b,S=%b,C=%b",a,b,cin,S,C);
        #10 a=0;b=0;cin=0;
        #10 a=0;b=0;cin=1;
        #10 a=0;b=1;cin=0;
        #10 a=0;b=1;cin=1;
        #10 a=1;b=0;cin=0;
        #10 a=1;b=0;cin=1;
        #10 a=1;b=1;cin=0;
        #10 a=1;b=1;cin=1;
        $finish;
end
endmodule
