# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../HaDes.srcs/sim_1/imports/_testbench/control_tb.vhd" \

# Do not sort compile order
nosort
