Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Sun Oct  8 15:06:28 2023

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {lcd_rgb_colorbar|sys_clk} [get_ports {sys_clk}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {lcd_rgb_colorbar|sys_clk}]


IO Constraint :
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME        | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| lcd_rgb[0]      | inout             | H3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[1]      | inout             | H4      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[2]      | inout             | F1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[3]      | inout             | F2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[4]      | inout             | K1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[5]      | inout             | K2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[6]      | inout             | F5      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[7]      | inout             | K5      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[8]      | inout             | E1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[9]      | inout             | E3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[10]     | inout             | L3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[11]     | inout             | L4      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[12]     | inout             | K3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[13]     | inout             | K4      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[14]     | inout             | K6      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[15]     | inout             | L7      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[16]     | inout             | H1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[17]     | inout             | H2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[18]     | inout             | D3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[19]     | inout             | E4      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[20]     | inout             | G6      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[21]     | inout             | H7      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[22]     | inout             | G1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[23]     | inout             | G3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_bl          | output            | J7      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_clk         | output            | L5      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_de          | output            | J6      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_hs          | output            | D1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rst         | output            | F4      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_vs          | output            | D2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_clk         | input             | V9      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n       | input             | C4      | 1.8       | LVCMOS18       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| O                   | sys_clk_ibuf        | clkbufg_0         | ntclkbufg_0     | 14         
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+------------------------------------------------------+
| Net_Name         | Rst_Source_Inst     | Fanout     
+------------------------------------------------------+
| u_clk_div/N0     | u_clk_div/N0        | 50         
+------------------------------------------------------+


CE Signal:
+------------------------------------------------------------------+
| Net_Name              | CE_Source_Inst             | Fanout     
+------------------------------------------------------------------+
| u_lcd_driver/N125     | u_lcd_driver/N125.eq_5     | 11         
| u_rd_id/N27           | u_rd_id/N27                | 11         
+------------------------------------------------------------------+


Other High Fanout Signal:
+------------------------------------------------------------------------------------+
| Net_Name                          | Driver                           | Fanout     
+------------------------------------------------------------------------------------+
| u_clk_div/N0                      | u_clk_div/N0                     | 50         
| u_lcd_driver/h_back [2]           | u_clk_div/N39_13                 | 50         
| lcd_pclk                          | u_clk_div/lcd_pclk_or[0]_3       | 37         
| u_lcd_driver/h_sync [1]           | u_clk_div/N42_15                 | 36         
| h_disp[9]                         | u_clk_div/N19_9                  | 29         
| nt_lcd_de_inv                     | u_lcd_driver/lcd_de_inv          | 24         
| u_lcd_driver/N125                 | u_lcd_driver/N125.eq_5           | 22         
| u_clk_div/N19                     | u_clk_div/N19                    | 15         
| ntclkbufg_0                       | clkbufg_0                        | 14         
| u_lcd_driver/N145                 | u_lcd_driver/N145.eq_5           | 11         
| u_rd_id/N27                       | u_rd_id/N27                      | 11         
| u_lcd_driver/data_req             | u_lcd_driver/data_req            | 11         
| u_lcd_driver/v_sync [0]           | u_clk_div/N19_2                  | 10         
| _N2                               | lcd_rgb_tri[23]                  | 10         
| _N0                               | lcd_rgb_tri[7]                   | 9          
| _N1                               | lcd_rgb_tri[15]                  | 9          
| lcd_rgb_o[8]                      | u_lcd_driver/N0[1]               | 8          
| u_lcd_driver/h_back [3]           | u_lcd_driver/h_back_or[0]        | 8          
| u_lcd_driver/h_cnt [0]            | u_lcd_driver/h_cnt[0]            | 8          
| u_lcd_driver/h_cnt [1]            | u_lcd_driver/h_cnt[1]            | 8          
| lcd_rgb_o[16]                     | u_lcd_driver/N0[2]               | 8          
| lcd_rgb_o[0]                      | u_lcd_driver/N0[0]               | 8          
| u_lcd_driver/v_cnt [0]            | u_lcd_driver/v_cnt[0]            | 6          
| u_lcd_driver/h_cnt [2]            | u_lcd_driver/h_cnt[2]            | 6          
| u_lcd_driver/N98 [1]              | u_lcd_driver/N98_1_1             | 6          
| v_disp[4]                         | u_lcd_driver/h_back_or[5]        | 5          
| nt_lcd_de                         | u_lcd_driver/lcd_de              | 5          
| u_lcd_driver/h_cnt [3]            | u_lcd_driver/h_cnt[3]            | 5          
| u_lcd_driver/h_cnt [6]            | u_lcd_driver/h_cnt[6]            | 5          
| u_lcd_driver/h_cnt [8]            | u_lcd_driver/h_cnt[8]            | 5          
| u_lcd_driver/h_cnt [4]            | u_lcd_driver/h_cnt[4]            | 5          
| u_lcd_driver/h_cnt [9]            | u_lcd_driver/h_cnt[9]            | 5          
| u_lcd_driver/h_cnt [7]            | u_lcd_driver/h_cnt[7]            | 5          
| u_lcd_driver/h_cnt [10]           | u_lcd_driver/h_cnt[10]           | 5          
| u_lcd_driver/v_cnt [1]            | u_lcd_driver/v_cnt[1]            | 5          
| u_lcd_driver/h_cnt [5]            | u_lcd_driver/h_cnt[5]            | 5          
| u_lcd_driver/v_cnt [3]            | u_lcd_driver/v_cnt[3]            | 4          
| u_lcd_driver/v_cnt [4]            | u_lcd_driver/v_cnt[4]            | 4          
| u_lcd_driver/v_cnt [5]            | u_lcd_driver/v_cnt[5]            | 4          
| u_lcd_driver/v_cnt [6]            | u_lcd_driver/v_cnt[6]            | 4          
| u_lcd_driver/nb3 [6]              | u_lcd_driver/N106_0_sum6_1       | 4          
| u_lcd_driver/v_cnt [7]            | u_lcd_driver/v_cnt[7]            | 4          
| pixel_xpos[9]                     | u_lcd_driver/pixel_xpos[9]       | 4          
| u_lcd_driver/N98 [5]              | u_lcd_driver/N98_1_5             | 4          
| u_lcd_driver/N98 [6]              | u_lcd_driver/N98_1_6             | 4          
| u_lcd_driver/N98 [7]              | u_lcd_driver/N98_1_7             | 4          
| u_lcd_driver/N98 [8]              | u_lcd_driver/N98_1_8             | 4          
| lcd_id[2]                         | u_rd_id/lcd_id[2]                | 4          
| lcd_id[1]                         | u_rd_id/lcd_id[1]                | 4          
| u_lcd_driver/v_cnt [8]            | u_lcd_driver/v_cnt[8]            | 4          
| u_lcd_driver/h_back_alias [4]     | u_lcd_driver/h_back_or[1]        | 4          
| u_lcd_driver/v_cnt [9]            | u_lcd_driver/v_cnt[9]            | 4          
| u_lcd_driver/v_cnt [10]           | u_lcd_driver/v_cnt[10]           | 4          
| pixel_xpos[8]                     | u_lcd_driver/pixel_xpos[8]       | 4          
| lcd_id[6]                         | u_rd_id/lcd_id[6]                | 4          
| lcd_id[7]                         | u_rd_id/lcd_id[7]                | 4          
| lcd_id[13]                        | u_rd_id/lcd_id[13]               | 4          
| u_lcd_driver/v_cnt [2]            | u_lcd_driver/v_cnt[2]            | 4          
| pixel_xpos[7]                     | u_lcd_driver/pixel_xpos[7]       | 4          
| pixel_xpos[4]                     | u_lcd_driver/pixel_xpos[4]       | 4          
| pixel_xpos[5]                     | u_lcd_driver/pixel_xpos[5]       | 4          
| pixel_xpos[6]                     | u_lcd_driver/pixel_xpos[6]       | 4          
| pixel_xpos[10]                    | u_lcd_driver/pixel_xpos[10]      | 4          
| u_lcd_display/N51                 | u_lcd_display/N51.lt_4           | 3          
| u_lcd_driver/N98 [4]              | u_lcd_driver/N98_1_4             | 3          
| lcd_id[8]                         | u_rd_id/lcd_id[8]                | 3          
| u_lcd_driver/N12 [6]              | u_lcd_driver/N12_1_7             | 3          
| u_lcd_display/N15                 | u_lcd_display/N15.lt_5           | 3          
| u_lcd_driver/N12 [5]              | u_lcd_driver/N12_1_6             | 3          
| u_lcd_driver/N12 [3]              | u_lcd_driver/N12_1_4             | 3          
| lcd_id[14]                        | u_rd_id/lcd_id[14]               | 3          
| lcd_id[12]                        | u_rd_id/lcd_id[12]               | 3          
| lcd_id[3]                         | u_rd_id/lcd_id[3]                | 3          
| pixel_xpos[3]                     | u_lcd_driver/pixel_xpos[3]       | 3          
| u_lcd_display/N87                 | u_lcd_display/N87.lt_5           | 3          
| u_clk_div/_N403                   | u_clk_div/N38_2                  | 2          
| u_lcd_driver/h_cnt[1]_inv         | u_lcd_driver/h_cnt[10:0]_inv     | 2          
| u_lcd_driver/h_sync [3]           | u_lcd_display/N9_sub8_maj1_1     | 2          
| u_lcd_driver/nb0 [2]              | u_lcd_driver/N7_3_1              | 2          
| u_lcd_driver/nb0 [3]              | u_lcd_driver/N7_3_2              | 2          
| lcd_id[4]                         | u_rd_id/lcd_id[4]                | 2          
| u_clk_div/clk_12_5m               | u_clk_div/clk_12_5m              | 2          
| u_clk_div/clk_25m                 | u_clk_div/clk_25m                | 2          
| u_clk_div/div_4_cnt               | u_clk_div/div_4_cnt              | 2          
| u_lcd_driver/nb0 [4]              | u_lcd_driver/N7_3_3              | 2          
| u_lcd_driver/nb0 [5]              | u_lcd_driver/N7_3_4              | 2          
| pixel_xpos[2]                     | u_lcd_driver/pixel_xpos[2]       | 2          
| u_lcd_driver/nb0 [6]              | u_lcd_driver/N7_3_5              | 2          
| u_lcd_driver/nb0 [7]              | u_lcd_driver/N7_3_6              | 2          
| u_lcd_driver/nb0 [8]              | u_lcd_driver/N7_3_7              | 2          
| u_lcd_driver/nb0 [9]              | u_lcd_driver/N7_3_8              | 2          
| nt_sys_clk                        | sys_clk_ibuf                     | 2          
| u_lcd_driver/nb0 [10]             | u_lcd_driver/N7_3_9              | 2          
| u_lcd_driver/nb1 [1]              | u_lcd_driver/N7_1.fsub_2         | 2          
| u_lcd_driver/nb1 [2]              | u_lcd_driver/N7_1.fsub_3         | 2          
| u_lcd_driver/nb1 [3]              | u_lcd_driver/N7_1.fsub_4         | 2          
| h_disp[5]                         | u_clk_div/N19_2_inv_2            | 2          
| u_lcd_driver/nb1 [4]              | u_lcd_driver/N7_1.fsub_5         | 2          
| u_lcd_driver/N100 [9]             | u_lcd_driver/N100_1.fsub_8       | 2          
| u_lcd_driver/nb1 [5]              | u_lcd_driver/N7_1.fsub_6         | 2          
+------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 50       | 33840         | 1                  
| LUT                   | 223      | 22560         | 1                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 0        | 60            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 32       | 226           | 15                 
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 4             | 0                  
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 30            | 4                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.03 sec.


Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                          
+------------------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/synthesize/lcd_rgb_colorbar_syn.adf     
| Output     | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/device_map/lcd_rgb_colorbar_map.adf     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/device_map/lcd_rgb_colorbar_dmr.prt     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/device_map/lcd_rgb_colorbar.dmr         
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/device_map/dmr.db                       
+------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 209 MB
Total CPU time to dev_map completion : 0h:0m:2s
Process Total CPU time to dev_map completion : 0h:0m:2s
Total real time to dev_map completion : 0h:0m:4s
