[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  12982       tick       4007248       1428491       1391317       4007248 
      2  12982       tick       7052915       2644988       2627575       7052915 
      3  12982       tick       7068053       2647166       2627843       7068053 
      4  12982       tick       7057874       2645180       2625381       7057874 
      5  12982       tick       7050634       2643756       2626023       7050634 
      6  12982       tick       7057906       2647900       2631970       7057906 
      7  12982       tick       7073345       2648993       2631147       7073345 
      8  12982       tick       7045250       2644151       2617671       7045250 
      9  12982       tick       7033454       2643839       2618855       7033454 
     10  12982       tick       7042317       2644594       2628381       7042317 
     11  12982       tick       7048264       2645528       2626199       7048264 
     12  12982       tick       7009148       2632800       2611330       7009148 
     13  12982       tick       7042243       2642922       2624888       7042243 
     14  12982       tick       7061348       2646625       2630055       7061348 
     15  12982       tick       7047571       2643148       2623923       7047571 
     16  12982       tick       7043651       2641342       2613790       7043651 
     17  12982       tick       7036796       2643567       2626847       7036796 
     18  12982       tick       7057014       2643464       2618991       7057014 
     19  12982       tick       7053835       2645383       2624558       7053835 
     20  12982       tick       6753472       2533529       2514926       6753472 
     21  12982       exit             0             0             0             0 
