<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Feb 18 22:52:04 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets \oled1/clk_in_1Hz]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.764ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \oled1/flash_bit_309  (from \oled1/clk_in_1Hz +)
   Destination:    FD1S3IX    D              \oled1/flash_bit_309  (to \oled1/clk_in_1Hz +)

   Delay:                   3.076ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.076ns data_path \oled1/flash_bit_309 to \oled1/flash_bit_309 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.764ns

 Path Details: \oled1/flash_bit_309 to \oled1/flash_bit_309

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \oled1/flash_bit_309 (from \oled1/clk_in_1Hz)
Route         2   e 1.198                                  \oled1/flash_bit
LUT4        ---     0.493              A to Z              \oled1/flash_bit_I_0_1_lut
Route         1   e 0.941                                  \oled1/flash_bit_N_851
                  --------
                    3.076  (30.5% logic, 69.5% route), 2 logic levels.

Report: 3.236 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_1s]
            325 items scored, 121 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.177ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             hour__i5  (from clk_1s +)
   Destination:    FD1P3IX    SP             hour__i1  (to clk_1s +)

   Delay:                   7.892ns  (24.4% logic, 75.6% route), 4 logic levels.

 Constraint Details:

      7.892ns data_path hour__i5 to hour__i1 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 3.177ns

 Path Details: hour__i5 to hour__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              hour__i5 (from clk_1s)
Route         6   e 1.515                                  hour[5]
LUT4        ---     0.493              A to Z              \bcd_hour/i2109_2_lut_rep_329
Route         4   e 1.340                                  n15252
LUT4        ---     0.493              C to Z              i2_4_lut
Route         9   e 1.574                                  hour_7__N_53
LUT4        ---     0.493              D to Z              i1_2_lut_4_lut
Route         8   e 1.540                                  clk_1s_enable_8
                  --------
                    7.892  (24.4% logic, 75.6% route), 4 logic levels.


Error:  The following path violates requirements by 3.177ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             hour__i5  (from clk_1s +)
   Destination:    FD1P3IX    SP             hour__i2  (to clk_1s +)

   Delay:                   7.892ns  (24.4% logic, 75.6% route), 4 logic levels.

 Constraint Details:

      7.892ns data_path hour__i5 to hour__i2 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 3.177ns

 Path Details: hour__i5 to hour__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              hour__i5 (from clk_1s)
Route         6   e 1.515                                  hour[5]
LUT4        ---     0.493              A to Z              \bcd_hour/i2109_2_lut_rep_329
Route         4   e 1.340                                  n15252
LUT4        ---     0.493              C to Z              i2_4_lut
Route         9   e 1.574                                  hour_7__N_53
LUT4        ---     0.493              D to Z              i1_2_lut_4_lut
Route         8   e 1.540                                  clk_1s_enable_8
                  --------
                    7.892  (24.4% logic, 75.6% route), 4 logic levels.


Error:  The following path violates requirements by 3.177ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             hour__i5  (from clk_1s +)
   Destination:    FD1P3IX    SP             hour__i3  (to clk_1s +)

   Delay:                   7.892ns  (24.4% logic, 75.6% route), 4 logic levels.

 Constraint Details:

      7.892ns data_path hour__i5 to hour__i3 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 3.177ns

 Path Details: hour__i5 to hour__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              hour__i5 (from clk_1s)
Route         6   e 1.515                                  hour[5]
LUT4        ---     0.493              A to Z              \bcd_hour/i2109_2_lut_rep_329
Route         4   e 1.340                                  n15252
LUT4        ---     0.493              C to Z              i2_4_lut
Route         9   e 1.574                                  hour_7__N_53
LUT4        ---     0.493              D to Z              i1_2_lut_4_lut
Route         8   e 1.540                                  clk_1s_enable_8
                  --------
                    7.892  (24.4% logic, 75.6% route), 4 logic levels.

Warning: 8.177 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets sys_clk_c]
            3095 items scored, 3095 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 18.634ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \oled1/num_1116__i0  (from sys_clk_c +)
   Destination:    FD1S3AX    D              \oled1/char_reg_i7  (to sys_clk_c +)

   Delay:                  23.474ns  (33.2% logic, 66.8% route), 18 logic levels.

 Constraint Details:

     23.474ns data_path \oled1/num_1116__i0 to \oled1/char_reg_i7 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 18.634ns

 Path Details: \oled1/num_1116__i0 to \oled1/char_reg_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \oled1/num_1116__i0 (from sys_clk_c)
Route        14   e 1.865                                  \oled1/num[0]
LUT4        ---     0.493              C to Z              \oled1/i11441_3_lut
Route         1   e 0.020                                  \oled1/n14131
MUXL5       ---     0.233           BLUT to Z              \oled1/i11443
Route         2   e 1.141                                  \oled1/n1473
LUT4        ---     0.493              D to Z              \oled1/i6714_2_lut_4_lut
Route        40   e 2.052                                  n1024
LUT4        ---     0.493              C to Z              \oled1/i1_3_lut_4_lut
Route         1   e 0.941                                  \oled1/n101
LUT4        ---     0.493              A to Z              \oled1/i1_3_lut
Route         2   e 1.141                                  \oled1/n8095
LUT4        ---     0.493              A to Z              \oled1/n8095_bdd_4_lut_12378
Route         1   e 0.941                                  \oled1/n15001
LUT4        ---     0.493              B to Z              \oled1/i1_4_lut_adj_188
Route         1   e 0.941                                  \oled1/n50_adj_930
LUT4        ---     0.493              C to Z              \oled1/i11510_3_lut_4_lut
Route         1   e 0.941                                  \oled1/n8097
LUT4        ---     0.493              A to Z              \oled1/n8097_bdd_4_lut_12028
Route         1   e 0.020                                  \oled1/n14493
MUXL5       ---     0.233           BLUT to Z              \oled1/i11670
Route         1   e 0.941                                  \oled1/n14494
LUT4        ---     0.493              B to Z              \oled1/sw_c_bdd_2_lut_11672_2_lut
Route         1   e 0.941                                  \oled1/n14495
LUT4        ---     0.493              C to Z              \oled1/sw_c_bdd_2_lut_11675_3_lut_4_lut_4_lut
Route         1   e 0.020                                  \oled1/n14496
MUXL5       ---     0.233           ALUT to Z              \oled1/i11673
Route         1   e 0.941                                  \oled1/n14497
LUT4        ---     0.493              B to Z              \oled1/i1_2_lut
Route         1   e 0.941                                  \oled1/n64
LUT4        ---     0.493              C to Z              \oled1/i1_4_lut_4_lut_adj_42
Route         1   e 0.020                                  \oled1/n12_adj_877
MUXL5       ---     0.233           ALUT to Z              \oled1/i47_adj_16
Route         1   e 0.941                                  \oled1/n24
LUT4        ---     0.493              A to Z              \oled1/i1_4_lut_adj_109
Route         1   e 0.941                                  \oled1/char_reg_7__N_379[7]
                  --------
                   23.474  (33.2% logic, 66.8% route), 18 logic levels.


Error:  The following path violates requirements by 18.634ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \oled1/num_1116__i0  (from sys_clk_c +)
   Destination:    FD1S3AX    D              \oled1/char_reg_i7  (to sys_clk_c +)

   Delay:                  23.474ns  (33.2% logic, 66.8% route), 18 logic levels.

 Constraint Details:

     23.474ns data_path \oled1/num_1116__i0 to \oled1/char_reg_i7 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 18.634ns

 Path Details: \oled1/num_1116__i0 to \oled1/char_reg_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \oled1/num_1116__i0 (from sys_clk_c)
Route        14   e 1.865                                  \oled1/num[0]
LUT4        ---     0.493              C to Z              \oled1/i11442_3_lut
Route         1   e 0.020                                  \oled1/n14132
MUXL5       ---     0.233           ALUT to Z              \oled1/i11443
Route         2   e 1.141                                  \oled1/n1473
LUT4        ---     0.493              D to Z              \oled1/i6714_2_lut_4_lut
Route        40   e 2.052                                  n1024
LUT4        ---     0.493              C to Z              \oled1/i1_3_lut_4_lut
Route         1   e 0.941                                  \oled1/n101
LUT4        ---     0.493              A to Z              \oled1/i1_3_lut
Route         2   e 1.141                                  \oled1/n8095
LUT4        ---     0.493              A to Z              \oled1/n8095_bdd_4_lut_12378
Route         1   e 0.941                                  \oled1/n15001
LUT4        ---     0.493              B to Z              \oled1/i1_4_lut_adj_188
Route         1   e 0.941                                  \oled1/n50_adj_930
LUT4        ---     0.493              C to Z              \oled1/i11510_3_lut_4_lut
Route         1   e 0.941                                  \oled1/n8097
LUT4        ---     0.493              A to Z              \oled1/n8097_bdd_4_lut_12028
Route         1   e 0.020                                  \oled1/n14493
MUXL5       ---     0.233           BLUT to Z              \oled1/i11670
Route         1   e 0.941                                  \oled1/n14494
LUT4        ---     0.493              B to Z              \oled1/sw_c_bdd_2_lut_11672_2_lut
Route         1   e 0.941                                  \oled1/n14495
LUT4        ---     0.493              C to Z              \oled1/sw_c_bdd_2_lut_11675_3_lut_4_lut_4_lut
Route         1   e 0.020                                  \oled1/n14496
MUXL5       ---     0.233           ALUT to Z              \oled1/i11673
Route         1   e 0.941                                  \oled1/n14497
LUT4        ---     0.493              B to Z              \oled1/i1_2_lut
Route         1   e 0.941                                  \oled1/n64
LUT4        ---     0.493              C to Z              \oled1/i1_4_lut_4_lut_adj_42
Route         1   e 0.020                                  \oled1/n12_adj_877
MUXL5       ---     0.233           ALUT to Z              \oled1/i47_adj_16
Route         1   e 0.941                                  \oled1/n24
LUT4        ---     0.493              A to Z              \oled1/i1_4_lut_adj_109
Route         1   e 0.941                                  \oled1/char_reg_7__N_379[7]
                  --------
                   23.474  (33.2% logic, 66.8% route), 18 logic levels.


Error:  The following path violates requirements by 18.411ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \oled1/num_1116__i2  (from sys_clk_c +)
   Destination:    FD1S3AX    D              \oled1/char_reg_i7  (to sys_clk_c +)

   Delay:                  23.251ns  (32.5% logic, 67.5% route), 17 logic levels.

 Constraint Details:

     23.251ns data_path \oled1/num_1116__i2 to \oled1/char_reg_i7 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 18.411ns

 Path Details: \oled1/num_1116__i2 to \oled1/char_reg_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \oled1/num_1116__i2 (from sys_clk_c)
Route         9   e 1.632                                  \oled1/num[2]
LUT4        ---     0.493              B to Z              \oled1/i2_3_lut_rep_312
Route         5   e 1.405                                  \oled1/n15235
LUT4        ---     0.493              C to Z              \oled1/i6713_2_lut_rep_265_3_lut_3_lut_4_lut
Route        39   e 2.051                                  n15188
LUT4        ---     0.493              D to Z              \oled1/i1_3_lut_4_lut
Route         1   e 0.941                                  \oled1/n101
LUT4        ---     0.493              A to Z              \oled1/i1_3_lut
Route         2   e 1.141                                  \oled1/n8095
LUT4        ---     0.493              A to Z              \oled1/n8095_bdd_4_lut_12378
Route         1   e 0.941                                  \oled1/n15001
LUT4        ---     0.493              B to Z              \oled1/i1_4_lut_adj_188
Route         1   e 0.941                                  \oled1/n50_adj_930
LUT4        ---     0.493              C to Z              \oled1/i11510_3_lut_4_lut
Route         1   e 0.941                                  \oled1/n8097
LUT4        ---     0.493              A to Z              \oled1/n8097_bdd_4_lut_12028
Route         1   e 0.020                                  \oled1/n14493
MUXL5       ---     0.233           BLUT to Z              \oled1/i11670
Route         1   e 0.941                                  \oled1/n14494
LUT4        ---     0.493              B to Z              \oled1/sw_c_bdd_2_lut_11672_2_lut
Route         1   e 0.941                                  \oled1/n14495
LUT4        ---     0.493              C to Z              \oled1/sw_c_bdd_2_lut_11675_3_lut_4_lut_4_lut
Route         1   e 0.020                                  \oled1/n14496
MUXL5       ---     0.233           ALUT to Z              \oled1/i11673
Route         1   e 0.941                                  \oled1/n14497
LUT4        ---     0.493              B to Z              \oled1/i1_2_lut
Route         1   e 0.941                                  \oled1/n64
LUT4        ---     0.493              C to Z              \oled1/i1_4_lut_4_lut_adj_42
Route         1   e 0.020                                  \oled1/n12_adj_877
MUXL5       ---     0.233           ALUT to Z              \oled1/i47_adj_16
Route         1   e 0.941                                  \oled1/n24
LUT4        ---     0.493              A to Z              \oled1/i1_4_lut_adj_109
Route         1   e 0.941                                  \oled1/char_reg_7__N_379[7]
                  --------
                   23.251  (32.5% logic, 67.5% route), 17 logic levels.

Warning: 23.634 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets \oled1/clk_in_1Hz]       |     5.000 ns|     3.236 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_1s]                  |     5.000 ns|     8.177 ns|     4 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets sys_clk_c]               |     5.000 ns|    23.634 ns|    18 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n15185                                  |      39|     480|     14.93%
                                        |        |        |
\oled1/num[0]                           |      14|     460|     14.30%
                                        |        |        |
\oled1/n14708                           |       4|     440|     13.68%
                                        |        |        |
n1018                                   |      39|     429|     13.34%
                                        |        |        |
\oled1/oled_dcn_N_826                   |      37|     423|     13.15%
                                        |        |        |
\oled1/char_reg_7__N_379[7]             |       1|     413|     12.84%
                                        |        |        |
\oled1/n24                              |       1|     413|     12.84%
                                        |        |        |
n1024                                   |      40|     410|     12.75%
                                        |        |        |
\oled1/n12_adj_877                      |       1|     405|     12.59%
                                        |        |        |
\oled1/n64                              |       1|     405|     12.59%
                                        |        |        |
\oled1/n14497                           |       1|     405|     12.59%
                                        |        |        |
n1021                                   |      41|     378|     11.75%
                                        |        |        |
\oled1/num[2]                           |       9|     371|     11.54%
                                        |        |        |
\oled1/n14494                           |       1|     344|     10.70%
                                        |        |        |
\oled1/n14495                           |       1|     344|     10.70%
                                        |        |        |
\oled1/n14496                           |       1|     344|     10.70%
                                        |        |        |
\oled1/num[1]                           |      11|     334|     10.39%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 3216  Score: 31654512

Constraints cover  13132 paths, 1108 nets, and 3403 connections (88.8% coverage)


Peak memory: 96018432 bytes, TRCE: 4337664 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
