#ifndef _xs1_su_registers_h_
#define _xs1_su_registers_h_

#define XS1_SU_CFG_DEV_ID_NUM 0x0
#define XS1_SU_CFG_NODE_CFG_NUM 0x4
#define XS1_SU_CFG_NODE_ID_SCTH_NUM 0x5
#define XS1_SU_CFG_RST_MISC_NUM 0x50
#define XS1_SU_CFG_SYS_CLK_FREQ_NUM 0x51
#define XS1_SU_CFG_LINK_CTRL_NUM 0x80
#define XS1_SU_CFG_WDOG_TMR_NUM 0xd6
#define XS1_SU_CFG_WDOG_DISABLE_NUM 0xd7
#define XS1_SU_PER_UIFM_CHANEND_NUM 0x1
#define XS1_SU_PER_UIFM_WIDTH 0x20
#define XS1_SU_PER_UIFM_RESET_NUM 0x0
#define XS1_SU_PER_UIFM_CONTROL_NUM 0x4
#define XS1_SU_PER_UIFM_DEVICE_ADDRESS_NUM 0x8
#define XS1_SU_PER_UIFM_FUNC_CONTROL_NUM 0xc
#define XS1_SU_PER_UIFM_OTG_CONTROL_NUM 0x10
#define XS1_SU_PER_UIFM_OTG_FLAGS_NUM 0x14
#define XS1_SU_PER_UIFM_SERIAL_MODE_NUM 0x18
#define XS1_SU_PER_UIFM_IFM_FLAGS_NUM 0x1c
#define XS1_SU_PER_UIFM_FLAGS_STICKY_NUM 0x20
#define XS1_SU_PER_UIFM_MASK_NUM 0x24
#define XS1_SU_PER_UIFM_SOFCOUNT_NUM 0x28
#define XS1_SU_PER_UIFM_PID_NUM 0x2c
#define XS1_SU_PER_UIFM_ENDPOINT_NUM 0x30
#define XS1_SU_PER_UIFM_ENDPOINT_MATCH_NUM 0x34
#define XS1_SU_PER_UIFM_PWRSIG_NUM 0x38
#define XS1_SU_PER_UIFM_PHY_CONTROL_NUM 0x3c
#define XS1_SU_PER_ADC_CHANEND_NUM 0x2
#define XS1_SU_PER_ADC_WIDTH 0x20
#define XS1_SU_PER_ADC_0_NUM 0x0
#define XS1_SU_PER_ADC_1_NUM 0x4
#define XS1_SU_PER_ADC_2_NUM 0x8
#define XS1_SU_PER_ADC_3_NUM 0xc
#define XS1_SU_PER_ADC_4_NUM 0x10
#define XS1_SU_PER_ADC_5_NUM 0x14
#define XS1_SU_PER_ADC_6_NUM 0x18
#define XS1_SU_PER_ADC_7_NUM 0x1c
#define XS1_SU_PER_ADC_MISC_CTRL_NUM 0x20
#define XS1_SU_PER_MEMORY_CHANEND_NUM 0x3
#define XS1_SU_PER_MEMORY_WIDTH 0x8
#define XS1_SU_PER_MEMORY_BYTE_0_NUM 0x0
#define XS1_SU_NUM_GLX_PER_MEMORY_BYTE 0x80
#define XS1_SU_PER_MEMORY_BYTE_1_NUM 0x1
#define XS1_SU_PER_MEMORY_BYTE_2_NUM 0x2
#define XS1_SU_PER_MEMORY_BYTE_3_NUM 0x3
#define XS1_SU_PER_MEMORY_BYTE_4_NUM 0x4
#define XS1_SU_PER_MEMORY_BYTE_5_NUM 0x5
#define XS1_SU_PER_MEMORY_BYTE_6_NUM 0x6
#define XS1_SU_PER_MEMORY_BYTE_7_NUM 0x7
#define XS1_SU_PER_MEMORY_BYTE_8_NUM 0x8
#define XS1_SU_PER_MEMORY_BYTE_9_NUM 0x9
#define XS1_SU_PER_MEMORY_BYTE_10_NUM 0xa
#define XS1_SU_PER_MEMORY_BYTE_11_NUM 0xb
#define XS1_SU_PER_MEMORY_BYTE_12_NUM 0xc
#define XS1_SU_PER_MEMORY_BYTE_13_NUM 0xd
#define XS1_SU_PER_MEMORY_BYTE_14_NUM 0xe
#define XS1_SU_PER_MEMORY_BYTE_15_NUM 0xf
#define XS1_SU_PER_MEMORY_BYTE_16_NUM 0x10
#define XS1_SU_PER_MEMORY_BYTE_17_NUM 0x11
#define XS1_SU_PER_MEMORY_BYTE_18_NUM 0x12
#define XS1_SU_PER_MEMORY_BYTE_19_NUM 0x13
#define XS1_SU_PER_MEMORY_BYTE_20_NUM 0x14
#define XS1_SU_PER_MEMORY_BYTE_21_NUM 0x15
#define XS1_SU_PER_MEMORY_BYTE_22_NUM 0x16
#define XS1_SU_PER_MEMORY_BYTE_23_NUM 0x17
#define XS1_SU_PER_MEMORY_BYTE_24_NUM 0x18
#define XS1_SU_PER_MEMORY_BYTE_25_NUM 0x19
#define XS1_SU_PER_MEMORY_BYTE_26_NUM 0x1a
#define XS1_SU_PER_MEMORY_BYTE_27_NUM 0x1b
#define XS1_SU_PER_MEMORY_BYTE_28_NUM 0x1c
#define XS1_SU_PER_MEMORY_BYTE_29_NUM 0x1d
#define XS1_SU_PER_MEMORY_BYTE_30_NUM 0x1e
#define XS1_SU_PER_MEMORY_BYTE_31_NUM 0x1f
#define XS1_SU_PER_MEMORY_BYTE_32_NUM 0x20
#define XS1_SU_PER_MEMORY_BYTE_33_NUM 0x21
#define XS1_SU_PER_MEMORY_BYTE_34_NUM 0x22
#define XS1_SU_PER_MEMORY_BYTE_35_NUM 0x23
#define XS1_SU_PER_MEMORY_BYTE_36_NUM 0x24
#define XS1_SU_PER_MEMORY_BYTE_37_NUM 0x25
#define XS1_SU_PER_MEMORY_BYTE_38_NUM 0x26
#define XS1_SU_PER_MEMORY_BYTE_39_NUM 0x27
#define XS1_SU_PER_MEMORY_BYTE_40_NUM 0x28
#define XS1_SU_PER_MEMORY_BYTE_41_NUM 0x29
#define XS1_SU_PER_MEMORY_BYTE_42_NUM 0x2a
#define XS1_SU_PER_MEMORY_BYTE_43_NUM 0x2b
#define XS1_SU_PER_MEMORY_BYTE_44_NUM 0x2c
#define XS1_SU_PER_MEMORY_BYTE_45_NUM 0x2d
#define XS1_SU_PER_MEMORY_BYTE_46_NUM 0x2e
#define XS1_SU_PER_MEMORY_BYTE_47_NUM 0x2f
#define XS1_SU_PER_MEMORY_BYTE_48_NUM 0x30
#define XS1_SU_PER_MEMORY_BYTE_49_NUM 0x31
#define XS1_SU_PER_MEMORY_BYTE_50_NUM 0x32
#define XS1_SU_PER_MEMORY_BYTE_51_NUM 0x33
#define XS1_SU_PER_MEMORY_BYTE_52_NUM 0x34
#define XS1_SU_PER_MEMORY_BYTE_53_NUM 0x35
#define XS1_SU_PER_MEMORY_BYTE_54_NUM 0x36
#define XS1_SU_PER_MEMORY_BYTE_55_NUM 0x37
#define XS1_SU_PER_MEMORY_BYTE_56_NUM 0x38
#define XS1_SU_PER_MEMORY_BYTE_57_NUM 0x39
#define XS1_SU_PER_MEMORY_BYTE_58_NUM 0x3a
#define XS1_SU_PER_MEMORY_BYTE_59_NUM 0x3b
#define XS1_SU_PER_MEMORY_BYTE_60_NUM 0x3c
#define XS1_SU_PER_MEMORY_BYTE_61_NUM 0x3d
#define XS1_SU_PER_MEMORY_BYTE_62_NUM 0x3e
#define XS1_SU_PER_MEMORY_BYTE_63_NUM 0x3f
#define XS1_SU_PER_MEMORY_BYTE_64_NUM 0x40
#define XS1_SU_PER_MEMORY_BYTE_65_NUM 0x41
#define XS1_SU_PER_MEMORY_BYTE_66_NUM 0x42
#define XS1_SU_PER_MEMORY_BYTE_67_NUM 0x43
#define XS1_SU_PER_MEMORY_BYTE_68_NUM 0x44
#define XS1_SU_PER_MEMORY_BYTE_69_NUM 0x45
#define XS1_SU_PER_MEMORY_BYTE_70_NUM 0x46
#define XS1_SU_PER_MEMORY_BYTE_71_NUM 0x47
#define XS1_SU_PER_MEMORY_BYTE_72_NUM 0x48
#define XS1_SU_PER_MEMORY_BYTE_73_NUM 0x49
#define XS1_SU_PER_MEMORY_BYTE_74_NUM 0x4a
#define XS1_SU_PER_MEMORY_BYTE_75_NUM 0x4b
#define XS1_SU_PER_MEMORY_BYTE_76_NUM 0x4c
#define XS1_SU_PER_MEMORY_BYTE_77_NUM 0x4d
#define XS1_SU_PER_MEMORY_BYTE_78_NUM 0x4e
#define XS1_SU_PER_MEMORY_BYTE_79_NUM 0x4f
#define XS1_SU_PER_MEMORY_BYTE_80_NUM 0x50
#define XS1_SU_PER_MEMORY_BYTE_81_NUM 0x51
#define XS1_SU_PER_MEMORY_BYTE_82_NUM 0x52
#define XS1_SU_PER_MEMORY_BYTE_83_NUM 0x53
#define XS1_SU_PER_MEMORY_BYTE_84_NUM 0x54
#define XS1_SU_PER_MEMORY_BYTE_85_NUM 0x55
#define XS1_SU_PER_MEMORY_BYTE_86_NUM 0x56
#define XS1_SU_PER_MEMORY_BYTE_87_NUM 0x57
#define XS1_SU_PER_MEMORY_BYTE_88_NUM 0x58
#define XS1_SU_PER_MEMORY_BYTE_89_NUM 0x59
#define XS1_SU_PER_MEMORY_BYTE_90_NUM 0x5a
#define XS1_SU_PER_MEMORY_BYTE_91_NUM 0x5b
#define XS1_SU_PER_MEMORY_BYTE_92_NUM 0x5c
#define XS1_SU_PER_MEMORY_BYTE_93_NUM 0x5d
#define XS1_SU_PER_MEMORY_BYTE_94_NUM 0x5e
#define XS1_SU_PER_MEMORY_BYTE_95_NUM 0x5f
#define XS1_SU_PER_MEMORY_BYTE_96_NUM 0x60
#define XS1_SU_PER_MEMORY_BYTE_97_NUM 0x61
#define XS1_SU_PER_MEMORY_BYTE_98_NUM 0x62
#define XS1_SU_PER_MEMORY_BYTE_99_NUM 0x63
#define XS1_SU_PER_MEMORY_BYTE_100_NUM 0x64
#define XS1_SU_PER_MEMORY_BYTE_101_NUM 0x65
#define XS1_SU_PER_MEMORY_BYTE_102_NUM 0x66
#define XS1_SU_PER_MEMORY_BYTE_103_NUM 0x67
#define XS1_SU_PER_MEMORY_BYTE_104_NUM 0x68
#define XS1_SU_PER_MEMORY_BYTE_105_NUM 0x69
#define XS1_SU_PER_MEMORY_BYTE_106_NUM 0x6a
#define XS1_SU_PER_MEMORY_BYTE_107_NUM 0x6b
#define XS1_SU_PER_MEMORY_BYTE_108_NUM 0x6c
#define XS1_SU_PER_MEMORY_BYTE_109_NUM 0x6d
#define XS1_SU_PER_MEMORY_BYTE_110_NUM 0x6e
#define XS1_SU_PER_MEMORY_BYTE_111_NUM 0x6f
#define XS1_SU_PER_MEMORY_BYTE_112_NUM 0x70
#define XS1_SU_PER_MEMORY_BYTE_113_NUM 0x71
#define XS1_SU_PER_MEMORY_BYTE_114_NUM 0x72
#define XS1_SU_PER_MEMORY_BYTE_115_NUM 0x73
#define XS1_SU_PER_MEMORY_BYTE_116_NUM 0x74
#define XS1_SU_PER_MEMORY_BYTE_117_NUM 0x75
#define XS1_SU_PER_MEMORY_BYTE_118_NUM 0x76
#define XS1_SU_PER_MEMORY_BYTE_119_NUM 0x77
#define XS1_SU_PER_MEMORY_BYTE_120_NUM 0x78
#define XS1_SU_PER_MEMORY_BYTE_121_NUM 0x79
#define XS1_SU_PER_MEMORY_BYTE_122_NUM 0x7a
#define XS1_SU_PER_MEMORY_BYTE_123_NUM 0x7b
#define XS1_SU_PER_MEMORY_BYTE_124_NUM 0x7c
#define XS1_SU_PER_MEMORY_BYTE_125_NUM 0x7d
#define XS1_SU_PER_MEMORY_BYTE_126_NUM 0x7e
#define XS1_SU_PER_MEMORY_BYTE_127_NUM 0x7f
#define XS1_SU_PER_MEMORY_VALID_NUM 0xff
#define XS1_SU_PER_OSC_CHANEND_NUM 0x4
#define XS1_SU_PER_OSC_WIDTH 0x8
#define XS1_SU_PER_OSC_GEN_CTRL_NUM 0x0
#define XS1_SU_PER_OSC_ON_SI_CTRL_NUM 0x1
#define XS1_SU_PER_OSC_XTAL_CTRL_NUM 0x2
#define XS1_SU_PER_RTC_CHANEND_NUM 0x5
#define XS1_SU_PER_RTC_WIDTH 0x20
#define XS1_SU_PER_RTC_LWR_32BIT_NUM 0x0
#define XS1_SU_PER_RTC_UPR_32BIT_NUM 0x4
#define XS1_SU_PER_PWR_CHANEND_NUM 0x6
#define XS1_SU_PER_PWR_WIDTH 0x20
#define XS1_SU_PER_PWR_MISC_CTRL_NUM 0x0
#define XS1_SU_PER_PWR_WAKEUP_TMR_LWR_NUM 0x4
#define XS1_SU_PER_PWR_WAKEUP_TMR_UPR_NUM 0x8
#define XS1_SU_PER_PWR_STATE_ASLEEP_NUM 0xc
#define XS1_SU_PER_PWR_STATE_WAKING1_NUM 0x10
#define XS1_SU_PER_PWR_STATE_WAKING2_NUM 0x14
#define XS1_SU_PER_PWR_STATE_AWAKE_NUM 0x18
#define XS1_SU_PER_PWR_STATE_SLEEPING1_NUM 0x1c
#define XS1_SU_PER_PWR_STATE_SLEEPING2_NUM 0x20
#define XS1_SU_PER_PWR_SEQUENCE_DBG_NUM 0x24
#define XS1_SU_PER_PWR_PMU_CTRL_NUM 0x2c
#define XS1_SU_PER_PWR_PMU_DBG_NUM 0x30
#define XS1_SU_PER_PWR_VOUT1_LVL_NUM 0x34
#define XS1_SU_PER_PWR_VOUT5_LVL_NUM 0x40
#define XS1_SU_CFG_VERSION_SHIFT 0x0
#define XS1_SU_CFG_VERSION_SIZE 0x8
#define XS1_SU_CFG_VERSION_MASK (((1 << XS1_SU_CFG_VERSION_SIZE) - 1) << XS1_SU_CFG_VERSION_SHIFT)
#define XS1_SU_CFG_VERSION(x) (((x) & XS1_SU_CFG_VERSION_MASK) >> XS1_SU_CFG_VERSION_SHIFT)
#define XS1_SU_CFG_VERSION_SET(x, v) (((x) & ~XS1_SU_CFG_VERSION_MASK) | (((v) << XS1_SU_CFG_VERSION_SHIFT) & XS1_SU_CFG_VERSION_MASK))
#define XS1_SU_CFG_REVISION_SHIFT 0x8
#define XS1_SU_CFG_REVISION_SIZE 0x8
#define XS1_SU_CFG_REVISION_MASK (((1 << XS1_SU_CFG_REVISION_SIZE) - 1) << XS1_SU_CFG_REVISION_SHIFT)
#define XS1_SU_CFG_REVISION(x) (((x) & XS1_SU_CFG_REVISION_MASK) >> XS1_SU_CFG_REVISION_SHIFT)
#define XS1_SU_CFG_REVISION_SET(x, v) (((x) & ~XS1_SU_CFG_REVISION_MASK) | (((v) << XS1_SU_CFG_REVISION_SHIFT) & XS1_SU_CFG_REVISION_MASK))
#define XS1_SU_CFG_MODE_BOOT_SHIFT 0x10
#define XS1_SU_CFG_MODE_BOOT_SIZE 0x1
#define XS1_SU_CFG_MODE_BOOT_MASK (((1 << XS1_SU_CFG_MODE_BOOT_SIZE) - 1) << XS1_SU_CFG_MODE_BOOT_SHIFT)
#define XS1_SU_CFG_MODE_BOOT(x) (((x) & XS1_SU_CFG_MODE_BOOT_MASK) >> XS1_SU_CFG_MODE_BOOT_SHIFT)
#define XS1_SU_CFG_MODE_BOOT_SET(x, v) (((x) & ~XS1_SU_CFG_MODE_BOOT_MASK) | (((v) << XS1_SU_CFG_MODE_BOOT_SHIFT) & XS1_SU_CFG_MODE_BOOT_MASK))
#define XS1_SU_CFG_CHIP_ID_SHIFT 0x18
#define XS1_SU_CFG_CHIP_ID_SIZE 0x8
#define XS1_SU_CFG_CHIP_ID_MASK (((1 << XS1_SU_CFG_CHIP_ID_SIZE) - 1) << XS1_SU_CFG_CHIP_ID_SHIFT)
#define XS1_SU_CFG_CHIP_ID(x) (((x) & XS1_SU_CFG_CHIP_ID_MASK) >> XS1_SU_CFG_CHIP_ID_SHIFT)
#define XS1_SU_CFG_CHIP_ID_SET(x, v) (((x) & ~XS1_SU_CFG_CHIP_ID_MASK) | (((v) << XS1_SU_CFG_CHIP_ID_SHIFT) & XS1_SU_CFG_CHIP_ID_MASK))
#define XS1_SU_CFG_HDR_MODE_SHIFT 0x0
#define XS1_SU_CFG_HDR_MODE_SIZE 0x1
#define XS1_SU_CFG_HDR_MODE_MASK (((1 << XS1_SU_CFG_HDR_MODE_SIZE) - 1) << XS1_SU_CFG_HDR_MODE_SHIFT)
#define XS1_SU_CFG_HDR_MODE(x) (((x) & XS1_SU_CFG_HDR_MODE_MASK) >> XS1_SU_CFG_HDR_MODE_SHIFT)
#define XS1_SU_CFG_HDR_MODE_SET(x, v) (((x) & ~XS1_SU_CFG_HDR_MODE_MASK) | (((v) << XS1_SU_CFG_HDR_MODE_SHIFT) & XS1_SU_CFG_HDR_MODE_MASK))
#define XS1_SU_CFG_DISABLE_UPDATES_SHIFT 0x1f
#define XS1_SU_CFG_DISABLE_UPDATES_SIZE 0x1
#define XS1_SU_CFG_DISABLE_UPDATES_MASK (((1 << XS1_SU_CFG_DISABLE_UPDATES_SIZE) - 1) << XS1_SU_CFG_DISABLE_UPDATES_SHIFT)
#define XS1_SU_CFG_DISABLE_UPDATES(x) (((x) & XS1_SU_CFG_DISABLE_UPDATES_MASK) >> XS1_SU_CFG_DISABLE_UPDATES_SHIFT)
#define XS1_SU_CFG_DISABLE_UPDATES_SET(x, v) (((x) & ~XS1_SU_CFG_DISABLE_UPDATES_MASK) | (((v) << XS1_SU_CFG_DISABLE_UPDATES_SHIFT) & XS1_SU_CFG_DISABLE_UPDATES_MASK))
#define XS1_SU_CFG_NODE_ID_SCTH_SHIFT 0x0
#define XS1_SU_CFG_NODE_ID_SCTH_SIZE 0x10
#define XS1_SU_CFG_NODE_ID_SCTH_MASK (((1 << XS1_SU_CFG_NODE_ID_SCTH_SIZE) - 1) << XS1_SU_CFG_NODE_ID_SCTH_SHIFT)
#define XS1_SU_CFG_NODE_ID_SCTH(x) (((x) & XS1_SU_CFG_NODE_ID_SCTH_MASK) >> XS1_SU_CFG_NODE_ID_SCTH_SHIFT)
#define XS1_SU_CFG_NODE_ID_SCTH_SET(x, v) (((x) & ~XS1_SU_CFG_NODE_ID_SCTH_MASK) | (((v) << XS1_SU_CFG_NODE_ID_SCTH_SHIFT) & XS1_SU_CFG_NODE_ID_SCTH_MASK))
#define XS1_SU_CFG_SFT_BOOT_SHIFT 0x0
#define XS1_SU_CFG_SFT_BOOT_SIZE 0x1
#define XS1_SU_CFG_SFT_BOOT_MASK (((1 << XS1_SU_CFG_SFT_BOOT_SIZE) - 1) << XS1_SU_CFG_SFT_BOOT_SHIFT)
#define XS1_SU_CFG_SFT_BOOT(x) (((x) & XS1_SU_CFG_SFT_BOOT_MASK) >> XS1_SU_CFG_SFT_BOOT_SHIFT)
#define XS1_SU_CFG_SFT_BOOT_SET(x, v) (((x) & ~XS1_SU_CFG_SFT_BOOT_MASK) | (((v) << XS1_SU_CFG_SFT_BOOT_SHIFT) & XS1_SU_CFG_SFT_BOOT_MASK))
#define XS1_SU_CFG_PROC_BOOT_SHIFT 0x1
#define XS1_SU_CFG_PROC_BOOT_SIZE 0x1
#define XS1_SU_CFG_PROC_BOOT_MASK (((1 << XS1_SU_CFG_PROC_BOOT_SIZE) - 1) << XS1_SU_CFG_PROC_BOOT_SHIFT)
#define XS1_SU_CFG_PROC_BOOT(x) (((x) & XS1_SU_CFG_PROC_BOOT_MASK) >> XS1_SU_CFG_PROC_BOOT_SHIFT)
#define XS1_SU_CFG_PROC_BOOT_SET(x, v) (((x) & ~XS1_SU_CFG_PROC_BOOT_MASK) | (((v) << XS1_SU_CFG_PROC_BOOT_SHIFT) & XS1_SU_CFG_PROC_BOOT_MASK))
#define XS1_SU_CFG_USB_EN_SHIFT 0x2
#define XS1_SU_CFG_USB_EN_SIZE 0x1
#define XS1_SU_CFG_USB_EN_MASK (((1 << XS1_SU_CFG_USB_EN_SIZE) - 1) << XS1_SU_CFG_USB_EN_SHIFT)
#define XS1_SU_CFG_USB_EN(x) (((x) & XS1_SU_CFG_USB_EN_MASK) >> XS1_SU_CFG_USB_EN_SHIFT)
#define XS1_SU_CFG_USB_EN_SET(x, v) (((x) & ~XS1_SU_CFG_USB_EN_MASK) | (((v) << XS1_SU_CFG_USB_EN_SHIFT) & XS1_SU_CFG_USB_EN_MASK))
#define XS1_SU_CFG_USB_CLK_EN_SHIFT 0x3
#define XS1_SU_CFG_USB_CLK_EN_SIZE 0x1
#define XS1_SU_CFG_USB_CLK_EN_MASK (((1 << XS1_SU_CFG_USB_CLK_EN_SIZE) - 1) << XS1_SU_CFG_USB_CLK_EN_SHIFT)
#define XS1_SU_CFG_USB_CLK_EN(x) (((x) & XS1_SU_CFG_USB_CLK_EN_MASK) >> XS1_SU_CFG_USB_CLK_EN_SHIFT)
#define XS1_SU_CFG_USB_CLK_EN_SET(x, v) (((x) & ~XS1_SU_CFG_USB_CLK_EN_MASK) | (((v) << XS1_SU_CFG_USB_CLK_EN_SHIFT) & XS1_SU_CFG_USB_CLK_EN_MASK))
#define XS1_SU_CFG_OP_MODE_SHIFT 0x10
#define XS1_SU_CFG_OP_MODE_SIZE 0x2
#define XS1_SU_CFG_OP_MODE_MASK (((1 << XS1_SU_CFG_OP_MODE_SIZE) - 1) << XS1_SU_CFG_OP_MODE_SHIFT)
#define XS1_SU_CFG_OP_MODE(x) (((x) & XS1_SU_CFG_OP_MODE_MASK) >> XS1_SU_CFG_OP_MODE_SHIFT)
#define XS1_SU_CFG_OP_MODE_SET(x, v) (((x) & ~XS1_SU_CFG_OP_MODE_MASK) | (((v) << XS1_SU_CFG_OP_MODE_SHIFT) & XS1_SU_CFG_OP_MODE_MASK))
#define XS1_SU_CFG_OP_MODE_TRI_SHIFT 0x18
#define XS1_SU_CFG_OP_MODE_TRI_SIZE 0x1
#define XS1_SU_CFG_OP_MODE_TRI_MASK (((1 << XS1_SU_CFG_OP_MODE_TRI_SIZE) - 1) << XS1_SU_CFG_OP_MODE_TRI_SHIFT)
#define XS1_SU_CFG_OP_MODE_TRI(x) (((x) & XS1_SU_CFG_OP_MODE_TRI_MASK) >> XS1_SU_CFG_OP_MODE_TRI_SHIFT)
#define XS1_SU_CFG_OP_MODE_TRI_SET(x, v) (((x) & ~XS1_SU_CFG_OP_MODE_TRI_MASK) | (((v) << XS1_SU_CFG_OP_MODE_TRI_SHIFT) & XS1_SU_CFG_OP_MODE_TRI_MASK))
#define XS1_SU_CFG_SYS_CLK_FREQ_SHIFT 0x0
#define XS1_SU_CFG_SYS_CLK_FREQ_SIZE 0x7
#define XS1_SU_CFG_SYS_CLK_FREQ_MASK (((1 << XS1_SU_CFG_SYS_CLK_FREQ_SIZE) - 1) << XS1_SU_CFG_SYS_CLK_FREQ_SHIFT)
#define XS1_SU_CFG_SYS_CLK_FREQ(x) (((x) & XS1_SU_CFG_SYS_CLK_FREQ_MASK) >> XS1_SU_CFG_SYS_CLK_FREQ_SHIFT)
#define XS1_SU_CFG_SYS_CLK_FREQ_SET(x, v) (((x) & ~XS1_SU_CFG_SYS_CLK_FREQ_MASK) | (((v) << XS1_SU_CFG_SYS_CLK_FREQ_SHIFT) & XS1_SU_CFG_SYS_CLK_FREQ_MASK))
#define XS1_SU_CFG_PKT_DEC_SM_PTR_SHIFT 0x0
#define XS1_SU_CFG_PKT_DEC_SM_PTR_SIZE 0x5
#define XS1_SU_CFG_PKT_DEC_SM_PTR_MASK (((1 << XS1_SU_CFG_PKT_DEC_SM_PTR_SIZE) - 1) << XS1_SU_CFG_PKT_DEC_SM_PTR_SHIFT)
#define XS1_SU_CFG_PKT_DEC_SM_PTR(x) (((x) & XS1_SU_CFG_PKT_DEC_SM_PTR_MASK) >> XS1_SU_CFG_PKT_DEC_SM_PTR_SHIFT)
#define XS1_SU_CFG_PKT_DEC_SM_PTR_SET(x, v) (((x) & ~XS1_SU_CFG_PKT_DEC_SM_PTR_MASK) | (((v) << XS1_SU_CFG_PKT_DEC_SM_PTR_SHIFT) & XS1_SU_CFG_PKT_DEC_SM_PTR_MASK))
#define XS1_SU_CFG_PKT_DEC_WR_ACC_SHIFT 0x5
#define XS1_SU_CFG_PKT_DEC_WR_ACC_SIZE 0x1
#define XS1_SU_CFG_PKT_DEC_WR_ACC_MASK (((1 << XS1_SU_CFG_PKT_DEC_WR_ACC_SIZE) - 1) << XS1_SU_CFG_PKT_DEC_WR_ACC_SHIFT)
#define XS1_SU_CFG_PKT_DEC_WR_ACC(x) (((x) & XS1_SU_CFG_PKT_DEC_WR_ACC_MASK) >> XS1_SU_CFG_PKT_DEC_WR_ACC_SHIFT)
#define XS1_SU_CFG_PKT_DEC_WR_ACC_SET(x, v) (((x) & ~XS1_SU_CFG_PKT_DEC_WR_ACC_MASK) | (((v) << XS1_SU_CFG_PKT_DEC_WR_ACC_SHIFT) & XS1_SU_CFG_PKT_DEC_WR_ACC_MASK))
#define XS1_SU_CFG_PKT_DEC_CFG_ACC_SHIFT 0x6
#define XS1_SU_CFG_PKT_DEC_CFG_ACC_SIZE 0x1
#define XS1_SU_CFG_PKT_DEC_CFG_ACC_MASK (((1 << XS1_SU_CFG_PKT_DEC_CFG_ACC_SIZE) - 1) << XS1_SU_CFG_PKT_DEC_CFG_ACC_SHIFT)
#define XS1_SU_CFG_PKT_DEC_CFG_ACC(x) (((x) & XS1_SU_CFG_PKT_DEC_CFG_ACC_MASK) >> XS1_SU_CFG_PKT_DEC_CFG_ACC_SHIFT)
#define XS1_SU_CFG_PKT_DEC_CFG_ACC_SET(x, v) (((x) & ~XS1_SU_CFG_PKT_DEC_CFG_ACC_MASK) | (((v) << XS1_SU_CFG_PKT_DEC_CFG_ACC_SHIFT) & XS1_SU_CFG_PKT_DEC_CFG_ACC_MASK))
#define XS1_SU_CFG_PKT_DEC_BYTE_SHIFT 0x8
#define XS1_SU_CFG_PKT_DEC_BYTE_SIZE 0x2
#define XS1_SU_CFG_PKT_DEC_BYTE_MASK (((1 << XS1_SU_CFG_PKT_DEC_BYTE_SIZE) - 1) << XS1_SU_CFG_PKT_DEC_BYTE_SHIFT)
#define XS1_SU_CFG_PKT_DEC_BYTE(x) (((x) & XS1_SU_CFG_PKT_DEC_BYTE_MASK) >> XS1_SU_CFG_PKT_DEC_BYTE_SHIFT)
#define XS1_SU_CFG_PKT_DEC_BYTE_SET(x, v) (((x) & ~XS1_SU_CFG_PKT_DEC_BYTE_MASK) | (((v) << XS1_SU_CFG_PKT_DEC_BYTE_SHIFT) & XS1_SU_CFG_PKT_DEC_BYTE_MASK))
#define XS1_SU_CFG_PKT_DEC_BLK_SHIFT 0x10
#define XS1_SU_CFG_PKT_DEC_BLK_SIZE 0x8
#define XS1_SU_CFG_PKT_DEC_BLK_MASK (((1 << XS1_SU_CFG_PKT_DEC_BLK_SIZE) - 1) << XS1_SU_CFG_PKT_DEC_BLK_SHIFT)
#define XS1_SU_CFG_PKT_DEC_BLK(x) (((x) & XS1_SU_CFG_PKT_DEC_BLK_MASK) >> XS1_SU_CFG_PKT_DEC_BLK_SHIFT)
#define XS1_SU_CFG_PKT_DEC_BLK_SET(x, v) (((x) & ~XS1_SU_CFG_PKT_DEC_BLK_MASK) | (((v) << XS1_SU_CFG_PKT_DEC_BLK_SHIFT) & XS1_SU_CFG_PKT_DEC_BLK_MASK))
#define XS1_SU_CFG_PKT_DEC_MALF_SHIFT 0x18
#define XS1_SU_CFG_PKT_DEC_MALF_SIZE 0x4
#define XS1_SU_CFG_PKT_DEC_MALF_MASK (((1 << XS1_SU_CFG_PKT_DEC_MALF_SIZE) - 1) << XS1_SU_CFG_PKT_DEC_MALF_SHIFT)
#define XS1_SU_CFG_PKT_DEC_MALF(x) (((x) & XS1_SU_CFG_PKT_DEC_MALF_MASK) >> XS1_SU_CFG_PKT_DEC_MALF_SHIFT)
#define XS1_SU_CFG_PKT_DEC_MALF_SET(x, v) (((x) & ~XS1_SU_CFG_PKT_DEC_MALF_MASK) | (((v) << XS1_SU_CFG_PKT_DEC_MALF_SHIFT) & XS1_SU_CFG_PKT_DEC_MALF_MASK))
#define XS1_SU_CFG_PKT_GEN_SM_PTR_SHIFT 0x0
#define XS1_SU_CFG_PKT_GEN_SM_PTR_SIZE 0x4
#define XS1_SU_CFG_PKT_GEN_SM_PTR_MASK (((1 << XS1_SU_CFG_PKT_GEN_SM_PTR_SIZE) - 1) << XS1_SU_CFG_PKT_GEN_SM_PTR_SHIFT)
#define XS1_SU_CFG_PKT_GEN_SM_PTR(x) (((x) & XS1_SU_CFG_PKT_GEN_SM_PTR_MASK) >> XS1_SU_CFG_PKT_GEN_SM_PTR_SHIFT)
#define XS1_SU_CFG_PKT_GEN_SM_PTR_SET(x, v) (((x) & ~XS1_SU_CFG_PKT_GEN_SM_PTR_MASK) | (((v) << XS1_SU_CFG_PKT_GEN_SM_PTR_SHIFT) & XS1_SU_CFG_PKT_GEN_SM_PTR_MASK))
#define XS1_SU_CFG_PKT_GEN_WR_ACC_SHIFT 0x5
#define XS1_SU_CFG_PKT_GEN_WR_ACC_SIZE 0x1
#define XS1_SU_CFG_PKT_GEN_WR_ACC_MASK (((1 << XS1_SU_CFG_PKT_GEN_WR_ACC_SIZE) - 1) << XS1_SU_CFG_PKT_GEN_WR_ACC_SHIFT)
#define XS1_SU_CFG_PKT_GEN_WR_ACC(x) (((x) & XS1_SU_CFG_PKT_GEN_WR_ACC_MASK) >> XS1_SU_CFG_PKT_GEN_WR_ACC_SHIFT)
#define XS1_SU_CFG_PKT_GEN_WR_ACC_SET(x, v) (((x) & ~XS1_SU_CFG_PKT_GEN_WR_ACC_MASK) | (((v) << XS1_SU_CFG_PKT_GEN_WR_ACC_SHIFT) & XS1_SU_CFG_PKT_GEN_WR_ACC_MASK))
#define XS1_SU_CFG_PKT_GEN_CFG_ACC_SHIFT 0x6
#define XS1_SU_CFG_PKT_GEN_CFG_ACC_SIZE 0x1
#define XS1_SU_CFG_PKT_GEN_CFG_ACC_MASK (((1 << XS1_SU_CFG_PKT_GEN_CFG_ACC_SIZE) - 1) << XS1_SU_CFG_PKT_GEN_CFG_ACC_SHIFT)
#define XS1_SU_CFG_PKT_GEN_CFG_ACC(x) (((x) & XS1_SU_CFG_PKT_GEN_CFG_ACC_MASK) >> XS1_SU_CFG_PKT_GEN_CFG_ACC_SHIFT)
#define XS1_SU_CFG_PKT_GEN_CFG_ACC_SET(x, v) (((x) & ~XS1_SU_CFG_PKT_GEN_CFG_ACC_MASK) | (((v) << XS1_SU_CFG_PKT_GEN_CFG_ACC_SHIFT) & XS1_SU_CFG_PKT_GEN_CFG_ACC_MASK))
#define XS1_SU_CFG_PKT_GEN_ADC_PKT_SHIFT 0x7
#define XS1_SU_CFG_PKT_GEN_ADC_PKT_SIZE 0x1
#define XS1_SU_CFG_PKT_GEN_ADC_PKT_MASK (((1 << XS1_SU_CFG_PKT_GEN_ADC_PKT_SIZE) - 1) << XS1_SU_CFG_PKT_GEN_ADC_PKT_SHIFT)
#define XS1_SU_CFG_PKT_GEN_ADC_PKT(x) (((x) & XS1_SU_CFG_PKT_GEN_ADC_PKT_MASK) >> XS1_SU_CFG_PKT_GEN_ADC_PKT_SHIFT)
#define XS1_SU_CFG_PKT_GEN_ADC_PKT_SET(x, v) (((x) & ~XS1_SU_CFG_PKT_GEN_ADC_PKT_MASK) | (((v) << XS1_SU_CFG_PKT_GEN_ADC_PKT_SHIFT) & XS1_SU_CFG_PKT_GEN_ADC_PKT_MASK))
#define XS1_SU_CFG_PKT_GEN_BYTE_SHIFT 0x8
#define XS1_SU_CFG_PKT_GEN_BYTE_SIZE 0x2
#define XS1_SU_CFG_PKT_GEN_BYTE_MASK (((1 << XS1_SU_CFG_PKT_GEN_BYTE_SIZE) - 1) << XS1_SU_CFG_PKT_GEN_BYTE_SHIFT)
#define XS1_SU_CFG_PKT_GEN_BYTE(x) (((x) & XS1_SU_CFG_PKT_GEN_BYTE_MASK) >> XS1_SU_CFG_PKT_GEN_BYTE_SHIFT)
#define XS1_SU_CFG_PKT_GEN_BYTE_SET(x, v) (((x) & ~XS1_SU_CFG_PKT_GEN_BYTE_MASK) | (((v) << XS1_SU_CFG_PKT_GEN_BYTE_SHIFT) & XS1_SU_CFG_PKT_GEN_BYTE_MASK))
#define XS1_SU_CFG_PKT_GEN_ID_SHIFT 0x10
#define XS1_SU_CFG_PKT_GEN_ID_SIZE 0x8
#define XS1_SU_CFG_PKT_GEN_ID_MASK (((1 << XS1_SU_CFG_PKT_GEN_ID_SIZE) - 1) << XS1_SU_CFG_PKT_GEN_ID_SHIFT)
#define XS1_SU_CFG_PKT_GEN_ID(x) (((x) & XS1_SU_CFG_PKT_GEN_ID_MASK) >> XS1_SU_CFG_PKT_GEN_ID_SHIFT)
#define XS1_SU_CFG_PKT_GEN_ID_SET(x, v) (((x) & ~XS1_SU_CFG_PKT_GEN_ID_MASK) | (((v) << XS1_SU_CFG_PKT_GEN_ID_SHIFT) & XS1_SU_CFG_PKT_GEN_ID_MASK))
#define XS1_SU_CFG_PKT_GEN_SAMP_SHIFT 0x18
#define XS1_SU_CFG_PKT_GEN_SAMP_SIZE 0x8
#define XS1_SU_CFG_PKT_GEN_SAMP_MASK (((1 << XS1_SU_CFG_PKT_GEN_SAMP_SIZE) - 1) << XS1_SU_CFG_PKT_GEN_SAMP_SHIFT)
#define XS1_SU_CFG_PKT_GEN_SAMP(x) (((x) & XS1_SU_CFG_PKT_GEN_SAMP_MASK) >> XS1_SU_CFG_PKT_GEN_SAMP_SHIFT)
#define XS1_SU_CFG_PKT_GEN_SAMP_SET(x, v) (((x) & ~XS1_SU_CFG_PKT_GEN_SAMP_MASK) | (((v) << XS1_SU_CFG_PKT_GEN_SAMP_SHIFT) & XS1_SU_CFG_PKT_GEN_SAMP_MASK))
#define XS1_SU_CFG_CCTEST_EN_SHIFT 0x1
#define XS1_SU_CFG_CCTEST_EN_SIZE 0x1
#define XS1_SU_CFG_CCTEST_EN_MASK (((1 << XS1_SU_CFG_CCTEST_EN_SIZE) - 1) << XS1_SU_CFG_CCTEST_EN_SHIFT)
#define XS1_SU_CFG_CCTEST_EN(x) (((x) & XS1_SU_CFG_CCTEST_EN_MASK) >> XS1_SU_CFG_CCTEST_EN_SHIFT)
#define XS1_SU_CFG_CCTEST_EN_SET(x, v) (((x) & ~XS1_SU_CFG_CCTEST_EN_MASK) | (((v) << XS1_SU_CFG_CCTEST_EN_SHIFT) & XS1_SU_CFG_CCTEST_EN_MASK))
#define XS1_SU_CFG_CCTEST_RSTB_SHIFT 0x2
#define XS1_SU_CFG_CCTEST_RSTB_SIZE 0x1
#define XS1_SU_CFG_CCTEST_RSTB_MASK (((1 << XS1_SU_CFG_CCTEST_RSTB_SIZE) - 1) << XS1_SU_CFG_CCTEST_RSTB_SHIFT)
#define XS1_SU_CFG_CCTEST_RSTB(x) (((x) & XS1_SU_CFG_CCTEST_RSTB_MASK) >> XS1_SU_CFG_CCTEST_RSTB_SHIFT)
#define XS1_SU_CFG_CCTEST_RSTB_SET(x, v) (((x) & ~XS1_SU_CFG_CCTEST_RSTB_MASK) | (((v) << XS1_SU_CFG_CCTEST_RSTB_SHIFT) & XS1_SU_CFG_CCTEST_RSTB_MASK))
#define XS1_SU_CFG_CCTEST_CLK_SHIFT 0x3
#define XS1_SU_CFG_CCTEST_CLK_SIZE 0x1
#define XS1_SU_CFG_CCTEST_CLK_MASK (((1 << XS1_SU_CFG_CCTEST_CLK_SIZE) - 1) << XS1_SU_CFG_CCTEST_CLK_SHIFT)
#define XS1_SU_CFG_CCTEST_CLK(x) (((x) & XS1_SU_CFG_CCTEST_CLK_MASK) >> XS1_SU_CFG_CCTEST_CLK_SHIFT)
#define XS1_SU_CFG_CCTEST_CLK_SET(x, v) (((x) & ~XS1_SU_CFG_CCTEST_CLK_MASK) | (((v) << XS1_SU_CFG_CCTEST_CLK_SHIFT) & XS1_SU_CFG_CCTEST_CLK_MASK))
#define XS1_SU_CFG_CCTEST_DATAIN_SHIFT 0x4
#define XS1_SU_CFG_CCTEST_DATAIN_SIZE 0x1
#define XS1_SU_CFG_CCTEST_DATAIN_MASK (((1 << XS1_SU_CFG_CCTEST_DATAIN_SIZE) - 1) << XS1_SU_CFG_CCTEST_DATAIN_SHIFT)
#define XS1_SU_CFG_CCTEST_DATAIN(x) (((x) & XS1_SU_CFG_CCTEST_DATAIN_MASK) >> XS1_SU_CFG_CCTEST_DATAIN_SHIFT)
#define XS1_SU_CFG_CCTEST_DATAIN_SET(x, v) (((x) & ~XS1_SU_CFG_CCTEST_DATAIN_MASK) | (((v) << XS1_SU_CFG_CCTEST_DATAIN_SHIFT) & XS1_SU_CFG_CCTEST_DATAIN_MASK))
#define XS1_SU_CFG_CCTEST_GPIN_SHIFT 0x5
#define XS1_SU_CFG_CCTEST_GPIN_SIZE 0x1
#define XS1_SU_CFG_CCTEST_GPIN_MASK (((1 << XS1_SU_CFG_CCTEST_GPIN_SIZE) - 1) << XS1_SU_CFG_CCTEST_GPIN_SHIFT)
#define XS1_SU_CFG_CCTEST_GPIN(x) (((x) & XS1_SU_CFG_CCTEST_GPIN_MASK) >> XS1_SU_CFG_CCTEST_GPIN_SHIFT)
#define XS1_SU_CFG_CCTEST_GPIN_SET(x, v) (((x) & ~XS1_SU_CFG_CCTEST_GPIN_MASK) | (((v) << XS1_SU_CFG_CCTEST_GPIN_SHIFT) & XS1_SU_CFG_CCTEST_GPIN_MASK))
#define XS1_SU_CFG_CCTEST_DATAOUT_SHIFT 0x8
#define XS1_SU_CFG_CCTEST_DATAOUT_SIZE 0x1
#define XS1_SU_CFG_CCTEST_DATAOUT_MASK (((1 << XS1_SU_CFG_CCTEST_DATAOUT_SIZE) - 1) << XS1_SU_CFG_CCTEST_DATAOUT_SHIFT)
#define XS1_SU_CFG_CCTEST_DATAOUT(x) (((x) & XS1_SU_CFG_CCTEST_DATAOUT_MASK) >> XS1_SU_CFG_CCTEST_DATAOUT_SHIFT)
#define XS1_SU_CFG_CCTEST_DATAOUT_SET(x, v) (((x) & ~XS1_SU_CFG_CCTEST_DATAOUT_MASK) | (((v) << XS1_SU_CFG_CCTEST_DATAOUT_SHIFT) & XS1_SU_CFG_CCTEST_DATAOUT_MASK))
#define XS1_SU_CFG_CCTEST_STAT1_SHIFT 0x9
#define XS1_SU_CFG_CCTEST_STAT1_SIZE 0x1
#define XS1_SU_CFG_CCTEST_STAT1_MASK (((1 << XS1_SU_CFG_CCTEST_STAT1_SIZE) - 1) << XS1_SU_CFG_CCTEST_STAT1_SHIFT)
#define XS1_SU_CFG_CCTEST_STAT1(x) (((x) & XS1_SU_CFG_CCTEST_STAT1_MASK) >> XS1_SU_CFG_CCTEST_STAT1_SHIFT)
#define XS1_SU_CFG_CCTEST_STAT1_SET(x, v) (((x) & ~XS1_SU_CFG_CCTEST_STAT1_MASK) | (((v) << XS1_SU_CFG_CCTEST_STAT1_SHIFT) & XS1_SU_CFG_CCTEST_STAT1_MASK))
#define XS1_SU_CFG_CCTEST_STAT2_SHIFT 0xa
#define XS1_SU_CFG_CCTEST_STAT2_SIZE 0x1
#define XS1_SU_CFG_CCTEST_STAT2_MASK (((1 << XS1_SU_CFG_CCTEST_STAT2_SIZE) - 1) << XS1_SU_CFG_CCTEST_STAT2_SHIFT)
#define XS1_SU_CFG_CCTEST_STAT2(x) (((x) & XS1_SU_CFG_CCTEST_STAT2_MASK) >> XS1_SU_CFG_CCTEST_STAT2_SHIFT)
#define XS1_SU_CFG_CCTEST_STAT2_SET(x, v) (((x) & ~XS1_SU_CFG_CCTEST_STAT2_MASK) | (((v) << XS1_SU_CFG_CCTEST_STAT2_SHIFT) & XS1_SU_CFG_CCTEST_STAT2_MASK))
#define XS1_SU_CFG_CCTEST_RSRVOUT_SHIFT 0xb
#define XS1_SU_CFG_CCTEST_RSRVOUT_SIZE 0x1
#define XS1_SU_CFG_CCTEST_RSRVOUT_MASK (((1 << XS1_SU_CFG_CCTEST_RSRVOUT_SIZE) - 1) << XS1_SU_CFG_CCTEST_RSRVOUT_SHIFT)
#define XS1_SU_CFG_CCTEST_RSRVOUT(x) (((x) & XS1_SU_CFG_CCTEST_RSRVOUT_MASK) >> XS1_SU_CFG_CCTEST_RSRVOUT_SHIFT)
#define XS1_SU_CFG_CCTEST_RSRVOUT_SET(x, v) (((x) & ~XS1_SU_CFG_CCTEST_RSRVOUT_MASK) | (((v) << XS1_SU_CFG_CCTEST_RSRVOUT_SHIFT) & XS1_SU_CFG_CCTEST_RSRVOUT_MASK))
#define XS1_SU_CFG_CCTEST_RSRVIN_SHIFT 0xc
#define XS1_SU_CFG_CCTEST_RSRVIN_SIZE 0x8
#define XS1_SU_CFG_CCTEST_RSRVIN_MASK (((1 << XS1_SU_CFG_CCTEST_RSRVIN_SIZE) - 1) << XS1_SU_CFG_CCTEST_RSRVIN_SHIFT)
#define XS1_SU_CFG_CCTEST_RSRVIN(x) (((x) & XS1_SU_CFG_CCTEST_RSRVIN_MASK) >> XS1_SU_CFG_CCTEST_RSRVIN_SHIFT)
#define XS1_SU_CFG_CCTEST_RSRVIN_SET(x, v) (((x) & ~XS1_SU_CFG_CCTEST_RSRVIN_MASK) | (((v) << XS1_SU_CFG_CCTEST_RSRVIN_SHIFT) & XS1_SU_CFG_CCTEST_RSRVIN_MASK))
#define XS1_SU_CFG_ADC_DATA_SHIFT 0x14
#define XS1_SU_CFG_ADC_DATA_SIZE 0xc
#define XS1_SU_CFG_ADC_DATA_MASK (((1 << XS1_SU_CFG_ADC_DATA_SIZE) - 1) << XS1_SU_CFG_ADC_DATA_SHIFT)
#define XS1_SU_CFG_ADC_DATA(x) (((x) & XS1_SU_CFG_ADC_DATA_MASK) >> XS1_SU_CFG_ADC_DATA_SHIFT)
#define XS1_SU_CFG_ADC_DATA_SET(x, v) (((x) & ~XS1_SU_CFG_ADC_DATA_MASK) | (((v) << XS1_SU_CFG_ADC_DATA_SHIFT) & XS1_SU_CFG_ADC_DATA_MASK))
#define XS1_SU_CFG_WDOG_EXP_SHIFT 0x0
#define XS1_SU_CFG_WDOG_EXP_SIZE 0x10
#define XS1_SU_CFG_WDOG_EXP_MASK (((1 << XS1_SU_CFG_WDOG_EXP_SIZE) - 1) << XS1_SU_CFG_WDOG_EXP_SHIFT)
#define XS1_SU_CFG_WDOG_EXP(x) (((x) & XS1_SU_CFG_WDOG_EXP_MASK) >> XS1_SU_CFG_WDOG_EXP_SHIFT)
#define XS1_SU_CFG_WDOG_EXP_SET(x, v) (((x) & ~XS1_SU_CFG_WDOG_EXP_MASK) | (((v) << XS1_SU_CFG_WDOG_EXP_SHIFT) & XS1_SU_CFG_WDOG_EXP_MASK))
#define XS1_SU_CFG_WDOG_TMR_SHIFT 0x10
#define XS1_SU_CFG_WDOG_TMR_SIZE 0x10
#define XS1_SU_CFG_WDOG_TMR_MASK (((1 << XS1_SU_CFG_WDOG_TMR_SIZE) - 1) << XS1_SU_CFG_WDOG_TMR_SHIFT)
#define XS1_SU_CFG_WDOG_TMR(x) (((x) & XS1_SU_CFG_WDOG_TMR_MASK) >> XS1_SU_CFG_WDOG_TMR_SHIFT)
#define XS1_SU_CFG_WDOG_TMR_SET(x, v) (((x) & ~XS1_SU_CFG_WDOG_TMR_MASK) | (((v) << XS1_SU_CFG_WDOG_TMR_SHIFT) & XS1_SU_CFG_WDOG_TMR_MASK))
#define XS1_SU_CFG_WDOG_DISABLE_SHIFT 0x0
#define XS1_SU_CFG_WDOG_DISABLE_SIZE 0x20
#define XS1_SU_CFG_WDOG_DISABLE_MASK (((1 << XS1_SU_CFG_WDOG_DISABLE_SIZE) - 1) << XS1_SU_CFG_WDOG_DISABLE_SHIFT)
#define XS1_SU_CFG_WDOG_DISABLE(x) (((x) & XS1_SU_CFG_WDOG_DISABLE_MASK) >> XS1_SU_CFG_WDOG_DISABLE_SHIFT)
#define XS1_SU_CFG_WDOG_DISABLE_SET(x, v) (((x) & ~XS1_SU_CFG_WDOG_DISABLE_MASK) | (((v) << XS1_SU_CFG_WDOG_DISABLE_SHIFT) & XS1_SU_CFG_WDOG_DISABLE_MASK))
#define XS1_SU_CFG_FTR_EN_USB_SHIFT 0x0
#define XS1_SU_CFG_FTR_EN_USB_SIZE 0x1
#define XS1_SU_CFG_FTR_EN_USB_MASK (((1 << XS1_SU_CFG_FTR_EN_USB_SIZE) - 1) << XS1_SU_CFG_FTR_EN_USB_SHIFT)
#define XS1_SU_CFG_FTR_EN_USB(x) (((x) & XS1_SU_CFG_FTR_EN_USB_MASK) >> XS1_SU_CFG_FTR_EN_USB_SHIFT)
#define XS1_SU_CFG_FTR_EN_USB_SET(x, v) (((x) & ~XS1_SU_CFG_FTR_EN_USB_MASK) | (((v) << XS1_SU_CFG_FTR_EN_USB_SHIFT) & XS1_SU_CFG_FTR_EN_USB_MASK))
#define XS1_SU_CFG_FTR_EN_ADC_SHIFT 0x1
#define XS1_SU_CFG_FTR_EN_ADC_SIZE 0x1
#define XS1_SU_CFG_FTR_EN_ADC_MASK (((1 << XS1_SU_CFG_FTR_EN_ADC_SIZE) - 1) << XS1_SU_CFG_FTR_EN_ADC_SHIFT)
#define XS1_SU_CFG_FTR_EN_ADC(x) (((x) & XS1_SU_CFG_FTR_EN_ADC_MASK) >> XS1_SU_CFG_FTR_EN_ADC_SHIFT)
#define XS1_SU_CFG_FTR_EN_ADC_SET(x, v) (((x) & ~XS1_SU_CFG_FTR_EN_ADC_MASK) | (((v) << XS1_SU_CFG_FTR_EN_ADC_SHIFT) & XS1_SU_CFG_FTR_EN_ADC_MASK))
#define XS1_SU_CFG_FTR_EN_PWR_LVL_UP_SHIFT 0x2
#define XS1_SU_CFG_FTR_EN_PWR_LVL_UP_SIZE 0x1
#define XS1_SU_CFG_FTR_EN_PWR_LVL_UP_MASK (((1 << XS1_SU_CFG_FTR_EN_PWR_LVL_UP_SIZE) - 1) << XS1_SU_CFG_FTR_EN_PWR_LVL_UP_SHIFT)
#define XS1_SU_CFG_FTR_EN_PWR_LVL_UP(x) (((x) & XS1_SU_CFG_FTR_EN_PWR_LVL_UP_MASK) >> XS1_SU_CFG_FTR_EN_PWR_LVL_UP_SHIFT)
#define XS1_SU_CFG_FTR_EN_PWR_LVL_UP_SET(x, v) (((x) & ~XS1_SU_CFG_FTR_EN_PWR_LVL_UP_MASK) | (((v) << XS1_SU_CFG_FTR_EN_PWR_LVL_UP_SHIFT) & XS1_SU_CFG_FTR_EN_PWR_LVL_UP_MASK))
#define XS1_SU_CFG_FTR_EN_PWR_LVL_DN_SHIFT 0x3
#define XS1_SU_CFG_FTR_EN_PWR_LVL_DN_SIZE 0x1
#define XS1_SU_CFG_FTR_EN_PWR_LVL_DN_MASK (((1 << XS1_SU_CFG_FTR_EN_PWR_LVL_DN_SIZE) - 1) << XS1_SU_CFG_FTR_EN_PWR_LVL_DN_SHIFT)
#define XS1_SU_CFG_FTR_EN_PWR_LVL_DN(x) (((x) & XS1_SU_CFG_FTR_EN_PWR_LVL_DN_MASK) >> XS1_SU_CFG_FTR_EN_PWR_LVL_DN_SHIFT)
#define XS1_SU_CFG_FTR_EN_PWR_LVL_DN_SET(x, v) (((x) & ~XS1_SU_CFG_FTR_EN_PWR_LVL_DN_MASK) | (((v) << XS1_SU_CFG_FTR_EN_PWR_LVL_DN_SHIFT) & XS1_SU_CFG_FTR_EN_PWR_LVL_DN_MASK))
#define XS1_SU_CFG_FTR_EN_JTAG_SHIFT 0x4
#define XS1_SU_CFG_FTR_EN_JTAG_SIZE 0x1
#define XS1_SU_CFG_FTR_EN_JTAG_MASK (((1 << XS1_SU_CFG_FTR_EN_JTAG_SIZE) - 1) << XS1_SU_CFG_FTR_EN_JTAG_SHIFT)
#define XS1_SU_CFG_FTR_EN_JTAG(x) (((x) & XS1_SU_CFG_FTR_EN_JTAG_MASK) >> XS1_SU_CFG_FTR_EN_JTAG_SHIFT)
#define XS1_SU_CFG_FTR_EN_JTAG_SET(x, v) (((x) & ~XS1_SU_CFG_FTR_EN_JTAG_MASK) | (((v) << XS1_SU_CFG_FTR_EN_JTAG_SHIFT) & XS1_SU_CFG_FTR_EN_JTAG_MASK))
#define XS1_SU_CFG_FTR_CTRL_DIS_SHIFT 0x0
#define XS1_SU_CFG_FTR_CTRL_DIS_SIZE 0x20
#define XS1_SU_CFG_FTR_CTRL_DIS_MASK (((1 << XS1_SU_CFG_FTR_CTRL_DIS_SIZE) - 1) << XS1_SU_CFG_FTR_CTRL_DIS_SHIFT)
#define XS1_SU_CFG_FTR_CTRL_DIS(x) (((x) & XS1_SU_CFG_FTR_CTRL_DIS_MASK) >> XS1_SU_CFG_FTR_CTRL_DIS_SHIFT)
#define XS1_SU_CFG_FTR_CTRL_DIS_SET(x, v) (((x) & ~XS1_SU_CFG_FTR_CTRL_DIS_MASK) | (((v) << XS1_SU_CFG_FTR_CTRL_DIS_SHIFT) & XS1_SU_CFG_FTR_CTRL_DIS_MASK))
#define XS1_SU_GEN_OSC_SEL_SHIFT 0x0
#define XS1_SU_GEN_OSC_SEL_SIZE 0x1
#define XS1_SU_GEN_OSC_SEL_MASK (((1 << XS1_SU_GEN_OSC_SEL_SIZE) - 1) << XS1_SU_GEN_OSC_SEL_SHIFT)
#define XS1_SU_GEN_OSC_SEL(x) (((x) & XS1_SU_GEN_OSC_SEL_MASK) >> XS1_SU_GEN_OSC_SEL_SHIFT)
#define XS1_SU_GEN_OSC_SEL_SET(x, v) (((x) & ~XS1_SU_GEN_OSC_SEL_MASK) | (((v) << XS1_SU_GEN_OSC_SEL_SHIFT) & XS1_SU_GEN_OSC_SEL_MASK))
#define XS1_SU_GEN_OSC_RST_EN_SHIFT 0x1
#define XS1_SU_GEN_OSC_RST_EN_SIZE 0x1
#define XS1_SU_GEN_OSC_RST_EN_MASK (((1 << XS1_SU_GEN_OSC_RST_EN_SIZE) - 1) << XS1_SU_GEN_OSC_RST_EN_SHIFT)
#define XS1_SU_GEN_OSC_RST_EN(x) (((x) & XS1_SU_GEN_OSC_RST_EN_MASK) >> XS1_SU_GEN_OSC_RST_EN_SHIFT)
#define XS1_SU_GEN_OSC_RST_EN_SET(x, v) (((x) & ~XS1_SU_GEN_OSC_RST_EN_MASK) | (((v) << XS1_SU_GEN_OSC_RST_EN_SHIFT) & XS1_SU_GEN_OSC_RST_EN_MASK))
#define XS1_SU_UIFM_IFM_CONTROL_DOTOKENS_SHIFT 0x0
#define XS1_SU_UIFM_IFM_CONTROL_DOTOKENS_SIZE 0x1
#define XS1_SU_UIFM_IFM_CONTROL_DOTOKENS_MASK (((1 << XS1_SU_UIFM_IFM_CONTROL_DOTOKENS_SIZE) - 1) << XS1_SU_UIFM_IFM_CONTROL_DOTOKENS_SHIFT)
#define XS1_SU_UIFM_IFM_CONTROL_DOTOKENS(x) (((x) & XS1_SU_UIFM_IFM_CONTROL_DOTOKENS_MASK) >> XS1_SU_UIFM_IFM_CONTROL_DOTOKENS_SHIFT)
#define XS1_SU_UIFM_IFM_CONTROL_DOTOKENS_SET(x, v) (((x) & ~XS1_SU_UIFM_IFM_CONTROL_DOTOKENS_MASK) | (((v) << XS1_SU_UIFM_IFM_CONTROL_DOTOKENS_SHIFT) & XS1_SU_UIFM_IFM_CONTROL_DOTOKENS_MASK))
#define XS1_SU_UIFM_IFM_CONTROL_CHECKTOKENS_SHIFT 0x1
#define XS1_SU_UIFM_IFM_CONTROL_CHECKTOKENS_SIZE 0x1
#define XS1_SU_UIFM_IFM_CONTROL_CHECKTOKENS_MASK (((1 << XS1_SU_UIFM_IFM_CONTROL_CHECKTOKENS_SIZE) - 1) << XS1_SU_UIFM_IFM_CONTROL_CHECKTOKENS_SHIFT)
#define XS1_SU_UIFM_IFM_CONTROL_CHECKTOKENS(x) (((x) & XS1_SU_UIFM_IFM_CONTROL_CHECKTOKENS_MASK) >> XS1_SU_UIFM_IFM_CONTROL_CHECKTOKENS_SHIFT)
#define XS1_SU_UIFM_IFM_CONTROL_CHECKTOKENS_SET(x, v) (((x) & ~XS1_SU_UIFM_IFM_CONTROL_CHECKTOKENS_MASK) | (((v) << XS1_SU_UIFM_IFM_CONTROL_CHECKTOKENS_SHIFT) & XS1_SU_UIFM_IFM_CONTROL_CHECKTOKENS_MASK))
#define XS1_SU_UIFM_IFM_CONTROL_DECODELINESTATE_SHIFT 0x2
#define XS1_SU_UIFM_IFM_CONTROL_DECODELINESTATE_SIZE 0x1
#define XS1_SU_UIFM_IFM_CONTROL_DECODELINESTATE_MASK (((1 << XS1_SU_UIFM_IFM_CONTROL_DECODELINESTATE_SIZE) - 1) << XS1_SU_UIFM_IFM_CONTROL_DECODELINESTATE_SHIFT)
#define XS1_SU_UIFM_IFM_CONTROL_DECODELINESTATE(x) (((x) & XS1_SU_UIFM_IFM_CONTROL_DECODELINESTATE_MASK) >> XS1_SU_UIFM_IFM_CONTROL_DECODELINESTATE_SHIFT)
#define XS1_SU_UIFM_IFM_CONTROL_DECODELINESTATE_SET(x, v) (((x) & ~XS1_SU_UIFM_IFM_CONTROL_DECODELINESTATE_MASK) | (((v) << XS1_SU_UIFM_IFM_CONTROL_DECODELINESTATE_SHIFT) & XS1_SU_UIFM_IFM_CONTROL_DECODELINESTATE_MASK))
#define XS1_SU_UIFM_IFM_CONTROL_IFTIMINGMODE_SHIFT 0x4
#define XS1_SU_UIFM_IFM_CONTROL_IFTIMINGMODE_SIZE 0x1
#define XS1_SU_UIFM_IFM_CONTROL_IFTIMINGMODE_MASK (((1 << XS1_SU_UIFM_IFM_CONTROL_IFTIMINGMODE_SIZE) - 1) << XS1_SU_UIFM_IFM_CONTROL_IFTIMINGMODE_SHIFT)
#define XS1_SU_UIFM_IFM_CONTROL_IFTIMINGMODE(x) (((x) & XS1_SU_UIFM_IFM_CONTROL_IFTIMINGMODE_MASK) >> XS1_SU_UIFM_IFM_CONTROL_IFTIMINGMODE_SHIFT)
#define XS1_SU_UIFM_IFM_CONTROL_IFTIMINGMODE_SET(x, v) (((x) & ~XS1_SU_UIFM_IFM_CONTROL_IFTIMINGMODE_MASK) | (((v) << XS1_SU_UIFM_IFM_CONTROL_IFTIMINGMODE_SHIFT) & XS1_SU_UIFM_IFM_CONTROL_IFTIMINGMODE_MASK))
#define XS1_SU_UIFM_IFM_CONTROL_PWRSIGMODE_SHIFT 0x5
#define XS1_SU_UIFM_IFM_CONTROL_PWRSIGMODE_SIZE 0x1
#define XS1_SU_UIFM_IFM_CONTROL_PWRSIGMODE_MASK (((1 << XS1_SU_UIFM_IFM_CONTROL_PWRSIGMODE_SIZE) - 1) << XS1_SU_UIFM_IFM_CONTROL_PWRSIGMODE_SHIFT)
#define XS1_SU_UIFM_IFM_CONTROL_PWRSIGMODE(x) (((x) & XS1_SU_UIFM_IFM_CONTROL_PWRSIGMODE_MASK) >> XS1_SU_UIFM_IFM_CONTROL_PWRSIGMODE_SHIFT)
#define XS1_SU_UIFM_IFM_CONTROL_PWRSIGMODE_SET(x, v) (((x) & ~XS1_SU_UIFM_IFM_CONTROL_PWRSIGMODE_MASK) | (((v) << XS1_SU_UIFM_IFM_CONTROL_PWRSIGMODE_SHIFT) & XS1_SU_UIFM_IFM_CONTROL_PWRSIGMODE_MASK))
#define XS1_SU_UIFM_IFM_CONTROL_SOFISTOKEN_SHIFT 0x6
#define XS1_SU_UIFM_IFM_CONTROL_SOFISTOKEN_SIZE 0x1
#define XS1_SU_UIFM_IFM_CONTROL_SOFISTOKEN_MASK (((1 << XS1_SU_UIFM_IFM_CONTROL_SOFISTOKEN_SIZE) - 1) << XS1_SU_UIFM_IFM_CONTROL_SOFISTOKEN_SHIFT)
#define XS1_SU_UIFM_IFM_CONTROL_SOFISTOKEN(x) (((x) & XS1_SU_UIFM_IFM_CONTROL_SOFISTOKEN_MASK) >> XS1_SU_UIFM_IFM_CONTROL_SOFISTOKEN_SHIFT)
#define XS1_SU_UIFM_IFM_CONTROL_SOFISTOKEN_SET(x, v) (((x) & ~XS1_SU_UIFM_IFM_CONTROL_SOFISTOKEN_MASK) | (((v) << XS1_SU_UIFM_IFM_CONTROL_SOFISTOKEN_SHIFT) & XS1_SU_UIFM_IFM_CONTROL_SOFISTOKEN_MASK))
#define XS1_SU_UIFM_IFM_CONTROL_XEVACKMODE_SHIFT 0x7
#define XS1_SU_UIFM_IFM_CONTROL_XEVACKMODE_SIZE 0x1
#define XS1_SU_UIFM_IFM_CONTROL_XEVACKMODE_MASK (((1 << XS1_SU_UIFM_IFM_CONTROL_XEVACKMODE_SIZE) - 1) << XS1_SU_UIFM_IFM_CONTROL_XEVACKMODE_SHIFT)
#define XS1_SU_UIFM_IFM_CONTROL_XEVACKMODE(x) (((x) & XS1_SU_UIFM_IFM_CONTROL_XEVACKMODE_MASK) >> XS1_SU_UIFM_IFM_CONTROL_XEVACKMODE_SHIFT)
#define XS1_SU_UIFM_IFM_CONTROL_XEVACKMODE_SET(x, v) (((x) & ~XS1_SU_UIFM_IFM_CONTROL_XEVACKMODE_MASK) | (((v) << XS1_SU_UIFM_IFM_CONTROL_XEVACKMODE_SHIFT) & XS1_SU_UIFM_IFM_CONTROL_XEVACKMODE_MASK))
#define XS1_SU_UIFM_DEVICE_ADDRESS_ADDRESS_SHIFT 0x0
#define XS1_SU_UIFM_DEVICE_ADDRESS_ADDRESS_SIZE 0x7
#define XS1_SU_UIFM_DEVICE_ADDRESS_ADDRESS_MASK (((1 << XS1_SU_UIFM_DEVICE_ADDRESS_ADDRESS_SIZE) - 1) << XS1_SU_UIFM_DEVICE_ADDRESS_ADDRESS_SHIFT)
#define XS1_SU_UIFM_DEVICE_ADDRESS_ADDRESS(x) (((x) & XS1_SU_UIFM_DEVICE_ADDRESS_ADDRESS_MASK) >> XS1_SU_UIFM_DEVICE_ADDRESS_ADDRESS_SHIFT)
#define XS1_SU_UIFM_DEVICE_ADDRESS_ADDRESS_SET(x, v) (((x) & ~XS1_SU_UIFM_DEVICE_ADDRESS_ADDRESS_MASK) | (((v) << XS1_SU_UIFM_DEVICE_ADDRESS_ADDRESS_SHIFT) & XS1_SU_UIFM_DEVICE_ADDRESS_ADDRESS_MASK))
#define XS1_SU_UIFM_FUNC_CONTROL_XCVRSELECT_SHIFT 0x0
#define XS1_SU_UIFM_FUNC_CONTROL_XCVRSELECT_SIZE 0x1
#define XS1_SU_UIFM_FUNC_CONTROL_XCVRSELECT_MASK (((1 << XS1_SU_UIFM_FUNC_CONTROL_XCVRSELECT_SIZE) - 1) << XS1_SU_UIFM_FUNC_CONTROL_XCVRSELECT_SHIFT)
#define XS1_SU_UIFM_FUNC_CONTROL_XCVRSELECT(x) (((x) & XS1_SU_UIFM_FUNC_CONTROL_XCVRSELECT_MASK) >> XS1_SU_UIFM_FUNC_CONTROL_XCVRSELECT_SHIFT)
#define XS1_SU_UIFM_FUNC_CONTROL_XCVRSELECT_SET(x, v) (((x) & ~XS1_SU_UIFM_FUNC_CONTROL_XCVRSELECT_MASK) | (((v) << XS1_SU_UIFM_FUNC_CONTROL_XCVRSELECT_SHIFT) & XS1_SU_UIFM_FUNC_CONTROL_XCVRSELECT_MASK))
#define XS1_SU_UIFM_FUNC_CONTROL_TERMSELECT_SHIFT 0x1
#define XS1_SU_UIFM_FUNC_CONTROL_TERMSELECT_SIZE 0x1
#define XS1_SU_UIFM_FUNC_CONTROL_TERMSELECT_MASK (((1 << XS1_SU_UIFM_FUNC_CONTROL_TERMSELECT_SIZE) - 1) << XS1_SU_UIFM_FUNC_CONTROL_TERMSELECT_SHIFT)
#define XS1_SU_UIFM_FUNC_CONTROL_TERMSELECT(x) (((x) & XS1_SU_UIFM_FUNC_CONTROL_TERMSELECT_MASK) >> XS1_SU_UIFM_FUNC_CONTROL_TERMSELECT_SHIFT)
#define XS1_SU_UIFM_FUNC_CONTROL_TERMSELECT_SET(x, v) (((x) & ~XS1_SU_UIFM_FUNC_CONTROL_TERMSELECT_MASK) | (((v) << XS1_SU_UIFM_FUNC_CONTROL_TERMSELECT_SHIFT) & XS1_SU_UIFM_FUNC_CONTROL_TERMSELECT_MASK))
#define XS1_SU_UIFM_FUNC_CONTROL_OPMODE_SHIFT 0x2
#define XS1_SU_UIFM_FUNC_CONTROL_OPMODE_SIZE 0x2
#define XS1_SU_UIFM_FUNC_CONTROL_OPMODE_MASK (((1 << XS1_SU_UIFM_FUNC_CONTROL_OPMODE_SIZE) - 1) << XS1_SU_UIFM_FUNC_CONTROL_OPMODE_SHIFT)
#define XS1_SU_UIFM_FUNC_CONTROL_OPMODE(x) (((x) & XS1_SU_UIFM_FUNC_CONTROL_OPMODE_MASK) >> XS1_SU_UIFM_FUNC_CONTROL_OPMODE_SHIFT)
#define XS1_SU_UIFM_FUNC_CONTROL_OPMODE_SET(x, v) (((x) & ~XS1_SU_UIFM_FUNC_CONTROL_OPMODE_MASK) | (((v) << XS1_SU_UIFM_FUNC_CONTROL_OPMODE_SHIFT) & XS1_SU_UIFM_FUNC_CONTROL_OPMODE_MASK))
#define XS1_SU_UIFM_OTG_CONTROL_IDPULLUP_SHIFT 0x0
#define XS1_SU_UIFM_OTG_CONTROL_IDPULLUP_SIZE 0x1
#define XS1_SU_UIFM_OTG_CONTROL_IDPULLUP_MASK (((1 << XS1_SU_UIFM_OTG_CONTROL_IDPULLUP_SIZE) - 1) << XS1_SU_UIFM_OTG_CONTROL_IDPULLUP_SHIFT)
#define XS1_SU_UIFM_OTG_CONTROL_IDPULLUP(x) (((x) & XS1_SU_UIFM_OTG_CONTROL_IDPULLUP_MASK) >> XS1_SU_UIFM_OTG_CONTROL_IDPULLUP_SHIFT)
#define XS1_SU_UIFM_OTG_CONTROL_IDPULLUP_SET(x, v) (((x) & ~XS1_SU_UIFM_OTG_CONTROL_IDPULLUP_MASK) | (((v) << XS1_SU_UIFM_OTG_CONTROL_IDPULLUP_SHIFT) & XS1_SU_UIFM_OTG_CONTROL_IDPULLUP_MASK))
#define XS1_SU_UIFM_OTG_CONTROL_DPPULLDOWN_SHIFT 0x1
#define XS1_SU_UIFM_OTG_CONTROL_DPPULLDOWN_SIZE 0x1
#define XS1_SU_UIFM_OTG_CONTROL_DPPULLDOWN_MASK (((1 << XS1_SU_UIFM_OTG_CONTROL_DPPULLDOWN_SIZE) - 1) << XS1_SU_UIFM_OTG_CONTROL_DPPULLDOWN_SHIFT)
#define XS1_SU_UIFM_OTG_CONTROL_DPPULLDOWN(x) (((x) & XS1_SU_UIFM_OTG_CONTROL_DPPULLDOWN_MASK) >> XS1_SU_UIFM_OTG_CONTROL_DPPULLDOWN_SHIFT)
#define XS1_SU_UIFM_OTG_CONTROL_DPPULLDOWN_SET(x, v) (((x) & ~XS1_SU_UIFM_OTG_CONTROL_DPPULLDOWN_MASK) | (((v) << XS1_SU_UIFM_OTG_CONTROL_DPPULLDOWN_SHIFT) & XS1_SU_UIFM_OTG_CONTROL_DPPULLDOWN_MASK))
#define XS1_SU_UIFM_OTG_CONTROL_DMPULLDOWN_SHIFT 0x2
#define XS1_SU_UIFM_OTG_CONTROL_DMPULLDOWN_SIZE 0x1
#define XS1_SU_UIFM_OTG_CONTROL_DMPULLDOWN_MASK (((1 << XS1_SU_UIFM_OTG_CONTROL_DMPULLDOWN_SIZE) - 1) << XS1_SU_UIFM_OTG_CONTROL_DMPULLDOWN_SHIFT)
#define XS1_SU_UIFM_OTG_CONTROL_DMPULLDOWN(x) (((x) & XS1_SU_UIFM_OTG_CONTROL_DMPULLDOWN_MASK) >> XS1_SU_UIFM_OTG_CONTROL_DMPULLDOWN_SHIFT)
#define XS1_SU_UIFM_OTG_CONTROL_DMPULLDOWN_SET(x, v) (((x) & ~XS1_SU_UIFM_OTG_CONTROL_DMPULLDOWN_MASK) | (((v) << XS1_SU_UIFM_OTG_CONTROL_DMPULLDOWN_SHIFT) & XS1_SU_UIFM_OTG_CONTROL_DMPULLDOWN_MASK))
#define XS1_SU_UIFM_OTG_CONTROL_DISCHRGVBUS_SHIFT 0x3
#define XS1_SU_UIFM_OTG_CONTROL_DISCHRGVBUS_SIZE 0x1
#define XS1_SU_UIFM_OTG_CONTROL_DISCHRGVBUS_MASK (((1 << XS1_SU_UIFM_OTG_CONTROL_DISCHRGVBUS_SIZE) - 1) << XS1_SU_UIFM_OTG_CONTROL_DISCHRGVBUS_SHIFT)
#define XS1_SU_UIFM_OTG_CONTROL_DISCHRGVBUS(x) (((x) & XS1_SU_UIFM_OTG_CONTROL_DISCHRGVBUS_MASK) >> XS1_SU_UIFM_OTG_CONTROL_DISCHRGVBUS_SHIFT)
#define XS1_SU_UIFM_OTG_CONTROL_DISCHRGVBUS_SET(x, v) (((x) & ~XS1_SU_UIFM_OTG_CONTROL_DISCHRGVBUS_MASK) | (((v) << XS1_SU_UIFM_OTG_CONTROL_DISCHRGVBUS_SHIFT) & XS1_SU_UIFM_OTG_CONTROL_DISCHRGVBUS_MASK))
#define XS1_SU_UIFM_OTG_CONTROL_CHRGVBUS_SHIFT 0x4
#define XS1_SU_UIFM_OTG_CONTROL_CHRGVBUS_SIZE 0x1
#define XS1_SU_UIFM_OTG_CONTROL_CHRGVBUS_MASK (((1 << XS1_SU_UIFM_OTG_CONTROL_CHRGVBUS_SIZE) - 1) << XS1_SU_UIFM_OTG_CONTROL_CHRGVBUS_SHIFT)
#define XS1_SU_UIFM_OTG_CONTROL_CHRGVBUS(x) (((x) & XS1_SU_UIFM_OTG_CONTROL_CHRGVBUS_MASK) >> XS1_SU_UIFM_OTG_CONTROL_CHRGVBUS_SHIFT)
#define XS1_SU_UIFM_OTG_CONTROL_CHRGVBUS_SET(x, v) (((x) & ~XS1_SU_UIFM_OTG_CONTROL_CHRGVBUS_MASK) | (((v) << XS1_SU_UIFM_OTG_CONTROL_CHRGVBUS_SHIFT) & XS1_SU_UIFM_OTG_CONTROL_CHRGVBUS_MASK))
#define XS1_SU_UIFM_OTG_CONTROL_DRVVBUSEXT_SHIFT 0x6
#define XS1_SU_UIFM_OTG_CONTROL_DRVVBUSEXT_SIZE 0x1
#define XS1_SU_UIFM_OTG_CONTROL_DRVVBUSEXT_MASK (((1 << XS1_SU_UIFM_OTG_CONTROL_DRVVBUSEXT_SIZE) - 1) << XS1_SU_UIFM_OTG_CONTROL_DRVVBUSEXT_SHIFT)
#define XS1_SU_UIFM_OTG_CONTROL_DRVVBUSEXT(x) (((x) & XS1_SU_UIFM_OTG_CONTROL_DRVVBUSEXT_MASK) >> XS1_SU_UIFM_OTG_CONTROL_DRVVBUSEXT_SHIFT)
#define XS1_SU_UIFM_OTG_CONTROL_DRVVBUSEXT_SET(x, v) (((x) & ~XS1_SU_UIFM_OTG_CONTROL_DRVVBUSEXT_MASK) | (((v) << XS1_SU_UIFM_OTG_CONTROL_DRVVBUSEXT_SHIFT) & XS1_SU_UIFM_OTG_CONTROL_DRVVBUSEXT_MASK))
#define XS1_SU_UIFM_OTG_CONTROL_EXTVBUSIND_SHIFT 0x7
#define XS1_SU_UIFM_OTG_CONTROL_EXTVBUSIND_SIZE 0x1
#define XS1_SU_UIFM_OTG_CONTROL_EXTVBUSIND_MASK (((1 << XS1_SU_UIFM_OTG_CONTROL_EXTVBUSIND_SIZE) - 1) << XS1_SU_UIFM_OTG_CONTROL_EXTVBUSIND_SHIFT)
#define XS1_SU_UIFM_OTG_CONTROL_EXTVBUSIND(x) (((x) & XS1_SU_UIFM_OTG_CONTROL_EXTVBUSIND_MASK) >> XS1_SU_UIFM_OTG_CONTROL_EXTVBUSIND_SHIFT)
#define XS1_SU_UIFM_OTG_CONTROL_EXTVBUSIND_SET(x, v) (((x) & ~XS1_SU_UIFM_OTG_CONTROL_EXTVBUSIND_MASK) | (((v) << XS1_SU_UIFM_OTG_CONTROL_EXTVBUSIND_SHIFT) & XS1_SU_UIFM_OTG_CONTROL_EXTVBUSIND_MASK))
#define XS1_SU_UIFM_OTG_FLAGS_SESSEND_SHIFT 0x0
#define XS1_SU_UIFM_OTG_FLAGS_SESSEND_SIZE 0x1
#define XS1_SU_UIFM_OTG_FLAGS_SESSEND_MASK (((1 << XS1_SU_UIFM_OTG_FLAGS_SESSEND_SIZE) - 1) << XS1_SU_UIFM_OTG_FLAGS_SESSEND_SHIFT)
#define XS1_SU_UIFM_OTG_FLAGS_SESSEND(x) (((x) & XS1_SU_UIFM_OTG_FLAGS_SESSEND_MASK) >> XS1_SU_UIFM_OTG_FLAGS_SESSEND_SHIFT)
#define XS1_SU_UIFM_OTG_FLAGS_SESSEND_SET(x, v) (((x) & ~XS1_SU_UIFM_OTG_FLAGS_SESSEND_MASK) | (((v) << XS1_SU_UIFM_OTG_FLAGS_SESSEND_SHIFT) & XS1_SU_UIFM_OTG_FLAGS_SESSEND_MASK))
#define XS1_SU_UIFM_OTG_FLAGS_SESSVLD_SHIFT 0x1
#define XS1_SU_UIFM_OTG_FLAGS_SESSVLD_SIZE 0x1
#define XS1_SU_UIFM_OTG_FLAGS_SESSVLD_MASK (((1 << XS1_SU_UIFM_OTG_FLAGS_SESSVLD_SIZE) - 1) << XS1_SU_UIFM_OTG_FLAGS_SESSVLD_SHIFT)
#define XS1_SU_UIFM_OTG_FLAGS_SESSVLD(x) (((x) & XS1_SU_UIFM_OTG_FLAGS_SESSVLD_MASK) >> XS1_SU_UIFM_OTG_FLAGS_SESSVLD_SHIFT)
#define XS1_SU_UIFM_OTG_FLAGS_SESSVLD_SET(x, v) (((x) & ~XS1_SU_UIFM_OTG_FLAGS_SESSVLD_MASK) | (((v) << XS1_SU_UIFM_OTG_FLAGS_SESSVLD_SHIFT) & XS1_SU_UIFM_OTG_FLAGS_SESSVLD_MASK))
#define XS1_SU_UIFM_OTG_FLAGS_VBUSVLD_SHIFT 0x2
#define XS1_SU_UIFM_OTG_FLAGS_VBUSVLD_SIZE 0x1
#define XS1_SU_UIFM_OTG_FLAGS_VBUSVLD_MASK (((1 << XS1_SU_UIFM_OTG_FLAGS_VBUSVLD_SIZE) - 1) << XS1_SU_UIFM_OTG_FLAGS_VBUSVLD_SHIFT)
#define XS1_SU_UIFM_OTG_FLAGS_VBUSVLD(x) (((x) & XS1_SU_UIFM_OTG_FLAGS_VBUSVLD_MASK) >> XS1_SU_UIFM_OTG_FLAGS_VBUSVLD_SHIFT)
#define XS1_SU_UIFM_OTG_FLAGS_VBUSVLD_SET(x, v) (((x) & ~XS1_SU_UIFM_OTG_FLAGS_VBUSVLD_MASK) | (((v) << XS1_SU_UIFM_OTG_FLAGS_VBUSVLD_SHIFT) & XS1_SU_UIFM_OTG_FLAGS_VBUSVLD_MASK))
#define XS1_SU_UIFM_OTG_FLAGS_HOSTDIS_SHIFT 0x3
#define XS1_SU_UIFM_OTG_FLAGS_HOSTDIS_SIZE 0x1
#define XS1_SU_UIFM_OTG_FLAGS_HOSTDIS_MASK (((1 << XS1_SU_UIFM_OTG_FLAGS_HOSTDIS_SIZE) - 1) << XS1_SU_UIFM_OTG_FLAGS_HOSTDIS_SHIFT)
#define XS1_SU_UIFM_OTG_FLAGS_HOSTDIS(x) (((x) & XS1_SU_UIFM_OTG_FLAGS_HOSTDIS_MASK) >> XS1_SU_UIFM_OTG_FLAGS_HOSTDIS_SHIFT)
#define XS1_SU_UIFM_OTG_FLAGS_HOSTDIS_SET(x, v) (((x) & ~XS1_SU_UIFM_OTG_FLAGS_HOSTDIS_MASK) | (((v) << XS1_SU_UIFM_OTG_FLAGS_HOSTDIS_SHIFT) & XS1_SU_UIFM_OTG_FLAGS_HOSTDIS_MASK))
#define XS1_SU_UIFM_OTG_FLAGS_NIDGND_SHIFT 0x4
#define XS1_SU_UIFM_OTG_FLAGS_NIDGND_SIZE 0x1
#define XS1_SU_UIFM_OTG_FLAGS_NIDGND_MASK (((1 << XS1_SU_UIFM_OTG_FLAGS_NIDGND_SIZE) - 1) << XS1_SU_UIFM_OTG_FLAGS_NIDGND_SHIFT)
#define XS1_SU_UIFM_OTG_FLAGS_NIDGND(x) (((x) & XS1_SU_UIFM_OTG_FLAGS_NIDGND_MASK) >> XS1_SU_UIFM_OTG_FLAGS_NIDGND_SHIFT)
#define XS1_SU_UIFM_OTG_FLAGS_NIDGND_SET(x, v) (((x) & ~XS1_SU_UIFM_OTG_FLAGS_NIDGND_MASK) | (((v) << XS1_SU_UIFM_OTG_FLAGS_NIDGND_SHIFT) & XS1_SU_UIFM_OTG_FLAGS_NIDGND_MASK))
#define XS1_SU_UIFM_OTG_FLAGS_SESSVLDB_SHIFT 0x5
#define XS1_SU_UIFM_OTG_FLAGS_SESSVLDB_SIZE 0x1
#define XS1_SU_UIFM_OTG_FLAGS_SESSVLDB_MASK (((1 << XS1_SU_UIFM_OTG_FLAGS_SESSVLDB_SIZE) - 1) << XS1_SU_UIFM_OTG_FLAGS_SESSVLDB_SHIFT)
#define XS1_SU_UIFM_OTG_FLAGS_SESSVLDB(x) (((x) & XS1_SU_UIFM_OTG_FLAGS_SESSVLDB_MASK) >> XS1_SU_UIFM_OTG_FLAGS_SESSVLDB_SHIFT)
#define XS1_SU_UIFM_OTG_FLAGS_SESSVLDB_SET(x, v) (((x) & ~XS1_SU_UIFM_OTG_FLAGS_SESSVLDB_MASK) | (((v) << XS1_SU_UIFM_OTG_FLAGS_SESSVLDB_SHIFT) & XS1_SU_UIFM_OTG_FLAGS_SESSVLDB_MASK))
#define XS1_SU_UIFM_SERIAL_MODE_FSLSMODE_SHIFT 0x0
#define XS1_SU_UIFM_SERIAL_MODE_FSLSMODE_SIZE 0x1
#define XS1_SU_UIFM_SERIAL_MODE_FSLSMODE_MASK (((1 << XS1_SU_UIFM_SERIAL_MODE_FSLSMODE_SIZE) - 1) << XS1_SU_UIFM_SERIAL_MODE_FSLSMODE_SHIFT)
#define XS1_SU_UIFM_SERIAL_MODE_FSLSMODE(x) (((x) & XS1_SU_UIFM_SERIAL_MODE_FSLSMODE_MASK) >> XS1_SU_UIFM_SERIAL_MODE_FSLSMODE_SHIFT)
#define XS1_SU_UIFM_SERIAL_MODE_FSLSMODE_SET(x, v) (((x) & ~XS1_SU_UIFM_SERIAL_MODE_FSLSMODE_MASK) | (((v) << XS1_SU_UIFM_SERIAL_MODE_FSLSMODE_SHIFT) & XS1_SU_UIFM_SERIAL_MODE_FSLSMODE_MASK))
#define XS1_SU_UIFM_SERIAL_MODE_TXENN_SHIFT 0x1
#define XS1_SU_UIFM_SERIAL_MODE_TXENN_SIZE 0x1
#define XS1_SU_UIFM_SERIAL_MODE_TXENN_MASK (((1 << XS1_SU_UIFM_SERIAL_MODE_TXENN_SIZE) - 1) << XS1_SU_UIFM_SERIAL_MODE_TXENN_SHIFT)
#define XS1_SU_UIFM_SERIAL_MODE_TXENN(x) (((x) & XS1_SU_UIFM_SERIAL_MODE_TXENN_MASK) >> XS1_SU_UIFM_SERIAL_MODE_TXENN_SHIFT)
#define XS1_SU_UIFM_SERIAL_MODE_TXENN_SET(x, v) (((x) & ~XS1_SU_UIFM_SERIAL_MODE_TXENN_MASK) | (((v) << XS1_SU_UIFM_SERIAL_MODE_TXENN_SHIFT) & XS1_SU_UIFM_SERIAL_MODE_TXENN_MASK))
#define XS1_SU_UIFM_SERIAL_MODE_TXDAT_SHIFT 0x2
#define XS1_SU_UIFM_SERIAL_MODE_TXDAT_SIZE 0x1
#define XS1_SU_UIFM_SERIAL_MODE_TXDAT_MASK (((1 << XS1_SU_UIFM_SERIAL_MODE_TXDAT_SIZE) - 1) << XS1_SU_UIFM_SERIAL_MODE_TXDAT_SHIFT)
#define XS1_SU_UIFM_SERIAL_MODE_TXDAT(x) (((x) & XS1_SU_UIFM_SERIAL_MODE_TXDAT_MASK) >> XS1_SU_UIFM_SERIAL_MODE_TXDAT_SHIFT)
#define XS1_SU_UIFM_SERIAL_MODE_TXDAT_SET(x, v) (((x) & ~XS1_SU_UIFM_SERIAL_MODE_TXDAT_MASK) | (((v) << XS1_SU_UIFM_SERIAL_MODE_TXDAT_SHIFT) & XS1_SU_UIFM_SERIAL_MODE_TXDAT_MASK))
#define XS1_SU_UIFM_SERIAL_MODE_TXSE0_SHIFT 0x3
#define XS1_SU_UIFM_SERIAL_MODE_TXSE0_SIZE 0x1
#define XS1_SU_UIFM_SERIAL_MODE_TXSE0_MASK (((1 << XS1_SU_UIFM_SERIAL_MODE_TXSE0_SIZE) - 1) << XS1_SU_UIFM_SERIAL_MODE_TXSE0_SHIFT)
#define XS1_SU_UIFM_SERIAL_MODE_TXSE0(x) (((x) & XS1_SU_UIFM_SERIAL_MODE_TXSE0_MASK) >> XS1_SU_UIFM_SERIAL_MODE_TXSE0_SHIFT)
#define XS1_SU_UIFM_SERIAL_MODE_TXSE0_SET(x, v) (((x) & ~XS1_SU_UIFM_SERIAL_MODE_TXSE0_MASK) | (((v) << XS1_SU_UIFM_SERIAL_MODE_TXSE0_SHIFT) & XS1_SU_UIFM_SERIAL_MODE_TXSE0_MASK))
#define XS1_SU_UIFM_SERIAL_MODE_RXDP_SHIFT 0x4
#define XS1_SU_UIFM_SERIAL_MODE_RXDP_SIZE 0x1
#define XS1_SU_UIFM_SERIAL_MODE_RXDP_MASK (((1 << XS1_SU_UIFM_SERIAL_MODE_RXDP_SIZE) - 1) << XS1_SU_UIFM_SERIAL_MODE_RXDP_SHIFT)
#define XS1_SU_UIFM_SERIAL_MODE_RXDP(x) (((x) & XS1_SU_UIFM_SERIAL_MODE_RXDP_MASK) >> XS1_SU_UIFM_SERIAL_MODE_RXDP_SHIFT)
#define XS1_SU_UIFM_SERIAL_MODE_RXDP_SET(x, v) (((x) & ~XS1_SU_UIFM_SERIAL_MODE_RXDP_MASK) | (((v) << XS1_SU_UIFM_SERIAL_MODE_RXDP_SHIFT) & XS1_SU_UIFM_SERIAL_MODE_RXDP_MASK))
#define XS1_SU_UIFM_SERIAL_MODE_RXDM_SHIFT 0x5
#define XS1_SU_UIFM_SERIAL_MODE_RXDM_SIZE 0x1
#define XS1_SU_UIFM_SERIAL_MODE_RXDM_MASK (((1 << XS1_SU_UIFM_SERIAL_MODE_RXDM_SIZE) - 1) << XS1_SU_UIFM_SERIAL_MODE_RXDM_SHIFT)
#define XS1_SU_UIFM_SERIAL_MODE_RXDM(x) (((x) & XS1_SU_UIFM_SERIAL_MODE_RXDM_MASK) >> XS1_SU_UIFM_SERIAL_MODE_RXDM_SHIFT)
#define XS1_SU_UIFM_SERIAL_MODE_RXDM_SET(x, v) (((x) & ~XS1_SU_UIFM_SERIAL_MODE_RXDM_MASK) | (((v) << XS1_SU_UIFM_SERIAL_MODE_RXDM_SHIFT) & XS1_SU_UIFM_SERIAL_MODE_RXDM_MASK))
#define XS1_SU_UIFM_SERIAL_MODE_RXRCV_SHIFT 0x6
#define XS1_SU_UIFM_SERIAL_MODE_RXRCV_SIZE 0x1
#define XS1_SU_UIFM_SERIAL_MODE_RXRCV_MASK (((1 << XS1_SU_UIFM_SERIAL_MODE_RXRCV_SIZE) - 1) << XS1_SU_UIFM_SERIAL_MODE_RXRCV_SHIFT)
#define XS1_SU_UIFM_SERIAL_MODE_RXRCV(x) (((x) & XS1_SU_UIFM_SERIAL_MODE_RXRCV_MASK) >> XS1_SU_UIFM_SERIAL_MODE_RXRCV_SHIFT)
#define XS1_SU_UIFM_SERIAL_MODE_RXRCV_SET(x, v) (((x) & ~XS1_SU_UIFM_SERIAL_MODE_RXRCV_MASK) | (((v) << XS1_SU_UIFM_SERIAL_MODE_RXRCV_SHIFT) & XS1_SU_UIFM_SERIAL_MODE_RXRCV_MASK))
#define XS1_SU_UIFM_IFM_FLAGS_RXERROR_SHIFT 0x0
#define XS1_SU_UIFM_IFM_FLAGS_RXERROR_SIZE 0x1
#define XS1_SU_UIFM_IFM_FLAGS_RXERROR_MASK (((1 << XS1_SU_UIFM_IFM_FLAGS_RXERROR_SIZE) - 1) << XS1_SU_UIFM_IFM_FLAGS_RXERROR_SHIFT)
#define XS1_SU_UIFM_IFM_FLAGS_RXERROR(x) (((x) & XS1_SU_UIFM_IFM_FLAGS_RXERROR_MASK) >> XS1_SU_UIFM_IFM_FLAGS_RXERROR_SHIFT)
#define XS1_SU_UIFM_IFM_FLAGS_RXERROR_SET(x, v) (((x) & ~XS1_SU_UIFM_IFM_FLAGS_RXERROR_MASK) | (((v) << XS1_SU_UIFM_IFM_FLAGS_RXERROR_SHIFT) & XS1_SU_UIFM_IFM_FLAGS_RXERROR_MASK))
#define XS1_SU_UIFM_IFM_FLAGS_RXACTIVE_SHIFT 0x1
#define XS1_SU_UIFM_IFM_FLAGS_RXACTIVE_SIZE 0x1
#define XS1_SU_UIFM_IFM_FLAGS_RXACTIVE_MASK (((1 << XS1_SU_UIFM_IFM_FLAGS_RXACTIVE_SIZE) - 1) << XS1_SU_UIFM_IFM_FLAGS_RXACTIVE_SHIFT)
#define XS1_SU_UIFM_IFM_FLAGS_RXACTIVE(x) (((x) & XS1_SU_UIFM_IFM_FLAGS_RXACTIVE_MASK) >> XS1_SU_UIFM_IFM_FLAGS_RXACTIVE_SHIFT)
#define XS1_SU_UIFM_IFM_FLAGS_RXACTIVE_SET(x, v) (((x) & ~XS1_SU_UIFM_IFM_FLAGS_RXACTIVE_MASK) | (((v) << XS1_SU_UIFM_IFM_FLAGS_RXACTIVE_SHIFT) & XS1_SU_UIFM_IFM_FLAGS_RXACTIVE_MASK))
#define XS1_SU_UIFM_IFM_FLAGS_CRC16FAIL_SHIFT 0x2
#define XS1_SU_UIFM_IFM_FLAGS_CRC16FAIL_SIZE 0x1
#define XS1_SU_UIFM_IFM_FLAGS_CRC16FAIL_MASK (((1 << XS1_SU_UIFM_IFM_FLAGS_CRC16FAIL_SIZE) - 1) << XS1_SU_UIFM_IFM_FLAGS_CRC16FAIL_SHIFT)
#define XS1_SU_UIFM_IFM_FLAGS_CRC16FAIL(x) (((x) & XS1_SU_UIFM_IFM_FLAGS_CRC16FAIL_MASK) >> XS1_SU_UIFM_IFM_FLAGS_CRC16FAIL_SHIFT)
#define XS1_SU_UIFM_IFM_FLAGS_CRC16FAIL_SET(x, v) (((x) & ~XS1_SU_UIFM_IFM_FLAGS_CRC16FAIL_MASK) | (((v) << XS1_SU_UIFM_IFM_FLAGS_CRC16FAIL_SHIFT) & XS1_SU_UIFM_IFM_FLAGS_CRC16FAIL_MASK))
#define XS1_SU_UIFM_IFM_FLAGS_J_SHIFT 0x3
#define XS1_SU_UIFM_IFM_FLAGS_J_SIZE 0x1
#define XS1_SU_UIFM_IFM_FLAGS_J_MASK (((1 << XS1_SU_UIFM_IFM_FLAGS_J_SIZE) - 1) << XS1_SU_UIFM_IFM_FLAGS_J_SHIFT)
#define XS1_SU_UIFM_IFM_FLAGS_J(x) (((x) & XS1_SU_UIFM_IFM_FLAGS_J_MASK) >> XS1_SU_UIFM_IFM_FLAGS_J_SHIFT)
#define XS1_SU_UIFM_IFM_FLAGS_J_SET(x, v) (((x) & ~XS1_SU_UIFM_IFM_FLAGS_J_MASK) | (((v) << XS1_SU_UIFM_IFM_FLAGS_J_SHIFT) & XS1_SU_UIFM_IFM_FLAGS_J_MASK))
#define XS1_SU_UIFM_IFM_FLAGS_K_SHIFT 0x4
#define XS1_SU_UIFM_IFM_FLAGS_K_SIZE 0x1
#define XS1_SU_UIFM_IFM_FLAGS_K_MASK (((1 << XS1_SU_UIFM_IFM_FLAGS_K_SIZE) - 1) << XS1_SU_UIFM_IFM_FLAGS_K_SHIFT)
#define XS1_SU_UIFM_IFM_FLAGS_K(x) (((x) & XS1_SU_UIFM_IFM_FLAGS_K_MASK) >> XS1_SU_UIFM_IFM_FLAGS_K_SHIFT)
#define XS1_SU_UIFM_IFM_FLAGS_K_SET(x, v) (((x) & ~XS1_SU_UIFM_IFM_FLAGS_K_MASK) | (((v) << XS1_SU_UIFM_IFM_FLAGS_K_SHIFT) & XS1_SU_UIFM_IFM_FLAGS_K_MASK))
#define XS1_SU_UIFM_IFM_FLAGS_SE0_SHIFT 0x5
#define XS1_SU_UIFM_IFM_FLAGS_SE0_SIZE 0x1
#define XS1_SU_UIFM_IFM_FLAGS_SE0_MASK (((1 << XS1_SU_UIFM_IFM_FLAGS_SE0_SIZE) - 1) << XS1_SU_UIFM_IFM_FLAGS_SE0_SHIFT)
#define XS1_SU_UIFM_IFM_FLAGS_SE0(x) (((x) & XS1_SU_UIFM_IFM_FLAGS_SE0_MASK) >> XS1_SU_UIFM_IFM_FLAGS_SE0_SHIFT)
#define XS1_SU_UIFM_IFM_FLAGS_SE0_SET(x, v) (((x) & ~XS1_SU_UIFM_IFM_FLAGS_SE0_MASK) | (((v) << XS1_SU_UIFM_IFM_FLAGS_SE0_SHIFT) & XS1_SU_UIFM_IFM_FLAGS_SE0_MASK))
#define XS1_SU_UIFM_IFM_FLAGS_NEWTOKEN_SHIFT 0x6
#define XS1_SU_UIFM_IFM_FLAGS_NEWTOKEN_SIZE 0x1
#define XS1_SU_UIFM_IFM_FLAGS_NEWTOKEN_MASK (((1 << XS1_SU_UIFM_IFM_FLAGS_NEWTOKEN_SIZE) - 1) << XS1_SU_UIFM_IFM_FLAGS_NEWTOKEN_SHIFT)
#define XS1_SU_UIFM_IFM_FLAGS_NEWTOKEN(x) (((x) & XS1_SU_UIFM_IFM_FLAGS_NEWTOKEN_MASK) >> XS1_SU_UIFM_IFM_FLAGS_NEWTOKEN_SHIFT)
#define XS1_SU_UIFM_IFM_FLAGS_NEWTOKEN_SET(x, v) (((x) & ~XS1_SU_UIFM_IFM_FLAGS_NEWTOKEN_MASK) | (((v) << XS1_SU_UIFM_IFM_FLAGS_NEWTOKEN_SHIFT) & XS1_SU_UIFM_IFM_FLAGS_NEWTOKEN_MASK))
#define XS1_SU_UIFM_FLAGS_STICKY_STICKY_SHIFT 0x0
#define XS1_SU_UIFM_FLAGS_STICKY_STICKY_SIZE 0x7
#define XS1_SU_UIFM_FLAGS_STICKY_STICKY_MASK (((1 << XS1_SU_UIFM_FLAGS_STICKY_STICKY_SIZE) - 1) << XS1_SU_UIFM_FLAGS_STICKY_STICKY_SHIFT)
#define XS1_SU_UIFM_FLAGS_STICKY_STICKY(x) (((x) & XS1_SU_UIFM_FLAGS_STICKY_STICKY_MASK) >> XS1_SU_UIFM_FLAGS_STICKY_STICKY_SHIFT)
#define XS1_SU_UIFM_FLAGS_STICKY_STICKY_SET(x, v) (((x) & ~XS1_SU_UIFM_FLAGS_STICKY_STICKY_MASK) | (((v) << XS1_SU_UIFM_FLAGS_STICKY_STICKY_SHIFT) & XS1_SU_UIFM_FLAGS_STICKY_STICKY_MASK))
#define XS1_SU_UIFM_FLAGS_MASK_MASK0_SHIFT 0x0
#define XS1_SU_UIFM_FLAGS_MASK_MASK0_SIZE 0x7
#define XS1_SU_UIFM_FLAGS_MASK_MASK0_MASK (((1 << XS1_SU_UIFM_FLAGS_MASK_MASK0_SIZE) - 1) << XS1_SU_UIFM_FLAGS_MASK_MASK0_SHIFT)
#define XS1_SU_UIFM_FLAGS_MASK_MASK0(x) (((x) & XS1_SU_UIFM_FLAGS_MASK_MASK0_MASK) >> XS1_SU_UIFM_FLAGS_MASK_MASK0_SHIFT)
#define XS1_SU_UIFM_FLAGS_MASK_MASK0_SET(x, v) (((x) & ~XS1_SU_UIFM_FLAGS_MASK_MASK0_MASK) | (((v) << XS1_SU_UIFM_FLAGS_MASK_MASK0_SHIFT) & XS1_SU_UIFM_FLAGS_MASK_MASK0_MASK))
#define XS1_SU_UIFM_FLAGS_MASK_MASK1_SHIFT 0x8
#define XS1_SU_UIFM_FLAGS_MASK_MASK1_SIZE 0x7
#define XS1_SU_UIFM_FLAGS_MASK_MASK1_MASK (((1 << XS1_SU_UIFM_FLAGS_MASK_MASK1_SIZE) - 1) << XS1_SU_UIFM_FLAGS_MASK_MASK1_SHIFT)
#define XS1_SU_UIFM_FLAGS_MASK_MASK1(x) (((x) & XS1_SU_UIFM_FLAGS_MASK_MASK1_MASK) >> XS1_SU_UIFM_FLAGS_MASK_MASK1_SHIFT)
#define XS1_SU_UIFM_FLAGS_MASK_MASK1_SET(x, v) (((x) & ~XS1_SU_UIFM_FLAGS_MASK_MASK1_MASK) | (((v) << XS1_SU_UIFM_FLAGS_MASK_MASK1_SHIFT) & XS1_SU_UIFM_FLAGS_MASK_MASK1_MASK))
#define XS1_SU_UIFM_FLAGS_MASK_MASK2_SHIFT 0x10
#define XS1_SU_UIFM_FLAGS_MASK_MASK2_SIZE 0x7
#define XS1_SU_UIFM_FLAGS_MASK_MASK2_MASK (((1 << XS1_SU_UIFM_FLAGS_MASK_MASK2_SIZE) - 1) << XS1_SU_UIFM_FLAGS_MASK_MASK2_SHIFT)
#define XS1_SU_UIFM_FLAGS_MASK_MASK2(x) (((x) & XS1_SU_UIFM_FLAGS_MASK_MASK2_MASK) >> XS1_SU_UIFM_FLAGS_MASK_MASK2_SHIFT)
#define XS1_SU_UIFM_FLAGS_MASK_MASK2_SET(x, v) (((x) & ~XS1_SU_UIFM_FLAGS_MASK_MASK2_MASK) | (((v) << XS1_SU_UIFM_FLAGS_MASK_MASK2_SHIFT) & XS1_SU_UIFM_FLAGS_MASK_MASK2_MASK))
#define XS1_SU_UIFM_SOFCOUNT_COUNT1_SHIFT 0x0
#define XS1_SU_UIFM_SOFCOUNT_COUNT1_SIZE 0x8
#define XS1_SU_UIFM_SOFCOUNT_COUNT1_MASK (((1 << XS1_SU_UIFM_SOFCOUNT_COUNT1_SIZE) - 1) << XS1_SU_UIFM_SOFCOUNT_COUNT1_SHIFT)
#define XS1_SU_UIFM_SOFCOUNT_COUNT1(x) (((x) & XS1_SU_UIFM_SOFCOUNT_COUNT1_MASK) >> XS1_SU_UIFM_SOFCOUNT_COUNT1_SHIFT)
#define XS1_SU_UIFM_SOFCOUNT_COUNT1_SET(x, v) (((x) & ~XS1_SU_UIFM_SOFCOUNT_COUNT1_MASK) | (((v) << XS1_SU_UIFM_SOFCOUNT_COUNT1_SHIFT) & XS1_SU_UIFM_SOFCOUNT_COUNT1_MASK))
#define XS1_SU_UIFM_SOFCOUNT_COUNT2_SHIFT 0x8
#define XS1_SU_UIFM_SOFCOUNT_COUNT2_SIZE 0x3
#define XS1_SU_UIFM_SOFCOUNT_COUNT2_MASK (((1 << XS1_SU_UIFM_SOFCOUNT_COUNT2_SIZE) - 1) << XS1_SU_UIFM_SOFCOUNT_COUNT2_SHIFT)
#define XS1_SU_UIFM_SOFCOUNT_COUNT2(x) (((x) & XS1_SU_UIFM_SOFCOUNT_COUNT2_MASK) >> XS1_SU_UIFM_SOFCOUNT_COUNT2_SHIFT)
#define XS1_SU_UIFM_SOFCOUNT_COUNT2_SET(x, v) (((x) & ~XS1_SU_UIFM_SOFCOUNT_COUNT2_MASK) | (((v) << XS1_SU_UIFM_SOFCOUNT_COUNT2_SHIFT) & XS1_SU_UIFM_SOFCOUNT_COUNT2_MASK))
#define XS1_SU_UIFM_PID_PID_SHIFT 0x0
#define XS1_SU_UIFM_PID_PID_SIZE 0x4
#define XS1_SU_UIFM_PID_PID_MASK (((1 << XS1_SU_UIFM_PID_PID_SIZE) - 1) << XS1_SU_UIFM_PID_PID_SHIFT)
#define XS1_SU_UIFM_PID_PID(x) (((x) & XS1_SU_UIFM_PID_PID_MASK) >> XS1_SU_UIFM_PID_PID_SHIFT)
#define XS1_SU_UIFM_PID_PID_SET(x, v) (((x) & ~XS1_SU_UIFM_PID_PID_MASK) | (((v) << XS1_SU_UIFM_PID_PID_SHIFT) & XS1_SU_UIFM_PID_PID_MASK))
#define XS1_SU_UIFM_ENDPOINT_ENDPOINT_SHIFT 0x0
#define XS1_SU_UIFM_ENDPOINT_ENDPOINT_SIZE 0x4
#define XS1_SU_UIFM_ENDPOINT_ENDPOINT_MASK (((1 << XS1_SU_UIFM_ENDPOINT_ENDPOINT_SIZE) - 1) << XS1_SU_UIFM_ENDPOINT_ENDPOINT_SHIFT)
#define XS1_SU_UIFM_ENDPOINT_ENDPOINT(x) (((x) & XS1_SU_UIFM_ENDPOINT_ENDPOINT_MASK) >> XS1_SU_UIFM_ENDPOINT_ENDPOINT_SHIFT)
#define XS1_SU_UIFM_ENDPOINT_ENDPOINT_SET(x, v) (((x) & ~XS1_SU_UIFM_ENDPOINT_ENDPOINT_MASK) | (((v) << XS1_SU_UIFM_ENDPOINT_ENDPOINT_SHIFT) & XS1_SU_UIFM_ENDPOINT_ENDPOINT_MASK))
#define XS1_SU_UIFM_ENDPOINT_MATCH_SHIFT 0x4
#define XS1_SU_UIFM_ENDPOINT_MATCH_SIZE 0x1
#define XS1_SU_UIFM_ENDPOINT_MATCH_MASK (((1 << XS1_SU_UIFM_ENDPOINT_MATCH_SIZE) - 1) << XS1_SU_UIFM_ENDPOINT_MATCH_SHIFT)
#define XS1_SU_UIFM_ENDPOINT_MATCH(x) (((x) & XS1_SU_UIFM_ENDPOINT_MATCH_MASK) >> XS1_SU_UIFM_ENDPOINT_MATCH_SHIFT)
#define XS1_SU_UIFM_ENDPOINT_MATCH_SET(x, v) (((x) & ~XS1_SU_UIFM_ENDPOINT_MATCH_MASK) | (((v) << XS1_SU_UIFM_ENDPOINT_MATCH_SHIFT) & XS1_SU_UIFM_ENDPOINT_MATCH_MASK))
#define XS1_SU_UIFM_ENDPOINT_MATCH_MATCH_SHIFT 0x0
#define XS1_SU_UIFM_ENDPOINT_MATCH_MATCH_SIZE 0x10
#define XS1_SU_UIFM_ENDPOINT_MATCH_MATCH_MASK (((1 << XS1_SU_UIFM_ENDPOINT_MATCH_MATCH_SIZE) - 1) << XS1_SU_UIFM_ENDPOINT_MATCH_MATCH_SHIFT)
#define XS1_SU_UIFM_ENDPOINT_MATCH_MATCH(x) (((x) & XS1_SU_UIFM_ENDPOINT_MATCH_MATCH_MASK) >> XS1_SU_UIFM_ENDPOINT_MATCH_MATCH_SHIFT)
#define XS1_SU_UIFM_ENDPOINT_MATCH_MATCH_SET(x, v) (((x) & ~XS1_SU_UIFM_ENDPOINT_MATCH_MATCH_MASK) | (((v) << XS1_SU_UIFM_ENDPOINT_MATCH_MATCH_SHIFT) & XS1_SU_UIFM_ENDPOINT_MATCH_MATCH_MASK))
#define XS1_SU_UIFM_PWRSIG_DATA_SHIFT 0x0
#define XS1_SU_UIFM_PWRSIG_DATA_SIZE 0x8
#define XS1_SU_UIFM_PWRSIG_DATA_MASK (((1 << XS1_SU_UIFM_PWRSIG_DATA_SIZE) - 1) << XS1_SU_UIFM_PWRSIG_DATA_SHIFT)
#define XS1_SU_UIFM_PWRSIG_DATA(x) (((x) & XS1_SU_UIFM_PWRSIG_DATA_MASK) >> XS1_SU_UIFM_PWRSIG_DATA_SHIFT)
#define XS1_SU_UIFM_PWRSIG_DATA_SET(x, v) (((x) & ~XS1_SU_UIFM_PWRSIG_DATA_MASK) | (((v) << XS1_SU_UIFM_PWRSIG_DATA_SHIFT) & XS1_SU_UIFM_PWRSIG_DATA_MASK))
#define XS1_SU_UIFM_PWRSIG_VALID_SHIFT 0x8
#define XS1_SU_UIFM_PWRSIG_VALID_SIZE 0x1
#define XS1_SU_UIFM_PWRSIG_VALID_MASK (((1 << XS1_SU_UIFM_PWRSIG_VALID_SIZE) - 1) << XS1_SU_UIFM_PWRSIG_VALID_SHIFT)
#define XS1_SU_UIFM_PWRSIG_VALID(x) (((x) & XS1_SU_UIFM_PWRSIG_VALID_MASK) >> XS1_SU_UIFM_PWRSIG_VALID_SHIFT)
#define XS1_SU_UIFM_PWRSIG_VALID_SET(x, v) (((x) & ~XS1_SU_UIFM_PWRSIG_VALID_MASK) | (((v) << XS1_SU_UIFM_PWRSIG_VALID_SHIFT) & XS1_SU_UIFM_PWRSIG_VALID_MASK))
#define XS1_SU_UIFM_PHY_CONTROL_PHYCONF_SHIFT 0x4
#define XS1_SU_UIFM_PHY_CONTROL_PHYCONF_SIZE 0x3
#define XS1_SU_UIFM_PHY_CONTROL_PHYCONF_MASK (((1 << XS1_SU_UIFM_PHY_CONTROL_PHYCONF_SIZE) - 1) << XS1_SU_UIFM_PHY_CONTROL_PHYCONF_SHIFT)
#define XS1_SU_UIFM_PHY_CONTROL_PHYCONF(x) (((x) & XS1_SU_UIFM_PHY_CONTROL_PHYCONF_MASK) >> XS1_SU_UIFM_PHY_CONTROL_PHYCONF_SHIFT)
#define XS1_SU_UIFM_PHY_CONTROL_PHYCONF_SET(x, v) (((x) & ~XS1_SU_UIFM_PHY_CONTROL_PHYCONF_MASK) | (((v) << XS1_SU_UIFM_PHY_CONTROL_PHYCONF_SHIFT) & XS1_SU_UIFM_PHY_CONTROL_PHYCONF_MASK))
#define XS1_SU_UIFM_PHY_CONTROL_AUTORESUME_SHIFT 0x7
#define XS1_SU_UIFM_PHY_CONTROL_AUTORESUME_SIZE 0x1
#define XS1_SU_UIFM_PHY_CONTROL_AUTORESUME_MASK (((1 << XS1_SU_UIFM_PHY_CONTROL_AUTORESUME_SIZE) - 1) << XS1_SU_UIFM_PHY_CONTROL_AUTORESUME_SHIFT)
#define XS1_SU_UIFM_PHY_CONTROL_AUTORESUME(x) (((x) & XS1_SU_UIFM_PHY_CONTROL_AUTORESUME_MASK) >> XS1_SU_UIFM_PHY_CONTROL_AUTORESUME_SHIFT)
#define XS1_SU_UIFM_PHY_CONTROL_AUTORESUME_SET(x, v) (((x) & ~XS1_SU_UIFM_PHY_CONTROL_AUTORESUME_MASK) | (((v) << XS1_SU_UIFM_PHY_CONTROL_AUTORESUME_SHIFT) & XS1_SU_UIFM_PHY_CONTROL_AUTORESUME_MASK))
#define XS1_SU_UIFM_PHY_CONTROL_SE0FILTVAL_SHIFT 0x8
#define XS1_SU_UIFM_PHY_CONTROL_SE0FILTVAL_SIZE 0x4
#define XS1_SU_UIFM_PHY_CONTROL_SE0FILTVAL_MASK (((1 << XS1_SU_UIFM_PHY_CONTROL_SE0FILTVAL_SIZE) - 1) << XS1_SU_UIFM_PHY_CONTROL_SE0FILTVAL_SHIFT)
#define XS1_SU_UIFM_PHY_CONTROL_SE0FILTVAL(x) (((x) & XS1_SU_UIFM_PHY_CONTROL_SE0FILTVAL_MASK) >> XS1_SU_UIFM_PHY_CONTROL_SE0FILTVAL_SHIFT)
#define XS1_SU_UIFM_PHY_CONTROL_SE0FILTVAL_SET(x, v) (((x) & ~XS1_SU_UIFM_PHY_CONTROL_SE0FILTVAL_MASK) | (((v) << XS1_SU_UIFM_PHY_CONTROL_SE0FILTVAL_SHIFT) & XS1_SU_UIFM_PHY_CONTROL_SE0FILTVAL_MASK))
#define XS1_SU_UIFM_PHY_CONTROL_RESUMEK_SHIFT 0xc
#define XS1_SU_UIFM_PHY_CONTROL_RESUMEK_SIZE 0x1
#define XS1_SU_UIFM_PHY_CONTROL_RESUMEK_MASK (((1 << XS1_SU_UIFM_PHY_CONTROL_RESUMEK_SIZE) - 1) << XS1_SU_UIFM_PHY_CONTROL_RESUMEK_SHIFT)
#define XS1_SU_UIFM_PHY_CONTROL_RESUMEK(x) (((x) & XS1_SU_UIFM_PHY_CONTROL_RESUMEK_MASK) >> XS1_SU_UIFM_PHY_CONTROL_RESUMEK_SHIFT)
#define XS1_SU_UIFM_PHY_CONTROL_RESUMEK_SET(x, v) (((x) & ~XS1_SU_UIFM_PHY_CONTROL_RESUMEK_MASK) | (((v) << XS1_SU_UIFM_PHY_CONTROL_RESUMEK_SHIFT) & XS1_SU_UIFM_PHY_CONTROL_RESUMEK_MASK))
#define XS1_SU_UIFM_PHY_CONTROL_RESUMESE0_SHIFT 0xd
#define XS1_SU_UIFM_PHY_CONTROL_RESUMESE0_SIZE 0x1
#define XS1_SU_UIFM_PHY_CONTROL_RESUMESE0_MASK (((1 << XS1_SU_UIFM_PHY_CONTROL_RESUMESE0_SIZE) - 1) << XS1_SU_UIFM_PHY_CONTROL_RESUMESE0_SHIFT)
#define XS1_SU_UIFM_PHY_CONTROL_RESUMESE0(x) (((x) & XS1_SU_UIFM_PHY_CONTROL_RESUMESE0_MASK) >> XS1_SU_UIFM_PHY_CONTROL_RESUMESE0_SHIFT)
#define XS1_SU_UIFM_PHY_CONTROL_RESUMESE0_SET(x, v) (((x) & ~XS1_SU_UIFM_PHY_CONTROL_RESUMESE0_MASK) | (((v) << XS1_SU_UIFM_PHY_CONTROL_RESUMESE0_SHIFT) & XS1_SU_UIFM_PHY_CONTROL_RESUMESE0_MASK))
#define XS1_SU_UIFM_PHY_CONTROL_PULLDOWN_DISABLE_SHIFT 0x12
#define XS1_SU_UIFM_PHY_CONTROL_PULLDOWN_DISABLE_SIZE 0x1
#define XS1_SU_UIFM_PHY_CONTROL_PULLDOWN_DISABLE_MASK (((1 << XS1_SU_UIFM_PHY_CONTROL_PULLDOWN_DISABLE_SIZE) - 1) << XS1_SU_UIFM_PHY_CONTROL_PULLDOWN_DISABLE_SHIFT)
#define XS1_SU_UIFM_PHY_CONTROL_PULLDOWN_DISABLE(x) (((x) & XS1_SU_UIFM_PHY_CONTROL_PULLDOWN_DISABLE_MASK) >> XS1_SU_UIFM_PHY_CONTROL_PULLDOWN_DISABLE_SHIFT)
#define XS1_SU_UIFM_PHY_CONTROL_PULLDOWN_DISABLE_SET(x, v) (((x) & ~XS1_SU_UIFM_PHY_CONTROL_PULLDOWN_DISABLE_MASK) | (((v) << XS1_SU_UIFM_PHY_CONTROL_PULLDOWN_DISABLE_SHIFT) & XS1_SU_UIFM_PHY_CONTROL_PULLDOWN_DISABLE_MASK))
#define XS1_SU_UIFM_PHY_TESTSTATUS_LINESTATEFILT_SHIFT 0x9
#define XS1_SU_UIFM_PHY_TESTSTATUS_LINESTATEFILT_SIZE 0x2
#define XS1_SU_UIFM_PHY_TESTSTATUS_LINESTATEFILT_MASK (((1 << XS1_SU_UIFM_PHY_TESTSTATUS_LINESTATEFILT_SIZE) - 1) << XS1_SU_UIFM_PHY_TESTSTATUS_LINESTATEFILT_SHIFT)
#define XS1_SU_UIFM_PHY_TESTSTATUS_LINESTATEFILT(x) (((x) & XS1_SU_UIFM_PHY_TESTSTATUS_LINESTATEFILT_MASK) >> XS1_SU_UIFM_PHY_TESTSTATUS_LINESTATEFILT_SHIFT)
#define XS1_SU_UIFM_PHY_TESTSTATUS_LINESTATEFILT_SET(x, v) (((x) & ~XS1_SU_UIFM_PHY_TESTSTATUS_LINESTATEFILT_MASK) | (((v) << XS1_SU_UIFM_PHY_TESTSTATUS_LINESTATEFILT_SHIFT) & XS1_SU_UIFM_PHY_TESTSTATUS_LINESTATEFILT_MASK))
#define XS1_SU_ADC_CHAN_EN_SHIFT 0x0
#define XS1_SU_ADC_CHAN_EN_SIZE 0x1
#define XS1_SU_ADC_CHAN_EN_MASK (((1 << XS1_SU_ADC_CHAN_EN_SIZE) - 1) << XS1_SU_ADC_CHAN_EN_SHIFT)
#define XS1_SU_ADC_CHAN_EN(x) (((x) & XS1_SU_ADC_CHAN_EN_MASK) >> XS1_SU_ADC_CHAN_EN_SHIFT)
#define XS1_SU_ADC_CHAN_EN_SET(x, v) (((x) & ~XS1_SU_ADC_CHAN_EN_MASK) | (((v) << XS1_SU_ADC_CHAN_EN_SHIFT) & XS1_SU_ADC_CHAN_EN_MASK))
#define XS1_SU_ADC_CHAN_CHAN_SHIFT 0x8
#define XS1_SU_ADC_CHAN_CHAN_SIZE 0x18
#define XS1_SU_ADC_CHAN_CHAN_MASK (((1 << XS1_SU_ADC_CHAN_CHAN_SIZE) - 1) << XS1_SU_ADC_CHAN_CHAN_SHIFT)
#define XS1_SU_ADC_CHAN_CHAN(x) (((x) & XS1_SU_ADC_CHAN_CHAN_MASK) >> XS1_SU_ADC_CHAN_CHAN_SHIFT)
#define XS1_SU_ADC_CHAN_CHAN_SET(x, v) (((x) & ~XS1_SU_ADC_CHAN_CHAN_MASK) | (((v) << XS1_SU_ADC_CHAN_CHAN_SHIFT) & XS1_SU_ADC_CHAN_CHAN_MASK))
#define XS1_SU_ADC_EN_SHIFT 0x0
#define XS1_SU_ADC_EN_SIZE 0x1
#define XS1_SU_ADC_EN_MASK (((1 << XS1_SU_ADC_EN_SIZE) - 1) << XS1_SU_ADC_EN_SHIFT)
#define XS1_SU_ADC_EN(x) (((x) & XS1_SU_ADC_EN_MASK) >> XS1_SU_ADC_EN_SHIFT)
#define XS1_SU_ADC_EN_SET(x, v) (((x) & ~XS1_SU_ADC_EN_MASK) | (((v) << XS1_SU_ADC_EN_SHIFT) & XS1_SU_ADC_EN_MASK))
#define XS1_SU_ADC_GAIN_CAL_MODE_SHIFT 0x1
#define XS1_SU_ADC_GAIN_CAL_MODE_SIZE 0x1
#define XS1_SU_ADC_GAIN_CAL_MODE_MASK (((1 << XS1_SU_ADC_GAIN_CAL_MODE_SIZE) - 1) << XS1_SU_ADC_GAIN_CAL_MODE_SHIFT)
#define XS1_SU_ADC_GAIN_CAL_MODE(x) (((x) & XS1_SU_ADC_GAIN_CAL_MODE_MASK) >> XS1_SU_ADC_GAIN_CAL_MODE_SHIFT)
#define XS1_SU_ADC_GAIN_CAL_MODE_SET(x, v) (((x) & ~XS1_SU_ADC_GAIN_CAL_MODE_MASK) | (((v) << XS1_SU_ADC_GAIN_CAL_MODE_SHIFT) & XS1_SU_ADC_GAIN_CAL_MODE_MASK))
#define XS1_SU_ADC_SAMP_PER_PKT_SHIFT 0x8
#define XS1_SU_ADC_SAMP_PER_PKT_SIZE 0x8
#define XS1_SU_ADC_SAMP_PER_PKT_MASK (((1 << XS1_SU_ADC_SAMP_PER_PKT_SIZE) - 1) << XS1_SU_ADC_SAMP_PER_PKT_SHIFT)
#define XS1_SU_ADC_SAMP_PER_PKT(x) (((x) & XS1_SU_ADC_SAMP_PER_PKT_MASK) >> XS1_SU_ADC_SAMP_PER_PKT_SHIFT)
#define XS1_SU_ADC_SAMP_PER_PKT_SET(x, v) (((x) & ~XS1_SU_ADC_SAMP_PER_PKT_MASK) | (((v) << XS1_SU_ADC_SAMP_PER_PKT_SHIFT) & XS1_SU_ADC_SAMP_PER_PKT_MASK))
#define XS1_SU_ADC_BITS_PER_SAMP_SHIFT 0x10
#define XS1_SU_ADC_BITS_PER_SAMP_SIZE 0x2
#define XS1_SU_ADC_BITS_PER_SAMP_MASK (((1 << XS1_SU_ADC_BITS_PER_SAMP_SIZE) - 1) << XS1_SU_ADC_BITS_PER_SAMP_SHIFT)
#define XS1_SU_ADC_BITS_PER_SAMP(x) (((x) & XS1_SU_ADC_BITS_PER_SAMP_MASK) >> XS1_SU_ADC_BITS_PER_SAMP_SHIFT)
#define XS1_SU_ADC_BITS_PER_SAMP_SET(x, v) (((x) & ~XS1_SU_ADC_BITS_PER_SAMP_MASK) | (((v) << XS1_SU_ADC_BITS_PER_SAMP_SHIFT) & XS1_SU_ADC_BITS_PER_SAMP_MASK))
#define XS1_SU_ADC_SAMP_DROPPED_SHIFT 0x18
#define XS1_SU_ADC_SAMP_DROPPED_SIZE 0x1
#define XS1_SU_ADC_SAMP_DROPPED_MASK (((1 << XS1_SU_ADC_SAMP_DROPPED_SIZE) - 1) << XS1_SU_ADC_SAMP_DROPPED_SHIFT)
#define XS1_SU_ADC_SAMP_DROPPED(x) (((x) & XS1_SU_ADC_SAMP_DROPPED_MASK) >> XS1_SU_ADC_SAMP_DROPPED_SHIFT)
#define XS1_SU_ADC_SAMP_DROPPED_SET(x, v) (((x) & ~XS1_SU_ADC_SAMP_DROPPED_MASK) | (((v) << XS1_SU_ADC_SAMP_DROPPED_SHIFT) & XS1_SU_ADC_SAMP_DROPPED_MASK))
#define XS1_SU_MEMORY_SHIFT 0x0
#define XS1_SU_MEMORY_SIZE 0x8
#define XS1_SU_MEMORY_MASK (((1 << XS1_SU_MEMORY_SIZE) - 1) << XS1_SU_MEMORY_SHIFT)
#define XS1_SU_MEMORY(x) (((x) & XS1_SU_MEMORY_MASK) >> XS1_SU_MEMORY_SHIFT)
#define XS1_SU_MEMORY_SET(x, v) (((x) & ~XS1_SU_MEMORY_MASK) | (((v) << XS1_SU_MEMORY_SHIFT) & XS1_SU_MEMORY_MASK))
#define XS1_SU_RESET_MEMORY_SHIFT 0x0
#define XS1_SU_RESET_MEMORY_SIZE 0x8
#define XS1_SU_RESET_MEMORY_MASK (((1 << XS1_SU_RESET_MEMORY_SIZE) - 1) << XS1_SU_RESET_MEMORY_SHIFT)
#define XS1_SU_RESET_MEMORY(x) (((x) & XS1_SU_RESET_MEMORY_MASK) >> XS1_SU_RESET_MEMORY_SHIFT)
#define XS1_SU_RESET_MEMORY_SET(x, v) (((x) & ~XS1_SU_RESET_MEMORY_MASK) | (((v) << XS1_SU_RESET_MEMORY_SHIFT) & XS1_SU_RESET_MEMORY_MASK))
#define XS1_SU_MEMORY_SHIFT 0x0
#define XS1_SU_MEMORY_SIZE 0x8
#define XS1_SU_MEMORY_MASK (((1 << XS1_SU_MEMORY_SIZE) - 1) << XS1_SU_MEMORY_SHIFT)
#define XS1_SU_MEMORY(x) (((x) & XS1_SU_MEMORY_MASK) >> XS1_SU_MEMORY_SHIFT)
#define XS1_SU_MEMORY_SET(x, v) (((x) & ~XS1_SU_MEMORY_MASK) | (((v) << XS1_SU_MEMORY_SHIFT) & XS1_SU_MEMORY_MASK))
#define XS1_SU_ON_SI_OSC_EN_SHIFT 0x0
#define XS1_SU_ON_SI_OSC_EN_SIZE 0x1
#define XS1_SU_ON_SI_OSC_EN_MASK (((1 << XS1_SU_ON_SI_OSC_EN_SIZE) - 1) << XS1_SU_ON_SI_OSC_EN_SHIFT)
#define XS1_SU_ON_SI_OSC_EN(x) (((x) & XS1_SU_ON_SI_OSC_EN_MASK) >> XS1_SU_ON_SI_OSC_EN_SHIFT)
#define XS1_SU_ON_SI_OSC_EN_SET(x, v) (((x) & ~XS1_SU_ON_SI_OSC_EN_MASK) | (((v) << XS1_SU_ON_SI_OSC_EN_SHIFT) & XS1_SU_ON_SI_OSC_EN_MASK))
#define XS1_SU_ON_SI_OSC_SLOW_SHIFT 0x1
#define XS1_SU_ON_SI_OSC_SLOW_SIZE 0x1
#define XS1_SU_ON_SI_OSC_SLOW_MASK (((1 << XS1_SU_ON_SI_OSC_SLOW_SIZE) - 1) << XS1_SU_ON_SI_OSC_SLOW_SHIFT)
#define XS1_SU_ON_SI_OSC_SLOW(x) (((x) & XS1_SU_ON_SI_OSC_SLOW_MASK) >> XS1_SU_ON_SI_OSC_SLOW_SHIFT)
#define XS1_SU_ON_SI_OSC_SLOW_SET(x, v) (((x) & ~XS1_SU_ON_SI_OSC_SLOW_MASK) | (((v) << XS1_SU_ON_SI_OSC_SLOW_SHIFT) & XS1_SU_ON_SI_OSC_SLOW_MASK))
#define XS1_SU_XTAL_OSC_EN_SHIFT 0x0
#define XS1_SU_XTAL_OSC_EN_SIZE 0x1
#define XS1_SU_XTAL_OSC_EN_MASK (((1 << XS1_SU_XTAL_OSC_EN_SIZE) - 1) << XS1_SU_XTAL_OSC_EN_SHIFT)
#define XS1_SU_XTAL_OSC_EN(x) (((x) & XS1_SU_XTAL_OSC_EN_MASK) >> XS1_SU_XTAL_OSC_EN_SHIFT)
#define XS1_SU_XTAL_OSC_EN_SET(x, v) (((x) & ~XS1_SU_XTAL_OSC_EN_MASK) | (((v) << XS1_SU_XTAL_OSC_EN_SHIFT) & XS1_SU_XTAL_OSC_EN_MASK))
#define XS1_SU_XTAL_OSC_BIAS_EN_SHIFT 0x1
#define XS1_SU_XTAL_OSC_BIAS_EN_SIZE 0x1
#define XS1_SU_XTAL_OSC_BIAS_EN_MASK (((1 << XS1_SU_XTAL_OSC_BIAS_EN_SIZE) - 1) << XS1_SU_XTAL_OSC_BIAS_EN_SHIFT)
#define XS1_SU_XTAL_OSC_BIAS_EN(x) (((x) & XS1_SU_XTAL_OSC_BIAS_EN_MASK) >> XS1_SU_XTAL_OSC_BIAS_EN_SHIFT)
#define XS1_SU_XTAL_OSC_BIAS_EN_SET(x, v) (((x) & ~XS1_SU_XTAL_OSC_BIAS_EN_MASK) | (((v) << XS1_SU_XTAL_OSC_BIAS_EN_SHIFT) & XS1_SU_XTAL_OSC_BIAS_EN_MASK))
#define XS1_SU_RTC_LWR_32BIT_SHIFT 0x0
#define XS1_SU_RTC_LWR_32BIT_SIZE 0x20
#define XS1_SU_RTC_LWR_32BIT_MASK (((1 << XS1_SU_RTC_LWR_32BIT_SIZE) - 1) << XS1_SU_RTC_LWR_32BIT_SHIFT)
#define XS1_SU_RTC_LWR_32BIT(x) (((x) & XS1_SU_RTC_LWR_32BIT_MASK) >> XS1_SU_RTC_LWR_32BIT_SHIFT)
#define XS1_SU_RTC_LWR_32BIT_SET(x, v) (((x) & ~XS1_SU_RTC_LWR_32BIT_MASK) | (((v) << XS1_SU_RTC_LWR_32BIT_SHIFT) & XS1_SU_RTC_LWR_32BIT_MASK))
#define XS1_SU_RTC_UPR_32BIT_SHIFT 0x0
#define XS1_SU_RTC_UPR_32BIT_SIZE 0x20
#define XS1_SU_RTC_UPR_32BIT_MASK (((1 << XS1_SU_RTC_UPR_32BIT_SIZE) - 1) << XS1_SU_RTC_UPR_32BIT_SHIFT)
#define XS1_SU_RTC_UPR_32BIT(x) (((x) & XS1_SU_RTC_UPR_32BIT_MASK) >> XS1_SU_RTC_UPR_32BIT_SHIFT)
#define XS1_SU_RTC_UPR_32BIT_SET(x, v) (((x) & ~XS1_SU_RTC_UPR_32BIT_MASK) | (((v) << XS1_SU_RTC_UPR_32BIT_SHIFT) & XS1_SU_RTC_UPR_32BIT_MASK))
#define XS1_SU_PWR_SLEEP_CLK_SEL_SHIFT 0x0
#define XS1_SU_PWR_SLEEP_CLK_SEL_SIZE 0x1
#define XS1_SU_PWR_SLEEP_CLK_SEL_MASK (((1 << XS1_SU_PWR_SLEEP_CLK_SEL_SIZE) - 1) << XS1_SU_PWR_SLEEP_CLK_SEL_SHIFT)
#define XS1_SU_PWR_SLEEP_CLK_SEL(x) (((x) & XS1_SU_PWR_SLEEP_CLK_SEL_MASK) >> XS1_SU_PWR_SLEEP_CLK_SEL_SHIFT)
#define XS1_SU_PWR_SLEEP_CLK_SEL_SET(x, v) (((x) & ~XS1_SU_PWR_SLEEP_CLK_SEL_MASK) | (((v) << XS1_SU_PWR_SLEEP_CLK_SEL_SHIFT) & XS1_SU_PWR_SLEEP_CLK_SEL_MASK))
#define XS1_SU_PWR_SLEEP_INIT_SHIFT 0x1
#define XS1_SU_PWR_SLEEP_INIT_SIZE 0x1
#define XS1_SU_PWR_SLEEP_INIT_MASK (((1 << XS1_SU_PWR_SLEEP_INIT_SIZE) - 1) << XS1_SU_PWR_SLEEP_INIT_SHIFT)
#define XS1_SU_PWR_SLEEP_INIT(x) (((x) & XS1_SU_PWR_SLEEP_INIT_MASK) >> XS1_SU_PWR_SLEEP_INIT_SHIFT)
#define XS1_SU_PWR_SLEEP_INIT_SET(x, v) (((x) & ~XS1_SU_PWR_SLEEP_INIT_MASK) | (((v) << XS1_SU_PWR_SLEEP_INIT_SHIFT) & XS1_SU_PWR_SLEEP_INIT_MASK))
#define XS1_SU_PWR_PIN_WAKEUP_EN_SHIFT 0x2
#define XS1_SU_PWR_PIN_WAKEUP_EN_SIZE 0x1
#define XS1_SU_PWR_PIN_WAKEUP_EN_MASK (((1 << XS1_SU_PWR_PIN_WAKEUP_EN_SIZE) - 1) << XS1_SU_PWR_PIN_WAKEUP_EN_SHIFT)
#define XS1_SU_PWR_PIN_WAKEUP_EN(x) (((x) & XS1_SU_PWR_PIN_WAKEUP_EN_MASK) >> XS1_SU_PWR_PIN_WAKEUP_EN_SHIFT)
#define XS1_SU_PWR_PIN_WAKEUP_EN_SET(x, v) (((x) & ~XS1_SU_PWR_PIN_WAKEUP_EN_MASK) | (((v) << XS1_SU_PWR_PIN_WAKEUP_EN_SHIFT) & XS1_SU_PWR_PIN_WAKEUP_EN_MASK))
#define XS1_SU_PWR_PIN_WAKEUP_ON_SHIFT 0x3
#define XS1_SU_PWR_PIN_WAKEUP_ON_SIZE 0x1
#define XS1_SU_PWR_PIN_WAKEUP_ON_MASK (((1 << XS1_SU_PWR_PIN_WAKEUP_ON_SIZE) - 1) << XS1_SU_PWR_PIN_WAKEUP_ON_SHIFT)
#define XS1_SU_PWR_PIN_WAKEUP_ON(x) (((x) & XS1_SU_PWR_PIN_WAKEUP_ON_MASK) >> XS1_SU_PWR_PIN_WAKEUP_ON_SHIFT)
#define XS1_SU_PWR_PIN_WAKEUP_ON_SET(x, v) (((x) & ~XS1_SU_PWR_PIN_WAKEUP_ON_MASK) | (((v) << XS1_SU_PWR_PIN_WAKEUP_ON_SHIFT) & XS1_SU_PWR_PIN_WAKEUP_ON_MASK))
#define XS1_SU_PWR_TMR_WAKEUP_EN_SHIFT 0x4
#define XS1_SU_PWR_TMR_WAKEUP_EN_SIZE 0x1
#define XS1_SU_PWR_TMR_WAKEUP_EN_MASK (((1 << XS1_SU_PWR_TMR_WAKEUP_EN_SIZE) - 1) << XS1_SU_PWR_TMR_WAKEUP_EN_SHIFT)
#define XS1_SU_PWR_TMR_WAKEUP_EN(x) (((x) & XS1_SU_PWR_TMR_WAKEUP_EN_MASK) >> XS1_SU_PWR_TMR_WAKEUP_EN_SHIFT)
#define XS1_SU_PWR_TMR_WAKEUP_EN_SET(x, v) (((x) & ~XS1_SU_PWR_TMR_WAKEUP_EN_MASK) | (((v) << XS1_SU_PWR_TMR_WAKEUP_EN_SHIFT) & XS1_SU_PWR_TMR_WAKEUP_EN_MASK))
#define XS1_SU_PWR_TMR_WAKEUP_64_SHIFT 0x5
#define XS1_SU_PWR_TMR_WAKEUP_64_SIZE 0x1
#define XS1_SU_PWR_TMR_WAKEUP_64_MASK (((1 << XS1_SU_PWR_TMR_WAKEUP_64_SIZE) - 1) << XS1_SU_PWR_TMR_WAKEUP_64_SHIFT)
#define XS1_SU_PWR_TMR_WAKEUP_64(x) (((x) & XS1_SU_PWR_TMR_WAKEUP_64_MASK) >> XS1_SU_PWR_TMR_WAKEUP_64_SHIFT)
#define XS1_SU_PWR_TMR_WAKEUP_64_SET(x, v) (((x) & ~XS1_SU_PWR_TMR_WAKEUP_64_MASK) | (((v) << XS1_SU_PWR_TMR_WAKEUP_64_SHIFT) & XS1_SU_PWR_TMR_WAKEUP_64_MASK))
#define XS1_SU_PWR_LD_AWAKE_SHIFT 0x6
#define XS1_SU_PWR_LD_AWAKE_SIZE 0x1
#define XS1_SU_PWR_LD_AWAKE_MASK (((1 << XS1_SU_PWR_LD_AWAKE_SIZE) - 1) << XS1_SU_PWR_LD_AWAKE_SHIFT)
#define XS1_SU_PWR_LD_AWAKE(x) (((x) & XS1_SU_PWR_LD_AWAKE_MASK) >> XS1_SU_PWR_LD_AWAKE_SHIFT)
#define XS1_SU_PWR_LD_AWAKE_SET(x, v) (((x) & ~XS1_SU_PWR_LD_AWAKE_MASK) | (((v) << XS1_SU_PWR_LD_AWAKE_SHIFT) & XS1_SU_PWR_LD_AWAKE_MASK))
#define XS1_SU_PWR_RST_VOUT_LVL_SHIFT 0x7
#define XS1_SU_PWR_RST_VOUT_LVL_SIZE 0x1
#define XS1_SU_PWR_RST_VOUT_LVL_MASK (((1 << XS1_SU_PWR_RST_VOUT_LVL_SIZE) - 1) << XS1_SU_PWR_RST_VOUT_LVL_SHIFT)
#define XS1_SU_PWR_RST_VOUT_LVL(x) (((x) & XS1_SU_PWR_RST_VOUT_LVL_MASK) >> XS1_SU_PWR_RST_VOUT_LVL_SHIFT)
#define XS1_SU_PWR_RST_VOUT_LVL_SET(x, v) (((x) & ~XS1_SU_PWR_RST_VOUT_LVL_MASK) | (((v) << XS1_SU_PWR_RST_VOUT_LVL_SHIFT) & XS1_SU_PWR_RST_VOUT_LVL_MASK))
#define XS1_SU_PWR_USB_PD_EN_SHIFT 0x8
#define XS1_SU_PWR_USB_PD_EN_SIZE 0x1
#define XS1_SU_PWR_USB_PD_EN_MASK (((1 << XS1_SU_PWR_USB_PD_EN_SIZE) - 1) << XS1_SU_PWR_USB_PD_EN_SHIFT)
#define XS1_SU_PWR_USB_PD_EN(x) (((x) & XS1_SU_PWR_USB_PD_EN_MASK) >> XS1_SU_PWR_USB_PD_EN_SHIFT)
#define XS1_SU_PWR_USB_PD_EN_SET(x, v) (((x) & ~XS1_SU_PWR_USB_PD_EN_MASK) | (((v) << XS1_SU_PWR_USB_PD_EN_SHIFT) & XS1_SU_PWR_USB_PD_EN_MASK))
#define XS1_SU_PWR_USB_PU_EN_SHIFT 0x9
#define XS1_SU_PWR_USB_PU_EN_SIZE 0x1
#define XS1_SU_PWR_USB_PU_EN_MASK (((1 << XS1_SU_PWR_USB_PU_EN_SIZE) - 1) << XS1_SU_PWR_USB_PU_EN_SHIFT)
#define XS1_SU_PWR_USB_PU_EN(x) (((x) & XS1_SU_PWR_USB_PU_EN_MASK) >> XS1_SU_PWR_USB_PU_EN_SHIFT)
#define XS1_SU_PWR_USB_PU_EN_SET(x, v) (((x) & ~XS1_SU_PWR_USB_PU_EN_MASK) | (((v) << XS1_SU_PWR_USB_PU_EN_SHIFT) & XS1_SU_PWR_USB_PU_EN_MASK))
#define XS1_SU_PWR_WAKEUP_TMR_LWR_SHIFT 0x0
#define XS1_SU_PWR_WAKEUP_TMR_LWR_SIZE 0x20
#define XS1_SU_PWR_WAKEUP_TMR_LWR_MASK (((1 << XS1_SU_PWR_WAKEUP_TMR_LWR_SIZE) - 1) << XS1_SU_PWR_WAKEUP_TMR_LWR_SHIFT)
#define XS1_SU_PWR_WAKEUP_TMR_LWR(x) (((x) & XS1_SU_PWR_WAKEUP_TMR_LWR_MASK) >> XS1_SU_PWR_WAKEUP_TMR_LWR_SHIFT)
#define XS1_SU_PWR_WAKEUP_TMR_LWR_SET(x, v) (((x) & ~XS1_SU_PWR_WAKEUP_TMR_LWR_MASK) | (((v) << XS1_SU_PWR_WAKEUP_TMR_LWR_SHIFT) & XS1_SU_PWR_WAKEUP_TMR_LWR_MASK))
#define XS1_SU_PWR_WAKEUP_TMR_UPR_SHIFT 0x0
#define XS1_SU_PWR_WAKEUP_TMR_UPR_SIZE 0x20
#define XS1_SU_PWR_WAKEUP_TMR_UPR_MASK (((1 << XS1_SU_PWR_WAKEUP_TMR_UPR_SIZE) - 1) << XS1_SU_PWR_WAKEUP_TMR_UPR_SHIFT)
#define XS1_SU_PWR_WAKEUP_TMR_UPR(x) (((x) & XS1_SU_PWR_WAKEUP_TMR_UPR_MASK) >> XS1_SU_PWR_WAKEUP_TMR_UPR_SHIFT)
#define XS1_SU_PWR_WAKEUP_TMR_UPR_SET(x, v) (((x) & ~XS1_SU_PWR_WAKEUP_TMR_UPR_MASK) | (((v) << XS1_SU_PWR_WAKEUP_TMR_UPR_SHIFT) & XS1_SU_PWR_WAKEUP_TMR_UPR_MASK))
#define XS1_SU_PWR_VOUT1_EN_SHIFT 0x0
#define XS1_SU_PWR_VOUT1_EN_SIZE 0x1
#define XS1_SU_PWR_VOUT1_EN_MASK (((1 << XS1_SU_PWR_VOUT1_EN_SIZE) - 1) << XS1_SU_PWR_VOUT1_EN_SHIFT)
#define XS1_SU_PWR_VOUT1_EN(x) (((x) & XS1_SU_PWR_VOUT1_EN_MASK) >> XS1_SU_PWR_VOUT1_EN_SHIFT)
#define XS1_SU_PWR_VOUT1_EN_SET(x, v) (((x) & ~XS1_SU_PWR_VOUT1_EN_MASK) | (((v) << XS1_SU_PWR_VOUT1_EN_SHIFT) & XS1_SU_PWR_VOUT1_EN_MASK))
#define XS1_SU_PWR_VOUT2_EN_SHIFT 0x1
#define XS1_SU_PWR_VOUT2_EN_SIZE 0x1
#define XS1_SU_PWR_VOUT2_EN_MASK (((1 << XS1_SU_PWR_VOUT2_EN_SIZE) - 1) << XS1_SU_PWR_VOUT2_EN_SHIFT)
#define XS1_SU_PWR_VOUT2_EN(x) (((x) & XS1_SU_PWR_VOUT2_EN_MASK) >> XS1_SU_PWR_VOUT2_EN_SHIFT)
#define XS1_SU_PWR_VOUT2_EN_SET(x, v) (((x) & ~XS1_SU_PWR_VOUT2_EN_MASK) | (((v) << XS1_SU_PWR_VOUT2_EN_SHIFT) & XS1_SU_PWR_VOUT2_EN_MASK))
#define XS1_SU_PWR_VOUT5_EN_SHIFT 0x4
#define XS1_SU_PWR_VOUT5_EN_SIZE 0x1
#define XS1_SU_PWR_VOUT5_EN_MASK (((1 << XS1_SU_PWR_VOUT5_EN_SIZE) - 1) << XS1_SU_PWR_VOUT5_EN_SHIFT)
#define XS1_SU_PWR_VOUT5_EN(x) (((x) & XS1_SU_PWR_VOUT5_EN_MASK) >> XS1_SU_PWR_VOUT5_EN_SHIFT)
#define XS1_SU_PWR_VOUT5_EN_SET(x, v) (((x) & ~XS1_SU_PWR_VOUT5_EN_MASK) | (((v) << XS1_SU_PWR_VOUT5_EN_SHIFT) & XS1_SU_PWR_VOUT5_EN_MASK))
#define XS1_SU_PWR_VOUT6_EN_SHIFT 0x5
#define XS1_SU_PWR_VOUT6_EN_SIZE 0x1
#define XS1_SU_PWR_VOUT6_EN_MASK (((1 << XS1_SU_PWR_VOUT6_EN_SIZE) - 1) << XS1_SU_PWR_VOUT6_EN_SHIFT)
#define XS1_SU_PWR_VOUT6_EN(x) (((x) & XS1_SU_PWR_VOUT6_EN_MASK) >> XS1_SU_PWR_VOUT6_EN_SHIFT)
#define XS1_SU_PWR_VOUT6_EN_SET(x, v) (((x) & ~XS1_SU_PWR_VOUT6_EN_MASK) | (((v) << XS1_SU_PWR_VOUT6_EN_SHIFT) & XS1_SU_PWR_VOUT6_EN_MASK))
#define XS1_SU_PWR_VOUT1_MOD_SHIFT 0x8
#define XS1_SU_PWR_VOUT1_MOD_SIZE 0x1
#define XS1_SU_PWR_VOUT1_MOD_MASK (((1 << XS1_SU_PWR_VOUT1_MOD_SIZE) - 1) << XS1_SU_PWR_VOUT1_MOD_SHIFT)
#define XS1_SU_PWR_VOUT1_MOD(x) (((x) & XS1_SU_PWR_VOUT1_MOD_MASK) >> XS1_SU_PWR_VOUT1_MOD_SHIFT)
#define XS1_SU_PWR_VOUT1_MOD_SET(x, v) (((x) & ~XS1_SU_PWR_VOUT1_MOD_MASK) | (((v) << XS1_SU_PWR_VOUT1_MOD_SHIFT) & XS1_SU_PWR_VOUT1_MOD_MASK))
#define XS1_SU_PWR_VOUT2_MOD_SHIFT 0x9
#define XS1_SU_PWR_VOUT2_MOD_SIZE 0x1
#define XS1_SU_PWR_VOUT2_MOD_MASK (((1 << XS1_SU_PWR_VOUT2_MOD_SIZE) - 1) << XS1_SU_PWR_VOUT2_MOD_SHIFT)
#define XS1_SU_PWR_VOUT2_MOD(x) (((x) & XS1_SU_PWR_VOUT2_MOD_MASK) >> XS1_SU_PWR_VOUT2_MOD_SHIFT)
#define XS1_SU_PWR_VOUT2_MOD_SET(x, v) (((x) & ~XS1_SU_PWR_VOUT2_MOD_MASK) | (((v) << XS1_SU_PWR_VOUT2_MOD_SHIFT) & XS1_SU_PWR_VOUT2_MOD_MASK))
#define XS1_SU_PWR_EXT_CLK_MASK_SHIFT 0xe
#define XS1_SU_PWR_EXT_CLK_MASK_SIZE 0x1
#define XS1_SU_PWR_EXT_CLK_MASK_MASK (((1 << XS1_SU_PWR_EXT_CLK_MASK_SIZE) - 1) << XS1_SU_PWR_EXT_CLK_MASK_SHIFT)
#define XS1_SU_PWR_EXT_CLK_MASK(x) (((x) & XS1_SU_PWR_EXT_CLK_MASK_MASK) >> XS1_SU_PWR_EXT_CLK_MASK_SHIFT)
#define XS1_SU_PWR_EXT_CLK_MASK_SET(x, v) (((x) & ~XS1_SU_PWR_EXT_CLK_MASK_MASK) | (((v) << XS1_SU_PWR_EXT_CLK_MASK_SHIFT) & XS1_SU_PWR_EXT_CLK_MASK_MASK))
#define XS1_SU_PWR_INT_EXP_SHIFT 0x10
#define XS1_SU_PWR_INT_EXP_SIZE 0x5
#define XS1_SU_PWR_INT_EXP_MASK (((1 << XS1_SU_PWR_INT_EXP_SIZE) - 1) << XS1_SU_PWR_INT_EXP_SHIFT)
#define XS1_SU_PWR_INT_EXP(x) (((x) & XS1_SU_PWR_INT_EXP_MASK) >> XS1_SU_PWR_INT_EXP_SHIFT)
#define XS1_SU_PWR_INT_EXP_SET(x, v) (((x) & ~XS1_SU_PWR_INT_EXP_MASK) | (((v) << XS1_SU_PWR_INT_EXP_SHIFT) & XS1_SU_PWR_INT_EXP_MASK))
#define XS1_SU_PWR_SM_PTR_SHIFT 0x10
#define XS1_SU_PWR_SM_PTR_SIZE 0x3
#define XS1_SU_PWR_SM_PTR_MASK (((1 << XS1_SU_PWR_SM_PTR_SIZE) - 1) << XS1_SU_PWR_SM_PTR_SHIFT)
#define XS1_SU_PWR_SM_PTR(x) (((x) & XS1_SU_PWR_SM_PTR_MASK) >> XS1_SU_PWR_SM_PTR_SHIFT)
#define XS1_SU_PWR_SM_PTR_SET(x, v) (((x) & ~XS1_SU_PWR_SM_PTR_MASK) | (((v) << XS1_SU_PWR_SM_PTR_SHIFT) & XS1_SU_PWR_SM_PTR_MASK))
#define XS1_SU_PWR_VOUT1_EN_PREV_SHIFT 0x18
#define XS1_SU_PWR_VOUT1_EN_PREV_SIZE 0x1
#define XS1_SU_PWR_VOUT1_EN_PREV_MASK (((1 << XS1_SU_PWR_VOUT1_EN_PREV_SIZE) - 1) << XS1_SU_PWR_VOUT1_EN_PREV_SHIFT)
#define XS1_SU_PWR_VOUT1_EN_PREV(x) (((x) & XS1_SU_PWR_VOUT1_EN_PREV_MASK) >> XS1_SU_PWR_VOUT1_EN_PREV_SHIFT)
#define XS1_SU_PWR_VOUT1_EN_PREV_SET(x, v) (((x) & ~XS1_SU_PWR_VOUT1_EN_PREV_MASK) | (((v) << XS1_SU_PWR_VOUT1_EN_PREV_SHIFT) & XS1_SU_PWR_VOUT1_EN_PREV_MASK))
#define XS1_SU_PWR_VOUT2_EN_PREV_SHIFT 0x19
#define XS1_SU_PWR_VOUT2_EN_PREV_SIZE 0x1
#define XS1_SU_PWR_VOUT2_EN_PREV_MASK (((1 << XS1_SU_PWR_VOUT2_EN_PREV_SIZE) - 1) << XS1_SU_PWR_VOUT2_EN_PREV_SHIFT)
#define XS1_SU_PWR_VOUT2_EN_PREV(x) (((x) & XS1_SU_PWR_VOUT2_EN_PREV_MASK) >> XS1_SU_PWR_VOUT2_EN_PREV_SHIFT)
#define XS1_SU_PWR_VOUT2_EN_PREV_SET(x, v) (((x) & ~XS1_SU_PWR_VOUT2_EN_PREV_MASK) | (((v) << XS1_SU_PWR_VOUT2_EN_PREV_SHIFT) & XS1_SU_PWR_VOUT2_EN_PREV_MASK))
#define XS1_SU_PWR_VOUT5_EN_PREV_SHIFT 0x1c
#define XS1_SU_PWR_VOUT5_EN_PREV_SIZE 0x1
#define XS1_SU_PWR_VOUT5_EN_PREV_MASK (((1 << XS1_SU_PWR_VOUT5_EN_PREV_SIZE) - 1) << XS1_SU_PWR_VOUT5_EN_PREV_SHIFT)
#define XS1_SU_PWR_VOUT5_EN_PREV(x) (((x) & XS1_SU_PWR_VOUT5_EN_PREV_MASK) >> XS1_SU_PWR_VOUT5_EN_PREV_SHIFT)
#define XS1_SU_PWR_VOUT5_EN_PREV_SET(x, v) (((x) & ~XS1_SU_PWR_VOUT5_EN_PREV_MASK) | (((v) << XS1_SU_PWR_VOUT5_EN_PREV_SHIFT) & XS1_SU_PWR_VOUT5_EN_PREV_MASK))
#define XS1_SU_PWR_VOUT6_EN_PREV_SHIFT 0x1d
#define XS1_SU_PWR_VOUT6_EN_PREV_SIZE 0x1
#define XS1_SU_PWR_VOUT6_EN_PREV_MASK (((1 << XS1_SU_PWR_VOUT6_EN_PREV_SIZE) - 1) << XS1_SU_PWR_VOUT6_EN_PREV_SHIFT)
#define XS1_SU_PWR_VOUT6_EN_PREV(x) (((x) & XS1_SU_PWR_VOUT6_EN_PREV_MASK) >> XS1_SU_PWR_VOUT6_EN_PREV_SHIFT)
#define XS1_SU_PWR_VOUT6_EN_PREV_SET(x, v) (((x) & ~XS1_SU_PWR_VOUT6_EN_PREV_MASK) | (((v) << XS1_SU_PWR_VOUT6_EN_PREV_SHIFT) & XS1_SU_PWR_VOUT6_EN_PREV_MASK))
#define XS1_SU_PWR_INT_TMR_SHIFT 0x0
#define XS1_SU_PWR_INT_TMR_SIZE 0x20
#define XS1_SU_PWR_INT_TMR_MASK (((1 << XS1_SU_PWR_INT_TMR_SIZE) - 1) << XS1_SU_PWR_INT_TMR_SHIFT)
#define XS1_SU_PWR_INT_TMR(x) (((x) & XS1_SU_PWR_INT_TMR_MASK) >> XS1_SU_PWR_INT_TMR_SHIFT)
#define XS1_SU_PWR_INT_TMR_SET(x, v) (((x) & ~XS1_SU_PWR_INT_TMR_MASK) | (((v) << XS1_SU_PWR_INT_TMR_SHIFT) & XS1_SU_PWR_INT_TMR_MASK))
#define XS1_SU_PWR_VOUT1_CLK_DIV_SHIFT 0x0
#define XS1_SU_PWR_VOUT1_CLK_DIV_SIZE 0x2
#define XS1_SU_PWR_VOUT1_CLK_DIV_MASK (((1 << XS1_SU_PWR_VOUT1_CLK_DIV_SIZE) - 1) << XS1_SU_PWR_VOUT1_CLK_DIV_SHIFT)
#define XS1_SU_PWR_VOUT1_CLK_DIV(x) (((x) & XS1_SU_PWR_VOUT1_CLK_DIV_MASK) >> XS1_SU_PWR_VOUT1_CLK_DIV_SHIFT)
#define XS1_SU_PWR_VOUT1_CLK_DIV_SET(x, v) (((x) & ~XS1_SU_PWR_VOUT1_CLK_DIV_MASK) | (((v) << XS1_SU_PWR_VOUT1_CLK_DIV_SHIFT) & XS1_SU_PWR_VOUT1_CLK_DIV_MASK))
#define XS1_SU_PWR_VOUT1_CLIMIT_SHIFT 0x5
#define XS1_SU_PWR_VOUT1_CLIMIT_SIZE 0x2
#define XS1_SU_PWR_VOUT1_CLIMIT_MASK (((1 << XS1_SU_PWR_VOUT1_CLIMIT_SIZE) - 1) << XS1_SU_PWR_VOUT1_CLIMIT_SHIFT)
#define XS1_SU_PWR_VOUT1_CLIMIT(x) (((x) & XS1_SU_PWR_VOUT1_CLIMIT_MASK) >> XS1_SU_PWR_VOUT1_CLIMIT_SHIFT)
#define XS1_SU_PWR_VOUT1_CLIMIT_SET(x, v) (((x) & ~XS1_SU_PWR_VOUT1_CLIMIT_MASK) | (((v) << XS1_SU_PWR_VOUT1_CLIMIT_SHIFT) & XS1_SU_PWR_VOUT1_CLIMIT_MASK))
#define XS1_SU_PWR_VOUT2_CLK_DIV_SHIFT 0x8
#define XS1_SU_PWR_VOUT2_CLK_DIV_SIZE 0x2
#define XS1_SU_PWR_VOUT2_CLK_DIV_MASK (((1 << XS1_SU_PWR_VOUT2_CLK_DIV_SIZE) - 1) << XS1_SU_PWR_VOUT2_CLK_DIV_SHIFT)
#define XS1_SU_PWR_VOUT2_CLK_DIV(x) (((x) & XS1_SU_PWR_VOUT2_CLK_DIV_MASK) >> XS1_SU_PWR_VOUT2_CLK_DIV_SHIFT)
#define XS1_SU_PWR_VOUT2_CLK_DIV_SET(x, v) (((x) & ~XS1_SU_PWR_VOUT2_CLK_DIV_MASK) | (((v) << XS1_SU_PWR_VOUT2_CLK_DIV_SHIFT) & XS1_SU_PWR_VOUT2_CLK_DIV_MASK))
#define XS1_SU_PWR_VOUT2_CLIMIT_SHIFT 0xd
#define XS1_SU_PWR_VOUT2_CLIMIT_SIZE 0x2
#define XS1_SU_PWR_VOUT2_CLIMIT_MASK (((1 << XS1_SU_PWR_VOUT2_CLIMIT_SIZE) - 1) << XS1_SU_PWR_VOUT2_CLIMIT_SHIFT)
#define XS1_SU_PWR_VOUT2_CLIMIT(x) (((x) & XS1_SU_PWR_VOUT2_CLIMIT_MASK) >> XS1_SU_PWR_VOUT2_CLIMIT_SHIFT)
#define XS1_SU_PWR_VOUT2_CLIMIT_SET(x, v) (((x) & ~XS1_SU_PWR_VOUT2_CLIMIT_MASK) | (((v) << XS1_SU_PWR_VOUT2_CLIMIT_SHIFT) & XS1_SU_PWR_VOUT2_CLIMIT_MASK))
#define XS1_SU_PWR_CLR_ERR_FLAG_SHIFT 0x10
#define XS1_SU_PWR_CLR_ERR_FLAG_SIZE 0x1
#define XS1_SU_PWR_CLR_ERR_FLAG_MASK (((1 << XS1_SU_PWR_CLR_ERR_FLAG_SIZE) - 1) << XS1_SU_PWR_CLR_ERR_FLAG_SHIFT)
#define XS1_SU_PWR_CLR_ERR_FLAG(x) (((x) & XS1_SU_PWR_CLR_ERR_FLAG_MASK) >> XS1_SU_PWR_CLR_ERR_FLAG_SHIFT)
#define XS1_SU_PWR_CLR_ERR_FLAG_SET(x, v) (((x) & ~XS1_SU_PWR_CLR_ERR_FLAG_MASK) | (((v) << XS1_SU_PWR_CLR_ERR_FLAG_SHIFT) & XS1_SU_PWR_CLR_ERR_FLAG_MASK))
#define XS1_SU_PWR_1V0_PG_DEASSERT_SHIFT 0x18
#define XS1_SU_PWR_1V0_PG_DEASSERT_SIZE 0x2
#define XS1_SU_PWR_1V0_PG_DEASSERT_MASK (((1 << XS1_SU_PWR_1V0_PG_DEASSERT_SIZE) - 1) << XS1_SU_PWR_1V0_PG_DEASSERT_SHIFT)
#define XS1_SU_PWR_1V0_PG_DEASSERT(x) (((x) & XS1_SU_PWR_1V0_PG_DEASSERT_MASK) >> XS1_SU_PWR_1V0_PG_DEASSERT_SHIFT)
#define XS1_SU_PWR_1V0_PG_DEASSERT_SET(x, v) (((x) & ~XS1_SU_PWR_1V0_PG_DEASSERT_MASK) | (((v) << XS1_SU_PWR_1V0_PG_DEASSERT_SHIFT) & XS1_SU_PWR_1V0_PG_DEASSERT_MASK))
#define XS1_SU_PWR_VOUT1_SFT_ST_FLAG_SHIFT 0x0
#define XS1_SU_PWR_VOUT1_SFT_ST_FLAG_SIZE 0x1
#define XS1_SU_PWR_VOUT1_SFT_ST_FLAG_MASK (((1 << XS1_SU_PWR_VOUT1_SFT_ST_FLAG_SIZE) - 1) << XS1_SU_PWR_VOUT1_SFT_ST_FLAG_SHIFT)
#define XS1_SU_PWR_VOUT1_SFT_ST_FLAG(x) (((x) & XS1_SU_PWR_VOUT1_SFT_ST_FLAG_MASK) >> XS1_SU_PWR_VOUT1_SFT_ST_FLAG_SHIFT)
#define XS1_SU_PWR_VOUT1_SFT_ST_FLAG_SET(x, v) (((x) & ~XS1_SU_PWR_VOUT1_SFT_ST_FLAG_MASK) | (((v) << XS1_SU_PWR_VOUT1_SFT_ST_FLAG_SHIFT) & XS1_SU_PWR_VOUT1_SFT_ST_FLAG_MASK))
#define XS1_SU_PWR_VOUT2_SFT_ST_FLAG_SHIFT 0x1
#define XS1_SU_PWR_VOUT2_SFT_ST_FLAG_SIZE 0x1
#define XS1_SU_PWR_VOUT2_SFT_ST_FLAG_MASK (((1 << XS1_SU_PWR_VOUT2_SFT_ST_FLAG_SIZE) - 1) << XS1_SU_PWR_VOUT2_SFT_ST_FLAG_SHIFT)
#define XS1_SU_PWR_VOUT2_SFT_ST_FLAG(x) (((x) & XS1_SU_PWR_VOUT2_SFT_ST_FLAG_MASK) >> XS1_SU_PWR_VOUT2_SFT_ST_FLAG_SHIFT)
#define XS1_SU_PWR_VOUT2_SFT_ST_FLAG_SET(x, v) (((x) & ~XS1_SU_PWR_VOUT2_SFT_ST_FLAG_MASK) | (((v) << XS1_SU_PWR_VOUT2_SFT_ST_FLAG_SHIFT) & XS1_SU_PWR_VOUT2_SFT_ST_FLAG_MASK))
#define XS1_SU_PWR_VOUT1_CL_FLAG_SHIFT 0x8
#define XS1_SU_PWR_VOUT1_CL_FLAG_SIZE 0x1
#define XS1_SU_PWR_VOUT1_CL_FLAG_MASK (((1 << XS1_SU_PWR_VOUT1_CL_FLAG_SIZE) - 1) << XS1_SU_PWR_VOUT1_CL_FLAG_SHIFT)
#define XS1_SU_PWR_VOUT1_CL_FLAG(x) (((x) & XS1_SU_PWR_VOUT1_CL_FLAG_MASK) >> XS1_SU_PWR_VOUT1_CL_FLAG_SHIFT)
#define XS1_SU_PWR_VOUT1_CL_FLAG_SET(x, v) (((x) & ~XS1_SU_PWR_VOUT1_CL_FLAG_MASK) | (((v) << XS1_SU_PWR_VOUT1_CL_FLAG_SHIFT) & XS1_SU_PWR_VOUT1_CL_FLAG_MASK))
#define XS1_SU_PWR_VOUT2_CL_FLAG_SHIFT 0x9
#define XS1_SU_PWR_VOUT2_CL_FLAG_SIZE 0x1
#define XS1_SU_PWR_VOUT2_CL_FLAG_MASK (((1 << XS1_SU_PWR_VOUT2_CL_FLAG_SIZE) - 1) << XS1_SU_PWR_VOUT2_CL_FLAG_SHIFT)
#define XS1_SU_PWR_VOUT2_CL_FLAG(x) (((x) & XS1_SU_PWR_VOUT2_CL_FLAG_MASK) >> XS1_SU_PWR_VOUT2_CL_FLAG_SHIFT)
#define XS1_SU_PWR_VOUT2_CL_FLAG_SET(x, v) (((x) & ~XS1_SU_PWR_VOUT2_CL_FLAG_MASK) | (((v) << XS1_SU_PWR_VOUT2_CL_FLAG_SHIFT) & XS1_SU_PWR_VOUT2_CL_FLAG_MASK))
#define XS1_SU_PWR_VOUT1_PG_SHIFT 0x10
#define XS1_SU_PWR_VOUT1_PG_SIZE 0x1
#define XS1_SU_PWR_VOUT1_PG_MASK (((1 << XS1_SU_PWR_VOUT1_PG_SIZE) - 1) << XS1_SU_PWR_VOUT1_PG_SHIFT)
#define XS1_SU_PWR_VOUT1_PG(x) (((x) & XS1_SU_PWR_VOUT1_PG_MASK) >> XS1_SU_PWR_VOUT1_PG_SHIFT)
#define XS1_SU_PWR_VOUT1_PG_SET(x, v) (((x) & ~XS1_SU_PWR_VOUT1_PG_MASK) | (((v) << XS1_SU_PWR_VOUT1_PG_SHIFT) & XS1_SU_PWR_VOUT1_PG_MASK))
#define XS1_SU_PWR_VOUT5_PG_SHIFT 0x13
#define XS1_SU_PWR_VOUT5_PG_SIZE 0x1
#define XS1_SU_PWR_VOUT5_PG_MASK (((1 << XS1_SU_PWR_VOUT5_PG_SIZE) - 1) << XS1_SU_PWR_VOUT5_PG_SHIFT)
#define XS1_SU_PWR_VOUT5_PG(x) (((x) & XS1_SU_PWR_VOUT5_PG_MASK) >> XS1_SU_PWR_VOUT5_PG_SHIFT)
#define XS1_SU_PWR_VOUT5_PG_SET(x, v) (((x) & ~XS1_SU_PWR_VOUT5_PG_MASK) | (((v) << XS1_SU_PWR_VOUT5_PG_SHIFT) & XS1_SU_PWR_VOUT5_PG_MASK))
#define XS1_SU_PWR_ON_SI_STBL_SHIFT 0x18
#define XS1_SU_PWR_ON_SI_STBL_SIZE 0x1
#define XS1_SU_PWR_ON_SI_STBL_MASK (((1 << XS1_SU_PWR_ON_SI_STBL_SIZE) - 1) << XS1_SU_PWR_ON_SI_STBL_SHIFT)
#define XS1_SU_PWR_ON_SI_STBL(x) (((x) & XS1_SU_PWR_ON_SI_STBL_MASK) >> XS1_SU_PWR_ON_SI_STBL_SHIFT)
#define XS1_SU_PWR_ON_SI_STBL_SET(x, v) (((x) & ~XS1_SU_PWR_ON_SI_STBL_MASK) | (((v) << XS1_SU_PWR_ON_SI_STBL_SHIFT) & XS1_SU_PWR_ON_SI_STBL_MASK))
#define XS1_SU_PWR_VOUT_LVL_10MV_SHIFT 0x0
#define XS1_SU_PWR_VOUT_LVL_10MV_SIZE 0x7
#define XS1_SU_PWR_VOUT_LVL_10MV_MASK (((1 << XS1_SU_PWR_VOUT_LVL_10MV_SIZE) - 1) << XS1_SU_PWR_VOUT_LVL_10MV_SHIFT)
#define XS1_SU_PWR_VOUT_LVL_10MV(x) (((x) & XS1_SU_PWR_VOUT_LVL_10MV_MASK) >> XS1_SU_PWR_VOUT_LVL_10MV_SHIFT)
#define XS1_SU_PWR_VOUT_LVL_10MV_SET(x, v) (((x) & ~XS1_SU_PWR_VOUT_LVL_10MV_MASK) | (((v) << XS1_SU_PWR_VOUT_LVL_10MV_SHIFT) & XS1_SU_PWR_VOUT_LVL_10MV_MASK))
#define XS1_SU_PWR_VOUT_LVL_100MV_SHIFT 0x0
#define XS1_SU_PWR_VOUT_LVL_100MV_SIZE 0x3
#define XS1_SU_PWR_VOUT_LVL_100MV_MASK (((1 << XS1_SU_PWR_VOUT_LVL_100MV_SIZE) - 1) << XS1_SU_PWR_VOUT_LVL_100MV_SHIFT)
#define XS1_SU_PWR_VOUT_LVL_100MV(x) (((x) & XS1_SU_PWR_VOUT_LVL_100MV_MASK) >> XS1_SU_PWR_VOUT_LVL_100MV_SHIFT)
#define XS1_SU_PWR_VOUT_LVL_100MV_SET(x, v) (((x) & ~XS1_SU_PWR_VOUT_LVL_100MV_MASK) | (((v) << XS1_SU_PWR_VOUT_LVL_100MV_SHIFT) & XS1_SU_PWR_VOUT_LVL_100MV_MASK))
#define XS1_SU_XLINK_INTER_TOKEN_DELAY_SHIFT 0x0
#define XS1_SU_XLINK_INTER_TOKEN_DELAY_SIZE 0xb
#define XS1_SU_XLINK_INTER_TOKEN_DELAY_MASK (((1 << XS1_SU_XLINK_INTER_TOKEN_DELAY_SIZE) - 1) << XS1_SU_XLINK_INTER_TOKEN_DELAY_SHIFT)
#define XS1_SU_XLINK_INTER_TOKEN_DELAY(x) (((x) & XS1_SU_XLINK_INTER_TOKEN_DELAY_MASK) >> XS1_SU_XLINK_INTER_TOKEN_DELAY_SHIFT)
#define XS1_SU_XLINK_INTER_TOKEN_DELAY_SET(x, v) (((x) & ~XS1_SU_XLINK_INTER_TOKEN_DELAY_MASK) | (((v) << XS1_SU_XLINK_INTER_TOKEN_DELAY_SHIFT) & XS1_SU_XLINK_INTER_TOKEN_DELAY_MASK))
#define XS1_SU_XLINK_INTRA_TOKEN_DELAY_SHIFT 0xb
#define XS1_SU_XLINK_INTRA_TOKEN_DELAY_SIZE 0xb
#define XS1_SU_XLINK_INTRA_TOKEN_DELAY_MASK (((1 << XS1_SU_XLINK_INTRA_TOKEN_DELAY_SIZE) - 1) << XS1_SU_XLINK_INTRA_TOKEN_DELAY_SHIFT)
#define XS1_SU_XLINK_INTRA_TOKEN_DELAY(x) (((x) & XS1_SU_XLINK_INTRA_TOKEN_DELAY_MASK) >> XS1_SU_XLINK_INTRA_TOKEN_DELAY_SHIFT)
#define XS1_SU_XLINK_INTRA_TOKEN_DELAY_SET(x, v) (((x) & ~XS1_SU_XLINK_INTRA_TOKEN_DELAY_MASK) | (((v) << XS1_SU_XLINK_INTRA_TOKEN_DELAY_SHIFT) & XS1_SU_XLINK_INTRA_TOKEN_DELAY_MASK))
#define XS1_SU_XLINK_RX_RESET_SHIFT 0x17
#define XS1_SU_XLINK_RX_RESET_SIZE 0x1
#define XS1_SU_XLINK_RX_RESET_MASK (((1 << XS1_SU_XLINK_RX_RESET_SIZE) - 1) << XS1_SU_XLINK_RX_RESET_SHIFT)
#define XS1_SU_XLINK_RX_RESET(x) (((x) & XS1_SU_XLINK_RX_RESET_MASK) >> XS1_SU_XLINK_RX_RESET_SHIFT)
#define XS1_SU_XLINK_RX_RESET_SET(x, v) (((x) & ~XS1_SU_XLINK_RX_RESET_MASK) | (((v) << XS1_SU_XLINK_RX_RESET_SHIFT) & XS1_SU_XLINK_RX_RESET_MASK))
#define XS1_SU_XLINK_HELLO_SHIFT 0x18
#define XS1_SU_XLINK_HELLO_SIZE 0x1
#define XS1_SU_XLINK_HELLO_MASK (((1 << XS1_SU_XLINK_HELLO_SIZE) - 1) << XS1_SU_XLINK_HELLO_SHIFT)
#define XS1_SU_XLINK_HELLO(x) (((x) & XS1_SU_XLINK_HELLO_MASK) >> XS1_SU_XLINK_HELLO_SHIFT)
#define XS1_SU_XLINK_HELLO_SET(x, v) (((x) & ~XS1_SU_XLINK_HELLO_MASK) | (((v) << XS1_SU_XLINK_HELLO_SHIFT) & XS1_SU_XLINK_HELLO_MASK))
#define XS1_SU_TX_CREDIT_SHIFT 0x19
#define XS1_SU_TX_CREDIT_SIZE 0x1
#define XS1_SU_TX_CREDIT_MASK (((1 << XS1_SU_TX_CREDIT_SIZE) - 1) << XS1_SU_TX_CREDIT_SHIFT)
#define XS1_SU_TX_CREDIT(x) (((x) & XS1_SU_TX_CREDIT_MASK) >> XS1_SU_TX_CREDIT_SHIFT)
#define XS1_SU_TX_CREDIT_SET(x, v) (((x) & ~XS1_SU_TX_CREDIT_MASK) | (((v) << XS1_SU_TX_CREDIT_SHIFT) & XS1_SU_TX_CREDIT_MASK))
#define XS1_SU_RX_CREDIT_SHIFT 0x1a
#define XS1_SU_RX_CREDIT_SIZE 0x1
#define XS1_SU_RX_CREDIT_MASK (((1 << XS1_SU_RX_CREDIT_SIZE) - 1) << XS1_SU_RX_CREDIT_SHIFT)
#define XS1_SU_RX_CREDIT(x) (((x) & XS1_SU_RX_CREDIT_MASK) >> XS1_SU_RX_CREDIT_SHIFT)
#define XS1_SU_RX_CREDIT_SET(x, v) (((x) & ~XS1_SU_RX_CREDIT_MASK) | (((v) << XS1_SU_RX_CREDIT_SHIFT) & XS1_SU_RX_CREDIT_MASK))
#define XS1_SU_XLINK_RX_ERROR_SHIFT 0x1b
#define XS1_SU_XLINK_RX_ERROR_SIZE 0x1
#define XS1_SU_XLINK_RX_ERROR_MASK (((1 << XS1_SU_XLINK_RX_ERROR_SIZE) - 1) << XS1_SU_XLINK_RX_ERROR_SHIFT)
#define XS1_SU_XLINK_RX_ERROR(x) (((x) & XS1_SU_XLINK_RX_ERROR_MASK) >> XS1_SU_XLINK_RX_ERROR_SHIFT)
#define XS1_SU_XLINK_RX_ERROR_SET(x, v) (((x) & ~XS1_SU_XLINK_RX_ERROR_MASK) | (((v) << XS1_SU_XLINK_RX_ERROR_SHIFT) & XS1_SU_XLINK_RX_ERROR_MASK))
#define XS1_SU_XLINK_WIDE_SHIFT 0x1e
#define XS1_SU_XLINK_WIDE_SIZE 0x1
#define XS1_SU_XLINK_WIDE_MASK (((1 << XS1_SU_XLINK_WIDE_SIZE) - 1) << XS1_SU_XLINK_WIDE_SHIFT)
#define XS1_SU_XLINK_WIDE(x) (((x) & XS1_SU_XLINK_WIDE_MASK) >> XS1_SU_XLINK_WIDE_SHIFT)
#define XS1_SU_XLINK_WIDE_SET(x, v) (((x) & ~XS1_SU_XLINK_WIDE_MASK) | (((v) << XS1_SU_XLINK_WIDE_SHIFT) & XS1_SU_XLINK_WIDE_MASK))
#define XS1_SU_XLINK_ENABLE_SHIFT 0x1f
#define XS1_SU_XLINK_ENABLE_SIZE 0x1
#define XS1_SU_XLINK_ENABLE_MASK (((1 << XS1_SU_XLINK_ENABLE_SIZE) - 1) << XS1_SU_XLINK_ENABLE_SHIFT)
#define XS1_SU_XLINK_ENABLE(x) (((x) & XS1_SU_XLINK_ENABLE_MASK) >> XS1_SU_XLINK_ENABLE_SHIFT)
#define XS1_SU_XLINK_ENABLE_SET(x, v) (((x) & ~XS1_SU_XLINK_ENABLE_MASK) | (((v) << XS1_SU_XLINK_ENABLE_SHIFT) & XS1_SU_XLINK_ENABLE_MASK))
#endif /* _xs1_su_registers_h_ */
