/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [16:0] celloutsig_0_2z;
  wire [16:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [13:0] celloutsig_1_13z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_13z[7] ? celloutsig_1_12z : celloutsig_1_5z;
  assign celloutsig_1_12z = ~celloutsig_1_11z[2];
  assign celloutsig_1_5z = ~((celloutsig_1_4z[3] | in_data[120]) & (celloutsig_1_4z[0] | celloutsig_1_4z[0]));
  assign celloutsig_0_0z = in_data[40] ^ in_data[8];
  assign celloutsig_1_1z = celloutsig_1_0z[0] ^ in_data[190];
  reg [3:0] _05_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 4'h0;
    else _05_ <= celloutsig_0_2z[11:8];
  assign out_data[3:0] = _05_;
  reg [19:0] _06_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _06_ <= 20'h00000;
    else _06_ <= { celloutsig_1_13z[8:4], celloutsig_1_13z[7:4], celloutsig_1_5z, celloutsig_1_2z };
  assign out_data[147:128] = _06_;
  assign celloutsig_0_4z = { in_data[18:3], celloutsig_0_0z } / { 1'h1, in_data[68:54], in_data[0] };
  assign celloutsig_0_5z = celloutsig_0_4z[9:0] || celloutsig_0_2z[11:2];
  assign celloutsig_1_4z = celloutsig_1_0z[1] ? { celloutsig_1_2z[9:7], celloutsig_1_1z } : celloutsig_1_2z[3:0];
  assign celloutsig_1_13z[13:4] = celloutsig_1_5z ? { celloutsig_1_2z[5:0], celloutsig_1_0z } : { celloutsig_1_6z[2:1], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_0z = - in_data[164:161];
  assign celloutsig_1_2z = - { celloutsig_1_0z[1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_2z = - in_data[21:5];
  assign celloutsig_1_6z = ~ celloutsig_1_4z;
  assign celloutsig_1_11z = ~ celloutsig_1_4z[2:0];
  assign celloutsig_0_6z = | { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_13z[3:0] = celloutsig_1_13z[7:4];
  assign { out_data[96], out_data[32] } = { celloutsig_1_19z, celloutsig_0_6z };
endmodule
