#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun  1 12:33:40 2021
# Process ID: 27660
# Current directory: D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3664 D:\ISE\2020\OExp05\OExp5_3-Pipeline_CPU\OExp5_3-Pipeline_CPU.xpr
# Log file: D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/vivado.log
# Journal file: D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/OExp5_3-Pipeline_CPU.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/OExp5_3-Pipeline_CPU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Pipeline_CPU:1.0'. The one found in IP location 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU' will take precedence over the same IP in location d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU
open_project: Time (s): cpu = 00:04:08 ; elapsed = 00:02:24 . Memory (MB): peak = 997.684 ; gain = 79.125
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Jun  1 12:43:57 2021] Launched synth_1...
Run output will be captured here: D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/OExp5_3-Pipeline_CPU.runs/synth_1/runme.log
ipx::package_project -root_dir D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:59 ; elapsed = 00:00:32 . Memory (MB): peak = 1103.473 ; gain = 0.898
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Pipeline_CPU:1.0'. The one found in IP location 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU' will take precedence over the same IP in location d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:01:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1114.488 ; gain = 11.914
update_compile_order -fileset sources_1
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Pipeline_CPU:1.0'. The one found in IP location 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU' will take precedence over the same IP in location d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU
close_project
open_project D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5-Testbench/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'scpu_sim.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
scpu_sim_Pipeline_CPU_0_0

open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1216.754 ; gain = 2.082
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/imports/OExp5-Testbench/h_mem.wcfg] -no_script -reset -force -quiet
remove_files  D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/imports/OExp5-Testbench/h_mem.wcfg
open_bd_design {D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd}
Reading block design file <D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd>...
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - ROM
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - RAM_B
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - NOT1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - Addr11_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - PC11_2
Adding component instance block -- xilinx.com:user:Pipeline_CPU:1.0 - Pipeline_CPU_0
Successfully read diagram <scpu_sim> from block design file <D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1272.625 ; gain = 2.383
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Pipeline_CPU:1.0 [get_ips  scpu_sim_Pipeline_CPU_0_0] -log ip_upgrade.log
Upgrading 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd'
INFO: [IP_Flow 19-1972] Upgraded scpu_sim_Pipeline_CPU_0_0 from Pipeline_CPU_v1_0 1.0 to Pipeline_CPU_v1_0 1.0
Wrote  : <D:\ISE\2020\OExp05\OExp5-Testbench\OExp04-ExtSCPU.srcs\sources_1\bd\scpu_sim\scpu_sim.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/ISE/2020/OExp05/OExp5-Testbench/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips scpu_sim_Pipeline_CPU_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd]
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /clk
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /clk
Wrote  : <D:\ISE\2020\OExp05\OExp5-Testbench\OExp04-ExtSCPU.srcs\sources_1\bd\scpu_sim\scpu_sim.bd> 
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/synth/scpu_sim.v
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/sim/scpu_sim.v
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hdl/scpu_sim_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ROM .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipeline_CPU_0 .
Exporting to file D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hw_handoff/scpu_sim.hwh
Generated Block Design Tcl file D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hw_handoff/scpu_sim_bd.tcl
Generated Hardware Definition File D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/synth/scpu_sim.hwdef
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1438.109 ; gain = 159.184
export_ip_user_files -of_objects [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd] -directory D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files -ipstatic_source_dir D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/modelsim} {questa=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/questa} {riviera=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/riviera} {activehdl=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/scpu_sim_RAM_B_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/h.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/scpu_sim_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/P.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_dist_mem_gen_0_0/sim/scpu_sim_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_RAM_B_0/sim/scpu_sim_RAM_B_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_RAM_B_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_0/sim/scpu_sim_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_1/sim/scpu_sim_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_util_vector_logic_0_0/sim/scpu_sim_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/Instruction Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/Instruction_Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/Pipeline_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/SCPU_ctrl_more.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_Pipeline_CPU_0_0/sim/scpu_sim_Pipeline_CPU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_Pipeline_CPU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/sim/scpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hdl/scpu_sim_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sim_1/imports/sim/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1438.109 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xelab -wto e4914600e0c248398268cf951d7b93a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e4914600e0c248398268cf951d7b93a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_IDEX' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/Pipeline_CPU.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_EXMem' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/Pipeline_CPU.v:209]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid_out_EXMem' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/Pipeline_CPU.v:241]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_MemWB' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/Pipeline_CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid_in_MemWB' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/Pipeline_CPU.v:269]
WARNING: [VRFC 10-5021] port 'MIO_ready' is not connected on this instance [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/fcfa/src/Instruction Decoder.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.scpu_sim_xlslice_0_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.scpu_sim_util_vector_logic_0_0
Compiling module xil_defaultlib.scpu_sim_xlslice_0_1
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_EX
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module xil_defaultlib.scpu_sim_Pipeline_CPU_0_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.scpu_sim_dist_mem_gen_0_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.scpu_sim_RAM_B_0
Compiling module xil_defaultlib.scpu_sim
Compiling module xil_defaultlib.scpu_sim_wrapper
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1438.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -protoinst "protoinst_files/scpu_sim.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/scpu_sim.protoinst
Time resolution is 1 ps
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1466.590 ; gain = 27.863
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1466.590 ; gain = 28.480
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/stall_0/en_IF}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/stall_0/en_IFID}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/stall_0/NOP_IFID}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/stall_0/NOP_IDEX}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/IF_REG_ID/valid_IFID}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/IF_REG_ID/inst_out_IFID}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID_REG_EX/valid_out_IDEX}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID_REG_EX/inst_out_IDEX}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Ex_REG_Mem/valid_out_EXMem}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Ex_REG_Mem/inst_out_EXMem}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Mem_REG_WB/valid_out_MemWB}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Mem_REG_WB/inst_out_MemWB}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1487.707 ; gain = 5.031
run 3600 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID/Regs_0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1495.148 ; gain = 0.000
run 600 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID/inst_in_ID}} 
open_project D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/OExp5_3-Pipeline_CPU.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/OExp5_3-Pipeline_CPU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Pipeline_CPU:1.0'. The one found in IP location 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU' will take precedence over the same IP in location d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1586.855 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Jun  1 16:55:57 2021] Launched synth_1...
Run output will be captured here: D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/OExp5_3-Pipeline_CPU.runs/synth_1/runme.log
ipx::package_project -root_dir D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1586.855 ; gain = 0.000
ipx::unload_core d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1586.855 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Pipeline_CPU:1.0'. The one found in IP location 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU' will take precedence over the same IP in location d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1586.855 ; gain = 0.000
current_project OExp5_3-Pipeline_CPU
current_project tmp_edit_project
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Pipeline_CPU:1.0'. The one found in IP location 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU' will take precedence over the same IP in location d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU
current_project OExp04-ExtSCPU
open_bd_design {D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5-Testbench/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:Pipeline_CPU:1.0 [get_ips  scpu_sim_Pipeline_CPU_0_0] -log ip_upgrade.log
Upgrading 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd'
INFO: [IP_Flow 19-1972] Upgraded scpu_sim_Pipeline_CPU_0_0 from Pipeline_CPU_v1_0 1.0 to Pipeline_CPU_v1_0 1.0
Wrote  : <D:\ISE\2020\OExp05\OExp5-Testbench\OExp04-ExtSCPU.srcs\sources_1\bd\scpu_sim\scpu_sim.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/ISE/2020/OExp05/OExp5-Testbench/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips scpu_sim_Pipeline_CPU_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd]
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /clk
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /clk
Wrote  : <D:\ISE\2020\OExp05\OExp5-Testbench\OExp04-ExtSCPU.srcs\sources_1\bd\scpu_sim\scpu_sim.bd> 
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/synth/scpu_sim.v
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/sim/scpu_sim.v
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hdl/scpu_sim_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipeline_CPU_0 .
Exporting to file D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hw_handoff/scpu_sim.hwh
Generated Block Design Tcl file D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hw_handoff/scpu_sim_bd.tcl
Generated Hardware Definition File D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/synth/scpu_sim.hwdef
export_ip_user_files -of_objects [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd] -directory D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files -ipstatic_source_dir D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/modelsim} {questa=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/questa} {riviera=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/riviera} {activehdl=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/scpu_sim_RAM_B_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/h.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/scpu_sim_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/P.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_dist_mem_gen_0_0/sim/scpu_sim_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_RAM_B_0/sim/scpu_sim_RAM_B_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_RAM_B_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_0/sim/scpu_sim_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_1/sim/scpu_sim_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_util_vector_logic_0_0/sim/scpu_sim_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/Instruction Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/Instruction_Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/Pipeline_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/SCPU_ctrl_more.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_Pipeline_CPU_0_0/sim/scpu_sim_Pipeline_CPU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_Pipeline_CPU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/sim/scpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hdl/scpu_sim_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sim_1/imports/sim/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xelab -wto e4914600e0c248398268cf951d7b93a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e4914600e0c248398268cf951d7b93a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_IDEX' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/Pipeline_CPU.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_EXMem' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/Pipeline_CPU.v:209]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid_out_EXMem' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/Pipeline_CPU.v:241]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_MemWB' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/Pipeline_CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid_in_MemWB' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/Pipeline_CPU.v:269]
WARNING: [VRFC 10-5021] port 'MIO_ready' is not connected on this instance [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/5393/src/Instruction Decoder.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.scpu_sim_xlslice_0_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.scpu_sim_util_vector_logic_0_0
Compiling module xil_defaultlib.scpu_sim_xlslice_0_1
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_EX
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module xil_defaultlib.scpu_sim_Pipeline_CPU_0_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.scpu_sim_dist_mem_gen_0_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.scpu_sim_RAM_B_0
Compiling module xil_defaultlib.scpu_sim
Compiling module xil_defaultlib.scpu_sim_wrapper
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1599.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -protoinst "protoinst_files/scpu_sim.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/scpu_sim.protoinst
Time resolution is 1 ps
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1599.863 ; gain = 0.840
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID/Regs_0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
current_project OExp5_3-Pipeline_CPU
current_project OExp04-ExtSCPU
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID/inst_in_ID}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID_REG_EX/inst_out_IDEX}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID_REG_EX/valid_out_IDEX}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Ex_REG_Mem/inst_out_EXMem}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Ex_REG_Mem/valid_out_EXMem}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Mem_REG_WB/inst_out_MemWB}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Mem_REG_WB/valid_out_MemWB}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
current_project OExp5_3-Pipeline_CPU
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/OExp5_3-Pipeline_CPU.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue Jun  1 17:18:38 2021] Launched synth_1...
Run output will be captured here: D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/OExp5_3-Pipeline_CPU.runs/synth_1/runme.log
ipx::package_project -root_dir D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1606.699 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Pipeline_CPU:1.0'. The one found in IP location 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU' will take precedence over the same IP in location d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1606.699 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Pipeline_CPU:1.0'. The one found in IP location 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU' will take precedence over the same IP in location d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU
current_project OExp04-ExtSCPU
open_bd_design {D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5-Testbench/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:Pipeline_CPU:1.0 [get_ips  scpu_sim_Pipeline_CPU_0_0] -log ip_upgrade.log
Upgrading 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd'
INFO: [IP_Flow 19-1972] Upgraded scpu_sim_Pipeline_CPU_0_0 from Pipeline_CPU_v1_0 1.0 to Pipeline_CPU_v1_0 1.0
Wrote  : <D:\ISE\2020\OExp05\OExp5-Testbench\OExp04-ExtSCPU.srcs\sources_1\bd\scpu_sim\scpu_sim.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/ISE/2020/OExp05/OExp5-Testbench/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips scpu_sim_Pipeline_CPU_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd]
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /clk
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /clk
Wrote  : <D:\ISE\2020\OExp05\OExp5-Testbench\OExp04-ExtSCPU.srcs\sources_1\bd\scpu_sim\scpu_sim.bd> 
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/synth/scpu_sim.v
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/sim/scpu_sim.v
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hdl/scpu_sim_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipeline_CPU_0 .
Exporting to file D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hw_handoff/scpu_sim.hwh
Generated Block Design Tcl file D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hw_handoff/scpu_sim_bd.tcl
Generated Hardware Definition File D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/synth/scpu_sim.hwdef
export_ip_user_files -of_objects [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd] -directory D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files -ipstatic_source_dir D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/modelsim} {questa=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/questa} {riviera=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/riviera} {activehdl=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/scpu_sim_RAM_B_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/h.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/scpu_sim_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/P.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_dist_mem_gen_0_0/sim/scpu_sim_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_RAM_B_0/sim/scpu_sim_RAM_B_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_RAM_B_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_0/sim/scpu_sim_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_1/sim/scpu_sim_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_util_vector_logic_0_0/sim/scpu_sim_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction_Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/SCPU_ctrl_more.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_Pipeline_CPU_0_0/sim/scpu_sim_Pipeline_CPU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_Pipeline_CPU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/sim/scpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hdl/scpu_sim_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sim_1/imports/sim/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xelab -wto e4914600e0c248398268cf951d7b93a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e4914600e0c248398268cf951d7b93a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_IDEX' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_EXMem' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:209]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid_out_EXMem' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:241]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_MemWB' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid_in_MemWB' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:269]
WARNING: [VRFC 10-5021] port 'MIO_ready' is not connected on this instance [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction Decoder.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.scpu_sim_xlslice_0_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.scpu_sim_util_vector_logic_0_0
Compiling module xil_defaultlib.scpu_sim_xlslice_0_1
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_EX
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module xil_defaultlib.scpu_sim_Pipeline_CPU_0_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.scpu_sim_dist_mem_gen_0_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.scpu_sim_RAM_B_0
Compiling module xil_defaultlib.scpu_sim
Compiling module xil_defaultlib.scpu_sim_wrapper
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1607.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -protoinst "protoinst_files/scpu_sim.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/scpu_sim.protoinst
Time resolution is 1 ps
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1609.629 ; gain = 1.641
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID/Regs_0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
save_wave_config {D:/ISE/2020/OExp05/OExp5-Testbench/h_mem_2.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
close_project
open_project D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5-CSSTE/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1609.832 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/ISE/2020/OExp05/OExp5-CSSTE/IP/Pipeline_SCPU/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5-CSSTE/IP'.
report_ip_status -name ip_status
Wrote  : <D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/ui/bd_a9a878b4.ui> 
report_ip_status: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1609.832 ; gain = 0.000
upgrade_ip -vlnv xilinx.com:user:Pipeline_CPU:1.0 [get_ips  CSSTE_Pipeline_CPU_0_0] -log ip_upgrade.log
Reading block design file <D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd>...
Adding component instance block -- xilinx.com:user:clk_div:1.0 - U8
Adding component instance block -- xilinx.com:user:SSeg7_Dev:1.0 - U6
Adding component instance block -- xilinx.com:user:Counter_x:1.0 - U10
Adding component instance block -- xilinx.com:user:MIO_BUS:1.0 - U4
Adding component instance block -- xilinx.com:user:Multi_8CH32:1.0 - U5
Adding component instance block -- xilinx.com:user:SAnti_jitter:1.0 - U9
Adding component instance block -- xilinx.com:user:SPIO:1.0 - U7
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - U2
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - dist_mem_gen_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - div1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - div25
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - sw0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - div31_31
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - b64_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - b2_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - sw2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - sw8
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - PC11_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - div6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - div9
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - div11
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - sw7_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - PC31_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - div20
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - sw9
Adding component instance block -- xilinx.com:user:VGA:1.0 - U11
Adding component instance block -- xilinx.com:user:Pipeline_CPU:1.0 - Pipeline_CPU_0
Successfully read diagram <CSSTE> from block design file <D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd>
Upgrading 'D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd'
INFO: [IP_Flow 19-1972] Upgraded CSSTE_Pipeline_CPU_0_0 from Pipeline_CPU_v1_0 1.0 to Pipeline_CPU_v1_0 1.0
Wrote  : <D:\ISE\2020\OExp05\OExp5-CSSTE\OExp04-IP2SOC.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
Wrote  : <D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/ui/bd_a9a878b4.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/ISE/2020/OExp05/OExp5-CSSTE/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips CSSTE_Pipeline_CPU_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /clk_100mhz
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /clk_100mhz
CRITICAL WARNING: [BD 41-1347] Reset pin /U8/rst (associated clock /U8/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U10/rst (associated clock /U10/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1347] Reset pin /U4/rst (associated clock /U4/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U5/rst (associated clock /U5/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipeline_CPU_0/rst (associated clock /Pipeline_CPU_0/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /U8/Clk_CPU.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U9/readn

Wrote  : <D:\ISE\2020\OExp05\OExp5-CSSTE\OExp04-IP2SOC.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.v
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/sim/CSSTE.v
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipeline_CPU_0 .
Exporting to file D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE.hwh
Generated Block Design Tcl file D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE_bd.tcl
Generated Hardware Definition File D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.hwdef
export_ip_user_files -of_objects [get_files D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -directory D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.ip_user_files -ipstatic_source_dir D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property USER_COMMENTS.comment_19 {}  [current_bd_design]
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/ISE/2020/OExp05/OExp5-CSSTE/COE/h.coe}] [get_bd_cells U2]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ISE/2020/OExp05/OExp5-CSSTE/COE/h.coe' provided. It will be converted relative to IP Instance files '../../../../../../COE/h.coe'
endgroup
save_bd_design
Wrote  : <D:\ISE\2020\OExp05\OExp5-CSSTE\OExp04-IP2SOC.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
Wrote  : <D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/ui/bd_a9a878b4.ui> 
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /clk_100mhz
CRITICAL WARNING: [BD 41-1347] Reset pin /U8/rst (associated clock /U8/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U10/rst (associated clock /U10/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1347] Reset pin /U4/rst (associated clock /U4/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U5/rst (associated clock /U5/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipeline_CPU_0/rst (associated clock /Pipeline_CPU_0/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /U8/Clk_CPU.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U9/readn

save_bd_design
Wrote  : <D:\ISE\2020\OExp05\OExp5-CSSTE\OExp04-IP2SOC.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
Wrote  : <D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/ui/bd_a9a878b4.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'CSSTE.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U9/readn

VHDL Output written to : D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.v
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/sim/CSSTE.v
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block U2 .
Exporting to file D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE.hwh
Generated Block Design Tcl file D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE_bd.tcl
Generated Hardware Definition File D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.hwdef
[Tue Jun  1 18:15:07 2021] Launched synth_1...
Run output will be captured here: D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.runs/synth_1/runme.log
[Tue Jun  1 18:15:07 2021] Launched impl_1...
Run output will be captured here: D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.runs/impl_1/runme.log
open_hw_manager
open_hw_manager: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1615.391 ; gain = 0.000
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:59 . Memory (MB): peak = 1616.867 ; gain = 1.477
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 3173.438 ; gain = 1556.570
set_property PROGRAM.FILE {D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3195.375 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3195.375 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/2020/OExp05/OExp5-CSSTE_not_hazard/OExp04-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3195.375 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3201.082 ; gain = 4.617
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
open_project D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/OExp5_3-Pipeline_CPU.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/OExp5_3-Pipeline_CPU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Pipeline_CPU:1.0'. The one found in IP location 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU' will take precedence over the same IP in location d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3218.547 ; gain = 0.000
update_compile_order -fileset sources_1
open_project D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5-Testbench/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3231.723 ; gain = 13.176
update_compile_order -fileset sources_1
open_bd_design {D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd}
Reading block design file <D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd>...
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - ROM
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - RAM_B
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - NOT1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - Addr11_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - PC11_2
Adding component instance block -- xilinx.com:user:Pipeline_CPU:1.0 - Pipeline_CPU_0
Successfully read diagram <scpu_sim> from block design file <D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd>
open_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3233.391 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/scpu_sim_RAM_B_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/h.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/scpu_sim_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/P.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_dist_mem_gen_0_0/sim/scpu_sim_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_RAM_B_0/sim/scpu_sim_RAM_B_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_RAM_B_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_0/sim/scpu_sim_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_1/sim/scpu_sim_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_util_vector_logic_0_0/sim/scpu_sim_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction_Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/SCPU_ctrl_more.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_Pipeline_CPU_0_0/sim/scpu_sim_Pipeline_CPU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_Pipeline_CPU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/sim/scpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hdl/scpu_sim_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sim_1/imports/sim/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3233.391 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xelab -wto e4914600e0c248398268cf951d7b93a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 3233.391 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/ISE/2020/OExp05/OExp5-Testbench/coe/D_mem.coe}] [get_bd_cells RAM_B]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ISE/2020/OExp05/OExp5-Testbench/coe/D_mem.coe' provided. It will be converted relative to IP Instance files '../../../../../../coe/D_mem.coe'
endgroup
save_bd_design
Wrote  : <D:\ISE\2020\OExp05\OExp5-Testbench\OExp04-ExtSCPU.srcs\sources_1\bd\scpu_sim\scpu_sim.bd> 
generate_target Simulation [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd]
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /clk
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /clk
Wrote  : <D:\ISE\2020\OExp05\OExp5-Testbench\OExp04-ExtSCPU.srcs\sources_1\bd\scpu_sim\scpu_sim.bd> 
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/synth/scpu_sim.v
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/sim/scpu_sim.v
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hdl/scpu_sim_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_B .
Exporting to file D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hw_handoff/scpu_sim.hwh
Generated Block Design Tcl file D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hw_handoff/scpu_sim_bd.tcl
Generated Hardware Definition File D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/synth/scpu_sim.hwdef
export_ip_user_files -of_objects [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd] -directory D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files -ipstatic_source_dir D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/modelsim} {questa=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/questa} {riviera=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/riviera} {activehdl=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/scpu_sim_RAM_B_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/h.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/scpu_sim_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/P.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_dist_mem_gen_0_0/sim/scpu_sim_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_RAM_B_0/sim/scpu_sim_RAM_B_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_RAM_B_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_0/sim/scpu_sim_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_1/sim/scpu_sim_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_util_vector_logic_0_0/sim/scpu_sim_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction_Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/SCPU_ctrl_more.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_Pipeline_CPU_0_0/sim/scpu_sim_Pipeline_CPU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_Pipeline_CPU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/sim/scpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hdl/scpu_sim_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sim_1/imports/sim/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xelab -wto e4914600e0c248398268cf951d7b93a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e4914600e0c248398268cf951d7b93a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_IDEX' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_EXMem' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:209]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid_out_EXMem' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:241]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_MemWB' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid_in_MemWB' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:269]
WARNING: [VRFC 10-5021] port 'MIO_ready' is not connected on this instance [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction Decoder.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.scpu_sim_xlslice_0_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.scpu_sim_util_vector_logic_0_0
Compiling module xil_defaultlib.scpu_sim_xlslice_0_1
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_EX
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module xil_defaultlib.scpu_sim_Pipeline_CPU_0_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.scpu_sim_dist_mem_gen_0_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.scpu_sim_RAM_B_0
Compiling module xil_defaultlib.scpu_sim
Compiling module xil_defaultlib.scpu_sim_wrapper
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3233.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -protoinst "protoinst_files/scpu_sim.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/scpu_sim.protoinst
Time resolution is 1 ps
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 3242.785 ; gain = 9.172
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID/Regs_0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run 300 ns
run 300 ns
open_bd_design {D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/ISE/2020/OExp05/OExp5-Testbench/coe/h.coe}] [get_bd_cells ROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ISE/2020/OExp05/OExp5-Testbench/coe/h.coe' provided. It will be converted relative to IP Instance files '../../../../../../coe/h.coe'
endgroup
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <D:\ISE\2020\OExp05\OExp5-Testbench\OExp04-ExtSCPU.srcs\sources_1\bd\scpu_sim\scpu_sim.bd> 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/scpu_sim_RAM_B_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/h.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/scpu_sim_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/P.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_dist_mem_gen_0_0/sim/scpu_sim_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_RAM_B_0/sim/scpu_sim_RAM_B_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_RAM_B_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_0/sim/scpu_sim_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_1/sim/scpu_sim_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_util_vector_logic_0_0/sim/scpu_sim_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction_Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/SCPU_ctrl_more.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_Pipeline_CPU_0_0/sim/scpu_sim_Pipeline_CPU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_Pipeline_CPU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/sim/scpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hdl/scpu_sim_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sim_1/imports/sim/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xelab -wto e4914600e0c248398268cf951d7b93a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e4914600e0c248398268cf951d7b93a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_IDEX' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_EXMem' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:209]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid_out_EXMem' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:241]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_MemWB' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid_in_MemWB' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:269]
WARNING: [VRFC 10-5021] port 'MIO_ready' is not connected on this instance [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction Decoder.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.scpu_sim_xlslice_0_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.scpu_sim_util_vector_logic_0_0
Compiling module xil_defaultlib.scpu_sim_xlslice_0_1
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_EX
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module xil_defaultlib.scpu_sim_Pipeline_CPU_0_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.scpu_sim_dist_mem_gen_0_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.scpu_sim_RAM_B_0
Compiling module xil_defaultlib.scpu_sim
Compiling module xil_defaultlib.scpu_sim_wrapper
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -protoinst "protoinst_files/scpu_sim.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/scpu_sim.protoinst
Time resolution is 1 ps
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 4398.063 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID/Regs_0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run 300 ns
open_bd_design {D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/ISE/2020/OExp05/OExp5-Testbench/coe/h.coe}] [get_bd_cells ROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ISE/2020/OExp05/OExp5-Testbench/coe/h.coe' provided. It will be converted relative to IP Instance files '../../../../../../coe/h.coe'
endgroup
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <D:\ISE\2020\OExp05\OExp5-Testbench\OExp04-ExtSCPU.srcs\sources_1\bd\scpu_sim\scpu_sim.bd> 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/scpu_sim_RAM_B_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/h.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/scpu_sim_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/P.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_dist_mem_gen_0_0/sim/scpu_sim_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_RAM_B_0/sim/scpu_sim_RAM_B_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_RAM_B_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_0/sim/scpu_sim_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_1/sim/scpu_sim_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_util_vector_logic_0_0/sim/scpu_sim_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction_Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/SCPU_ctrl_more.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_Pipeline_CPU_0_0/sim/scpu_sim_Pipeline_CPU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_Pipeline_CPU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/sim/scpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hdl/scpu_sim_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sim_1/imports/sim/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xelab -wto e4914600e0c248398268cf951d7b93a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e4914600e0c248398268cf951d7b93a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_IDEX' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_EXMem' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:209]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid_out_EXMem' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:241]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_MemWB' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid_in_MemWB' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:269]
WARNING: [VRFC 10-5021] port 'MIO_ready' is not connected on this instance [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction Decoder.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.scpu_sim_xlslice_0_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.scpu_sim_util_vector_logic_0_0
Compiling module xil_defaultlib.scpu_sim_xlslice_0_1
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_EX
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module xil_defaultlib.scpu_sim_Pipeline_CPU_0_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.scpu_sim_dist_mem_gen_0_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.scpu_sim_RAM_B_0
Compiling module xil_defaultlib.scpu_sim
Compiling module xil_defaultlib.scpu_sim_wrapper
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -protoinst "protoinst_files/scpu_sim.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/scpu_sim.protoinst
Time resolution is 1 ps
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 4398.063 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID/Regs_0}} 
run 300 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run 300 ns
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/IF/PCSrc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/IF}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
open_bd_design {D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/scpu_sim_RAM_B_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/h.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/scpu_sim_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/P.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_dist_mem_gen_0_0/sim/scpu_sim_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_RAM_B_0/sim/scpu_sim_RAM_B_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_RAM_B_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_0/sim/scpu_sim_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_1/sim/scpu_sim_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_util_vector_logic_0_0/sim/scpu_sim_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction_Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/SCPU_ctrl_more.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_Pipeline_CPU_0_0/sim/scpu_sim_Pipeline_CPU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_Pipeline_CPU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/sim/scpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hdl/scpu_sim_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sim_1/imports/sim/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xelab -wto e4914600e0c248398268cf951d7b93a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e4914600e0c248398268cf951d7b93a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_IDEX' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_EXMem' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:209]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid_out_EXMem' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:241]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_MemWB' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid_in_MemWB' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:269]
WARNING: [VRFC 10-5021] port 'MIO_ready' is not connected on this instance [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction Decoder.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.scpu_sim_xlslice_0_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.scpu_sim_util_vector_logic_0_0
Compiling module xil_defaultlib.scpu_sim_xlslice_0_1
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_EX
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module xil_defaultlib.scpu_sim_Pipeline_CPU_0_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.scpu_sim_dist_mem_gen_0_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.scpu_sim_RAM_B_0
Compiling module xil_defaultlib.scpu_sim
Compiling module xil_defaultlib.scpu_sim_wrapper
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -protoinst "protoinst_files/scpu_sim.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/scpu_sim.protoinst
Time resolution is 1 ps
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 4398.063 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID/Regs_0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
open_bd_design {D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd}
regenerate_bd_layout
validate_bd_design -force
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /clk
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <D:\ISE\2020\OExp05\OExp5-Testbench\OExp04-ExtSCPU.srcs\sources_1\bd\scpu_sim\scpu_sim.bd> 
Wrote  : <D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/ui/bd_8f18890d.ui> 
generate_target Simulation [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd]
INFO: [BD 41-1662] The design 'scpu_sim.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/synth/scpu_sim.v
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/sim/scpu_sim.v
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hdl/scpu_sim_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ROM .
Exporting to file D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hw_handoff/scpu_sim.hwh
Generated Block Design Tcl file D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hw_handoff/scpu_sim_bd.tcl
Generated Hardware Definition File D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/synth/scpu_sim.hwdef
export_ip_user_files -of_objects [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd] -directory D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files -ipstatic_source_dir D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/modelsim} {questa=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/questa} {riviera=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/riviera} {activehdl=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/scpu_sim_RAM_B_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/h.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/scpu_sim_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/P.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_dist_mem_gen_0_0/sim/scpu_sim_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_RAM_B_0/sim/scpu_sim_RAM_B_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_RAM_B_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_0/sim/scpu_sim_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_1/sim/scpu_sim_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_util_vector_logic_0_0/sim/scpu_sim_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction_Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/SCPU_ctrl_more.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_Pipeline_CPU_0_0/sim/scpu_sim_Pipeline_CPU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_Pipeline_CPU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/sim/scpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hdl/scpu_sim_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sim_1/imports/sim/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xelab -wto e4914600e0c248398268cf951d7b93a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e4914600e0c248398268cf951d7b93a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_IDEX' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_EXMem' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:209]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid_out_EXMem' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:241]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_MemWB' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid_in_MemWB' [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v:269]
WARNING: [VRFC 10-5021] port 'MIO_ready' is not connected on this instance [D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction Decoder.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.scpu_sim_xlslice_0_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.scpu_sim_util_vector_logic_0_0
Compiling module xil_defaultlib.scpu_sim_xlslice_0_1
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_EX
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module xil_defaultlib.scpu_sim_Pipeline_CPU_0_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.scpu_sim_dist_mem_gen_0_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.scpu_sim_RAM_B_0
Compiling module xil_defaultlib.scpu_sim
Compiling module xil_defaultlib.scpu_sim_wrapper
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -protoinst "protoinst_files/scpu_sim.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/scpu_sim.protoinst
Time resolution is 1 ps
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 4398.063 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID/Regs_0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
current_project OExp5_3-Pipeline_CPU
ipx::package_project -root_dir D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 4398.063 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Pipeline_CPU:1.0'. The one found in IP location 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU' will take precedence over the same IP in location d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 4398.063 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU d:/ISE/2020/OExp05/OExp5-Testbench/IP d:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5-Testbench/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Pipeline_CPU:1.0'. The one found in IP location 'd:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU' will take precedence over the same IP in location d:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU
current_project OExp5_3-Pipeline_CPU
close_project
open_project D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5-CSSTE/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 4398.063 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/ISE/2020/OExp05/OExp5-CSSTE/IP/Pipeline_SCPU/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5-CSSTE/IP'.
report_ip_status -name ip_status
Wrote  : <D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/ui/bd_a9a878b4.ui> 
report_ip_status: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4398.063 ; gain = 0.000
open_bd_design {D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}
Reading block design file <D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd>...
Adding component instance block -- xilinx.com:user:clk_div:1.0 - U8
Adding component instance block -- xilinx.com:user:SSeg7_Dev:1.0 - U6
Adding component instance block -- xilinx.com:user:Counter_x:1.0 - U10
Adding component instance block -- xilinx.com:user:MIO_BUS:1.0 - U4
Adding component instance block -- xilinx.com:user:Multi_8CH32:1.0 - U5
Adding component instance block -- xilinx.com:user:SAnti_jitter:1.0 - U9
Adding component instance block -- xilinx.com:user:SPIO:1.0 - U7
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - U2
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - dist_mem_gen_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - div1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - div25
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - sw0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - div31_31
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - b64_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - b2_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - sw2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - sw8
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - PC11_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - div6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - div9
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - div11
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - sw7_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - PC31_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - div20
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - sw9
Adding component instance block -- xilinx.com:user:VGA:1.0 - U11
Adding component instance block -- xilinx.com:user:Pipeline_CPU:1.0 - Pipeline_CPU_0
Successfully read diagram <CSSTE> from block design file <D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd>
upgrade_ip -vlnv xilinx.com:user:Pipeline_CPU:1.0 [get_ips  CSSTE_Pipeline_CPU_0_0] -log ip_upgrade.log
Upgrading 'D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd'
INFO: [IP_Flow 19-1972] Upgraded CSSTE_Pipeline_CPU_0_0 from Pipeline_CPU_v1_0 1.0 to Pipeline_CPU_v1_0 1.0
Wrote  : <D:\ISE\2020\OExp05\OExp5-CSSTE\OExp04-IP2SOC.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
Wrote  : <D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/ui/bd_a9a878b4.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/ISE/2020/OExp05/OExp5-CSSTE/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips CSSTE_Pipeline_CPU_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /clk_100mhz
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /clk_100mhz
CRITICAL WARNING: [BD 41-1347] Reset pin /U8/rst (associated clock /U8/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U10/rst (associated clock /U10/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1347] Reset pin /U4/rst (associated clock /U4/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U5/rst (associated clock /U5/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipeline_CPU_0/rst (associated clock /Pipeline_CPU_0/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /U8/Clk_CPU.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U9/readn

Wrote  : <D:\ISE\2020\OExp05\OExp5-CSSTE\OExp04-IP2SOC.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.v
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/sim/CSSTE.v
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipeline_CPU_0 .
Exporting to file D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE.hwh
Generated Block Design Tcl file D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE_bd.tcl
Generated Hardware Definition File D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.hwdef
export_ip_user_files -of_objects [get_files D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -directory D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.ip_user_files -ipstatic_source_dir D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
set_property USER_COMMENTS.comment_20 {}  [current_bd_design]
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/ISE/2020/OExp05/OExp5-CSSTE/COE_hazard/I_mem.coe}] [get_bd_cells U2]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ISE/2020/OExp05/OExp5-CSSTE/COE_hazard/I_mem.coe' provided. It will be converted relative to IP Instance files '../../../../../../COE_hazard/I_mem.coe'
endgroup
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/ISE/2020/OExp05/OExp5-CSSTE/COE/D_mem.coe}] [get_bd_cells dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ISE/2020/OExp05/OExp5-CSSTE/COE/D_mem.coe' provided. It will be converted relative to IP Instance files '../../../../../../COE/D_mem.coe'
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /clk_100mhz
CRITICAL WARNING: [BD 41-1347] Reset pin /U8/rst (associated clock /U8/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U10/rst (associated clock /U10/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1347] Reset pin /U4/rst (associated clock /U4/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U5/rst (associated clock /U5/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipeline_CPU_0/rst (associated clock /Pipeline_CPU_0/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /U8/Clk_CPU.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U9/readn

save_bd_design
Wrote  : <D:\ISE\2020\OExp05\OExp5-CSSTE\OExp04-IP2SOC.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
Wrote  : <D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/ui/bd_a9a878b4.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'CSSTE.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U9/readn

Wrote  : <D:\ISE\2020\OExp05\OExp5-CSSTE\OExp04-IP2SOC.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.v
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/sim/CSSTE.v
VHDL Output written to : D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block U2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE.hwh
Generated Block Design Tcl file D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE_bd.tcl
Generated Hardware Definition File D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.hwdef
[Tue Jun  1 19:16:02 2021] Launched synth_1...
Run output will be captured here: D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.runs/synth_1/runme.log
[Tue Jun  1 19:16:04 2021] Launched impl_1...
Run output will be captured here: D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4398.063 ; gain = 0.000
open_hw_manager
open_hw_manager: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4398.063 ; gain = 0.000
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:08 ; elapsed = 00:00:42 . Memory (MB): peak = 4398.063 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4398.063 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4398.063 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4398.063 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4398.063 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/201706300081
close_project
open_project D:/ISE/2020/OExp05/SOC_VGA/SOC_NEW.xpr
INFO: [Project 1-313] Project file moved from 'D:/V20/Pipeline/SOC_P1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/SOC_VGA/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 4398.063 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/ISE/2020/OExp05/SOC_VGA/SOC_NEW.srcs/sources_1/bd/CSSTE/CSSTE.bd}
Reading block design file <D:/ISE/2020/OExp05/SOC_VGA/SOC_NEW.srcs/sources_1/bd/CSSTE/CSSTE.bd>...
Adding component instance block -- xilinx.com:user:SAnti_jitter:1.0 - SAnti_jitter_0
Adding component instance block -- xilinx.com:user:clk_div:1.0 - clk_div_0
Adding component instance block -- xilinx.com:user:MIO_BUS:1.0 - MIO_BUS_0
Adding component instance block -- xilinx.com:user:Multi_8CH32:1.0 - Multi_8CH32_0
Adding component instance block -- xilinx.com:user:Counter_x:1.0 - Counter_x_0
Adding component instance block -- xilinx.com:user:SPIO:1.0 - SPIO_0
Adding component instance block -- xilinx.com:user:SSeg7_Dev:1.0 - SSeg7_Dev_0
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - ROM_B
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - DIV31_31
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - B64_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - B2_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - SW7_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - SW8
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - DIV1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - PC11_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - PC31_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - SW2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - SW0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - BTN_OK0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - DIV6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - DIV20
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - DIV11
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - DIV9
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - DIV25
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - RAM_Data
Adding component instance block -- xilinx.com:user:VGA:1.0 - VGA_0
Adding component instance block -- xilinx.com:user:Pipeline_CPU:1.0 - Pipeline_CPU_0
Successfully read diagram <CSSTE> from block design file <D:/ISE/2020/OExp05/SOC_VGA/SOC_NEW.srcs/sources_1/bd/CSSTE/CSSTE.bd>
current_project OExp04-ExtSCPU
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4398.063 ; gain = 0.000
open_project D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/OExp5_3-Pipeline_CPU.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/OExp5_3-Pipeline_CPU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Pipeline_CPU:1.0'. The one found in IP location 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU' will take precedence over the same IP in location d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 4398.063 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
close_project
close_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4398.063 ; gain = 0.000
open_project D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/OExp5_3-Pipeline_CPU.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/OExp5_3-Pipeline_CPU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Pipeline_CPU:1.0'. The one found in IP location 'd:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU' will take precedence over the same IP in location d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 4398.063 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/OExp5_3-Pipeline_CPU.runs/synth_1

reset_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 4398.063 ; gain = 0.000
launch_runs synth_1 -jobs 8
[Tue Jun  1 20:10:54 2021] Launched synth_1...
Run output will be captured here: D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/OExp5_3-Pipeline_CPU.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:01:44 . Memory (MB): peak = 4398.063 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/OExp5_3-Pipeline_CPU.runs/synth_1

reset_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4398.063 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  1 20:23:48 2021...
