
Robot-Chat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007fd0  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000023c  08008110  08008110  00009110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800834c  0800834c  0000934c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008354  08008354  00009354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08008358  08008358  00009358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000006c  20000008  0800835c  0000a008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000011b4  20000074  080083c8  0000a074  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001228  080083c8  0000a228  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0000a074  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002120d  00000000  00000000  0000a0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004a41  00000000  00000000  0002b2b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000022c0  00000000  00000000  0002fcf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001acb  00000000  00000000  00031fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00026c16  00000000  00000000  00033a83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002371b  00000000  00000000  0005a699  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000ef8f4  00000000  00000000  0007ddb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0016d6a8  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009a00  00000000  00000000  0016d6ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000008d  00000000  00000000  001770ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000074 	.word	0x20000074
 800015c:	00000000 	.word	0x00000000
 8000160:	080080f8 	.word	0x080080f8

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000078 	.word	0x20000078
 800017c:	080080f8 	.word	0x080080f8

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b988 	b.w	8000548 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	468e      	mov	lr, r1
 8000258:	4604      	mov	r4, r0
 800025a:	4688      	mov	r8, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14a      	bne.n	80002f6 <__udivmoddi4+0xa6>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d962      	bls.n	800032c <__udivmoddi4+0xdc>
 8000266:	fab2 f682 	clz	r6, r2
 800026a:	b14e      	cbz	r6, 8000280 <__udivmoddi4+0x30>
 800026c:	f1c6 0320 	rsb	r3, r6, #32
 8000270:	fa01 f806 	lsl.w	r8, r1, r6
 8000274:	fa20 f303 	lsr.w	r3, r0, r3
 8000278:	40b7      	lsls	r7, r6
 800027a:	ea43 0808 	orr.w	r8, r3, r8
 800027e:	40b4      	lsls	r4, r6
 8000280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000284:	fa1f fc87 	uxth.w	ip, r7
 8000288:	fbb8 f1fe 	udiv	r1, r8, lr
 800028c:	0c23      	lsrs	r3, r4, #16
 800028e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000292:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000296:	fb01 f20c 	mul.w	r2, r1, ip
 800029a:	429a      	cmp	r2, r3
 800029c:	d909      	bls.n	80002b2 <__udivmoddi4+0x62>
 800029e:	18fb      	adds	r3, r7, r3
 80002a0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002a4:	f080 80ea 	bcs.w	800047c <__udivmoddi4+0x22c>
 80002a8:	429a      	cmp	r2, r3
 80002aa:	f240 80e7 	bls.w	800047c <__udivmoddi4+0x22c>
 80002ae:	3902      	subs	r1, #2
 80002b0:	443b      	add	r3, r7
 80002b2:	1a9a      	subs	r2, r3, r2
 80002b4:	b2a3      	uxth	r3, r4
 80002b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80002be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c6:	459c      	cmp	ip, r3
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0x8e>
 80002ca:	18fb      	adds	r3, r7, r3
 80002cc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002d0:	f080 80d6 	bcs.w	8000480 <__udivmoddi4+0x230>
 80002d4:	459c      	cmp	ip, r3
 80002d6:	f240 80d3 	bls.w	8000480 <__udivmoddi4+0x230>
 80002da:	443b      	add	r3, r7
 80002dc:	3802      	subs	r0, #2
 80002de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e2:	eba3 030c 	sub.w	r3, r3, ip
 80002e6:	2100      	movs	r1, #0
 80002e8:	b11d      	cbz	r5, 80002f2 <__udivmoddi4+0xa2>
 80002ea:	40f3      	lsrs	r3, r6
 80002ec:	2200      	movs	r2, #0
 80002ee:	e9c5 3200 	strd	r3, r2, [r5]
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d905      	bls.n	8000306 <__udivmoddi4+0xb6>
 80002fa:	b10d      	cbz	r5, 8000300 <__udivmoddi4+0xb0>
 80002fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000300:	2100      	movs	r1, #0
 8000302:	4608      	mov	r0, r1
 8000304:	e7f5      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000306:	fab3 f183 	clz	r1, r3
 800030a:	2900      	cmp	r1, #0
 800030c:	d146      	bne.n	800039c <__udivmoddi4+0x14c>
 800030e:	4573      	cmp	r3, lr
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xc8>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 8105 	bhi.w	8000522 <__udivmoddi4+0x2d2>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb6e 0203 	sbc.w	r2, lr, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4690      	mov	r8, r2
 8000322:	2d00      	cmp	r5, #0
 8000324:	d0e5      	beq.n	80002f2 <__udivmoddi4+0xa2>
 8000326:	e9c5 4800 	strd	r4, r8, [r5]
 800032a:	e7e2      	b.n	80002f2 <__udivmoddi4+0xa2>
 800032c:	2a00      	cmp	r2, #0
 800032e:	f000 8090 	beq.w	8000452 <__udivmoddi4+0x202>
 8000332:	fab2 f682 	clz	r6, r2
 8000336:	2e00      	cmp	r6, #0
 8000338:	f040 80a4 	bne.w	8000484 <__udivmoddi4+0x234>
 800033c:	1a8a      	subs	r2, r1, r2
 800033e:	0c03      	lsrs	r3, r0, #16
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	b280      	uxth	r0, r0
 8000346:	b2bc      	uxth	r4, r7
 8000348:	2101      	movs	r1, #1
 800034a:	fbb2 fcfe 	udiv	ip, r2, lr
 800034e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000352:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000356:	fb04 f20c 	mul.w	r2, r4, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d907      	bls.n	800036e <__udivmoddi4+0x11e>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x11c>
 8000366:	429a      	cmp	r2, r3
 8000368:	f200 80e0 	bhi.w	800052c <__udivmoddi4+0x2dc>
 800036c:	46c4      	mov	ip, r8
 800036e:	1a9b      	subs	r3, r3, r2
 8000370:	fbb3 f2fe 	udiv	r2, r3, lr
 8000374:	fb0e 3312 	mls	r3, lr, r2, r3
 8000378:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800037c:	fb02 f404 	mul.w	r4, r2, r4
 8000380:	429c      	cmp	r4, r3
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x144>
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	f102 30ff 	add.w	r0, r2, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x142>
 800038c:	429c      	cmp	r4, r3
 800038e:	f200 80ca 	bhi.w	8000526 <__udivmoddi4+0x2d6>
 8000392:	4602      	mov	r2, r0
 8000394:	1b1b      	subs	r3, r3, r4
 8000396:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0x98>
 800039c:	f1c1 0620 	rsb	r6, r1, #32
 80003a0:	408b      	lsls	r3, r1
 80003a2:	fa22 f706 	lsr.w	r7, r2, r6
 80003a6:	431f      	orrs	r7, r3
 80003a8:	fa0e f401 	lsl.w	r4, lr, r1
 80003ac:	fa20 f306 	lsr.w	r3, r0, r6
 80003b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b8:	4323      	orrs	r3, r4
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	fa1f fc87 	uxth.w	ip, r7
 80003c2:	fbbe f0f9 	udiv	r0, lr, r9
 80003c6:	0c1c      	lsrs	r4, r3, #16
 80003c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1a0>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 3aff 	add.w	sl, r0, #4294967295
 80003e2:	f080 809c 	bcs.w	800051e <__udivmoddi4+0x2ce>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f240 8099 	bls.w	800051e <__udivmoddi4+0x2ce>
 80003ec:	3802      	subs	r0, #2
 80003ee:	443c      	add	r4, r7
 80003f0:	eba4 040e 	sub.w	r4, r4, lr
 80003f4:	fa1f fe83 	uxth.w	lr, r3
 80003f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000400:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000404:	fb03 fc0c 	mul.w	ip, r3, ip
 8000408:	45a4      	cmp	ip, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x1ce>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000412:	f080 8082 	bcs.w	800051a <__udivmoddi4+0x2ca>
 8000416:	45a4      	cmp	ip, r4
 8000418:	d97f      	bls.n	800051a <__udivmoddi4+0x2ca>
 800041a:	3b02      	subs	r3, #2
 800041c:	443c      	add	r4, r7
 800041e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	fba0 ec02 	umull	lr, ip, r0, r2
 800042a:	4564      	cmp	r4, ip
 800042c:	4673      	mov	r3, lr
 800042e:	46e1      	mov	r9, ip
 8000430:	d362      	bcc.n	80004f8 <__udivmoddi4+0x2a8>
 8000432:	d05f      	beq.n	80004f4 <__udivmoddi4+0x2a4>
 8000434:	b15d      	cbz	r5, 800044e <__udivmoddi4+0x1fe>
 8000436:	ebb8 0203 	subs.w	r2, r8, r3
 800043a:	eb64 0409 	sbc.w	r4, r4, r9
 800043e:	fa04 f606 	lsl.w	r6, r4, r6
 8000442:	fa22 f301 	lsr.w	r3, r2, r1
 8000446:	431e      	orrs	r6, r3
 8000448:	40cc      	lsrs	r4, r1
 800044a:	e9c5 6400 	strd	r6, r4, [r5]
 800044e:	2100      	movs	r1, #0
 8000450:	e74f      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000452:	fbb1 fcf2 	udiv	ip, r1, r2
 8000456:	0c01      	lsrs	r1, r0, #16
 8000458:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800045c:	b280      	uxth	r0, r0
 800045e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000462:	463b      	mov	r3, r7
 8000464:	4638      	mov	r0, r7
 8000466:	463c      	mov	r4, r7
 8000468:	46b8      	mov	r8, r7
 800046a:	46be      	mov	lr, r7
 800046c:	2620      	movs	r6, #32
 800046e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000472:	eba2 0208 	sub.w	r2, r2, r8
 8000476:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800047a:	e766      	b.n	800034a <__udivmoddi4+0xfa>
 800047c:	4601      	mov	r1, r0
 800047e:	e718      	b.n	80002b2 <__udivmoddi4+0x62>
 8000480:	4610      	mov	r0, r2
 8000482:	e72c      	b.n	80002de <__udivmoddi4+0x8e>
 8000484:	f1c6 0220 	rsb	r2, r6, #32
 8000488:	fa2e f302 	lsr.w	r3, lr, r2
 800048c:	40b7      	lsls	r7, r6
 800048e:	40b1      	lsls	r1, r6
 8000490:	fa20 f202 	lsr.w	r2, r0, r2
 8000494:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000498:	430a      	orrs	r2, r1
 800049a:	fbb3 f8fe 	udiv	r8, r3, lr
 800049e:	b2bc      	uxth	r4, r7
 80004a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004a4:	0c11      	lsrs	r1, r2, #16
 80004a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004aa:	fb08 f904 	mul.w	r9, r8, r4
 80004ae:	40b0      	lsls	r0, r6
 80004b0:	4589      	cmp	r9, r1
 80004b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004b6:	b280      	uxth	r0, r0
 80004b8:	d93e      	bls.n	8000538 <__udivmoddi4+0x2e8>
 80004ba:	1879      	adds	r1, r7, r1
 80004bc:	f108 3cff 	add.w	ip, r8, #4294967295
 80004c0:	d201      	bcs.n	80004c6 <__udivmoddi4+0x276>
 80004c2:	4589      	cmp	r9, r1
 80004c4:	d81f      	bhi.n	8000506 <__udivmoddi4+0x2b6>
 80004c6:	eba1 0109 	sub.w	r1, r1, r9
 80004ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ce:	fb09 f804 	mul.w	r8, r9, r4
 80004d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004d6:	b292      	uxth	r2, r2
 80004d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004dc:	4542      	cmp	r2, r8
 80004de:	d229      	bcs.n	8000534 <__udivmoddi4+0x2e4>
 80004e0:	18ba      	adds	r2, r7, r2
 80004e2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004e6:	d2c4      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d2c2      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004ec:	f1a9 0102 	sub.w	r1, r9, #2
 80004f0:	443a      	add	r2, r7
 80004f2:	e7be      	b.n	8000472 <__udivmoddi4+0x222>
 80004f4:	45f0      	cmp	r8, lr
 80004f6:	d29d      	bcs.n	8000434 <__udivmoddi4+0x1e4>
 80004f8:	ebbe 0302 	subs.w	r3, lr, r2
 80004fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000500:	3801      	subs	r0, #1
 8000502:	46e1      	mov	r9, ip
 8000504:	e796      	b.n	8000434 <__udivmoddi4+0x1e4>
 8000506:	eba7 0909 	sub.w	r9, r7, r9
 800050a:	4449      	add	r1, r9
 800050c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000510:	fbb1 f9fe 	udiv	r9, r1, lr
 8000514:	fb09 f804 	mul.w	r8, r9, r4
 8000518:	e7db      	b.n	80004d2 <__udivmoddi4+0x282>
 800051a:	4673      	mov	r3, lr
 800051c:	e77f      	b.n	800041e <__udivmoddi4+0x1ce>
 800051e:	4650      	mov	r0, sl
 8000520:	e766      	b.n	80003f0 <__udivmoddi4+0x1a0>
 8000522:	4608      	mov	r0, r1
 8000524:	e6fd      	b.n	8000322 <__udivmoddi4+0xd2>
 8000526:	443b      	add	r3, r7
 8000528:	3a02      	subs	r2, #2
 800052a:	e733      	b.n	8000394 <__udivmoddi4+0x144>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	443b      	add	r3, r7
 8000532:	e71c      	b.n	800036e <__udivmoddi4+0x11e>
 8000534:	4649      	mov	r1, r9
 8000536:	e79c      	b.n	8000472 <__udivmoddi4+0x222>
 8000538:	eba1 0109 	sub.w	r1, r1, r9
 800053c:	46c4      	mov	ip, r8
 800053e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000542:	fb09 f804 	mul.w	r8, r9, r4
 8000546:	e7c4      	b.n	80004d2 <__udivmoddi4+0x282>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800054c:	b5b0      	push	{r4, r5, r7, lr}
 800054e:	b086      	sub	sp, #24
 8000550:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000552:	4b09      	ldr	r3, [pc, #36]	@ (8000578 <MX_FREERTOS_Init+0x2c>)
 8000554:	1d3c      	adds	r4, r7, #4
 8000556:	461d      	mov	r5, r3
 8000558:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800055a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800055c:	682b      	ldr	r3, [r5, #0]
 800055e:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000560:	1d3b      	adds	r3, r7, #4
 8000562:	2100      	movs	r1, #0
 8000564:	4618      	mov	r0, r3
 8000566:	f005 fc2e 	bl	8005dc6 <osThreadCreate>
 800056a:	4603      	mov	r3, r0
 800056c:	4a03      	ldr	r2, [pc, #12]	@ (800057c <MX_FREERTOS_Init+0x30>)
 800056e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000570:	bf00      	nop
 8000572:	3718      	adds	r7, #24
 8000574:	46bd      	mov	sp, r7
 8000576:	bdb0      	pop	{r4, r5, r7, pc}
 8000578:	0800811c 	.word	0x0800811c
 800057c:	20000090 	.word	0x20000090

08000580 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000588:	2001      	movs	r0, #1
 800058a:	f005 fc43 	bl	8005e14 <osDelay>
 800058e:	e7fb      	b.n	8000588 <StartDefaultTask+0x8>

08000590 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000590:	b480      	push	{r7}
 8000592:	b085      	sub	sp, #20
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000598:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800059c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800059e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	4313      	orrs	r3, r2
 80005a6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80005a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80005ac:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	4013      	ands	r3, r2
 80005b2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80005b4:	68fb      	ldr	r3, [r7, #12]
}
 80005b6:	bf00      	nop
 80005b8:	3714      	adds	r7, #20
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr

080005c2 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005c2:	b580      	push	{r7, lr}
 80005c4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005c6:	2002      	movs	r0, #2
 80005c8:	f7ff ffe2 	bl	8000590 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005cc:	2001      	movs	r0, #1
 80005ce:	f7ff ffdf 	bl	8000590 <LL_AHB2_GRP1_EnableClock>

}
 80005d2:	bf00      	nop
 80005d4:	bd80      	pop	{r7, pc}

080005d6 <LL_AHB2_GRP1_EnableClock>:
{
 80005d6:	b480      	push	{r7}
 80005d8:	b085      	sub	sp, #20
 80005da:	af00      	add	r7, sp, #0
 80005dc:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80005de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80005e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80005e4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	4313      	orrs	r3, r2
 80005ec:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80005ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80005f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	4013      	ands	r3, r2
 80005f8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80005fa:	68fb      	ldr	r3, [r7, #12]
}
 80005fc:	bf00      	nop
 80005fe:	3714      	adds	r7, #20
 8000600:	46bd      	mov	sp, r7
 8000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000606:	4770      	bx	lr

08000608 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000608:	b480      	push	{r7}
 800060a:	b085      	sub	sp, #20
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000610:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000614:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000616:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	4313      	orrs	r3, r2
 800061e:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000620:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000624:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	4013      	ands	r3, r2
 800062a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800062c:	68fb      	ldr	r3, [r7, #12]
}
 800062e:	bf00      	nop
 8000630:	3714      	adds	r7, #20
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr
	...

0800063c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000640:	4b1b      	ldr	r3, [pc, #108]	@ (80006b0 <MX_I2C1_Init+0x74>)
 8000642:	4a1c      	ldr	r2, [pc, #112]	@ (80006b4 <MX_I2C1_Init+0x78>)
 8000644:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 8000646:	4b1a      	ldr	r3, [pc, #104]	@ (80006b0 <MX_I2C1_Init+0x74>)
 8000648:	4a1b      	ldr	r2, [pc, #108]	@ (80006b8 <MX_I2C1_Init+0x7c>)
 800064a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800064c:	4b18      	ldr	r3, [pc, #96]	@ (80006b0 <MX_I2C1_Init+0x74>)
 800064e:	2200      	movs	r2, #0
 8000650:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000652:	4b17      	ldr	r3, [pc, #92]	@ (80006b0 <MX_I2C1_Init+0x74>)
 8000654:	2201      	movs	r2, #1
 8000656:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000658:	4b15      	ldr	r3, [pc, #84]	@ (80006b0 <MX_I2C1_Init+0x74>)
 800065a:	2200      	movs	r2, #0
 800065c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800065e:	4b14      	ldr	r3, [pc, #80]	@ (80006b0 <MX_I2C1_Init+0x74>)
 8000660:	2200      	movs	r2, #0
 8000662:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000664:	4b12      	ldr	r3, [pc, #72]	@ (80006b0 <MX_I2C1_Init+0x74>)
 8000666:	2200      	movs	r2, #0
 8000668:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800066a:	4b11      	ldr	r3, [pc, #68]	@ (80006b0 <MX_I2C1_Init+0x74>)
 800066c:	2200      	movs	r2, #0
 800066e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000670:	4b0f      	ldr	r3, [pc, #60]	@ (80006b0 <MX_I2C1_Init+0x74>)
 8000672:	2200      	movs	r2, #0
 8000674:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000676:	480e      	ldr	r0, [pc, #56]	@ (80006b0 <MX_I2C1_Init+0x74>)
 8000678:	f001 fac4 	bl	8001c04 <HAL_I2C_Init>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000682:	f000 faad 	bl	8000be0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000686:	2100      	movs	r1, #0
 8000688:	4809      	ldr	r0, [pc, #36]	@ (80006b0 <MX_I2C1_Init+0x74>)
 800068a:	f001 fb56 	bl	8001d3a <HAL_I2CEx_ConfigAnalogFilter>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000694:	f000 faa4 	bl	8000be0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000698:	2100      	movs	r1, #0
 800069a:	4805      	ldr	r0, [pc, #20]	@ (80006b0 <MX_I2C1_Init+0x74>)
 800069c:	f001 fb98 	bl	8001dd0 <HAL_I2CEx_ConfigDigitalFilter>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80006a6:	f000 fa9b 	bl	8000be0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006aa:	bf00      	nop
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	20000094 	.word	0x20000094
 80006b4:	40005400 	.word	0x40005400
 80006b8:	10b17db5 	.word	0x10b17db5

080006bc <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80006c0:	4b1b      	ldr	r3, [pc, #108]	@ (8000730 <MX_I2C3_Init+0x74>)
 80006c2:	4a1c      	ldr	r2, [pc, #112]	@ (8000734 <MX_I2C3_Init+0x78>)
 80006c4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x10B17DB5;
 80006c6:	4b1a      	ldr	r3, [pc, #104]	@ (8000730 <MX_I2C3_Init+0x74>)
 80006c8:	4a1b      	ldr	r2, [pc, #108]	@ (8000738 <MX_I2C3_Init+0x7c>)
 80006ca:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80006cc:	4b18      	ldr	r3, [pc, #96]	@ (8000730 <MX_I2C3_Init+0x74>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006d2:	4b17      	ldr	r3, [pc, #92]	@ (8000730 <MX_I2C3_Init+0x74>)
 80006d4:	2201      	movs	r2, #1
 80006d6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006d8:	4b15      	ldr	r3, [pc, #84]	@ (8000730 <MX_I2C3_Init+0x74>)
 80006da:	2200      	movs	r2, #0
 80006dc:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80006de:	4b14      	ldr	r3, [pc, #80]	@ (8000730 <MX_I2C3_Init+0x74>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80006e4:	4b12      	ldr	r3, [pc, #72]	@ (8000730 <MX_I2C3_Init+0x74>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006ea:	4b11      	ldr	r3, [pc, #68]	@ (8000730 <MX_I2C3_Init+0x74>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000730 <MX_I2C3_Init+0x74>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80006f6:	480e      	ldr	r0, [pc, #56]	@ (8000730 <MX_I2C3_Init+0x74>)
 80006f8:	f001 fa84 	bl	8001c04 <HAL_I2C_Init>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000702:	f000 fa6d 	bl	8000be0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000706:	2100      	movs	r1, #0
 8000708:	4809      	ldr	r0, [pc, #36]	@ (8000730 <MX_I2C3_Init+0x74>)
 800070a:	f001 fb16 	bl	8001d3a <HAL_I2CEx_ConfigAnalogFilter>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000714:	f000 fa64 	bl	8000be0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000718:	2100      	movs	r1, #0
 800071a:	4805      	ldr	r0, [pc, #20]	@ (8000730 <MX_I2C3_Init+0x74>)
 800071c:	f001 fb58 	bl	8001dd0 <HAL_I2CEx_ConfigDigitalFilter>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000726:	f000 fa5b 	bl	8000be0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800072a:	bf00      	nop
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	200000e8 	.word	0x200000e8
 8000734:	40005c00 	.word	0x40005c00
 8000738:	10b17db5 	.word	0x10b17db5

0800073c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b09c      	sub	sp, #112	@ 0x70
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000744:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000748:	2200      	movs	r2, #0
 800074a:	601a      	str	r2, [r3, #0]
 800074c:	605a      	str	r2, [r3, #4]
 800074e:	609a      	str	r2, [r3, #8]
 8000750:	60da      	str	r2, [r3, #12]
 8000752:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000754:	f107 030c 	add.w	r3, r7, #12
 8000758:	2250      	movs	r2, #80	@ 0x50
 800075a:	2100      	movs	r1, #0
 800075c:	4618      	mov	r0, r3
 800075e:	f006 feeb 	bl	8007538 <memset>
  if(i2cHandle->Instance==I2C1)
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	4a37      	ldr	r2, [pc, #220]	@ (8000844 <HAL_I2C_MspInit+0x108>)
 8000768:	4293      	cmp	r3, r2
 800076a:	d127      	bne.n	80007bc <HAL_I2C_MspInit+0x80>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800076c:	2304      	movs	r3, #4
 800076e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000770:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8000774:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000776:	f107 030c 	add.w	r3, r7, #12
 800077a:	4618      	mov	r0, r3
 800077c:	f002 ff99 	bl	80036b2 <HAL_RCCEx_PeriphCLKConfig>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000786:	f000 fa2b 	bl	8000be0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800078a:	2002      	movs	r0, #2
 800078c:	f7ff ff23 	bl	80005d6 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000790:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000794:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000796:	2312      	movs	r3, #18
 8000798:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079a:	2300      	movs	r3, #0
 800079c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800079e:	2300      	movs	r3, #0
 80007a0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80007a2:	2304      	movs	r3, #4
 80007a4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007a6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80007aa:	4619      	mov	r1, r3
 80007ac:	4826      	ldr	r0, [pc, #152]	@ (8000848 <HAL_I2C_MspInit+0x10c>)
 80007ae:	f001 f8b9 	bl	8001924 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80007b2:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 80007b6:	f7ff ff27 	bl	8000608 <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80007ba:	e03e      	b.n	800083a <HAL_I2C_MspInit+0xfe>
  else if(i2cHandle->Instance==I2C3)
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a22      	ldr	r2, [pc, #136]	@ (800084c <HAL_I2C_MspInit+0x110>)
 80007c2:	4293      	cmp	r3, r2
 80007c4:	d139      	bne.n	800083a <HAL_I2C_MspInit+0xfe>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80007c6:	2308      	movs	r3, #8
 80007c8:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80007ca:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 80007ce:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007d0:	f107 030c 	add.w	r3, r7, #12
 80007d4:	4618      	mov	r0, r3
 80007d6:	f002 ff6c 	bl	80036b2 <HAL_RCCEx_PeriphCLKConfig>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <HAL_I2C_MspInit+0xa8>
      Error_Handler();
 80007e0:	f000 f9fe 	bl	8000be0 <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007e4:	2001      	movs	r0, #1
 80007e6:	f7ff fef6 	bl	80005d6 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ea:	2002      	movs	r0, #2
 80007ec:	f7ff fef3 	bl	80005d6 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80007f0:	2380      	movs	r3, #128	@ 0x80
 80007f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007f4:	2312      	movs	r3, #18
 80007f6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f8:	2300      	movs	r3, #0
 80007fa:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007fc:	2300      	movs	r3, #0
 80007fe:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000800:	2304      	movs	r3, #4
 8000802:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000804:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000808:	4619      	mov	r1, r3
 800080a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800080e:	f001 f889 	bl	8001924 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000812:	2310      	movs	r3, #16
 8000814:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000816:	2312      	movs	r3, #18
 8000818:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081a:	2300      	movs	r3, #0
 800081c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800081e:	2300      	movs	r3, #0
 8000820:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000822:	2304      	movs	r3, #4
 8000824:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000826:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800082a:	4619      	mov	r1, r3
 800082c:	4806      	ldr	r0, [pc, #24]	@ (8000848 <HAL_I2C_MspInit+0x10c>)
 800082e:	f001 f879 	bl	8001924 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000832:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8000836:	f7ff fee7 	bl	8000608 <LL_APB1_GRP1_EnableClock>
}
 800083a:	bf00      	nop
 800083c:	3770      	adds	r7, #112	@ 0x70
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	40005400 	.word	0x40005400
 8000848:	48000400 	.word	0x48000400
 800084c:	40005c00 	.word	0x40005c00

08000850 <LL_AHB2_GRP1_EnableClock>:
{
 8000850:	b480      	push	{r7}
 8000852:	b085      	sub	sp, #20
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000858:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800085c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800085e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	4313      	orrs	r3, r2
 8000866:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000868:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800086c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	4013      	ands	r3, r2
 8000872:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000874:	68fb      	ldr	r3, [r7, #12]
}
 8000876:	bf00      	nop
 8000878:	3714      	adds	r7, #20
 800087a:	46bd      	mov	sp, r7
 800087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000880:	4770      	bx	lr

08000882 <LL_APB1_GRP1_EnableClock>:
{
 8000882:	b480      	push	{r7}
 8000884:	b085      	sub	sp, #20
 8000886:	af00      	add	r7, sp, #0
 8000888:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800088a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800088e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000890:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	4313      	orrs	r3, r2
 8000898:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800089a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800089e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	4013      	ands	r3, r2
 80008a4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008a6:	68fb      	ldr	r3, [r7, #12]
}
 80008a8:	bf00      	nop
 80008aa:	3714      	adds	r7, #20
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr

080008b4 <MX_LPTIM1_Init>:

LPTIM_HandleTypeDef hlptim1;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 80008b8:	4b16      	ldr	r3, [pc, #88]	@ (8000914 <MX_LPTIM1_Init+0x60>)
 80008ba:	4a17      	ldr	r2, [pc, #92]	@ (8000918 <MX_LPTIM1_Init+0x64>)
 80008bc:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80008be:	4b15      	ldr	r3, [pc, #84]	@ (8000914 <MX_LPTIM1_Init+0x60>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80008c4:	4b13      	ldr	r3, [pc, #76]	@ (8000914 <MX_LPTIM1_Init+0x60>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 80008ca:	4b12      	ldr	r3, [pc, #72]	@ (8000914 <MX_LPTIM1_Init+0x60>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 80008d0:	4b10      	ldr	r3, [pc, #64]	@ (8000914 <MX_LPTIM1_Init+0x60>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80008d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000914 <MX_LPTIM1_Init+0x60>)
 80008d8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80008dc:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80008de:	4b0d      	ldr	r3, [pc, #52]	@ (8000914 <MX_LPTIM1_Init+0x60>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80008e4:	4b0b      	ldr	r3, [pc, #44]	@ (8000914 <MX_LPTIM1_Init+0x60>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 80008ea:	4b0a      	ldr	r3, [pc, #40]	@ (8000914 <MX_LPTIM1_Init+0x60>)
 80008ec:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80008f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 80008f2:	4b08      	ldr	r3, [pc, #32]	@ (8000914 <MX_LPTIM1_Init+0x60>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 80008f8:	4b06      	ldr	r3, [pc, #24]	@ (8000914 <MX_LPTIM1_Init+0x60>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 80008fe:	4805      	ldr	r0, [pc, #20]	@ (8000914 <MX_LPTIM1_Init+0x60>)
 8000900:	f001 fab2 	bl	8001e68 <HAL_LPTIM_Init>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 800090a:	f000 f969 	bl	8000be0 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 800090e:	bf00      	nop
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	2000013c 	.word	0x2000013c
 8000918:	40007c00 	.word	0x40007c00

0800091c <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b09c      	sub	sp, #112	@ 0x70
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000924:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000928:	2200      	movs	r2, #0
 800092a:	601a      	str	r2, [r3, #0]
 800092c:	605a      	str	r2, [r3, #4]
 800092e:	609a      	str	r2, [r3, #8]
 8000930:	60da      	str	r2, [r3, #12]
 8000932:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000934:	f107 030c 	add.w	r3, r7, #12
 8000938:	2250      	movs	r2, #80	@ 0x50
 800093a:	2100      	movs	r1, #0
 800093c:	4618      	mov	r0, r3
 800093e:	f006 fdfb 	bl	8007538 <memset>
  if(lptimHandle->Instance==LPTIM1)
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4a16      	ldr	r2, [pc, #88]	@ (80009a0 <HAL_LPTIM_MspInit+0x84>)
 8000948:	4293      	cmp	r3, r2
 800094a:	d125      	bne.n	8000998 <HAL_LPTIM_MspInit+0x7c>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 800094c:	2310      	movs	r3, #16
 800094e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK1;
 8000950:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 8000954:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000956:	f107 030c 	add.w	r3, r7, #12
 800095a:	4618      	mov	r0, r3
 800095c:	f002 fea9 	bl	80036b2 <HAL_RCCEx_PeriphCLKConfig>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 8000966:	f000 f93b 	bl	8000be0 <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 800096a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800096e:	f7ff ff88 	bl	8000882 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000972:	2002      	movs	r0, #2
 8000974:	f7ff ff6c 	bl	8000850 <LL_AHB2_GRP1_EnableClock>
    /**LPTIM1 GPIO Configuration
    PB5     ------> LPTIM1_IN1
    PB7     ------> LPTIM1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000978:	23a0      	movs	r3, #160	@ 0xa0
 800097a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800097c:	2302      	movs	r3, #2
 800097e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000980:	2300      	movs	r3, #0
 8000982:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000984:	2300      	movs	r3, #0
 8000986:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 8000988:	2301      	movs	r3, #1
 800098a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800098c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000990:	4619      	mov	r1, r3
 8000992:	4804      	ldr	r0, [pc, #16]	@ (80009a4 <HAL_LPTIM_MspInit+0x88>)
 8000994:	f000 ffc6 	bl	8001924 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 8000998:	bf00      	nop
 800099a:	3770      	adds	r7, #112	@ 0x70
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	40007c00 	.word	0x40007c00
 80009a4:	48000400 	.word	0x48000400

080009a8 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80009b0:	1d39      	adds	r1, r7, #4
 80009b2:	f04f 33ff 	mov.w	r3, #4294967295
 80009b6:	2201      	movs	r2, #1
 80009b8:	4803      	ldr	r0, [pc, #12]	@ (80009c8 <__io_putchar+0x20>)
 80009ba:	f004 fc0d 	bl	80051d8 <HAL_UART_Transmit>
	return ch;
 80009be:	687b      	ldr	r3, [r7, #4]
}
 80009c0:	4618      	mov	r0, r3
 80009c2:	3708      	adds	r7, #8
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	2000025c 	.word	0x2000025c

080009cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009d2:	f000 fe57 	bl	8001684 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009d6:	f000 f871 	bl	8000abc <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80009da:	f000 f8d1 	bl	8000b80 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009de:	f7ff fdf0 	bl	80005c2 <MX_GPIO_Init>
  MX_TIM1_Init();
 80009e2:	f000 fb17 	bl	8001014 <MX_TIM1_Init>
  MX_TIM2_Init();
 80009e6:	f000 fbed 	bl	80011c4 <MX_TIM2_Init>
  MX_I2C1_Init();
 80009ea:	f7ff fe27 	bl	800063c <MX_I2C1_Init>
  MX_I2C3_Init();
 80009ee:	f7ff fe65 	bl	80006bc <MX_I2C3_Init>
  MX_LPTIM1_Init();
 80009f2:	f7ff ff5f 	bl	80008b4 <MX_LPTIM1_Init>
  MX_LPUART1_UART_Init();
 80009f6:	f000 fd01 	bl	80013fc <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 80009fa:	f000 fd4b 	bl	8001494 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	printf("\r\n================== TEST CONTROL MOTORs  ===============\r\n");
 80009fe:	4829      	ldr	r0, [pc, #164]	@ (8000aa4 <main+0xd8>)
 8000a00:	f006 fcba 	bl	8007378 <puts>
	//	const char *msg = "Robot Motor Test Ready\r\n";
	//	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
	//	uint8_t c;
	//	uint32_t last_update = HAL_GetTick();

	printf("=== PWM Test Ready ===\r\n");
 8000a04:	4828      	ldr	r0, [pc, #160]	@ (8000aa8 <main+0xdc>)
 8000a06:	f006 fcb7 	bl	8007378 <puts>

	/* Start PWM channels */
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	4827      	ldr	r0, [pc, #156]	@ (8000aac <main+0xe0>)
 8000a0e:	f003 f9df 	bl	8003dd0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000a12:	2104      	movs	r1, #4
 8000a14:	4825      	ldr	r0, [pc, #148]	@ (8000aac <main+0xe0>)
 8000a16:	f003 f9db 	bl	8003dd0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000a1a:	2108      	movs	r1, #8
 8000a1c:	4823      	ldr	r0, [pc, #140]	@ (8000aac <main+0xe0>)
 8000a1e:	f003 f9d7 	bl	8003dd0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000a22:	210c      	movs	r1, #12
 8000a24:	4821      	ldr	r0, [pc, #132]	@ (8000aac <main+0xe0>)
 8000a26:	f003 f9d3 	bl	8003dd0 <HAL_TIM_PWM_Start>

	/* Force everything OFF at startup */
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8000a2a:	4b20      	ldr	r3, [pc, #128]	@ (8000aac <main+0xe0>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	2200      	movs	r2, #0
 8000a30:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8000a32:	4b1e      	ldr	r3, [pc, #120]	@ (8000aac <main+0xe0>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	2200      	movs	r2, #0
 8000a38:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8000a3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000aac <main+0xe0>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	2200      	movs	r2, #0
 8000a40:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8000a42:	4b1a      	ldr	r3, [pc, #104]	@ (8000aac <main+0xe0>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	2200      	movs	r2, #0
 8000a48:	641a      	str	r2, [r3, #64]	@ 0x40

	printf("PWM ZERO  connect oscilloscope now.\r\n");
 8000a4a:	4819      	ldr	r0, [pc, #100]	@ (8000ab0 <main+0xe4>)
 8000a4c:	f006 fc94 	bl	8007378 <puts>
	HAL_Delay(2000);
 8000a50:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000a54:	f000 fe62 	bl	800171c <HAL_Delay>

	/* Test 1 : M1 FWD -> CH1 = 20 % */
	uint32_t arr = htim1.Init.Period;
 8000a58:	4b14      	ldr	r3, [pc, #80]	@ (8000aac <main+0xe0>)
 8000a5a:	68db      	ldr	r3, [r3, #12]
 8000a5c:	607b      	str	r3, [r7, #4]
	arr *=  .8f;
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	ee07 3a90 	vmov	s15, r3
 8000a64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a68:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8000ab4 <main+0xe8>
 8000a6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a74:	ee17 3a90 	vmov	r3, s15
 8000a78:	607b      	str	r3, [r7, #4]
//	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
//	printf("STANDBY\r\n");
//	HAL_Delay(2000);
//
//	/* Test 3 : M1 REV -> CH2 = 20 % */
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, arr);
 8000a7a:	4b0c      	ldr	r3, [pc, #48]	@ (8000aac <main+0xe0>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	687a      	ldr	r2, [r7, #4]
 8000a80:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8000a82:	4b0a      	ldr	r3, [pc, #40]	@ (8000aac <main+0xe0>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	2200      	movs	r2, #0
 8000a88:	635a      	str	r2, [r3, #52]	@ 0x34

	printf("M1 REV 20%% on CH2\r\n");
 8000a8a:	480b      	ldr	r0, [pc, #44]	@ (8000ab8 <main+0xec>)
 8000a8c:	f006 fc0c 	bl	80072a8 <iprintf>
	HAL_Delay(5000);
 8000a90:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000a94:	f000 fe42 	bl	800171c <HAL_Delay>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000a98:	f7ff fd58 	bl	800054c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000a9c:	f005 f98c 	bl	8005db8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000aa0:	bf00      	nop
 8000aa2:	e7fd      	b.n	8000aa0 <main+0xd4>
 8000aa4:	08008188 	.word	0x08008188
 8000aa8:	080081c4 	.word	0x080081c4
 8000aac:	200001c4 	.word	0x200001c4
 8000ab0:	080081dc 	.word	0x080081dc
 8000ab4:	3f4ccccd 	.word	0x3f4ccccd
 8000ab8:	08008204 	.word	0x08008204

08000abc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b09a      	sub	sp, #104	@ 0x68
 8000ac0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ac2:	f107 0320 	add.w	r3, r7, #32
 8000ac6:	2248      	movs	r2, #72	@ 0x48
 8000ac8:	2100      	movs	r1, #0
 8000aca:	4618      	mov	r0, r3
 8000acc:	f006 fd34 	bl	8007538 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ad0:	1d3b      	adds	r3, r7, #4
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	601a      	str	r2, [r3, #0]
 8000ad6:	605a      	str	r2, [r3, #4]
 8000ad8:	609a      	str	r2, [r3, #8]
 8000ada:	60da      	str	r2, [r3, #12]
 8000adc:	611a      	str	r2, [r3, #16]
 8000ade:	615a      	str	r2, [r3, #20]
 8000ae0:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ae2:	4b26      	ldr	r3, [pc, #152]	@ (8000b7c <SystemClock_Config+0xc0>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000aea:	4a24      	ldr	r2, [pc, #144]	@ (8000b7c <SystemClock_Config+0xc0>)
 8000aec:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000af0:	6013      	str	r3, [r2, #0]
 8000af2:	4b22      	ldr	r3, [pc, #136]	@ (8000b7c <SystemClock_Config+0xc0>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000afa:	603b      	str	r3, [r7, #0]
 8000afc:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000afe:	2302      	movs	r3, #2
 8000b00:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b02:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b08:	2340      	movs	r3, #64	@ 0x40
 8000b0a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b0c:	2302      	movs	r3, #2
 8000b0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b10:	2302      	movs	r3, #2
 8000b12:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000b14:	2310      	movs	r3, #16
 8000b16:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000b18:	2310      	movs	r3, #16
 8000b1a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b1c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000b20:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b22:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000b26:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b28:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000b2c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b2e:	f107 0320 	add.w	r3, r7, #32
 8000b32:	4618      	mov	r0, r3
 8000b34:	f001 fdda 	bl	80026ec <HAL_RCC_OscConfig>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000b3e:	f000 f84f 	bl	8000be0 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8000b42:	236f      	movs	r3, #111	@ 0x6f
 8000b44:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b46:	2303      	movs	r3, #3
 8000b48:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b52:	2300      	movs	r3, #0
 8000b54:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 8000b56:	2380      	movs	r3, #128	@ 0x80
 8000b58:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000b5e:	1d3b      	adds	r3, r7, #4
 8000b60:	2103      	movs	r1, #3
 8000b62:	4618      	mov	r0, r3
 8000b64:	f002 f936 	bl	8002dd4 <HAL_RCC_ClockConfig>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000b6e:	f000 f837 	bl	8000be0 <Error_Handler>
  }
}
 8000b72:	bf00      	nop
 8000b74:	3768      	adds	r7, #104	@ 0x68
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	58000400 	.word	0x58000400

08000b80 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b094      	sub	sp, #80	@ 0x50
 8000b84:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b86:	463b      	mov	r3, r7
 8000b88:	2250      	movs	r2, #80	@ 0x50
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f006 fcd3 	bl	8007538 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 8000b92:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b96:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8000b9c:	2310      	movs	r3, #16
 8000b9e:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ba0:	463b      	mov	r3, r7
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f002 fd85 	bl	80036b2 <HAL_RCCEx_PeriphCLKConfig>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 8000bae:	f000 f817 	bl	8000be0 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8000bb2:	bf00      	nop
 8000bb4:	3750      	adds	r7, #80	@ 0x50
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
	...

08000bbc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a04      	ldr	r2, [pc, #16]	@ (8000bdc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d101      	bne.n	8000bd2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000bce:	f000 fd79 	bl	80016c4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000bd2:	bf00      	nop
 8000bd4:	3708      	adds	r7, #8
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	40014400 	.word	0x40014400

08000be0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000be4:	b672      	cpsid	i
}
 8000be6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000be8:	bf00      	nop
 8000bea:	e7fd      	b.n	8000be8 <Error_Handler+0x8>

08000bec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	210f      	movs	r1, #15
 8000bf4:	f06f 0001 	mvn.w	r0, #1
 8000bf8:	f000 fe6c 	bl	80018d4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bfc:	bf00      	nop
 8000bfe:	bd80      	pop	{r7, pc}

08000c00 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b085      	sub	sp, #20
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000c08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c0c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000c0e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	4313      	orrs	r3, r2
 8000c16:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000c18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c1c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	4013      	ands	r3, r2
 8000c22:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c24:	68fb      	ldr	r3, [r7, #12]
}
 8000c26:	bf00      	nop
 8000c28:	3714      	adds	r7, #20
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr
	...

08000c34 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b08e      	sub	sp, #56	@ 0x38
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t              uwPrescalerValue = 0;
 8000c40:	2300      	movs	r3, #0
 8000c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000c44:	2300      	movs	r3, #0
 8000c46:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  /*Configure the TIM16 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	6879      	ldr	r1, [r7, #4]
 8000c4e:	2019      	movs	r0, #25
 8000c50:	f000 fe40 	bl	80018d4 <HAL_NVIC_SetPriority>
  /* Enable the TIM16 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000c54:	2019      	movs	r0, #25
 8000c56:	f000 fe57 	bl	8001908 <HAL_NVIC_EnableIRQ>

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 8000c5a:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8000c5e:	f7ff ffcf 	bl	8000c00 <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c62:	f107 020c 	add.w	r2, r7, #12
 8000c66:	f107 0310 	add.w	r3, r7, #16
 8000c6a:	4611      	mov	r1, r2
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f002 fa9d 	bl	80031ac <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000c72:	f002 fa85 	bl	8003180 <HAL_RCC_GetPCLK2Freq>
 8000c76:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000c7a:	4a21      	ldr	r2, [pc, #132]	@ (8000d00 <HAL_InitTick+0xcc>)
 8000c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8000c80:	0c9b      	lsrs	r3, r3, #18
 8000c82:	3b01      	subs	r3, #1
 8000c84:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 8000c86:	4b1f      	ldr	r3, [pc, #124]	@ (8000d04 <HAL_InitTick+0xd0>)
 8000c88:	4a1f      	ldr	r2, [pc, #124]	@ (8000d08 <HAL_InitTick+0xd4>)
 8000c8a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 8000c8c:	4b1d      	ldr	r3, [pc, #116]	@ (8000d04 <HAL_InitTick+0xd0>)
 8000c8e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c92:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 8000c94:	4a1b      	ldr	r2, [pc, #108]	@ (8000d04 <HAL_InitTick+0xd0>)
 8000c96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c98:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 8000c9a:	4b1a      	ldr	r3, [pc, #104]	@ (8000d04 <HAL_InitTick+0xd0>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ca0:	4b18      	ldr	r3, [pc, #96]	@ (8000d04 <HAL_InitTick+0xd0>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim16);
 8000ca6:	4817      	ldr	r0, [pc, #92]	@ (8000d04 <HAL_InitTick+0xd0>)
 8000ca8:	f002 ff8a 	bl	8003bc0 <HAL_TIM_Base_Init>
 8000cac:	4603      	mov	r3, r0
 8000cae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (status == HAL_OK)
 8000cb2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d11b      	bne.n	8000cf2 <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim16);
 8000cba:	4812      	ldr	r0, [pc, #72]	@ (8000d04 <HAL_InitTick+0xd0>)
 8000cbc:	f002 ffd8 	bl	8003c70 <HAL_TIM_Base_Start_IT>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (status == HAL_OK)
 8000cc6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d111      	bne.n	8000cf2 <HAL_InitTick+0xbe>
    {
    /* Enable the TIM16 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000cce:	2019      	movs	r0, #25
 8000cd0:	f000 fe1a 	bl	8001908 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2b0f      	cmp	r3, #15
 8000cd8:	d808      	bhi.n	8000cec <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8000cda:	2200      	movs	r2, #0
 8000cdc:	6879      	ldr	r1, [r7, #4]
 8000cde:	2019      	movs	r0, #25
 8000ce0:	f000 fdf8 	bl	80018d4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ce4:	4a09      	ldr	r2, [pc, #36]	@ (8000d0c <HAL_InitTick+0xd8>)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	6013      	str	r3, [r2, #0]
 8000cea:	e002      	b.n	8000cf2 <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8000cec:	2301      	movs	r3, #1
 8000cee:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }
    }
  }

 /* Return function status */
  return status;
 8000cf2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	3738      	adds	r7, #56	@ 0x38
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	431bde83 	.word	0x431bde83
 8000d04:	20000174 	.word	0x20000174
 8000d08:	40014400 	.word	0x40014400
 8000d0c:	2000000c 	.word	0x2000000c

08000d10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d14:	bf00      	nop
 8000d16:	e7fd      	b.n	8000d14 <NMI_Handler+0x4>

08000d18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d1c:	bf00      	nop
 8000d1e:	e7fd      	b.n	8000d1c <HardFault_Handler+0x4>

08000d20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d24:	bf00      	nop
 8000d26:	e7fd      	b.n	8000d24 <MemManage_Handler+0x4>

08000d28 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d2c:	bf00      	nop
 8000d2e:	e7fd      	b.n	8000d2c <BusFault_Handler+0x4>

08000d30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d34:	bf00      	nop
 8000d36:	e7fd      	b.n	8000d34 <UsageFault_Handler+0x4>

08000d38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d3c:	bf00      	nop
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr
	...

08000d48 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  if (htim1.Instance != NULL)
 8000d4c:	4b07      	ldr	r3, [pc, #28]	@ (8000d6c <TIM1_UP_TIM16_IRQHandler+0x24>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d002      	beq.n	8000d5a <TIM1_UP_TIM16_IRQHandler+0x12>
  {
    HAL_TIM_IRQHandler(&htim1);
 8000d54:	4805      	ldr	r0, [pc, #20]	@ (8000d6c <TIM1_UP_TIM16_IRQHandler+0x24>)
 8000d56:	f003 f9bb 	bl	80040d0 <HAL_TIM_IRQHandler>
  }
  if (htim16.Instance != NULL)
 8000d5a:	4b05      	ldr	r3, [pc, #20]	@ (8000d70 <TIM1_UP_TIM16_IRQHandler+0x28>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d002      	beq.n	8000d68 <TIM1_UP_TIM16_IRQHandler+0x20>
  {
    HAL_TIM_IRQHandler(&htim16);
 8000d62:	4803      	ldr	r0, [pc, #12]	@ (8000d70 <TIM1_UP_TIM16_IRQHandler+0x28>)
 8000d64:	f003 f9b4 	bl	80040d0 <HAL_TIM_IRQHandler>
  }
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000d68:	bf00      	nop
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	200001c4 	.word	0x200001c4
 8000d70:	20000174 	.word	0x20000174

08000d74 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  if (htim1.Instance != NULL)
 8000d78:	4b04      	ldr	r3, [pc, #16]	@ (8000d8c <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d002      	beq.n	8000d86 <TIM1_TRG_COM_TIM17_IRQHandler+0x12>
  {
    HAL_TIM_IRQHandler(&htim1);
 8000d80:	4802      	ldr	r0, [pc, #8]	@ (8000d8c <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 8000d82:	f003 f9a5 	bl	80040d0 <HAL_TIM_IRQHandler>
  }
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8000d86:	bf00      	nop
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	200001c4 	.word	0x200001c4

08000d90 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b086      	sub	sp, #24
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	60f8      	str	r0, [r7, #12]
 8000d98:	60b9      	str	r1, [r7, #8]
 8000d9a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	617b      	str	r3, [r7, #20]
 8000da0:	e00a      	b.n	8000db8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000da2:	f3af 8000 	nop.w
 8000da6:	4601      	mov	r1, r0
 8000da8:	68bb      	ldr	r3, [r7, #8]
 8000daa:	1c5a      	adds	r2, r3, #1
 8000dac:	60ba      	str	r2, [r7, #8]
 8000dae:	b2ca      	uxtb	r2, r1
 8000db0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	3301      	adds	r3, #1
 8000db6:	617b      	str	r3, [r7, #20]
 8000db8:	697a      	ldr	r2, [r7, #20]
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	dbf0      	blt.n	8000da2 <_read+0x12>
  }

  return len;
 8000dc0:	687b      	ldr	r3, [r7, #4]
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	3718      	adds	r7, #24
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}

08000dca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000dca:	b580      	push	{r7, lr}
 8000dcc:	b086      	sub	sp, #24
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	60f8      	str	r0, [r7, #12]
 8000dd2:	60b9      	str	r1, [r7, #8]
 8000dd4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	617b      	str	r3, [r7, #20]
 8000dda:	e009      	b.n	8000df0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ddc:	68bb      	ldr	r3, [r7, #8]
 8000dde:	1c5a      	adds	r2, r3, #1
 8000de0:	60ba      	str	r2, [r7, #8]
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	4618      	mov	r0, r3
 8000de6:	f7ff fddf 	bl	80009a8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	3301      	adds	r3, #1
 8000dee:	617b      	str	r3, [r7, #20]
 8000df0:	697a      	ldr	r2, [r7, #20]
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	429a      	cmp	r2, r3
 8000df6:	dbf1      	blt.n	8000ddc <_write+0x12>
  }
  return len;
 8000df8:	687b      	ldr	r3, [r7, #4]
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	3718      	adds	r7, #24
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}

08000e02 <_close>:

int _close(int file)
{
 8000e02:	b480      	push	{r7}
 8000e04:	b083      	sub	sp, #12
 8000e06:	af00      	add	r7, sp, #0
 8000e08:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	370c      	adds	r7, #12
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr

08000e1a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e1a:	b480      	push	{r7}
 8000e1c:	b083      	sub	sp, #12
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	6078      	str	r0, [r7, #4]
 8000e22:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e2a:	605a      	str	r2, [r3, #4]
  return 0;
 8000e2c:	2300      	movs	r3, #0
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	370c      	adds	r7, #12
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr

08000e3a <_isatty>:

int _isatty(int file)
{
 8000e3a:	b480      	push	{r7}
 8000e3c:	b083      	sub	sp, #12
 8000e3e:	af00      	add	r7, sp, #0
 8000e40:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e42:	2301      	movs	r3, #1
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	370c      	adds	r7, #12
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr

08000e50 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b085      	sub	sp, #20
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	60f8      	str	r0, [r7, #12]
 8000e58:	60b9      	str	r1, [r7, #8]
 8000e5a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e5c:	2300      	movs	r3, #0
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3714      	adds	r7, #20
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr
	...

08000e6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b086      	sub	sp, #24
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e74:	4a14      	ldr	r2, [pc, #80]	@ (8000ec8 <_sbrk+0x5c>)
 8000e76:	4b15      	ldr	r3, [pc, #84]	@ (8000ecc <_sbrk+0x60>)
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e80:	4b13      	ldr	r3, [pc, #76]	@ (8000ed0 <_sbrk+0x64>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d102      	bne.n	8000e8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e88:	4b11      	ldr	r3, [pc, #68]	@ (8000ed0 <_sbrk+0x64>)
 8000e8a:	4a12      	ldr	r2, [pc, #72]	@ (8000ed4 <_sbrk+0x68>)
 8000e8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e8e:	4b10      	ldr	r3, [pc, #64]	@ (8000ed0 <_sbrk+0x64>)
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	4413      	add	r3, r2
 8000e96:	693a      	ldr	r2, [r7, #16]
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	d207      	bcs.n	8000eac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e9c:	f006 fbf8 	bl	8007690 <__errno>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	220c      	movs	r2, #12
 8000ea4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eaa:	e009      	b.n	8000ec0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000eac:	4b08      	ldr	r3, [pc, #32]	@ (8000ed0 <_sbrk+0x64>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000eb2:	4b07      	ldr	r3, [pc, #28]	@ (8000ed0 <_sbrk+0x64>)
 8000eb4:	681a      	ldr	r2, [r3, #0]
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	4413      	add	r3, r2
 8000eba:	4a05      	ldr	r2, [pc, #20]	@ (8000ed0 <_sbrk+0x64>)
 8000ebc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ebe:	68fb      	ldr	r3, [r7, #12]
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3718      	adds	r7, #24
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	20030000 	.word	0x20030000
 8000ecc:	00000400 	.word	0x00000400
 8000ed0:	200001c0 	.word	0x200001c0
 8000ed4:	20001228 	.word	0x20001228

08000ed8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8000edc:	4b24      	ldr	r3, [pc, #144]	@ (8000f70 <SystemInit+0x98>)
 8000ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ee2:	4a23      	ldr	r2, [pc, #140]	@ (8000f70 <SystemInit+0x98>)
 8000ee4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ee8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000eec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000ef6:	f043 0301 	orr.w	r3, r3, #1
 8000efa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8000efc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f00:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8000f04:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8000f06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f0a:	681a      	ldr	r2, [r3, #0]
 8000f0c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f10:	4b18      	ldr	r3, [pc, #96]	@ (8000f74 <SystemInit+0x9c>)
 8000f12:	4013      	ands	r3, r2
 8000f14:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8000f16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f1e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000f22:	f023 0305 	bic.w	r3, r3, #5
 8000f26:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000f2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000f32:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000f36:	f023 0301 	bic.w	r3, r3, #1
 8000f3a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8000f3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f42:	4a0d      	ldr	r2, [pc, #52]	@ (8000f78 <SystemInit+0xa0>)
 8000f44:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8000f46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f4a:	4a0b      	ldr	r2, [pc, #44]	@ (8000f78 <SystemInit+0xa0>)
 8000f4c:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000f4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000f58:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f5c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000f5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f62:	2200      	movs	r2, #0
 8000f64:	619a      	str	r2, [r3, #24]
}
 8000f66:	bf00      	nop
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6e:	4770      	bx	lr
 8000f70:	e000ed00 	.word	0xe000ed00
 8000f74:	faf6fefb 	.word	0xfaf6fefb
 8000f78:	22041000 	.word	0x22041000

08000f7c <LL_AHB2_GRP1_EnableClock>:
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000f84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f88:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000f8a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4313      	orrs	r3, r2
 8000f92:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000f94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f98:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fa0:	68fb      	ldr	r3, [r7, #12]
}
 8000fa2:	bf00      	nop
 8000fa4:	3714      	adds	r7, #20
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr

08000fae <LL_APB1_GRP1_EnableClock>:
{
 8000fae:	b480      	push	{r7}
 8000fb0:	b085      	sub	sp, #20
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000fb6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fba:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000fbc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000fc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fca:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	4013      	ands	r3, r2
 8000fd0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fd2:	68fb      	ldr	r3, [r7, #12]
}
 8000fd4:	bf00      	nop
 8000fd6:	3714      	adds	r7, #20
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr

08000fe0 <LL_APB2_GRP1_EnableClock>:
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b085      	sub	sp, #20
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8000fe8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fec:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000fee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000ff8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ffc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4013      	ands	r3, r2
 8001002:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001004:	68fb      	ldr	r3, [r7, #12]
}
 8001006:	bf00      	nop
 8001008:	3714      	adds	r7, #20
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
	...

08001014 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b09c      	sub	sp, #112	@ 0x70
 8001018:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800101a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800101e:	2200      	movs	r2, #0
 8001020:	601a      	str	r2, [r3, #0]
 8001022:	605a      	str	r2, [r3, #4]
 8001024:	609a      	str	r2, [r3, #8]
 8001026:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001028:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	605a      	str	r2, [r3, #4]
 8001032:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001034:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	605a      	str	r2, [r3, #4]
 800103e:	609a      	str	r2, [r3, #8]
 8001040:	60da      	str	r2, [r3, #12]
 8001042:	611a      	str	r2, [r3, #16]
 8001044:	615a      	str	r2, [r3, #20]
 8001046:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001048:	1d3b      	adds	r3, r7, #4
 800104a:	2234      	movs	r2, #52	@ 0x34
 800104c:	2100      	movs	r1, #0
 800104e:	4618      	mov	r0, r3
 8001050:	f006 fa72 	bl	8007538 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001054:	4b59      	ldr	r3, [pc, #356]	@ (80011bc <MX_TIM1_Init+0x1a8>)
 8001056:	4a5a      	ldr	r2, [pc, #360]	@ (80011c0 <MX_TIM1_Init+0x1ac>)
 8001058:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800105a:	4b58      	ldr	r3, [pc, #352]	@ (80011bc <MX_TIM1_Init+0x1a8>)
 800105c:	2200      	movs	r2, #0
 800105e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001060:	4b56      	ldr	r3, [pc, #344]	@ (80011bc <MX_TIM1_Init+0x1a8>)
 8001062:	2200      	movs	r2, #0
 8001064:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3200-1;
 8001066:	4b55      	ldr	r3, [pc, #340]	@ (80011bc <MX_TIM1_Init+0x1a8>)
 8001068:	f640 427f 	movw	r2, #3199	@ 0xc7f
 800106c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800106e:	4b53      	ldr	r3, [pc, #332]	@ (80011bc <MX_TIM1_Init+0x1a8>)
 8001070:	2200      	movs	r2, #0
 8001072:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001074:	4b51      	ldr	r3, [pc, #324]	@ (80011bc <MX_TIM1_Init+0x1a8>)
 8001076:	2200      	movs	r2, #0
 8001078:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800107a:	4b50      	ldr	r3, [pc, #320]	@ (80011bc <MX_TIM1_Init+0x1a8>)
 800107c:	2200      	movs	r2, #0
 800107e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001080:	484e      	ldr	r0, [pc, #312]	@ (80011bc <MX_TIM1_Init+0x1a8>)
 8001082:	f002 fd9d 	bl	8003bc0 <HAL_TIM_Base_Init>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800108c:	f7ff fda8 	bl	8000be0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001090:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001094:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001096:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800109a:	4619      	mov	r1, r3
 800109c:	4847      	ldr	r0, [pc, #284]	@ (80011bc <MX_TIM1_Init+0x1a8>)
 800109e:	f003 fa33 	bl	8004508 <HAL_TIM_ConfigClockSource>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80010a8:	f7ff fd9a 	bl	8000be0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80010ac:	4843      	ldr	r0, [pc, #268]	@ (80011bc <MX_TIM1_Init+0x1a8>)
 80010ae:	f002 fe2d 	bl	8003d0c <HAL_TIM_PWM_Init>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80010b8:	f7ff fd92 	bl	8000be0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010bc:	2300      	movs	r3, #0
 80010be:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80010c0:	2300      	movs	r3, #0
 80010c2:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010c4:	2300      	movs	r3, #0
 80010c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010c8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80010cc:	4619      	mov	r1, r3
 80010ce:	483b      	ldr	r0, [pc, #236]	@ (80011bc <MX_TIM1_Init+0x1a8>)
 80010d0:	f003 feb6 	bl	8004e40 <HAL_TIMEx_MasterConfigSynchronization>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80010da:	f7ff fd81 	bl	8000be0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010de:	2360      	movs	r3, #96	@ 0x60
 80010e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 1600;
 80010e2:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 80010e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010e8:	2300      	movs	r3, #0
 80010ea:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010ec:	2300      	movs	r3, #0
 80010ee:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010f0:	2300      	movs	r3, #0
 80010f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010f4:	2300      	movs	r3, #0
 80010f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010f8:	2300      	movs	r3, #0
 80010fa:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010fc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001100:	2200      	movs	r2, #0
 8001102:	4619      	mov	r1, r3
 8001104:	482d      	ldr	r0, [pc, #180]	@ (80011bc <MX_TIM1_Init+0x1a8>)
 8001106:	f003 f8eb 	bl	80042e0 <HAL_TIM_PWM_ConfigChannel>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8001110:	f7ff fd66 	bl	8000be0 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8001114:	2300      	movs	r3, #0
 8001116:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001118:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800111c:	2204      	movs	r2, #4
 800111e:	4619      	mov	r1, r3
 8001120:	4826      	ldr	r0, [pc, #152]	@ (80011bc <MX_TIM1_Init+0x1a8>)
 8001122:	f003 f8dd 	bl	80042e0 <HAL_TIM_PWM_ConfigChannel>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <MX_TIM1_Init+0x11c>
  {
    Error_Handler();
 800112c:	f7ff fd58 	bl	8000be0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001130:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001134:	2208      	movs	r2, #8
 8001136:	4619      	mov	r1, r3
 8001138:	4820      	ldr	r0, [pc, #128]	@ (80011bc <MX_TIM1_Init+0x1a8>)
 800113a:	f003 f8d1 	bl	80042e0 <HAL_TIM_PWM_ConfigChannel>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <MX_TIM1_Init+0x134>
  {
    Error_Handler();
 8001144:	f7ff fd4c 	bl	8000be0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001148:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800114c:	220c      	movs	r2, #12
 800114e:	4619      	mov	r1, r3
 8001150:	481a      	ldr	r0, [pc, #104]	@ (80011bc <MX_TIM1_Init+0x1a8>)
 8001152:	f003 f8c5 	bl	80042e0 <HAL_TIM_PWM_ConfigChannel>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_TIM1_Init+0x14c>
  {
    Error_Handler();
 800115c:	f7ff fd40 	bl	8000be0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001160:	2300      	movs	r3, #0
 8001162:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001164:	2300      	movs	r3, #0
 8001166:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001168:	2300      	movs	r3, #0
 800116a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800116c:	2300      	movs	r3, #0
 800116e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001170:	2300      	movs	r3, #0
 8001172:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001174:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001178:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800117a:	2300      	movs	r3, #0
 800117c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800117e:	2300      	movs	r3, #0
 8001180:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001182:	2300      	movs	r3, #0
 8001184:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001186:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800118a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800118c:	2300      	movs	r3, #0
 800118e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001190:	2300      	movs	r3, #0
 8001192:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001194:	2300      	movs	r3, #0
 8001196:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001198:	1d3b      	adds	r3, r7, #4
 800119a:	4619      	mov	r1, r3
 800119c:	4807      	ldr	r0, [pc, #28]	@ (80011bc <MX_TIM1_Init+0x1a8>)
 800119e:	f003 feaf 	bl	8004f00 <HAL_TIMEx_ConfigBreakDeadTime>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_TIM1_Init+0x198>
  {
    Error_Handler();
 80011a8:	f7ff fd1a 	bl	8000be0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80011ac:	4803      	ldr	r0, [pc, #12]	@ (80011bc <MX_TIM1_Init+0x1a8>)
 80011ae:	f000 f8ad 	bl	800130c <HAL_TIM_MspPostInit>

}
 80011b2:	bf00      	nop
 80011b4:	3770      	adds	r7, #112	@ 0x70
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	200001c4 	.word	0x200001c4
 80011c0:	40012c00 	.word	0x40012c00

080011c4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b08c      	sub	sp, #48	@ 0x30
 80011c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80011ca:	f107 030c 	add.w	r3, r7, #12
 80011ce:	2224      	movs	r2, #36	@ 0x24
 80011d0:	2100      	movs	r1, #0
 80011d2:	4618      	mov	r0, r3
 80011d4:	f006 f9b0 	bl	8007538 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011d8:	463b      	mov	r3, r7
 80011da:	2200      	movs	r2, #0
 80011dc:	601a      	str	r2, [r3, #0]
 80011de:	605a      	str	r2, [r3, #4]
 80011e0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011e2:	4b21      	ldr	r3, [pc, #132]	@ (8001268 <MX_TIM2_Init+0xa4>)
 80011e4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011e8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80011ea:	4b1f      	ldr	r3, [pc, #124]	@ (8001268 <MX_TIM2_Init+0xa4>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001268 <MX_TIM2_Init+0xa4>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80011f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001268 <MX_TIM2_Init+0xa4>)
 80011f8:	f04f 32ff 	mov.w	r2, #4294967295
 80011fc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001268 <MX_TIM2_Init+0xa4>)
 8001200:	2200      	movs	r2, #0
 8001202:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001204:	4b18      	ldr	r3, [pc, #96]	@ (8001268 <MX_TIM2_Init+0xa4>)
 8001206:	2200      	movs	r2, #0
 8001208:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800120a:	2301      	movs	r3, #1
 800120c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800120e:	2300      	movs	r3, #0
 8001210:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001212:	2301      	movs	r3, #1
 8001214:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001216:	2300      	movs	r3, #0
 8001218:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800121a:	2300      	movs	r3, #0
 800121c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800121e:	2300      	movs	r3, #0
 8001220:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001222:	2301      	movs	r3, #1
 8001224:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001226:	2300      	movs	r3, #0
 8001228:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800122a:	2300      	movs	r3, #0
 800122c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800122e:	f107 030c 	add.w	r3, r7, #12
 8001232:	4619      	mov	r1, r3
 8001234:	480c      	ldr	r0, [pc, #48]	@ (8001268 <MX_TIM2_Init+0xa4>)
 8001236:	f002 fea5 	bl	8003f84 <HAL_TIM_Encoder_Init>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8001240:	f7ff fcce 	bl	8000be0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001244:	2300      	movs	r3, #0
 8001246:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001248:	2300      	movs	r3, #0
 800124a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800124c:	463b      	mov	r3, r7
 800124e:	4619      	mov	r1, r3
 8001250:	4805      	ldr	r0, [pc, #20]	@ (8001268 <MX_TIM2_Init+0xa4>)
 8001252:	f003 fdf5 	bl	8004e40 <HAL_TIMEx_MasterConfigSynchronization>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 800125c:	f7ff fcc0 	bl	8000be0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001260:	bf00      	nop
 8001262:	3730      	adds	r7, #48	@ 0x30
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	20000210 	.word	0x20000210

0800126c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a0d      	ldr	r2, [pc, #52]	@ (80012b0 <HAL_TIM_Base_MspInit+0x44>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d113      	bne.n	80012a6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800127e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001282:	f7ff fead 	bl	8000fe0 <LL_APB2_GRP1_EnableClock>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 15, 0);
 8001286:	2200      	movs	r2, #0
 8001288:	210f      	movs	r1, #15
 800128a:	2019      	movs	r0, #25
 800128c:	f000 fb22 	bl	80018d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001290:	2019      	movs	r0, #25
 8001292:	f000 fb39 	bl	8001908 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 5, 0);
 8001296:	2200      	movs	r2, #0
 8001298:	2105      	movs	r1, #5
 800129a:	201a      	movs	r0, #26
 800129c:	f000 fb1a 	bl	80018d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80012a0:	201a      	movs	r0, #26
 80012a2:	f000 fb31 	bl	8001908 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80012a6:	bf00      	nop
 80012a8:	3708      	adds	r7, #8
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	40012c00 	.word	0x40012c00

080012b4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b088      	sub	sp, #32
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012bc:	f107 030c 	add.w	r3, r7, #12
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	605a      	str	r2, [r3, #4]
 80012c6:	609a      	str	r2, [r3, #8]
 80012c8:	60da      	str	r2, [r3, #12]
 80012ca:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80012d4:	d116      	bne.n	8001304 <HAL_TIM_Encoder_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012d6:	2001      	movs	r0, #1
 80012d8:	f7ff fe69 	bl	8000fae <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012dc:	2001      	movs	r0, #1
 80012de:	f7ff fe4d 	bl	8000f7c <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80012e2:	2303      	movs	r3, #3
 80012e4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e6:	2302      	movs	r3, #2
 80012e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ea:	2300      	movs	r3, #0
 80012ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ee:	2300      	movs	r3, #0
 80012f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80012f2:	2301      	movs	r3, #1
 80012f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f6:	f107 030c 	add.w	r3, r7, #12
 80012fa:	4619      	mov	r1, r3
 80012fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001300:	f000 fb10 	bl	8001924 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001304:	bf00      	nop
 8001306:	3720      	adds	r7, #32
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}

0800130c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b088      	sub	sp, #32
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001314:	f107 030c 	add.w	r3, r7, #12
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	605a      	str	r2, [r3, #4]
 800131e:	609a      	str	r2, [r3, #8]
 8001320:	60da      	str	r2, [r3, #12]
 8001322:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a0d      	ldr	r2, [pc, #52]	@ (8001360 <HAL_TIM_MspPostInit+0x54>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d114      	bne.n	8001358 <HAL_TIM_MspPostInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800132e:	2001      	movs	r0, #1
 8001330:	f7ff fe24 	bl	8000f7c <LL_AHB2_GRP1_EnableClock>
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001334:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001338:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800133a:	2302      	movs	r3, #2
 800133c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133e:	2300      	movs	r3, #0
 8001340:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001342:	2300      	movs	r3, #0
 8001344:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001346:	2301      	movs	r3, #1
 8001348:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800134a:	f107 030c 	add.w	r3, r7, #12
 800134e:	4619      	mov	r1, r3
 8001350:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001354:	f000 fae6 	bl	8001924 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001358:	bf00      	nop
 800135a:	3720      	adds	r7, #32
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	40012c00 	.word	0x40012c00

08001364 <LL_AHB2_GRP1_EnableClock>:
{
 8001364:	b480      	push	{r7}
 8001366:	b085      	sub	sp, #20
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800136c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001370:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001372:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4313      	orrs	r3, r2
 800137a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800137c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001380:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4013      	ands	r3, r2
 8001386:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001388:	68fb      	ldr	r3, [r7, #12]
}
 800138a:	bf00      	nop
 800138c:	3714      	adds	r7, #20
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr

08001396 <LL_APB1_GRP2_EnableClock>:
{
 8001396:	b480      	push	{r7}
 8001398:	b085      	sub	sp, #20
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 800139e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013a2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80013a4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	4313      	orrs	r3, r2
 80013ac:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 80013ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013b2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	4013      	ands	r3, r2
 80013b8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013ba:	68fb      	ldr	r3, [r7, #12]
}
 80013bc:	bf00      	nop
 80013be:	3714      	adds	r7, #20
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr

080013c8 <LL_APB2_GRP1_EnableClock>:
{
 80013c8:	b480      	push	{r7}
 80013ca:	b085      	sub	sp, #20
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80013d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013d4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80013d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	4313      	orrs	r3, r2
 80013de:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80013e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013e4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4013      	ands	r3, r2
 80013ea:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013ec:	68fb      	ldr	r3, [r7, #12]
}
 80013ee:	bf00      	nop
 80013f0:	3714      	adds	r7, #20
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
	...

080013fc <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001400:	4b22      	ldr	r3, [pc, #136]	@ (800148c <MX_LPUART1_UART_Init+0x90>)
 8001402:	4a23      	ldr	r2, [pc, #140]	@ (8001490 <MX_LPUART1_UART_Init+0x94>)
 8001404:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001406:	4b21      	ldr	r3, [pc, #132]	@ (800148c <MX_LPUART1_UART_Init+0x90>)
 8001408:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800140c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800140e:	4b1f      	ldr	r3, [pc, #124]	@ (800148c <MX_LPUART1_UART_Init+0x90>)
 8001410:	2200      	movs	r2, #0
 8001412:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001414:	4b1d      	ldr	r3, [pc, #116]	@ (800148c <MX_LPUART1_UART_Init+0x90>)
 8001416:	2200      	movs	r2, #0
 8001418:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800141a:	4b1c      	ldr	r3, [pc, #112]	@ (800148c <MX_LPUART1_UART_Init+0x90>)
 800141c:	2200      	movs	r2, #0
 800141e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001420:	4b1a      	ldr	r3, [pc, #104]	@ (800148c <MX_LPUART1_UART_Init+0x90>)
 8001422:	220c      	movs	r2, #12
 8001424:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001426:	4b19      	ldr	r3, [pc, #100]	@ (800148c <MX_LPUART1_UART_Init+0x90>)
 8001428:	2200      	movs	r2, #0
 800142a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800142c:	4b17      	ldr	r3, [pc, #92]	@ (800148c <MX_LPUART1_UART_Init+0x90>)
 800142e:	2200      	movs	r2, #0
 8001430:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001432:	4b16      	ldr	r3, [pc, #88]	@ (800148c <MX_LPUART1_UART_Init+0x90>)
 8001434:	2200      	movs	r2, #0
 8001436:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001438:	4b14      	ldr	r3, [pc, #80]	@ (800148c <MX_LPUART1_UART_Init+0x90>)
 800143a:	2200      	movs	r2, #0
 800143c:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800143e:	4b13      	ldr	r3, [pc, #76]	@ (800148c <MX_LPUART1_UART_Init+0x90>)
 8001440:	2200      	movs	r2, #0
 8001442:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001444:	4811      	ldr	r0, [pc, #68]	@ (800148c <MX_LPUART1_UART_Init+0x90>)
 8001446:	f003 fe1f 	bl	8005088 <HAL_UART_Init>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001450:	f7ff fbc6 	bl	8000be0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001454:	2100      	movs	r1, #0
 8001456:	480d      	ldr	r0, [pc, #52]	@ (800148c <MX_LPUART1_UART_Init+0x90>)
 8001458:	f004 fbcc 	bl	8005bf4 <HAL_UARTEx_SetTxFifoThreshold>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001462:	f7ff fbbd 	bl	8000be0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001466:	2100      	movs	r1, #0
 8001468:	4808      	ldr	r0, [pc, #32]	@ (800148c <MX_LPUART1_UART_Init+0x90>)
 800146a:	f004 fc01 	bl	8005c70 <HAL_UARTEx_SetRxFifoThreshold>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d001      	beq.n	8001478 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001474:	f7ff fbb4 	bl	8000be0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001478:	4804      	ldr	r0, [pc, #16]	@ (800148c <MX_LPUART1_UART_Init+0x90>)
 800147a:	f004 fb82 	bl	8005b82 <HAL_UARTEx_DisableFifoMode>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001484:	f7ff fbac 	bl	8000be0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001488:	bf00      	nop
 800148a:	bd80      	pop	{r7, pc}
 800148c:	2000025c 	.word	0x2000025c
 8001490:	40008000 	.word	0x40008000

08001494 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001498:	4b22      	ldr	r3, [pc, #136]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 800149a:	4a23      	ldr	r2, [pc, #140]	@ (8001528 <MX_USART1_UART_Init+0x94>)
 800149c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800149e:	4b21      	ldr	r3, [pc, #132]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 80014a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 80014ba:	220c      	movs	r2, #12
 80014bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014be:	4b19      	ldr	r3, [pc, #100]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014c4:	4b17      	ldr	r3, [pc, #92]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014ca:	4b16      	ldr	r3, [pc, #88]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80014d0:	4b14      	ldr	r3, [pc, #80]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014d6:	4b13      	ldr	r3, [pc, #76]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 80014d8:	2200      	movs	r2, #0
 80014da:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 80014dc:	4811      	ldr	r0, [pc, #68]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 80014de:	f003 fe23 	bl	8005128 <HAL_HalfDuplex_Init>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80014e8:	f7ff fb7a 	bl	8000be0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014ec:	2100      	movs	r1, #0
 80014ee:	480d      	ldr	r0, [pc, #52]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 80014f0:	f004 fb80 	bl	8005bf4 <HAL_UARTEx_SetTxFifoThreshold>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80014fa:	f7ff fb71 	bl	8000be0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014fe:	2100      	movs	r1, #0
 8001500:	4808      	ldr	r0, [pc, #32]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 8001502:	f004 fbb5 	bl	8005c70 <HAL_UARTEx_SetRxFifoThreshold>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800150c:	f7ff fb68 	bl	8000be0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001510:	4804      	ldr	r0, [pc, #16]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 8001512:	f004 fb36 	bl	8005b82 <HAL_UARTEx_DisableFifoMode>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800151c:	f7ff fb60 	bl	8000be0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001520:	bf00      	nop
 8001522:	bd80      	pop	{r7, pc}
 8001524:	200002f0 	.word	0x200002f0
 8001528:	40013800 	.word	0x40013800

0800152c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b09c      	sub	sp, #112	@ 0x70
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001534:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	605a      	str	r2, [r3, #4]
 800153e:	609a      	str	r2, [r3, #8]
 8001540:	60da      	str	r2, [r3, #12]
 8001542:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001544:	f107 030c 	add.w	r3, r7, #12
 8001548:	2250      	movs	r2, #80	@ 0x50
 800154a:	2100      	movs	r1, #0
 800154c:	4618      	mov	r0, r3
 800154e:	f005 fff3 	bl	8007538 <memset>
  if(uartHandle->Instance==LPUART1)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a2b      	ldr	r2, [pc, #172]	@ (8001604 <HAL_UART_MspInit+0xd8>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d125      	bne.n	80015a8 <HAL_UART_MspInit+0x7c>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800155c:	2302      	movs	r3, #2
 800155e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001560:	2300      	movs	r3, #0
 8001562:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001564:	f107 030c 	add.w	r3, r7, #12
 8001568:	4618      	mov	r0, r3
 800156a:	f002 f8a2 	bl	80036b2 <HAL_RCCEx_PeriphCLKConfig>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001574:	f7ff fb34 	bl	8000be0 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001578:	2001      	movs	r0, #1
 800157a:	f7ff ff0c 	bl	8001396 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800157e:	2001      	movs	r0, #1
 8001580:	f7ff fef0 	bl	8001364 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001584:	230c      	movs	r3, #12
 8001586:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001588:	2302      	movs	r3, #2
 800158a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158c:	2300      	movs	r3, #0
 800158e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001590:	2300      	movs	r3, #0
 8001592:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001594:	2308      	movs	r3, #8
 8001596:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001598:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800159c:	4619      	mov	r1, r3
 800159e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015a2:	f000 f9bf 	bl	8001924 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80015a6:	e029      	b.n	80015fc <HAL_UART_MspInit+0xd0>
  else if(uartHandle->Instance==USART1)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a16      	ldr	r2, [pc, #88]	@ (8001608 <HAL_UART_MspInit+0xdc>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d124      	bne.n	80015fc <HAL_UART_MspInit+0xd0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80015b2:	2301      	movs	r3, #1
 80015b4:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80015b6:	2300      	movs	r3, #0
 80015b8:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015ba:	f107 030c 	add.w	r3, r7, #12
 80015be:	4618      	mov	r0, r3
 80015c0:	f002 f877 	bl	80036b2 <HAL_RCCEx_PeriphCLKConfig>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <HAL_UART_MspInit+0xa2>
      Error_Handler();
 80015ca:	f7ff fb09 	bl	8000be0 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80015ce:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80015d2:	f7ff fef9 	bl	80013c8 <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015d6:	2002      	movs	r0, #2
 80015d8:	f7ff fec4 	bl	8001364 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80015dc:	2340      	movs	r3, #64	@ 0x40
 80015de:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015e0:	2312      	movs	r3, #18
 80015e2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015e4:	2301      	movs	r3, #1
 80015e6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e8:	2300      	movs	r3, #0
 80015ea:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80015ec:	2307      	movs	r3, #7
 80015ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80015f4:	4619      	mov	r1, r3
 80015f6:	4805      	ldr	r0, [pc, #20]	@ (800160c <HAL_UART_MspInit+0xe0>)
 80015f8:	f000 f994 	bl	8001924 <HAL_GPIO_Init>
}
 80015fc:	bf00      	nop
 80015fe:	3770      	adds	r7, #112	@ 0x70
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	40008000 	.word	0x40008000
 8001608:	40013800 	.word	0x40013800
 800160c:	48000400 	.word	0x48000400

08001610 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8001610:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001612:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001614:	3304      	adds	r3, #4

08001616 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001616:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001618:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800161a:	d3f9      	bcc.n	8001610 <CopyDataInit>
  bx lr
 800161c:	4770      	bx	lr

0800161e <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800161e:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8001620:	3004      	adds	r0, #4

08001622 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8001622:	4288      	cmp	r0, r1
  bcc FillZerobss
 8001624:	d3fb      	bcc.n	800161e <FillZerobss>
  bx lr
 8001626:	4770      	bx	lr

08001628 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001628:	480c      	ldr	r0, [pc, #48]	@ (800165c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800162a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800162c:	f7ff fc54 	bl	8000ed8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8001630:	480b      	ldr	r0, [pc, #44]	@ (8001660 <LoopForever+0x6>)
 8001632:	490c      	ldr	r1, [pc, #48]	@ (8001664 <LoopForever+0xa>)
 8001634:	4a0c      	ldr	r2, [pc, #48]	@ (8001668 <LoopForever+0xe>)
 8001636:	2300      	movs	r3, #0
 8001638:	f7ff ffed 	bl	8001616 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800163c:	480b      	ldr	r0, [pc, #44]	@ (800166c <LoopForever+0x12>)
 800163e:	490c      	ldr	r1, [pc, #48]	@ (8001670 <LoopForever+0x16>)
 8001640:	4a0c      	ldr	r2, [pc, #48]	@ (8001674 <LoopForever+0x1a>)
 8001642:	2300      	movs	r3, #0
 8001644:	f7ff ffe7 	bl	8001616 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8001648:	480b      	ldr	r0, [pc, #44]	@ (8001678 <LoopForever+0x1e>)
 800164a:	490c      	ldr	r1, [pc, #48]	@ (800167c <LoopForever+0x22>)
 800164c:	2300      	movs	r3, #0
 800164e:	f7ff ffe8 	bl	8001622 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001652:	f006 f823 	bl	800769c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001656:	f7ff f9b9 	bl	80009cc <main>

0800165a <LoopForever>:

LoopForever:
  b LoopForever
 800165a:	e7fe      	b.n	800165a <LoopForever>
  ldr   r0, =_estack
 800165c:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8001660:	20000008 	.word	0x20000008
 8001664:	20000074 	.word	0x20000074
 8001668:	0800835c 	.word	0x0800835c
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800166c:	20030000 	.word	0x20030000
 8001670:	20030000 	.word	0x20030000
 8001674:	080083c8 	.word	0x080083c8
  INIT_BSS _sbss, _ebss
 8001678:	20000074 	.word	0x20000074
 800167c:	20001228 	.word	0x20001228

08001680 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001680:	e7fe      	b.n	8001680 <ADC1_IRQHandler>
	...

08001684 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800168a:	2300      	movs	r3, #0
 800168c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800168e:	4b0c      	ldr	r3, [pc, #48]	@ (80016c0 <HAL_Init+0x3c>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4a0b      	ldr	r2, [pc, #44]	@ (80016c0 <HAL_Init+0x3c>)
 8001694:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001698:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800169a:	2003      	movs	r0, #3
 800169c:	f000 f90f 	bl	80018be <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016a0:	200f      	movs	r0, #15
 80016a2:	f7ff fac7 	bl	8000c34 <HAL_InitTick>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d002      	beq.n	80016b2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80016ac:	2301      	movs	r3, #1
 80016ae:	71fb      	strb	r3, [r7, #7]
 80016b0:	e001      	b.n	80016b6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80016b2:	f7ff fa9b 	bl	8000bec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80016b6:	79fb      	ldrb	r3, [r7, #7]
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3708      	adds	r7, #8
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	58004000 	.word	0x58004000

080016c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80016c8:	4b06      	ldr	r3, [pc, #24]	@ (80016e4 <HAL_IncTick+0x20>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	461a      	mov	r2, r3
 80016ce:	4b06      	ldr	r3, [pc, #24]	@ (80016e8 <HAL_IncTick+0x24>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4413      	add	r3, r2
 80016d4:	4a04      	ldr	r2, [pc, #16]	@ (80016e8 <HAL_IncTick+0x24>)
 80016d6:	6013      	str	r3, [r2, #0]
}
 80016d8:	bf00      	nop
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	20000010 	.word	0x20000010
 80016e8:	20000384 	.word	0x20000384

080016ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  return uwTick;
 80016f0:	4b03      	ldr	r3, [pc, #12]	@ (8001700 <HAL_GetTick+0x14>)
 80016f2:	681b      	ldr	r3, [r3, #0]
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	20000384 	.word	0x20000384

08001704 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8001708:	4b03      	ldr	r3, [pc, #12]	@ (8001718 <HAL_GetTickPrio+0x14>)
 800170a:	681b      	ldr	r3, [r3, #0]
}
 800170c:	4618      	mov	r0, r3
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	2000000c 	.word	0x2000000c

0800171c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001724:	f7ff ffe2 	bl	80016ec <HAL_GetTick>
 8001728:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001734:	d005      	beq.n	8001742 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001736:	4b0a      	ldr	r3, [pc, #40]	@ (8001760 <HAL_Delay+0x44>)
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	461a      	mov	r2, r3
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	4413      	add	r3, r2
 8001740:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001742:	bf00      	nop
 8001744:	f7ff ffd2 	bl	80016ec <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	68fa      	ldr	r2, [r7, #12]
 8001750:	429a      	cmp	r2, r3
 8001752:	d8f7      	bhi.n	8001744 <HAL_Delay+0x28>
  {
  }
}
 8001754:	bf00      	nop
 8001756:	bf00      	nop
 8001758:	3710      	adds	r7, #16
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	20000010 	.word	0x20000010

08001764 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001764:	b480      	push	{r7}
 8001766:	b085      	sub	sp, #20
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	f003 0307 	and.w	r3, r3, #7
 8001772:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001774:	4b0c      	ldr	r3, [pc, #48]	@ (80017a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800177a:	68ba      	ldr	r2, [r7, #8]
 800177c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001780:	4013      	ands	r3, r2
 8001782:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800178c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001790:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001794:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001796:	4a04      	ldr	r2, [pc, #16]	@ (80017a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	60d3      	str	r3, [r2, #12]
}
 800179c:	bf00      	nop
 800179e:	3714      	adds	r7, #20
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr
 80017a8:	e000ed00 	.word	0xe000ed00

080017ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017b0:	4b04      	ldr	r3, [pc, #16]	@ (80017c4 <__NVIC_GetPriorityGrouping+0x18>)
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	0a1b      	lsrs	r3, r3, #8
 80017b6:	f003 0307 	and.w	r3, r3, #7
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr
 80017c4:	e000ed00 	.word	0xe000ed00

080017c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	db0b      	blt.n	80017f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017da:	79fb      	ldrb	r3, [r7, #7]
 80017dc:	f003 021f 	and.w	r2, r3, #31
 80017e0:	4907      	ldr	r1, [pc, #28]	@ (8001800 <__NVIC_EnableIRQ+0x38>)
 80017e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e6:	095b      	lsrs	r3, r3, #5
 80017e8:	2001      	movs	r0, #1
 80017ea:	fa00 f202 	lsl.w	r2, r0, r2
 80017ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80017f2:	bf00      	nop
 80017f4:	370c      	adds	r7, #12
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	e000e100 	.word	0xe000e100

08001804 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	6039      	str	r1, [r7, #0]
 800180e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001810:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001814:	2b00      	cmp	r3, #0
 8001816:	db0a      	blt.n	800182e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	b2da      	uxtb	r2, r3
 800181c:	490c      	ldr	r1, [pc, #48]	@ (8001850 <__NVIC_SetPriority+0x4c>)
 800181e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001822:	0112      	lsls	r2, r2, #4
 8001824:	b2d2      	uxtb	r2, r2
 8001826:	440b      	add	r3, r1
 8001828:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800182c:	e00a      	b.n	8001844 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	b2da      	uxtb	r2, r3
 8001832:	4908      	ldr	r1, [pc, #32]	@ (8001854 <__NVIC_SetPriority+0x50>)
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	f003 030f 	and.w	r3, r3, #15
 800183a:	3b04      	subs	r3, #4
 800183c:	0112      	lsls	r2, r2, #4
 800183e:	b2d2      	uxtb	r2, r2
 8001840:	440b      	add	r3, r1
 8001842:	761a      	strb	r2, [r3, #24]
}
 8001844:	bf00      	nop
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr
 8001850:	e000e100 	.word	0xe000e100
 8001854:	e000ed00 	.word	0xe000ed00

08001858 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001858:	b480      	push	{r7}
 800185a:	b089      	sub	sp, #36	@ 0x24
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	60b9      	str	r1, [r7, #8]
 8001862:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	f003 0307 	and.w	r3, r3, #7
 800186a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	f1c3 0307 	rsb	r3, r3, #7
 8001872:	2b04      	cmp	r3, #4
 8001874:	bf28      	it	cs
 8001876:	2304      	movcs	r3, #4
 8001878:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	3304      	adds	r3, #4
 800187e:	2b06      	cmp	r3, #6
 8001880:	d902      	bls.n	8001888 <NVIC_EncodePriority+0x30>
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	3b03      	subs	r3, #3
 8001886:	e000      	b.n	800188a <NVIC_EncodePriority+0x32>
 8001888:	2300      	movs	r3, #0
 800188a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800188c:	f04f 32ff 	mov.w	r2, #4294967295
 8001890:	69bb      	ldr	r3, [r7, #24]
 8001892:	fa02 f303 	lsl.w	r3, r2, r3
 8001896:	43da      	mvns	r2, r3
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	401a      	ands	r2, r3
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018a0:	f04f 31ff 	mov.w	r1, #4294967295
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	fa01 f303 	lsl.w	r3, r1, r3
 80018aa:	43d9      	mvns	r1, r3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018b0:	4313      	orrs	r3, r2
         );
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3724      	adds	r7, #36	@ 0x24
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr

080018be <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018be:	b580      	push	{r7, lr}
 80018c0:	b082      	sub	sp, #8
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f7ff ff4c 	bl	8001764 <__NVIC_SetPriorityGrouping>
}
 80018cc:	bf00      	nop
 80018ce:	3708      	adds	r7, #8
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b086      	sub	sp, #24
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4603      	mov	r3, r0
 80018dc:	60b9      	str	r1, [r7, #8]
 80018de:	607a      	str	r2, [r7, #4]
 80018e0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80018e2:	f7ff ff63 	bl	80017ac <__NVIC_GetPriorityGrouping>
 80018e6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018e8:	687a      	ldr	r2, [r7, #4]
 80018ea:	68b9      	ldr	r1, [r7, #8]
 80018ec:	6978      	ldr	r0, [r7, #20]
 80018ee:	f7ff ffb3 	bl	8001858 <NVIC_EncodePriority>
 80018f2:	4602      	mov	r2, r0
 80018f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018f8:	4611      	mov	r1, r2
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7ff ff82 	bl	8001804 <__NVIC_SetPriority>
}
 8001900:	bf00      	nop
 8001902:	3718      	adds	r7, #24
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}

08001908 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	4603      	mov	r3, r0
 8001910:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001916:	4618      	mov	r0, r3
 8001918:	f7ff ff56 	bl	80017c8 <__NVIC_EnableIRQ>
}
 800191c:	bf00      	nop
 800191e:	3708      	adds	r7, #8
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}

08001924 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001924:	b480      	push	{r7}
 8001926:	b087      	sub	sp, #28
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
 800192c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800192e:	2300      	movs	r3, #0
 8001930:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001932:	e14c      	b.n	8001bce <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	2101      	movs	r1, #1
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	fa01 f303 	lsl.w	r3, r1, r3
 8001940:	4013      	ands	r3, r2
 8001942:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	2b00      	cmp	r3, #0
 8001948:	f000 813e 	beq.w	8001bc8 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	f003 0303 	and.w	r3, r3, #3
 8001954:	2b01      	cmp	r3, #1
 8001956:	d005      	beq.n	8001964 <HAL_GPIO_Init+0x40>
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f003 0303 	and.w	r3, r3, #3
 8001960:	2b02      	cmp	r3, #2
 8001962:	d130      	bne.n	80019c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	005b      	lsls	r3, r3, #1
 800196e:	2203      	movs	r2, #3
 8001970:	fa02 f303 	lsl.w	r3, r2, r3
 8001974:	43db      	mvns	r3, r3
 8001976:	693a      	ldr	r2, [r7, #16]
 8001978:	4013      	ands	r3, r2
 800197a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	68da      	ldr	r2, [r3, #12]
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	005b      	lsls	r3, r3, #1
 8001984:	fa02 f303 	lsl.w	r3, r2, r3
 8001988:	693a      	ldr	r2, [r7, #16]
 800198a:	4313      	orrs	r3, r2
 800198c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	693a      	ldr	r2, [r7, #16]
 8001992:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800199a:	2201      	movs	r2, #1
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	fa02 f303 	lsl.w	r3, r2, r3
 80019a2:	43db      	mvns	r3, r3
 80019a4:	693a      	ldr	r2, [r7, #16]
 80019a6:	4013      	ands	r3, r2
 80019a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	091b      	lsrs	r3, r3, #4
 80019b0:	f003 0201 	and.w	r2, r3, #1
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ba:	693a      	ldr	r2, [r7, #16]
 80019bc:	4313      	orrs	r3, r2
 80019be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	693a      	ldr	r2, [r7, #16]
 80019c4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	f003 0303 	and.w	r3, r3, #3
 80019ce:	2b03      	cmp	r3, #3
 80019d0:	d017      	beq.n	8001a02 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	68db      	ldr	r3, [r3, #12]
 80019d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	2203      	movs	r2, #3
 80019de:	fa02 f303 	lsl.w	r3, r2, r3
 80019e2:	43db      	mvns	r3, r3
 80019e4:	693a      	ldr	r2, [r7, #16]
 80019e6:	4013      	ands	r3, r2
 80019e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	689a      	ldr	r2, [r3, #8]
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	005b      	lsls	r3, r3, #1
 80019f2:	fa02 f303 	lsl.w	r3, r2, r3
 80019f6:	693a      	ldr	r2, [r7, #16]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	693a      	ldr	r2, [r7, #16]
 8001a00:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	f003 0303 	and.w	r3, r3, #3
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d123      	bne.n	8001a56 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	08da      	lsrs	r2, r3, #3
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	3208      	adds	r2, #8
 8001a16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a1a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	f003 0307 	and.w	r3, r3, #7
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	220f      	movs	r2, #15
 8001a26:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2a:	43db      	mvns	r3, r3
 8001a2c:	693a      	ldr	r2, [r7, #16]
 8001a2e:	4013      	ands	r3, r2
 8001a30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	691a      	ldr	r2, [r3, #16]
 8001a36:	697b      	ldr	r3, [r7, #20]
 8001a38:	f003 0307 	and.w	r3, r3, #7
 8001a3c:	009b      	lsls	r3, r3, #2
 8001a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a42:	693a      	ldr	r2, [r7, #16]
 8001a44:	4313      	orrs	r3, r2
 8001a46:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	08da      	lsrs	r2, r3, #3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	3208      	adds	r2, #8
 8001a50:	6939      	ldr	r1, [r7, #16]
 8001a52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	005b      	lsls	r3, r3, #1
 8001a60:	2203      	movs	r2, #3
 8001a62:	fa02 f303 	lsl.w	r3, r2, r3
 8001a66:	43db      	mvns	r3, r3
 8001a68:	693a      	ldr	r2, [r7, #16]
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	f003 0203 	and.w	r2, r3, #3
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	005b      	lsls	r3, r3, #1
 8001a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7e:	693a      	ldr	r2, [r7, #16]
 8001a80:	4313      	orrs	r3, r2
 8001a82:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	693a      	ldr	r2, [r7, #16]
 8001a88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	f000 8098 	beq.w	8001bc8 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001a98:	4a54      	ldr	r2, [pc, #336]	@ (8001bec <HAL_GPIO_Init+0x2c8>)
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	089b      	lsrs	r3, r3, #2
 8001a9e:	3302      	adds	r3, #2
 8001aa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aa4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	f003 0303 	and.w	r3, r3, #3
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	220f      	movs	r2, #15
 8001ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab4:	43db      	mvns	r3, r3
 8001ab6:	693a      	ldr	r2, [r7, #16]
 8001ab8:	4013      	ands	r3, r2
 8001aba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001ac2:	d019      	beq.n	8001af8 <HAL_GPIO_Init+0x1d4>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	4a4a      	ldr	r2, [pc, #296]	@ (8001bf0 <HAL_GPIO_Init+0x2cc>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d013      	beq.n	8001af4 <HAL_GPIO_Init+0x1d0>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	4a49      	ldr	r2, [pc, #292]	@ (8001bf4 <HAL_GPIO_Init+0x2d0>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d00d      	beq.n	8001af0 <HAL_GPIO_Init+0x1cc>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	4a48      	ldr	r2, [pc, #288]	@ (8001bf8 <HAL_GPIO_Init+0x2d4>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d007      	beq.n	8001aec <HAL_GPIO_Init+0x1c8>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	4a47      	ldr	r2, [pc, #284]	@ (8001bfc <HAL_GPIO_Init+0x2d8>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d101      	bne.n	8001ae8 <HAL_GPIO_Init+0x1c4>
 8001ae4:	2304      	movs	r3, #4
 8001ae6:	e008      	b.n	8001afa <HAL_GPIO_Init+0x1d6>
 8001ae8:	2307      	movs	r3, #7
 8001aea:	e006      	b.n	8001afa <HAL_GPIO_Init+0x1d6>
 8001aec:	2303      	movs	r3, #3
 8001aee:	e004      	b.n	8001afa <HAL_GPIO_Init+0x1d6>
 8001af0:	2302      	movs	r3, #2
 8001af2:	e002      	b.n	8001afa <HAL_GPIO_Init+0x1d6>
 8001af4:	2301      	movs	r3, #1
 8001af6:	e000      	b.n	8001afa <HAL_GPIO_Init+0x1d6>
 8001af8:	2300      	movs	r3, #0
 8001afa:	697a      	ldr	r2, [r7, #20]
 8001afc:	f002 0203 	and.w	r2, r2, #3
 8001b00:	0092      	lsls	r2, r2, #2
 8001b02:	4093      	lsls	r3, r2
 8001b04:	693a      	ldr	r2, [r7, #16]
 8001b06:	4313      	orrs	r3, r2
 8001b08:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b0a:	4938      	ldr	r1, [pc, #224]	@ (8001bec <HAL_GPIO_Init+0x2c8>)
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	089b      	lsrs	r3, r3, #2
 8001b10:	3302      	adds	r3, #2
 8001b12:	693a      	ldr	r2, [r7, #16]
 8001b14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b18:	4b39      	ldr	r3, [pc, #228]	@ (8001c00 <HAL_GPIO_Init+0x2dc>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	43db      	mvns	r3, r3
 8001b22:	693a      	ldr	r2, [r7, #16]
 8001b24:	4013      	ands	r3, r2
 8001b26:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d003      	beq.n	8001b3c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001b34:	693a      	ldr	r2, [r7, #16]
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b3c:	4a30      	ldr	r2, [pc, #192]	@ (8001c00 <HAL_GPIO_Init+0x2dc>)
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001b42:	4b2f      	ldr	r3, [pc, #188]	@ (8001c00 <HAL_GPIO_Init+0x2dc>)
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	43db      	mvns	r3, r3
 8001b4c:	693a      	ldr	r2, [r7, #16]
 8001b4e:	4013      	ands	r3, r2
 8001b50:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d003      	beq.n	8001b66 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001b5e:	693a      	ldr	r2, [r7, #16]
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	4313      	orrs	r3, r2
 8001b64:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b66:	4a26      	ldr	r2, [pc, #152]	@ (8001c00 <HAL_GPIO_Init+0x2dc>)
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001b6c:	4b24      	ldr	r3, [pc, #144]	@ (8001c00 <HAL_GPIO_Init+0x2dc>)
 8001b6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	43db      	mvns	r3, r3
 8001b78:	693a      	ldr	r2, [r7, #16]
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d003      	beq.n	8001b92 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001b8a:	693a      	ldr	r2, [r7, #16]
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001b92:	4a1b      	ldr	r2, [pc, #108]	@ (8001c00 <HAL_GPIO_Init+0x2dc>)
 8001b94:	693b      	ldr	r3, [r7, #16]
 8001b96:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8001b9a:	4b19      	ldr	r3, [pc, #100]	@ (8001c00 <HAL_GPIO_Init+0x2dc>)
 8001b9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001ba0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	43db      	mvns	r3, r3
 8001ba6:	693a      	ldr	r2, [r7, #16]
 8001ba8:	4013      	ands	r3, r2
 8001baa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d003      	beq.n	8001bc0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001bb8:	693a      	ldr	r2, [r7, #16]
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001bc0:	4a0f      	ldr	r2, [pc, #60]	@ (8001c00 <HAL_GPIO_Init+0x2dc>)
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	3301      	adds	r3, #1
 8001bcc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	f47f aeab 	bne.w	8001934 <HAL_GPIO_Init+0x10>
  }
}
 8001bde:	bf00      	nop
 8001be0:	bf00      	nop
 8001be2:	371c      	adds	r7, #28
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr
 8001bec:	40010000 	.word	0x40010000
 8001bf0:	48000400 	.word	0x48000400
 8001bf4:	48000800 	.word	0x48000800
 8001bf8:	48000c00 	.word	0x48000c00
 8001bfc:	48001000 	.word	0x48001000
 8001c00:	58000800 	.word	0x58000800

08001c04 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d101      	bne.n	8001c16 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e08d      	b.n	8001d32 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d106      	bne.n	8001c30 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2200      	movs	r2, #0
 8001c26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	f7fe fd86 	bl	800073c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2224      	movs	r2, #36	@ 0x24
 8001c34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f022 0201 	bic.w	r2, r2, #1
 8001c46:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	685a      	ldr	r2, [r3, #4]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001c54:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	689a      	ldr	r2, [r3, #8]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001c64:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	68db      	ldr	r3, [r3, #12]
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	d107      	bne.n	8001c7e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	689a      	ldr	r2, [r3, #8]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001c7a:	609a      	str	r2, [r3, #8]
 8001c7c:	e006      	b.n	8001c8c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	689a      	ldr	r2, [r3, #8]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001c8a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d108      	bne.n	8001ca6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	685a      	ldr	r2, [r3, #4]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001ca2:	605a      	str	r2, [r3, #4]
 8001ca4:	e007      	b.n	8001cb6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	685a      	ldr	r2, [r3, #4]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001cb4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	6812      	ldr	r2, [r2, #0]
 8001cc0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001cc4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001cc8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	68da      	ldr	r2, [r3, #12]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001cd8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	691a      	ldr	r2, [r3, #16]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	695b      	ldr	r3, [r3, #20]
 8001ce2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	699b      	ldr	r3, [r3, #24]
 8001cea:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	430a      	orrs	r2, r1
 8001cf2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	69d9      	ldr	r1, [r3, #28]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6a1a      	ldr	r2, [r3, #32]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	430a      	orrs	r2, r1
 8001d02:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f042 0201 	orr.w	r2, r2, #1
 8001d12:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2200      	movs	r2, #0
 8001d18:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2220      	movs	r2, #32
 8001d1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2200      	movs	r2, #0
 8001d26:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001d30:	2300      	movs	r3, #0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}

08001d3a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001d3a:	b480      	push	{r7}
 8001d3c:	b083      	sub	sp, #12
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6078      	str	r0, [r7, #4]
 8001d42:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	2b20      	cmp	r3, #32
 8001d4e:	d138      	bne.n	8001dc2 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d101      	bne.n	8001d5e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	e032      	b.n	8001dc4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2201      	movs	r2, #1
 8001d62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2224      	movs	r2, #36	@ 0x24
 8001d6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f022 0201 	bic.w	r2, r2, #1
 8001d7c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001d8c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	6819      	ldr	r1, [r3, #0]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	683a      	ldr	r2, [r7, #0]
 8001d9a:	430a      	orrs	r2, r1
 8001d9c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f042 0201 	orr.w	r2, r2, #1
 8001dac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2220      	movs	r2, #32
 8001db2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2200      	movs	r2, #0
 8001dba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	e000      	b.n	8001dc4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001dc2:	2302      	movs	r3, #2
  }
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr

08001dd0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b085      	sub	sp, #20
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	2b20      	cmp	r3, #32
 8001de4:	d139      	bne.n	8001e5a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d101      	bne.n	8001df4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001df0:	2302      	movs	r3, #2
 8001df2:	e033      	b.n	8001e5c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2201      	movs	r2, #1
 8001df8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2224      	movs	r2, #36	@ 0x24
 8001e00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f022 0201 	bic.w	r2, r2, #1
 8001e12:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001e22:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	021b      	lsls	r3, r3, #8
 8001e28:	68fa      	ldr	r2, [r7, #12]
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	68fa      	ldr	r2, [r7, #12]
 8001e34:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f042 0201 	orr.w	r2, r2, #1
 8001e44:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2220      	movs	r2, #32
 8001e4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2200      	movs	r2, #0
 8001e52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001e56:	2300      	movs	r3, #0
 8001e58:	e000      	b.n	8001e5c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001e5a:	2302      	movs	r3, #2
  }
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3714      	adds	r7, #20
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d101      	bne.n	8001e7a <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e08f      	b.n	8001f9a <HAL_LPTIM_Init+0x132>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8001e86:	b2db      	uxtb	r3, r3
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d106      	bne.n	8001e9a <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f7fe fd41 	bl	800091c <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2202      	movs	r2, #2
 8001e9e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	2b01      	cmp	r3, #1
 8001eb0:	d004      	beq.n	8001ebc <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eb6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001eba:	d103      	bne.n	8001ec4 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	f023 031e 	bic.w	r3, r3, #30
 8001ec2:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	695b      	ldr	r3, [r3, #20]
 8001ec8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d005      	beq.n	8001edc <HAL_LPTIM_Init+0x74>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8001ed6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8001eda:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8001edc:	68fa      	ldr	r2, [r7, #12]
 8001ede:	4b31      	ldr	r3, [pc, #196]	@ (8001fa4 <HAL_LPTIM_Init+0x13c>)
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8001eec:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8001ef2:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 8001ef8:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8001efe:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8001f00:	68fa      	ldr	r2, [r7, #12]
 8001f02:	4313      	orrs	r3, r2
 8001f04:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d107      	bne.n	8001f1e <HAL_LPTIM_Init+0xb6>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8001f16:	4313      	orrs	r3, r2
 8001f18:	68fa      	ldr	r2, [r7, #12]
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d004      	beq.n	8001f30 <HAL_LPTIM_Init+0xc8>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f2a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001f2e:	d107      	bne.n	8001f40 <HAL_LPTIM_Init+0xd8>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	68fa      	ldr	r2, [r7, #12]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	695b      	ldr	r3, [r3, #20]
 8001f44:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d00a      	beq.n	8001f62 <HAL_LPTIM_Init+0xfa>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8001f54:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8001f5a:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8001f5c:	68fa      	ldr	r2, [r7, #12]
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	68fa      	ldr	r2, [r7, #12]
 8001f68:	60da      	str	r2, [r3, #12]
#if defined(LPTIM_OR_OR)

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a0e      	ldr	r2, [pc, #56]	@ (8001fa8 <HAL_LPTIM_Init+0x140>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d108      	bne.n	8001f86 <HAL_LPTIM_Init+0x11e>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	430a      	orrs	r2, r1
 8001f82:	621a      	str	r2, [r3, #32]
 8001f84:	e004      	b.n	8001f90 <HAL_LPTIM_Init+0x128>
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	687a      	ldr	r2, [r7, #4]
 8001f8c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001f8e:	621a      	str	r2, [r3, #32]
  }
#endif /* LPTIM_OR_OR */

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2201      	movs	r2, #1
 8001f94:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8001f98:	2300      	movs	r3, #0
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3710      	adds	r7, #16
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	ff19f1fe 	.word	0xff19f1fe
 8001fa8:	40007c00 	.word	0x40007c00

08001fac <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001fb0:	4b05      	ldr	r3, [pc, #20]	@ (8001fc8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a04      	ldr	r2, [pc, #16]	@ (8001fc8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001fb6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fba:	6013      	str	r3, [r2, #0]
}
 8001fbc:	bf00      	nop
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	58000400 	.word	0x58000400

08001fcc <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8001fd0:	4b04      	ldr	r3, [pc, #16]	@ (8001fe4 <HAL_PWREx_GetVoltageRange+0x18>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	58000400 	.word	0x58000400

08001fe8 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001fec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ff6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001ffa:	d101      	bne.n	8002000 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e000      	b.n	8002002 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8002000:	2300      	movs	r3, #0
}
 8002002:	4618      	mov	r0, r3
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr

0800200c <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8002010:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800201a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800201e:	6013      	str	r3, [r2, #0]
}
 8002020:	bf00      	nop
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr

0800202a <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 800202a:	b480      	push	{r7}
 800202c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800202e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002038:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800203c:	6013      	str	r3, [r2, #0]
}
 800203e:	bf00      	nop
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800204c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002056:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800205a:	d101      	bne.n	8002060 <LL_RCC_HSE_IsReady+0x18>
 800205c:	2301      	movs	r3, #1
 800205e:	e000      	b.n	8002062 <LL_RCC_HSE_IsReady+0x1a>
 8002060:	2300      	movs	r3, #0
}
 8002062:	4618      	mov	r0, r3
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002070:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800207a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800207e:	6013      	str	r3, [r2, #0]
}
 8002080:	bf00      	nop
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr

0800208a <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 800208a:	b480      	push	{r7}
 800208c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800208e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002098:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800209c:	6013      	str	r3, [r2, #0]
}
 800209e:	bf00      	nop
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80020ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020ba:	d101      	bne.n	80020c0 <LL_RCC_HSI_IsReady+0x18>
 80020bc:	2301      	movs	r3, #1
 80020be:	e000      	b.n	80020c2 <LL_RCC_HSI_IsReady+0x1a>
 80020c0:	2300      	movs	r3, #0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr

080020cc <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80020d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	061b      	lsls	r3, r3, #24
 80020e2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80020e6:	4313      	orrs	r3, r2
 80020e8:	604b      	str	r3, [r1, #4]
}
 80020ea:	bf00      	nop
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr

080020f6 <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 80020f6:	b480      	push	{r7}
 80020f8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80020fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002102:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002106:	f043 0301 	orr.w	r3, r3, #1
 800210a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800210e:	bf00      	nop
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800211c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002120:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002124:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002128:	f023 0301 	bic.w	r3, r3, #1
 800212c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8002130:	bf00      	nop
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr

0800213a <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 800213a:	b480      	push	{r7}
 800213c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800213e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002142:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002146:	f003 0302 	and.w	r3, r3, #2
 800214a:	2b02      	cmp	r3, #2
 800214c:	d101      	bne.n	8002152 <LL_RCC_HSI48_IsReady+0x18>
 800214e:	2301      	movs	r3, #1
 8002150:	e000      	b.n	8002154 <LL_RCC_HSI48_IsReady+0x1a>
 8002152:	2300      	movs	r3, #0
}
 8002154:	4618      	mov	r0, r3
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr

0800215e <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 800215e:	b480      	push	{r7}
 8002160:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002162:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002166:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800216a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800216e:	f043 0301 	orr.w	r3, r3, #1
 8002172:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002176:	bf00      	nop
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr

08002180 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002184:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002188:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800218c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002190:	f023 0301 	bic.w	r3, r3, #1
 8002194:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002198:	bf00      	nop
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr

080021a2 <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 80021a2:	b480      	push	{r7}
 80021a4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80021a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021ae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80021b2:	f043 0304 	orr.w	r3, r3, #4
 80021b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80021ba:	bf00      	nop
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80021c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021d0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80021d4:	f023 0304 	bic.w	r3, r3, #4
 80021d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80021dc:	bf00      	nop
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr

080021e6 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80021e6:	b480      	push	{r7}
 80021e8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80021ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021f2:	f003 0302 	and.w	r3, r3, #2
 80021f6:	2b02      	cmp	r3, #2
 80021f8:	d101      	bne.n	80021fe <LL_RCC_LSE_IsReady+0x18>
 80021fa:	2301      	movs	r3, #1
 80021fc:	e000      	b.n	8002200 <LL_RCC_LSE_IsReady+0x1a>
 80021fe:	2300      	movs	r3, #0
}
 8002200:	4618      	mov	r0, r3
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr

0800220a <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 800220a:	b480      	push	{r7}
 800220c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800220e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002212:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002216:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800221a:	f043 0301 	orr.w	r3, r3, #1
 800221e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002222:	bf00      	nop
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr

0800222c <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8002230:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002234:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002238:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800223c:	f023 0301 	bic.w	r3, r3, #1
 8002240:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002244:	bf00      	nop
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr

0800224e <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 800224e:	b480      	push	{r7}
 8002250:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8002252:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002256:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800225a:	f003 0302 	and.w	r3, r3, #2
 800225e:	2b02      	cmp	r3, #2
 8002260:	d101      	bne.n	8002266 <LL_RCC_LSI1_IsReady+0x18>
 8002262:	2301      	movs	r3, #1
 8002264:	e000      	b.n	8002268 <LL_RCC_LSI1_IsReady+0x1a>
 8002266:	2300      	movs	r3, #0
}
 8002268:	4618      	mov	r0, r3
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr

08002272 <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 8002272:	b480      	push	{r7}
 8002274:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8002276:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800227a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800227e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002282:	f043 0304 	orr.w	r3, r3, #4
 8002286:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800228a:	bf00      	nop
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr

08002294 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8002298:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800229c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022a0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022a4:	f023 0304 	bic.w	r3, r3, #4
 80022a8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80022ac:	bf00      	nop
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr

080022b6 <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 80022b6:	b480      	push	{r7}
 80022b8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 80022ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022c2:	f003 0308 	and.w	r3, r3, #8
 80022c6:	2b08      	cmp	r3, #8
 80022c8:	d101      	bne.n	80022ce <LL_RCC_LSI2_IsReady+0x18>
 80022ca:	2301      	movs	r3, #1
 80022cc:	e000      	b.n	80022d0 <LL_RCC_LSI2_IsReady+0x1a>
 80022ce:	2300      	movs	r3, #0
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr

080022da <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 80022da:	b480      	push	{r7}
 80022dc:	b083      	sub	sp, #12
 80022de:	af00      	add	r7, sp, #0
 80022e0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 80022e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022ea:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	021b      	lsls	r3, r3, #8
 80022f2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80022f6:	4313      	orrs	r3, r2
 80022f8:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 80022fc:	bf00      	nop
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr

08002308 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800230c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002316:	f043 0301 	orr.w	r3, r3, #1
 800231a:	6013      	str	r3, [r2, #0]
}
 800231c:	bf00      	nop
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr

08002326 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8002326:	b480      	push	{r7}
 8002328:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800232a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002334:	f023 0301 	bic.w	r3, r3, #1
 8002338:	6013      	str	r3, [r2, #0]
}
 800233a:	bf00      	nop
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr

08002344 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8002348:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0302 	and.w	r3, r3, #2
 8002352:	2b02      	cmp	r3, #2
 8002354:	d101      	bne.n	800235a <LL_RCC_MSI_IsReady+0x16>
 8002356:	2301      	movs	r3, #1
 8002358:	e000      	b.n	800235c <LL_RCC_MSI_IsReady+0x18>
 800235a:	2300      	movs	r3, #0
}
 800235c:	4618      	mov	r0, r3
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr

08002366 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8002366:	b480      	push	{r7}
 8002368:	b083      	sub	sp, #12
 800236a:	af00      	add	r7, sp, #0
 800236c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800236e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002378:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	4313      	orrs	r3, r2
 8002380:	600b      	str	r3, [r1, #0]
}
 8002382:	bf00      	nop
 8002384:	370c      	adds	r7, #12
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr

0800238e <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 800238e:	b480      	push	{r7}
 8002390:	b083      	sub	sp, #12
 8002392:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8002394:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800239e:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2bb0      	cmp	r3, #176	@ 0xb0
 80023a4:	d901      	bls.n	80023aa <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 80023a6:	23b0      	movs	r3, #176	@ 0xb0
 80023a8:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 80023aa:	687b      	ldr	r3, [r7, #4]
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	370c      	adds	r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80023c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	021b      	lsls	r3, r3, #8
 80023ce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80023d2:	4313      	orrs	r3, r2
 80023d4:	604b      	str	r3, [r1, #4]
}
 80023d6:	bf00      	nop
 80023d8:	370c      	adds	r7, #12
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr

080023e2 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80023e2:	b480      	push	{r7}
 80023e4:	b083      	sub	sp, #12
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80023ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	f023 0203 	bic.w	r2, r3, #3
 80023f4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	4313      	orrs	r3, r2
 80023fc:	608b      	str	r3, [r1, #8]
}
 80023fe:	bf00      	nop
 8002400:	370c      	adds	r7, #12
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr

0800240a <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800240a:	b480      	push	{r7}
 800240c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800240e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	f003 030c 	and.w	r3, r3, #12
}
 8002418:	4618      	mov	r0, r3
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr

08002422 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002422:	b480      	push	{r7}
 8002424:	b083      	sub	sp, #12
 8002426:	af00      	add	r7, sp, #0
 8002428:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800242a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002434:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	4313      	orrs	r3, r2
 800243c:	608b      	str	r3, [r1, #8]
}
 800243e:	bf00      	nop
 8002440:	370c      	adds	r7, #12
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr

0800244a <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800244a:	b480      	push	{r7}
 800244c:	b083      	sub	sp, #12
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8002452:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002456:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800245a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800245e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4313      	orrs	r3, r2
 8002466:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800246a:	bf00      	nop
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr

08002476 <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8002476:	b480      	push	{r7}
 8002478:	b083      	sub	sp, #12
 800247a:	af00      	add	r7, sp, #0
 800247c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800247e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002482:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002486:	f023 020f 	bic.w	r2, r3, #15
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	091b      	lsrs	r3, r3, #4
 800248e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002492:	4313      	orrs	r3, r2
 8002494:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8002498:	bf00      	nop
 800249a:	370c      	adds	r7, #12
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr

080024a4 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80024ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80024b6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4313      	orrs	r3, r2
 80024be:	608b      	str	r3, [r1, #8]
}
 80024c0:	bf00      	nop
 80024c2:	370c      	adds	r7, #12
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr

080024cc <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b083      	sub	sp, #12
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80024d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80024de:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	4313      	orrs	r3, r2
 80024e6:	608b      	str	r3, [r1, #8]
}
 80024e8:	bf00      	nop
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr

080024f4 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80024f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002502:	4618      	mov	r0, r3
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr

0800250c <LL_C2_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 8002510:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002514:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002518:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800251c:	4618      	mov	r0, r3
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr

08002526 <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 8002526:	b480      	push	{r7}
 8002528:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800252a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800252e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002532:	011b      	lsls	r3, r3, #4
 8002534:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002538:	4618      	mov	r0, r3
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr

08002542 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002542:	b480      	push	{r7}
 8002544:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002546:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800254a:	689b      	ldr	r3, [r3, #8]
 800254c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8002550:	4618      	mov	r0, r3
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr

0800255a <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800255a:	b480      	push	{r7}
 800255c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800255e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8002568:	4618      	mov	r0, r3
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr

08002572 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002572:	b480      	push	{r7}
 8002574:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002576:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002580:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002584:	6013      	str	r3, [r2, #0]
}
 8002586:	bf00      	nop
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002594:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800259e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80025a2:	6013      	str	r3, [r2, #0]
}
 80025a4:	bf00      	nop
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr

080025ae <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80025ae:	b480      	push	{r7}
 80025b0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80025b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80025c0:	d101      	bne.n	80025c6 <LL_RCC_PLL_IsReady+0x18>
 80025c2:	2301      	movs	r3, #1
 80025c4:	e000      	b.n	80025c8 <LL_RCC_PLL_IsReady+0x1a>
 80025c6:	2300      	movs	r3, #0
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr

080025d2 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80025d2:	b480      	push	{r7}
 80025d4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80025d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	0a1b      	lsrs	r3, r3, #8
 80025de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr

080025ec <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80025f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025f4:	68db      	ldr	r3, [r3, #12]
 80025f6:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr

08002604 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002608:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800260c:	68db      	ldr	r3, [r3, #12]
 800260e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8002612:	4618      	mov	r0, r3
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr

0800261c <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002620:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002624:	68db      	ldr	r3, [r3, #12]
 8002626:	f003 0303 	and.w	r3, r3, #3
}
 800262a:	4618      	mov	r0, r3
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr

08002634 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8002638:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002642:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002646:	d101      	bne.n	800264c <LL_RCC_IsActiveFlag_HPRE+0x18>
 8002648:	2301      	movs	r3, #1
 800264a:	e000      	b.n	800264e <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800264c:	2300      	movs	r3, #0
}
 800264e:	4618      	mov	r0, r3
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr

08002658 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800265c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002660:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002664:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002668:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800266c:	d101      	bne.n	8002672 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800266e:	2301      	movs	r3, #1
 8002670:	e000      	b.n	8002674 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8002672:	2300      	movs	r3, #0
}
 8002674:	4618      	mov	r0, r3
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr

0800267e <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800267e:	b480      	push	{r7}
 8002680:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8002682:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002686:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800268a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800268e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002692:	d101      	bne.n	8002698 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8002694:	2301      	movs	r3, #1
 8002696:	e000      	b.n	800269a <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8002698:	2300      	movs	r3, #0
}
 800269a:	4618      	mov	r0, r3
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr

080026a4 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80026a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80026b6:	d101      	bne.n	80026bc <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80026b8:	2301      	movs	r3, #1
 80026ba:	e000      	b.n	80026be <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80026bc:	2300      	movs	r3, #0
}
 80026be:	4618      	mov	r0, r3
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr

080026c8 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80026cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026d6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80026da:	d101      	bne.n	80026e0 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80026dc:	2301      	movs	r3, #1
 80026de:	e000      	b.n	80026e2 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80026e0:	2300      	movs	r3, #0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr

080026ec <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026ec:	b590      	push	{r4, r7, lr}
 80026ee:	b08d      	sub	sp, #52	@ 0x34
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d101      	bne.n	80026fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e363      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0320 	and.w	r3, r3, #32
 8002706:	2b00      	cmp	r3, #0
 8002708:	f000 808d 	beq.w	8002826 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800270c:	f7ff fe7d 	bl	800240a <LL_RCC_GetSysClkSource>
 8002710:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002712:	f7ff ff83 	bl	800261c <LL_RCC_PLL_GetMainSource>
 8002716:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002718:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800271a:	2b00      	cmp	r3, #0
 800271c:	d005      	beq.n	800272a <HAL_RCC_OscConfig+0x3e>
 800271e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002720:	2b0c      	cmp	r3, #12
 8002722:	d147      	bne.n	80027b4 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8002724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002726:	2b01      	cmp	r3, #1
 8002728:	d144      	bne.n	80027b4 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	69db      	ldr	r3, [r3, #28]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d101      	bne.n	8002736 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	e347      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800273a:	f7ff fe28 	bl	800238e <LL_RCC_MSI_GetRange>
 800273e:	4603      	mov	r3, r0
 8002740:	429c      	cmp	r4, r3
 8002742:	d914      	bls.n	800276e <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002748:	4618      	mov	r0, r3
 800274a:	f000 fd61 	bl	8003210 <RCC_SetFlashLatencyFromMSIRange>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d001      	beq.n	8002758 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	e336      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800275c:	4618      	mov	r0, r3
 800275e:	f7ff fe02 	bl	8002366 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6a1b      	ldr	r3, [r3, #32]
 8002766:	4618      	mov	r0, r3
 8002768:	f7ff fe26 	bl	80023b8 <LL_RCC_MSI_SetCalibTrimming>
 800276c:	e013      	b.n	8002796 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002772:	4618      	mov	r0, r3
 8002774:	f7ff fdf7 	bl	8002366 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6a1b      	ldr	r3, [r3, #32]
 800277c:	4618      	mov	r0, r3
 800277e:	f7ff fe1b 	bl	80023b8 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002786:	4618      	mov	r0, r3
 8002788:	f000 fd42 	bl	8003210 <RCC_SetFlashLatencyFromMSIRange>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d001      	beq.n	8002796 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e317      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002796:	f000 fcc9 	bl	800312c <HAL_RCC_GetHCLKFreq>
 800279a:	4603      	mov	r3, r0
 800279c:	4aa4      	ldr	r2, [pc, #656]	@ (8002a30 <HAL_RCC_OscConfig+0x344>)
 800279e:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80027a0:	4ba4      	ldr	r3, [pc, #656]	@ (8002a34 <HAL_RCC_OscConfig+0x348>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4618      	mov	r0, r3
 80027a6:	f7fe fa45 	bl	8000c34 <HAL_InitTick>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d039      	beq.n	8002824 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	e308      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	69db      	ldr	r3, [r3, #28]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d01e      	beq.n	80027fa <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80027bc:	f7ff fda4 	bl	8002308 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80027c0:	f7fe ff94 	bl	80016ec <HAL_GetTick>
 80027c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80027c6:	e008      	b.n	80027da <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80027c8:	f7fe ff90 	bl	80016ec <HAL_GetTick>
 80027cc:	4602      	mov	r2, r0
 80027ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d901      	bls.n	80027da <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80027d6:	2303      	movs	r3, #3
 80027d8:	e2f5      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 80027da:	f7ff fdb3 	bl	8002344 <LL_RCC_MSI_IsReady>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d0f1      	beq.n	80027c8 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e8:	4618      	mov	r0, r3
 80027ea:	f7ff fdbc 	bl	8002366 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6a1b      	ldr	r3, [r3, #32]
 80027f2:	4618      	mov	r0, r3
 80027f4:	f7ff fde0 	bl	80023b8 <LL_RCC_MSI_SetCalibTrimming>
 80027f8:	e015      	b.n	8002826 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80027fa:	f7ff fd94 	bl	8002326 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80027fe:	f7fe ff75 	bl	80016ec <HAL_GetTick>
 8002802:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8002804:	e008      	b.n	8002818 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002806:	f7fe ff71 	bl	80016ec <HAL_GetTick>
 800280a:	4602      	mov	r2, r0
 800280c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800280e:	1ad3      	subs	r3, r2, r3
 8002810:	2b02      	cmp	r3, #2
 8002812:	d901      	bls.n	8002818 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002814:	2303      	movs	r3, #3
 8002816:	e2d6      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8002818:	f7ff fd94 	bl	8002344 <LL_RCC_MSI_IsReady>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d1f1      	bne.n	8002806 <HAL_RCC_OscConfig+0x11a>
 8002822:	e000      	b.n	8002826 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002824:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 0301 	and.w	r3, r3, #1
 800282e:	2b00      	cmp	r3, #0
 8002830:	d047      	beq.n	80028c2 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002832:	f7ff fdea 	bl	800240a <LL_RCC_GetSysClkSource>
 8002836:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002838:	f7ff fef0 	bl	800261c <LL_RCC_PLL_GetMainSource>
 800283c:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800283e:	6a3b      	ldr	r3, [r7, #32]
 8002840:	2b08      	cmp	r3, #8
 8002842:	d005      	beq.n	8002850 <HAL_RCC_OscConfig+0x164>
 8002844:	6a3b      	ldr	r3, [r7, #32]
 8002846:	2b0c      	cmp	r3, #12
 8002848:	d108      	bne.n	800285c <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	2b03      	cmp	r3, #3
 800284e:	d105      	bne.n	800285c <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d134      	bne.n	80028c2 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e2b4      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002864:	d102      	bne.n	800286c <HAL_RCC_OscConfig+0x180>
 8002866:	f7ff fbd1 	bl	800200c <LL_RCC_HSE_Enable>
 800286a:	e001      	b.n	8002870 <HAL_RCC_OscConfig+0x184>
 800286c:	f7ff fbdd 	bl	800202a <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d012      	beq.n	800289e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002878:	f7fe ff38 	bl	80016ec <HAL_GetTick>
 800287c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800287e:	e008      	b.n	8002892 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002880:	f7fe ff34 	bl	80016ec <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b64      	cmp	r3, #100	@ 0x64
 800288c:	d901      	bls.n	8002892 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e299      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8002892:	f7ff fbd9 	bl	8002048 <LL_RCC_HSE_IsReady>
 8002896:	4603      	mov	r3, r0
 8002898:	2b00      	cmp	r3, #0
 800289a:	d0f1      	beq.n	8002880 <HAL_RCC_OscConfig+0x194>
 800289c:	e011      	b.n	80028c2 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800289e:	f7fe ff25 	bl	80016ec <HAL_GetTick>
 80028a2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80028a4:	e008      	b.n	80028b8 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028a6:	f7fe ff21 	bl	80016ec <HAL_GetTick>
 80028aa:	4602      	mov	r2, r0
 80028ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ae:	1ad3      	subs	r3, r2, r3
 80028b0:	2b64      	cmp	r3, #100	@ 0x64
 80028b2:	d901      	bls.n	80028b8 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80028b4:	2303      	movs	r3, #3
 80028b6:	e286      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 80028b8:	f7ff fbc6 	bl	8002048 <LL_RCC_HSE_IsReady>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d1f1      	bne.n	80028a6 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 0302 	and.w	r3, r3, #2
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d04c      	beq.n	8002968 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028ce:	f7ff fd9c 	bl	800240a <LL_RCC_GetSysClkSource>
 80028d2:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80028d4:	f7ff fea2 	bl	800261c <LL_RCC_PLL_GetMainSource>
 80028d8:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	2b04      	cmp	r3, #4
 80028de:	d005      	beq.n	80028ec <HAL_RCC_OscConfig+0x200>
 80028e0:	69bb      	ldr	r3, [r7, #24]
 80028e2:	2b0c      	cmp	r3, #12
 80028e4:	d10e      	bne.n	8002904 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	d10b      	bne.n	8002904 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d101      	bne.n	80028f8 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	e266      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	691b      	ldr	r3, [r3, #16]
 80028fc:	4618      	mov	r0, r3
 80028fe:	f7ff fbe5 	bl	80020cc <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002902:	e031      	b.n	8002968 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d019      	beq.n	8002940 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800290c:	f7ff fbae 	bl	800206c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002910:	f7fe feec 	bl	80016ec <HAL_GetTick>
 8002914:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8002916:	e008      	b.n	800292a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002918:	f7fe fee8 	bl	80016ec <HAL_GetTick>
 800291c:	4602      	mov	r2, r0
 800291e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002920:	1ad3      	subs	r3, r2, r3
 8002922:	2b02      	cmp	r3, #2
 8002924:	d901      	bls.n	800292a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e24d      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800292a:	f7ff fbbd 	bl	80020a8 <LL_RCC_HSI_IsReady>
 800292e:	4603      	mov	r3, r0
 8002930:	2b00      	cmp	r3, #0
 8002932:	d0f1      	beq.n	8002918 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	691b      	ldr	r3, [r3, #16]
 8002938:	4618      	mov	r0, r3
 800293a:	f7ff fbc7 	bl	80020cc <LL_RCC_HSI_SetCalibTrimming>
 800293e:	e013      	b.n	8002968 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002940:	f7ff fba3 	bl	800208a <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002944:	f7fe fed2 	bl	80016ec <HAL_GetTick>
 8002948:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800294c:	f7fe fece 	bl	80016ec <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b02      	cmp	r3, #2
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e233      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 800295e:	f7ff fba3 	bl	80020a8 <LL_RCC_HSI_IsReady>
 8002962:	4603      	mov	r3, r0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d1f1      	bne.n	800294c <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 0308 	and.w	r3, r3, #8
 8002970:	2b00      	cmp	r3, #0
 8002972:	d106      	bne.n	8002982 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800297c:	2b00      	cmp	r3, #0
 800297e:	f000 80a3 	beq.w	8002ac8 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	695b      	ldr	r3, [r3, #20]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d076      	beq.n	8002a78 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0310 	and.w	r3, r3, #16
 8002992:	2b00      	cmp	r3, #0
 8002994:	d046      	beq.n	8002a24 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8002996:	f7ff fc5a 	bl	800224e <LL_RCC_LSI1_IsReady>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d113      	bne.n	80029c8 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 80029a0:	f7ff fc33 	bl	800220a <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80029a4:	f7fe fea2 	bl	80016ec <HAL_GetTick>
 80029a8:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 80029aa:	e008      	b.n	80029be <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80029ac:	f7fe fe9e 	bl	80016ec <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d901      	bls.n	80029be <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e203      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 80029be:	f7ff fc46 	bl	800224e <LL_RCC_LSI1_IsReady>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d0f1      	beq.n	80029ac <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 80029c8:	f7ff fc53 	bl	8002272 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029cc:	f7fe fe8e 	bl	80016ec <HAL_GetTick>
 80029d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 80029d2:	e008      	b.n	80029e6 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80029d4:	f7fe fe8a 	bl	80016ec <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	2b03      	cmp	r3, #3
 80029e0:	d901      	bls.n	80029e6 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e1ef      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 80029e6:	f7ff fc66 	bl	80022b6 <LL_RCC_LSI2_IsReady>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d0f1      	beq.n	80029d4 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	699b      	ldr	r3, [r3, #24]
 80029f4:	4618      	mov	r0, r3
 80029f6:	f7ff fc70 	bl	80022da <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 80029fa:	f7ff fc17 	bl	800222c <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029fe:	f7fe fe75 	bl	80016ec <HAL_GetTick>
 8002a02:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8002a04:	e008      	b.n	8002a18 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002a06:	f7fe fe71 	bl	80016ec <HAL_GetTick>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a0e:	1ad3      	subs	r3, r2, r3
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	d901      	bls.n	8002a18 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8002a14:	2303      	movs	r3, #3
 8002a16:	e1d6      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8002a18:	f7ff fc19 	bl	800224e <LL_RCC_LSI1_IsReady>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d1f1      	bne.n	8002a06 <HAL_RCC_OscConfig+0x31a>
 8002a22:	e051      	b.n	8002ac8 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8002a24:	f7ff fbf1 	bl	800220a <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a28:	f7fe fe60 	bl	80016ec <HAL_GetTick>
 8002a2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002a2e:	e00c      	b.n	8002a4a <HAL_RCC_OscConfig+0x35e>
 8002a30:	20000008 	.word	0x20000008
 8002a34:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002a38:	f7fe fe58 	bl	80016ec <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e1bd      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002a4a:	f7ff fc00 	bl	800224e <LL_RCC_LSI1_IsReady>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d0f1      	beq.n	8002a38 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8002a54:	f7ff fc1e 	bl	8002294 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002a58:	e008      	b.n	8002a6c <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002a5a:	f7fe fe47 	bl	80016ec <HAL_GetTick>
 8002a5e:	4602      	mov	r2, r0
 8002a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a62:	1ad3      	subs	r3, r2, r3
 8002a64:	2b03      	cmp	r3, #3
 8002a66:	d901      	bls.n	8002a6c <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8002a68:	2303      	movs	r3, #3
 8002a6a:	e1ac      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002a6c:	f7ff fc23 	bl	80022b6 <LL_RCC_LSI2_IsReady>
 8002a70:	4603      	mov	r3, r0
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d1f1      	bne.n	8002a5a <HAL_RCC_OscConfig+0x36e>
 8002a76:	e027      	b.n	8002ac8 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8002a78:	f7ff fc0c 	bl	8002294 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a7c:	f7fe fe36 	bl	80016ec <HAL_GetTick>
 8002a80:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8002a82:	e008      	b.n	8002a96 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002a84:	f7fe fe32 	bl	80016ec <HAL_GetTick>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	2b03      	cmp	r3, #3
 8002a90:	d901      	bls.n	8002a96 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e197      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8002a96:	f7ff fc0e 	bl	80022b6 <LL_RCC_LSI2_IsReady>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d1f1      	bne.n	8002a84 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8002aa0:	f7ff fbc4 	bl	800222c <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aa4:	f7fe fe22 	bl	80016ec <HAL_GetTick>
 8002aa8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002aaa:	e008      	b.n	8002abe <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002aac:	f7fe fe1e 	bl	80016ec <HAL_GetTick>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab4:	1ad3      	subs	r3, r2, r3
 8002ab6:	2b02      	cmp	r3, #2
 8002ab8:	d901      	bls.n	8002abe <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8002aba:	2303      	movs	r3, #3
 8002abc:	e183      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002abe:	f7ff fbc6 	bl	800224e <LL_RCC_LSI1_IsReady>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d1f1      	bne.n	8002aac <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 0304 	and.w	r3, r3, #4
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d05b      	beq.n	8002b8c <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ad4:	4ba7      	ldr	r3, [pc, #668]	@ (8002d74 <HAL_RCC_OscConfig+0x688>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d114      	bne.n	8002b0a <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002ae0:	f7ff fa64 	bl	8001fac <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ae4:	f7fe fe02 	bl	80016ec <HAL_GetTick>
 8002ae8:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002aea:	e008      	b.n	8002afe <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002aec:	f7fe fdfe 	bl	80016ec <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	2b02      	cmp	r3, #2
 8002af8:	d901      	bls.n	8002afe <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	e163      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002afe:	4b9d      	ldr	r3, [pc, #628]	@ (8002d74 <HAL_RCC_OscConfig+0x688>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d0f0      	beq.n	8002aec <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d102      	bne.n	8002b18 <HAL_RCC_OscConfig+0x42c>
 8002b12:	f7ff fb24 	bl	800215e <LL_RCC_LSE_Enable>
 8002b16:	e00c      	b.n	8002b32 <HAL_RCC_OscConfig+0x446>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	2b05      	cmp	r3, #5
 8002b1e:	d104      	bne.n	8002b2a <HAL_RCC_OscConfig+0x43e>
 8002b20:	f7ff fb3f 	bl	80021a2 <LL_RCC_LSE_EnableBypass>
 8002b24:	f7ff fb1b 	bl	800215e <LL_RCC_LSE_Enable>
 8002b28:	e003      	b.n	8002b32 <HAL_RCC_OscConfig+0x446>
 8002b2a:	f7ff fb29 	bl	8002180 <LL_RCC_LSE_Disable>
 8002b2e:	f7ff fb49 	bl	80021c4 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d014      	beq.n	8002b64 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b3a:	f7fe fdd7 	bl	80016ec <HAL_GetTick>
 8002b3e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8002b40:	e00a      	b.n	8002b58 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b42:	f7fe fdd3 	bl	80016ec <HAL_GetTick>
 8002b46:	4602      	mov	r2, r0
 8002b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b4a:	1ad3      	subs	r3, r2, r3
 8002b4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d901      	bls.n	8002b58 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8002b54:	2303      	movs	r3, #3
 8002b56:	e136      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8002b58:	f7ff fb45 	bl	80021e6 <LL_RCC_LSE_IsReady>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d0ef      	beq.n	8002b42 <HAL_RCC_OscConfig+0x456>
 8002b62:	e013      	b.n	8002b8c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b64:	f7fe fdc2 	bl	80016ec <HAL_GetTick>
 8002b68:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8002b6a:	e00a      	b.n	8002b82 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b6c:	f7fe fdbe 	bl	80016ec <HAL_GetTick>
 8002b70:	4602      	mov	r2, r0
 8002b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d901      	bls.n	8002b82 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8002b7e:	2303      	movs	r3, #3
 8002b80:	e121      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8002b82:	f7ff fb30 	bl	80021e6 <LL_RCC_LSE_IsReady>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d1ef      	bne.n	8002b6c <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d02c      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d014      	beq.n	8002bca <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002ba0:	f7ff faa9 	bl	80020f6 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ba4:	f7fe fda2 	bl	80016ec <HAL_GetTick>
 8002ba8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002baa:	e008      	b.n	8002bbe <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002bac:	f7fe fd9e 	bl	80016ec <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d901      	bls.n	8002bbe <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e103      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002bbe:	f7ff fabc 	bl	800213a <LL_RCC_HSI48_IsReady>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d0f1      	beq.n	8002bac <HAL_RCC_OscConfig+0x4c0>
 8002bc8:	e013      	b.n	8002bf2 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002bca:	f7ff faa5 	bl	8002118 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bce:	f7fe fd8d 	bl	80016ec <HAL_GetTick>
 8002bd2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002bd4:	e008      	b.n	8002be8 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002bd6:	f7fe fd89 	bl	80016ec <HAL_GetTick>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	2b02      	cmp	r3, #2
 8002be2:	d901      	bls.n	8002be8 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8002be4:	2303      	movs	r3, #3
 8002be6:	e0ee      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002be8:	f7ff faa7 	bl	800213a <LL_RCC_HSI48_IsReady>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d1f1      	bne.n	8002bd6 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	f000 80e4 	beq.w	8002dc4 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002bfc:	f7ff fc05 	bl	800240a <LL_RCC_GetSysClkSource>
 8002c00:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8002c02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c0e:	2b02      	cmp	r3, #2
 8002c10:	f040 80b4 	bne.w	8002d7c <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	f003 0203 	and.w	r2, r3, #3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c1e:	429a      	cmp	r2, r3
 8002c20:	d123      	bne.n	8002c6a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d11c      	bne.n	8002c6a <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	0a1b      	lsrs	r3, r3, #8
 8002c34:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d114      	bne.n	8002c6a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d10d      	bne.n	8002c6a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d106      	bne.n	8002c6a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d05d      	beq.n	8002d26 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	2b0c      	cmp	r3, #12
 8002c6e:	d058      	beq.n	8002d22 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002c70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d001      	beq.n	8002c82 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e0a1      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002c82:	f7ff fc85 	bl	8002590 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c86:	f7fe fd31 	bl	80016ec <HAL_GetTick>
 8002c8a:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c8c:	e008      	b.n	8002ca0 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c8e:	f7fe fd2d 	bl	80016ec <HAL_GetTick>
 8002c92:	4602      	mov	r2, r0
 8002c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c96:	1ad3      	subs	r3, r2, r3
 8002c98:	2b02      	cmp	r3, #2
 8002c9a:	d901      	bls.n	8002ca0 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8002c9c:	2303      	movs	r3, #3
 8002c9e:	e092      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ca0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d1ef      	bne.n	8002c8e <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002cae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cb2:	68da      	ldr	r2, [r3, #12]
 8002cb4:	4b30      	ldr	r3, [pc, #192]	@ (8002d78 <HAL_RCC_OscConfig+0x68c>)
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	687a      	ldr	r2, [r7, #4]
 8002cba:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8002cbc:	687a      	ldr	r2, [r7, #4]
 8002cbe:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002cc0:	4311      	orrs	r1, r2
 8002cc2:	687a      	ldr	r2, [r7, #4]
 8002cc4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002cc6:	0212      	lsls	r2, r2, #8
 8002cc8:	4311      	orrs	r1, r2
 8002cca:	687a      	ldr	r2, [r7, #4]
 8002ccc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002cce:	4311      	orrs	r1, r2
 8002cd0:	687a      	ldr	r2, [r7, #4]
 8002cd2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002cd4:	4311      	orrs	r1, r2
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002ce4:	f7ff fc45 	bl	8002572 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ce8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002cf2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cf6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002cf8:	f7fe fcf8 	bl	80016ec <HAL_GetTick>
 8002cfc:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cfe:	e008      	b.n	8002d12 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d00:	f7fe fcf4 	bl	80016ec <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d901      	bls.n	8002d12 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	e059      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d0ef      	beq.n	8002d00 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d20:	e050      	b.n	8002dc4 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	e04f      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d147      	bne.n	8002dc4 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002d34:	f7ff fc1d 	bl	8002572 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d3c:	68db      	ldr	r3, [r3, #12]
 8002d3e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d46:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002d48:	f7fe fcd0 	bl	80016ec <HAL_GetTick>
 8002d4c:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d4e:	e008      	b.n	8002d62 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d50:	f7fe fccc 	bl	80016ec <HAL_GetTick>
 8002d54:	4602      	mov	r2, r0
 8002d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d58:	1ad3      	subs	r3, r2, r3
 8002d5a:	2b02      	cmp	r3, #2
 8002d5c:	d901      	bls.n	8002d62 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	e031      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d0ef      	beq.n	8002d50 <HAL_RCC_OscConfig+0x664>
 8002d70:	e028      	b.n	8002dc4 <HAL_RCC_OscConfig+0x6d8>
 8002d72:	bf00      	nop
 8002d74:	58000400 	.word	0x58000400
 8002d78:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	2b0c      	cmp	r3, #12
 8002d80:	d01e      	beq.n	8002dc0 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d82:	f7ff fc05 	bl	8002590 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d86:	f7fe fcb1 	bl	80016ec <HAL_GetTick>
 8002d8a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d8c:	e008      	b.n	8002da0 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d8e:	f7fe fcad 	bl	80016ec <HAL_GetTick>
 8002d92:	4602      	mov	r2, r0
 8002d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	d901      	bls.n	8002da0 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	e012      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002da0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d1ef      	bne.n	8002d8e <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8002dae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002db2:	68da      	ldr	r2, [r3, #12]
 8002db4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002db8:	4b05      	ldr	r3, [pc, #20]	@ (8002dd0 <HAL_RCC_OscConfig+0x6e4>)
 8002dba:	4013      	ands	r3, r2
 8002dbc:	60cb      	str	r3, [r1, #12]
 8002dbe:	e001      	b.n	8002dc4 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e000      	b.n	8002dc6 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8002dc4:	2300      	movs	r3, #0
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3734      	adds	r7, #52	@ 0x34
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd90      	pop	{r4, r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	eefefffc 	.word	0xeefefffc

08002dd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
 8002ddc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d101      	bne.n	8002de8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e12d      	b.n	8003044 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002de8:	4b98      	ldr	r3, [pc, #608]	@ (800304c <HAL_RCC_ClockConfig+0x278>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 0307 	and.w	r3, r3, #7
 8002df0:	683a      	ldr	r2, [r7, #0]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d91b      	bls.n	8002e2e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002df6:	4b95      	ldr	r3, [pc, #596]	@ (800304c <HAL_RCC_ClockConfig+0x278>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f023 0207 	bic.w	r2, r3, #7
 8002dfe:	4993      	ldr	r1, [pc, #588]	@ (800304c <HAL_RCC_ClockConfig+0x278>)
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e06:	f7fe fc71 	bl	80016ec <HAL_GetTick>
 8002e0a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e0c:	e008      	b.n	8002e20 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002e0e:	f7fe fc6d 	bl	80016ec <HAL_GetTick>
 8002e12:	4602      	mov	r2, r0
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d901      	bls.n	8002e20 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	e111      	b.n	8003044 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e20:	4b8a      	ldr	r3, [pc, #552]	@ (800304c <HAL_RCC_ClockConfig+0x278>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 0307 	and.w	r3, r3, #7
 8002e28:	683a      	ldr	r2, [r7, #0]
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d1ef      	bne.n	8002e0e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0302 	and.w	r3, r3, #2
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d016      	beq.n	8002e68 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f7ff faef 	bl	8002422 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002e44:	f7fe fc52 	bl	80016ec <HAL_GetTick>
 8002e48:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002e4a:	e008      	b.n	8002e5e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002e4c:	f7fe fc4e 	bl	80016ec <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e0f2      	b.n	8003044 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002e5e:	f7ff fbe9 	bl	8002634 <LL_RCC_IsActiveFlag_HPRE>
 8002e62:	4603      	mov	r3, r0
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d0f1      	beq.n	8002e4c <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0320 	and.w	r3, r3, #32
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d016      	beq.n	8002ea2 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	695b      	ldr	r3, [r3, #20]
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f7ff fae6 	bl	800244a <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002e7e:	f7fe fc35 	bl	80016ec <HAL_GetTick>
 8002e82:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002e84:	e008      	b.n	8002e98 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002e86:	f7fe fc31 	bl	80016ec <HAL_GetTick>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	1ad3      	subs	r3, r2, r3
 8002e90:	2b02      	cmp	r3, #2
 8002e92:	d901      	bls.n	8002e98 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8002e94:	2303      	movs	r3, #3
 8002e96:	e0d5      	b.n	8003044 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002e98:	f7ff fbde 	bl	8002658 <LL_RCC_IsActiveFlag_C2HPRE>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d0f1      	beq.n	8002e86 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d016      	beq.n	8002edc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	699b      	ldr	r3, [r3, #24]
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7ff fadf 	bl	8002476 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002eb8:	f7fe fc18 	bl	80016ec <HAL_GetTick>
 8002ebc:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002ebe:	e008      	b.n	8002ed2 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002ec0:	f7fe fc14 	bl	80016ec <HAL_GetTick>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d901      	bls.n	8002ed2 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	e0b8      	b.n	8003044 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002ed2:	f7ff fbd4 	bl	800267e <LL_RCC_IsActiveFlag_SHDHPRE>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d0f1      	beq.n	8002ec0 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0304 	and.w	r3, r3, #4
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d016      	beq.n	8002f16 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7ff fad9 	bl	80024a4 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002ef2:	f7fe fbfb 	bl	80016ec <HAL_GetTick>
 8002ef6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002ef8:	e008      	b.n	8002f0c <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002efa:	f7fe fbf7 	bl	80016ec <HAL_GetTick>
 8002efe:	4602      	mov	r2, r0
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	1ad3      	subs	r3, r2, r3
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	d901      	bls.n	8002f0c <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	e09b      	b.n	8003044 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002f0c:	f7ff fbca 	bl	80026a4 <LL_RCC_IsActiveFlag_PPRE1>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d0f1      	beq.n	8002efa <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 0308 	and.w	r3, r3, #8
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d017      	beq.n	8002f52 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	691b      	ldr	r3, [r3, #16]
 8002f26:	00db      	lsls	r3, r3, #3
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f7ff facf 	bl	80024cc <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002f2e:	f7fe fbdd 	bl	80016ec <HAL_GetTick>
 8002f32:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002f34:	e008      	b.n	8002f48 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002f36:	f7fe fbd9 	bl	80016ec <HAL_GetTick>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	2b02      	cmp	r3, #2
 8002f42:	d901      	bls.n	8002f48 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8002f44:	2303      	movs	r3, #3
 8002f46:	e07d      	b.n	8003044 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002f48:	f7ff fbbe 	bl	80026c8 <LL_RCC_IsActiveFlag_PPRE2>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d0f1      	beq.n	8002f36 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 0301 	and.w	r3, r3, #1
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d043      	beq.n	8002fe6 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d106      	bne.n	8002f74 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8002f66:	f7ff f86f 	bl	8002048 <LL_RCC_HSE_IsReady>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d11e      	bne.n	8002fae <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	e067      	b.n	8003044 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	2b03      	cmp	r3, #3
 8002f7a:	d106      	bne.n	8002f8a <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8002f7c:	f7ff fb17 	bl	80025ae <LL_RCC_PLL_IsReady>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d113      	bne.n	8002fae <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e05c      	b.n	8003044 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d106      	bne.n	8002fa0 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8002f92:	f7ff f9d7 	bl	8002344 <LL_RCC_MSI_IsReady>
 8002f96:	4603      	mov	r3, r0
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d108      	bne.n	8002fae <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e051      	b.n	8003044 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8002fa0:	f7ff f882 	bl	80020a8 <LL_RCC_HSI_IsReady>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d101      	bne.n	8002fae <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e04a      	b.n	8003044 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f7ff fa15 	bl	80023e2 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fb8:	f7fe fb98 	bl	80016ec <HAL_GetTick>
 8002fbc:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fbe:	e00a      	b.n	8002fd6 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fc0:	f7fe fb94 	bl	80016ec <HAL_GetTick>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d901      	bls.n	8002fd6 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8002fd2:	2303      	movs	r3, #3
 8002fd4:	e036      	b.n	8003044 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fd6:	f7ff fa18 	bl	800240a <LL_RCC_GetSysClkSource>
 8002fda:	4602      	mov	r2, r0
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d1ec      	bne.n	8002fc0 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fe6:	4b19      	ldr	r3, [pc, #100]	@ (800304c <HAL_RCC_ClockConfig+0x278>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0307 	and.w	r3, r3, #7
 8002fee:	683a      	ldr	r2, [r7, #0]
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	d21b      	bcs.n	800302c <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ff4:	4b15      	ldr	r3, [pc, #84]	@ (800304c <HAL_RCC_ClockConfig+0x278>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f023 0207 	bic.w	r2, r3, #7
 8002ffc:	4913      	ldr	r1, [pc, #76]	@ (800304c <HAL_RCC_ClockConfig+0x278>)
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	4313      	orrs	r3, r2
 8003002:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003004:	f7fe fb72 	bl	80016ec <HAL_GetTick>
 8003008:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800300a:	e008      	b.n	800301e <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800300c:	f7fe fb6e 	bl	80016ec <HAL_GetTick>
 8003010:	4602      	mov	r2, r0
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	2b02      	cmp	r3, #2
 8003018:	d901      	bls.n	800301e <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	e012      	b.n	8003044 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800301e:	4b0b      	ldr	r3, [pc, #44]	@ (800304c <HAL_RCC_ClockConfig+0x278>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0307 	and.w	r3, r3, #7
 8003026:	683a      	ldr	r2, [r7, #0]
 8003028:	429a      	cmp	r2, r3
 800302a:	d1ef      	bne.n	800300c <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800302c:	f000 f87e 	bl	800312c <HAL_RCC_GetHCLKFreq>
 8003030:	4603      	mov	r3, r0
 8003032:	4a07      	ldr	r2, [pc, #28]	@ (8003050 <HAL_RCC_ClockConfig+0x27c>)
 8003034:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8003036:	f7fe fb65 	bl	8001704 <HAL_GetTickPrio>
 800303a:	4603      	mov	r3, r0
 800303c:	4618      	mov	r0, r3
 800303e:	f7fd fdf9 	bl	8000c34 <HAL_InitTick>
 8003042:	4603      	mov	r3, r0
}
 8003044:	4618      	mov	r0, r3
 8003046:	3710      	adds	r7, #16
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}
 800304c:	58004000 	.word	0x58004000
 8003050:	20000008 	.word	0x20000008

08003054 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003054:	b590      	push	{r4, r7, lr}
 8003056:	b085      	sub	sp, #20
 8003058:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800305a:	f7ff f9d6 	bl	800240a <LL_RCC_GetSysClkSource>
 800305e:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d10a      	bne.n	800307c <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8003066:	f7ff f992 	bl	800238e <LL_RCC_MSI_GetRange>
 800306a:	4603      	mov	r3, r0
 800306c:	091b      	lsrs	r3, r3, #4
 800306e:	f003 030f 	and.w	r3, r3, #15
 8003072:	4a2b      	ldr	r2, [pc, #172]	@ (8003120 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003074:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003078:	60fb      	str	r3, [r7, #12]
 800307a:	e04b      	b.n	8003114 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2b04      	cmp	r3, #4
 8003080:	d102      	bne.n	8003088 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003082:	4b28      	ldr	r3, [pc, #160]	@ (8003124 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003084:	60fb      	str	r3, [r7, #12]
 8003086:	e045      	b.n	8003114 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2b08      	cmp	r3, #8
 800308c:	d10a      	bne.n	80030a4 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800308e:	f7fe ffab 	bl	8001fe8 <LL_RCC_HSE_IsEnabledDiv2>
 8003092:	4603      	mov	r3, r0
 8003094:	2b01      	cmp	r3, #1
 8003096:	d102      	bne.n	800309e <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8003098:	4b22      	ldr	r3, [pc, #136]	@ (8003124 <HAL_RCC_GetSysClockFreq+0xd0>)
 800309a:	60fb      	str	r3, [r7, #12]
 800309c:	e03a      	b.n	8003114 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800309e:	4b22      	ldr	r3, [pc, #136]	@ (8003128 <HAL_RCC_GetSysClockFreq+0xd4>)
 80030a0:	60fb      	str	r3, [r7, #12]
 80030a2:	e037      	b.n	8003114 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80030a4:	f7ff faba 	bl	800261c <LL_RCC_PLL_GetMainSource>
 80030a8:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	2b02      	cmp	r3, #2
 80030ae:	d003      	beq.n	80030b8 <HAL_RCC_GetSysClockFreq+0x64>
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	2b03      	cmp	r3, #3
 80030b4:	d003      	beq.n	80030be <HAL_RCC_GetSysClockFreq+0x6a>
 80030b6:	e00d      	b.n	80030d4 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80030b8:	4b1a      	ldr	r3, [pc, #104]	@ (8003124 <HAL_RCC_GetSysClockFreq+0xd0>)
 80030ba:	60bb      	str	r3, [r7, #8]
        break;
 80030bc:	e015      	b.n	80030ea <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80030be:	f7fe ff93 	bl	8001fe8 <LL_RCC_HSE_IsEnabledDiv2>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d102      	bne.n	80030ce <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80030c8:	4b16      	ldr	r3, [pc, #88]	@ (8003124 <HAL_RCC_GetSysClockFreq+0xd0>)
 80030ca:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80030cc:	e00d      	b.n	80030ea <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 80030ce:	4b16      	ldr	r3, [pc, #88]	@ (8003128 <HAL_RCC_GetSysClockFreq+0xd4>)
 80030d0:	60bb      	str	r3, [r7, #8]
        break;
 80030d2:	e00a      	b.n	80030ea <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80030d4:	f7ff f95b 	bl	800238e <LL_RCC_MSI_GetRange>
 80030d8:	4603      	mov	r3, r0
 80030da:	091b      	lsrs	r3, r3, #4
 80030dc:	f003 030f 	and.w	r3, r3, #15
 80030e0:	4a0f      	ldr	r2, [pc, #60]	@ (8003120 <HAL_RCC_GetSysClockFreq+0xcc>)
 80030e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030e6:	60bb      	str	r3, [r7, #8]
        break;
 80030e8:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 80030ea:	f7ff fa72 	bl	80025d2 <LL_RCC_PLL_GetN>
 80030ee:	4602      	mov	r2, r0
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	fb03 f402 	mul.w	r4, r3, r2
 80030f6:	f7ff fa85 	bl	8002604 <LL_RCC_PLL_GetDivider>
 80030fa:	4603      	mov	r3, r0
 80030fc:	091b      	lsrs	r3, r3, #4
 80030fe:	3301      	adds	r3, #1
 8003100:	fbb4 f4f3 	udiv	r4, r4, r3
 8003104:	f7ff fa72 	bl	80025ec <LL_RCC_PLL_GetR>
 8003108:	4603      	mov	r3, r0
 800310a:	0f5b      	lsrs	r3, r3, #29
 800310c:	3301      	adds	r3, #1
 800310e:	fbb4 f3f3 	udiv	r3, r4, r3
 8003112:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8003114:	68fb      	ldr	r3, [r7, #12]
}
 8003116:	4618      	mov	r0, r3
 8003118:	3714      	adds	r7, #20
 800311a:	46bd      	mov	sp, r7
 800311c:	bd90      	pop	{r4, r7, pc}
 800311e:	bf00      	nop
 8003120:	080082b0 	.word	0x080082b0
 8003124:	00f42400 	.word	0x00f42400
 8003128:	01e84800 	.word	0x01e84800

0800312c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800312c:	b598      	push	{r3, r4, r7, lr}
 800312e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8003130:	f7ff ff90 	bl	8003054 <HAL_RCC_GetSysClockFreq>
 8003134:	4604      	mov	r4, r0
 8003136:	f7ff f9dd 	bl	80024f4 <LL_RCC_GetAHBPrescaler>
 800313a:	4603      	mov	r3, r0
 800313c:	091b      	lsrs	r3, r3, #4
 800313e:	f003 030f 	and.w	r3, r3, #15
 8003142:	4a03      	ldr	r2, [pc, #12]	@ (8003150 <HAL_RCC_GetHCLKFreq+0x24>)
 8003144:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003148:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800314c:	4618      	mov	r0, r3
 800314e:	bd98      	pop	{r3, r4, r7, pc}
 8003150:	08008250 	.word	0x08008250

08003154 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003154:	b598      	push	{r3, r4, r7, lr}
 8003156:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003158:	f7ff ffe8 	bl	800312c <HAL_RCC_GetHCLKFreq>
 800315c:	4604      	mov	r4, r0
 800315e:	f7ff f9f0 	bl	8002542 <LL_RCC_GetAPB1Prescaler>
 8003162:	4603      	mov	r3, r0
 8003164:	0a1b      	lsrs	r3, r3, #8
 8003166:	f003 0307 	and.w	r3, r3, #7
 800316a:	4a04      	ldr	r2, [pc, #16]	@ (800317c <HAL_RCC_GetPCLK1Freq+0x28>)
 800316c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003170:	f003 031f 	and.w	r3, r3, #31
 8003174:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003178:	4618      	mov	r0, r3
 800317a:	bd98      	pop	{r3, r4, r7, pc}
 800317c:	08008290 	.word	0x08008290

08003180 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003180:	b598      	push	{r3, r4, r7, lr}
 8003182:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8003184:	f7ff ffd2 	bl	800312c <HAL_RCC_GetHCLKFreq>
 8003188:	4604      	mov	r4, r0
 800318a:	f7ff f9e6 	bl	800255a <LL_RCC_GetAPB2Prescaler>
 800318e:	4603      	mov	r3, r0
 8003190:	0adb      	lsrs	r3, r3, #11
 8003192:	f003 0307 	and.w	r3, r3, #7
 8003196:	4a04      	ldr	r2, [pc, #16]	@ (80031a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003198:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800319c:	f003 031f 	and.w	r3, r3, #31
 80031a0:	fa24 f303 	lsr.w	r3, r4, r3
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	bd98      	pop	{r3, r4, r7, pc}
 80031a8:	08008290 	.word	0x08008290

080031ac <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b082      	sub	sp, #8
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
 80031b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	226f      	movs	r2, #111	@ 0x6f
 80031ba:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 80031bc:	f7ff f925 	bl	800240a <LL_RCC_GetSysClkSource>
 80031c0:	4602      	mov	r2, r0
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 80031c6:	f7ff f995 	bl	80024f4 <LL_RCC_GetAHBPrescaler>
 80031ca:	4602      	mov	r2, r0
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 80031d0:	f7ff f9b7 	bl	8002542 <LL_RCC_GetAPB1Prescaler>
 80031d4:	4602      	mov	r2, r0
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 80031da:	f7ff f9be 	bl	800255a <LL_RCC_GetAPB2Prescaler>
 80031de:	4602      	mov	r2, r0
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 80031e4:	f7ff f992 	bl	800250c <LL_C2_RCC_GetAHBPrescaler>
 80031e8:	4602      	mov	r2, r0
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 80031ee:	f7ff f99a 	bl	8002526 <LL_RCC_GetAHB4Prescaler>
 80031f2:	4602      	mov	r2, r0
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80031f8:	4b04      	ldr	r3, [pc, #16]	@ (800320c <HAL_RCC_GetClockConfig+0x60>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0207 	and.w	r2, r3, #7
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	601a      	str	r2, [r3, #0]
}
 8003204:	bf00      	nop
 8003206:	3708      	adds	r7, #8
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	58004000 	.word	0x58004000

08003210 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8003210:	b590      	push	{r4, r7, lr}
 8003212:	b085      	sub	sp, #20
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2bb0      	cmp	r3, #176	@ 0xb0
 800321c:	d903      	bls.n	8003226 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800321e:	4b15      	ldr	r3, [pc, #84]	@ (8003274 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8003220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003222:	60fb      	str	r3, [r7, #12]
 8003224:	e007      	b.n	8003236 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	091b      	lsrs	r3, r3, #4
 800322a:	f003 030f 	and.w	r3, r3, #15
 800322e:	4a11      	ldr	r2, [pc, #68]	@ (8003274 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8003230:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003234:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8003236:	f7ff f976 	bl	8002526 <LL_RCC_GetAHB4Prescaler>
 800323a:	4603      	mov	r3, r0
 800323c:	091b      	lsrs	r3, r3, #4
 800323e:	f003 030f 	and.w	r3, r3, #15
 8003242:	4a0d      	ldr	r2, [pc, #52]	@ (8003278 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8003244:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003248:	68fa      	ldr	r2, [r7, #12]
 800324a:	fbb2 f3f3 	udiv	r3, r2, r3
 800324e:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	4a0a      	ldr	r2, [pc, #40]	@ (800327c <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8003254:	fba2 2303 	umull	r2, r3, r2, r3
 8003258:	0c9c      	lsrs	r4, r3, #18
 800325a:	f7fe feb7 	bl	8001fcc <HAL_PWREx_GetVoltageRange>
 800325e:	4603      	mov	r3, r0
 8003260:	4619      	mov	r1, r3
 8003262:	4620      	mov	r0, r4
 8003264:	f000 f80c 	bl	8003280 <RCC_SetFlashLatency>
 8003268:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800326a:	4618      	mov	r0, r3
 800326c:	3714      	adds	r7, #20
 800326e:	46bd      	mov	sp, r7
 8003270:	bd90      	pop	{r4, r7, pc}
 8003272:	bf00      	nop
 8003274:	080082b0 	.word	0x080082b0
 8003278:	08008250 	.word	0x08008250
 800327c:	431bde83 	.word	0x431bde83

08003280 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8003280:	b590      	push	{r4, r7, lr}
 8003282:	b093      	sub	sp, #76	@ 0x4c
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800328a:	4b37      	ldr	r3, [pc, #220]	@ (8003368 <RCC_SetFlashLatency+0xe8>)
 800328c:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8003290:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003292:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8003296:	4a35      	ldr	r2, [pc, #212]	@ (800336c <RCC_SetFlashLatency+0xec>)
 8003298:	f107 031c 	add.w	r3, r7, #28
 800329c:	ca07      	ldmia	r2, {r0, r1, r2}
 800329e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 80032a2:	4b33      	ldr	r3, [pc, #204]	@ (8003370 <RCC_SetFlashLatency+0xf0>)
 80032a4:	f107 040c 	add.w	r4, r7, #12
 80032a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80032aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80032ae:	2300      	movs	r3, #0
 80032b0:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80032b8:	d11a      	bne.n	80032f0 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80032ba:	2300      	movs	r3, #0
 80032bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80032be:	e013      	b.n	80032e8 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80032c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	3348      	adds	r3, #72	@ 0x48
 80032c6:	443b      	add	r3, r7
 80032c8:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80032cc:	687a      	ldr	r2, [r7, #4]
 80032ce:	429a      	cmp	r2, r3
 80032d0:	d807      	bhi.n	80032e2 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80032d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	3348      	adds	r3, #72	@ 0x48
 80032d8:	443b      	add	r3, r7
 80032da:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80032de:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 80032e0:	e020      	b.n	8003324 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80032e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032e4:	3301      	adds	r3, #1
 80032e6:	643b      	str	r3, [r7, #64]	@ 0x40
 80032e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032ea:	2b03      	cmp	r3, #3
 80032ec:	d9e8      	bls.n	80032c0 <RCC_SetFlashLatency+0x40>
 80032ee:	e019      	b.n	8003324 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80032f0:	2300      	movs	r3, #0
 80032f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80032f4:	e013      	b.n	800331e <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80032f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032f8:	009b      	lsls	r3, r3, #2
 80032fa:	3348      	adds	r3, #72	@ 0x48
 80032fc:	443b      	add	r3, r7
 80032fe:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	429a      	cmp	r2, r3
 8003306:	d807      	bhi.n	8003318 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003308:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	3348      	adds	r3, #72	@ 0x48
 800330e:	443b      	add	r3, r7
 8003310:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8003314:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8003316:	e005      	b.n	8003324 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003318:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800331a:	3301      	adds	r3, #1
 800331c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800331e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003320:	2b02      	cmp	r3, #2
 8003322:	d9e8      	bls.n	80032f6 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8003324:	4b13      	ldr	r3, [pc, #76]	@ (8003374 <RCC_SetFlashLatency+0xf4>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f023 0207 	bic.w	r2, r3, #7
 800332c:	4911      	ldr	r1, [pc, #68]	@ (8003374 <RCC_SetFlashLatency+0xf4>)
 800332e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003330:	4313      	orrs	r3, r2
 8003332:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003334:	f7fe f9da 	bl	80016ec <HAL_GetTick>
 8003338:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800333a:	e008      	b.n	800334e <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800333c:	f7fe f9d6 	bl	80016ec <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	2b02      	cmp	r3, #2
 8003348:	d901      	bls.n	800334e <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e007      	b.n	800335e <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800334e:	4b09      	ldr	r3, [pc, #36]	@ (8003374 <RCC_SetFlashLatency+0xf4>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0307 	and.w	r3, r3, #7
 8003356:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003358:	429a      	cmp	r2, r3
 800335a:	d1ef      	bne.n	800333c <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 800335c:	2300      	movs	r3, #0
}
 800335e:	4618      	mov	r0, r3
 8003360:	374c      	adds	r7, #76	@ 0x4c
 8003362:	46bd      	mov	sp, r7
 8003364:	bd90      	pop	{r4, r7, pc}
 8003366:	bf00      	nop
 8003368:	0800821c 	.word	0x0800821c
 800336c:	0800822c 	.word	0x0800822c
 8003370:	08008238 	.word	0x08008238
 8003374:	58004000 	.word	0x58004000

08003378 <LL_RCC_LSE_IsEnabled>:
{
 8003378:	b480      	push	{r7}
 800337a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800337c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003380:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003384:	f003 0301 	and.w	r3, r3, #1
 8003388:	2b01      	cmp	r3, #1
 800338a:	d101      	bne.n	8003390 <LL_RCC_LSE_IsEnabled+0x18>
 800338c:	2301      	movs	r3, #1
 800338e:	e000      	b.n	8003392 <LL_RCC_LSE_IsEnabled+0x1a>
 8003390:	2300      	movs	r3, #0
}
 8003392:	4618      	mov	r0, r3
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr

0800339c <LL_RCC_LSE_IsReady>:
{
 800339c:	b480      	push	{r7}
 800339e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80033a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033a8:	f003 0302 	and.w	r3, r3, #2
 80033ac:	2b02      	cmp	r3, #2
 80033ae:	d101      	bne.n	80033b4 <LL_RCC_LSE_IsReady+0x18>
 80033b0:	2301      	movs	r3, #1
 80033b2:	e000      	b.n	80033b6 <LL_RCC_LSE_IsReady+0x1a>
 80033b4:	2300      	movs	r3, #0
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr

080033c0 <LL_RCC_SetRFWKPClockSource>:
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 80033c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033d0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80033d4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	4313      	orrs	r3, r2
 80033dc:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 80033e0:	bf00      	nop
 80033e2:	370c      	adds	r7, #12
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr

080033ec <LL_RCC_SetSMPSClockSource>:
{
 80033ec:	b480      	push	{r7}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 80033f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033fa:	f023 0203 	bic.w	r2, r3, #3
 80033fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4313      	orrs	r3, r2
 8003406:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8003408:	bf00      	nop
 800340a:	370c      	adds	r7, #12
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr

08003414 <LL_RCC_SetSMPSPrescaler>:
{
 8003414:	b480      	push	{r7}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800341c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003422:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003426:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4313      	orrs	r3, r2
 800342e:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8003430:	bf00      	nop
 8003432:	370c      	adds	r7, #12
 8003434:	46bd      	mov	sp, r7
 8003436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343a:	4770      	bx	lr

0800343c <LL_RCC_SetUSARTClockSource>:
{
 800343c:	b480      	push	{r7}
 800343e:	b083      	sub	sp, #12
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8003444:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003448:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800344c:	f023 0203 	bic.w	r2, r3, #3
 8003450:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	4313      	orrs	r3, r2
 8003458:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800345c:	bf00      	nop
 800345e:	370c      	adds	r7, #12
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr

08003468 <LL_RCC_SetLPUARTClockSource>:
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8003470:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003474:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003478:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800347c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	4313      	orrs	r3, r2
 8003484:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003488:	bf00      	nop
 800348a:	370c      	adds	r7, #12
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr

08003494 <LL_RCC_SetI2CClockSource>:
{
 8003494:	b480      	push	{r7}
 8003496:	b083      	sub	sp, #12
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800349c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034a0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	091b      	lsrs	r3, r3, #4
 80034a8:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 80034ac:	43db      	mvns	r3, r3
 80034ae:	401a      	ands	r2, r3
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	011b      	lsls	r3, r3, #4
 80034b4:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 80034b8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80034bc:	4313      	orrs	r3, r2
 80034be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80034c2:	bf00      	nop
 80034c4:	370c      	adds	r7, #12
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr

080034ce <LL_RCC_SetLPTIMClockSource>:
{
 80034ce:	b480      	push	{r7}
 80034d0:	b083      	sub	sp, #12
 80034d2:	af00      	add	r7, sp, #0
 80034d4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80034d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034da:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	0c1b      	lsrs	r3, r3, #16
 80034e2:	041b      	lsls	r3, r3, #16
 80034e4:	43db      	mvns	r3, r3
 80034e6:	401a      	ands	r2, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	041b      	lsls	r3, r3, #16
 80034ec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80034f0:	4313      	orrs	r3, r2
 80034f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80034f6:	bf00      	nop
 80034f8:	370c      	adds	r7, #12
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr

08003502 <LL_RCC_SetSAIClockSource>:
{
 8003502:	b480      	push	{r7}
 8003504:	b083      	sub	sp, #12
 8003506:	af00      	add	r7, sp, #0
 8003508:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800350a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800350e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003512:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003516:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	4313      	orrs	r3, r2
 800351e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003522:	bf00      	nop
 8003524:	370c      	adds	r7, #12
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr

0800352e <LL_RCC_SetRNGClockSource>:
{
 800352e:	b480      	push	{r7}
 8003530:	b083      	sub	sp, #12
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8003536:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800353a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800353e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003542:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	4313      	orrs	r3, r2
 800354a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800354e:	bf00      	nop
 8003550:	370c      	adds	r7, #12
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr

0800355a <LL_RCC_SetCLK48ClockSource>:
{
 800355a:	b480      	push	{r7}
 800355c:	b083      	sub	sp, #12
 800355e:	af00      	add	r7, sp, #0
 8003560:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8003562:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003566:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800356a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800356e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	4313      	orrs	r3, r2
 8003576:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800357a:	bf00      	nop
 800357c:	370c      	adds	r7, #12
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr

08003586 <LL_RCC_SetUSBClockSource>:
{
 8003586:	b580      	push	{r7, lr}
 8003588:	b082      	sub	sp, #8
 800358a:	af00      	add	r7, sp, #0
 800358c:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f7ff ffe3 	bl	800355a <LL_RCC_SetCLK48ClockSource>
}
 8003594:	bf00      	nop
 8003596:	3708      	adds	r7, #8
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}

0800359c <LL_RCC_SetADCClockSource>:
{
 800359c:	b480      	push	{r7}
 800359e:	b083      	sub	sp, #12
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80035a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035ac:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80035b0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80035bc:	bf00      	nop
 80035be:	370c      	adds	r7, #12
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr

080035c8 <LL_RCC_SetRTCClockSource>:
{
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80035d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80035dc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80035e8:	bf00      	nop
 80035ea:	370c      	adds	r7, #12
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr

080035f4 <LL_RCC_GetRTCClockSource>:
{
 80035f4:	b480      	push	{r7}
 80035f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80035f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003600:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8003604:	4618      	mov	r0, r3
 8003606:	46bd      	mov	sp, r7
 8003608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360c:	4770      	bx	lr

0800360e <LL_RCC_ForceBackupDomainReset>:
{
 800360e:	b480      	push	{r7}
 8003610:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003612:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003616:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800361a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800361e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003622:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003626:	bf00      	nop
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr

08003630 <LL_RCC_ReleaseBackupDomainReset>:
{
 8003630:	b480      	push	{r7}
 8003632:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003634:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003638:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800363c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003640:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003644:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003648:	bf00      	nop
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr

08003652 <LL_RCC_PLLSAI1_Enable>:
{
 8003652:	b480      	push	{r7}
 8003654:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003656:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003660:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003664:	6013      	str	r3, [r2, #0]
}
 8003666:	bf00      	nop
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr

08003670 <LL_RCC_PLLSAI1_Disable>:
{
 8003670:	b480      	push	{r7}
 8003672:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003674:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800367e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003682:	6013      	str	r3, [r2, #0]
}
 8003684:	bf00      	nop
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr

0800368e <LL_RCC_PLLSAI1_IsReady>:
{
 800368e:	b480      	push	{r7}
 8003690:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8003692:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800369c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80036a0:	d101      	bne.n	80036a6 <LL_RCC_PLLSAI1_IsReady+0x18>
 80036a2:	2301      	movs	r3, #1
 80036a4:	e000      	b.n	80036a8 <LL_RCC_PLLSAI1_IsReady+0x1a>
 80036a6:	2300      	movs	r3, #0
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	46bd      	mov	sp, r7
 80036ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b0:	4770      	bx	lr

080036b2 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036b2:	b580      	push	{r7, lr}
 80036b4:	b088      	sub	sp, #32
 80036b6:	af00      	add	r7, sp, #0
 80036b8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80036ba:	2300      	movs	r3, #0
 80036bc:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80036be:	2300      	movs	r3, #0
 80036c0:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d034      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80036d6:	d021      	beq.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80036d8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80036dc:	d81b      	bhi.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80036de:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80036e2:	d01d      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80036e4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80036e8:	d815      	bhi.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d00b      	beq.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x54>
 80036ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036f2:	d110      	bne.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 80036f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80036fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003702:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8003704:	e00d      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	3304      	adds	r3, #4
 800370a:	4618      	mov	r0, r3
 800370c:	f000 f947 	bl	800399e <RCCEx_PLLSAI1_ConfigNP>
 8003710:	4603      	mov	r3, r0
 8003712:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003714:	e005      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	77fb      	strb	r3, [r7, #31]
        break;
 800371a:	e002      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800371c:	bf00      	nop
 800371e:	e000      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8003720:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003722:	7ffb      	ldrb	r3, [r7, #31]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d105      	bne.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800372c:	4618      	mov	r0, r3
 800372e:	f7ff fee8 	bl	8003502 <LL_RCC_SetSAIClockSource>
 8003732:	e001      	b.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003734:	7ffb      	ldrb	r3, [r7, #31]
 8003736:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003740:	2b00      	cmp	r3, #0
 8003742:	d046      	beq.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8003744:	f7ff ff56 	bl	80035f4 <LL_RCC_GetRTCClockSource>
 8003748:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374e:	69ba      	ldr	r2, [r7, #24]
 8003750:	429a      	cmp	r2, r3
 8003752:	d03c      	beq.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8003754:	f7fe fc2a 	bl	8001fac <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8003758:	69bb      	ldr	r3, [r7, #24]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d105      	bne.n	800376a <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003762:	4618      	mov	r0, r3
 8003764:	f7ff ff30 	bl	80035c8 <LL_RCC_SetRTCClockSource>
 8003768:	e02e      	b.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800376a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800376e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003772:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8003774:	f7ff ff4b 	bl	800360e <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8003778:	f7ff ff5a 	bl	8003630 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003786:	4313      	orrs	r3, r2
 8003788:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800378a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8003794:	f7ff fdf0 	bl	8003378 <LL_RCC_LSE_IsEnabled>
 8003798:	4603      	mov	r3, r0
 800379a:	2b01      	cmp	r3, #1
 800379c:	d114      	bne.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800379e:	f7fd ffa5 	bl	80016ec <HAL_GetTick>
 80037a2:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 80037a4:	e00b      	b.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037a6:	f7fd ffa1 	bl	80016ec <HAL_GetTick>
 80037aa:	4602      	mov	r2, r0
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	1ad3      	subs	r3, r2, r3
 80037b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d902      	bls.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 80037b8:	2303      	movs	r3, #3
 80037ba:	77fb      	strb	r3, [r7, #31]
              break;
 80037bc:	e004      	b.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 80037be:	f7ff fded 	bl	800339c <LL_RCC_LSE_IsReady>
 80037c2:	4603      	mov	r3, r0
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d1ee      	bne.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80037c8:	7ffb      	ldrb	r3, [r7, #31]
 80037ca:	77bb      	strb	r3, [r7, #30]
 80037cc:	e001      	b.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037ce:	7ffb      	ldrb	r3, [r7, #31]
 80037d0:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0301 	and.w	r3, r3, #1
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d004      	beq.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	699b      	ldr	r3, [r3, #24]
 80037e2:	4618      	mov	r0, r3
 80037e4:	f7ff fe2a 	bl	800343c <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0302 	and.w	r3, r3, #2
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d004      	beq.n	80037fe <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	69db      	ldr	r3, [r3, #28]
 80037f8:	4618      	mov	r0, r3
 80037fa:	f7ff fe35 	bl	8003468 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0310 	and.w	r3, r3, #16
 8003806:	2b00      	cmp	r3, #0
 8003808:	d004      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800380e:	4618      	mov	r0, r3
 8003810:	f7ff fe5d 	bl	80034ce <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0320 	and.w	r3, r3, #32
 800381c:	2b00      	cmp	r3, #0
 800381e:	d004      	beq.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003824:	4618      	mov	r0, r3
 8003826:	f7ff fe52 	bl	80034ce <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0304 	and.w	r3, r3, #4
 8003832:	2b00      	cmp	r3, #0
 8003834:	d004      	beq.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6a1b      	ldr	r3, [r3, #32]
 800383a:	4618      	mov	r0, r3
 800383c:	f7ff fe2a 	bl	8003494 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0308 	and.w	r3, r3, #8
 8003848:	2b00      	cmp	r3, #0
 800384a:	d004      	beq.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003850:	4618      	mov	r0, r3
 8003852:	f7ff fe1f 	bl	8003494 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800385e:	2b00      	cmp	r3, #0
 8003860:	d022      	beq.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003866:	4618      	mov	r0, r3
 8003868:	f7ff fe8d 	bl	8003586 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003870:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003874:	d107      	bne.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8003876:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800387a:	68db      	ldr	r3, [r3, #12]
 800387c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003880:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003884:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800388a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800388e:	d10b      	bne.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	3304      	adds	r3, #4
 8003894:	4618      	mov	r0, r3
 8003896:	f000 f8dd 	bl	8003a54 <RCCEx_PLLSAI1_ConfigNQ>
 800389a:	4603      	mov	r3, r0
 800389c:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800389e:	7ffb      	ldrb	r3, [r7, #31]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d001      	beq.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 80038a4:	7ffb      	ldrb	r3, [r7, #31]
 80038a6:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d02b      	beq.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038bc:	d008      	beq.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80038c6:	d003      	beq.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d105      	bne.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038d4:	4618      	mov	r0, r3
 80038d6:	f7ff fe2a 	bl	800352e <LL_RCC_SetRNGClockSource>
 80038da:	e00a      	b.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x240>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038e4:	60fb      	str	r3, [r7, #12]
 80038e6:	2000      	movs	r0, #0
 80038e8:	f7ff fe21 	bl	800352e <LL_RCC_SetRNGClockSource>
 80038ec:	68f8      	ldr	r0, [r7, #12]
 80038ee:	f7ff fe34 	bl	800355a <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038f6:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80038fa:	d107      	bne.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80038fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003900:	68db      	ldr	r3, [r3, #12]
 8003902:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003906:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800390a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003914:	2b00      	cmp	r3, #0
 8003916:	d022      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800391c:	4618      	mov	r0, r3
 800391e:	f7ff fe3d 	bl	800359c <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003926:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800392a:	d107      	bne.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800392c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003930:	68db      	ldr	r3, [r3, #12]
 8003932:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003936:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800393a:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003940:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003944:	d10b      	bne.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	3304      	adds	r3, #4
 800394a:	4618      	mov	r0, r3
 800394c:	f000 f8dd 	bl	8003b0a <RCCEx_PLLSAI1_ConfigNR>
 8003950:	4603      	mov	r3, r0
 8003952:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8003954:	7ffb      	ldrb	r3, [r7, #31]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d001      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800395a:	7ffb      	ldrb	r3, [r7, #31]
 800395c:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d004      	beq.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800396e:	4618      	mov	r0, r3
 8003970:	f7ff fd26 	bl	80033c0 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800397c:	2b00      	cmp	r3, #0
 800397e:	d009      	beq.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003984:	4618      	mov	r0, r3
 8003986:	f7ff fd45 	bl	8003414 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800398e:	4618      	mov	r0, r3
 8003990:	f7ff fd2c 	bl	80033ec <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8003994:	7fbb      	ldrb	r3, [r7, #30]
}
 8003996:	4618      	mov	r0, r3
 8003998:	3720      	adds	r7, #32
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}

0800399e <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800399e:	b580      	push	{r7, lr}
 80039a0:	b084      	sub	sp, #16
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80039a6:	2300      	movs	r3, #0
 80039a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80039aa:	f7ff fe61 	bl	8003670 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80039ae:	f7fd fe9d 	bl	80016ec <HAL_GetTick>
 80039b2:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80039b4:	e009      	b.n	80039ca <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80039b6:	f7fd fe99 	bl	80016ec <HAL_GetTick>
 80039ba:	4602      	mov	r2, r0
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	2b02      	cmp	r3, #2
 80039c2:	d902      	bls.n	80039ca <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	73fb      	strb	r3, [r7, #15]
      break;
 80039c8:	e004      	b.n	80039d4 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80039ca:	f7ff fe60 	bl	800368e <LL_RCC_PLLSAI1_IsReady>
 80039ce:	4603      	mov	r3, r0
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d1f0      	bne.n	80039b6 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 80039d4:	7bfb      	ldrb	r3, [r7, #15]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d137      	bne.n	8003a4a <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80039da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039de:	691b      	ldr	r3, [r3, #16]
 80039e0:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	021b      	lsls	r3, r3, #8
 80039ea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80039ee:	4313      	orrs	r3, r2
 80039f0:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 80039f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039f6:	691b      	ldr	r3, [r3, #16]
 80039f8:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003a04:	4313      	orrs	r3, r2
 8003a06:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003a08:	f7ff fe23 	bl	8003652 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a0c:	f7fd fe6e 	bl	80016ec <HAL_GetTick>
 8003a10:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003a12:	e009      	b.n	8003a28 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a14:	f7fd fe6a 	bl	80016ec <HAL_GetTick>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	1ad3      	subs	r3, r2, r3
 8003a1e:	2b02      	cmp	r3, #2
 8003a20:	d902      	bls.n	8003a28 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8003a22:	2303      	movs	r3, #3
 8003a24:	73fb      	strb	r3, [r7, #15]
        break;
 8003a26:	e004      	b.n	8003a32 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003a28:	f7ff fe31 	bl	800368e <LL_RCC_PLLSAI1_IsReady>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d1f0      	bne.n	8003a14 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8003a32:	7bfb      	ldrb	r3, [r7, #15]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d108      	bne.n	8003a4a <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003a38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a3c:	691a      	ldr	r2, [r3, #16]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	691b      	ldr	r3, [r3, #16]
 8003a42:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003a46:	4313      	orrs	r3, r2
 8003a48:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003a4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3710      	adds	r7, #16
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003a60:	f7ff fe06 	bl	8003670 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003a64:	f7fd fe42 	bl	80016ec <HAL_GetTick>
 8003a68:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003a6a:	e009      	b.n	8003a80 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a6c:	f7fd fe3e 	bl	80016ec <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d902      	bls.n	8003a80 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	73fb      	strb	r3, [r7, #15]
      break;
 8003a7e:	e004      	b.n	8003a8a <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003a80:	f7ff fe05 	bl	800368e <LL_RCC_PLLSAI1_IsReady>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d1f0      	bne.n	8003a6c <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8003a8a:	7bfb      	ldrb	r3, [r7, #15]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d137      	bne.n	8003b00 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003a90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a94:	691b      	ldr	r3, [r3, #16]
 8003a96:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	021b      	lsls	r3, r3, #8
 8003aa0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8003aa8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003aac:	691b      	ldr	r3, [r3, #16]
 8003aae:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003aba:	4313      	orrs	r3, r2
 8003abc:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003abe:	f7ff fdc8 	bl	8003652 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ac2:	f7fd fe13 	bl	80016ec <HAL_GetTick>
 8003ac6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003ac8:	e009      	b.n	8003ade <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003aca:	f7fd fe0f 	bl	80016ec <HAL_GetTick>
 8003ace:	4602      	mov	r2, r0
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d902      	bls.n	8003ade <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	73fb      	strb	r3, [r7, #15]
        break;
 8003adc:	e004      	b.n	8003ae8 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003ade:	f7ff fdd6 	bl	800368e <LL_RCC_PLLSAI1_IsReady>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	2b01      	cmp	r3, #1
 8003ae6:	d1f0      	bne.n	8003aca <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8003ae8:	7bfb      	ldrb	r3, [r7, #15]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d108      	bne.n	8003b00 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003aee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003af2:	691a      	ldr	r2, [r3, #16]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	691b      	ldr	r3, [r3, #16]
 8003af8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003afc:	4313      	orrs	r3, r2
 8003afe:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3710      	adds	r7, #16
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}

08003b0a <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003b0a:	b580      	push	{r7, lr}
 8003b0c:	b084      	sub	sp, #16
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b12:	2300      	movs	r3, #0
 8003b14:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003b16:	f7ff fdab 	bl	8003670 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003b1a:	f7fd fde7 	bl	80016ec <HAL_GetTick>
 8003b1e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003b20:	e009      	b.n	8003b36 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b22:	f7fd fde3 	bl	80016ec <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	2b02      	cmp	r3, #2
 8003b2e:	d902      	bls.n	8003b36 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8003b30:	2303      	movs	r3, #3
 8003b32:	73fb      	strb	r3, [r7, #15]
      break;
 8003b34:	e004      	b.n	8003b40 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003b36:	f7ff fdaa 	bl	800368e <LL_RCC_PLLSAI1_IsReady>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d1f0      	bne.n	8003b22 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8003b40:	7bfb      	ldrb	r3, [r7, #15]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d137      	bne.n	8003bb6 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003b46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b4a:	691b      	ldr	r3, [r3, #16]
 8003b4c:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	021b      	lsls	r3, r3, #8
 8003b56:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8003b5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b62:	691b      	ldr	r3, [r3, #16]
 8003b64:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003b70:	4313      	orrs	r3, r2
 8003b72:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003b74:	f7ff fd6d 	bl	8003652 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b78:	f7fd fdb8 	bl	80016ec <HAL_GetTick>
 8003b7c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003b7e:	e009      	b.n	8003b94 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b80:	f7fd fdb4 	bl	80016ec <HAL_GetTick>
 8003b84:	4602      	mov	r2, r0
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	1ad3      	subs	r3, r2, r3
 8003b8a:	2b02      	cmp	r3, #2
 8003b8c:	d902      	bls.n	8003b94 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8003b8e:	2303      	movs	r3, #3
 8003b90:	73fb      	strb	r3, [r7, #15]
        break;
 8003b92:	e004      	b.n	8003b9e <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003b94:	f7ff fd7b 	bl	800368e <LL_RCC_PLLSAI1_IsReady>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d1f0      	bne.n	8003b80 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8003b9e:	7bfb      	ldrb	r3, [r7, #15]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d108      	bne.n	8003bb6 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003ba4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ba8:	691a      	ldr	r2, [r3, #16]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	691b      	ldr	r3, [r3, #16]
 8003bae:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003bb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	3710      	adds	r7, #16
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}

08003bc0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b082      	sub	sp, #8
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d101      	bne.n	8003bd2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e049      	b.n	8003c66 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d106      	bne.n	8003bec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f7fd fb40 	bl	800126c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2202      	movs	r2, #2
 8003bf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	3304      	adds	r3, #4
 8003bfc:	4619      	mov	r1, r3
 8003bfe:	4610      	mov	r0, r2
 8003c00:	f000 fd74 	bl	80046ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2201      	movs	r2, #1
 8003c10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2201      	movs	r2, #1
 8003c18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2201      	movs	r2, #1
 8003c28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2201      	movs	r2, #1
 8003c38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2201      	movs	r2, #1
 8003c48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2201      	movs	r2, #1
 8003c50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2201      	movs	r2, #1
 8003c58:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2201      	movs	r2, #1
 8003c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003c64:	2300      	movs	r3, #0
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3708      	adds	r7, #8
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}
	...

08003c70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b085      	sub	sp, #20
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c7e:	b2db      	uxtb	r3, r3
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d001      	beq.n	8003c88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e036      	b.n	8003cf6 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2202      	movs	r2, #2
 8003c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	68da      	ldr	r2, [r3, #12]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f042 0201 	orr.w	r2, r2, #1
 8003c9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a17      	ldr	r2, [pc, #92]	@ (8003d04 <HAL_TIM_Base_Start_IT+0x94>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d004      	beq.n	8003cb4 <HAL_TIM_Base_Start_IT+0x44>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cb2:	d115      	bne.n	8003ce0 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	689a      	ldr	r2, [r3, #8]
 8003cba:	4b13      	ldr	r3, [pc, #76]	@ (8003d08 <HAL_TIM_Base_Start_IT+0x98>)
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2b06      	cmp	r3, #6
 8003cc4:	d015      	beq.n	8003cf2 <HAL_TIM_Base_Start_IT+0x82>
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ccc:	d011      	beq.n	8003cf2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f042 0201 	orr.w	r2, r2, #1
 8003cdc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cde:	e008      	b.n	8003cf2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f042 0201 	orr.w	r2, r2, #1
 8003cee:	601a      	str	r2, [r3, #0]
 8003cf0:	e000      	b.n	8003cf4 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cf2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3714      	adds	r7, #20
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d00:	4770      	bx	lr
 8003d02:	bf00      	nop
 8003d04:	40012c00 	.word	0x40012c00
 8003d08:	00010007 	.word	0x00010007

08003d0c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d101      	bne.n	8003d1e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e049      	b.n	8003db2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d106      	bne.n	8003d38 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f000 f841 	bl	8003dba <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2202      	movs	r2, #2
 8003d3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	3304      	adds	r3, #4
 8003d48:	4619      	mov	r1, r3
 8003d4a:	4610      	mov	r0, r2
 8003d4c:	f000 fcce 	bl	80046ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2201      	movs	r2, #1
 8003d54:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2201      	movs	r2, #1
 8003d64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2201      	movs	r2, #1
 8003d74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2201      	movs	r2, #1
 8003d84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2201      	movs	r2, #1
 8003d94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2201      	movs	r2, #1
 8003da4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2201      	movs	r2, #1
 8003dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003db0:	2300      	movs	r3, #0
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3708      	adds	r7, #8
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}

08003dba <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003dba:	b480      	push	{r7}
 8003dbc:	b083      	sub	sp, #12
 8003dbe:	af00      	add	r7, sp, #0
 8003dc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003dc2:	bf00      	nop
 8003dc4:	370c      	adds	r7, #12
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr
	...

08003dd0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b084      	sub	sp, #16
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d109      	bne.n	8003df4 <HAL_TIM_PWM_Start+0x24>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	bf14      	ite	ne
 8003dec:	2301      	movne	r3, #1
 8003dee:	2300      	moveq	r3, #0
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	e03c      	b.n	8003e6e <HAL_TIM_PWM_Start+0x9e>
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	2b04      	cmp	r3, #4
 8003df8:	d109      	bne.n	8003e0e <HAL_TIM_PWM_Start+0x3e>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	bf14      	ite	ne
 8003e06:	2301      	movne	r3, #1
 8003e08:	2300      	moveq	r3, #0
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	e02f      	b.n	8003e6e <HAL_TIM_PWM_Start+0x9e>
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	2b08      	cmp	r3, #8
 8003e12:	d109      	bne.n	8003e28 <HAL_TIM_PWM_Start+0x58>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	bf14      	ite	ne
 8003e20:	2301      	movne	r3, #1
 8003e22:	2300      	moveq	r3, #0
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	e022      	b.n	8003e6e <HAL_TIM_PWM_Start+0x9e>
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	2b0c      	cmp	r3, #12
 8003e2c:	d109      	bne.n	8003e42 <HAL_TIM_PWM_Start+0x72>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	bf14      	ite	ne
 8003e3a:	2301      	movne	r3, #1
 8003e3c:	2300      	moveq	r3, #0
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	e015      	b.n	8003e6e <HAL_TIM_PWM_Start+0x9e>
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	2b10      	cmp	r3, #16
 8003e46:	d109      	bne.n	8003e5c <HAL_TIM_PWM_Start+0x8c>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003e4e:	b2db      	uxtb	r3, r3
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	bf14      	ite	ne
 8003e54:	2301      	movne	r3, #1
 8003e56:	2300      	moveq	r3, #0
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	e008      	b.n	8003e6e <HAL_TIM_PWM_Start+0x9e>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	bf14      	ite	ne
 8003e68:	2301      	movne	r3, #1
 8003e6a:	2300      	moveq	r3, #0
 8003e6c:	b2db      	uxtb	r3, r3
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d001      	beq.n	8003e76 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e079      	b.n	8003f6a <HAL_TIM_PWM_Start+0x19a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d104      	bne.n	8003e86 <HAL_TIM_PWM_Start+0xb6>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2202      	movs	r2, #2
 8003e80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e84:	e023      	b.n	8003ece <HAL_TIM_PWM_Start+0xfe>
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	2b04      	cmp	r3, #4
 8003e8a:	d104      	bne.n	8003e96 <HAL_TIM_PWM_Start+0xc6>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2202      	movs	r2, #2
 8003e90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e94:	e01b      	b.n	8003ece <HAL_TIM_PWM_Start+0xfe>
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	2b08      	cmp	r3, #8
 8003e9a:	d104      	bne.n	8003ea6 <HAL_TIM_PWM_Start+0xd6>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2202      	movs	r2, #2
 8003ea0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ea4:	e013      	b.n	8003ece <HAL_TIM_PWM_Start+0xfe>
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	2b0c      	cmp	r3, #12
 8003eaa:	d104      	bne.n	8003eb6 <HAL_TIM_PWM_Start+0xe6>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2202      	movs	r2, #2
 8003eb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003eb4:	e00b      	b.n	8003ece <HAL_TIM_PWM_Start+0xfe>
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	2b10      	cmp	r3, #16
 8003eba:	d104      	bne.n	8003ec6 <HAL_TIM_PWM_Start+0xf6>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2202      	movs	r2, #2
 8003ec0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ec4:	e003      	b.n	8003ece <HAL_TIM_PWM_Start+0xfe>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2202      	movs	r2, #2
 8003eca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	6839      	ldr	r1, [r7, #0]
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f000 ff8c 	bl	8004df4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a24      	ldr	r2, [pc, #144]	@ (8003f74 <HAL_TIM_PWM_Start+0x1a4>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d009      	beq.n	8003efa <HAL_TIM_PWM_Start+0x12a>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a23      	ldr	r2, [pc, #140]	@ (8003f78 <HAL_TIM_PWM_Start+0x1a8>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d004      	beq.n	8003efa <HAL_TIM_PWM_Start+0x12a>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a21      	ldr	r2, [pc, #132]	@ (8003f7c <HAL_TIM_PWM_Start+0x1ac>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d101      	bne.n	8003efe <HAL_TIM_PWM_Start+0x12e>
 8003efa:	2301      	movs	r3, #1
 8003efc:	e000      	b.n	8003f00 <HAL_TIM_PWM_Start+0x130>
 8003efe:	2300      	movs	r3, #0
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d007      	beq.n	8003f14 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003f12:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a16      	ldr	r2, [pc, #88]	@ (8003f74 <HAL_TIM_PWM_Start+0x1a4>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d004      	beq.n	8003f28 <HAL_TIM_PWM_Start+0x158>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f26:	d115      	bne.n	8003f54 <HAL_TIM_PWM_Start+0x184>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	689a      	ldr	r2, [r3, #8]
 8003f2e:	4b14      	ldr	r3, [pc, #80]	@ (8003f80 <HAL_TIM_PWM_Start+0x1b0>)
 8003f30:	4013      	ands	r3, r2
 8003f32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2b06      	cmp	r3, #6
 8003f38:	d015      	beq.n	8003f66 <HAL_TIM_PWM_Start+0x196>
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f40:	d011      	beq.n	8003f66 <HAL_TIM_PWM_Start+0x196>
    {
      __HAL_TIM_ENABLE(htim);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f042 0201 	orr.w	r2, r2, #1
 8003f50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f52:	e008      	b.n	8003f66 <HAL_TIM_PWM_Start+0x196>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f042 0201 	orr.w	r2, r2, #1
 8003f62:	601a      	str	r2, [r3, #0]
 8003f64:	e000      	b.n	8003f68 <HAL_TIM_PWM_Start+0x198>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f66:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003f68:	2300      	movs	r3, #0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3710      	adds	r7, #16
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}
 8003f72:	bf00      	nop
 8003f74:	40012c00 	.word	0x40012c00
 8003f78:	40014400 	.word	0x40014400
 8003f7c:	40014800 	.word	0x40014800
 8003f80:	00010007 	.word	0x00010007

08003f84 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b086      	sub	sp, #24
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
 8003f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d101      	bne.n	8003f98 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003f94:	2301      	movs	r3, #1
 8003f96:	e097      	b.n	80040c8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f9e:	b2db      	uxtb	r3, r3
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d106      	bne.n	8003fb2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	f7fd f981 	bl	80012b4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2202      	movs	r2, #2
 8003fb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	687a      	ldr	r2, [r7, #4]
 8003fc2:	6812      	ldr	r2, [r2, #0]
 8003fc4:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8003fc8:	f023 0307 	bic.w	r3, r3, #7
 8003fcc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	3304      	adds	r3, #4
 8003fd6:	4619      	mov	r1, r3
 8003fd8:	4610      	mov	r0, r2
 8003fda:	f000 fb87 	bl	80046ec <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	699b      	ldr	r3, [r3, #24]
 8003fec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	6a1b      	ldr	r3, [r3, #32]
 8003ff4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	697a      	ldr	r2, [r7, #20]
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004006:	f023 0303 	bic.w	r3, r3, #3
 800400a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	689a      	ldr	r2, [r3, #8]
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	699b      	ldr	r3, [r3, #24]
 8004014:	021b      	lsls	r3, r3, #8
 8004016:	4313      	orrs	r3, r2
 8004018:	693a      	ldr	r2, [r7, #16]
 800401a:	4313      	orrs	r3, r2
 800401c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004024:	f023 030c 	bic.w	r3, r3, #12
 8004028:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004030:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004034:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	68da      	ldr	r2, [r3, #12]
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	69db      	ldr	r3, [r3, #28]
 800403e:	021b      	lsls	r3, r3, #8
 8004040:	4313      	orrs	r3, r2
 8004042:	693a      	ldr	r2, [r7, #16]
 8004044:	4313      	orrs	r3, r2
 8004046:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	691b      	ldr	r3, [r3, #16]
 800404c:	011a      	lsls	r2, r3, #4
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	6a1b      	ldr	r3, [r3, #32]
 8004052:	031b      	lsls	r3, r3, #12
 8004054:	4313      	orrs	r3, r2
 8004056:	693a      	ldr	r2, [r7, #16]
 8004058:	4313      	orrs	r3, r2
 800405a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004062:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800406a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	685a      	ldr	r2, [r3, #4]
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	695b      	ldr	r3, [r3, #20]
 8004074:	011b      	lsls	r3, r3, #4
 8004076:	4313      	orrs	r3, r2
 8004078:	68fa      	ldr	r2, [r7, #12]
 800407a:	4313      	orrs	r3, r2
 800407c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	697a      	ldr	r2, [r7, #20]
 8004084:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	693a      	ldr	r2, [r7, #16]
 800408c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	68fa      	ldr	r2, [r7, #12]
 8004094:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2201      	movs	r2, #1
 800409a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2201      	movs	r2, #1
 80040a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2201      	movs	r2, #1
 80040aa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2201      	movs	r2, #1
 80040b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2201      	movs	r2, #1
 80040ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2201      	movs	r2, #1
 80040c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80040c6:	2300      	movs	r3, #0
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	3718      	adds	r7, #24
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}

080040d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b084      	sub	sp, #16
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	68db      	ldr	r3, [r3, #12]
 80040de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	691b      	ldr	r3, [r3, #16]
 80040e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	f003 0302 	and.w	r3, r3, #2
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d020      	beq.n	8004134 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	f003 0302 	and.w	r3, r3, #2
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d01b      	beq.n	8004134 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f06f 0202 	mvn.w	r2, #2
 8004104:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2201      	movs	r2, #1
 800410a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	699b      	ldr	r3, [r3, #24]
 8004112:	f003 0303 	and.w	r3, r3, #3
 8004116:	2b00      	cmp	r3, #0
 8004118:	d003      	beq.n	8004122 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f000 fac7 	bl	80046ae <HAL_TIM_IC_CaptureCallback>
 8004120:	e005      	b.n	800412e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f000 fab9 	bl	800469a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	f000 faca 	bl	80046c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2200      	movs	r2, #0
 8004132:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	f003 0304 	and.w	r3, r3, #4
 800413a:	2b00      	cmp	r3, #0
 800413c:	d020      	beq.n	8004180 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	f003 0304 	and.w	r3, r3, #4
 8004144:	2b00      	cmp	r3, #0
 8004146:	d01b      	beq.n	8004180 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f06f 0204 	mvn.w	r2, #4
 8004150:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2202      	movs	r2, #2
 8004156:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	699b      	ldr	r3, [r3, #24]
 800415e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004162:	2b00      	cmp	r3, #0
 8004164:	d003      	beq.n	800416e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f000 faa1 	bl	80046ae <HAL_TIM_IC_CaptureCallback>
 800416c:	e005      	b.n	800417a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f000 fa93 	bl	800469a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004174:	6878      	ldr	r0, [r7, #4]
 8004176:	f000 faa4 	bl	80046c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	f003 0308 	and.w	r3, r3, #8
 8004186:	2b00      	cmp	r3, #0
 8004188:	d020      	beq.n	80041cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	f003 0308 	and.w	r3, r3, #8
 8004190:	2b00      	cmp	r3, #0
 8004192:	d01b      	beq.n	80041cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f06f 0208 	mvn.w	r2, #8
 800419c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2204      	movs	r2, #4
 80041a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	69db      	ldr	r3, [r3, #28]
 80041aa:	f003 0303 	and.w	r3, r3, #3
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d003      	beq.n	80041ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f000 fa7b 	bl	80046ae <HAL_TIM_IC_CaptureCallback>
 80041b8:	e005      	b.n	80041c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f000 fa6d 	bl	800469a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041c0:	6878      	ldr	r0, [r7, #4]
 80041c2:	f000 fa7e 	bl	80046c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2200      	movs	r2, #0
 80041ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	f003 0310 	and.w	r3, r3, #16
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d020      	beq.n	8004218 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	f003 0310 	and.w	r3, r3, #16
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d01b      	beq.n	8004218 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f06f 0210 	mvn.w	r2, #16
 80041e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2208      	movs	r2, #8
 80041ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	69db      	ldr	r3, [r3, #28]
 80041f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d003      	beq.n	8004206 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f000 fa55 	bl	80046ae <HAL_TIM_IC_CaptureCallback>
 8004204:	e005      	b.n	8004212 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f000 fa47 	bl	800469a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f000 fa58 	bl	80046c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	f003 0301 	and.w	r3, r3, #1
 800421e:	2b00      	cmp	r3, #0
 8004220:	d00c      	beq.n	800423c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	f003 0301 	and.w	r3, r3, #1
 8004228:	2b00      	cmp	r3, #0
 800422a:	d007      	beq.n	800423c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f06f 0201 	mvn.w	r2, #1
 8004234:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f7fc fcc0 	bl	8000bbc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004242:	2b00      	cmp	r3, #0
 8004244:	d104      	bne.n	8004250 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800424c:	2b00      	cmp	r3, #0
 800424e:	d00c      	beq.n	800426a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004256:	2b00      	cmp	r3, #0
 8004258:	d007      	beq.n	800426a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004262:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004264:	6878      	ldr	r0, [r7, #4]
 8004266:	f000 fedb 	bl	8005020 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004270:	2b00      	cmp	r3, #0
 8004272:	d00c      	beq.n	800428e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800427a:	2b00      	cmp	r3, #0
 800427c:	d007      	beq.n	800428e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004286:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f000 fed3 	bl	8005034 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004294:	2b00      	cmp	r3, #0
 8004296:	d00c      	beq.n	80042b2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d007      	beq.n	80042b2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80042aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f000 fa12 	bl	80046d6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	f003 0320 	and.w	r3, r3, #32
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d00c      	beq.n	80042d6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f003 0320 	and.w	r3, r3, #32
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d007      	beq.n	80042d6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f06f 0220 	mvn.w	r2, #32
 80042ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f000 fe9b 	bl	800500c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80042d6:	bf00      	nop
 80042d8:	3710      	adds	r7, #16
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}
	...

080042e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b086      	sub	sp, #24
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	60f8      	str	r0, [r7, #12]
 80042e8:	60b9      	str	r1, [r7, #8]
 80042ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042ec:	2300      	movs	r3, #0
 80042ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d101      	bne.n	80042fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 80042fa:	2302      	movs	r3, #2
 80042fc:	e0ff      	b.n	80044fe <HAL_TIM_PWM_ConfigChannel+0x21e>
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2201      	movs	r2, #1
 8004302:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2b14      	cmp	r3, #20
 800430a:	f200 80f0 	bhi.w	80044ee <HAL_TIM_PWM_ConfigChannel+0x20e>
 800430e:	a201      	add	r2, pc, #4	@ (adr r2, 8004314 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004314:	08004369 	.word	0x08004369
 8004318:	080044ef 	.word	0x080044ef
 800431c:	080044ef 	.word	0x080044ef
 8004320:	080044ef 	.word	0x080044ef
 8004324:	080043a9 	.word	0x080043a9
 8004328:	080044ef 	.word	0x080044ef
 800432c:	080044ef 	.word	0x080044ef
 8004330:	080044ef 	.word	0x080044ef
 8004334:	080043eb 	.word	0x080043eb
 8004338:	080044ef 	.word	0x080044ef
 800433c:	080044ef 	.word	0x080044ef
 8004340:	080044ef 	.word	0x080044ef
 8004344:	0800442b 	.word	0x0800442b
 8004348:	080044ef 	.word	0x080044ef
 800434c:	080044ef 	.word	0x080044ef
 8004350:	080044ef 	.word	0x080044ef
 8004354:	0800446d 	.word	0x0800446d
 8004358:	080044ef 	.word	0x080044ef
 800435c:	080044ef 	.word	0x080044ef
 8004360:	080044ef 	.word	0x080044ef
 8004364:	080044ad 	.word	0x080044ad
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	68b9      	ldr	r1, [r7, #8]
 800436e:	4618      	mov	r0, r3
 8004370:	f000 fa26 	bl	80047c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	699a      	ldr	r2, [r3, #24]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f042 0208 	orr.w	r2, r2, #8
 8004382:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	699a      	ldr	r2, [r3, #24]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f022 0204 	bic.w	r2, r2, #4
 8004392:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	6999      	ldr	r1, [r3, #24]
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	691a      	ldr	r2, [r3, #16]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	430a      	orrs	r2, r1
 80043a4:	619a      	str	r2, [r3, #24]
      break;
 80043a6:	e0a5      	b.n	80044f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	68b9      	ldr	r1, [r7, #8]
 80043ae:	4618      	mov	r0, r3
 80043b0:	f000 fa82 	bl	80048b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	699a      	ldr	r2, [r3, #24]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	699a      	ldr	r2, [r3, #24]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	6999      	ldr	r1, [r3, #24]
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	691b      	ldr	r3, [r3, #16]
 80043de:	021a      	lsls	r2, r3, #8
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	430a      	orrs	r2, r1
 80043e6:	619a      	str	r2, [r3, #24]
      break;
 80043e8:	e084      	b.n	80044f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	68b9      	ldr	r1, [r7, #8]
 80043f0:	4618      	mov	r0, r3
 80043f2:	f000 fadb 	bl	80049ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	69da      	ldr	r2, [r3, #28]
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f042 0208 	orr.w	r2, r2, #8
 8004404:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	69da      	ldr	r2, [r3, #28]
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f022 0204 	bic.w	r2, r2, #4
 8004414:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	69d9      	ldr	r1, [r3, #28]
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	691a      	ldr	r2, [r3, #16]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	430a      	orrs	r2, r1
 8004426:	61da      	str	r2, [r3, #28]
      break;
 8004428:	e064      	b.n	80044f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	68b9      	ldr	r1, [r7, #8]
 8004430:	4618      	mov	r0, r3
 8004432:	f000 fb33 	bl	8004a9c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	69da      	ldr	r2, [r3, #28]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004444:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	69da      	ldr	r2, [r3, #28]
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004454:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	69d9      	ldr	r1, [r3, #28]
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	691b      	ldr	r3, [r3, #16]
 8004460:	021a      	lsls	r2, r3, #8
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	430a      	orrs	r2, r1
 8004468:	61da      	str	r2, [r3, #28]
      break;
 800446a:	e043      	b.n	80044f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	68b9      	ldr	r1, [r7, #8]
 8004472:	4618      	mov	r0, r3
 8004474:	f000 fb70 	bl	8004b58 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f042 0208 	orr.w	r2, r2, #8
 8004486:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f022 0204 	bic.w	r2, r2, #4
 8004496:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	691a      	ldr	r2, [r3, #16]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	430a      	orrs	r2, r1
 80044a8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80044aa:	e023      	b.n	80044f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	68b9      	ldr	r1, [r7, #8]
 80044b2:	4618      	mov	r0, r3
 80044b4:	f000 fba8 	bl	8004c08 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044c6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044d6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	691b      	ldr	r3, [r3, #16]
 80044e2:	021a      	lsls	r2, r3, #8
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	430a      	orrs	r2, r1
 80044ea:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80044ec:	e002      	b.n	80044f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	75fb      	strb	r3, [r7, #23]
      break;
 80044f2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2200      	movs	r2, #0
 80044f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80044fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3718      	adds	r7, #24
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop

08004508 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
 8004510:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004512:	2300      	movs	r3, #0
 8004514:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800451c:	2b01      	cmp	r3, #1
 800451e:	d101      	bne.n	8004524 <HAL_TIM_ConfigClockSource+0x1c>
 8004520:	2302      	movs	r3, #2
 8004522:	e0b6      	b.n	8004692 <HAL_TIM_ConfigClockSource+0x18a>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2201      	movs	r2, #1
 8004528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2202      	movs	r2, #2
 8004530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004542:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004546:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800454e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	68ba      	ldr	r2, [r7, #8]
 8004556:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004560:	d03e      	beq.n	80045e0 <HAL_TIM_ConfigClockSource+0xd8>
 8004562:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004566:	f200 8087 	bhi.w	8004678 <HAL_TIM_ConfigClockSource+0x170>
 800456a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800456e:	f000 8086 	beq.w	800467e <HAL_TIM_ConfigClockSource+0x176>
 8004572:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004576:	d87f      	bhi.n	8004678 <HAL_TIM_ConfigClockSource+0x170>
 8004578:	2b70      	cmp	r3, #112	@ 0x70
 800457a:	d01a      	beq.n	80045b2 <HAL_TIM_ConfigClockSource+0xaa>
 800457c:	2b70      	cmp	r3, #112	@ 0x70
 800457e:	d87b      	bhi.n	8004678 <HAL_TIM_ConfigClockSource+0x170>
 8004580:	2b60      	cmp	r3, #96	@ 0x60
 8004582:	d050      	beq.n	8004626 <HAL_TIM_ConfigClockSource+0x11e>
 8004584:	2b60      	cmp	r3, #96	@ 0x60
 8004586:	d877      	bhi.n	8004678 <HAL_TIM_ConfigClockSource+0x170>
 8004588:	2b50      	cmp	r3, #80	@ 0x50
 800458a:	d03c      	beq.n	8004606 <HAL_TIM_ConfigClockSource+0xfe>
 800458c:	2b50      	cmp	r3, #80	@ 0x50
 800458e:	d873      	bhi.n	8004678 <HAL_TIM_ConfigClockSource+0x170>
 8004590:	2b40      	cmp	r3, #64	@ 0x40
 8004592:	d058      	beq.n	8004646 <HAL_TIM_ConfigClockSource+0x13e>
 8004594:	2b40      	cmp	r3, #64	@ 0x40
 8004596:	d86f      	bhi.n	8004678 <HAL_TIM_ConfigClockSource+0x170>
 8004598:	2b30      	cmp	r3, #48	@ 0x30
 800459a:	d064      	beq.n	8004666 <HAL_TIM_ConfigClockSource+0x15e>
 800459c:	2b30      	cmp	r3, #48	@ 0x30
 800459e:	d86b      	bhi.n	8004678 <HAL_TIM_ConfigClockSource+0x170>
 80045a0:	2b20      	cmp	r3, #32
 80045a2:	d060      	beq.n	8004666 <HAL_TIM_ConfigClockSource+0x15e>
 80045a4:	2b20      	cmp	r3, #32
 80045a6:	d867      	bhi.n	8004678 <HAL_TIM_ConfigClockSource+0x170>
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d05c      	beq.n	8004666 <HAL_TIM_ConfigClockSource+0x15e>
 80045ac:	2b10      	cmp	r3, #16
 80045ae:	d05a      	beq.n	8004666 <HAL_TIM_ConfigClockSource+0x15e>
 80045b0:	e062      	b.n	8004678 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80045c2:	f000 fbf7 	bl	8004db4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80045d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	68ba      	ldr	r2, [r7, #8]
 80045dc:	609a      	str	r2, [r3, #8]
      break;
 80045de:	e04f      	b.n	8004680 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80045f0:	f000 fbe0 	bl	8004db4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	689a      	ldr	r2, [r3, #8]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004602:	609a      	str	r2, [r3, #8]
      break;
 8004604:	e03c      	b.n	8004680 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004612:	461a      	mov	r2, r3
 8004614:	f000 fb52 	bl	8004cbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	2150      	movs	r1, #80	@ 0x50
 800461e:	4618      	mov	r0, r3
 8004620:	f000 fbab 	bl	8004d7a <TIM_ITRx_SetConfig>
      break;
 8004624:	e02c      	b.n	8004680 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004632:	461a      	mov	r2, r3
 8004634:	f000 fb71 	bl	8004d1a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	2160      	movs	r1, #96	@ 0x60
 800463e:	4618      	mov	r0, r3
 8004640:	f000 fb9b 	bl	8004d7a <TIM_ITRx_SetConfig>
      break;
 8004644:	e01c      	b.n	8004680 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004652:	461a      	mov	r2, r3
 8004654:	f000 fb32 	bl	8004cbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	2140      	movs	r1, #64	@ 0x40
 800465e:	4618      	mov	r0, r3
 8004660:	f000 fb8b 	bl	8004d7a <TIM_ITRx_SetConfig>
      break;
 8004664:	e00c      	b.n	8004680 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4619      	mov	r1, r3
 8004670:	4610      	mov	r0, r2
 8004672:	f000 fb82 	bl	8004d7a <TIM_ITRx_SetConfig>
      break;
 8004676:	e003      	b.n	8004680 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	73fb      	strb	r3, [r7, #15]
      break;
 800467c:	e000      	b.n	8004680 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800467e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2200      	movs	r2, #0
 800468c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004690:	7bfb      	ldrb	r3, [r7, #15]
}
 8004692:	4618      	mov	r0, r3
 8004694:	3710      	adds	r7, #16
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}

0800469a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800469a:	b480      	push	{r7}
 800469c:	b083      	sub	sp, #12
 800469e:	af00      	add	r7, sp, #0
 80046a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80046a2:	bf00      	nop
 80046a4:	370c      	adds	r7, #12
 80046a6:	46bd      	mov	sp, r7
 80046a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ac:	4770      	bx	lr

080046ae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80046ae:	b480      	push	{r7}
 80046b0:	b083      	sub	sp, #12
 80046b2:	af00      	add	r7, sp, #0
 80046b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80046b6:	bf00      	nop
 80046b8:	370c      	adds	r7, #12
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr

080046c2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046c2:	b480      	push	{r7}
 80046c4:	b083      	sub	sp, #12
 80046c6:	af00      	add	r7, sp, #0
 80046c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046ca:	bf00      	nop
 80046cc:	370c      	adds	r7, #12
 80046ce:	46bd      	mov	sp, r7
 80046d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d4:	4770      	bx	lr

080046d6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046d6:	b480      	push	{r7}
 80046d8:	b083      	sub	sp, #12
 80046da:	af00      	add	r7, sp, #0
 80046dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046de:	bf00      	nop
 80046e0:	370c      	adds	r7, #12
 80046e2:	46bd      	mov	sp, r7
 80046e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e8:	4770      	bx	lr
	...

080046ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b085      	sub	sp, #20
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
 80046f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a2d      	ldr	r2, [pc, #180]	@ (80047b4 <TIM_Base_SetConfig+0xc8>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d003      	beq.n	800470c <TIM_Base_SetConfig+0x20>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800470a:	d108      	bne.n	800471e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004712:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	68fa      	ldr	r2, [r7, #12]
 800471a:	4313      	orrs	r3, r2
 800471c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a24      	ldr	r2, [pc, #144]	@ (80047b4 <TIM_Base_SetConfig+0xc8>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d00b      	beq.n	800473e <TIM_Base_SetConfig+0x52>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800472c:	d007      	beq.n	800473e <TIM_Base_SetConfig+0x52>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a21      	ldr	r2, [pc, #132]	@ (80047b8 <TIM_Base_SetConfig+0xcc>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d003      	beq.n	800473e <TIM_Base_SetConfig+0x52>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a20      	ldr	r2, [pc, #128]	@ (80047bc <TIM_Base_SetConfig+0xd0>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d108      	bne.n	8004750 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004744:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	68fa      	ldr	r2, [r7, #12]
 800474c:	4313      	orrs	r3, r2
 800474e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	695b      	ldr	r3, [r3, #20]
 800475a:	4313      	orrs	r3, r2
 800475c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	689a      	ldr	r2, [r3, #8]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	4a10      	ldr	r2, [pc, #64]	@ (80047b4 <TIM_Base_SetConfig+0xc8>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d007      	beq.n	8004786 <TIM_Base_SetConfig+0x9a>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	4a0f      	ldr	r2, [pc, #60]	@ (80047b8 <TIM_Base_SetConfig+0xcc>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d003      	beq.n	8004786 <TIM_Base_SetConfig+0x9a>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	4a0e      	ldr	r2, [pc, #56]	@ (80047bc <TIM_Base_SetConfig+0xd0>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d103      	bne.n	800478e <TIM_Base_SetConfig+0xa2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	691a      	ldr	r2, [r3, #16]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f043 0204 	orr.w	r2, r3, #4
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2201      	movs	r2, #1
 800479e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	68fa      	ldr	r2, [r7, #12]
 80047a4:	601a      	str	r2, [r3, #0]
}
 80047a6:	bf00      	nop
 80047a8:	3714      	adds	r7, #20
 80047aa:	46bd      	mov	sp, r7
 80047ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b0:	4770      	bx	lr
 80047b2:	bf00      	nop
 80047b4:	40012c00 	.word	0x40012c00
 80047b8:	40014400 	.word	0x40014400
 80047bc:	40014800 	.word	0x40014800

080047c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b087      	sub	sp, #28
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6a1b      	ldr	r3, [r3, #32]
 80047ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6a1b      	ldr	r3, [r3, #32]
 80047d4:	f023 0201 	bic.w	r2, r3, #1
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	699b      	ldr	r3, [r3, #24]
 80047e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	f023 0303 	bic.w	r3, r3, #3
 80047fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	68fa      	ldr	r2, [r7, #12]
 8004802:	4313      	orrs	r3, r2
 8004804:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	f023 0302 	bic.w	r3, r3, #2
 800480c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	697a      	ldr	r2, [r7, #20]
 8004814:	4313      	orrs	r3, r2
 8004816:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	4a24      	ldr	r2, [pc, #144]	@ (80048ac <TIM_OC1_SetConfig+0xec>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d007      	beq.n	8004830 <TIM_OC1_SetConfig+0x70>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	4a23      	ldr	r2, [pc, #140]	@ (80048b0 <TIM_OC1_SetConfig+0xf0>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d003      	beq.n	8004830 <TIM_OC1_SetConfig+0x70>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	4a22      	ldr	r2, [pc, #136]	@ (80048b4 <TIM_OC1_SetConfig+0xf4>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d10c      	bne.n	800484a <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	f023 0308 	bic.w	r3, r3, #8
 8004836:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	697a      	ldr	r2, [r7, #20]
 800483e:	4313      	orrs	r3, r2
 8004840:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004842:	697b      	ldr	r3, [r7, #20]
 8004844:	f023 0304 	bic.w	r3, r3, #4
 8004848:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	4a17      	ldr	r2, [pc, #92]	@ (80048ac <TIM_OC1_SetConfig+0xec>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d007      	beq.n	8004862 <TIM_OC1_SetConfig+0xa2>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a17      	ldr	r2, [pc, #92]	@ (80048b4 <TIM_OC1_SetConfig+0xf4>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d003      	beq.n	8004862 <TIM_OC1_SetConfig+0xa2>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4a14      	ldr	r2, [pc, #80]	@ (80048b0 <TIM_OC1_SetConfig+0xf0>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d111      	bne.n	8004886 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004868:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004870:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	695b      	ldr	r3, [r3, #20]
 8004876:	693a      	ldr	r2, [r7, #16]
 8004878:	4313      	orrs	r3, r2
 800487a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	699b      	ldr	r3, [r3, #24]
 8004880:	693a      	ldr	r2, [r7, #16]
 8004882:	4313      	orrs	r3, r2
 8004884:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	693a      	ldr	r2, [r7, #16]
 800488a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	68fa      	ldr	r2, [r7, #12]
 8004890:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	685a      	ldr	r2, [r3, #4]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	697a      	ldr	r2, [r7, #20]
 800489e:	621a      	str	r2, [r3, #32]
}
 80048a0:	bf00      	nop
 80048a2:	371c      	adds	r7, #28
 80048a4:	46bd      	mov	sp, r7
 80048a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048aa:	4770      	bx	lr
 80048ac:	40012c00 	.word	0x40012c00
 80048b0:	40014800 	.word	0x40014800
 80048b4:	40014400 	.word	0x40014400

080048b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b087      	sub	sp, #28
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
 80048c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6a1b      	ldr	r3, [r3, #32]
 80048c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6a1b      	ldr	r3, [r3, #32]
 80048cc:	f023 0210 	bic.w	r2, r3, #16
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	699b      	ldr	r3, [r3, #24]
 80048de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	021b      	lsls	r3, r3, #8
 80048fa:	68fa      	ldr	r2, [r7, #12]
 80048fc:	4313      	orrs	r3, r2
 80048fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	f023 0320 	bic.w	r3, r3, #32
 8004906:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	011b      	lsls	r3, r3, #4
 800490e:	697a      	ldr	r2, [r7, #20]
 8004910:	4313      	orrs	r3, r2
 8004912:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a22      	ldr	r2, [pc, #136]	@ (80049a0 <TIM_OC2_SetConfig+0xe8>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d10d      	bne.n	8004938 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004922:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	011b      	lsls	r3, r3, #4
 800492a:	697a      	ldr	r2, [r7, #20]
 800492c:	4313      	orrs	r3, r2
 800492e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004936:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	4a19      	ldr	r2, [pc, #100]	@ (80049a0 <TIM_OC2_SetConfig+0xe8>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d007      	beq.n	8004950 <TIM_OC2_SetConfig+0x98>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	4a18      	ldr	r2, [pc, #96]	@ (80049a4 <TIM_OC2_SetConfig+0xec>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d003      	beq.n	8004950 <TIM_OC2_SetConfig+0x98>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	4a17      	ldr	r2, [pc, #92]	@ (80049a8 <TIM_OC2_SetConfig+0xf0>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d113      	bne.n	8004978 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004956:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800495e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	695b      	ldr	r3, [r3, #20]
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	693a      	ldr	r2, [r7, #16]
 8004968:	4313      	orrs	r3, r2
 800496a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	699b      	ldr	r3, [r3, #24]
 8004970:	009b      	lsls	r3, r3, #2
 8004972:	693a      	ldr	r2, [r7, #16]
 8004974:	4313      	orrs	r3, r2
 8004976:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	693a      	ldr	r2, [r7, #16]
 800497c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	68fa      	ldr	r2, [r7, #12]
 8004982:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	685a      	ldr	r2, [r3, #4]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	697a      	ldr	r2, [r7, #20]
 8004990:	621a      	str	r2, [r3, #32]
}
 8004992:	bf00      	nop
 8004994:	371c      	adds	r7, #28
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr
 800499e:	bf00      	nop
 80049a0:	40012c00 	.word	0x40012c00
 80049a4:	40014400 	.word	0x40014400
 80049a8:	40014800 	.word	0x40014800

080049ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b087      	sub	sp, #28
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
 80049b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6a1b      	ldr	r3, [r3, #32]
 80049ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6a1b      	ldr	r3, [r3, #32]
 80049c0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	69db      	ldr	r3, [r3, #28]
 80049d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f023 0303 	bic.w	r3, r3, #3
 80049e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	68fa      	ldr	r2, [r7, #12]
 80049ee:	4313      	orrs	r3, r2
 80049f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80049f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	021b      	lsls	r3, r3, #8
 8004a00:	697a      	ldr	r2, [r7, #20]
 8004a02:	4313      	orrs	r3, r2
 8004a04:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a21      	ldr	r2, [pc, #132]	@ (8004a90 <TIM_OC3_SetConfig+0xe4>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d10d      	bne.n	8004a2a <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004a14:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	021b      	lsls	r3, r3, #8
 8004a1c:	697a      	ldr	r2, [r7, #20]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004a28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a18      	ldr	r2, [pc, #96]	@ (8004a90 <TIM_OC3_SetConfig+0xe4>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d007      	beq.n	8004a42 <TIM_OC3_SetConfig+0x96>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	4a17      	ldr	r2, [pc, #92]	@ (8004a94 <TIM_OC3_SetConfig+0xe8>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d003      	beq.n	8004a42 <TIM_OC3_SetConfig+0x96>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	4a16      	ldr	r2, [pc, #88]	@ (8004a98 <TIM_OC3_SetConfig+0xec>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d113      	bne.n	8004a6a <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	695b      	ldr	r3, [r3, #20]
 8004a56:	011b      	lsls	r3, r3, #4
 8004a58:	693a      	ldr	r2, [r7, #16]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	699b      	ldr	r3, [r3, #24]
 8004a62:	011b      	lsls	r3, r3, #4
 8004a64:	693a      	ldr	r2, [r7, #16]
 8004a66:	4313      	orrs	r3, r2
 8004a68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	693a      	ldr	r2, [r7, #16]
 8004a6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	685a      	ldr	r2, [r3, #4]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	697a      	ldr	r2, [r7, #20]
 8004a82:	621a      	str	r2, [r3, #32]
}
 8004a84:	bf00      	nop
 8004a86:	371c      	adds	r7, #28
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8e:	4770      	bx	lr
 8004a90:	40012c00 	.word	0x40012c00
 8004a94:	40014400 	.word	0x40014400
 8004a98:	40014800 	.word	0x40014800

08004a9c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b087      	sub	sp, #28
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
 8004aa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6a1b      	ldr	r3, [r3, #32]
 8004aaa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6a1b      	ldr	r3, [r3, #32]
 8004ab0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	69db      	ldr	r3, [r3, #28]
 8004ac2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004aca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ace:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ad6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	021b      	lsls	r3, r3, #8
 8004ade:	68fa      	ldr	r2, [r7, #12]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ae4:	693b      	ldr	r3, [r7, #16]
 8004ae6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004aea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	031b      	lsls	r3, r3, #12
 8004af2:	693a      	ldr	r2, [r7, #16]
 8004af4:	4313      	orrs	r3, r2
 8004af6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	4a14      	ldr	r2, [pc, #80]	@ (8004b4c <TIM_OC4_SetConfig+0xb0>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d007      	beq.n	8004b10 <TIM_OC4_SetConfig+0x74>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	4a13      	ldr	r2, [pc, #76]	@ (8004b50 <TIM_OC4_SetConfig+0xb4>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d003      	beq.n	8004b10 <TIM_OC4_SetConfig+0x74>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	4a12      	ldr	r2, [pc, #72]	@ (8004b54 <TIM_OC4_SetConfig+0xb8>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d109      	bne.n	8004b24 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004b16:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	695b      	ldr	r3, [r3, #20]
 8004b1c:	019b      	lsls	r3, r3, #6
 8004b1e:	697a      	ldr	r2, [r7, #20]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	697a      	ldr	r2, [r7, #20]
 8004b28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	68fa      	ldr	r2, [r7, #12]
 8004b2e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	685a      	ldr	r2, [r3, #4]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	693a      	ldr	r2, [r7, #16]
 8004b3c:	621a      	str	r2, [r3, #32]
}
 8004b3e:	bf00      	nop
 8004b40:	371c      	adds	r7, #28
 8004b42:	46bd      	mov	sp, r7
 8004b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b48:	4770      	bx	lr
 8004b4a:	bf00      	nop
 8004b4c:	40012c00 	.word	0x40012c00
 8004b50:	40014400 	.word	0x40014400
 8004b54:	40014800 	.word	0x40014800

08004b58 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b087      	sub	sp, #28
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6a1b      	ldr	r3, [r3, #32]
 8004b66:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6a1b      	ldr	r3, [r3, #32]
 8004b6c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	68fa      	ldr	r2, [r7, #12]
 8004b92:	4313      	orrs	r3, r2
 8004b94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004b9c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	041b      	lsls	r3, r3, #16
 8004ba4:	693a      	ldr	r2, [r7, #16]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	4a13      	ldr	r2, [pc, #76]	@ (8004bfc <TIM_OC5_SetConfig+0xa4>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d007      	beq.n	8004bc2 <TIM_OC5_SetConfig+0x6a>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	4a12      	ldr	r2, [pc, #72]	@ (8004c00 <TIM_OC5_SetConfig+0xa8>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d003      	beq.n	8004bc2 <TIM_OC5_SetConfig+0x6a>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	4a11      	ldr	r2, [pc, #68]	@ (8004c04 <TIM_OC5_SetConfig+0xac>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d109      	bne.n	8004bd6 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bc8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	695b      	ldr	r3, [r3, #20]
 8004bce:	021b      	lsls	r3, r3, #8
 8004bd0:	697a      	ldr	r2, [r7, #20]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	697a      	ldr	r2, [r7, #20]
 8004bda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	68fa      	ldr	r2, [r7, #12]
 8004be0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	685a      	ldr	r2, [r3, #4]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	693a      	ldr	r2, [r7, #16]
 8004bee:	621a      	str	r2, [r3, #32]
}
 8004bf0:	bf00      	nop
 8004bf2:	371c      	adds	r7, #28
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfa:	4770      	bx	lr
 8004bfc:	40012c00 	.word	0x40012c00
 8004c00:	40014400 	.word	0x40014400
 8004c04:	40014800 	.word	0x40014800

08004c08 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b087      	sub	sp, #28
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a1b      	ldr	r3, [r3, #32]
 8004c16:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6a1b      	ldr	r3, [r3, #32]
 8004c1c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	021b      	lsls	r3, r3, #8
 8004c42:	68fa      	ldr	r2, [r7, #12]
 8004c44:	4313      	orrs	r3, r2
 8004c46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004c4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	051b      	lsls	r3, r3, #20
 8004c56:	693a      	ldr	r2, [r7, #16]
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	4a14      	ldr	r2, [pc, #80]	@ (8004cb0 <TIM_OC6_SetConfig+0xa8>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d007      	beq.n	8004c74 <TIM_OC6_SetConfig+0x6c>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	4a13      	ldr	r2, [pc, #76]	@ (8004cb4 <TIM_OC6_SetConfig+0xac>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d003      	beq.n	8004c74 <TIM_OC6_SetConfig+0x6c>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	4a12      	ldr	r2, [pc, #72]	@ (8004cb8 <TIM_OC6_SetConfig+0xb0>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d109      	bne.n	8004c88 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c7a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	695b      	ldr	r3, [r3, #20]
 8004c80:	029b      	lsls	r3, r3, #10
 8004c82:	697a      	ldr	r2, [r7, #20]
 8004c84:	4313      	orrs	r3, r2
 8004c86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	697a      	ldr	r2, [r7, #20]
 8004c8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	68fa      	ldr	r2, [r7, #12]
 8004c92:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	685a      	ldr	r2, [r3, #4]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	693a      	ldr	r2, [r7, #16]
 8004ca0:	621a      	str	r2, [r3, #32]
}
 8004ca2:	bf00      	nop
 8004ca4:	371c      	adds	r7, #28
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr
 8004cae:	bf00      	nop
 8004cb0:	40012c00 	.word	0x40012c00
 8004cb4:	40014400 	.word	0x40014400
 8004cb8:	40014800 	.word	0x40014800

08004cbc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b087      	sub	sp, #28
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	60f8      	str	r0, [r7, #12]
 8004cc4:	60b9      	str	r1, [r7, #8]
 8004cc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	6a1b      	ldr	r3, [r3, #32]
 8004ccc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	6a1b      	ldr	r3, [r3, #32]
 8004cd2:	f023 0201 	bic.w	r2, r3, #1
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	699b      	ldr	r3, [r3, #24]
 8004cde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ce6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	011b      	lsls	r3, r3, #4
 8004cec:	693a      	ldr	r2, [r7, #16]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	f023 030a 	bic.w	r3, r3, #10
 8004cf8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004cfa:	697a      	ldr	r2, [r7, #20]
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	693a      	ldr	r2, [r7, #16]
 8004d06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	697a      	ldr	r2, [r7, #20]
 8004d0c:	621a      	str	r2, [r3, #32]
}
 8004d0e:	bf00      	nop
 8004d10:	371c      	adds	r7, #28
 8004d12:	46bd      	mov	sp, r7
 8004d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d18:	4770      	bx	lr

08004d1a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d1a:	b480      	push	{r7}
 8004d1c:	b087      	sub	sp, #28
 8004d1e:	af00      	add	r7, sp, #0
 8004d20:	60f8      	str	r0, [r7, #12]
 8004d22:	60b9      	str	r1, [r7, #8]
 8004d24:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	6a1b      	ldr	r3, [r3, #32]
 8004d2a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	6a1b      	ldr	r3, [r3, #32]
 8004d30:	f023 0210 	bic.w	r2, r3, #16
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	699b      	ldr	r3, [r3, #24]
 8004d3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004d44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	031b      	lsls	r3, r3, #12
 8004d4a:	693a      	ldr	r2, [r7, #16]
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004d56:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	011b      	lsls	r3, r3, #4
 8004d5c:	697a      	ldr	r2, [r7, #20]
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	693a      	ldr	r2, [r7, #16]
 8004d66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	697a      	ldr	r2, [r7, #20]
 8004d6c:	621a      	str	r2, [r3, #32]
}
 8004d6e:	bf00      	nop
 8004d70:	371c      	adds	r7, #28
 8004d72:	46bd      	mov	sp, r7
 8004d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d78:	4770      	bx	lr

08004d7a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d7a:	b480      	push	{r7}
 8004d7c:	b085      	sub	sp, #20
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	6078      	str	r0, [r7, #4]
 8004d82:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004d90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d96:	683a      	ldr	r2, [r7, #0]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	f043 0307 	orr.w	r3, r3, #7
 8004da0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	68fa      	ldr	r2, [r7, #12]
 8004da6:	609a      	str	r2, [r3, #8]
}
 8004da8:	bf00      	nop
 8004daa:	3714      	adds	r7, #20
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr

08004db4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b087      	sub	sp, #28
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	60b9      	str	r1, [r7, #8]
 8004dbe:	607a      	str	r2, [r7, #4]
 8004dc0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004dce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	021a      	lsls	r2, r3, #8
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	431a      	orrs	r2, r3
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	697a      	ldr	r2, [r7, #20]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	697a      	ldr	r2, [r7, #20]
 8004de6:	609a      	str	r2, [r3, #8]
}
 8004de8:	bf00      	nop
 8004dea:	371c      	adds	r7, #28
 8004dec:	46bd      	mov	sp, r7
 8004dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df2:	4770      	bx	lr

08004df4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b087      	sub	sp, #28
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	60f8      	str	r0, [r7, #12]
 8004dfc:	60b9      	str	r1, [r7, #8]
 8004dfe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	f003 031f 	and.w	r3, r3, #31
 8004e06:	2201      	movs	r2, #1
 8004e08:	fa02 f303 	lsl.w	r3, r2, r3
 8004e0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6a1a      	ldr	r2, [r3, #32]
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	43db      	mvns	r3, r3
 8004e16:	401a      	ands	r2, r3
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	6a1a      	ldr	r2, [r3, #32]
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	f003 031f 	and.w	r3, r3, #31
 8004e26:	6879      	ldr	r1, [r7, #4]
 8004e28:	fa01 f303 	lsl.w	r3, r1, r3
 8004e2c:	431a      	orrs	r2, r3
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	621a      	str	r2, [r3, #32]
}
 8004e32:	bf00      	nop
 8004e34:	371c      	adds	r7, #28
 8004e36:	46bd      	mov	sp, r7
 8004e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3c:	4770      	bx	lr
	...

08004e40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b085      	sub	sp, #20
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	d101      	bne.n	8004e58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e54:	2302      	movs	r3, #2
 8004e56:	e04a      	b.n	8004eee <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2202      	movs	r2, #2
 8004e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a1f      	ldr	r2, [pc, #124]	@ (8004efc <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d108      	bne.n	8004e94 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004e88:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	68fa      	ldr	r2, [r7, #12]
 8004e90:	4313      	orrs	r3, r2
 8004e92:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	68fa      	ldr	r2, [r7, #12]
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	68fa      	ldr	r2, [r7, #12]
 8004eac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a12      	ldr	r2, [pc, #72]	@ (8004efc <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d004      	beq.n	8004ec2 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ec0:	d10c      	bne.n	8004edc <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ec8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	68ba      	ldr	r2, [r7, #8]
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	68ba      	ldr	r2, [r7, #8]
 8004eda:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004eec:	2300      	movs	r3, #0
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3714      	adds	r7, #20
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef8:	4770      	bx	lr
 8004efa:	bf00      	nop
 8004efc:	40012c00 	.word	0x40012c00

08004f00 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b085      	sub	sp, #20
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
 8004f08:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	d101      	bne.n	8004f1c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004f18:	2302      	movs	r3, #2
 8004f1a:	e06e      	b.n	8004ffa <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	68db      	ldr	r3, [r3, #12]
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	691b      	ldr	r3, [r3, #16]
 8004f66:	4313      	orrs	r3, r2
 8004f68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	695b      	ldr	r3, [r3, #20]
 8004f74:	4313      	orrs	r3, r2
 8004f76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f82:	4313      	orrs	r3, r2
 8004f84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	699b      	ldr	r3, [r3, #24]
 8004f90:	041b      	lsls	r3, r3, #16
 8004f92:	4313      	orrs	r3, r2
 8004f94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	69db      	ldr	r3, [r3, #28]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a17      	ldr	r2, [pc, #92]	@ (8005008 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d11c      	bne.n	8004fe8 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fb8:	051b      	lsls	r3, r3, #20
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	6a1b      	ldr	r3, [r3, #32]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	68fa      	ldr	r2, [r7, #12]
 8004fee:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004ff8:	2300      	movs	r3, #0
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	3714      	adds	r7, #20
 8004ffe:	46bd      	mov	sp, r7
 8005000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005004:	4770      	bx	lr
 8005006:	bf00      	nop
 8005008:	40012c00 	.word	0x40012c00

0800500c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800500c:	b480      	push	{r7}
 800500e:	b083      	sub	sp, #12
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005014:	bf00      	nop
 8005016:	370c      	adds	r7, #12
 8005018:	46bd      	mov	sp, r7
 800501a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501e:	4770      	bx	lr

08005020 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005028:	bf00      	nop
 800502a:	370c      	adds	r7, #12
 800502c:	46bd      	mov	sp, r7
 800502e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005032:	4770      	bx	lr

08005034 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005034:	b480      	push	{r7}
 8005036:	b083      	sub	sp, #12
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800503c:	bf00      	nop
 800503e:	370c      	adds	r7, #12
 8005040:	46bd      	mov	sp, r7
 8005042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005046:	4770      	bx	lr

08005048 <LL_RCC_GetUSARTClockSource>:
{
 8005048:	b480      	push	{r7}
 800504a:	b083      	sub	sp, #12
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8005050:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005054:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	4013      	ands	r3, r2
}
 800505c:	4618      	mov	r0, r3
 800505e:	370c      	adds	r7, #12
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr

08005068 <LL_RCC_GetLPUARTClockSource>:
{
 8005068:	b480      	push	{r7}
 800506a:	b083      	sub	sp, #12
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8005070:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005074:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	4013      	ands	r3, r2
}
 800507c:	4618      	mov	r0, r3
 800507e:	370c      	adds	r7, #12
 8005080:	46bd      	mov	sp, r7
 8005082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005086:	4770      	bx	lr

08005088 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b082      	sub	sp, #8
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d101      	bne.n	800509a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	e042      	b.n	8005120 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d106      	bne.n	80050b2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2200      	movs	r2, #0
 80050a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	f7fc fa3d 	bl	800152c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2224      	movs	r2, #36	@ 0x24
 80050b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f022 0201 	bic.w	r2, r2, #1
 80050c8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d002      	beq.n	80050d8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f000 fb36 	bl	8005744 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	f000 f90b 	bl	80052f4 <UART_SetConfig>
 80050de:	4603      	mov	r3, r0
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d101      	bne.n	80050e8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e01b      	b.n	8005120 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	685a      	ldr	r2, [r3, #4]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80050f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	689a      	ldr	r2, [r3, #8]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005106:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f042 0201 	orr.w	r2, r2, #1
 8005116:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f000 fbb5 	bl	8005888 <UART_CheckIdleState>
 800511e:	4603      	mov	r3, r0
}
 8005120:	4618      	mov	r0, r3
 8005122:	3708      	adds	r7, #8
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}

08005128 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b082      	sub	sp, #8
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d101      	bne.n	800513a <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	e04a      	b.n	80051d0 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005140:	2b00      	cmp	r3, #0
 8005142:	d106      	bne.n	8005152 <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2200      	movs	r2, #0
 8005148:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800514c:	6878      	ldr	r0, [r7, #4]
 800514e:	f7fc f9ed 	bl	800152c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2224      	movs	r2, #36	@ 0x24
 8005156:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f022 0201 	bic.w	r2, r2, #1
 8005168:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800516e:	2b00      	cmp	r3, #0
 8005170:	d002      	beq.n	8005178 <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f000 fae6 	bl	8005744 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	f000 f8bb 	bl	80052f4 <UART_SetConfig>
 800517e:	4603      	mov	r3, r0
 8005180:	2b01      	cmp	r3, #1
 8005182:	d101      	bne.n	8005188 <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	e023      	b.n	80051d0 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	685a      	ldr	r2, [r3, #4]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005196:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	689a      	ldr	r2, [r3, #8]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 80051a6:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	689a      	ldr	r2, [r3, #8]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f042 0208 	orr.w	r2, r2, #8
 80051b6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f042 0201 	orr.w	r2, r2, #1
 80051c6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f000 fb5d 	bl	8005888 <UART_CheckIdleState>
 80051ce:	4603      	mov	r3, r0
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	3708      	adds	r7, #8
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bd80      	pop	{r7, pc}

080051d8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b08a      	sub	sp, #40	@ 0x28
 80051dc:	af02      	add	r7, sp, #8
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	60b9      	str	r1, [r7, #8]
 80051e2:	603b      	str	r3, [r7, #0]
 80051e4:	4613      	mov	r3, r2
 80051e6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ee:	2b20      	cmp	r3, #32
 80051f0:	d17b      	bne.n	80052ea <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d002      	beq.n	80051fe <HAL_UART_Transmit+0x26>
 80051f8:	88fb      	ldrh	r3, [r7, #6]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d101      	bne.n	8005202 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	e074      	b.n	80052ec <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2200      	movs	r2, #0
 8005206:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2221      	movs	r2, #33	@ 0x21
 800520e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005212:	f7fc fa6b 	bl	80016ec <HAL_GetTick>
 8005216:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	88fa      	ldrh	r2, [r7, #6]
 800521c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	88fa      	ldrh	r2, [r7, #6]
 8005224:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005230:	d108      	bne.n	8005244 <HAL_UART_Transmit+0x6c>
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	691b      	ldr	r3, [r3, #16]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d104      	bne.n	8005244 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800523a:	2300      	movs	r3, #0
 800523c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	61bb      	str	r3, [r7, #24]
 8005242:	e003      	b.n	800524c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005248:	2300      	movs	r3, #0
 800524a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800524c:	e030      	b.n	80052b0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	9300      	str	r3, [sp, #0]
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	2200      	movs	r2, #0
 8005256:	2180      	movs	r1, #128	@ 0x80
 8005258:	68f8      	ldr	r0, [r7, #12]
 800525a:	f000 fbbf 	bl	80059dc <UART_WaitOnFlagUntilTimeout>
 800525e:	4603      	mov	r3, r0
 8005260:	2b00      	cmp	r3, #0
 8005262:	d005      	beq.n	8005270 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2220      	movs	r2, #32
 8005268:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800526c:	2303      	movs	r3, #3
 800526e:	e03d      	b.n	80052ec <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005270:	69fb      	ldr	r3, [r7, #28]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d10b      	bne.n	800528e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005276:	69bb      	ldr	r3, [r7, #24]
 8005278:	881b      	ldrh	r3, [r3, #0]
 800527a:	461a      	mov	r2, r3
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005284:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005286:	69bb      	ldr	r3, [r7, #24]
 8005288:	3302      	adds	r3, #2
 800528a:	61bb      	str	r3, [r7, #24]
 800528c:	e007      	b.n	800529e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800528e:	69fb      	ldr	r3, [r7, #28]
 8005290:	781a      	ldrb	r2, [r3, #0]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005298:	69fb      	ldr	r3, [r7, #28]
 800529a:	3301      	adds	r3, #1
 800529c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80052a4:	b29b      	uxth	r3, r3
 80052a6:	3b01      	subs	r3, #1
 80052a8:	b29a      	uxth	r2, r3
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80052b6:	b29b      	uxth	r3, r3
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d1c8      	bne.n	800524e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	9300      	str	r3, [sp, #0]
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	2200      	movs	r2, #0
 80052c4:	2140      	movs	r1, #64	@ 0x40
 80052c6:	68f8      	ldr	r0, [r7, #12]
 80052c8:	f000 fb88 	bl	80059dc <UART_WaitOnFlagUntilTimeout>
 80052cc:	4603      	mov	r3, r0
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d005      	beq.n	80052de <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2220      	movs	r2, #32
 80052d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80052da:	2303      	movs	r3, #3
 80052dc:	e006      	b.n	80052ec <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2220      	movs	r2, #32
 80052e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80052e6:	2300      	movs	r3, #0
 80052e8:	e000      	b.n	80052ec <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80052ea:	2302      	movs	r3, #2
  }
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3720      	adds	r7, #32
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}

080052f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80052f8:	b08c      	sub	sp, #48	@ 0x30
 80052fa:	af00      	add	r7, sp, #0
 80052fc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80052fe:	2300      	movs	r3, #0
 8005300:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	689a      	ldr	r2, [r3, #8]
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	691b      	ldr	r3, [r3, #16]
 800530c:	431a      	orrs	r2, r3
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	695b      	ldr	r3, [r3, #20]
 8005312:	431a      	orrs	r2, r3
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	69db      	ldr	r3, [r3, #28]
 8005318:	4313      	orrs	r3, r2
 800531a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	681a      	ldr	r2, [r3, #0]
 8005322:	4baf      	ldr	r3, [pc, #700]	@ (80055e0 <UART_SetConfig+0x2ec>)
 8005324:	4013      	ands	r3, r2
 8005326:	697a      	ldr	r2, [r7, #20]
 8005328:	6812      	ldr	r2, [r2, #0]
 800532a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800532c:	430b      	orrs	r3, r1
 800532e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005330:	697b      	ldr	r3, [r7, #20]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	68da      	ldr	r2, [r3, #12]
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	430a      	orrs	r2, r1
 8005344:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	699b      	ldr	r3, [r3, #24]
 800534a:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4aa4      	ldr	r2, [pc, #656]	@ (80055e4 <UART_SetConfig+0x2f0>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d004      	beq.n	8005360 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	6a1b      	ldr	r3, [r3, #32]
 800535a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800535c:	4313      	orrs	r3, r2
 800535e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800536a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800536e:	697a      	ldr	r2, [r7, #20]
 8005370:	6812      	ldr	r2, [r2, #0]
 8005372:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005374:	430b      	orrs	r3, r1
 8005376:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800537e:	f023 010f 	bic.w	r1, r3, #15
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	430a      	orrs	r2, r1
 800538c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4a95      	ldr	r2, [pc, #596]	@ (80055e8 <UART_SetConfig+0x2f4>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d125      	bne.n	80053e4 <UART_SetConfig+0xf0>
 8005398:	2003      	movs	r0, #3
 800539a:	f7ff fe55 	bl	8005048 <LL_RCC_GetUSARTClockSource>
 800539e:	4603      	mov	r3, r0
 80053a0:	2b03      	cmp	r3, #3
 80053a2:	d81b      	bhi.n	80053dc <UART_SetConfig+0xe8>
 80053a4:	a201      	add	r2, pc, #4	@ (adr r2, 80053ac <UART_SetConfig+0xb8>)
 80053a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053aa:	bf00      	nop
 80053ac:	080053bd 	.word	0x080053bd
 80053b0:	080053cd 	.word	0x080053cd
 80053b4:	080053c5 	.word	0x080053c5
 80053b8:	080053d5 	.word	0x080053d5
 80053bc:	2301      	movs	r3, #1
 80053be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053c2:	e042      	b.n	800544a <UART_SetConfig+0x156>
 80053c4:	2302      	movs	r3, #2
 80053c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053ca:	e03e      	b.n	800544a <UART_SetConfig+0x156>
 80053cc:	2304      	movs	r3, #4
 80053ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053d2:	e03a      	b.n	800544a <UART_SetConfig+0x156>
 80053d4:	2308      	movs	r3, #8
 80053d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053da:	e036      	b.n	800544a <UART_SetConfig+0x156>
 80053dc:	2310      	movs	r3, #16
 80053de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053e2:	e032      	b.n	800544a <UART_SetConfig+0x156>
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a7e      	ldr	r2, [pc, #504]	@ (80055e4 <UART_SetConfig+0x2f0>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d12a      	bne.n	8005444 <UART_SetConfig+0x150>
 80053ee:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 80053f2:	f7ff fe39 	bl	8005068 <LL_RCC_GetLPUARTClockSource>
 80053f6:	4603      	mov	r3, r0
 80053f8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80053fc:	d01a      	beq.n	8005434 <UART_SetConfig+0x140>
 80053fe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005402:	d81b      	bhi.n	800543c <UART_SetConfig+0x148>
 8005404:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005408:	d00c      	beq.n	8005424 <UART_SetConfig+0x130>
 800540a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800540e:	d815      	bhi.n	800543c <UART_SetConfig+0x148>
 8005410:	2b00      	cmp	r3, #0
 8005412:	d003      	beq.n	800541c <UART_SetConfig+0x128>
 8005414:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005418:	d008      	beq.n	800542c <UART_SetConfig+0x138>
 800541a:	e00f      	b.n	800543c <UART_SetConfig+0x148>
 800541c:	2300      	movs	r3, #0
 800541e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005422:	e012      	b.n	800544a <UART_SetConfig+0x156>
 8005424:	2302      	movs	r3, #2
 8005426:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800542a:	e00e      	b.n	800544a <UART_SetConfig+0x156>
 800542c:	2304      	movs	r3, #4
 800542e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005432:	e00a      	b.n	800544a <UART_SetConfig+0x156>
 8005434:	2308      	movs	r3, #8
 8005436:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800543a:	e006      	b.n	800544a <UART_SetConfig+0x156>
 800543c:	2310      	movs	r3, #16
 800543e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005442:	e002      	b.n	800544a <UART_SetConfig+0x156>
 8005444:	2310      	movs	r3, #16
 8005446:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a65      	ldr	r2, [pc, #404]	@ (80055e4 <UART_SetConfig+0x2f0>)
 8005450:	4293      	cmp	r3, r2
 8005452:	f040 8097 	bne.w	8005584 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005456:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800545a:	2b08      	cmp	r3, #8
 800545c:	d823      	bhi.n	80054a6 <UART_SetConfig+0x1b2>
 800545e:	a201      	add	r2, pc, #4	@ (adr r2, 8005464 <UART_SetConfig+0x170>)
 8005460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005464:	08005489 	.word	0x08005489
 8005468:	080054a7 	.word	0x080054a7
 800546c:	08005491 	.word	0x08005491
 8005470:	080054a7 	.word	0x080054a7
 8005474:	08005497 	.word	0x08005497
 8005478:	080054a7 	.word	0x080054a7
 800547c:	080054a7 	.word	0x080054a7
 8005480:	080054a7 	.word	0x080054a7
 8005484:	0800549f 	.word	0x0800549f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005488:	f7fd fe64 	bl	8003154 <HAL_RCC_GetPCLK1Freq>
 800548c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800548e:	e010      	b.n	80054b2 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005490:	4b56      	ldr	r3, [pc, #344]	@ (80055ec <UART_SetConfig+0x2f8>)
 8005492:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005494:	e00d      	b.n	80054b2 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005496:	f7fd fddd 	bl	8003054 <HAL_RCC_GetSysClockFreq>
 800549a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800549c:	e009      	b.n	80054b2 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800549e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80054a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80054a4:	e005      	b.n	80054b2 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 80054a6:	2300      	movs	r3, #0
 80054a8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
 80054ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80054b0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80054b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	f000 812b 	beq.w	8005710 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054be:	4a4c      	ldr	r2, [pc, #304]	@ (80055f0 <UART_SetConfig+0x2fc>)
 80054c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80054c4:	461a      	mov	r2, r3
 80054c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80054cc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	685a      	ldr	r2, [r3, #4]
 80054d2:	4613      	mov	r3, r2
 80054d4:	005b      	lsls	r3, r3, #1
 80054d6:	4413      	add	r3, r2
 80054d8:	69ba      	ldr	r2, [r7, #24]
 80054da:	429a      	cmp	r2, r3
 80054dc:	d305      	bcc.n	80054ea <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80054e4:	69ba      	ldr	r2, [r7, #24]
 80054e6:	429a      	cmp	r2, r3
 80054e8:	d903      	bls.n	80054f2 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 80054ea:	2301      	movs	r3, #1
 80054ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80054f0:	e10e      	b.n	8005710 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80054f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054f4:	2200      	movs	r2, #0
 80054f6:	60bb      	str	r3, [r7, #8]
 80054f8:	60fa      	str	r2, [r7, #12]
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054fe:	4a3c      	ldr	r2, [pc, #240]	@ (80055f0 <UART_SetConfig+0x2fc>)
 8005500:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005504:	b29b      	uxth	r3, r3
 8005506:	2200      	movs	r2, #0
 8005508:	603b      	str	r3, [r7, #0]
 800550a:	607a      	str	r2, [r7, #4]
 800550c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005510:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005514:	f7fa fe84 	bl	8000220 <__aeabi_uldivmod>
 8005518:	4602      	mov	r2, r0
 800551a:	460b      	mov	r3, r1
 800551c:	4610      	mov	r0, r2
 800551e:	4619      	mov	r1, r3
 8005520:	f04f 0200 	mov.w	r2, #0
 8005524:	f04f 0300 	mov.w	r3, #0
 8005528:	020b      	lsls	r3, r1, #8
 800552a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800552e:	0202      	lsls	r2, r0, #8
 8005530:	6979      	ldr	r1, [r7, #20]
 8005532:	6849      	ldr	r1, [r1, #4]
 8005534:	0849      	lsrs	r1, r1, #1
 8005536:	2000      	movs	r0, #0
 8005538:	460c      	mov	r4, r1
 800553a:	4605      	mov	r5, r0
 800553c:	eb12 0804 	adds.w	r8, r2, r4
 8005540:	eb43 0905 	adc.w	r9, r3, r5
 8005544:	697b      	ldr	r3, [r7, #20]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	2200      	movs	r2, #0
 800554a:	469a      	mov	sl, r3
 800554c:	4693      	mov	fp, r2
 800554e:	4652      	mov	r2, sl
 8005550:	465b      	mov	r3, fp
 8005552:	4640      	mov	r0, r8
 8005554:	4649      	mov	r1, r9
 8005556:	f7fa fe63 	bl	8000220 <__aeabi_uldivmod>
 800555a:	4602      	mov	r2, r0
 800555c:	460b      	mov	r3, r1
 800555e:	4613      	mov	r3, r2
 8005560:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005562:	6a3b      	ldr	r3, [r7, #32]
 8005564:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005568:	d308      	bcc.n	800557c <UART_SetConfig+0x288>
 800556a:	6a3b      	ldr	r3, [r7, #32]
 800556c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005570:	d204      	bcs.n	800557c <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	6a3a      	ldr	r2, [r7, #32]
 8005578:	60da      	str	r2, [r3, #12]
 800557a:	e0c9      	b.n	8005710 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005582:	e0c5      	b.n	8005710 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	69db      	ldr	r3, [r3, #28]
 8005588:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800558c:	d16d      	bne.n	800566a <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800558e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005592:	3b01      	subs	r3, #1
 8005594:	2b07      	cmp	r3, #7
 8005596:	d82d      	bhi.n	80055f4 <UART_SetConfig+0x300>
 8005598:	a201      	add	r2, pc, #4	@ (adr r2, 80055a0 <UART_SetConfig+0x2ac>)
 800559a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800559e:	bf00      	nop
 80055a0:	080055c1 	.word	0x080055c1
 80055a4:	080055c9 	.word	0x080055c9
 80055a8:	080055f5 	.word	0x080055f5
 80055ac:	080055cf 	.word	0x080055cf
 80055b0:	080055f5 	.word	0x080055f5
 80055b4:	080055f5 	.word	0x080055f5
 80055b8:	080055f5 	.word	0x080055f5
 80055bc:	080055d7 	.word	0x080055d7
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055c0:	f7fd fdde 	bl	8003180 <HAL_RCC_GetPCLK2Freq>
 80055c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80055c6:	e01b      	b.n	8005600 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055c8:	4b08      	ldr	r3, [pc, #32]	@ (80055ec <UART_SetConfig+0x2f8>)
 80055ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80055cc:	e018      	b.n	8005600 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055ce:	f7fd fd41 	bl	8003054 <HAL_RCC_GetSysClockFreq>
 80055d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80055d4:	e014      	b.n	8005600 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80055dc:	e010      	b.n	8005600 <UART_SetConfig+0x30c>
 80055de:	bf00      	nop
 80055e0:	cfff69f3 	.word	0xcfff69f3
 80055e4:	40008000 	.word	0x40008000
 80055e8:	40013800 	.word	0x40013800
 80055ec:	00f42400 	.word	0x00f42400
 80055f0:	080082f0 	.word	0x080082f0
      default:
        pclk = 0U;
 80055f4:	2300      	movs	r3, #0
 80055f6:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80055f8:	2301      	movs	r3, #1
 80055fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80055fe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005602:	2b00      	cmp	r3, #0
 8005604:	f000 8084 	beq.w	8005710 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800560c:	4a4b      	ldr	r2, [pc, #300]	@ (800573c <UART_SetConfig+0x448>)
 800560e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005612:	461a      	mov	r2, r3
 8005614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005616:	fbb3 f3f2 	udiv	r3, r3, r2
 800561a:	005a      	lsls	r2, r3, #1
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	085b      	lsrs	r3, r3, #1
 8005622:	441a      	add	r2, r3
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	fbb2 f3f3 	udiv	r3, r2, r3
 800562c:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800562e:	6a3b      	ldr	r3, [r7, #32]
 8005630:	2b0f      	cmp	r3, #15
 8005632:	d916      	bls.n	8005662 <UART_SetConfig+0x36e>
 8005634:	6a3b      	ldr	r3, [r7, #32]
 8005636:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800563a:	d212      	bcs.n	8005662 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800563c:	6a3b      	ldr	r3, [r7, #32]
 800563e:	b29b      	uxth	r3, r3
 8005640:	f023 030f 	bic.w	r3, r3, #15
 8005644:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005646:	6a3b      	ldr	r3, [r7, #32]
 8005648:	085b      	lsrs	r3, r3, #1
 800564a:	b29b      	uxth	r3, r3
 800564c:	f003 0307 	and.w	r3, r3, #7
 8005650:	b29a      	uxth	r2, r3
 8005652:	8bfb      	ldrh	r3, [r7, #30]
 8005654:	4313      	orrs	r3, r2
 8005656:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	8bfa      	ldrh	r2, [r7, #30]
 800565e:	60da      	str	r2, [r3, #12]
 8005660:	e056      	b.n	8005710 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8005662:	2301      	movs	r3, #1
 8005664:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005668:	e052      	b.n	8005710 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800566a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800566e:	3b01      	subs	r3, #1
 8005670:	2b07      	cmp	r3, #7
 8005672:	d822      	bhi.n	80056ba <UART_SetConfig+0x3c6>
 8005674:	a201      	add	r2, pc, #4	@ (adr r2, 800567c <UART_SetConfig+0x388>)
 8005676:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800567a:	bf00      	nop
 800567c:	0800569d 	.word	0x0800569d
 8005680:	080056a5 	.word	0x080056a5
 8005684:	080056bb 	.word	0x080056bb
 8005688:	080056ab 	.word	0x080056ab
 800568c:	080056bb 	.word	0x080056bb
 8005690:	080056bb 	.word	0x080056bb
 8005694:	080056bb 	.word	0x080056bb
 8005698:	080056b3 	.word	0x080056b3
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800569c:	f7fd fd70 	bl	8003180 <HAL_RCC_GetPCLK2Freq>
 80056a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80056a2:	e010      	b.n	80056c6 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056a4:	4b26      	ldr	r3, [pc, #152]	@ (8005740 <UART_SetConfig+0x44c>)
 80056a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80056a8:	e00d      	b.n	80056c6 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056aa:	f7fd fcd3 	bl	8003054 <HAL_RCC_GetSysClockFreq>
 80056ae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80056b0:	e009      	b.n	80056c6 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80056b8:	e005      	b.n	80056c6 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 80056ba:	2300      	movs	r3, #0
 80056bc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80056c4:	bf00      	nop
    }

    if (pclk != 0U)
 80056c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d021      	beq.n	8005710 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056d0:	4a1a      	ldr	r2, [pc, #104]	@ (800573c <UART_SetConfig+0x448>)
 80056d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056d6:	461a      	mov	r2, r3
 80056d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056da:	fbb3 f2f2 	udiv	r2, r3, r2
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	085b      	lsrs	r3, r3, #1
 80056e4:	441a      	add	r2, r3
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80056ee:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056f0:	6a3b      	ldr	r3, [r7, #32]
 80056f2:	2b0f      	cmp	r3, #15
 80056f4:	d909      	bls.n	800570a <UART_SetConfig+0x416>
 80056f6:	6a3b      	ldr	r3, [r7, #32]
 80056f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056fc:	d205      	bcs.n	800570a <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80056fe:	6a3b      	ldr	r3, [r7, #32]
 8005700:	b29a      	uxth	r2, r3
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	60da      	str	r2, [r3, #12]
 8005708:	e002      	b.n	8005710 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800570a:	2301      	movs	r3, #1
 800570c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	2201      	movs	r2, #1
 8005714:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	2201      	movs	r2, #1
 800571c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	2200      	movs	r2, #0
 8005724:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	2200      	movs	r2, #0
 800572a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800572c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005730:	4618      	mov	r0, r3
 8005732:	3730      	adds	r7, #48	@ 0x30
 8005734:	46bd      	mov	sp, r7
 8005736:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800573a:	bf00      	nop
 800573c:	080082f0 	.word	0x080082f0
 8005740:	00f42400 	.word	0x00f42400

08005744 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005744:	b480      	push	{r7}
 8005746:	b083      	sub	sp, #12
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005750:	f003 0308 	and.w	r3, r3, #8
 8005754:	2b00      	cmp	r3, #0
 8005756:	d00a      	beq.n	800576e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	430a      	orrs	r2, r1
 800576c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005772:	f003 0301 	and.w	r3, r3, #1
 8005776:	2b00      	cmp	r3, #0
 8005778:	d00a      	beq.n	8005790 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	430a      	orrs	r2, r1
 800578e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005794:	f003 0302 	and.w	r3, r3, #2
 8005798:	2b00      	cmp	r3, #0
 800579a:	d00a      	beq.n	80057b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	430a      	orrs	r2, r1
 80057b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057b6:	f003 0304 	and.w	r3, r3, #4
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d00a      	beq.n	80057d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	430a      	orrs	r2, r1
 80057d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057d8:	f003 0310 	and.w	r3, r3, #16
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d00a      	beq.n	80057f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	430a      	orrs	r2, r1
 80057f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057fa:	f003 0320 	and.w	r3, r3, #32
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d00a      	beq.n	8005818 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	430a      	orrs	r2, r1
 8005816:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800581c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005820:	2b00      	cmp	r3, #0
 8005822:	d01a      	beq.n	800585a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	430a      	orrs	r2, r1
 8005838:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800583e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005842:	d10a      	bne.n	800585a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	430a      	orrs	r2, r1
 8005858:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800585e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005862:	2b00      	cmp	r3, #0
 8005864:	d00a      	beq.n	800587c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	430a      	orrs	r2, r1
 800587a:	605a      	str	r2, [r3, #4]
  }
}
 800587c:	bf00      	nop
 800587e:	370c      	adds	r7, #12
 8005880:	46bd      	mov	sp, r7
 8005882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005886:	4770      	bx	lr

08005888 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b098      	sub	sp, #96	@ 0x60
 800588c:	af02      	add	r7, sp, #8
 800588e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2200      	movs	r2, #0
 8005894:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005898:	f7fb ff28 	bl	80016ec <HAL_GetTick>
 800589c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f003 0308 	and.w	r3, r3, #8
 80058a8:	2b08      	cmp	r3, #8
 80058aa:	d12f      	bne.n	800590c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80058ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80058b0:	9300      	str	r3, [sp, #0]
 80058b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058b4:	2200      	movs	r2, #0
 80058b6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f000 f88e 	bl	80059dc <UART_WaitOnFlagUntilTimeout>
 80058c0:	4603      	mov	r3, r0
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d022      	beq.n	800590c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058ce:	e853 3f00 	ldrex	r3, [r3]
 80058d2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80058d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058da:	653b      	str	r3, [r7, #80]	@ 0x50
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	461a      	mov	r2, r3
 80058e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80058e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80058e6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80058ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80058ec:	e841 2300 	strex	r3, r2, [r1]
 80058f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80058f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d1e6      	bne.n	80058c6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2220      	movs	r2, #32
 80058fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2200      	movs	r2, #0
 8005904:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005908:	2303      	movs	r3, #3
 800590a:	e063      	b.n	80059d4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f003 0304 	and.w	r3, r3, #4
 8005916:	2b04      	cmp	r3, #4
 8005918:	d149      	bne.n	80059ae <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800591a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800591e:	9300      	str	r3, [sp, #0]
 8005920:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005922:	2200      	movs	r2, #0
 8005924:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005928:	6878      	ldr	r0, [r7, #4]
 800592a:	f000 f857 	bl	80059dc <UART_WaitOnFlagUntilTimeout>
 800592e:	4603      	mov	r3, r0
 8005930:	2b00      	cmp	r3, #0
 8005932:	d03c      	beq.n	80059ae <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800593a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800593c:	e853 3f00 	ldrex	r3, [r3]
 8005940:	623b      	str	r3, [r7, #32]
   return(result);
 8005942:	6a3b      	ldr	r3, [r7, #32]
 8005944:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005948:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	461a      	mov	r2, r3
 8005950:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005952:	633b      	str	r3, [r7, #48]	@ 0x30
 8005954:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005956:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005958:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800595a:	e841 2300 	strex	r3, r2, [r1]
 800595e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005962:	2b00      	cmp	r3, #0
 8005964:	d1e6      	bne.n	8005934 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	3308      	adds	r3, #8
 800596c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	e853 3f00 	ldrex	r3, [r3]
 8005974:	60fb      	str	r3, [r7, #12]
   return(result);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	f023 0301 	bic.w	r3, r3, #1
 800597c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	3308      	adds	r3, #8
 8005984:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005986:	61fa      	str	r2, [r7, #28]
 8005988:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800598a:	69b9      	ldr	r1, [r7, #24]
 800598c:	69fa      	ldr	r2, [r7, #28]
 800598e:	e841 2300 	strex	r3, r2, [r1]
 8005992:	617b      	str	r3, [r7, #20]
   return(result);
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d1e5      	bne.n	8005966 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2220      	movs	r2, #32
 800599e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059aa:	2303      	movs	r3, #3
 80059ac:	e012      	b.n	80059d4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2220      	movs	r2, #32
 80059b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2220      	movs	r2, #32
 80059ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2200      	movs	r2, #0
 80059c2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2200      	movs	r2, #0
 80059c8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2200      	movs	r2, #0
 80059ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80059d2:	2300      	movs	r3, #0
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	3758      	adds	r7, #88	@ 0x58
 80059d8:	46bd      	mov	sp, r7
 80059da:	bd80      	pop	{r7, pc}

080059dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b084      	sub	sp, #16
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	60f8      	str	r0, [r7, #12]
 80059e4:	60b9      	str	r1, [r7, #8]
 80059e6:	603b      	str	r3, [r7, #0]
 80059e8:	4613      	mov	r3, r2
 80059ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059ec:	e04f      	b.n	8005a8e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059ee:	69bb      	ldr	r3, [r7, #24]
 80059f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059f4:	d04b      	beq.n	8005a8e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059f6:	f7fb fe79 	bl	80016ec <HAL_GetTick>
 80059fa:	4602      	mov	r2, r0
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	1ad3      	subs	r3, r2, r3
 8005a00:	69ba      	ldr	r2, [r7, #24]
 8005a02:	429a      	cmp	r2, r3
 8005a04:	d302      	bcc.n	8005a0c <UART_WaitOnFlagUntilTimeout+0x30>
 8005a06:	69bb      	ldr	r3, [r7, #24]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d101      	bne.n	8005a10 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a0c:	2303      	movs	r3, #3
 8005a0e:	e04e      	b.n	8005aae <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f003 0304 	and.w	r3, r3, #4
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d037      	beq.n	8005a8e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	2b80      	cmp	r3, #128	@ 0x80
 8005a22:	d034      	beq.n	8005a8e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	2b40      	cmp	r3, #64	@ 0x40
 8005a28:	d031      	beq.n	8005a8e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	69db      	ldr	r3, [r3, #28]
 8005a30:	f003 0308 	and.w	r3, r3, #8
 8005a34:	2b08      	cmp	r3, #8
 8005a36:	d110      	bne.n	8005a5a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	2208      	movs	r2, #8
 8005a3e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a40:	68f8      	ldr	r0, [r7, #12]
 8005a42:	f000 f838 	bl	8005ab6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2208      	movs	r2, #8
 8005a4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2200      	movs	r2, #0
 8005a52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	e029      	b.n	8005aae <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	69db      	ldr	r3, [r3, #28]
 8005a60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a68:	d111      	bne.n	8005a8e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005a72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a74:	68f8      	ldr	r0, [r7, #12]
 8005a76:	f000 f81e 	bl	8005ab6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2220      	movs	r2, #32
 8005a7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2200      	movs	r2, #0
 8005a86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005a8a:	2303      	movs	r3, #3
 8005a8c:	e00f      	b.n	8005aae <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	69da      	ldr	r2, [r3, #28]
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	4013      	ands	r3, r2
 8005a98:	68ba      	ldr	r2, [r7, #8]
 8005a9a:	429a      	cmp	r2, r3
 8005a9c:	bf0c      	ite	eq
 8005a9e:	2301      	moveq	r3, #1
 8005aa0:	2300      	movne	r3, #0
 8005aa2:	b2db      	uxtb	r3, r3
 8005aa4:	461a      	mov	r2, r3
 8005aa6:	79fb      	ldrb	r3, [r7, #7]
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	d0a0      	beq.n	80059ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005aac:	2300      	movs	r3, #0
}
 8005aae:	4618      	mov	r0, r3
 8005ab0:	3710      	adds	r7, #16
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}

08005ab6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ab6:	b480      	push	{r7}
 8005ab8:	b095      	sub	sp, #84	@ 0x54
 8005aba:	af00      	add	r7, sp, #0
 8005abc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ac4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ac6:	e853 3f00 	ldrex	r3, [r3]
 8005aca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005acc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ace:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ad2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	461a      	mov	r2, r3
 8005ada:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005adc:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ade:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ae0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005ae2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ae4:	e841 2300 	strex	r3, r2, [r1]
 8005ae8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005aea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d1e6      	bne.n	8005abe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	3308      	adds	r3, #8
 8005af6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af8:	6a3b      	ldr	r3, [r7, #32]
 8005afa:	e853 3f00 	ldrex	r3, [r3]
 8005afe:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b00:	69fb      	ldr	r3, [r7, #28]
 8005b02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b06:	f023 0301 	bic.w	r3, r3, #1
 8005b0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	3308      	adds	r3, #8
 8005b12:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b14:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b16:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b18:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b1c:	e841 2300 	strex	r3, r2, [r1]
 8005b20:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d1e3      	bne.n	8005af0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b2c:	2b01      	cmp	r3, #1
 8005b2e:	d118      	bne.n	8005b62 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	e853 3f00 	ldrex	r3, [r3]
 8005b3c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	f023 0310 	bic.w	r3, r3, #16
 8005b44:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	461a      	mov	r2, r3
 8005b4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b4e:	61bb      	str	r3, [r7, #24]
 8005b50:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b52:	6979      	ldr	r1, [r7, #20]
 8005b54:	69ba      	ldr	r2, [r7, #24]
 8005b56:	e841 2300 	strex	r3, r2, [r1]
 8005b5a:	613b      	str	r3, [r7, #16]
   return(result);
 8005b5c:	693b      	ldr	r3, [r7, #16]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d1e6      	bne.n	8005b30 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2220      	movs	r2, #32
 8005b66:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2200      	movs	r2, #0
 8005b74:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005b76:	bf00      	nop
 8005b78:	3754      	adds	r7, #84	@ 0x54
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b80:	4770      	bx	lr

08005b82 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005b82:	b480      	push	{r7}
 8005b84:	b085      	sub	sp, #20
 8005b86:	af00      	add	r7, sp, #0
 8005b88:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005b90:	2b01      	cmp	r3, #1
 8005b92:	d101      	bne.n	8005b98 <HAL_UARTEx_DisableFifoMode+0x16>
 8005b94:	2302      	movs	r3, #2
 8005b96:	e027      	b.n	8005be8 <HAL_UARTEx_DisableFifoMode+0x66>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2224      	movs	r2, #36	@ 0x24
 8005ba4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	681a      	ldr	r2, [r3, #0]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f022 0201 	bic.w	r2, r2, #1
 8005bbe:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005bc6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	68fa      	ldr	r2, [r7, #12]
 8005bd4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2220      	movs	r2, #32
 8005bda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2200      	movs	r2, #0
 8005be2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005be6:	2300      	movs	r3, #0
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	3714      	adds	r7, #20
 8005bec:	46bd      	mov	sp, r7
 8005bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf2:	4770      	bx	lr

08005bf4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b084      	sub	sp, #16
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
 8005bfc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005c04:	2b01      	cmp	r3, #1
 8005c06:	d101      	bne.n	8005c0c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005c08:	2302      	movs	r3, #2
 8005c0a:	e02d      	b.n	8005c68 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2201      	movs	r2, #1
 8005c10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2224      	movs	r2, #36	@ 0x24
 8005c18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	681a      	ldr	r2, [r3, #0]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f022 0201 	bic.w	r2, r2, #1
 8005c32:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	683a      	ldr	r2, [r7, #0]
 8005c44:	430a      	orrs	r2, r1
 8005c46:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f000 f84f 	bl	8005cec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	68fa      	ldr	r2, [r7, #12]
 8005c54:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2220      	movs	r2, #32
 8005c5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005c66:	2300      	movs	r3, #0
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	3710      	adds	r7, #16
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bd80      	pop	{r7, pc}

08005c70 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b084      	sub	sp, #16
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d101      	bne.n	8005c88 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005c84:	2302      	movs	r3, #2
 8005c86:	e02d      	b.n	8005ce4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2224      	movs	r2, #36	@ 0x24
 8005c94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f022 0201 	bic.w	r2, r2, #1
 8005cae:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	683a      	ldr	r2, [r7, #0]
 8005cc0:	430a      	orrs	r2, r1
 8005cc2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005cc4:	6878      	ldr	r0, [r7, #4]
 8005cc6:	f000 f811 	bl	8005cec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	68fa      	ldr	r2, [r7, #12]
 8005cd0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2220      	movs	r2, #32
 8005cd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005ce2:	2300      	movs	r3, #0
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	3710      	adds	r7, #16
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}

08005cec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b085      	sub	sp, #20
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d108      	bne.n	8005d0e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2201      	movs	r2, #1
 8005d00:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2201      	movs	r2, #1
 8005d08:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005d0c:	e031      	b.n	8005d72 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005d0e:	2308      	movs	r3, #8
 8005d10:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005d12:	2308      	movs	r3, #8
 8005d14:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	689b      	ldr	r3, [r3, #8]
 8005d1c:	0e5b      	lsrs	r3, r3, #25
 8005d1e:	b2db      	uxtb	r3, r3
 8005d20:	f003 0307 	and.w	r3, r3, #7
 8005d24:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	0f5b      	lsrs	r3, r3, #29
 8005d2e:	b2db      	uxtb	r3, r3
 8005d30:	f003 0307 	and.w	r3, r3, #7
 8005d34:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005d36:	7bbb      	ldrb	r3, [r7, #14]
 8005d38:	7b3a      	ldrb	r2, [r7, #12]
 8005d3a:	4911      	ldr	r1, [pc, #68]	@ (8005d80 <UARTEx_SetNbDataToProcess+0x94>)
 8005d3c:	5c8a      	ldrb	r2, [r1, r2]
 8005d3e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005d42:	7b3a      	ldrb	r2, [r7, #12]
 8005d44:	490f      	ldr	r1, [pc, #60]	@ (8005d84 <UARTEx_SetNbDataToProcess+0x98>)
 8005d46:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005d48:	fb93 f3f2 	sdiv	r3, r3, r2
 8005d4c:	b29a      	uxth	r2, r3
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d54:	7bfb      	ldrb	r3, [r7, #15]
 8005d56:	7b7a      	ldrb	r2, [r7, #13]
 8005d58:	4909      	ldr	r1, [pc, #36]	@ (8005d80 <UARTEx_SetNbDataToProcess+0x94>)
 8005d5a:	5c8a      	ldrb	r2, [r1, r2]
 8005d5c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005d60:	7b7a      	ldrb	r2, [r7, #13]
 8005d62:	4908      	ldr	r1, [pc, #32]	@ (8005d84 <UARTEx_SetNbDataToProcess+0x98>)
 8005d64:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d66:	fb93 f3f2 	sdiv	r3, r3, r2
 8005d6a:	b29a      	uxth	r2, r3
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005d72:	bf00      	nop
 8005d74:	3714      	adds	r7, #20
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr
 8005d7e:	bf00      	nop
 8005d80:	08008308 	.word	0x08008308
 8005d84:	08008310 	.word	0x08008310

08005d88 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b085      	sub	sp, #20
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	4603      	mov	r3, r0
 8005d90:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005d92:	2300      	movs	r3, #0
 8005d94:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005d96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005d9a:	2b84      	cmp	r3, #132	@ 0x84
 8005d9c:	d005      	beq.n	8005daa <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005d9e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	4413      	add	r3, r2
 8005da6:	3303      	adds	r3, #3
 8005da8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005daa:	68fb      	ldr	r3, [r7, #12]
}
 8005dac:	4618      	mov	r0, r3
 8005dae:	3714      	adds	r7, #20
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr

08005db8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005dbc:	f000 fa74 	bl	80062a8 <vTaskStartScheduler>
  
  return osOK;
 8005dc0:	2300      	movs	r3, #0
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	bd80      	pop	{r7, pc}

08005dc6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005dc6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005dc8:	b087      	sub	sp, #28
 8005dca:	af02      	add	r7, sp, #8
 8005dcc:	6078      	str	r0, [r7, #4]
 8005dce:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	685c      	ldr	r4, [r3, #4]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005ddc:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005de4:	4618      	mov	r0, r3
 8005de6:	f7ff ffcf 	bl	8005d88 <makeFreeRtosPriority>
 8005dea:	4602      	mov	r2, r0
 8005dec:	f107 030c 	add.w	r3, r7, #12
 8005df0:	9301      	str	r3, [sp, #4]
 8005df2:	9200      	str	r2, [sp, #0]
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	4632      	mov	r2, r6
 8005df8:	4629      	mov	r1, r5
 8005dfa:	4620      	mov	r0, r4
 8005dfc:	f000 f8d2 	bl	8005fa4 <xTaskCreate>
 8005e00:	4603      	mov	r3, r0
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d001      	beq.n	8005e0a <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8005e06:	2300      	movs	r3, #0
 8005e08:	e000      	b.n	8005e0c <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3714      	adds	r7, #20
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005e14 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b084      	sub	sp, #16
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d001      	beq.n	8005e2a <osDelay+0x16>
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	e000      	b.n	8005e2c <osDelay+0x18>
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	f000 fa05 	bl	800623c <vTaskDelay>
  
  return osOK;
 8005e32:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005e34:	4618      	mov	r0, r3
 8005e36:	3710      	adds	r7, #16
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	bd80      	pop	{r7, pc}

08005e3c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b083      	sub	sp, #12
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	f103 0208 	add.w	r2, r3, #8
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	f04f 32ff 	mov.w	r2, #4294967295
 8005e54:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	f103 0208 	add.w	r2, r3, #8
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	f103 0208 	add.w	r2, r3, #8
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005e70:	bf00      	nop
 8005e72:	370c      	adds	r7, #12
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b083      	sub	sp, #12
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2200      	movs	r2, #0
 8005e88:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005e8a:	bf00      	nop
 8005e8c:	370c      	adds	r7, #12
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e94:	4770      	bx	lr

08005e96 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005e96:	b480      	push	{r7}
 8005e98:	b085      	sub	sp, #20
 8005e9a:	af00      	add	r7, sp, #0
 8005e9c:	6078      	str	r0, [r7, #4]
 8005e9e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	68fa      	ldr	r2, [r7, #12]
 8005eaa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	689a      	ldr	r2, [r3, #8]
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	683a      	ldr	r2, [r7, #0]
 8005eba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	683a      	ldr	r2, [r7, #0]
 8005ec0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	687a      	ldr	r2, [r7, #4]
 8005ec6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	1c5a      	adds	r2, r3, #1
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	601a      	str	r2, [r3, #0]
}
 8005ed2:	bf00      	nop
 8005ed4:	3714      	adds	r7, #20
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr

08005ede <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005ede:	b480      	push	{r7}
 8005ee0:	b085      	sub	sp, #20
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	6078      	str	r0, [r7, #4]
 8005ee6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ef4:	d103      	bne.n	8005efe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	691b      	ldr	r3, [r3, #16]
 8005efa:	60fb      	str	r3, [r7, #12]
 8005efc:	e00c      	b.n	8005f18 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	3308      	adds	r3, #8
 8005f02:	60fb      	str	r3, [r7, #12]
 8005f04:	e002      	b.n	8005f0c <vListInsert+0x2e>
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	60fb      	str	r3, [r7, #12]
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	68ba      	ldr	r2, [r7, #8]
 8005f14:	429a      	cmp	r2, r3
 8005f16:	d2f6      	bcs.n	8005f06 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	685a      	ldr	r2, [r3, #4]
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	683a      	ldr	r2, [r7, #0]
 8005f26:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	68fa      	ldr	r2, [r7, #12]
 8005f2c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	683a      	ldr	r2, [r7, #0]
 8005f32:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	687a      	ldr	r2, [r7, #4]
 8005f38:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	1c5a      	adds	r2, r3, #1
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	601a      	str	r2, [r3, #0]
}
 8005f44:	bf00      	nop
 8005f46:	3714      	adds	r7, #20
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr

08005f50 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005f50:	b480      	push	{r7}
 8005f52:	b085      	sub	sp, #20
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	691b      	ldr	r3, [r3, #16]
 8005f5c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	685b      	ldr	r3, [r3, #4]
 8005f62:	687a      	ldr	r2, [r7, #4]
 8005f64:	6892      	ldr	r2, [r2, #8]
 8005f66:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	687a      	ldr	r2, [r7, #4]
 8005f6e:	6852      	ldr	r2, [r2, #4]
 8005f70:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	687a      	ldr	r2, [r7, #4]
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	d103      	bne.n	8005f84 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	689a      	ldr	r2, [r3, #8]
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2200      	movs	r2, #0
 8005f88:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	1e5a      	subs	r2, r3, #1
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
}
 8005f98:	4618      	mov	r0, r3
 8005f9a:	3714      	adds	r7, #20
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa2:	4770      	bx	lr

08005fa4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b08c      	sub	sp, #48	@ 0x30
 8005fa8:	af04      	add	r7, sp, #16
 8005faa:	60f8      	str	r0, [r7, #12]
 8005fac:	60b9      	str	r1, [r7, #8]
 8005fae:	603b      	str	r3, [r7, #0]
 8005fb0:	4613      	mov	r3, r2
 8005fb2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005fb4:	88fb      	ldrh	r3, [r7, #6]
 8005fb6:	009b      	lsls	r3, r3, #2
 8005fb8:	4618      	mov	r0, r3
 8005fba:	f000 fec5 	bl	8006d48 <pvPortMalloc>
 8005fbe:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d00e      	beq.n	8005fe4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005fc6:	20a0      	movs	r0, #160	@ 0xa0
 8005fc8:	f000 febe 	bl	8006d48 <pvPortMalloc>
 8005fcc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005fce:	69fb      	ldr	r3, [r7, #28]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d003      	beq.n	8005fdc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005fd4:	69fb      	ldr	r3, [r7, #28]
 8005fd6:	697a      	ldr	r2, [r7, #20]
 8005fd8:	631a      	str	r2, [r3, #48]	@ 0x30
 8005fda:	e005      	b.n	8005fe8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005fdc:	6978      	ldr	r0, [r7, #20]
 8005fde:	f000 ff81 	bl	8006ee4 <vPortFree>
 8005fe2:	e001      	b.n	8005fe8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005fe8:	69fb      	ldr	r3, [r7, #28]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d013      	beq.n	8006016 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005fee:	88fa      	ldrh	r2, [r7, #6]
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	9303      	str	r3, [sp, #12]
 8005ff4:	69fb      	ldr	r3, [r7, #28]
 8005ff6:	9302      	str	r3, [sp, #8]
 8005ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ffa:	9301      	str	r3, [sp, #4]
 8005ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ffe:	9300      	str	r3, [sp, #0]
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	68b9      	ldr	r1, [r7, #8]
 8006004:	68f8      	ldr	r0, [r7, #12]
 8006006:	f000 f80f 	bl	8006028 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800600a:	69f8      	ldr	r0, [r7, #28]
 800600c:	f000 f8ac 	bl	8006168 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006010:	2301      	movs	r3, #1
 8006012:	61bb      	str	r3, [r7, #24]
 8006014:	e002      	b.n	800601c <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006016:	f04f 33ff 	mov.w	r3, #4294967295
 800601a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800601c:	69bb      	ldr	r3, [r7, #24]
	}
 800601e:	4618      	mov	r0, r3
 8006020:	3720      	adds	r7, #32
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}
	...

08006028 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b088      	sub	sp, #32
 800602c:	af00      	add	r7, sp, #0
 800602e:	60f8      	str	r0, [r7, #12]
 8006030:	60b9      	str	r1, [r7, #8]
 8006032:	607a      	str	r2, [r7, #4]
 8006034:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006038:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006040:	3b01      	subs	r3, #1
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	4413      	add	r3, r2
 8006046:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006048:	69bb      	ldr	r3, [r7, #24]
 800604a:	f023 0307 	bic.w	r3, r3, #7
 800604e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006050:	69bb      	ldr	r3, [r7, #24]
 8006052:	f003 0307 	and.w	r3, r3, #7
 8006056:	2b00      	cmp	r3, #0
 8006058:	d00b      	beq.n	8006072 <prvInitialiseNewTask+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800605a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800605e:	f383 8811 	msr	BASEPRI, r3
 8006062:	f3bf 8f6f 	isb	sy
 8006066:	f3bf 8f4f 	dsb	sy
 800606a:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800606c:	bf00      	nop
 800606e:	bf00      	nop
 8006070:	e7fd      	b.n	800606e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d01f      	beq.n	80060b8 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006078:	2300      	movs	r3, #0
 800607a:	61fb      	str	r3, [r7, #28]
 800607c:	e012      	b.n	80060a4 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800607e:	68ba      	ldr	r2, [r7, #8]
 8006080:	69fb      	ldr	r3, [r7, #28]
 8006082:	4413      	add	r3, r2
 8006084:	7819      	ldrb	r1, [r3, #0]
 8006086:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006088:	69fb      	ldr	r3, [r7, #28]
 800608a:	4413      	add	r3, r2
 800608c:	3334      	adds	r3, #52	@ 0x34
 800608e:	460a      	mov	r2, r1
 8006090:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006092:	68ba      	ldr	r2, [r7, #8]
 8006094:	69fb      	ldr	r3, [r7, #28]
 8006096:	4413      	add	r3, r2
 8006098:	781b      	ldrb	r3, [r3, #0]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d006      	beq.n	80060ac <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	3301      	adds	r3, #1
 80060a2:	61fb      	str	r3, [r7, #28]
 80060a4:	69fb      	ldr	r3, [r7, #28]
 80060a6:	2b0f      	cmp	r3, #15
 80060a8:	d9e9      	bls.n	800607e <prvInitialiseNewTask+0x56>
 80060aa:	e000      	b.n	80060ae <prvInitialiseNewTask+0x86>
			{
				break;
 80060ac:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80060ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060b0:	2200      	movs	r2, #0
 80060b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80060b6:	e003      	b.n	80060c0 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80060b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ba:	2200      	movs	r2, #0
 80060bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80060c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060c2:	2b06      	cmp	r3, #6
 80060c4:	d901      	bls.n	80060ca <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80060c6:	2306      	movs	r3, #6
 80060c8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80060ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80060ce:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80060d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80060d4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80060d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060d8:	2200      	movs	r2, #0
 80060da:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80060dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060de:	3304      	adds	r3, #4
 80060e0:	4618      	mov	r0, r3
 80060e2:	f7ff fecb 	bl	8005e7c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80060e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060e8:	3318      	adds	r3, #24
 80060ea:	4618      	mov	r0, r3
 80060ec:	f7ff fec6 	bl	8005e7c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80060f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060f4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060f8:	f1c3 0207 	rsb	r2, r3, #7
 80060fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060fe:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006102:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006104:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006108:	2200      	movs	r2, #0
 800610a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800610e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006110:	2200      	movs	r2, #0
 8006112:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006118:	334c      	adds	r3, #76	@ 0x4c
 800611a:	224c      	movs	r2, #76	@ 0x4c
 800611c:	2100      	movs	r1, #0
 800611e:	4618      	mov	r0, r3
 8006120:	f001 fa0a 	bl	8007538 <memset>
 8006124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006126:	4a0d      	ldr	r2, [pc, #52]	@ (800615c <prvInitialiseNewTask+0x134>)
 8006128:	651a      	str	r2, [r3, #80]	@ 0x50
 800612a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800612c:	4a0c      	ldr	r2, [pc, #48]	@ (8006160 <prvInitialiseNewTask+0x138>)
 800612e:	655a      	str	r2, [r3, #84]	@ 0x54
 8006130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006132:	4a0c      	ldr	r2, [pc, #48]	@ (8006164 <prvInitialiseNewTask+0x13c>)
 8006134:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006136:	683a      	ldr	r2, [r7, #0]
 8006138:	68f9      	ldr	r1, [r7, #12]
 800613a:	69b8      	ldr	r0, [r7, #24]
 800613c:	f000 fbf2 	bl	8006924 <pxPortInitialiseStack>
 8006140:	4602      	mov	r2, r0
 8006142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006144:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006146:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006148:	2b00      	cmp	r3, #0
 800614a:	d002      	beq.n	8006152 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800614c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800614e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006150:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006152:	bf00      	nop
 8006154:	3720      	adds	r7, #32
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}
 800615a:	bf00      	nop
 800615c:	200010dc 	.word	0x200010dc
 8006160:	20001144 	.word	0x20001144
 8006164:	200011ac 	.word	0x200011ac

08006168 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b082      	sub	sp, #8
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006170:	f000 fd0a 	bl	8006b88 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006174:	4b2a      	ldr	r3, [pc, #168]	@ (8006220 <prvAddNewTaskToReadyList+0xb8>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	3301      	adds	r3, #1
 800617a:	4a29      	ldr	r2, [pc, #164]	@ (8006220 <prvAddNewTaskToReadyList+0xb8>)
 800617c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800617e:	4b29      	ldr	r3, [pc, #164]	@ (8006224 <prvAddNewTaskToReadyList+0xbc>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d109      	bne.n	800619a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006186:	4a27      	ldr	r2, [pc, #156]	@ (8006224 <prvAddNewTaskToReadyList+0xbc>)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800618c:	4b24      	ldr	r3, [pc, #144]	@ (8006220 <prvAddNewTaskToReadyList+0xb8>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2b01      	cmp	r3, #1
 8006192:	d110      	bne.n	80061b6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006194:	f000 fabc 	bl	8006710 <prvInitialiseTaskLists>
 8006198:	e00d      	b.n	80061b6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800619a:	4b23      	ldr	r3, [pc, #140]	@ (8006228 <prvAddNewTaskToReadyList+0xc0>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d109      	bne.n	80061b6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80061a2:	4b20      	ldr	r3, [pc, #128]	@ (8006224 <prvAddNewTaskToReadyList+0xbc>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ac:	429a      	cmp	r2, r3
 80061ae:	d802      	bhi.n	80061b6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80061b0:	4a1c      	ldr	r2, [pc, #112]	@ (8006224 <prvAddNewTaskToReadyList+0xbc>)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80061b6:	4b1d      	ldr	r3, [pc, #116]	@ (800622c <prvAddNewTaskToReadyList+0xc4>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	3301      	adds	r3, #1
 80061bc:	4a1b      	ldr	r2, [pc, #108]	@ (800622c <prvAddNewTaskToReadyList+0xc4>)
 80061be:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061c4:	2201      	movs	r2, #1
 80061c6:	409a      	lsls	r2, r3
 80061c8:	4b19      	ldr	r3, [pc, #100]	@ (8006230 <prvAddNewTaskToReadyList+0xc8>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4313      	orrs	r3, r2
 80061ce:	4a18      	ldr	r2, [pc, #96]	@ (8006230 <prvAddNewTaskToReadyList+0xc8>)
 80061d0:	6013      	str	r3, [r2, #0]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061d6:	4613      	mov	r3, r2
 80061d8:	009b      	lsls	r3, r3, #2
 80061da:	4413      	add	r3, r2
 80061dc:	009b      	lsls	r3, r3, #2
 80061de:	4a15      	ldr	r2, [pc, #84]	@ (8006234 <prvAddNewTaskToReadyList+0xcc>)
 80061e0:	441a      	add	r2, r3
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	3304      	adds	r3, #4
 80061e6:	4619      	mov	r1, r3
 80061e8:	4610      	mov	r0, r2
 80061ea:	f7ff fe54 	bl	8005e96 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80061ee:	f000 fcfd 	bl	8006bec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80061f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006228 <prvAddNewTaskToReadyList+0xc0>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d00e      	beq.n	8006218 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80061fa:	4b0a      	ldr	r3, [pc, #40]	@ (8006224 <prvAddNewTaskToReadyList+0xbc>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006204:	429a      	cmp	r2, r3
 8006206:	d207      	bcs.n	8006218 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006208:	4b0b      	ldr	r3, [pc, #44]	@ (8006238 <prvAddNewTaskToReadyList+0xd0>)
 800620a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800620e:	601a      	str	r2, [r3, #0]
 8006210:	f3bf 8f4f 	dsb	sy
 8006214:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006218:	bf00      	nop
 800621a:	3708      	adds	r7, #8
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}
 8006220:	20000488 	.word	0x20000488
 8006224:	20000388 	.word	0x20000388
 8006228:	20000494 	.word	0x20000494
 800622c:	200004a4 	.word	0x200004a4
 8006230:	20000490 	.word	0x20000490
 8006234:	2000038c 	.word	0x2000038c
 8006238:	e000ed04 	.word	0xe000ed04

0800623c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800623c:	b580      	push	{r7, lr}
 800623e:	b084      	sub	sp, #16
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006244:	2300      	movs	r3, #0
 8006246:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d018      	beq.n	8006280 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800624e:	4b14      	ldr	r3, [pc, #80]	@ (80062a0 <vTaskDelay+0x64>)
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d00b      	beq.n	800626e <vTaskDelay+0x32>
	__asm volatile
 8006256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800625a:	f383 8811 	msr	BASEPRI, r3
 800625e:	f3bf 8f6f 	isb	sy
 8006262:	f3bf 8f4f 	dsb	sy
 8006266:	60bb      	str	r3, [r7, #8]
}
 8006268:	bf00      	nop
 800626a:	bf00      	nop
 800626c:	e7fd      	b.n	800626a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800626e:	f000 f86d 	bl	800634c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006272:	2100      	movs	r1, #0
 8006274:	6878      	ldr	r0, [r7, #4]
 8006276:	f000 faef 	bl	8006858 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800627a:	f000 f875 	bl	8006368 <xTaskResumeAll>
 800627e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d107      	bne.n	8006296 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006286:	4b07      	ldr	r3, [pc, #28]	@ (80062a4 <vTaskDelay+0x68>)
 8006288:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800628c:	601a      	str	r2, [r3, #0]
 800628e:	f3bf 8f4f 	dsb	sy
 8006292:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006296:	bf00      	nop
 8006298:	3710      	adds	r7, #16
 800629a:	46bd      	mov	sp, r7
 800629c:	bd80      	pop	{r7, pc}
 800629e:	bf00      	nop
 80062a0:	200004b0 	.word	0x200004b0
 80062a4:	e000ed04 	.word	0xe000ed04

080062a8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b086      	sub	sp, #24
 80062ac:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 80062ae:	4b1f      	ldr	r3, [pc, #124]	@ (800632c <vTaskStartScheduler+0x84>)
 80062b0:	9301      	str	r3, [sp, #4]
 80062b2:	2300      	movs	r3, #0
 80062b4:	9300      	str	r3, [sp, #0]
 80062b6:	2300      	movs	r3, #0
 80062b8:	2280      	movs	r2, #128	@ 0x80
 80062ba:	491d      	ldr	r1, [pc, #116]	@ (8006330 <vTaskStartScheduler+0x88>)
 80062bc:	481d      	ldr	r0, [pc, #116]	@ (8006334 <vTaskStartScheduler+0x8c>)
 80062be:	f7ff fe71 	bl	8005fa4 <xTaskCreate>
 80062c2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	2b01      	cmp	r3, #1
 80062c8:	d11b      	bne.n	8006302 <vTaskStartScheduler+0x5a>
	__asm volatile
 80062ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062ce:	f383 8811 	msr	BASEPRI, r3
 80062d2:	f3bf 8f6f 	isb	sy
 80062d6:	f3bf 8f4f 	dsb	sy
 80062da:	60bb      	str	r3, [r7, #8]
}
 80062dc:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80062de:	4b16      	ldr	r3, [pc, #88]	@ (8006338 <vTaskStartScheduler+0x90>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	334c      	adds	r3, #76	@ 0x4c
 80062e4:	4a15      	ldr	r2, [pc, #84]	@ (800633c <vTaskStartScheduler+0x94>)
 80062e6:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80062e8:	4b15      	ldr	r3, [pc, #84]	@ (8006340 <vTaskStartScheduler+0x98>)
 80062ea:	f04f 32ff 	mov.w	r2, #4294967295
 80062ee:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80062f0:	4b14      	ldr	r3, [pc, #80]	@ (8006344 <vTaskStartScheduler+0x9c>)
 80062f2:	2201      	movs	r2, #1
 80062f4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80062f6:	4b14      	ldr	r3, [pc, #80]	@ (8006348 <vTaskStartScheduler+0xa0>)
 80062f8:	2200      	movs	r2, #0
 80062fa:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80062fc:	f000 fba0 	bl	8006a40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006300:	e00f      	b.n	8006322 <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006308:	d10b      	bne.n	8006322 <vTaskStartScheduler+0x7a>
	__asm volatile
 800630a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800630e:	f383 8811 	msr	BASEPRI, r3
 8006312:	f3bf 8f6f 	isb	sy
 8006316:	f3bf 8f4f 	dsb	sy
 800631a:	607b      	str	r3, [r7, #4]
}
 800631c:	bf00      	nop
 800631e:	bf00      	nop
 8006320:	e7fd      	b.n	800631e <vTaskStartScheduler+0x76>
}
 8006322:	bf00      	nop
 8006324:	3710      	adds	r7, #16
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}
 800632a:	bf00      	nop
 800632c:	200004ac 	.word	0x200004ac
 8006330:	08008248 	.word	0x08008248
 8006334:	080066e1 	.word	0x080066e1
 8006338:	20000388 	.word	0x20000388
 800633c:	20000024 	.word	0x20000024
 8006340:	200004a8 	.word	0x200004a8
 8006344:	20000494 	.word	0x20000494
 8006348:	2000048c 	.word	0x2000048c

0800634c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800634c:	b480      	push	{r7}
 800634e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006350:	4b04      	ldr	r3, [pc, #16]	@ (8006364 <vTaskSuspendAll+0x18>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	3301      	adds	r3, #1
 8006356:	4a03      	ldr	r2, [pc, #12]	@ (8006364 <vTaskSuspendAll+0x18>)
 8006358:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800635a:	bf00      	nop
 800635c:	46bd      	mov	sp, r7
 800635e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006362:	4770      	bx	lr
 8006364:	200004b0 	.word	0x200004b0

08006368 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b084      	sub	sp, #16
 800636c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800636e:	2300      	movs	r3, #0
 8006370:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006372:	2300      	movs	r3, #0
 8006374:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006376:	4b42      	ldr	r3, [pc, #264]	@ (8006480 <xTaskResumeAll+0x118>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d10b      	bne.n	8006396 <xTaskResumeAll+0x2e>
	__asm volatile
 800637e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006382:	f383 8811 	msr	BASEPRI, r3
 8006386:	f3bf 8f6f 	isb	sy
 800638a:	f3bf 8f4f 	dsb	sy
 800638e:	603b      	str	r3, [r7, #0]
}
 8006390:	bf00      	nop
 8006392:	bf00      	nop
 8006394:	e7fd      	b.n	8006392 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006396:	f000 fbf7 	bl	8006b88 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800639a:	4b39      	ldr	r3, [pc, #228]	@ (8006480 <xTaskResumeAll+0x118>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	3b01      	subs	r3, #1
 80063a0:	4a37      	ldr	r2, [pc, #220]	@ (8006480 <xTaskResumeAll+0x118>)
 80063a2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063a4:	4b36      	ldr	r3, [pc, #216]	@ (8006480 <xTaskResumeAll+0x118>)
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d161      	bne.n	8006470 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80063ac:	4b35      	ldr	r3, [pc, #212]	@ (8006484 <xTaskResumeAll+0x11c>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d05d      	beq.n	8006470 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80063b4:	e02e      	b.n	8006414 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063b6:	4b34      	ldr	r3, [pc, #208]	@ (8006488 <xTaskResumeAll+0x120>)
 80063b8:	68db      	ldr	r3, [r3, #12]
 80063ba:	68db      	ldr	r3, [r3, #12]
 80063bc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	3318      	adds	r3, #24
 80063c2:	4618      	mov	r0, r3
 80063c4:	f7ff fdc4 	bl	8005f50 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	3304      	adds	r3, #4
 80063cc:	4618      	mov	r0, r3
 80063ce:	f7ff fdbf 	bl	8005f50 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063d6:	2201      	movs	r2, #1
 80063d8:	409a      	lsls	r2, r3
 80063da:	4b2c      	ldr	r3, [pc, #176]	@ (800648c <xTaskResumeAll+0x124>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4313      	orrs	r3, r2
 80063e0:	4a2a      	ldr	r2, [pc, #168]	@ (800648c <xTaskResumeAll+0x124>)
 80063e2:	6013      	str	r3, [r2, #0]
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063e8:	4613      	mov	r3, r2
 80063ea:	009b      	lsls	r3, r3, #2
 80063ec:	4413      	add	r3, r2
 80063ee:	009b      	lsls	r3, r3, #2
 80063f0:	4a27      	ldr	r2, [pc, #156]	@ (8006490 <xTaskResumeAll+0x128>)
 80063f2:	441a      	add	r2, r3
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	3304      	adds	r3, #4
 80063f8:	4619      	mov	r1, r3
 80063fa:	4610      	mov	r0, r2
 80063fc:	f7ff fd4b 	bl	8005e96 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006404:	4b23      	ldr	r3, [pc, #140]	@ (8006494 <xTaskResumeAll+0x12c>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800640a:	429a      	cmp	r2, r3
 800640c:	d302      	bcc.n	8006414 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800640e:	4b22      	ldr	r3, [pc, #136]	@ (8006498 <xTaskResumeAll+0x130>)
 8006410:	2201      	movs	r2, #1
 8006412:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006414:	4b1c      	ldr	r3, [pc, #112]	@ (8006488 <xTaskResumeAll+0x120>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d1cc      	bne.n	80063b6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d001      	beq.n	8006426 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006422:	f000 f9f9 	bl	8006818 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006426:	4b1d      	ldr	r3, [pc, #116]	@ (800649c <xTaskResumeAll+0x134>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d010      	beq.n	8006454 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006432:	f000 f837 	bl	80064a4 <xTaskIncrementTick>
 8006436:	4603      	mov	r3, r0
 8006438:	2b00      	cmp	r3, #0
 800643a:	d002      	beq.n	8006442 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800643c:	4b16      	ldr	r3, [pc, #88]	@ (8006498 <xTaskResumeAll+0x130>)
 800643e:	2201      	movs	r2, #1
 8006440:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	3b01      	subs	r3, #1
 8006446:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d1f1      	bne.n	8006432 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800644e:	4b13      	ldr	r3, [pc, #76]	@ (800649c <xTaskResumeAll+0x134>)
 8006450:	2200      	movs	r2, #0
 8006452:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006454:	4b10      	ldr	r3, [pc, #64]	@ (8006498 <xTaskResumeAll+0x130>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d009      	beq.n	8006470 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800645c:	2301      	movs	r3, #1
 800645e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006460:	4b0f      	ldr	r3, [pc, #60]	@ (80064a0 <xTaskResumeAll+0x138>)
 8006462:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006466:	601a      	str	r2, [r3, #0]
 8006468:	f3bf 8f4f 	dsb	sy
 800646c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006470:	f000 fbbc 	bl	8006bec <vPortExitCritical>

	return xAlreadyYielded;
 8006474:	68bb      	ldr	r3, [r7, #8]
}
 8006476:	4618      	mov	r0, r3
 8006478:	3710      	adds	r7, #16
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}
 800647e:	bf00      	nop
 8006480:	200004b0 	.word	0x200004b0
 8006484:	20000488 	.word	0x20000488
 8006488:	20000448 	.word	0x20000448
 800648c:	20000490 	.word	0x20000490
 8006490:	2000038c 	.word	0x2000038c
 8006494:	20000388 	.word	0x20000388
 8006498:	2000049c 	.word	0x2000049c
 800649c:	20000498 	.word	0x20000498
 80064a0:	e000ed04 	.word	0xe000ed04

080064a4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b086      	sub	sp, #24
 80064a8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80064aa:	2300      	movs	r3, #0
 80064ac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80064ae:	4b4f      	ldr	r3, [pc, #316]	@ (80065ec <xTaskIncrementTick+0x148>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	f040 808f 	bne.w	80065d6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80064b8:	4b4d      	ldr	r3, [pc, #308]	@ (80065f0 <xTaskIncrementTick+0x14c>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	3301      	adds	r3, #1
 80064be:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80064c0:	4a4b      	ldr	r2, [pc, #300]	@ (80065f0 <xTaskIncrementTick+0x14c>)
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d121      	bne.n	8006510 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80064cc:	4b49      	ldr	r3, [pc, #292]	@ (80065f4 <xTaskIncrementTick+0x150>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d00b      	beq.n	80064ee <xTaskIncrementTick+0x4a>
	__asm volatile
 80064d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064da:	f383 8811 	msr	BASEPRI, r3
 80064de:	f3bf 8f6f 	isb	sy
 80064e2:	f3bf 8f4f 	dsb	sy
 80064e6:	603b      	str	r3, [r7, #0]
}
 80064e8:	bf00      	nop
 80064ea:	bf00      	nop
 80064ec:	e7fd      	b.n	80064ea <xTaskIncrementTick+0x46>
 80064ee:	4b41      	ldr	r3, [pc, #260]	@ (80065f4 <xTaskIncrementTick+0x150>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	60fb      	str	r3, [r7, #12]
 80064f4:	4b40      	ldr	r3, [pc, #256]	@ (80065f8 <xTaskIncrementTick+0x154>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a3e      	ldr	r2, [pc, #248]	@ (80065f4 <xTaskIncrementTick+0x150>)
 80064fa:	6013      	str	r3, [r2, #0]
 80064fc:	4a3e      	ldr	r2, [pc, #248]	@ (80065f8 <xTaskIncrementTick+0x154>)
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	6013      	str	r3, [r2, #0]
 8006502:	4b3e      	ldr	r3, [pc, #248]	@ (80065fc <xTaskIncrementTick+0x158>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	3301      	adds	r3, #1
 8006508:	4a3c      	ldr	r2, [pc, #240]	@ (80065fc <xTaskIncrementTick+0x158>)
 800650a:	6013      	str	r3, [r2, #0]
 800650c:	f000 f984 	bl	8006818 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006510:	4b3b      	ldr	r3, [pc, #236]	@ (8006600 <xTaskIncrementTick+0x15c>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	693a      	ldr	r2, [r7, #16]
 8006516:	429a      	cmp	r2, r3
 8006518:	d348      	bcc.n	80065ac <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800651a:	4b36      	ldr	r3, [pc, #216]	@ (80065f4 <xTaskIncrementTick+0x150>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d104      	bne.n	800652e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006524:	4b36      	ldr	r3, [pc, #216]	@ (8006600 <xTaskIncrementTick+0x15c>)
 8006526:	f04f 32ff 	mov.w	r2, #4294967295
 800652a:	601a      	str	r2, [r3, #0]
					break;
 800652c:	e03e      	b.n	80065ac <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800652e:	4b31      	ldr	r3, [pc, #196]	@ (80065f4 <xTaskIncrementTick+0x150>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	68db      	ldr	r3, [r3, #12]
 8006534:	68db      	ldr	r3, [r3, #12]
 8006536:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800653e:	693a      	ldr	r2, [r7, #16]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	429a      	cmp	r2, r3
 8006544:	d203      	bcs.n	800654e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006546:	4a2e      	ldr	r2, [pc, #184]	@ (8006600 <xTaskIncrementTick+0x15c>)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800654c:	e02e      	b.n	80065ac <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	3304      	adds	r3, #4
 8006552:	4618      	mov	r0, r3
 8006554:	f7ff fcfc 	bl	8005f50 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800655c:	2b00      	cmp	r3, #0
 800655e:	d004      	beq.n	800656a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	3318      	adds	r3, #24
 8006564:	4618      	mov	r0, r3
 8006566:	f7ff fcf3 	bl	8005f50 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800656e:	2201      	movs	r2, #1
 8006570:	409a      	lsls	r2, r3
 8006572:	4b24      	ldr	r3, [pc, #144]	@ (8006604 <xTaskIncrementTick+0x160>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4313      	orrs	r3, r2
 8006578:	4a22      	ldr	r2, [pc, #136]	@ (8006604 <xTaskIncrementTick+0x160>)
 800657a:	6013      	str	r3, [r2, #0]
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006580:	4613      	mov	r3, r2
 8006582:	009b      	lsls	r3, r3, #2
 8006584:	4413      	add	r3, r2
 8006586:	009b      	lsls	r3, r3, #2
 8006588:	4a1f      	ldr	r2, [pc, #124]	@ (8006608 <xTaskIncrementTick+0x164>)
 800658a:	441a      	add	r2, r3
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	3304      	adds	r3, #4
 8006590:	4619      	mov	r1, r3
 8006592:	4610      	mov	r0, r2
 8006594:	f7ff fc7f 	bl	8005e96 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800659c:	4b1b      	ldr	r3, [pc, #108]	@ (800660c <xTaskIncrementTick+0x168>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065a2:	429a      	cmp	r2, r3
 80065a4:	d3b9      	bcc.n	800651a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80065a6:	2301      	movs	r3, #1
 80065a8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80065aa:	e7b6      	b.n	800651a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80065ac:	4b17      	ldr	r3, [pc, #92]	@ (800660c <xTaskIncrementTick+0x168>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065b2:	4915      	ldr	r1, [pc, #84]	@ (8006608 <xTaskIncrementTick+0x164>)
 80065b4:	4613      	mov	r3, r2
 80065b6:	009b      	lsls	r3, r3, #2
 80065b8:	4413      	add	r3, r2
 80065ba:	009b      	lsls	r3, r3, #2
 80065bc:	440b      	add	r3, r1
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	2b01      	cmp	r3, #1
 80065c2:	d901      	bls.n	80065c8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80065c4:	2301      	movs	r3, #1
 80065c6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80065c8:	4b11      	ldr	r3, [pc, #68]	@ (8006610 <xTaskIncrementTick+0x16c>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d007      	beq.n	80065e0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80065d0:	2301      	movs	r3, #1
 80065d2:	617b      	str	r3, [r7, #20]
 80065d4:	e004      	b.n	80065e0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80065d6:	4b0f      	ldr	r3, [pc, #60]	@ (8006614 <xTaskIncrementTick+0x170>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	3301      	adds	r3, #1
 80065dc:	4a0d      	ldr	r2, [pc, #52]	@ (8006614 <xTaskIncrementTick+0x170>)
 80065de:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80065e0:	697b      	ldr	r3, [r7, #20]
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3718      	adds	r7, #24
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}
 80065ea:	bf00      	nop
 80065ec:	200004b0 	.word	0x200004b0
 80065f0:	2000048c 	.word	0x2000048c
 80065f4:	20000440 	.word	0x20000440
 80065f8:	20000444 	.word	0x20000444
 80065fc:	200004a0 	.word	0x200004a0
 8006600:	200004a8 	.word	0x200004a8
 8006604:	20000490 	.word	0x20000490
 8006608:	2000038c 	.word	0x2000038c
 800660c:	20000388 	.word	0x20000388
 8006610:	2000049c 	.word	0x2000049c
 8006614:	20000498 	.word	0x20000498

08006618 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006618:	b480      	push	{r7}
 800661a:	b087      	sub	sp, #28
 800661c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800661e:	4b2a      	ldr	r3, [pc, #168]	@ (80066c8 <vTaskSwitchContext+0xb0>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d003      	beq.n	800662e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006626:	4b29      	ldr	r3, [pc, #164]	@ (80066cc <vTaskSwitchContext+0xb4>)
 8006628:	2201      	movs	r2, #1
 800662a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800662c:	e045      	b.n	80066ba <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800662e:	4b27      	ldr	r3, [pc, #156]	@ (80066cc <vTaskSwitchContext+0xb4>)
 8006630:	2200      	movs	r2, #0
 8006632:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006634:	4b26      	ldr	r3, [pc, #152]	@ (80066d0 <vTaskSwitchContext+0xb8>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	fab3 f383 	clz	r3, r3
 8006640:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006642:	7afb      	ldrb	r3, [r7, #11]
 8006644:	f1c3 031f 	rsb	r3, r3, #31
 8006648:	617b      	str	r3, [r7, #20]
 800664a:	4922      	ldr	r1, [pc, #136]	@ (80066d4 <vTaskSwitchContext+0xbc>)
 800664c:	697a      	ldr	r2, [r7, #20]
 800664e:	4613      	mov	r3, r2
 8006650:	009b      	lsls	r3, r3, #2
 8006652:	4413      	add	r3, r2
 8006654:	009b      	lsls	r3, r3, #2
 8006656:	440b      	add	r3, r1
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d10b      	bne.n	8006676 <vTaskSwitchContext+0x5e>
	__asm volatile
 800665e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006662:	f383 8811 	msr	BASEPRI, r3
 8006666:	f3bf 8f6f 	isb	sy
 800666a:	f3bf 8f4f 	dsb	sy
 800666e:	607b      	str	r3, [r7, #4]
}
 8006670:	bf00      	nop
 8006672:	bf00      	nop
 8006674:	e7fd      	b.n	8006672 <vTaskSwitchContext+0x5a>
 8006676:	697a      	ldr	r2, [r7, #20]
 8006678:	4613      	mov	r3, r2
 800667a:	009b      	lsls	r3, r3, #2
 800667c:	4413      	add	r3, r2
 800667e:	009b      	lsls	r3, r3, #2
 8006680:	4a14      	ldr	r2, [pc, #80]	@ (80066d4 <vTaskSwitchContext+0xbc>)
 8006682:	4413      	add	r3, r2
 8006684:	613b      	str	r3, [r7, #16]
 8006686:	693b      	ldr	r3, [r7, #16]
 8006688:	685b      	ldr	r3, [r3, #4]
 800668a:	685a      	ldr	r2, [r3, #4]
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	605a      	str	r2, [r3, #4]
 8006690:	693b      	ldr	r3, [r7, #16]
 8006692:	685a      	ldr	r2, [r3, #4]
 8006694:	693b      	ldr	r3, [r7, #16]
 8006696:	3308      	adds	r3, #8
 8006698:	429a      	cmp	r2, r3
 800669a:	d104      	bne.n	80066a6 <vTaskSwitchContext+0x8e>
 800669c:	693b      	ldr	r3, [r7, #16]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	685a      	ldr	r2, [r3, #4]
 80066a2:	693b      	ldr	r3, [r7, #16]
 80066a4:	605a      	str	r2, [r3, #4]
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	68db      	ldr	r3, [r3, #12]
 80066ac:	4a0a      	ldr	r2, [pc, #40]	@ (80066d8 <vTaskSwitchContext+0xc0>)
 80066ae:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80066b0:	4b09      	ldr	r3, [pc, #36]	@ (80066d8 <vTaskSwitchContext+0xc0>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	334c      	adds	r3, #76	@ 0x4c
 80066b6:	4a09      	ldr	r2, [pc, #36]	@ (80066dc <vTaskSwitchContext+0xc4>)
 80066b8:	6013      	str	r3, [r2, #0]
}
 80066ba:	bf00      	nop
 80066bc:	371c      	adds	r7, #28
 80066be:	46bd      	mov	sp, r7
 80066c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c4:	4770      	bx	lr
 80066c6:	bf00      	nop
 80066c8:	200004b0 	.word	0x200004b0
 80066cc:	2000049c 	.word	0x2000049c
 80066d0:	20000490 	.word	0x20000490
 80066d4:	2000038c 	.word	0x2000038c
 80066d8:	20000388 	.word	0x20000388
 80066dc:	20000024 	.word	0x20000024

080066e0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b082      	sub	sp, #8
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80066e8:	f000 f852 	bl	8006790 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80066ec:	4b06      	ldr	r3, [pc, #24]	@ (8006708 <prvIdleTask+0x28>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	d9f9      	bls.n	80066e8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80066f4:	4b05      	ldr	r3, [pc, #20]	@ (800670c <prvIdleTask+0x2c>)
 80066f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066fa:	601a      	str	r2, [r3, #0]
 80066fc:	f3bf 8f4f 	dsb	sy
 8006700:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006704:	e7f0      	b.n	80066e8 <prvIdleTask+0x8>
 8006706:	bf00      	nop
 8006708:	2000038c 	.word	0x2000038c
 800670c:	e000ed04 	.word	0xe000ed04

08006710 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b082      	sub	sp, #8
 8006714:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006716:	2300      	movs	r3, #0
 8006718:	607b      	str	r3, [r7, #4]
 800671a:	e00c      	b.n	8006736 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800671c:	687a      	ldr	r2, [r7, #4]
 800671e:	4613      	mov	r3, r2
 8006720:	009b      	lsls	r3, r3, #2
 8006722:	4413      	add	r3, r2
 8006724:	009b      	lsls	r3, r3, #2
 8006726:	4a12      	ldr	r2, [pc, #72]	@ (8006770 <prvInitialiseTaskLists+0x60>)
 8006728:	4413      	add	r3, r2
 800672a:	4618      	mov	r0, r3
 800672c:	f7ff fb86 	bl	8005e3c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	3301      	adds	r3, #1
 8006734:	607b      	str	r3, [r7, #4]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2b06      	cmp	r3, #6
 800673a:	d9ef      	bls.n	800671c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800673c:	480d      	ldr	r0, [pc, #52]	@ (8006774 <prvInitialiseTaskLists+0x64>)
 800673e:	f7ff fb7d 	bl	8005e3c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006742:	480d      	ldr	r0, [pc, #52]	@ (8006778 <prvInitialiseTaskLists+0x68>)
 8006744:	f7ff fb7a 	bl	8005e3c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006748:	480c      	ldr	r0, [pc, #48]	@ (800677c <prvInitialiseTaskLists+0x6c>)
 800674a:	f7ff fb77 	bl	8005e3c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800674e:	480c      	ldr	r0, [pc, #48]	@ (8006780 <prvInitialiseTaskLists+0x70>)
 8006750:	f7ff fb74 	bl	8005e3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006754:	480b      	ldr	r0, [pc, #44]	@ (8006784 <prvInitialiseTaskLists+0x74>)
 8006756:	f7ff fb71 	bl	8005e3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800675a:	4b0b      	ldr	r3, [pc, #44]	@ (8006788 <prvInitialiseTaskLists+0x78>)
 800675c:	4a05      	ldr	r2, [pc, #20]	@ (8006774 <prvInitialiseTaskLists+0x64>)
 800675e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006760:	4b0a      	ldr	r3, [pc, #40]	@ (800678c <prvInitialiseTaskLists+0x7c>)
 8006762:	4a05      	ldr	r2, [pc, #20]	@ (8006778 <prvInitialiseTaskLists+0x68>)
 8006764:	601a      	str	r2, [r3, #0]
}
 8006766:	bf00      	nop
 8006768:	3708      	adds	r7, #8
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}
 800676e:	bf00      	nop
 8006770:	2000038c 	.word	0x2000038c
 8006774:	20000418 	.word	0x20000418
 8006778:	2000042c 	.word	0x2000042c
 800677c:	20000448 	.word	0x20000448
 8006780:	2000045c 	.word	0x2000045c
 8006784:	20000474 	.word	0x20000474
 8006788:	20000440 	.word	0x20000440
 800678c:	20000444 	.word	0x20000444

08006790 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b082      	sub	sp, #8
 8006794:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006796:	e019      	b.n	80067cc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006798:	f000 f9f6 	bl	8006b88 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800679c:	4b10      	ldr	r3, [pc, #64]	@ (80067e0 <prvCheckTasksWaitingTermination+0x50>)
 800679e:	68db      	ldr	r3, [r3, #12]
 80067a0:	68db      	ldr	r3, [r3, #12]
 80067a2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	3304      	adds	r3, #4
 80067a8:	4618      	mov	r0, r3
 80067aa:	f7ff fbd1 	bl	8005f50 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80067ae:	4b0d      	ldr	r3, [pc, #52]	@ (80067e4 <prvCheckTasksWaitingTermination+0x54>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	3b01      	subs	r3, #1
 80067b4:	4a0b      	ldr	r2, [pc, #44]	@ (80067e4 <prvCheckTasksWaitingTermination+0x54>)
 80067b6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80067b8:	4b0b      	ldr	r3, [pc, #44]	@ (80067e8 <prvCheckTasksWaitingTermination+0x58>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	3b01      	subs	r3, #1
 80067be:	4a0a      	ldr	r2, [pc, #40]	@ (80067e8 <prvCheckTasksWaitingTermination+0x58>)
 80067c0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80067c2:	f000 fa13 	bl	8006bec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	f000 f810 	bl	80067ec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80067cc:	4b06      	ldr	r3, [pc, #24]	@ (80067e8 <prvCheckTasksWaitingTermination+0x58>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d1e1      	bne.n	8006798 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80067d4:	bf00      	nop
 80067d6:	bf00      	nop
 80067d8:	3708      	adds	r7, #8
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}
 80067de:	bf00      	nop
 80067e0:	2000045c 	.word	0x2000045c
 80067e4:	20000488 	.word	0x20000488
 80067e8:	20000470 	.word	0x20000470

080067ec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b082      	sub	sp, #8
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	334c      	adds	r3, #76	@ 0x4c
 80067f8:	4618      	mov	r0, r3
 80067fa:	f000 feb5 	bl	8007568 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006802:	4618      	mov	r0, r3
 8006804:	f000 fb6e 	bl	8006ee4 <vPortFree>
			vPortFree( pxTCB );
 8006808:	6878      	ldr	r0, [r7, #4]
 800680a:	f000 fb6b 	bl	8006ee4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800680e:	bf00      	nop
 8006810:	3708      	adds	r7, #8
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}
	...

08006818 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006818:	b480      	push	{r7}
 800681a:	b083      	sub	sp, #12
 800681c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800681e:	4b0c      	ldr	r3, [pc, #48]	@ (8006850 <prvResetNextTaskUnblockTime+0x38>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d104      	bne.n	8006832 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006828:	4b0a      	ldr	r3, [pc, #40]	@ (8006854 <prvResetNextTaskUnblockTime+0x3c>)
 800682a:	f04f 32ff 	mov.w	r2, #4294967295
 800682e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006830:	e008      	b.n	8006844 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006832:	4b07      	ldr	r3, [pc, #28]	@ (8006850 <prvResetNextTaskUnblockTime+0x38>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	68db      	ldr	r3, [r3, #12]
 8006838:	68db      	ldr	r3, [r3, #12]
 800683a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	4a04      	ldr	r2, [pc, #16]	@ (8006854 <prvResetNextTaskUnblockTime+0x3c>)
 8006842:	6013      	str	r3, [r2, #0]
}
 8006844:	bf00      	nop
 8006846:	370c      	adds	r7, #12
 8006848:	46bd      	mov	sp, r7
 800684a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684e:	4770      	bx	lr
 8006850:	20000440 	.word	0x20000440
 8006854:	200004a8 	.word	0x200004a8

08006858 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b084      	sub	sp, #16
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
 8006860:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006862:	4b29      	ldr	r3, [pc, #164]	@ (8006908 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006868:	4b28      	ldr	r3, [pc, #160]	@ (800690c <prvAddCurrentTaskToDelayedList+0xb4>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	3304      	adds	r3, #4
 800686e:	4618      	mov	r0, r3
 8006870:	f7ff fb6e 	bl	8005f50 <uxListRemove>
 8006874:	4603      	mov	r3, r0
 8006876:	2b00      	cmp	r3, #0
 8006878:	d10b      	bne.n	8006892 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800687a:	4b24      	ldr	r3, [pc, #144]	@ (800690c <prvAddCurrentTaskToDelayedList+0xb4>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006880:	2201      	movs	r2, #1
 8006882:	fa02 f303 	lsl.w	r3, r2, r3
 8006886:	43da      	mvns	r2, r3
 8006888:	4b21      	ldr	r3, [pc, #132]	@ (8006910 <prvAddCurrentTaskToDelayedList+0xb8>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4013      	ands	r3, r2
 800688e:	4a20      	ldr	r2, [pc, #128]	@ (8006910 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006890:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006898:	d10a      	bne.n	80068b0 <prvAddCurrentTaskToDelayedList+0x58>
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d007      	beq.n	80068b0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80068a0:	4b1a      	ldr	r3, [pc, #104]	@ (800690c <prvAddCurrentTaskToDelayedList+0xb4>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	3304      	adds	r3, #4
 80068a6:	4619      	mov	r1, r3
 80068a8:	481a      	ldr	r0, [pc, #104]	@ (8006914 <prvAddCurrentTaskToDelayedList+0xbc>)
 80068aa:	f7ff faf4 	bl	8005e96 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80068ae:	e026      	b.n	80068fe <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80068b0:	68fa      	ldr	r2, [r7, #12]
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	4413      	add	r3, r2
 80068b6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80068b8:	4b14      	ldr	r3, [pc, #80]	@ (800690c <prvAddCurrentTaskToDelayedList+0xb4>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	68ba      	ldr	r2, [r7, #8]
 80068be:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80068c0:	68ba      	ldr	r2, [r7, #8]
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	429a      	cmp	r2, r3
 80068c6:	d209      	bcs.n	80068dc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80068c8:	4b13      	ldr	r3, [pc, #76]	@ (8006918 <prvAddCurrentTaskToDelayedList+0xc0>)
 80068ca:	681a      	ldr	r2, [r3, #0]
 80068cc:	4b0f      	ldr	r3, [pc, #60]	@ (800690c <prvAddCurrentTaskToDelayedList+0xb4>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	3304      	adds	r3, #4
 80068d2:	4619      	mov	r1, r3
 80068d4:	4610      	mov	r0, r2
 80068d6:	f7ff fb02 	bl	8005ede <vListInsert>
}
 80068da:	e010      	b.n	80068fe <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80068dc:	4b0f      	ldr	r3, [pc, #60]	@ (800691c <prvAddCurrentTaskToDelayedList+0xc4>)
 80068de:	681a      	ldr	r2, [r3, #0]
 80068e0:	4b0a      	ldr	r3, [pc, #40]	@ (800690c <prvAddCurrentTaskToDelayedList+0xb4>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	3304      	adds	r3, #4
 80068e6:	4619      	mov	r1, r3
 80068e8:	4610      	mov	r0, r2
 80068ea:	f7ff faf8 	bl	8005ede <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80068ee:	4b0c      	ldr	r3, [pc, #48]	@ (8006920 <prvAddCurrentTaskToDelayedList+0xc8>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	68ba      	ldr	r2, [r7, #8]
 80068f4:	429a      	cmp	r2, r3
 80068f6:	d202      	bcs.n	80068fe <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80068f8:	4a09      	ldr	r2, [pc, #36]	@ (8006920 <prvAddCurrentTaskToDelayedList+0xc8>)
 80068fa:	68bb      	ldr	r3, [r7, #8]
 80068fc:	6013      	str	r3, [r2, #0]
}
 80068fe:	bf00      	nop
 8006900:	3710      	adds	r7, #16
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}
 8006906:	bf00      	nop
 8006908:	2000048c 	.word	0x2000048c
 800690c:	20000388 	.word	0x20000388
 8006910:	20000490 	.word	0x20000490
 8006914:	20000474 	.word	0x20000474
 8006918:	20000444 	.word	0x20000444
 800691c:	20000440 	.word	0x20000440
 8006920:	200004a8 	.word	0x200004a8

08006924 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006924:	b480      	push	{r7}
 8006926:	b085      	sub	sp, #20
 8006928:	af00      	add	r7, sp, #0
 800692a:	60f8      	str	r0, [r7, #12]
 800692c:	60b9      	str	r1, [r7, #8]
 800692e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	3b04      	subs	r3, #4
 8006934:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800693c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	3b04      	subs	r3, #4
 8006942:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	f023 0201 	bic.w	r2, r3, #1
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	3b04      	subs	r3, #4
 8006952:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006954:	4a0c      	ldr	r2, [pc, #48]	@ (8006988 <pxPortInitialiseStack+0x64>)
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	3b14      	subs	r3, #20
 800695e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006960:	687a      	ldr	r2, [r7, #4]
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	3b04      	subs	r3, #4
 800696a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	f06f 0202 	mvn.w	r2, #2
 8006972:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	3b20      	subs	r3, #32
 8006978:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800697a:	68fb      	ldr	r3, [r7, #12]
}
 800697c:	4618      	mov	r0, r3
 800697e:	3714      	adds	r7, #20
 8006980:	46bd      	mov	sp, r7
 8006982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006986:	4770      	bx	lr
 8006988:	0800698d 	.word	0x0800698d

0800698c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800698c:	b480      	push	{r7}
 800698e:	b085      	sub	sp, #20
 8006990:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006992:	2300      	movs	r3, #0
 8006994:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006996:	4b13      	ldr	r3, [pc, #76]	@ (80069e4 <prvTaskExitError+0x58>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800699e:	d00b      	beq.n	80069b8 <prvTaskExitError+0x2c>
	__asm volatile
 80069a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069a4:	f383 8811 	msr	BASEPRI, r3
 80069a8:	f3bf 8f6f 	isb	sy
 80069ac:	f3bf 8f4f 	dsb	sy
 80069b0:	60fb      	str	r3, [r7, #12]
}
 80069b2:	bf00      	nop
 80069b4:	bf00      	nop
 80069b6:	e7fd      	b.n	80069b4 <prvTaskExitError+0x28>
	__asm volatile
 80069b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069bc:	f383 8811 	msr	BASEPRI, r3
 80069c0:	f3bf 8f6f 	isb	sy
 80069c4:	f3bf 8f4f 	dsb	sy
 80069c8:	60bb      	str	r3, [r7, #8]
}
 80069ca:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80069cc:	bf00      	nop
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d0fc      	beq.n	80069ce <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80069d4:	bf00      	nop
 80069d6:	bf00      	nop
 80069d8:	3714      	adds	r7, #20
 80069da:	46bd      	mov	sp, r7
 80069dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e0:	4770      	bx	lr
 80069e2:	bf00      	nop
 80069e4:	20000014 	.word	0x20000014
	...

080069f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80069f0:	4b07      	ldr	r3, [pc, #28]	@ (8006a10 <pxCurrentTCBConst2>)
 80069f2:	6819      	ldr	r1, [r3, #0]
 80069f4:	6808      	ldr	r0, [r1, #0]
 80069f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069fa:	f380 8809 	msr	PSP, r0
 80069fe:	f3bf 8f6f 	isb	sy
 8006a02:	f04f 0000 	mov.w	r0, #0
 8006a06:	f380 8811 	msr	BASEPRI, r0
 8006a0a:	4770      	bx	lr
 8006a0c:	f3af 8000 	nop.w

08006a10 <pxCurrentTCBConst2>:
 8006a10:	20000388 	.word	0x20000388
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006a14:	bf00      	nop
 8006a16:	bf00      	nop

08006a18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006a18:	4808      	ldr	r0, [pc, #32]	@ (8006a3c <prvPortStartFirstTask+0x24>)
 8006a1a:	6800      	ldr	r0, [r0, #0]
 8006a1c:	6800      	ldr	r0, [r0, #0]
 8006a1e:	f380 8808 	msr	MSP, r0
 8006a22:	f04f 0000 	mov.w	r0, #0
 8006a26:	f380 8814 	msr	CONTROL, r0
 8006a2a:	b662      	cpsie	i
 8006a2c:	b661      	cpsie	f
 8006a2e:	f3bf 8f4f 	dsb	sy
 8006a32:	f3bf 8f6f 	isb	sy
 8006a36:	df00      	svc	0
 8006a38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006a3a:	bf00      	nop
 8006a3c:	e000ed08 	.word	0xe000ed08

08006a40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b086      	sub	sp, #24
 8006a44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006a46:	4b47      	ldr	r3, [pc, #284]	@ (8006b64 <xPortStartScheduler+0x124>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a47      	ldr	r2, [pc, #284]	@ (8006b68 <xPortStartScheduler+0x128>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d10b      	bne.n	8006a68 <xPortStartScheduler+0x28>
	__asm volatile
 8006a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a54:	f383 8811 	msr	BASEPRI, r3
 8006a58:	f3bf 8f6f 	isb	sy
 8006a5c:	f3bf 8f4f 	dsb	sy
 8006a60:	60fb      	str	r3, [r7, #12]
}
 8006a62:	bf00      	nop
 8006a64:	bf00      	nop
 8006a66:	e7fd      	b.n	8006a64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006a68:	4b3e      	ldr	r3, [pc, #248]	@ (8006b64 <xPortStartScheduler+0x124>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a3f      	ldr	r2, [pc, #252]	@ (8006b6c <xPortStartScheduler+0x12c>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d10b      	bne.n	8006a8a <xPortStartScheduler+0x4a>
	__asm volatile
 8006a72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a76:	f383 8811 	msr	BASEPRI, r3
 8006a7a:	f3bf 8f6f 	isb	sy
 8006a7e:	f3bf 8f4f 	dsb	sy
 8006a82:	613b      	str	r3, [r7, #16]
}
 8006a84:	bf00      	nop
 8006a86:	bf00      	nop
 8006a88:	e7fd      	b.n	8006a86 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006a8a:	4b39      	ldr	r3, [pc, #228]	@ (8006b70 <xPortStartScheduler+0x130>)
 8006a8c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	781b      	ldrb	r3, [r3, #0]
 8006a92:	b2db      	uxtb	r3, r3
 8006a94:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006a96:	697b      	ldr	r3, [r7, #20]
 8006a98:	22ff      	movs	r2, #255	@ 0xff
 8006a9a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	781b      	ldrb	r3, [r3, #0]
 8006aa0:	b2db      	uxtb	r3, r3
 8006aa2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006aa4:	78fb      	ldrb	r3, [r7, #3]
 8006aa6:	b2db      	uxtb	r3, r3
 8006aa8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006aac:	b2da      	uxtb	r2, r3
 8006aae:	4b31      	ldr	r3, [pc, #196]	@ (8006b74 <xPortStartScheduler+0x134>)
 8006ab0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006ab2:	4b31      	ldr	r3, [pc, #196]	@ (8006b78 <xPortStartScheduler+0x138>)
 8006ab4:	2207      	movs	r2, #7
 8006ab6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ab8:	e009      	b.n	8006ace <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006aba:	4b2f      	ldr	r3, [pc, #188]	@ (8006b78 <xPortStartScheduler+0x138>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	3b01      	subs	r3, #1
 8006ac0:	4a2d      	ldr	r2, [pc, #180]	@ (8006b78 <xPortStartScheduler+0x138>)
 8006ac2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006ac4:	78fb      	ldrb	r3, [r7, #3]
 8006ac6:	b2db      	uxtb	r3, r3
 8006ac8:	005b      	lsls	r3, r3, #1
 8006aca:	b2db      	uxtb	r3, r3
 8006acc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ace:	78fb      	ldrb	r3, [r7, #3]
 8006ad0:	b2db      	uxtb	r3, r3
 8006ad2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ad6:	2b80      	cmp	r3, #128	@ 0x80
 8006ad8:	d0ef      	beq.n	8006aba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006ada:	4b27      	ldr	r3, [pc, #156]	@ (8006b78 <xPortStartScheduler+0x138>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f1c3 0307 	rsb	r3, r3, #7
 8006ae2:	2b04      	cmp	r3, #4
 8006ae4:	d00b      	beq.n	8006afe <xPortStartScheduler+0xbe>
	__asm volatile
 8006ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aea:	f383 8811 	msr	BASEPRI, r3
 8006aee:	f3bf 8f6f 	isb	sy
 8006af2:	f3bf 8f4f 	dsb	sy
 8006af6:	60bb      	str	r3, [r7, #8]
}
 8006af8:	bf00      	nop
 8006afa:	bf00      	nop
 8006afc:	e7fd      	b.n	8006afa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006afe:	4b1e      	ldr	r3, [pc, #120]	@ (8006b78 <xPortStartScheduler+0x138>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	021b      	lsls	r3, r3, #8
 8006b04:	4a1c      	ldr	r2, [pc, #112]	@ (8006b78 <xPortStartScheduler+0x138>)
 8006b06:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006b08:	4b1b      	ldr	r3, [pc, #108]	@ (8006b78 <xPortStartScheduler+0x138>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006b10:	4a19      	ldr	r2, [pc, #100]	@ (8006b78 <xPortStartScheduler+0x138>)
 8006b12:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	b2da      	uxtb	r2, r3
 8006b18:	697b      	ldr	r3, [r7, #20]
 8006b1a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006b1c:	4b17      	ldr	r3, [pc, #92]	@ (8006b7c <xPortStartScheduler+0x13c>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a16      	ldr	r2, [pc, #88]	@ (8006b7c <xPortStartScheduler+0x13c>)
 8006b22:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006b26:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006b28:	4b14      	ldr	r3, [pc, #80]	@ (8006b7c <xPortStartScheduler+0x13c>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a13      	ldr	r2, [pc, #76]	@ (8006b7c <xPortStartScheduler+0x13c>)
 8006b2e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006b32:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006b34:	f000 f8da 	bl	8006cec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006b38:	4b11      	ldr	r3, [pc, #68]	@ (8006b80 <xPortStartScheduler+0x140>)
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006b3e:	f000 f8f9 	bl	8006d34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006b42:	4b10      	ldr	r3, [pc, #64]	@ (8006b84 <xPortStartScheduler+0x144>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4a0f      	ldr	r2, [pc, #60]	@ (8006b84 <xPortStartScheduler+0x144>)
 8006b48:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006b4c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006b4e:	f7ff ff63 	bl	8006a18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006b52:	f7ff fd61 	bl	8006618 <vTaskSwitchContext>
	prvTaskExitError();
 8006b56:	f7ff ff19 	bl	800698c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006b5a:	2300      	movs	r3, #0
}
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	3718      	adds	r7, #24
 8006b60:	46bd      	mov	sp, r7
 8006b62:	bd80      	pop	{r7, pc}
 8006b64:	e000ed00 	.word	0xe000ed00
 8006b68:	410fc271 	.word	0x410fc271
 8006b6c:	410fc270 	.word	0x410fc270
 8006b70:	e000e400 	.word	0xe000e400
 8006b74:	200004b4 	.word	0x200004b4
 8006b78:	200004b8 	.word	0x200004b8
 8006b7c:	e000ed20 	.word	0xe000ed20
 8006b80:	20000014 	.word	0x20000014
 8006b84:	e000ef34 	.word	0xe000ef34

08006b88 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b083      	sub	sp, #12
 8006b8c:	af00      	add	r7, sp, #0
	__asm volatile
 8006b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b92:	f383 8811 	msr	BASEPRI, r3
 8006b96:	f3bf 8f6f 	isb	sy
 8006b9a:	f3bf 8f4f 	dsb	sy
 8006b9e:	607b      	str	r3, [r7, #4]
}
 8006ba0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006ba2:	4b10      	ldr	r3, [pc, #64]	@ (8006be4 <vPortEnterCritical+0x5c>)
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	3301      	adds	r3, #1
 8006ba8:	4a0e      	ldr	r2, [pc, #56]	@ (8006be4 <vPortEnterCritical+0x5c>)
 8006baa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006bac:	4b0d      	ldr	r3, [pc, #52]	@ (8006be4 <vPortEnterCritical+0x5c>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	2b01      	cmp	r3, #1
 8006bb2:	d110      	bne.n	8006bd6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8006be8 <vPortEnterCritical+0x60>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d00b      	beq.n	8006bd6 <vPortEnterCritical+0x4e>
	__asm volatile
 8006bbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bc2:	f383 8811 	msr	BASEPRI, r3
 8006bc6:	f3bf 8f6f 	isb	sy
 8006bca:	f3bf 8f4f 	dsb	sy
 8006bce:	603b      	str	r3, [r7, #0]
}
 8006bd0:	bf00      	nop
 8006bd2:	bf00      	nop
 8006bd4:	e7fd      	b.n	8006bd2 <vPortEnterCritical+0x4a>
	}
}
 8006bd6:	bf00      	nop
 8006bd8:	370c      	adds	r7, #12
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr
 8006be2:	bf00      	nop
 8006be4:	20000014 	.word	0x20000014
 8006be8:	e000ed04 	.word	0xe000ed04

08006bec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006bec:	b480      	push	{r7}
 8006bee:	b083      	sub	sp, #12
 8006bf0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006bf2:	4b12      	ldr	r3, [pc, #72]	@ (8006c3c <vPortExitCritical+0x50>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d10b      	bne.n	8006c12 <vPortExitCritical+0x26>
	__asm volatile
 8006bfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bfe:	f383 8811 	msr	BASEPRI, r3
 8006c02:	f3bf 8f6f 	isb	sy
 8006c06:	f3bf 8f4f 	dsb	sy
 8006c0a:	607b      	str	r3, [r7, #4]
}
 8006c0c:	bf00      	nop
 8006c0e:	bf00      	nop
 8006c10:	e7fd      	b.n	8006c0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006c12:	4b0a      	ldr	r3, [pc, #40]	@ (8006c3c <vPortExitCritical+0x50>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	3b01      	subs	r3, #1
 8006c18:	4a08      	ldr	r2, [pc, #32]	@ (8006c3c <vPortExitCritical+0x50>)
 8006c1a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006c1c:	4b07      	ldr	r3, [pc, #28]	@ (8006c3c <vPortExitCritical+0x50>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d105      	bne.n	8006c30 <vPortExitCritical+0x44>
 8006c24:	2300      	movs	r3, #0
 8006c26:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006c2e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006c30:	bf00      	nop
 8006c32:	370c      	adds	r7, #12
 8006c34:	46bd      	mov	sp, r7
 8006c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3a:	4770      	bx	lr
 8006c3c:	20000014 	.word	0x20000014

08006c40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006c40:	f3ef 8009 	mrs	r0, PSP
 8006c44:	f3bf 8f6f 	isb	sy
 8006c48:	4b15      	ldr	r3, [pc, #84]	@ (8006ca0 <pxCurrentTCBConst>)
 8006c4a:	681a      	ldr	r2, [r3, #0]
 8006c4c:	f01e 0f10 	tst.w	lr, #16
 8006c50:	bf08      	it	eq
 8006c52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006c56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c5a:	6010      	str	r0, [r2, #0]
 8006c5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006c60:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006c64:	f380 8811 	msr	BASEPRI, r0
 8006c68:	f3bf 8f4f 	dsb	sy
 8006c6c:	f3bf 8f6f 	isb	sy
 8006c70:	f7ff fcd2 	bl	8006618 <vTaskSwitchContext>
 8006c74:	f04f 0000 	mov.w	r0, #0
 8006c78:	f380 8811 	msr	BASEPRI, r0
 8006c7c:	bc09      	pop	{r0, r3}
 8006c7e:	6819      	ldr	r1, [r3, #0]
 8006c80:	6808      	ldr	r0, [r1, #0]
 8006c82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c86:	f01e 0f10 	tst.w	lr, #16
 8006c8a:	bf08      	it	eq
 8006c8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006c90:	f380 8809 	msr	PSP, r0
 8006c94:	f3bf 8f6f 	isb	sy
 8006c98:	4770      	bx	lr
 8006c9a:	bf00      	nop
 8006c9c:	f3af 8000 	nop.w

08006ca0 <pxCurrentTCBConst>:
 8006ca0:	20000388 	.word	0x20000388
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006ca4:	bf00      	nop
 8006ca6:	bf00      	nop

08006ca8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b082      	sub	sp, #8
 8006cac:	af00      	add	r7, sp, #0
	__asm volatile
 8006cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cb2:	f383 8811 	msr	BASEPRI, r3
 8006cb6:	f3bf 8f6f 	isb	sy
 8006cba:	f3bf 8f4f 	dsb	sy
 8006cbe:	607b      	str	r3, [r7, #4]
}
 8006cc0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006cc2:	f7ff fbef 	bl	80064a4 <xTaskIncrementTick>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d003      	beq.n	8006cd4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006ccc:	4b06      	ldr	r3, [pc, #24]	@ (8006ce8 <SysTick_Handler+0x40>)
 8006cce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006cd2:	601a      	str	r2, [r3, #0]
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	f383 8811 	msr	BASEPRI, r3
}
 8006cde:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006ce0:	bf00      	nop
 8006ce2:	3708      	adds	r7, #8
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd80      	pop	{r7, pc}
 8006ce8:	e000ed04 	.word	0xe000ed04

08006cec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006cec:	b480      	push	{r7}
 8006cee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8006d20 <vPortSetupTimerInterrupt+0x34>)
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8006d24 <vPortSetupTimerInterrupt+0x38>)
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006cfc:	4b0a      	ldr	r3, [pc, #40]	@ (8006d28 <vPortSetupTimerInterrupt+0x3c>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a0a      	ldr	r2, [pc, #40]	@ (8006d2c <vPortSetupTimerInterrupt+0x40>)
 8006d02:	fba2 2303 	umull	r2, r3, r2, r3
 8006d06:	099b      	lsrs	r3, r3, #6
 8006d08:	4a09      	ldr	r2, [pc, #36]	@ (8006d30 <vPortSetupTimerInterrupt+0x44>)
 8006d0a:	3b01      	subs	r3, #1
 8006d0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006d0e:	4b04      	ldr	r3, [pc, #16]	@ (8006d20 <vPortSetupTimerInterrupt+0x34>)
 8006d10:	2207      	movs	r2, #7
 8006d12:	601a      	str	r2, [r3, #0]
}
 8006d14:	bf00      	nop
 8006d16:	46bd      	mov	sp, r7
 8006d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1c:	4770      	bx	lr
 8006d1e:	bf00      	nop
 8006d20:	e000e010 	.word	0xe000e010
 8006d24:	e000e018 	.word	0xe000e018
 8006d28:	20000008 	.word	0x20000008
 8006d2c:	10624dd3 	.word	0x10624dd3
 8006d30:	e000e014 	.word	0xe000e014

08006d34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006d34:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006d44 <vPortEnableVFP+0x10>
 8006d38:	6801      	ldr	r1, [r0, #0]
 8006d3a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006d3e:	6001      	str	r1, [r0, #0]
 8006d40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006d42:	bf00      	nop
 8006d44:	e000ed88 	.word	0xe000ed88

08006d48 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b08a      	sub	sp, #40	@ 0x28
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006d50:	2300      	movs	r3, #0
 8006d52:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006d54:	f7ff fafa 	bl	800634c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006d58:	4b5c      	ldr	r3, [pc, #368]	@ (8006ecc <pvPortMalloc+0x184>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d101      	bne.n	8006d64 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006d60:	f000 f924 	bl	8006fac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006d64:	4b5a      	ldr	r3, [pc, #360]	@ (8006ed0 <pvPortMalloc+0x188>)
 8006d66:	681a      	ldr	r2, [r3, #0]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	4013      	ands	r3, r2
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	f040 8095 	bne.w	8006e9c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d01e      	beq.n	8006db6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006d78:	2208      	movs	r2, #8
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	4413      	add	r3, r2
 8006d7e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	f003 0307 	and.w	r3, r3, #7
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d015      	beq.n	8006db6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f023 0307 	bic.w	r3, r3, #7
 8006d90:	3308      	adds	r3, #8
 8006d92:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f003 0307 	and.w	r3, r3, #7
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d00b      	beq.n	8006db6 <pvPortMalloc+0x6e>
	__asm volatile
 8006d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006da2:	f383 8811 	msr	BASEPRI, r3
 8006da6:	f3bf 8f6f 	isb	sy
 8006daa:	f3bf 8f4f 	dsb	sy
 8006dae:	617b      	str	r3, [r7, #20]
}
 8006db0:	bf00      	nop
 8006db2:	bf00      	nop
 8006db4:	e7fd      	b.n	8006db2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d06f      	beq.n	8006e9c <pvPortMalloc+0x154>
 8006dbc:	4b45      	ldr	r3, [pc, #276]	@ (8006ed4 <pvPortMalloc+0x18c>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	687a      	ldr	r2, [r7, #4]
 8006dc2:	429a      	cmp	r2, r3
 8006dc4:	d86a      	bhi.n	8006e9c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006dc6:	4b44      	ldr	r3, [pc, #272]	@ (8006ed8 <pvPortMalloc+0x190>)
 8006dc8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006dca:	4b43      	ldr	r3, [pc, #268]	@ (8006ed8 <pvPortMalloc+0x190>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006dd0:	e004      	b.n	8006ddc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	429a      	cmp	r2, r3
 8006de4:	d903      	bls.n	8006dee <pvPortMalloc+0xa6>
 8006de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d1f1      	bne.n	8006dd2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006dee:	4b37      	ldr	r3, [pc, #220]	@ (8006ecc <pvPortMalloc+0x184>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006df4:	429a      	cmp	r2, r3
 8006df6:	d051      	beq.n	8006e9c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006df8:	6a3b      	ldr	r3, [r7, #32]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	2208      	movs	r2, #8
 8006dfe:	4413      	add	r3, r2
 8006e00:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e04:	681a      	ldr	r2, [r3, #0]
 8006e06:	6a3b      	ldr	r3, [r7, #32]
 8006e08:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e0c:	685a      	ldr	r2, [r3, #4]
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	1ad2      	subs	r2, r2, r3
 8006e12:	2308      	movs	r3, #8
 8006e14:	005b      	lsls	r3, r3, #1
 8006e16:	429a      	cmp	r2, r3
 8006e18:	d920      	bls.n	8006e5c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006e1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	4413      	add	r3, r2
 8006e20:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e22:	69bb      	ldr	r3, [r7, #24]
 8006e24:	f003 0307 	and.w	r3, r3, #7
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d00b      	beq.n	8006e44 <pvPortMalloc+0xfc>
	__asm volatile
 8006e2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e30:	f383 8811 	msr	BASEPRI, r3
 8006e34:	f3bf 8f6f 	isb	sy
 8006e38:	f3bf 8f4f 	dsb	sy
 8006e3c:	613b      	str	r3, [r7, #16]
}
 8006e3e:	bf00      	nop
 8006e40:	bf00      	nop
 8006e42:	e7fd      	b.n	8006e40 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e46:	685a      	ldr	r2, [r3, #4]
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	1ad2      	subs	r2, r2, r3
 8006e4c:	69bb      	ldr	r3, [r7, #24]
 8006e4e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e52:	687a      	ldr	r2, [r7, #4]
 8006e54:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006e56:	69b8      	ldr	r0, [r7, #24]
 8006e58:	f000 f90a 	bl	8007070 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006e5c:	4b1d      	ldr	r3, [pc, #116]	@ (8006ed4 <pvPortMalloc+0x18c>)
 8006e5e:	681a      	ldr	r2, [r3, #0]
 8006e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	1ad3      	subs	r3, r2, r3
 8006e66:	4a1b      	ldr	r2, [pc, #108]	@ (8006ed4 <pvPortMalloc+0x18c>)
 8006e68:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006e6a:	4b1a      	ldr	r3, [pc, #104]	@ (8006ed4 <pvPortMalloc+0x18c>)
 8006e6c:	681a      	ldr	r2, [r3, #0]
 8006e6e:	4b1b      	ldr	r3, [pc, #108]	@ (8006edc <pvPortMalloc+0x194>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	429a      	cmp	r2, r3
 8006e74:	d203      	bcs.n	8006e7e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006e76:	4b17      	ldr	r3, [pc, #92]	@ (8006ed4 <pvPortMalloc+0x18c>)
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4a18      	ldr	r2, [pc, #96]	@ (8006edc <pvPortMalloc+0x194>)
 8006e7c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e80:	685a      	ldr	r2, [r3, #4]
 8006e82:	4b13      	ldr	r3, [pc, #76]	@ (8006ed0 <pvPortMalloc+0x188>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	431a      	orrs	r2, r3
 8006e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e8a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e8e:	2200      	movs	r2, #0
 8006e90:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006e92:	4b13      	ldr	r3, [pc, #76]	@ (8006ee0 <pvPortMalloc+0x198>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	3301      	adds	r3, #1
 8006e98:	4a11      	ldr	r2, [pc, #68]	@ (8006ee0 <pvPortMalloc+0x198>)
 8006e9a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006e9c:	f7ff fa64 	bl	8006368 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ea0:	69fb      	ldr	r3, [r7, #28]
 8006ea2:	f003 0307 	and.w	r3, r3, #7
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d00b      	beq.n	8006ec2 <pvPortMalloc+0x17a>
	__asm volatile
 8006eaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eae:	f383 8811 	msr	BASEPRI, r3
 8006eb2:	f3bf 8f6f 	isb	sy
 8006eb6:	f3bf 8f4f 	dsb	sy
 8006eba:	60fb      	str	r3, [r7, #12]
}
 8006ebc:	bf00      	nop
 8006ebe:	bf00      	nop
 8006ec0:	e7fd      	b.n	8006ebe <pvPortMalloc+0x176>
	return pvReturn;
 8006ec2:	69fb      	ldr	r3, [r7, #28]
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	3728      	adds	r7, #40	@ 0x28
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}
 8006ecc:	200010c4 	.word	0x200010c4
 8006ed0:	200010d8 	.word	0x200010d8
 8006ed4:	200010c8 	.word	0x200010c8
 8006ed8:	200010bc 	.word	0x200010bc
 8006edc:	200010cc 	.word	0x200010cc
 8006ee0:	200010d0 	.word	0x200010d0

08006ee4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b086      	sub	sp, #24
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d04f      	beq.n	8006f96 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006ef6:	2308      	movs	r3, #8
 8006ef8:	425b      	negs	r3, r3
 8006efa:	697a      	ldr	r2, [r7, #20]
 8006efc:	4413      	add	r3, r2
 8006efe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006f04:	693b      	ldr	r3, [r7, #16]
 8006f06:	685a      	ldr	r2, [r3, #4]
 8006f08:	4b25      	ldr	r3, [pc, #148]	@ (8006fa0 <vPortFree+0xbc>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4013      	ands	r3, r2
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d10b      	bne.n	8006f2a <vPortFree+0x46>
	__asm volatile
 8006f12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f16:	f383 8811 	msr	BASEPRI, r3
 8006f1a:	f3bf 8f6f 	isb	sy
 8006f1e:	f3bf 8f4f 	dsb	sy
 8006f22:	60fb      	str	r3, [r7, #12]
}
 8006f24:	bf00      	nop
 8006f26:	bf00      	nop
 8006f28:	e7fd      	b.n	8006f26 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d00b      	beq.n	8006f4a <vPortFree+0x66>
	__asm volatile
 8006f32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f36:	f383 8811 	msr	BASEPRI, r3
 8006f3a:	f3bf 8f6f 	isb	sy
 8006f3e:	f3bf 8f4f 	dsb	sy
 8006f42:	60bb      	str	r3, [r7, #8]
}
 8006f44:	bf00      	nop
 8006f46:	bf00      	nop
 8006f48:	e7fd      	b.n	8006f46 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	685a      	ldr	r2, [r3, #4]
 8006f4e:	4b14      	ldr	r3, [pc, #80]	@ (8006fa0 <vPortFree+0xbc>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4013      	ands	r3, r2
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d01e      	beq.n	8006f96 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006f58:	693b      	ldr	r3, [r7, #16]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d11a      	bne.n	8006f96 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006f60:	693b      	ldr	r3, [r7, #16]
 8006f62:	685a      	ldr	r2, [r3, #4]
 8006f64:	4b0e      	ldr	r3, [pc, #56]	@ (8006fa0 <vPortFree+0xbc>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	43db      	mvns	r3, r3
 8006f6a:	401a      	ands	r2, r3
 8006f6c:	693b      	ldr	r3, [r7, #16]
 8006f6e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006f70:	f7ff f9ec 	bl	800634c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	685a      	ldr	r2, [r3, #4]
 8006f78:	4b0a      	ldr	r3, [pc, #40]	@ (8006fa4 <vPortFree+0xc0>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	4413      	add	r3, r2
 8006f7e:	4a09      	ldr	r2, [pc, #36]	@ (8006fa4 <vPortFree+0xc0>)
 8006f80:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006f82:	6938      	ldr	r0, [r7, #16]
 8006f84:	f000 f874 	bl	8007070 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006f88:	4b07      	ldr	r3, [pc, #28]	@ (8006fa8 <vPortFree+0xc4>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	3301      	adds	r3, #1
 8006f8e:	4a06      	ldr	r2, [pc, #24]	@ (8006fa8 <vPortFree+0xc4>)
 8006f90:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006f92:	f7ff f9e9 	bl	8006368 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006f96:	bf00      	nop
 8006f98:	3718      	adds	r7, #24
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}
 8006f9e:	bf00      	nop
 8006fa0:	200010d8 	.word	0x200010d8
 8006fa4:	200010c8 	.word	0x200010c8
 8006fa8:	200010d4 	.word	0x200010d4

08006fac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006fac:	b480      	push	{r7}
 8006fae:	b085      	sub	sp, #20
 8006fb0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006fb2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8006fb6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006fb8:	4b27      	ldr	r3, [pc, #156]	@ (8007058 <prvHeapInit+0xac>)
 8006fba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	f003 0307 	and.w	r3, r3, #7
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d00c      	beq.n	8006fe0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	3307      	adds	r3, #7
 8006fca:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	f023 0307 	bic.w	r3, r3, #7
 8006fd2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006fd4:	68ba      	ldr	r2, [r7, #8]
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	1ad3      	subs	r3, r2, r3
 8006fda:	4a1f      	ldr	r2, [pc, #124]	@ (8007058 <prvHeapInit+0xac>)
 8006fdc:	4413      	add	r3, r2
 8006fde:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006fe4:	4a1d      	ldr	r2, [pc, #116]	@ (800705c <prvHeapInit+0xb0>)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006fea:	4b1c      	ldr	r3, [pc, #112]	@ (800705c <prvHeapInit+0xb0>)
 8006fec:	2200      	movs	r2, #0
 8006fee:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	68ba      	ldr	r2, [r7, #8]
 8006ff4:	4413      	add	r3, r2
 8006ff6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006ff8:	2208      	movs	r2, #8
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	1a9b      	subs	r3, r3, r2
 8006ffe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f023 0307 	bic.w	r3, r3, #7
 8007006:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	4a15      	ldr	r2, [pc, #84]	@ (8007060 <prvHeapInit+0xb4>)
 800700c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800700e:	4b14      	ldr	r3, [pc, #80]	@ (8007060 <prvHeapInit+0xb4>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	2200      	movs	r2, #0
 8007014:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007016:	4b12      	ldr	r3, [pc, #72]	@ (8007060 <prvHeapInit+0xb4>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	2200      	movs	r2, #0
 800701c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	68fa      	ldr	r2, [r7, #12]
 8007026:	1ad2      	subs	r2, r2, r3
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800702c:	4b0c      	ldr	r3, [pc, #48]	@ (8007060 <prvHeapInit+0xb4>)
 800702e:	681a      	ldr	r2, [r3, #0]
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	4a0a      	ldr	r2, [pc, #40]	@ (8007064 <prvHeapInit+0xb8>)
 800703a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	685b      	ldr	r3, [r3, #4]
 8007040:	4a09      	ldr	r2, [pc, #36]	@ (8007068 <prvHeapInit+0xbc>)
 8007042:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007044:	4b09      	ldr	r3, [pc, #36]	@ (800706c <prvHeapInit+0xc0>)
 8007046:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800704a:	601a      	str	r2, [r3, #0]
}
 800704c:	bf00      	nop
 800704e:	3714      	adds	r7, #20
 8007050:	46bd      	mov	sp, r7
 8007052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007056:	4770      	bx	lr
 8007058:	200004bc 	.word	0x200004bc
 800705c:	200010bc 	.word	0x200010bc
 8007060:	200010c4 	.word	0x200010c4
 8007064:	200010cc 	.word	0x200010cc
 8007068:	200010c8 	.word	0x200010c8
 800706c:	200010d8 	.word	0x200010d8

08007070 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007070:	b480      	push	{r7}
 8007072:	b085      	sub	sp, #20
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007078:	4b28      	ldr	r3, [pc, #160]	@ (800711c <prvInsertBlockIntoFreeList+0xac>)
 800707a:	60fb      	str	r3, [r7, #12]
 800707c:	e002      	b.n	8007084 <prvInsertBlockIntoFreeList+0x14>
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	60fb      	str	r3, [r7, #12]
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	687a      	ldr	r2, [r7, #4]
 800708a:	429a      	cmp	r2, r3
 800708c:	d8f7      	bhi.n	800707e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	685b      	ldr	r3, [r3, #4]
 8007096:	68ba      	ldr	r2, [r7, #8]
 8007098:	4413      	add	r3, r2
 800709a:	687a      	ldr	r2, [r7, #4]
 800709c:	429a      	cmp	r2, r3
 800709e:	d108      	bne.n	80070b2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	685a      	ldr	r2, [r3, #4]
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	441a      	add	r2, r3
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	68ba      	ldr	r2, [r7, #8]
 80070bc:	441a      	add	r2, r3
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	429a      	cmp	r2, r3
 80070c4:	d118      	bne.n	80070f8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681a      	ldr	r2, [r3, #0]
 80070ca:	4b15      	ldr	r3, [pc, #84]	@ (8007120 <prvInsertBlockIntoFreeList+0xb0>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	429a      	cmp	r2, r3
 80070d0:	d00d      	beq.n	80070ee <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	685a      	ldr	r2, [r3, #4]
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	441a      	add	r2, r3
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	681a      	ldr	r2, [r3, #0]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	601a      	str	r2, [r3, #0]
 80070ec:	e008      	b.n	8007100 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80070ee:	4b0c      	ldr	r3, [pc, #48]	@ (8007120 <prvInsertBlockIntoFreeList+0xb0>)
 80070f0:	681a      	ldr	r2, [r3, #0]
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	601a      	str	r2, [r3, #0]
 80070f6:	e003      	b.n	8007100 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681a      	ldr	r2, [r3, #0]
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007100:	68fa      	ldr	r2, [r7, #12]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	429a      	cmp	r2, r3
 8007106:	d002      	beq.n	800710e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	687a      	ldr	r2, [r7, #4]
 800710c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800710e:	bf00      	nop
 8007110:	3714      	adds	r7, #20
 8007112:	46bd      	mov	sp, r7
 8007114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007118:	4770      	bx	lr
 800711a:	bf00      	nop
 800711c:	200010bc 	.word	0x200010bc
 8007120:	200010c4 	.word	0x200010c4

08007124 <std>:
 8007124:	2300      	movs	r3, #0
 8007126:	b510      	push	{r4, lr}
 8007128:	4604      	mov	r4, r0
 800712a:	e9c0 3300 	strd	r3, r3, [r0]
 800712e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007132:	6083      	str	r3, [r0, #8]
 8007134:	8181      	strh	r1, [r0, #12]
 8007136:	6643      	str	r3, [r0, #100]	@ 0x64
 8007138:	81c2      	strh	r2, [r0, #14]
 800713a:	6183      	str	r3, [r0, #24]
 800713c:	4619      	mov	r1, r3
 800713e:	2208      	movs	r2, #8
 8007140:	305c      	adds	r0, #92	@ 0x5c
 8007142:	f000 f9f9 	bl	8007538 <memset>
 8007146:	4b0d      	ldr	r3, [pc, #52]	@ (800717c <std+0x58>)
 8007148:	6263      	str	r3, [r4, #36]	@ 0x24
 800714a:	4b0d      	ldr	r3, [pc, #52]	@ (8007180 <std+0x5c>)
 800714c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800714e:	4b0d      	ldr	r3, [pc, #52]	@ (8007184 <std+0x60>)
 8007150:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007152:	4b0d      	ldr	r3, [pc, #52]	@ (8007188 <std+0x64>)
 8007154:	6323      	str	r3, [r4, #48]	@ 0x30
 8007156:	4b0d      	ldr	r3, [pc, #52]	@ (800718c <std+0x68>)
 8007158:	6224      	str	r4, [r4, #32]
 800715a:	429c      	cmp	r4, r3
 800715c:	d006      	beq.n	800716c <std+0x48>
 800715e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007162:	4294      	cmp	r4, r2
 8007164:	d002      	beq.n	800716c <std+0x48>
 8007166:	33d0      	adds	r3, #208	@ 0xd0
 8007168:	429c      	cmp	r4, r3
 800716a:	d105      	bne.n	8007178 <std+0x54>
 800716c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007170:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007174:	f000 bab6 	b.w	80076e4 <__retarget_lock_init_recursive>
 8007178:	bd10      	pop	{r4, pc}
 800717a:	bf00      	nop
 800717c:	08007389 	.word	0x08007389
 8007180:	080073ab 	.word	0x080073ab
 8007184:	080073e3 	.word	0x080073e3
 8007188:	08007407 	.word	0x08007407
 800718c:	200010dc 	.word	0x200010dc

08007190 <stdio_exit_handler>:
 8007190:	4a02      	ldr	r2, [pc, #8]	@ (800719c <stdio_exit_handler+0xc>)
 8007192:	4903      	ldr	r1, [pc, #12]	@ (80071a0 <stdio_exit_handler+0x10>)
 8007194:	4803      	ldr	r0, [pc, #12]	@ (80071a4 <stdio_exit_handler+0x14>)
 8007196:	f000 b869 	b.w	800726c <_fwalk_sglue>
 800719a:	bf00      	nop
 800719c:	20000018 	.word	0x20000018
 80071a0:	08007f81 	.word	0x08007f81
 80071a4:	20000028 	.word	0x20000028

080071a8 <cleanup_stdio>:
 80071a8:	6841      	ldr	r1, [r0, #4]
 80071aa:	4b0c      	ldr	r3, [pc, #48]	@ (80071dc <cleanup_stdio+0x34>)
 80071ac:	4299      	cmp	r1, r3
 80071ae:	b510      	push	{r4, lr}
 80071b0:	4604      	mov	r4, r0
 80071b2:	d001      	beq.n	80071b8 <cleanup_stdio+0x10>
 80071b4:	f000 fee4 	bl	8007f80 <_fflush_r>
 80071b8:	68a1      	ldr	r1, [r4, #8]
 80071ba:	4b09      	ldr	r3, [pc, #36]	@ (80071e0 <cleanup_stdio+0x38>)
 80071bc:	4299      	cmp	r1, r3
 80071be:	d002      	beq.n	80071c6 <cleanup_stdio+0x1e>
 80071c0:	4620      	mov	r0, r4
 80071c2:	f000 fedd 	bl	8007f80 <_fflush_r>
 80071c6:	68e1      	ldr	r1, [r4, #12]
 80071c8:	4b06      	ldr	r3, [pc, #24]	@ (80071e4 <cleanup_stdio+0x3c>)
 80071ca:	4299      	cmp	r1, r3
 80071cc:	d004      	beq.n	80071d8 <cleanup_stdio+0x30>
 80071ce:	4620      	mov	r0, r4
 80071d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071d4:	f000 bed4 	b.w	8007f80 <_fflush_r>
 80071d8:	bd10      	pop	{r4, pc}
 80071da:	bf00      	nop
 80071dc:	200010dc 	.word	0x200010dc
 80071e0:	20001144 	.word	0x20001144
 80071e4:	200011ac 	.word	0x200011ac

080071e8 <global_stdio_init.part.0>:
 80071e8:	b510      	push	{r4, lr}
 80071ea:	4b0b      	ldr	r3, [pc, #44]	@ (8007218 <global_stdio_init.part.0+0x30>)
 80071ec:	4c0b      	ldr	r4, [pc, #44]	@ (800721c <global_stdio_init.part.0+0x34>)
 80071ee:	4a0c      	ldr	r2, [pc, #48]	@ (8007220 <global_stdio_init.part.0+0x38>)
 80071f0:	601a      	str	r2, [r3, #0]
 80071f2:	4620      	mov	r0, r4
 80071f4:	2200      	movs	r2, #0
 80071f6:	2104      	movs	r1, #4
 80071f8:	f7ff ff94 	bl	8007124 <std>
 80071fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007200:	2201      	movs	r2, #1
 8007202:	2109      	movs	r1, #9
 8007204:	f7ff ff8e 	bl	8007124 <std>
 8007208:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800720c:	2202      	movs	r2, #2
 800720e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007212:	2112      	movs	r1, #18
 8007214:	f7ff bf86 	b.w	8007124 <std>
 8007218:	20001214 	.word	0x20001214
 800721c:	200010dc 	.word	0x200010dc
 8007220:	08007191 	.word	0x08007191

08007224 <__sfp_lock_acquire>:
 8007224:	4801      	ldr	r0, [pc, #4]	@ (800722c <__sfp_lock_acquire+0x8>)
 8007226:	f000 ba5e 	b.w	80076e6 <__retarget_lock_acquire_recursive>
 800722a:	bf00      	nop
 800722c:	2000121d 	.word	0x2000121d

08007230 <__sfp_lock_release>:
 8007230:	4801      	ldr	r0, [pc, #4]	@ (8007238 <__sfp_lock_release+0x8>)
 8007232:	f000 ba59 	b.w	80076e8 <__retarget_lock_release_recursive>
 8007236:	bf00      	nop
 8007238:	2000121d 	.word	0x2000121d

0800723c <__sinit>:
 800723c:	b510      	push	{r4, lr}
 800723e:	4604      	mov	r4, r0
 8007240:	f7ff fff0 	bl	8007224 <__sfp_lock_acquire>
 8007244:	6a23      	ldr	r3, [r4, #32]
 8007246:	b11b      	cbz	r3, 8007250 <__sinit+0x14>
 8007248:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800724c:	f7ff bff0 	b.w	8007230 <__sfp_lock_release>
 8007250:	4b04      	ldr	r3, [pc, #16]	@ (8007264 <__sinit+0x28>)
 8007252:	6223      	str	r3, [r4, #32]
 8007254:	4b04      	ldr	r3, [pc, #16]	@ (8007268 <__sinit+0x2c>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d1f5      	bne.n	8007248 <__sinit+0xc>
 800725c:	f7ff ffc4 	bl	80071e8 <global_stdio_init.part.0>
 8007260:	e7f2      	b.n	8007248 <__sinit+0xc>
 8007262:	bf00      	nop
 8007264:	080071a9 	.word	0x080071a9
 8007268:	20001214 	.word	0x20001214

0800726c <_fwalk_sglue>:
 800726c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007270:	4607      	mov	r7, r0
 8007272:	4688      	mov	r8, r1
 8007274:	4614      	mov	r4, r2
 8007276:	2600      	movs	r6, #0
 8007278:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800727c:	f1b9 0901 	subs.w	r9, r9, #1
 8007280:	d505      	bpl.n	800728e <_fwalk_sglue+0x22>
 8007282:	6824      	ldr	r4, [r4, #0]
 8007284:	2c00      	cmp	r4, #0
 8007286:	d1f7      	bne.n	8007278 <_fwalk_sglue+0xc>
 8007288:	4630      	mov	r0, r6
 800728a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800728e:	89ab      	ldrh	r3, [r5, #12]
 8007290:	2b01      	cmp	r3, #1
 8007292:	d907      	bls.n	80072a4 <_fwalk_sglue+0x38>
 8007294:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007298:	3301      	adds	r3, #1
 800729a:	d003      	beq.n	80072a4 <_fwalk_sglue+0x38>
 800729c:	4629      	mov	r1, r5
 800729e:	4638      	mov	r0, r7
 80072a0:	47c0      	blx	r8
 80072a2:	4306      	orrs	r6, r0
 80072a4:	3568      	adds	r5, #104	@ 0x68
 80072a6:	e7e9      	b.n	800727c <_fwalk_sglue+0x10>

080072a8 <iprintf>:
 80072a8:	b40f      	push	{r0, r1, r2, r3}
 80072aa:	b507      	push	{r0, r1, r2, lr}
 80072ac:	4906      	ldr	r1, [pc, #24]	@ (80072c8 <iprintf+0x20>)
 80072ae:	ab04      	add	r3, sp, #16
 80072b0:	6808      	ldr	r0, [r1, #0]
 80072b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80072b6:	6881      	ldr	r1, [r0, #8]
 80072b8:	9301      	str	r3, [sp, #4]
 80072ba:	f000 fb39 	bl	8007930 <_vfiprintf_r>
 80072be:	b003      	add	sp, #12
 80072c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80072c4:	b004      	add	sp, #16
 80072c6:	4770      	bx	lr
 80072c8:	20000024 	.word	0x20000024

080072cc <_puts_r>:
 80072cc:	6a03      	ldr	r3, [r0, #32]
 80072ce:	b570      	push	{r4, r5, r6, lr}
 80072d0:	6884      	ldr	r4, [r0, #8]
 80072d2:	4605      	mov	r5, r0
 80072d4:	460e      	mov	r6, r1
 80072d6:	b90b      	cbnz	r3, 80072dc <_puts_r+0x10>
 80072d8:	f7ff ffb0 	bl	800723c <__sinit>
 80072dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80072de:	07db      	lsls	r3, r3, #31
 80072e0:	d405      	bmi.n	80072ee <_puts_r+0x22>
 80072e2:	89a3      	ldrh	r3, [r4, #12]
 80072e4:	0598      	lsls	r0, r3, #22
 80072e6:	d402      	bmi.n	80072ee <_puts_r+0x22>
 80072e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80072ea:	f000 f9fc 	bl	80076e6 <__retarget_lock_acquire_recursive>
 80072ee:	89a3      	ldrh	r3, [r4, #12]
 80072f0:	0719      	lsls	r1, r3, #28
 80072f2:	d502      	bpl.n	80072fa <_puts_r+0x2e>
 80072f4:	6923      	ldr	r3, [r4, #16]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d135      	bne.n	8007366 <_puts_r+0x9a>
 80072fa:	4621      	mov	r1, r4
 80072fc:	4628      	mov	r0, r5
 80072fe:	f000 f8c5 	bl	800748c <__swsetup_r>
 8007302:	b380      	cbz	r0, 8007366 <_puts_r+0x9a>
 8007304:	f04f 35ff 	mov.w	r5, #4294967295
 8007308:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800730a:	07da      	lsls	r2, r3, #31
 800730c:	d405      	bmi.n	800731a <_puts_r+0x4e>
 800730e:	89a3      	ldrh	r3, [r4, #12]
 8007310:	059b      	lsls	r3, r3, #22
 8007312:	d402      	bmi.n	800731a <_puts_r+0x4e>
 8007314:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007316:	f000 f9e7 	bl	80076e8 <__retarget_lock_release_recursive>
 800731a:	4628      	mov	r0, r5
 800731c:	bd70      	pop	{r4, r5, r6, pc}
 800731e:	2b00      	cmp	r3, #0
 8007320:	da04      	bge.n	800732c <_puts_r+0x60>
 8007322:	69a2      	ldr	r2, [r4, #24]
 8007324:	429a      	cmp	r2, r3
 8007326:	dc17      	bgt.n	8007358 <_puts_r+0x8c>
 8007328:	290a      	cmp	r1, #10
 800732a:	d015      	beq.n	8007358 <_puts_r+0x8c>
 800732c:	6823      	ldr	r3, [r4, #0]
 800732e:	1c5a      	adds	r2, r3, #1
 8007330:	6022      	str	r2, [r4, #0]
 8007332:	7019      	strb	r1, [r3, #0]
 8007334:	68a3      	ldr	r3, [r4, #8]
 8007336:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800733a:	3b01      	subs	r3, #1
 800733c:	60a3      	str	r3, [r4, #8]
 800733e:	2900      	cmp	r1, #0
 8007340:	d1ed      	bne.n	800731e <_puts_r+0x52>
 8007342:	2b00      	cmp	r3, #0
 8007344:	da11      	bge.n	800736a <_puts_r+0x9e>
 8007346:	4622      	mov	r2, r4
 8007348:	210a      	movs	r1, #10
 800734a:	4628      	mov	r0, r5
 800734c:	f000 f85f 	bl	800740e <__swbuf_r>
 8007350:	3001      	adds	r0, #1
 8007352:	d0d7      	beq.n	8007304 <_puts_r+0x38>
 8007354:	250a      	movs	r5, #10
 8007356:	e7d7      	b.n	8007308 <_puts_r+0x3c>
 8007358:	4622      	mov	r2, r4
 800735a:	4628      	mov	r0, r5
 800735c:	f000 f857 	bl	800740e <__swbuf_r>
 8007360:	3001      	adds	r0, #1
 8007362:	d1e7      	bne.n	8007334 <_puts_r+0x68>
 8007364:	e7ce      	b.n	8007304 <_puts_r+0x38>
 8007366:	3e01      	subs	r6, #1
 8007368:	e7e4      	b.n	8007334 <_puts_r+0x68>
 800736a:	6823      	ldr	r3, [r4, #0]
 800736c:	1c5a      	adds	r2, r3, #1
 800736e:	6022      	str	r2, [r4, #0]
 8007370:	220a      	movs	r2, #10
 8007372:	701a      	strb	r2, [r3, #0]
 8007374:	e7ee      	b.n	8007354 <_puts_r+0x88>
	...

08007378 <puts>:
 8007378:	4b02      	ldr	r3, [pc, #8]	@ (8007384 <puts+0xc>)
 800737a:	4601      	mov	r1, r0
 800737c:	6818      	ldr	r0, [r3, #0]
 800737e:	f7ff bfa5 	b.w	80072cc <_puts_r>
 8007382:	bf00      	nop
 8007384:	20000024 	.word	0x20000024

08007388 <__sread>:
 8007388:	b510      	push	{r4, lr}
 800738a:	460c      	mov	r4, r1
 800738c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007390:	f000 f95a 	bl	8007648 <_read_r>
 8007394:	2800      	cmp	r0, #0
 8007396:	bfab      	itete	ge
 8007398:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800739a:	89a3      	ldrhlt	r3, [r4, #12]
 800739c:	181b      	addge	r3, r3, r0
 800739e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80073a2:	bfac      	ite	ge
 80073a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80073a6:	81a3      	strhlt	r3, [r4, #12]
 80073a8:	bd10      	pop	{r4, pc}

080073aa <__swrite>:
 80073aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073ae:	461f      	mov	r7, r3
 80073b0:	898b      	ldrh	r3, [r1, #12]
 80073b2:	05db      	lsls	r3, r3, #23
 80073b4:	4605      	mov	r5, r0
 80073b6:	460c      	mov	r4, r1
 80073b8:	4616      	mov	r6, r2
 80073ba:	d505      	bpl.n	80073c8 <__swrite+0x1e>
 80073bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073c0:	2302      	movs	r3, #2
 80073c2:	2200      	movs	r2, #0
 80073c4:	f000 f92e 	bl	8007624 <_lseek_r>
 80073c8:	89a3      	ldrh	r3, [r4, #12]
 80073ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80073ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80073d2:	81a3      	strh	r3, [r4, #12]
 80073d4:	4632      	mov	r2, r6
 80073d6:	463b      	mov	r3, r7
 80073d8:	4628      	mov	r0, r5
 80073da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80073de:	f000 b945 	b.w	800766c <_write_r>

080073e2 <__sseek>:
 80073e2:	b510      	push	{r4, lr}
 80073e4:	460c      	mov	r4, r1
 80073e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073ea:	f000 f91b 	bl	8007624 <_lseek_r>
 80073ee:	1c43      	adds	r3, r0, #1
 80073f0:	89a3      	ldrh	r3, [r4, #12]
 80073f2:	bf15      	itete	ne
 80073f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80073f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80073fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80073fe:	81a3      	strheq	r3, [r4, #12]
 8007400:	bf18      	it	ne
 8007402:	81a3      	strhne	r3, [r4, #12]
 8007404:	bd10      	pop	{r4, pc}

08007406 <__sclose>:
 8007406:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800740a:	f000 b89d 	b.w	8007548 <_close_r>

0800740e <__swbuf_r>:
 800740e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007410:	460e      	mov	r6, r1
 8007412:	4614      	mov	r4, r2
 8007414:	4605      	mov	r5, r0
 8007416:	b118      	cbz	r0, 8007420 <__swbuf_r+0x12>
 8007418:	6a03      	ldr	r3, [r0, #32]
 800741a:	b90b      	cbnz	r3, 8007420 <__swbuf_r+0x12>
 800741c:	f7ff ff0e 	bl	800723c <__sinit>
 8007420:	69a3      	ldr	r3, [r4, #24]
 8007422:	60a3      	str	r3, [r4, #8]
 8007424:	89a3      	ldrh	r3, [r4, #12]
 8007426:	071a      	lsls	r2, r3, #28
 8007428:	d501      	bpl.n	800742e <__swbuf_r+0x20>
 800742a:	6923      	ldr	r3, [r4, #16]
 800742c:	b943      	cbnz	r3, 8007440 <__swbuf_r+0x32>
 800742e:	4621      	mov	r1, r4
 8007430:	4628      	mov	r0, r5
 8007432:	f000 f82b 	bl	800748c <__swsetup_r>
 8007436:	b118      	cbz	r0, 8007440 <__swbuf_r+0x32>
 8007438:	f04f 37ff 	mov.w	r7, #4294967295
 800743c:	4638      	mov	r0, r7
 800743e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007440:	6823      	ldr	r3, [r4, #0]
 8007442:	6922      	ldr	r2, [r4, #16]
 8007444:	1a98      	subs	r0, r3, r2
 8007446:	6963      	ldr	r3, [r4, #20]
 8007448:	b2f6      	uxtb	r6, r6
 800744a:	4283      	cmp	r3, r0
 800744c:	4637      	mov	r7, r6
 800744e:	dc05      	bgt.n	800745c <__swbuf_r+0x4e>
 8007450:	4621      	mov	r1, r4
 8007452:	4628      	mov	r0, r5
 8007454:	f000 fd94 	bl	8007f80 <_fflush_r>
 8007458:	2800      	cmp	r0, #0
 800745a:	d1ed      	bne.n	8007438 <__swbuf_r+0x2a>
 800745c:	68a3      	ldr	r3, [r4, #8]
 800745e:	3b01      	subs	r3, #1
 8007460:	60a3      	str	r3, [r4, #8]
 8007462:	6823      	ldr	r3, [r4, #0]
 8007464:	1c5a      	adds	r2, r3, #1
 8007466:	6022      	str	r2, [r4, #0]
 8007468:	701e      	strb	r6, [r3, #0]
 800746a:	6962      	ldr	r2, [r4, #20]
 800746c:	1c43      	adds	r3, r0, #1
 800746e:	429a      	cmp	r2, r3
 8007470:	d004      	beq.n	800747c <__swbuf_r+0x6e>
 8007472:	89a3      	ldrh	r3, [r4, #12]
 8007474:	07db      	lsls	r3, r3, #31
 8007476:	d5e1      	bpl.n	800743c <__swbuf_r+0x2e>
 8007478:	2e0a      	cmp	r6, #10
 800747a:	d1df      	bne.n	800743c <__swbuf_r+0x2e>
 800747c:	4621      	mov	r1, r4
 800747e:	4628      	mov	r0, r5
 8007480:	f000 fd7e 	bl	8007f80 <_fflush_r>
 8007484:	2800      	cmp	r0, #0
 8007486:	d0d9      	beq.n	800743c <__swbuf_r+0x2e>
 8007488:	e7d6      	b.n	8007438 <__swbuf_r+0x2a>
	...

0800748c <__swsetup_r>:
 800748c:	b538      	push	{r3, r4, r5, lr}
 800748e:	4b29      	ldr	r3, [pc, #164]	@ (8007534 <__swsetup_r+0xa8>)
 8007490:	4605      	mov	r5, r0
 8007492:	6818      	ldr	r0, [r3, #0]
 8007494:	460c      	mov	r4, r1
 8007496:	b118      	cbz	r0, 80074a0 <__swsetup_r+0x14>
 8007498:	6a03      	ldr	r3, [r0, #32]
 800749a:	b90b      	cbnz	r3, 80074a0 <__swsetup_r+0x14>
 800749c:	f7ff fece 	bl	800723c <__sinit>
 80074a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074a4:	0719      	lsls	r1, r3, #28
 80074a6:	d422      	bmi.n	80074ee <__swsetup_r+0x62>
 80074a8:	06da      	lsls	r2, r3, #27
 80074aa:	d407      	bmi.n	80074bc <__swsetup_r+0x30>
 80074ac:	2209      	movs	r2, #9
 80074ae:	602a      	str	r2, [r5, #0]
 80074b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80074b4:	81a3      	strh	r3, [r4, #12]
 80074b6:	f04f 30ff 	mov.w	r0, #4294967295
 80074ba:	e033      	b.n	8007524 <__swsetup_r+0x98>
 80074bc:	0758      	lsls	r0, r3, #29
 80074be:	d512      	bpl.n	80074e6 <__swsetup_r+0x5a>
 80074c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80074c2:	b141      	cbz	r1, 80074d6 <__swsetup_r+0x4a>
 80074c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80074c8:	4299      	cmp	r1, r3
 80074ca:	d002      	beq.n	80074d2 <__swsetup_r+0x46>
 80074cc:	4628      	mov	r0, r5
 80074ce:	f000 f90d 	bl	80076ec <_free_r>
 80074d2:	2300      	movs	r3, #0
 80074d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80074d6:	89a3      	ldrh	r3, [r4, #12]
 80074d8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80074dc:	81a3      	strh	r3, [r4, #12]
 80074de:	2300      	movs	r3, #0
 80074e0:	6063      	str	r3, [r4, #4]
 80074e2:	6923      	ldr	r3, [r4, #16]
 80074e4:	6023      	str	r3, [r4, #0]
 80074e6:	89a3      	ldrh	r3, [r4, #12]
 80074e8:	f043 0308 	orr.w	r3, r3, #8
 80074ec:	81a3      	strh	r3, [r4, #12]
 80074ee:	6923      	ldr	r3, [r4, #16]
 80074f0:	b94b      	cbnz	r3, 8007506 <__swsetup_r+0x7a>
 80074f2:	89a3      	ldrh	r3, [r4, #12]
 80074f4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80074f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074fc:	d003      	beq.n	8007506 <__swsetup_r+0x7a>
 80074fe:	4621      	mov	r1, r4
 8007500:	4628      	mov	r0, r5
 8007502:	f000 fd8b 	bl	800801c <__smakebuf_r>
 8007506:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800750a:	f013 0201 	ands.w	r2, r3, #1
 800750e:	d00a      	beq.n	8007526 <__swsetup_r+0x9a>
 8007510:	2200      	movs	r2, #0
 8007512:	60a2      	str	r2, [r4, #8]
 8007514:	6962      	ldr	r2, [r4, #20]
 8007516:	4252      	negs	r2, r2
 8007518:	61a2      	str	r2, [r4, #24]
 800751a:	6922      	ldr	r2, [r4, #16]
 800751c:	b942      	cbnz	r2, 8007530 <__swsetup_r+0xa4>
 800751e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007522:	d1c5      	bne.n	80074b0 <__swsetup_r+0x24>
 8007524:	bd38      	pop	{r3, r4, r5, pc}
 8007526:	0799      	lsls	r1, r3, #30
 8007528:	bf58      	it	pl
 800752a:	6962      	ldrpl	r2, [r4, #20]
 800752c:	60a2      	str	r2, [r4, #8]
 800752e:	e7f4      	b.n	800751a <__swsetup_r+0x8e>
 8007530:	2000      	movs	r0, #0
 8007532:	e7f7      	b.n	8007524 <__swsetup_r+0x98>
 8007534:	20000024 	.word	0x20000024

08007538 <memset>:
 8007538:	4402      	add	r2, r0
 800753a:	4603      	mov	r3, r0
 800753c:	4293      	cmp	r3, r2
 800753e:	d100      	bne.n	8007542 <memset+0xa>
 8007540:	4770      	bx	lr
 8007542:	f803 1b01 	strb.w	r1, [r3], #1
 8007546:	e7f9      	b.n	800753c <memset+0x4>

08007548 <_close_r>:
 8007548:	b538      	push	{r3, r4, r5, lr}
 800754a:	4d06      	ldr	r5, [pc, #24]	@ (8007564 <_close_r+0x1c>)
 800754c:	2300      	movs	r3, #0
 800754e:	4604      	mov	r4, r0
 8007550:	4608      	mov	r0, r1
 8007552:	602b      	str	r3, [r5, #0]
 8007554:	f7f9 fc55 	bl	8000e02 <_close>
 8007558:	1c43      	adds	r3, r0, #1
 800755a:	d102      	bne.n	8007562 <_close_r+0x1a>
 800755c:	682b      	ldr	r3, [r5, #0]
 800755e:	b103      	cbz	r3, 8007562 <_close_r+0x1a>
 8007560:	6023      	str	r3, [r4, #0]
 8007562:	bd38      	pop	{r3, r4, r5, pc}
 8007564:	20001218 	.word	0x20001218

08007568 <_reclaim_reent>:
 8007568:	4b2d      	ldr	r3, [pc, #180]	@ (8007620 <_reclaim_reent+0xb8>)
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	4283      	cmp	r3, r0
 800756e:	b570      	push	{r4, r5, r6, lr}
 8007570:	4604      	mov	r4, r0
 8007572:	d053      	beq.n	800761c <_reclaim_reent+0xb4>
 8007574:	69c3      	ldr	r3, [r0, #28]
 8007576:	b31b      	cbz	r3, 80075c0 <_reclaim_reent+0x58>
 8007578:	68db      	ldr	r3, [r3, #12]
 800757a:	b163      	cbz	r3, 8007596 <_reclaim_reent+0x2e>
 800757c:	2500      	movs	r5, #0
 800757e:	69e3      	ldr	r3, [r4, #28]
 8007580:	68db      	ldr	r3, [r3, #12]
 8007582:	5959      	ldr	r1, [r3, r5]
 8007584:	b9b1      	cbnz	r1, 80075b4 <_reclaim_reent+0x4c>
 8007586:	3504      	adds	r5, #4
 8007588:	2d80      	cmp	r5, #128	@ 0x80
 800758a:	d1f8      	bne.n	800757e <_reclaim_reent+0x16>
 800758c:	69e3      	ldr	r3, [r4, #28]
 800758e:	4620      	mov	r0, r4
 8007590:	68d9      	ldr	r1, [r3, #12]
 8007592:	f000 f8ab 	bl	80076ec <_free_r>
 8007596:	69e3      	ldr	r3, [r4, #28]
 8007598:	6819      	ldr	r1, [r3, #0]
 800759a:	b111      	cbz	r1, 80075a2 <_reclaim_reent+0x3a>
 800759c:	4620      	mov	r0, r4
 800759e:	f000 f8a5 	bl	80076ec <_free_r>
 80075a2:	69e3      	ldr	r3, [r4, #28]
 80075a4:	689d      	ldr	r5, [r3, #8]
 80075a6:	b15d      	cbz	r5, 80075c0 <_reclaim_reent+0x58>
 80075a8:	4629      	mov	r1, r5
 80075aa:	4620      	mov	r0, r4
 80075ac:	682d      	ldr	r5, [r5, #0]
 80075ae:	f000 f89d 	bl	80076ec <_free_r>
 80075b2:	e7f8      	b.n	80075a6 <_reclaim_reent+0x3e>
 80075b4:	680e      	ldr	r6, [r1, #0]
 80075b6:	4620      	mov	r0, r4
 80075b8:	f000 f898 	bl	80076ec <_free_r>
 80075bc:	4631      	mov	r1, r6
 80075be:	e7e1      	b.n	8007584 <_reclaim_reent+0x1c>
 80075c0:	6961      	ldr	r1, [r4, #20]
 80075c2:	b111      	cbz	r1, 80075ca <_reclaim_reent+0x62>
 80075c4:	4620      	mov	r0, r4
 80075c6:	f000 f891 	bl	80076ec <_free_r>
 80075ca:	69e1      	ldr	r1, [r4, #28]
 80075cc:	b111      	cbz	r1, 80075d4 <_reclaim_reent+0x6c>
 80075ce:	4620      	mov	r0, r4
 80075d0:	f000 f88c 	bl	80076ec <_free_r>
 80075d4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80075d6:	b111      	cbz	r1, 80075de <_reclaim_reent+0x76>
 80075d8:	4620      	mov	r0, r4
 80075da:	f000 f887 	bl	80076ec <_free_r>
 80075de:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80075e0:	b111      	cbz	r1, 80075e8 <_reclaim_reent+0x80>
 80075e2:	4620      	mov	r0, r4
 80075e4:	f000 f882 	bl	80076ec <_free_r>
 80075e8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80075ea:	b111      	cbz	r1, 80075f2 <_reclaim_reent+0x8a>
 80075ec:	4620      	mov	r0, r4
 80075ee:	f000 f87d 	bl	80076ec <_free_r>
 80075f2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80075f4:	b111      	cbz	r1, 80075fc <_reclaim_reent+0x94>
 80075f6:	4620      	mov	r0, r4
 80075f8:	f000 f878 	bl	80076ec <_free_r>
 80075fc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80075fe:	b111      	cbz	r1, 8007606 <_reclaim_reent+0x9e>
 8007600:	4620      	mov	r0, r4
 8007602:	f000 f873 	bl	80076ec <_free_r>
 8007606:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007608:	b111      	cbz	r1, 8007610 <_reclaim_reent+0xa8>
 800760a:	4620      	mov	r0, r4
 800760c:	f000 f86e 	bl	80076ec <_free_r>
 8007610:	6a23      	ldr	r3, [r4, #32]
 8007612:	b11b      	cbz	r3, 800761c <_reclaim_reent+0xb4>
 8007614:	4620      	mov	r0, r4
 8007616:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800761a:	4718      	bx	r3
 800761c:	bd70      	pop	{r4, r5, r6, pc}
 800761e:	bf00      	nop
 8007620:	20000024 	.word	0x20000024

08007624 <_lseek_r>:
 8007624:	b538      	push	{r3, r4, r5, lr}
 8007626:	4d07      	ldr	r5, [pc, #28]	@ (8007644 <_lseek_r+0x20>)
 8007628:	4604      	mov	r4, r0
 800762a:	4608      	mov	r0, r1
 800762c:	4611      	mov	r1, r2
 800762e:	2200      	movs	r2, #0
 8007630:	602a      	str	r2, [r5, #0]
 8007632:	461a      	mov	r2, r3
 8007634:	f7f9 fc0c 	bl	8000e50 <_lseek>
 8007638:	1c43      	adds	r3, r0, #1
 800763a:	d102      	bne.n	8007642 <_lseek_r+0x1e>
 800763c:	682b      	ldr	r3, [r5, #0]
 800763e:	b103      	cbz	r3, 8007642 <_lseek_r+0x1e>
 8007640:	6023      	str	r3, [r4, #0]
 8007642:	bd38      	pop	{r3, r4, r5, pc}
 8007644:	20001218 	.word	0x20001218

08007648 <_read_r>:
 8007648:	b538      	push	{r3, r4, r5, lr}
 800764a:	4d07      	ldr	r5, [pc, #28]	@ (8007668 <_read_r+0x20>)
 800764c:	4604      	mov	r4, r0
 800764e:	4608      	mov	r0, r1
 8007650:	4611      	mov	r1, r2
 8007652:	2200      	movs	r2, #0
 8007654:	602a      	str	r2, [r5, #0]
 8007656:	461a      	mov	r2, r3
 8007658:	f7f9 fb9a 	bl	8000d90 <_read>
 800765c:	1c43      	adds	r3, r0, #1
 800765e:	d102      	bne.n	8007666 <_read_r+0x1e>
 8007660:	682b      	ldr	r3, [r5, #0]
 8007662:	b103      	cbz	r3, 8007666 <_read_r+0x1e>
 8007664:	6023      	str	r3, [r4, #0]
 8007666:	bd38      	pop	{r3, r4, r5, pc}
 8007668:	20001218 	.word	0x20001218

0800766c <_write_r>:
 800766c:	b538      	push	{r3, r4, r5, lr}
 800766e:	4d07      	ldr	r5, [pc, #28]	@ (800768c <_write_r+0x20>)
 8007670:	4604      	mov	r4, r0
 8007672:	4608      	mov	r0, r1
 8007674:	4611      	mov	r1, r2
 8007676:	2200      	movs	r2, #0
 8007678:	602a      	str	r2, [r5, #0]
 800767a:	461a      	mov	r2, r3
 800767c:	f7f9 fba5 	bl	8000dca <_write>
 8007680:	1c43      	adds	r3, r0, #1
 8007682:	d102      	bne.n	800768a <_write_r+0x1e>
 8007684:	682b      	ldr	r3, [r5, #0]
 8007686:	b103      	cbz	r3, 800768a <_write_r+0x1e>
 8007688:	6023      	str	r3, [r4, #0]
 800768a:	bd38      	pop	{r3, r4, r5, pc}
 800768c:	20001218 	.word	0x20001218

08007690 <__errno>:
 8007690:	4b01      	ldr	r3, [pc, #4]	@ (8007698 <__errno+0x8>)
 8007692:	6818      	ldr	r0, [r3, #0]
 8007694:	4770      	bx	lr
 8007696:	bf00      	nop
 8007698:	20000024 	.word	0x20000024

0800769c <__libc_init_array>:
 800769c:	b570      	push	{r4, r5, r6, lr}
 800769e:	4d0d      	ldr	r5, [pc, #52]	@ (80076d4 <__libc_init_array+0x38>)
 80076a0:	4c0d      	ldr	r4, [pc, #52]	@ (80076d8 <__libc_init_array+0x3c>)
 80076a2:	1b64      	subs	r4, r4, r5
 80076a4:	10a4      	asrs	r4, r4, #2
 80076a6:	2600      	movs	r6, #0
 80076a8:	42a6      	cmp	r6, r4
 80076aa:	d109      	bne.n	80076c0 <__libc_init_array+0x24>
 80076ac:	4d0b      	ldr	r5, [pc, #44]	@ (80076dc <__libc_init_array+0x40>)
 80076ae:	4c0c      	ldr	r4, [pc, #48]	@ (80076e0 <__libc_init_array+0x44>)
 80076b0:	f000 fd22 	bl	80080f8 <_init>
 80076b4:	1b64      	subs	r4, r4, r5
 80076b6:	10a4      	asrs	r4, r4, #2
 80076b8:	2600      	movs	r6, #0
 80076ba:	42a6      	cmp	r6, r4
 80076bc:	d105      	bne.n	80076ca <__libc_init_array+0x2e>
 80076be:	bd70      	pop	{r4, r5, r6, pc}
 80076c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80076c4:	4798      	blx	r3
 80076c6:	3601      	adds	r6, #1
 80076c8:	e7ee      	b.n	80076a8 <__libc_init_array+0xc>
 80076ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80076ce:	4798      	blx	r3
 80076d0:	3601      	adds	r6, #1
 80076d2:	e7f2      	b.n	80076ba <__libc_init_array+0x1e>
 80076d4:	08008354 	.word	0x08008354
 80076d8:	08008354 	.word	0x08008354
 80076dc:	08008354 	.word	0x08008354
 80076e0:	08008358 	.word	0x08008358

080076e4 <__retarget_lock_init_recursive>:
 80076e4:	4770      	bx	lr

080076e6 <__retarget_lock_acquire_recursive>:
 80076e6:	4770      	bx	lr

080076e8 <__retarget_lock_release_recursive>:
 80076e8:	4770      	bx	lr
	...

080076ec <_free_r>:
 80076ec:	b538      	push	{r3, r4, r5, lr}
 80076ee:	4605      	mov	r5, r0
 80076f0:	2900      	cmp	r1, #0
 80076f2:	d041      	beq.n	8007778 <_free_r+0x8c>
 80076f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80076f8:	1f0c      	subs	r4, r1, #4
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	bfb8      	it	lt
 80076fe:	18e4      	addlt	r4, r4, r3
 8007700:	f000 f8e0 	bl	80078c4 <__malloc_lock>
 8007704:	4a1d      	ldr	r2, [pc, #116]	@ (800777c <_free_r+0x90>)
 8007706:	6813      	ldr	r3, [r2, #0]
 8007708:	b933      	cbnz	r3, 8007718 <_free_r+0x2c>
 800770a:	6063      	str	r3, [r4, #4]
 800770c:	6014      	str	r4, [r2, #0]
 800770e:	4628      	mov	r0, r5
 8007710:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007714:	f000 b8dc 	b.w	80078d0 <__malloc_unlock>
 8007718:	42a3      	cmp	r3, r4
 800771a:	d908      	bls.n	800772e <_free_r+0x42>
 800771c:	6820      	ldr	r0, [r4, #0]
 800771e:	1821      	adds	r1, r4, r0
 8007720:	428b      	cmp	r3, r1
 8007722:	bf01      	itttt	eq
 8007724:	6819      	ldreq	r1, [r3, #0]
 8007726:	685b      	ldreq	r3, [r3, #4]
 8007728:	1809      	addeq	r1, r1, r0
 800772a:	6021      	streq	r1, [r4, #0]
 800772c:	e7ed      	b.n	800770a <_free_r+0x1e>
 800772e:	461a      	mov	r2, r3
 8007730:	685b      	ldr	r3, [r3, #4]
 8007732:	b10b      	cbz	r3, 8007738 <_free_r+0x4c>
 8007734:	42a3      	cmp	r3, r4
 8007736:	d9fa      	bls.n	800772e <_free_r+0x42>
 8007738:	6811      	ldr	r1, [r2, #0]
 800773a:	1850      	adds	r0, r2, r1
 800773c:	42a0      	cmp	r0, r4
 800773e:	d10b      	bne.n	8007758 <_free_r+0x6c>
 8007740:	6820      	ldr	r0, [r4, #0]
 8007742:	4401      	add	r1, r0
 8007744:	1850      	adds	r0, r2, r1
 8007746:	4283      	cmp	r3, r0
 8007748:	6011      	str	r1, [r2, #0]
 800774a:	d1e0      	bne.n	800770e <_free_r+0x22>
 800774c:	6818      	ldr	r0, [r3, #0]
 800774e:	685b      	ldr	r3, [r3, #4]
 8007750:	6053      	str	r3, [r2, #4]
 8007752:	4408      	add	r0, r1
 8007754:	6010      	str	r0, [r2, #0]
 8007756:	e7da      	b.n	800770e <_free_r+0x22>
 8007758:	d902      	bls.n	8007760 <_free_r+0x74>
 800775a:	230c      	movs	r3, #12
 800775c:	602b      	str	r3, [r5, #0]
 800775e:	e7d6      	b.n	800770e <_free_r+0x22>
 8007760:	6820      	ldr	r0, [r4, #0]
 8007762:	1821      	adds	r1, r4, r0
 8007764:	428b      	cmp	r3, r1
 8007766:	bf04      	itt	eq
 8007768:	6819      	ldreq	r1, [r3, #0]
 800776a:	685b      	ldreq	r3, [r3, #4]
 800776c:	6063      	str	r3, [r4, #4]
 800776e:	bf04      	itt	eq
 8007770:	1809      	addeq	r1, r1, r0
 8007772:	6021      	streq	r1, [r4, #0]
 8007774:	6054      	str	r4, [r2, #4]
 8007776:	e7ca      	b.n	800770e <_free_r+0x22>
 8007778:	bd38      	pop	{r3, r4, r5, pc}
 800777a:	bf00      	nop
 800777c:	20001224 	.word	0x20001224

08007780 <sbrk_aligned>:
 8007780:	b570      	push	{r4, r5, r6, lr}
 8007782:	4e0f      	ldr	r6, [pc, #60]	@ (80077c0 <sbrk_aligned+0x40>)
 8007784:	460c      	mov	r4, r1
 8007786:	6831      	ldr	r1, [r6, #0]
 8007788:	4605      	mov	r5, r0
 800778a:	b911      	cbnz	r1, 8007792 <sbrk_aligned+0x12>
 800778c:	f000 fca4 	bl	80080d8 <_sbrk_r>
 8007790:	6030      	str	r0, [r6, #0]
 8007792:	4621      	mov	r1, r4
 8007794:	4628      	mov	r0, r5
 8007796:	f000 fc9f 	bl	80080d8 <_sbrk_r>
 800779a:	1c43      	adds	r3, r0, #1
 800779c:	d103      	bne.n	80077a6 <sbrk_aligned+0x26>
 800779e:	f04f 34ff 	mov.w	r4, #4294967295
 80077a2:	4620      	mov	r0, r4
 80077a4:	bd70      	pop	{r4, r5, r6, pc}
 80077a6:	1cc4      	adds	r4, r0, #3
 80077a8:	f024 0403 	bic.w	r4, r4, #3
 80077ac:	42a0      	cmp	r0, r4
 80077ae:	d0f8      	beq.n	80077a2 <sbrk_aligned+0x22>
 80077b0:	1a21      	subs	r1, r4, r0
 80077b2:	4628      	mov	r0, r5
 80077b4:	f000 fc90 	bl	80080d8 <_sbrk_r>
 80077b8:	3001      	adds	r0, #1
 80077ba:	d1f2      	bne.n	80077a2 <sbrk_aligned+0x22>
 80077bc:	e7ef      	b.n	800779e <sbrk_aligned+0x1e>
 80077be:	bf00      	nop
 80077c0:	20001220 	.word	0x20001220

080077c4 <_malloc_r>:
 80077c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077c8:	1ccd      	adds	r5, r1, #3
 80077ca:	f025 0503 	bic.w	r5, r5, #3
 80077ce:	3508      	adds	r5, #8
 80077d0:	2d0c      	cmp	r5, #12
 80077d2:	bf38      	it	cc
 80077d4:	250c      	movcc	r5, #12
 80077d6:	2d00      	cmp	r5, #0
 80077d8:	4606      	mov	r6, r0
 80077da:	db01      	blt.n	80077e0 <_malloc_r+0x1c>
 80077dc:	42a9      	cmp	r1, r5
 80077de:	d904      	bls.n	80077ea <_malloc_r+0x26>
 80077e0:	230c      	movs	r3, #12
 80077e2:	6033      	str	r3, [r6, #0]
 80077e4:	2000      	movs	r0, #0
 80077e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80078c0 <_malloc_r+0xfc>
 80077ee:	f000 f869 	bl	80078c4 <__malloc_lock>
 80077f2:	f8d8 3000 	ldr.w	r3, [r8]
 80077f6:	461c      	mov	r4, r3
 80077f8:	bb44      	cbnz	r4, 800784c <_malloc_r+0x88>
 80077fa:	4629      	mov	r1, r5
 80077fc:	4630      	mov	r0, r6
 80077fe:	f7ff ffbf 	bl	8007780 <sbrk_aligned>
 8007802:	1c43      	adds	r3, r0, #1
 8007804:	4604      	mov	r4, r0
 8007806:	d158      	bne.n	80078ba <_malloc_r+0xf6>
 8007808:	f8d8 4000 	ldr.w	r4, [r8]
 800780c:	4627      	mov	r7, r4
 800780e:	2f00      	cmp	r7, #0
 8007810:	d143      	bne.n	800789a <_malloc_r+0xd6>
 8007812:	2c00      	cmp	r4, #0
 8007814:	d04b      	beq.n	80078ae <_malloc_r+0xea>
 8007816:	6823      	ldr	r3, [r4, #0]
 8007818:	4639      	mov	r1, r7
 800781a:	4630      	mov	r0, r6
 800781c:	eb04 0903 	add.w	r9, r4, r3
 8007820:	f000 fc5a 	bl	80080d8 <_sbrk_r>
 8007824:	4581      	cmp	r9, r0
 8007826:	d142      	bne.n	80078ae <_malloc_r+0xea>
 8007828:	6821      	ldr	r1, [r4, #0]
 800782a:	1a6d      	subs	r5, r5, r1
 800782c:	4629      	mov	r1, r5
 800782e:	4630      	mov	r0, r6
 8007830:	f7ff ffa6 	bl	8007780 <sbrk_aligned>
 8007834:	3001      	adds	r0, #1
 8007836:	d03a      	beq.n	80078ae <_malloc_r+0xea>
 8007838:	6823      	ldr	r3, [r4, #0]
 800783a:	442b      	add	r3, r5
 800783c:	6023      	str	r3, [r4, #0]
 800783e:	f8d8 3000 	ldr.w	r3, [r8]
 8007842:	685a      	ldr	r2, [r3, #4]
 8007844:	bb62      	cbnz	r2, 80078a0 <_malloc_r+0xdc>
 8007846:	f8c8 7000 	str.w	r7, [r8]
 800784a:	e00f      	b.n	800786c <_malloc_r+0xa8>
 800784c:	6822      	ldr	r2, [r4, #0]
 800784e:	1b52      	subs	r2, r2, r5
 8007850:	d420      	bmi.n	8007894 <_malloc_r+0xd0>
 8007852:	2a0b      	cmp	r2, #11
 8007854:	d917      	bls.n	8007886 <_malloc_r+0xc2>
 8007856:	1961      	adds	r1, r4, r5
 8007858:	42a3      	cmp	r3, r4
 800785a:	6025      	str	r5, [r4, #0]
 800785c:	bf18      	it	ne
 800785e:	6059      	strne	r1, [r3, #4]
 8007860:	6863      	ldr	r3, [r4, #4]
 8007862:	bf08      	it	eq
 8007864:	f8c8 1000 	streq.w	r1, [r8]
 8007868:	5162      	str	r2, [r4, r5]
 800786a:	604b      	str	r3, [r1, #4]
 800786c:	4630      	mov	r0, r6
 800786e:	f000 f82f 	bl	80078d0 <__malloc_unlock>
 8007872:	f104 000b 	add.w	r0, r4, #11
 8007876:	1d23      	adds	r3, r4, #4
 8007878:	f020 0007 	bic.w	r0, r0, #7
 800787c:	1ac2      	subs	r2, r0, r3
 800787e:	bf1c      	itt	ne
 8007880:	1a1b      	subne	r3, r3, r0
 8007882:	50a3      	strne	r3, [r4, r2]
 8007884:	e7af      	b.n	80077e6 <_malloc_r+0x22>
 8007886:	6862      	ldr	r2, [r4, #4]
 8007888:	42a3      	cmp	r3, r4
 800788a:	bf0c      	ite	eq
 800788c:	f8c8 2000 	streq.w	r2, [r8]
 8007890:	605a      	strne	r2, [r3, #4]
 8007892:	e7eb      	b.n	800786c <_malloc_r+0xa8>
 8007894:	4623      	mov	r3, r4
 8007896:	6864      	ldr	r4, [r4, #4]
 8007898:	e7ae      	b.n	80077f8 <_malloc_r+0x34>
 800789a:	463c      	mov	r4, r7
 800789c:	687f      	ldr	r7, [r7, #4]
 800789e:	e7b6      	b.n	800780e <_malloc_r+0x4a>
 80078a0:	461a      	mov	r2, r3
 80078a2:	685b      	ldr	r3, [r3, #4]
 80078a4:	42a3      	cmp	r3, r4
 80078a6:	d1fb      	bne.n	80078a0 <_malloc_r+0xdc>
 80078a8:	2300      	movs	r3, #0
 80078aa:	6053      	str	r3, [r2, #4]
 80078ac:	e7de      	b.n	800786c <_malloc_r+0xa8>
 80078ae:	230c      	movs	r3, #12
 80078b0:	6033      	str	r3, [r6, #0]
 80078b2:	4630      	mov	r0, r6
 80078b4:	f000 f80c 	bl	80078d0 <__malloc_unlock>
 80078b8:	e794      	b.n	80077e4 <_malloc_r+0x20>
 80078ba:	6005      	str	r5, [r0, #0]
 80078bc:	e7d6      	b.n	800786c <_malloc_r+0xa8>
 80078be:	bf00      	nop
 80078c0:	20001224 	.word	0x20001224

080078c4 <__malloc_lock>:
 80078c4:	4801      	ldr	r0, [pc, #4]	@ (80078cc <__malloc_lock+0x8>)
 80078c6:	f7ff bf0e 	b.w	80076e6 <__retarget_lock_acquire_recursive>
 80078ca:	bf00      	nop
 80078cc:	2000121c 	.word	0x2000121c

080078d0 <__malloc_unlock>:
 80078d0:	4801      	ldr	r0, [pc, #4]	@ (80078d8 <__malloc_unlock+0x8>)
 80078d2:	f7ff bf09 	b.w	80076e8 <__retarget_lock_release_recursive>
 80078d6:	bf00      	nop
 80078d8:	2000121c 	.word	0x2000121c

080078dc <__sfputc_r>:
 80078dc:	6893      	ldr	r3, [r2, #8]
 80078de:	3b01      	subs	r3, #1
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	b410      	push	{r4}
 80078e4:	6093      	str	r3, [r2, #8]
 80078e6:	da08      	bge.n	80078fa <__sfputc_r+0x1e>
 80078e8:	6994      	ldr	r4, [r2, #24]
 80078ea:	42a3      	cmp	r3, r4
 80078ec:	db01      	blt.n	80078f2 <__sfputc_r+0x16>
 80078ee:	290a      	cmp	r1, #10
 80078f0:	d103      	bne.n	80078fa <__sfputc_r+0x1e>
 80078f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80078f6:	f7ff bd8a 	b.w	800740e <__swbuf_r>
 80078fa:	6813      	ldr	r3, [r2, #0]
 80078fc:	1c58      	adds	r0, r3, #1
 80078fe:	6010      	str	r0, [r2, #0]
 8007900:	7019      	strb	r1, [r3, #0]
 8007902:	4608      	mov	r0, r1
 8007904:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007908:	4770      	bx	lr

0800790a <__sfputs_r>:
 800790a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800790c:	4606      	mov	r6, r0
 800790e:	460f      	mov	r7, r1
 8007910:	4614      	mov	r4, r2
 8007912:	18d5      	adds	r5, r2, r3
 8007914:	42ac      	cmp	r4, r5
 8007916:	d101      	bne.n	800791c <__sfputs_r+0x12>
 8007918:	2000      	movs	r0, #0
 800791a:	e007      	b.n	800792c <__sfputs_r+0x22>
 800791c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007920:	463a      	mov	r2, r7
 8007922:	4630      	mov	r0, r6
 8007924:	f7ff ffda 	bl	80078dc <__sfputc_r>
 8007928:	1c43      	adds	r3, r0, #1
 800792a:	d1f3      	bne.n	8007914 <__sfputs_r+0xa>
 800792c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007930 <_vfiprintf_r>:
 8007930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007934:	460d      	mov	r5, r1
 8007936:	b09d      	sub	sp, #116	@ 0x74
 8007938:	4614      	mov	r4, r2
 800793a:	4698      	mov	r8, r3
 800793c:	4606      	mov	r6, r0
 800793e:	b118      	cbz	r0, 8007948 <_vfiprintf_r+0x18>
 8007940:	6a03      	ldr	r3, [r0, #32]
 8007942:	b90b      	cbnz	r3, 8007948 <_vfiprintf_r+0x18>
 8007944:	f7ff fc7a 	bl	800723c <__sinit>
 8007948:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800794a:	07d9      	lsls	r1, r3, #31
 800794c:	d405      	bmi.n	800795a <_vfiprintf_r+0x2a>
 800794e:	89ab      	ldrh	r3, [r5, #12]
 8007950:	059a      	lsls	r2, r3, #22
 8007952:	d402      	bmi.n	800795a <_vfiprintf_r+0x2a>
 8007954:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007956:	f7ff fec6 	bl	80076e6 <__retarget_lock_acquire_recursive>
 800795a:	89ab      	ldrh	r3, [r5, #12]
 800795c:	071b      	lsls	r3, r3, #28
 800795e:	d501      	bpl.n	8007964 <_vfiprintf_r+0x34>
 8007960:	692b      	ldr	r3, [r5, #16]
 8007962:	b99b      	cbnz	r3, 800798c <_vfiprintf_r+0x5c>
 8007964:	4629      	mov	r1, r5
 8007966:	4630      	mov	r0, r6
 8007968:	f7ff fd90 	bl	800748c <__swsetup_r>
 800796c:	b170      	cbz	r0, 800798c <_vfiprintf_r+0x5c>
 800796e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007970:	07dc      	lsls	r4, r3, #31
 8007972:	d504      	bpl.n	800797e <_vfiprintf_r+0x4e>
 8007974:	f04f 30ff 	mov.w	r0, #4294967295
 8007978:	b01d      	add	sp, #116	@ 0x74
 800797a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800797e:	89ab      	ldrh	r3, [r5, #12]
 8007980:	0598      	lsls	r0, r3, #22
 8007982:	d4f7      	bmi.n	8007974 <_vfiprintf_r+0x44>
 8007984:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007986:	f7ff feaf 	bl	80076e8 <__retarget_lock_release_recursive>
 800798a:	e7f3      	b.n	8007974 <_vfiprintf_r+0x44>
 800798c:	2300      	movs	r3, #0
 800798e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007990:	2320      	movs	r3, #32
 8007992:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007996:	f8cd 800c 	str.w	r8, [sp, #12]
 800799a:	2330      	movs	r3, #48	@ 0x30
 800799c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007b4c <_vfiprintf_r+0x21c>
 80079a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80079a4:	f04f 0901 	mov.w	r9, #1
 80079a8:	4623      	mov	r3, r4
 80079aa:	469a      	mov	sl, r3
 80079ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80079b0:	b10a      	cbz	r2, 80079b6 <_vfiprintf_r+0x86>
 80079b2:	2a25      	cmp	r2, #37	@ 0x25
 80079b4:	d1f9      	bne.n	80079aa <_vfiprintf_r+0x7a>
 80079b6:	ebba 0b04 	subs.w	fp, sl, r4
 80079ba:	d00b      	beq.n	80079d4 <_vfiprintf_r+0xa4>
 80079bc:	465b      	mov	r3, fp
 80079be:	4622      	mov	r2, r4
 80079c0:	4629      	mov	r1, r5
 80079c2:	4630      	mov	r0, r6
 80079c4:	f7ff ffa1 	bl	800790a <__sfputs_r>
 80079c8:	3001      	adds	r0, #1
 80079ca:	f000 80a7 	beq.w	8007b1c <_vfiprintf_r+0x1ec>
 80079ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079d0:	445a      	add	r2, fp
 80079d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80079d4:	f89a 3000 	ldrb.w	r3, [sl]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	f000 809f 	beq.w	8007b1c <_vfiprintf_r+0x1ec>
 80079de:	2300      	movs	r3, #0
 80079e0:	f04f 32ff 	mov.w	r2, #4294967295
 80079e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079e8:	f10a 0a01 	add.w	sl, sl, #1
 80079ec:	9304      	str	r3, [sp, #16]
 80079ee:	9307      	str	r3, [sp, #28]
 80079f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80079f4:	931a      	str	r3, [sp, #104]	@ 0x68
 80079f6:	4654      	mov	r4, sl
 80079f8:	2205      	movs	r2, #5
 80079fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079fe:	4853      	ldr	r0, [pc, #332]	@ (8007b4c <_vfiprintf_r+0x21c>)
 8007a00:	f7f8 fbbe 	bl	8000180 <memchr>
 8007a04:	9a04      	ldr	r2, [sp, #16]
 8007a06:	b9d8      	cbnz	r0, 8007a40 <_vfiprintf_r+0x110>
 8007a08:	06d1      	lsls	r1, r2, #27
 8007a0a:	bf44      	itt	mi
 8007a0c:	2320      	movmi	r3, #32
 8007a0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a12:	0713      	lsls	r3, r2, #28
 8007a14:	bf44      	itt	mi
 8007a16:	232b      	movmi	r3, #43	@ 0x2b
 8007a18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a1c:	f89a 3000 	ldrb.w	r3, [sl]
 8007a20:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a22:	d015      	beq.n	8007a50 <_vfiprintf_r+0x120>
 8007a24:	9a07      	ldr	r2, [sp, #28]
 8007a26:	4654      	mov	r4, sl
 8007a28:	2000      	movs	r0, #0
 8007a2a:	f04f 0c0a 	mov.w	ip, #10
 8007a2e:	4621      	mov	r1, r4
 8007a30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a34:	3b30      	subs	r3, #48	@ 0x30
 8007a36:	2b09      	cmp	r3, #9
 8007a38:	d94b      	bls.n	8007ad2 <_vfiprintf_r+0x1a2>
 8007a3a:	b1b0      	cbz	r0, 8007a6a <_vfiprintf_r+0x13a>
 8007a3c:	9207      	str	r2, [sp, #28]
 8007a3e:	e014      	b.n	8007a6a <_vfiprintf_r+0x13a>
 8007a40:	eba0 0308 	sub.w	r3, r0, r8
 8007a44:	fa09 f303 	lsl.w	r3, r9, r3
 8007a48:	4313      	orrs	r3, r2
 8007a4a:	9304      	str	r3, [sp, #16]
 8007a4c:	46a2      	mov	sl, r4
 8007a4e:	e7d2      	b.n	80079f6 <_vfiprintf_r+0xc6>
 8007a50:	9b03      	ldr	r3, [sp, #12]
 8007a52:	1d19      	adds	r1, r3, #4
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	9103      	str	r1, [sp, #12]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	bfbb      	ittet	lt
 8007a5c:	425b      	neglt	r3, r3
 8007a5e:	f042 0202 	orrlt.w	r2, r2, #2
 8007a62:	9307      	strge	r3, [sp, #28]
 8007a64:	9307      	strlt	r3, [sp, #28]
 8007a66:	bfb8      	it	lt
 8007a68:	9204      	strlt	r2, [sp, #16]
 8007a6a:	7823      	ldrb	r3, [r4, #0]
 8007a6c:	2b2e      	cmp	r3, #46	@ 0x2e
 8007a6e:	d10a      	bne.n	8007a86 <_vfiprintf_r+0x156>
 8007a70:	7863      	ldrb	r3, [r4, #1]
 8007a72:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a74:	d132      	bne.n	8007adc <_vfiprintf_r+0x1ac>
 8007a76:	9b03      	ldr	r3, [sp, #12]
 8007a78:	1d1a      	adds	r2, r3, #4
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	9203      	str	r2, [sp, #12]
 8007a7e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007a82:	3402      	adds	r4, #2
 8007a84:	9305      	str	r3, [sp, #20]
 8007a86:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007b5c <_vfiprintf_r+0x22c>
 8007a8a:	7821      	ldrb	r1, [r4, #0]
 8007a8c:	2203      	movs	r2, #3
 8007a8e:	4650      	mov	r0, sl
 8007a90:	f7f8 fb76 	bl	8000180 <memchr>
 8007a94:	b138      	cbz	r0, 8007aa6 <_vfiprintf_r+0x176>
 8007a96:	9b04      	ldr	r3, [sp, #16]
 8007a98:	eba0 000a 	sub.w	r0, r0, sl
 8007a9c:	2240      	movs	r2, #64	@ 0x40
 8007a9e:	4082      	lsls	r2, r0
 8007aa0:	4313      	orrs	r3, r2
 8007aa2:	3401      	adds	r4, #1
 8007aa4:	9304      	str	r3, [sp, #16]
 8007aa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007aaa:	4829      	ldr	r0, [pc, #164]	@ (8007b50 <_vfiprintf_r+0x220>)
 8007aac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007ab0:	2206      	movs	r2, #6
 8007ab2:	f7f8 fb65 	bl	8000180 <memchr>
 8007ab6:	2800      	cmp	r0, #0
 8007ab8:	d03f      	beq.n	8007b3a <_vfiprintf_r+0x20a>
 8007aba:	4b26      	ldr	r3, [pc, #152]	@ (8007b54 <_vfiprintf_r+0x224>)
 8007abc:	bb1b      	cbnz	r3, 8007b06 <_vfiprintf_r+0x1d6>
 8007abe:	9b03      	ldr	r3, [sp, #12]
 8007ac0:	3307      	adds	r3, #7
 8007ac2:	f023 0307 	bic.w	r3, r3, #7
 8007ac6:	3308      	adds	r3, #8
 8007ac8:	9303      	str	r3, [sp, #12]
 8007aca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007acc:	443b      	add	r3, r7
 8007ace:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ad0:	e76a      	b.n	80079a8 <_vfiprintf_r+0x78>
 8007ad2:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ad6:	460c      	mov	r4, r1
 8007ad8:	2001      	movs	r0, #1
 8007ada:	e7a8      	b.n	8007a2e <_vfiprintf_r+0xfe>
 8007adc:	2300      	movs	r3, #0
 8007ade:	3401      	adds	r4, #1
 8007ae0:	9305      	str	r3, [sp, #20]
 8007ae2:	4619      	mov	r1, r3
 8007ae4:	f04f 0c0a 	mov.w	ip, #10
 8007ae8:	4620      	mov	r0, r4
 8007aea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007aee:	3a30      	subs	r2, #48	@ 0x30
 8007af0:	2a09      	cmp	r2, #9
 8007af2:	d903      	bls.n	8007afc <_vfiprintf_r+0x1cc>
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d0c6      	beq.n	8007a86 <_vfiprintf_r+0x156>
 8007af8:	9105      	str	r1, [sp, #20]
 8007afa:	e7c4      	b.n	8007a86 <_vfiprintf_r+0x156>
 8007afc:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b00:	4604      	mov	r4, r0
 8007b02:	2301      	movs	r3, #1
 8007b04:	e7f0      	b.n	8007ae8 <_vfiprintf_r+0x1b8>
 8007b06:	ab03      	add	r3, sp, #12
 8007b08:	9300      	str	r3, [sp, #0]
 8007b0a:	462a      	mov	r2, r5
 8007b0c:	4b12      	ldr	r3, [pc, #72]	@ (8007b58 <_vfiprintf_r+0x228>)
 8007b0e:	a904      	add	r1, sp, #16
 8007b10:	4630      	mov	r0, r6
 8007b12:	f3af 8000 	nop.w
 8007b16:	4607      	mov	r7, r0
 8007b18:	1c78      	adds	r0, r7, #1
 8007b1a:	d1d6      	bne.n	8007aca <_vfiprintf_r+0x19a>
 8007b1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007b1e:	07d9      	lsls	r1, r3, #31
 8007b20:	d405      	bmi.n	8007b2e <_vfiprintf_r+0x1fe>
 8007b22:	89ab      	ldrh	r3, [r5, #12]
 8007b24:	059a      	lsls	r2, r3, #22
 8007b26:	d402      	bmi.n	8007b2e <_vfiprintf_r+0x1fe>
 8007b28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b2a:	f7ff fddd 	bl	80076e8 <__retarget_lock_release_recursive>
 8007b2e:	89ab      	ldrh	r3, [r5, #12]
 8007b30:	065b      	lsls	r3, r3, #25
 8007b32:	f53f af1f 	bmi.w	8007974 <_vfiprintf_r+0x44>
 8007b36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b38:	e71e      	b.n	8007978 <_vfiprintf_r+0x48>
 8007b3a:	ab03      	add	r3, sp, #12
 8007b3c:	9300      	str	r3, [sp, #0]
 8007b3e:	462a      	mov	r2, r5
 8007b40:	4b05      	ldr	r3, [pc, #20]	@ (8007b58 <_vfiprintf_r+0x228>)
 8007b42:	a904      	add	r1, sp, #16
 8007b44:	4630      	mov	r0, r6
 8007b46:	f000 f879 	bl	8007c3c <_printf_i>
 8007b4a:	e7e4      	b.n	8007b16 <_vfiprintf_r+0x1e6>
 8007b4c:	08008318 	.word	0x08008318
 8007b50:	08008322 	.word	0x08008322
 8007b54:	00000000 	.word	0x00000000
 8007b58:	0800790b 	.word	0x0800790b
 8007b5c:	0800831e 	.word	0x0800831e

08007b60 <_printf_common>:
 8007b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b64:	4616      	mov	r6, r2
 8007b66:	4698      	mov	r8, r3
 8007b68:	688a      	ldr	r2, [r1, #8]
 8007b6a:	690b      	ldr	r3, [r1, #16]
 8007b6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007b70:	4293      	cmp	r3, r2
 8007b72:	bfb8      	it	lt
 8007b74:	4613      	movlt	r3, r2
 8007b76:	6033      	str	r3, [r6, #0]
 8007b78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007b7c:	4607      	mov	r7, r0
 8007b7e:	460c      	mov	r4, r1
 8007b80:	b10a      	cbz	r2, 8007b86 <_printf_common+0x26>
 8007b82:	3301      	adds	r3, #1
 8007b84:	6033      	str	r3, [r6, #0]
 8007b86:	6823      	ldr	r3, [r4, #0]
 8007b88:	0699      	lsls	r1, r3, #26
 8007b8a:	bf42      	ittt	mi
 8007b8c:	6833      	ldrmi	r3, [r6, #0]
 8007b8e:	3302      	addmi	r3, #2
 8007b90:	6033      	strmi	r3, [r6, #0]
 8007b92:	6825      	ldr	r5, [r4, #0]
 8007b94:	f015 0506 	ands.w	r5, r5, #6
 8007b98:	d106      	bne.n	8007ba8 <_printf_common+0x48>
 8007b9a:	f104 0a19 	add.w	sl, r4, #25
 8007b9e:	68e3      	ldr	r3, [r4, #12]
 8007ba0:	6832      	ldr	r2, [r6, #0]
 8007ba2:	1a9b      	subs	r3, r3, r2
 8007ba4:	42ab      	cmp	r3, r5
 8007ba6:	dc26      	bgt.n	8007bf6 <_printf_common+0x96>
 8007ba8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007bac:	6822      	ldr	r2, [r4, #0]
 8007bae:	3b00      	subs	r3, #0
 8007bb0:	bf18      	it	ne
 8007bb2:	2301      	movne	r3, #1
 8007bb4:	0692      	lsls	r2, r2, #26
 8007bb6:	d42b      	bmi.n	8007c10 <_printf_common+0xb0>
 8007bb8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007bbc:	4641      	mov	r1, r8
 8007bbe:	4638      	mov	r0, r7
 8007bc0:	47c8      	blx	r9
 8007bc2:	3001      	adds	r0, #1
 8007bc4:	d01e      	beq.n	8007c04 <_printf_common+0xa4>
 8007bc6:	6823      	ldr	r3, [r4, #0]
 8007bc8:	6922      	ldr	r2, [r4, #16]
 8007bca:	f003 0306 	and.w	r3, r3, #6
 8007bce:	2b04      	cmp	r3, #4
 8007bd0:	bf02      	ittt	eq
 8007bd2:	68e5      	ldreq	r5, [r4, #12]
 8007bd4:	6833      	ldreq	r3, [r6, #0]
 8007bd6:	1aed      	subeq	r5, r5, r3
 8007bd8:	68a3      	ldr	r3, [r4, #8]
 8007bda:	bf0c      	ite	eq
 8007bdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007be0:	2500      	movne	r5, #0
 8007be2:	4293      	cmp	r3, r2
 8007be4:	bfc4      	itt	gt
 8007be6:	1a9b      	subgt	r3, r3, r2
 8007be8:	18ed      	addgt	r5, r5, r3
 8007bea:	2600      	movs	r6, #0
 8007bec:	341a      	adds	r4, #26
 8007bee:	42b5      	cmp	r5, r6
 8007bf0:	d11a      	bne.n	8007c28 <_printf_common+0xc8>
 8007bf2:	2000      	movs	r0, #0
 8007bf4:	e008      	b.n	8007c08 <_printf_common+0xa8>
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	4652      	mov	r2, sl
 8007bfa:	4641      	mov	r1, r8
 8007bfc:	4638      	mov	r0, r7
 8007bfe:	47c8      	blx	r9
 8007c00:	3001      	adds	r0, #1
 8007c02:	d103      	bne.n	8007c0c <_printf_common+0xac>
 8007c04:	f04f 30ff 	mov.w	r0, #4294967295
 8007c08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c0c:	3501      	adds	r5, #1
 8007c0e:	e7c6      	b.n	8007b9e <_printf_common+0x3e>
 8007c10:	18e1      	adds	r1, r4, r3
 8007c12:	1c5a      	adds	r2, r3, #1
 8007c14:	2030      	movs	r0, #48	@ 0x30
 8007c16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007c1a:	4422      	add	r2, r4
 8007c1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007c20:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007c24:	3302      	adds	r3, #2
 8007c26:	e7c7      	b.n	8007bb8 <_printf_common+0x58>
 8007c28:	2301      	movs	r3, #1
 8007c2a:	4622      	mov	r2, r4
 8007c2c:	4641      	mov	r1, r8
 8007c2e:	4638      	mov	r0, r7
 8007c30:	47c8      	blx	r9
 8007c32:	3001      	adds	r0, #1
 8007c34:	d0e6      	beq.n	8007c04 <_printf_common+0xa4>
 8007c36:	3601      	adds	r6, #1
 8007c38:	e7d9      	b.n	8007bee <_printf_common+0x8e>
	...

08007c3c <_printf_i>:
 8007c3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c40:	7e0f      	ldrb	r7, [r1, #24]
 8007c42:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007c44:	2f78      	cmp	r7, #120	@ 0x78
 8007c46:	4691      	mov	r9, r2
 8007c48:	4680      	mov	r8, r0
 8007c4a:	460c      	mov	r4, r1
 8007c4c:	469a      	mov	sl, r3
 8007c4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007c52:	d807      	bhi.n	8007c64 <_printf_i+0x28>
 8007c54:	2f62      	cmp	r7, #98	@ 0x62
 8007c56:	d80a      	bhi.n	8007c6e <_printf_i+0x32>
 8007c58:	2f00      	cmp	r7, #0
 8007c5a:	f000 80d1 	beq.w	8007e00 <_printf_i+0x1c4>
 8007c5e:	2f58      	cmp	r7, #88	@ 0x58
 8007c60:	f000 80b8 	beq.w	8007dd4 <_printf_i+0x198>
 8007c64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007c68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007c6c:	e03a      	b.n	8007ce4 <_printf_i+0xa8>
 8007c6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007c72:	2b15      	cmp	r3, #21
 8007c74:	d8f6      	bhi.n	8007c64 <_printf_i+0x28>
 8007c76:	a101      	add	r1, pc, #4	@ (adr r1, 8007c7c <_printf_i+0x40>)
 8007c78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007c7c:	08007cd5 	.word	0x08007cd5
 8007c80:	08007ce9 	.word	0x08007ce9
 8007c84:	08007c65 	.word	0x08007c65
 8007c88:	08007c65 	.word	0x08007c65
 8007c8c:	08007c65 	.word	0x08007c65
 8007c90:	08007c65 	.word	0x08007c65
 8007c94:	08007ce9 	.word	0x08007ce9
 8007c98:	08007c65 	.word	0x08007c65
 8007c9c:	08007c65 	.word	0x08007c65
 8007ca0:	08007c65 	.word	0x08007c65
 8007ca4:	08007c65 	.word	0x08007c65
 8007ca8:	08007de7 	.word	0x08007de7
 8007cac:	08007d13 	.word	0x08007d13
 8007cb0:	08007da1 	.word	0x08007da1
 8007cb4:	08007c65 	.word	0x08007c65
 8007cb8:	08007c65 	.word	0x08007c65
 8007cbc:	08007e09 	.word	0x08007e09
 8007cc0:	08007c65 	.word	0x08007c65
 8007cc4:	08007d13 	.word	0x08007d13
 8007cc8:	08007c65 	.word	0x08007c65
 8007ccc:	08007c65 	.word	0x08007c65
 8007cd0:	08007da9 	.word	0x08007da9
 8007cd4:	6833      	ldr	r3, [r6, #0]
 8007cd6:	1d1a      	adds	r2, r3, #4
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	6032      	str	r2, [r6, #0]
 8007cdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007ce0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	e09c      	b.n	8007e22 <_printf_i+0x1e6>
 8007ce8:	6833      	ldr	r3, [r6, #0]
 8007cea:	6820      	ldr	r0, [r4, #0]
 8007cec:	1d19      	adds	r1, r3, #4
 8007cee:	6031      	str	r1, [r6, #0]
 8007cf0:	0606      	lsls	r6, r0, #24
 8007cf2:	d501      	bpl.n	8007cf8 <_printf_i+0xbc>
 8007cf4:	681d      	ldr	r5, [r3, #0]
 8007cf6:	e003      	b.n	8007d00 <_printf_i+0xc4>
 8007cf8:	0645      	lsls	r5, r0, #25
 8007cfa:	d5fb      	bpl.n	8007cf4 <_printf_i+0xb8>
 8007cfc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007d00:	2d00      	cmp	r5, #0
 8007d02:	da03      	bge.n	8007d0c <_printf_i+0xd0>
 8007d04:	232d      	movs	r3, #45	@ 0x2d
 8007d06:	426d      	negs	r5, r5
 8007d08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d0c:	4858      	ldr	r0, [pc, #352]	@ (8007e70 <_printf_i+0x234>)
 8007d0e:	230a      	movs	r3, #10
 8007d10:	e011      	b.n	8007d36 <_printf_i+0xfa>
 8007d12:	6821      	ldr	r1, [r4, #0]
 8007d14:	6833      	ldr	r3, [r6, #0]
 8007d16:	0608      	lsls	r0, r1, #24
 8007d18:	f853 5b04 	ldr.w	r5, [r3], #4
 8007d1c:	d402      	bmi.n	8007d24 <_printf_i+0xe8>
 8007d1e:	0649      	lsls	r1, r1, #25
 8007d20:	bf48      	it	mi
 8007d22:	b2ad      	uxthmi	r5, r5
 8007d24:	2f6f      	cmp	r7, #111	@ 0x6f
 8007d26:	4852      	ldr	r0, [pc, #328]	@ (8007e70 <_printf_i+0x234>)
 8007d28:	6033      	str	r3, [r6, #0]
 8007d2a:	bf14      	ite	ne
 8007d2c:	230a      	movne	r3, #10
 8007d2e:	2308      	moveq	r3, #8
 8007d30:	2100      	movs	r1, #0
 8007d32:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007d36:	6866      	ldr	r6, [r4, #4]
 8007d38:	60a6      	str	r6, [r4, #8]
 8007d3a:	2e00      	cmp	r6, #0
 8007d3c:	db05      	blt.n	8007d4a <_printf_i+0x10e>
 8007d3e:	6821      	ldr	r1, [r4, #0]
 8007d40:	432e      	orrs	r6, r5
 8007d42:	f021 0104 	bic.w	r1, r1, #4
 8007d46:	6021      	str	r1, [r4, #0]
 8007d48:	d04b      	beq.n	8007de2 <_printf_i+0x1a6>
 8007d4a:	4616      	mov	r6, r2
 8007d4c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007d50:	fb03 5711 	mls	r7, r3, r1, r5
 8007d54:	5dc7      	ldrb	r7, [r0, r7]
 8007d56:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007d5a:	462f      	mov	r7, r5
 8007d5c:	42bb      	cmp	r3, r7
 8007d5e:	460d      	mov	r5, r1
 8007d60:	d9f4      	bls.n	8007d4c <_printf_i+0x110>
 8007d62:	2b08      	cmp	r3, #8
 8007d64:	d10b      	bne.n	8007d7e <_printf_i+0x142>
 8007d66:	6823      	ldr	r3, [r4, #0]
 8007d68:	07df      	lsls	r7, r3, #31
 8007d6a:	d508      	bpl.n	8007d7e <_printf_i+0x142>
 8007d6c:	6923      	ldr	r3, [r4, #16]
 8007d6e:	6861      	ldr	r1, [r4, #4]
 8007d70:	4299      	cmp	r1, r3
 8007d72:	bfde      	ittt	le
 8007d74:	2330      	movle	r3, #48	@ 0x30
 8007d76:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007d7a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007d7e:	1b92      	subs	r2, r2, r6
 8007d80:	6122      	str	r2, [r4, #16]
 8007d82:	f8cd a000 	str.w	sl, [sp]
 8007d86:	464b      	mov	r3, r9
 8007d88:	aa03      	add	r2, sp, #12
 8007d8a:	4621      	mov	r1, r4
 8007d8c:	4640      	mov	r0, r8
 8007d8e:	f7ff fee7 	bl	8007b60 <_printf_common>
 8007d92:	3001      	adds	r0, #1
 8007d94:	d14a      	bne.n	8007e2c <_printf_i+0x1f0>
 8007d96:	f04f 30ff 	mov.w	r0, #4294967295
 8007d9a:	b004      	add	sp, #16
 8007d9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007da0:	6823      	ldr	r3, [r4, #0]
 8007da2:	f043 0320 	orr.w	r3, r3, #32
 8007da6:	6023      	str	r3, [r4, #0]
 8007da8:	4832      	ldr	r0, [pc, #200]	@ (8007e74 <_printf_i+0x238>)
 8007daa:	2778      	movs	r7, #120	@ 0x78
 8007dac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007db0:	6823      	ldr	r3, [r4, #0]
 8007db2:	6831      	ldr	r1, [r6, #0]
 8007db4:	061f      	lsls	r7, r3, #24
 8007db6:	f851 5b04 	ldr.w	r5, [r1], #4
 8007dba:	d402      	bmi.n	8007dc2 <_printf_i+0x186>
 8007dbc:	065f      	lsls	r7, r3, #25
 8007dbe:	bf48      	it	mi
 8007dc0:	b2ad      	uxthmi	r5, r5
 8007dc2:	6031      	str	r1, [r6, #0]
 8007dc4:	07d9      	lsls	r1, r3, #31
 8007dc6:	bf44      	itt	mi
 8007dc8:	f043 0320 	orrmi.w	r3, r3, #32
 8007dcc:	6023      	strmi	r3, [r4, #0]
 8007dce:	b11d      	cbz	r5, 8007dd8 <_printf_i+0x19c>
 8007dd0:	2310      	movs	r3, #16
 8007dd2:	e7ad      	b.n	8007d30 <_printf_i+0xf4>
 8007dd4:	4826      	ldr	r0, [pc, #152]	@ (8007e70 <_printf_i+0x234>)
 8007dd6:	e7e9      	b.n	8007dac <_printf_i+0x170>
 8007dd8:	6823      	ldr	r3, [r4, #0]
 8007dda:	f023 0320 	bic.w	r3, r3, #32
 8007dde:	6023      	str	r3, [r4, #0]
 8007de0:	e7f6      	b.n	8007dd0 <_printf_i+0x194>
 8007de2:	4616      	mov	r6, r2
 8007de4:	e7bd      	b.n	8007d62 <_printf_i+0x126>
 8007de6:	6833      	ldr	r3, [r6, #0]
 8007de8:	6825      	ldr	r5, [r4, #0]
 8007dea:	6961      	ldr	r1, [r4, #20]
 8007dec:	1d18      	adds	r0, r3, #4
 8007dee:	6030      	str	r0, [r6, #0]
 8007df0:	062e      	lsls	r6, r5, #24
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	d501      	bpl.n	8007dfa <_printf_i+0x1be>
 8007df6:	6019      	str	r1, [r3, #0]
 8007df8:	e002      	b.n	8007e00 <_printf_i+0x1c4>
 8007dfa:	0668      	lsls	r0, r5, #25
 8007dfc:	d5fb      	bpl.n	8007df6 <_printf_i+0x1ba>
 8007dfe:	8019      	strh	r1, [r3, #0]
 8007e00:	2300      	movs	r3, #0
 8007e02:	6123      	str	r3, [r4, #16]
 8007e04:	4616      	mov	r6, r2
 8007e06:	e7bc      	b.n	8007d82 <_printf_i+0x146>
 8007e08:	6833      	ldr	r3, [r6, #0]
 8007e0a:	1d1a      	adds	r2, r3, #4
 8007e0c:	6032      	str	r2, [r6, #0]
 8007e0e:	681e      	ldr	r6, [r3, #0]
 8007e10:	6862      	ldr	r2, [r4, #4]
 8007e12:	2100      	movs	r1, #0
 8007e14:	4630      	mov	r0, r6
 8007e16:	f7f8 f9b3 	bl	8000180 <memchr>
 8007e1a:	b108      	cbz	r0, 8007e20 <_printf_i+0x1e4>
 8007e1c:	1b80      	subs	r0, r0, r6
 8007e1e:	6060      	str	r0, [r4, #4]
 8007e20:	6863      	ldr	r3, [r4, #4]
 8007e22:	6123      	str	r3, [r4, #16]
 8007e24:	2300      	movs	r3, #0
 8007e26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e2a:	e7aa      	b.n	8007d82 <_printf_i+0x146>
 8007e2c:	6923      	ldr	r3, [r4, #16]
 8007e2e:	4632      	mov	r2, r6
 8007e30:	4649      	mov	r1, r9
 8007e32:	4640      	mov	r0, r8
 8007e34:	47d0      	blx	sl
 8007e36:	3001      	adds	r0, #1
 8007e38:	d0ad      	beq.n	8007d96 <_printf_i+0x15a>
 8007e3a:	6823      	ldr	r3, [r4, #0]
 8007e3c:	079b      	lsls	r3, r3, #30
 8007e3e:	d413      	bmi.n	8007e68 <_printf_i+0x22c>
 8007e40:	68e0      	ldr	r0, [r4, #12]
 8007e42:	9b03      	ldr	r3, [sp, #12]
 8007e44:	4298      	cmp	r0, r3
 8007e46:	bfb8      	it	lt
 8007e48:	4618      	movlt	r0, r3
 8007e4a:	e7a6      	b.n	8007d9a <_printf_i+0x15e>
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	4632      	mov	r2, r6
 8007e50:	4649      	mov	r1, r9
 8007e52:	4640      	mov	r0, r8
 8007e54:	47d0      	blx	sl
 8007e56:	3001      	adds	r0, #1
 8007e58:	d09d      	beq.n	8007d96 <_printf_i+0x15a>
 8007e5a:	3501      	adds	r5, #1
 8007e5c:	68e3      	ldr	r3, [r4, #12]
 8007e5e:	9903      	ldr	r1, [sp, #12]
 8007e60:	1a5b      	subs	r3, r3, r1
 8007e62:	42ab      	cmp	r3, r5
 8007e64:	dcf2      	bgt.n	8007e4c <_printf_i+0x210>
 8007e66:	e7eb      	b.n	8007e40 <_printf_i+0x204>
 8007e68:	2500      	movs	r5, #0
 8007e6a:	f104 0619 	add.w	r6, r4, #25
 8007e6e:	e7f5      	b.n	8007e5c <_printf_i+0x220>
 8007e70:	08008329 	.word	0x08008329
 8007e74:	0800833a 	.word	0x0800833a

08007e78 <__sflush_r>:
 8007e78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e80:	0716      	lsls	r6, r2, #28
 8007e82:	4605      	mov	r5, r0
 8007e84:	460c      	mov	r4, r1
 8007e86:	d454      	bmi.n	8007f32 <__sflush_r+0xba>
 8007e88:	684b      	ldr	r3, [r1, #4]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	dc02      	bgt.n	8007e94 <__sflush_r+0x1c>
 8007e8e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	dd48      	ble.n	8007f26 <__sflush_r+0xae>
 8007e94:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e96:	2e00      	cmp	r6, #0
 8007e98:	d045      	beq.n	8007f26 <__sflush_r+0xae>
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007ea0:	682f      	ldr	r7, [r5, #0]
 8007ea2:	6a21      	ldr	r1, [r4, #32]
 8007ea4:	602b      	str	r3, [r5, #0]
 8007ea6:	d030      	beq.n	8007f0a <__sflush_r+0x92>
 8007ea8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007eaa:	89a3      	ldrh	r3, [r4, #12]
 8007eac:	0759      	lsls	r1, r3, #29
 8007eae:	d505      	bpl.n	8007ebc <__sflush_r+0x44>
 8007eb0:	6863      	ldr	r3, [r4, #4]
 8007eb2:	1ad2      	subs	r2, r2, r3
 8007eb4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007eb6:	b10b      	cbz	r3, 8007ebc <__sflush_r+0x44>
 8007eb8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007eba:	1ad2      	subs	r2, r2, r3
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007ec0:	6a21      	ldr	r1, [r4, #32]
 8007ec2:	4628      	mov	r0, r5
 8007ec4:	47b0      	blx	r6
 8007ec6:	1c43      	adds	r3, r0, #1
 8007ec8:	89a3      	ldrh	r3, [r4, #12]
 8007eca:	d106      	bne.n	8007eda <__sflush_r+0x62>
 8007ecc:	6829      	ldr	r1, [r5, #0]
 8007ece:	291d      	cmp	r1, #29
 8007ed0:	d82b      	bhi.n	8007f2a <__sflush_r+0xb2>
 8007ed2:	4a2a      	ldr	r2, [pc, #168]	@ (8007f7c <__sflush_r+0x104>)
 8007ed4:	40ca      	lsrs	r2, r1
 8007ed6:	07d6      	lsls	r6, r2, #31
 8007ed8:	d527      	bpl.n	8007f2a <__sflush_r+0xb2>
 8007eda:	2200      	movs	r2, #0
 8007edc:	6062      	str	r2, [r4, #4]
 8007ede:	04d9      	lsls	r1, r3, #19
 8007ee0:	6922      	ldr	r2, [r4, #16]
 8007ee2:	6022      	str	r2, [r4, #0]
 8007ee4:	d504      	bpl.n	8007ef0 <__sflush_r+0x78>
 8007ee6:	1c42      	adds	r2, r0, #1
 8007ee8:	d101      	bne.n	8007eee <__sflush_r+0x76>
 8007eea:	682b      	ldr	r3, [r5, #0]
 8007eec:	b903      	cbnz	r3, 8007ef0 <__sflush_r+0x78>
 8007eee:	6560      	str	r0, [r4, #84]	@ 0x54
 8007ef0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007ef2:	602f      	str	r7, [r5, #0]
 8007ef4:	b1b9      	cbz	r1, 8007f26 <__sflush_r+0xae>
 8007ef6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007efa:	4299      	cmp	r1, r3
 8007efc:	d002      	beq.n	8007f04 <__sflush_r+0x8c>
 8007efe:	4628      	mov	r0, r5
 8007f00:	f7ff fbf4 	bl	80076ec <_free_r>
 8007f04:	2300      	movs	r3, #0
 8007f06:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f08:	e00d      	b.n	8007f26 <__sflush_r+0xae>
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	4628      	mov	r0, r5
 8007f0e:	47b0      	blx	r6
 8007f10:	4602      	mov	r2, r0
 8007f12:	1c50      	adds	r0, r2, #1
 8007f14:	d1c9      	bne.n	8007eaa <__sflush_r+0x32>
 8007f16:	682b      	ldr	r3, [r5, #0]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d0c6      	beq.n	8007eaa <__sflush_r+0x32>
 8007f1c:	2b1d      	cmp	r3, #29
 8007f1e:	d001      	beq.n	8007f24 <__sflush_r+0xac>
 8007f20:	2b16      	cmp	r3, #22
 8007f22:	d11e      	bne.n	8007f62 <__sflush_r+0xea>
 8007f24:	602f      	str	r7, [r5, #0]
 8007f26:	2000      	movs	r0, #0
 8007f28:	e022      	b.n	8007f70 <__sflush_r+0xf8>
 8007f2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f2e:	b21b      	sxth	r3, r3
 8007f30:	e01b      	b.n	8007f6a <__sflush_r+0xf2>
 8007f32:	690f      	ldr	r7, [r1, #16]
 8007f34:	2f00      	cmp	r7, #0
 8007f36:	d0f6      	beq.n	8007f26 <__sflush_r+0xae>
 8007f38:	0793      	lsls	r3, r2, #30
 8007f3a:	680e      	ldr	r6, [r1, #0]
 8007f3c:	bf08      	it	eq
 8007f3e:	694b      	ldreq	r3, [r1, #20]
 8007f40:	600f      	str	r7, [r1, #0]
 8007f42:	bf18      	it	ne
 8007f44:	2300      	movne	r3, #0
 8007f46:	eba6 0807 	sub.w	r8, r6, r7
 8007f4a:	608b      	str	r3, [r1, #8]
 8007f4c:	f1b8 0f00 	cmp.w	r8, #0
 8007f50:	dde9      	ble.n	8007f26 <__sflush_r+0xae>
 8007f52:	6a21      	ldr	r1, [r4, #32]
 8007f54:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007f56:	4643      	mov	r3, r8
 8007f58:	463a      	mov	r2, r7
 8007f5a:	4628      	mov	r0, r5
 8007f5c:	47b0      	blx	r6
 8007f5e:	2800      	cmp	r0, #0
 8007f60:	dc08      	bgt.n	8007f74 <__sflush_r+0xfc>
 8007f62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f6a:	81a3      	strh	r3, [r4, #12]
 8007f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f74:	4407      	add	r7, r0
 8007f76:	eba8 0800 	sub.w	r8, r8, r0
 8007f7a:	e7e7      	b.n	8007f4c <__sflush_r+0xd4>
 8007f7c:	20400001 	.word	0x20400001

08007f80 <_fflush_r>:
 8007f80:	b538      	push	{r3, r4, r5, lr}
 8007f82:	690b      	ldr	r3, [r1, #16]
 8007f84:	4605      	mov	r5, r0
 8007f86:	460c      	mov	r4, r1
 8007f88:	b913      	cbnz	r3, 8007f90 <_fflush_r+0x10>
 8007f8a:	2500      	movs	r5, #0
 8007f8c:	4628      	mov	r0, r5
 8007f8e:	bd38      	pop	{r3, r4, r5, pc}
 8007f90:	b118      	cbz	r0, 8007f9a <_fflush_r+0x1a>
 8007f92:	6a03      	ldr	r3, [r0, #32]
 8007f94:	b90b      	cbnz	r3, 8007f9a <_fflush_r+0x1a>
 8007f96:	f7ff f951 	bl	800723c <__sinit>
 8007f9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d0f3      	beq.n	8007f8a <_fflush_r+0xa>
 8007fa2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007fa4:	07d0      	lsls	r0, r2, #31
 8007fa6:	d404      	bmi.n	8007fb2 <_fflush_r+0x32>
 8007fa8:	0599      	lsls	r1, r3, #22
 8007faa:	d402      	bmi.n	8007fb2 <_fflush_r+0x32>
 8007fac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007fae:	f7ff fb9a 	bl	80076e6 <__retarget_lock_acquire_recursive>
 8007fb2:	4628      	mov	r0, r5
 8007fb4:	4621      	mov	r1, r4
 8007fb6:	f7ff ff5f 	bl	8007e78 <__sflush_r>
 8007fba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007fbc:	07da      	lsls	r2, r3, #31
 8007fbe:	4605      	mov	r5, r0
 8007fc0:	d4e4      	bmi.n	8007f8c <_fflush_r+0xc>
 8007fc2:	89a3      	ldrh	r3, [r4, #12]
 8007fc4:	059b      	lsls	r3, r3, #22
 8007fc6:	d4e1      	bmi.n	8007f8c <_fflush_r+0xc>
 8007fc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007fca:	f7ff fb8d 	bl	80076e8 <__retarget_lock_release_recursive>
 8007fce:	e7dd      	b.n	8007f8c <_fflush_r+0xc>

08007fd0 <__swhatbuf_r>:
 8007fd0:	b570      	push	{r4, r5, r6, lr}
 8007fd2:	460c      	mov	r4, r1
 8007fd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fd8:	2900      	cmp	r1, #0
 8007fda:	b096      	sub	sp, #88	@ 0x58
 8007fdc:	4615      	mov	r5, r2
 8007fde:	461e      	mov	r6, r3
 8007fe0:	da0d      	bge.n	8007ffe <__swhatbuf_r+0x2e>
 8007fe2:	89a3      	ldrh	r3, [r4, #12]
 8007fe4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007fe8:	f04f 0100 	mov.w	r1, #0
 8007fec:	bf14      	ite	ne
 8007fee:	2340      	movne	r3, #64	@ 0x40
 8007ff0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007ff4:	2000      	movs	r0, #0
 8007ff6:	6031      	str	r1, [r6, #0]
 8007ff8:	602b      	str	r3, [r5, #0]
 8007ffa:	b016      	add	sp, #88	@ 0x58
 8007ffc:	bd70      	pop	{r4, r5, r6, pc}
 8007ffe:	466a      	mov	r2, sp
 8008000:	f000 f848 	bl	8008094 <_fstat_r>
 8008004:	2800      	cmp	r0, #0
 8008006:	dbec      	blt.n	8007fe2 <__swhatbuf_r+0x12>
 8008008:	9901      	ldr	r1, [sp, #4]
 800800a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800800e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008012:	4259      	negs	r1, r3
 8008014:	4159      	adcs	r1, r3
 8008016:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800801a:	e7eb      	b.n	8007ff4 <__swhatbuf_r+0x24>

0800801c <__smakebuf_r>:
 800801c:	898b      	ldrh	r3, [r1, #12]
 800801e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008020:	079d      	lsls	r5, r3, #30
 8008022:	4606      	mov	r6, r0
 8008024:	460c      	mov	r4, r1
 8008026:	d507      	bpl.n	8008038 <__smakebuf_r+0x1c>
 8008028:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800802c:	6023      	str	r3, [r4, #0]
 800802e:	6123      	str	r3, [r4, #16]
 8008030:	2301      	movs	r3, #1
 8008032:	6163      	str	r3, [r4, #20]
 8008034:	b003      	add	sp, #12
 8008036:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008038:	ab01      	add	r3, sp, #4
 800803a:	466a      	mov	r2, sp
 800803c:	f7ff ffc8 	bl	8007fd0 <__swhatbuf_r>
 8008040:	9f00      	ldr	r7, [sp, #0]
 8008042:	4605      	mov	r5, r0
 8008044:	4639      	mov	r1, r7
 8008046:	4630      	mov	r0, r6
 8008048:	f7ff fbbc 	bl	80077c4 <_malloc_r>
 800804c:	b948      	cbnz	r0, 8008062 <__smakebuf_r+0x46>
 800804e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008052:	059a      	lsls	r2, r3, #22
 8008054:	d4ee      	bmi.n	8008034 <__smakebuf_r+0x18>
 8008056:	f023 0303 	bic.w	r3, r3, #3
 800805a:	f043 0302 	orr.w	r3, r3, #2
 800805e:	81a3      	strh	r3, [r4, #12]
 8008060:	e7e2      	b.n	8008028 <__smakebuf_r+0xc>
 8008062:	89a3      	ldrh	r3, [r4, #12]
 8008064:	6020      	str	r0, [r4, #0]
 8008066:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800806a:	81a3      	strh	r3, [r4, #12]
 800806c:	9b01      	ldr	r3, [sp, #4]
 800806e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008072:	b15b      	cbz	r3, 800808c <__smakebuf_r+0x70>
 8008074:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008078:	4630      	mov	r0, r6
 800807a:	f000 f81d 	bl	80080b8 <_isatty_r>
 800807e:	b128      	cbz	r0, 800808c <__smakebuf_r+0x70>
 8008080:	89a3      	ldrh	r3, [r4, #12]
 8008082:	f023 0303 	bic.w	r3, r3, #3
 8008086:	f043 0301 	orr.w	r3, r3, #1
 800808a:	81a3      	strh	r3, [r4, #12]
 800808c:	89a3      	ldrh	r3, [r4, #12]
 800808e:	431d      	orrs	r5, r3
 8008090:	81a5      	strh	r5, [r4, #12]
 8008092:	e7cf      	b.n	8008034 <__smakebuf_r+0x18>

08008094 <_fstat_r>:
 8008094:	b538      	push	{r3, r4, r5, lr}
 8008096:	4d07      	ldr	r5, [pc, #28]	@ (80080b4 <_fstat_r+0x20>)
 8008098:	2300      	movs	r3, #0
 800809a:	4604      	mov	r4, r0
 800809c:	4608      	mov	r0, r1
 800809e:	4611      	mov	r1, r2
 80080a0:	602b      	str	r3, [r5, #0]
 80080a2:	f7f8 feba 	bl	8000e1a <_fstat>
 80080a6:	1c43      	adds	r3, r0, #1
 80080a8:	d102      	bne.n	80080b0 <_fstat_r+0x1c>
 80080aa:	682b      	ldr	r3, [r5, #0]
 80080ac:	b103      	cbz	r3, 80080b0 <_fstat_r+0x1c>
 80080ae:	6023      	str	r3, [r4, #0]
 80080b0:	bd38      	pop	{r3, r4, r5, pc}
 80080b2:	bf00      	nop
 80080b4:	20001218 	.word	0x20001218

080080b8 <_isatty_r>:
 80080b8:	b538      	push	{r3, r4, r5, lr}
 80080ba:	4d06      	ldr	r5, [pc, #24]	@ (80080d4 <_isatty_r+0x1c>)
 80080bc:	2300      	movs	r3, #0
 80080be:	4604      	mov	r4, r0
 80080c0:	4608      	mov	r0, r1
 80080c2:	602b      	str	r3, [r5, #0]
 80080c4:	f7f8 feb9 	bl	8000e3a <_isatty>
 80080c8:	1c43      	adds	r3, r0, #1
 80080ca:	d102      	bne.n	80080d2 <_isatty_r+0x1a>
 80080cc:	682b      	ldr	r3, [r5, #0]
 80080ce:	b103      	cbz	r3, 80080d2 <_isatty_r+0x1a>
 80080d0:	6023      	str	r3, [r4, #0]
 80080d2:	bd38      	pop	{r3, r4, r5, pc}
 80080d4:	20001218 	.word	0x20001218

080080d8 <_sbrk_r>:
 80080d8:	b538      	push	{r3, r4, r5, lr}
 80080da:	4d06      	ldr	r5, [pc, #24]	@ (80080f4 <_sbrk_r+0x1c>)
 80080dc:	2300      	movs	r3, #0
 80080de:	4604      	mov	r4, r0
 80080e0:	4608      	mov	r0, r1
 80080e2:	602b      	str	r3, [r5, #0]
 80080e4:	f7f8 fec2 	bl	8000e6c <_sbrk>
 80080e8:	1c43      	adds	r3, r0, #1
 80080ea:	d102      	bne.n	80080f2 <_sbrk_r+0x1a>
 80080ec:	682b      	ldr	r3, [r5, #0]
 80080ee:	b103      	cbz	r3, 80080f2 <_sbrk_r+0x1a>
 80080f0:	6023      	str	r3, [r4, #0]
 80080f2:	bd38      	pop	{r3, r4, r5, pc}
 80080f4:	20001218 	.word	0x20001218

080080f8 <_init>:
 80080f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080fa:	bf00      	nop
 80080fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080fe:	bc08      	pop	{r3}
 8008100:	469e      	mov	lr, r3
 8008102:	4770      	bx	lr

08008104 <_fini>:
 8008104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008106:	bf00      	nop
 8008108:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800810a:	bc08      	pop	{r3}
 800810c:	469e      	mov	lr, r3
 800810e:	4770      	bx	lr
