// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_load_conv2_params (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv2_weights_local_0_0_address1,
        conv2_weights_local_0_0_ce1,
        conv2_weights_local_0_0_we1,
        conv2_weights_local_0_0_d1,
        conv2_weights_local_0_1_address1,
        conv2_weights_local_0_1_ce1,
        conv2_weights_local_0_1_we1,
        conv2_weights_local_0_1_d1,
        conv2_weights_local_1_0_address1,
        conv2_weights_local_1_0_ce1,
        conv2_weights_local_1_0_we1,
        conv2_weights_local_1_0_d1,
        conv2_weights_local_1_1_address1,
        conv2_weights_local_1_1_ce1,
        conv2_weights_local_1_1_we1,
        conv2_weights_local_1_1_d1,
        conv2_biases_local_address1,
        conv2_biases_local_ce1,
        conv2_biases_local_we1,
        conv2_biases_local_d1,
        m_axi_gmem_w2_AWVALID,
        m_axi_gmem_w2_AWREADY,
        m_axi_gmem_w2_AWADDR,
        m_axi_gmem_w2_AWID,
        m_axi_gmem_w2_AWLEN,
        m_axi_gmem_w2_AWSIZE,
        m_axi_gmem_w2_AWBURST,
        m_axi_gmem_w2_AWLOCK,
        m_axi_gmem_w2_AWCACHE,
        m_axi_gmem_w2_AWPROT,
        m_axi_gmem_w2_AWQOS,
        m_axi_gmem_w2_AWREGION,
        m_axi_gmem_w2_AWUSER,
        m_axi_gmem_w2_WVALID,
        m_axi_gmem_w2_WREADY,
        m_axi_gmem_w2_WDATA,
        m_axi_gmem_w2_WSTRB,
        m_axi_gmem_w2_WLAST,
        m_axi_gmem_w2_WID,
        m_axi_gmem_w2_WUSER,
        m_axi_gmem_w2_ARVALID,
        m_axi_gmem_w2_ARREADY,
        m_axi_gmem_w2_ARADDR,
        m_axi_gmem_w2_ARID,
        m_axi_gmem_w2_ARLEN,
        m_axi_gmem_w2_ARSIZE,
        m_axi_gmem_w2_ARBURST,
        m_axi_gmem_w2_ARLOCK,
        m_axi_gmem_w2_ARCACHE,
        m_axi_gmem_w2_ARPROT,
        m_axi_gmem_w2_ARQOS,
        m_axi_gmem_w2_ARREGION,
        m_axi_gmem_w2_ARUSER,
        m_axi_gmem_w2_RVALID,
        m_axi_gmem_w2_RREADY,
        m_axi_gmem_w2_RDATA,
        m_axi_gmem_w2_RLAST,
        m_axi_gmem_w2_RID,
        m_axi_gmem_w2_RFIFONUM,
        m_axi_gmem_w2_RUSER,
        m_axi_gmem_w2_RRESP,
        m_axi_gmem_w2_BVALID,
        m_axi_gmem_w2_BREADY,
        m_axi_gmem_w2_BRESP,
        m_axi_gmem_w2_BID,
        m_axi_gmem_w2_BUSER,
        conv2_weights,
        conv2_biases
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_state2 = 13'd2;
parameter    ap_ST_fsm_state3 = 13'd4;
parameter    ap_ST_fsm_state4 = 13'd8;
parameter    ap_ST_fsm_state5 = 13'd16;
parameter    ap_ST_fsm_state6 = 13'd32;
parameter    ap_ST_fsm_state7 = 13'd64;
parameter    ap_ST_fsm_state8 = 13'd128;
parameter    ap_ST_fsm_state9 = 13'd256;
parameter    ap_ST_fsm_state10 = 13'd512;
parameter    ap_ST_fsm_state11 = 13'd1024;
parameter    ap_ST_fsm_state12 = 13'd2048;
parameter    ap_ST_fsm_state13 = 13'd4096;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] conv2_weights_local_0_0_address1;
output   conv2_weights_local_0_0_ce1;
output   conv2_weights_local_0_0_we1;
output  [31:0] conv2_weights_local_0_0_d1;
output  [8:0] conv2_weights_local_0_1_address1;
output   conv2_weights_local_0_1_ce1;
output   conv2_weights_local_0_1_we1;
output  [31:0] conv2_weights_local_0_1_d1;
output  [8:0] conv2_weights_local_1_0_address1;
output   conv2_weights_local_1_0_ce1;
output   conv2_weights_local_1_0_we1;
output  [31:0] conv2_weights_local_1_0_d1;
output  [8:0] conv2_weights_local_1_1_address1;
output   conv2_weights_local_1_1_ce1;
output   conv2_weights_local_1_1_we1;
output  [31:0] conv2_weights_local_1_1_d1;
output  [4:0] conv2_biases_local_address1;
output   conv2_biases_local_ce1;
output   conv2_biases_local_we1;
output  [31:0] conv2_biases_local_d1;
output   m_axi_gmem_w2_AWVALID;
input   m_axi_gmem_w2_AWREADY;
output  [63:0] m_axi_gmem_w2_AWADDR;
output  [0:0] m_axi_gmem_w2_AWID;
output  [31:0] m_axi_gmem_w2_AWLEN;
output  [2:0] m_axi_gmem_w2_AWSIZE;
output  [1:0] m_axi_gmem_w2_AWBURST;
output  [1:0] m_axi_gmem_w2_AWLOCK;
output  [3:0] m_axi_gmem_w2_AWCACHE;
output  [2:0] m_axi_gmem_w2_AWPROT;
output  [3:0] m_axi_gmem_w2_AWQOS;
output  [3:0] m_axi_gmem_w2_AWREGION;
output  [0:0] m_axi_gmem_w2_AWUSER;
output   m_axi_gmem_w2_WVALID;
input   m_axi_gmem_w2_WREADY;
output  [31:0] m_axi_gmem_w2_WDATA;
output  [3:0] m_axi_gmem_w2_WSTRB;
output   m_axi_gmem_w2_WLAST;
output  [0:0] m_axi_gmem_w2_WID;
output  [0:0] m_axi_gmem_w2_WUSER;
output   m_axi_gmem_w2_ARVALID;
input   m_axi_gmem_w2_ARREADY;
output  [63:0] m_axi_gmem_w2_ARADDR;
output  [0:0] m_axi_gmem_w2_ARID;
output  [31:0] m_axi_gmem_w2_ARLEN;
output  [2:0] m_axi_gmem_w2_ARSIZE;
output  [1:0] m_axi_gmem_w2_ARBURST;
output  [1:0] m_axi_gmem_w2_ARLOCK;
output  [3:0] m_axi_gmem_w2_ARCACHE;
output  [2:0] m_axi_gmem_w2_ARPROT;
output  [3:0] m_axi_gmem_w2_ARQOS;
output  [3:0] m_axi_gmem_w2_ARREGION;
output  [0:0] m_axi_gmem_w2_ARUSER;
input   m_axi_gmem_w2_RVALID;
output   m_axi_gmem_w2_RREADY;
input  [31:0] m_axi_gmem_w2_RDATA;
input   m_axi_gmem_w2_RLAST;
input  [0:0] m_axi_gmem_w2_RID;
input  [8:0] m_axi_gmem_w2_RFIFONUM;
input  [0:0] m_axi_gmem_w2_RUSER;
input  [1:0] m_axi_gmem_w2_RRESP;
input   m_axi_gmem_w2_BVALID;
output   m_axi_gmem_w2_BREADY;
input  [1:0] m_axi_gmem_w2_BRESP;
input  [0:0] m_axi_gmem_w2_BID;
input  [0:0] m_axi_gmem_w2_BUSER;
input  [63:0] conv2_weights;
input  [63:0] conv2_biases;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg conv2_biases_local_ce1;
reg conv2_biases_local_we1;
reg m_axi_gmem_w2_ARVALID;
reg[63:0] m_axi_gmem_w2_ARADDR;
reg[0:0] m_axi_gmem_w2_ARID;
reg[31:0] m_axi_gmem_w2_ARLEN;
reg[2:0] m_axi_gmem_w2_ARSIZE;
reg[1:0] m_axi_gmem_w2_ARBURST;
reg[1:0] m_axi_gmem_w2_ARLOCK;
reg[3:0] m_axi_gmem_w2_ARCACHE;
reg[2:0] m_axi_gmem_w2_ARPROT;
reg[3:0] m_axi_gmem_w2_ARQOS;
reg[3:0] m_axi_gmem_w2_ARREGION;
reg[0:0] m_axi_gmem_w2_ARUSER;
reg m_axi_gmem_w2_RREADY;

(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gmem_w2_blk_n_AR;
wire    ap_CS_fsm_state3;
reg    gmem_w2_blk_n_R;
wire    ap_CS_fsm_state11;
reg   [61:0] trunc_ln_reg_249;
wire  signed [62:0] sext_ln161_fu_162_p1;
reg  signed [62:0] sext_ln161_reg_254;
reg   [5:0] i_2_reg_259;
wire    ap_CS_fsm_state2;
wire   [4:0] trunc_ln161_fu_174_p1;
reg   [4:0] trunc_ln161_reg_266;
reg   [63:0] gmem_w2_addr_reg_275;
wire   [0:0] icmp_ln161_fu_178_p2;
reg   [31:0] gmem_w2_addr_read_reg_281;
wire   [0:0] trunc_ln161_2_fu_218_p1;
reg   [0:0] trunc_ln161_2_reg_286;
wire    ap_CS_fsm_state12;
wire   [10:0] shl_ln_fu_222_p3;
reg   [10:0] shl_ln_reg_291;
reg   [0:0] tmp_reg_296;
wire    grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_ap_start;
wire    grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_ap_done;
wire    grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_ap_idle;
wire    grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_ap_ready;
wire    grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_AWVALID;
wire   [63:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_AWADDR;
wire   [0:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_AWID;
wire   [31:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_AWLEN;
wire   [2:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_AWSIZE;
wire   [1:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_AWBURST;
wire   [1:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_AWLOCK;
wire   [3:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_AWCACHE;
wire   [2:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_AWPROT;
wire   [3:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_AWQOS;
wire   [3:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_AWREGION;
wire   [0:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_AWUSER;
wire    grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_WVALID;
wire   [31:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_WDATA;
wire   [3:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_WSTRB;
wire    grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_WLAST;
wire   [0:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_WID;
wire   [0:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_WUSER;
wire    grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARVALID;
wire   [63:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARADDR;
wire   [0:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARID;
wire   [31:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARLEN;
wire   [2:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARSIZE;
wire   [1:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARBURST;
wire   [1:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARLOCK;
wire   [3:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARCACHE;
wire   [2:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARPROT;
wire   [3:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARQOS;
wire   [3:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARREGION;
wire   [0:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARUSER;
wire    grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_RREADY;
wire    grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_BREADY;
wire   [8:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_0_0_address1;
wire    grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_0_0_ce1;
wire    grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_0_0_we1;
wire   [31:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_0_0_d1;
wire   [8:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_0_1_address1;
wire    grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_0_1_ce1;
wire    grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_0_1_we1;
wire   [31:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_0_1_d1;
wire   [8:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_1_0_address1;
wire    grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_1_0_ce1;
wire    grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_1_0_we1;
wire   [31:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_1_0_d1;
wire   [8:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_1_1_address1;
wire    grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_1_1_ce1;
wire    grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_1_1_we1;
wire   [31:0] grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_1_1_d1;
reg    grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_ap_start_reg;
wire    ap_CS_fsm_state13;
wire   [63:0] zext_ln161_fu_214_p1;
wire  signed [63:0] sext_ln162_fu_199_p1;
reg   [5:0] i_fu_78;
wire   [5:0] add_ln161_fu_184_p2;
wire   [61:0] trunc_ln161_1_fu_152_p4;
wire   [62:0] zext_ln161_1_fu_190_p1;
wire   [62:0] add_ln162_fu_194_p2;
reg   [12:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'd1;
#0 grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_ap_start_reg = 1'b0;
end

srcnn_load_conv2_params_Pipeline_VITIS_LOOP_163_2 grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_ap_start),
    .ap_done(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_ap_done),
    .ap_idle(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_ap_idle),
    .ap_ready(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_ap_ready),
    .m_axi_gmem_w2_AWVALID(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_AWVALID),
    .m_axi_gmem_w2_AWREADY(1'b0),
    .m_axi_gmem_w2_AWADDR(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_AWADDR),
    .m_axi_gmem_w2_AWID(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_AWID),
    .m_axi_gmem_w2_AWLEN(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_AWLEN),
    .m_axi_gmem_w2_AWSIZE(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_AWSIZE),
    .m_axi_gmem_w2_AWBURST(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_AWBURST),
    .m_axi_gmem_w2_AWLOCK(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_AWLOCK),
    .m_axi_gmem_w2_AWCACHE(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_AWCACHE),
    .m_axi_gmem_w2_AWPROT(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_AWPROT),
    .m_axi_gmem_w2_AWQOS(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_AWQOS),
    .m_axi_gmem_w2_AWREGION(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_AWREGION),
    .m_axi_gmem_w2_AWUSER(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_AWUSER),
    .m_axi_gmem_w2_WVALID(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_WVALID),
    .m_axi_gmem_w2_WREADY(1'b0),
    .m_axi_gmem_w2_WDATA(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_WDATA),
    .m_axi_gmem_w2_WSTRB(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_WSTRB),
    .m_axi_gmem_w2_WLAST(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_WLAST),
    .m_axi_gmem_w2_WID(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_WID),
    .m_axi_gmem_w2_WUSER(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_WUSER),
    .m_axi_gmem_w2_ARVALID(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARVALID),
    .m_axi_gmem_w2_ARREADY(m_axi_gmem_w2_ARREADY),
    .m_axi_gmem_w2_ARADDR(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARADDR),
    .m_axi_gmem_w2_ARID(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARID),
    .m_axi_gmem_w2_ARLEN(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARLEN),
    .m_axi_gmem_w2_ARSIZE(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARSIZE),
    .m_axi_gmem_w2_ARBURST(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARBURST),
    .m_axi_gmem_w2_ARLOCK(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARLOCK),
    .m_axi_gmem_w2_ARCACHE(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARCACHE),
    .m_axi_gmem_w2_ARPROT(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARPROT),
    .m_axi_gmem_w2_ARQOS(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARQOS),
    .m_axi_gmem_w2_ARREGION(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARREGION),
    .m_axi_gmem_w2_ARUSER(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARUSER),
    .m_axi_gmem_w2_RVALID(m_axi_gmem_w2_RVALID),
    .m_axi_gmem_w2_RREADY(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_RREADY),
    .m_axi_gmem_w2_RDATA(m_axi_gmem_w2_RDATA),
    .m_axi_gmem_w2_RLAST(m_axi_gmem_w2_RLAST),
    .m_axi_gmem_w2_RID(m_axi_gmem_w2_RID),
    .m_axi_gmem_w2_RFIFONUM(m_axi_gmem_w2_RFIFONUM),
    .m_axi_gmem_w2_RUSER(m_axi_gmem_w2_RUSER),
    .m_axi_gmem_w2_RRESP(m_axi_gmem_w2_RRESP),
    .m_axi_gmem_w2_BVALID(1'b0),
    .m_axi_gmem_w2_BREADY(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_BREADY),
    .m_axi_gmem_w2_BRESP(2'd0),
    .m_axi_gmem_w2_BID(1'd0),
    .m_axi_gmem_w2_BUSER(1'd0),
    .i(trunc_ln161_reg_266),
    .trunc_ln165(tmp_reg_296),
    .conv2_weights_local_0_0_address1(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_0_0_address1),
    .conv2_weights_local_0_0_ce1(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_0_0_ce1),
    .conv2_weights_local_0_0_we1(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_0_0_we1),
    .conv2_weights_local_0_0_d1(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_0_0_d1),
    .conv2_weights_local_0_1_address1(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_0_1_address1),
    .conv2_weights_local_0_1_ce1(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_0_1_ce1),
    .conv2_weights_local_0_1_we1(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_0_1_we1),
    .conv2_weights_local_0_1_d1(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_0_1_d1),
    .conv2_weights_local_1_0_address1(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_1_0_address1),
    .conv2_weights_local_1_0_ce1(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_1_0_ce1),
    .conv2_weights_local_1_0_we1(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_1_0_we1),
    .conv2_weights_local_1_0_d1(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_1_0_d1),
    .conv2_weights_local_1_1_address1(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_1_1_address1),
    .conv2_weights_local_1_1_ce1(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_1_1_ce1),
    .conv2_weights_local_1_1_we1(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_1_1_we1),
    .conv2_weights_local_1_1_d1(grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_1_1_d1),
    .zext_ln161_2(shl_ln_reg_291),
    .sext_ln161(trunc_ln_reg_249),
    .trunc_ln161_2(trunc_ln161_2_reg_286)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_ap_start_reg <= 1'b1;
        end else if ((grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_ap_ready == 1'b1)) begin
            grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_78 <= 6'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln161_fu_178_p2 == 1'd0))) begin
        i_fu_78 <= add_ln161_fu_184_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        gmem_w2_addr_read_reg_281 <= m_axi_gmem_w2_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln161_fu_178_p2 == 1'd0))) begin
        gmem_w2_addr_reg_275 <= sext_ln162_fu_199_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_2_reg_259 <= i_fu_78;
        trunc_ln161_reg_266 <= trunc_ln161_fu_174_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sext_ln161_reg_254 <= sext_ln161_fu_162_p1;
        trunc_ln_reg_249 <= {{conv2_weights[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        shl_ln_reg_291[10 : 6] <= shl_ln_fu_222_p3[10 : 6];
        tmp_reg_296 <= i_2_reg_259[32'd1];
        trunc_ln161_2_reg_286 <= trunc_ln161_2_fu_218_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_w2_RVALID == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_w2_ARREADY == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln161_fu_178_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln161_fu_178_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv2_biases_local_ce1 = 1'b1;
    end else begin
        conv2_biases_local_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv2_biases_local_we1 = 1'b1;
    end else begin
        conv2_biases_local_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        gmem_w2_blk_n_AR = m_axi_gmem_w2_ARREADY;
    end else begin
        gmem_w2_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        gmem_w2_blk_n_R = m_axi_gmem_w2_RVALID;
    end else begin
        gmem_w2_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((m_axi_gmem_w2_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_w2_ARADDR = gmem_w2_addr_reg_275;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_w2_ARADDR = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARADDR;
    end else begin
        m_axi_gmem_w2_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_w2_ARBURST = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARBURST;
    end else begin
        m_axi_gmem_w2_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_w2_ARCACHE = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARCACHE;
    end else begin
        m_axi_gmem_w2_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_w2_ARID = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARID;
    end else begin
        m_axi_gmem_w2_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_w2_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_w2_ARLEN = 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_w2_ARLEN = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARLEN;
    end else begin
        m_axi_gmem_w2_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_w2_ARLOCK = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARLOCK;
    end else begin
        m_axi_gmem_w2_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_w2_ARPROT = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARPROT;
    end else begin
        m_axi_gmem_w2_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_w2_ARQOS = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARQOS;
    end else begin
        m_axi_gmem_w2_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_w2_ARREGION = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARREGION;
    end else begin
        m_axi_gmem_w2_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_w2_ARSIZE = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARSIZE;
    end else begin
        m_axi_gmem_w2_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_w2_ARUSER = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARUSER;
    end else begin
        m_axi_gmem_w2_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_w2_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_w2_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_w2_ARVALID = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_ARVALID;
    end else begin
        m_axi_gmem_w2_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (m_axi_gmem_w2_RVALID == 1'b1))) begin
        m_axi_gmem_w2_RREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_w2_RREADY = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_m_axi_gmem_w2_RREADY;
    end else begin
        m_axi_gmem_w2_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln161_fu_178_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((m_axi_gmem_w2_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (m_axi_gmem_w2_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln161_fu_184_p2 = (i_fu_78 + 6'd1);

assign add_ln162_fu_194_p2 = ($signed(sext_ln161_reg_254) + $signed(zext_ln161_1_fu_190_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign conv2_biases_local_address1 = zext_ln161_fu_214_p1;

assign conv2_biases_local_d1 = gmem_w2_addr_read_reg_281;

assign conv2_weights_local_0_0_address1 = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_0_0_address1;

assign conv2_weights_local_0_0_ce1 = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_0_0_ce1;

assign conv2_weights_local_0_0_d1 = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_0_0_d1;

assign conv2_weights_local_0_0_we1 = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_0_0_we1;

assign conv2_weights_local_0_1_address1 = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_0_1_address1;

assign conv2_weights_local_0_1_ce1 = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_0_1_ce1;

assign conv2_weights_local_0_1_d1 = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_0_1_d1;

assign conv2_weights_local_0_1_we1 = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_0_1_we1;

assign conv2_weights_local_1_0_address1 = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_1_0_address1;

assign conv2_weights_local_1_0_ce1 = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_1_0_ce1;

assign conv2_weights_local_1_0_d1 = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_1_0_d1;

assign conv2_weights_local_1_0_we1 = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_1_0_we1;

assign conv2_weights_local_1_1_address1 = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_1_1_address1;

assign conv2_weights_local_1_1_ce1 = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_1_1_ce1;

assign conv2_weights_local_1_1_d1 = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_1_1_d1;

assign conv2_weights_local_1_1_we1 = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_conv2_weights_local_1_1_we1;

assign grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_ap_start = grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_ap_start_reg;

assign icmp_ln161_fu_178_p2 = ((i_fu_78 == 6'd32) ? 1'b1 : 1'b0);

assign m_axi_gmem_w2_AWADDR = 64'd0;

assign m_axi_gmem_w2_AWBURST = 2'd0;

assign m_axi_gmem_w2_AWCACHE = 4'd0;

assign m_axi_gmem_w2_AWID = 1'd0;

assign m_axi_gmem_w2_AWLEN = 32'd0;

assign m_axi_gmem_w2_AWLOCK = 2'd0;

assign m_axi_gmem_w2_AWPROT = 3'd0;

assign m_axi_gmem_w2_AWQOS = 4'd0;

assign m_axi_gmem_w2_AWREGION = 4'd0;

assign m_axi_gmem_w2_AWSIZE = 3'd0;

assign m_axi_gmem_w2_AWUSER = 1'd0;

assign m_axi_gmem_w2_AWVALID = 1'b0;

assign m_axi_gmem_w2_BREADY = 1'b0;

assign m_axi_gmem_w2_WDATA = 32'd0;

assign m_axi_gmem_w2_WID = 1'd0;

assign m_axi_gmem_w2_WLAST = 1'b0;

assign m_axi_gmem_w2_WSTRB = 4'd0;

assign m_axi_gmem_w2_WUSER = 1'd0;

assign m_axi_gmem_w2_WVALID = 1'b0;

assign sext_ln161_fu_162_p1 = $signed(trunc_ln161_1_fu_152_p4);

assign sext_ln162_fu_199_p1 = $signed(add_ln162_fu_194_p2);

assign shl_ln_fu_222_p3 = {{trunc_ln161_reg_266}, {6'd0}};

assign trunc_ln161_1_fu_152_p4 = {{conv2_biases[63:2]}};

assign trunc_ln161_2_fu_218_p1 = i_2_reg_259[0:0];

assign trunc_ln161_fu_174_p1 = i_fu_78[4:0];

assign zext_ln161_1_fu_190_p1 = i_fu_78;

assign zext_ln161_fu_214_p1 = i_2_reg_259;

always @ (posedge ap_clk) begin
    shl_ln_reg_291[5:0] <= 6'b000000;
end

endmodule //srcnn_load_conv2_params
