{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1551901310633 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SimpleCompArch EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SimpleCompArch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1551901310711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1551901310758 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1551901310758 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1551901311054 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551901311148 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551901311148 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551901311148 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551901311148 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551901311148 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551901311148 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551901311148 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551901311148 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551901311148 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1551901311148 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 1616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1551901311163 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 1618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1551901311163 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 1620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1551901311163 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 1622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1551901311163 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 1624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1551901311163 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1551901311163 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1551901311163 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1551901311273 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1551901311943 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1551901312193 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SimpleCompArch.sdc " "Synopsys Design Constraints File file not found: 'SimpleCompArch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1551901312193 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1551901312193 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1551901312209 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1551901312209 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1551901312209 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1551901312209 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551901312209 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551901312209 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl " "   1.000 CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551901312209 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      sys_clk " "   1.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551901312209 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1551901312209 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551901312287 ""}  } { { "SimpleCompArch.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/SimpleCompArch.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 1612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551901312287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl  " "Automatically promoted node CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551901312287 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|Selector32~0 " "Destination node CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|Selector32~0" {  } { { "controller.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/controller.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 1251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551901312287 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1551901312287 ""}  } { { "controller.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/controller.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551901312287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node sys_rst~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551901312287 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|RFr1e_ctrl " "Destination node CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|RFr1e_ctrl" {  } { { "controller.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/controller.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551901312287 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|RFr2e_ctrl " "Destination node CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|RFr2e_ctrl" {  } { { "controller.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/controller.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551901312287 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[0\] " "Destination node CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[0\]" {  } { { "controller.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/controller.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551901312287 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[1\] " "Destination node CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[1\]" {  } { { "controller.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/controller.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551901312287 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|RFwa_ctrl\[0\]~0 " "Destination node CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|RFwa_ctrl\[0\]~0" {  } { { "controller.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/controller.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551901312287 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|RFr1a_ctrl\[0\]~0 " "Destination node CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|RFr1a_ctrl\[0\]~0" {  } { { "controller.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/controller.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551901312287 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|RFr2a_ctrl\[0\]~0 " "Destination node CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|RFr2a_ctrl\[0\]~0" {  } { { "controller.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/controller.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551901312287 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1551901312287 ""}  } { { "SimpleCompArch.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/SimpleCompArch.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 1613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551901312287 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1551901312536 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1551901312536 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1551901312536 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551901312536 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551901312536 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1551901312536 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1551901312536 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1551901312536 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1551901312560 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1551901312562 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1551901312562 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "99 unused 3.3V 0 99 0 " "Number of I/O pins in group: 99 (unused VREF, 3.3V VCCIO, 0 input, 99 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1551901312565 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1551901312565 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1551901312565 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1551901312566 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1551901312566 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1551901312566 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1551901312566 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1551901312566 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1551901312566 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1551901312566 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1551901312566 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1551901312566 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1551901312566 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551901312753 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1551901312768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1551901314640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551901314843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1551901314890 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1551901316918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551901316918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1551901317214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X34_Y49 X45_Y60 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X34_Y49 to location X45_Y60" {  } { { "loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X34_Y49 to location X45_Y60"} { { 12 { 0 ""} 34 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1551901319944 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1551901319944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551901320553 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1551901320662 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1551901320677 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1551901320958 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1551901320958 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1551901321208 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551901321645 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "18 Cyclone IV E " "18 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[0\] 3.3-V LVTTL G19 " "Pin sys_output\[0\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { sys_output[0] } } } { "SimpleCompArch.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551901322081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[1\] 3.3-V LVTTL E17 " "Pin sys_output\[1\] uses I/O standard 3.3-V LVTTL at E17" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { sys_output[1] } } } { "SimpleCompArch.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551901322081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[2\] 3.3-V LVTTL L5 " "Pin sys_output\[2\] uses I/O standard 3.3-V LVTTL at L5" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { sys_output[2] } } } { "SimpleCompArch.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551901322081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[3\] 3.3-V LVTTL J17 " "Pin sys_output\[3\] uses I/O standard 3.3-V LVTTL at J17" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { sys_output[3] } } } { "SimpleCompArch.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551901322081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[4\] 3.3-V LVTTL K3 " "Pin sys_output\[4\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { sys_output[4] } } } { "SimpleCompArch.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551901322081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[5\] 3.3-V LVTTL E8 " "Pin sys_output\[5\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { sys_output[5] } } } { "SimpleCompArch.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551901322081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[6\] 3.3-V LVTTL H17 " "Pin sys_output\[6\] uses I/O standard 3.3-V LVTTL at H17" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { sys_output[6] } } } { "SimpleCompArch.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551901322081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[7\] 3.3-V LVTTL G2 " "Pin sys_output\[7\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { sys_output[7] } } } { "SimpleCompArch.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551901322081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[8\] 3.3-V LVTTL C7 " "Pin sys_output\[8\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { sys_output[8] } } } { "SimpleCompArch.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551901322081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[9\] 3.3-V LVTTL F17 " "Pin sys_output\[9\] uses I/O standard 3.3-V LVTTL at F17" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { sys_output[9] } } } { "SimpleCompArch.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551901322081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[10\] 3.3-V LVTTL E7 " "Pin sys_output\[10\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { sys_output[10] } } } { "SimpleCompArch.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551901322081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[11\] 3.3-V LVTTL F8 " "Pin sys_output\[11\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { sys_output[11] } } } { "SimpleCompArch.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551901322081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[12\] 3.3-V LVTTL C9 " "Pin sys_output\[12\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { sys_output[12] } } } { "SimpleCompArch.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551901322081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[13\] 3.3-V LVTTL C11 " "Pin sys_output\[13\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { sys_output[13] } } } { "SimpleCompArch.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551901322081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[14\] 3.3-V LVTTL H8 " "Pin sys_output\[14\] uses I/O standard 3.3-V LVTTL at H8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { sys_output[14] } } } { "SimpleCompArch.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551901322081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[15\] 3.3-V LVTTL C8 " "Pin sys_output\[15\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { sys_output[15] } } } { "SimpleCompArch.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551901322081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_clk 3.3-V LVTTL J1 " "Pin sys_clk uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { sys_clk } } } { "SimpleCompArch.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/SimpleCompArch.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551901322081 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_rst 3.3-V LVTTL Y2 " "Pin sys_rst uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { sys_rst } } } { "SimpleCompArch.vhd" "" { Text "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/SimpleCompArch.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551901322081 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1551901322081 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/output_files/SimpleCompArch.fit.smsg " "Generated suppressed messages file C:/Users/icrossle/Desktop/group7/SimpleCompArch2019/output_files/SimpleCompArch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1551901322175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1567 " "Peak virtual memory: 1567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551901322534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 15:42:02 2019 " "Processing ended: Wed Mar 06 15:42:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551901322534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551901322534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551901322534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1551901322534 ""}
