<html><body><samp><pre>
<!@TC:1657780362>
#Build: Synplify Pro (R) R-2021.03L-SP1, Build 093R, Aug 10 2021
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: TODOC-ECHO-LAPT

# Thu Jul 14 15:32:42 2022

#Implementation: impl1


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: TODOC-ECHO-LAPT

Implementation : impl1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1657780362> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: TODOC-ECHO-LAPT

Implementation : impl1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1657780362> | Running in 64-bit mode 
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\eidos\Desktop\verilog experiment\common\db\design\ci_if_cdc.v" (library work)
@I::"C:\Users\eidos\Desktop\verilog experiment\common\db\design\debounce.v" (library work)
@I::"C:\Users\eidos\Desktop\verilog experiment\common\db\design\fpga_clk_modules.v" (library work)
@I::"C:\Users\eidos\Desktop\verilog experiment\common\db\design\stim_cg_fsm.v" (library work)
@I::"C:\Users\eidos\Desktop\verilog experiment\common\db\top\ci_stim_fpga.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module ci_stim_fpga_wrapper
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v:494:7:494:10:@N:CG364:@XP_MSG">machxo2.v(494)</a><!@TM:1657780362> | Synthesizing module GSR in library work.
Running optimization stage 1 on GSR .......
Finished optimization stage 1 on GSR (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 93MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v:1793:7:1793:11:@N:CG364:@XP_MSG">machxo2.v(1793)</a><!@TM:1657780362> | Synthesizing module OSCH in library work.
Running optimization stage 1 on OSCH .......
Finished optimization stage 1 on OSCH (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 93MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\design\ci_if_cdc.v:2:7:2:16:@N:CG364:@XP_MSG">ci_if_cdc.v(2)</a><!@TM:1657780362> | Synthesizing module ci_if_cdc in library work.
Running optimization stage 1 on ci_if_cdc .......
Finished optimization stage 1 on ci_if_cdc (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\design\stim_cg_fsm.v:16:7:16:18:@N:CG364:@XP_MSG">stim_cg_fsm.v(16)</a><!@TM:1657780362> | Synthesizing module stim_cg_fsm in library work.
Running optimization stage 1 on stim_cg_fsm .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\design\stim_cg_fsm.v:839:1:839:7:@W:CL169:@XP_MSG">stim_cg_fsm.v(839)</a><!@TM:1657780362> | Pruning unused register r_cb_phase. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\design\stim_cg_fsm.v:781:1:781:7:@W:CL190:@XP_MSG">stim_cg_fsm.v(781)</a><!@TM:1657780362> | Optimizing register bit r_interval_value[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\design\stim_cg_fsm.v:781:1:781:7:@W:CL190:@XP_MSG">stim_cg_fsm.v(781)</a><!@TM:1657780362> | Optimizing register bit r_interval_value[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\design\stim_cg_fsm.v:781:1:781:7:@W:CL190:@XP_MSG">stim_cg_fsm.v(781)</a><!@TM:1657780362> | Optimizing register bit r_interval_value[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\design\stim_cg_fsm.v:781:1:781:7:@W:CL190:@XP_MSG">stim_cg_fsm.v(781)</a><!@TM:1657780362> | Optimizing register bit r_interval_value[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\design\stim_cg_fsm.v:781:1:781:7:@W:CL190:@XP_MSG">stim_cg_fsm.v(781)</a><!@TM:1657780362> | Optimizing register bit r_interval_value[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\design\stim_cg_fsm.v:781:1:781:7:@W:CL279:@XP_MSG">stim_cg_fsm.v(781)</a><!@TM:1657780362> | Pruning register bits 7 to 4 of r_interval_value[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\design\stim_cg_fsm.v:781:1:781:7:@W:CL260:@XP_MSG">stim_cg_fsm.v(781)</a><!@TM:1657780362> | Pruning register bit 2 of r_interval_value[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on stim_cg_fsm (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\design\debounce.v:1:7:1:15:@N:CG364:@XP_MSG">debounce.v(1)</a><!@TM:1657780362> | Synthesizing module debounce in library work.
Running optimization stage 1 on debounce .......
Finished optimization stage 1 on debounce (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\design\fpga_clk_modules.v:1:7:1:15:@N:CG364:@XP_MSG">fpga_clk_modules.v(1)</a><!@TM:1657780362> | Synthesizing module div4_clk in library work.
Running optimization stage 1 on div4_clk .......
Finished optimization stage 1 on div4_clk (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\design\fpga_clk_modules.v:36:7:36:16:@N:CG364:@XP_MSG">fpga_clk_modules.v(36)</a><!@TM:1657780362> | Synthesizing module div64_clk in library work.
Running optimization stage 1 on div64_clk .......
Finished optimization stage 1 on div64_clk (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\design\fpga_clk_modules.v:71:7:71:15:@N:CG364:@XP_MSG">fpga_clk_modules.v(71)</a><!@TM:1657780362> | Synthesizing module div2_clk in library work.
Running optimization stage 1 on div2_clk .......
Finished optimization stage 1 on div2_clk (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\top\ci_stim_fpga.v:12:7:12:27:@N:CG364:@XP_MSG">ci_stim_fpga.v(12)</a><!@TM:1657780362> | Synthesizing module ci_stim_fpga_wrapper in library work.
Running optimization stage 1 on ci_stim_fpga_wrapper .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\top\ci_stim_fpga.v:639:10:639:25:@W:CL168:@XP_MSG">ci_stim_fpga.v(639)</a><!@TM:1657780362> | Removing instance u_div64x4x4_clk because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\top\ci_stim_fpga.v:633:10:633:23:@W:CL168:@XP_MSG">ci_stim_fpga.v(633)</a><!@TM:1657780362> | Removing instance u_div64x4_clk because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL259:@XP_HELP">CL259</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\top\ci_stim_fpga.v:680:19:680:23:@W:CL259:@XP_MSG">ci_stim_fpga.v(680)</a><!@TM:1657780362> | Duplicate LOC attributes found on net</font>
<font color=#A52A2A>@W:<a href="@W:CL259:@XP_HELP">CL259</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\top\ci_stim_fpga.v:680:19:680:23:@W:CL259:@XP_MSG">ci_stim_fpga.v(680)</a><!@TM:1657780362> | Duplicate LOC attributes found on net</font>
Finished optimization stage 1 on ci_stim_fpga_wrapper (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on ci_stim_fpga_wrapper .......
Finished optimization stage 2 on ci_stim_fpga_wrapper (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 105MB)
Running optimization stage 2 on div2_clk .......
Finished optimization stage 2 on div2_clk (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 105MB)
Running optimization stage 2 on div64_clk .......
Finished optimization stage 2 on div64_clk (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 105MB)
Running optimization stage 2 on div4_clk .......
Finished optimization stage 2 on div4_clk (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 105MB)
Running optimization stage 2 on debounce .......
Finished optimization stage 2 on debounce (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 105MB)
Running optimization stage 2 on stim_cg_fsm .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\design\stim_cg_fsm.v:576:1:576:7:@N:CL201:@XP_MSG">stim_cg_fsm.v(576)</a><!@TM:1657780362> | Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\design\stim_cg_fsm.v:781:1:781:7:@W:CL190:@XP_MSG">stim_cg_fsm.v(781)</a><!@TM:1657780362> | Optimizing register bit r_interval_value[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\design\stim_cg_fsm.v:781:1:781:7:@W:CL190:@XP_MSG">stim_cg_fsm.v(781)</a><!@TM:1657780362> | Optimizing register bit r_interval_value[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\design\stim_cg_fsm.v:781:1:781:7:@W:CL190:@XP_MSG">stim_cg_fsm.v(781)</a><!@TM:1657780362> | Optimizing register bit r_cb_on_0 to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\design\stim_cg_fsm.v:781:1:781:7:@W:CL190:@XP_MSG">stim_cg_fsm.v(781)</a><!@TM:1657780362> | Optimizing register bit r_cb_on_1 to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\design\stim_cg_fsm.v:781:1:781:7:@W:CL260:@XP_MSG">stim_cg_fsm.v(781)</a><!@TM:1657780362> | Pruning register bit 1 of r_interval_value[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\design\stim_cg_fsm.v:781:1:781:7:@W:CL169:@XP_MSG">stim_cg_fsm.v(781)</a><!@TM:1657780362> | Pruning unused register r_interval_value[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\design\stim_cg_fsm.v:781:1:781:7:@W:CL169:@XP_MSG">stim_cg_fsm.v(781)</a><!@TM:1657780362> | Pruning unused register r_cb_on_0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\design\stim_cg_fsm.v:781:1:781:7:@W:CL169:@XP_MSG">stim_cg_fsm.v(781)</a><!@TM:1657780362> | Pruning unused register r_cb_on_1. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 2 on stim_cg_fsm (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 105MB)
Running optimization stage 2 on ci_if_cdc .......
Finished optimization stage 2 on ci_if_cdc (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 105MB)
Running optimization stage 2 on OSCH .......
Finished optimization stage 2 on OSCH (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 105MB)
Running optimization stage 2 on GSR .......
Finished optimization stage 2 on GSR (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 105MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 14 15:32:42 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: TODOC-ECHO-LAPT

Implementation : impl1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1657780362> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 88MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 14 15:32:42 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synwork\common_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 23MB peak: 24MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 14 15:32:42 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1657780362>

@A: : <!@TM:1657780362> | multi_srs_gen output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
<a name=compilerReport4_head></a>Linked File:  <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synlog\common_impl1_multi_srs_gen.srr:@XP_FILE">common_impl1_multi_srs_gen.srr</a>

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1657780362>

@A: : <!@TM:1657780362> | premap output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Premap Report
<a name=mapperReport5_head></a>Linked File:  <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synlog\common_impl1_premap.srr:@XP_FILE">common_impl1_premap.srr</a>

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1657780362>

@A: : <!@TM:1657780362> | fpga_mapper output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
<a name=mapperReport8_head></a>Linked File:  <a href="C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synlog\common_impl1_fpga_mapper.srr:@XP_FILE">common_impl1_fpga_mapper.srr</a>

</pre></samp></body></html>
