5 18 1fd81 3 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (generate2.1.vcd) 2 -o (generate2.1.cdd) 2 -v (generate2.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 generate2.1.v 1 19 1 
1 a 1 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
3 1 main.u$0 "main.u$0" 0 generate2.1.v 10 17 1 
