Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: nx3_audio.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "nx3_audio.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "nx3_audio"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : nx3_audio
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/ipcore_dir/SinCos.vhd" into library work
Parsing entity <SinCos>.
Parsing architecture <SinCos_a> of entity <sincos>.
Parsing VHDL file "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/note_to_frequency.vhd" into library work
Parsing entity <note_to_frequency>.
Parsing architecture <Behavioral> of entity <note_to_frequency>.
Parsing VHDL file "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/fmOperator.vhd" into library work
Parsing entity <fmOp>.
Parsing architecture <behavioural> of entity <fmop>.
Parsing VHDL file "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/uart_rx_interface.vhd" into library work
Parsing entity <uart_rx_interface>.
Parsing architecture <Behavioral> of entity <uart_rx_interface>.
Parsing VHDL file "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/UART_RX_CTRL.vhd" into library work
Parsing entity <UART_RX_CTRL>.
Parsing architecture <Behavioral> of entity <uart_rx_ctrl>.
Parsing VHDL file "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/pdmModule.vhd" into library work
Parsing entity <pdmModule>.
Parsing architecture <Behavioral> of entity <pdmmodule>.
Parsing VHDL file "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/MIDI_parser.vhd" into library work
Parsing entity <MIDI_parser>.
Parsing architecture <Behavioral> of entity <midi_parser>.
Parsing VHDL file "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/ipcore_dir/dcm.vhd" into library work
Parsing entity <dcm>.
Parsing architecture <xilinx> of entity <dcm>.
Parsing VHDL file "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/fmSynth.vhd" into library work
Parsing entity <fmSynth>.
Parsing architecture <Behavioral> of entity <fmsynth>.
Parsing VHDL file "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/display_driver.vhd" into library work
Parsing entity <display_driver>.
Parsing architecture <Behavioral> of entity <display_driver>.
Parsing VHDL file "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/counter.vhd" into library work
Parsing entity <counter>.
Parsing architecture <Behavioral> of entity <counter>.
Parsing VHDL file "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/btn_debounce.vhd" into library work
Parsing entity <btn_debounce>.
Parsing architecture <Behavioral> of entity <btn_debounce>.
Parsing VHDL file "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/audioClock.vhd" into library work
Parsing entity <audioClock>.
Parsing architecture <Behavioral> of entity <audioclock>.
Parsing VHDL file "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/nx3_audio.vhd" into library work
Parsing entity <nx3_audio>.
Parsing architecture <Behavioral> of entity <nx3_audio>.
Parsing VHDL file "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/ipcore_dir/dcm/example_design/dcm_exdes.vhd" into library work
Parsing entity <dcm_exdes>.
Parsing architecture <xilinx> of entity <dcm_exdes>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <nx3_audio> (architecture <Behavioral>) from library <work>.

Elaborating entity <dcm> (architecture <xilinx>) from library <work>.

Elaborating entity <audioClock> (architecture <Behavioral>) from library <work>.

Elaborating entity <display_driver> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/display_driver.vhd" Line 50. Case statement is complete. others clause is never selected

Elaborating entity <counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <btn_debounce> (architecture <Behavioral>) from library <work>.

Elaborating entity <UART_RX_CTRL> (architecture <Behavioral>) from library <work>.

Elaborating entity <uart_rx_interface> (architecture <Behavioral>) from library <work>.

Elaborating entity <MIDI_parser> (architecture <Behavioral>) from library <work>.

Elaborating entity <note_to_frequency> (architecture <Behavioral>) from library <work>.

Elaborating entity <fmSynth> (architecture <Behavioral>) from library <work>.

Elaborating entity <SinCos> (architecture <SinCos_a>) from library <work>.

Elaborating entity <fmOp> (architecture <behavioural>) from library <work>.

Elaborating entity <pdmModule> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/nx3_audio.vhd" Line 282. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/nx3_audio.vhd" Line 41: Net <frequency[23]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <nx3_audio>.
    Related source file is "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/nx3_audio.vhd".
WARNING:Xst:647 - Input <switches<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'frequency<23:15>', unconnected in block 'nx3_audio', is tied to its initial value (000000000).
    Found 8-bit register for signal <leds>.
    Found 4x4-bit Read Only RAM for signal <digit>
    Found 32x24-bit Read Only RAM for signal <_n0060>
    Found 2-bit 4-to-1 multiplexer for signal <mode> created at line 265.
    Found 4-bit 4-to-1 multiplexer for signal <num> created at line 265.
    Summary:
	inferred   2 RAM(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <nx3_audio> synthesized.

Synthesizing Unit <dcm>.
    Related source file is "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/ipcore_dir/dcm.vhd".
    Summary:
	no macro.
Unit <dcm> synthesized.

Synthesizing Unit <audioClock>.
    Related source file is "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/audioClock.vhd".
    Found 1-bit register for signal <clk_out2>.
    Found 3-bit register for signal <counter>.
    Found 3-bit adder for signal <counter[2]_GND_10_o_add_0_OUT> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <audioClock> synthesized.

Synthesizing Unit <display_driver>.
    Related source file is "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/display_driver.vhd".
    Found 64x8-bit Read Only RAM for signal <segs>
    Summary:
	inferred   1 RAM(s).
Unit <display_driver> synthesized.

Synthesizing Unit <counter>.
    Related source file is "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/counter.vhd".
        N = 15
    Found 15-bit register for signal <count>.
    Found 15-bit adder for signal <count[14]_GND_12_o_add_0_OUT> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
Unit <counter> synthesized.

Synthesizing Unit <btn_debounce>.
    Related source file is "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/btn_debounce.vhd".
    Found 16-bit register for signal <btn0_cntr>.
    Found 1-bit register for signal <btn1_reg>.
    Found 16-bit register for signal <btn1_cntr>.
    Found 1-bit register for signal <btn2_reg>.
    Found 16-bit register for signal <btn2_cntr>.
    Found 1-bit register for signal <btn3_reg>.
    Found 16-bit register for signal <btn3_cntr>.
    Found 1-bit register for signal <btn4_reg>.
    Found 16-bit register for signal <btn4_cntr>.
    Found 1-bit register for signal <btn0_reg>.
    Found 16-bit adder for signal <btn0_cntr[15]_GND_13_o_add_2_OUT> created at line 71.
    Found 16-bit adder for signal <btn1_cntr[15]_GND_13_o_add_8_OUT> created at line 95.
    Found 16-bit adder for signal <btn2_cntr[15]_GND_13_o_add_14_OUT> created at line 119.
    Found 16-bit adder for signal <btn3_cntr[15]_GND_13_o_add_20_OUT> created at line 143.
    Found 16-bit adder for signal <btn4_cntr[15]_GND_13_o_add_26_OUT> created at line 167.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  85 D-type flip-flop(s).
Unit <btn_debounce> synthesized.

Synthesizing Unit <UART_RX_CTRL>.
    Related source file is "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/UART_RX_CTRL.vhd".
    Found 1-bit register for signal <overclk>.
    Found 2-bit register for signal <state>.
    Found 4-bit register for signal <nticks>.
    Found 3-bit register for signal <nbits>.
    Found 8-bit register for signal <bits>.
    Found 6-bit register for signal <overcounter>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <overcounter[5]_GND_14_o_add_1_OUT> created at line 49.
    Found 3-bit adder for signal <nbits[2]_GND_14_o_add_20_OUT> created at line 1241.
    Found 4-bit adder for signal <nticks[3]_GND_14_o_add_33_OUT> created at line 1241.
    Found 4-bit 4-to-1 multiplexer for signal <nticks_next> created at line 75.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_RX_CTRL> synthesized.

Synthesizing Unit <uart_rx_interface>.
    Related source file is "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/uart_rx_interface.vhd".
    Found 1-bit register for signal <flagReg>.
    Found 8-bit register for signal <bufferReg>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <uart_rx_interface> synthesized.

Synthesizing Unit <MIDI_parser>.
    Related source file is "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/MIDI_parser.vhd".
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | status                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <note<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <note<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <note<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <note<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <note<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <note<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <note<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <note<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MIDI_parser> synthesized.

Synthesizing Unit <note_to_frequency>.
    Related source file is "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/note_to_frequency.vhd".
    Found 256x15-bit Read Only RAM for signal <frequency>
    Summary:
	inferred   1 RAM(s).
Unit <note_to_frequency> synthesized.

Synthesizing Unit <fmSynth>.
    Related source file is "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/fmSynth.vhd".
INFO:Xst:3210 - "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/fmSynth.vhd" line 58: Output port <m_axis_dout_tvalid> of the instance <sc> is unconnected or connected to loadless signal.
    Found 48-bit register for signal <cordicModOut>.
    Found 1-bit register for signal <multiplex>.
    Found 48-bit register for signal <cordicCarrierOut>.
    Found 24-bit register for signal <cordicIn>.
    Summary:
	inferred 121 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <fmSynth> synthesized.

Synthesizing Unit <fmOp>.
    Related source file is "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/fmOperator.vhd".
WARNING:Xst:647 - Input <modulator<23:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_dout_tdata<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit register for signal <sincosout<47:24>>.
    Found 24-bit register for signal <phaseCounter>.
    Found 27-bit adder for signal <n0010> created at line 34.
    Found 24-bit adder for signal <phaseCounter[23]_osc_freq[23]_add_3_OUT> created at line 43.
    Found 5x22-bit multiplier for signal <n0018> created at line 34.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
Unit <fmOp> synthesized.

Synthesizing Unit <pdmModule>.
    Related source file is "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL assignment/designs/Digital_Audio_Synthesiser/pdmModule.vhd".
    Found 1-bit register for signal <sample.pdmBit>.
    Found 1-bit register for signal <pdmOutput>.
    Found 24-bit register for signal <sample.sigma>.
    Found 24-bit adder for signal <sineIn[23]_GND_62_o_add_1_OUT> created at line 34.
    Found 24-bit adder for signal <sample.sigma[23]_sineIn[23]_add_3_OUT> created at line 36.
    Found 24-bit subtractor for signal <sineIn[23]_GND_62_o_sub_1_OUT<23:0>> created at line 32.
    Found 24-bit comparator greater for signal <sample.sigma[23]_GND_62_o_LessThan_5_o> created at line 37
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <pdmModule> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 256x15-bit single-port Read Only RAM                  : 1
 32x24-bit single-port Read Only RAM                   : 1
 4x4-bit single-port Read Only RAM                     : 1
 64x8-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 2
 22x5-bit multiplier                                   : 2
# Adders/Subtractors                                   : 16
 15-bit adder                                          : 1
 16-bit adder                                          : 5
 24-bit adder                                          : 3
 24-bit addsub                                         : 1
 27-bit adder                                          : 2
 3-bit adder                                           : 2
 4-bit adder                                           : 1
 6-bit adder                                           : 1
# Registers                                            : 32
 1-bit register                                        : 11
 15-bit register                                       : 1
 16-bit register                                       : 5
 24-bit register                                       : 6
 3-bit register                                        : 2
 4-bit register                                        : 1
 48-bit register                                       : 2
 6-bit register                                        : 1
 8-bit register                                        : 3
# Latches                                              : 8
 1-bit latch                                           : 8
# Comparators                                          : 1
 24-bit comparator greater                             : 1
# Multiplexers                                         : 24
 1-bit 2-to-1 multiplexer                              : 12
 2-bit 4-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 7
 4-bit 4-to-1 multiplexer                              : 2
# FSMs                                                 : 2
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/SinCos.ngc>.
Loading core <SinCos> for timing and area information for instance <sc>.
INFO:Xst:2261 - The FF/Latch <sample.pdmBit> in Unit <pdm> is equivalent to the following FF/Latch, which will be removed : <pdmOutput> 
WARNING:Xst:2677 - Node <sincosout_46> of sequential type is unconnected in block <modulator>.
WARNING:Xst:2677 - Node <sincosout_47> of sequential type is unconnected in block <modulator>.
WARNING:Xst:2677 - Node <cordicModOut_0> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_1> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_2> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_3> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_4> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_5> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_6> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_7> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_8> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_9> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_10> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_11> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_12> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_13> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_14> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_15> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_16> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_17> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_18> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_19> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_20> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_21> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_22> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_23> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_46> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicModOut_47> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicCarrierOut_0> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicCarrierOut_1> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicCarrierOut_2> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicCarrierOut_3> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicCarrierOut_4> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicCarrierOut_5> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicCarrierOut_6> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicCarrierOut_7> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicCarrierOut_8> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicCarrierOut_9> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicCarrierOut_10> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicCarrierOut_11> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicCarrierOut_12> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicCarrierOut_13> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicCarrierOut_14> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicCarrierOut_15> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicCarrierOut_16> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicCarrierOut_17> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicCarrierOut_18> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicCarrierOut_19> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicCarrierOut_20> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicCarrierOut_21> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicCarrierOut_22> of sequential type is unconnected in block <fm>.
WARNING:Xst:2677 - Node <cordicCarrierOut_23> of sequential type is unconnected in block <fm>.

Synthesizing (advanced) Unit <UART_RX_CTRL>.
The following registers are absorbed into counter <overcounter>: 1 register on signal <overcounter>.
The following registers are absorbed into counter <nbits>: 1 register on signal <nbits>.
Unit <UART_RX_CTRL> synthesized (advanced).

Synthesizing (advanced) Unit <audioClock>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <audioClock> synthesized (advanced).

Synthesizing (advanced) Unit <btn_debounce>.
The following registers are absorbed into counter <btn1_cntr>: 1 register on signal <btn1_cntr>.
The following registers are absorbed into counter <btn0_cntr>: 1 register on signal <btn0_cntr>.
The following registers are absorbed into counter <btn2_cntr>: 1 register on signal <btn2_cntr>.
The following registers are absorbed into counter <btn3_cntr>: 1 register on signal <btn3_cntr>.
The following registers are absorbed into counter <btn4_cntr>: 1 register on signal <btn4_cntr>.
Unit <btn_debounce> synthesized (advanced).

Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <display_driver>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(_n0018,digit)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segs>          |          |
    -----------------------------------------------------------------------
Unit <display_driver> synthesized (advanced).

Synthesizing (advanced) Unit <fmOp>.
The following registers are absorbed into accumulator <phaseCounter>: 1 register on signal <phaseCounter>.
Unit <fmOp> synthesized (advanced).

Synthesizing (advanced) Unit <note_to_frequency>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_frequency> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 15-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <note>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <frequency>     |          |
    -----------------------------------------------------------------------
Unit <note_to_frequency> synthesized (advanced).

Synthesizing (advanced) Unit <nx3_audio>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0060> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 24-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <buttons_deb>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_digit> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <displayBigCount> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <digit>         |          |
    -----------------------------------------------------------------------
Unit <nx3_audio> synthesized (advanced).

Synthesizing (advanced) Unit <pdmModule>.
The following registers are absorbed into accumulator <sample.sigma>: 1 register on signal <sample.sigma>.
Unit <pdmModule> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 256x15-bit single-port distributed Read Only RAM      : 1
 32x24-bit single-port distributed Read Only RAM       : 1
 4x4-bit single-port distributed Read Only RAM         : 1
 64x8-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 2
 22x5-bit multiplier                                   : 2
# Adders/Subtractors                                   : 5
 24-bit adder                                          : 3
 24-bit addsub                                         : 1
 4-bit adder                                           : 1
# Counters                                             : 9
 15-bit up counter                                     : 1
 16-bit up counter                                     : 5
 3-bit up counter                                      : 2
 6-bit up counter                                      : 1
# Accumulators                                         : 3
 24-bit up accumulator                                 : 3
# Registers                                            : 207
 Flip-Flops                                            : 207
# Comparators                                          : 1
 24-bit comparator greater                             : 1
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 12
 2-bit 4-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 7
 4-bit 4-to-1 multiplexer                              : 2
# FSMs                                                 : 2
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <sample.pdmBit> in Unit <pdmModule> is equivalent to the following FF/Latch, which will be removed : <pdmOutput> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uartrx/FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 data  | 11
 stop  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <midi/FSM_1> on signal <state[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 status    | 001
 data1_on  | 010
 data1_off | 011
 data2     | 100
-----------------------
WARNING:Xst:2677 - Node <phaseCounter_22> of sequential type is unconnected in block <fmOp>.
WARNING:Xst:2677 - Node <phaseCounter_23> of sequential type is unconnected in block <fmOp>.
INFO:Xst:1901 - Instance sample_clock/pll_base_inst in unit sample_clock/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <fmOp> ...

Optimizing unit <nx3_audio> ...

Optimizing unit <btn_debounce> ...

Optimizing unit <UART_RX_CTRL> ...

Optimizing unit <uart_rx_interface> ...

Optimizing unit <MIDI_parser> ...

Optimizing unit <fmSynth> ...

Optimizing unit <display_driver> ...
WARNING:Xst:2677 - Node <fm/cordicModOut_47> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_46> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_23> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_22> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_21> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_20> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_19> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_18> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_17> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_16> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_15> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_14> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_13> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_12> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_11> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_10> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_9> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_8> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_7> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_6> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_5> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_4> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_3> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_2> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_1> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicModOut_0> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicCarrierOut_23> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicCarrierOut_22> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicCarrierOut_21> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicCarrierOut_20> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicCarrierOut_19> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicCarrierOut_18> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicCarrierOut_17> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicCarrierOut_16> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicCarrierOut_15> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicCarrierOut_14> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicCarrierOut_13> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicCarrierOut_12> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicCarrierOut_11> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicCarrierOut_10> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicCarrierOut_9> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicCarrierOut_8> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicCarrierOut_7> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicCarrierOut_6> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicCarrierOut_5> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicCarrierOut_4> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicCarrierOut_3> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicCarrierOut_2> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicCarrierOut_1> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/cordicCarrierOut_0> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/modulator/sincosout_47> of sequential type is unconnected in block <nx3_audio>.
WARNING:Xst:2677 - Node <fm/modulator/sincosout_46> of sequential type is unconnected in block <nx3_audio>.
INFO:Xst:2261 - The FF/Latch <fm/carrier/phaseCounter_20> in Unit <nx3_audio> is equivalent to the following FF/Latch, which will be removed : <fm/modulator/phaseCounter_20> 
INFO:Xst:2261 - The FF/Latch <fm/carrier/phaseCounter_15> in Unit <nx3_audio> is equivalent to the following FF/Latch, which will be removed : <fm/modulator/phaseCounter_15> 
INFO:Xst:2261 - The FF/Latch <fm/carrier/phaseCounter_21> in Unit <nx3_audio> is equivalent to the following FF/Latch, which will be removed : <fm/modulator/phaseCounter_21> 
INFO:Xst:2261 - The FF/Latch <fm/carrier/phaseCounter_16> in Unit <nx3_audio> is equivalent to the following FF/Latch, which will be removed : <fm/modulator/phaseCounter_16> 
INFO:Xst:2261 - The FF/Latch <fm/carrier/phaseCounter_17> in Unit <nx3_audio> is equivalent to the following FF/Latch, which will be removed : <fm/modulator/phaseCounter_17> 
INFO:Xst:2261 - The FF/Latch <fm/carrier/phaseCounter_18> in Unit <nx3_audio> is equivalent to the following FF/Latch, which will be removed : <fm/modulator/phaseCounter_18> 
INFO:Xst:2261 - The FF/Latch <fm/carrier/phaseCounter_19> in Unit <nx3_audio> is equivalent to the following FF/Latch, which will be removed : <fm/modulator/phaseCounter_19> 
INFO:Xst:2261 - The FF/Latch <dcm_clock/counter_0> in Unit <nx3_audio> is equivalent to the following FF/Latch, which will be removed : <uartrx/overcounter_0> 
INFO:Xst:2261 - The FF/Latch <dcm_clock/counter_1> in Unit <nx3_audio> is equivalent to the following FF/Latch, which will be removed : <uartrx/overcounter_1> 
INFO:Xst:2261 - The FF/Latch <fm/carrier/phaseCounter_0> in Unit <nx3_audio> is equivalent to the following FF/Latch, which will be removed : <fm/modulator/phaseCounter_0> 
INFO:Xst:2261 - The FF/Latch <fm/carrier/phaseCounter_1> in Unit <nx3_audio> is equivalent to the following FF/Latch, which will be removed : <fm/modulator/phaseCounter_1> 
INFO:Xst:2261 - The FF/Latch <fm/carrier/phaseCounter_2> in Unit <nx3_audio> is equivalent to the following FF/Latch, which will be removed : <fm/modulator/phaseCounter_2> 
INFO:Xst:2261 - The FF/Latch <fm/carrier/phaseCounter_3> in Unit <nx3_audio> is equivalent to the following FF/Latch, which will be removed : <fm/modulator/phaseCounter_3> 
INFO:Xst:2261 - The FF/Latch <fm/carrier/phaseCounter_4> in Unit <nx3_audio> is equivalent to the following FF/Latch, which will be removed : <fm/modulator/phaseCounter_4> 
INFO:Xst:2261 - The FF/Latch <fm/carrier/phaseCounter_5> in Unit <nx3_audio> is equivalent to the following FF/Latch, which will be removed : <fm/modulator/phaseCounter_5> 
INFO:Xst:2261 - The FF/Latch <fm/carrier/phaseCounter_6> in Unit <nx3_audio> is equivalent to the following FF/Latch, which will be removed : <fm/modulator/phaseCounter_6> 
INFO:Xst:2261 - The FF/Latch <fm/carrier/phaseCounter_7> in Unit <nx3_audio> is equivalent to the following FF/Latch, which will be removed : <fm/modulator/phaseCounter_7> 
INFO:Xst:2261 - The FF/Latch <fm/carrier/phaseCounter_8> in Unit <nx3_audio> is equivalent to the following FF/Latch, which will be removed : <fm/modulator/phaseCounter_8> 
INFO:Xst:2261 - The FF/Latch <fm/carrier/phaseCounter_9> in Unit <nx3_audio> is equivalent to the following FF/Latch, which will be removed : <fm/modulator/phaseCounter_9> 
INFO:Xst:2261 - The FF/Latch <fm/carrier/phaseCounter_10> in Unit <nx3_audio> is equivalent to the following FF/Latch, which will be removed : <fm/modulator/phaseCounter_10> 
INFO:Xst:2261 - The FF/Latch <fm/carrier/phaseCounter_11> in Unit <nx3_audio> is equivalent to the following FF/Latch, which will be removed : <fm/modulator/phaseCounter_11> 
INFO:Xst:2261 - The FF/Latch <fm/carrier/phaseCounter_12> in Unit <nx3_audio> is equivalent to the following FF/Latch, which will be removed : <fm/modulator/phaseCounter_12> 
INFO:Xst:2261 - The FF/Latch <fm/carrier/phaseCounter_13> in Unit <nx3_audio> is equivalent to the following FF/Latch, which will be removed : <fm/modulator/phaseCounter_13> 
INFO:Xst:2261 - The FF/Latch <fm/carrier/phaseCounter_14> in Unit <nx3_audio> is equivalent to the following FF/Latch, which will be removed : <fm/modulator/phaseCounter_14> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block nx3_audio, actual ratio is 19.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 310
 Flip-Flops                                            : 310

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : nx3_audio.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7480
#      GND                         : 2
#      INV                         : 35
#      LUT1                        : 120
#      LUT2                        : 805
#      LUT3                        : 1307
#      LUT4                        : 81
#      LUT5                        : 203
#      LUT6                        : 110
#      MUXCY                       : 2353
#      MUXF7                       : 5
#      VCC                         : 2
#      XORCY                       : 2457
# FlipFlops/Latches                : 318
#      FD                          : 155
#      FDE                         : 70
#      FDR                         : 85
#      LD                          : 8
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 30
#      IBUF                        : 6
#      IBUFG                       : 1
#      OBUF                        : 23
# DSPs                             : 4
#      DSP48A1                     : 4
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             310  out of  18224     1%  
 Number of Slice LUTs:                 2661  out of   9112    29%  
    Number used as Logic:              2661  out of   9112    29%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2774
   Number with an unused Flip Flop:    2464  out of   2774    88%  
   Number with an unused LUT:           113  out of   2774     4%  
   Number of fully used LUT-FF pairs:   197  out of   2774     7%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          38
 Number of bonded IOBs:                  30  out of    232    12%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      4  out of     32    12%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                             | Clock buffer(FF name)  | Load  |
-------------------------------------------------------------------------+------------------------+-------+
word_ready(uartrx/Mmux_word_ready11:O)                                   | NONE(*)(leds_0)        | 8     |
sample_clock/pll_base_inst/CLKOUT0                                       | BUFG                   | 53    |
dcm_clock/clk_out2                                                       | BUFG                   | 249   |
midi/state[2]_PWR_17_o_Mux_14_o(midi/Mmux_state[2]_PWR_17_o_Mux_14_o11:O)| NONE(*)(midi/note_0)   | 8     |
-------------------------------------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 97.107ns (Maximum Frequency: 10.298MHz)
   Minimum input arrival time before clock: 4.113ns
   Maximum output required time after clock: 10.355ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sample_clock/pll_base_inst/CLKOUT0'
  Clock period: 4.854ns (frequency: 206.016MHz)
  Total number of paths / destination ports: 432 / 75
-------------------------------------------------------------------------
Delay:               4.854ns (Levels of Logic = 2)
  Source:            uartrx/overclk (FF)
  Destination:       uartrxinter/bufferReg_7 (FF)
  Source Clock:      sample_clock/pll_base_inst/CLKOUT0 rising
  Destination Clock: sample_clock/pll_base_inst/CLKOUT0 rising

  Data Path: uartrx/overclk to uartrxinter/bufferReg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.525   1.152  uartrx/overclk (uartrx/overclk)
     LUT4:I0->O            7   0.254   1.186  uartrx/Mmux_nticks_next411 (uartrx/Mmux_nticks_next41)
     LUT4:I0->O           16   0.254   1.181  uartrx/Mmux_word_ready11 (word_ready)
     FDE:CE                    0.302          uartrxinter/bufferReg_0
    ----------------------------------------
    Total                      4.854ns (1.335ns logic, 3.519ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dcm_clock/clk_out2'
  Clock period: 97.107ns (frequency: 10.298MHz)
  Total number of paths / destination ports: 1475598593224571435503487912062624741418074112 / 380
-------------------------------------------------------------------------
Delay:               97.107ns (Levels of Logic = 719)
  Source:            fm/cordicIn_23 (FF)
  Destination:       fm/cordicCarrierOut_47 (FF)
  Source Clock:      dcm_clock/clk_out2 rising
  Destination Clock: dcm_clock/clk_out2 rising

  Data Path: fm/cordicIn_23 to fm/cordicCarrierOut_47
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             420   0.525   2.449  fm/cordicIn_23 (fm/cordicIn_23)
     begin scope: 'fm/sc:s_axis_phase_tdata<23>'
     LUT1:I0->O            1   0.254   0.000  blk000017d5 (sig0000189c)
     MUXCY:S->O            1   0.215   0.000  blk000000b4 (sig000000b2)
     MUXCY:CI->O           1   0.023   0.000  blk000000b5 (sig000000b3)
     MUXCY:CI->O           1   0.023   0.000  blk000000b6 (sig000000b4)
     MUXCY:CI->O           1   0.023   0.000  blk000000b7 (sig000000b5)
     MUXCY:CI->O           1   0.023   0.000  blk000000b8 (sig000000b6)
     MUXCY:CI->O           1   0.023   0.000  blk000000b9 (sig000000b7)
     MUXCY:CI->O           1   0.023   0.000  blk000000ba (sig000000b8)
     MUXCY:CI->O           1   0.023   0.000  blk000000bb (sig000000b9)
     MUXCY:CI->O           1   0.023   0.000  blk000000bc (sig000000ba)
     MUXCY:CI->O           1   0.023   0.000  blk000000bd (sig000000bb)
     MUXCY:CI->O           1   0.023   0.000  blk000000be (sig000000bc)
     MUXCY:CI->O           1   0.023   0.000  blk000000bf (sig000000bd)
     MUXCY:CI->O           1   0.023   0.000  blk000000c0 (sig000000be)
     MUXCY:CI->O           1   0.023   0.000  blk000000c1 (sig000000bf)
     MUXCY:CI->O           1   0.023   0.000  blk000000c2 (sig000000c0)
     MUXCY:CI->O           1   0.023   0.000  blk000000c3 (sig000000c1)
     MUXCY:CI->O           1   0.023   0.000  blk000000c4 (sig000000c2)
     MUXCY:CI->O           1   0.023   0.000  blk000000c5 (sig000000c3)
     MUXCY:CI->O           1   0.023   0.000  blk000000c6 (sig000000c4)
     MUXCY:CI->O           1   0.023   0.000  blk000000c7 (sig000000c5)
     MUXCY:CI->O           1   0.023   0.000  blk000000c8 (sig000000c6)
     MUXCY:CI->O           1   0.023   0.000  blk000000c9 (sig000000c7)
     MUXCY:CI->O           1   0.023   0.000  blk000000ca (sig000000c8)
     MUXCY:CI->O           1   0.023   0.000  blk000000cb (sig000000c9)
     MUXCY:CI->O           1   0.023   0.000  blk000000cc (sig000000ca)
     MUXCY:CI->O           1   0.023   0.000  blk000000cd (sig000000cb)
     MUXCY:CI->O           1   0.023   0.000  blk000000ce (sig000000cc)
     MUXCY:CI->O           1   0.023   0.000  blk000000cf (sig000000cd)
     XORCY:CI->O         300   0.206   2.867  blk000000ed (sig000000e6)
     LUT6:I1->O            1   0.254   0.682  blk00001121 (sig00000042)
     LUT6:I5->O            1   0.254   0.000  blk00001910 (sig0000019b)
     MUXCY:S->O            1   0.215   0.000  blk0000016a (sig0000017e)
     MUXCY:CI->O           1   0.023   0.000  blk0000016b (sig0000017f)
     MUXCY:CI->O           1   0.023   0.000  blk0000016c (sig00000180)
     MUXCY:CI->O           1   0.023   0.000  blk0000016d (sig00000181)
     MUXCY:CI->O           1   0.023   0.000  blk0000016e (sig00000182)
     MUXCY:CI->O           1   0.023   0.000  blk0000016f (sig00000183)
     MUXCY:CI->O           1   0.023   0.000  blk00000170 (sig00000184)
     MUXCY:CI->O           1   0.023   0.000  blk00000171 (sig00000185)
     MUXCY:CI->O           1   0.023   0.000  blk00000172 (sig00000186)
     MUXCY:CI->O           1   0.023   0.000  blk00000173 (sig00000187)
     MUXCY:CI->O           1   0.023   0.000  blk00000174 (sig00000188)
     MUXCY:CI->O           1   0.023   0.000  blk00000175 (sig00000189)
     MUXCY:CI->O           1   0.023   0.000  blk00000176 (sig0000018a)
     MUXCY:CI->O           1   0.023   0.000  blk00000177 (sig0000018b)
     MUXCY:CI->O           1   0.023   0.000  blk00000178 (sig0000018c)
     MUXCY:CI->O           1   0.023   0.000  blk00000179 (sig0000018d)
     MUXCY:CI->O           1   0.023   0.000  blk0000017a (sig0000018e)
     MUXCY:CI->O           1   0.023   0.000  blk0000017b (sig0000018f)
     MUXCY:CI->O           1   0.023   0.000  blk0000017c (sig00000190)
     MUXCY:CI->O           1   0.023   0.000  blk0000017d (sig00000191)
     MUXCY:CI->O           1   0.023   0.000  blk0000017e (sig00000192)
     MUXCY:CI->O           1   0.023   0.000  blk0000017f (sig00000193)
     MUXCY:CI->O           1   0.023   0.000  blk00000180 (sig00000194)
     XORCY:CI->O          90   0.206   2.130  blk0000019e (sig000016c6)
     INV:I->O              2   0.255   0.725  blk000019fd (sig00000ff7)
     MUXCY:CI->O           1   0.023   0.000  blk000001a0 (sig000001b2)
     MUXCY:CI->O           1   0.023   0.000  blk000001a1 (sig000001b3)
     MUXCY:CI->O           1   0.023   0.000  blk000001a2 (sig000001b4)
     MUXCY:CI->O           1   0.023   0.000  blk000001a3 (sig000001b5)
     MUXCY:CI->O           1   0.023   0.000  blk000001a4 (sig000001b6)
     MUXCY:CI->O           1   0.023   0.000  blk000001a5 (sig000001b7)
     MUXCY:CI->O           1   0.023   0.000  blk000001a6 (sig000001b8)
     MUXCY:CI->O           1   0.023   0.000  blk000001a7 (sig000001b9)
     MUXCY:CI->O           1   0.023   0.000  blk000001a8 (sig000001ba)
     MUXCY:CI->O           1   0.023   0.000  blk000001a9 (sig000001bb)
     MUXCY:CI->O           1   0.023   0.000  blk000001aa (sig000001bc)
     MUXCY:CI->O           1   0.023   0.000  blk000001ab (sig000001bd)
     MUXCY:CI->O           1   0.023   0.000  blk000001ac (sig000001be)
     MUXCY:CI->O           1   0.023   0.000  blk000001ad (sig000001bf)
     MUXCY:CI->O           1   0.023   0.000  blk000001ae (sig000001c0)
     MUXCY:CI->O           1   0.023   0.000  blk000001af (sig000001c1)
     MUXCY:CI->O           1   0.023   0.000  blk000001b0 (sig000001c2)
     MUXCY:CI->O           1   0.023   0.000  blk000001b1 (sig000001c3)
     MUXCY:CI->O           1   0.023   0.000  blk000001b2 (sig000001c4)
     MUXCY:CI->O           1   0.023   0.000  blk000001b3 (sig000001c5)
     MUXCY:CI->O           1   0.023   0.000  blk000001b4 (sig000001c6)
     MUXCY:CI->O           1   0.023   0.000  blk000001b5 (sig000001c7)
     MUXCY:CI->O           1   0.023   0.000  blk000001b6 (sig000001c8)
     MUXCY:CI->O           1   0.023   0.000  blk000001b7 (sig000001c9)
     MUXCY:CI->O           1   0.023   0.000  blk000001b8 (sig000001ca)
     MUXCY:CI->O           1   0.023   0.000  blk000001b9 (sig000001cb)
     MUXCY:CI->O           1   0.023   0.000  blk000001ba (sig000001cc)
     MUXCY:CI->O           1   0.023   0.000  blk000001bb (sig000001cd)
     XORCY:CI->O          90   0.206   2.130  blk000001d9 (sig0000166f)
     INV:I->O              2   0.255   0.725  blk000019fc (sig00000ff6)
     MUXCY:CI->O           1   0.023   0.000  blk00000251 (sig0000025f)
     MUXCY:CI->O           1   0.023   0.000  blk00000252 (sig00000260)
     MUXCY:CI->O           1   0.023   0.000  blk00000253 (sig00000261)
     MUXCY:CI->O           1   0.023   0.000  blk00000254 (sig00000262)
     MUXCY:CI->O           1   0.023   0.000  blk00000255 (sig00000263)
     MUXCY:CI->O           1   0.023   0.000  blk00000256 (sig00000264)
     MUXCY:CI->O           1   0.023   0.000  blk00000257 (sig00000265)
     MUXCY:CI->O           1   0.023   0.000  blk00000258 (sig00000266)
     MUXCY:CI->O           1   0.023   0.000  blk00000259 (sig00000267)
     MUXCY:CI->O           1   0.023   0.000  blk0000025a (sig00000268)
     MUXCY:CI->O           1   0.023   0.000  blk0000025b (sig00000269)
     MUXCY:CI->O           1   0.023   0.000  blk0000025c (sig0000026a)
     MUXCY:CI->O           1   0.023   0.000  blk0000025d (sig0000026b)
     MUXCY:CI->O           1   0.023   0.000  blk0000025e (sig0000026c)
     MUXCY:CI->O           1   0.023   0.000  blk0000025f (sig0000026d)
     MUXCY:CI->O           1   0.023   0.000  blk00000260 (sig0000026e)
     MUXCY:CI->O           1   0.023   0.000  blk00000261 (sig0000026f)
     MUXCY:CI->O           1   0.023   0.000  blk00000262 (sig00000270)
     MUXCY:CI->O           1   0.023   0.000  blk00000263 (sig00000271)
     MUXCY:CI->O           1   0.023   0.000  blk00000264 (sig00000272)
     MUXCY:CI->O           1   0.023   0.000  blk00000265 (sig00000273)
     MUXCY:CI->O           1   0.023   0.000  blk00000266 (sig00000274)
     MUXCY:CI->O           1   0.023   0.000  blk00000267 (sig00000275)
     MUXCY:CI->O           1   0.023   0.000  blk00000268 (sig00000276)
     MUXCY:CI->O           1   0.023   0.000  blk00000269 (sig00000277)
     MUXCY:CI->O           1   0.023   0.000  blk0000026a (sig00000278)
     MUXCY:CI->O           1   0.023   0.000  blk0000026b (sig00000279)
     MUXCY:CI->O           1   0.023   0.000  blk0000026c (sig0000027a)
     XORCY:CI->O          90   0.206   2.130  blk0000028a (sig00001618)
     INV:I->O              2   0.255   0.725  blk000019fb (sig00000ff5)
     MUXCY:CI->O           1   0.023   0.000  blk00000302 (sig0000030c)
     MUXCY:CI->O           1   0.023   0.000  blk00000303 (sig0000030d)
     MUXCY:CI->O           1   0.023   0.000  blk00000304 (sig0000030e)
     MUXCY:CI->O           1   0.023   0.000  blk00000305 (sig0000030f)
     MUXCY:CI->O           1   0.023   0.000  blk00000306 (sig00000310)
     MUXCY:CI->O           1   0.023   0.000  blk00000307 (sig00000311)
     MUXCY:CI->O           1   0.023   0.000  blk00000308 (sig00000312)
     MUXCY:CI->O           1   0.023   0.000  blk00000309 (sig00000313)
     MUXCY:CI->O           1   0.023   0.000  blk0000030a (sig00000314)
     MUXCY:CI->O           1   0.023   0.000  blk0000030b (sig00000315)
     MUXCY:CI->O           1   0.023   0.000  blk0000030c (sig00000316)
     MUXCY:CI->O           1   0.023   0.000  blk0000030d (sig00000317)
     MUXCY:CI->O           1   0.023   0.000  blk0000030e (sig00000318)
     MUXCY:CI->O           1   0.023   0.000  blk0000030f (sig00000319)
     MUXCY:CI->O           1   0.023   0.000  blk00000310 (sig0000031a)
     MUXCY:CI->O           1   0.023   0.000  blk00000311 (sig0000031b)
     MUXCY:CI->O           1   0.023   0.000  blk00000312 (sig0000031c)
     MUXCY:CI->O           1   0.023   0.000  blk00000313 (sig0000031d)
     MUXCY:CI->O           1   0.023   0.000  blk00000314 (sig0000031e)
     MUXCY:CI->O           1   0.023   0.000  blk00000315 (sig0000031f)
     MUXCY:CI->O           1   0.023   0.000  blk00000316 (sig00000320)
     MUXCY:CI->O           1   0.023   0.000  blk00000317 (sig00000321)
     MUXCY:CI->O           1   0.023   0.000  blk00000318 (sig00000322)
     MUXCY:CI->O           1   0.023   0.000  blk00000319 (sig00000323)
     MUXCY:CI->O           1   0.023   0.000  blk0000031a (sig00000324)
     MUXCY:CI->O           1   0.023   0.000  blk0000031b (sig00000325)
     MUXCY:CI->O           1   0.023   0.000  blk0000031c (sig00000326)
     MUXCY:CI->O           1   0.023   0.000  blk0000031d (sig00000327)
     XORCY:CI->O          90   0.206   2.130  blk0000033b (sig000015c1)
     INV:I->O              2   0.255   0.725  blk000019fa (sig00000ff4)
     MUXCY:CI->O           1   0.023   0.000  blk000003b3 (sig000003b9)
     MUXCY:CI->O           1   0.023   0.000  blk000003b4 (sig000003ba)
     MUXCY:CI->O           1   0.023   0.000  blk000003b5 (sig000003bb)
     MUXCY:CI->O           1   0.023   0.000  blk000003b6 (sig000003bc)
     MUXCY:CI->O           1   0.023   0.000  blk000003b7 (sig000003bd)
     MUXCY:CI->O           1   0.023   0.000  blk000003b8 (sig000003be)
     MUXCY:CI->O           1   0.023   0.000  blk000003b9 (sig000003bf)
     MUXCY:CI->O           1   0.023   0.000  blk000003ba (sig000003c0)
     MUXCY:CI->O           1   0.023   0.000  blk000003bb (sig000003c1)
     MUXCY:CI->O           1   0.023   0.000  blk000003bc (sig000003c2)
     MUXCY:CI->O           1   0.023   0.000  blk000003bd (sig000003c3)
     MUXCY:CI->O           1   0.023   0.000  blk000003be (sig000003c4)
     MUXCY:CI->O           1   0.023   0.000  blk000003bf (sig000003c5)
     MUXCY:CI->O           1   0.023   0.000  blk000003c0 (sig000003c6)
     MUXCY:CI->O           1   0.023   0.000  blk000003c1 (sig000003c7)
     MUXCY:CI->O           1   0.023   0.000  blk000003c2 (sig000003c8)
     MUXCY:CI->O           1   0.023   0.000  blk000003c3 (sig000003c9)
     MUXCY:CI->O           1   0.023   0.000  blk000003c4 (sig000003ca)
     MUXCY:CI->O           1   0.023   0.000  blk000003c5 (sig000003cb)
     MUXCY:CI->O           1   0.023   0.000  blk000003c6 (sig000003cc)
     MUXCY:CI->O           1   0.023   0.000  blk000003c7 (sig000003cd)
     MUXCY:CI->O           1   0.023   0.000  blk000003c8 (sig000003ce)
     MUXCY:CI->O           1   0.023   0.000  blk000003c9 (sig000003cf)
     MUXCY:CI->O           1   0.023   0.000  blk000003ca (sig000003d0)
     MUXCY:CI->O           1   0.023   0.000  blk000003cb (sig000003d1)
     MUXCY:CI->O           1   0.023   0.000  blk000003cc (sig000003d2)
     MUXCY:CI->O           1   0.023   0.000  blk000003cd (sig000003d3)
     MUXCY:CI->O           1   0.023   0.000  blk000003ce (sig000003d4)
     XORCY:CI->O          90   0.206   2.130  blk000003ec (sig0000156a)
     INV:I->O              2   0.255   0.725  blk000019f9 (sig00000ff3)
     MUXCY:CI->O           1   0.023   0.000  blk00000464 (sig00000466)
     MUXCY:CI->O           1   0.023   0.000  blk00000465 (sig00000467)
     MUXCY:CI->O           1   0.023   0.000  blk00000466 (sig00000468)
     MUXCY:CI->O           1   0.023   0.000  blk00000467 (sig00000469)
     MUXCY:CI->O           1   0.023   0.000  blk00000468 (sig0000046a)
     MUXCY:CI->O           1   0.023   0.000  blk00000469 (sig0000046b)
     MUXCY:CI->O           1   0.023   0.000  blk0000046a (sig0000046c)
     MUXCY:CI->O           1   0.023   0.000  blk0000046b (sig0000046d)
     MUXCY:CI->O           1   0.023   0.000  blk0000046c (sig0000046e)
     MUXCY:CI->O           1   0.023   0.000  blk0000046d (sig0000046f)
     MUXCY:CI->O           1   0.023   0.000  blk0000046e (sig00000470)
     MUXCY:CI->O           1   0.023   0.000  blk0000046f (sig00000471)
     MUXCY:CI->O           1   0.023   0.000  blk00000470 (sig00000472)
     MUXCY:CI->O           1   0.023   0.000  blk00000471 (sig00000473)
     MUXCY:CI->O           1   0.023   0.000  blk00000472 (sig00000474)
     MUXCY:CI->O           1   0.023   0.000  blk00000473 (sig00000475)
     MUXCY:CI->O           1   0.023   0.000  blk00000474 (sig00000476)
     MUXCY:CI->O           1   0.023   0.000  blk00000475 (sig00000477)
     MUXCY:CI->O           1   0.023   0.000  blk00000476 (sig00000478)
     MUXCY:CI->O           1   0.023   0.000  blk00000477 (sig00000479)
     MUXCY:CI->O           1   0.023   0.000  blk00000478 (sig0000047a)
     MUXCY:CI->O           1   0.023   0.000  blk00000479 (sig0000047b)
     MUXCY:CI->O           1   0.023   0.000  blk0000047a (sig0000047c)
     MUXCY:CI->O           1   0.023   0.000  blk0000047b (sig0000047d)
     MUXCY:CI->O           1   0.023   0.000  blk0000047c (sig0000047e)
     MUXCY:CI->O           1   0.023   0.000  blk0000047d (sig0000047f)
     MUXCY:CI->O           1   0.023   0.000  blk0000047e (sig00000480)
     MUXCY:CI->O           1   0.023   0.000  blk0000047f (sig00000481)
     XORCY:CI->O          90   0.206   2.130  blk0000049d (sig00001513)
     INV:I->O              2   0.255   0.725  blk000019f8 (sig00000ff2)
     MUXCY:CI->O           1   0.023   0.000  blk00000515 (sig00000513)
     MUXCY:CI->O           1   0.023   0.000  blk00000516 (sig00000514)
     MUXCY:CI->O           1   0.023   0.000  blk00000517 (sig00000515)
     MUXCY:CI->O           1   0.023   0.000  blk00000518 (sig00000516)
     MUXCY:CI->O           1   0.023   0.000  blk00000519 (sig00000517)
     MUXCY:CI->O           1   0.023   0.000  blk0000051a (sig00000518)
     MUXCY:CI->O           1   0.023   0.000  blk0000051b (sig00000519)
     MUXCY:CI->O           1   0.023   0.000  blk0000051c (sig0000051a)
     MUXCY:CI->O           1   0.023   0.000  blk0000051d (sig0000051b)
     MUXCY:CI->O           1   0.023   0.000  blk0000051e (sig0000051c)
     MUXCY:CI->O           1   0.023   0.000  blk0000051f (sig0000051d)
     MUXCY:CI->O           1   0.023   0.000  blk00000520 (sig0000051e)
     MUXCY:CI->O           1   0.023   0.000  blk00000521 (sig0000051f)
     MUXCY:CI->O           1   0.023   0.000  blk00000522 (sig00000520)
     MUXCY:CI->O           1   0.023   0.000  blk00000523 (sig00000521)
     MUXCY:CI->O           1   0.023   0.000  blk00000524 (sig00000522)
     MUXCY:CI->O           1   0.023   0.000  blk00000525 (sig00000523)
     MUXCY:CI->O           1   0.023   0.000  blk00000526 (sig00000524)
     MUXCY:CI->O           1   0.023   0.000  blk00000527 (sig00000525)
     MUXCY:CI->O           1   0.023   0.000  blk00000528 (sig00000526)
     MUXCY:CI->O           1   0.023   0.000  blk00000529 (sig00000527)
     MUXCY:CI->O           1   0.023   0.000  blk0000052a (sig00000528)
     MUXCY:CI->O           1   0.023   0.000  blk0000052b (sig00000529)
     MUXCY:CI->O           1   0.023   0.000  blk0000052c (sig0000052a)
     MUXCY:CI->O           1   0.023   0.000  blk0000052d (sig0000052b)
     MUXCY:CI->O           1   0.023   0.000  blk0000052e (sig0000052c)
     MUXCY:CI->O           1   0.023   0.000  blk0000052f (sig0000052d)
     MUXCY:CI->O           1   0.023   0.000  blk00000530 (sig0000052e)
     XORCY:CI->O          90   0.206   2.130  blk0000054e (sig000014bc)
     INV:I->O              2   0.255   0.725  blk000019f7 (sig00000ff1)
     MUXCY:CI->O           1   0.023   0.000  blk000005c6 (sig000005c0)
     MUXCY:CI->O           1   0.023   0.000  blk000005c7 (sig000005c1)
     MUXCY:CI->O           1   0.023   0.000  blk000005c8 (sig000005c2)
     MUXCY:CI->O           1   0.023   0.000  blk000005c9 (sig000005c3)
     MUXCY:CI->O           1   0.023   0.000  blk000005ca (sig000005c4)
     MUXCY:CI->O           1   0.023   0.000  blk000005cb (sig000005c5)
     MUXCY:CI->O           1   0.023   0.000  blk000005cc (sig000005c6)
     MUXCY:CI->O           1   0.023   0.000  blk000005cd (sig000005c7)
     MUXCY:CI->O           1   0.023   0.000  blk000005ce (sig000005c8)
     MUXCY:CI->O           1   0.023   0.000  blk000005cf (sig000005c9)
     MUXCY:CI->O           1   0.023   0.000  blk000005d0 (sig000005ca)
     MUXCY:CI->O           1   0.023   0.000  blk000005d1 (sig000005cb)
     MUXCY:CI->O           1   0.023   0.000  blk000005d2 (sig000005cc)
     MUXCY:CI->O           1   0.023   0.000  blk000005d3 (sig000005cd)
     MUXCY:CI->O           1   0.023   0.000  blk000005d4 (sig000005ce)
     MUXCY:CI->O           1   0.023   0.000  blk000005d5 (sig000005cf)
     MUXCY:CI->O           1   0.023   0.000  blk000005d6 (sig000005d0)
     MUXCY:CI->O           1   0.023   0.000  blk000005d7 (sig000005d1)
     MUXCY:CI->O           1   0.023   0.000  blk000005d8 (sig000005d2)
     MUXCY:CI->O           1   0.023   0.000  blk000005d9 (sig000005d3)
     MUXCY:CI->O           1   0.023   0.000  blk000005da (sig000005d4)
     MUXCY:CI->O           1   0.023   0.000  blk000005db (sig000005d5)
     MUXCY:CI->O           1   0.023   0.000  blk000005dc (sig000005d6)
     MUXCY:CI->O           1   0.023   0.000  blk000005dd (sig000005d7)
     MUXCY:CI->O           1   0.023   0.000  blk000005de (sig000005d8)
     MUXCY:CI->O           1   0.023   0.000  blk000005df (sig000005d9)
     MUXCY:CI->O           1   0.023   0.000  blk000005e0 (sig000005da)
     MUXCY:CI->O           1   0.023   0.000  blk000005e1 (sig000005db)
     XORCY:CI->O          90   0.206   2.130  blk000005ff (sig00001465)
     INV:I->O              2   0.255   0.725  blk000019f6 (sig00000ff0)
     MUXCY:CI->O           1   0.023   0.000  blk00000677 (sig0000066d)
     MUXCY:CI->O           1   0.023   0.000  blk00000678 (sig0000066e)
     MUXCY:CI->O           1   0.023   0.000  blk00000679 (sig0000066f)
     MUXCY:CI->O           1   0.023   0.000  blk0000067a (sig00000670)
     MUXCY:CI->O           1   0.023   0.000  blk0000067b (sig00000671)
     MUXCY:CI->O           1   0.023   0.000  blk0000067c (sig00000672)
     MUXCY:CI->O           1   0.023   0.000  blk0000067d (sig00000673)
     MUXCY:CI->O           1   0.023   0.000  blk0000067e (sig00000674)
     MUXCY:CI->O           1   0.023   0.000  blk0000067f (sig00000675)
     MUXCY:CI->O           1   0.023   0.000  blk00000680 (sig00000676)
     MUXCY:CI->O           1   0.023   0.000  blk00000681 (sig00000677)
     MUXCY:CI->O           1   0.023   0.000  blk00000682 (sig00000678)
     MUXCY:CI->O           1   0.023   0.000  blk00000683 (sig00000679)
     MUXCY:CI->O           1   0.023   0.000  blk00000684 (sig0000067a)
     MUXCY:CI->O           1   0.023   0.000  blk00000685 (sig0000067b)
     MUXCY:CI->O           1   0.023   0.000  blk00000686 (sig0000067c)
     MUXCY:CI->O           1   0.023   0.000  blk00000687 (sig0000067d)
     MUXCY:CI->O           1   0.023   0.000  blk00000688 (sig0000067e)
     MUXCY:CI->O           1   0.023   0.000  blk00000689 (sig0000067f)
     MUXCY:CI->O           1   0.023   0.000  blk0000068a (sig00000680)
     MUXCY:CI->O           1   0.023   0.000  blk0000068b (sig00000681)
     MUXCY:CI->O           1   0.023   0.000  blk0000068c (sig00000682)
     MUXCY:CI->O           1   0.023   0.000  blk0000068d (sig00000683)
     MUXCY:CI->O           1   0.023   0.000  blk0000068e (sig00000684)
     MUXCY:CI->O           1   0.023   0.000  blk0000068f (sig00000685)
     MUXCY:CI->O           1   0.023   0.000  blk00000690 (sig00000686)
     MUXCY:CI->O           1   0.023   0.000  blk00000691 (sig00000687)
     MUXCY:CI->O           1   0.023   0.000  blk00000692 (sig00000688)
     XORCY:CI->O          90   0.206   2.130  blk000006b0 (sig0000140e)
     INV:I->O              2   0.255   0.725  blk000019f5 (sig00000fef)
     MUXCY:CI->O           1   0.023   0.000  blk00000728 (sig0000071a)
     MUXCY:CI->O           1   0.023   0.000  blk00000729 (sig0000071b)
     MUXCY:CI->O           1   0.023   0.000  blk0000072a (sig0000071c)
     MUXCY:CI->O           1   0.023   0.000  blk0000072b (sig0000071d)
     MUXCY:CI->O           1   0.023   0.000  blk0000072c (sig0000071e)
     MUXCY:CI->O           1   0.023   0.000  blk0000072d (sig0000071f)
     MUXCY:CI->O           1   0.023   0.000  blk0000072e (sig00000720)
     MUXCY:CI->O           1   0.023   0.000  blk0000072f (sig00000721)
     MUXCY:CI->O           1   0.023   0.000  blk00000730 (sig00000722)
     MUXCY:CI->O           1   0.023   0.000  blk00000731 (sig00000723)
     MUXCY:CI->O           1   0.023   0.000  blk00000732 (sig00000724)
     MUXCY:CI->O           1   0.023   0.000  blk00000733 (sig00000725)
     MUXCY:CI->O           1   0.023   0.000  blk00000734 (sig00000726)
     MUXCY:CI->O           1   0.023   0.000  blk00000735 (sig00000727)
     MUXCY:CI->O           1   0.023   0.000  blk00000736 (sig00000728)
     MUXCY:CI->O           1   0.023   0.000  blk00000737 (sig00000729)
     MUXCY:CI->O           1   0.023   0.000  blk00000738 (sig0000072a)
     MUXCY:CI->O           1   0.023   0.000  blk00000739 (sig0000072b)
     MUXCY:CI->O           1   0.023   0.000  blk0000073a (sig0000072c)
     MUXCY:CI->O           1   0.023   0.000  blk0000073b (sig0000072d)
     MUXCY:CI->O           1   0.023   0.000  blk0000073c (sig0000072e)
     MUXCY:CI->O           1   0.023   0.000  blk0000073d (sig0000072f)
     MUXCY:CI->O           1   0.023   0.000  blk0000073e (sig00000730)
     MUXCY:CI->O           1   0.023   0.000  blk0000073f (sig00000731)
     MUXCY:CI->O           1   0.023   0.000  blk00000740 (sig00000732)
     MUXCY:CI->O           1   0.023   0.000  blk00000741 (sig00000733)
     MUXCY:CI->O           1   0.023   0.000  blk00000742 (sig00000734)
     MUXCY:CI->O           1   0.023   0.000  blk00000743 (sig00000735)
     XORCY:CI->O          90   0.206   2.130  blk00000761 (sig000013b7)
     INV:I->O              2   0.255   0.725  blk000019f4 (sig00000fee)
     MUXCY:CI->O           1   0.023   0.000  blk000007d9 (sig000007c7)
     MUXCY:CI->O           1   0.023   0.000  blk000007da (sig000007c8)
     MUXCY:CI->O           1   0.023   0.000  blk000007db (sig000007c9)
     MUXCY:CI->O           1   0.023   0.000  blk000007dc (sig000007ca)
     MUXCY:CI->O           1   0.023   0.000  blk000007dd (sig000007cb)
     MUXCY:CI->O           1   0.023   0.000  blk000007de (sig000007cc)
     MUXCY:CI->O           1   0.023   0.000  blk000007df (sig000007cd)
     MUXCY:CI->O           1   0.023   0.000  blk000007e0 (sig000007ce)
     MUXCY:CI->O           1   0.023   0.000  blk000007e1 (sig000007cf)
     MUXCY:CI->O           1   0.023   0.000  blk000007e2 (sig000007d0)
     MUXCY:CI->O           1   0.023   0.000  blk000007e3 (sig000007d1)
     MUXCY:CI->O           1   0.023   0.000  blk000007e4 (sig000007d2)
     MUXCY:CI->O           1   0.023   0.000  blk000007e5 (sig000007d3)
     MUXCY:CI->O           1   0.023   0.000  blk000007e6 (sig000007d4)
     MUXCY:CI->O           1   0.023   0.000  blk000007e7 (sig000007d5)
     MUXCY:CI->O           1   0.023   0.000  blk000007e8 (sig000007d6)
     MUXCY:CI->O           1   0.023   0.000  blk000007e9 (sig000007d7)
     MUXCY:CI->O           1   0.023   0.000  blk000007ea (sig000007d8)
     MUXCY:CI->O           1   0.023   0.000  blk000007eb (sig000007d9)
     MUXCY:CI->O           1   0.023   0.000  blk000007ec (sig000007da)
     MUXCY:CI->O           1   0.023   0.000  blk000007ed (sig000007db)
     MUXCY:CI->O           1   0.023   0.000  blk000007ee (sig000007dc)
     MUXCY:CI->O           1   0.023   0.000  blk000007ef (sig000007dd)
     MUXCY:CI->O           1   0.023   0.000  blk000007f0 (sig000007de)
     MUXCY:CI->O           1   0.023   0.000  blk000007f1 (sig000007df)
     MUXCY:CI->O           1   0.023   0.000  blk000007f2 (sig000007e0)
     MUXCY:CI->O           1   0.023   0.000  blk000007f3 (sig000007e1)
     MUXCY:CI->O           1   0.023   0.000  blk000007f4 (sig000007e2)
     XORCY:CI->O          90   0.206   2.130  blk00000812 (sig00001360)
     INV:I->O              2   0.255   0.725  blk000019f3 (sig00000fed)
     MUXCY:CI->O           1   0.023   0.000  blk0000088a (sig00000874)
     MUXCY:CI->O           1   0.023   0.000  blk0000088b (sig00000875)
     MUXCY:CI->O           1   0.023   0.000  blk0000088c (sig00000876)
     MUXCY:CI->O           1   0.023   0.000  blk0000088d (sig00000877)
     MUXCY:CI->O           1   0.023   0.000  blk0000088e (sig00000878)
     MUXCY:CI->O           1   0.023   0.000  blk0000088f (sig00000879)
     MUXCY:CI->O           1   0.023   0.000  blk00000890 (sig0000087a)
     MUXCY:CI->O           1   0.023   0.000  blk00000891 (sig0000087b)
     MUXCY:CI->O           1   0.023   0.000  blk00000892 (sig0000087c)
     MUXCY:CI->O           1   0.023   0.000  blk00000893 (sig0000087d)
     MUXCY:CI->O           1   0.023   0.000  blk00000894 (sig0000087e)
     MUXCY:CI->O           1   0.023   0.000  blk00000895 (sig0000087f)
     MUXCY:CI->O           1   0.023   0.000  blk00000896 (sig00000880)
     MUXCY:CI->O           1   0.023   0.000  blk00000897 (sig00000881)
     MUXCY:CI->O           1   0.023   0.000  blk00000898 (sig00000882)
     MUXCY:CI->O           1   0.023   0.000  blk00000899 (sig00000883)
     MUXCY:CI->O           1   0.023   0.000  blk0000089a (sig00000884)
     MUXCY:CI->O           1   0.023   0.000  blk0000089b (sig00000885)
     MUXCY:CI->O           1   0.023   0.000  blk0000089c (sig00000886)
     MUXCY:CI->O           1   0.023   0.000  blk0000089d (sig00000887)
     MUXCY:CI->O           1   0.023   0.000  blk0000089e (sig00000888)
     MUXCY:CI->O           1   0.023   0.000  blk0000089f (sig00000889)
     MUXCY:CI->O           1   0.023   0.000  blk000008a0 (sig0000088a)
     MUXCY:CI->O           1   0.023   0.000  blk000008a1 (sig0000088b)
     MUXCY:CI->O           1   0.023   0.000  blk000008a2 (sig0000088c)
     MUXCY:CI->O           1   0.023   0.000  blk000008a3 (sig0000088d)
     MUXCY:CI->O           1   0.023   0.000  blk000008a4 (sig0000088e)
     MUXCY:CI->O           1   0.023   0.000  blk000008a5 (sig0000088f)
     XORCY:CI->O          90   0.206   2.130  blk000008c3 (sig00001309)
     INV:I->O              2   0.255   0.725  blk000019f2 (sig00000fec)
     MUXCY:CI->O           1   0.023   0.000  blk0000093b (sig00000921)
     MUXCY:CI->O           1   0.023   0.000  blk0000093c (sig00000922)
     MUXCY:CI->O           1   0.023   0.000  blk0000093d (sig00000923)
     MUXCY:CI->O           1   0.023   0.000  blk0000093e (sig00000924)
     MUXCY:CI->O           1   0.023   0.000  blk0000093f (sig00000925)
     MUXCY:CI->O           1   0.023   0.000  blk00000940 (sig00000926)
     MUXCY:CI->O           1   0.023   0.000  blk00000941 (sig00000927)
     MUXCY:CI->O           1   0.023   0.000  blk00000942 (sig00000928)
     MUXCY:CI->O           1   0.023   0.000  blk00000943 (sig00000929)
     MUXCY:CI->O           1   0.023   0.000  blk00000944 (sig0000092a)
     MUXCY:CI->O           1   0.023   0.000  blk00000945 (sig0000092b)
     MUXCY:CI->O           1   0.023   0.000  blk00000946 (sig0000092c)
     MUXCY:CI->O           1   0.023   0.000  blk00000947 (sig0000092d)
     MUXCY:CI->O           1   0.023   0.000  blk00000948 (sig0000092e)
     MUXCY:CI->O           1   0.023   0.000  blk00000949 (sig0000092f)
     MUXCY:CI->O           1   0.023   0.000  blk0000094a (sig00000930)
     MUXCY:CI->O           1   0.023   0.000  blk0000094b (sig00000931)
     MUXCY:CI->O           1   0.023   0.000  blk0000094c (sig00000932)
     MUXCY:CI->O           1   0.023   0.000  blk0000094d (sig00000933)
     MUXCY:CI->O           1   0.023   0.000  blk0000094e (sig00000934)
     MUXCY:CI->O           1   0.023   0.000  blk0000094f (sig00000935)
     MUXCY:CI->O           1   0.023   0.000  blk00000950 (sig00000936)
     MUXCY:CI->O           1   0.023   0.000  blk00000951 (sig00000937)
     MUXCY:CI->O           1   0.023   0.000  blk00000952 (sig00000938)
     MUXCY:CI->O           1   0.023   0.000  blk00000953 (sig00000939)
     MUXCY:CI->O           1   0.023   0.000  blk00000954 (sig0000093a)
     MUXCY:CI->O           1   0.023   0.000  blk00000955 (sig0000093b)
     MUXCY:CI->O           1   0.023   0.000  blk00000956 (sig0000093c)
     XORCY:CI->O          90   0.206   2.130  blk00000974 (sig000012b2)
     INV:I->O              2   0.255   0.725  blk000019f1 (sig00000feb)
     MUXCY:CI->O           1   0.023   0.000  blk000009ec (sig000009ce)
     MUXCY:CI->O           1   0.023   0.000  blk000009ed (sig000009cf)
     MUXCY:CI->O           1   0.023   0.000  blk000009ee (sig000009d0)
     MUXCY:CI->O           1   0.023   0.000  blk000009ef (sig000009d1)
     MUXCY:CI->O           1   0.023   0.000  blk000009f0 (sig000009d2)
     MUXCY:CI->O           1   0.023   0.000  blk000009f1 (sig000009d3)
     MUXCY:CI->O           1   0.023   0.000  blk000009f2 (sig000009d4)
     MUXCY:CI->O           1   0.023   0.000  blk000009f3 (sig000009d5)
     MUXCY:CI->O           1   0.023   0.000  blk000009f4 (sig000009d6)
     MUXCY:CI->O           1   0.023   0.000  blk000009f5 (sig000009d7)
     MUXCY:CI->O           1   0.023   0.000  blk000009f6 (sig000009d8)
     MUXCY:CI->O           1   0.023   0.000  blk000009f7 (sig000009d9)
     MUXCY:CI->O           1   0.023   0.000  blk000009f8 (sig000009da)
     MUXCY:CI->O           1   0.023   0.000  blk000009f9 (sig000009db)
     MUXCY:CI->O           1   0.023   0.000  blk000009fa (sig000009dc)
     MUXCY:CI->O           1   0.023   0.000  blk000009fb (sig000009dd)
     MUXCY:CI->O           1   0.023   0.000  blk000009fc (sig000009de)
     MUXCY:CI->O           1   0.023   0.000  blk000009fd (sig000009df)
     MUXCY:CI->O           1   0.023   0.000  blk000009fe (sig000009e0)
     MUXCY:CI->O           1   0.023   0.000  blk000009ff (sig000009e1)
     MUXCY:CI->O           1   0.023   0.000  blk00000a00 (sig000009e2)
     MUXCY:CI->O           1   0.023   0.000  blk00000a01 (sig000009e3)
     MUXCY:CI->O           1   0.023   0.000  blk00000a02 (sig000009e4)
     MUXCY:CI->O           1   0.023   0.000  blk00000a03 (sig000009e5)
     MUXCY:CI->O           1   0.023   0.000  blk00000a04 (sig000009e6)
     MUXCY:CI->O           1   0.023   0.000  blk00000a05 (sig000009e7)
     MUXCY:CI->O           1   0.023   0.000  blk00000a06 (sig000009e8)
     MUXCY:CI->O           1   0.023   0.000  blk00000a07 (sig000009e9)
     XORCY:CI->O          90   0.206   2.130  blk00000a25 (sig0000125b)
     INV:I->O              2   0.255   0.725  blk000019f0 (sig00000fea)
     MUXCY:CI->O           1   0.023   0.000  blk00000a9d (sig00000a7b)
     MUXCY:CI->O           1   0.023   0.000  blk00000a9e (sig00000a7c)
     MUXCY:CI->O           1   0.023   0.000  blk00000a9f (sig00000a7d)
     MUXCY:CI->O           1   0.023   0.000  blk00000aa0 (sig00000a7e)
     MUXCY:CI->O           1   0.023   0.000  blk00000aa1 (sig00000a7f)
     MUXCY:CI->O           1   0.023   0.000  blk00000aa2 (sig00000a80)
     MUXCY:CI->O           1   0.023   0.000  blk00000aa3 (sig00000a81)
     MUXCY:CI->O           1   0.023   0.000  blk00000aa4 (sig00000a82)
     MUXCY:CI->O           1   0.023   0.000  blk00000aa5 (sig00000a83)
     MUXCY:CI->O           1   0.023   0.000  blk00000aa6 (sig00000a84)
     MUXCY:CI->O           1   0.023   0.000  blk00000aa7 (sig00000a85)
     MUXCY:CI->O           1   0.023   0.000  blk00000aa8 (sig00000a86)
     MUXCY:CI->O           1   0.023   0.000  blk00000aa9 (sig00000a87)
     MUXCY:CI->O           1   0.023   0.000  blk00000aaa (sig00000a88)
     MUXCY:CI->O           1   0.023   0.000  blk00000aab (sig00000a89)
     MUXCY:CI->O           1   0.023   0.000  blk00000aac (sig00000a8a)
     MUXCY:CI->O           1   0.023   0.000  blk00000aad (sig00000a8b)
     MUXCY:CI->O           1   0.023   0.000  blk00000aae (sig00000a8c)
     MUXCY:CI->O           1   0.023   0.000  blk00000aaf (sig00000a8d)
     MUXCY:CI->O           1   0.023   0.000  blk00000ab0 (sig00000a8e)
     MUXCY:CI->O           1   0.023   0.000  blk00000ab1 (sig00000a8f)
     MUXCY:CI->O           1   0.023   0.000  blk00000ab2 (sig00000a90)
     MUXCY:CI->O           1   0.023   0.000  blk00000ab3 (sig00000a91)
     MUXCY:CI->O           1   0.023   0.000  blk00000ab4 (sig00000a92)
     MUXCY:CI->O           1   0.023   0.000  blk00000ab5 (sig00000a93)
     MUXCY:CI->O           1   0.023   0.000  blk00000ab6 (sig00000a94)
     MUXCY:CI->O           1   0.023   0.000  blk00000ab7 (sig00000a95)
     MUXCY:CI->O           1   0.023   0.000  blk00000ab8 (sig00000a96)
     XORCY:CI->O          90   0.206   2.130  blk00000ad6 (sig00001204)
     INV:I->O              2   0.255   0.725  blk000019ef (sig00000fe9)
     MUXCY:CI->O           1   0.023   0.000  blk00000b4e (sig00000b28)
     MUXCY:CI->O           1   0.023   0.000  blk00000b4f (sig00000b29)
     MUXCY:CI->O           1   0.023   0.000  blk00000b50 (sig00000b2a)
     MUXCY:CI->O           1   0.023   0.000  blk00000b51 (sig00000b2b)
     MUXCY:CI->O           1   0.023   0.000  blk00000b52 (sig00000b2c)
     MUXCY:CI->O           1   0.023   0.000  blk00000b53 (sig00000b2d)
     MUXCY:CI->O           1   0.023   0.000  blk00000b54 (sig00000b2e)
     MUXCY:CI->O           1   0.023   0.000  blk00000b55 (sig00000b2f)
     MUXCY:CI->O           1   0.023   0.000  blk00000b56 (sig00000b30)
     MUXCY:CI->O           1   0.023   0.000  blk00000b57 (sig00000b31)
     MUXCY:CI->O           1   0.023   0.000  blk00000b58 (sig00000b32)
     MUXCY:CI->O           1   0.023   0.000  blk00000b59 (sig00000b33)
     MUXCY:CI->O           1   0.023   0.000  blk00000b5a (sig00000b34)
     MUXCY:CI->O           1   0.023   0.000  blk00000b5b (sig00000b35)
     MUXCY:CI->O           1   0.023   0.000  blk00000b5c (sig00000b36)
     MUXCY:CI->O           1   0.023   0.000  blk00000b5d (sig00000b37)
     MUXCY:CI->O           1   0.023   0.000  blk00000b5e (sig00000b38)
     MUXCY:CI->O           1   0.023   0.000  blk00000b5f (sig00000b39)
     MUXCY:CI->O           1   0.023   0.000  blk00000b60 (sig00000b3a)
     MUXCY:CI->O           1   0.023   0.000  blk00000b61 (sig00000b3b)
     MUXCY:CI->O           1   0.023   0.000  blk00000b62 (sig00000b3c)
     MUXCY:CI->O           1   0.023   0.000  blk00000b63 (sig00000b3d)
     MUXCY:CI->O           1   0.023   0.000  blk00000b64 (sig00000b3e)
     MUXCY:CI->O           1   0.023   0.000  blk00000b65 (sig00000b3f)
     MUXCY:CI->O           1   0.023   0.000  blk00000b66 (sig00000b40)
     MUXCY:CI->O           1   0.023   0.000  blk00000b67 (sig00000b41)
     MUXCY:CI->O           1   0.023   0.000  blk00000b68 (sig00000b42)
     MUXCY:CI->O           1   0.023   0.000  blk00000b69 (sig00000b43)
     XORCY:CI->O          90   0.206   2.130  blk00000b87 (sig000011ad)
     INV:I->O              2   0.255   0.725  blk000019ee (sig00000fe8)
     MUXCY:CI->O           1   0.023   0.000  blk00000bff (sig00000bd5)
     MUXCY:CI->O           1   0.023   0.000  blk00000c00 (sig00000bd6)
     MUXCY:CI->O           1   0.023   0.000  blk00000c01 (sig00000bd7)
     MUXCY:CI->O           1   0.023   0.000  blk00000c02 (sig00000bd8)
     MUXCY:CI->O           1   0.023   0.000  blk00000c03 (sig00000bd9)
     MUXCY:CI->O           1   0.023   0.000  blk00000c04 (sig00000bda)
     MUXCY:CI->O           1   0.023   0.000  blk00000c05 (sig00000bdb)
     MUXCY:CI->O           1   0.023   0.000  blk00000c06 (sig00000bdc)
     MUXCY:CI->O           1   0.023   0.000  blk00000c07 (sig00000bdd)
     MUXCY:CI->O           1   0.023   0.000  blk00000c08 (sig00000bde)
     MUXCY:CI->O           1   0.023   0.000  blk00000c09 (sig00000bdf)
     MUXCY:CI->O           1   0.023   0.000  blk00000c0a (sig00000be0)
     MUXCY:CI->O           1   0.023   0.000  blk00000c0b (sig00000be1)
     MUXCY:CI->O           1   0.023   0.000  blk00000c0c (sig00000be2)
     MUXCY:CI->O           1   0.023   0.000  blk00000c0d (sig00000be3)
     MUXCY:CI->O           1   0.023   0.000  blk00000c0e (sig00000be4)
     MUXCY:CI->O           1   0.023   0.000  blk00000c0f (sig00000be5)
     MUXCY:CI->O           1   0.023   0.000  blk00000c10 (sig00000be6)
     MUXCY:CI->O           1   0.023   0.000  blk00000c11 (sig00000be7)
     MUXCY:CI->O           1   0.023   0.000  blk00000c12 (sig00000be8)
     MUXCY:CI->O           1   0.023   0.000  blk00000c13 (sig00000be9)
     MUXCY:CI->O           1   0.023   0.000  blk00000c14 (sig00000bea)
     MUXCY:CI->O           1   0.023   0.000  blk00000c15 (sig00000beb)
     MUXCY:CI->O           1   0.023   0.000  blk00000c16 (sig00000bec)
     MUXCY:CI->O           1   0.023   0.000  blk00000c17 (sig00000bed)
     MUXCY:CI->O           1   0.023   0.000  blk00000c18 (sig00000bee)
     MUXCY:CI->O           1   0.023   0.000  blk00000c19 (sig00000bef)
     MUXCY:CI->O           1   0.023   0.000  blk00000c1a (sig00000bf0)
     XORCY:CI->O          90   0.206   2.130  blk00000c38 (sig00001156)
     INV:I->O              2   0.255   0.725  blk000019ed (sig00000fe7)
     MUXCY:CI->O           1   0.023   0.000  blk00000cb0 (sig00000c82)
     MUXCY:CI->O           1   0.023   0.000  blk00000cb1 (sig00000c83)
     MUXCY:CI->O           1   0.023   0.000  blk00000cb2 (sig00000c84)
     MUXCY:CI->O           1   0.023   0.000  blk00000cb3 (sig00000c85)
     MUXCY:CI->O           1   0.023   0.000  blk00000cb4 (sig00000c86)
     MUXCY:CI->O           1   0.023   0.000  blk00000cb5 (sig00000c87)
     MUXCY:CI->O           1   0.023   0.000  blk00000cb6 (sig00000c88)
     MUXCY:CI->O           1   0.023   0.000  blk00000cb7 (sig00000c89)
     MUXCY:CI->O           1   0.023   0.000  blk00000cb8 (sig00000c8a)
     MUXCY:CI->O           1   0.023   0.000  blk00000cb9 (sig00000c8b)
     MUXCY:CI->O           1   0.023   0.000  blk00000cba (sig00000c8c)
     MUXCY:CI->O           1   0.023   0.000  blk00000cbb (sig00000c8d)
     MUXCY:CI->O           1   0.023   0.000  blk00000cbc (sig00000c8e)
     MUXCY:CI->O           1   0.023   0.000  blk00000cbd (sig00000c8f)
     MUXCY:CI->O           1   0.023   0.000  blk00000cbe (sig00000c90)
     MUXCY:CI->O           1   0.023   0.000  blk00000cbf (sig00000c91)
     MUXCY:CI->O           1   0.023   0.000  blk00000cc0 (sig00000c92)
     MUXCY:CI->O           1   0.023   0.000  blk00000cc1 (sig00000c93)
     MUXCY:CI->O           1   0.023   0.000  blk00000cc2 (sig00000c94)
     MUXCY:CI->O           1   0.023   0.000  blk00000cc3 (sig00000c95)
     MUXCY:CI->O           1   0.023   0.000  blk00000cc4 (sig00000c96)
     MUXCY:CI->O           1   0.023   0.000  blk00000cc5 (sig00000c97)
     MUXCY:CI->O           1   0.023   0.000  blk00000cc6 (sig00000c98)
     MUXCY:CI->O           1   0.023   0.000  blk00000cc7 (sig00000c99)
     MUXCY:CI->O           1   0.023   0.000  blk00000cc8 (sig00000c9a)
     MUXCY:CI->O           1   0.023   0.000  blk00000cc9 (sig00000c9b)
     MUXCY:CI->O           1   0.023   0.000  blk00000cca (sig00000c9c)
     MUXCY:CI->O           1   0.023   0.000  blk00000ccb (sig00000c9d)
     XORCY:CI->O          90   0.206   2.130  blk00000ce9 (sig000010ff)
     INV:I->O              2   0.255   0.725  blk000019ec (sig00000fe6)
     MUXCY:CI->O           1   0.023   0.000  blk00000d61 (sig00000d2f)
     MUXCY:CI->O           1   0.023   0.000  blk00000d62 (sig00000d30)
     MUXCY:CI->O           1   0.023   0.000  blk00000d63 (sig00000d31)
     MUXCY:CI->O           1   0.023   0.000  blk00000d64 (sig00000d32)
     MUXCY:CI->O           1   0.023   0.000  blk00000d65 (sig00000d33)
     MUXCY:CI->O           1   0.023   0.000  blk00000d66 (sig00000d34)
     MUXCY:CI->O           1   0.023   0.000  blk00000d67 (sig00000d35)
     MUXCY:CI->O           1   0.023   0.000  blk00000d68 (sig00000d36)
     MUXCY:CI->O           1   0.023   0.000  blk00000d69 (sig00000d37)
     MUXCY:CI->O           1   0.023   0.000  blk00000d6a (sig00000d38)
     MUXCY:CI->O           1   0.023   0.000  blk00000d6b (sig00000d39)
     MUXCY:CI->O           1   0.023   0.000  blk00000d6c (sig00000d3a)
     MUXCY:CI->O           1   0.023   0.000  blk00000d6d (sig00000d3b)
     MUXCY:CI->O           1   0.023   0.000  blk00000d6e (sig00000d3c)
     MUXCY:CI->O           1   0.023   0.000  blk00000d6f (sig00000d3d)
     MUXCY:CI->O           1   0.023   0.000  blk00000d70 (sig00000d3e)
     MUXCY:CI->O           1   0.023   0.000  blk00000d71 (sig00000d3f)
     MUXCY:CI->O           1   0.023   0.000  blk00000d72 (sig00000d40)
     MUXCY:CI->O           1   0.023   0.000  blk00000d73 (sig00000d41)
     MUXCY:CI->O           1   0.023   0.000  blk00000d74 (sig00000d42)
     MUXCY:CI->O           1   0.023   0.000  blk00000d75 (sig00000d43)
     MUXCY:CI->O           1   0.023   0.000  blk00000d76 (sig00000d44)
     MUXCY:CI->O           1   0.023   0.000  blk00000d77 (sig00000d45)
     MUXCY:CI->O           1   0.023   0.000  blk00000d78 (sig00000d46)
     MUXCY:CI->O           1   0.023   0.000  blk00000d79 (sig00000d47)
     MUXCY:CI->O           1   0.023   0.000  blk00000d7a (sig00000d48)
     MUXCY:CI->O           1   0.023   0.000  blk00000d7b (sig00000d49)
     MUXCY:CI->O           1   0.023   0.000  blk00000d7c (sig00000d4a)
     XORCY:CI->O          90   0.206   2.130  blk00000d9a (sig000010a8)
     INV:I->O              2   0.255   0.725  blk000019eb (sig00000fe5)
     MUXCY:CI->O           1   0.023   0.000  blk00000e12 (sig00000ddc)
     MUXCY:CI->O           1   0.023   0.000  blk00000e13 (sig00000ddd)
     MUXCY:CI->O           1   0.023   0.000  blk00000e14 (sig00000dde)
     MUXCY:CI->O           1   0.023   0.000  blk00000e15 (sig00000ddf)
     MUXCY:CI->O           1   0.023   0.000  blk00000e16 (sig00000de0)
     MUXCY:CI->O           1   0.023   0.000  blk00000e17 (sig00000de1)
     MUXCY:CI->O           1   0.023   0.000  blk00000e18 (sig00000de2)
     MUXCY:CI->O           1   0.023   0.000  blk00000e19 (sig00000de3)
     MUXCY:CI->O           1   0.023   0.000  blk00000e1a (sig00000de4)
     MUXCY:CI->O           1   0.023   0.000  blk00000e1b (sig00000de5)
     MUXCY:CI->O           1   0.023   0.000  blk00000e1c (sig00000de6)
     MUXCY:CI->O           1   0.023   0.000  blk00000e1d (sig00000de7)
     MUXCY:CI->O           1   0.023   0.000  blk00000e1e (sig00000de8)
     MUXCY:CI->O           1   0.023   0.000  blk00000e1f (sig00000de9)
     MUXCY:CI->O           1   0.023   0.000  blk00000e20 (sig00000dea)
     MUXCY:CI->O           1   0.023   0.000  blk00000e21 (sig00000deb)
     MUXCY:CI->O           1   0.023   0.000  blk00000e22 (sig00000dec)
     MUXCY:CI->O           1   0.023   0.000  blk00000e23 (sig00000ded)
     MUXCY:CI->O           1   0.023   0.000  blk00000e24 (sig00000dee)
     MUXCY:CI->O           1   0.023   0.000  blk00000e25 (sig00000def)
     MUXCY:CI->O           1   0.023   0.000  blk00000e26 (sig00000df0)
     MUXCY:CI->O           1   0.023   0.000  blk00000e27 (sig00000df1)
     MUXCY:CI->O           1   0.023   0.000  blk00000e28 (sig00000df2)
     MUXCY:CI->O           1   0.023   0.000  blk00000e29 (sig00000df3)
     MUXCY:CI->O           1   0.023   0.000  blk00000e2a (sig00000df4)
     MUXCY:CI->O           1   0.023   0.000  blk00000e2b (sig00000df5)
     MUXCY:CI->O           1   0.023   0.000  blk00000e2c (sig00000df6)
     MUXCY:CI->O           1   0.023   0.000  blk00000e2d (sig00000df7)
     XORCY:CI->O          90   0.206   2.130  blk00000e4b (sig00001051)
     INV:I->O              2   0.255   0.725  blk000019ea (sig00000fe4)
     MUXCY:CI->O           1   0.023   0.000  blk00000ec3 (sig00000e89)
     MUXCY:CI->O           1   0.023   0.000  blk00000ec4 (sig00000e8a)
     MUXCY:CI->O           1   0.023   0.000  blk00000ec5 (sig00000e8b)
     MUXCY:CI->O           1   0.023   0.000  blk00000ec6 (sig00000e8c)
     MUXCY:CI->O           1   0.023   0.000  blk00000ec7 (sig00000e8d)
     MUXCY:CI->O           1   0.023   0.000  blk00000ec8 (sig00000e8e)
     MUXCY:CI->O           1   0.023   0.000  blk00000ec9 (sig00000e8f)
     MUXCY:CI->O           1   0.023   0.000  blk00000eca (sig00000e90)
     MUXCY:CI->O           1   0.023   0.000  blk00000ecb (sig00000e91)
     MUXCY:CI->O           1   0.023   0.000  blk00000ecc (sig00000e92)
     MUXCY:CI->O           1   0.023   0.000  blk00000ecd (sig00000e93)
     MUXCY:CI->O           1   0.023   0.000  blk00000ece (sig00000e94)
     MUXCY:CI->O           1   0.023   0.000  blk00000ecf (sig00000e95)
     MUXCY:CI->O           1   0.023   0.000  blk00000ed0 (sig00000e96)
     MUXCY:CI->O           1   0.023   0.000  blk00000ed1 (sig00000e97)
     MUXCY:CI->O           1   0.023   0.000  blk00000ed2 (sig00000e98)
     MUXCY:CI->O           1   0.023   0.000  blk00000ed3 (sig00000e99)
     MUXCY:CI->O           1   0.023   0.000  blk00000ed4 (sig00000e9a)
     MUXCY:CI->O           1   0.023   0.000  blk00000ed5 (sig00000e9b)
     MUXCY:CI->O           1   0.023   0.000  blk00000ed6 (sig00000e9c)
     MUXCY:CI->O           1   0.023   0.000  blk00000ed7 (sig00000e9d)
     MUXCY:CI->O           1   0.023   0.000  blk00000ed8 (sig00000e9e)
     MUXCY:CI->O           1   0.023   0.000  blk00000ed9 (sig00000e9f)
     MUXCY:CI->O           1   0.023   0.000  blk00000eda (sig00000ea0)
     MUXCY:CI->O           1   0.023   0.000  blk00000edb (sig00000ea1)
     MUXCY:CI->O           1   0.023   0.000  blk00000edc (sig00000ea2)
     MUXCY:CI->O           1   0.023   0.000  blk00000edd (sig00000ea3)
     MUXCY:CI->O           1   0.023   0.000  blk00000ede (sig00000ea4)
     XORCY:CI->O          90   0.206   2.359  blk00000efc (sig00000ffa)
     LUT3:I0->O            1   0.235   0.000  blk000012a4 (sig00000fc6)
     MUXCY:S->O            1   0.215   0.000  blk00000fea (sig00000fa9)
     XORCY:CI->O           1   0.206   0.958  blk00001008 (sig00000004)
     LUT4:I0->O            1   0.254   0.000  blk00001950 (sig00001772)
     MUXCY:S->O            1   0.215   0.000  blk00001061 (sig00001776)
     MUXCY:CI->O           1   0.023   0.000  blk00001062 (sig00001777)
     MUXCY:CI->O           1   0.023   0.000  blk00001063 (sig00001778)
     MUXCY:CI->O           1   0.023   0.000  blk00001064 (sig00001779)
     MUXCY:CI->O           1   0.023   0.000  blk00001065 (sig0000177a)
     MUXCY:CI->O           1   0.023   0.000  blk00001066 (sig0000177b)
     MUXCY:CI->O           1   0.023   0.000  blk00001067 (sig0000177c)
     MUXCY:CI->O           1   0.023   0.000  blk00001068 (sig0000177d)
     MUXCY:CI->O           1   0.023   0.000  blk00001069 (sig0000177e)
     MUXCY:CI->O           1   0.023   0.000  blk0000106a (sig0000177f)
     MUXCY:CI->O           1   0.023   0.000  blk0000106b (sig00001780)
     MUXCY:CI->O           1   0.023   0.000  blk0000106c (sig00001781)
     MUXCY:CI->O           1   0.023   0.000  blk0000106d (sig00001782)
     MUXCY:CI->O           1   0.023   0.000  blk0000106e (sig00001783)
     MUXCY:CI->O           1   0.023   0.000  blk0000106f (sig00001784)
     MUXCY:CI->O           1   0.023   0.000  blk00001070 (sig00001785)
     MUXCY:CI->O           1   0.023   0.000  blk00001071 (sig00001786)
     MUXCY:CI->O           1   0.023   0.000  blk00001072 (sig00001787)
     MUXCY:CI->O           1   0.023   0.000  blk00001073 (sig00001788)
     MUXCY:CI->O           1   0.023   0.000  blk00001074 (sig00001789)
     MUXCY:CI->O           1   0.023   0.000  blk00001075 (sig0000178a)
     MUXCY:CI->O           1   0.023   0.000  blk00001076 (sig0000178b)
     MUXCY:CI->O           1   0.023   0.000  blk00001077 (sig0000178c)
     MUXCY:CI->O           1   0.023   0.000  blk00001078 (sig0000178d)
     MUXCY:CI->O           1   0.023   0.000  blk00001079 (sig0000178e)
     MUXCY:CI->O           1   0.023   0.000  blk0000107a (sig0000178f)
     MUXCY:CI->O           1   0.023   0.000  blk0000107b (sig00001790)
     XORCY:CI->O           8   0.206   1.374  blk00001099 (sig000017ea)
     LUT5:I0->O            1   0.254   0.681  blk000019e0 (sig00001793)
     MUXCY:CI->O           1   0.023   0.000  blk00001110 (sig00001849)
     MUXCY:CI->O           1   0.023   0.000  blk0000110e (sig00001848)
     MUXCY:CI->O           1   0.023   0.000  blk0000110d (sig00001847)
     MUXCY:CI->O           1   0.023   0.000  blk0000110c (sig00001846)
     MUXCY:CI->O           1   0.023   0.000  blk0000110b (sig00001845)
     MUXCY:CI->O           1   0.023   0.000  blk0000110a (sig00001844)
     MUXCY:CI->O           1   0.023   0.000  blk00001109 (sig00001843)
     MUXCY:CI->O           1   0.023   0.000  blk00001108 (sig00001842)
     MUXCY:CI->O           1   0.023   0.000  blk00001107 (sig00001841)
     MUXCY:CI->O           1   0.023   0.000  blk00001106 (sig00001840)
     MUXCY:CI->O           1   0.023   0.000  blk00001105 (sig0000183f)
     MUXCY:CI->O           1   0.023   0.000  blk00001104 (sig0000183e)
     MUXCY:CI->O           1   0.023   0.000  blk00001103 (sig0000183d)
     MUXCY:CI->O           1   0.023   0.000  blk00001102 (sig0000183c)
     MUXCY:CI->O           1   0.023   0.000  blk00001101 (sig0000183b)
     MUXCY:CI->O           1   0.023   0.000  blk00001100 (sig0000183a)
     MUXCY:CI->O           1   0.023   0.000  blk000010ff (sig00001839)
     MUXCY:CI->O           1   0.023   0.000  blk000010fe (sig00001838)
     MUXCY:CI->O           1   0.023   0.000  blk000010fd (sig00001837)
     MUXCY:CI->O           1   0.023   0.000  blk000010fc (sig00001836)
     MUXCY:CI->O           1   0.023   0.000  blk000010fb (sig00001835)
     MUXCY:CI->O           1   0.023   0.000  blk000010fa (sig00001834)
     MUXCY:CI->O           1   0.023   0.000  blk000010f9 (sig00001833)
     MUXCY:CI->O           1   0.023   0.000  blk000010f8 (sig00001832)
     MUXCY:CI->O           1   0.023   0.000  blk000010f7 (sig00001831)
     MUXCY:CI->O           1   0.023   0.000  blk000010f6 (sig00001830)
     MUXCY:CI->O           1   0.023   0.000  blk000010f5 (sig0000182f)
     MUXCY:CI->O           1   0.023   0.000  blk000010f4 (sig0000182e)
     XORCY:CI->O           1   0.206   0.000  blk000010d7 (m_axis_dout_tdata<47>)
     end scope: 'fm/sc:m_axis_dout_tdata<47>'
     FDE:D                     0.074          fm/cordicCarrierOut_47
    ----------------------------------------
    Total                     97.107ns (28.628ns logic, 68.479ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dcm_clock/clk_out2'
  Total number of paths / destination ports: 80 / 80
-------------------------------------------------------------------------
Offset:              4.113ns (Levels of Logic = 2)
  Source:            buttons<4> (PAD)
  Destination:       button_debounce/btn4_cntr_15 (FF)
  Destination Clock: dcm_clock/clk_out2 rising

  Data Path: buttons<4> to button_debounce/btn4_cntr_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.910  buttons_4_IBUF (buttons_4_IBUF)
     LUT3:I0->O           16   0.235   1.181  button_debounce/Mcount_btn4_cntr_val1 (button_debounce/Mcount_btn4_cntr_val)
     FDR:R                     0.459          button_debounce/btn4_cntr_0
    ----------------------------------------
    Total                      4.113ns (2.022ns logic, 2.091ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sample_clock/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              2.707ns (Levels of Logic = 3)
  Source:            uart_rx (PAD)
  Destination:       uartrx/nticks_2 (FF)
  Destination Clock: sample_clock/pll_base_inst/CLKOUT0 rising

  Data Path: uart_rx to uartrx/nticks_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.328   0.876  uart_rx_IBUF (uart_rx_IBUF)
     LUT5:I4->O            1   0.254   0.000  uartrx/Mmux_nticks_next34_G (N16)
     MUXF7:I1->O           1   0.175   0.000  uartrx/Mmux_nticks_next34 (uartrx/nticks_next<2>)
     FD:D                      0.074          uartrx/nticks_2
    ----------------------------------------
    Total                      2.707ns (1.831ns logic, 0.876ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'word_ready'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            leds_7 (FF)
  Destination:       leds<7> (PAD)
  Source Clock:      word_ready rising

  Data Path: leds_7 to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  leds_7 (leds_7)
     OBUF:I->O                 2.912          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sample_clock/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 344 / 12
-------------------------------------------------------------------------
Offset:              9.513ns (Levels of Logic = 5)
  Source:            c/count_13 (FF)
  Destination:       segments<1> (PAD)
  Source Clock:      sample_clock/pll_base_inst/CLKOUT0 rising

  Data Path: c/count_13 to segments<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.525   1.585  c/count_13 (c/count_13)
     LUT6:I1->O            1   0.254   0.000  Mmux_mode24_G (N14)
     MUXF7:I1->O          12   0.175   1.499  Mmux_mode24 (mode<1>)
     LUT5:I0->O            8   0.254   1.374  dd/digit<2>1 (dd/digit<2>)
     LUT6:I1->O            1   0.254   0.681  dd_Mram_segs111 (segments_1_OBUF)
     OBUF:I->O                 2.912          segments_1_OBUF (segments<1>)
    ----------------------------------------
    Total                      9.513ns (4.374ns logic, 5.139ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dcm_clock/clk_out2'
  Total number of paths / destination ports: 1194 / 10
-------------------------------------------------------------------------
Offset:              10.355ns (Levels of Logic = 5)
  Source:            button_debounce/btn3_reg (FF)
  Destination:       segments<7> (PAD)
  Source Clock:      dcm_clock/clk_out2 rising

  Data Path: button_debounce/btn3_reg to segments<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.525   1.557  button_debounce/btn3_reg (button_debounce/btn3_reg)
     LUT5:I0->O            3   0.254   1.196  Mram__n0060221 (Mram__n006022)
     LUT6:I1->O           12   0.254   1.069  Mmux_mode11 (mode<0>)
     LUT3:I2->O            8   0.254   1.399  dd/digit<0>1 (dd/digit<0>)
     LUT6:I0->O            1   0.254   0.681  dd_Mram_segs71 (segments_7_OBUF)
     OBUF:I->O                 2.912          segments_7_OBUF (segments<7>)
    ----------------------------------------
    Total                     10.355ns (4.453ns logic, 5.902ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock dcm_clock/clk_out2
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
dcm_clock/clk_out2             |   97.107|         |         |         |
midi/state[2]_PWR_17_o_Mux_14_o|         |    5.536|         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock midi/state[2]_PWR_17_o_Mux_14_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
sample_clock/pll_base_inst/CLKOUT0|         |         |    1.854|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sample_clock/pll_base_inst/CLKOUT0
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
sample_clock/pll_base_inst/CLKOUT0|    4.854|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock word_ready
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
sample_clock/pll_base_inst/CLKOUT0|    1.364|         |         |         |
----------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.27 secs
 
--> 


Total memory usage is 435172 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  119 (   0 filtered)
Number of infos    :   34 (   0 filtered)

