{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683816392657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683816392658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 08:46:32 2023 " "Processing started: Thu May 11 08:46:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683816392658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816392658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controladorVGA -c controladorVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off controladorVGA -c controladorVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816392658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683816393769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683816393769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683816407209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816407209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulodisplaysietesegmentos.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulodisplaysietesegmentos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloDisplaySieteSegmentos " "Found entity 1: moduloDisplaySieteSegmentos" {  } { { "moduloDisplaySieteSegmentos.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDisplaySieteSegmentos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683816407219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816407219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulocontroladorvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulocontroladorvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloControladorVGA " "Found entity 1: moduloControladorVGA" {  } { { "moduloControladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorVGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683816407233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816407233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloreloj25mhz.sv 1 1 " "Found 1 design units, including 1 entities, in source file moduloreloj25mhz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloReloj25MHz " "Found entity 1: moduloReloj25MHz" {  } { { "moduloReloj25MHz.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloReloj25MHz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683816407238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816407238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulodibujo.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulodibujo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloDibujo " "Found entity 1: moduloDibujo" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683816407299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816407299 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "moduloControladorJuego.sv(31) " "Verilog HDL information at moduloControladorJuego.sv(31): always construct contains both blocking and non-blocking assignments" {  } { { "moduloControladorJuego.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorJuego.sv" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683816407305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulocontroladorjuego.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulocontroladorjuego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloControladorJuego " "Found entity 1: moduloControladorJuego" {  } { { "moduloControladorJuego.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorJuego.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683816407306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816407306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulocontroladorbotones.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulocontroladorbotones.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloControladorBotones " "Found entity 1: moduloControladorBotones" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683816407314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816407314 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controladorVGA " "Elaborating entity \"controladorVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683816408952 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tableroJuego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tableroJuego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683816408979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloReloj25MHz moduloReloj25MHz:instanciaModuloReloj25MHz " "Elaborating entity \"moduloReloj25MHz\" for hierarchy \"moduloReloj25MHz:instanciaModuloReloj25MHz\"" {  } { { "controladorVGA.sv" "instanciaModuloReloj25MHz" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683816409067 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 moduloReloj25MHz.sv(16) " "Verilog HDL assignment warning at moduloReloj25MHz.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "moduloReloj25MHz.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloReloj25MHz.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683816409070 "|controladorVGA|moduloReloj25MHz:instanciaModuloReloj25MHz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloControladorBotones moduloControladorBotones:instanciaModuloControladorBotones " "Elaborating entity \"moduloControladorBotones\" for hierarchy \"moduloControladorBotones:instanciaModuloControladorBotones\"" {  } { { "controladorVGA.sv" "instanciaModuloControladorBotones" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683816409072 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "salidaBotonArriba moduloControladorBotones.sv(13) " "Verilog HDL Always Construct warning at moduloControladorBotones.sv(13): inferring latch(es) for variable \"salidaBotonArriba\", which holds its previous value in one or more paths through the always construct" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683816409074 "|controladorVGA|moduloControladorBotones:instanciaModuloControladorBotones"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "salidaBotonAbajo moduloControladorBotones.sv(13) " "Verilog HDL Always Construct warning at moduloControladorBotones.sv(13): inferring latch(es) for variable \"salidaBotonAbajo\", which holds its previous value in one or more paths through the always construct" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683816409074 "|controladorVGA|moduloControladorBotones:instanciaModuloControladorBotones"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "salidaBotonIzquierda moduloControladorBotones.sv(13) " "Verilog HDL Always Construct warning at moduloControladorBotones.sv(13): inferring latch(es) for variable \"salidaBotonIzquierda\", which holds its previous value in one or more paths through the always construct" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683816409075 "|controladorVGA|moduloControladorBotones:instanciaModuloControladorBotones"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "salidaBotonDerecha moduloControladorBotones.sv(13) " "Verilog HDL Always Construct warning at moduloControladorBotones.sv(13): inferring latch(es) for variable \"salidaBotonDerecha\", which holds its previous value in one or more paths through the always construct" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683816409075 "|controladorVGA|moduloControladorBotones:instanciaModuloControladorBotones"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaBotonDerecha moduloControladorBotones.sv(13) " "Inferred latch for \"salidaBotonDerecha\" at moduloControladorBotones.sv(13)" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816409075 "|controladorVGA|moduloControladorBotones:instanciaModuloControladorBotones"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaBotonIzquierda moduloControladorBotones.sv(13) " "Inferred latch for \"salidaBotonIzquierda\" at moduloControladorBotones.sv(13)" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816409075 "|controladorVGA|moduloControladorBotones:instanciaModuloControladorBotones"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaBotonAbajo moduloControladorBotones.sv(13) " "Inferred latch for \"salidaBotonAbajo\" at moduloControladorBotones.sv(13)" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816409075 "|controladorVGA|moduloControladorBotones:instanciaModuloControladorBotones"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaBotonArriba moduloControladorBotones.sv(13) " "Inferred latch for \"salidaBotonArriba\" at moduloControladorBotones.sv(13)" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816409075 "|controladorVGA|moduloControladorBotones:instanciaModuloControladorBotones"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloControladorJuego moduloControladorJuego:instanciaModuloControladorJuego " "Elaborating entity \"moduloControladorJuego\" for hierarchy \"moduloControladorJuego:instanciaModuloControladorJuego\"" {  } { { "controladorVGA.sv" "instanciaModuloControladorJuego" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683816409077 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "POSICION_COLUMNA_ANALIZADA moduloControladorJuego.sv(17) " "Verilog HDL or VHDL warning at moduloControladorJuego.sv(17): object \"POSICION_COLUMNA_ANALIZADA\" assigned a value but never read" {  } { { "moduloControladorJuego.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorJuego.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683816409082 "|controladorVGA|moduloControladorJuego:instanciaModuloControladorJuego"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "POSICION_FILA_ANALIZADA moduloControladorJuego.sv(18) " "Verilog HDL or VHDL warning at moduloControladorJuego.sv(18): object \"POSICION_FILA_ANALIZADA\" assigned a value but never read" {  } { { "moduloControladorJuego.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorJuego.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683816409082 "|controladorVGA|moduloControladorJuego:instanciaModuloControladorJuego"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tableroJuego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tableroJuego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683816409082 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tableroJuego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tableroJuego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683816409082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloDibujo moduloDibujo:instanciaModuloDibujo " "Elaborating entity \"moduloDibujo\" for hierarchy \"moduloDibujo:instanciaModuloDibujo\"" {  } { { "controladorVGA.sv" "instanciaModuloDibujo" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683816409085 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reinicio moduloDibujo.sv(52) " "Verilog HDL Always Construct warning at moduloDibujo.sv(52): variable \"reinicio\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409139 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "perderJuego moduloDibujo.sv(55) " "Verilog HDL Always Construct warning at moduloDibujo.sv(55): variable \"perderJuego\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409139 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ganarJuego moduloDibujo.sv(59) " "Verilog HDL Always Construct warning at moduloDibujo.sv(59): variable \"ganarJuego\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409140 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(77) " "Verilog HDL Always Construct warning at moduloDibujo.sv(77): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409141 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(101) " "Verilog HDL Always Construct warning at moduloDibujo.sv(101): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409142 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(121) " "Verilog HDL Always Construct warning at moduloDibujo.sv(121): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409143 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(160) " "Verilog HDL Always Construct warning at moduloDibujo.sv(160): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409144 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(196) " "Verilog HDL Always Construct warning at moduloDibujo.sv(196): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409146 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(240) " "Verilog HDL Always Construct warning at moduloDibujo.sv(240): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409148 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(284) " "Verilog HDL Always Construct warning at moduloDibujo.sv(284): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 284 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409150 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(344) " "Verilog HDL Always Construct warning at moduloDibujo.sv(344): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 344 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409153 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(412) " "Verilog HDL Always Construct warning at moduloDibujo.sv(412): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 412 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409156 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(464) " "Verilog HDL Always Construct warning at moduloDibujo.sv(464): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 464 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409159 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(536) " "Verilog HDL Always Construct warning at moduloDibujo.sv(536): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 536 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409167 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(631) " "Verilog HDL Always Construct warning at moduloDibujo.sv(631): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 631 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409187 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(655) " "Verilog HDL Always Construct warning at moduloDibujo.sv(655): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 655 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409188 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(675) " "Verilog HDL Always Construct warning at moduloDibujo.sv(675): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 675 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409190 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(714) " "Verilog HDL Always Construct warning at moduloDibujo.sv(714): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 714 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409191 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(750) " "Verilog HDL Always Construct warning at moduloDibujo.sv(750): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 750 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409192 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(794) " "Verilog HDL Always Construct warning at moduloDibujo.sv(794): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 794 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409195 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(838) " "Verilog HDL Always Construct warning at moduloDibujo.sv(838): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 838 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409198 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(898) " "Verilog HDL Always Construct warning at moduloDibujo.sv(898): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 898 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409201 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(966) " "Verilog HDL Always Construct warning at moduloDibujo.sv(966): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 966 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409205 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(1018) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1018): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1018 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409207 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(1090) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1090): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1090 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409211 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1185) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1185): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409226 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1209) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1209): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409228 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1229) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1229): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409230 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1268) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1268): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1268 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409232 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1304) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1304): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409234 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1348) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1348): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1348 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409236 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1392) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1392): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1392 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409239 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1452) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1452): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1452 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409242 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1520) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1520): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1520 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409246 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1572) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1572): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1572 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409249 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1644) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1644): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1644 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409254 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1739) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1739): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1739 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409269 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1763) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1763): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1763 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409270 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1783) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1783): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1783 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409271 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1822) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1822): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1822 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409273 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1858) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1858): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1858 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409275 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1902) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1902): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1902 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409277 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1946) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1946): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1946 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409279 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(2006) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2006): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2006 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409284 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(2074) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2074): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2074 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409289 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(2126) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2126): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409292 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(2198) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2198): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2198 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409298 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2305) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2305): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2305 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409310 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2329) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2329): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2329 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409312 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2349) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2349): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2349 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409312 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2388) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2388): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2388 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409314 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2424) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2424): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2424 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409316 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2468) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2468): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2468 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409318 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2512) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2512): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2512 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409320 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2572) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2572): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2572 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409323 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2640) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2640): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2640 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409326 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2692) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2692): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2692 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409328 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2764) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2764): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2764 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409332 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(2859) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2859): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2859 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409350 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(2883) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2883): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2883 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409351 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(2903) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2903): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2903 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409352 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(2942) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2942): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2942 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409353 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(2978) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2978): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2978 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409355 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(3022) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3022): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3022 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409358 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(3066) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3066): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3066 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409359 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(3126) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3126): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409362 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(3194) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3194): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409367 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(3246) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3246): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3246 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409371 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(3318) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3318): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3318 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409378 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3413) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3413): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3413 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409395 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3437) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3437): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3437 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409397 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3457) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3457): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3457 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409399 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3496) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3496): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3496 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409400 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3532) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3532): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3532 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409402 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3576) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3576): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3576 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409405 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3620) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3620): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3620 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409407 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3680) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3680): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3680 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409411 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3748) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3748): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3748 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409415 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3800) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3800): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3800 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409417 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3872) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3872): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3872 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409421 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(3967) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3967): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3967 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409435 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(3991) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3991): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3991 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409436 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4011) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4011): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4011 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409437 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4050) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4050): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4050 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409439 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4086) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4086): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4086 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409441 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4130) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4130): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409444 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4174) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4174): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409447 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4234) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4234): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409451 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4302) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4302): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4302 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409455 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4354) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4354): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4354 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409458 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4426) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4426): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4426 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409463 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4524) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4524): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4524 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409475 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4548) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4548): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4548 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409476 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4568) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4568): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4568 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409476 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4607) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4607): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4607 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409478 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4643) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4643): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4643 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409479 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4687) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4687): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4687 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409481 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4731) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4731): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4731 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409484 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4791) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4791): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4791 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409487 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4859) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4859): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4859 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409491 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4911) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4911): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4911 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409494 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4983) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4983): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4983 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409499 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5078) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5078): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5078 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409511 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5102) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5102): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409512 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5122) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5122): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409513 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5161) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5161): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409515 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5197) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5197): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409516 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5241) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5241): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409518 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5285) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5285): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5285 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409520 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5345) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5345): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5345 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409522 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5413) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5413): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5413 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409525 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5465) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5465): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5465 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409528 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5537) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5537): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5537 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409532 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5632) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5632): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5632 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409541 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5656) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5656): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5656 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409542 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5676) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5676): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5676 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409543 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5715) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5715): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5715 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409544 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5751) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5751): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5751 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409546 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5795) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5795): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5795 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409549 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5839) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5839): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5839 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409551 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5899) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5899): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5899 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409554 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5967) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5967): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5967 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409558 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(6019) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6019): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6019 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409561 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(6091) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6091): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6091 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409565 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6186) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6186): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409577 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6210) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6210): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409578 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6230) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6230): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409579 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6269) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6269): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6269 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409580 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6305) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6305): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6305 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409582 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6349) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6349): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6349 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409584 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6393) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6393): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6393 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409585 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6453) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6453): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6453 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409588 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6521) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6521): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6521 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409593 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6573) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6573): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6573 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409595 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6645) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6645): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6645 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409598 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6748) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6748): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6748 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409607 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6772) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6772): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6772 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409608 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6792) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6792): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6792 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409609 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6831) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6831): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6831 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409611 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6867) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6867): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6867 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409612 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6911) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6911): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6911 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409615 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6955) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6955): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6955 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409618 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(7015) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7015): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7015 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409621 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(7083) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7083): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7083 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409625 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(7135) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7135): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409628 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(7207) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7207): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409633 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7302) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7302): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7302 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409647 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7326) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7326): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7326 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409649 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7346) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7346): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7346 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409650 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7385) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7385): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7385 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409652 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7421) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7421): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7421 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409653 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7465) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7465): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7465 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409656 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7509) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7509): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7509 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409658 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7569) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7569): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7569 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409661 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7637) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7637): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7637 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409664 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7689) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7689): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7689 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409667 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7761) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7761): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7761 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409670 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(7856) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7856): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7856 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409681 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(7880) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7880): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7880 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409682 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(7900) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7900): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7900 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409683 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(7939) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7939): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7939 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409684 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(7975) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7975): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7975 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409685 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(8019) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8019): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8019 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409687 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(8063) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8063): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8063 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409689 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(8123) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8123): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409692 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(8191) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8191): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409695 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(8243) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8243): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8243 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409697 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(8315) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8315): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8315 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409700 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8410) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8410): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8410 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409712 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8434) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8434): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8434 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409714 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8454) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8454): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8454 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409715 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8493) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8493): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8493 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409716 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8529) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8529): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8529 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409717 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8573) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8573): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8573 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409720 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8617) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8617): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8617 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409721 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8677) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8677): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8677 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409724 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8745) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8745): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8745 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409727 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8797) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8797): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8797 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409729 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8869) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8869): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8869 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816409732 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "colorCoordenadaDibujar moduloDibujo.sv(51) " "Verilog HDL Always Construct warning at moduloDibujo.sv(51): inferring latch(es) for variable \"colorCoordenadaDibujar\", which holds its previous value in one or more paths through the always construct" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683816410267 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorCoordenadaDibujar\[0\] moduloDibujo.sv(59) " "Inferred latch for \"colorCoordenadaDibujar\[0\]\" at moduloDibujo.sv(59)" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816410432 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorCoordenadaDibujar\[1\] moduloDibujo.sv(59) " "Inferred latch for \"colorCoordenadaDibujar\[1\]\" at moduloDibujo.sv(59)" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816410437 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorCoordenadaDibujar\[2\] moduloDibujo.sv(59) " "Inferred latch for \"colorCoordenadaDibujar\[2\]\" at moduloDibujo.sv(59)" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816410441 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorCoordenadaDibujar\[3\] moduloDibujo.sv(59) " "Inferred latch for \"colorCoordenadaDibujar\[3\]\" at moduloDibujo.sv(59)" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816410445 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorCoordenadaDibujar\[4\] moduloDibujo.sv(59) " "Inferred latch for \"colorCoordenadaDibujar\[4\]\" at moduloDibujo.sv(59)" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816410450 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorCoordenadaDibujar\[5\] moduloDibujo.sv(59) " "Inferred latch for \"colorCoordenadaDibujar\[5\]\" at moduloDibujo.sv(59)" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816410454 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorCoordenadaDibujar\[6\] moduloDibujo.sv(59) " "Inferred latch for \"colorCoordenadaDibujar\[6\]\" at moduloDibujo.sv(59)" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816410459 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorCoordenadaDibujar\[7\] moduloDibujo.sv(59) " "Inferred latch for \"colorCoordenadaDibujar\[7\]\" at moduloDibujo.sv(59)" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816410463 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorCoordenadaDibujar\[8\] moduloDibujo.sv(59) " "Inferred latch for \"colorCoordenadaDibujar\[8\]\" at moduloDibujo.sv(59)" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816410467 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloControladorVGA moduloControladorVGA:instanciaModuloControladorVGA " "Elaborating entity \"moduloControladorVGA\" for hierarchy \"moduloControladorVGA:instanciaModuloControladorVGA\"" {  } { { "controladorVGA.sv" "instanciaModuloControladorVGA" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683816410798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "moduloControladorBotones:instanciaModuloControladorBotones\|salidaBotonArriba " "LATCH primitive \"moduloControladorBotones:instanciaModuloControladorBotones\|salidaBotonArriba\" is permanently disabled" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 8 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683816411326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "moduloControladorBotones:instanciaModuloControladorBotones\|salidaBotonAbajo " "LATCH primitive \"moduloControladorBotones:instanciaModuloControladorBotones\|salidaBotonAbajo\" is permanently disabled" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683816411326 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683816412567 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[8\] moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\] " "Duplicate LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[8\]\" merged with LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\]\"" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683816412623 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[7\] moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\] " "Duplicate LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[7\]\" merged with LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\]\"" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683816412623 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[5\] moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\] " "Duplicate LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[5\]\" merged with LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\]\"" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683816412623 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[4\] moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\] " "Duplicate LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[4\]\" merged with LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\]\"" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683816412623 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[3\] moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\] " "Duplicate LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[3\]\" merged with LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\]\"" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683816412623 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[2\] moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\] " "Duplicate LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[2\]\" merged with LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\]\"" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683816412623 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[1\] moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\] " "Duplicate LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[1\]\" merged with LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\]\"" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683816412623 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[0\] moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\] " "Duplicate LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[0\]\" merged with LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\]\"" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683816412623 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1683816412623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\] " "Latch moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA perderJuego " "Ports D and ENA on the latch are fed by the same signal perderJuego" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683816412636 ""}  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683816412636 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "escalaRojo\[0\] GND " "Pin \"escalaRojo\[0\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816413308 "|controladorVGA|escalaRojo[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaRojo\[1\] GND " "Pin \"escalaRojo\[1\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816413308 "|controladorVGA|escalaRojo[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaRojo\[2\] GND " "Pin \"escalaRojo\[2\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816413308 "|controladorVGA|escalaRojo[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaRojo\[3\] GND " "Pin \"escalaRojo\[3\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816413308 "|controladorVGA|escalaRojo[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaRojo\[4\] GND " "Pin \"escalaRojo\[4\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816413308 "|controladorVGA|escalaRojo[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaVerde\[0\] GND " "Pin \"escalaVerde\[0\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816413308 "|controladorVGA|escalaVerde[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaVerde\[1\] GND " "Pin \"escalaVerde\[1\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816413308 "|controladorVGA|escalaVerde[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaVerde\[2\] GND " "Pin \"escalaVerde\[2\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816413308 "|controladorVGA|escalaVerde[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaVerde\[3\] GND " "Pin \"escalaVerde\[3\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816413308 "|controladorVGA|escalaVerde[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaVerde\[4\] GND " "Pin \"escalaVerde\[4\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816413308 "|controladorVGA|escalaVerde[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaAzul\[0\] GND " "Pin \"escalaAzul\[0\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816413308 "|controladorVGA|escalaAzul[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaAzul\[1\] GND " "Pin \"escalaAzul\[1\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816413308 "|controladorVGA|escalaAzul[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaAzul\[2\] GND " "Pin \"escalaAzul\[2\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816413308 "|controladorVGA|escalaAzul[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaAzul\[3\] GND " "Pin \"escalaAzul\[3\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816413308 "|controladorVGA|escalaAzul[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaAzul\[4\] GND " "Pin \"escalaAzul\[4\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816413308 "|controladorVGA|escalaAzul[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sincronizacion GND " "Pin \"sincronizacion\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816413308 "|controladorVGA|sincronizacion"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683816413308 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683816413447 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683816415131 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/output_files/controladorVGA.map.smsg " "Generated suppressed messages file C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/output_files/controladorVGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816415404 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683816415780 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683816415780 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "botonArriba " "No output dependent on input pin \"botonArriba\"" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683816416081 "|controladorVGA|botonArriba"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "botonAbajo " "No output dependent on input pin \"botonAbajo\"" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683816416081 "|controladorVGA|botonAbajo"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "botonIzquierda " "No output dependent on input pin \"botonIzquierda\"" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683816416081 "|controladorVGA|botonIzquierda"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "botonDerecha " "No output dependent on input pin \"botonDerecha\"" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683816416081 "|controladorVGA|botonDerecha"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683816416081 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "436 " "Implemented 436 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683816416084 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683816416084 ""} { "Info" "ICUT_CUT_TM_LCELLS" "399 " "Implemented 399 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683816416084 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683816416084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 215 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 215 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683816416224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 08:46:56 2023 " "Processing ended: Thu May 11 08:46:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683816416224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683816416224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683816416224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816416224 ""}
