module tb_ring_counter;

reg clk, rst;
wire [3:0] q;

ring_counter uut (
    .clk(clk),
    .rst(rst),
    .q(q)
);

always #5 clk = ~clk;

initial begin
    $dumpfile("ring_counter.vcd");
    $dumpvars(0, tb_ring_counter);
    $monitor("Time=%0t q=%b", $time, q);

    clk = 0;
    rst = 1;

    #10 rst = 0;
    #60 rst = 1;
    #120 $finish;
end

endmodule
