==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'SobelMatrixMultiplier/SobelMatrixMultiplier.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 100.180 ; gain = 45.176
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 100.219 ; gain = 45.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 112.621 ; gain = 57.617
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'power' into 'combineOperatorResults' (SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function 'combineOperatorResults' into 'getConvolutionResult' (SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:89) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 119.188 ; gain = 64.184
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Conv' (SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:80) in function 'getConvolutionResult' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Col_Conv' (SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:81) in function 'getConvolutionResult' completely.
INFO: [XFORM 203-102] Partitioning array '_vertical_sobel_operator' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_horizontal_sobel_operator' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array '_vertical_sobel_operator.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '_vertical_sobel_operator.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '_horizontal_sobel_operator.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '_horizontal_sobel_operator.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '_horizontal_sobel_operator.2' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'array' (SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_vertical_sobel_operator.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_vertical_sobel_operator.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_horizontal_sobel_operator.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_horizontal_sobel_operator.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_horizontal_sobel_operator.2' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'power' into 'combineOperatorResults' (SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function 'fxp_sqrt<32, 24, 32, 24>' into 'combineOperatorResults' (SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SobelMatrixMultiplier/fxp_sqrt.h:162:11) to (SobelMatrixMultiplier/fxp_sqrt.h:161:36) in function 'combineOperatorResults'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'combineOperatorResults' into 'getConvolutionResult' (SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:89) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'getConvolutionResult' (SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:74)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 147.426 ; gain = 92.422
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 151.012 ; gain = 96.008
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getConvolutionResult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getConvolutionResult'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Conv'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('array_0_load_2') on array 'array_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'array_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.651 seconds; current allocated memory: 99.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 99.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getConvolutionResult'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getConvolutionResult/array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getConvolutionResult/array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getConvolutionResult/array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getConvolutionResult' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getConvolutionResult_mux_32_32_1_1' to 'getConvolutionResbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getConvolutionResbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getConvolutionResult'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 100.562 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 151.316 ; gain = 96.313
INFO: [SYSC 207-301] Generating SystemC RTL for getConvolutionResult.
INFO: [VHDL 208-304] Generating VHDL RTL for getConvolutionResult.
INFO: [VLOG 209-307] Generating Verilog RTL for getConvolutionResult.
INFO: [HLS 200-112] Total elapsed time: 12.146 seconds; peak allocated memory: 100.562 MB.
