

================================================================
== Vitis HLS Report for 'pixel_pack_Pipeline_VITIS_LOOP_62_5'
================================================================
* Date:           Sat Apr 29 15:18:47 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        pixel_pack
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  3.415 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_62_5  |        ?|        ?|         4|          4|          4|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.17>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_32_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_32_V_user_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %stream_out_32_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %stream_out_32_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stream_out_32_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_24_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_24_V_user_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %stream_in_24_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %stream_in_24_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in_24_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%br_ln0 = br void %while.cond51"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%delayed_last = phi i1 %last_4, void %if.end85, i1 0, void %newFuncRoot"   --->   Operation 18 'phi' 'delayed_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%last_4 = phi i1 %last_6_31073, void %if.end85, i1 0, void %newFuncRoot"   --->   Operation 19 'phi' 'last_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %delayed_last, void %for.body60, void %sw.epilog.loopexit6.exitStub" [pixel_pack/pixel_pack.cpp:62]   --->   Operation 20 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln63 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_1" [pixel_pack/pixel_pack.cpp:63]   --->   Operation 21 'specpipeline' 'specpipeline_ln63' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [pixel_pack/pixel_pack.cpp:16]   --->   Operation 22 'specloopname' 'specloopname_ln16' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %last_4, void %if.then61, void %if.end85" [pixel_pack/pixel_pack.cpp:68]   --->   Operation 23 'br' 'br_ln68' <Predicate = (!delayed_last)> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V"   --->   Operation 24 'read' 'empty' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue i32 %empty"   --->   Operation 25 'extractvalue' 'tmp_data_V_3' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_user_V_3 = extractvalue i32 %empty"   --->   Operation 26 'extractvalue' 'tmp_user_V_3' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = extractvalue i32 %empty"   --->   Operation 27 'extractvalue' 'tmp_last_V_1' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i24 %tmp_data_V_3"   --->   Operation 28 'trunc' 'trunc_ln674' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (delayed_last)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_s = partset i32 @_ssdm_op_PartSet.i32.i32.i8.i32.i32, i32 0, i8 %trunc_ln674, i32 0, i32 7"   --->   Operation 29 'partset' 'p_Result_s' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.82ns)   --->   "%br_ln68 = br i1 %tmp_last_V_1, void %if.then61.1, void %if.then79" [pixel_pack/pixel_pack.cpp:68]   --->   Operation 30 'br' 'br_ln68' <Predicate = (!delayed_last & !last_4)> <Delay = 1.82>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_29 = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V"   --->   Operation 31 'read' 'empty_29' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue i32 %empty_29"   --->   Operation 32 'extractvalue' 'tmp_data_V_4' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node user_2)   --->   "%tmp_user_V_4 = extractvalue i32 %empty_29"   --->   Operation 33 'extractvalue' 'tmp_user_V_4' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue i32 %empty_29"   --->   Operation 34 'extractvalue' 'tmp_last_V_2' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.97ns) (out node of the LUT)   --->   "%user_2 = or i1 %tmp_user_V_4, i1 %tmp_user_V_3" [pixel_pack/pixel_pack.cpp:70]   --->   Operation 35 'or' 'user_2' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i24 %tmp_data_V_4"   --->   Operation 36 'trunc' 'trunc_ln674_1' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_1 = partset i32 @_ssdm_op_PartSet.i32.i32.i8.i32.i32, i32 %p_Result_s, i8 %trunc_ln674_1, i32 8, i32 15"   --->   Operation 37 'partset' 'p_Result_1' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.82ns)   --->   "%br_ln68 = br i1 %tmp_last_V_2, void %if.then61.2, void %if.then79" [pixel_pack/pixel_pack.cpp:68]   --->   Operation 38 'br' 'br_ln68' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1)> <Delay = 1.82>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_30 = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V"   --->   Operation 39 'read' 'empty_30' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue i32 %empty_30"   --->   Operation 40 'extractvalue' 'tmp_data_V_5' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node user_3)   --->   "%tmp_user_V_5 = extractvalue i32 %empty_30"   --->   Operation 41 'extractvalue' 'tmp_user_V_5' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_last_V_3 = extractvalue i32 %empty_30"   --->   Operation 42 'extractvalue' 'tmp_last_V_3' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.97ns) (out node of the LUT)   --->   "%user_3 = or i1 %tmp_user_V_5, i1 %user_2" [pixel_pack/pixel_pack.cpp:70]   --->   Operation 43 'or' 'user_3' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln674_2 = trunc i24 %tmp_data_V_5"   --->   Operation 44 'trunc' 'trunc_ln674_2' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_2 = partset i32 @_ssdm_op_PartSet.i32.i32.i8.i32.i32, i32 %p_Result_1, i8 %trunc_ln674_2, i32 16, i32 23"   --->   Operation 45 'partset' 'p_Result_2' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.82ns)   --->   "%br_ln68 = br i1 %tmp_last_V_3, void %if.then61.3, void %if.then79" [pixel_pack/pixel_pack.cpp:68]   --->   Operation 46 'br' 'br_ln68' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 1.82>

State 4 <SV = 3> <Delay = 3.41>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_31 = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V"   --->   Operation 47 'read' 'empty_31' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue i32 %empty_31"   --->   Operation 48 'extractvalue' 'tmp_data_V_6' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node user_4)   --->   "%tmp_user_V_6 = extractvalue i32 %empty_31"   --->   Operation 49 'extractvalue' 'tmp_user_V_6' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_last_V_4 = extractvalue i32 %empty_31"   --->   Operation 50 'extractvalue' 'tmp_last_V_4' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%user_4 = or i1 %tmp_user_V_6, i1 %user_3" [pixel_pack/pixel_pack.cpp:70]   --->   Operation 51 'or' 'user_4' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln674_3 = trunc i24 %tmp_data_V_6"   --->   Operation 52 'trunc' 'trunc_ln674_3' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln674_3, i8 %trunc_ln674_2, i8 %trunc_ln674_1, i8 %trunc_ln674"   --->   Operation 53 'bitconcatenate' 'p_Result_3' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.82ns)   --->   "%br_ln73 = br void %if.then79" [pixel_pack/pixel_pack.cpp:73]   --->   Operation 54 'br' 'br_ln73' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 1.82>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_data_V = phi i32 %p_Result_3, void %if.then61.3, i32 %p_Result_s, void %if.then61, i32 %p_Result_1, void %if.then61.1, i32 %p_Result_2, void %if.then61.2"   --->   Operation 55 'phi' 'tmp_data_V' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_user_V = phi i1 %user_4, void %if.then61.3, i1 %tmp_user_V_3, void %if.then61, i1 %user_2, void %if.then61.1, i1 %user_3, void %if.then61.2"   --->   Operation 56 'phi' 'tmp_user_V' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_last_V = phi i1 %tmp_last_V_4, void %if.then61.3, i1 1, void %if.then61, i1 1, void %if.then61.1, i1 1, void %if.then61.2"   --->   Operation 57 'phi' 'tmp_last_V' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A, i32 %stream_out_32_V_data_V, i4 %stream_out_32_V_keep_V, i4 %stream_out_32_V_strb_V, i1 %stream_out_32_V_user_V, i1 %stream_out_32_V_last_V, i32 %tmp_data_V, i4 0, i4 0, i1 %tmp_user_V, i1 %tmp_last_V"   --->   Operation 58 'write' 'write_ln304' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 59 [1/1] (1.58ns)   --->   "%br_ln80 = br void %if.end85" [pixel_pack/pixel_pack.cpp:80]   --->   Operation 59 'br' 'br_ln80' <Predicate = (!delayed_last & !last_4)> <Delay = 1.58>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%last_6_31073 = phi i1 %tmp_last_V, void %if.then79, i1 1, void %for.body60"   --->   Operation 60 'phi' 'last_6_31073' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln62 = br void %while.cond51" [pixel_pack/pixel_pack.cpp:62]   --->   Operation 61 'br' 'br_ln62' <Predicate = (!delayed_last)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7ns, clock uncertainty: 1.89ns.

 <State 1>: 3.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('last') with incoming values : ('tmp.last.V') [24]  (1.59 ns)
	'phi' operation ('last') with incoming values : ('tmp.last.V') [24]  (0 ns)
	multiplexor before 'phi' operation ('tmp.last.V') with incoming values : ('tmp.last.V') [72]  (1.59 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Result__') with incoming values : ('__Result__') [66]  (1.83 ns)

 <State 3>: 1.83ns
The critical path consists of the following:
	axis read operation ('empty_30') on port 'stream_in_24_V_data_V' [48]  (0 ns)
	multiplexor before 'phi' operation ('__Result__') with incoming values : ('__Result__') [66]  (1.83 ns)

 <State 4>: 3.41ns
The critical path consists of the following:
	axis read operation ('empty_31') on port 'stream_in_24_V_data_V' [57]  (0 ns)
	multiplexor before 'phi' operation ('tmp.last.V') with incoming values : ('tmp.last.V') [68]  (1.83 ns)
	'phi' operation ('tmp.last.V') with incoming values : ('tmp.last.V') [68]  (0 ns)
	multiplexor before 'phi' operation ('tmp.last.V') with incoming values : ('tmp.last.V') [72]  (1.59 ns)
	'phi' operation ('tmp.last.V') with incoming values : ('tmp.last.V') [72]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
