nr_controllers	,	V_144
spin_lock_init	,	F_93
shift	,	V_43
mvebu_mbus_get_pcie_mem_aperture	,	F_74
pci_bus	,	V_34
PCI_CLASS_BRIDGE_PCI	,	V_73
mvebu_pcie_handle_membase_change	,	F_29
msleep	,	F_88
PCIE_WIN5_REMAP_OFF	,	V_20
mvebu_sw_pci_bridge_read	,	F_31
bar	,	V_94
dev	,	V_53
PCI_CLASS_REVISION	,	V_87
of_parse_phandle	,	F_69
pci_scan_child_bus	,	F_49
gpio_is_valid	,	F_85
PCI_INTERRUPT_LINE	,	V_106
mvebu_sw_pci_bridge	,	V_71
pna	,	V_164
OF_GPIO_ACTIVE_LOW	,	V_185
PCI_COMMAND_IO	,	V_29
"reset-gpios"	,	L_14
old	,	V_108
io_attr	,	V_7
devfn	,	V_36
rangesz	,	V_163
mvebu_has_ioport	,	F_5
mvebu_pcie_ops	,	V_132
size	,	V_16
domain	,	V_119
of_node	,	V_173
bridge	,	V_56
GFP_KERNEL	,	V_175
device	,	V_76
remap	,	V_48
of_n_addr_cells	,	F_63
PCIE_WIN04_REMAP_OFF	,	F_16
of_clk_get_by_name	,	F_89
__be32	,	T_6
MVEBU_MBUS_NO_REMAP	,	V_54
scan	,	V_146
mvebu_pcie_handle_iobase_change	,	F_27
mbus_dram_target_info	,	V_14
ports	,	V_114
secondary_status	,	V_101
device_node	,	V_153
_val	,	V_42
of_property_read_u32	,	F_80
pci_common_init	,	F_56
vendor	,	V_74
rlen	,	V_161
PCIE_CMD_OFF	,	V_28
where	,	V_37
mvebu_pcie_add_bus	,	F_50
attribute	,	V_47
DT_TYPE_MEM32	,	V_170
"msi-parent"	,	L_6
tgt	,	V_156
stat	,	V_11
devm_ioremap_resource	,	F_60
PCIE_STAT_LINK_DOWN	,	V_9
sz	,	V_45
i	,	V_17
pci_create_root_bus	,	F_48
regs	,	V_155
ENOENT	,	V_171
fls	,	F_17
add_bus	,	V_151
mvebu_pcie_rd_conf	,	F_39
of_pci_get_devfn	,	F_83
cs	,	V_23
of_gpio_flags	,	V_180
max_t	,	F_53
"marvell,pcie-lane"	,	L_11
mvebu_sw_pci_bridge_write	,	F_32
mvebu_pcie_link_up	,	F_6
nports	,	V_113
PCI_BASE_ADDRESS_1	,	V_93
phys_addr_t	,	T_2
PCI_BASE_ADDRESS_0	,	V_92
size_mapped	,	V_49
pcie	,	V_51
platform_device	,	V_152
ERR_PTR	,	F_59
PCIE_BAR_LO_OFF	,	F_12
mvebu_pcie	,	V_109
bus	,	V_35
__iomem	,	T_5
mvebu_pcie_add_windows	,	F_24
dn	,	V_190
align	,	V_137
primary_bus	,	V_99
DT_CPUADDR_TO_TARGET	,	F_66
devm_gpio_request_one	,	F_86
"reset-delay-us"	,	L_16
iolimitupper	,	V_58
reg	,	V_4
mvebu_sw_pci_bridge_init	,	F_30
PCI_COMMAND	,	V_86
io_offset	,	V_128
kasprintf	,	F_82
PCIE_MASK_OFF	,	V_32
of_device_is_available	,	F_79
memwin_base	,	V_67
iobaseupper	,	V_59
ret	,	V_50
iowin_size	,	V_62
res	,	V_136
iomem_resource	,	V_125
"failed to parse bus-range property: %d\n"	,	L_8
membase	,	V_66
PCI_ROM_ADDRESS1	,	V_105
PCIBIOS_DEVICE_NOT_FOUND	,	V_117
spin_unlock_irqrestore	,	F_38
reset_gpio	,	V_182
PCIE_CONF_DATA_OFF	,	V_40
pci_dev	,	V_134
ops	,	V_149
port	,	V_2
rounddown_pow_of_two	,	F_54
PCIE_WIN04_BASE_OFF	,	F_15
name	,	V_122
"pcie%d.%d-reset"	,	L_15
mvebu_readl	,	F_3
DT_FLAGS_TO_TYPE	,	F_65
child	,	V_174
mvebu_pcie_scan_bus	,	F_47
bist	,	V_90
request_resource	,	F_42
mvebu_pcie_del_windows	,	F_22
PCIE_STAT_OFF	,	V_8
cache_line_size	,	V_82
interface	,	V_88
sys	,	V_111
dev_err	,	F_26
rtype	,	V_168
align_resource	,	V_150
end	,	V_178
PCIE_WIN5_BASE_OFF	,	V_19
class	,	V_72
mask	,	V_27
memlimit	,	V_65
map_irq	,	V_147
conf_lock	,	V_118
PCI_COMMAND_MEMORY	,	V_30
start	,	V_64
clk_disable_unprepare	,	F_92
PCI_PRIMARY_BUS	,	V_95
target	,	V_46
mv_mbus_dram_info	,	F_10
mvebu_pcie_msi_enable	,	F_68
setup	,	V_145
mvebu_mbus_del_window	,	F_23
mvebu_pcie_setup	,	F_40
base	,	V_5
"PCIe%d.%d: cannot get tgt/attr for mem window\n"	,	L_13
mvebu_pcie_set_local_dev_nr	,	F_8
realio	,	V_124
ENOMEM	,	V_176
mem_attr	,	V_70
secondary_bus	,	V_98
PCIBIOS_BAD_REGISTER_NUMBER	,	V_44
IORESOURCE_IO	,	V_138
mvebu_pcie_hw_rd_conf	,	F_19
PCI_IO_RANGE_TYPE_32	,	V_83
hw	,	V_143
number	,	V_38
round_up	,	F_52
ioport_resource	,	V_126
IO_SPACE_LIMIT	,	V_179
dram	,	V_15
"Could not create MBus window at 0x%x, size 0x%x: %d\n"	,	L_1
pci_add_resource	,	F_46
GPIOF_DIR_OUT	,	V_187
val	,	V_3
clk	,	V_189
io	,	V_63
of_irq_parse_and_map_pci	,	V_148
mem_target	,	V_69
PCI_VENDOR_ID_MARVELL	,	V_75
secondary_latency_timer	,	V_96
header_type	,	V_80
cmd	,	V_26
PCI_COMMAND_MASTER	,	V_31
mvebu_pcie_port	,	V_1
reset_udelay	,	V_183
mvebu_pcie_set_local_bus_nr	,	F_7
io_name	,	V_123
PCIE_CONF_ADDR	,	F_20
private_data	,	V_112
of_address_to_resource	,	F_58
flags	,	V_116
resource_size_t	,	T_4
range	,	V_160
of_get_property	,	F_62
PCI_PREF_MEMORY_BASE	,	V_103
PCI_IO_BASE	,	V_100
for_each_child_of_node	,	F_78
mvebu_pcie_enable	,	F_55
"PCI I/O %04x"	,	L_4
mvebu_mbus_get_pcie_io_aperture	,	F_75
PCIE_WIN5_CTRL_OFF	,	V_18
clk_prepare_enable	,	F_91
cpuaddr	,	V_167
mvebu_writel	,	F_1
PCIE_STAT_DEV	,	V_13
PCIE_WIN04_CTRL_OFF	,	F_14
gpio_set_value	,	F_87
of_read_number	,	F_64
err	,	V_107
PCI_IO_BASE_UPPER16	,	V_104
io_target	,	V_6
PCIE_BAR_HI_OFF	,	F_13
"invalid memory aperture size\n"	,	L_7
reset_name	,	V_186
EPROBE_DEFER	,	V_188
pci_sys_data	,	V_110
PCI_VENDOR_ID	,	V_85
subordinate_bus	,	V_97
PCIE_MASK_ENABLE_INTS	,	V_33
EINVAL	,	V_165
PCI_SLOT	,	F_36
PCIBIOS_MIN_IO	,	V_177
iowin_base	,	V_61
mvebu_pcie_map_registers	,	F_57
iobase	,	V_55
msi	,	V_133
mvebu_pcie_align_resource	,	F_51
reset_active_low	,	V_184
mbus_attr	,	V_24
mvebu_pcie_hw_wr_conf	,	F_21
"marvell,pcie-port"	,	L_9
of_pci_find_msi_chip_by_node	,	F_70
"ignoring PCIe DT node, missing pcie-port property\n"	,	L_10
size_t	,	T_3
num_cs	,	V_21
pdev	,	V_52
u32	,	T_1
mem_name	,	V_120
hw_pci	,	V_142
release_resource	,	F_44
"ranges"	,	L_5
PCIE_DEV_ID_OFF	,	V_77
sysdata	,	V_115
mvebu_mbus_add_window_remap_by_id	,	F_25
PCIE_DEV_REV_OFF	,	V_79
PCIE_CONF_ADDR_OFF	,	V_39
"Attempt to set IO when IO is disabled\n"	,	L_2
resource	,	V_135
DT_CPUADDR_TO_ATTR	,	F_67
"pcie%d.%d"	,	L_12
CONFIG_PCI_DOMAINS	,	F_41
mvebu_pcie_setup_wins	,	F_9
mvebu_pcie_find_port	,	F_34
iolimit	,	V_57
revision	,	V_78
SZ_1M	,	V_141
na	,	V_158
spin_lock_irqsave	,	F_37
SZ_64K	,	V_139
"PCIe%d.%d: cannot get clock\n"	,	L_17
mvebu_get_tgt_attr	,	F_61
platform_set_drvdata	,	F_73
busn	,	V_130
devm_kzalloc	,	F_72
"PCIe%d.%d: cannot map registers\n"	,	L_18
np	,	V_154
PCI_MEMORY_BASE	,	V_102
nr	,	V_10
nranges	,	V_162
ns	,	V_159
slot	,	V_166
sys_to_pcie	,	F_33
mem	,	V_121
"PCI MEM %04x"	,	L_3
mbus_dram_target_id	,	V_25
pci_add_resource_offset	,	F_45
msi_node	,	V_172
mbus_dram_window	,	V_22
IORESOURCE_MEM	,	V_140
attr	,	V_157
value	,	V_84
of_get_named_gpio_flags	,	F_84
lane	,	V_181
busnr	,	V_131
of_pci_parse_bus_range	,	F_77
readl	,	F_4
writel	,	F_2
memwin_size	,	V_68
DT_TYPE_IO	,	V_169
PCI_CACHE_LINE_SIZE	,	V_89
mvebu_pcie_wr_conf	,	F_35
resources	,	V_127
dev_warn	,	F_81
pci_ioremap_io	,	F_94
latency_timer	,	V_91
mvebu_pcie_probe	,	F_71
command	,	V_60
PCIE_BAR_CTRL_OFF	,	F_11
mvebu_pcie_setup_hw	,	F_18
PCIBIOS_SUCCESSFUL	,	V_41
resource_size	,	F_43
mem_offset	,	V_129
u64	,	T_7
min_t	,	F_76
PCI_HEADER_TYPE_BRIDGE	,	V_81
dev_WARN	,	F_28
PCIE_STAT_BUS	,	V_12
IS_ERR	,	F_90
