
*** Running vivado
    with args -log design_1_axi_smc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_smc_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_axi_smc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 388.453 ; gain = 86.871
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:13]
INFO: [Synth 8-638] synthesizing module 'clk_map_imp_5Y9LOC' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:766]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_one_0' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_one_0' (2#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_psr_aclk_0' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [D:/softwares/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (3#1) [D:/softwares/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_psr_aclk_0' (9#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'clk_map_imp_5Y9LOC' (10#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:766]
INFO: [Synth 8-638] synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:810]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00e_0' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00e_0' (25#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' (26#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:810]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00s2a_0' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_m00s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00s2a_0' (28#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_m00s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s00a2s_0' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_s00a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s00a2s_0' (30#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_s00a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's00_entry_pipeline_imp_USCCV8' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:1181]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s00mmu_0' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_s00mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s00mmu_0' (34#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_s00mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s00sic_0' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_s00sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s00sic_0' (37#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_s00sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s00tr_0' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s00tr_0' (40#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_entry_pipeline_imp_USCCV8' (41#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:1181]
INFO: [Synth 8-638] synthesizing module 's00_nodes_imp_Y7M43I' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:1786]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sarn_0' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [D:/softwares/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (46#1) [D:/softwares/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sarn_0' (55#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sawn_0' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_sawn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sawn_0' (56#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_sawn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sbn_0' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [D:/softwares/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (56#1) [D:/softwares/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sbn_0' (57#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_srn_0' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [D:/softwares/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (58#1) [D:/softwares/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_srn_0' (59#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_swn_0' [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_swn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [D:/softwares/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (61#1) [D:/softwares/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_swn_0' (62#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_swn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_nodes_imp_Y7M43I' (63#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:1786]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3' (64#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (65#1) [c:/Users/lmh/VivadoProject/vivado_Axi_interface/vivado_Axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 515.699 ; gain = 214.117
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 515.699 ; gain = 214.117
INFO: [Device 21-403] Loading part xc7z045ffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1159.664 ; gain = 34.066
Finished Constraint Validation : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1159.664 ; gain = 858.082
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1159.664 ; gain = 858.082
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1159.664 ; gain = 858.082
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1159.664 ; gain = 858.082
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 1159.664 ; gain = 858.082
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                               | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|inst/i_1/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|inst/i_1/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|inst/i_1/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 23              | RAM32M x 4    | 
|inst/i_1/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 101             | RAM32M x 17   | 
|inst/i_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M x 18   | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:44 ; elapsed = 00:01:45 . Memory (MB): peak = 1159.664 ; gain = 858.082
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:01:49 . Memory (MB): peak = 1159.664 ; gain = 858.082
Finished Technology Mapping : Time (s): cpu = 00:01:50 ; elapsed = 00:01:51 . Memory (MB): peak = 1159.664 ; gain = 858.082
Finished IO Insertion : Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 1159.664 ; gain = 858.082
Finished Renaming Generated Instances : Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 1159.664 ; gain = 858.082
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:52 ; elapsed = 00:01:53 . Memory (MB): peak = 1159.664 ; gain = 858.082
Finished Renaming Generated Ports : Time (s): cpu = 00:01:52 ; elapsed = 00:01:53 . Memory (MB): peak = 1159.664 ; gain = 858.082
Finished Handling Custom Attributes : Time (s): cpu = 00:01:52 ; elapsed = 00:01:53 . Memory (MB): peak = 1159.664 ; gain = 858.082
Finished Renaming Generated Nets : Time (s): cpu = 00:01:52 ; elapsed = 00:01:53 . Memory (MB): peak = 1159.664 ; gain = 858.082

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    16|
|2     |LUT1    |    50|
|3     |LUT2    |   121|
|4     |LUT3    |   105|
|5     |LUT4    |   672|
|6     |LUT5    |   150|
|7     |LUT6    |   425|
|8     |RAM32M  |    91|
|9     |SRL16   |     1|
|10    |SRLC32E |    40|
|11    |FDR     |     4|
|12    |FDRE    |  1633|
|13    |FDSE    |    52|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:52 ; elapsed = 00:01:53 . Memory (MB): peak = 1159.664 ; gain = 858.082
synth_design: Time (s): cpu = 00:01:58 ; elapsed = 00:02:00 . Memory (MB): peak = 1159.664 ; gain = 866.828
