Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Reg_we.v" into library work
Parsing module <Reg_we>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Reg.v" into library work
Parsing module <Reg>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\StoreCtr.v" into library work
Parsing module <StoreCtr>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\SignExtend.v" into library work
Parsing module <SignExtend>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\reg_file.v" into library work
Parsing module <REG_FILE>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\PC.v" into library work
Parsing module <PC>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Mux3to1.v" into library work
Parsing module <Mux3to1>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Mux32.v" into library work
Parsing module <Mux>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\MEM-WB.v" into library work
Parsing module <MEM_WB>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\LoadCtr.v" into library work
Parsing module <LoadCtr>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\ipcore_dir\RAMemory.v" into library work
Parsing module <RAMemory>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\ipcore_dir\Memory.v" into library work
Parsing module <Memory>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\IF-ID.v" into library work
Parsing module <IF_ID>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\ID-EX.v" into library work
Parsing module <ID_EX>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Hazardunit.v" into library work
Parsing module <Hazardunit>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Forwardunit.v" into library work
Parsing module <Forwardunit>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\EX-MEM.v" into library work
Parsing module <EX_MEM>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\decoder.v" into library work
Parsing module <decoder>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\control.v" into library work
Parsing module <Control>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\ALUControl.v" into library work
Parsing module <ALUcontrol>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\alu.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\seg.v" into library work
Parsing module <seg>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\read_addr_gen.v" into library work
Parsing module <read_addr_gen>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\MulticycleCPU.v" into library work
Parsing module <PipelineCPU>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\clk_divide_addr.v" into library work
Parsing module <clk_divide_addr>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\clk_divide.v" into library work
Parsing module <clk_divide>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\button_jitter.v" into library work
Parsing module <button_jitter>.
Analyzing Verilog file "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <PipelineCPU>.
WARNING:HDLCompiler:413 - "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\MulticycleCPU.v" Line 51: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <PC>.

Elaborating module <Mux>.

Elaborating module <Memory>.
WARNING:HDLCompiler:1499 - "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\ipcore_dir\Memory.v" Line 39: Empty module <Memory> remains a black box.

Elaborating module <IF_ID>.

Elaborating module <Reg_we>.

Elaborating module <Control>.

Elaborating module <Mux(EM=22)>.

Elaborating module <REG_FILE>.

Elaborating module <SignExtend>.

Elaborating module <ID_EX>.

Elaborating module <Reg(EM=2)>.

Elaborating module <Reg(EM=11)>.

Elaborating module <Reg(EM=7)>.

Elaborating module <Reg>.

Elaborating module <Reg(EM=4)>.

Elaborating module <Reg(EM=25)>.

Elaborating module <ALUcontrol>.

Elaborating module <ALU>.
WARNING:HDLCompiler:189 - "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\MulticycleCPU.v" Line 74: Size mismatch in connection of port <in1>. Formal port size is 32-bit while actual signal size is 5-bit.

Elaborating module <Mux(EM=4)>.

Elaborating module <Mux3to1>.

Elaborating module <EX_MEM>.

Elaborating module <Reg(EM=0)>.

Elaborating module <RAMemory>.
WARNING:HDLCompiler:1499 - "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\ipcore_dir\RAMemory.v" Line 39: Empty module <RAMemory> remains a black box.
WARNING:HDLCompiler:189 - "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\MulticycleCPU.v" Line 84: Size mismatch in connection of port <qspo>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\MulticycleCPU.v" Line 84: Assignment to qspo ignored, since the identifier is never used

Elaborating module <LoadCtr>.

Elaborating module <StoreCtr>.

Elaborating module <MEM_WB>.

Elaborating module <Mux(EM=0)>.

Elaborating module <Hazardunit>.

Elaborating module <Forwardunit>.

Elaborating module <clk_divide>.

Elaborating module <clk_divide_addr>.

Elaborating module <button_jitter>.

Elaborating module <read_addr_gen>.

Elaborating module <seg>.

Elaborating module <decoder>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\top.v".
    Found 1-bit register for signal <curr_mode>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <PipelineCPU>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\MulticycleCPU.v".
INFO:Xst:3210 - "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\MulticycleCPU.v" line 84: Output port <qspo> of the instance <Datamemory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\MulticycleCPU.v" line 84: Output port <qdpo> of the instance <Datamemory> is unconnected or connected to loadless signal.
    Found 32-bit adder for signal <nextAddress> created at line 41.
    Found 32-bit adder for signal <nextaddress_imm> created at line 45.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <PipelineCPU> synthesized.

Synthesizing Unit <PC>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\PC.v".
    Found 32-bit register for signal <currentAddress>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC> synthesized.

Synthesizing Unit <Mux>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Mux32.v".
        EM = 31
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux> synthesized.

Synthesizing Unit <IF_ID>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\IF-ID.v".
    Summary:
	no macro.
Unit <IF_ID> synthesized.

Synthesizing Unit <Reg_we>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Reg_we.v".
        EM = 31
    Found 32-bit register for signal <out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Reg_we> synthesized.

Synthesizing Unit <Control>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\control.v".
        R_type = 6'b000000
        addi = 6'b001000
        addiu = 6'b001001
        andi = 6'b001100
        ori = 6'b001101
        xori = 6'b001110
        lui = 6'b001111
        slti = 6'b001010
        sltui = 6'b001011
        lb = 6'b100000
        lh = 6'b100001
        lwl = 6'b100010
        lw = 6'b100011
        lbu = 6'b100100
        lhu = 6'b100101
        lwr = 6'b100110
        sb = 6'b101000
        sh = 6'b101001
        swl = 6'b101010
        sw = 6'b101011
        swr = 6'b101110
        bltz = 6'b000001
        beq = 6'b000100
        bne = 6'b000101
        blez = 6'b000110
        bgtz = 6'b000111
        j = 6'b000010
        jal = 6'b000011
        halt = 6'b111111
WARNING:Xst:647 - Input <instruction<15:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <instruction<25:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 4-to-1 multiplexer for signal <_n0926> created at line 27.
    Summary:
	inferred  29 Multiplexer(s).
Unit <Control> synthesized.

Synthesizing Unit <Mux_1>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Mux32.v".
        EM = 22
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_1> synthesized.

Synthesizing Unit <REG_FILE>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\reg_file.v".
    Found 32x32-bit dual-port RAM <Mram_register> for signal <register>.
    Found 5-bit comparator equal for signal <read_addr1[4]_write_addr[4]_equal_2_o> created at line 41
    Found 5-bit comparator equal for signal <read_addr2[4]_write_addr[4]_equal_7_o> created at line 47
    Summary:
	inferred   2 RAM(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <REG_FILE> synthesized.

Synthesizing Unit <SignExtend>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\SignExtend.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <SignExtend> synthesized.

Synthesizing Unit <ID_EX>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\ID-EX.v".
    Summary:
	no macro.
Unit <ID_EX> synthesized.

Synthesizing Unit <Reg_1>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Reg.v".
        EM = 2
    Found 3-bit register for signal <out>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Reg_1> synthesized.

Synthesizing Unit <Reg_2>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Reg.v".
        EM = 11
    Found 12-bit register for signal <out>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <Reg_2> synthesized.

Synthesizing Unit <Reg_3>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Reg.v".
        EM = 7
    Found 8-bit register for signal <out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Reg_3> synthesized.

Synthesizing Unit <Reg>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Reg.v".
        EM = 31
    Found 32-bit register for signal <out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Reg> synthesized.

Synthesizing Unit <Reg_4>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Reg.v".
        EM = 4
    Found 5-bit register for signal <out>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <Reg_4> synthesized.

Synthesizing Unit <Reg_5>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Reg.v".
        EM = 25
    Found 26-bit register for signal <out>.
    Summary:
	inferred  26 D-type flip-flop(s).
Unit <Reg_5> synthesized.

Synthesizing Unit <ALUcontrol>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\ALUControl.v".
    Summary:
	inferred  11 Multiplexer(s).
Unit <ALUcontrol> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\alu.v".
        A_ADD = 4'b0010
        A_SUB = 4'b0110
        A_AND = 4'b0000
        A_OR = 4'b0001
        A_XOR = 4'b0111
        A_NOR = 4'b1100
        A_SLL = 4'b1000
        A_SRL = 4'b1001
        A_SRA = 4'b1010
        A_LUI = 4'b1011
        A_SLT = 4'b0011
    Found 32-bit subtractor for signal <alu_a[31]_alu_b[31]_sub_2_OUT> created at line 45.
    Found 32-bit adder for signal <alu_a[31]_alu_b[31]_add_0_OUT> created at line 44.
    Found 32-bit shifter logical left for signal <alu_a[31]_alu_b[31]_shift_left_7_OUT> created at line 50
    Found 32-bit shifter logical right for signal <alu_a[31]_alu_b[31]_shift_right_8_OUT> created at line 51
    Found 32-bit shifter arithmetic right for signal <alu_a[31]_alu_b[31]_shift_right_9_OUT> created at line 52
    Found 32-bit 14-to-1 multiplexer for signal <alu_out> created at line 43.
    Found 1-bit 8-to-1 multiplexer for signal <zero> created at line 65.
    Found 32-bit comparator greater for signal <alu_b[31]_alu_a[31]_LessThan_11_o> created at line 57
    Found 32-bit comparator greater for signal <GND_20_o_alu_out[31]_LessThan_16_o> created at line 80
    Found 32-bit comparator greater for signal <n0018> created at line 104
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  22 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <Mux_2>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Mux32.v".
        EM = 4
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_2> synthesized.

Synthesizing Unit <Mux3to1>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Mux3to1.v".
        EM = 31
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[31]_Mux_1_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[30]_Mux_3_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[29]_Mux_5_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[28]_Mux_7_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[27]_Mux_9_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[26]_Mux_11_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[25]_Mux_13_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[24]_Mux_15_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[23]_Mux_17_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[22]_Mux_19_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[21]_Mux_21_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[20]_Mux_23_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[19]_Mux_25_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[18]_Mux_27_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[17]_Mux_29_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[16]_Mux_31_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[15]_Mux_33_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[14]_Mux_35_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[13]_Mux_37_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[12]_Mux_39_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[11]_Mux_41_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[10]_Mux_43_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[9]_Mux_45_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[8]_Mux_47_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[7]_Mux_49_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[6]_Mux_51_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[5]_Mux_53_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[4]_Mux_55_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[3]_Mux_57_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[2]_Mux_59_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[1]_Mux_61_o> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <control[1]_out[0]_Mux_63_o> created at line 30.
WARNING:Xst:737 - Found 1-bit latch for signal <out<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  32 Latch(s).
	inferred  32 Multiplexer(s).
Unit <Mux3to1> synthesized.

Synthesizing Unit <EX_MEM>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\EX-MEM.v".
    Summary:
	no macro.
Unit <EX_MEM> synthesized.

Synthesizing Unit <Reg_6>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Reg.v".
        EM = 0
    Found 1-bit register for signal <out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Reg_6> synthesized.

Synthesizing Unit <LoadCtr>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\LoadCtr.v".
        LOAD_LB = 3'b000
        LOAD_LBU = 3'b001
        LOAD_LH = 3'b010
        LOAD_LHU = 3'b011
        LOAD_LW = 3'b100
    Found 32-bit 7-to-1 multiplexer for signal <final_data> created at line 36.
    Found 32-bit 4-to-1 multiplexer for signal <original_data[31]_original_data[7]_mux_5_OUT> created at line 41.
    Found 32-bit 4-to-1 multiplexer for signal <GND_60_o_GND_60_o_mux_11_OUT> created at line 52.
    Summary:
	inferred   5 Multiplexer(s).
Unit <LoadCtr> synthesized.

Synthesizing Unit <StoreCtr>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\StoreCtr.v".
        STORE_SB = 2'b00
        STORE_SH = 2'b01
        STORE_SW = 2'b10
    Found 32-bit 3-to-1 multiplexer for signal <final_data> created at line 35.
    Summary:
	inferred  43 Multiplexer(s).
Unit <StoreCtr> synthesized.

Synthesizing Unit <MEM_WB>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\MEM-WB.v".
    Summary:
	no macro.
Unit <MEM_WB> synthesized.

Synthesizing Unit <Mux_3>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Mux32.v".
        EM = 0
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_3> synthesized.

Synthesizing Unit <Hazardunit>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Hazardunit.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator equal for signal <rt_EX[4]_rs_ID[4]_equal_2_o> created at line 37
    Found 5-bit comparator equal for signal <rt_EX[4]_rt_ID[4]_equal_3_o> created at line 37
    Summary:
	inferred   2 Comparator(s).
Unit <Hazardunit> synthesized.

Synthesizing Unit <Forwardunit>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\Forwardunit.v".
    Found 5-bit comparator equal for signal <rs[4]_rd_EX[4]_equal_1_o> created at line 36
    Found 5-bit comparator equal for signal <rs[4]_rd_MEM[4]_equal_2_o> created at line 40
    Found 5-bit comparator equal for signal <rt[4]_rd_EX[4]_equal_5_o> created at line 44
    Found 5-bit comparator equal for signal <rt[4]_rd_MEM[4]_equal_6_o> created at line 48
    Summary:
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Forwardunit> synthesized.

Synthesizing Unit <clk_divide>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\clk_divide.v".
    Found 32-bit register for signal <cnt_div>.
    Found 1-bit register for signal <clk_slow>.
    Found 32-bit adder for signal <cnt_div[31]_GND_66_o_add_1_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_divide> synthesized.

Synthesizing Unit <clk_divide_addr>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\clk_divide_addr.v".
    Found 32-bit register for signal <cnt_div>.
    Found 1-bit register for signal <clk_slow>.
    Found 32-bit adder for signal <cnt_div[31]_GND_67_o_add_1_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_divide_addr> synthesized.

Synthesizing Unit <button_jitter>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\button_jitter.v".
        interval = 1000000
    Found 32-bit register for signal <cnt>.
    Found 1-bit register for signal <button_final>.
    Found 1-bit register for signal <cnt_en>.
    Found 1-bit register for signal <button_out>.
    Found 32-bit adder for signal <cnt[31]_GND_68_o_add_3_OUT> created at line 56.
    Found 1-bit comparator not equal for signal <n0008> created at line 49
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <button_jitter> synthesized.

Synthesizing Unit <read_addr_gen>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\read_addr_gen.v".
    Found 8-bit register for signal <read_addr>.
    Found 8-bit adder for signal <read_addr[7]_GND_69_o_add_1_OUT> created at line 33.
    Found 8-bit comparator greater for signal <read_addr[7]_PWR_68_o_LessThan_1_o> created at line 33
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <read_addr_gen> synthesized.

Synthesizing Unit <seg>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\seg.v".
    Found 8-bit register for signal <sel>.
    Found 8-bit register for signal <segment>.
    Found 3-bit register for signal <counter>.
    Found 3-bit adder for signal <counter[2]_GND_70_o_add_3_OUT> created at line 69.
    Found 8x8-bit Read Only RAM for signal <counter[2]_GND_70_o_wide_mux_0_OUT>
    Found 8-bit 8-to-1 multiplexer for signal <counter[2]_segment0[7]_wide_mux_1_OUT> created at line 59.
    Found 3-bit comparator greater for signal <counter[2]_PWR_69_o_LessThan_3_o> created at line 69
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <seg> synthesized.

Synthesizing Unit <decoder>.
    Related source file is "C:\Users\tkc\Desktop\Pipeline CPU\PipelineMIPSCPU\decoder.v".
    Found 16x8-bit Read Only RAM for signal <data>
    Summary:
	inferred   1 RAM(s).
Unit <decoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 11
 16x8-bit single-port Read Only RAM                    : 8
 32x32-bit dual-port RAM                               : 2
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 8
 3-bit adder                                           : 1
 32-bit adder                                          : 5
 32-bit addsub                                         : 1
 8-bit adder                                           : 1
# Registers                                            : 42
 1-bit register                                        : 8
 12-bit register                                       : 2
 26-bit register                                       : 1
 3-bit register                                        : 4
 32-bit register                                       : 17
 5-bit register                                        : 6
 8-bit register                                        : 4
# Latches                                              : 128
 1-bit latch                                           : 128
# Comparators                                          : 14
 1-bit comparator not equal                            : 1
 3-bit comparator greater                              : 1
 32-bit comparator greater                             : 3
 5-bit comparator equal                                : 8
 8-bit comparator greater                              : 1
# Multiplexers                                         : 259
 1-bit 2-to-1 multiplexer                              : 43
 1-bit 3-to-1 multiplexer                              : 128
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 9
 23-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 21
 32-bit 2-to-1 multiplexer                             : 35
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 10
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/RAMemory.ngc>.
Reading core <ipcore_dir/Memory.ngc>.
Loading core <RAMemory> for timing and area information for instance <Datamemory>.
Loading core <Memory> for timing and area information for instance <InsMemory>.
WARNING:Xst:1710 - FF/Latch <out_0> (without init value) has a constant value of 0 in block <jumpreg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_1> (without init value) has a constant value of 0 in block <jumpreg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <currentAddress_30> of sequential type is unconnected in block <pc>.
WARNING:Xst:2677 - Node <currentAddress_31> of sequential type is unconnected in block <pc>.

Synthesizing (advanced) Unit <REG_FILE>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_register> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <n0010_0>       | low      |
    |     addrA          | connected to signal <write_addr>    |          |
    |     diA            | connected to signal <WD>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_addr1>    |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_register1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <n0010_1>       | low      |
    |     addrA          | connected to signal <write_addr>    |          |
    |     diA            | connected to signal <WD>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_addr2>    |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <REG_FILE> synthesized (advanced).

Synthesizing (advanced) Unit <button_jitter>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <button_jitter> synthesized (advanced).

Synthesizing (advanced) Unit <clk_divide>.
The following registers are absorbed into counter <cnt_div>: 1 register on signal <cnt_div>.
Unit <clk_divide> synthesized (advanced).

Synthesizing (advanced) Unit <clk_divide_addr>.
The following registers are absorbed into counter <cnt_div>: 1 register on signal <cnt_div>.
Unit <clk_divide_addr> synthesized (advanced).

Synthesizing (advanced) Unit <decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
Unit <decoder> synthesized (advanced).

Synthesizing (advanced) Unit <read_addr_gen>.
The following registers are absorbed into counter <read_addr>: 1 register on signal <read_addr>.
Unit <read_addr_gen> synthesized (advanced).

Synthesizing (advanced) Unit <seg>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3217 - HDL ADVISOR - Register <sel> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_counter[2]_GND_70_o_wide_mux_0_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 11
 16x8-bit single-port distributed Read Only RAM        : 8
 32x32-bit dual-port distributed RAM                   : 2
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Counters                                             : 5
 3-bit up counter                                      : 1
 32-bit up counter                                     : 3
 8-bit up counter                                      : 1
# Registers                                            : 569
 Flip-Flops                                            : 569
# Comparators                                          : 14
 1-bit comparator not equal                            : 1
 3-bit comparator greater                              : 1
 32-bit comparator greater                             : 3
 5-bit comparator equal                                : 8
 8-bit comparator greater                              : 1
# Multiplexers                                         : 252
 1-bit 2-to-1 multiplexer                              : 42
 1-bit 3-to-1 multiplexer                              : 128
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 9
 23-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 20
 32-bit 2-to-1 multiplexer                             : 32
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 10
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <currentAddress_30> in Unit <PC> is equivalent to the following FF/Latch, which will be removed : <currentAddress_31> 
WARNING:Xst:1710 - FF/Latch <currentAddress_30> (without init value) has a constant value of 0 in block <PC>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <EX_MEM> ...

Optimizing unit <top> ...

Optimizing unit <PipelineCPU> ...

Optimizing unit <PC> ...

Optimizing unit <Reg_we> ...

Optimizing unit <Control> ...

Optimizing unit <REG_FILE> ...

Optimizing unit <ID_EX> ...

Optimizing unit <Reg_3> ...

Optimizing unit <Reg> ...

Optimizing unit <Reg_5> ...

Optimizing unit <Mux3to1> ...

Optimizing unit <ALU> ...

Optimizing unit <ALUcontrol> ...

Optimizing unit <button_jitter> ...

Optimizing unit <seg> ...
WARNING:Xst:1710 - FF/Latch <CPU/IFIDreg/PCreg/out_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CPU/IFIDreg/PCreg/out_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CPU/EXMreg/jumpreg/out_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CPU/EXMreg/jumpreg/out_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CPU/IDEXreg/PCreg2/out_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CPU/IDEXreg/PCreg2/out_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CPU/EXMreg/newPCreg/out_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CPU/EXMreg/newPCreg/out_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <clk_slow_change_addr_gen/cnt_div_31> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk_slow_change_addr_gen/cnt_div_30> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk_slow_change_addr_gen/cnt_div_29> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk_slow_change_addr_gen/cnt_div_28> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk_slow_change_addr_gen/cnt_div_27> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk_slow_seg_gen/cnt_div_31> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk_slow_seg_gen/cnt_div_30> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk_slow_seg_gen/cnt_div_29> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk_slow_seg_gen/cnt_div_28> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk_slow_seg_gen/cnt_div_27> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk_slow_seg_gen/cnt_div_26> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk_slow_seg_gen/cnt_div_25> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk_slow_seg_gen/cnt_div_24> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk_slow_seg_gen/cnt_div_23> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk_slow_seg_gen/cnt_div_22> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk_slow_seg_gen/cnt_div_21> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk_slow_seg_gen/cnt_div_20> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk_slow_seg_gen/cnt_div_19> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk_slow_seg_gen/cnt_div_18> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk_slow_seg_gen/cnt_div_17> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <clk_slow_seg_gen/cnt_div_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <clk_slow_change_addr_gen/cnt_div_1> 
INFO:Xst:2261 - The FF/Latch <clk_slow_seg_gen/cnt_div_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <clk_slow_change_addr_gen/cnt_div_2> 
INFO:Xst:2261 - The FF/Latch <clk_slow_seg_gen/cnt_div_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <clk_slow_change_addr_gen/cnt_div_3> 
INFO:Xst:2261 - The FF/Latch <clk_slow_seg_gen/cnt_div_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <clk_slow_change_addr_gen/cnt_div_4> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/MEMreg/out_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/WBreg/out_1> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insshamt/out_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/Immreg/out_6> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insshamt/out_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/Immreg/out_7> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insshamt/out_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/Immreg/out_8> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insshamt/out_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/Immreg/out_9> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insshamt/out_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/Immreg/out_10> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Immreg/out_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_0> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Immreg/out_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_1> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Immreg/out_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_2> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Immreg/out_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_3> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Immreg/out_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_4> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Immreg/out_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_5> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Immreg/out_30> in Unit <top> is equivalent to the following 14 FFs/Latches, which will be removed : <CPU/IDEXreg/Immreg/out_29> <CPU/IDEXreg/Immreg/out_28> <CPU/IDEXreg/Immreg/out_27> <CPU/IDEXreg/Immreg/out_26> <CPU/IDEXreg/Immreg/out_25> <CPU/IDEXreg/Immreg/out_24> <CPU/IDEXreg/Immreg/out_23> <CPU/IDEXreg/Immreg/out_22> <CPU/IDEXreg/Immreg/out_21> <CPU/IDEXreg/Immreg/out_20> <CPU/IDEXreg/Immreg/out_19> <CPU/IDEXreg/Immreg/out_18> <CPU/IDEXreg/Immreg/out_17> <CPU/IDEXreg/Immreg/out_16> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insaddrreg2/out_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/Immreg/out_11> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insaddrreg2/out_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/Immreg/out_12> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insaddrreg2/out_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/Immreg/out_13> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/MEMreg/out_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/WBreg/out_0> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insaddrreg2/out_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/Immreg/out_14> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insaddrreg2/out_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/Immreg/out_15> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/MEMreg/out_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/MEMreg/out_4> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insaddrreg1/out_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_16> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insaddrreg1/out_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_17> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insaddrreg1/out_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_18> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insaddrreg1/out_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_19> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insaddrreg1/out_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_20> 
INFO:Xst:2261 - The FF/Latch <CPU/EXMreg/WBreg/out_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/EXMreg/MEMreg/out_11> 
INFO:Xst:2261 - The FF/Latch <clk_slow_seg_gen/cnt_div_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <clk_slow_change_addr_gen/cnt_div_0> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insshamt/out_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_10> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insaddrreg2/out_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_11> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insaddrreg2/out_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_12> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insaddrreg2/out_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_13> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insshamt/out_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_6> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insaddrreg2/out_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_14> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insshamt/out_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_7> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insaddrreg2/out_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_15> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insshamt/out_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_8> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insaddrreg0/out_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_21> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insshamt/out_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_9> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insaddrreg0/out_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_22> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Immreg/out_31> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/Immreg/out_30> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insaddrreg0/out_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_23> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insaddrreg0/out_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_24> 
INFO:Xst:2261 - The FF/Latch <CPU/IDEXreg/Insaddrreg0/out_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/IDEXreg/tarreg/out_25> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <CPU/EXMreg/MEMreg/out_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/EXMreg/WBreg/out_0> 
INFO:Xst:2261 - The FF/Latch <CPU/EXMreg/MEMreg/out_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU/EXMreg/MEMreg/out_4> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 2.
FlipFlop CPU/IDEXreg/EXreg/out_0 has been replicated 2 time(s)
FlipFlop CPU/IDEXreg/EXreg/out_1 has been replicated 1 time(s)
FlipFlop CPU/IDEXreg/EXreg/out_2 has been replicated 1 time(s)
FlipFlop CPU/IDEXreg/Immreg/out_5 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 591
 Flip-Flops                                            : 591

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1720
#      GND                         : 2
#      INV                         : 5
#      LUT1                        : 70
#      LUT2                        : 120
#      LUT3                        : 148
#      LUT4                        : 220
#      LUT5                        : 366
#      LUT6                        : 408
#      MUXCY                       : 192
#      MUXF7                       : 17
#      VCC                         : 1
#      XORCY                       : 171
# FlipFlops/Latches                : 783
#      FD                          : 279
#      FDC                         : 250
#      FDCE                        : 94
#      FDE                         : 32
#      LD                          : 128
# RAMS                             : 78
#      RAM128X1D                   : 64
#      RAM32M                      : 10
#      RAM32X1D                    : 4
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 10
#      OBUF                        : 24

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             782  out of  126800     0%  
 Number of Slice LUTs:                 1641  out of  63400     2%  
    Number used as Logic:              1337  out of  63400     2%  
    Number used as Memory:              304  out of  19000     1%  
       Number used as RAM:              304

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1828
   Number with an unused Flip Flop:    1046  out of   1828    57%  
   Number with an unused LUT:           187  out of   1828    10%  
   Number of fully used LUT-FF pairs:   595  out of   1828    32%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    210    16%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------+-----------------------------------------------+-------+
Clock Signal                                                                               | Clock buffer(FF name)                         | Load  |
-------------------------------------------------------------------------------------------+-----------------------------------------------+-------+
mode_change_jitter/button_final                                                            | NONE(curr_mode)                               | 1     |
clk                                                                                        | BUFGP                                         | 705   |
clk_slow_change_addr_gen/clk_slow                                                          | NONE(read_addr_generator_mode_seq/read_addr_0)| 8     |
CPU/Muxmemtoreg/control[1]_GND_26_o_Mux_4_o(CPU/Muxmemtoreg/control[1]_GND_26_o_Mux_4_o1:O)| BUFG(*)(CPU/Muxmemtoreg/out_0)                | 32    |
CPU/Muxaddress/control[1]_GND_26_o_Mux_4_o(CPU/Muxaddress/control[1]_GND_26_o_Mux_4_o1:O)  | BUFG(*)(CPU/Muxaddress/out_0)                 | 32    |
N1                                                                                         | NONE(CPU/MuxALUsrcB/out_0)                    | 64    |
clk_slow_seg_gen/clk_slow                                                                  | NONE(data_displayer/counter_2)                | 19    |
-------------------------------------------------------------------------------------------+-----------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.021ns (Maximum Frequency: 142.433MHz)
   Minimum input arrival time before clock: 2.734ns
   Maximum output required time after clock: 1.393ns
   Maximum combinational path delay: 0.780ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mode_change_jitter/button_final'
  Clock period: 1.078ns (frequency: 927.902MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.078ns (Levels of Logic = 1)
  Source:            curr_mode (FF)
  Destination:       curr_mode (FF)
  Source Clock:      mode_change_jitter/button_final rising
  Destination Clock: mode_change_jitter/button_final rising

  Data Path: curr_mode to curr_mode
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.361   0.316  curr_mode (curr_mode)
     INV:I->O              1   0.113   0.279  curr_mode_INV_116_o1_INV_0 (curr_mode_INV_116_o)
     FDC:D                     0.008          curr_mode
    ----------------------------------------
    Total                      1.078ns (0.482ns logic, 0.596ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.021ns (frequency: 142.433MHz)
  Total number of paths / destination ports: 391649 / 1480
-------------------------------------------------------------------------
Delay:               7.021ns (Levels of Logic = 50)
  Source:            CPU/IDEXreg/EXreg/out_1_1 (FF)
  Destination:       CPU/EXMreg/zeroreg/out_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: CPU/IDEXreg/EXreg/out_1_1 to CPU/EXMreg/zeroreg/out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.361   0.556  CPU/IDEXreg/EXreg/out_1_1 (CPU/IDEXreg/EXreg/out_1_1)
     LUT4:I0->O           37   0.097   0.487  CPU/ALUctr/Mmux_ALUSrc_shamt1_SW0 (N62)
     LUT6:I4->O            2   0.097   0.561  CPU/Muxshamt/Mmux_out231_1 (CPU/Muxshamt/Mmux_out231)
     LUT4:I0->O            1   0.097   0.000  CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_lut<1> (CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<1> (CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<2> (CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<3> (CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<4> (CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<5> (CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<6> (CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<7> (CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<8> (CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<9> (CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<10> (CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<11> (CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<12> (CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<13> (CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<14> (CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<14>)
     MUXCY:CI->O           2   0.253   0.299  CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<15> (CPU/alu/Mcompar_alu_b[31]_alu_a[31]_LessThan_11_o_cy<15>)
     LUT6:I5->O            1   0.097   0.000  CPU/alu/Mmux_alu_out6_rs_lut<0> (CPU/alu/Mmux_alu_out6_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  CPU/alu/Mmux_alu_out6_rs_cy<0> (CPU/alu/Mmux_alu_out6_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mmux_alu_out6_rs_cy<1> (CPU/alu/Mmux_alu_out6_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mmux_alu_out6_rs_cy<2> (CPU/alu/Mmux_alu_out6_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mmux_alu_out6_rs_cy<3> (CPU/alu/Mmux_alu_out6_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mmux_alu_out6_rs_cy<4> (CPU/alu/Mmux_alu_out6_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mmux_alu_out6_rs_cy<5> (CPU/alu/Mmux_alu_out6_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mmux_alu_out6_rs_cy<6> (CPU/alu/Mmux_alu_out6_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mmux_alu_out6_rs_cy<7> (CPU/alu/Mmux_alu_out6_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mmux_alu_out6_rs_cy<8> (CPU/alu/Mmux_alu_out6_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mmux_alu_out6_rs_cy<9> (CPU/alu/Mmux_alu_out6_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mmux_alu_out6_rs_cy<10> (CPU/alu/Mmux_alu_out6_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mmux_alu_out6_rs_cy<11> (CPU/alu/Mmux_alu_out6_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mmux_alu_out6_rs_cy<12> (CPU/alu/Mmux_alu_out6_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mmux_alu_out6_rs_cy<13> (CPU/alu/Mmux_alu_out6_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mmux_alu_out6_rs_cy<14> (CPU/alu/Mmux_alu_out6_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mmux_alu_out6_rs_cy<15> (CPU/alu/Mmux_alu_out6_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mmux_alu_out6_rs_cy<16> (CPU/alu/Mmux_alu_out6_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mmux_alu_out6_rs_cy<17> (CPU/alu/Mmux_alu_out6_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mmux_alu_out6_rs_cy<18> (CPU/alu/Mmux_alu_out6_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mmux_alu_out6_rs_cy<19> (CPU/alu/Mmux_alu_out6_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mmux_alu_out6_rs_cy<20> (CPU/alu/Mmux_alu_out6_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mmux_alu_out6_rs_cy<21> (CPU/alu/Mmux_alu_out6_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mmux_alu_out6_rs_cy<22> (CPU/alu/Mmux_alu_out6_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mmux_alu_out6_rs_cy<23> (CPU/alu/Mmux_alu_out6_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  CPU/alu/Mmux_alu_out6_rs_cy<24> (CPU/alu/Mmux_alu_out6_rs_cy<24>)
     XORCY:CI->O           1   0.370   0.295  CPU/alu/Mmux_alu_out6_rs_xor<25> (CPU/alu/Mmux_alu_out6_split<25>)
     LUT5:I4->O            3   0.097   0.693  CPU/alu/Mmux_alu_out13367 (CPU/ALU_out<25>)
     LUT5:I0->O            1   0.097   0.000  CPU/alu/Mcompar_GND_20_o_alu_out[31]_LessThan_16_o_lut<5> (CPU/alu/Mcompar_GND_20_o_alu_out[31]_LessThan_16_o_lut<5>)
     MUXCY:S->O            1   0.353   0.000  CPU/alu/Mcompar_GND_20_o_alu_out[31]_LessThan_16_o_cy<5> (CPU/alu/Mcompar_GND_20_o_alu_out[31]_LessThan_16_o_cy<5>)
     MUXCY:CI->O           1   0.253   0.295  CPU/alu/Mcompar_GND_20_o_alu_out[31]_LessThan_16_o_cy<6> (CPU/alu/Mcompar_GND_20_o_alu_out[31]_LessThan_16_o_cy<6>)
     LUT6:I5->O            1   0.097   0.000  CPU/alu/Mmux_zero11 (CPU/Zero)
     FD:D                      0.008          CPU/EXMreg/zeroreg/out_0
    ----------------------------------------
    Total                      7.021ns (3.834ns logic, 3.187ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_slow_change_addr_gen/clk_slow'
  Clock period: 2.708ns (frequency: 369.208MHz)
  Total number of paths / destination ports: 373 / 8
-------------------------------------------------------------------------
Delay:               2.708ns (Levels of Logic = 9)
  Source:            read_addr_generator_mode_seq/read_addr_4 (FF)
  Destination:       read_addr_generator_mode_seq/read_addr_7 (FF)
  Source Clock:      clk_slow_change_addr_gen/clk_slow rising
  Destination Clock: clk_slow_change_addr_gen/clk_slow rising

  Data Path: read_addr_generator_mode_seq/read_addr_4 to read_addr_generator_mode_seq/read_addr_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.361   0.521  read_addr_generator_mode_seq/read_addr_4 (read_addr_generator_mode_seq/read_addr_4)
     LUT3:I0->O            3   0.097   0.305  read_addr_generator_mode_seq/read_addr[7]_PWR_68_o_LessThan_1_o_inv_inv1_SW0 (N4)
     LUT6:I5->O            7   0.097   0.407  read_addr_generator_mode_seq/read_addr[7]_PWR_68_o_LessThan_1_o_inv_inv1 (read_addr_generator_mode_seq/read_addr[7]_PWR_68_o_LessThan_1_o_inv_inv)
     LUT2:I0->O            1   0.097   0.000  read_addr_generator_mode_seq/Mcount_read_addr_lut<2> (read_addr_generator_mode_seq/Mcount_read_addr_lut<2>)
     MUXCY:S->O            1   0.353   0.000  read_addr_generator_mode_seq/Mcount_read_addr_cy<2> (read_addr_generator_mode_seq/Mcount_read_addr_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  read_addr_generator_mode_seq/Mcount_read_addr_cy<3> (read_addr_generator_mode_seq/Mcount_read_addr_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  read_addr_generator_mode_seq/Mcount_read_addr_cy<4> (read_addr_generator_mode_seq/Mcount_read_addr_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  read_addr_generator_mode_seq/Mcount_read_addr_cy<5> (read_addr_generator_mode_seq/Mcount_read_addr_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  read_addr_generator_mode_seq/Mcount_read_addr_cy<6> (read_addr_generator_mode_seq/Mcount_read_addr_cy<6>)
     XORCY:CI->O           1   0.370   0.000  read_addr_generator_mode_seq/Mcount_read_addr_xor<7> (read_addr_generator_mode_seq/Mcount_read_addr7)
     FDC:D                     0.008          read_addr_generator_mode_seq/read_addr_7
    ----------------------------------------
    Total                      2.708ns (1.475ns logic, 1.233ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_slow_seg_gen/clk_slow'
  Clock period: 1.541ns (frequency: 649.140MHz)
  Total number of paths / destination ports: 65 / 18
-------------------------------------------------------------------------
Delay:               1.541ns (Levels of Logic = 2)
  Source:            data_displayer/counter_1 (FF)
  Destination:       data_displayer/segment_7 (FF)
  Source Clock:      clk_slow_seg_gen/clk_slow rising
  Destination Clock: clk_slow_seg_gen/clk_slow rising

  Data Path: data_displayer/counter_1 to data_displayer/segment_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             24   0.361   0.796  data_displayer/counter_1 (data_displayer/counter_1)
     LUT6:I0->O            1   0.097   0.000  data_displayer/Mmux_counter[2]_segment0[7]_wide_mux_1_OUT_3 (data_displayer/Mmux_counter[2]_segment0[7]_wide_mux_1_OUT_3)
     MUXF7:I1->O           1   0.279   0.000  data_displayer/Mmux_counter[2]_segment0[7]_wide_mux_1_OUT_2_f7 (data_displayer/counter[2]_segment0[7]_wide_mux_1_OUT<1>)
     FDC:D                     0.008          data_displayer/segment_1
    ----------------------------------------
    Total                      1.541ns (0.745ns logic, 0.796ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mode_change_jitter/button_final'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.752ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       curr_mode (FF)
  Destination Clock: mode_change_jitter/button_final rising

  Data Path: rst to curr_mode
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           134   0.001   0.402  rst_IBUF (CPU/pc/reset_inv)
     FDC:CLR                   0.349          curr_mode
    ----------------------------------------
    Total                      0.752ns (0.350ns logic, 0.402ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 142 / 142
-------------------------------------------------------------------------
Offset:              1.117ns (Levels of Logic = 4)
  Source:            addr_in<7> (PAD)
  Destination:       CPU/Datamemory/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/qdpo_int_31 (FF)
  Destination Clock: clk rising

  Data Path: addr_in<7> to CPU/Datamemory/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/qdpo_int_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.295  addr_in_7_IBUF (addr_in_7_IBUF)
     LUT3:I2->O           33   0.097   0.618  Mmux_led81 (led_7_OBUF)
     begin scope: 'CPU/Datamemory:dpra<7>'
     LUT3:I0->O            8   0.097   0.000  U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX6311 (dpo<31>)
     FD:D                      0.008          U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/qdpo_int_31
    ----------------------------------------
    Total                      1.117ns (0.203ns logic, 0.914ns route)
                                       (18.2% logic, 81.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_slow_change_addr_gen/clk_slow'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.752ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       read_addr_generator_mode_seq/read_addr_0 (FF)
  Destination Clock: clk_slow_change_addr_gen/clk_slow rising

  Data Path: rst to read_addr_generator_mode_seq/read_addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           134   0.001   0.402  rst_IBUF (CPU/pc/reset_inv)
     FDC:CLR                   0.349          read_addr_generator_mode_seq/read_addr_0
    ----------------------------------------
    Total                      0.752ns (0.350ns logic, 0.402ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_slow_seg_gen/clk_slow'
  Total number of paths / destination ports: 243 / 26
-------------------------------------------------------------------------
Offset:              2.734ns (Levels of Logic = 7)
  Source:            addr_in<7> (PAD)
  Destination:       data_displayer/segment_7 (FF)
  Destination Clock: clk_slow_seg_gen/clk_slow rising

  Data Path: addr_in<7> to data_displayer/segment_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.295  addr_in_7_IBUF (addr_in_7_IBUF)
     LUT3:I2->O           33   0.097   0.618  Mmux_led81 (led_7_OBUF)
     begin scope: 'CPU/Datamemory:dpra<7>'
     LUT3:I0->O            8   0.097   0.589  U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX3811 (dpo<6>)
     end scope: 'CPU/Datamemory:dpo<6>'
     LUT4:I0->O            1   0.097   0.556  data_displayer/digit1/Mram_data61 (data_displayer/digit1/Mram_data6)
     LUT6:I2->O            1   0.097   0.000  data_displayer/Mmux_counter[2]_segment0[7]_wide_mux_1_OUT_35 (data_displayer/Mmux_counter[2]_segment0[7]_wide_mux_1_OUT_35)
     MUXF7:I1->O           1   0.279   0.000  data_displayer/Mmux_counter[2]_segment0[7]_wide_mux_1_OUT_2_f7_4 (data_displayer/counter[2]_segment0[7]_wide_mux_1_OUT<6>)
     FDC:D                     0.008          data_displayer/segment_6
    ----------------------------------------
    Total                      2.734ns (0.676ns logic, 2.058ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_slow_seg_gen/clk_slow'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            data_displayer/sel_7 (FF)
  Destination:       sel<7> (PAD)
  Source Clock:      clk_slow_seg_gen/clk_slow rising

  Data Path: data_displayer/sel_7 to sel<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.361   0.279  data_displayer/sel_7 (data_displayer/sel_7)
     OBUF:I->O                 0.000          sel_7_OBUF (sel<7>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mode_change_jitter/button_final'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.393ns (Levels of Logic = 2)
  Source:            curr_mode (FF)
  Destination:       led<7> (PAD)
  Source Clock:      mode_change_jitter/button_final rising

  Data Path: curr_mode to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.361   0.548  curr_mode (curr_mode)
     LUT3:I0->O           33   0.097   0.386  Mmux_led81 (led_7_OBUF)
     OBUF:I->O                 0.000          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      1.393ns (0.458ns logic, 0.935ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_slow_change_addr_gen/clk_slow'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.242ns (Levels of Logic = 2)
  Source:            read_addr_generator_mode_seq/read_addr_7 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      clk_slow_change_addr_gen/clk_slow rising

  Data Path: read_addr_generator_mode_seq/read_addr_7 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.361   0.398  read_addr_generator_mode_seq/read_addr_7 (read_addr_generator_mode_seq/read_addr_7)
     LUT3:I1->O           33   0.097   0.386  Mmux_led81 (led_7_OBUF)
     OBUF:I->O                 0.000          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      1.242ns (0.458ns logic, 0.784ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               0.780ns (Levels of Logic = 3)
  Source:            addr_in<7> (PAD)
  Destination:       led<7> (PAD)

  Data Path: addr_in<7> to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.295  addr_in_7_IBUF (addr_in_7_IBUF)
     LUT3:I2->O           33   0.097   0.386  Mmux_led81 (led_7_OBUF)
     OBUF:I->O                 0.000          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      0.780ns (0.098ns logic, 0.682ns route)
                                       (12.6% logic, 87.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CPU/Muxaddress/control[1]_GND_26_o_Mux_4_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.248|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CPU/Muxmemtoreg/control[1]_GND_26_o_Mux_4_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.248|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
CPU/Muxaddress/control[1]_GND_26_o_Mux_4_o |         |    0.877|         |         |
CPU/Muxmemtoreg/control[1]_GND_26_o_Mux_4_o|         |    1.034|         |         |
clk                                        |    7.021|         |         |         |
clk_slow_change_addr_gen/clk_slow          |    1.579|         |         |         |
mode_change_jitter/button_final            |    1.730|         |         |         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_slow_change_addr_gen/clk_slow
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk_slow_change_addr_gen/clk_slow|    2.708|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_slow_seg_gen/clk_slow
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk_slow_change_addr_gen/clk_slow|    3.197|         |         |         |
clk_slow_seg_gen/clk_slow        |    1.541|         |         |         |
mode_change_jitter/button_final  |    3.347|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mode_change_jitter/button_final
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
mode_change_jitter/button_final|    1.078|         |         |         |
-------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 25.46 secs
 
--> 

Total memory usage is 458616 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   75 (   0 filtered)
Number of infos    :   58 (   0 filtered)

