Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Aug  4 18:57:34 2025
| Host         : afiflaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clk_div/counter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.724        0.000                      0                    2        0.588        0.000                      0                    2        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.724        0.000                      0                    2        0.588        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.588ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.724ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.580ns (25.551%)  route 1.690ns (74.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.626     5.147    clk_div/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  clk_div/counter_reg[0]/Q
                         net (fo=2, routed)           1.690     7.293    clk_div/counter[0]
    SLICE_X0Y30          LUT1 (Prop_lut1_I0_O)        0.124     7.417 r  clk_div/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     7.417    clk_div/counter[0]_i_1_n_0
    SLICE_X0Y30          FDRE                                         r  clk_div/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.508    14.849    clk_div/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  clk_div/counter_reg[0]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.029    15.141    clk_div/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -7.417    
  -------------------------------------------------------------------
                         slack                                  7.724    

Slack (MET) :             7.742ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.608ns (26.459%)  route 1.690ns (73.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.626     5.147    clk_div/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  clk_div/counter_reg[0]/Q
                         net (fo=2, routed)           1.690     7.293    clk_div/counter[0]
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.152     7.445 r  clk_div/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.445    clk_div/counter[1]_i_1_n_0
    SLICE_X0Y30          FDRE                                         r  clk_div/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.508    14.849    clk_div/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  clk_div/counter_reg[1]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.075    15.187    clk_div/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                  7.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.228ns (32.805%)  route 0.467ns (67.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.587     1.470    clk_div/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.128     1.598 r  clk_div/counter_reg[1]/Q
                         net (fo=21, routed)          0.467     2.065    clk_div/counter_reg[1]_0[0]
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.100     2.165 r  clk_div/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.165    clk_div/counter[1]_i_1_n_0
    SLICE_X0Y30          FDRE                                         r  clk_div/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.856     1.983    clk_div/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  clk_div/counter_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.107     1.577    clk_div/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.713%)  route 0.633ns (77.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.587     1.470    clk_div/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  clk_div/counter_reg[0]/Q
                         net (fo=2, routed)           0.633     2.244    clk_div/counter[0]
    SLICE_X0Y30          LUT1 (Prop_lut1_I0_O)        0.045     2.289 r  clk_div/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.289    clk_div/counter[0]_i_1_n_0
    SLICE_X0Y30          FDRE                                         r  clk_div/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.856     1.983    clk_div/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  clk_div/counter_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.091     1.561    clk_div/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.728    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y30    clk_div/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y30    clk_div/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    clk_div/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    clk_div/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    clk_div/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    clk_div/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    clk_div/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    clk_div/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    clk_div/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    clk_div/counter_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dsply/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.285ns  (logic 4.601ns (44.741%)  route 5.683ns (55.259%))
  Logic Levels:           5  (FDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE                         0.000     0.000 r  dsply/h_count_reg[6]/C
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.699     0.699 f  dsply/h_count_reg[6]/Q
                         net (fo=9, routed)           1.009     1.708    dsply/h_count[6]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124     1.832 r  dsply/vga_green_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.433     2.265    dsply/vga_green_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124     2.389 r  dsply/vga_green_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.018     3.407    dsply/vga_green_OBUF[3]_inst_i_4_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  dsply/vga_green_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.223     6.754    vga_blue_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    10.285 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.285    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.781ns  (logic 4.576ns (46.788%)  route 5.205ns (53.212%))
  Logic Levels:           5  (FDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE                         0.000     0.000 r  dsply/h_count_reg[6]/C
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.699     0.699 f  dsply/h_count_reg[6]/Q
                         net (fo=9, routed)           1.009     1.708    dsply/h_count[6]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124     1.832 r  dsply/vga_green_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.433     2.265    dsply/vga_green_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124     2.389 r  dsply/vga_green_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.018     3.407    dsply/vga_green_OBUF[3]_inst_i_4_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  dsply/vga_green_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.745     6.276    vga_blue_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505     9.781 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.781    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.654ns  (logic 4.600ns (47.650%)  route 5.054ns (52.350%))
  Logic Levels:           5  (FDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE                         0.000     0.000 r  dsply/h_count_reg[6]/C
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.699     0.699 f  dsply/h_count_reg[6]/Q
                         net (fo=9, routed)           1.009     1.708    dsply/h_count[6]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124     1.832 r  dsply/vga_green_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.433     2.265    dsply/vga_green_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124     2.389 r  dsply/vga_green_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.018     3.407    dsply/vga_green_OBUF[3]_inst_i_4_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  dsply/vga_green_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.594     6.125    vga_blue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529     9.654 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.654    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.353ns  (logic 4.592ns (49.097%)  route 4.761ns (50.903%))
  Logic Levels:           5  (FDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE                         0.000     0.000 r  dsply/h_count_reg[6]/C
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.699     0.699 f  dsply/h_count_reg[6]/Q
                         net (fo=9, routed)           1.009     1.708    dsply/h_count[6]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124     1.832 r  dsply/vga_green_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.433     2.265    dsply/vga_green_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124     2.389 r  dsply/vga_green_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.018     3.407    dsply/vga_green_OBUF[3]_inst_i_4_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  dsply/vga_green_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.301     5.832    vga_blue_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     9.353 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.353    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.206ns  (logic 4.596ns (49.923%)  route 4.610ns (50.077%))
  Logic Levels:           5  (FDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE                         0.000     0.000 r  dsply/h_count_reg[6]/C
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.699     0.699 f  dsply/h_count_reg[6]/Q
                         net (fo=9, routed)           1.009     1.708    dsply/h_count[6]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124     1.832 r  dsply/vga_green_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.433     2.265    dsply/vga_green_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124     2.389 r  dsply/vga_green_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.018     3.407    dsply/vga_green_OBUF[3]_inst_i_4_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  dsply/vga_green_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.150     5.681    vga_blue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525     9.206 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.206    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.033ns  (logic 4.574ns (50.639%)  route 4.459ns (49.361%))
  Logic Levels:           5  (FDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE                         0.000     0.000 r  dsply/h_count_reg[6]/C
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.699     0.699 f  dsply/h_count_reg[6]/Q
                         net (fo=9, routed)           1.009     1.708    dsply/h_count[6]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124     1.832 r  dsply/vga_green_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.433     2.265    dsply/vga_green_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124     2.389 r  dsply/vga_green_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.018     3.407    dsply/vga_green_OBUF[3]_inst_i_4_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  dsply/vga_green_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.999     5.530    vga_blue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503     9.033 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.033    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.898ns  (logic 4.590ns (51.583%)  route 4.308ns (48.417%))
  Logic Levels:           5  (FDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE                         0.000     0.000 r  dsply/h_count_reg[6]/C
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.699     0.699 f  dsply/h_count_reg[6]/Q
                         net (fo=9, routed)           1.009     1.708    dsply/h_count[6]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124     1.832 r  dsply/vga_green_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.433     2.265    dsply/vga_green_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124     2.389 r  dsply/vga_green_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.018     3.407    dsply/vga_green_OBUF[3]_inst_i_4_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  dsply/vga_green_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.848     5.379    vga_blue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519     8.898 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.898    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.723ns  (logic 4.566ns (52.345%)  route 4.157ns (47.655%))
  Logic Levels:           5  (FDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE                         0.000     0.000 r  dsply/h_count_reg[6]/C
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.699     0.699 f  dsply/h_count_reg[6]/Q
                         net (fo=9, routed)           1.009     1.708    dsply/h_count[6]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124     1.832 r  dsply/vga_green_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.433     2.265    dsply/vga_green_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124     2.389 r  dsply/vga_green_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.018     3.407    dsply/vga_green_OBUF[3]_inst_i_4_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  dsply/vga_green_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.697     5.228    vga_blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     8.723 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.723    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.371ns  (logic 4.401ns (52.577%)  route 3.970ns (47.423%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE                         0.000     0.000 r  dsply/v_count_reg[7]/C
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.634     0.634 f  dsply/v_count_reg[7]/Q
                         net (fo=6, routed)           0.977     1.611    dsply/v_count[7]
    SLICE_X0Y32          LUT3 (Prop_lut3_I0_O)        0.124     1.735 r  dsply/vga_red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.666     2.401    dsply/vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.124     2.525 r  dsply/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.327     4.852    vga_red_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519     8.371 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.371    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.235ns  (logic 4.406ns (53.503%)  route 3.829ns (46.497%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE                         0.000     0.000 r  dsply/v_count_reg[7]/C
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.634     0.634 f  dsply/v_count_reg[7]/Q
                         net (fo=6, routed)           0.977     1.611    dsply/v_count[7]
    SLICE_X0Y32          LUT3 (Prop_lut3_I0_O)        0.124     1.735 r  dsply/vga_red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.666     2.401    dsply/vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.124     2.525 r  dsply/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.186     4.711    vga_red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     8.235 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.235    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dsply/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dsply/v_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.245ns (64.995%)  route 0.132ns (35.005%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE                         0.000     0.000 r  dsply/v_count_reg[1]/C
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.200     0.200 r  dsply/v_count_reg[1]/Q
                         net (fo=11, routed)          0.132     0.332    dsply/v_count[1]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.045     0.377 r  dsply/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.377    dsply/v_count[0]_i_1_n_0
    SLICE_X1Y32          FDCE                                         r  dsply/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dsply/v_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.248ns (63.405%)  route 0.143ns (36.595%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE                         0.000     0.000 r  dsply/v_count_reg[0]/C
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.200     0.200 r  dsply/v_count_reg[0]/Q
                         net (fo=10, routed)          0.143     0.343    dsply/v_count[0]
    SLICE_X0Y32          LUT2 (Prop_lut2_I0_O)        0.048     0.391 r  dsply/v_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.391    dsply/v_count[1]_i_1_n_0
    SLICE_X0Y32          FDCE                                         r  dsply/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dsply/v_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.245ns (59.481%)  route 0.167ns (40.519%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE                         0.000     0.000 r  dsply/v_count_reg[1]/C
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.200     0.200 r  dsply/v_count_reg[1]/Q
                         net (fo=11, routed)          0.167     0.367    dsply/v_count[1]
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.045     0.412 r  dsply/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.412    dsply/v_count[3]_i_1_n_0
    SLICE_X2Y32          FDCE                                         r  dsply/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dsply/h_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.303ns (72.187%)  route 0.117ns (27.813%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE                         0.000     0.000 r  dsply/h_count_reg[7]/C
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.205     0.205 r  dsply/h_count_reg[7]/Q
                         net (fo=8, routed)           0.117     0.322    dsply/h_count[7]
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.098     0.420 r  dsply/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.420    dsply/h_count_0[8]
    SLICE_X2Y30          FDCE                                         r  dsply/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dsply/h_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.245ns (55.999%)  route 0.193ns (44.001%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE                         0.000     0.000 r  dsply/h_count_reg[5]/C
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.200     0.200 r  dsply/h_count_reg[5]/Q
                         net (fo=9, routed)           0.193     0.393    dsply/h_count[5]
    SLICE_X1Y31          LUT6 (Prop_lut6_I4_O)        0.045     0.438 r  dsply/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.438    dsply/h_count_0[5]
    SLICE_X1Y31          FDCE                                         r  dsply/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dsply/v_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.266ns (59.964%)  route 0.178ns (40.036%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE                         0.000     0.000 r  dsply/v_count_reg[3]/C
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.221     0.221 r  dsply/v_count_reg[3]/Q
                         net (fo=10, routed)          0.178     0.399    dsply/v_count[3]
    SLICE_X0Y31          LUT6 (Prop_lut6_I4_O)        0.045     0.444 r  dsply/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.444    dsply/v_count[5]_i_1_n_0
    SLICE_X0Y31          FDCE                                         r  dsply/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dsply/v_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.245ns (55.133%)  route 0.199ns (44.867%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE                         0.000     0.000 r  dsply/v_count_reg[9]/C
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.200     0.200 f  dsply/v_count_reg[9]/Q
                         net (fo=9, routed)           0.199     0.399    dsply/v_count[9]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.045     0.444 r  dsply/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.444    dsply/v_count[2]_i_1_n_0
    SLICE_X2Y32          FDCE                                         r  dsply/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dsply/h_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.264ns (58.622%)  route 0.186ns (41.378%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE                         0.000     0.000 r  dsply/h_count_reg[6]/C
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.221     0.221 r  dsply/h_count_reg[6]/Q
                         net (fo=9, routed)           0.186     0.407    dsply/h_count[6]
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.043     0.450 r  dsply/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.450    dsply/h_count_0[7]
    SLICE_X2Y30          FDCE                                         r  dsply/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dsply/h_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.266ns (58.805%)  route 0.186ns (41.195%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE                         0.000     0.000 r  dsply/h_count_reg[6]/C
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.221     0.221 r  dsply/h_count_reg[6]/Q
                         net (fo=9, routed)           0.186     0.407    dsply/h_count[6]
    SLICE_X2Y30          LUT3 (Prop_lut3_I2_O)        0.045     0.452 r  dsply/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.452    dsply/h_count_0[6]
    SLICE_X2Y30          FDCE                                         r  dsply/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dsply/h_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.264ns (57.211%)  route 0.197ns (42.789%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE                         0.000     0.000 r  dsply/h_count_reg[0]/C
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.221     0.221 r  dsply/h_count_reg[0]/Q
                         net (fo=7, routed)           0.197     0.418    dsply/h_count[0]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.043     0.461 r  dsply/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.461    dsply/h_count_0[1]
    SLICE_X2Y31          FDCE                                         r  dsply/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------





