#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000018d5cb501d0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000018d5cbc52f0_0 .net "PC", 31 0, v0000018d5cb8a900_0;  1 drivers
v0000018d5cbc5d90_0 .var "clk", 0 0;
v0000018d5cbc4df0_0 .net "clkout", 0 0, L_0000018d5cbc1a60;  1 drivers
v0000018d5cbc5610_0 .net "cycles_consumed", 31 0, v0000018d5cbc4670_0;  1 drivers
v0000018d5cbc4f30_0 .var "rst", 0 0;
S_0000018d5cb504f0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000018d5cb501d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000018d5cb6e8d0 .param/l "RType" 0 4 2, C4<000000>;
P_0000018d5cb6e908 .param/l "add" 0 4 5, C4<100000>;
P_0000018d5cb6e940 .param/l "addi" 0 4 8, C4<001000>;
P_0000018d5cb6e978 .param/l "addu" 0 4 5, C4<100001>;
P_0000018d5cb6e9b0 .param/l "and_" 0 4 5, C4<100100>;
P_0000018d5cb6e9e8 .param/l "andi" 0 4 8, C4<001100>;
P_0000018d5cb6ea20 .param/l "beq" 0 4 10, C4<000100>;
P_0000018d5cb6ea58 .param/l "bne" 0 4 10, C4<000101>;
P_0000018d5cb6ea90 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018d5cb6eac8 .param/l "j" 0 4 12, C4<000010>;
P_0000018d5cb6eb00 .param/l "jal" 0 4 12, C4<000011>;
P_0000018d5cb6eb38 .param/l "jr" 0 4 6, C4<001000>;
P_0000018d5cb6eb70 .param/l "lw" 0 4 8, C4<100011>;
P_0000018d5cb6eba8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018d5cb6ebe0 .param/l "or_" 0 4 5, C4<100101>;
P_0000018d5cb6ec18 .param/l "ori" 0 4 8, C4<001101>;
P_0000018d5cb6ec50 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018d5cb6ec88 .param/l "sll" 0 4 6, C4<000000>;
P_0000018d5cb6ecc0 .param/l "slt" 0 4 5, C4<101010>;
P_0000018d5cb6ecf8 .param/l "slti" 0 4 8, C4<101010>;
P_0000018d5cb6ed30 .param/l "srl" 0 4 6, C4<000010>;
P_0000018d5cb6ed68 .param/l "sub" 0 4 5, C4<100010>;
P_0000018d5cb6eda0 .param/l "subu" 0 4 5, C4<100011>;
P_0000018d5cb6edd8 .param/l "sw" 0 4 8, C4<101011>;
P_0000018d5cb6ee10 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018d5cb6ee48 .param/l "xori" 0 4 8, C4<001110>;
L_0000018d5cbc1b40 .functor NOT 1, v0000018d5cbc4f30_0, C4<0>, C4<0>, C4<0>;
L_0000018d5cbc18a0 .functor NOT 1, v0000018d5cbc4f30_0, C4<0>, C4<0>, C4<0>;
L_0000018d5cbc0d40 .functor NOT 1, v0000018d5cbc4f30_0, C4<0>, C4<0>, C4<0>;
L_0000018d5cbc1210 .functor NOT 1, v0000018d5cbc4f30_0, C4<0>, C4<0>, C4<0>;
L_0000018d5cbc1750 .functor NOT 1, v0000018d5cbc4f30_0, C4<0>, C4<0>, C4<0>;
L_0000018d5cbc17c0 .functor NOT 1, v0000018d5cbc4f30_0, C4<0>, C4<0>, C4<0>;
L_0000018d5cbc1360 .functor NOT 1, v0000018d5cbc4f30_0, C4<0>, C4<0>, C4<0>;
L_0000018d5cbc1600 .functor NOT 1, v0000018d5cbc4f30_0, C4<0>, C4<0>, C4<0>;
L_0000018d5cbc1a60 .functor OR 1, v0000018d5cbc5d90_0, v0000018d5cb59460_0, C4<0>, C4<0>;
L_0000018d5cbc1670 .functor OR 1, L_0000018d5cc10480, L_0000018d5cc0e860, C4<0>, C4<0>;
L_0000018d5cbc11a0 .functor AND 1, L_0000018d5cc0eae0, L_0000018d5cc10200, C4<1>, C4<1>;
L_0000018d5cbc1520 .functor NOT 1, v0000018d5cbc4f30_0, C4<0>, C4<0>, C4<0>;
L_0000018d5cbc0c60 .functor OR 1, L_0000018d5cc0fc60, L_0000018d5cc0f080, C4<0>, C4<0>;
L_0000018d5cbc13d0 .functor OR 1, L_0000018d5cbc0c60, L_0000018d5cc0f760, C4<0>, C4<0>;
L_0000018d5cbc0fe0 .functor OR 1, L_0000018d5cc0f6c0, L_0000018d5cc25010, C4<0>, C4<0>;
L_0000018d5cbc1440 .functor AND 1, L_0000018d5cc0f620, L_0000018d5cbc0fe0, C4<1>, C4<1>;
L_0000018d5cbc14b0 .functor OR 1, L_0000018d5cc262d0, L_0000018d5cc25bf0, C4<0>, C4<0>;
L_0000018d5cbc16e0 .functor AND 1, L_0000018d5cc25dd0, L_0000018d5cbc14b0, C4<1>, C4<1>;
L_0000018d5cbc1910 .functor NOT 1, L_0000018d5cbc1a60, C4<0>, C4<0>, C4<0>;
v0000018d5cb89780_0 .net "ALUOp", 3 0, v0000018d5cb590a0_0;  1 drivers
v0000018d5cb89820_0 .net "ALUResult", 31 0, v0000018d5cb88f60_0;  1 drivers
v0000018d5cb898c0_0 .net "ALUSrc", 0 0, v0000018d5cb59140_0;  1 drivers
v0000018d5cb8d840_0 .net "ALUin2", 31 0, L_0000018d5cc249d0;  1 drivers
v0000018d5cb8d020_0 .net "MemReadEn", 0 0, v0000018d5cb57b60_0;  1 drivers
v0000018d5cb8ee20_0 .net "MemWriteEn", 0 0, v0000018d5cb58ce0_0;  1 drivers
v0000018d5cb8cf80_0 .net "MemtoReg", 0 0, v0000018d5cb57d40_0;  1 drivers
v0000018d5cb8e560_0 .net "PC", 31 0, v0000018d5cb8a900_0;  alias, 1 drivers
v0000018d5cb8ece0_0 .net "PCPlus1", 31 0, L_0000018d5cc10660;  1 drivers
v0000018d5cb8dde0_0 .net "PCsrc", 0 0, v0000018d5cb89be0_0;  1 drivers
v0000018d5cb8e240_0 .net "RegDst", 0 0, v0000018d5cb58420_0;  1 drivers
v0000018d5cb8d2a0_0 .net "RegWriteEn", 0 0, v0000018d5cb58060_0;  1 drivers
v0000018d5cb8ec40_0 .net "WriteRegister", 4 0, L_0000018d5cc0f800;  1 drivers
v0000018d5cb8ea60_0 .net *"_ivl_0", 0 0, L_0000018d5cbc1b40;  1 drivers
L_0000018d5cbc6850 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018d5cb8ed80_0 .net/2u *"_ivl_10", 4 0, L_0000018d5cbc6850;  1 drivers
L_0000018d5cbc6c40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d5cb8dc00_0 .net *"_ivl_101", 15 0, L_0000018d5cbc6c40;  1 drivers
v0000018d5cb8d0c0_0 .net *"_ivl_102", 31 0, L_0000018d5cc0ee00;  1 drivers
L_0000018d5cbc6c88 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d5cb8dca0_0 .net *"_ivl_105", 25 0, L_0000018d5cbc6c88;  1 drivers
L_0000018d5cbc6cd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d5cb8d160_0 .net/2u *"_ivl_106", 31 0, L_0000018d5cbc6cd0;  1 drivers
v0000018d5cb8d480_0 .net *"_ivl_108", 0 0, L_0000018d5cc0eae0;  1 drivers
L_0000018d5cbc6d18 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000018d5cb8e600_0 .net/2u *"_ivl_110", 5 0, L_0000018d5cbc6d18;  1 drivers
v0000018d5cb8d200_0 .net *"_ivl_112", 0 0, L_0000018d5cc10200;  1 drivers
v0000018d5cb8d340_0 .net *"_ivl_115", 0 0, L_0000018d5cbc11a0;  1 drivers
v0000018d5cb8d3e0_0 .net *"_ivl_116", 47 0, L_0000018d5cc0eea0;  1 drivers
L_0000018d5cbc6d60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d5cb8d520_0 .net *"_ivl_119", 15 0, L_0000018d5cbc6d60;  1 drivers
L_0000018d5cbc6898 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018d5cb8d5c0_0 .net/2u *"_ivl_12", 5 0, L_0000018d5cbc6898;  1 drivers
v0000018d5cb8e6a0_0 .net *"_ivl_120", 47 0, L_0000018d5cc0fda0;  1 drivers
L_0000018d5cbc6da8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d5cb8d7a0_0 .net *"_ivl_123", 15 0, L_0000018d5cbc6da8;  1 drivers
v0000018d5cb8db60_0 .net *"_ivl_125", 0 0, L_0000018d5cc0e9a0;  1 drivers
v0000018d5cb8dd40_0 .net *"_ivl_126", 31 0, L_0000018d5cc10340;  1 drivers
v0000018d5cb8e1a0_0 .net *"_ivl_128", 47 0, L_0000018d5cc102a0;  1 drivers
v0000018d5cb8de80_0 .net *"_ivl_130", 47 0, L_0000018d5cc0f4e0;  1 drivers
v0000018d5cb8da20_0 .net *"_ivl_132", 47 0, L_0000018d5cc0fa80;  1 drivers
v0000018d5cb8df20_0 .net *"_ivl_134", 47 0, L_0000018d5cc0f580;  1 drivers
v0000018d5cb8d980_0 .net *"_ivl_14", 0 0, L_0000018d5cbc57f0;  1 drivers
v0000018d5cb8dfc0_0 .net *"_ivl_140", 0 0, L_0000018d5cbc1520;  1 drivers
L_0000018d5cbc6e38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d5cb8e2e0_0 .net/2u *"_ivl_142", 31 0, L_0000018d5cbc6e38;  1 drivers
L_0000018d5cbc6f10 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000018d5cb8e9c0_0 .net/2u *"_ivl_146", 5 0, L_0000018d5cbc6f10;  1 drivers
v0000018d5cb8d660_0 .net *"_ivl_148", 0 0, L_0000018d5cc0fc60;  1 drivers
L_0000018d5cbc6f58 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000018d5cb8d700_0 .net/2u *"_ivl_150", 5 0, L_0000018d5cbc6f58;  1 drivers
v0000018d5cb8e740_0 .net *"_ivl_152", 0 0, L_0000018d5cc0f080;  1 drivers
v0000018d5cb8e060_0 .net *"_ivl_155", 0 0, L_0000018d5cbc0c60;  1 drivers
L_0000018d5cbc6fa0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000018d5cb8e920_0 .net/2u *"_ivl_156", 5 0, L_0000018d5cbc6fa0;  1 drivers
v0000018d5cb8e380_0 .net *"_ivl_158", 0 0, L_0000018d5cc0f760;  1 drivers
L_0000018d5cbc68e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000018d5cb8d8e0_0 .net/2u *"_ivl_16", 4 0, L_0000018d5cbc68e0;  1 drivers
v0000018d5cb8e420_0 .net *"_ivl_161", 0 0, L_0000018d5cbc13d0;  1 drivers
L_0000018d5cbc6fe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d5cb8e7e0_0 .net/2u *"_ivl_162", 15 0, L_0000018d5cbc6fe8;  1 drivers
v0000018d5cb8dac0_0 .net *"_ivl_164", 31 0, L_0000018d5cc100c0;  1 drivers
v0000018d5cb8e100_0 .net *"_ivl_167", 0 0, L_0000018d5cc0fee0;  1 drivers
v0000018d5cb8e4c0_0 .net *"_ivl_168", 15 0, L_0000018d5cc0f120;  1 drivers
v0000018d5cb8e880_0 .net *"_ivl_170", 31 0, L_0000018d5cc0f260;  1 drivers
v0000018d5cb8eb00_0 .net *"_ivl_174", 31 0, L_0000018d5cc0f3a0;  1 drivers
L_0000018d5cbc7030 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d5cb8eba0_0 .net *"_ivl_177", 25 0, L_0000018d5cbc7030;  1 drivers
L_0000018d5cbc7078 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d5cbc3ec0_0 .net/2u *"_ivl_178", 31 0, L_0000018d5cbc7078;  1 drivers
v0000018d5cbc3e20_0 .net *"_ivl_180", 0 0, L_0000018d5cc0f620;  1 drivers
L_0000018d5cbc70c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018d5cbc2ca0_0 .net/2u *"_ivl_182", 5 0, L_0000018d5cbc70c0;  1 drivers
v0000018d5cbc36a0_0 .net *"_ivl_184", 0 0, L_0000018d5cc0f6c0;  1 drivers
L_0000018d5cbc7108 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018d5cbc31a0_0 .net/2u *"_ivl_186", 5 0, L_0000018d5cbc7108;  1 drivers
v0000018d5cbc3d80_0 .net *"_ivl_188", 0 0, L_0000018d5cc25010;  1 drivers
v0000018d5cbc3740_0 .net *"_ivl_19", 4 0, L_0000018d5cbc5890;  1 drivers
v0000018d5cbc2160_0 .net *"_ivl_191", 0 0, L_0000018d5cbc0fe0;  1 drivers
v0000018d5cbc2200_0 .net *"_ivl_193", 0 0, L_0000018d5cbc1440;  1 drivers
L_0000018d5cbc7150 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018d5cbc2ac0_0 .net/2u *"_ivl_194", 5 0, L_0000018d5cbc7150;  1 drivers
v0000018d5cbc2020_0 .net *"_ivl_196", 0 0, L_0000018d5cc25650;  1 drivers
L_0000018d5cbc7198 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018d5cbc23e0_0 .net/2u *"_ivl_198", 31 0, L_0000018d5cbc7198;  1 drivers
L_0000018d5cbc6808 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018d5cbc28e0_0 .net/2u *"_ivl_2", 5 0, L_0000018d5cbc6808;  1 drivers
v0000018d5cbc2980_0 .net *"_ivl_20", 4 0, L_0000018d5cbc5930;  1 drivers
v0000018d5cbc3b00_0 .net *"_ivl_200", 31 0, L_0000018d5cc26410;  1 drivers
v0000018d5cbc20c0_0 .net *"_ivl_204", 31 0, L_0000018d5cc260f0;  1 drivers
L_0000018d5cbc71e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d5cbc2fc0_0 .net *"_ivl_207", 25 0, L_0000018d5cbc71e0;  1 drivers
L_0000018d5cbc7228 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d5cbc2660_0 .net/2u *"_ivl_208", 31 0, L_0000018d5cbc7228;  1 drivers
v0000018d5cbc2480_0 .net *"_ivl_210", 0 0, L_0000018d5cc25dd0;  1 drivers
L_0000018d5cbc7270 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018d5cbc2700_0 .net/2u *"_ivl_212", 5 0, L_0000018d5cbc7270;  1 drivers
v0000018d5cbc3ce0_0 .net *"_ivl_214", 0 0, L_0000018d5cc262d0;  1 drivers
L_0000018d5cbc72b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018d5cbc2d40_0 .net/2u *"_ivl_216", 5 0, L_0000018d5cbc72b8;  1 drivers
v0000018d5cbc3920_0 .net *"_ivl_218", 0 0, L_0000018d5cc25bf0;  1 drivers
v0000018d5cbc39c0_0 .net *"_ivl_221", 0 0, L_0000018d5cbc14b0;  1 drivers
v0000018d5cbc2f20_0 .net *"_ivl_223", 0 0, L_0000018d5cbc16e0;  1 drivers
L_0000018d5cbc7300 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018d5cbc22a0_0 .net/2u *"_ivl_224", 5 0, L_0000018d5cbc7300;  1 drivers
v0000018d5cbc3a60_0 .net *"_ivl_226", 0 0, L_0000018d5cc256f0;  1 drivers
v0000018d5cbc2340_0 .net *"_ivl_228", 31 0, L_0000018d5cc25b50;  1 drivers
v0000018d5cbc2520_0 .net *"_ivl_24", 0 0, L_0000018d5cbc0d40;  1 drivers
L_0000018d5cbc6928 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018d5cbc27a0_0 .net/2u *"_ivl_26", 4 0, L_0000018d5cbc6928;  1 drivers
v0000018d5cbc3240_0 .net *"_ivl_29", 4 0, L_0000018d5cbc5e30;  1 drivers
v0000018d5cbc3ba0_0 .net *"_ivl_32", 0 0, L_0000018d5cbc1210;  1 drivers
L_0000018d5cbc6970 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018d5cbc32e0_0 .net/2u *"_ivl_34", 4 0, L_0000018d5cbc6970;  1 drivers
v0000018d5cbc3c40_0 .net *"_ivl_37", 4 0, L_0000018d5cbc4490;  1 drivers
v0000018d5cbc25c0_0 .net *"_ivl_40", 0 0, L_0000018d5cbc1750;  1 drivers
L_0000018d5cbc69b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d5cbc37e0_0 .net/2u *"_ivl_42", 15 0, L_0000018d5cbc69b8;  1 drivers
v0000018d5cbc2840_0 .net *"_ivl_45", 15 0, L_0000018d5cc10520;  1 drivers
v0000018d5cbc3060_0 .net *"_ivl_48", 0 0, L_0000018d5cbc17c0;  1 drivers
v0000018d5cbc2a20_0 .net *"_ivl_5", 5 0, L_0000018d5cbc4350;  1 drivers
L_0000018d5cbc6a00 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d5cbc2b60_0 .net/2u *"_ivl_50", 36 0, L_0000018d5cbc6a00;  1 drivers
L_0000018d5cbc6a48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d5cbc2c00_0 .net/2u *"_ivl_52", 31 0, L_0000018d5cbc6a48;  1 drivers
v0000018d5cbc2de0_0 .net *"_ivl_55", 4 0, L_0000018d5cc10160;  1 drivers
v0000018d5cbc2e80_0 .net *"_ivl_56", 36 0, L_0000018d5cc103e0;  1 drivers
v0000018d5cbc3100_0 .net *"_ivl_58", 36 0, L_0000018d5cc0ea40;  1 drivers
v0000018d5cbc3380_0 .net *"_ivl_62", 0 0, L_0000018d5cbc1360;  1 drivers
L_0000018d5cbc6a90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018d5cbc3420_0 .net/2u *"_ivl_64", 5 0, L_0000018d5cbc6a90;  1 drivers
v0000018d5cbc34c0_0 .net *"_ivl_67", 5 0, L_0000018d5cc0f940;  1 drivers
v0000018d5cbc3560_0 .net *"_ivl_70", 0 0, L_0000018d5cbc1600;  1 drivers
L_0000018d5cbc6ad8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d5cbc3600_0 .net/2u *"_ivl_72", 57 0, L_0000018d5cbc6ad8;  1 drivers
L_0000018d5cbc6b20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d5cbc3880_0 .net/2u *"_ivl_74", 31 0, L_0000018d5cbc6b20;  1 drivers
v0000018d5cbc4e90_0 .net *"_ivl_77", 25 0, L_0000018d5cc10700;  1 drivers
v0000018d5cbc59d0_0 .net *"_ivl_78", 57 0, L_0000018d5cc0fd00;  1 drivers
v0000018d5cbc5c50_0 .net *"_ivl_8", 0 0, L_0000018d5cbc18a0;  1 drivers
v0000018d5cbc43f0_0 .net *"_ivl_80", 57 0, L_0000018d5cc0ec20;  1 drivers
L_0000018d5cbc6b68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018d5cbc4fd0_0 .net/2u *"_ivl_84", 31 0, L_0000018d5cbc6b68;  1 drivers
L_0000018d5cbc6bb0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018d5cbc4170_0 .net/2u *"_ivl_88", 5 0, L_0000018d5cbc6bb0;  1 drivers
v0000018d5cbc4b70_0 .net *"_ivl_90", 0 0, L_0000018d5cc10480;  1 drivers
L_0000018d5cbc6bf8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018d5cbc5ed0_0 .net/2u *"_ivl_92", 5 0, L_0000018d5cbc6bf8;  1 drivers
v0000018d5cbc4030_0 .net *"_ivl_94", 0 0, L_0000018d5cc0e860;  1 drivers
v0000018d5cbc5430_0 .net *"_ivl_97", 0 0, L_0000018d5cbc1670;  1 drivers
v0000018d5cbc47b0_0 .net *"_ivl_98", 47 0, L_0000018d5cc0ff80;  1 drivers
v0000018d5cbc4850_0 .net "adderResult", 31 0, L_0000018d5cc105c0;  1 drivers
v0000018d5cbc40d0_0 .net "address", 31 0, L_0000018d5cc0f9e0;  1 drivers
v0000018d5cbc5cf0_0 .net "clk", 0 0, L_0000018d5cbc1a60;  alias, 1 drivers
v0000018d5cbc4670_0 .var "cycles_consumed", 31 0;
v0000018d5cbc5bb0_0 .net "extImm", 31 0, L_0000018d5cc0f300;  1 drivers
v0000018d5cbc5110_0 .net "funct", 5 0, L_0000018d5cc0f440;  1 drivers
v0000018d5cbc5070_0 .net "hlt", 0 0, v0000018d5cb59460_0;  1 drivers
v0000018d5cbc4710_0 .net "imm", 15 0, L_0000018d5cc0fe40;  1 drivers
v0000018d5cbc5390_0 .net "immediate", 31 0, L_0000018d5cc25970;  1 drivers
v0000018d5cbc51b0_0 .net "input_clk", 0 0, v0000018d5cbc5d90_0;  1 drivers
v0000018d5cbc4a30_0 .net "instruction", 31 0, L_0000018d5cc0ecc0;  1 drivers
v0000018d5cbc45d0_0 .net "memoryReadData", 31 0, v0000018d5cb8a860_0;  1 drivers
v0000018d5cbc48f0_0 .net "nextPC", 31 0, L_0000018d5cc0f1c0;  1 drivers
v0000018d5cbc4530_0 .net "opcode", 5 0, L_0000018d5cbc5570;  1 drivers
v0000018d5cbc4d50_0 .net "rd", 4 0, L_0000018d5cbc5a70;  1 drivers
v0000018d5cbc56b0_0 .net "readData1", 31 0, L_0000018d5cbc12f0;  1 drivers
v0000018d5cbc4cb0_0 .net "readData1_w", 31 0, L_0000018d5cc251f0;  1 drivers
v0000018d5cbc5750_0 .net "readData2", 31 0, L_0000018d5cbc0db0;  1 drivers
v0000018d5cbc4990_0 .net "rs", 4 0, L_0000018d5cbc42b0;  1 drivers
v0000018d5cbc4ad0_0 .net "rst", 0 0, v0000018d5cbc4f30_0;  1 drivers
v0000018d5cbc54d0_0 .net "rt", 4 0, L_0000018d5cc0e900;  1 drivers
v0000018d5cbc5250_0 .net "shamt", 31 0, L_0000018d5cc0ed60;  1 drivers
v0000018d5cbc4210_0 .net "wire_instruction", 31 0, L_0000018d5cbc1280;  1 drivers
v0000018d5cbc4c10_0 .net "writeData", 31 0, L_0000018d5cc26230;  1 drivers
v0000018d5cbc5b10_0 .net "zero", 0 0, L_0000018d5cc24f70;  1 drivers
L_0000018d5cbc4350 .part L_0000018d5cc0ecc0, 26, 6;
L_0000018d5cbc5570 .functor MUXZ 6, L_0000018d5cbc4350, L_0000018d5cbc6808, L_0000018d5cbc1b40, C4<>;
L_0000018d5cbc57f0 .cmp/eq 6, L_0000018d5cbc5570, L_0000018d5cbc6898;
L_0000018d5cbc5890 .part L_0000018d5cc0ecc0, 11, 5;
L_0000018d5cbc5930 .functor MUXZ 5, L_0000018d5cbc5890, L_0000018d5cbc68e0, L_0000018d5cbc57f0, C4<>;
L_0000018d5cbc5a70 .functor MUXZ 5, L_0000018d5cbc5930, L_0000018d5cbc6850, L_0000018d5cbc18a0, C4<>;
L_0000018d5cbc5e30 .part L_0000018d5cc0ecc0, 21, 5;
L_0000018d5cbc42b0 .functor MUXZ 5, L_0000018d5cbc5e30, L_0000018d5cbc6928, L_0000018d5cbc0d40, C4<>;
L_0000018d5cbc4490 .part L_0000018d5cc0ecc0, 16, 5;
L_0000018d5cc0e900 .functor MUXZ 5, L_0000018d5cbc4490, L_0000018d5cbc6970, L_0000018d5cbc1210, C4<>;
L_0000018d5cc10520 .part L_0000018d5cc0ecc0, 0, 16;
L_0000018d5cc0fe40 .functor MUXZ 16, L_0000018d5cc10520, L_0000018d5cbc69b8, L_0000018d5cbc1750, C4<>;
L_0000018d5cc10160 .part L_0000018d5cc0ecc0, 6, 5;
L_0000018d5cc103e0 .concat [ 5 32 0 0], L_0000018d5cc10160, L_0000018d5cbc6a48;
L_0000018d5cc0ea40 .functor MUXZ 37, L_0000018d5cc103e0, L_0000018d5cbc6a00, L_0000018d5cbc17c0, C4<>;
L_0000018d5cc0ed60 .part L_0000018d5cc0ea40, 0, 32;
L_0000018d5cc0f940 .part L_0000018d5cc0ecc0, 0, 6;
L_0000018d5cc0f440 .functor MUXZ 6, L_0000018d5cc0f940, L_0000018d5cbc6a90, L_0000018d5cbc1360, C4<>;
L_0000018d5cc10700 .part L_0000018d5cc0ecc0, 0, 26;
L_0000018d5cc0fd00 .concat [ 26 32 0 0], L_0000018d5cc10700, L_0000018d5cbc6b20;
L_0000018d5cc0ec20 .functor MUXZ 58, L_0000018d5cc0fd00, L_0000018d5cbc6ad8, L_0000018d5cbc1600, C4<>;
L_0000018d5cc0f9e0 .part L_0000018d5cc0ec20, 0, 32;
L_0000018d5cc10660 .arith/sum 32, v0000018d5cb8a900_0, L_0000018d5cbc6b68;
L_0000018d5cc10480 .cmp/eq 6, L_0000018d5cbc5570, L_0000018d5cbc6bb0;
L_0000018d5cc0e860 .cmp/eq 6, L_0000018d5cbc5570, L_0000018d5cbc6bf8;
L_0000018d5cc0ff80 .concat [ 32 16 0 0], L_0000018d5cc0f9e0, L_0000018d5cbc6c40;
L_0000018d5cc0ee00 .concat [ 6 26 0 0], L_0000018d5cbc5570, L_0000018d5cbc6c88;
L_0000018d5cc0eae0 .cmp/eq 32, L_0000018d5cc0ee00, L_0000018d5cbc6cd0;
L_0000018d5cc10200 .cmp/eq 6, L_0000018d5cc0f440, L_0000018d5cbc6d18;
L_0000018d5cc0eea0 .concat [ 32 16 0 0], L_0000018d5cbc12f0, L_0000018d5cbc6d60;
L_0000018d5cc0fda0 .concat [ 32 16 0 0], v0000018d5cb8a900_0, L_0000018d5cbc6da8;
L_0000018d5cc0e9a0 .part L_0000018d5cc0fe40, 15, 1;
LS_0000018d5cc10340_0_0 .concat [ 1 1 1 1], L_0000018d5cc0e9a0, L_0000018d5cc0e9a0, L_0000018d5cc0e9a0, L_0000018d5cc0e9a0;
LS_0000018d5cc10340_0_4 .concat [ 1 1 1 1], L_0000018d5cc0e9a0, L_0000018d5cc0e9a0, L_0000018d5cc0e9a0, L_0000018d5cc0e9a0;
LS_0000018d5cc10340_0_8 .concat [ 1 1 1 1], L_0000018d5cc0e9a0, L_0000018d5cc0e9a0, L_0000018d5cc0e9a0, L_0000018d5cc0e9a0;
LS_0000018d5cc10340_0_12 .concat [ 1 1 1 1], L_0000018d5cc0e9a0, L_0000018d5cc0e9a0, L_0000018d5cc0e9a0, L_0000018d5cc0e9a0;
LS_0000018d5cc10340_0_16 .concat [ 1 1 1 1], L_0000018d5cc0e9a0, L_0000018d5cc0e9a0, L_0000018d5cc0e9a0, L_0000018d5cc0e9a0;
LS_0000018d5cc10340_0_20 .concat [ 1 1 1 1], L_0000018d5cc0e9a0, L_0000018d5cc0e9a0, L_0000018d5cc0e9a0, L_0000018d5cc0e9a0;
LS_0000018d5cc10340_0_24 .concat [ 1 1 1 1], L_0000018d5cc0e9a0, L_0000018d5cc0e9a0, L_0000018d5cc0e9a0, L_0000018d5cc0e9a0;
LS_0000018d5cc10340_0_28 .concat [ 1 1 1 1], L_0000018d5cc0e9a0, L_0000018d5cc0e9a0, L_0000018d5cc0e9a0, L_0000018d5cc0e9a0;
LS_0000018d5cc10340_1_0 .concat [ 4 4 4 4], LS_0000018d5cc10340_0_0, LS_0000018d5cc10340_0_4, LS_0000018d5cc10340_0_8, LS_0000018d5cc10340_0_12;
LS_0000018d5cc10340_1_4 .concat [ 4 4 4 4], LS_0000018d5cc10340_0_16, LS_0000018d5cc10340_0_20, LS_0000018d5cc10340_0_24, LS_0000018d5cc10340_0_28;
L_0000018d5cc10340 .concat [ 16 16 0 0], LS_0000018d5cc10340_1_0, LS_0000018d5cc10340_1_4;
L_0000018d5cc102a0 .concat [ 16 32 0 0], L_0000018d5cc0fe40, L_0000018d5cc10340;
L_0000018d5cc0f4e0 .arith/sum 48, L_0000018d5cc0fda0, L_0000018d5cc102a0;
L_0000018d5cc0fa80 .functor MUXZ 48, L_0000018d5cc0f4e0, L_0000018d5cc0eea0, L_0000018d5cbc11a0, C4<>;
L_0000018d5cc0f580 .functor MUXZ 48, L_0000018d5cc0fa80, L_0000018d5cc0ff80, L_0000018d5cbc1670, C4<>;
L_0000018d5cc105c0 .part L_0000018d5cc0f580, 0, 32;
L_0000018d5cc0f1c0 .functor MUXZ 32, L_0000018d5cc10660, L_0000018d5cc105c0, v0000018d5cb89be0_0, C4<>;
L_0000018d5cc0ecc0 .functor MUXZ 32, L_0000018d5cbc1280, L_0000018d5cbc6e38, L_0000018d5cbc1520, C4<>;
L_0000018d5cc0fc60 .cmp/eq 6, L_0000018d5cbc5570, L_0000018d5cbc6f10;
L_0000018d5cc0f080 .cmp/eq 6, L_0000018d5cbc5570, L_0000018d5cbc6f58;
L_0000018d5cc0f760 .cmp/eq 6, L_0000018d5cbc5570, L_0000018d5cbc6fa0;
L_0000018d5cc100c0 .concat [ 16 16 0 0], L_0000018d5cc0fe40, L_0000018d5cbc6fe8;
L_0000018d5cc0fee0 .part L_0000018d5cc0fe40, 15, 1;
LS_0000018d5cc0f120_0_0 .concat [ 1 1 1 1], L_0000018d5cc0fee0, L_0000018d5cc0fee0, L_0000018d5cc0fee0, L_0000018d5cc0fee0;
LS_0000018d5cc0f120_0_4 .concat [ 1 1 1 1], L_0000018d5cc0fee0, L_0000018d5cc0fee0, L_0000018d5cc0fee0, L_0000018d5cc0fee0;
LS_0000018d5cc0f120_0_8 .concat [ 1 1 1 1], L_0000018d5cc0fee0, L_0000018d5cc0fee0, L_0000018d5cc0fee0, L_0000018d5cc0fee0;
LS_0000018d5cc0f120_0_12 .concat [ 1 1 1 1], L_0000018d5cc0fee0, L_0000018d5cc0fee0, L_0000018d5cc0fee0, L_0000018d5cc0fee0;
L_0000018d5cc0f120 .concat [ 4 4 4 4], LS_0000018d5cc0f120_0_0, LS_0000018d5cc0f120_0_4, LS_0000018d5cc0f120_0_8, LS_0000018d5cc0f120_0_12;
L_0000018d5cc0f260 .concat [ 16 16 0 0], L_0000018d5cc0fe40, L_0000018d5cc0f120;
L_0000018d5cc0f300 .functor MUXZ 32, L_0000018d5cc0f260, L_0000018d5cc100c0, L_0000018d5cbc13d0, C4<>;
L_0000018d5cc0f3a0 .concat [ 6 26 0 0], L_0000018d5cbc5570, L_0000018d5cbc7030;
L_0000018d5cc0f620 .cmp/eq 32, L_0000018d5cc0f3a0, L_0000018d5cbc7078;
L_0000018d5cc0f6c0 .cmp/eq 6, L_0000018d5cc0f440, L_0000018d5cbc70c0;
L_0000018d5cc25010 .cmp/eq 6, L_0000018d5cc0f440, L_0000018d5cbc7108;
L_0000018d5cc25650 .cmp/eq 6, L_0000018d5cbc5570, L_0000018d5cbc7150;
L_0000018d5cc26410 .functor MUXZ 32, L_0000018d5cc0f300, L_0000018d5cbc7198, L_0000018d5cc25650, C4<>;
L_0000018d5cc25970 .functor MUXZ 32, L_0000018d5cc26410, L_0000018d5cc0ed60, L_0000018d5cbc1440, C4<>;
L_0000018d5cc260f0 .concat [ 6 26 0 0], L_0000018d5cbc5570, L_0000018d5cbc71e0;
L_0000018d5cc25dd0 .cmp/eq 32, L_0000018d5cc260f0, L_0000018d5cbc7228;
L_0000018d5cc262d0 .cmp/eq 6, L_0000018d5cc0f440, L_0000018d5cbc7270;
L_0000018d5cc25bf0 .cmp/eq 6, L_0000018d5cc0f440, L_0000018d5cbc72b8;
L_0000018d5cc256f0 .cmp/eq 6, L_0000018d5cbc5570, L_0000018d5cbc7300;
L_0000018d5cc25b50 .functor MUXZ 32, L_0000018d5cbc12f0, v0000018d5cb8a900_0, L_0000018d5cc256f0, C4<>;
L_0000018d5cc251f0 .functor MUXZ 32, L_0000018d5cc25b50, L_0000018d5cbc0db0, L_0000018d5cbc16e0, C4<>;
S_0000018d5cb50680 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000018d5cb504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000018d5cb46d40 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000018d5cbc1980 .functor NOT 1, v0000018d5cb59140_0, C4<0>, C4<0>, C4<0>;
v0000018d5cb59320_0 .net *"_ivl_0", 0 0, L_0000018d5cbc1980;  1 drivers
v0000018d5cb593c0_0 .net "in1", 31 0, L_0000018d5cbc0db0;  alias, 1 drivers
v0000018d5cb58d80_0 .net "in2", 31 0, L_0000018d5cc25970;  alias, 1 drivers
v0000018d5cb58e20_0 .net "out", 31 0, L_0000018d5cc249d0;  alias, 1 drivers
v0000018d5cb584c0_0 .net "s", 0 0, v0000018d5cb59140_0;  alias, 1 drivers
L_0000018d5cc249d0 .functor MUXZ 32, L_0000018d5cc25970, L_0000018d5cbc0db0, L_0000018d5cbc1980, C4<>;
S_0000018d5caf4450 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000018d5cb504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000018d5cbc0090 .param/l "RType" 0 4 2, C4<000000>;
P_0000018d5cbc00c8 .param/l "add" 0 4 5, C4<100000>;
P_0000018d5cbc0100 .param/l "addi" 0 4 8, C4<001000>;
P_0000018d5cbc0138 .param/l "addu" 0 4 5, C4<100001>;
P_0000018d5cbc0170 .param/l "and_" 0 4 5, C4<100100>;
P_0000018d5cbc01a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000018d5cbc01e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000018d5cbc0218 .param/l "bne" 0 4 10, C4<000101>;
P_0000018d5cbc0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018d5cbc0288 .param/l "j" 0 4 12, C4<000010>;
P_0000018d5cbc02c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000018d5cbc02f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000018d5cbc0330 .param/l "lw" 0 4 8, C4<100011>;
P_0000018d5cbc0368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018d5cbc03a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000018d5cbc03d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000018d5cbc0410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018d5cbc0448 .param/l "sll" 0 4 6, C4<000000>;
P_0000018d5cbc0480 .param/l "slt" 0 4 5, C4<101010>;
P_0000018d5cbc04b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000018d5cbc04f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000018d5cbc0528 .param/l "sub" 0 4 5, C4<100010>;
P_0000018d5cbc0560 .param/l "subu" 0 4 5, C4<100011>;
P_0000018d5cbc0598 .param/l "sw" 0 4 8, C4<101011>;
P_0000018d5cbc05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018d5cbc0608 .param/l "xori" 0 4 8, C4<001110>;
v0000018d5cb590a0_0 .var "ALUOp", 3 0;
v0000018d5cb59140_0 .var "ALUSrc", 0 0;
v0000018d5cb57b60_0 .var "MemReadEn", 0 0;
v0000018d5cb58ce0_0 .var "MemWriteEn", 0 0;
v0000018d5cb57d40_0 .var "MemtoReg", 0 0;
v0000018d5cb58420_0 .var "RegDst", 0 0;
v0000018d5cb58060_0 .var "RegWriteEn", 0 0;
v0000018d5cb58560_0 .net "funct", 5 0, L_0000018d5cc0f440;  alias, 1 drivers
v0000018d5cb59460_0 .var "hlt", 0 0;
v0000018d5cb578e0_0 .net "opcode", 5 0, L_0000018d5cbc5570;  alias, 1 drivers
v0000018d5cb58b00_0 .net "rst", 0 0, v0000018d5cbc4f30_0;  alias, 1 drivers
E_0000018d5cb473c0 .event anyedge, v0000018d5cb58b00_0, v0000018d5cb578e0_0, v0000018d5cb58560_0;
S_0000018d5caf46a0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000018d5cb504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000018d5cb47500 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000018d5cbc1280 .functor BUFZ 32, L_0000018d5cc0eb80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018d5cb59500_0 .net "Data_Out", 31 0, L_0000018d5cbc1280;  alias, 1 drivers
v0000018d5cb58880 .array "InstMem", 0 1023, 31 0;
v0000018d5cb58920_0 .net *"_ivl_0", 31 0, L_0000018d5cc0eb80;  1 drivers
v0000018d5cb58ba0_0 .net *"_ivl_3", 9 0, L_0000018d5cc10020;  1 drivers
v0000018d5cb57c00_0 .net *"_ivl_4", 11 0, L_0000018d5cc0f8a0;  1 drivers
L_0000018d5cbc6df0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018d5cb57ca0_0 .net *"_ivl_7", 1 0, L_0000018d5cbc6df0;  1 drivers
v0000018d5cb57de0_0 .net "addr", 31 0, v0000018d5cb8a900_0;  alias, 1 drivers
v0000018d5cb595a0_0 .var/i "i", 31 0;
L_0000018d5cc0eb80 .array/port v0000018d5cb58880, L_0000018d5cc0f8a0;
L_0000018d5cc10020 .part v0000018d5cb8a900_0, 0, 10;
L_0000018d5cc0f8a0 .concat [ 10 2 0 0], L_0000018d5cc10020, L_0000018d5cbc6df0;
S_0000018d5ca169c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000018d5cb504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000018d5cbc12f0 .functor BUFZ 32, L_0000018d5cc0fb20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018d5cbc0db0 .functor BUFZ 32, L_0000018d5cc0fbc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018d5cb57e80_0 .net *"_ivl_0", 31 0, L_0000018d5cc0fb20;  1 drivers
v0000018d5cb57fc0_0 .net *"_ivl_10", 6 0, L_0000018d5cc0efe0;  1 drivers
L_0000018d5cbc6ec8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018d5cb33750_0 .net *"_ivl_13", 1 0, L_0000018d5cbc6ec8;  1 drivers
v0000018d5cb33bb0_0 .net *"_ivl_2", 6 0, L_0000018d5cc0ef40;  1 drivers
L_0000018d5cbc6e80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018d5cb893c0_0 .net *"_ivl_5", 1 0, L_0000018d5cbc6e80;  1 drivers
v0000018d5cb89460_0 .net *"_ivl_8", 31 0, L_0000018d5cc0fbc0;  1 drivers
v0000018d5cb8ab80_0 .net "clk", 0 0, L_0000018d5cbc1a60;  alias, 1 drivers
v0000018d5cb89f00_0 .var/i "i", 31 0;
v0000018d5cb89fa0_0 .net "readData1", 31 0, L_0000018d5cbc12f0;  alias, 1 drivers
v0000018d5cb89b40_0 .net "readData2", 31 0, L_0000018d5cbc0db0;  alias, 1 drivers
v0000018d5cb8a720_0 .net "readRegister1", 4 0, L_0000018d5cbc42b0;  alias, 1 drivers
v0000018d5cb8a220_0 .net "readRegister2", 4 0, L_0000018d5cc0e900;  alias, 1 drivers
v0000018d5cb8a540 .array "registers", 31 0, 31 0;
v0000018d5cb8a9a0_0 .net "rst", 0 0, v0000018d5cbc4f30_0;  alias, 1 drivers
v0000018d5cb8aae0_0 .net "we", 0 0, v0000018d5cb58060_0;  alias, 1 drivers
v0000018d5cb8a0e0_0 .net "writeData", 31 0, L_0000018d5cc26230;  alias, 1 drivers
v0000018d5cb8ae00_0 .net "writeRegister", 4 0, L_0000018d5cc0f800;  alias, 1 drivers
E_0000018d5cb47980/0 .event negedge, v0000018d5cb58b00_0;
E_0000018d5cb47980/1 .event posedge, v0000018d5cb8ab80_0;
E_0000018d5cb47980 .event/or E_0000018d5cb47980/0, E_0000018d5cb47980/1;
L_0000018d5cc0fb20 .array/port v0000018d5cb8a540, L_0000018d5cc0ef40;
L_0000018d5cc0ef40 .concat [ 5 2 0 0], L_0000018d5cbc42b0, L_0000018d5cbc6e80;
L_0000018d5cc0fbc0 .array/port v0000018d5cb8a540, L_0000018d5cc0efe0;
L_0000018d5cc0efe0 .concat [ 5 2 0 0], L_0000018d5cc0e900, L_0000018d5cbc6ec8;
S_0000018d5ca16b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000018d5ca169c0;
 .timescale 0 0;
v0000018d5cb57a20_0 .var/i "i", 31 0;
S_0000018d5caf1af0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000018d5cb504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000018d5cb49880 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000018d5cbc10c0 .functor NOT 1, v0000018d5cb58420_0, C4<0>, C4<0>, C4<0>;
v0000018d5cb8a040_0 .net *"_ivl_0", 0 0, L_0000018d5cbc10c0;  1 drivers
v0000018d5cb89d20_0 .net "in1", 4 0, L_0000018d5cc0e900;  alias, 1 drivers
v0000018d5cb89500_0 .net "in2", 4 0, L_0000018d5cbc5a70;  alias, 1 drivers
v0000018d5cb8a2c0_0 .net "out", 4 0, L_0000018d5cc0f800;  alias, 1 drivers
v0000018d5cb8a5e0_0 .net "s", 0 0, v0000018d5cb58420_0;  alias, 1 drivers
L_0000018d5cc0f800 .functor MUXZ 5, L_0000018d5cbc5a70, L_0000018d5cc0e900, L_0000018d5cbc10c0, C4<>;
S_0000018d5caf1c80 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000018d5cb504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000018d5cb48d40 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000018d5cbc1830 .functor NOT 1, v0000018d5cb57d40_0, C4<0>, C4<0>, C4<0>;
v0000018d5cb89c80_0 .net *"_ivl_0", 0 0, L_0000018d5cbc1830;  1 drivers
v0000018d5cb89140_0 .net "in1", 31 0, v0000018d5cb88f60_0;  alias, 1 drivers
v0000018d5cb8a180_0 .net "in2", 31 0, v0000018d5cb8a860_0;  alias, 1 drivers
v0000018d5cb8ac20_0 .net "out", 31 0, L_0000018d5cc26230;  alias, 1 drivers
v0000018d5cb89aa0_0 .net "s", 0 0, v0000018d5cb57d40_0;  alias, 1 drivers
L_0000018d5cc26230 .functor MUXZ 32, v0000018d5cb8a860_0, v0000018d5cb88f60_0, L_0000018d5cbc1830, C4<>;
S_0000018d5caddd70 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000018d5cb504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000018d5caddf00 .param/l "ADD" 0 9 12, C4<0000>;
P_0000018d5caddf38 .param/l "AND" 0 9 12, C4<0010>;
P_0000018d5caddf70 .param/l "NOR" 0 9 12, C4<0101>;
P_0000018d5caddfa8 .param/l "OR" 0 9 12, C4<0011>;
P_0000018d5caddfe0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000018d5cade018 .param/l "SLL" 0 9 12, C4<1000>;
P_0000018d5cade050 .param/l "SLT" 0 9 12, C4<0110>;
P_0000018d5cade088 .param/l "SRL" 0 9 12, C4<1001>;
P_0000018d5cade0c0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000018d5cade0f8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000018d5cade130 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000018d5cade168 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000018d5cbc7348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d5cb89960_0 .net/2u *"_ivl_0", 31 0, L_0000018d5cbc7348;  1 drivers
v0000018d5cb89280_0 .net "opSel", 3 0, v0000018d5cb590a0_0;  alias, 1 drivers
v0000018d5cb8ad60_0 .net "operand1", 31 0, L_0000018d5cc251f0;  alias, 1 drivers
v0000018d5cb8a360_0 .net "operand2", 31 0, L_0000018d5cc249d0;  alias, 1 drivers
v0000018d5cb88f60_0 .var "result", 31 0;
v0000018d5cb89000_0 .net "zero", 0 0, L_0000018d5cc24f70;  alias, 1 drivers
E_0000018d5cb48e00 .event anyedge, v0000018d5cb590a0_0, v0000018d5cb8ad60_0, v0000018d5cb58e20_0;
L_0000018d5cc24f70 .cmp/eq 32, v0000018d5cb88f60_0, L_0000018d5cbc7348;
S_0000018d5cb24950 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000018d5cb504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000018d5cbc0650 .param/l "RType" 0 4 2, C4<000000>;
P_0000018d5cbc0688 .param/l "add" 0 4 5, C4<100000>;
P_0000018d5cbc06c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000018d5cbc06f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000018d5cbc0730 .param/l "and_" 0 4 5, C4<100100>;
P_0000018d5cbc0768 .param/l "andi" 0 4 8, C4<001100>;
P_0000018d5cbc07a0 .param/l "beq" 0 4 10, C4<000100>;
P_0000018d5cbc07d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000018d5cbc0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018d5cbc0848 .param/l "j" 0 4 12, C4<000010>;
P_0000018d5cbc0880 .param/l "jal" 0 4 12, C4<000011>;
P_0000018d5cbc08b8 .param/l "jr" 0 4 6, C4<001000>;
P_0000018d5cbc08f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000018d5cbc0928 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018d5cbc0960 .param/l "or_" 0 4 5, C4<100101>;
P_0000018d5cbc0998 .param/l "ori" 0 4 8, C4<001101>;
P_0000018d5cbc09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018d5cbc0a08 .param/l "sll" 0 4 6, C4<000000>;
P_0000018d5cbc0a40 .param/l "slt" 0 4 5, C4<101010>;
P_0000018d5cbc0a78 .param/l "slti" 0 4 8, C4<101010>;
P_0000018d5cbc0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_0000018d5cbc0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_0000018d5cbc0b20 .param/l "subu" 0 4 5, C4<100011>;
P_0000018d5cbc0b58 .param/l "sw" 0 4 8, C4<101011>;
P_0000018d5cbc0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018d5cbc0bc8 .param/l "xori" 0 4 8, C4<001110>;
v0000018d5cb89be0_0 .var "PCsrc", 0 0;
v0000018d5cb8a7c0_0 .net "funct", 5 0, L_0000018d5cc0f440;  alias, 1 drivers
v0000018d5cb89dc0_0 .net "opcode", 5 0, L_0000018d5cbc5570;  alias, 1 drivers
v0000018d5cb8a400_0 .net "operand1", 31 0, L_0000018d5cbc12f0;  alias, 1 drivers
v0000018d5cb890a0_0 .net "operand2", 31 0, L_0000018d5cc249d0;  alias, 1 drivers
v0000018d5cb8acc0_0 .net "rst", 0 0, v0000018d5cbc4f30_0;  alias, 1 drivers
E_0000018d5cb49940/0 .event anyedge, v0000018d5cb58b00_0, v0000018d5cb578e0_0, v0000018d5cb89fa0_0, v0000018d5cb58e20_0;
E_0000018d5cb49940/1 .event anyedge, v0000018d5cb58560_0;
E_0000018d5cb49940 .event/or E_0000018d5cb49940/0, E_0000018d5cb49940/1;
S_0000018d5cb24ae0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000018d5cb504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000018d5cb891e0 .array "DataMem", 0 1023, 31 0;
v0000018d5cb89a00_0 .net "address", 31 0, v0000018d5cb88f60_0;  alias, 1 drivers
v0000018d5cb89320_0 .net "clock", 0 0, L_0000018d5cbc1910;  1 drivers
v0000018d5cb895a0_0 .net "data", 31 0, L_0000018d5cbc0db0;  alias, 1 drivers
v0000018d5cb8a680_0 .var/i "i", 31 0;
v0000018d5cb8a860_0 .var "q", 31 0;
v0000018d5cb8a4a0_0 .net "rden", 0 0, v0000018d5cb57b60_0;  alias, 1 drivers
v0000018d5cb89e60_0 .net "wren", 0 0, v0000018d5cb58ce0_0;  alias, 1 drivers
E_0000018d5cb49a00 .event posedge, v0000018d5cb89320_0;
S_0000018d5cbc1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000018d5cb504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000018d5cb49600 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000018d5cb89640_0 .net "PCin", 31 0, L_0000018d5cc0f1c0;  alias, 1 drivers
v0000018d5cb8a900_0 .var "PCout", 31 0;
v0000018d5cb8aa40_0 .net "clk", 0 0, L_0000018d5cbc1a60;  alias, 1 drivers
v0000018d5cb896e0_0 .net "rst", 0 0, v0000018d5cbc4f30_0;  alias, 1 drivers
    .scope S_0000018d5cb24950;
T_0 ;
    %wait E_0000018d5cb49940;
    %load/vec4 v0000018d5cb8acc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018d5cb89be0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018d5cb89dc0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000018d5cb8a400_0;
    %load/vec4 v0000018d5cb890a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000018d5cb89dc0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000018d5cb8a400_0;
    %load/vec4 v0000018d5cb890a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000018d5cb89dc0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000018d5cb89dc0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000018d5cb89dc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000018d5cb8a7c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000018d5cb89be0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000018d5cbc1c20;
T_1 ;
    %wait E_0000018d5cb47980;
    %load/vec4 v0000018d5cb896e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000018d5cb8a900_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018d5cb89640_0;
    %assign/vec4 v0000018d5cb8a900_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018d5caf46a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018d5cb595a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000018d5cb595a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018d5cb595a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %load/vec4 v0000018d5cb595a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018d5cb595a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb58880, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000018d5caf4450;
T_3 ;
    %wait E_0000018d5cb473c0;
    %load/vec4 v0000018d5cb58b00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000018d5cb59460_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000018d5cb590a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018d5cb59140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018d5cb58060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018d5cb58ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018d5cb57d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018d5cb57b60_0, 0;
    %assign/vec4 v0000018d5cb58420_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000018d5cb59460_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000018d5cb590a0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000018d5cb59140_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018d5cb58060_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018d5cb58ce0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018d5cb57d40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018d5cb57b60_0, 0, 1;
    %store/vec4 v0000018d5cb58420_0, 0, 1;
    %load/vec4 v0000018d5cb578e0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d5cb59460_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d5cb58420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d5cb58060_0, 0;
    %load/vec4 v0000018d5cb58560_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018d5cb590a0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018d5cb590a0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018d5cb590a0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018d5cb590a0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000018d5cb590a0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000018d5cb590a0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000018d5cb590a0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000018d5cb590a0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000018d5cb590a0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000018d5cb590a0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d5cb59140_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000018d5cb590a0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d5cb59140_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000018d5cb590a0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018d5cb590a0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d5cb58060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d5cb58420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d5cb59140_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d5cb58060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018d5cb58420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d5cb59140_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000018d5cb590a0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d5cb58060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d5cb59140_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000018d5cb590a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d5cb58060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d5cb59140_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000018d5cb590a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d5cb58060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d5cb59140_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000018d5cb590a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d5cb58060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d5cb59140_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d5cb57b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d5cb58060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d5cb59140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d5cb57d40_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d5cb58ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d5cb59140_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018d5cb590a0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018d5cb590a0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000018d5ca169c0;
T_4 ;
    %wait E_0000018d5cb47980;
    %fork t_1, S_0000018d5ca16b50;
    %jmp t_0;
    .scope S_0000018d5ca16b50;
t_1 ;
    %load/vec4 v0000018d5cb8a9a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018d5cb57a20_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000018d5cb57a20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018d5cb57a20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb8a540, 0, 4;
    %load/vec4 v0000018d5cb57a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018d5cb57a20_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000018d5cb8aae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000018d5cb8a0e0_0;
    %load/vec4 v0000018d5cb8ae00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb8a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb8a540, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000018d5ca169c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000018d5ca169c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018d5cb89f00_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000018d5cb89f00_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000018d5cb89f00_0;
    %ix/getv/s 4, v0000018d5cb89f00_0;
    %load/vec4a v0000018d5cb8a540, 4;
    %ix/getv/s 4, v0000018d5cb89f00_0;
    %load/vec4a v0000018d5cb8a540, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000018d5cb89f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018d5cb89f00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000018d5caddd70;
T_6 ;
    %wait E_0000018d5cb48e00;
    %load/vec4 v0000018d5cb89280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000018d5cb88f60_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000018d5cb8ad60_0;
    %load/vec4 v0000018d5cb8a360_0;
    %add;
    %assign/vec4 v0000018d5cb88f60_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000018d5cb8ad60_0;
    %load/vec4 v0000018d5cb8a360_0;
    %sub;
    %assign/vec4 v0000018d5cb88f60_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000018d5cb8ad60_0;
    %load/vec4 v0000018d5cb8a360_0;
    %and;
    %assign/vec4 v0000018d5cb88f60_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000018d5cb8ad60_0;
    %load/vec4 v0000018d5cb8a360_0;
    %or;
    %assign/vec4 v0000018d5cb88f60_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000018d5cb8ad60_0;
    %load/vec4 v0000018d5cb8a360_0;
    %xor;
    %assign/vec4 v0000018d5cb88f60_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000018d5cb8ad60_0;
    %load/vec4 v0000018d5cb8a360_0;
    %or;
    %inv;
    %assign/vec4 v0000018d5cb88f60_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000018d5cb8ad60_0;
    %load/vec4 v0000018d5cb8a360_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000018d5cb88f60_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000018d5cb8a360_0;
    %load/vec4 v0000018d5cb8ad60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000018d5cb88f60_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000018d5cb8ad60_0;
    %ix/getv 4, v0000018d5cb8a360_0;
    %shiftl 4;
    %assign/vec4 v0000018d5cb88f60_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000018d5cb8ad60_0;
    %ix/getv 4, v0000018d5cb8a360_0;
    %shiftr 4;
    %assign/vec4 v0000018d5cb88f60_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000018d5cb24ae0;
T_7 ;
    %wait E_0000018d5cb49a00;
    %load/vec4 v0000018d5cb8a4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000018d5cb89a00_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018d5cb891e0, 4;
    %assign/vec4 v0000018d5cb8a860_0, 0;
T_7.0 ;
    %load/vec4 v0000018d5cb89e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000018d5cb895a0_0;
    %ix/getv 3, v0000018d5cb89a00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb891e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000018d5cb24ae0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018d5cb8a680_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000018d5cb8a680_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018d5cb8a680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb891e0, 0, 4;
    %load/vec4 v0000018d5cb8a680_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018d5cb8a680_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb891e0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb891e0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb891e0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb891e0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb891e0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb891e0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb891e0, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb891e0, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb891e0, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb891e0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb891e0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d5cb891e0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000018d5cb24ae0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018d5cb8a680_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000018d5cb8a680_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000018d5cb8a680_0;
    %load/vec4a v0000018d5cb891e0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000018d5cb8a680_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000018d5cb8a680_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018d5cb8a680_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000018d5cb504f0;
T_10 ;
    %wait E_0000018d5cb47980;
    %load/vec4 v0000018d5cbc4ad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018d5cbc4670_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000018d5cbc4670_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000018d5cbc4670_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000018d5cb501d0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018d5cbc5d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018d5cbc4f30_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000018d5cb501d0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000018d5cbc5d90_0;
    %inv;
    %assign/vec4 v0000018d5cbc5d90_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000018d5cb501d0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018d5cbc4f30_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018d5cbc4f30_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000018d5cbc5610_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
