// Seed: 450626493
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_4;
  type_6(
      id_3[1], id_1, 1 - id_2, 1'd0
  );
  always @(id_4 == 1) id_1 = 1'h0;
endmodule
