<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1018" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1018{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1018{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_1018{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1018{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1018{left:96px;bottom:1038px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t6_1018{left:96px;bottom:1017px;letter-spacing:0.11px;word-spacing:-0.58px;}
#t7_1018{left:96px;bottom:996px;letter-spacing:0.13px;}
#t8_1018{left:96px;bottom:956px;letter-spacing:0.14px;word-spacing:0.04px;}
#t9_1018{left:337px;bottom:956px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ta_1018{left:96px;bottom:934px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tb_1018{left:96px;bottom:913px;letter-spacing:0.13px;word-spacing:-0.62px;}
#tc_1018{left:96px;bottom:892px;letter-spacing:0.13px;word-spacing:-0.49px;}
#td_1018{left:96px;bottom:870px;letter-spacing:0.1px;word-spacing:-0.52px;}
#te_1018{left:96px;bottom:849px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tf_1018{left:96px;bottom:814px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tg_1018{left:242px;bottom:814px;letter-spacing:0.12px;word-spacing:-0.45px;}
#th_1018{left:96px;bottom:792px;letter-spacing:0.1px;word-spacing:-0.92px;}
#ti_1018{left:96px;bottom:771px;letter-spacing:0.11px;word-spacing:-0.59px;}
#tj_1018{left:96px;bottom:749px;letter-spacing:0.14px;word-spacing:-0.46px;}
#tk_1018{left:789px;bottom:749px;letter-spacing:0.14px;}
#tl_1018{left:96px;bottom:728px;letter-spacing:0.07px;word-spacing:-0.39px;}
#tm_1018{left:497px;bottom:728px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tn_1018{left:96px;bottom:707px;letter-spacing:0.09px;word-spacing:-0.46px;}
#to_1018{left:96px;bottom:672px;letter-spacing:0.09px;word-spacing:-0.53px;}
#tp_1018{left:96px;bottom:632px;letter-spacing:0.14px;}
#tq_1018{left:168px;bottom:632px;letter-spacing:0.14px;word-spacing:-0.23px;}
#tr_1018{left:96px;bottom:597px;letter-spacing:0.13px;word-spacing:-1.04px;}
#ts_1018{left:96px;bottom:575px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tt_1018{left:96px;bottom:554px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tu_1018{left:96px;bottom:532px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tv_1018{left:96px;bottom:511px;letter-spacing:0.11px;word-spacing:-0.47px;}
#tw_1018{left:96px;bottom:490px;letter-spacing:0.12px;word-spacing:-0.53px;}
#tx_1018{left:96px;bottom:455px;letter-spacing:0.1px;word-spacing:-0.61px;}
#ty_1018{left:96px;bottom:433px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tz_1018{left:96px;bottom:412px;letter-spacing:0.1px;word-spacing:-0.98px;}
#t10_1018{left:96px;bottom:390px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t11_1018{left:96px;bottom:369px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t12_1018{left:96px;bottom:348px;letter-spacing:0.1px;word-spacing:-0.55px;}
#t13_1018{left:96px;bottom:326px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t14_1018{left:96px;bottom:291px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t15_1018{left:96px;bottom:270px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t16_1018{left:96px;bottom:248px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t17_1018{left:96px;bottom:227px;letter-spacing:0.13px;word-spacing:-0.93px;}
#t18_1018{left:96px;bottom:205px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t19_1018{left:96px;bottom:184px;letter-spacing:0.12px;word-spacing:-0.91px;}
#t1a_1018{left:96px;bottom:163px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t1b_1018{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1018{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1018{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1018{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_1018{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_1018{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_1018{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_1018{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1018" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1018Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1018" style="-webkit-user-select: none;"><object width="935" height="1210" data="1018/1018.svg" type="image/svg+xml" id="pdf1018" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1018" class="t s1_1018">563 </span><span id="t2_1018" class="t s2_1018">Secure Virtual Machine </span>
<span id="t3_1018" class="t s1_1018">AMD64 Technology </span><span id="t4_1018" class="t s1_1018">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1018" class="t s3_1018">processing. System software sets up and initiates these interrupts by writing to control registers of the </span>
<span id="t6_1018" class="t s3_1018">local APIC. AVIC hardware reduces VMM overhead by providing hardware assist for many of these </span>
<span id="t7_1018" class="t s3_1018">operations. </span>
<span id="t8_1018" class="t s4_1018">Inter-processor Interrupts. </span><span id="t9_1018" class="t s3_1018">Inter-processor interrupts (IPIs) are used extensively by modern </span>
<span id="ta_1018" class="t s3_1018">operating systems to handle communication between processor cores within a machine (or, in a </span>
<span id="tb_1018" class="t s3_1018">virtualized environment, between virtual processors within a virtual machine). IPIs are also employed </span>
<span id="tc_1018" class="t s3_1018">to provide signaling and synchronization for operations such as cross-processor TLB invalidations </span>
<span id="td_1018" class="t s3_1018">(also known as TLB shootdowns). AVIC provides hardware mechanisms that deliver the interrupt to </span>
<span id="te_1018" class="t s3_1018">the virtual interrupt controller of the target virtual processor without VMM intervention. </span>
<span id="tf_1018" class="t s5_1018">Device Interrupts. </span><span id="tg_1018" class="t s3_1018">Acceleration of the delivery of virtual interrupts from I/O devices to virtual </span>
<span id="th_1018" class="t s3_1018">processors is not addressed directly by AVIC hardware. This acceleration would be provided by an I/O </span>
<span id="ti_1018" class="t s3_1018">memory management unit (IOMMU). The AVIC architecture is compatible with the AMD I/O </span>
<span id="tj_1018" class="t s3_1018">Memory Management Unit (IOMMU). For more information on the IOMMU architecture, see </span><span id="tk_1018" class="t s6_1018">AMD </span>
<span id="tl_1018" class="t s6_1018">I/O Virtualization Technology (IOMMU) Specification </span><span id="tm_1018" class="t s3_1018">(order #48882). See “Device Interrupts” on </span>
<span id="tn_1018" class="t s3_1018">page 577 for further details of device interrupt handling under the AVIC extension. </span>
<span id="to_1018" class="t s3_1018">The following subsections describe the AVIC architecture in detail. </span>
<span id="tp_1018" class="t s4_1018">15.29.2 </span><span id="tq_1018" class="t s4_1018">Local APIC Register Virtualization </span>
<span id="tr_1018" class="t s3_1018">The system programming interface for the local APIC comprises a set of memory-mapped registers. In </span>
<span id="ts_1018" class="t s3_1018">a non-virtualized environment, system software directly reads and writes these registers to configure </span>
<span id="tt_1018" class="t s3_1018">the interrupt controller and initiate and process interrupts. In a virtualized environment, each guest </span>
<span id="tu_1018" class="t s3_1018">operating system still requires access to this system programming interface but does not own the </span>
<span id="tv_1018" class="t s3_1018">underlying interrupt processing hardware. To provide this facility to the guest operating system, </span>
<span id="tw_1018" class="t s3_1018">VMM-level software emulates the local APIC for each guest virtual processor. </span>
<span id="tx_1018" class="t s3_1018">The AVIC architecture provides an image of the local APIC called the guest virtual APIC (guest </span>
<span id="ty_1018" class="t s3_1018">vAPIC) in the guest physical address (GPA) space of each virtual processor when the virtual machine </span>
<span id="tz_1018" class="t s3_1018">for the guest is instantiated. This image is backed by a page in the system physical address (SPA) space </span>
<span id="t10_1018" class="t s3_1018">called a vAPIC backing page. The backing page remains pinned in system memory as long as the </span>
<span id="t11_1018" class="t s3_1018">virtual machine persists, even when the specific virtual processor associated with the backing page is </span>
<span id="t12_1018" class="t s3_1018">not running. Accesses to the memory-mapped register set by the guest are redirected by AVIC </span>
<span id="t13_1018" class="t s3_1018">hardware to this backing page. </span>
<span id="t14_1018" class="t s3_1018">The VMM reads configuration, control, and command information written by the guest from the </span>
<span id="t15_1018" class="t s3_1018">backing page and writes status information to this page for the guest to read. The guest is allowed to </span>
<span id="t16_1018" class="t s3_1018">read most registers directly without the need for VMM intervention. Most writes are intercepted </span>
<span id="t17_1018" class="t s3_1018">allowing the VMM to process and act on the configuration, control, and command data from the guest. </span>
<span id="t18_1018" class="t s3_1018">However, for certain frequently used command and control operations, specific hardware support </span>
<span id="t19_1018" class="t s3_1018">allows the guest to directly initiate interrupts and complete end of interrupt processing, eliminating the </span>
<span id="t1a_1018" class="t s3_1018">need for VMM intervention in the execution of performance-critical operations. </span>
<span id="t1b_1018" class="t s7_1018">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
