set ::env(PROJECT_NAME) artificial_neural_network
set ::env(DESIGN_TOP) ann_v2_0
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/artificial_neural_network/rtl/VHDL_files
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/artificial_neural_network/rtl/VHDL_files/ann_v2_0.vhd
set ::env(CLOCK_COUNT) 3
set ::env(DOMAIN) OpenCores_designs
