
Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000f98  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001054  08001054  00011054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001084  08001084  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08001084  08001084  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001084  08001084  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001084  08001084  00011084  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001088  08001088  00011088  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  0800108c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  08001090  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  08001090  00020024  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005561  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000ef9  00000000  00000000  0002558d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000002d8  00000000  00000000  00026488  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000260  00000000  00000000  00026760  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001681a  00000000  00000000  000269c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00003e55  00000000  00000000  0003d1da  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008055b  00000000  00000000  0004102f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c158a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000868  00000000  00000000  000c1608  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000004 	.word	0x20000004
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800103c 	.word	0x0800103c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000008 	.word	0x20000008
 8000100:	0800103c 	.word	0x0800103c

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000220:	4b07      	ldr	r3, [pc, #28]	; (8000240 <HAL_Init+0x24>)
 8000222:	681a      	ldr	r2, [r3, #0]
 8000224:	4b06      	ldr	r3, [pc, #24]	; (8000240 <HAL_Init+0x24>)
 8000226:	2110      	movs	r1, #16
 8000228:	430a      	orrs	r2, r1
 800022a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800022c:	2000      	movs	r0, #0
 800022e:	f000 f809 	bl	8000244 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000232:	f000 fe2b 	bl	8000e8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000236:	2300      	movs	r3, #0
}
 8000238:	0018      	movs	r0, r3
 800023a:	46bd      	mov	sp, r7
 800023c:	bd80      	pop	{r7, pc}
 800023e:	46c0      	nop			; (mov r8, r8)
 8000240:	40022000 	.word	0x40022000

08000244 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b082      	sub	sp, #8
 8000248:	af00      	add	r7, sp, #0
 800024a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 800024c:	f000 fdc8 	bl	8000de0 <HAL_RCC_GetHCLKFreq>
 8000250:	0002      	movs	r2, r0
 8000252:	23fa      	movs	r3, #250	; 0xfa
 8000254:	0099      	lsls	r1, r3, #2
 8000256:	0010      	movs	r0, r2
 8000258:	f7ff ff54 	bl	8000104 <__udivsi3>
 800025c:	0003      	movs	r3, r0
 800025e:	0018      	movs	r0, r3
 8000260:	f000 f8c9 	bl	80003f6 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000264:	6879      	ldr	r1, [r7, #4]
 8000266:	2301      	movs	r3, #1
 8000268:	425b      	negs	r3, r3
 800026a:	2200      	movs	r2, #0
 800026c:	0018      	movs	r0, r3
 800026e:	f000 f8ad 	bl	80003cc <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 8000272:	2300      	movs	r3, #0
}
 8000274:	0018      	movs	r0, r3
 8000276:	46bd      	mov	sp, r7
 8000278:	b002      	add	sp, #8
 800027a:	bd80      	pop	{r7, pc}

0800027c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800027c:	b580      	push	{r7, lr}
 800027e:	af00      	add	r7, sp, #0
  uwTick++;
 8000280:	4b03      	ldr	r3, [pc, #12]	; (8000290 <HAL_IncTick+0x14>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	1c5a      	adds	r2, r3, #1
 8000286:	4b02      	ldr	r3, [pc, #8]	; (8000290 <HAL_IncTick+0x14>)
 8000288:	601a      	str	r2, [r3, #0]
}
 800028a:	46c0      	nop			; (mov r8, r8)
 800028c:	46bd      	mov	sp, r7
 800028e:	bd80      	pop	{r7, pc}
 8000290:	20000020 	.word	0x20000020

08000294 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	af00      	add	r7, sp, #0
  return uwTick;
 8000298:	4b02      	ldr	r3, [pc, #8]	; (80002a4 <HAL_GetTick+0x10>)
 800029a:	681b      	ldr	r3, [r3, #0]
}
 800029c:	0018      	movs	r0, r3
 800029e:	46bd      	mov	sp, r7
 80002a0:	bd80      	pop	{r7, pc}
 80002a2:	46c0      	nop			; (mov r8, r8)
 80002a4:	20000020 	.word	0x20000020

080002a8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002a8:	b590      	push	{r4, r7, lr}
 80002aa:	b083      	sub	sp, #12
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	0002      	movs	r2, r0
 80002b0:	6039      	str	r1, [r7, #0]
 80002b2:	1dfb      	adds	r3, r7, #7
 80002b4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 80002b6:	1dfb      	adds	r3, r7, #7
 80002b8:	781b      	ldrb	r3, [r3, #0]
 80002ba:	2b7f      	cmp	r3, #127	; 0x7f
 80002bc:	d932      	bls.n	8000324 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002be:	4a2f      	ldr	r2, [pc, #188]	; (800037c <NVIC_SetPriority+0xd4>)
 80002c0:	1dfb      	adds	r3, r7, #7
 80002c2:	781b      	ldrb	r3, [r3, #0]
 80002c4:	0019      	movs	r1, r3
 80002c6:	230f      	movs	r3, #15
 80002c8:	400b      	ands	r3, r1
 80002ca:	3b08      	subs	r3, #8
 80002cc:	089b      	lsrs	r3, r3, #2
 80002ce:	3306      	adds	r3, #6
 80002d0:	009b      	lsls	r3, r3, #2
 80002d2:	18d3      	adds	r3, r2, r3
 80002d4:	3304      	adds	r3, #4
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	1dfa      	adds	r2, r7, #7
 80002da:	7812      	ldrb	r2, [r2, #0]
 80002dc:	0011      	movs	r1, r2
 80002de:	2203      	movs	r2, #3
 80002e0:	400a      	ands	r2, r1
 80002e2:	00d2      	lsls	r2, r2, #3
 80002e4:	21ff      	movs	r1, #255	; 0xff
 80002e6:	4091      	lsls	r1, r2
 80002e8:	000a      	movs	r2, r1
 80002ea:	43d2      	mvns	r2, r2
 80002ec:	401a      	ands	r2, r3
 80002ee:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002f0:	683b      	ldr	r3, [r7, #0]
 80002f2:	019b      	lsls	r3, r3, #6
 80002f4:	22ff      	movs	r2, #255	; 0xff
 80002f6:	401a      	ands	r2, r3
 80002f8:	1dfb      	adds	r3, r7, #7
 80002fa:	781b      	ldrb	r3, [r3, #0]
 80002fc:	0018      	movs	r0, r3
 80002fe:	2303      	movs	r3, #3
 8000300:	4003      	ands	r3, r0
 8000302:	00db      	lsls	r3, r3, #3
 8000304:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000306:	481d      	ldr	r0, [pc, #116]	; (800037c <NVIC_SetPriority+0xd4>)
 8000308:	1dfb      	adds	r3, r7, #7
 800030a:	781b      	ldrb	r3, [r3, #0]
 800030c:	001c      	movs	r4, r3
 800030e:	230f      	movs	r3, #15
 8000310:	4023      	ands	r3, r4
 8000312:	3b08      	subs	r3, #8
 8000314:	089b      	lsrs	r3, r3, #2
 8000316:	430a      	orrs	r2, r1
 8000318:	3306      	adds	r3, #6
 800031a:	009b      	lsls	r3, r3, #2
 800031c:	18c3      	adds	r3, r0, r3
 800031e:	3304      	adds	r3, #4
 8000320:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000322:	e027      	b.n	8000374 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000324:	4a16      	ldr	r2, [pc, #88]	; (8000380 <NVIC_SetPriority+0xd8>)
 8000326:	1dfb      	adds	r3, r7, #7
 8000328:	781b      	ldrb	r3, [r3, #0]
 800032a:	b25b      	sxtb	r3, r3
 800032c:	089b      	lsrs	r3, r3, #2
 800032e:	33c0      	adds	r3, #192	; 0xc0
 8000330:	009b      	lsls	r3, r3, #2
 8000332:	589b      	ldr	r3, [r3, r2]
 8000334:	1dfa      	adds	r2, r7, #7
 8000336:	7812      	ldrb	r2, [r2, #0]
 8000338:	0011      	movs	r1, r2
 800033a:	2203      	movs	r2, #3
 800033c:	400a      	ands	r2, r1
 800033e:	00d2      	lsls	r2, r2, #3
 8000340:	21ff      	movs	r1, #255	; 0xff
 8000342:	4091      	lsls	r1, r2
 8000344:	000a      	movs	r2, r1
 8000346:	43d2      	mvns	r2, r2
 8000348:	401a      	ands	r2, r3
 800034a:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800034c:	683b      	ldr	r3, [r7, #0]
 800034e:	019b      	lsls	r3, r3, #6
 8000350:	22ff      	movs	r2, #255	; 0xff
 8000352:	401a      	ands	r2, r3
 8000354:	1dfb      	adds	r3, r7, #7
 8000356:	781b      	ldrb	r3, [r3, #0]
 8000358:	0018      	movs	r0, r3
 800035a:	2303      	movs	r3, #3
 800035c:	4003      	ands	r3, r0
 800035e:	00db      	lsls	r3, r3, #3
 8000360:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000362:	4807      	ldr	r0, [pc, #28]	; (8000380 <NVIC_SetPriority+0xd8>)
 8000364:	1dfb      	adds	r3, r7, #7
 8000366:	781b      	ldrb	r3, [r3, #0]
 8000368:	b25b      	sxtb	r3, r3
 800036a:	089b      	lsrs	r3, r3, #2
 800036c:	430a      	orrs	r2, r1
 800036e:	33c0      	adds	r3, #192	; 0xc0
 8000370:	009b      	lsls	r3, r3, #2
 8000372:	501a      	str	r2, [r3, r0]
}
 8000374:	46c0      	nop			; (mov r8, r8)
 8000376:	46bd      	mov	sp, r7
 8000378:	b003      	add	sp, #12
 800037a:	bd90      	pop	{r4, r7, pc}
 800037c:	e000ed00 	.word	0xe000ed00
 8000380:	e000e100 	.word	0xe000e100

08000384 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	b082      	sub	sp, #8
 8000388:	af00      	add	r7, sp, #0
 800038a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	3b01      	subs	r3, #1
 8000390:	4a0c      	ldr	r2, [pc, #48]	; (80003c4 <SysTick_Config+0x40>)
 8000392:	4293      	cmp	r3, r2
 8000394:	d901      	bls.n	800039a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000396:	2301      	movs	r3, #1
 8000398:	e010      	b.n	80003bc <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800039a:	4b0b      	ldr	r3, [pc, #44]	; (80003c8 <SysTick_Config+0x44>)
 800039c:	687a      	ldr	r2, [r7, #4]
 800039e:	3a01      	subs	r2, #1
 80003a0:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80003a2:	2301      	movs	r3, #1
 80003a4:	425b      	negs	r3, r3
 80003a6:	2103      	movs	r1, #3
 80003a8:	0018      	movs	r0, r3
 80003aa:	f7ff ff7d 	bl	80002a8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003ae:	4b06      	ldr	r3, [pc, #24]	; (80003c8 <SysTick_Config+0x44>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003b4:	4b04      	ldr	r3, [pc, #16]	; (80003c8 <SysTick_Config+0x44>)
 80003b6:	2207      	movs	r2, #7
 80003b8:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80003ba:	2300      	movs	r3, #0
}
 80003bc:	0018      	movs	r0, r3
 80003be:	46bd      	mov	sp, r7
 80003c0:	b002      	add	sp, #8
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	00ffffff 	.word	0x00ffffff
 80003c8:	e000e010 	.word	0xe000e010

080003cc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b084      	sub	sp, #16
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	60b9      	str	r1, [r7, #8]
 80003d4:	607a      	str	r2, [r7, #4]
 80003d6:	210f      	movs	r1, #15
 80003d8:	187b      	adds	r3, r7, r1
 80003da:	1c02      	adds	r2, r0, #0
 80003dc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80003de:	68ba      	ldr	r2, [r7, #8]
 80003e0:	187b      	adds	r3, r7, r1
 80003e2:	781b      	ldrb	r3, [r3, #0]
 80003e4:	b25b      	sxtb	r3, r3
 80003e6:	0011      	movs	r1, r2
 80003e8:	0018      	movs	r0, r3
 80003ea:	f7ff ff5d 	bl	80002a8 <NVIC_SetPriority>
}
 80003ee:	46c0      	nop			; (mov r8, r8)
 80003f0:	46bd      	mov	sp, r7
 80003f2:	b004      	add	sp, #16
 80003f4:	bd80      	pop	{r7, pc}

080003f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80003f6:	b580      	push	{r7, lr}
 80003f8:	b082      	sub	sp, #8
 80003fa:	af00      	add	r7, sp, #0
 80003fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	0018      	movs	r0, r3
 8000402:	f7ff ffbf 	bl	8000384 <SysTick_Config>
 8000406:	0003      	movs	r3, r0
}
 8000408:	0018      	movs	r0, r3
 800040a:	46bd      	mov	sp, r7
 800040c:	b002      	add	sp, #8
 800040e:	bd80      	pop	{r7, pc}

08000410 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	b086      	sub	sp, #24
 8000414:	af00      	add	r7, sp, #0
 8000416:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8000418:	2300      	movs	r3, #0
 800041a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	2201      	movs	r2, #1
 8000422:	4013      	ands	r3, r2
 8000424:	d100      	bne.n	8000428 <HAL_RCC_OscConfig+0x18>
 8000426:	e08d      	b.n	8000544 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000428:	4bc5      	ldr	r3, [pc, #788]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 800042a:	685b      	ldr	r3, [r3, #4]
 800042c:	220c      	movs	r2, #12
 800042e:	4013      	ands	r3, r2
 8000430:	2b04      	cmp	r3, #4
 8000432:	d00e      	beq.n	8000452 <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000434:	4bc2      	ldr	r3, [pc, #776]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 8000436:	685b      	ldr	r3, [r3, #4]
 8000438:	220c      	movs	r2, #12
 800043a:	4013      	ands	r3, r2
 800043c:	2b08      	cmp	r3, #8
 800043e:	d116      	bne.n	800046e <HAL_RCC_OscConfig+0x5e>
 8000440:	4bbf      	ldr	r3, [pc, #764]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 8000442:	685a      	ldr	r2, [r3, #4]
 8000444:	23c0      	movs	r3, #192	; 0xc0
 8000446:	025b      	lsls	r3, r3, #9
 8000448:	401a      	ands	r2, r3
 800044a:	2380      	movs	r3, #128	; 0x80
 800044c:	025b      	lsls	r3, r3, #9
 800044e:	429a      	cmp	r2, r3
 8000450:	d10d      	bne.n	800046e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000452:	4bbb      	ldr	r3, [pc, #748]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 8000454:	681a      	ldr	r2, [r3, #0]
 8000456:	2380      	movs	r3, #128	; 0x80
 8000458:	029b      	lsls	r3, r3, #10
 800045a:	4013      	ands	r3, r2
 800045c:	d100      	bne.n	8000460 <HAL_RCC_OscConfig+0x50>
 800045e:	e070      	b.n	8000542 <HAL_RCC_OscConfig+0x132>
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	685b      	ldr	r3, [r3, #4]
 8000464:	2b00      	cmp	r3, #0
 8000466:	d000      	beq.n	800046a <HAL_RCC_OscConfig+0x5a>
 8000468:	e06b      	b.n	8000542 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800046a:	2301      	movs	r3, #1
 800046c:	e329      	b.n	8000ac2 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	685b      	ldr	r3, [r3, #4]
 8000472:	2b01      	cmp	r3, #1
 8000474:	d107      	bne.n	8000486 <HAL_RCC_OscConfig+0x76>
 8000476:	4bb2      	ldr	r3, [pc, #712]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 8000478:	681a      	ldr	r2, [r3, #0]
 800047a:	4bb1      	ldr	r3, [pc, #708]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 800047c:	2180      	movs	r1, #128	; 0x80
 800047e:	0249      	lsls	r1, r1, #9
 8000480:	430a      	orrs	r2, r1
 8000482:	601a      	str	r2, [r3, #0]
 8000484:	e02f      	b.n	80004e6 <HAL_RCC_OscConfig+0xd6>
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	685b      	ldr	r3, [r3, #4]
 800048a:	2b00      	cmp	r3, #0
 800048c:	d10c      	bne.n	80004a8 <HAL_RCC_OscConfig+0x98>
 800048e:	4bac      	ldr	r3, [pc, #688]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 8000490:	681a      	ldr	r2, [r3, #0]
 8000492:	4bab      	ldr	r3, [pc, #684]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 8000494:	49ab      	ldr	r1, [pc, #684]	; (8000744 <HAL_RCC_OscConfig+0x334>)
 8000496:	400a      	ands	r2, r1
 8000498:	601a      	str	r2, [r3, #0]
 800049a:	4ba9      	ldr	r3, [pc, #676]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 800049c:	681a      	ldr	r2, [r3, #0]
 800049e:	4ba8      	ldr	r3, [pc, #672]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 80004a0:	49a9      	ldr	r1, [pc, #676]	; (8000748 <HAL_RCC_OscConfig+0x338>)
 80004a2:	400a      	ands	r2, r1
 80004a4:	601a      	str	r2, [r3, #0]
 80004a6:	e01e      	b.n	80004e6 <HAL_RCC_OscConfig+0xd6>
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	685b      	ldr	r3, [r3, #4]
 80004ac:	2b05      	cmp	r3, #5
 80004ae:	d10e      	bne.n	80004ce <HAL_RCC_OscConfig+0xbe>
 80004b0:	4ba3      	ldr	r3, [pc, #652]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 80004b2:	681a      	ldr	r2, [r3, #0]
 80004b4:	4ba2      	ldr	r3, [pc, #648]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 80004b6:	2180      	movs	r1, #128	; 0x80
 80004b8:	02c9      	lsls	r1, r1, #11
 80004ba:	430a      	orrs	r2, r1
 80004bc:	601a      	str	r2, [r3, #0]
 80004be:	4ba0      	ldr	r3, [pc, #640]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 80004c0:	681a      	ldr	r2, [r3, #0]
 80004c2:	4b9f      	ldr	r3, [pc, #636]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 80004c4:	2180      	movs	r1, #128	; 0x80
 80004c6:	0249      	lsls	r1, r1, #9
 80004c8:	430a      	orrs	r2, r1
 80004ca:	601a      	str	r2, [r3, #0]
 80004cc:	e00b      	b.n	80004e6 <HAL_RCC_OscConfig+0xd6>
 80004ce:	4b9c      	ldr	r3, [pc, #624]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 80004d0:	681a      	ldr	r2, [r3, #0]
 80004d2:	4b9b      	ldr	r3, [pc, #620]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 80004d4:	499b      	ldr	r1, [pc, #620]	; (8000744 <HAL_RCC_OscConfig+0x334>)
 80004d6:	400a      	ands	r2, r1
 80004d8:	601a      	str	r2, [r3, #0]
 80004da:	4b99      	ldr	r3, [pc, #612]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 80004dc:	681a      	ldr	r2, [r3, #0]
 80004de:	4b98      	ldr	r3, [pc, #608]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 80004e0:	4999      	ldr	r1, [pc, #612]	; (8000748 <HAL_RCC_OscConfig+0x338>)
 80004e2:	400a      	ands	r2, r1
 80004e4:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	685b      	ldr	r3, [r3, #4]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d014      	beq.n	8000518 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80004ee:	f7ff fed1 	bl	8000294 <HAL_GetTick>
 80004f2:	0003      	movs	r3, r0
 80004f4:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80004f6:	e008      	b.n	800050a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80004f8:	f7ff fecc 	bl	8000294 <HAL_GetTick>
 80004fc:	0002      	movs	r2, r0
 80004fe:	693b      	ldr	r3, [r7, #16]
 8000500:	1ad3      	subs	r3, r2, r3
 8000502:	2b64      	cmp	r3, #100	; 0x64
 8000504:	d901      	bls.n	800050a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000506:	2303      	movs	r3, #3
 8000508:	e2db      	b.n	8000ac2 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800050a:	4b8d      	ldr	r3, [pc, #564]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 800050c:	681a      	ldr	r2, [r3, #0]
 800050e:	2380      	movs	r3, #128	; 0x80
 8000510:	029b      	lsls	r3, r3, #10
 8000512:	4013      	ands	r3, r2
 8000514:	d0f0      	beq.n	80004f8 <HAL_RCC_OscConfig+0xe8>
 8000516:	e015      	b.n	8000544 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000518:	f7ff febc 	bl	8000294 <HAL_GetTick>
 800051c:	0003      	movs	r3, r0
 800051e:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000520:	e008      	b.n	8000534 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000522:	f7ff feb7 	bl	8000294 <HAL_GetTick>
 8000526:	0002      	movs	r2, r0
 8000528:	693b      	ldr	r3, [r7, #16]
 800052a:	1ad3      	subs	r3, r2, r3
 800052c:	2b64      	cmp	r3, #100	; 0x64
 800052e:	d901      	bls.n	8000534 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8000530:	2303      	movs	r3, #3
 8000532:	e2c6      	b.n	8000ac2 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000534:	4b82      	ldr	r3, [pc, #520]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 8000536:	681a      	ldr	r2, [r3, #0]
 8000538:	2380      	movs	r3, #128	; 0x80
 800053a:	029b      	lsls	r3, r3, #10
 800053c:	4013      	ands	r3, r2
 800053e:	d1f0      	bne.n	8000522 <HAL_RCC_OscConfig+0x112>
 8000540:	e000      	b.n	8000544 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000542:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	2202      	movs	r2, #2
 800054a:	4013      	ands	r3, r2
 800054c:	d100      	bne.n	8000550 <HAL_RCC_OscConfig+0x140>
 800054e:	e06c      	b.n	800062a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000550:	4b7b      	ldr	r3, [pc, #492]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 8000552:	685b      	ldr	r3, [r3, #4]
 8000554:	220c      	movs	r2, #12
 8000556:	4013      	ands	r3, r2
 8000558:	d00e      	beq.n	8000578 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800055a:	4b79      	ldr	r3, [pc, #484]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 800055c:	685b      	ldr	r3, [r3, #4]
 800055e:	220c      	movs	r2, #12
 8000560:	4013      	ands	r3, r2
 8000562:	2b08      	cmp	r3, #8
 8000564:	d11f      	bne.n	80005a6 <HAL_RCC_OscConfig+0x196>
 8000566:	4b76      	ldr	r3, [pc, #472]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 8000568:	685a      	ldr	r2, [r3, #4]
 800056a:	23c0      	movs	r3, #192	; 0xc0
 800056c:	025b      	lsls	r3, r3, #9
 800056e:	401a      	ands	r2, r3
 8000570:	2380      	movs	r3, #128	; 0x80
 8000572:	021b      	lsls	r3, r3, #8
 8000574:	429a      	cmp	r2, r3
 8000576:	d116      	bne.n	80005a6 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000578:	4b71      	ldr	r3, [pc, #452]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	2202      	movs	r2, #2
 800057e:	4013      	ands	r3, r2
 8000580:	d005      	beq.n	800058e <HAL_RCC_OscConfig+0x17e>
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	68db      	ldr	r3, [r3, #12]
 8000586:	2b01      	cmp	r3, #1
 8000588:	d001      	beq.n	800058e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800058a:	2301      	movs	r3, #1
 800058c:	e299      	b.n	8000ac2 <HAL_RCC_OscConfig+0x6b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800058e:	4b6c      	ldr	r3, [pc, #432]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	22f8      	movs	r2, #248	; 0xf8
 8000594:	4393      	bics	r3, r2
 8000596:	0019      	movs	r1, r3
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	691b      	ldr	r3, [r3, #16]
 800059c:	00da      	lsls	r2, r3, #3
 800059e:	4b68      	ldr	r3, [pc, #416]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 80005a0:	430a      	orrs	r2, r1
 80005a2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80005a4:	e041      	b.n	800062a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	68db      	ldr	r3, [r3, #12]
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d024      	beq.n	80005f8 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80005ae:	4b64      	ldr	r3, [pc, #400]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 80005b0:	681a      	ldr	r2, [r3, #0]
 80005b2:	4b63      	ldr	r3, [pc, #396]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 80005b4:	2101      	movs	r1, #1
 80005b6:	430a      	orrs	r2, r1
 80005b8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80005ba:	f7ff fe6b 	bl	8000294 <HAL_GetTick>
 80005be:	0003      	movs	r3, r0
 80005c0:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80005c2:	e008      	b.n	80005d6 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80005c4:	f7ff fe66 	bl	8000294 <HAL_GetTick>
 80005c8:	0002      	movs	r2, r0
 80005ca:	693b      	ldr	r3, [r7, #16]
 80005cc:	1ad3      	subs	r3, r2, r3
 80005ce:	2b02      	cmp	r3, #2
 80005d0:	d901      	bls.n	80005d6 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80005d2:	2303      	movs	r3, #3
 80005d4:	e275      	b.n	8000ac2 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80005d6:	4b5a      	ldr	r3, [pc, #360]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	2202      	movs	r2, #2
 80005dc:	4013      	ands	r3, r2
 80005de:	d0f1      	beq.n	80005c4 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80005e0:	4b57      	ldr	r3, [pc, #348]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	22f8      	movs	r2, #248	; 0xf8
 80005e6:	4393      	bics	r3, r2
 80005e8:	0019      	movs	r1, r3
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	691b      	ldr	r3, [r3, #16]
 80005ee:	00da      	lsls	r2, r3, #3
 80005f0:	4b53      	ldr	r3, [pc, #332]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 80005f2:	430a      	orrs	r2, r1
 80005f4:	601a      	str	r2, [r3, #0]
 80005f6:	e018      	b.n	800062a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80005f8:	4b51      	ldr	r3, [pc, #324]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 80005fa:	681a      	ldr	r2, [r3, #0]
 80005fc:	4b50      	ldr	r3, [pc, #320]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 80005fe:	2101      	movs	r1, #1
 8000600:	438a      	bics	r2, r1
 8000602:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000604:	f7ff fe46 	bl	8000294 <HAL_GetTick>
 8000608:	0003      	movs	r3, r0
 800060a:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800060c:	e008      	b.n	8000620 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800060e:	f7ff fe41 	bl	8000294 <HAL_GetTick>
 8000612:	0002      	movs	r2, r0
 8000614:	693b      	ldr	r3, [r7, #16]
 8000616:	1ad3      	subs	r3, r2, r3
 8000618:	2b02      	cmp	r3, #2
 800061a:	d901      	bls.n	8000620 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 800061c:	2303      	movs	r3, #3
 800061e:	e250      	b.n	8000ac2 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000620:	4b47      	ldr	r3, [pc, #284]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	2202      	movs	r2, #2
 8000626:	4013      	ands	r3, r2
 8000628:	d1f1      	bne.n	800060e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	2208      	movs	r2, #8
 8000630:	4013      	ands	r3, r2
 8000632:	d036      	beq.n	80006a2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	69db      	ldr	r3, [r3, #28]
 8000638:	2b00      	cmp	r3, #0
 800063a:	d019      	beq.n	8000670 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800063c:	4b40      	ldr	r3, [pc, #256]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 800063e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000640:	4b3f      	ldr	r3, [pc, #252]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 8000642:	2101      	movs	r1, #1
 8000644:	430a      	orrs	r2, r1
 8000646:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000648:	f7ff fe24 	bl	8000294 <HAL_GetTick>
 800064c:	0003      	movs	r3, r0
 800064e:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000650:	e008      	b.n	8000664 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000652:	f7ff fe1f 	bl	8000294 <HAL_GetTick>
 8000656:	0002      	movs	r2, r0
 8000658:	693b      	ldr	r3, [r7, #16]
 800065a:	1ad3      	subs	r3, r2, r3
 800065c:	2b02      	cmp	r3, #2
 800065e:	d901      	bls.n	8000664 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8000660:	2303      	movs	r3, #3
 8000662:	e22e      	b.n	8000ac2 <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000664:	4b36      	ldr	r3, [pc, #216]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 8000666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000668:	2202      	movs	r2, #2
 800066a:	4013      	ands	r3, r2
 800066c:	d0f1      	beq.n	8000652 <HAL_RCC_OscConfig+0x242>
 800066e:	e018      	b.n	80006a2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000670:	4b33      	ldr	r3, [pc, #204]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 8000672:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000674:	4b32      	ldr	r3, [pc, #200]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 8000676:	2101      	movs	r1, #1
 8000678:	438a      	bics	r2, r1
 800067a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800067c:	f7ff fe0a 	bl	8000294 <HAL_GetTick>
 8000680:	0003      	movs	r3, r0
 8000682:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000684:	e008      	b.n	8000698 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000686:	f7ff fe05 	bl	8000294 <HAL_GetTick>
 800068a:	0002      	movs	r2, r0
 800068c:	693b      	ldr	r3, [r7, #16]
 800068e:	1ad3      	subs	r3, r2, r3
 8000690:	2b02      	cmp	r3, #2
 8000692:	d901      	bls.n	8000698 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8000694:	2303      	movs	r3, #3
 8000696:	e214      	b.n	8000ac2 <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000698:	4b29      	ldr	r3, [pc, #164]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 800069a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800069c:	2202      	movs	r2, #2
 800069e:	4013      	ands	r3, r2
 80006a0:	d1f1      	bne.n	8000686 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	2204      	movs	r2, #4
 80006a8:	4013      	ands	r3, r2
 80006aa:	d100      	bne.n	80006ae <HAL_RCC_OscConfig+0x29e>
 80006ac:	e0b6      	b.n	800081c <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80006ae:	2317      	movs	r3, #23
 80006b0:	18fb      	adds	r3, r7, r3
 80006b2:	2200      	movs	r2, #0
 80006b4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80006b6:	4b22      	ldr	r3, [pc, #136]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 80006b8:	69da      	ldr	r2, [r3, #28]
 80006ba:	2380      	movs	r3, #128	; 0x80
 80006bc:	055b      	lsls	r3, r3, #21
 80006be:	4013      	ands	r3, r2
 80006c0:	d111      	bne.n	80006e6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80006c2:	4b1f      	ldr	r3, [pc, #124]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 80006c4:	69da      	ldr	r2, [r3, #28]
 80006c6:	4b1e      	ldr	r3, [pc, #120]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 80006c8:	2180      	movs	r1, #128	; 0x80
 80006ca:	0549      	lsls	r1, r1, #21
 80006cc:	430a      	orrs	r2, r1
 80006ce:	61da      	str	r2, [r3, #28]
 80006d0:	4b1b      	ldr	r3, [pc, #108]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 80006d2:	69da      	ldr	r2, [r3, #28]
 80006d4:	2380      	movs	r3, #128	; 0x80
 80006d6:	055b      	lsls	r3, r3, #21
 80006d8:	4013      	ands	r3, r2
 80006da:	60fb      	str	r3, [r7, #12]
 80006dc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80006de:	2317      	movs	r3, #23
 80006e0:	18fb      	adds	r3, r7, r3
 80006e2:	2201      	movs	r2, #1
 80006e4:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80006e6:	4b19      	ldr	r3, [pc, #100]	; (800074c <HAL_RCC_OscConfig+0x33c>)
 80006e8:	681a      	ldr	r2, [r3, #0]
 80006ea:	2380      	movs	r3, #128	; 0x80
 80006ec:	005b      	lsls	r3, r3, #1
 80006ee:	4013      	ands	r3, r2
 80006f0:	d11a      	bne.n	8000728 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80006f2:	4b16      	ldr	r3, [pc, #88]	; (800074c <HAL_RCC_OscConfig+0x33c>)
 80006f4:	681a      	ldr	r2, [r3, #0]
 80006f6:	4b15      	ldr	r3, [pc, #84]	; (800074c <HAL_RCC_OscConfig+0x33c>)
 80006f8:	2180      	movs	r1, #128	; 0x80
 80006fa:	0049      	lsls	r1, r1, #1
 80006fc:	430a      	orrs	r2, r1
 80006fe:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000700:	f7ff fdc8 	bl	8000294 <HAL_GetTick>
 8000704:	0003      	movs	r3, r0
 8000706:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000708:	e008      	b.n	800071c <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800070a:	f7ff fdc3 	bl	8000294 <HAL_GetTick>
 800070e:	0002      	movs	r2, r0
 8000710:	693b      	ldr	r3, [r7, #16]
 8000712:	1ad3      	subs	r3, r2, r3
 8000714:	2b64      	cmp	r3, #100	; 0x64
 8000716:	d901      	bls.n	800071c <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8000718:	2303      	movs	r3, #3
 800071a:	e1d2      	b.n	8000ac2 <HAL_RCC_OscConfig+0x6b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800071c:	4b0b      	ldr	r3, [pc, #44]	; (800074c <HAL_RCC_OscConfig+0x33c>)
 800071e:	681a      	ldr	r2, [r3, #0]
 8000720:	2380      	movs	r3, #128	; 0x80
 8000722:	005b      	lsls	r3, r3, #1
 8000724:	4013      	ands	r3, r2
 8000726:	d0f0      	beq.n	800070a <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	689b      	ldr	r3, [r3, #8]
 800072c:	2b01      	cmp	r3, #1
 800072e:	d10f      	bne.n	8000750 <HAL_RCC_OscConfig+0x340>
 8000730:	4b03      	ldr	r3, [pc, #12]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 8000732:	6a1a      	ldr	r2, [r3, #32]
 8000734:	4b02      	ldr	r3, [pc, #8]	; (8000740 <HAL_RCC_OscConfig+0x330>)
 8000736:	2101      	movs	r1, #1
 8000738:	430a      	orrs	r2, r1
 800073a:	621a      	str	r2, [r3, #32]
 800073c:	e036      	b.n	80007ac <HAL_RCC_OscConfig+0x39c>
 800073e:	46c0      	nop			; (mov r8, r8)
 8000740:	40021000 	.word	0x40021000
 8000744:	fffeffff 	.word	0xfffeffff
 8000748:	fffbffff 	.word	0xfffbffff
 800074c:	40007000 	.word	0x40007000
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	689b      	ldr	r3, [r3, #8]
 8000754:	2b00      	cmp	r3, #0
 8000756:	d10c      	bne.n	8000772 <HAL_RCC_OscConfig+0x362>
 8000758:	4bca      	ldr	r3, [pc, #808]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 800075a:	6a1a      	ldr	r2, [r3, #32]
 800075c:	4bc9      	ldr	r3, [pc, #804]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 800075e:	2101      	movs	r1, #1
 8000760:	438a      	bics	r2, r1
 8000762:	621a      	str	r2, [r3, #32]
 8000764:	4bc7      	ldr	r3, [pc, #796]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000766:	6a1a      	ldr	r2, [r3, #32]
 8000768:	4bc6      	ldr	r3, [pc, #792]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 800076a:	2104      	movs	r1, #4
 800076c:	438a      	bics	r2, r1
 800076e:	621a      	str	r2, [r3, #32]
 8000770:	e01c      	b.n	80007ac <HAL_RCC_OscConfig+0x39c>
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	689b      	ldr	r3, [r3, #8]
 8000776:	2b05      	cmp	r3, #5
 8000778:	d10c      	bne.n	8000794 <HAL_RCC_OscConfig+0x384>
 800077a:	4bc2      	ldr	r3, [pc, #776]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 800077c:	6a1a      	ldr	r2, [r3, #32]
 800077e:	4bc1      	ldr	r3, [pc, #772]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000780:	2104      	movs	r1, #4
 8000782:	430a      	orrs	r2, r1
 8000784:	621a      	str	r2, [r3, #32]
 8000786:	4bbf      	ldr	r3, [pc, #764]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000788:	6a1a      	ldr	r2, [r3, #32]
 800078a:	4bbe      	ldr	r3, [pc, #760]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 800078c:	2101      	movs	r1, #1
 800078e:	430a      	orrs	r2, r1
 8000790:	621a      	str	r2, [r3, #32]
 8000792:	e00b      	b.n	80007ac <HAL_RCC_OscConfig+0x39c>
 8000794:	4bbb      	ldr	r3, [pc, #748]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000796:	6a1a      	ldr	r2, [r3, #32]
 8000798:	4bba      	ldr	r3, [pc, #744]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 800079a:	2101      	movs	r1, #1
 800079c:	438a      	bics	r2, r1
 800079e:	621a      	str	r2, [r3, #32]
 80007a0:	4bb8      	ldr	r3, [pc, #736]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 80007a2:	6a1a      	ldr	r2, [r3, #32]
 80007a4:	4bb7      	ldr	r3, [pc, #732]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 80007a6:	2104      	movs	r1, #4
 80007a8:	438a      	bics	r2, r1
 80007aa:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	689b      	ldr	r3, [r3, #8]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d014      	beq.n	80007de <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80007b4:	f7ff fd6e 	bl	8000294 <HAL_GetTick>
 80007b8:	0003      	movs	r3, r0
 80007ba:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007bc:	e009      	b.n	80007d2 <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80007be:	f7ff fd69 	bl	8000294 <HAL_GetTick>
 80007c2:	0002      	movs	r2, r0
 80007c4:	693b      	ldr	r3, [r7, #16]
 80007c6:	1ad3      	subs	r3, r2, r3
 80007c8:	4aaf      	ldr	r2, [pc, #700]	; (8000a88 <HAL_RCC_OscConfig+0x678>)
 80007ca:	4293      	cmp	r3, r2
 80007cc:	d901      	bls.n	80007d2 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 80007ce:	2303      	movs	r3, #3
 80007d0:	e177      	b.n	8000ac2 <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007d2:	4bac      	ldr	r3, [pc, #688]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 80007d4:	6a1b      	ldr	r3, [r3, #32]
 80007d6:	2202      	movs	r2, #2
 80007d8:	4013      	ands	r3, r2
 80007da:	d0f0      	beq.n	80007be <HAL_RCC_OscConfig+0x3ae>
 80007dc:	e013      	b.n	8000806 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80007de:	f7ff fd59 	bl	8000294 <HAL_GetTick>
 80007e2:	0003      	movs	r3, r0
 80007e4:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80007e6:	e009      	b.n	80007fc <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80007e8:	f7ff fd54 	bl	8000294 <HAL_GetTick>
 80007ec:	0002      	movs	r2, r0
 80007ee:	693b      	ldr	r3, [r7, #16]
 80007f0:	1ad3      	subs	r3, r2, r3
 80007f2:	4aa5      	ldr	r2, [pc, #660]	; (8000a88 <HAL_RCC_OscConfig+0x678>)
 80007f4:	4293      	cmp	r3, r2
 80007f6:	d901      	bls.n	80007fc <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 80007f8:	2303      	movs	r3, #3
 80007fa:	e162      	b.n	8000ac2 <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80007fc:	4ba1      	ldr	r3, [pc, #644]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 80007fe:	6a1b      	ldr	r3, [r3, #32]
 8000800:	2202      	movs	r2, #2
 8000802:	4013      	ands	r3, r2
 8000804:	d1f0      	bne.n	80007e8 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000806:	2317      	movs	r3, #23
 8000808:	18fb      	adds	r3, r7, r3
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	2b01      	cmp	r3, #1
 800080e:	d105      	bne.n	800081c <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000810:	4b9c      	ldr	r3, [pc, #624]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000812:	69da      	ldr	r2, [r3, #28]
 8000814:	4b9b      	ldr	r3, [pc, #620]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000816:	499d      	ldr	r1, [pc, #628]	; (8000a8c <HAL_RCC_OscConfig+0x67c>)
 8000818:	400a      	ands	r2, r1
 800081a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	2210      	movs	r2, #16
 8000822:	4013      	ands	r3, r2
 8000824:	d063      	beq.n	80008ee <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	695b      	ldr	r3, [r3, #20]
 800082a:	2b01      	cmp	r3, #1
 800082c:	d12a      	bne.n	8000884 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800082e:	4b95      	ldr	r3, [pc, #596]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000830:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000832:	4b94      	ldr	r3, [pc, #592]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000834:	2104      	movs	r1, #4
 8000836:	430a      	orrs	r2, r1
 8000838:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800083a:	4b92      	ldr	r3, [pc, #584]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 800083c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800083e:	4b91      	ldr	r3, [pc, #580]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000840:	2101      	movs	r1, #1
 8000842:	430a      	orrs	r2, r1
 8000844:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000846:	f7ff fd25 	bl	8000294 <HAL_GetTick>
 800084a:	0003      	movs	r3, r0
 800084c:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800084e:	e008      	b.n	8000862 <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000850:	f7ff fd20 	bl	8000294 <HAL_GetTick>
 8000854:	0002      	movs	r2, r0
 8000856:	693b      	ldr	r3, [r7, #16]
 8000858:	1ad3      	subs	r3, r2, r3
 800085a:	2b02      	cmp	r3, #2
 800085c:	d901      	bls.n	8000862 <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 800085e:	2303      	movs	r3, #3
 8000860:	e12f      	b.n	8000ac2 <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000862:	4b88      	ldr	r3, [pc, #544]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000864:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000866:	2202      	movs	r2, #2
 8000868:	4013      	ands	r3, r2
 800086a:	d0f1      	beq.n	8000850 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800086c:	4b85      	ldr	r3, [pc, #532]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 800086e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000870:	22f8      	movs	r2, #248	; 0xf8
 8000872:	4393      	bics	r3, r2
 8000874:	0019      	movs	r1, r3
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	699b      	ldr	r3, [r3, #24]
 800087a:	00da      	lsls	r2, r3, #3
 800087c:	4b81      	ldr	r3, [pc, #516]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 800087e:	430a      	orrs	r2, r1
 8000880:	635a      	str	r2, [r3, #52]	; 0x34
 8000882:	e034      	b.n	80008ee <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	695b      	ldr	r3, [r3, #20]
 8000888:	3305      	adds	r3, #5
 800088a:	d111      	bne.n	80008b0 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800088c:	4b7d      	ldr	r3, [pc, #500]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 800088e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000890:	4b7c      	ldr	r3, [pc, #496]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000892:	2104      	movs	r1, #4
 8000894:	438a      	bics	r2, r1
 8000896:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000898:	4b7a      	ldr	r3, [pc, #488]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 800089a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800089c:	22f8      	movs	r2, #248	; 0xf8
 800089e:	4393      	bics	r3, r2
 80008a0:	0019      	movs	r1, r3
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	699b      	ldr	r3, [r3, #24]
 80008a6:	00da      	lsls	r2, r3, #3
 80008a8:	4b76      	ldr	r3, [pc, #472]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 80008aa:	430a      	orrs	r2, r1
 80008ac:	635a      	str	r2, [r3, #52]	; 0x34
 80008ae:	e01e      	b.n	80008ee <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80008b0:	4b74      	ldr	r3, [pc, #464]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 80008b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008b4:	4b73      	ldr	r3, [pc, #460]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 80008b6:	2104      	movs	r1, #4
 80008b8:	430a      	orrs	r2, r1
 80008ba:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80008bc:	4b71      	ldr	r3, [pc, #452]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 80008be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008c0:	4b70      	ldr	r3, [pc, #448]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 80008c2:	2101      	movs	r1, #1
 80008c4:	438a      	bics	r2, r1
 80008c6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80008c8:	f7ff fce4 	bl	8000294 <HAL_GetTick>
 80008cc:	0003      	movs	r3, r0
 80008ce:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80008d0:	e008      	b.n	80008e4 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80008d2:	f7ff fcdf 	bl	8000294 <HAL_GetTick>
 80008d6:	0002      	movs	r2, r0
 80008d8:	693b      	ldr	r3, [r7, #16]
 80008da:	1ad3      	subs	r3, r2, r3
 80008dc:	2b02      	cmp	r3, #2
 80008de:	d901      	bls.n	80008e4 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 80008e0:	2303      	movs	r3, #3
 80008e2:	e0ee      	b.n	8000ac2 <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80008e4:	4b67      	ldr	r3, [pc, #412]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 80008e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008e8:	2202      	movs	r2, #2
 80008ea:	4013      	ands	r3, r2
 80008ec:	d1f1      	bne.n	80008d2 <HAL_RCC_OscConfig+0x4c2>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	2220      	movs	r2, #32
 80008f4:	4013      	ands	r3, r2
 80008f6:	d05c      	beq.n	80009b2 <HAL_RCC_OscConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80008f8:	4b62      	ldr	r3, [pc, #392]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 80008fa:	685b      	ldr	r3, [r3, #4]
 80008fc:	220c      	movs	r2, #12
 80008fe:	4013      	ands	r3, r2
 8000900:	2b0c      	cmp	r3, #12
 8000902:	d00e      	beq.n	8000922 <HAL_RCC_OscConfig+0x512>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000904:	4b5f      	ldr	r3, [pc, #380]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000906:	685b      	ldr	r3, [r3, #4]
 8000908:	220c      	movs	r2, #12
 800090a:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800090c:	2b08      	cmp	r3, #8
 800090e:	d114      	bne.n	800093a <HAL_RCC_OscConfig+0x52a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000910:	4b5c      	ldr	r3, [pc, #368]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000912:	685a      	ldr	r2, [r3, #4]
 8000914:	23c0      	movs	r3, #192	; 0xc0
 8000916:	025b      	lsls	r3, r3, #9
 8000918:	401a      	ands	r2, r3
 800091a:	23c0      	movs	r3, #192	; 0xc0
 800091c:	025b      	lsls	r3, r3, #9
 800091e:	429a      	cmp	r2, r3
 8000920:	d10b      	bne.n	800093a <HAL_RCC_OscConfig+0x52a>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8000922:	4b58      	ldr	r3, [pc, #352]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000924:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000926:	2380      	movs	r3, #128	; 0x80
 8000928:	025b      	lsls	r3, r3, #9
 800092a:	4013      	ands	r3, r2
 800092c:	d040      	beq.n	80009b0 <HAL_RCC_OscConfig+0x5a0>
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	6a1b      	ldr	r3, [r3, #32]
 8000932:	2b01      	cmp	r3, #1
 8000934:	d03c      	beq.n	80009b0 <HAL_RCC_OscConfig+0x5a0>
      {
        return HAL_ERROR;
 8000936:	2301      	movs	r3, #1
 8000938:	e0c3      	b.n	8000ac2 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	6a1b      	ldr	r3, [r3, #32]
 800093e:	2b00      	cmp	r3, #0
 8000940:	d01b      	beq.n	800097a <HAL_RCC_OscConfig+0x56a>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8000942:	4b50      	ldr	r3, [pc, #320]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000944:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000946:	4b4f      	ldr	r3, [pc, #316]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000948:	2180      	movs	r1, #128	; 0x80
 800094a:	0249      	lsls	r1, r1, #9
 800094c:	430a      	orrs	r2, r1
 800094e:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000950:	f7ff fca0 	bl	8000294 <HAL_GetTick>
 8000954:	0003      	movs	r3, r0
 8000956:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000958:	e008      	b.n	800096c <HAL_RCC_OscConfig+0x55c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800095a:	f7ff fc9b 	bl	8000294 <HAL_GetTick>
 800095e:	0002      	movs	r2, r0
 8000960:	693b      	ldr	r3, [r7, #16]
 8000962:	1ad3      	subs	r3, r2, r3
 8000964:	2b02      	cmp	r3, #2
 8000966:	d901      	bls.n	800096c <HAL_RCC_OscConfig+0x55c>
          {
            return HAL_TIMEOUT;
 8000968:	2303      	movs	r3, #3
 800096a:	e0aa      	b.n	8000ac2 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800096c:	4b45      	ldr	r3, [pc, #276]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 800096e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000970:	2380      	movs	r3, #128	; 0x80
 8000972:	025b      	lsls	r3, r3, #9
 8000974:	4013      	ands	r3, r2
 8000976:	d0f0      	beq.n	800095a <HAL_RCC_OscConfig+0x54a>
 8000978:	e01b      	b.n	80009b2 <HAL_RCC_OscConfig+0x5a2>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800097a:	4b42      	ldr	r3, [pc, #264]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 800097c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800097e:	4b41      	ldr	r3, [pc, #260]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000980:	4943      	ldr	r1, [pc, #268]	; (8000a90 <HAL_RCC_OscConfig+0x680>)
 8000982:	400a      	ands	r2, r1
 8000984:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000986:	f7ff fc85 	bl	8000294 <HAL_GetTick>
 800098a:	0003      	movs	r3, r0
 800098c:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800098e:	e008      	b.n	80009a2 <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000990:	f7ff fc80 	bl	8000294 <HAL_GetTick>
 8000994:	0002      	movs	r2, r0
 8000996:	693b      	ldr	r3, [r7, #16]
 8000998:	1ad3      	subs	r3, r2, r3
 800099a:	2b02      	cmp	r3, #2
 800099c:	d901      	bls.n	80009a2 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800099e:	2303      	movs	r3, #3
 80009a0:	e08f      	b.n	8000ac2 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80009a2:	4b38      	ldr	r3, [pc, #224]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 80009a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009a6:	2380      	movs	r3, #128	; 0x80
 80009a8:	025b      	lsls	r3, r3, #9
 80009aa:	4013      	ands	r3, r2
 80009ac:	d1f0      	bne.n	8000990 <HAL_RCC_OscConfig+0x580>
 80009ae:	e000      	b.n	80009b2 <HAL_RCC_OscConfig+0x5a2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80009b0:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d100      	bne.n	80009bc <HAL_RCC_OscConfig+0x5ac>
 80009ba:	e081      	b.n	8000ac0 <HAL_RCC_OscConfig+0x6b0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80009bc:	4b31      	ldr	r3, [pc, #196]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 80009be:	685b      	ldr	r3, [r3, #4]
 80009c0:	220c      	movs	r2, #12
 80009c2:	4013      	ands	r3, r2
 80009c4:	2b08      	cmp	r3, #8
 80009c6:	d100      	bne.n	80009ca <HAL_RCC_OscConfig+0x5ba>
 80009c8:	e078      	b.n	8000abc <HAL_RCC_OscConfig+0x6ac>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009ce:	2b02      	cmp	r3, #2
 80009d0:	d14c      	bne.n	8000a6c <HAL_RCC_OscConfig+0x65c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80009d2:	4b2c      	ldr	r3, [pc, #176]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 80009d4:	681a      	ldr	r2, [r3, #0]
 80009d6:	4b2b      	ldr	r3, [pc, #172]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 80009d8:	492e      	ldr	r1, [pc, #184]	; (8000a94 <HAL_RCC_OscConfig+0x684>)
 80009da:	400a      	ands	r2, r1
 80009dc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009de:	f7ff fc59 	bl	8000294 <HAL_GetTick>
 80009e2:	0003      	movs	r3, r0
 80009e4:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80009e6:	e008      	b.n	80009fa <HAL_RCC_OscConfig+0x5ea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80009e8:	f7ff fc54 	bl	8000294 <HAL_GetTick>
 80009ec:	0002      	movs	r2, r0
 80009ee:	693b      	ldr	r3, [r7, #16]
 80009f0:	1ad3      	subs	r3, r2, r3
 80009f2:	2b02      	cmp	r3, #2
 80009f4:	d901      	bls.n	80009fa <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 80009f6:	2303      	movs	r3, #3
 80009f8:	e063      	b.n	8000ac2 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80009fa:	4b22      	ldr	r3, [pc, #136]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 80009fc:	681a      	ldr	r2, [r3, #0]
 80009fe:	2380      	movs	r3, #128	; 0x80
 8000a00:	049b      	lsls	r3, r3, #18
 8000a02:	4013      	ands	r3, r2
 8000a04:	d1f0      	bne.n	80009e8 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000a06:	4b1f      	ldr	r3, [pc, #124]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a0a:	220f      	movs	r2, #15
 8000a0c:	4393      	bics	r3, r2
 8000a0e:	0019      	movs	r1, r3
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000a14:	4b1b      	ldr	r3, [pc, #108]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000a16:	430a      	orrs	r2, r1
 8000a18:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a1a:	4b1a      	ldr	r3, [pc, #104]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000a1c:	685b      	ldr	r3, [r3, #4]
 8000a1e:	4a1e      	ldr	r2, [pc, #120]	; (8000a98 <HAL_RCC_OscConfig+0x688>)
 8000a20:	4013      	ands	r3, r2
 8000a22:	0019      	movs	r1, r3
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a2c:	431a      	orrs	r2, r3
 8000a2e:	4b15      	ldr	r3, [pc, #84]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000a30:	430a      	orrs	r2, r1
 8000a32:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000a34:	4b13      	ldr	r3, [pc, #76]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000a36:	681a      	ldr	r2, [r3, #0]
 8000a38:	4b12      	ldr	r3, [pc, #72]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000a3a:	2180      	movs	r1, #128	; 0x80
 8000a3c:	0449      	lsls	r1, r1, #17
 8000a3e:	430a      	orrs	r2, r1
 8000a40:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a42:	f7ff fc27 	bl	8000294 <HAL_GetTick>
 8000a46:	0003      	movs	r3, r0
 8000a48:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000a4a:	e008      	b.n	8000a5e <HAL_RCC_OscConfig+0x64e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a4c:	f7ff fc22 	bl	8000294 <HAL_GetTick>
 8000a50:	0002      	movs	r2, r0
 8000a52:	693b      	ldr	r3, [r7, #16]
 8000a54:	1ad3      	subs	r3, r2, r3
 8000a56:	2b02      	cmp	r3, #2
 8000a58:	d901      	bls.n	8000a5e <HAL_RCC_OscConfig+0x64e>
          {
            return HAL_TIMEOUT;
 8000a5a:	2303      	movs	r3, #3
 8000a5c:	e031      	b.n	8000ac2 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000a5e:	4b09      	ldr	r3, [pc, #36]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000a60:	681a      	ldr	r2, [r3, #0]
 8000a62:	2380      	movs	r3, #128	; 0x80
 8000a64:	049b      	lsls	r3, r3, #18
 8000a66:	4013      	ands	r3, r2
 8000a68:	d0f0      	beq.n	8000a4c <HAL_RCC_OscConfig+0x63c>
 8000a6a:	e029      	b.n	8000ac0 <HAL_RCC_OscConfig+0x6b0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000a6c:	4b05      	ldr	r3, [pc, #20]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000a6e:	681a      	ldr	r2, [r3, #0]
 8000a70:	4b04      	ldr	r3, [pc, #16]	; (8000a84 <HAL_RCC_OscConfig+0x674>)
 8000a72:	4908      	ldr	r1, [pc, #32]	; (8000a94 <HAL_RCC_OscConfig+0x684>)
 8000a74:	400a      	ands	r2, r1
 8000a76:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a78:	f7ff fc0c 	bl	8000294 <HAL_GetTick>
 8000a7c:	0003      	movs	r3, r0
 8000a7e:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a80:	e015      	b.n	8000aae <HAL_RCC_OscConfig+0x69e>
 8000a82:	46c0      	nop			; (mov r8, r8)
 8000a84:	40021000 	.word	0x40021000
 8000a88:	00001388 	.word	0x00001388
 8000a8c:	efffffff 	.word	0xefffffff
 8000a90:	fffeffff 	.word	0xfffeffff
 8000a94:	feffffff 	.word	0xfeffffff
 8000a98:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a9c:	f7ff fbfa 	bl	8000294 <HAL_GetTick>
 8000aa0:	0002      	movs	r2, r0
 8000aa2:	693b      	ldr	r3, [r7, #16]
 8000aa4:	1ad3      	subs	r3, r2, r3
 8000aa6:	2b02      	cmp	r3, #2
 8000aa8:	d901      	bls.n	8000aae <HAL_RCC_OscConfig+0x69e>
          {
            return HAL_TIMEOUT;
 8000aaa:	2303      	movs	r3, #3
 8000aac:	e009      	b.n	8000ac2 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000aae:	4b07      	ldr	r3, [pc, #28]	; (8000acc <HAL_RCC_OscConfig+0x6bc>)
 8000ab0:	681a      	ldr	r2, [r3, #0]
 8000ab2:	2380      	movs	r3, #128	; 0x80
 8000ab4:	049b      	lsls	r3, r3, #18
 8000ab6:	4013      	ands	r3, r2
 8000ab8:	d1f0      	bne.n	8000a9c <HAL_RCC_OscConfig+0x68c>
 8000aba:	e001      	b.n	8000ac0 <HAL_RCC_OscConfig+0x6b0>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8000abc:	2301      	movs	r3, #1
 8000abe:	e000      	b.n	8000ac2 <HAL_RCC_OscConfig+0x6b2>
    }
  }
  
  return HAL_OK;
 8000ac0:	2300      	movs	r3, #0
}
 8000ac2:	0018      	movs	r0, r3
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	b006      	add	sp, #24
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	46c0      	nop			; (mov r8, r8)
 8000acc:	40021000 	.word	0x40021000

08000ad0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b084      	sub	sp, #16
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
 8000ad8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000ada:	2300      	movs	r3, #0
 8000adc:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000ade:	4b7b      	ldr	r3, [pc, #492]	; (8000ccc <HAL_RCC_ClockConfig+0x1fc>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	4013      	ands	r3, r2
 8000ae6:	683a      	ldr	r2, [r7, #0]
 8000ae8:	429a      	cmp	r2, r3
 8000aea:	d911      	bls.n	8000b10 <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000aec:	4b77      	ldr	r3, [pc, #476]	; (8000ccc <HAL_RCC_ClockConfig+0x1fc>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	2201      	movs	r2, #1
 8000af2:	4393      	bics	r3, r2
 8000af4:	0019      	movs	r1, r3
 8000af6:	4b75      	ldr	r3, [pc, #468]	; (8000ccc <HAL_RCC_ClockConfig+0x1fc>)
 8000af8:	683a      	ldr	r2, [r7, #0]
 8000afa:	430a      	orrs	r2, r1
 8000afc:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000afe:	4b73      	ldr	r3, [pc, #460]	; (8000ccc <HAL_RCC_ClockConfig+0x1fc>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	2201      	movs	r2, #1
 8000b04:	4013      	ands	r3, r2
 8000b06:	683a      	ldr	r2, [r7, #0]
 8000b08:	429a      	cmp	r2, r3
 8000b0a:	d001      	beq.n	8000b10 <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	e0d8      	b.n	8000cc2 <HAL_RCC_ClockConfig+0x1f2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	2202      	movs	r2, #2
 8000b16:	4013      	ands	r3, r2
 8000b18:	d009      	beq.n	8000b2e <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000b1a:	4b6d      	ldr	r3, [pc, #436]	; (8000cd0 <HAL_RCC_ClockConfig+0x200>)
 8000b1c:	685b      	ldr	r3, [r3, #4]
 8000b1e:	22f0      	movs	r2, #240	; 0xf0
 8000b20:	4393      	bics	r3, r2
 8000b22:	0019      	movs	r1, r3
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	689a      	ldr	r2, [r3, #8]
 8000b28:	4b69      	ldr	r3, [pc, #420]	; (8000cd0 <HAL_RCC_ClockConfig+0x200>)
 8000b2a:	430a      	orrs	r2, r1
 8000b2c:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	2201      	movs	r2, #1
 8000b34:	4013      	ands	r3, r2
 8000b36:	d100      	bne.n	8000b3a <HAL_RCC_ClockConfig+0x6a>
 8000b38:	e089      	b.n	8000c4e <HAL_RCC_ClockConfig+0x17e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	685b      	ldr	r3, [r3, #4]
 8000b3e:	2b01      	cmp	r3, #1
 8000b40:	d107      	bne.n	8000b52 <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b42:	4b63      	ldr	r3, [pc, #396]	; (8000cd0 <HAL_RCC_ClockConfig+0x200>)
 8000b44:	681a      	ldr	r2, [r3, #0]
 8000b46:	2380      	movs	r3, #128	; 0x80
 8000b48:	029b      	lsls	r3, r3, #10
 8000b4a:	4013      	ands	r3, r2
 8000b4c:	d120      	bne.n	8000b90 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8000b4e:	2301      	movs	r3, #1
 8000b50:	e0b7      	b.n	8000cc2 <HAL_RCC_ClockConfig+0x1f2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	685b      	ldr	r3, [r3, #4]
 8000b56:	2b02      	cmp	r3, #2
 8000b58:	d107      	bne.n	8000b6a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b5a:	4b5d      	ldr	r3, [pc, #372]	; (8000cd0 <HAL_RCC_ClockConfig+0x200>)
 8000b5c:	681a      	ldr	r2, [r3, #0]
 8000b5e:	2380      	movs	r3, #128	; 0x80
 8000b60:	049b      	lsls	r3, r3, #18
 8000b62:	4013      	ands	r3, r2
 8000b64:	d114      	bne.n	8000b90 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8000b66:	2301      	movs	r3, #1
 8000b68:	e0ab      	b.n	8000cc2 <HAL_RCC_ClockConfig+0x1f2>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	685b      	ldr	r3, [r3, #4]
 8000b6e:	2b03      	cmp	r3, #3
 8000b70:	d107      	bne.n	8000b82 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000b72:	4b57      	ldr	r3, [pc, #348]	; (8000cd0 <HAL_RCC_ClockConfig+0x200>)
 8000b74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b76:	2380      	movs	r3, #128	; 0x80
 8000b78:	025b      	lsls	r3, r3, #9
 8000b7a:	4013      	ands	r3, r2
 8000b7c:	d108      	bne.n	8000b90 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	e09f      	b.n	8000cc2 <HAL_RCC_ClockConfig+0x1f2>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b82:	4b53      	ldr	r3, [pc, #332]	; (8000cd0 <HAL_RCC_ClockConfig+0x200>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	2202      	movs	r2, #2
 8000b88:	4013      	ands	r3, r2
 8000b8a:	d101      	bne.n	8000b90 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8000b8c:	2301      	movs	r3, #1
 8000b8e:	e098      	b.n	8000cc2 <HAL_RCC_ClockConfig+0x1f2>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000b90:	4b4f      	ldr	r3, [pc, #316]	; (8000cd0 <HAL_RCC_ClockConfig+0x200>)
 8000b92:	685b      	ldr	r3, [r3, #4]
 8000b94:	2203      	movs	r2, #3
 8000b96:	4393      	bics	r3, r2
 8000b98:	0019      	movs	r1, r3
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	685a      	ldr	r2, [r3, #4]
 8000b9e:	4b4c      	ldr	r3, [pc, #304]	; (8000cd0 <HAL_RCC_ClockConfig+0x200>)
 8000ba0:	430a      	orrs	r2, r1
 8000ba2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000ba4:	f7ff fb76 	bl	8000294 <HAL_GetTick>
 8000ba8:	0003      	movs	r3, r0
 8000baa:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	2b01      	cmp	r3, #1
 8000bb2:	d111      	bne.n	8000bd8 <HAL_RCC_ClockConfig+0x108>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000bb4:	e009      	b.n	8000bca <HAL_RCC_ClockConfig+0xfa>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000bb6:	f7ff fb6d 	bl	8000294 <HAL_GetTick>
 8000bba:	0002      	movs	r2, r0
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	1ad3      	subs	r3, r2, r3
 8000bc0:	4a44      	ldr	r2, [pc, #272]	; (8000cd4 <HAL_RCC_ClockConfig+0x204>)
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d901      	bls.n	8000bca <HAL_RCC_ClockConfig+0xfa>
        {
          return HAL_TIMEOUT;
 8000bc6:	2303      	movs	r3, #3
 8000bc8:	e07b      	b.n	8000cc2 <HAL_RCC_ClockConfig+0x1f2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000bca:	4b41      	ldr	r3, [pc, #260]	; (8000cd0 <HAL_RCC_ClockConfig+0x200>)
 8000bcc:	685b      	ldr	r3, [r3, #4]
 8000bce:	220c      	movs	r2, #12
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	2b04      	cmp	r3, #4
 8000bd4:	d1ef      	bne.n	8000bb6 <HAL_RCC_ClockConfig+0xe6>
 8000bd6:	e03a      	b.n	8000c4e <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	685b      	ldr	r3, [r3, #4]
 8000bdc:	2b02      	cmp	r3, #2
 8000bde:	d111      	bne.n	8000c04 <HAL_RCC_ClockConfig+0x134>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000be0:	e009      	b.n	8000bf6 <HAL_RCC_ClockConfig+0x126>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000be2:	f7ff fb57 	bl	8000294 <HAL_GetTick>
 8000be6:	0002      	movs	r2, r0
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	1ad3      	subs	r3, r2, r3
 8000bec:	4a39      	ldr	r2, [pc, #228]	; (8000cd4 <HAL_RCC_ClockConfig+0x204>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d901      	bls.n	8000bf6 <HAL_RCC_ClockConfig+0x126>
        {
          return HAL_TIMEOUT;
 8000bf2:	2303      	movs	r3, #3
 8000bf4:	e065      	b.n	8000cc2 <HAL_RCC_ClockConfig+0x1f2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000bf6:	4b36      	ldr	r3, [pc, #216]	; (8000cd0 <HAL_RCC_ClockConfig+0x200>)
 8000bf8:	685b      	ldr	r3, [r3, #4]
 8000bfa:	220c      	movs	r2, #12
 8000bfc:	4013      	ands	r3, r2
 8000bfe:	2b08      	cmp	r3, #8
 8000c00:	d1ef      	bne.n	8000be2 <HAL_RCC_ClockConfig+0x112>
 8000c02:	e024      	b.n	8000c4e <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	685b      	ldr	r3, [r3, #4]
 8000c08:	2b03      	cmp	r3, #3
 8000c0a:	d11b      	bne.n	8000c44 <HAL_RCC_ClockConfig+0x174>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8000c0c:	e009      	b.n	8000c22 <HAL_RCC_ClockConfig+0x152>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c0e:	f7ff fb41 	bl	8000294 <HAL_GetTick>
 8000c12:	0002      	movs	r2, r0
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	1ad3      	subs	r3, r2, r3
 8000c18:	4a2e      	ldr	r2, [pc, #184]	; (8000cd4 <HAL_RCC_ClockConfig+0x204>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d901      	bls.n	8000c22 <HAL_RCC_ClockConfig+0x152>
        {
          return HAL_TIMEOUT;
 8000c1e:	2303      	movs	r3, #3
 8000c20:	e04f      	b.n	8000cc2 <HAL_RCC_ClockConfig+0x1f2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8000c22:	4b2b      	ldr	r3, [pc, #172]	; (8000cd0 <HAL_RCC_ClockConfig+0x200>)
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	220c      	movs	r2, #12
 8000c28:	4013      	ands	r3, r2
 8000c2a:	2b0c      	cmp	r3, #12
 8000c2c:	d1ef      	bne.n	8000c0e <HAL_RCC_ClockConfig+0x13e>
 8000c2e:	e00e      	b.n	8000c4e <HAL_RCC_ClockConfig+0x17e>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c30:	f7ff fb30 	bl	8000294 <HAL_GetTick>
 8000c34:	0002      	movs	r2, r0
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	1ad3      	subs	r3, r2, r3
 8000c3a:	4a26      	ldr	r2, [pc, #152]	; (8000cd4 <HAL_RCC_ClockConfig+0x204>)
 8000c3c:	4293      	cmp	r3, r2
 8000c3e:	d901      	bls.n	8000c44 <HAL_RCC_ClockConfig+0x174>
        {
          return HAL_TIMEOUT;
 8000c40:	2303      	movs	r3, #3
 8000c42:	e03e      	b.n	8000cc2 <HAL_RCC_ClockConfig+0x1f2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c44:	4b22      	ldr	r3, [pc, #136]	; (8000cd0 <HAL_RCC_ClockConfig+0x200>)
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	220c      	movs	r2, #12
 8000c4a:	4013      	ands	r3, r2
 8000c4c:	d1f0      	bne.n	8000c30 <HAL_RCC_ClockConfig+0x160>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000c4e:	4b1f      	ldr	r3, [pc, #124]	; (8000ccc <HAL_RCC_ClockConfig+0x1fc>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	2201      	movs	r2, #1
 8000c54:	4013      	ands	r3, r2
 8000c56:	683a      	ldr	r2, [r7, #0]
 8000c58:	429a      	cmp	r2, r3
 8000c5a:	d211      	bcs.n	8000c80 <HAL_RCC_ClockConfig+0x1b0>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c5c:	4b1b      	ldr	r3, [pc, #108]	; (8000ccc <HAL_RCC_ClockConfig+0x1fc>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	2201      	movs	r2, #1
 8000c62:	4393      	bics	r3, r2
 8000c64:	0019      	movs	r1, r3
 8000c66:	4b19      	ldr	r3, [pc, #100]	; (8000ccc <HAL_RCC_ClockConfig+0x1fc>)
 8000c68:	683a      	ldr	r2, [r7, #0]
 8000c6a:	430a      	orrs	r2, r1
 8000c6c:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000c6e:	4b17      	ldr	r3, [pc, #92]	; (8000ccc <HAL_RCC_ClockConfig+0x1fc>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	2201      	movs	r2, #1
 8000c74:	4013      	ands	r3, r2
 8000c76:	683a      	ldr	r2, [r7, #0]
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	d001      	beq.n	8000c80 <HAL_RCC_ClockConfig+0x1b0>
    {
      return HAL_ERROR;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	e020      	b.n	8000cc2 <HAL_RCC_ClockConfig+0x1f2>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	2204      	movs	r2, #4
 8000c86:	4013      	ands	r3, r2
 8000c88:	d009      	beq.n	8000c9e <HAL_RCC_ClockConfig+0x1ce>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000c8a:	4b11      	ldr	r3, [pc, #68]	; (8000cd0 <HAL_RCC_ClockConfig+0x200>)
 8000c8c:	685b      	ldr	r3, [r3, #4]
 8000c8e:	4a12      	ldr	r2, [pc, #72]	; (8000cd8 <HAL_RCC_ClockConfig+0x208>)
 8000c90:	4013      	ands	r3, r2
 8000c92:	0019      	movs	r1, r3
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	68da      	ldr	r2, [r3, #12]
 8000c98:	4b0d      	ldr	r3, [pc, #52]	; (8000cd0 <HAL_RCC_ClockConfig+0x200>)
 8000c9a:	430a      	orrs	r2, r1
 8000c9c:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000c9e:	f000 f821 	bl	8000ce4 <HAL_RCC_GetSysClockFreq>
 8000ca2:	0001      	movs	r1, r0
 8000ca4:	4b0a      	ldr	r3, [pc, #40]	; (8000cd0 <HAL_RCC_ClockConfig+0x200>)
 8000ca6:	685b      	ldr	r3, [r3, #4]
 8000ca8:	091b      	lsrs	r3, r3, #4
 8000caa:	220f      	movs	r2, #15
 8000cac:	4013      	ands	r3, r2
 8000cae:	4a0b      	ldr	r2, [pc, #44]	; (8000cdc <HAL_RCC_ClockConfig+0x20c>)
 8000cb0:	5cd3      	ldrb	r3, [r2, r3]
 8000cb2:	000a      	movs	r2, r1
 8000cb4:	40da      	lsrs	r2, r3
 8000cb6:	4b0a      	ldr	r3, [pc, #40]	; (8000ce0 <HAL_RCC_ClockConfig+0x210>)
 8000cb8:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000cba:	2000      	movs	r0, #0
 8000cbc:	f7ff fac2 	bl	8000244 <HAL_InitTick>
  
  return HAL_OK;
 8000cc0:	2300      	movs	r3, #0
}
 8000cc2:	0018      	movs	r0, r3
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	b004      	add	sp, #16
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	46c0      	nop			; (mov r8, r8)
 8000ccc:	40022000 	.word	0x40022000
 8000cd0:	40021000 	.word	0x40021000
 8000cd4:	00001388 	.word	0x00001388
 8000cd8:	fffff8ff 	.word	0xfffff8ff
 8000cdc:	08001074 	.word	0x08001074
 8000ce0:	20000000 	.word	0x20000000

08000ce4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000ce4:	b590      	push	{r4, r7, lr}
 8000ce6:	b08f      	sub	sp, #60	; 0x3c
 8000ce8:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000cea:	2314      	movs	r3, #20
 8000cec:	18fb      	adds	r3, r7, r3
 8000cee:	4a37      	ldr	r2, [pc, #220]	; (8000dcc <HAL_RCC_GetSysClockFreq+0xe8>)
 8000cf0:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000cf2:	c313      	stmia	r3!, {r0, r1, r4}
 8000cf4:	6812      	ldr	r2, [r2, #0]
 8000cf6:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8000cf8:	1d3b      	adds	r3, r7, #4
 8000cfa:	4a35      	ldr	r2, [pc, #212]	; (8000dd0 <HAL_RCC_GetSysClockFreq+0xec>)
 8000cfc:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000cfe:	c313      	stmia	r3!, {r0, r1, r4}
 8000d00:	6812      	ldr	r2, [r2, #0]
 8000d02:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000d04:	2300      	movs	r3, #0
 8000d06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000d08:	2300      	movs	r3, #0
 8000d0a:	62bb      	str	r3, [r7, #40]	; 0x28
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	637b      	str	r3, [r7, #52]	; 0x34
 8000d10:	2300      	movs	r3, #0
 8000d12:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8000d14:	2300      	movs	r3, #0
 8000d16:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8000d18:	4b2e      	ldr	r3, [pc, #184]	; (8000dd4 <HAL_RCC_GetSysClockFreq+0xf0>)
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000d1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d20:	220c      	movs	r2, #12
 8000d22:	4013      	ands	r3, r2
 8000d24:	2b08      	cmp	r3, #8
 8000d26:	d006      	beq.n	8000d36 <HAL_RCC_GetSysClockFreq+0x52>
 8000d28:	2b0c      	cmp	r3, #12
 8000d2a:	d043      	beq.n	8000db4 <HAL_RCC_GetSysClockFreq+0xd0>
 8000d2c:	2b04      	cmp	r3, #4
 8000d2e:	d144      	bne.n	8000dba <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000d30:	4b29      	ldr	r3, [pc, #164]	; (8000dd8 <HAL_RCC_GetSysClockFreq+0xf4>)
 8000d32:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8000d34:	e044      	b.n	8000dc0 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000d36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d38:	0c9b      	lsrs	r3, r3, #18
 8000d3a:	220f      	movs	r2, #15
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	2214      	movs	r2, #20
 8000d40:	18ba      	adds	r2, r7, r2
 8000d42:	5cd3      	ldrb	r3, [r2, r3]
 8000d44:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000d46:	4b23      	ldr	r3, [pc, #140]	; (8000dd4 <HAL_RCC_GetSysClockFreq+0xf0>)
 8000d48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d4a:	220f      	movs	r2, #15
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	1d3a      	adds	r2, r7, #4
 8000d50:	5cd3      	ldrb	r3, [r2, r3]
 8000d52:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8000d54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000d56:	23c0      	movs	r3, #192	; 0xc0
 8000d58:	025b      	lsls	r3, r3, #9
 8000d5a:	401a      	ands	r2, r3
 8000d5c:	2380      	movs	r3, #128	; 0x80
 8000d5e:	025b      	lsls	r3, r3, #9
 8000d60:	429a      	cmp	r2, r3
 8000d62:	d109      	bne.n	8000d78 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8000d64:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000d66:	481c      	ldr	r0, [pc, #112]	; (8000dd8 <HAL_RCC_GetSysClockFreq+0xf4>)
 8000d68:	f7ff f9cc 	bl	8000104 <__udivsi3>
 8000d6c:	0003      	movs	r3, r0
 8000d6e:	001a      	movs	r2, r3
 8000d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d72:	4353      	muls	r3, r2
 8000d74:	637b      	str	r3, [r7, #52]	; 0x34
 8000d76:	e01a      	b.n	8000dae <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8000d78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000d7a:	23c0      	movs	r3, #192	; 0xc0
 8000d7c:	025b      	lsls	r3, r3, #9
 8000d7e:	401a      	ands	r2, r3
 8000d80:	23c0      	movs	r3, #192	; 0xc0
 8000d82:	025b      	lsls	r3, r3, #9
 8000d84:	429a      	cmp	r2, r3
 8000d86:	d109      	bne.n	8000d9c <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (HSI48_VALUE / prediv) * pllmul;
 8000d88:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000d8a:	4814      	ldr	r0, [pc, #80]	; (8000ddc <HAL_RCC_GetSysClockFreq+0xf8>)
 8000d8c:	f7ff f9ba 	bl	8000104 <__udivsi3>
 8000d90:	0003      	movs	r3, r0
 8000d92:	001a      	movs	r2, r3
 8000d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d96:	4353      	muls	r3, r2
 8000d98:	637b      	str	r3, [r7, #52]	; 0x34
 8000d9a:	e008      	b.n	8000dae <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8000d9c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000d9e:	480e      	ldr	r0, [pc, #56]	; (8000dd8 <HAL_RCC_GetSysClockFreq+0xf4>)
 8000da0:	f7ff f9b0 	bl	8000104 <__udivsi3>
 8000da4:	0003      	movs	r3, r0
 8000da6:	001a      	movs	r2, r3
 8000da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000daa:	4353      	muls	r3, r2
 8000dac:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
#endif
      }
      sysclockfreq = pllclk;
 8000dae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000db0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8000db2:	e005      	b.n	8000dc0 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8000db4:	4b09      	ldr	r3, [pc, #36]	; (8000ddc <HAL_RCC_GetSysClockFreq+0xf8>)
 8000db6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8000db8:	e002      	b.n	8000dc0 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000dba:	4b07      	ldr	r3, [pc, #28]	; (8000dd8 <HAL_RCC_GetSysClockFreq+0xf4>)
 8000dbc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8000dbe:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8000dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8000dc2:	0018      	movs	r0, r3
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	b00f      	add	sp, #60	; 0x3c
 8000dc8:	bd90      	pop	{r4, r7, pc}
 8000dca:	46c0      	nop			; (mov r8, r8)
 8000dcc:	08001054 	.word	0x08001054
 8000dd0:	08001064 	.word	0x08001064
 8000dd4:	40021000 	.word	0x40021000
 8000dd8:	007a1200 	.word	0x007a1200
 8000ddc:	02dc6c00 	.word	0x02dc6c00

08000de0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000de4:	4b02      	ldr	r3, [pc, #8]	; (8000df0 <HAL_RCC_GetHCLKFreq+0x10>)
 8000de6:	681b      	ldr	r3, [r3, #0]
}
 8000de8:	0018      	movs	r0, r3
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	46c0      	nop			; (mov r8, r8)
 8000df0:	20000000 	.word	0x20000000

08000df4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000df8:	f7ff fa10 	bl	800021c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dfc:	f000 f801 	bl	8000e02 <SystemClock_Config>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e00:	e7fe      	b.n	8000e00 <main+0xc>

08000e02 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e02:	b590      	push	{r4, r7, lr}
 8000e04:	b093      	sub	sp, #76	; 0x4c
 8000e06:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e08:	2414      	movs	r4, #20
 8000e0a:	193b      	adds	r3, r7, r4
 8000e0c:	0018      	movs	r0, r3
 8000e0e:	2334      	movs	r3, #52	; 0x34
 8000e10:	001a      	movs	r2, r3
 8000e12:	2100      	movs	r1, #0
 8000e14:	f000 f90a 	bl	800102c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e18:	1d3b      	adds	r3, r7, #4
 8000e1a:	0018      	movs	r0, r3
 8000e1c:	2310      	movs	r3, #16
 8000e1e:	001a      	movs	r2, r3
 8000e20:	2100      	movs	r1, #0
 8000e22:	f000 f903 	bl	800102c <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e26:	0021      	movs	r1, r4
 8000e28:	187b      	adds	r3, r7, r1
 8000e2a:	2202      	movs	r2, #2
 8000e2c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e2e:	187b      	adds	r3, r7, r1
 8000e30:	2201      	movs	r2, #1
 8000e32:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e34:	187b      	adds	r3, r7, r1
 8000e36:	2210      	movs	r2, #16
 8000e38:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e3a:	187b      	adds	r3, r7, r1
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e40:	187b      	adds	r3, r7, r1
 8000e42:	0018      	movs	r0, r3
 8000e44:	f7ff fae4 	bl	8000410 <HAL_RCC_OscConfig>
 8000e48:	1e03      	subs	r3, r0, #0
 8000e4a:	d001      	beq.n	8000e50 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 8000e4c:	f000 f819 	bl	8000e82 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e50:	1d3b      	adds	r3, r7, #4
 8000e52:	2207      	movs	r2, #7
 8000e54:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000e56:	1d3b      	adds	r3, r7, #4
 8000e58:	2200      	movs	r2, #0
 8000e5a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e5c:	1d3b      	adds	r3, r7, #4
 8000e5e:	2200      	movs	r2, #0
 8000e60:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e62:	1d3b      	adds	r3, r7, #4
 8000e64:	2200      	movs	r2, #0
 8000e66:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000e68:	1d3b      	adds	r3, r7, #4
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	0018      	movs	r0, r3
 8000e6e:	f7ff fe2f 	bl	8000ad0 <HAL_RCC_ClockConfig>
 8000e72:	1e03      	subs	r3, r0, #0
 8000e74:	d001      	beq.n	8000e7a <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000e76:	f000 f804 	bl	8000e82 <Error_Handler>
  }
}
 8000e7a:	46c0      	nop			; (mov r8, r8)
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	b013      	add	sp, #76	; 0x4c
 8000e80:	bd90      	pop	{r4, r7, pc}

08000e82 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e82:	b580      	push	{r7, lr}
 8000e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000e86:	46c0      	nop			; (mov r8, r8)
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}

08000e8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e92:	4b0f      	ldr	r3, [pc, #60]	; (8000ed0 <HAL_MspInit+0x44>)
 8000e94:	699a      	ldr	r2, [r3, #24]
 8000e96:	4b0e      	ldr	r3, [pc, #56]	; (8000ed0 <HAL_MspInit+0x44>)
 8000e98:	2101      	movs	r1, #1
 8000e9a:	430a      	orrs	r2, r1
 8000e9c:	619a      	str	r2, [r3, #24]
 8000e9e:	4b0c      	ldr	r3, [pc, #48]	; (8000ed0 <HAL_MspInit+0x44>)
 8000ea0:	699b      	ldr	r3, [r3, #24]
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	607b      	str	r3, [r7, #4]
 8000ea8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eaa:	4b09      	ldr	r3, [pc, #36]	; (8000ed0 <HAL_MspInit+0x44>)
 8000eac:	69da      	ldr	r2, [r3, #28]
 8000eae:	4b08      	ldr	r3, [pc, #32]	; (8000ed0 <HAL_MspInit+0x44>)
 8000eb0:	2180      	movs	r1, #128	; 0x80
 8000eb2:	0549      	lsls	r1, r1, #21
 8000eb4:	430a      	orrs	r2, r1
 8000eb6:	61da      	str	r2, [r3, #28]
 8000eb8:	4b05      	ldr	r3, [pc, #20]	; (8000ed0 <HAL_MspInit+0x44>)
 8000eba:	69da      	ldr	r2, [r3, #28]
 8000ebc:	2380      	movs	r3, #128	; 0x80
 8000ebe:	055b      	lsls	r3, r3, #21
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	603b      	str	r3, [r7, #0]
 8000ec4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ec6:	46c0      	nop			; (mov r8, r8)
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	b002      	add	sp, #8
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	46c0      	nop			; (mov r8, r8)
 8000ed0:	40021000 	.word	0x40021000

08000ed4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000ed8:	46c0      	nop			; (mov r8, r8)
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}

08000ede <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ede:	b580      	push	{r7, lr}
 8000ee0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ee2:	e7fe      	b.n	8000ee2 <HardFault_Handler+0x4>

08000ee4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000ee8:	46c0      	nop			; (mov r8, r8)
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}

08000eee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000eee:	b580      	push	{r7, lr}
 8000ef0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ef2:	46c0      	nop			; (mov r8, r8)
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000efc:	f7ff f9be 	bl	800027c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f00:	46c0      	nop			; (mov r8, r8)
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
	...

08000f08 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8000f0c:	4b1a      	ldr	r3, [pc, #104]	; (8000f78 <SystemInit+0x70>)
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	4b19      	ldr	r3, [pc, #100]	; (8000f78 <SystemInit+0x70>)
 8000f12:	2101      	movs	r1, #1
 8000f14:	430a      	orrs	r2, r1
 8000f16:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8000f18:	4b17      	ldr	r3, [pc, #92]	; (8000f78 <SystemInit+0x70>)
 8000f1a:	685a      	ldr	r2, [r3, #4]
 8000f1c:	4b16      	ldr	r3, [pc, #88]	; (8000f78 <SystemInit+0x70>)
 8000f1e:	4917      	ldr	r1, [pc, #92]	; (8000f7c <SystemInit+0x74>)
 8000f20:	400a      	ands	r2, r1
 8000f22:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8000f24:	4b14      	ldr	r3, [pc, #80]	; (8000f78 <SystemInit+0x70>)
 8000f26:	681a      	ldr	r2, [r3, #0]
 8000f28:	4b13      	ldr	r3, [pc, #76]	; (8000f78 <SystemInit+0x70>)
 8000f2a:	4915      	ldr	r1, [pc, #84]	; (8000f80 <SystemInit+0x78>)
 8000f2c:	400a      	ands	r2, r1
 8000f2e:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8000f30:	4b11      	ldr	r3, [pc, #68]	; (8000f78 <SystemInit+0x70>)
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	4b10      	ldr	r3, [pc, #64]	; (8000f78 <SystemInit+0x70>)
 8000f36:	4913      	ldr	r1, [pc, #76]	; (8000f84 <SystemInit+0x7c>)
 8000f38:	400a      	ands	r2, r1
 8000f3a:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8000f3c:	4b0e      	ldr	r3, [pc, #56]	; (8000f78 <SystemInit+0x70>)
 8000f3e:	685a      	ldr	r2, [r3, #4]
 8000f40:	4b0d      	ldr	r3, [pc, #52]	; (8000f78 <SystemInit+0x70>)
 8000f42:	4911      	ldr	r1, [pc, #68]	; (8000f88 <SystemInit+0x80>)
 8000f44:	400a      	ands	r2, r1
 8000f46:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8000f48:	4b0b      	ldr	r3, [pc, #44]	; (8000f78 <SystemInit+0x70>)
 8000f4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f4c:	4b0a      	ldr	r3, [pc, #40]	; (8000f78 <SystemInit+0x70>)
 8000f4e:	210f      	movs	r1, #15
 8000f50:	438a      	bics	r2, r1
 8000f52:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F071xB)
  /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFCEACU;
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
 8000f54:	4b08      	ldr	r3, [pc, #32]	; (8000f78 <SystemInit+0x70>)
 8000f56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f58:	4b07      	ldr	r3, [pc, #28]	; (8000f78 <SystemInit+0x70>)
 8000f5a:	490c      	ldr	r1, [pc, #48]	; (8000f8c <SystemInit+0x84>)
 8000f5c:	400a      	ands	r2, r1
 8000f5e:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8000f60:	4b05      	ldr	r3, [pc, #20]	; (8000f78 <SystemInit+0x70>)
 8000f62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f64:	4b04      	ldr	r3, [pc, #16]	; (8000f78 <SystemInit+0x70>)
 8000f66:	2101      	movs	r1, #1
 8000f68:	438a      	bics	r2, r1
 8000f6a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8000f6c:	4b02      	ldr	r3, [pc, #8]	; (8000f78 <SystemInit+0x70>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	609a      	str	r2, [r3, #8]

}
 8000f72:	46c0      	nop			; (mov r8, r8)
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	40021000 	.word	0x40021000
 8000f7c:	08ffb80c 	.word	0x08ffb80c
 8000f80:	fef6ffff 	.word	0xfef6ffff
 8000f84:	fffbffff 	.word	0xfffbffff
 8000f88:	ffc0ffff 	.word	0xffc0ffff
 8000f8c:	fff0feac 	.word	0xfff0feac

08000f90 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f90:	480d      	ldr	r0, [pc, #52]	; (8000fc8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f92:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f94:	480d      	ldr	r0, [pc, #52]	; (8000fcc <LoopForever+0x6>)
  ldr r1, =_edata
 8000f96:	490e      	ldr	r1, [pc, #56]	; (8000fd0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f98:	4a0e      	ldr	r2, [pc, #56]	; (8000fd4 <LoopForever+0xe>)
  movs r3, #0
 8000f9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f9c:	e002      	b.n	8000fa4 <LoopCopyDataInit>

08000f9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fa0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fa2:	3304      	adds	r3, #4

08000fa4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fa4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fa6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fa8:	d3f9      	bcc.n	8000f9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000faa:	4a0b      	ldr	r2, [pc, #44]	; (8000fd8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000fac:	4c0b      	ldr	r4, [pc, #44]	; (8000fdc <LoopForever+0x16>)
  movs r3, #0
 8000fae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fb0:	e001      	b.n	8000fb6 <LoopFillZerobss>

08000fb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fb4:	3204      	adds	r2, #4

08000fb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fb8:	d3fb      	bcc.n	8000fb2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000fba:	f7ff ffa5 	bl	8000f08 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000fbe:	f000 f811 	bl	8000fe4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000fc2:	f7ff ff17 	bl	8000df4 <main>

08000fc6 <LoopForever>:

LoopForever:
    b LoopForever
 8000fc6:	e7fe      	b.n	8000fc6 <LoopForever>
  ldr   r0, =_estack
 8000fc8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000fcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fd0:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000fd4:	0800108c 	.word	0x0800108c
  ldr r2, =_sbss
 8000fd8:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000fdc:	20000024 	.word	0x20000024

08000fe0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000fe0:	e7fe      	b.n	8000fe0 <ADC1_COMP_IRQHandler>
	...

08000fe4 <__libc_init_array>:
 8000fe4:	b570      	push	{r4, r5, r6, lr}
 8000fe6:	2600      	movs	r6, #0
 8000fe8:	4d0c      	ldr	r5, [pc, #48]	; (800101c <__libc_init_array+0x38>)
 8000fea:	4c0d      	ldr	r4, [pc, #52]	; (8001020 <__libc_init_array+0x3c>)
 8000fec:	1b64      	subs	r4, r4, r5
 8000fee:	10a4      	asrs	r4, r4, #2
 8000ff0:	42a6      	cmp	r6, r4
 8000ff2:	d109      	bne.n	8001008 <__libc_init_array+0x24>
 8000ff4:	2600      	movs	r6, #0
 8000ff6:	f000 f821 	bl	800103c <_init>
 8000ffa:	4d0a      	ldr	r5, [pc, #40]	; (8001024 <__libc_init_array+0x40>)
 8000ffc:	4c0a      	ldr	r4, [pc, #40]	; (8001028 <__libc_init_array+0x44>)
 8000ffe:	1b64      	subs	r4, r4, r5
 8001000:	10a4      	asrs	r4, r4, #2
 8001002:	42a6      	cmp	r6, r4
 8001004:	d105      	bne.n	8001012 <__libc_init_array+0x2e>
 8001006:	bd70      	pop	{r4, r5, r6, pc}
 8001008:	00b3      	lsls	r3, r6, #2
 800100a:	58eb      	ldr	r3, [r5, r3]
 800100c:	4798      	blx	r3
 800100e:	3601      	adds	r6, #1
 8001010:	e7ee      	b.n	8000ff0 <__libc_init_array+0xc>
 8001012:	00b3      	lsls	r3, r6, #2
 8001014:	58eb      	ldr	r3, [r5, r3]
 8001016:	4798      	blx	r3
 8001018:	3601      	adds	r6, #1
 800101a:	e7f2      	b.n	8001002 <__libc_init_array+0x1e>
 800101c:	08001084 	.word	0x08001084
 8001020:	08001084 	.word	0x08001084
 8001024:	08001084 	.word	0x08001084
 8001028:	08001088 	.word	0x08001088

0800102c <memset>:
 800102c:	0003      	movs	r3, r0
 800102e:	1812      	adds	r2, r2, r0
 8001030:	4293      	cmp	r3, r2
 8001032:	d100      	bne.n	8001036 <memset+0xa>
 8001034:	4770      	bx	lr
 8001036:	7019      	strb	r1, [r3, #0]
 8001038:	3301      	adds	r3, #1
 800103a:	e7f9      	b.n	8001030 <memset+0x4>

0800103c <_init>:
 800103c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800103e:	46c0      	nop			; (mov r8, r8)
 8001040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001042:	bc08      	pop	{r3}
 8001044:	469e      	mov	lr, r3
 8001046:	4770      	bx	lr

08001048 <_fini>:
 8001048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800104a:	46c0      	nop			; (mov r8, r8)
 800104c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800104e:	bc08      	pop	{r3}
 8001050:	469e      	mov	lr, r3
 8001052:	4770      	bx	lr
