#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Oct 20 03:36:08 2019
# Process ID: 22374
# Current directory: /home/alpha/Documents/FPGA/project_1/project_1.runs/synth_1
# Command line: vivado -log Full_Adder_4bit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Full_Adder_4bit.tcl
# Log file: /home/alpha/Documents/FPGA/project_1/project_1.runs/synth_1/Full_Adder_4bit.vds
# Journal file: /home/alpha/Documents/FPGA/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Full_Adder_4bit.tcl -notrace
