[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running Synthesis...
[INFO]: Running Single-Corner Static Timing Analysis...
[INFO]: Running Initial Floorplanning...
[WARNING]: Current core area is too small for a power grid. The power grid will be minimized.
[INFO]: Extracting core dimensions...
[INFO]: Set CORE_WIDTH to 163.76, CORE_HEIGHT to 163.2.
[INFO]: Running IO Placement...
[INFO]: Running Tap/Decap Insertion...
[INFO]: Power planning with power {VPWR} and ground {VGND}...
[INFO]: Generating PDN...
[INFO]: Running Global Placement...
[INFO]: Running Placement Resizer Design Optimizations...
[INFO]: Writing Verilog...
[INFO]: Running Detailed Placement...
[INFO]: Running Clock Tree Synthesis...
[INFO]: Writing Verilog...
[INFO]: Running Placement Resizer Timing Optimizations...
[INFO]: Writing Verilog...
[INFO]: Routing...
[INFO]: Running Global Routing Resizer Timing Optimizations...
[INFO]: Writing Verilog...
[INFO]: Running Detailed Placement...
[INFO]: Running Global Routing...
[INFO]: Starting FastRoute Antenna Repair Iterations...
[INFO]: Running Fill Insertion...
[INFO]: Writing Verilog...
[INFO]: Running Detailed Routing...
[INFO]: No DRC violations after detailed routing.
[INFO]: Writing Verilog...
[INFO]: Running parasitics-based static timing analysis...
[INFO]: Running SPEF Extraction at the min process corner...
[INFO]: Running Multi-Corner Static Timing Analysis at the min process corner...
[INFO]: Running SPEF Extraction at the max process corner...
[INFO]: Running Multi-Corner Static Timing Analysis at the max process corner...
[INFO]: Running SPEF Extraction at the nom process corner...
[INFO]: Running Single-Corner Static Timing Analysis at the nom process corner...
[INFO]: Running Multi-Corner Static Timing Analysis at the nom process corner...
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDS-II with Magic...
[INFO]: Generating MAGLEF views...
