
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.098657                       # Number of seconds simulated
sim_ticks                                1098657275500                       # Number of ticks simulated
final_tick                               1098657275500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 481655                       # Simulator instruction rate (inst/s)
host_op_rate                                   703650                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1058347233                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658548                       # Number of bytes of host memory used
host_seconds                                  1038.09                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     730450447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1098657275500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           57856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        31511360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31569216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        57856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         57856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17910848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17910848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           984730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              986538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        559714                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             559714                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              52661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           28681701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              28734362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         52661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            52661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        16302489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16302489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        16302489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             52661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          28681701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             45036851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      986538                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     559714                       # Number of write requests accepted
system.mem_ctrls.readBursts                    986538                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   559714                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               63114176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   24256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                31632832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31569216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17910848                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    379                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 65434                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             64468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             62480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             61032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             60464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             59662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             62122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             61190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             58796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             57853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            61079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            62675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            63511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            62863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            63684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            64131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             31247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             29956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             30276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             30189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32272                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1098654030500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                986538                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               559714                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  969702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  28788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  28785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       750128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    126.307702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.232467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   162.266547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       531290     70.83%     70.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       140402     18.72%     89.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        29831      3.98%     93.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11906      1.59%     95.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16364      2.18%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4704      0.63%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1678      0.22%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1089      0.15%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12864      1.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       750128                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.985513                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.513461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    279.984521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        28770     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            5      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            5      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28784                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.171449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.144015                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.963981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11309     39.29%     39.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1251      4.35%     43.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16204     56.30%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28784                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  26042204250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             44532685500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 4930795000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26407.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45157.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        57.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        28.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     28.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.43                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   530518                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  199775                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                40.42                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     710527.15                       # Average gap between requests
system.mem_ctrls.pageHitRate                    49.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2650082400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1408548405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3509788380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1267494300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         42575498160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          24815349570                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1593291360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    144720147720                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     43088240160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     150424286295                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           416059655790                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            378.698311                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1040070485000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   2233984750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   18053290000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 610495325750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 112207662750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   38296844750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 317370167500                       # Time in different power states
system.mem_ctrls_1.actEnergy               2705838660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1438187355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3531386880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1312558560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         42407701440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          25026234750                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1597152480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    143276642100                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     43376916480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     150876836880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           415560318735                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            378.243811                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1039554031000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   2242152750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   17982112000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 612427912750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 112959951500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   38840764750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 314204381750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1098657275500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1098657275500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1098657275500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1098657275500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1098657275500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2197314551                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     730450447                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688906                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    663                       # Number of float alu accesses
system.cpu.num_func_calls                     1453961                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770496                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688906                       # number of integer instructions
system.cpu.num_fp_insts                           663                       # number of float instructions
system.cpu.num_int_register_reads          1698743411                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892950                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1009                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 429                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840559                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245121                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985461                       # number of memory refs
system.cpu.num_load_insts                   225946751                       # Number of load instructions
system.cpu.num_store_insts                   70038710                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2197314551                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843296                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94740      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349067     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     398      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946751     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038710      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450447                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1098657275500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2684590                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2042.162501                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293298836                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2686638                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            109.169466                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3852955500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2042.162501                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997150                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997150                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1769                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1186628534                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1186628534                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1098657275500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    224004516                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224004516                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69294320                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69294320                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293298836                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293298836                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293298836                       # number of overall hits
system.cpu.dcache.overall_hits::total       293298836                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1925862                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1925862                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       744392                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       744392                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2670254                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2670254                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2686638                       # number of overall misses
system.cpu.dcache.overall_misses::total       2686638                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  68569420000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  68569420000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  49211530000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  49211530000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 117780950000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 117780950000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 117780950000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 117780950000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969090                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985474                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985474                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008524                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008524                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010628                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010628                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.009022                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009022                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.009077                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009077                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 35604.534489                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35604.534489                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 66109.697579                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66109.697579                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 44108.519264                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44108.519264                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 43839.531042                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43839.531042                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3005                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   200.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1215471                       # number of writebacks
system.cpu.dcache.writebacks::total           1215471                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1925862                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1925862                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       744392                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       744392                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2670254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2670254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2686638                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2686638                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  66643558000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  66643558000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  48467138000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  48467138000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1370968000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1370968000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 115110696000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 115110696000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 116481664000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 116481664000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008524                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008524                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010628                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010628                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.009022                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009022                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.009077                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009077                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 34604.534489                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34604.534489                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 65109.697579                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65109.697579                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 83677.246094                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83677.246094                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 43108.519264                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43108.519264                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 43355.920671                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43355.920671                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1098657275500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1098657275500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1098657275500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               191                       # number of replacements
system.cpu.icache.tags.tagsinuse          1146.519696                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396052                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1810                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          379776.824309                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1146.519696                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.559824                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.559824                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1619                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1555                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.790527                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2749593258                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2749593258                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1098657275500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    687396052                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396052                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396052                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396052                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396052                       # number of overall hits
system.cpu.icache.overall_hits::total       687396052                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1810                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1810                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1810                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1810                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1810                       # number of overall misses
system.cpu.icache.overall_misses::total          1810                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    163612000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    163612000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    163612000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    163612000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    163612000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    163612000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397862                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397862                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397862                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397862                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 90393.370166                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 90393.370166                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 90393.370166                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 90393.370166                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 90393.370166                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 90393.370166                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          191                       # number of writebacks
system.cpu.icache.writebacks::total               191                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1810                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1810                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1810                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1810                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1810                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1810                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    161802000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    161802000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    161802000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    161802000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    161802000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    161802000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 89393.370166                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89393.370166                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 89393.370166                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89393.370166                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 89393.370166                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89393.370166                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1098657275500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1098657275500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1098657275500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    954421                       # number of replacements
system.l2.tags.tagsinuse                 32638.066188                       # Cycle average of tags in use
system.l2.tags.total_refs                     4385955                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    987189                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.442873                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                5516293000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       40.118989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         80.791581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      32517.155618                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.002466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.992345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996035                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          491                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32220                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  22480101                       # Number of tag accesses
system.l2.tags.data_accesses                 22480101                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1098657275500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1215471                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1215471                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          191                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              191                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             270134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                270134                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1431774                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1431774                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     2                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1701908                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1701910                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    2                       # number of overall hits
system.l2.overall_hits::cpu.data              1701908                       # number of overall hits
system.l2.overall_hits::total                 1701910                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           474258                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              474258                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1808                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1808                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       510472                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          510472                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1808                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              984730                       # number of demand (read+write) misses
system.l2.demand_misses::total                 986538                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1808                       # number of overall misses
system.l2.overall_misses::cpu.data             984730                       # number of overall misses
system.l2.overall_misses::total                986538                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  44514143000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   44514143000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    159065000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    159065000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  50067530000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  50067530000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     159065000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   94581673000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      94740738000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    159065000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  94581673000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     94740738000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1215471                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1215471                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          191                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          191                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         744392                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            744392                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1810                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1810                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1942246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1942246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1810                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2686638                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2688448                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1810                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2686638                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2688448                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.637108                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.637108                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998895                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998895                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.262826                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.262826                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998895                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.366529                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.366954                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998895                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.366529                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.366954                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 93860.605409                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93860.605409                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 87978.429204                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87978.429204                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 98080.854582                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98080.854582                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 87978.429204                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 96048.331015                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96033.541536                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 87978.429204                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 96048.331015                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96033.541536                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               559714                       # number of writebacks
system.l2.writebacks::total                    559714                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           84                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            84                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       474258                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         474258                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1808                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1808                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       510472                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       510472                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         984730                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            986538                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        984730                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           986538                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  39771563000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  39771563000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    140985000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    140985000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  44962810000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  44962810000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    140985000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  84734373000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  84875358000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    140985000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  84734373000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  84875358000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.637108                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.637108                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998895                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998895                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.262826                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.262826                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.366529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.366954                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.366529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.366954                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 83860.605409                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83860.605409                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 77978.429204                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77978.429204                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 88080.854582                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88080.854582                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 77978.429204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 86048.331015                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86033.541536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 77978.429204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 86048.331015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86033.541536                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1939194                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       952656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1098657275500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             512280                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       559714                       # Transaction distribution
system.membus.trans_dist::CleanEvict           392942                       # Transaction distribution
system.membus.trans_dist::ReadExReq            474258                       # Transaction distribution
system.membus.trans_dist::ReadExResp           474258                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        512280                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2925732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2925732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2925732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     49480064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     49480064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                49480064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            986538                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  986538    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              986538                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3058631000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3351278500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      5373229                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2684781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1849                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1849                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1098657275500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1944056                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1775185                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          191                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1863826                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           744392                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          744392                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1810                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1942246                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8057866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8061677                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        64032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    124867488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              124931520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          954421                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17910848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3642869                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000508                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022530                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3641019     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1850      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3642869                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3294445500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1810000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2686638000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
