// Seed: 117656761
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    input tri id_3,
    input supply1 id_4,
    output tri id_5,
    input supply0 id_6,
    input wand id_7,
    output wand id_8,
    input supply0 id_9,
    input wire id_10,
    output wor id_11,
    input tri0 id_12,
    input wand id_13,
    output tri0 id_14,
    output wand id_15,
    input supply0 id_16,
    input supply0 id_17,
    input supply1 id_18,
    input tri1 id_19,
    input uwire id_20,
    input uwire id_21,
    output tri0 id_22
);
  assign id_22 = -1;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    input wor id_2,
    output tri1 id_3,
    input uwire id_4,
    input tri0 id_5,
    output uwire id_6,
    output wand id_7,
    input supply1 id_8,
    input supply1 id_9,
    input supply1 id_10,
    input wand id_11,
    input tri0 id_12,
    output tri1 id_13,
    input wire id_14,
    input uwire id_15,
    input tri1 id_16
);
  parameter id_18 = 1;
  parameter id_19 = id_18 | id_18;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_12,
      id_5,
      id_0,
      id_3,
      id_4,
      id_9,
      id_3,
      id_2,
      id_14,
      id_13,
      id_10,
      id_10,
      id_6,
      id_1,
      id_16,
      id_12,
      id_11,
      id_8,
      id_14,
      id_16,
      id_3
  );
  assign modCall_1.id_5 = 0;
  wire id_20;
  ;
  logic id_21;
  tri   id_22 = id_20 + id_8;
endmodule
