<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › i82593.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>i82593.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Definitions for Intel 82593 CSMA/CD Core LAN Controller</span>
<span class="cm"> * The definitions are taken from the 1992 users manual with Intel</span>
<span class="cm"> * order number 297125-001.</span>
<span class="cm"> *</span>
<span class="cm"> * /usr/src/pc/RCS/i82593.h,v 1.1 1996/07/17 15:23:12 root Exp</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 1994, Anders Klemets &lt;klemets@it.kth.se&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * HISTORY</span>
<span class="cm"> * i82593.h,v</span>
<span class="cm"> * Revision 1.4  2005/11/4  09:15:00  baroniunas</span>
<span class="cm"> * Modified copyright with permission of author as follows:</span>
<span class="cm"> *</span>
<span class="cm"> *   &quot;If I82539.H is the only file with my copyright statement</span>
<span class="cm"> *    that is included in the Source Forge project, then you have</span>
<span class="cm"> *    my approval to change the copyright statement to be a GPL</span>
<span class="cm"> *    license, in the way you proposed on October 10.&quot;</span>
<span class="cm"> *</span>
<span class="cm"> * Revision 1.1  1996/07/17 15:23:12  root</span>
<span class="cm"> * Initial revision</span>
<span class="cm"> *</span>
<span class="cm"> * Revision 1.3  1995/04/05  15:13:58  adj</span>
<span class="cm"> * Initial alpha release</span>
<span class="cm"> *</span>
<span class="cm"> * Revision 1.2  1994/06/16  23:57:31  klemets</span>
<span class="cm"> * Mirrored all the fields in the configuration block.</span>
<span class="cm"> *</span>
<span class="cm"> * Revision 1.1  1994/06/02  20:25:34  klemets</span>
<span class="cm"> * Initial revision</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#ifndef	_I82593_H</span>
<span class="cp">#define	_I82593_H</span>

<span class="cm">/* Intel 82593 CSMA/CD Core LAN Controller */</span>

<span class="cm">/* Port 0 Command Register definitions */</span>

<span class="cm">/* Execution operations */</span>
<span class="cp">#define OP0_NOP			0	</span><span class="cm">/* CHNL = 0 */</span><span class="cp"></span>
<span class="cp">#define OP0_SWIT_TO_PORT_1	0	</span><span class="cm">/* CHNL = 1 */</span><span class="cp"></span>
<span class="cp">#define OP0_IA_SETUP		1</span>
<span class="cp">#define OP0_CONFIGURE		2</span>
<span class="cp">#define OP0_MC_SETUP		3</span>
<span class="cp">#define OP0_TRANSMIT		4</span>
<span class="cp">#define OP0_TDR			5</span>
<span class="cp">#define OP0_DUMP		6</span>
<span class="cp">#define OP0_DIAGNOSE		7</span>
<span class="cp">#define OP0_TRANSMIT_NO_CRC	9</span>
<span class="cp">#define OP0_RETRANSMIT		12</span>
<span class="cp">#define OP0_ABORT		13</span>
<span class="cm">/* Reception operations */</span>
<span class="cp">#define OP0_RCV_ENABLE		8</span>
<span class="cp">#define OP0_RCV_DISABLE		10</span>
<span class="cp">#define OP0_STOP_RCV		11</span>
<span class="cm">/* Status pointer control operations */</span>
<span class="cp">#define OP0_FIX_PTR		15	</span><span class="cm">/* CHNL = 1 */</span><span class="cp"></span>
<span class="cp">#define OP0_RLS_PTR		15	</span><span class="cm">/* CHNL = 0 */</span><span class="cp"></span>
<span class="cp">#define OP0_RESET		14</span>

<span class="cp">#define CR0_CHNL		(1 &lt;&lt; 4)	</span><span class="cm">/* 0=Channel 0, 1=Channel 1 */</span><span class="cp"></span>
<span class="cp">#define CR0_STATUS_0		0x00</span>
<span class="cp">#define CR0_STATUS_1		0x20</span>
<span class="cp">#define CR0_STATUS_2		0x40</span>
<span class="cp">#define CR0_STATUS_3		0x60</span>
<span class="cp">#define CR0_INT_ACK		(1 &lt;&lt; 7)	</span><span class="cm">/* 0=No ack, 1=acknowledge */</span><span class="cp"></span>

<span class="cm">/* Port 0 Status Register definitions */</span>

<span class="cp">#define SR0_NO_RESULT		0		</span><span class="cm">/* dummy */</span><span class="cp"></span>
<span class="cp">#define SR0_EVENT_MASK		0x0f</span>
<span class="cp">#define SR0_IA_SETUP_DONE	1</span>
<span class="cp">#define SR0_CONFIGURE_DONE	2</span>
<span class="cp">#define SR0_MC_SETUP_DONE	3</span>
<span class="cp">#define SR0_TRANSMIT_DONE	4</span>
<span class="cp">#define SR0_TDR_DONE		5</span>
<span class="cp">#define SR0_DUMP_DONE		6</span>
<span class="cp">#define SR0_DIAGNOSE_PASSED	7</span>
<span class="cp">#define SR0_TRANSMIT_NO_CRC_DONE 9</span>
<span class="cp">#define SR0_RETRANSMIT_DONE	12</span>
<span class="cp">#define SR0_EXECUTION_ABORTED	13</span>
<span class="cp">#define SR0_END_OF_FRAME	8</span>
<span class="cp">#define SR0_RECEPTION_ABORTED	10</span>
<span class="cp">#define SR0_DIAGNOSE_FAILED	15</span>
<span class="cp">#define SR0_STOP_REG_HIT	11</span>

<span class="cp">#define SR0_CHNL		(1 &lt;&lt; 4)</span>
<span class="cp">#define SR0_EXECUTION		(1 &lt;&lt; 5)</span>
<span class="cp">#define SR0_RECEPTION		(1 &lt;&lt; 6)</span>
<span class="cp">#define SR0_INTERRUPT		(1 &lt;&lt; 7)</span>
<span class="cp">#define SR0_BOTH_RX_TX		(SR0_EXECUTION | SR0_RECEPTION)</span>

<span class="cp">#define SR3_EXEC_STATE_MASK	0x03</span>
<span class="cp">#define SR3_EXEC_IDLE		0</span>
<span class="cp">#define SR3_TX_ABORT_IN_PROGRESS 1</span>
<span class="cp">#define SR3_EXEC_ACTIVE		2</span>
<span class="cp">#define SR3_ABORT_IN_PROGRESS	3</span>
<span class="cp">#define SR3_EXEC_CHNL		(1 &lt;&lt; 2)</span>
<span class="cp">#define SR3_STP_ON_NO_RSRC	(1 &lt;&lt; 3)</span>
<span class="cp">#define SR3_RCVING_NO_RSRC	(1 &lt;&lt; 4)</span>
<span class="cp">#define SR3_RCV_STATE_MASK	0x60</span>
<span class="cp">#define SR3_RCV_IDLE		0x00</span>
<span class="cp">#define SR3_RCV_READY		0x20</span>
<span class="cp">#define SR3_RCV_ACTIVE		0x40</span>
<span class="cp">#define SR3_RCV_STOP_IN_PROG	0x60</span>
<span class="cp">#define SR3_RCV_CHNL		(1 &lt;&lt; 7)</span>

<span class="cm">/* Port 1 Command Register definitions */</span>

<span class="cp">#define OP1_NOP			0</span>
<span class="cp">#define OP1_SWIT_TO_PORT_0	1</span>
<span class="cp">#define OP1_INT_DISABLE		2</span>
<span class="cp">#define OP1_INT_ENABLE		3</span>
<span class="cp">#define OP1_SET_TS		5</span>
<span class="cp">#define OP1_RST_TS		7</span>
<span class="cp">#define OP1_POWER_DOWN		8</span>
<span class="cp">#define OP1_RESET_RING_MNGMT	11</span>
<span class="cp">#define OP1_RESET		14</span>
<span class="cp">#define OP1_SEL_RST		15</span>

<span class="cp">#define CR1_STATUS_4		0x00</span>
<span class="cp">#define CR1_STATUS_5		0x20</span>
<span class="cp">#define CR1_STATUS_6		0x40</span>
<span class="cp">#define CR1_STOP_REG_UPDATE	(1 &lt;&lt; 7)</span>

<span class="cm">/* Receive frame status bits */</span>

<span class="cp">#define	RX_RCLD			(1 &lt;&lt; 0)</span>
<span class="cp">#define RX_IA_MATCH		(1 &lt;&lt; 1)</span>
<span class="cp">#define	RX_NO_AD_MATCH		(1 &lt;&lt; 2)</span>
<span class="cp">#define RX_NO_SFD		(1 &lt;&lt; 3)</span>
<span class="cp">#define RX_SRT_FRM		(1 &lt;&lt; 7)</span>
<span class="cp">#define RX_OVRRUN		(1 &lt;&lt; 8)</span>
<span class="cp">#define RX_ALG_ERR		(1 &lt;&lt; 10)</span>
<span class="cp">#define RX_CRC_ERR		(1 &lt;&lt; 11)</span>
<span class="cp">#define RX_LEN_ERR		(1 &lt;&lt; 12)</span>
<span class="cp">#define RX_RCV_OK		(1 &lt;&lt; 13)</span>
<span class="cp">#define RX_TYP_LEN		(1 &lt;&lt; 15)</span>

<span class="cm">/* Transmit status bits */</span>

<span class="cp">#define TX_NCOL_MASK		0x0f</span>
<span class="cp">#define TX_FRTL			(1 &lt;&lt; 4)</span>
<span class="cp">#define TX_MAX_COL		(1 &lt;&lt; 5)</span>
<span class="cp">#define TX_HRT_BEAT		(1 &lt;&lt; 6)</span>
<span class="cp">#define TX_DEFER		(1 &lt;&lt; 7)</span>
<span class="cp">#define TX_UND_RUN		(1 &lt;&lt; 8)</span>
<span class="cp">#define TX_LOST_CTS		(1 &lt;&lt; 9)</span>
<span class="cp">#define TX_LOST_CRS		(1 &lt;&lt; 10)</span>
<span class="cp">#define TX_LTCOL		(1 &lt;&lt; 11)</span>
<span class="cp">#define TX_OK			(1 &lt;&lt; 13)</span>
<span class="cp">#define TX_COLL			(1 &lt;&lt; 15)</span>

<span class="k">struct</span> <span class="n">i82593_conf_block</span> <span class="p">{</span>
  <span class="n">u_char</span> <span class="n">fifo_limit</span> <span class="o">:</span> <span class="mi">4</span><span class="p">,</span>
  	 <span class="n">forgnesi</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
  	 <span class="n">fifo_32</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
  	 <span class="n">d6mod</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
  	 <span class="n">throttle_enb</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="n">u_char</span> <span class="n">throttle</span>   <span class="o">:</span> <span class="mi">6</span><span class="p">,</span>
	 <span class="n">cntrxint</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
	 <span class="n">contin</span>	    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="n">u_char</span> <span class="n">addr_len</span>   <span class="o">:</span> <span class="mi">3</span><span class="p">,</span>
  	 <span class="n">acloc</span> 	    <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
 	 <span class="n">preamb_len</span> <span class="o">:</span> <span class="mi">2</span><span class="p">,</span>
  	 <span class="n">loopback</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="n">u_char</span> <span class="n">lin_prio</span>   <span class="o">:</span> <span class="mi">3</span><span class="p">,</span>
	 <span class="n">tbofstop</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
	 <span class="n">exp_prio</span>   <span class="o">:</span> <span class="mi">3</span><span class="p">,</span>
	 <span class="n">bof_met</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="n">u_char</span>	    <span class="o">:</span> <span class="mi">4</span><span class="p">,</span>
	 <span class="n">ifrm_spc</span>   <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="n">u_char</span>	    <span class="o">:</span> <span class="mi">5</span><span class="p">,</span>
	 <span class="n">slottim_low</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="n">u_char</span> <span class="n">slottim_hi</span> <span class="o">:</span> <span class="mi">3</span><span class="p">,</span>
		    <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
	 <span class="n">max_retr</span>   <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="n">u_char</span> <span class="n">prmisc</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
	 <span class="n">bc_dis</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
  		    <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
	 <span class="n">crs_1</span>	    <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
	 <span class="n">nocrc_ins</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
	 <span class="n">crc_1632</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
  	 	    <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
  	 <span class="n">crs_cdt</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="n">u_char</span> <span class="n">cs_filter</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">,</span>
	 <span class="n">crs_src</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
	 <span class="n">cd_filter</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">,</span>
		    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="n">u_char</span>	    <span class="o">:</span> <span class="mi">2</span><span class="p">,</span>
  	 <span class="n">min_fr_len</span> <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
  <span class="n">u_char</span> <span class="n">lng_typ</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
	 <span class="n">lng_fld</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
	 <span class="n">rxcrc_xf</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
	 <span class="n">artx</span>	    <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
	 <span class="n">sarec</span>	    <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
	 <span class="n">tx_jabber</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>	<span class="cm">/* why is this called max_len in the manual? */</span>
	 <span class="n">hash_1</span>	    <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
  	 <span class="n">lbpkpol</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="n">u_char</span>	    <span class="o">:</span> <span class="mi">6</span><span class="p">,</span>
  	 <span class="n">fdx</span>	    <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
  	  	    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="n">u_char</span> <span class="n">dummy_6</span>    <span class="o">:</span> <span class="mi">6</span><span class="p">,</span>	<span class="cm">/* supposed to be ones */</span>
  	 <span class="n">mult_ia</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
  	 <span class="n">dis_bof</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="n">u_char</span> <span class="n">dummy_1</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>	<span class="cm">/* supposed to be one */</span>
	 <span class="n">tx_ifs_retrig</span> <span class="o">:</span> <span class="mi">2</span><span class="p">,</span>
	 <span class="n">mc_all</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
	 <span class="n">rcv_mon</span>    <span class="o">:</span> <span class="mi">2</span><span class="p">,</span>
	 <span class="n">frag_acpt</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
  	 <span class="n">tstrttrs</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="n">u_char</span> <span class="n">fretx</span>	    <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
	 <span class="n">runt_eop</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
	 <span class="n">hw_sw_pin</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
	 <span class="n">big_endn</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
	 <span class="n">syncrqs</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
	 <span class="n">sttlen</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
	 <span class="n">tx_eop</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
  	 <span class="n">rx_eop</span>	    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="n">u_char</span> <span class="n">rbuf_size</span>  <span class="o">:</span> <span class="mi">5</span><span class="p">,</span>
	 <span class="n">rcvstop</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">,</span>
  	 	    <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define I82593_MAX_MULTICAST_ADDRESSES	128	</span><span class="cm">/* Hardware hashed filter */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _I82593_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
