digraph "0_linux_0625b4ba1a5d4703c7fb01c497bd6c156908af00@pointer" {
"1000332" [label="(Call,MLX5_CAP_ETH(dev->mdev, scatter_fcs))"];
"1000326" [label="(Call,MLX5_CAP_GEN(dev->mdev, eth_net_offloads))"];
"1000331" [label="(Call,!MLX5_CAP_ETH(dev->mdev, scatter_fcs))"];
"1000324" [label="(Call,!MLX5_CAP_GEN(dev->mdev, eth_net_offloads) ||\n\t\t    !MLX5_CAP_ETH(dev->mdev, scatter_fcs))"];
"1000371" [label="(Call,MLX5_CAP_GEN(dev->mdev, eth_net_offloads))"];
"1000370" [label="(Call,MLX5_CAP_GEN(dev->mdev, eth_net_offloads) &&\n\t\t      MLX5_CAP_ETH(dev->mdev, vlan_cap))"];
"1000369" [label="(Call,!(MLX5_CAP_GEN(dev->mdev, eth_net_offloads) &&\n\t\t      MLX5_CAP_ETH(dev->mdev, vlan_cap)))"];
"1000368" [label="(Call,!(MLX5_CAP_GEN(dev->mdev, eth_net_offloads) &&\n\t\t      MLX5_CAP_ETH(dev->mdev, vlan_cap)) ||\n\t\t    (init_attr->qp_type != IB_QPT_RAW_PACKET))"];
"1000376" [label="(Call,MLX5_CAP_ETH(dev->mdev, vlan_cap))"];
"1000502" [label="(Call,MLX5_CAP_GEN(dev->mdev, port_type))"];
"1000501" [label="(Call,MLX5_CAP_GEN(dev->mdev, port_type) !=\n\t\t\t     MLX5_CAP_PORT_TYPE_IB)"];
"1000500" [label="(Call,(MLX5_CAP_GEN(dev->mdev, port_type) !=\n\t\t\t     MLX5_CAP_PORT_TYPE_IB) ||\n\t\t\t    !mlx5_get_flow_namespace(dev->mdev, MLX5_FLOW_NAMESPACE_BYPASS))"];
"1000494" [label="(Call,init_attr->qp_type != IB_QPT_UD ||\n\t\t\t    (MLX5_CAP_GEN(dev->mdev, port_type) !=\n\t\t\t     MLX5_CAP_PORT_TYPE_IB) ||\n\t\t\t    !mlx5_get_flow_namespace(dev->mdev, MLX5_FLOW_NAMESPACE_BYPASS))"];
"1000509" [label="(Call,mlx5_get_flow_namespace(dev->mdev, MLX5_FLOW_NAMESPACE_BYPASS))"];
"1000508" [label="(Call,!mlx5_get_flow_namespace(dev->mdev, MLX5_FLOW_NAMESPACE_BYPASS))"];
"1001217" [label="(Call,MLX5_CAP_GEN(dev->mdev, end_pad))"];
"1001216" [label="(Call,!MLX5_CAP_GEN(dev->mdev, end_pad))"];
"1001305" [label="(Call,mlx5_core_create_qp(dev->mdev, &base->mqp, in, inlen))"];
"1001303" [label="(Call,err = mlx5_core_create_qp(dev->mdev, &base->mqp, in, inlen))"];
"1001426" [label="(Return,return err;)"];
"1001322" [label="(Call,kvfree(in))"];
"1001424" [label="(Call,kvfree(in))"];
"1001313" [label="(Identifier,in)"];
"1000508" [label="(Call,!mlx5_get_flow_namespace(dev->mdev, MLX5_FLOW_NAMESPACE_BYPASS))"];
"1000761" [label="(Call,MLX5_ADDR_OF(create_qp_in, in, qpc))"];
"1000331" [label="(Call,!MLX5_CAP_ETH(dev->mdev, scatter_fcs))"];
"1000388" [label="(Identifier,EOPNOTSUPP)"];
"1000506" [label="(Identifier,port_type)"];
"1000513" [label="(Identifier,MLX5_FLOW_NAMESPACE_BYPASS)"];
"1000391" [label="(Identifier,qp)"];
"1000516" [label="(Identifier,dev)"];
"1000371" [label="(Call,MLX5_CAP_GEN(dev->mdev, eth_net_offloads))"];
"1000502" [label="(Call,MLX5_CAP_GEN(dev->mdev, port_type))"];
"1001305" [label="(Call,mlx5_core_create_qp(dev->mdev, &base->mqp, in, inlen))"];
"1001235" [label="(Identifier,init_attr)"];
"1000370" [label="(Call,MLX5_CAP_GEN(dev->mdev, eth_net_offloads) &&\n\t\t      MLX5_CAP_ETH(dev->mdev, vlan_cap))"];
"1001293" [label="(Call,err = create_raw_packet_qp(dev, qp, in, inlen, pd))"];
"1001217" [label="(Call,MLX5_CAP_GEN(dev->mdev, end_pad))"];
"1000324" [label="(Call,!MLX5_CAP_GEN(dev->mdev, eth_net_offloads) ||\n\t\t    !MLX5_CAP_ETH(dev->mdev, scatter_fcs))"];
"1001303" [label="(Call,err = mlx5_core_create_qp(dev->mdev, &base->mqp, in, inlen))"];
"1001424" [label="(Call,kvfree(in))"];
"1001224" [label="(Identifier,dev)"];
"1001218" [label="(Call,dev->mdev)"];
"1001309" [label="(Call,&base->mqp)"];
"1000377" [label="(Call,dev->mdev)"];
"1001252" [label="(Call,inlen < 0)"];
"1000503" [label="(Call,dev->mdev)"];
"1000507" [label="(Identifier,MLX5_CAP_PORT_TYPE_IB)"];
"1001322" [label="(Call,kvfree(in))"];
"1000383" [label="(Identifier,init_attr)"];
"1000378" [label="(Identifier,dev)"];
"1001314" [label="(Identifier,inlen)"];
"1000311" [label="(Call,init_attr->qp_type != IB_QPT_RAW_PACKET)"];
"1000493" [label="(ControlStructure,if (init_attr->qp_type != IB_QPT_UD ||\n\t\t\t    (MLX5_CAP_GEN(dev->mdev, port_type) !=\n\t\t\t     MLX5_CAP_PORT_TYPE_IB) ||\n\t\t\t    !mlx5_get_flow_namespace(dev->mdev, MLX5_FLOW_NAMESPACE_BYPASS)))"];
"1001316" [label="(Identifier,err)"];
"1001326" [label="(Identifier,base)"];
"1000372" [label="(Call,dev->mdev)"];
"1000375" [label="(Identifier,eth_net_offloads)"];
"1001304" [label="(Identifier,err)"];
"1000336" [label="(Identifier,scatter_fcs)"];
"1000346" [label="(Identifier,qp)"];
"1000325" [label="(Call,!MLX5_CAP_GEN(dev->mdev, eth_net_offloads))"];
"1000501" [label="(Call,MLX5_CAP_GEN(dev->mdev, port_type) !=\n\t\t\t     MLX5_CAP_PORT_TYPE_IB)"];
"1000500" [label="(Call,(MLX5_CAP_GEN(dev->mdev, port_type) !=\n\t\t\t     MLX5_CAP_PORT_TYPE_IB) ||\n\t\t\t    !mlx5_get_flow_namespace(dev->mdev, MLX5_FLOW_NAMESPACE_BYPASS))"];
"1000495" [label="(Call,init_attr->qp_type != IB_QPT_UD)"];
"1001295" [label="(Call,create_raw_packet_qp(dev, qp, in, inlen, pd))"];
"1000376" [label="(Call,MLX5_CAP_ETH(dev->mdev, vlan_cap))"];
"1001425" [label="(Identifier,in)"];
"1000380" [label="(Identifier,vlan_cap)"];
"1000494" [label="(Call,init_attr->qp_type != IB_QPT_UD ||\n\t\t\t    (MLX5_CAP_GEN(dev->mdev, port_type) !=\n\t\t\t     MLX5_CAP_PORT_TYPE_IB) ||\n\t\t\t    !mlx5_get_flow_namespace(dev->mdev, MLX5_FLOW_NAMESPACE_BYPASS))"];
"1001306" [label="(Call,dev->mdev)"];
"1001427" [label="(Identifier,err)"];
"1000327" [label="(Call,dev->mdev)"];
"1000339" [label="(Identifier,dev)"];
"1001302" [label="(Block,)"];
"1001323" [label="(Identifier,in)"];
"1001221" [label="(Identifier,end_pad)"];
"1001216" [label="(Call,!MLX5_CAP_GEN(dev->mdev, end_pad))"];
"1000509" [label="(Call,mlx5_get_flow_namespace(dev->mdev, MLX5_FLOW_NAMESPACE_BYPASS))"];
"1000367" [label="(ControlStructure,if (!(MLX5_CAP_GEN(dev->mdev, eth_net_offloads) &&\n\t\t      MLX5_CAP_ETH(dev->mdev, vlan_cap)) ||\n\t\t    (init_attr->qp_type != IB_QPT_RAW_PACKET)))"];
"1001226" [label="(Call,err = -EOPNOTSUPP)"];
"1000523" [label="(Identifier,qp)"];
"1000323" [label="(ControlStructure,if (!MLX5_CAP_GEN(dev->mdev, eth_net_offloads) ||\n\t\t    !MLX5_CAP_ETH(dev->mdev, scatter_fcs)))"];
"1001428" [label="(MethodReturn,static int)"];
"1001256" [label="(Call,err = -EINVAL)"];
"1000326" [label="(Call,MLX5_CAP_GEN(dev->mdev, eth_net_offloads))"];
"1000369" [label="(Call,!(MLX5_CAP_GEN(dev->mdev, eth_net_offloads) &&\n\t\t      MLX5_CAP_ETH(dev->mdev, vlan_cap)))"];
"1000111" [label="(Block,)"];
"1000381" [label="(Call,init_attr->qp_type != IB_QPT_RAW_PACKET)"];
"1000511" [label="(Identifier,dev)"];
"1001215" [label="(ControlStructure,if (!MLX5_CAP_GEN(dev->mdev, end_pad)))"];
"1000368" [label="(Call,!(MLX5_CAP_GEN(dev->mdev, eth_net_offloads) &&\n\t\t      MLX5_CAP_ETH(dev->mdev, vlan_cap)) ||\n\t\t    (init_attr->qp_type != IB_QPT_RAW_PACKET))"];
"1000330" [label="(Identifier,eth_net_offloads)"];
"1000332" [label="(Call,MLX5_CAP_ETH(dev->mdev, scatter_fcs))"];
"1000510" [label="(Call,dev->mdev)"];
"1000333" [label="(Call,dev->mdev)"];
"1001426" [label="(Return,return err;)"];
"1000332" -> "1000331"  [label="AST: "];
"1000332" -> "1000336"  [label="CFG: "];
"1000333" -> "1000332"  [label="AST: "];
"1000336" -> "1000332"  [label="AST: "];
"1000331" -> "1000332"  [label="CFG: "];
"1000332" -> "1001428"  [label="DDG: dev->mdev"];
"1000332" -> "1001428"  [label="DDG: scatter_fcs"];
"1000332" -> "1000331"  [label="DDG: dev->mdev"];
"1000332" -> "1000331"  [label="DDG: scatter_fcs"];
"1000326" -> "1000332"  [label="DDG: dev->mdev"];
"1000332" -> "1000371"  [label="DDG: dev->mdev"];
"1000332" -> "1000502"  [label="DDG: dev->mdev"];
"1000332" -> "1001217"  [label="DDG: dev->mdev"];
"1000332" -> "1001305"  [label="DDG: dev->mdev"];
"1000326" -> "1000325"  [label="AST: "];
"1000326" -> "1000330"  [label="CFG: "];
"1000327" -> "1000326"  [label="AST: "];
"1000330" -> "1000326"  [label="AST: "];
"1000325" -> "1000326"  [label="CFG: "];
"1000326" -> "1001428"  [label="DDG: eth_net_offloads"];
"1000326" -> "1001428"  [label="DDG: dev->mdev"];
"1000326" -> "1000325"  [label="DDG: dev->mdev"];
"1000326" -> "1000325"  [label="DDG: eth_net_offloads"];
"1000326" -> "1000371"  [label="DDG: dev->mdev"];
"1000326" -> "1000371"  [label="DDG: eth_net_offloads"];
"1000326" -> "1000502"  [label="DDG: dev->mdev"];
"1000326" -> "1001217"  [label="DDG: dev->mdev"];
"1000326" -> "1001305"  [label="DDG: dev->mdev"];
"1000331" -> "1000324"  [label="AST: "];
"1000324" -> "1000331"  [label="CFG: "];
"1000331" -> "1001428"  [label="DDG: MLX5_CAP_ETH(dev->mdev, scatter_fcs)"];
"1000331" -> "1000324"  [label="DDG: MLX5_CAP_ETH(dev->mdev, scatter_fcs)"];
"1000324" -> "1000323"  [label="AST: "];
"1000324" -> "1000325"  [label="CFG: "];
"1000325" -> "1000324"  [label="AST: "];
"1000339" -> "1000324"  [label="CFG: "];
"1000346" -> "1000324"  [label="CFG: "];
"1000324" -> "1001428"  [label="DDG: !MLX5_CAP_ETH(dev->mdev, scatter_fcs)"];
"1000324" -> "1001428"  [label="DDG: !MLX5_CAP_GEN(dev->mdev, eth_net_offloads) ||\n\t\t    !MLX5_CAP_ETH(dev->mdev, scatter_fcs)"];
"1000324" -> "1001428"  [label="DDG: !MLX5_CAP_GEN(dev->mdev, eth_net_offloads)"];
"1000325" -> "1000324"  [label="DDG: MLX5_CAP_GEN(dev->mdev, eth_net_offloads)"];
"1000371" -> "1000370"  [label="AST: "];
"1000371" -> "1000375"  [label="CFG: "];
"1000372" -> "1000371"  [label="AST: "];
"1000375" -> "1000371"  [label="AST: "];
"1000378" -> "1000371"  [label="CFG: "];
"1000370" -> "1000371"  [label="CFG: "];
"1000371" -> "1001428"  [label="DDG: eth_net_offloads"];
"1000371" -> "1001428"  [label="DDG: dev->mdev"];
"1000371" -> "1000370"  [label="DDG: dev->mdev"];
"1000371" -> "1000370"  [label="DDG: eth_net_offloads"];
"1000371" -> "1000376"  [label="DDG: dev->mdev"];
"1000371" -> "1000502"  [label="DDG: dev->mdev"];
"1000371" -> "1001217"  [label="DDG: dev->mdev"];
"1000371" -> "1001305"  [label="DDG: dev->mdev"];
"1000370" -> "1000369"  [label="AST: "];
"1000370" -> "1000376"  [label="CFG: "];
"1000376" -> "1000370"  [label="AST: "];
"1000369" -> "1000370"  [label="CFG: "];
"1000370" -> "1001428"  [label="DDG: MLX5_CAP_ETH(dev->mdev, vlan_cap)"];
"1000370" -> "1001428"  [label="DDG: MLX5_CAP_GEN(dev->mdev, eth_net_offloads)"];
"1000370" -> "1000369"  [label="DDG: MLX5_CAP_GEN(dev->mdev, eth_net_offloads)"];
"1000370" -> "1000369"  [label="DDG: MLX5_CAP_ETH(dev->mdev, vlan_cap)"];
"1000376" -> "1000370"  [label="DDG: dev->mdev"];
"1000376" -> "1000370"  [label="DDG: vlan_cap"];
"1000369" -> "1000368"  [label="AST: "];
"1000383" -> "1000369"  [label="CFG: "];
"1000368" -> "1000369"  [label="CFG: "];
"1000369" -> "1001428"  [label="DDG: MLX5_CAP_GEN(dev->mdev, eth_net_offloads) &&\n\t\t      MLX5_CAP_ETH(dev->mdev, vlan_cap)"];
"1000369" -> "1000368"  [label="DDG: MLX5_CAP_GEN(dev->mdev, eth_net_offloads) &&\n\t\t      MLX5_CAP_ETH(dev->mdev, vlan_cap)"];
"1000368" -> "1000367"  [label="AST: "];
"1000368" -> "1000381"  [label="CFG: "];
"1000381" -> "1000368"  [label="AST: "];
"1000388" -> "1000368"  [label="CFG: "];
"1000391" -> "1000368"  [label="CFG: "];
"1000368" -> "1001428"  [label="DDG: !(MLX5_CAP_GEN(dev->mdev, eth_net_offloads) &&\n\t\t      MLX5_CAP_ETH(dev->mdev, vlan_cap))"];
"1000368" -> "1001428"  [label="DDG: !(MLX5_CAP_GEN(dev->mdev, eth_net_offloads) &&\n\t\t      MLX5_CAP_ETH(dev->mdev, vlan_cap)) ||\n\t\t    (init_attr->qp_type != IB_QPT_RAW_PACKET)"];
"1000368" -> "1001428"  [label="DDG: init_attr->qp_type != IB_QPT_RAW_PACKET"];
"1000381" -> "1000368"  [label="DDG: init_attr->qp_type"];
"1000381" -> "1000368"  [label="DDG: IB_QPT_RAW_PACKET"];
"1000311" -> "1000368"  [label="DDG: init_attr->qp_type != IB_QPT_RAW_PACKET"];
"1000376" -> "1000380"  [label="CFG: "];
"1000377" -> "1000376"  [label="AST: "];
"1000380" -> "1000376"  [label="AST: "];
"1000376" -> "1001428"  [label="DDG: dev->mdev"];
"1000376" -> "1001428"  [label="DDG: vlan_cap"];
"1000376" -> "1000502"  [label="DDG: dev->mdev"];
"1000376" -> "1001217"  [label="DDG: dev->mdev"];
"1000376" -> "1001305"  [label="DDG: dev->mdev"];
"1000502" -> "1000501"  [label="AST: "];
"1000502" -> "1000506"  [label="CFG: "];
"1000503" -> "1000502"  [label="AST: "];
"1000506" -> "1000502"  [label="AST: "];
"1000507" -> "1000502"  [label="CFG: "];
"1000502" -> "1001428"  [label="DDG: port_type"];
"1000502" -> "1001428"  [label="DDG: dev->mdev"];
"1000502" -> "1000501"  [label="DDG: dev->mdev"];
"1000502" -> "1000501"  [label="DDG: port_type"];
"1000502" -> "1000509"  [label="DDG: dev->mdev"];
"1000502" -> "1001217"  [label="DDG: dev->mdev"];
"1000502" -> "1001305"  [label="DDG: dev->mdev"];
"1000501" -> "1000500"  [label="AST: "];
"1000501" -> "1000507"  [label="CFG: "];
"1000507" -> "1000501"  [label="AST: "];
"1000511" -> "1000501"  [label="CFG: "];
"1000500" -> "1000501"  [label="CFG: "];
"1000501" -> "1001428"  [label="DDG: MLX5_CAP_PORT_TYPE_IB"];
"1000501" -> "1001428"  [label="DDG: MLX5_CAP_GEN(dev->mdev, port_type)"];
"1000501" -> "1000500"  [label="DDG: MLX5_CAP_GEN(dev->mdev, port_type)"];
"1000501" -> "1000500"  [label="DDG: MLX5_CAP_PORT_TYPE_IB"];
"1000500" -> "1000494"  [label="AST: "];
"1000500" -> "1000508"  [label="CFG: "];
"1000508" -> "1000500"  [label="AST: "];
"1000494" -> "1000500"  [label="CFG: "];
"1000500" -> "1001428"  [label="DDG: MLX5_CAP_GEN(dev->mdev, port_type) !=\n\t\t\t     MLX5_CAP_PORT_TYPE_IB"];
"1000500" -> "1001428"  [label="DDG: !mlx5_get_flow_namespace(dev->mdev, MLX5_FLOW_NAMESPACE_BYPASS)"];
"1000500" -> "1000494"  [label="DDG: MLX5_CAP_GEN(dev->mdev, port_type) !=\n\t\t\t     MLX5_CAP_PORT_TYPE_IB"];
"1000500" -> "1000494"  [label="DDG: !mlx5_get_flow_namespace(dev->mdev, MLX5_FLOW_NAMESPACE_BYPASS)"];
"1000508" -> "1000500"  [label="DDG: mlx5_get_flow_namespace(dev->mdev, MLX5_FLOW_NAMESPACE_BYPASS)"];
"1000494" -> "1000493"  [label="AST: "];
"1000494" -> "1000495"  [label="CFG: "];
"1000495" -> "1000494"  [label="AST: "];
"1000516" -> "1000494"  [label="CFG: "];
"1000523" -> "1000494"  [label="CFG: "];
"1000494" -> "1001428"  [label="DDG: init_attr->qp_type != IB_QPT_UD ||\n\t\t\t    (MLX5_CAP_GEN(dev->mdev, port_type) !=\n\t\t\t     MLX5_CAP_PORT_TYPE_IB) ||\n\t\t\t    !mlx5_get_flow_namespace(dev->mdev, MLX5_FLOW_NAMESPACE_BYPASS)"];
"1000494" -> "1001428"  [label="DDG: init_attr->qp_type != IB_QPT_UD"];
"1000494" -> "1001428"  [label="DDG: (MLX5_CAP_GEN(dev->mdev, port_type) !=\n\t\t\t     MLX5_CAP_PORT_TYPE_IB) ||\n\t\t\t    !mlx5_get_flow_namespace(dev->mdev, MLX5_FLOW_NAMESPACE_BYPASS)"];
"1000495" -> "1000494"  [label="DDG: init_attr->qp_type"];
"1000495" -> "1000494"  [label="DDG: IB_QPT_UD"];
"1000509" -> "1000508"  [label="AST: "];
"1000509" -> "1000513"  [label="CFG: "];
"1000510" -> "1000509"  [label="AST: "];
"1000513" -> "1000509"  [label="AST: "];
"1000508" -> "1000509"  [label="CFG: "];
"1000509" -> "1001428"  [label="DDG: MLX5_FLOW_NAMESPACE_BYPASS"];
"1000509" -> "1001428"  [label="DDG: dev->mdev"];
"1000509" -> "1000508"  [label="DDG: dev->mdev"];
"1000509" -> "1000508"  [label="DDG: MLX5_FLOW_NAMESPACE_BYPASS"];
"1000509" -> "1001217"  [label="DDG: dev->mdev"];
"1000509" -> "1001305"  [label="DDG: dev->mdev"];
"1000508" -> "1001428"  [label="DDG: mlx5_get_flow_namespace(dev->mdev, MLX5_FLOW_NAMESPACE_BYPASS)"];
"1001217" -> "1001216"  [label="AST: "];
"1001217" -> "1001221"  [label="CFG: "];
"1001218" -> "1001217"  [label="AST: "];
"1001221" -> "1001217"  [label="AST: "];
"1001216" -> "1001217"  [label="CFG: "];
"1001217" -> "1001428"  [label="DDG: end_pad"];
"1001217" -> "1001428"  [label="DDG: dev->mdev"];
"1001217" -> "1001216"  [label="DDG: dev->mdev"];
"1001217" -> "1001216"  [label="DDG: end_pad"];
"1001217" -> "1001305"  [label="DDG: dev->mdev"];
"1001216" -> "1001215"  [label="AST: "];
"1001224" -> "1001216"  [label="CFG: "];
"1001235" -> "1001216"  [label="CFG: "];
"1001216" -> "1001428"  [label="DDG: !MLX5_CAP_GEN(dev->mdev, end_pad)"];
"1001216" -> "1001428"  [label="DDG: MLX5_CAP_GEN(dev->mdev, end_pad)"];
"1001305" -> "1001303"  [label="AST: "];
"1001305" -> "1001314"  [label="CFG: "];
"1001306" -> "1001305"  [label="AST: "];
"1001309" -> "1001305"  [label="AST: "];
"1001313" -> "1001305"  [label="AST: "];
"1001314" -> "1001305"  [label="AST: "];
"1001303" -> "1001305"  [label="CFG: "];
"1001305" -> "1001428"  [label="DDG: &base->mqp"];
"1001305" -> "1001428"  [label="DDG: inlen"];
"1001305" -> "1001428"  [label="DDG: dev->mdev"];
"1001305" -> "1001303"  [label="DDG: dev->mdev"];
"1001305" -> "1001303"  [label="DDG: &base->mqp"];
"1001305" -> "1001303"  [label="DDG: in"];
"1001305" -> "1001303"  [label="DDG: inlen"];
"1000761" -> "1001305"  [label="DDG: in"];
"1001252" -> "1001305"  [label="DDG: inlen"];
"1001305" -> "1001322"  [label="DDG: in"];
"1001305" -> "1001424"  [label="DDG: in"];
"1001303" -> "1001302"  [label="AST: "];
"1001304" -> "1001303"  [label="AST: "];
"1001316" -> "1001303"  [label="CFG: "];
"1001303" -> "1001428"  [label="DDG: err"];
"1001303" -> "1001428"  [label="DDG: mlx5_core_create_qp(dev->mdev, &base->mqp, in, inlen)"];
"1001303" -> "1001426"  [label="DDG: err"];
"1001426" -> "1000111"  [label="AST: "];
"1001426" -> "1001427"  [label="CFG: "];
"1001427" -> "1001426"  [label="AST: "];
"1001428" -> "1001426"  [label="CFG: "];
"1001426" -> "1001428"  [label="DDG: <RET>"];
"1001427" -> "1001426"  [label="DDG: err"];
"1001256" -> "1001426"  [label="DDG: err"];
"1001293" -> "1001426"  [label="DDG: err"];
"1001226" -> "1001426"  [label="DDG: err"];
"1001322" -> "1000111"  [label="AST: "];
"1001322" -> "1001323"  [label="CFG: "];
"1001323" -> "1001322"  [label="AST: "];
"1001326" -> "1001322"  [label="CFG: "];
"1001322" -> "1001428"  [label="DDG: kvfree(in)"];
"1001322" -> "1001428"  [label="DDG: in"];
"1001295" -> "1001322"  [label="DDG: in"];
"1001424" -> "1000111"  [label="AST: "];
"1001424" -> "1001425"  [label="CFG: "];
"1001425" -> "1001424"  [label="AST: "];
"1001427" -> "1001424"  [label="CFG: "];
"1001424" -> "1001428"  [label="DDG: in"];
"1001424" -> "1001428"  [label="DDG: kvfree(in)"];
"1000761" -> "1001424"  [label="DDG: in"];
"1001295" -> "1001424"  [label="DDG: in"];
}
