{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "CLK: 5.4000"
  ],
  "cts__clock__skew__hold": 0.13,
  "cts__clock__skew__hold__post_repair": 0.1294,
  "cts__clock__skew__hold__pre_repair": 0.1294,
  "cts__clock__skew__setup": 0.13,
  "cts__clock__skew__setup__post_repair": 0.1294,
  "cts__clock__skew__setup__pre_repair": 0.1294,
  "cts__design__instance__area": 225585.2969,
  "cts__design__instance__area__macros": 160299.0469,
  "cts__design__instance__area__macros__post_repair": 160299.0469,
  "cts__design__instance__area__macros__pre_repair": 160299.0469,
  "cts__design__instance__area__post_repair": 225585.2969,
  "cts__design__instance__area__pre_repair": 225581.8281,
  "cts__design__instance__area__stdcell": 65286.2422,
  "cts__design__instance__area__stdcell__post_repair": 65286.2422,
  "cts__design__instance__area__stdcell__pre_repair": 65282.7852,
  "cts__design__instance__count": 35335,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 11,
  "cts__design__instance__count__macros__post_repair": 11,
  "cts__design__instance__count__macros__pre_repair": 11,
  "cts__design__instance__count__post_repair": 35335,
  "cts__design__instance__count__pre_repair": 35334,
  "cts__design__instance__count__setup_buffer": 1.0,
  "cts__design__instance__count__stdcell": 35324,
  "cts__design__instance__count__stdcell__post_repair": 35324,
  "cts__design__instance__count__stdcell__pre_repair": 35323,
  "cts__design__instance__displacement__max": 0.0,
  "cts__design__instance__displacement__mean": 0.0,
  "cts__design__instance__displacement__total": 0.0,
  "cts__design__instance__utilization": 0.2952,
  "cts__design__instance__utilization__post_repair": 0.2952,
  "cts__design__instance__utilization__pre_repair": 0.2952,
  "cts__design__instance__utilization__stdcell": 0.1081,
  "cts__design__instance__utilization__stdcell__post_repair": 0.1081,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.1081,
  "cts__design__io": 2511,
  "cts__design__io__post_repair": 2511,
  "cts__design__io__pre_repair": 2511,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0329,
  "cts__power__internal__total__post_repair": 0.0329,
  "cts__power__internal__total__pre_repair": 0.0329,
  "cts__power__leakage__total": 0.0092,
  "cts__power__leakage__total__post_repair": 0.0092,
  "cts__power__leakage__total__pre_repair": 0.0092,
  "cts__power__switching__total": 0.01,
  "cts__power__switching__total__post_repair": 0.0099,
  "cts__power__switching__total__pre_repair": 0.0099,
  "cts__power__total": 0.052,
  "cts__power__total__post_repair": 0.052,
  "cts__power__total__pre_repair": 0.052,
  "cts__route__wirelength__estimated": 1480243.4295,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 5,
  "cts__timing__drv__max_cap__post_repair": 5,
  "cts__timing__drv__max_cap__pre_repair": 5,
  "cts__timing__drv__max_cap_limit": -0.1161,
  "cts__timing__drv__max_cap_limit__post_repair": -0.1205,
  "cts__timing__drv__max_cap_limit__pre_repair": -0.1205,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.1806,
  "cts__timing__drv__max_slew_limit__post_repair": 0.1775,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.1775,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 0,
  "cts__timing__drv__setup_violation_count__pre_repair": 0,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": 0.0,
  "cts__timing__setup__tns__pre_repair": 0.0,
  "cts__timing__setup__ws": 2.5,
  "cts__timing__setup__ws__post_repair": 2.5,
  "cts__timing__setup__ws__pre_repair": 2.5,
  "detailedplace__cpu__total": 26.04,
  "detailedplace__design__instance__area": 225149.8438,
  "detailedplace__design__instance__area__macros": 160299.0469,
  "detailedplace__design__instance__area__stdcell": 64850.8008,
  "detailedplace__design__instance__count": 35102,
  "detailedplace__design__instance__count__macros": 11,
  "detailedplace__design__instance__count__stdcell": 35091,
  "detailedplace__design__instance__displacement__max": 56.166,
  "detailedplace__design__instance__displacement__mean": 1.0735,
  "detailedplace__design__instance__displacement__total": 37682.513,
  "detailedplace__design__instance__utilization": 0.2947,
  "detailedplace__design__instance__utilization__stdcell": 0.1074,
  "detailedplace__design__io": 2511,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 444708.0,
  "detailedplace__power__internal__total": 0.032,
  "detailedplace__power__leakage__total": 0.0092,
  "detailedplace__power__switching__total": 0.0075,
  "detailedplace__power__total": 0.0487,
  "detailedplace__route__wirelength__estimated": 1471311.7395,
  "detailedplace__runtime__total": "0:26.36",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 5,
  "detailedplace__timing__drv__max_cap_limit": -0.1205,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.1775,
  "detailedplace__timing__drv__setup_violation_count": 0,
  "detailedplace__timing__setup__tns": 0.0,
  "detailedplace__timing__setup__ws": 2.5,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 13197,
  "detailedroute__route__drc_errors__iter:2": 1227,
  "detailedroute__route__drc_errors__iter:3": 693,
  "detailedroute__route__drc_errors__iter:4": 6,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 37321,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 246320,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 246320,
  "detailedroute__route__wirelength": 1664316,
  "detailedroute__route__wirelength__iter:1": 1669726,
  "detailedroute__route__wirelength__iter:2": 1664728,
  "detailedroute__route__wirelength__iter:3": 1664283,
  "detailedroute__route__wirelength__iter:4": 1664308,
  "detailedroute__route__wirelength__iter:5": 1664316,
  "finish__clock__skew__hold": 0.1201,
  "finish__clock__skew__setup": 0.1201,
  "finish__cpu__total": 70.48,
  "finish__design__instance__area": 225585.2969,
  "finish__design__instance__area__macros": 160299.0469,
  "finish__design__instance__area__stdcell": 65286.2422,
  "finish__design__instance__count": 35335,
  "finish__design__instance__count__macros": 11,
  "finish__design__instance__count__stdcell": 35324,
  "finish__design__instance__utilization": 0.2952,
  "finish__design__instance__utilization__stdcell": 0.1081,
  "finish__design__io": 2511,
  "finish__mem__peak": 987736.0,
  "finish__power__internal__total": 0.0329,
  "finish__power__leakage__total": 0.0092,
  "finish__power__switching__total": 0.01,
  "finish__power__total": 0.0521,
  "finish__runtime__total": "1:11.32",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 11,
  "finish__timing__drv__max_cap_limit": -0.2517,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.2224,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 2.44,
  "finish__timing__wns_percent_delay": 129.408953,
  "floorplan__cpu__total": 3.76,
  "floorplan__design__instance__area": 207021.1562,
  "floorplan__design__instance__area__macros": 160299.0469,
  "floorplan__design__instance__area__stdcell": 46722.1016,
  "floorplan__design__instance__count": 26480,
  "floorplan__design__instance__count__macros": 11,
  "floorplan__design__instance__count__stdcell": 26469,
  "floorplan__design__instance__utilization": 0.2709,
  "floorplan__design__instance__utilization__stdcell": 0.0774,
  "floorplan__design__io": 2511,
  "floorplan__mem__peak": 177120.0,
  "floorplan__power__internal__total": 0.0345,
  "floorplan__power__leakage__total": 0.0085,
  "floorplan__power__switching__total": 0.0026,
  "floorplan__power__total": 0.0456,
  "floorplan__runtime__total": "0:03.86",
  "floorplan__timing__setup__tns": -23130.5098,
  "floorplan__timing__setup__ws": -30.49,
  "globalplace__design__instance__area": 208185.4375,
  "globalplace__design__instance__area__macros": 160299.0469,
  "globalplace__design__instance__area__stdcell": 47886.3828,
  "globalplace__design__instance__count": 30857,
  "globalplace__design__instance__count__macros": 11,
  "globalplace__design__instance__count__stdcell": 30846,
  "globalplace__design__instance__utilization": 0.2725,
  "globalplace__design__instance__utilization__stdcell": 0.0793,
  "globalplace__design__io": 2511,
  "globalplace__power__internal__total": 0.0416,
  "globalplace__power__leakage__total": 0.0085,
  "globalplace__power__switching__total": 0.0062,
  "globalplace__power__total": 0.0563,
  "globalplace__timing__setup__tns": -139461.9375,
  "globalplace__timing__setup__ws": -223.95,
  "globalroute__clock__skew__hold": 0.1139,
  "globalroute__clock__skew__setup": 0.1139,
  "globalroute__design__instance__area": 225585.2969,
  "globalroute__design__instance__area__macros": 160299.0469,
  "globalroute__design__instance__area__stdcell": 65286.2422,
  "globalroute__design__instance__count": 35335,
  "globalroute__design__instance__count__macros": 11,
  "globalroute__design__instance__count__stdcell": 35324,
  "globalroute__design__instance__utilization": 0.2952,
  "globalroute__design__instance__utilization__stdcell": 0.1081,
  "globalroute__design__io": 2511,
  "globalroute__power__internal__total": 0.0328,
  "globalroute__power__leakage__total": 0.0092,
  "globalroute__power__switching__total": 0.01,
  "globalroute__power__total": 0.052,
  "globalroute__timing__clock__slack": 2.502,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 15,
  "globalroute__timing__drv__max_cap_limit": -0.213,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.2626,
  "globalroute__timing__drv__setup_violation_count": 0,
  "globalroute__timing__setup__tns": 0.0,
  "globalroute__timing__setup__ws": 2.5,
  "placeopt__cpu__total": 32.97,
  "placeopt__design__instance__area": 225149.8438,
  "placeopt__design__instance__area__macros": 160299.0469,
  "placeopt__design__instance__area__macros__pre_opt": 160299.0469,
  "placeopt__design__instance__area__pre_opt": 208185.4375,
  "placeopt__design__instance__area__stdcell": 64850.8008,
  "placeopt__design__instance__area__stdcell__pre_opt": 47886.3828,
  "placeopt__design__instance__count": 35102,
  "placeopt__design__instance__count__macros": 11,
  "placeopt__design__instance__count__macros__pre_opt": 11,
  "placeopt__design__instance__count__pre_opt": 30857,
  "placeopt__design__instance__count__stdcell": 35091,
  "placeopt__design__instance__count__stdcell__pre_opt": 30846,
  "placeopt__design__instance__utilization": 0.2947,
  "placeopt__design__instance__utilization__pre_opt": 0.2725,
  "placeopt__design__instance__utilization__stdcell": 0.1074,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.0793,
  "placeopt__design__io": 2511,
  "placeopt__design__io__pre_opt": 2511,
  "placeopt__mem__peak": 369504.0,
  "placeopt__power__internal__total": 0.031,
  "placeopt__power__internal__total__pre_opt": 0.0416,
  "placeopt__power__leakage__total": 0.0092,
  "placeopt__power__leakage__total__pre_opt": 0.0085,
  "placeopt__power__switching__total": 0.006,
  "placeopt__power__switching__total__pre_opt": 0.0062,
  "placeopt__power__total": 0.0462,
  "placeopt__power__total__pre_opt": 0.0563,
  "placeopt__runtime__total": "0:33.28",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 1,
  "placeopt__timing__drv__max_cap_limit": -0.1069,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.2498,
  "placeopt__timing__drv__setup_violation_count": 0,
  "placeopt__timing__setup__tns": 0.0,
  "placeopt__timing__setup__tns__pre_opt": -139461.9375,
  "placeopt__timing__setup__ws": 2.44,
  "placeopt__timing__setup__ws__pre_opt": -223.95,
  "run__flow__design": "bp_fe",
  "run__flow__generate_date": "2022-10-12 18:16",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-5253-g79313e90d",
  "run__flow__platform": "nangate45",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1nW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "c7944199f7281562c2c5455e50c078f3af60733d",
  "run__flow__scripts_commit": "c7944199f7281562c2c5455e50c078f3af60733d",
  "run__flow__uuid": "65bd3a26-1c42-4e31-afcd-adfcfb612c38",
  "run__flow__variant": "base",
  "synth__cpu__total": 164.5,
  "synth__design__instance__area__stdcell": 209476.862,
  "synth__design__instance__count__stdcell": 29480.0,
  "synth__mem__peak": 309020.0,
  "synth__runtime__total": "2:47.77",
  "total_time": "0:05:02.590000"
}