library ieee;
use ieee.std_logic_1164.all;
entity RP_Rf is port (
	a : in std_logic_vector(15 downto 0);
	o : out std_logic):
end RP_Rf;
architecture behavior_RF_Rp of RF_Rp is
begin
	O <= a(15) nor a(14) nor a(13) nor a(12) nor a(11) nor a(10) nor a(9) nor a(8) nor a(7) nor a(6) nor a(5) nor a(4) nor a(3) nor a(2) nor a(1) nor a(0);
end behavior_RF_Rp;