Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Betka/Desktop/digi_paz1/Ultrasonic-sensor-master/binary_cnt.vhd" in Library work.
Entity <binary_cnt> compiled.
Entity <binary_cnt> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Betka/Desktop/digi_paz1/Ultrasonic-sensor-master/hex_to_7seg.vhd" in Library work.
Entity <hex_to_7seg> compiled.
Entity <hex_to_7seg> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Betka/Desktop/Ultrasonic-sensor-master/one_of_four.vhd" in Library work.
Entity <one_of_four> compiled.
Entity <one_of_four> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Betka/Desktop/digi_paz1/Ultrasonic-sensor-master/mereni_pulzu.vhd" in Library work.
Entity <vzdalenost> compiled.
Entity <vzdalenost> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Betka/Desktop/digi_paz1/Ultrasonic-sensor-master/binary_to_bcd.vhd" in Library work.
Entity <binary_bcd> compiled.
Entity <binary_bcd> (Architecture <behaviour>) compiled.
Compiling vhdl file "C:/Users/Betka/Desktop/digi_paz1/Ultrasonic-sensor-master/op.vhd" in Library work.
Entity <op> compiled.
Entity <op> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Betka/Desktop/Ultrasonic-sensor-master/disp_mux.vhd" in Library work.
Entity <driver_7seg> compiled.
Entity <driver_7seg> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Betka/Desktop/Ultrasonic-sensor-master/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <vzdalenost> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <binary_bcd> in library <work> (architecture <behaviour>) with generics.
	N = 16

Analyzing hierarchy for entity <op> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <driver_7seg> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <binary_cnt> in library <work> (architecture <Behavioral>) with generics.
	g_NBIT = 16

Analyzing hierarchy for entity <binary_cnt> in library <work> (architecture <Behavioral>) with generics.
	g_NBIT = 4

Analyzing hierarchy for entity <binary_cnt> in library <work> (architecture <Behavioral>) with generics.
	g_NBIT = 7

Analyzing hierarchy for entity <hex_to_7seg> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <one_of_four> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <Behavioral>).
WARNING:Xst:753 - "C:/Users/Betka/Desktop/Ultrasonic-sensor-master/top.vhd" line 82: Unconnected output port 'bcd4' of component 'binary_bcd'.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <vzdalenost> in library <work> (Architecture <behavioral>).
Entity <vzdalenost> analyzed. Unit <vzdalenost> generated.

Analyzing generic Entity <binary_bcd> in library <work> (Architecture <behaviour>).
	N = 16
Entity <binary_bcd> analyzed. Unit <binary_bcd> generated.

Analyzing Entity <op> in library <work> (Architecture <behavioral>).
Entity <op> analyzed. Unit <op> generated.

Analyzing generic Entity <binary_cnt.1> in library <work> (Architecture <Behavioral>).
	g_NBIT = 16
Entity <binary_cnt.1> analyzed. Unit <binary_cnt.1> generated.

Analyzing generic Entity <binary_cnt.2> in library <work> (Architecture <Behavioral>).
	g_NBIT = 4
Entity <binary_cnt.2> analyzed. Unit <binary_cnt.2> generated.

Analyzing Entity <driver_7seg> in library <work> (Architecture <Behavioral>).
Entity <driver_7seg> analyzed. Unit <driver_7seg> generated.

Analyzing generic Entity <binary_cnt.3> in library <work> (Architecture <Behavioral>).
	g_NBIT = 7
Entity <binary_cnt.3> analyzed. Unit <binary_cnt.3> generated.

Analyzing Entity <hex_to_7seg> in library <work> (Architecture <Behavioral>).
Entity <hex_to_7seg> analyzed. Unit <hex_to_7seg> generated.

Analyzing Entity <one_of_four> in library <work> (Architecture <behavioral>).
Entity <one_of_four> analyzed. Unit <one_of_four> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vzdalenost>.
    Related source file is "C:/Users/Betka/Desktop/digi_paz1/Ultrasonic-sensor-master/mereni_pulzu.vhd".
WARNING:Xst:647 - Input <cnt_0_i<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <trigger_o> equivalent to <cnt_1_rst_o> has been removed
    Register <s_BTN0_delay_r> equivalent to <s_BTN0_delay_f> has been removed
    Register <s_echo_i_delay_r> equivalent to <s_echo_i_delay_f> has been removed
    Found 1-bit register for signal <cnt_0_en_o>.
    Found 1-bit register for signal <cnt_1_rst_o>.
    Found 1-bit register for signal <cnt_0_rst_o>.
    Found 16-bit register for signal <mod_num_o>.
    Found 1-bit register for signal <srst_n_o>.
    Found 1-bit register for signal <s_BTN0_delay_f>.
    Found 1-bit register for signal <s_echo_i_delay_f>.
    Found 16-bit register for signal <s_pulz>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <vzdalenost> synthesized.


Synthesizing Unit <binary_bcd>.
    Related source file is "C:/Users/Betka/Desktop/digi_paz1/Ultrasonic-sensor-master/binary_to_bcd.vhd".
WARNING:Xst:646 - Signal <bcds_reg<19>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (falling_edge)       |
    | Reset              | srst_n_i                  (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | start                                          |
    | Power Up State     | start                                          |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 20-bit register for signal <bcds>.
    Found 20-bit register for signal <bcds_out_reg>.
    Found 4-bit adder for signal <bcds_reg_11_8$add0000> created at line 79.
    Found 4-bit comparator greater for signal <bcds_reg_15$cmp_gt0000> created at line 77.
    Found 4-bit adder for signal <bcds_reg_15_12$add0000> created at line 77.
    Found 4-bit comparator greater for signal <bcds_reg_18$cmp_gt0000> created at line 75.
    Found 4-bit adder for signal <bcds_reg_19_16$add0000> created at line 75.
    Found 4-bit comparator greater for signal <bcds_reg_3$cmp_gt0000> created at line 83.
    Found 4-bit adder for signal <bcds_reg_3_0$add0000> created at line 83.
    Found 4-bit comparator greater for signal <bcds_reg_7$cmp_gt0000> created at line 81.
    Found 4-bit adder for signal <bcds_reg_7_4$add0000> created at line 81.
    Found 4-bit comparator greater for signal <bcds_reg_9$cmp_gt0000> created at line 79.
    Found 16-bit register for signal <binary>.
    Found 5-bit register for signal <shift_counter>.
    Found 5-bit adder for signal <shift_counter$addsub0000> created at line 68.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   6 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <binary_bcd> synthesized.


Synthesizing Unit <binary_cnt_1>.
    Related source file is "C:/Users/Betka/Desktop/digi_paz1/Ultrasonic-sensor-master/binary_cnt.vhd".
    Found 16-bit up counter for signal <s_cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <binary_cnt_1> synthesized.


Synthesizing Unit <binary_cnt_2>.
    Related source file is "C:/Users/Betka/Desktop/digi_paz1/Ultrasonic-sensor-master/binary_cnt.vhd".
    Found 4-bit up counter for signal <s_cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <binary_cnt_2> synthesized.


Synthesizing Unit <binary_cnt_3>.
    Related source file is "C:/Users/Betka/Desktop/digi_paz1/Ultrasonic-sensor-master/binary_cnt.vhd".
    Found 7-bit up counter for signal <s_cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <binary_cnt_3> synthesized.


Synthesizing Unit <hex_to_7seg>.
    Related source file is "C:/Users/Betka/Desktop/digi_paz1/Ultrasonic-sensor-master/hex_to_7seg.vhd".
    Found 16x7-bit ROM for signal <seg_o>.
    Summary:
	inferred   1 ROM(s).
Unit <hex_to_7seg> synthesized.


Synthesizing Unit <one_of_four>.
    Related source file is "C:/Users/Betka/Desktop/Ultrasonic-sensor-master/one_of_four.vhd".
Unit <one_of_four> synthesized.


Synthesizing Unit <op>.
    Related source file is "C:/Users/Betka/Desktop/digi_paz1/Ultrasonic-sensor-master/op.vhd".
Unit <op> synthesized.


Synthesizing Unit <driver_7seg>.
    Related source file is "C:/Users/Betka/Desktop/Ultrasonic-sensor-master/disp_mux.vhd".
WARNING:Xst:646 - Signal <s_cnt<4:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit 4-to-1 multiplexer for signal <s_hex>.
Unit <driver_7seg> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/Users/Betka/Desktop/Ultrasonic-sensor-master/top.vhd".
WARNING:Xst:647 - Input <en_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <srst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 6
 4-bit adder                                           : 5
 5-bit adder                                           : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 4-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 12
 1-bit register                                        : 6
 16-bit register                                       : 3
 20-bit register                                       : 2
 5-bit register                                        : 1
# Comparators                                          : 5
 4-bit comparator greater                              : 5
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <binary_bcd/state/FSM> on signal <state[1:2]> with johnson encoding.
-------------------
 State | Encoding
-------------------
 start | 00
 shift | 01
 done  | 11
-------------------
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 6
 4-bit adder                                           : 5
 5-bit adder                                           : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 4-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <s_pulz_10> has a constant value of 0 in block <vzdalenost>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_pulz_11> has a constant value of 0 in block <vzdalenost>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_pulz_12> has a constant value of 0 in block <vzdalenost>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_pulz_13> has a constant value of 0 in block <vzdalenost>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_pulz_14> has a constant value of 0 in block <vzdalenost>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_pulz_15> has a constant value of 0 in block <vzdalenost>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mod_num_o_15> (without init value) has a constant value of 0 in block <vzdalenost>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mod_num_o_14> (without init value) has a constant value of 0 in block <vzdalenost>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mod_num_o_13> (without init value) has a constant value of 0 in block <vzdalenost>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mod_num_o_12> (without init value) has a constant value of 0 in block <vzdalenost>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mod_num_o_11> (without init value) has a constant value of 0 in block <vzdalenost>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mod_num_o_10> (without init value) has a constant value of 0 in block <vzdalenost>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...

Optimizing unit <one_of_four> ...

Optimizing unit <hex_to_7seg> ...

Optimizing unit <vzdalenost> ...
  implementation constraint: INIT=r	 : s_BTN0_delay_f
  implementation constraint: INIT=r	 : s_echo_i_delay_f
  implementation constraint: INIT=r	 : cnt_1_rst_o
  implementation constraint: INIT=r	 : s_pulz_0
  implementation constraint: INIT=r	 : s_pulz_1
  implementation constraint: INIT=r	 : s_pulz_2
  implementation constraint: INIT=r	 : s_pulz_3
  implementation constraint: INIT=r	 : s_pulz_4
  implementation constraint: INIT=r	 : s_pulz_5
  implementation constraint: INIT=r	 : s_pulz_6
  implementation constraint: INIT=r	 : s_pulz_7
  implementation constraint: INIT=r	 : s_pulz_8
  implementation constraint: INIT=r	 : s_pulz_9

Optimizing unit <binary_bcd> ...
  implementation constraint: INIT=r	 : shift_counter_1
  implementation constraint: INIT=r	 : state_FSM_FFd2
  implementation constraint: INIT=r	 : state_FSM_FFd1
  implementation constraint: INIT=r	 : shift_counter_4
  implementation constraint: INIT=r	 : shift_counter_0
  implementation constraint: INIT=r	 : shift_counter_3
  implementation constraint: INIT=r	 : shift_counter_2

Optimizing unit <binary_cnt_1> ...
  implementation constraint: INIT=r	 : s_cnt_15
  implementation constraint: INIT=r	 : s_cnt_11
  implementation constraint: INIT=r	 : s_cnt_0
  implementation constraint: INIT=r	 : s_cnt_1
  implementation constraint: INIT=r	 : s_cnt_10
  implementation constraint: INIT=r	 : s_cnt_2
  implementation constraint: INIT=r	 : s_cnt_12
  implementation constraint: INIT=r	 : s_cnt_3
  implementation constraint: INIT=r	 : s_cnt_4
  implementation constraint: INIT=r	 : s_cnt_5
  implementation constraint: INIT=r	 : s_cnt_13
  implementation constraint: INIT=r	 : s_cnt_6
  implementation constraint: INIT=r	 : s_cnt_7
  implementation constraint: INIT=r	 : s_cnt_8
  implementation constraint: INIT=r	 : s_cnt_14
  implementation constraint: INIT=r	 : s_cnt_9

Optimizing unit <binary_cnt_2> ...
  implementation constraint: INIT=r	 : s_cnt_3
  implementation constraint: INIT=r	 : s_cnt_2
  implementation constraint: INIT=r	 : s_cnt_0
  implementation constraint: INIT=r	 : s_cnt_1

Optimizing unit <binary_cnt_3> ...
  implementation constraint: INIT=r	 : s_cnt_6
  implementation constraint: INIT=r	 : s_cnt_5
  implementation constraint: INIT=r	 : s_cnt_4
  implementation constraint: INIT=r	 : s_cnt_3
  implementation constraint: INIT=r	 : s_cnt_2
  implementation constraint: INIT=r	 : s_cnt_1
  implementation constraint: INIT=r	 : s_cnt_0

Optimizing unit <op> ...

Optimizing unit <driver_7seg> ...
WARNING:Xst:2677 - Node <bcds_19> of sequential type is unconnected in block <binary_bcd>.
WARNING:Xst:2677 - Node <bcds_18> of sequential type is unconnected in block <binary_bcd>.
WARNING:Xst:2677 - Node <bcds_17> of sequential type is unconnected in block <binary_bcd>.
WARNING:Xst:2677 - Node <bcds_16> of sequential type is unconnected in block <binary_bcd>.
WARNING:Xst:2677 - Node <bcds_out_reg_19> of sequential type is unconnected in block <binary_bcd>.
WARNING:Xst:2677 - Node <bcds_out_reg_18> of sequential type is unconnected in block <binary_bcd>.
WARNING:Xst:2677 - Node <bcds_out_reg_17> of sequential type is unconnected in block <binary_bcd>.
WARNING:Xst:2677 - Node <bcds_out_reg_16> of sequential type is unconnected in block <binary_bcd>.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : CoolRunner2 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 675
#      AND2                        : 289
#      AND3                        : 21
#      AND4                        : 2
#      AND5                        : 2
#      GND                         : 2
#      INV                         : 183
#      OR2                         : 128
#      OR3                         : 9
#      XOR2                        : 39
# FlipFlops/Latches                : 108
#      FD                          : 13
#      FDC                         : 39
#      FDCE                        : 56
# IO Buffers                       : 15
#      IBUF                        : 3
#      OBUF                        : 12
=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.00 secs
 
--> 

Total memory usage is 4521452 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :    0 (   0 filtered)

