

================================================================
== Vivado HLS Report for 'simple'
================================================================
* Date:           Mon Feb 20 17:55:24 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        simple_image_process
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   89|   89|   90|   90|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |   88|   88|         8|          -|          -|    11|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: StgValue_10 (5)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7

ST_1: StgValue_11 (6)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([11 x i32]* %c) nounwind, !map !13

ST_1: StgValue_12 (7)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !19

ST_1: StgValue_13 (8)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @simple_str) nounwind

ST_1: x_read (9)  [1/1] 0.00ns
:4  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

ST_1: StgValue_15 (10)  [1/1] 1.57ns  loc: simple_image_process/src/simple.c:60
:5  br label %1


 <State 2>: 4.11ns
ST_2: acc (12)  [1/1] 0.00ns
:0  %acc = phi i32 [ 0, %0 ], [ %acc_1, %5 ]

ST_2: i (13)  [1/1] 0.00ns
:1  %i = phi i5 [ 10, %0 ], [ %i_1, %5 ]

ST_2: i_cast (14)  [1/1] 0.00ns  loc: simple_image_process/src/simple.c:60
:2  %i_cast = sext i5 %i to i32

ST_2: tmp (15)  [1/1] 0.00ns  loc: simple_image_process/src/simple.c:60
:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i, i32 4)

ST_2: empty (16)  [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

ST_2: StgValue_21 (17)  [1/1] 0.00ns  loc: simple_image_process/src/simple.c:60
:5  br i1 %tmp, label %6, label %2

ST_2: StgValue_22 (19)  [1/1] 0.00ns  loc: simple_image_process/src/simple.c:60
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind

ST_2: tmp_1 (20)  [1/1] 1.91ns  loc: simple_image_process/src/simple.c:61
:1  %tmp_1 = icmp eq i5 %i, 0

ST_2: StgValue_24 (21)  [1/1] 0.00ns  loc: simple_image_process/src/simple.c:61
:2  br i1 %tmp_1, label %3, label %4

ST_2: tmp_2 (23)  [1/1] 1.72ns  loc: simple_image_process/src/simple.c:65
:0  %tmp_2 = add i5 %i, -1

ST_2: tmp_3 (24)  [1/1] 0.00ns  loc: simple_image_process/src/simple.c:65
:1  %tmp_3 = zext i5 %tmp_2 to i64

ST_2: shift_reg_addr (25)  [1/1] 0.00ns  loc: simple_image_process/src/simple.c:65
:2  %shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_3

ST_2: data (26)  [2/2] 2.39ns  loc: simple_image_process/src/simple.c:65
:3  %data = load i32* %shift_reg_addr, align 4

ST_2: StgValue_29 (32)  [1/1] 2.39ns  loc: simple_image_process/src/simple.c:62
:0  store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16

ST_2: StgValue_30 (33)  [1/1] 1.57ns  loc: simple_image_process/src/simple.c:64
:1  br label %5

ST_2: StgValue_31 (44)  [1/1] 0.00ns  loc: simple_image_process/src/simple.c:70
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc) nounwind

ST_2: StgValue_32 (45)  [1/1] 0.00ns  loc: simple_image_process/src/simple.c:71
:1  ret void


 <State 3>: 4.78ns
ST_3: data (26)  [1/2] 2.39ns  loc: simple_image_process/src/simple.c:65
:3  %data = load i32* %shift_reg_addr, align 4

ST_3: tmp_4 (27)  [1/1] 0.00ns  loc: simple_image_process/src/simple.c:65
:4  %tmp_4 = zext i32 %i_cast to i64

ST_3: shift_reg_addr_1 (28)  [1/1] 0.00ns  loc: simple_image_process/src/simple.c:65
:5  %shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_4

ST_3: StgValue_36 (29)  [1/1] 2.39ns  loc: simple_image_process/src/simple.c:65
:6  store i32 %data, i32* %shift_reg_addr_1, align 4

ST_3: StgValue_37 (30)  [1/1] 1.57ns
:7  br label %5

ST_3: tmp_5 (36)  [1/1] 0.00ns  loc: simple_image_process/src/simple.c:68
:1  %tmp_5 = zext i32 %i_cast to i64

ST_3: c_addr (37)  [1/1] 0.00ns  loc: simple_image_process/src/simple.c:68
:2  %c_addr = getelementptr [11 x i32]* %c, i64 0, i64 %tmp_5

ST_3: c_load (38)  [2/2] 2.39ns  loc: simple_image_process/src/simple.c:68
:3  %c_load = load i32* %c_addr, align 4

ST_3: i_1 (41)  [1/1] 1.72ns  loc: simple_image_process/src/simple.c:60
:6  %i_1 = add i5 %i, -1


 <State 4>: 8.47ns
ST_4: data1 (35)  [1/1] 0.00ns
:0  %data1 = phi i32 [ %x_read, %3 ], [ %data, %4 ]

ST_4: c_load (38)  [1/2] 2.39ns  loc: simple_image_process/src/simple.c:68
:3  %c_load = load i32* %c_addr, align 4

ST_4: tmp_6 (39)  [6/6] 6.08ns  loc: simple_image_process/src/simple.c:68
:4  %tmp_6 = mul nsw i32 %c_load, %data1


 <State 5>: 6.08ns
ST_5: tmp_6 (39)  [5/6] 6.08ns  loc: simple_image_process/src/simple.c:68
:4  %tmp_6 = mul nsw i32 %c_load, %data1


 <State 6>: 6.08ns
ST_6: tmp_6 (39)  [4/6] 6.08ns  loc: simple_image_process/src/simple.c:68
:4  %tmp_6 = mul nsw i32 %c_load, %data1


 <State 7>: 6.08ns
ST_7: tmp_6 (39)  [3/6] 6.08ns  loc: simple_image_process/src/simple.c:68
:4  %tmp_6 = mul nsw i32 %c_load, %data1


 <State 8>: 6.08ns
ST_8: tmp_6 (39)  [2/6] 6.08ns  loc: simple_image_process/src/simple.c:68
:4  %tmp_6 = mul nsw i32 %c_load, %data1


 <State 9>: 8.52ns
ST_9: tmp_6 (39)  [1/6] 6.08ns  loc: simple_image_process/src/simple.c:68
:4  %tmp_6 = mul nsw i32 %c_load, %data1

ST_9: acc_1 (40)  [1/1] 2.44ns  loc: simple_image_process/src/simple.c:68
:5  %acc_1 = add nsw i32 %tmp_6, %acc

ST_9: StgValue_51 (42)  [1/1] 0.00ns  loc: simple_image_process/src/simple.c:60
:7  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10      (specbitsmap      ) [ 0000000000]
StgValue_11      (specbitsmap      ) [ 0000000000]
StgValue_12      (specbitsmap      ) [ 0000000000]
StgValue_13      (spectopmodule    ) [ 0000000000]
x_read           (read             ) [ 0011111111]
StgValue_15      (br               ) [ 0111111111]
acc              (phi              ) [ 0011111111]
i                (phi              ) [ 0011000000]
i_cast           (sext             ) [ 0001000000]
tmp              (bitselect        ) [ 0011111111]
empty            (speclooptripcount) [ 0000000000]
StgValue_21      (br               ) [ 0000000000]
StgValue_22      (specloopname     ) [ 0000000000]
tmp_1            (icmp             ) [ 0011111111]
StgValue_24      (br               ) [ 0000000000]
tmp_2            (add              ) [ 0000000000]
tmp_3            (zext             ) [ 0000000000]
shift_reg_addr   (getelementptr    ) [ 0001000000]
StgValue_29      (store            ) [ 0000000000]
StgValue_30      (br               ) [ 0011111111]
StgValue_31      (write            ) [ 0000000000]
StgValue_32      (ret              ) [ 0000000000]
data             (load             ) [ 0011111111]
tmp_4            (zext             ) [ 0000000000]
shift_reg_addr_1 (getelementptr    ) [ 0000000000]
StgValue_36      (store            ) [ 0000000000]
StgValue_37      (br               ) [ 0011111111]
tmp_5            (zext             ) [ 0000000000]
c_addr           (getelementptr    ) [ 0000100000]
i_1              (add              ) [ 0110111111]
data1            (phi              ) [ 0000111111]
c_load           (load             ) [ 0000011111]
tmp_6            (mul              ) [ 0000000000]
acc_1            (add              ) [ 0111111111]
StgValue_51      (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="simple_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="x_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="StgValue_31_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_31/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="shift_reg_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="5" slack="0"/>
<pin id="59" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data/2 StgValue_29/2 StgValue_36/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="shift_reg_addr_1_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_1/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="c_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/3 "/>
</bind>
</comp>

<comp id="89" class="1005" name="acc_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="1"/>
<pin id="91" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="acc_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="32" slack="1"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="i_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="1"/>
<pin id="104" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="5" slack="1"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="data1_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="data1 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="data1_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="3"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="32" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data1/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/2 i_1/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_cast_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="0"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="5" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_3_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="0"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_4_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="1"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_5_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="1"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="acc_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="7"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/9 "/>
</bind>
</comp>

<comp id="174" class="1005" name="x_read_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_cast_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="189" class="1005" name="tmp_1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="193" class="1005" name="shift_reg_addr_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="1"/>
<pin id="195" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="198" class="1005" name="data_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data "/>
</bind>
</comp>

<comp id="203" class="1005" name="c_addr_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="1"/>
<pin id="205" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_1_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="1"/>
<pin id="210" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="213" class="1005" name="c_load_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="218" class="1005" name="acc_1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="40" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="36" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="66"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="38" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="36" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="62" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="76"><net_src comp="68" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="36" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="88"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="93" pin="4"/><net_sink comp="48" pin=2"/></net>

<net id="101"><net_src comp="93" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="106" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="123"><net_src comp="117" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="128"><net_src comp="106" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="130"><net_src comp="102" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="106" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="106" pin="4"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="147"><net_src comp="106" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="124" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="157"><net_src comp="154" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="161"><net_src comp="158" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="166"><net_src comp="84" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="117" pin="4"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="89" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="42" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="183"><net_src comp="131" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="192"><net_src comp="143" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="55" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="201"><net_src comp="62" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="206"><net_src comp="77" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="211"><net_src comp="124" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="216"><net_src comp="84" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="221"><net_src comp="168" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="93" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {2 }
	Port: shift_reg | {2 3 }
 - Input state : 
	Port: simple : c | {3 4 }
	Port: simple : x | {1 }
	Port: simple : shift_reg | {2 3 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		tmp : 1
		StgValue_21 : 2
		tmp_1 : 1
		StgValue_24 : 2
		tmp_2 : 1
		tmp_3 : 2
		shift_reg_addr : 3
		data : 4
		StgValue_31 : 1
	State 3
		shift_reg_addr_1 : 1
		StgValue_36 : 2
		c_addr : 1
		c_load : 2
	State 4
		tmp_6 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
		acc_1 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    add   |        grp_fu_124       |    0    |    0    |    5    |
|          |       acc_1_fu_168      |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_162       |    4    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   icmp   |       tmp_1_fu_143      |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_42    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | StgValue_31_write_fu_48 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |      i_cast_fu_131      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|        tmp_fu_135       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_3_fu_149      |    0    |    0    |    0    |
|   zext   |       tmp_4_fu_154      |    0    |    0    |    0    |
|          |       tmp_5_fu_158      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    4    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|shift_reg|    0   |   64   |    6   |
+---------+--------+--------+--------+
|  Total  |    0   |   64   |    6   |
+---------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     acc_1_reg_218    |   32   |
|      acc_reg_89      |   32   |
|    c_addr_reg_203    |    4   |
|    c_load_reg_213    |   32   |
|     data1_reg_114    |   32   |
|     data_reg_198     |   32   |
|      i_1_reg_208     |    5   |
|    i_cast_reg_180    |   32   |
|       i_reg_102      |    5   |
|shift_reg_addr_reg_193|    4   |
|     tmp_1_reg_189    |    1   |
|    x_read_reg_174    |   32   |
+----------------------+--------+
|         Total        |   243  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_62 |  p0  |   4  |   4  |   16   ||    4    |
| grp_access_fu_62 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_84 |  p0  |   2  |   4  |    8   ||    4    |
|    acc_reg_89    |  p0  |   2  |  32  |   64   ||    32   |
|     i_reg_102    |  p0  |   2  |   5  |   10   ||    5    |
|    grp_fu_124    |  p0  |   2  |   5  |   10   ||    5    |
|    grp_fu_162    |  p0  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   236  ||  10.997 ||   114   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   39   |
|   Memory  |    0   |    -   |    -   |   64   |    6   |
|Multiplexer|    -   |    -   |   10   |    -   |   114  |
|  Register |    -   |    -   |    -   |   243  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   10   |   307  |   159  |
+-----------+--------+--------+--------+--------+--------+
