# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do ALU_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity add_sub
# -- Compiling architecture synth of add_sub
# ** Error: Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd(20): near "begin": syntax error
# ** Error: Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd(22): No feasible entries for infix operator "=".
# ** Error: Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd(22): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd(22): Illegal concurrent statement.
# ** Error: Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd(23): (vcom-1136) Unknown identifier "add_r".
# 
# ** Error: Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd(23): Illegal concurrent statement.
# ** Error: Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd(23): Target type (error) in variable assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd(23): (vcom-1136) Unknown identifier "add_r".
# 
# ** Error: Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd(25): (vcom-1136) Unknown identifier "add_r".
# 
# ** Error: Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd(25): Illegal concurrent statement.
# ** Error: Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd(25): Target type (error) in variable assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd(25): (vcom-1136) Unknown identifier "add_r".
# 
# ** Error: Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd(28): (vcom-1136) Unknown identifier "add_r".
# 
# ** Error: Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd(29): (vcom-1136) Unknown identifier "add_r".
# 
# ** Error: Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd(31): near "end": expecting ';'
# ** Error: Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd(33): VHDL Compiler exiting
# ** Error: C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./ALU_run_msim_rtl_vhdl.do line 8
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd}"
vsim -voptargs=+acc work.add_sub
# vsim -voptargs=+acc work.add_sub 
# Loading std.standard
# ** Error: (vsim-3173) Entity 'Y:/BA3/ArchOrd/3_ALU/quartus/simulation/modelsim/rtl_work.add_sub' has no architecture.
# 
# Error loading design
vsim -voptargs=+acc work.add_sub
# vsim -voptargs=+acc work.add_sub 
# Loading std.standard
# ** Error: (vsim-3173) Entity 'Y:/BA3/ArchOrd/3_ALU/quartus/simulation/modelsim/rtl_work.add_sub' has no architecture.
# 
# Error loading design
vcom -93 -work work -O0 Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity add_sub
# -- Compiling architecture synth of add_sub
vsim -voptargs=+acc work.add_sub
# vsim -voptargs=+acc work.add_sub 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.add_sub(synth)
add wave sim:/add_sub/*
restart -f
force a 16#3#
force b 16#13#
force sub_mode 0
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
run 200ns
vcom -93 -work work -O0 Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity add_sub
# -- Compiling architecture synth of add_sub
run 200ns
restart -f
# Loading work.add_sub(synth)
force a 16#3#
force b 16#13#
run 200ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /add_sub
restart -fpwd
pwd
# Y:/BA3/ArchOrd/3_ALU/quartus/simulation/modelsim
pwd
# Y:/BA3/ArchOrd/3_ALU/quartus/simulation/modelsim
do ../../../modelsim/add_sub.do.txt
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
pwd
# Y:/BA3/ArchOrd/3_ALU/quartus/simulation/modelsim
do ../../../modelsim/add_sub_sub.do.txt
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
do ../../../modelsim/add_sub_sub_carry.do.txt
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
do ../../../modelsim/add_sub_sub_carry.do.txt
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
do ../../../modelsim/add_sub_sub_carry.do.txt
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /add_sub
