<h2> ðŸ‘‹ Hi, I'm Y MADHUMITHA </h2> 
Global Rank #1 on HDLBits | Intel & Altera Certified | FPGA Prototyping & RTL Development | Helping Engineers Learn, Build & Succeed in VLSI<br>
<a class="libutton" href="https://www.linkedin.com/comm/mynetwork/discovery-see-all?usecase=PEOPLE_FOLLOWS&followMember=y-madhumitha" target="_blank">Click to Follow Me on LinkedIn</a>
| <a href="https://github.com/Y-Madhumitha?tab=followers" target="_blank" style="display:inline-block; padding:7px 20px; text-align:center; color:#ffffff; background-color:#000000; border-radius:16px; text-decoration:none; font-family:Helvetica, sans-serif; font-weight:bold;">Click to Follow Me on GitHub</a>

---

<h3> ABOUT ME </h3>
As an ECE Graduate specializing in VLSI, Iâ€™m on a mission to build a meaningful career in semiconductor design. I see learning as a continuous journey â€” step by step, project by project, and concept by concept.

- Driven by curiosity, I simplify VLSI and FPGA concepts so that learners and engineers can build, experiment, and succeed faster.
- Open to opportunities that challenge me to grow and contribute to the world of chip design.

---

<h3> PROJECTS </h3>

<h3> ðŸ”¹ VLSI / Verilog Projects </h3>

1. <a href="https://github.com/Y-Madhumitha/AES-GCM-Encryption-Engine-with-Integrated-Authentication-Tag-Generator" target="_blank" style="display:inline-block; padding:7px 20px; text-align:center; color:#ffffff; background-color:#6f42c1; border-radius:16px; text-decoration:none; font-family:Helvetica, sans-serif; font-weight:bold;"> AES-GCM Encryption Engine with Integrated Authentication Tag</a><br>
2. <a href="https://github.com/Y-Madhumitha/Robust-Implementation-of-Digital-Safe-System-for-Enhanced-Security-and-Reliability" target="_blank" style="display:inline-block; padding:7px 20px; text-align:center; color:#ffffff; background-color:#6f42c1; border-radius:16px; text-decoration:none; font-family:Helvetica, sans-serif; font-weight:bold;"> Robust-Implementation-of-Digital-Safe-System-for-Enhanced-Security-and-Reliability</a><br>
3. <a href="https://github.com/Y-Madhumitha/Optimized-Systolic-Array-Architecture-for-Matrix-Multiplication-on-FPGA" target="_blank" style="display:inline-block; padding:7px 20px; text-align:center; color:#ffffff; background-color:#6f42c1; border-radius:16px; text-decoration:none; font-family:Helvetica, sans-serif; font-weight:bold;"> Optimized Systolic Array Architecture for Matrix Multiplication on FPGA </a>

<h3> ðŸ”¹ Analog Layout Projects </h3>

 4. Layout Design and Analysis of Single Stage Operational Amplifier <br>
 5. 8 bit Magnitude Comparator Design

