
dc-motor-control-nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003fb0  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  0800406c  0800406c  0001406c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800414c  0800414c  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  0800414c  0800414c  0001414c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004154  08004154  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004154  08004154  00014154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004158  08004158  00014158  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  0800415c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000274  2000005c  080041b8  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002d0  080041b8  000202d0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000de5f  00000000  00000000  000200c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001fc0  00000000  00000000  0002df26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b50  00000000  00000000  0002fee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008d4  00000000  00000000  00030a38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000022c5  00000000  00000000  0003130c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000fb7e  00000000  00000000  000335d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009984e  00000000  00000000  0004314f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002d00  00000000  00000000  000dc9a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  000df6a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000005c 	.word	0x2000005c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004054 	.word	0x08004054

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000060 	.word	0x20000060
 8000100:	08004054 	.word	0x08004054

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_shi>:
 8000114:	b403      	push	{r0, r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0040      	lsls	r0, r0, #1
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	5e09      	ldrsh	r1, [r1, r0]
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	448e      	add	lr, r1
 8000124:	bc03      	pop	{r0, r1}
 8000126:	4770      	bx	lr

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	; 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f8f0 	bl	8000410 <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__divsi3>:
 800023c:	4603      	mov	r3, r0
 800023e:	430b      	orrs	r3, r1
 8000240:	d47f      	bmi.n	8000342 <__divsi3+0x106>
 8000242:	2200      	movs	r2, #0
 8000244:	0843      	lsrs	r3, r0, #1
 8000246:	428b      	cmp	r3, r1
 8000248:	d374      	bcc.n	8000334 <__divsi3+0xf8>
 800024a:	0903      	lsrs	r3, r0, #4
 800024c:	428b      	cmp	r3, r1
 800024e:	d35f      	bcc.n	8000310 <__divsi3+0xd4>
 8000250:	0a03      	lsrs	r3, r0, #8
 8000252:	428b      	cmp	r3, r1
 8000254:	d344      	bcc.n	80002e0 <__divsi3+0xa4>
 8000256:	0b03      	lsrs	r3, r0, #12
 8000258:	428b      	cmp	r3, r1
 800025a:	d328      	bcc.n	80002ae <__divsi3+0x72>
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d30d      	bcc.n	800027e <__divsi3+0x42>
 8000262:	22ff      	movs	r2, #255	; 0xff
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	ba12      	rev	r2, r2
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d302      	bcc.n	8000274 <__divsi3+0x38>
 800026e:	1212      	asrs	r2, r2, #8
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	d065      	beq.n	8000340 <__divsi3+0x104>
 8000274:	0b03      	lsrs	r3, r0, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d319      	bcc.n	80002ae <__divsi3+0x72>
 800027a:	e000      	b.n	800027e <__divsi3+0x42>
 800027c:	0a09      	lsrs	r1, r1, #8
 800027e:	0bc3      	lsrs	r3, r0, #15
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x4c>
 8000284:	03cb      	lsls	r3, r1, #15
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b83      	lsrs	r3, r0, #14
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x58>
 8000290:	038b      	lsls	r3, r1, #14
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b43      	lsrs	r3, r0, #13
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x64>
 800029c:	034b      	lsls	r3, r1, #13
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b03      	lsrs	r3, r0, #12
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x70>
 80002a8:	030b      	lsls	r3, r1, #12
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0ac3      	lsrs	r3, r0, #11
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x7c>
 80002b4:	02cb      	lsls	r3, r1, #11
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a83      	lsrs	r3, r0, #10
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x88>
 80002c0:	028b      	lsls	r3, r1, #10
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a43      	lsrs	r3, r0, #9
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x94>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a03      	lsrs	r3, r0, #8
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0xa0>
 80002d8:	020b      	lsls	r3, r1, #8
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	d2cd      	bcs.n	800027c <__divsi3+0x40>
 80002e0:	09c3      	lsrs	r3, r0, #7
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xae>
 80002e6:	01cb      	lsls	r3, r1, #7
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0983      	lsrs	r3, r0, #6
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xba>
 80002f2:	018b      	lsls	r3, r1, #6
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0943      	lsrs	r3, r0, #5
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xc6>
 80002fe:	014b      	lsls	r3, r1, #5
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0903      	lsrs	r3, r0, #4
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xd2>
 800030a:	010b      	lsls	r3, r1, #4
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	08c3      	lsrs	r3, r0, #3
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xde>
 8000316:	00cb      	lsls	r3, r1, #3
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0883      	lsrs	r3, r0, #2
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xea>
 8000322:	008b      	lsls	r3, r1, #2
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0843      	lsrs	r3, r0, #1
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xf6>
 800032e:	004b      	lsls	r3, r1, #1
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	1a41      	subs	r1, r0, r1
 8000336:	d200      	bcs.n	800033a <__divsi3+0xfe>
 8000338:	4601      	mov	r1, r0
 800033a:	4152      	adcs	r2, r2
 800033c:	4610      	mov	r0, r2
 800033e:	4770      	bx	lr
 8000340:	e05d      	b.n	80003fe <__divsi3+0x1c2>
 8000342:	0fca      	lsrs	r2, r1, #31
 8000344:	d000      	beq.n	8000348 <__divsi3+0x10c>
 8000346:	4249      	negs	r1, r1
 8000348:	1003      	asrs	r3, r0, #32
 800034a:	d300      	bcc.n	800034e <__divsi3+0x112>
 800034c:	4240      	negs	r0, r0
 800034e:	4053      	eors	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	469c      	mov	ip, r3
 8000354:	0903      	lsrs	r3, r0, #4
 8000356:	428b      	cmp	r3, r1
 8000358:	d32d      	bcc.n	80003b6 <__divsi3+0x17a>
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d312      	bcc.n	8000386 <__divsi3+0x14a>
 8000360:	22fc      	movs	r2, #252	; 0xfc
 8000362:	0189      	lsls	r1, r1, #6
 8000364:	ba12      	rev	r2, r2
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d30c      	bcc.n	8000386 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d308      	bcc.n	8000386 <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d304      	bcc.n	8000386 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	d03a      	beq.n	80003f6 <__divsi3+0x1ba>
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	e000      	b.n	8000386 <__divsi3+0x14a>
 8000384:	0989      	lsrs	r1, r1, #6
 8000386:	09c3      	lsrs	r3, r0, #7
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x154>
 800038c:	01cb      	lsls	r3, r1, #7
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0983      	lsrs	r3, r0, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x160>
 8000398:	018b      	lsls	r3, r1, #6
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0943      	lsrs	r3, r0, #5
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x16c>
 80003a4:	014b      	lsls	r3, r1, #5
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0903      	lsrs	r3, r0, #4
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x178>
 80003b0:	010b      	lsls	r3, r1, #4
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	08c3      	lsrs	r3, r0, #3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x184>
 80003bc:	00cb      	lsls	r3, r1, #3
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0883      	lsrs	r3, r0, #2
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x190>
 80003c8:	008b      	lsls	r3, r1, #2
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	d2d9      	bcs.n	8000384 <__divsi3+0x148>
 80003d0:	0843      	lsrs	r3, r0, #1
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d301      	bcc.n	80003da <__divsi3+0x19e>
 80003d6:	004b      	lsls	r3, r1, #1
 80003d8:	1ac0      	subs	r0, r0, r3
 80003da:	4152      	adcs	r2, r2
 80003dc:	1a41      	subs	r1, r0, r1
 80003de:	d200      	bcs.n	80003e2 <__divsi3+0x1a6>
 80003e0:	4601      	mov	r1, r0
 80003e2:	4663      	mov	r3, ip
 80003e4:	4152      	adcs	r2, r2
 80003e6:	105b      	asrs	r3, r3, #1
 80003e8:	4610      	mov	r0, r2
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x1b4>
 80003ec:	4240      	negs	r0, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d500      	bpl.n	80003f4 <__divsi3+0x1b8>
 80003f2:	4249      	negs	r1, r1
 80003f4:	4770      	bx	lr
 80003f6:	4663      	mov	r3, ip
 80003f8:	105b      	asrs	r3, r3, #1
 80003fa:	d300      	bcc.n	80003fe <__divsi3+0x1c2>
 80003fc:	4240      	negs	r0, r0
 80003fe:	b501      	push	{r0, lr}
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f805 	bl	8000410 <__aeabi_idiv0>
 8000406:	bd02      	pop	{r1, pc}

08000408 <__aeabi_idivmod>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d0f8      	beq.n	80003fe <__divsi3+0x1c2>
 800040c:	e716      	b.n	800023c <__divsi3>
 800040e:	4770      	bx	lr

08000410 <__aeabi_idiv0>:
 8000410:	4770      	bx	lr
 8000412:	46c0      	nop			; (mov r8, r8)

08000414 <__aeabi_uldivmod>:
 8000414:	2b00      	cmp	r3, #0
 8000416:	d111      	bne.n	800043c <__aeabi_uldivmod+0x28>
 8000418:	2a00      	cmp	r2, #0
 800041a:	d10f      	bne.n	800043c <__aeabi_uldivmod+0x28>
 800041c:	2900      	cmp	r1, #0
 800041e:	d100      	bne.n	8000422 <__aeabi_uldivmod+0xe>
 8000420:	2800      	cmp	r0, #0
 8000422:	d002      	beq.n	800042a <__aeabi_uldivmod+0x16>
 8000424:	2100      	movs	r1, #0
 8000426:	43c9      	mvns	r1, r1
 8000428:	0008      	movs	r0, r1
 800042a:	b407      	push	{r0, r1, r2}
 800042c:	4802      	ldr	r0, [pc, #8]	; (8000438 <__aeabi_uldivmod+0x24>)
 800042e:	a102      	add	r1, pc, #8	; (adr r1, 8000438 <__aeabi_uldivmod+0x24>)
 8000430:	1840      	adds	r0, r0, r1
 8000432:	9002      	str	r0, [sp, #8]
 8000434:	bd03      	pop	{r0, r1, pc}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	ffffffd9 	.word	0xffffffd9
 800043c:	b403      	push	{r0, r1}
 800043e:	4668      	mov	r0, sp
 8000440:	b501      	push	{r0, lr}
 8000442:	9802      	ldr	r0, [sp, #8]
 8000444:	f000 f806 	bl	8000454 <__udivmoddi4>
 8000448:	9b01      	ldr	r3, [sp, #4]
 800044a:	469e      	mov	lr, r3
 800044c:	b002      	add	sp, #8
 800044e:	bc0c      	pop	{r2, r3}
 8000450:	4770      	bx	lr
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__udivmoddi4>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	4657      	mov	r7, sl
 8000458:	464e      	mov	r6, r9
 800045a:	4645      	mov	r5, r8
 800045c:	46de      	mov	lr, fp
 800045e:	b5e0      	push	{r5, r6, r7, lr}
 8000460:	0004      	movs	r4, r0
 8000462:	000d      	movs	r5, r1
 8000464:	4692      	mov	sl, r2
 8000466:	4699      	mov	r9, r3
 8000468:	b083      	sub	sp, #12
 800046a:	428b      	cmp	r3, r1
 800046c:	d830      	bhi.n	80004d0 <__udivmoddi4+0x7c>
 800046e:	d02d      	beq.n	80004cc <__udivmoddi4+0x78>
 8000470:	4649      	mov	r1, r9
 8000472:	4650      	mov	r0, sl
 8000474:	f000 f8d8 	bl	8000628 <__clzdi2>
 8000478:	0029      	movs	r1, r5
 800047a:	0006      	movs	r6, r0
 800047c:	0020      	movs	r0, r4
 800047e:	f000 f8d3 	bl	8000628 <__clzdi2>
 8000482:	1a33      	subs	r3, r6, r0
 8000484:	4698      	mov	r8, r3
 8000486:	3b20      	subs	r3, #32
 8000488:	d434      	bmi.n	80004f4 <__udivmoddi4+0xa0>
 800048a:	469b      	mov	fp, r3
 800048c:	4653      	mov	r3, sl
 800048e:	465a      	mov	r2, fp
 8000490:	4093      	lsls	r3, r2
 8000492:	4642      	mov	r2, r8
 8000494:	001f      	movs	r7, r3
 8000496:	4653      	mov	r3, sl
 8000498:	4093      	lsls	r3, r2
 800049a:	001e      	movs	r6, r3
 800049c:	42af      	cmp	r7, r5
 800049e:	d83b      	bhi.n	8000518 <__udivmoddi4+0xc4>
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d100      	bne.n	80004a6 <__udivmoddi4+0x52>
 80004a4:	e079      	b.n	800059a <__udivmoddi4+0x146>
 80004a6:	465b      	mov	r3, fp
 80004a8:	1ba4      	subs	r4, r4, r6
 80004aa:	41bd      	sbcs	r5, r7
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	da00      	bge.n	80004b2 <__udivmoddi4+0x5e>
 80004b0:	e076      	b.n	80005a0 <__udivmoddi4+0x14c>
 80004b2:	2200      	movs	r2, #0
 80004b4:	2300      	movs	r3, #0
 80004b6:	9200      	str	r2, [sp, #0]
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	2301      	movs	r3, #1
 80004bc:	465a      	mov	r2, fp
 80004be:	4093      	lsls	r3, r2
 80004c0:	9301      	str	r3, [sp, #4]
 80004c2:	2301      	movs	r3, #1
 80004c4:	4642      	mov	r2, r8
 80004c6:	4093      	lsls	r3, r2
 80004c8:	9300      	str	r3, [sp, #0]
 80004ca:	e029      	b.n	8000520 <__udivmoddi4+0xcc>
 80004cc:	4282      	cmp	r2, r0
 80004ce:	d9cf      	bls.n	8000470 <__udivmoddi4+0x1c>
 80004d0:	2200      	movs	r2, #0
 80004d2:	2300      	movs	r3, #0
 80004d4:	9200      	str	r2, [sp, #0]
 80004d6:	9301      	str	r3, [sp, #4]
 80004d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <__udivmoddi4+0x8e>
 80004de:	601c      	str	r4, [r3, #0]
 80004e0:	605d      	str	r5, [r3, #4]
 80004e2:	9800      	ldr	r0, [sp, #0]
 80004e4:	9901      	ldr	r1, [sp, #4]
 80004e6:	b003      	add	sp, #12
 80004e8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ea:	46bb      	mov	fp, r7
 80004ec:	46b2      	mov	sl, r6
 80004ee:	46a9      	mov	r9, r5
 80004f0:	46a0      	mov	r8, r4
 80004f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f4:	4642      	mov	r2, r8
 80004f6:	469b      	mov	fp, r3
 80004f8:	2320      	movs	r3, #32
 80004fa:	1a9b      	subs	r3, r3, r2
 80004fc:	4652      	mov	r2, sl
 80004fe:	40da      	lsrs	r2, r3
 8000500:	4641      	mov	r1, r8
 8000502:	0013      	movs	r3, r2
 8000504:	464a      	mov	r2, r9
 8000506:	408a      	lsls	r2, r1
 8000508:	0017      	movs	r7, r2
 800050a:	4642      	mov	r2, r8
 800050c:	431f      	orrs	r7, r3
 800050e:	4653      	mov	r3, sl
 8000510:	4093      	lsls	r3, r2
 8000512:	001e      	movs	r6, r3
 8000514:	42af      	cmp	r7, r5
 8000516:	d9c3      	bls.n	80004a0 <__udivmoddi4+0x4c>
 8000518:	2200      	movs	r2, #0
 800051a:	2300      	movs	r3, #0
 800051c:	9200      	str	r2, [sp, #0]
 800051e:	9301      	str	r3, [sp, #4]
 8000520:	4643      	mov	r3, r8
 8000522:	2b00      	cmp	r3, #0
 8000524:	d0d8      	beq.n	80004d8 <__udivmoddi4+0x84>
 8000526:	07fb      	lsls	r3, r7, #31
 8000528:	0872      	lsrs	r2, r6, #1
 800052a:	431a      	orrs	r2, r3
 800052c:	4646      	mov	r6, r8
 800052e:	087b      	lsrs	r3, r7, #1
 8000530:	e00e      	b.n	8000550 <__udivmoddi4+0xfc>
 8000532:	42ab      	cmp	r3, r5
 8000534:	d101      	bne.n	800053a <__udivmoddi4+0xe6>
 8000536:	42a2      	cmp	r2, r4
 8000538:	d80c      	bhi.n	8000554 <__udivmoddi4+0x100>
 800053a:	1aa4      	subs	r4, r4, r2
 800053c:	419d      	sbcs	r5, r3
 800053e:	2001      	movs	r0, #1
 8000540:	1924      	adds	r4, r4, r4
 8000542:	416d      	adcs	r5, r5
 8000544:	2100      	movs	r1, #0
 8000546:	3e01      	subs	r6, #1
 8000548:	1824      	adds	r4, r4, r0
 800054a:	414d      	adcs	r5, r1
 800054c:	2e00      	cmp	r6, #0
 800054e:	d006      	beq.n	800055e <__udivmoddi4+0x10a>
 8000550:	42ab      	cmp	r3, r5
 8000552:	d9ee      	bls.n	8000532 <__udivmoddi4+0xde>
 8000554:	3e01      	subs	r6, #1
 8000556:	1924      	adds	r4, r4, r4
 8000558:	416d      	adcs	r5, r5
 800055a:	2e00      	cmp	r6, #0
 800055c:	d1f8      	bne.n	8000550 <__udivmoddi4+0xfc>
 800055e:	9800      	ldr	r0, [sp, #0]
 8000560:	9901      	ldr	r1, [sp, #4]
 8000562:	465b      	mov	r3, fp
 8000564:	1900      	adds	r0, r0, r4
 8000566:	4169      	adcs	r1, r5
 8000568:	2b00      	cmp	r3, #0
 800056a:	db24      	blt.n	80005b6 <__udivmoddi4+0x162>
 800056c:	002b      	movs	r3, r5
 800056e:	465a      	mov	r2, fp
 8000570:	4644      	mov	r4, r8
 8000572:	40d3      	lsrs	r3, r2
 8000574:	002a      	movs	r2, r5
 8000576:	40e2      	lsrs	r2, r4
 8000578:	001c      	movs	r4, r3
 800057a:	465b      	mov	r3, fp
 800057c:	0015      	movs	r5, r2
 800057e:	2b00      	cmp	r3, #0
 8000580:	db2a      	blt.n	80005d8 <__udivmoddi4+0x184>
 8000582:	0026      	movs	r6, r4
 8000584:	409e      	lsls	r6, r3
 8000586:	0033      	movs	r3, r6
 8000588:	0026      	movs	r6, r4
 800058a:	4647      	mov	r7, r8
 800058c:	40be      	lsls	r6, r7
 800058e:	0032      	movs	r2, r6
 8000590:	1a80      	subs	r0, r0, r2
 8000592:	4199      	sbcs	r1, r3
 8000594:	9000      	str	r0, [sp, #0]
 8000596:	9101      	str	r1, [sp, #4]
 8000598:	e79e      	b.n	80004d8 <__udivmoddi4+0x84>
 800059a:	42a3      	cmp	r3, r4
 800059c:	d8bc      	bhi.n	8000518 <__udivmoddi4+0xc4>
 800059e:	e782      	b.n	80004a6 <__udivmoddi4+0x52>
 80005a0:	4642      	mov	r2, r8
 80005a2:	2320      	movs	r3, #32
 80005a4:	2100      	movs	r1, #0
 80005a6:	1a9b      	subs	r3, r3, r2
 80005a8:	2200      	movs	r2, #0
 80005aa:	9100      	str	r1, [sp, #0]
 80005ac:	9201      	str	r2, [sp, #4]
 80005ae:	2201      	movs	r2, #1
 80005b0:	40da      	lsrs	r2, r3
 80005b2:	9201      	str	r2, [sp, #4]
 80005b4:	e785      	b.n	80004c2 <__udivmoddi4+0x6e>
 80005b6:	4642      	mov	r2, r8
 80005b8:	2320      	movs	r3, #32
 80005ba:	1a9b      	subs	r3, r3, r2
 80005bc:	002a      	movs	r2, r5
 80005be:	4646      	mov	r6, r8
 80005c0:	409a      	lsls	r2, r3
 80005c2:	0023      	movs	r3, r4
 80005c4:	40f3      	lsrs	r3, r6
 80005c6:	4644      	mov	r4, r8
 80005c8:	4313      	orrs	r3, r2
 80005ca:	002a      	movs	r2, r5
 80005cc:	40e2      	lsrs	r2, r4
 80005ce:	001c      	movs	r4, r3
 80005d0:	465b      	mov	r3, fp
 80005d2:	0015      	movs	r5, r2
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	dad4      	bge.n	8000582 <__udivmoddi4+0x12e>
 80005d8:	4642      	mov	r2, r8
 80005da:	002f      	movs	r7, r5
 80005dc:	2320      	movs	r3, #32
 80005de:	0026      	movs	r6, r4
 80005e0:	4097      	lsls	r7, r2
 80005e2:	1a9b      	subs	r3, r3, r2
 80005e4:	40de      	lsrs	r6, r3
 80005e6:	003b      	movs	r3, r7
 80005e8:	4333      	orrs	r3, r6
 80005ea:	e7cd      	b.n	8000588 <__udivmoddi4+0x134>

080005ec <__clzsi2>:
 80005ec:	211c      	movs	r1, #28
 80005ee:	2301      	movs	r3, #1
 80005f0:	041b      	lsls	r3, r3, #16
 80005f2:	4298      	cmp	r0, r3
 80005f4:	d301      	bcc.n	80005fa <__clzsi2+0xe>
 80005f6:	0c00      	lsrs	r0, r0, #16
 80005f8:	3910      	subs	r1, #16
 80005fa:	0a1b      	lsrs	r3, r3, #8
 80005fc:	4298      	cmp	r0, r3
 80005fe:	d301      	bcc.n	8000604 <__clzsi2+0x18>
 8000600:	0a00      	lsrs	r0, r0, #8
 8000602:	3908      	subs	r1, #8
 8000604:	091b      	lsrs	r3, r3, #4
 8000606:	4298      	cmp	r0, r3
 8000608:	d301      	bcc.n	800060e <__clzsi2+0x22>
 800060a:	0900      	lsrs	r0, r0, #4
 800060c:	3904      	subs	r1, #4
 800060e:	a202      	add	r2, pc, #8	; (adr r2, 8000618 <__clzsi2+0x2c>)
 8000610:	5c10      	ldrb	r0, [r2, r0]
 8000612:	1840      	adds	r0, r0, r1
 8000614:	4770      	bx	lr
 8000616:	46c0      	nop			; (mov r8, r8)
 8000618:	02020304 	.word	0x02020304
 800061c:	01010101 	.word	0x01010101
	...

08000628 <__clzdi2>:
 8000628:	b510      	push	{r4, lr}
 800062a:	2900      	cmp	r1, #0
 800062c:	d103      	bne.n	8000636 <__clzdi2+0xe>
 800062e:	f7ff ffdd 	bl	80005ec <__clzsi2>
 8000632:	3020      	adds	r0, #32
 8000634:	e002      	b.n	800063c <__clzdi2+0x14>
 8000636:	0008      	movs	r0, r1
 8000638:	f7ff ffd8 	bl	80005ec <__clzsi2>
 800063c:	bd10      	pop	{r4, pc}
 800063e:	46c0      	nop			; (mov r8, r8)

08000640 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000646:	f000 fb19 	bl	8000c7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800064a:	f000 f83f 	bl	80006cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800064e:	f000 f913 	bl	8000878 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000652:	f000 f8c3 	bl	80007dc <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000656:	f000 f881 	bl	800075c <MX_I2C1_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  ret = HAL_I2C_Master_Transmit(&hi2c1, bmp180Address, msg, 1, HAL_MAX_DELAY);
 800065a:	23ee      	movs	r3, #238	; 0xee
 800065c:	b299      	uxth	r1, r3
 800065e:	4a15      	ldr	r2, [pc, #84]	; (80006b4 <main+0x74>)
 8000660:	4815      	ldr	r0, [pc, #84]	; (80006b8 <main+0x78>)
 8000662:	2301      	movs	r3, #1
 8000664:	425b      	negs	r3, r3
 8000666:	9300      	str	r3, [sp, #0]
 8000668:	2301      	movs	r3, #1
 800066a:	f000 fe7f 	bl	800136c <HAL_I2C_Master_Transmit>
 800066e:	0003      	movs	r3, r0
 8000670:	001a      	movs	r2, r3
 8000672:	4b12      	ldr	r3, [pc, #72]	; (80006bc <main+0x7c>)
 8000674:	701a      	strb	r2, [r3, #0]
	  if (ret != HAL_OK){
 8000676:	4b11      	ldr	r3, [pc, #68]	; (80006bc <main+0x7c>)
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	2b00      	cmp	r3, #0
 800067c:	d006      	beq.n	800068c <main+0x4c>
		  sprintf(msg, "Failed to connect :(\n\r");
 800067e:	4a10      	ldr	r2, [pc, #64]	; (80006c0 <main+0x80>)
 8000680:	4b0c      	ldr	r3, [pc, #48]	; (80006b4 <main+0x74>)
 8000682:	0011      	movs	r1, r2
 8000684:	0018      	movs	r0, r3
 8000686:	f003 f83f 	bl	8003708 <siprintf>
 800068a:	e005      	b.n	8000698 <main+0x58>
	  } else {
		  sprintf(msg, "Success\n\r");
 800068c:	4a0d      	ldr	r2, [pc, #52]	; (80006c4 <main+0x84>)
 800068e:	4b09      	ldr	r3, [pc, #36]	; (80006b4 <main+0x74>)
 8000690:	0011      	movs	r1, r2
 8000692:	0018      	movs	r0, r3
 8000694:	f003 f838 	bl	8003708 <siprintf>
	  }

	  // Print out ACK
	  HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8000698:	4b06      	ldr	r3, [pc, #24]	; (80006b4 <main+0x74>)
 800069a:	0018      	movs	r0, r3
 800069c:	f7ff fd32 	bl	8000104 <strlen>
 80006a0:	0003      	movs	r3, r0
 80006a2:	b29a      	uxth	r2, r3
 80006a4:	2301      	movs	r3, #1
 80006a6:	425b      	negs	r3, r3
 80006a8:	4902      	ldr	r1, [pc, #8]	; (80006b4 <main+0x74>)
 80006aa:	4807      	ldr	r0, [pc, #28]	; (80006c8 <main+0x88>)
 80006ac:	f002 f97c 	bl	80029a8 <HAL_UART_Transmit>
	  ret = HAL_I2C_Master_Transmit(&hi2c1, bmp180Address, msg, 1, HAL_MAX_DELAY);
 80006b0:	e7d3      	b.n	800065a <main+0x1a>
 80006b2:	46c0      	nop			; (mov r8, r8)
 80006b4:	20000160 	.word	0x20000160
 80006b8:	20000078 	.word	0x20000078
 80006bc:	2000017e 	.word	0x2000017e
 80006c0:	0800406c 	.word	0x0800406c
 80006c4:	08004084 	.word	0x08004084
 80006c8:	200000cc 	.word	0x200000cc

080006cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006cc:	b590      	push	{r4, r7, lr}
 80006ce:	b093      	sub	sp, #76	; 0x4c
 80006d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006d2:	2410      	movs	r4, #16
 80006d4:	193b      	adds	r3, r7, r4
 80006d6:	0018      	movs	r0, r3
 80006d8:	2338      	movs	r3, #56	; 0x38
 80006da:	001a      	movs	r2, r3
 80006dc:	2100      	movs	r1, #0
 80006de:	f003 f833 	bl	8003748 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006e2:	003b      	movs	r3, r7
 80006e4:	0018      	movs	r0, r3
 80006e6:	2310      	movs	r3, #16
 80006e8:	001a      	movs	r2, r3
 80006ea:	2100      	movs	r1, #0
 80006ec:	f003 f82c 	bl	8003748 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006f0:	2380      	movs	r3, #128	; 0x80
 80006f2:	009b      	lsls	r3, r3, #2
 80006f4:	0018      	movs	r0, r3
 80006f6:	f001 fa39 	bl	8001b6c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006fa:	193b      	adds	r3, r7, r4
 80006fc:	2202      	movs	r2, #2
 80006fe:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000700:	193b      	adds	r3, r7, r4
 8000702:	2280      	movs	r2, #128	; 0x80
 8000704:	0052      	lsls	r2, r2, #1
 8000706:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000708:	193b      	adds	r3, r7, r4
 800070a:	2200      	movs	r2, #0
 800070c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800070e:	193b      	adds	r3, r7, r4
 8000710:	2240      	movs	r2, #64	; 0x40
 8000712:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000714:	193b      	adds	r3, r7, r4
 8000716:	2200      	movs	r2, #0
 8000718:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800071a:	193b      	adds	r3, r7, r4
 800071c:	0018      	movs	r0, r3
 800071e:	f001 fa71 	bl	8001c04 <HAL_RCC_OscConfig>
 8000722:	1e03      	subs	r3, r0, #0
 8000724:	d001      	beq.n	800072a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000726:	f000 f93b 	bl	80009a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800072a:	003b      	movs	r3, r7
 800072c:	2207      	movs	r2, #7
 800072e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000730:	003b      	movs	r3, r7
 8000732:	2200      	movs	r2, #0
 8000734:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000736:	003b      	movs	r3, r7
 8000738:	2200      	movs	r2, #0
 800073a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800073c:	003b      	movs	r3, r7
 800073e:	2200      	movs	r2, #0
 8000740:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000742:	003b      	movs	r3, r7
 8000744:	2100      	movs	r1, #0
 8000746:	0018      	movs	r0, r3
 8000748:	f001 fd76 	bl	8002238 <HAL_RCC_ClockConfig>
 800074c:	1e03      	subs	r3, r0, #0
 800074e:	d001      	beq.n	8000754 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000750:	f000 f926 	bl	80009a0 <Error_Handler>
  }
}
 8000754:	46c0      	nop			; (mov r8, r8)
 8000756:	46bd      	mov	sp, r7
 8000758:	b013      	add	sp, #76	; 0x4c
 800075a:	bd90      	pop	{r4, r7, pc}

0800075c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000760:	4b1b      	ldr	r3, [pc, #108]	; (80007d0 <MX_I2C1_Init+0x74>)
 8000762:	4a1c      	ldr	r2, [pc, #112]	; (80007d4 <MX_I2C1_Init+0x78>)
 8000764:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 8000766:	4b1a      	ldr	r3, [pc, #104]	; (80007d0 <MX_I2C1_Init+0x74>)
 8000768:	4a1b      	ldr	r2, [pc, #108]	; (80007d8 <MX_I2C1_Init+0x7c>)
 800076a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800076c:	4b18      	ldr	r3, [pc, #96]	; (80007d0 <MX_I2C1_Init+0x74>)
 800076e:	2200      	movs	r2, #0
 8000770:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000772:	4b17      	ldr	r3, [pc, #92]	; (80007d0 <MX_I2C1_Init+0x74>)
 8000774:	2201      	movs	r2, #1
 8000776:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000778:	4b15      	ldr	r3, [pc, #84]	; (80007d0 <MX_I2C1_Init+0x74>)
 800077a:	2200      	movs	r2, #0
 800077c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800077e:	4b14      	ldr	r3, [pc, #80]	; (80007d0 <MX_I2C1_Init+0x74>)
 8000780:	2200      	movs	r2, #0
 8000782:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000784:	4b12      	ldr	r3, [pc, #72]	; (80007d0 <MX_I2C1_Init+0x74>)
 8000786:	2200      	movs	r2, #0
 8000788:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800078a:	4b11      	ldr	r3, [pc, #68]	; (80007d0 <MX_I2C1_Init+0x74>)
 800078c:	2200      	movs	r2, #0
 800078e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000790:	4b0f      	ldr	r3, [pc, #60]	; (80007d0 <MX_I2C1_Init+0x74>)
 8000792:	2200      	movs	r2, #0
 8000794:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000796:	4b0e      	ldr	r3, [pc, #56]	; (80007d0 <MX_I2C1_Init+0x74>)
 8000798:	0018      	movs	r0, r3
 800079a:	f000 fd41 	bl	8001220 <HAL_I2C_Init>
 800079e:	1e03      	subs	r3, r0, #0
 80007a0:	d001      	beq.n	80007a6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80007a2:	f000 f8fd 	bl	80009a0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007a6:	4b0a      	ldr	r3, [pc, #40]	; (80007d0 <MX_I2C1_Init+0x74>)
 80007a8:	2100      	movs	r1, #0
 80007aa:	0018      	movs	r0, r3
 80007ac:	f001 f946 	bl	8001a3c <HAL_I2CEx_ConfigAnalogFilter>
 80007b0:	1e03      	subs	r3, r0, #0
 80007b2:	d001      	beq.n	80007b8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80007b4:	f000 f8f4 	bl	80009a0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80007b8:	4b05      	ldr	r3, [pc, #20]	; (80007d0 <MX_I2C1_Init+0x74>)
 80007ba:	2100      	movs	r1, #0
 80007bc:	0018      	movs	r0, r3
 80007be:	f001 f989 	bl	8001ad4 <HAL_I2CEx_ConfigDigitalFilter>
 80007c2:	1e03      	subs	r3, r0, #0
 80007c4:	d001      	beq.n	80007ca <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80007c6:	f000 f8eb 	bl	80009a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007ca:	46c0      	nop			; (mov r8, r8)
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	20000078 	.word	0x20000078
 80007d4:	40005400 	.word	0x40005400
 80007d8:	00303d5b 	.word	0x00303d5b

080007dc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007e0:	4b23      	ldr	r3, [pc, #140]	; (8000870 <MX_USART2_UART_Init+0x94>)
 80007e2:	4a24      	ldr	r2, [pc, #144]	; (8000874 <MX_USART2_UART_Init+0x98>)
 80007e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007e6:	4b22      	ldr	r3, [pc, #136]	; (8000870 <MX_USART2_UART_Init+0x94>)
 80007e8:	22e1      	movs	r2, #225	; 0xe1
 80007ea:	0252      	lsls	r2, r2, #9
 80007ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007ee:	4b20      	ldr	r3, [pc, #128]	; (8000870 <MX_USART2_UART_Init+0x94>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007f4:	4b1e      	ldr	r3, [pc, #120]	; (8000870 <MX_USART2_UART_Init+0x94>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007fa:	4b1d      	ldr	r3, [pc, #116]	; (8000870 <MX_USART2_UART_Init+0x94>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000800:	4b1b      	ldr	r3, [pc, #108]	; (8000870 <MX_USART2_UART_Init+0x94>)
 8000802:	220c      	movs	r2, #12
 8000804:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000806:	4b1a      	ldr	r3, [pc, #104]	; (8000870 <MX_USART2_UART_Init+0x94>)
 8000808:	2200      	movs	r2, #0
 800080a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800080c:	4b18      	ldr	r3, [pc, #96]	; (8000870 <MX_USART2_UART_Init+0x94>)
 800080e:	2200      	movs	r2, #0
 8000810:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000812:	4b17      	ldr	r3, [pc, #92]	; (8000870 <MX_USART2_UART_Init+0x94>)
 8000814:	2200      	movs	r2, #0
 8000816:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000818:	4b15      	ldr	r3, [pc, #84]	; (8000870 <MX_USART2_UART_Init+0x94>)
 800081a:	2200      	movs	r2, #0
 800081c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800081e:	4b14      	ldr	r3, [pc, #80]	; (8000870 <MX_USART2_UART_Init+0x94>)
 8000820:	2200      	movs	r2, #0
 8000822:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000824:	4b12      	ldr	r3, [pc, #72]	; (8000870 <MX_USART2_UART_Init+0x94>)
 8000826:	0018      	movs	r0, r3
 8000828:	f002 f868 	bl	80028fc <HAL_UART_Init>
 800082c:	1e03      	subs	r3, r0, #0
 800082e:	d001      	beq.n	8000834 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000830:	f000 f8b6 	bl	80009a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000834:	4b0e      	ldr	r3, [pc, #56]	; (8000870 <MX_USART2_UART_Init+0x94>)
 8000836:	2100      	movs	r1, #0
 8000838:	0018      	movs	r0, r3
 800083a:	f002 fe85 	bl	8003548 <HAL_UARTEx_SetTxFifoThreshold>
 800083e:	1e03      	subs	r3, r0, #0
 8000840:	d001      	beq.n	8000846 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000842:	f000 f8ad 	bl	80009a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000846:	4b0a      	ldr	r3, [pc, #40]	; (8000870 <MX_USART2_UART_Init+0x94>)
 8000848:	2100      	movs	r1, #0
 800084a:	0018      	movs	r0, r3
 800084c:	f002 febc 	bl	80035c8 <HAL_UARTEx_SetRxFifoThreshold>
 8000850:	1e03      	subs	r3, r0, #0
 8000852:	d001      	beq.n	8000858 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000854:	f000 f8a4 	bl	80009a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000858:	4b05      	ldr	r3, [pc, #20]	; (8000870 <MX_USART2_UART_Init+0x94>)
 800085a:	0018      	movs	r0, r3
 800085c:	f002 fe3a 	bl	80034d4 <HAL_UARTEx_DisableFifoMode>
 8000860:	1e03      	subs	r3, r0, #0
 8000862:	d001      	beq.n	8000868 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000864:	f000 f89c 	bl	80009a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000868:	46c0      	nop			; (mov r8, r8)
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	46c0      	nop			; (mov r8, r8)
 8000870:	200000cc 	.word	0x200000cc
 8000874:	40004400 	.word	0x40004400

08000878 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000878:	b590      	push	{r4, r7, lr}
 800087a:	b08b      	sub	sp, #44	; 0x2c
 800087c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087e:	2414      	movs	r4, #20
 8000880:	193b      	adds	r3, r7, r4
 8000882:	0018      	movs	r0, r3
 8000884:	2314      	movs	r3, #20
 8000886:	001a      	movs	r2, r3
 8000888:	2100      	movs	r1, #0
 800088a:	f002 ff5d 	bl	8003748 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800088e:	4b41      	ldr	r3, [pc, #260]	; (8000994 <MX_GPIO_Init+0x11c>)
 8000890:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000892:	4b40      	ldr	r3, [pc, #256]	; (8000994 <MX_GPIO_Init+0x11c>)
 8000894:	2104      	movs	r1, #4
 8000896:	430a      	orrs	r2, r1
 8000898:	635a      	str	r2, [r3, #52]	; 0x34
 800089a:	4b3e      	ldr	r3, [pc, #248]	; (8000994 <MX_GPIO_Init+0x11c>)
 800089c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800089e:	2204      	movs	r2, #4
 80008a0:	4013      	ands	r3, r2
 80008a2:	613b      	str	r3, [r7, #16]
 80008a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008a6:	4b3b      	ldr	r3, [pc, #236]	; (8000994 <MX_GPIO_Init+0x11c>)
 80008a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008aa:	4b3a      	ldr	r3, [pc, #232]	; (8000994 <MX_GPIO_Init+0x11c>)
 80008ac:	2120      	movs	r1, #32
 80008ae:	430a      	orrs	r2, r1
 80008b0:	635a      	str	r2, [r3, #52]	; 0x34
 80008b2:	4b38      	ldr	r3, [pc, #224]	; (8000994 <MX_GPIO_Init+0x11c>)
 80008b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008b6:	2220      	movs	r2, #32
 80008b8:	4013      	ands	r3, r2
 80008ba:	60fb      	str	r3, [r7, #12]
 80008bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008be:	4b35      	ldr	r3, [pc, #212]	; (8000994 <MX_GPIO_Init+0x11c>)
 80008c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008c2:	4b34      	ldr	r3, [pc, #208]	; (8000994 <MX_GPIO_Init+0x11c>)
 80008c4:	2101      	movs	r1, #1
 80008c6:	430a      	orrs	r2, r1
 80008c8:	635a      	str	r2, [r3, #52]	; 0x34
 80008ca:	4b32      	ldr	r3, [pc, #200]	; (8000994 <MX_GPIO_Init+0x11c>)
 80008cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008ce:	2201      	movs	r2, #1
 80008d0:	4013      	ands	r3, r2
 80008d2:	60bb      	str	r3, [r7, #8]
 80008d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008d6:	4b2f      	ldr	r3, [pc, #188]	; (8000994 <MX_GPIO_Init+0x11c>)
 80008d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008da:	4b2e      	ldr	r3, [pc, #184]	; (8000994 <MX_GPIO_Init+0x11c>)
 80008dc:	2102      	movs	r1, #2
 80008de:	430a      	orrs	r2, r1
 80008e0:	635a      	str	r2, [r3, #52]	; 0x34
 80008e2:	4b2c      	ldr	r3, [pc, #176]	; (8000994 <MX_GPIO_Init+0x11c>)
 80008e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008e6:	2202      	movs	r2, #2
 80008e8:	4013      	ands	r3, r2
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80008ee:	23a0      	movs	r3, #160	; 0xa0
 80008f0:	05db      	lsls	r3, r3, #23
 80008f2:	2200      	movs	r2, #0
 80008f4:	2120      	movs	r1, #32
 80008f6:	0018      	movs	r0, r3
 80008f8:	f000 fc74 	bl	80011e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOTOR_IN1_Pin|MOTOR_IN2_Pin, GPIO_PIN_SET);
 80008fc:	4926      	ldr	r1, [pc, #152]	; (8000998 <MX_GPIO_Init+0x120>)
 80008fe:	4b27      	ldr	r3, [pc, #156]	; (800099c <MX_GPIO_Init+0x124>)
 8000900:	2201      	movs	r2, #1
 8000902:	0018      	movs	r0, r3
 8000904:	f000 fc6e 	bl	80011e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENA_GPIO_Port, ENA_Pin, GPIO_PIN_SET);
 8000908:	2380      	movs	r3, #128	; 0x80
 800090a:	0059      	lsls	r1, r3, #1
 800090c:	23a0      	movs	r3, #160	; 0xa0
 800090e:	05db      	lsls	r3, r3, #23
 8000910:	2201      	movs	r2, #1
 8000912:	0018      	movs	r0, r3
 8000914:	f000 fc66 	bl	80011e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000918:	193b      	adds	r3, r7, r4
 800091a:	2220      	movs	r2, #32
 800091c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800091e:	193b      	adds	r3, r7, r4
 8000920:	2201      	movs	r2, #1
 8000922:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000924:	193b      	adds	r3, r7, r4
 8000926:	2200      	movs	r2, #0
 8000928:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800092a:	193b      	adds	r3, r7, r4
 800092c:	2202      	movs	r2, #2
 800092e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000930:	193a      	adds	r2, r7, r4
 8000932:	23a0      	movs	r3, #160	; 0xa0
 8000934:	05db      	lsls	r3, r3, #23
 8000936:	0011      	movs	r1, r2
 8000938:	0018      	movs	r0, r3
 800093a:	f000 faef 	bl	8000f1c <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_IN1_Pin MOTOR_IN2_Pin */
  GPIO_InitStruct.Pin = MOTOR_IN1_Pin|MOTOR_IN2_Pin;
 800093e:	193b      	adds	r3, r7, r4
 8000940:	4a15      	ldr	r2, [pc, #84]	; (8000998 <MX_GPIO_Init+0x120>)
 8000942:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000944:	193b      	adds	r3, r7, r4
 8000946:	2201      	movs	r2, #1
 8000948:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094a:	193b      	adds	r3, r7, r4
 800094c:	2200      	movs	r2, #0
 800094e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000950:	193b      	adds	r3, r7, r4
 8000952:	2200      	movs	r2, #0
 8000954:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000956:	193b      	adds	r3, r7, r4
 8000958:	4a10      	ldr	r2, [pc, #64]	; (800099c <MX_GPIO_Init+0x124>)
 800095a:	0019      	movs	r1, r3
 800095c:	0010      	movs	r0, r2
 800095e:	f000 fadd 	bl	8000f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : ENA_Pin */
  GPIO_InitStruct.Pin = ENA_Pin;
 8000962:	0021      	movs	r1, r4
 8000964:	187b      	adds	r3, r7, r1
 8000966:	2280      	movs	r2, #128	; 0x80
 8000968:	0052      	lsls	r2, r2, #1
 800096a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800096c:	187b      	adds	r3, r7, r1
 800096e:	2201      	movs	r2, #1
 8000970:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	187b      	adds	r3, r7, r1
 8000974:	2200      	movs	r2, #0
 8000976:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000978:	187b      	adds	r3, r7, r1
 800097a:	2200      	movs	r2, #0
 800097c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(ENA_GPIO_Port, &GPIO_InitStruct);
 800097e:	187a      	adds	r2, r7, r1
 8000980:	23a0      	movs	r3, #160	; 0xa0
 8000982:	05db      	lsls	r3, r3, #23
 8000984:	0011      	movs	r1, r2
 8000986:	0018      	movs	r0, r3
 8000988:	f000 fac8 	bl	8000f1c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800098c:	46c0      	nop			; (mov r8, r8)
 800098e:	46bd      	mov	sp, r7
 8000990:	b00b      	add	sp, #44	; 0x2c
 8000992:	bd90      	pop	{r4, r7, pc}
 8000994:	40021000 	.word	0x40021000
 8000998:	00004010 	.word	0x00004010
 800099c:	50000400 	.word	0x50000400

080009a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009a4:	b672      	cpsid	i
}
 80009a6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009a8:	e7fe      	b.n	80009a8 <Error_Handler+0x8>
	...

080009ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009b2:	4b11      	ldr	r3, [pc, #68]	; (80009f8 <HAL_MspInit+0x4c>)
 80009b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80009b6:	4b10      	ldr	r3, [pc, #64]	; (80009f8 <HAL_MspInit+0x4c>)
 80009b8:	2101      	movs	r1, #1
 80009ba:	430a      	orrs	r2, r1
 80009bc:	641a      	str	r2, [r3, #64]	; 0x40
 80009be:	4b0e      	ldr	r3, [pc, #56]	; (80009f8 <HAL_MspInit+0x4c>)
 80009c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009c2:	2201      	movs	r2, #1
 80009c4:	4013      	ands	r3, r2
 80009c6:	607b      	str	r3, [r7, #4]
 80009c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009ca:	4b0b      	ldr	r3, [pc, #44]	; (80009f8 <HAL_MspInit+0x4c>)
 80009cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80009ce:	4b0a      	ldr	r3, [pc, #40]	; (80009f8 <HAL_MspInit+0x4c>)
 80009d0:	2180      	movs	r1, #128	; 0x80
 80009d2:	0549      	lsls	r1, r1, #21
 80009d4:	430a      	orrs	r2, r1
 80009d6:	63da      	str	r2, [r3, #60]	; 0x3c
 80009d8:	4b07      	ldr	r3, [pc, #28]	; (80009f8 <HAL_MspInit+0x4c>)
 80009da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80009dc:	2380      	movs	r3, #128	; 0x80
 80009de:	055b      	lsls	r3, r3, #21
 80009e0:	4013      	ands	r3, r2
 80009e2:	603b      	str	r3, [r7, #0]
 80009e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80009e6:	23c0      	movs	r3, #192	; 0xc0
 80009e8:	00db      	lsls	r3, r3, #3
 80009ea:	0018      	movs	r0, r3
 80009ec:	f000 f9cc 	bl	8000d88 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009f0:	46c0      	nop			; (mov r8, r8)
 80009f2:	46bd      	mov	sp, r7
 80009f4:	b002      	add	sp, #8
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	40021000 	.word	0x40021000

080009fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80009fc:	b590      	push	{r4, r7, lr}
 80009fe:	b097      	sub	sp, #92	; 0x5c
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a04:	2344      	movs	r3, #68	; 0x44
 8000a06:	18fb      	adds	r3, r7, r3
 8000a08:	0018      	movs	r0, r3
 8000a0a:	2314      	movs	r3, #20
 8000a0c:	001a      	movs	r2, r3
 8000a0e:	2100      	movs	r1, #0
 8000a10:	f002 fe9a 	bl	8003748 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a14:	2410      	movs	r4, #16
 8000a16:	193b      	adds	r3, r7, r4
 8000a18:	0018      	movs	r0, r3
 8000a1a:	2334      	movs	r3, #52	; 0x34
 8000a1c:	001a      	movs	r2, r3
 8000a1e:	2100      	movs	r1, #0
 8000a20:	f002 fe92 	bl	8003748 <memset>
  if(hi2c->Instance==I2C1)
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4a22      	ldr	r2, [pc, #136]	; (8000ab4 <HAL_I2C_MspInit+0xb8>)
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d13e      	bne.n	8000aac <HAL_I2C_MspInit+0xb0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000a2e:	193b      	adds	r3, r7, r4
 8000a30:	2220      	movs	r2, #32
 8000a32:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000a34:	193b      	adds	r3, r7, r4
 8000a36:	2200      	movs	r2, #0
 8000a38:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a3a:	193b      	adds	r3, r7, r4
 8000a3c:	0018      	movs	r0, r3
 8000a3e:	f001 fda5 	bl	800258c <HAL_RCCEx_PeriphCLKConfig>
 8000a42:	1e03      	subs	r3, r0, #0
 8000a44:	d001      	beq.n	8000a4a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000a46:	f7ff ffab 	bl	80009a0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a4a:	4b1b      	ldr	r3, [pc, #108]	; (8000ab8 <HAL_I2C_MspInit+0xbc>)
 8000a4c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a4e:	4b1a      	ldr	r3, [pc, #104]	; (8000ab8 <HAL_I2C_MspInit+0xbc>)
 8000a50:	2102      	movs	r1, #2
 8000a52:	430a      	orrs	r2, r1
 8000a54:	635a      	str	r2, [r3, #52]	; 0x34
 8000a56:	4b18      	ldr	r3, [pc, #96]	; (8000ab8 <HAL_I2C_MspInit+0xbc>)
 8000a58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a5a:	2202      	movs	r2, #2
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	60fb      	str	r3, [r7, #12]
 8000a60:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000a62:	2144      	movs	r1, #68	; 0x44
 8000a64:	187b      	adds	r3, r7, r1
 8000a66:	22c0      	movs	r2, #192	; 0xc0
 8000a68:	0092      	lsls	r2, r2, #2
 8000a6a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a6c:	187b      	adds	r3, r7, r1
 8000a6e:	2212      	movs	r2, #18
 8000a70:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a72:	187b      	adds	r3, r7, r1
 8000a74:	2200      	movs	r2, #0
 8000a76:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a78:	187b      	adds	r3, r7, r1
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000a7e:	187b      	adds	r3, r7, r1
 8000a80:	2206      	movs	r2, #6
 8000a82:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a84:	187b      	adds	r3, r7, r1
 8000a86:	4a0d      	ldr	r2, [pc, #52]	; (8000abc <HAL_I2C_MspInit+0xc0>)
 8000a88:	0019      	movs	r1, r3
 8000a8a:	0010      	movs	r0, r2
 8000a8c:	f000 fa46 	bl	8000f1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a90:	4b09      	ldr	r3, [pc, #36]	; (8000ab8 <HAL_I2C_MspInit+0xbc>)
 8000a92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000a94:	4b08      	ldr	r3, [pc, #32]	; (8000ab8 <HAL_I2C_MspInit+0xbc>)
 8000a96:	2180      	movs	r1, #128	; 0x80
 8000a98:	0389      	lsls	r1, r1, #14
 8000a9a:	430a      	orrs	r2, r1
 8000a9c:	63da      	str	r2, [r3, #60]	; 0x3c
 8000a9e:	4b06      	ldr	r3, [pc, #24]	; (8000ab8 <HAL_I2C_MspInit+0xbc>)
 8000aa0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000aa2:	2380      	movs	r3, #128	; 0x80
 8000aa4:	039b      	lsls	r3, r3, #14
 8000aa6:	4013      	ands	r3, r2
 8000aa8:	60bb      	str	r3, [r7, #8]
 8000aaa:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000aac:	46c0      	nop			; (mov r8, r8)
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	b017      	add	sp, #92	; 0x5c
 8000ab2:	bd90      	pop	{r4, r7, pc}
 8000ab4:	40005400 	.word	0x40005400
 8000ab8:	40021000 	.word	0x40021000
 8000abc:	50000400 	.word	0x50000400

08000ac0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ac0:	b590      	push	{r4, r7, lr}
 8000ac2:	b097      	sub	sp, #92	; 0x5c
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac8:	2344      	movs	r3, #68	; 0x44
 8000aca:	18fb      	adds	r3, r7, r3
 8000acc:	0018      	movs	r0, r3
 8000ace:	2314      	movs	r3, #20
 8000ad0:	001a      	movs	r2, r3
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	f002 fe38 	bl	8003748 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ad8:	2410      	movs	r4, #16
 8000ada:	193b      	adds	r3, r7, r4
 8000adc:	0018      	movs	r0, r3
 8000ade:	2334      	movs	r3, #52	; 0x34
 8000ae0:	001a      	movs	r2, r3
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	f002 fe30 	bl	8003748 <memset>
  if(huart->Instance==USART2)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a22      	ldr	r2, [pc, #136]	; (8000b78 <HAL_UART_MspInit+0xb8>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d13e      	bne.n	8000b70 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000af2:	193b      	adds	r3, r7, r4
 8000af4:	2202      	movs	r2, #2
 8000af6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000af8:	193b      	adds	r3, r7, r4
 8000afa:	2200      	movs	r2, #0
 8000afc:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000afe:	193b      	adds	r3, r7, r4
 8000b00:	0018      	movs	r0, r3
 8000b02:	f001 fd43 	bl	800258c <HAL_RCCEx_PeriphCLKConfig>
 8000b06:	1e03      	subs	r3, r0, #0
 8000b08:	d001      	beq.n	8000b0e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000b0a:	f7ff ff49 	bl	80009a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b0e:	4b1b      	ldr	r3, [pc, #108]	; (8000b7c <HAL_UART_MspInit+0xbc>)
 8000b10:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b12:	4b1a      	ldr	r3, [pc, #104]	; (8000b7c <HAL_UART_MspInit+0xbc>)
 8000b14:	2180      	movs	r1, #128	; 0x80
 8000b16:	0289      	lsls	r1, r1, #10
 8000b18:	430a      	orrs	r2, r1
 8000b1a:	63da      	str	r2, [r3, #60]	; 0x3c
 8000b1c:	4b17      	ldr	r3, [pc, #92]	; (8000b7c <HAL_UART_MspInit+0xbc>)
 8000b1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b20:	2380      	movs	r3, #128	; 0x80
 8000b22:	029b      	lsls	r3, r3, #10
 8000b24:	4013      	ands	r3, r2
 8000b26:	60fb      	str	r3, [r7, #12]
 8000b28:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b2a:	4b14      	ldr	r3, [pc, #80]	; (8000b7c <HAL_UART_MspInit+0xbc>)
 8000b2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b2e:	4b13      	ldr	r3, [pc, #76]	; (8000b7c <HAL_UART_MspInit+0xbc>)
 8000b30:	2101      	movs	r1, #1
 8000b32:	430a      	orrs	r2, r1
 8000b34:	635a      	str	r2, [r3, #52]	; 0x34
 8000b36:	4b11      	ldr	r3, [pc, #68]	; (8000b7c <HAL_UART_MspInit+0xbc>)
 8000b38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	60bb      	str	r3, [r7, #8]
 8000b40:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000b42:	2144      	movs	r1, #68	; 0x44
 8000b44:	187b      	adds	r3, r7, r1
 8000b46:	220c      	movs	r2, #12
 8000b48:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b4a:	187b      	adds	r3, r7, r1
 8000b4c:	2202      	movs	r2, #2
 8000b4e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b50:	187b      	adds	r3, r7, r1
 8000b52:	2201      	movs	r2, #1
 8000b54:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b56:	187b      	adds	r3, r7, r1
 8000b58:	2200      	movs	r2, #0
 8000b5a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000b5c:	187b      	adds	r3, r7, r1
 8000b5e:	2201      	movs	r2, #1
 8000b60:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b62:	187a      	adds	r2, r7, r1
 8000b64:	23a0      	movs	r3, #160	; 0xa0
 8000b66:	05db      	lsls	r3, r3, #23
 8000b68:	0011      	movs	r1, r2
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	f000 f9d6 	bl	8000f1c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b70:	46c0      	nop			; (mov r8, r8)
 8000b72:	46bd      	mov	sp, r7
 8000b74:	b017      	add	sp, #92	; 0x5c
 8000b76:	bd90      	pop	{r4, r7, pc}
 8000b78:	40004400 	.word	0x40004400
 8000b7c:	40021000 	.word	0x40021000

08000b80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b84:	e7fe      	b.n	8000b84 <NMI_Handler+0x4>

08000b86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b86:	b580      	push	{r7, lr}
 8000b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b8a:	e7fe      	b.n	8000b8a <HardFault_Handler+0x4>

08000b8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b90:	46c0      	nop			; (mov r8, r8)
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}

08000b96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b96:	b580      	push	{r7, lr}
 8000b98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b9a:	46c0      	nop			; (mov r8, r8)
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}

08000ba0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ba4:	f000 f8d4 	bl	8000d50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ba8:	46c0      	nop			; (mov r8, r8)
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
	...

08000bb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b086      	sub	sp, #24
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bb8:	4a14      	ldr	r2, [pc, #80]	; (8000c0c <_sbrk+0x5c>)
 8000bba:	4b15      	ldr	r3, [pc, #84]	; (8000c10 <_sbrk+0x60>)
 8000bbc:	1ad3      	subs	r3, r2, r3
 8000bbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bc0:	697b      	ldr	r3, [r7, #20]
 8000bc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bc4:	4b13      	ldr	r3, [pc, #76]	; (8000c14 <_sbrk+0x64>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d102      	bne.n	8000bd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bcc:	4b11      	ldr	r3, [pc, #68]	; (8000c14 <_sbrk+0x64>)
 8000bce:	4a12      	ldr	r2, [pc, #72]	; (8000c18 <_sbrk+0x68>)
 8000bd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bd2:	4b10      	ldr	r3, [pc, #64]	; (8000c14 <_sbrk+0x64>)
 8000bd4:	681a      	ldr	r2, [r3, #0]
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	18d3      	adds	r3, r2, r3
 8000bda:	693a      	ldr	r2, [r7, #16]
 8000bdc:	429a      	cmp	r2, r3
 8000bde:	d207      	bcs.n	8000bf0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000be0:	f002 fdba 	bl	8003758 <__errno>
 8000be4:	0003      	movs	r3, r0
 8000be6:	220c      	movs	r2, #12
 8000be8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bea:	2301      	movs	r3, #1
 8000bec:	425b      	negs	r3, r3
 8000bee:	e009      	b.n	8000c04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bf0:	4b08      	ldr	r3, [pc, #32]	; (8000c14 <_sbrk+0x64>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bf6:	4b07      	ldr	r3, [pc, #28]	; (8000c14 <_sbrk+0x64>)
 8000bf8:	681a      	ldr	r2, [r3, #0]
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	18d2      	adds	r2, r2, r3
 8000bfe:	4b05      	ldr	r3, [pc, #20]	; (8000c14 <_sbrk+0x64>)
 8000c00:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000c02:	68fb      	ldr	r3, [r7, #12]
}
 8000c04:	0018      	movs	r0, r3
 8000c06:	46bd      	mov	sp, r7
 8000c08:	b006      	add	sp, #24
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	20009000 	.word	0x20009000
 8000c10:	00000400 	.word	0x00000400
 8000c14:	20000180 	.word	0x20000180
 8000c18:	200002d0 	.word	0x200002d0

08000c1c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c20:	46c0      	nop			; (mov r8, r8)
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
	...

08000c28 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c28:	480d      	ldr	r0, [pc, #52]	; (8000c60 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c2a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c2c:	f7ff fff6 	bl	8000c1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c30:	480c      	ldr	r0, [pc, #48]	; (8000c64 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c32:	490d      	ldr	r1, [pc, #52]	; (8000c68 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c34:	4a0d      	ldr	r2, [pc, #52]	; (8000c6c <LoopForever+0xe>)
  movs r3, #0
 8000c36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c38:	e002      	b.n	8000c40 <LoopCopyDataInit>

08000c3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c3e:	3304      	adds	r3, #4

08000c40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c44:	d3f9      	bcc.n	8000c3a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c46:	4a0a      	ldr	r2, [pc, #40]	; (8000c70 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c48:	4c0a      	ldr	r4, [pc, #40]	; (8000c74 <LoopForever+0x16>)
  movs r3, #0
 8000c4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c4c:	e001      	b.n	8000c52 <LoopFillZerobss>

08000c4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c50:	3204      	adds	r2, #4

08000c52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c54:	d3fb      	bcc.n	8000c4e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000c56:	f002 fd85 	bl	8003764 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000c5a:	f7ff fcf1 	bl	8000640 <main>

08000c5e <LoopForever>:

LoopForever:
  b LoopForever
 8000c5e:	e7fe      	b.n	8000c5e <LoopForever>
  ldr   r0, =_estack
 8000c60:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000c64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c68:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000c6c:	0800415c 	.word	0x0800415c
  ldr r2, =_sbss
 8000c70:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000c74:	200002d0 	.word	0x200002d0

08000c78 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c78:	e7fe      	b.n	8000c78 <ADC1_COMP_IRQHandler>
	...

08000c7c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c82:	1dfb      	adds	r3, r7, #7
 8000c84:	2200      	movs	r2, #0
 8000c86:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c88:	4b0b      	ldr	r3, [pc, #44]	; (8000cb8 <HAL_Init+0x3c>)
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	4b0a      	ldr	r3, [pc, #40]	; (8000cb8 <HAL_Init+0x3c>)
 8000c8e:	2180      	movs	r1, #128	; 0x80
 8000c90:	0049      	lsls	r1, r1, #1
 8000c92:	430a      	orrs	r2, r1
 8000c94:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c96:	2000      	movs	r0, #0
 8000c98:	f000 f810 	bl	8000cbc <HAL_InitTick>
 8000c9c:	1e03      	subs	r3, r0, #0
 8000c9e:	d003      	beq.n	8000ca8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000ca0:	1dfb      	adds	r3, r7, #7
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	701a      	strb	r2, [r3, #0]
 8000ca6:	e001      	b.n	8000cac <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000ca8:	f7ff fe80 	bl	80009ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cac:	1dfb      	adds	r3, r7, #7
 8000cae:	781b      	ldrb	r3, [r3, #0]
}
 8000cb0:	0018      	movs	r0, r3
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	b002      	add	sp, #8
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	40022000 	.word	0x40022000

08000cbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cbc:	b590      	push	{r4, r7, lr}
 8000cbe:	b085      	sub	sp, #20
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000cc4:	230f      	movs	r3, #15
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	2200      	movs	r2, #0
 8000cca:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000ccc:	4b1d      	ldr	r3, [pc, #116]	; (8000d44 <HAL_InitTick+0x88>)
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d02b      	beq.n	8000d2c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000cd4:	4b1c      	ldr	r3, [pc, #112]	; (8000d48 <HAL_InitTick+0x8c>)
 8000cd6:	681c      	ldr	r4, [r3, #0]
 8000cd8:	4b1a      	ldr	r3, [pc, #104]	; (8000d44 <HAL_InitTick+0x88>)
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	0019      	movs	r1, r3
 8000cde:	23fa      	movs	r3, #250	; 0xfa
 8000ce0:	0098      	lsls	r0, r3, #2
 8000ce2:	f7ff fa21 	bl	8000128 <__udivsi3>
 8000ce6:	0003      	movs	r3, r0
 8000ce8:	0019      	movs	r1, r3
 8000cea:	0020      	movs	r0, r4
 8000cec:	f7ff fa1c 	bl	8000128 <__udivsi3>
 8000cf0:	0003      	movs	r3, r0
 8000cf2:	0018      	movs	r0, r3
 8000cf4:	f000 f905 	bl	8000f02 <HAL_SYSTICK_Config>
 8000cf8:	1e03      	subs	r3, r0, #0
 8000cfa:	d112      	bne.n	8000d22 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	2b03      	cmp	r3, #3
 8000d00:	d80a      	bhi.n	8000d18 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d02:	6879      	ldr	r1, [r7, #4]
 8000d04:	2301      	movs	r3, #1
 8000d06:	425b      	negs	r3, r3
 8000d08:	2200      	movs	r2, #0
 8000d0a:	0018      	movs	r0, r3
 8000d0c:	f000 f8e4 	bl	8000ed8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d10:	4b0e      	ldr	r3, [pc, #56]	; (8000d4c <HAL_InitTick+0x90>)
 8000d12:	687a      	ldr	r2, [r7, #4]
 8000d14:	601a      	str	r2, [r3, #0]
 8000d16:	e00d      	b.n	8000d34 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000d18:	230f      	movs	r3, #15
 8000d1a:	18fb      	adds	r3, r7, r3
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	701a      	strb	r2, [r3, #0]
 8000d20:	e008      	b.n	8000d34 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d22:	230f      	movs	r3, #15
 8000d24:	18fb      	adds	r3, r7, r3
 8000d26:	2201      	movs	r2, #1
 8000d28:	701a      	strb	r2, [r3, #0]
 8000d2a:	e003      	b.n	8000d34 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d2c:	230f      	movs	r3, #15
 8000d2e:	18fb      	adds	r3, r7, r3
 8000d30:	2201      	movs	r2, #1
 8000d32:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000d34:	230f      	movs	r3, #15
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	781b      	ldrb	r3, [r3, #0]
}
 8000d3a:	0018      	movs	r0, r3
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	b005      	add	sp, #20
 8000d40:	bd90      	pop	{r4, r7, pc}
 8000d42:	46c0      	nop			; (mov r8, r8)
 8000d44:	20000008 	.word	0x20000008
 8000d48:	20000000 	.word	0x20000000
 8000d4c:	20000004 	.word	0x20000004

08000d50 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d54:	4b05      	ldr	r3, [pc, #20]	; (8000d6c <HAL_IncTick+0x1c>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	001a      	movs	r2, r3
 8000d5a:	4b05      	ldr	r3, [pc, #20]	; (8000d70 <HAL_IncTick+0x20>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	18d2      	adds	r2, r2, r3
 8000d60:	4b03      	ldr	r3, [pc, #12]	; (8000d70 <HAL_IncTick+0x20>)
 8000d62:	601a      	str	r2, [r3, #0]
}
 8000d64:	46c0      	nop			; (mov r8, r8)
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	46c0      	nop			; (mov r8, r8)
 8000d6c:	20000008 	.word	0x20000008
 8000d70:	20000184 	.word	0x20000184

08000d74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  return uwTick;
 8000d78:	4b02      	ldr	r3, [pc, #8]	; (8000d84 <HAL_GetTick+0x10>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
}
 8000d7c:	0018      	movs	r0, r3
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	46c0      	nop			; (mov r8, r8)
 8000d84:	20000184 	.word	0x20000184

08000d88 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000d90:	4b06      	ldr	r3, [pc, #24]	; (8000dac <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a06      	ldr	r2, [pc, #24]	; (8000db0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000d96:	4013      	ands	r3, r2
 8000d98:	0019      	movs	r1, r3
 8000d9a:	4b04      	ldr	r3, [pc, #16]	; (8000dac <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000d9c:	687a      	ldr	r2, [r7, #4]
 8000d9e:	430a      	orrs	r2, r1
 8000da0:	601a      	str	r2, [r3, #0]
}
 8000da2:	46c0      	nop			; (mov r8, r8)
 8000da4:	46bd      	mov	sp, r7
 8000da6:	b002      	add	sp, #8
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	46c0      	nop			; (mov r8, r8)
 8000dac:	40010000 	.word	0x40010000
 8000db0:	fffff9ff 	.word	0xfffff9ff

08000db4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000db4:	b590      	push	{r4, r7, lr}
 8000db6:	b083      	sub	sp, #12
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	0002      	movs	r2, r0
 8000dbc:	6039      	str	r1, [r7, #0]
 8000dbe:	1dfb      	adds	r3, r7, #7
 8000dc0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000dc2:	1dfb      	adds	r3, r7, #7
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	2b7f      	cmp	r3, #127	; 0x7f
 8000dc8:	d828      	bhi.n	8000e1c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dca:	4a2f      	ldr	r2, [pc, #188]	; (8000e88 <__NVIC_SetPriority+0xd4>)
 8000dcc:	1dfb      	adds	r3, r7, #7
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	b25b      	sxtb	r3, r3
 8000dd2:	089b      	lsrs	r3, r3, #2
 8000dd4:	33c0      	adds	r3, #192	; 0xc0
 8000dd6:	009b      	lsls	r3, r3, #2
 8000dd8:	589b      	ldr	r3, [r3, r2]
 8000dda:	1dfa      	adds	r2, r7, #7
 8000ddc:	7812      	ldrb	r2, [r2, #0]
 8000dde:	0011      	movs	r1, r2
 8000de0:	2203      	movs	r2, #3
 8000de2:	400a      	ands	r2, r1
 8000de4:	00d2      	lsls	r2, r2, #3
 8000de6:	21ff      	movs	r1, #255	; 0xff
 8000de8:	4091      	lsls	r1, r2
 8000dea:	000a      	movs	r2, r1
 8000dec:	43d2      	mvns	r2, r2
 8000dee:	401a      	ands	r2, r3
 8000df0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	019b      	lsls	r3, r3, #6
 8000df6:	22ff      	movs	r2, #255	; 0xff
 8000df8:	401a      	ands	r2, r3
 8000dfa:	1dfb      	adds	r3, r7, #7
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	0018      	movs	r0, r3
 8000e00:	2303      	movs	r3, #3
 8000e02:	4003      	ands	r3, r0
 8000e04:	00db      	lsls	r3, r3, #3
 8000e06:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e08:	481f      	ldr	r0, [pc, #124]	; (8000e88 <__NVIC_SetPriority+0xd4>)
 8000e0a:	1dfb      	adds	r3, r7, #7
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	b25b      	sxtb	r3, r3
 8000e10:	089b      	lsrs	r3, r3, #2
 8000e12:	430a      	orrs	r2, r1
 8000e14:	33c0      	adds	r3, #192	; 0xc0
 8000e16:	009b      	lsls	r3, r3, #2
 8000e18:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000e1a:	e031      	b.n	8000e80 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e1c:	4a1b      	ldr	r2, [pc, #108]	; (8000e8c <__NVIC_SetPriority+0xd8>)
 8000e1e:	1dfb      	adds	r3, r7, #7
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	0019      	movs	r1, r3
 8000e24:	230f      	movs	r3, #15
 8000e26:	400b      	ands	r3, r1
 8000e28:	3b08      	subs	r3, #8
 8000e2a:	089b      	lsrs	r3, r3, #2
 8000e2c:	3306      	adds	r3, #6
 8000e2e:	009b      	lsls	r3, r3, #2
 8000e30:	18d3      	adds	r3, r2, r3
 8000e32:	3304      	adds	r3, #4
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	1dfa      	adds	r2, r7, #7
 8000e38:	7812      	ldrb	r2, [r2, #0]
 8000e3a:	0011      	movs	r1, r2
 8000e3c:	2203      	movs	r2, #3
 8000e3e:	400a      	ands	r2, r1
 8000e40:	00d2      	lsls	r2, r2, #3
 8000e42:	21ff      	movs	r1, #255	; 0xff
 8000e44:	4091      	lsls	r1, r2
 8000e46:	000a      	movs	r2, r1
 8000e48:	43d2      	mvns	r2, r2
 8000e4a:	401a      	ands	r2, r3
 8000e4c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	019b      	lsls	r3, r3, #6
 8000e52:	22ff      	movs	r2, #255	; 0xff
 8000e54:	401a      	ands	r2, r3
 8000e56:	1dfb      	adds	r3, r7, #7
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	0018      	movs	r0, r3
 8000e5c:	2303      	movs	r3, #3
 8000e5e:	4003      	ands	r3, r0
 8000e60:	00db      	lsls	r3, r3, #3
 8000e62:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e64:	4809      	ldr	r0, [pc, #36]	; (8000e8c <__NVIC_SetPriority+0xd8>)
 8000e66:	1dfb      	adds	r3, r7, #7
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	001c      	movs	r4, r3
 8000e6c:	230f      	movs	r3, #15
 8000e6e:	4023      	ands	r3, r4
 8000e70:	3b08      	subs	r3, #8
 8000e72:	089b      	lsrs	r3, r3, #2
 8000e74:	430a      	orrs	r2, r1
 8000e76:	3306      	adds	r3, #6
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	18c3      	adds	r3, r0, r3
 8000e7c:	3304      	adds	r3, #4
 8000e7e:	601a      	str	r2, [r3, #0]
}
 8000e80:	46c0      	nop			; (mov r8, r8)
 8000e82:	46bd      	mov	sp, r7
 8000e84:	b003      	add	sp, #12
 8000e86:	bd90      	pop	{r4, r7, pc}
 8000e88:	e000e100 	.word	0xe000e100
 8000e8c:	e000ed00 	.word	0xe000ed00

08000e90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	1e5a      	subs	r2, r3, #1
 8000e9c:	2380      	movs	r3, #128	; 0x80
 8000e9e:	045b      	lsls	r3, r3, #17
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	d301      	bcc.n	8000ea8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	e010      	b.n	8000eca <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ea8:	4b0a      	ldr	r3, [pc, #40]	; (8000ed4 <SysTick_Config+0x44>)
 8000eaa:	687a      	ldr	r2, [r7, #4]
 8000eac:	3a01      	subs	r2, #1
 8000eae:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	425b      	negs	r3, r3
 8000eb4:	2103      	movs	r1, #3
 8000eb6:	0018      	movs	r0, r3
 8000eb8:	f7ff ff7c 	bl	8000db4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ebc:	4b05      	ldr	r3, [pc, #20]	; (8000ed4 <SysTick_Config+0x44>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ec2:	4b04      	ldr	r3, [pc, #16]	; (8000ed4 <SysTick_Config+0x44>)
 8000ec4:	2207      	movs	r2, #7
 8000ec6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ec8:	2300      	movs	r3, #0
}
 8000eca:	0018      	movs	r0, r3
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	b002      	add	sp, #8
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	46c0      	nop			; (mov r8, r8)
 8000ed4:	e000e010 	.word	0xe000e010

08000ed8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	60b9      	str	r1, [r7, #8]
 8000ee0:	607a      	str	r2, [r7, #4]
 8000ee2:	210f      	movs	r1, #15
 8000ee4:	187b      	adds	r3, r7, r1
 8000ee6:	1c02      	adds	r2, r0, #0
 8000ee8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000eea:	68ba      	ldr	r2, [r7, #8]
 8000eec:	187b      	adds	r3, r7, r1
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	b25b      	sxtb	r3, r3
 8000ef2:	0011      	movs	r1, r2
 8000ef4:	0018      	movs	r0, r3
 8000ef6:	f7ff ff5d 	bl	8000db4 <__NVIC_SetPriority>
}
 8000efa:	46c0      	nop			; (mov r8, r8)
 8000efc:	46bd      	mov	sp, r7
 8000efe:	b004      	add	sp, #16
 8000f00:	bd80      	pop	{r7, pc}

08000f02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f02:	b580      	push	{r7, lr}
 8000f04:	b082      	sub	sp, #8
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	0018      	movs	r0, r3
 8000f0e:	f7ff ffbf 	bl	8000e90 <SysTick_Config>
 8000f12:	0003      	movs	r3, r0
}
 8000f14:	0018      	movs	r0, r3
 8000f16:	46bd      	mov	sp, r7
 8000f18:	b002      	add	sp, #8
 8000f1a:	bd80      	pop	{r7, pc}

08000f1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b086      	sub	sp, #24
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
 8000f24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f26:	2300      	movs	r3, #0
 8000f28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f2a:	e147      	b.n	80011bc <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2101      	movs	r1, #1
 8000f32:	697a      	ldr	r2, [r7, #20]
 8000f34:	4091      	lsls	r1, r2
 8000f36:	000a      	movs	r2, r1
 8000f38:	4013      	ands	r3, r2
 8000f3a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d100      	bne.n	8000f44 <HAL_GPIO_Init+0x28>
 8000f42:	e138      	b.n	80011b6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	2203      	movs	r2, #3
 8000f4a:	4013      	ands	r3, r2
 8000f4c:	2b01      	cmp	r3, #1
 8000f4e:	d005      	beq.n	8000f5c <HAL_GPIO_Init+0x40>
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	2203      	movs	r2, #3
 8000f56:	4013      	ands	r3, r2
 8000f58:	2b02      	cmp	r3, #2
 8000f5a:	d130      	bne.n	8000fbe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	689b      	ldr	r3, [r3, #8]
 8000f60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	005b      	lsls	r3, r3, #1
 8000f66:	2203      	movs	r2, #3
 8000f68:	409a      	lsls	r2, r3
 8000f6a:	0013      	movs	r3, r2
 8000f6c:	43da      	mvns	r2, r3
 8000f6e:	693b      	ldr	r3, [r7, #16]
 8000f70:	4013      	ands	r3, r2
 8000f72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	68da      	ldr	r2, [r3, #12]
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	005b      	lsls	r3, r3, #1
 8000f7c:	409a      	lsls	r2, r3
 8000f7e:	0013      	movs	r3, r2
 8000f80:	693a      	ldr	r2, [r7, #16]
 8000f82:	4313      	orrs	r3, r2
 8000f84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	693a      	ldr	r2, [r7, #16]
 8000f8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f92:	2201      	movs	r2, #1
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	409a      	lsls	r2, r3
 8000f98:	0013      	movs	r3, r2
 8000f9a:	43da      	mvns	r2, r3
 8000f9c:	693b      	ldr	r3, [r7, #16]
 8000f9e:	4013      	ands	r3, r2
 8000fa0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	091b      	lsrs	r3, r3, #4
 8000fa8:	2201      	movs	r2, #1
 8000faa:	401a      	ands	r2, r3
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	409a      	lsls	r2, r3
 8000fb0:	0013      	movs	r3, r2
 8000fb2:	693a      	ldr	r2, [r7, #16]
 8000fb4:	4313      	orrs	r3, r2
 8000fb6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	693a      	ldr	r2, [r7, #16]
 8000fbc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	2203      	movs	r2, #3
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	2b03      	cmp	r3, #3
 8000fc8:	d017      	beq.n	8000ffa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	68db      	ldr	r3, [r3, #12]
 8000fce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	005b      	lsls	r3, r3, #1
 8000fd4:	2203      	movs	r2, #3
 8000fd6:	409a      	lsls	r2, r3
 8000fd8:	0013      	movs	r3, r2
 8000fda:	43da      	mvns	r2, r3
 8000fdc:	693b      	ldr	r3, [r7, #16]
 8000fde:	4013      	ands	r3, r2
 8000fe0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	689a      	ldr	r2, [r3, #8]
 8000fe6:	697b      	ldr	r3, [r7, #20]
 8000fe8:	005b      	lsls	r3, r3, #1
 8000fea:	409a      	lsls	r2, r3
 8000fec:	0013      	movs	r3, r2
 8000fee:	693a      	ldr	r2, [r7, #16]
 8000ff0:	4313      	orrs	r3, r2
 8000ff2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	693a      	ldr	r2, [r7, #16]
 8000ff8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	2203      	movs	r2, #3
 8001000:	4013      	ands	r3, r2
 8001002:	2b02      	cmp	r3, #2
 8001004:	d123      	bne.n	800104e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	08da      	lsrs	r2, r3, #3
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	3208      	adds	r2, #8
 800100e:	0092      	lsls	r2, r2, #2
 8001010:	58d3      	ldr	r3, [r2, r3]
 8001012:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	2207      	movs	r2, #7
 8001018:	4013      	ands	r3, r2
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	220f      	movs	r2, #15
 800101e:	409a      	lsls	r2, r3
 8001020:	0013      	movs	r3, r2
 8001022:	43da      	mvns	r2, r3
 8001024:	693b      	ldr	r3, [r7, #16]
 8001026:	4013      	ands	r3, r2
 8001028:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	691a      	ldr	r2, [r3, #16]
 800102e:	697b      	ldr	r3, [r7, #20]
 8001030:	2107      	movs	r1, #7
 8001032:	400b      	ands	r3, r1
 8001034:	009b      	lsls	r3, r3, #2
 8001036:	409a      	lsls	r2, r3
 8001038:	0013      	movs	r3, r2
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	4313      	orrs	r3, r2
 800103e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	08da      	lsrs	r2, r3, #3
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	3208      	adds	r2, #8
 8001048:	0092      	lsls	r2, r2, #2
 800104a:	6939      	ldr	r1, [r7, #16]
 800104c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	005b      	lsls	r3, r3, #1
 8001058:	2203      	movs	r2, #3
 800105a:	409a      	lsls	r2, r3
 800105c:	0013      	movs	r3, r2
 800105e:	43da      	mvns	r2, r3
 8001060:	693b      	ldr	r3, [r7, #16]
 8001062:	4013      	ands	r3, r2
 8001064:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	2203      	movs	r2, #3
 800106c:	401a      	ands	r2, r3
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	005b      	lsls	r3, r3, #1
 8001072:	409a      	lsls	r2, r3
 8001074:	0013      	movs	r3, r2
 8001076:	693a      	ldr	r2, [r7, #16]
 8001078:	4313      	orrs	r3, r2
 800107a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	693a      	ldr	r2, [r7, #16]
 8001080:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	685a      	ldr	r2, [r3, #4]
 8001086:	23c0      	movs	r3, #192	; 0xc0
 8001088:	029b      	lsls	r3, r3, #10
 800108a:	4013      	ands	r3, r2
 800108c:	d100      	bne.n	8001090 <HAL_GPIO_Init+0x174>
 800108e:	e092      	b.n	80011b6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001090:	4a50      	ldr	r2, [pc, #320]	; (80011d4 <HAL_GPIO_Init+0x2b8>)
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	089b      	lsrs	r3, r3, #2
 8001096:	3318      	adds	r3, #24
 8001098:	009b      	lsls	r3, r3, #2
 800109a:	589b      	ldr	r3, [r3, r2]
 800109c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	2203      	movs	r2, #3
 80010a2:	4013      	ands	r3, r2
 80010a4:	00db      	lsls	r3, r3, #3
 80010a6:	220f      	movs	r2, #15
 80010a8:	409a      	lsls	r2, r3
 80010aa:	0013      	movs	r3, r2
 80010ac:	43da      	mvns	r2, r3
 80010ae:	693b      	ldr	r3, [r7, #16]
 80010b0:	4013      	ands	r3, r2
 80010b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80010b4:	687a      	ldr	r2, [r7, #4]
 80010b6:	23a0      	movs	r3, #160	; 0xa0
 80010b8:	05db      	lsls	r3, r3, #23
 80010ba:	429a      	cmp	r2, r3
 80010bc:	d013      	beq.n	80010e6 <HAL_GPIO_Init+0x1ca>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4a45      	ldr	r2, [pc, #276]	; (80011d8 <HAL_GPIO_Init+0x2bc>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d00d      	beq.n	80010e2 <HAL_GPIO_Init+0x1c6>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4a44      	ldr	r2, [pc, #272]	; (80011dc <HAL_GPIO_Init+0x2c0>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d007      	beq.n	80010de <HAL_GPIO_Init+0x1c2>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a43      	ldr	r2, [pc, #268]	; (80011e0 <HAL_GPIO_Init+0x2c4>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d101      	bne.n	80010da <HAL_GPIO_Init+0x1be>
 80010d6:	2303      	movs	r3, #3
 80010d8:	e006      	b.n	80010e8 <HAL_GPIO_Init+0x1cc>
 80010da:	2305      	movs	r3, #5
 80010dc:	e004      	b.n	80010e8 <HAL_GPIO_Init+0x1cc>
 80010de:	2302      	movs	r3, #2
 80010e0:	e002      	b.n	80010e8 <HAL_GPIO_Init+0x1cc>
 80010e2:	2301      	movs	r3, #1
 80010e4:	e000      	b.n	80010e8 <HAL_GPIO_Init+0x1cc>
 80010e6:	2300      	movs	r3, #0
 80010e8:	697a      	ldr	r2, [r7, #20]
 80010ea:	2103      	movs	r1, #3
 80010ec:	400a      	ands	r2, r1
 80010ee:	00d2      	lsls	r2, r2, #3
 80010f0:	4093      	lsls	r3, r2
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	4313      	orrs	r3, r2
 80010f6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80010f8:	4936      	ldr	r1, [pc, #216]	; (80011d4 <HAL_GPIO_Init+0x2b8>)
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	089b      	lsrs	r3, r3, #2
 80010fe:	3318      	adds	r3, #24
 8001100:	009b      	lsls	r3, r3, #2
 8001102:	693a      	ldr	r2, [r7, #16]
 8001104:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001106:	4b33      	ldr	r3, [pc, #204]	; (80011d4 <HAL_GPIO_Init+0x2b8>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	43da      	mvns	r2, r3
 8001110:	693b      	ldr	r3, [r7, #16]
 8001112:	4013      	ands	r3, r2
 8001114:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	685a      	ldr	r2, [r3, #4]
 800111a:	2380      	movs	r3, #128	; 0x80
 800111c:	035b      	lsls	r3, r3, #13
 800111e:	4013      	ands	r3, r2
 8001120:	d003      	beq.n	800112a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001122:	693a      	ldr	r2, [r7, #16]
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	4313      	orrs	r3, r2
 8001128:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800112a:	4b2a      	ldr	r3, [pc, #168]	; (80011d4 <HAL_GPIO_Init+0x2b8>)
 800112c:	693a      	ldr	r2, [r7, #16]
 800112e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001130:	4b28      	ldr	r3, [pc, #160]	; (80011d4 <HAL_GPIO_Init+0x2b8>)
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	43da      	mvns	r2, r3
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	4013      	ands	r3, r2
 800113e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	685a      	ldr	r2, [r3, #4]
 8001144:	2380      	movs	r3, #128	; 0x80
 8001146:	039b      	lsls	r3, r3, #14
 8001148:	4013      	ands	r3, r2
 800114a:	d003      	beq.n	8001154 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800114c:	693a      	ldr	r2, [r7, #16]
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	4313      	orrs	r3, r2
 8001152:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001154:	4b1f      	ldr	r3, [pc, #124]	; (80011d4 <HAL_GPIO_Init+0x2b8>)
 8001156:	693a      	ldr	r2, [r7, #16]
 8001158:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800115a:	4a1e      	ldr	r2, [pc, #120]	; (80011d4 <HAL_GPIO_Init+0x2b8>)
 800115c:	2384      	movs	r3, #132	; 0x84
 800115e:	58d3      	ldr	r3, [r2, r3]
 8001160:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	43da      	mvns	r2, r3
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	4013      	ands	r3, r2
 800116a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	685a      	ldr	r2, [r3, #4]
 8001170:	2380      	movs	r3, #128	; 0x80
 8001172:	029b      	lsls	r3, r3, #10
 8001174:	4013      	ands	r3, r2
 8001176:	d003      	beq.n	8001180 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001178:	693a      	ldr	r2, [r7, #16]
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	4313      	orrs	r3, r2
 800117e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001180:	4914      	ldr	r1, [pc, #80]	; (80011d4 <HAL_GPIO_Init+0x2b8>)
 8001182:	2284      	movs	r2, #132	; 0x84
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001188:	4a12      	ldr	r2, [pc, #72]	; (80011d4 <HAL_GPIO_Init+0x2b8>)
 800118a:	2380      	movs	r3, #128	; 0x80
 800118c:	58d3      	ldr	r3, [r2, r3]
 800118e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	43da      	mvns	r2, r3
 8001194:	693b      	ldr	r3, [r7, #16]
 8001196:	4013      	ands	r3, r2
 8001198:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	685a      	ldr	r2, [r3, #4]
 800119e:	2380      	movs	r3, #128	; 0x80
 80011a0:	025b      	lsls	r3, r3, #9
 80011a2:	4013      	ands	r3, r2
 80011a4:	d003      	beq.n	80011ae <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80011a6:	693a      	ldr	r2, [r7, #16]
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	4313      	orrs	r3, r2
 80011ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80011ae:	4909      	ldr	r1, [pc, #36]	; (80011d4 <HAL_GPIO_Init+0x2b8>)
 80011b0:	2280      	movs	r2, #128	; 0x80
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	3301      	adds	r3, #1
 80011ba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	40da      	lsrs	r2, r3
 80011c4:	1e13      	subs	r3, r2, #0
 80011c6:	d000      	beq.n	80011ca <HAL_GPIO_Init+0x2ae>
 80011c8:	e6b0      	b.n	8000f2c <HAL_GPIO_Init+0x10>
  }
}
 80011ca:	46c0      	nop			; (mov r8, r8)
 80011cc:	46c0      	nop			; (mov r8, r8)
 80011ce:	46bd      	mov	sp, r7
 80011d0:	b006      	add	sp, #24
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	40021800 	.word	0x40021800
 80011d8:	50000400 	.word	0x50000400
 80011dc:	50000800 	.word	0x50000800
 80011e0:	50000c00 	.word	0x50000c00

080011e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	0008      	movs	r0, r1
 80011ee:	0011      	movs	r1, r2
 80011f0:	1cbb      	adds	r3, r7, #2
 80011f2:	1c02      	adds	r2, r0, #0
 80011f4:	801a      	strh	r2, [r3, #0]
 80011f6:	1c7b      	adds	r3, r7, #1
 80011f8:	1c0a      	adds	r2, r1, #0
 80011fa:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80011fc:	1c7b      	adds	r3, r7, #1
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d004      	beq.n	800120e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001204:	1cbb      	adds	r3, r7, #2
 8001206:	881a      	ldrh	r2, [r3, #0]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800120c:	e003      	b.n	8001216 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800120e:	1cbb      	adds	r3, r7, #2
 8001210:	881a      	ldrh	r2, [r3, #0]
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001216:	46c0      	nop			; (mov r8, r8)
 8001218:	46bd      	mov	sp, r7
 800121a:	b002      	add	sp, #8
 800121c:	bd80      	pop	{r7, pc}
	...

08001220 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d101      	bne.n	8001232 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	e08f      	b.n	8001352 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	2241      	movs	r2, #65	; 0x41
 8001236:	5c9b      	ldrb	r3, [r3, r2]
 8001238:	b2db      	uxtb	r3, r3
 800123a:	2b00      	cmp	r3, #0
 800123c:	d107      	bne.n	800124e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	2240      	movs	r2, #64	; 0x40
 8001242:	2100      	movs	r1, #0
 8001244:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	0018      	movs	r0, r3
 800124a:	f7ff fbd7 	bl	80009fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2241      	movs	r2, #65	; 0x41
 8001252:	2124      	movs	r1, #36	; 0x24
 8001254:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	681a      	ldr	r2, [r3, #0]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	2101      	movs	r1, #1
 8001262:	438a      	bics	r2, r1
 8001264:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	685a      	ldr	r2, [r3, #4]
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	493b      	ldr	r1, [pc, #236]	; (800135c <HAL_I2C_Init+0x13c>)
 8001270:	400a      	ands	r2, r1
 8001272:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	689a      	ldr	r2, [r3, #8]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4938      	ldr	r1, [pc, #224]	; (8001360 <HAL_I2C_Init+0x140>)
 8001280:	400a      	ands	r2, r1
 8001282:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	68db      	ldr	r3, [r3, #12]
 8001288:	2b01      	cmp	r3, #1
 800128a:	d108      	bne.n	800129e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	689a      	ldr	r2, [r3, #8]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2180      	movs	r1, #128	; 0x80
 8001296:	0209      	lsls	r1, r1, #8
 8001298:	430a      	orrs	r2, r1
 800129a:	609a      	str	r2, [r3, #8]
 800129c:	e007      	b.n	80012ae <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	689a      	ldr	r2, [r3, #8]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	2184      	movs	r1, #132	; 0x84
 80012a8:	0209      	lsls	r1, r1, #8
 80012aa:	430a      	orrs	r2, r1
 80012ac:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	68db      	ldr	r3, [r3, #12]
 80012b2:	2b02      	cmp	r3, #2
 80012b4:	d109      	bne.n	80012ca <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	685a      	ldr	r2, [r3, #4]
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	2180      	movs	r1, #128	; 0x80
 80012c2:	0109      	lsls	r1, r1, #4
 80012c4:	430a      	orrs	r2, r1
 80012c6:	605a      	str	r2, [r3, #4]
 80012c8:	e007      	b.n	80012da <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	685a      	ldr	r2, [r3, #4]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4923      	ldr	r1, [pc, #140]	; (8001364 <HAL_I2C_Init+0x144>)
 80012d6:	400a      	ands	r2, r1
 80012d8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	685a      	ldr	r2, [r3, #4]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4920      	ldr	r1, [pc, #128]	; (8001368 <HAL_I2C_Init+0x148>)
 80012e6:	430a      	orrs	r2, r1
 80012e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	68da      	ldr	r2, [r3, #12]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	491a      	ldr	r1, [pc, #104]	; (8001360 <HAL_I2C_Init+0x140>)
 80012f6:	400a      	ands	r2, r1
 80012f8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	691a      	ldr	r2, [r3, #16]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	695b      	ldr	r3, [r3, #20]
 8001302:	431a      	orrs	r2, r3
 8001304:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	699b      	ldr	r3, [r3, #24]
 800130a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	430a      	orrs	r2, r1
 8001312:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	69d9      	ldr	r1, [r3, #28]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6a1a      	ldr	r2, [r3, #32]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	430a      	orrs	r2, r1
 8001322:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	2101      	movs	r1, #1
 8001330:	430a      	orrs	r2, r1
 8001332:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2200      	movs	r2, #0
 8001338:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2241      	movs	r2, #65	; 0x41
 800133e:	2120      	movs	r1, #32
 8001340:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2200      	movs	r2, #0
 8001346:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	2242      	movs	r2, #66	; 0x42
 800134c:	2100      	movs	r1, #0
 800134e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001350:	2300      	movs	r3, #0
}
 8001352:	0018      	movs	r0, r3
 8001354:	46bd      	mov	sp, r7
 8001356:	b002      	add	sp, #8
 8001358:	bd80      	pop	{r7, pc}
 800135a:	46c0      	nop			; (mov r8, r8)
 800135c:	f0ffffff 	.word	0xf0ffffff
 8001360:	ffff7fff 	.word	0xffff7fff
 8001364:	fffff7ff 	.word	0xfffff7ff
 8001368:	02008000 	.word	0x02008000

0800136c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800136c:	b590      	push	{r4, r7, lr}
 800136e:	b089      	sub	sp, #36	; 0x24
 8001370:	af02      	add	r7, sp, #8
 8001372:	60f8      	str	r0, [r7, #12]
 8001374:	0008      	movs	r0, r1
 8001376:	607a      	str	r2, [r7, #4]
 8001378:	0019      	movs	r1, r3
 800137a:	230a      	movs	r3, #10
 800137c:	18fb      	adds	r3, r7, r3
 800137e:	1c02      	adds	r2, r0, #0
 8001380:	801a      	strh	r2, [r3, #0]
 8001382:	2308      	movs	r3, #8
 8001384:	18fb      	adds	r3, r7, r3
 8001386:	1c0a      	adds	r2, r1, #0
 8001388:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	2241      	movs	r2, #65	; 0x41
 800138e:	5c9b      	ldrb	r3, [r3, r2]
 8001390:	b2db      	uxtb	r3, r3
 8001392:	2b20      	cmp	r3, #32
 8001394:	d000      	beq.n	8001398 <HAL_I2C_Master_Transmit+0x2c>
 8001396:	e10a      	b.n	80015ae <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	2240      	movs	r2, #64	; 0x40
 800139c:	5c9b      	ldrb	r3, [r3, r2]
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d101      	bne.n	80013a6 <HAL_I2C_Master_Transmit+0x3a>
 80013a2:	2302      	movs	r3, #2
 80013a4:	e104      	b.n	80015b0 <HAL_I2C_Master_Transmit+0x244>
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	2240      	movs	r2, #64	; 0x40
 80013aa:	2101      	movs	r1, #1
 80013ac:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80013ae:	f7ff fce1 	bl	8000d74 <HAL_GetTick>
 80013b2:	0003      	movs	r3, r0
 80013b4:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80013b6:	2380      	movs	r3, #128	; 0x80
 80013b8:	0219      	lsls	r1, r3, #8
 80013ba:	68f8      	ldr	r0, [r7, #12]
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	9300      	str	r3, [sp, #0]
 80013c0:	2319      	movs	r3, #25
 80013c2:	2201      	movs	r2, #1
 80013c4:	f000 f91e 	bl	8001604 <I2C_WaitOnFlagUntilTimeout>
 80013c8:	1e03      	subs	r3, r0, #0
 80013ca:	d001      	beq.n	80013d0 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80013cc:	2301      	movs	r3, #1
 80013ce:	e0ef      	b.n	80015b0 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	2241      	movs	r2, #65	; 0x41
 80013d4:	2121      	movs	r1, #33	; 0x21
 80013d6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	2242      	movs	r2, #66	; 0x42
 80013dc:	2110      	movs	r1, #16
 80013de:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	2200      	movs	r2, #0
 80013e4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	687a      	ldr	r2, [r7, #4]
 80013ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	2208      	movs	r2, #8
 80013f0:	18ba      	adds	r2, r7, r2
 80013f2:	8812      	ldrh	r2, [r2, #0]
 80013f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	2200      	movs	r2, #0
 80013fa:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001400:	b29b      	uxth	r3, r3
 8001402:	2bff      	cmp	r3, #255	; 0xff
 8001404:	d906      	bls.n	8001414 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	22ff      	movs	r2, #255	; 0xff
 800140a:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800140c:	2380      	movs	r3, #128	; 0x80
 800140e:	045b      	lsls	r3, r3, #17
 8001410:	617b      	str	r3, [r7, #20]
 8001412:	e007      	b.n	8001424 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001418:	b29a      	uxth	r2, r3
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 800141e:	2380      	movs	r3, #128	; 0x80
 8001420:	049b      	lsls	r3, r3, #18
 8001422:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001428:	2b00      	cmp	r3, #0
 800142a:	d027      	beq.n	800147c <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001430:	781a      	ldrb	r2, [r3, #0]
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800143c:	1c5a      	adds	r2, r3, #1
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001446:	b29b      	uxth	r3, r3
 8001448:	3b01      	subs	r3, #1
 800144a:	b29a      	uxth	r2, r3
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001454:	3b01      	subs	r3, #1
 8001456:	b29a      	uxth	r2, r3
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001460:	b2db      	uxtb	r3, r3
 8001462:	3301      	adds	r3, #1
 8001464:	b2da      	uxtb	r2, r3
 8001466:	697c      	ldr	r4, [r7, #20]
 8001468:	230a      	movs	r3, #10
 800146a:	18fb      	adds	r3, r7, r3
 800146c:	8819      	ldrh	r1, [r3, #0]
 800146e:	68f8      	ldr	r0, [r7, #12]
 8001470:	4b51      	ldr	r3, [pc, #324]	; (80015b8 <HAL_I2C_Master_Transmit+0x24c>)
 8001472:	9300      	str	r3, [sp, #0]
 8001474:	0023      	movs	r3, r4
 8001476:	f000 faa7 	bl	80019c8 <I2C_TransferConfig>
 800147a:	e06f      	b.n	800155c <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001480:	b2da      	uxtb	r2, r3
 8001482:	697c      	ldr	r4, [r7, #20]
 8001484:	230a      	movs	r3, #10
 8001486:	18fb      	adds	r3, r7, r3
 8001488:	8819      	ldrh	r1, [r3, #0]
 800148a:	68f8      	ldr	r0, [r7, #12]
 800148c:	4b4a      	ldr	r3, [pc, #296]	; (80015b8 <HAL_I2C_Master_Transmit+0x24c>)
 800148e:	9300      	str	r3, [sp, #0]
 8001490:	0023      	movs	r3, r4
 8001492:	f000 fa99 	bl	80019c8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001496:	e061      	b.n	800155c <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001498:	693a      	ldr	r2, [r7, #16]
 800149a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	0018      	movs	r0, r3
 80014a0:	f000 f908 	bl	80016b4 <I2C_WaitOnTXISFlagUntilTimeout>
 80014a4:	1e03      	subs	r3, r0, #0
 80014a6:	d001      	beq.n	80014ac <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 80014a8:	2301      	movs	r3, #1
 80014aa:	e081      	b.n	80015b0 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b0:	781a      	ldrb	r2, [r3, #0]
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014bc:	1c5a      	adds	r2, r3, #1
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014c6:	b29b      	uxth	r3, r3
 80014c8:	3b01      	subs	r3, #1
 80014ca:	b29a      	uxth	r2, r3
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014d4:	3b01      	subs	r3, #1
 80014d6:	b29a      	uxth	r2, r3
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014e0:	b29b      	uxth	r3, r3
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d03a      	beq.n	800155c <HAL_I2C_Master_Transmit+0x1f0>
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d136      	bne.n	800155c <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80014ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80014f0:	68f8      	ldr	r0, [r7, #12]
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	9300      	str	r3, [sp, #0]
 80014f6:	0013      	movs	r3, r2
 80014f8:	2200      	movs	r2, #0
 80014fa:	2180      	movs	r1, #128	; 0x80
 80014fc:	f000 f882 	bl	8001604 <I2C_WaitOnFlagUntilTimeout>
 8001500:	1e03      	subs	r3, r0, #0
 8001502:	d001      	beq.n	8001508 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8001504:	2301      	movs	r3, #1
 8001506:	e053      	b.n	80015b0 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800150c:	b29b      	uxth	r3, r3
 800150e:	2bff      	cmp	r3, #255	; 0xff
 8001510:	d911      	bls.n	8001536 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	22ff      	movs	r2, #255	; 0xff
 8001516:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800151c:	b2da      	uxtb	r2, r3
 800151e:	2380      	movs	r3, #128	; 0x80
 8001520:	045c      	lsls	r4, r3, #17
 8001522:	230a      	movs	r3, #10
 8001524:	18fb      	adds	r3, r7, r3
 8001526:	8819      	ldrh	r1, [r3, #0]
 8001528:	68f8      	ldr	r0, [r7, #12]
 800152a:	2300      	movs	r3, #0
 800152c:	9300      	str	r3, [sp, #0]
 800152e:	0023      	movs	r3, r4
 8001530:	f000 fa4a 	bl	80019c8 <I2C_TransferConfig>
 8001534:	e012      	b.n	800155c <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800153a:	b29a      	uxth	r2, r3
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001544:	b2da      	uxtb	r2, r3
 8001546:	2380      	movs	r3, #128	; 0x80
 8001548:	049c      	lsls	r4, r3, #18
 800154a:	230a      	movs	r3, #10
 800154c:	18fb      	adds	r3, r7, r3
 800154e:	8819      	ldrh	r1, [r3, #0]
 8001550:	68f8      	ldr	r0, [r7, #12]
 8001552:	2300      	movs	r3, #0
 8001554:	9300      	str	r3, [sp, #0]
 8001556:	0023      	movs	r3, r4
 8001558:	f000 fa36 	bl	80019c8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001560:	b29b      	uxth	r3, r3
 8001562:	2b00      	cmp	r3, #0
 8001564:	d198      	bne.n	8001498 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001566:	693a      	ldr	r2, [r7, #16]
 8001568:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	0018      	movs	r0, r3
 800156e:	f000 f8e7 	bl	8001740 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001572:	1e03      	subs	r3, r0, #0
 8001574:	d001      	beq.n	800157a <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8001576:	2301      	movs	r3, #1
 8001578:	e01a      	b.n	80015b0 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	2220      	movs	r2, #32
 8001580:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	685a      	ldr	r2, [r3, #4]
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	490b      	ldr	r1, [pc, #44]	; (80015bc <HAL_I2C_Master_Transmit+0x250>)
 800158e:	400a      	ands	r2, r1
 8001590:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	2241      	movs	r2, #65	; 0x41
 8001596:	2120      	movs	r1, #32
 8001598:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	2242      	movs	r2, #66	; 0x42
 800159e:	2100      	movs	r1, #0
 80015a0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	2240      	movs	r2, #64	; 0x40
 80015a6:	2100      	movs	r1, #0
 80015a8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80015aa:	2300      	movs	r3, #0
 80015ac:	e000      	b.n	80015b0 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 80015ae:	2302      	movs	r3, #2
  }
}
 80015b0:	0018      	movs	r0, r3
 80015b2:	46bd      	mov	sp, r7
 80015b4:	b007      	add	sp, #28
 80015b6:	bd90      	pop	{r4, r7, pc}
 80015b8:	80002000 	.word	0x80002000
 80015bc:	fe00e800 	.word	0xfe00e800

080015c0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	699b      	ldr	r3, [r3, #24]
 80015ce:	2202      	movs	r2, #2
 80015d0:	4013      	ands	r3, r2
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d103      	bne.n	80015de <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	2200      	movs	r2, #0
 80015dc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	699b      	ldr	r3, [r3, #24]
 80015e4:	2201      	movs	r2, #1
 80015e6:	4013      	ands	r3, r2
 80015e8:	2b01      	cmp	r3, #1
 80015ea:	d007      	beq.n	80015fc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	699a      	ldr	r2, [r3, #24]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	2101      	movs	r1, #1
 80015f8:	430a      	orrs	r2, r1
 80015fa:	619a      	str	r2, [r3, #24]
  }
}
 80015fc:	46c0      	nop			; (mov r8, r8)
 80015fe:	46bd      	mov	sp, r7
 8001600:	b002      	add	sp, #8
 8001602:	bd80      	pop	{r7, pc}

08001604 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
 800160a:	60f8      	str	r0, [r7, #12]
 800160c:	60b9      	str	r1, [r7, #8]
 800160e:	603b      	str	r3, [r7, #0]
 8001610:	1dfb      	adds	r3, r7, #7
 8001612:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001614:	e03a      	b.n	800168c <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001616:	69ba      	ldr	r2, [r7, #24]
 8001618:	6839      	ldr	r1, [r7, #0]
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	0018      	movs	r0, r3
 800161e:	f000 f8d3 	bl	80017c8 <I2C_IsErrorOccurred>
 8001622:	1e03      	subs	r3, r0, #0
 8001624:	d001      	beq.n	800162a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e040      	b.n	80016ac <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	3301      	adds	r3, #1
 800162e:	d02d      	beq.n	800168c <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001630:	f7ff fba0 	bl	8000d74 <HAL_GetTick>
 8001634:	0002      	movs	r2, r0
 8001636:	69bb      	ldr	r3, [r7, #24]
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	683a      	ldr	r2, [r7, #0]
 800163c:	429a      	cmp	r2, r3
 800163e:	d302      	bcc.n	8001646 <I2C_WaitOnFlagUntilTimeout+0x42>
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d122      	bne.n	800168c <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	699b      	ldr	r3, [r3, #24]
 800164c:	68ba      	ldr	r2, [r7, #8]
 800164e:	4013      	ands	r3, r2
 8001650:	68ba      	ldr	r2, [r7, #8]
 8001652:	1ad3      	subs	r3, r2, r3
 8001654:	425a      	negs	r2, r3
 8001656:	4153      	adcs	r3, r2
 8001658:	b2db      	uxtb	r3, r3
 800165a:	001a      	movs	r2, r3
 800165c:	1dfb      	adds	r3, r7, #7
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	429a      	cmp	r2, r3
 8001662:	d113      	bne.n	800168c <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001668:	2220      	movs	r2, #32
 800166a:	431a      	orrs	r2, r3
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	2241      	movs	r2, #65	; 0x41
 8001674:	2120      	movs	r1, #32
 8001676:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	2242      	movs	r2, #66	; 0x42
 800167c:	2100      	movs	r1, #0
 800167e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	2240      	movs	r2, #64	; 0x40
 8001684:	2100      	movs	r1, #0
 8001686:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8001688:	2301      	movs	r3, #1
 800168a:	e00f      	b.n	80016ac <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	699b      	ldr	r3, [r3, #24]
 8001692:	68ba      	ldr	r2, [r7, #8]
 8001694:	4013      	ands	r3, r2
 8001696:	68ba      	ldr	r2, [r7, #8]
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	425a      	negs	r2, r3
 800169c:	4153      	adcs	r3, r2
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	001a      	movs	r2, r3
 80016a2:	1dfb      	adds	r3, r7, #7
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	429a      	cmp	r2, r3
 80016a8:	d0b5      	beq.n	8001616 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80016aa:	2300      	movs	r3, #0
}
 80016ac:	0018      	movs	r0, r3
 80016ae:	46bd      	mov	sp, r7
 80016b0:	b004      	add	sp, #16
 80016b2:	bd80      	pop	{r7, pc}

080016b4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b084      	sub	sp, #16
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	60f8      	str	r0, [r7, #12]
 80016bc:	60b9      	str	r1, [r7, #8]
 80016be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80016c0:	e032      	b.n	8001728 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80016c2:	687a      	ldr	r2, [r7, #4]
 80016c4:	68b9      	ldr	r1, [r7, #8]
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	0018      	movs	r0, r3
 80016ca:	f000 f87d 	bl	80017c8 <I2C_IsErrorOccurred>
 80016ce:	1e03      	subs	r3, r0, #0
 80016d0:	d001      	beq.n	80016d6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	e030      	b.n	8001738 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	3301      	adds	r3, #1
 80016da:	d025      	beq.n	8001728 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80016dc:	f7ff fb4a 	bl	8000d74 <HAL_GetTick>
 80016e0:	0002      	movs	r2, r0
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	68ba      	ldr	r2, [r7, #8]
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d302      	bcc.n	80016f2 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d11a      	bne.n	8001728 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	699b      	ldr	r3, [r3, #24]
 80016f8:	2202      	movs	r2, #2
 80016fa:	4013      	ands	r3, r2
 80016fc:	2b02      	cmp	r3, #2
 80016fe:	d013      	beq.n	8001728 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001704:	2220      	movs	r2, #32
 8001706:	431a      	orrs	r2, r3
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	2241      	movs	r2, #65	; 0x41
 8001710:	2120      	movs	r1, #32
 8001712:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	2242      	movs	r2, #66	; 0x42
 8001718:	2100      	movs	r1, #0
 800171a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	2240      	movs	r2, #64	; 0x40
 8001720:	2100      	movs	r1, #0
 8001722:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001724:	2301      	movs	r3, #1
 8001726:	e007      	b.n	8001738 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	699b      	ldr	r3, [r3, #24]
 800172e:	2202      	movs	r2, #2
 8001730:	4013      	ands	r3, r2
 8001732:	2b02      	cmp	r3, #2
 8001734:	d1c5      	bne.n	80016c2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001736:	2300      	movs	r3, #0
}
 8001738:	0018      	movs	r0, r3
 800173a:	46bd      	mov	sp, r7
 800173c:	b004      	add	sp, #16
 800173e:	bd80      	pop	{r7, pc}

08001740 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	60f8      	str	r0, [r7, #12]
 8001748:	60b9      	str	r1, [r7, #8]
 800174a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800174c:	e02f      	b.n	80017ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800174e:	687a      	ldr	r2, [r7, #4]
 8001750:	68b9      	ldr	r1, [r7, #8]
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	0018      	movs	r0, r3
 8001756:	f000 f837 	bl	80017c8 <I2C_IsErrorOccurred>
 800175a:	1e03      	subs	r3, r0, #0
 800175c:	d001      	beq.n	8001762 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800175e:	2301      	movs	r3, #1
 8001760:	e02d      	b.n	80017be <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001762:	f7ff fb07 	bl	8000d74 <HAL_GetTick>
 8001766:	0002      	movs	r2, r0
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	68ba      	ldr	r2, [r7, #8]
 800176e:	429a      	cmp	r2, r3
 8001770:	d302      	bcc.n	8001778 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001772:	68bb      	ldr	r3, [r7, #8]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d11a      	bne.n	80017ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	699b      	ldr	r3, [r3, #24]
 800177e:	2220      	movs	r2, #32
 8001780:	4013      	ands	r3, r2
 8001782:	2b20      	cmp	r3, #32
 8001784:	d013      	beq.n	80017ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800178a:	2220      	movs	r2, #32
 800178c:	431a      	orrs	r2, r3
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	2241      	movs	r2, #65	; 0x41
 8001796:	2120      	movs	r1, #32
 8001798:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	2242      	movs	r2, #66	; 0x42
 800179e:	2100      	movs	r1, #0
 80017a0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	2240      	movs	r2, #64	; 0x40
 80017a6:	2100      	movs	r1, #0
 80017a8:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e007      	b.n	80017be <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	699b      	ldr	r3, [r3, #24]
 80017b4:	2220      	movs	r2, #32
 80017b6:	4013      	ands	r3, r2
 80017b8:	2b20      	cmp	r3, #32
 80017ba:	d1c8      	bne.n	800174e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80017bc:	2300      	movs	r3, #0
}
 80017be:	0018      	movs	r0, r3
 80017c0:	46bd      	mov	sp, r7
 80017c2:	b004      	add	sp, #16
 80017c4:	bd80      	pop	{r7, pc}
	...

080017c8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80017c8:	b590      	push	{r4, r7, lr}
 80017ca:	b08b      	sub	sp, #44	; 0x2c
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	60f8      	str	r0, [r7, #12]
 80017d0:	60b9      	str	r1, [r7, #8]
 80017d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80017d4:	2327      	movs	r3, #39	; 0x27
 80017d6:	18fb      	adds	r3, r7, r3
 80017d8:	2200      	movs	r2, #0
 80017da:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	699b      	ldr	r3, [r3, #24]
 80017e2:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80017e4:	2300      	movs	r3, #0
 80017e6:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80017ec:	69bb      	ldr	r3, [r7, #24]
 80017ee:	2210      	movs	r2, #16
 80017f0:	4013      	ands	r3, r2
 80017f2:	d100      	bne.n	80017f6 <I2C_IsErrorOccurred+0x2e>
 80017f4:	e082      	b.n	80018fc <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	2210      	movs	r2, #16
 80017fc:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80017fe:	e060      	b.n	80018c2 <I2C_IsErrorOccurred+0xfa>
 8001800:	2427      	movs	r4, #39	; 0x27
 8001802:	193b      	adds	r3, r7, r4
 8001804:	193a      	adds	r2, r7, r4
 8001806:	7812      	ldrb	r2, [r2, #0]
 8001808:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	3301      	adds	r3, #1
 800180e:	d058      	beq.n	80018c2 <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001810:	f7ff fab0 	bl	8000d74 <HAL_GetTick>
 8001814:	0002      	movs	r2, r0
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	68ba      	ldr	r2, [r7, #8]
 800181c:	429a      	cmp	r2, r3
 800181e:	d306      	bcc.n	800182e <I2C_IsErrorOccurred+0x66>
 8001820:	193b      	adds	r3, r7, r4
 8001822:	193a      	adds	r2, r7, r4
 8001824:	7812      	ldrb	r2, [r2, #0]
 8001826:	701a      	strb	r2, [r3, #0]
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d149      	bne.n	80018c2 <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	685a      	ldr	r2, [r3, #4]
 8001834:	2380      	movs	r3, #128	; 0x80
 8001836:	01db      	lsls	r3, r3, #7
 8001838:	4013      	ands	r3, r2
 800183a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800183c:	2013      	movs	r0, #19
 800183e:	183b      	adds	r3, r7, r0
 8001840:	68fa      	ldr	r2, [r7, #12]
 8001842:	2142      	movs	r1, #66	; 0x42
 8001844:	5c52      	ldrb	r2, [r2, r1]
 8001846:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	699a      	ldr	r2, [r3, #24]
 800184e:	2380      	movs	r3, #128	; 0x80
 8001850:	021b      	lsls	r3, r3, #8
 8001852:	401a      	ands	r2, r3
 8001854:	2380      	movs	r3, #128	; 0x80
 8001856:	021b      	lsls	r3, r3, #8
 8001858:	429a      	cmp	r2, r3
 800185a:	d126      	bne.n	80018aa <I2C_IsErrorOccurred+0xe2>
 800185c:	697a      	ldr	r2, [r7, #20]
 800185e:	2380      	movs	r3, #128	; 0x80
 8001860:	01db      	lsls	r3, r3, #7
 8001862:	429a      	cmp	r2, r3
 8001864:	d021      	beq.n	80018aa <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 8001866:	183b      	adds	r3, r7, r0
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	2b20      	cmp	r3, #32
 800186c:	d01d      	beq.n	80018aa <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	685a      	ldr	r2, [r3, #4]
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2180      	movs	r1, #128	; 0x80
 800187a:	01c9      	lsls	r1, r1, #7
 800187c:	430a      	orrs	r2, r1
 800187e:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001880:	f7ff fa78 	bl	8000d74 <HAL_GetTick>
 8001884:	0003      	movs	r3, r0
 8001886:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001888:	e00f      	b.n	80018aa <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800188a:	f7ff fa73 	bl	8000d74 <HAL_GetTick>
 800188e:	0002      	movs	r2, r0
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	1ad3      	subs	r3, r2, r3
 8001894:	2b19      	cmp	r3, #25
 8001896:	d908      	bls.n	80018aa <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001898:	6a3b      	ldr	r3, [r7, #32]
 800189a:	2220      	movs	r2, #32
 800189c:	4313      	orrs	r3, r2
 800189e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80018a0:	2327      	movs	r3, #39	; 0x27
 80018a2:	18fb      	adds	r3, r7, r3
 80018a4:	2201      	movs	r2, #1
 80018a6:	701a      	strb	r2, [r3, #0]

              break;
 80018a8:	e00b      	b.n	80018c2 <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	699b      	ldr	r3, [r3, #24]
 80018b0:	2220      	movs	r2, #32
 80018b2:	4013      	ands	r3, r2
 80018b4:	2127      	movs	r1, #39	; 0x27
 80018b6:	187a      	adds	r2, r7, r1
 80018b8:	1879      	adds	r1, r7, r1
 80018ba:	7809      	ldrb	r1, [r1, #0]
 80018bc:	7011      	strb	r1, [r2, #0]
 80018be:	2b20      	cmp	r3, #32
 80018c0:	d1e3      	bne.n	800188a <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	699b      	ldr	r3, [r3, #24]
 80018c8:	2220      	movs	r2, #32
 80018ca:	4013      	ands	r3, r2
 80018cc:	2b20      	cmp	r3, #32
 80018ce:	d004      	beq.n	80018da <I2C_IsErrorOccurred+0x112>
 80018d0:	2327      	movs	r3, #39	; 0x27
 80018d2:	18fb      	adds	r3, r7, r3
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d092      	beq.n	8001800 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80018da:	2327      	movs	r3, #39	; 0x27
 80018dc:	18fb      	adds	r3, r7, r3
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d103      	bne.n	80018ec <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2220      	movs	r2, #32
 80018ea:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80018ec:	6a3b      	ldr	r3, [r7, #32]
 80018ee:	2204      	movs	r2, #4
 80018f0:	4313      	orrs	r3, r2
 80018f2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80018f4:	2327      	movs	r3, #39	; 0x27
 80018f6:	18fb      	adds	r3, r7, r3
 80018f8:	2201      	movs	r2, #1
 80018fa:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	699b      	ldr	r3, [r3, #24]
 8001902:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001904:	69ba      	ldr	r2, [r7, #24]
 8001906:	2380      	movs	r3, #128	; 0x80
 8001908:	005b      	lsls	r3, r3, #1
 800190a:	4013      	ands	r3, r2
 800190c:	d00c      	beq.n	8001928 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800190e:	6a3b      	ldr	r3, [r7, #32]
 8001910:	2201      	movs	r2, #1
 8001912:	4313      	orrs	r3, r2
 8001914:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	2280      	movs	r2, #128	; 0x80
 800191c:	0052      	lsls	r2, r2, #1
 800191e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001920:	2327      	movs	r3, #39	; 0x27
 8001922:	18fb      	adds	r3, r7, r3
 8001924:	2201      	movs	r2, #1
 8001926:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001928:	69ba      	ldr	r2, [r7, #24]
 800192a:	2380      	movs	r3, #128	; 0x80
 800192c:	00db      	lsls	r3, r3, #3
 800192e:	4013      	ands	r3, r2
 8001930:	d00c      	beq.n	800194c <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001932:	6a3b      	ldr	r3, [r7, #32]
 8001934:	2208      	movs	r2, #8
 8001936:	4313      	orrs	r3, r2
 8001938:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2280      	movs	r2, #128	; 0x80
 8001940:	00d2      	lsls	r2, r2, #3
 8001942:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001944:	2327      	movs	r3, #39	; 0x27
 8001946:	18fb      	adds	r3, r7, r3
 8001948:	2201      	movs	r2, #1
 800194a:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800194c:	69ba      	ldr	r2, [r7, #24]
 800194e:	2380      	movs	r3, #128	; 0x80
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	4013      	ands	r3, r2
 8001954:	d00c      	beq.n	8001970 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001956:	6a3b      	ldr	r3, [r7, #32]
 8001958:	2202      	movs	r2, #2
 800195a:	4313      	orrs	r3, r2
 800195c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	2280      	movs	r2, #128	; 0x80
 8001964:	0092      	lsls	r2, r2, #2
 8001966:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001968:	2327      	movs	r3, #39	; 0x27
 800196a:	18fb      	adds	r3, r7, r3
 800196c:	2201      	movs	r2, #1
 800196e:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8001970:	2327      	movs	r3, #39	; 0x27
 8001972:	18fb      	adds	r3, r7, r3
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d01d      	beq.n	80019b6 <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	0018      	movs	r0, r3
 800197e:	f7ff fe1f 	bl	80015c0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	685a      	ldr	r2, [r3, #4]
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	490d      	ldr	r1, [pc, #52]	; (80019c4 <I2C_IsErrorOccurred+0x1fc>)
 800198e:	400a      	ands	r2, r1
 8001990:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001996:	6a3b      	ldr	r3, [r7, #32]
 8001998:	431a      	orrs	r2, r3
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	2241      	movs	r2, #65	; 0x41
 80019a2:	2120      	movs	r1, #32
 80019a4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	2242      	movs	r2, #66	; 0x42
 80019aa:	2100      	movs	r1, #0
 80019ac:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	2240      	movs	r2, #64	; 0x40
 80019b2:	2100      	movs	r1, #0
 80019b4:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80019b6:	2327      	movs	r3, #39	; 0x27
 80019b8:	18fb      	adds	r3, r7, r3
 80019ba:	781b      	ldrb	r3, [r3, #0]
}
 80019bc:	0018      	movs	r0, r3
 80019be:	46bd      	mov	sp, r7
 80019c0:	b00b      	add	sp, #44	; 0x2c
 80019c2:	bd90      	pop	{r4, r7, pc}
 80019c4:	fe00e800 	.word	0xfe00e800

080019c8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80019c8:	b590      	push	{r4, r7, lr}
 80019ca:	b087      	sub	sp, #28
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	60f8      	str	r0, [r7, #12]
 80019d0:	0008      	movs	r0, r1
 80019d2:	0011      	movs	r1, r2
 80019d4:	607b      	str	r3, [r7, #4]
 80019d6:	240a      	movs	r4, #10
 80019d8:	193b      	adds	r3, r7, r4
 80019da:	1c02      	adds	r2, r0, #0
 80019dc:	801a      	strh	r2, [r3, #0]
 80019de:	2009      	movs	r0, #9
 80019e0:	183b      	adds	r3, r7, r0
 80019e2:	1c0a      	adds	r2, r1, #0
 80019e4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80019e6:	193b      	adds	r3, r7, r4
 80019e8:	881b      	ldrh	r3, [r3, #0]
 80019ea:	059b      	lsls	r3, r3, #22
 80019ec:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80019ee:	183b      	adds	r3, r7, r0
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	0419      	lsls	r1, r3, #16
 80019f4:	23ff      	movs	r3, #255	; 0xff
 80019f6:	041b      	lsls	r3, r3, #16
 80019f8:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80019fa:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001a00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a02:	4313      	orrs	r3, r2
 8001a04:	005b      	lsls	r3, r3, #1
 8001a06:	085b      	lsrs	r3, r3, #1
 8001a08:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a12:	0d51      	lsrs	r1, r2, #21
 8001a14:	2280      	movs	r2, #128	; 0x80
 8001a16:	00d2      	lsls	r2, r2, #3
 8001a18:	400a      	ands	r2, r1
 8001a1a:	4907      	ldr	r1, [pc, #28]	; (8001a38 <I2C_TransferConfig+0x70>)
 8001a1c:	430a      	orrs	r2, r1
 8001a1e:	43d2      	mvns	r2, r2
 8001a20:	401a      	ands	r2, r3
 8001a22:	0011      	movs	r1, r2
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	697a      	ldr	r2, [r7, #20]
 8001a2a:	430a      	orrs	r2, r1
 8001a2c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001a2e:	46c0      	nop			; (mov r8, r8)
 8001a30:	46bd      	mov	sp, r7
 8001a32:	b007      	add	sp, #28
 8001a34:	bd90      	pop	{r4, r7, pc}
 8001a36:	46c0      	nop			; (mov r8, r8)
 8001a38:	03ff63ff 	.word	0x03ff63ff

08001a3c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
 8001a44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2241      	movs	r2, #65	; 0x41
 8001a4a:	5c9b      	ldrb	r3, [r3, r2]
 8001a4c:	b2db      	uxtb	r3, r3
 8001a4e:	2b20      	cmp	r3, #32
 8001a50:	d138      	bne.n	8001ac4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2240      	movs	r2, #64	; 0x40
 8001a56:	5c9b      	ldrb	r3, [r3, r2]
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d101      	bne.n	8001a60 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	e032      	b.n	8001ac6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2240      	movs	r2, #64	; 0x40
 8001a64:	2101      	movs	r1, #1
 8001a66:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2241      	movs	r2, #65	; 0x41
 8001a6c:	2124      	movs	r1, #36	; 0x24
 8001a6e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2101      	movs	r1, #1
 8001a7c:	438a      	bics	r2, r1
 8001a7e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4911      	ldr	r1, [pc, #68]	; (8001ad0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001a8c:	400a      	ands	r2, r1
 8001a8e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	6819      	ldr	r1, [r3, #0]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	683a      	ldr	r2, [r7, #0]
 8001a9c:	430a      	orrs	r2, r1
 8001a9e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	2101      	movs	r1, #1
 8001aac:	430a      	orrs	r2, r1
 8001aae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2241      	movs	r2, #65	; 0x41
 8001ab4:	2120      	movs	r1, #32
 8001ab6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2240      	movs	r2, #64	; 0x40
 8001abc:	2100      	movs	r1, #0
 8001abe:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	e000      	b.n	8001ac6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001ac4:	2302      	movs	r3, #2
  }
}
 8001ac6:	0018      	movs	r0, r3
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	b002      	add	sp, #8
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	46c0      	nop			; (mov r8, r8)
 8001ad0:	ffffefff 	.word	0xffffefff

08001ad4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2241      	movs	r2, #65	; 0x41
 8001ae2:	5c9b      	ldrb	r3, [r3, r2]
 8001ae4:	b2db      	uxtb	r3, r3
 8001ae6:	2b20      	cmp	r3, #32
 8001ae8:	d139      	bne.n	8001b5e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2240      	movs	r2, #64	; 0x40
 8001aee:	5c9b      	ldrb	r3, [r3, r2]
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d101      	bne.n	8001af8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001af4:	2302      	movs	r3, #2
 8001af6:	e033      	b.n	8001b60 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2240      	movs	r2, #64	; 0x40
 8001afc:	2101      	movs	r1, #1
 8001afe:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2241      	movs	r2, #65	; 0x41
 8001b04:	2124      	movs	r1, #36	; 0x24
 8001b06:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	2101      	movs	r1, #1
 8001b14:	438a      	bics	r2, r1
 8001b16:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	4a11      	ldr	r2, [pc, #68]	; (8001b68 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001b24:	4013      	ands	r3, r2
 8001b26:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	021b      	lsls	r3, r3, #8
 8001b2c:	68fa      	ldr	r2, [r7, #12]
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	68fa      	ldr	r2, [r7, #12]
 8001b38:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	2101      	movs	r1, #1
 8001b46:	430a      	orrs	r2, r1
 8001b48:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2241      	movs	r2, #65	; 0x41
 8001b4e:	2120      	movs	r1, #32
 8001b50:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2240      	movs	r2, #64	; 0x40
 8001b56:	2100      	movs	r1, #0
 8001b58:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	e000      	b.n	8001b60 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001b5e:	2302      	movs	r3, #2
  }
}
 8001b60:	0018      	movs	r0, r3
 8001b62:	46bd      	mov	sp, r7
 8001b64:	b004      	add	sp, #16
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	fffff0ff 	.word	0xfffff0ff

08001b6c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b084      	sub	sp, #16
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001b74:	4b19      	ldr	r3, [pc, #100]	; (8001bdc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a19      	ldr	r2, [pc, #100]	; (8001be0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	0019      	movs	r1, r3
 8001b7e:	4b17      	ldr	r3, [pc, #92]	; (8001bdc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001b80:	687a      	ldr	r2, [r7, #4]
 8001b82:	430a      	orrs	r2, r1
 8001b84:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b86:	687a      	ldr	r2, [r7, #4]
 8001b88:	2380      	movs	r3, #128	; 0x80
 8001b8a:	009b      	lsls	r3, r3, #2
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d11f      	bne.n	8001bd0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001b90:	4b14      	ldr	r3, [pc, #80]	; (8001be4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	0013      	movs	r3, r2
 8001b96:	005b      	lsls	r3, r3, #1
 8001b98:	189b      	adds	r3, r3, r2
 8001b9a:	005b      	lsls	r3, r3, #1
 8001b9c:	4912      	ldr	r1, [pc, #72]	; (8001be8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001b9e:	0018      	movs	r0, r3
 8001ba0:	f7fe fac2 	bl	8000128 <__udivsi3>
 8001ba4:	0003      	movs	r3, r0
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001baa:	e008      	b.n	8001bbe <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d003      	beq.n	8001bba <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	3b01      	subs	r3, #1
 8001bb6:	60fb      	str	r3, [r7, #12]
 8001bb8:	e001      	b.n	8001bbe <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	e009      	b.n	8001bd2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001bbe:	4b07      	ldr	r3, [pc, #28]	; (8001bdc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001bc0:	695a      	ldr	r2, [r3, #20]
 8001bc2:	2380      	movs	r3, #128	; 0x80
 8001bc4:	00db      	lsls	r3, r3, #3
 8001bc6:	401a      	ands	r2, r3
 8001bc8:	2380      	movs	r3, #128	; 0x80
 8001bca:	00db      	lsls	r3, r3, #3
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d0ed      	beq.n	8001bac <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001bd0:	2300      	movs	r3, #0
}
 8001bd2:	0018      	movs	r0, r3
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	b004      	add	sp, #16
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	46c0      	nop			; (mov r8, r8)
 8001bdc:	40007000 	.word	0x40007000
 8001be0:	fffff9ff 	.word	0xfffff9ff
 8001be4:	20000000 	.word	0x20000000
 8001be8:	000f4240 	.word	0x000f4240

08001bec <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001bf0:	4b03      	ldr	r3, [pc, #12]	; (8001c00 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001bf2:	689a      	ldr	r2, [r3, #8]
 8001bf4:	23e0      	movs	r3, #224	; 0xe0
 8001bf6:	01db      	lsls	r3, r3, #7
 8001bf8:	4013      	ands	r3, r2
}
 8001bfa:	0018      	movs	r0, r3
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	40021000 	.word	0x40021000

08001c04 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b088      	sub	sp, #32
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d101      	bne.n	8001c16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e2fe      	b.n	8002214 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	d100      	bne.n	8001c22 <HAL_RCC_OscConfig+0x1e>
 8001c20:	e07c      	b.n	8001d1c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c22:	4bc3      	ldr	r3, [pc, #780]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	2238      	movs	r2, #56	; 0x38
 8001c28:	4013      	ands	r3, r2
 8001c2a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c2c:	4bc0      	ldr	r3, [pc, #768]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	2203      	movs	r2, #3
 8001c32:	4013      	ands	r3, r2
 8001c34:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001c36:	69bb      	ldr	r3, [r7, #24]
 8001c38:	2b10      	cmp	r3, #16
 8001c3a:	d102      	bne.n	8001c42 <HAL_RCC_OscConfig+0x3e>
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	2b03      	cmp	r3, #3
 8001c40:	d002      	beq.n	8001c48 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001c42:	69bb      	ldr	r3, [r7, #24]
 8001c44:	2b08      	cmp	r3, #8
 8001c46:	d10b      	bne.n	8001c60 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c48:	4bb9      	ldr	r3, [pc, #740]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	2380      	movs	r3, #128	; 0x80
 8001c4e:	029b      	lsls	r3, r3, #10
 8001c50:	4013      	ands	r3, r2
 8001c52:	d062      	beq.n	8001d1a <HAL_RCC_OscConfig+0x116>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d15e      	bne.n	8001d1a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	e2d9      	b.n	8002214 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	685a      	ldr	r2, [r3, #4]
 8001c64:	2380      	movs	r3, #128	; 0x80
 8001c66:	025b      	lsls	r3, r3, #9
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d107      	bne.n	8001c7c <HAL_RCC_OscConfig+0x78>
 8001c6c:	4bb0      	ldr	r3, [pc, #704]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	4baf      	ldr	r3, [pc, #700]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001c72:	2180      	movs	r1, #128	; 0x80
 8001c74:	0249      	lsls	r1, r1, #9
 8001c76:	430a      	orrs	r2, r1
 8001c78:	601a      	str	r2, [r3, #0]
 8001c7a:	e020      	b.n	8001cbe <HAL_RCC_OscConfig+0xba>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	685a      	ldr	r2, [r3, #4]
 8001c80:	23a0      	movs	r3, #160	; 0xa0
 8001c82:	02db      	lsls	r3, r3, #11
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d10e      	bne.n	8001ca6 <HAL_RCC_OscConfig+0xa2>
 8001c88:	4ba9      	ldr	r3, [pc, #676]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	4ba8      	ldr	r3, [pc, #672]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001c8e:	2180      	movs	r1, #128	; 0x80
 8001c90:	02c9      	lsls	r1, r1, #11
 8001c92:	430a      	orrs	r2, r1
 8001c94:	601a      	str	r2, [r3, #0]
 8001c96:	4ba6      	ldr	r3, [pc, #664]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	4ba5      	ldr	r3, [pc, #660]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001c9c:	2180      	movs	r1, #128	; 0x80
 8001c9e:	0249      	lsls	r1, r1, #9
 8001ca0:	430a      	orrs	r2, r1
 8001ca2:	601a      	str	r2, [r3, #0]
 8001ca4:	e00b      	b.n	8001cbe <HAL_RCC_OscConfig+0xba>
 8001ca6:	4ba2      	ldr	r3, [pc, #648]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	4ba1      	ldr	r3, [pc, #644]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001cac:	49a1      	ldr	r1, [pc, #644]	; (8001f34 <HAL_RCC_OscConfig+0x330>)
 8001cae:	400a      	ands	r2, r1
 8001cb0:	601a      	str	r2, [r3, #0]
 8001cb2:	4b9f      	ldr	r3, [pc, #636]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	4b9e      	ldr	r3, [pc, #632]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001cb8:	499f      	ldr	r1, [pc, #636]	; (8001f38 <HAL_RCC_OscConfig+0x334>)
 8001cba:	400a      	ands	r2, r1
 8001cbc:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d014      	beq.n	8001cf0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cc6:	f7ff f855 	bl	8000d74 <HAL_GetTick>
 8001cca:	0003      	movs	r3, r0
 8001ccc:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001cce:	e008      	b.n	8001ce2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cd0:	f7ff f850 	bl	8000d74 <HAL_GetTick>
 8001cd4:	0002      	movs	r2, r0
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	2b64      	cmp	r3, #100	; 0x64
 8001cdc:	d901      	bls.n	8001ce2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	e298      	b.n	8002214 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ce2:	4b93      	ldr	r3, [pc, #588]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	2380      	movs	r3, #128	; 0x80
 8001ce8:	029b      	lsls	r3, r3, #10
 8001cea:	4013      	ands	r3, r2
 8001cec:	d0f0      	beq.n	8001cd0 <HAL_RCC_OscConfig+0xcc>
 8001cee:	e015      	b.n	8001d1c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cf0:	f7ff f840 	bl	8000d74 <HAL_GetTick>
 8001cf4:	0003      	movs	r3, r0
 8001cf6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001cf8:	e008      	b.n	8001d0c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cfa:	f7ff f83b 	bl	8000d74 <HAL_GetTick>
 8001cfe:	0002      	movs	r2, r0
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	2b64      	cmp	r3, #100	; 0x64
 8001d06:	d901      	bls.n	8001d0c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e283      	b.n	8002214 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d0c:	4b88      	ldr	r3, [pc, #544]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	2380      	movs	r3, #128	; 0x80
 8001d12:	029b      	lsls	r3, r3, #10
 8001d14:	4013      	ands	r3, r2
 8001d16:	d1f0      	bne.n	8001cfa <HAL_RCC_OscConfig+0xf6>
 8001d18:	e000      	b.n	8001d1c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d1a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	2202      	movs	r2, #2
 8001d22:	4013      	ands	r3, r2
 8001d24:	d100      	bne.n	8001d28 <HAL_RCC_OscConfig+0x124>
 8001d26:	e099      	b.n	8001e5c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d28:	4b81      	ldr	r3, [pc, #516]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	2238      	movs	r2, #56	; 0x38
 8001d2e:	4013      	ands	r3, r2
 8001d30:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d32:	4b7f      	ldr	r3, [pc, #508]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001d34:	68db      	ldr	r3, [r3, #12]
 8001d36:	2203      	movs	r2, #3
 8001d38:	4013      	ands	r3, r2
 8001d3a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001d3c:	69bb      	ldr	r3, [r7, #24]
 8001d3e:	2b10      	cmp	r3, #16
 8001d40:	d102      	bne.n	8001d48 <HAL_RCC_OscConfig+0x144>
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	2b02      	cmp	r3, #2
 8001d46:	d002      	beq.n	8001d4e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001d48:	69bb      	ldr	r3, [r7, #24]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d135      	bne.n	8001dba <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d4e:	4b78      	ldr	r3, [pc, #480]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	2380      	movs	r3, #128	; 0x80
 8001d54:	00db      	lsls	r3, r3, #3
 8001d56:	4013      	ands	r3, r2
 8001d58:	d005      	beq.n	8001d66 <HAL_RCC_OscConfig+0x162>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	68db      	ldr	r3, [r3, #12]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d101      	bne.n	8001d66 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e256      	b.n	8002214 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d66:	4b72      	ldr	r3, [pc, #456]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	4a74      	ldr	r2, [pc, #464]	; (8001f3c <HAL_RCC_OscConfig+0x338>)
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	0019      	movs	r1, r3
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	695b      	ldr	r3, [r3, #20]
 8001d74:	021a      	lsls	r2, r3, #8
 8001d76:	4b6e      	ldr	r3, [pc, #440]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001d78:	430a      	orrs	r2, r1
 8001d7a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d7c:	69bb      	ldr	r3, [r7, #24]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d112      	bne.n	8001da8 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001d82:	4b6b      	ldr	r3, [pc, #428]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a6e      	ldr	r2, [pc, #440]	; (8001f40 <HAL_RCC_OscConfig+0x33c>)
 8001d88:	4013      	ands	r3, r2
 8001d8a:	0019      	movs	r1, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	691a      	ldr	r2, [r3, #16]
 8001d90:	4b67      	ldr	r3, [pc, #412]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001d92:	430a      	orrs	r2, r1
 8001d94:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001d96:	4b66      	ldr	r3, [pc, #408]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	0adb      	lsrs	r3, r3, #11
 8001d9c:	2207      	movs	r2, #7
 8001d9e:	4013      	ands	r3, r2
 8001da0:	4a68      	ldr	r2, [pc, #416]	; (8001f44 <HAL_RCC_OscConfig+0x340>)
 8001da2:	40da      	lsrs	r2, r3
 8001da4:	4b68      	ldr	r3, [pc, #416]	; (8001f48 <HAL_RCC_OscConfig+0x344>)
 8001da6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001da8:	4b68      	ldr	r3, [pc, #416]	; (8001f4c <HAL_RCC_OscConfig+0x348>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	0018      	movs	r0, r3
 8001dae:	f7fe ff85 	bl	8000cbc <HAL_InitTick>
 8001db2:	1e03      	subs	r3, r0, #0
 8001db4:	d051      	beq.n	8001e5a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e22c      	b.n	8002214 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d030      	beq.n	8001e24 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001dc2:	4b5b      	ldr	r3, [pc, #364]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a5e      	ldr	r2, [pc, #376]	; (8001f40 <HAL_RCC_OscConfig+0x33c>)
 8001dc8:	4013      	ands	r3, r2
 8001dca:	0019      	movs	r1, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	691a      	ldr	r2, [r3, #16]
 8001dd0:	4b57      	ldr	r3, [pc, #348]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001dd2:	430a      	orrs	r2, r1
 8001dd4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001dd6:	4b56      	ldr	r3, [pc, #344]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	4b55      	ldr	r3, [pc, #340]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001ddc:	2180      	movs	r1, #128	; 0x80
 8001dde:	0049      	lsls	r1, r1, #1
 8001de0:	430a      	orrs	r2, r1
 8001de2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001de4:	f7fe ffc6 	bl	8000d74 <HAL_GetTick>
 8001de8:	0003      	movs	r3, r0
 8001dea:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001dec:	e008      	b.n	8001e00 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dee:	f7fe ffc1 	bl	8000d74 <HAL_GetTick>
 8001df2:	0002      	movs	r2, r0
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d901      	bls.n	8001e00 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	e209      	b.n	8002214 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e00:	4b4b      	ldr	r3, [pc, #300]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	2380      	movs	r3, #128	; 0x80
 8001e06:	00db      	lsls	r3, r3, #3
 8001e08:	4013      	ands	r3, r2
 8001e0a:	d0f0      	beq.n	8001dee <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e0c:	4b48      	ldr	r3, [pc, #288]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	4a4a      	ldr	r2, [pc, #296]	; (8001f3c <HAL_RCC_OscConfig+0x338>)
 8001e12:	4013      	ands	r3, r2
 8001e14:	0019      	movs	r1, r3
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	695b      	ldr	r3, [r3, #20]
 8001e1a:	021a      	lsls	r2, r3, #8
 8001e1c:	4b44      	ldr	r3, [pc, #272]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001e1e:	430a      	orrs	r2, r1
 8001e20:	605a      	str	r2, [r3, #4]
 8001e22:	e01b      	b.n	8001e5c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001e24:	4b42      	ldr	r3, [pc, #264]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	4b41      	ldr	r3, [pc, #260]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001e2a:	4949      	ldr	r1, [pc, #292]	; (8001f50 <HAL_RCC_OscConfig+0x34c>)
 8001e2c:	400a      	ands	r2, r1
 8001e2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e30:	f7fe ffa0 	bl	8000d74 <HAL_GetTick>
 8001e34:	0003      	movs	r3, r0
 8001e36:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e38:	e008      	b.n	8001e4c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e3a:	f7fe ff9b 	bl	8000d74 <HAL_GetTick>
 8001e3e:	0002      	movs	r2, r0
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	1ad3      	subs	r3, r2, r3
 8001e44:	2b02      	cmp	r3, #2
 8001e46:	d901      	bls.n	8001e4c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001e48:	2303      	movs	r3, #3
 8001e4a:	e1e3      	b.n	8002214 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e4c:	4b38      	ldr	r3, [pc, #224]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001e4e:	681a      	ldr	r2, [r3, #0]
 8001e50:	2380      	movs	r3, #128	; 0x80
 8001e52:	00db      	lsls	r3, r3, #3
 8001e54:	4013      	ands	r3, r2
 8001e56:	d1f0      	bne.n	8001e3a <HAL_RCC_OscConfig+0x236>
 8001e58:	e000      	b.n	8001e5c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e5a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	2208      	movs	r2, #8
 8001e62:	4013      	ands	r3, r2
 8001e64:	d047      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001e66:	4b32      	ldr	r3, [pc, #200]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	2238      	movs	r2, #56	; 0x38
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	2b18      	cmp	r3, #24
 8001e70:	d10a      	bne.n	8001e88 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001e72:	4b2f      	ldr	r3, [pc, #188]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001e74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e76:	2202      	movs	r2, #2
 8001e78:	4013      	ands	r3, r2
 8001e7a:	d03c      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x2f2>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	699b      	ldr	r3, [r3, #24]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d138      	bne.n	8001ef6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e1c5      	b.n	8002214 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	699b      	ldr	r3, [r3, #24]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d019      	beq.n	8001ec4 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001e90:	4b27      	ldr	r3, [pc, #156]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001e92:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001e94:	4b26      	ldr	r3, [pc, #152]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001e96:	2101      	movs	r1, #1
 8001e98:	430a      	orrs	r2, r1
 8001e9a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e9c:	f7fe ff6a 	bl	8000d74 <HAL_GetTick>
 8001ea0:	0003      	movs	r3, r0
 8001ea2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ea4:	e008      	b.n	8001eb8 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ea6:	f7fe ff65 	bl	8000d74 <HAL_GetTick>
 8001eaa:	0002      	movs	r2, r0
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	1ad3      	subs	r3, r2, r3
 8001eb0:	2b02      	cmp	r3, #2
 8001eb2:	d901      	bls.n	8001eb8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	e1ad      	b.n	8002214 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001eb8:	4b1d      	ldr	r3, [pc, #116]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001eba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ebc:	2202      	movs	r2, #2
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	d0f1      	beq.n	8001ea6 <HAL_RCC_OscConfig+0x2a2>
 8001ec2:	e018      	b.n	8001ef6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001ec4:	4b1a      	ldr	r3, [pc, #104]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001ec6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001ec8:	4b19      	ldr	r3, [pc, #100]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001eca:	2101      	movs	r1, #1
 8001ecc:	438a      	bics	r2, r1
 8001ece:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ed0:	f7fe ff50 	bl	8000d74 <HAL_GetTick>
 8001ed4:	0003      	movs	r3, r0
 8001ed6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ed8:	e008      	b.n	8001eec <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001eda:	f7fe ff4b 	bl	8000d74 <HAL_GetTick>
 8001ede:	0002      	movs	r2, r0
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d901      	bls.n	8001eec <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001ee8:	2303      	movs	r3, #3
 8001eea:	e193      	b.n	8002214 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001eec:	4b10      	ldr	r3, [pc, #64]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001eee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ef0:	2202      	movs	r2, #2
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	d1f1      	bne.n	8001eda <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	2204      	movs	r2, #4
 8001efc:	4013      	ands	r3, r2
 8001efe:	d100      	bne.n	8001f02 <HAL_RCC_OscConfig+0x2fe>
 8001f00:	e0c6      	b.n	8002090 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f02:	231f      	movs	r3, #31
 8001f04:	18fb      	adds	r3, r7, r3
 8001f06:	2200      	movs	r2, #0
 8001f08:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001f0a:	4b09      	ldr	r3, [pc, #36]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	2238      	movs	r2, #56	; 0x38
 8001f10:	4013      	ands	r3, r2
 8001f12:	2b20      	cmp	r3, #32
 8001f14:	d11e      	bne.n	8001f54 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001f16:	4b06      	ldr	r3, [pc, #24]	; (8001f30 <HAL_RCC_OscConfig+0x32c>)
 8001f18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f1a:	2202      	movs	r2, #2
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	d100      	bne.n	8001f22 <HAL_RCC_OscConfig+0x31e>
 8001f20:	e0b6      	b.n	8002090 <HAL_RCC_OscConfig+0x48c>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d000      	beq.n	8001f2c <HAL_RCC_OscConfig+0x328>
 8001f2a:	e0b1      	b.n	8002090 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	e171      	b.n	8002214 <HAL_RCC_OscConfig+0x610>
 8001f30:	40021000 	.word	0x40021000
 8001f34:	fffeffff 	.word	0xfffeffff
 8001f38:	fffbffff 	.word	0xfffbffff
 8001f3c:	ffff80ff 	.word	0xffff80ff
 8001f40:	ffffc7ff 	.word	0xffffc7ff
 8001f44:	00f42400 	.word	0x00f42400
 8001f48:	20000000 	.word	0x20000000
 8001f4c:	20000004 	.word	0x20000004
 8001f50:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001f54:	4bb1      	ldr	r3, [pc, #708]	; (800221c <HAL_RCC_OscConfig+0x618>)
 8001f56:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001f58:	2380      	movs	r3, #128	; 0x80
 8001f5a:	055b      	lsls	r3, r3, #21
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	d101      	bne.n	8001f64 <HAL_RCC_OscConfig+0x360>
 8001f60:	2301      	movs	r3, #1
 8001f62:	e000      	b.n	8001f66 <HAL_RCC_OscConfig+0x362>
 8001f64:	2300      	movs	r3, #0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d011      	beq.n	8001f8e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001f6a:	4bac      	ldr	r3, [pc, #688]	; (800221c <HAL_RCC_OscConfig+0x618>)
 8001f6c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001f6e:	4bab      	ldr	r3, [pc, #684]	; (800221c <HAL_RCC_OscConfig+0x618>)
 8001f70:	2180      	movs	r1, #128	; 0x80
 8001f72:	0549      	lsls	r1, r1, #21
 8001f74:	430a      	orrs	r2, r1
 8001f76:	63da      	str	r2, [r3, #60]	; 0x3c
 8001f78:	4ba8      	ldr	r3, [pc, #672]	; (800221c <HAL_RCC_OscConfig+0x618>)
 8001f7a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001f7c:	2380      	movs	r3, #128	; 0x80
 8001f7e:	055b      	lsls	r3, r3, #21
 8001f80:	4013      	ands	r3, r2
 8001f82:	60fb      	str	r3, [r7, #12]
 8001f84:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001f86:	231f      	movs	r3, #31
 8001f88:	18fb      	adds	r3, r7, r3
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f8e:	4ba4      	ldr	r3, [pc, #656]	; (8002220 <HAL_RCC_OscConfig+0x61c>)
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	2380      	movs	r3, #128	; 0x80
 8001f94:	005b      	lsls	r3, r3, #1
 8001f96:	4013      	ands	r3, r2
 8001f98:	d11a      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f9a:	4ba1      	ldr	r3, [pc, #644]	; (8002220 <HAL_RCC_OscConfig+0x61c>)
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	4ba0      	ldr	r3, [pc, #640]	; (8002220 <HAL_RCC_OscConfig+0x61c>)
 8001fa0:	2180      	movs	r1, #128	; 0x80
 8001fa2:	0049      	lsls	r1, r1, #1
 8001fa4:	430a      	orrs	r2, r1
 8001fa6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001fa8:	f7fe fee4 	bl	8000d74 <HAL_GetTick>
 8001fac:	0003      	movs	r3, r0
 8001fae:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fb0:	e008      	b.n	8001fc4 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fb2:	f7fe fedf 	bl	8000d74 <HAL_GetTick>
 8001fb6:	0002      	movs	r2, r0
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d901      	bls.n	8001fc4 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	e127      	b.n	8002214 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fc4:	4b96      	ldr	r3, [pc, #600]	; (8002220 <HAL_RCC_OscConfig+0x61c>)
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	2380      	movs	r3, #128	; 0x80
 8001fca:	005b      	lsls	r3, r3, #1
 8001fcc:	4013      	ands	r3, r2
 8001fce:	d0f0      	beq.n	8001fb2 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d106      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x3e2>
 8001fd8:	4b90      	ldr	r3, [pc, #576]	; (800221c <HAL_RCC_OscConfig+0x618>)
 8001fda:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001fdc:	4b8f      	ldr	r3, [pc, #572]	; (800221c <HAL_RCC_OscConfig+0x618>)
 8001fde:	2101      	movs	r1, #1
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	65da      	str	r2, [r3, #92]	; 0x5c
 8001fe4:	e01c      	b.n	8002020 <HAL_RCC_OscConfig+0x41c>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	2b05      	cmp	r3, #5
 8001fec:	d10c      	bne.n	8002008 <HAL_RCC_OscConfig+0x404>
 8001fee:	4b8b      	ldr	r3, [pc, #556]	; (800221c <HAL_RCC_OscConfig+0x618>)
 8001ff0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001ff2:	4b8a      	ldr	r3, [pc, #552]	; (800221c <HAL_RCC_OscConfig+0x618>)
 8001ff4:	2104      	movs	r1, #4
 8001ff6:	430a      	orrs	r2, r1
 8001ff8:	65da      	str	r2, [r3, #92]	; 0x5c
 8001ffa:	4b88      	ldr	r3, [pc, #544]	; (800221c <HAL_RCC_OscConfig+0x618>)
 8001ffc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001ffe:	4b87      	ldr	r3, [pc, #540]	; (800221c <HAL_RCC_OscConfig+0x618>)
 8002000:	2101      	movs	r1, #1
 8002002:	430a      	orrs	r2, r1
 8002004:	65da      	str	r2, [r3, #92]	; 0x5c
 8002006:	e00b      	b.n	8002020 <HAL_RCC_OscConfig+0x41c>
 8002008:	4b84      	ldr	r3, [pc, #528]	; (800221c <HAL_RCC_OscConfig+0x618>)
 800200a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800200c:	4b83      	ldr	r3, [pc, #524]	; (800221c <HAL_RCC_OscConfig+0x618>)
 800200e:	2101      	movs	r1, #1
 8002010:	438a      	bics	r2, r1
 8002012:	65da      	str	r2, [r3, #92]	; 0x5c
 8002014:	4b81      	ldr	r3, [pc, #516]	; (800221c <HAL_RCC_OscConfig+0x618>)
 8002016:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002018:	4b80      	ldr	r3, [pc, #512]	; (800221c <HAL_RCC_OscConfig+0x618>)
 800201a:	2104      	movs	r1, #4
 800201c:	438a      	bics	r2, r1
 800201e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d014      	beq.n	8002052 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002028:	f7fe fea4 	bl	8000d74 <HAL_GetTick>
 800202c:	0003      	movs	r3, r0
 800202e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002030:	e009      	b.n	8002046 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002032:	f7fe fe9f 	bl	8000d74 <HAL_GetTick>
 8002036:	0002      	movs	r2, r0
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	4a79      	ldr	r2, [pc, #484]	; (8002224 <HAL_RCC_OscConfig+0x620>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d901      	bls.n	8002046 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002042:	2303      	movs	r3, #3
 8002044:	e0e6      	b.n	8002214 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002046:	4b75      	ldr	r3, [pc, #468]	; (800221c <HAL_RCC_OscConfig+0x618>)
 8002048:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800204a:	2202      	movs	r2, #2
 800204c:	4013      	ands	r3, r2
 800204e:	d0f0      	beq.n	8002032 <HAL_RCC_OscConfig+0x42e>
 8002050:	e013      	b.n	800207a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002052:	f7fe fe8f 	bl	8000d74 <HAL_GetTick>
 8002056:	0003      	movs	r3, r0
 8002058:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800205a:	e009      	b.n	8002070 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800205c:	f7fe fe8a 	bl	8000d74 <HAL_GetTick>
 8002060:	0002      	movs	r2, r0
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	1ad3      	subs	r3, r2, r3
 8002066:	4a6f      	ldr	r2, [pc, #444]	; (8002224 <HAL_RCC_OscConfig+0x620>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d901      	bls.n	8002070 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800206c:	2303      	movs	r3, #3
 800206e:	e0d1      	b.n	8002214 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002070:	4b6a      	ldr	r3, [pc, #424]	; (800221c <HAL_RCC_OscConfig+0x618>)
 8002072:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002074:	2202      	movs	r2, #2
 8002076:	4013      	ands	r3, r2
 8002078:	d1f0      	bne.n	800205c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800207a:	231f      	movs	r3, #31
 800207c:	18fb      	adds	r3, r7, r3
 800207e:	781b      	ldrb	r3, [r3, #0]
 8002080:	2b01      	cmp	r3, #1
 8002082:	d105      	bne.n	8002090 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002084:	4b65      	ldr	r3, [pc, #404]	; (800221c <HAL_RCC_OscConfig+0x618>)
 8002086:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002088:	4b64      	ldr	r3, [pc, #400]	; (800221c <HAL_RCC_OscConfig+0x618>)
 800208a:	4967      	ldr	r1, [pc, #412]	; (8002228 <HAL_RCC_OscConfig+0x624>)
 800208c:	400a      	ands	r2, r1
 800208e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	69db      	ldr	r3, [r3, #28]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d100      	bne.n	800209a <HAL_RCC_OscConfig+0x496>
 8002098:	e0bb      	b.n	8002212 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800209a:	4b60      	ldr	r3, [pc, #384]	; (800221c <HAL_RCC_OscConfig+0x618>)
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	2238      	movs	r2, #56	; 0x38
 80020a0:	4013      	ands	r3, r2
 80020a2:	2b10      	cmp	r3, #16
 80020a4:	d100      	bne.n	80020a8 <HAL_RCC_OscConfig+0x4a4>
 80020a6:	e07b      	b.n	80021a0 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	69db      	ldr	r3, [r3, #28]
 80020ac:	2b02      	cmp	r3, #2
 80020ae:	d156      	bne.n	800215e <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020b0:	4b5a      	ldr	r3, [pc, #360]	; (800221c <HAL_RCC_OscConfig+0x618>)
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	4b59      	ldr	r3, [pc, #356]	; (800221c <HAL_RCC_OscConfig+0x618>)
 80020b6:	495d      	ldr	r1, [pc, #372]	; (800222c <HAL_RCC_OscConfig+0x628>)
 80020b8:	400a      	ands	r2, r1
 80020ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020bc:	f7fe fe5a 	bl	8000d74 <HAL_GetTick>
 80020c0:	0003      	movs	r3, r0
 80020c2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020c4:	e008      	b.n	80020d8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020c6:	f7fe fe55 	bl	8000d74 <HAL_GetTick>
 80020ca:	0002      	movs	r2, r0
 80020cc:	693b      	ldr	r3, [r7, #16]
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d901      	bls.n	80020d8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80020d4:	2303      	movs	r3, #3
 80020d6:	e09d      	b.n	8002214 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020d8:	4b50      	ldr	r3, [pc, #320]	; (800221c <HAL_RCC_OscConfig+0x618>)
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	2380      	movs	r3, #128	; 0x80
 80020de:	049b      	lsls	r3, r3, #18
 80020e0:	4013      	ands	r3, r2
 80020e2:	d1f0      	bne.n	80020c6 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020e4:	4b4d      	ldr	r3, [pc, #308]	; (800221c <HAL_RCC_OscConfig+0x618>)
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	4a51      	ldr	r2, [pc, #324]	; (8002230 <HAL_RCC_OscConfig+0x62c>)
 80020ea:	4013      	ands	r3, r2
 80020ec:	0019      	movs	r1, r3
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6a1a      	ldr	r2, [r3, #32]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f6:	431a      	orrs	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020fc:	021b      	lsls	r3, r3, #8
 80020fe:	431a      	orrs	r2, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002104:	431a      	orrs	r2, r3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210a:	431a      	orrs	r2, r3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002110:	431a      	orrs	r2, r3
 8002112:	4b42      	ldr	r3, [pc, #264]	; (800221c <HAL_RCC_OscConfig+0x618>)
 8002114:	430a      	orrs	r2, r1
 8002116:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002118:	4b40      	ldr	r3, [pc, #256]	; (800221c <HAL_RCC_OscConfig+0x618>)
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	4b3f      	ldr	r3, [pc, #252]	; (800221c <HAL_RCC_OscConfig+0x618>)
 800211e:	2180      	movs	r1, #128	; 0x80
 8002120:	0449      	lsls	r1, r1, #17
 8002122:	430a      	orrs	r2, r1
 8002124:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002126:	4b3d      	ldr	r3, [pc, #244]	; (800221c <HAL_RCC_OscConfig+0x618>)
 8002128:	68da      	ldr	r2, [r3, #12]
 800212a:	4b3c      	ldr	r3, [pc, #240]	; (800221c <HAL_RCC_OscConfig+0x618>)
 800212c:	2180      	movs	r1, #128	; 0x80
 800212e:	0549      	lsls	r1, r1, #21
 8002130:	430a      	orrs	r2, r1
 8002132:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002134:	f7fe fe1e 	bl	8000d74 <HAL_GetTick>
 8002138:	0003      	movs	r3, r0
 800213a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800213c:	e008      	b.n	8002150 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800213e:	f7fe fe19 	bl	8000d74 <HAL_GetTick>
 8002142:	0002      	movs	r2, r0
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	1ad3      	subs	r3, r2, r3
 8002148:	2b02      	cmp	r3, #2
 800214a:	d901      	bls.n	8002150 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 800214c:	2303      	movs	r3, #3
 800214e:	e061      	b.n	8002214 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002150:	4b32      	ldr	r3, [pc, #200]	; (800221c <HAL_RCC_OscConfig+0x618>)
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	2380      	movs	r3, #128	; 0x80
 8002156:	049b      	lsls	r3, r3, #18
 8002158:	4013      	ands	r3, r2
 800215a:	d0f0      	beq.n	800213e <HAL_RCC_OscConfig+0x53a>
 800215c:	e059      	b.n	8002212 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800215e:	4b2f      	ldr	r3, [pc, #188]	; (800221c <HAL_RCC_OscConfig+0x618>)
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	4b2e      	ldr	r3, [pc, #184]	; (800221c <HAL_RCC_OscConfig+0x618>)
 8002164:	4931      	ldr	r1, [pc, #196]	; (800222c <HAL_RCC_OscConfig+0x628>)
 8002166:	400a      	ands	r2, r1
 8002168:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800216a:	f7fe fe03 	bl	8000d74 <HAL_GetTick>
 800216e:	0003      	movs	r3, r0
 8002170:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002172:	e008      	b.n	8002186 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002174:	f7fe fdfe 	bl	8000d74 <HAL_GetTick>
 8002178:	0002      	movs	r2, r0
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	2b02      	cmp	r3, #2
 8002180:	d901      	bls.n	8002186 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8002182:	2303      	movs	r3, #3
 8002184:	e046      	b.n	8002214 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002186:	4b25      	ldr	r3, [pc, #148]	; (800221c <HAL_RCC_OscConfig+0x618>)
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	2380      	movs	r3, #128	; 0x80
 800218c:	049b      	lsls	r3, r3, #18
 800218e:	4013      	ands	r3, r2
 8002190:	d1f0      	bne.n	8002174 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002192:	4b22      	ldr	r3, [pc, #136]	; (800221c <HAL_RCC_OscConfig+0x618>)
 8002194:	68da      	ldr	r2, [r3, #12]
 8002196:	4b21      	ldr	r3, [pc, #132]	; (800221c <HAL_RCC_OscConfig+0x618>)
 8002198:	4926      	ldr	r1, [pc, #152]	; (8002234 <HAL_RCC_OscConfig+0x630>)
 800219a:	400a      	ands	r2, r1
 800219c:	60da      	str	r2, [r3, #12]
 800219e:	e038      	b.n	8002212 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	69db      	ldr	r3, [r3, #28]
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d101      	bne.n	80021ac <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	e033      	b.n	8002214 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80021ac:	4b1b      	ldr	r3, [pc, #108]	; (800221c <HAL_RCC_OscConfig+0x618>)
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	2203      	movs	r2, #3
 80021b6:	401a      	ands	r2, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6a1b      	ldr	r3, [r3, #32]
 80021bc:	429a      	cmp	r2, r3
 80021be:	d126      	bne.n	800220e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	2270      	movs	r2, #112	; 0x70
 80021c4:	401a      	ands	r2, r3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d11f      	bne.n	800220e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80021ce:	697a      	ldr	r2, [r7, #20]
 80021d0:	23fe      	movs	r3, #254	; 0xfe
 80021d2:	01db      	lsls	r3, r3, #7
 80021d4:	401a      	ands	r2, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021da:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80021dc:	429a      	cmp	r2, r3
 80021de:	d116      	bne.n	800220e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80021e0:	697a      	ldr	r2, [r7, #20]
 80021e2:	23f8      	movs	r3, #248	; 0xf8
 80021e4:	039b      	lsls	r3, r3, #14
 80021e6:	401a      	ands	r2, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d10e      	bne.n	800220e <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80021f0:	697a      	ldr	r2, [r7, #20]
 80021f2:	23e0      	movs	r3, #224	; 0xe0
 80021f4:	051b      	lsls	r3, r3, #20
 80021f6:	401a      	ands	r2, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d106      	bne.n	800220e <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	0f5b      	lsrs	r3, r3, #29
 8002204:	075a      	lsls	r2, r3, #29
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800220a:	429a      	cmp	r2, r3
 800220c:	d001      	beq.n	8002212 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	e000      	b.n	8002214 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8002212:	2300      	movs	r3, #0
}
 8002214:	0018      	movs	r0, r3
 8002216:	46bd      	mov	sp, r7
 8002218:	b008      	add	sp, #32
 800221a:	bd80      	pop	{r7, pc}
 800221c:	40021000 	.word	0x40021000
 8002220:	40007000 	.word	0x40007000
 8002224:	00001388 	.word	0x00001388
 8002228:	efffffff 	.word	0xefffffff
 800222c:	feffffff 	.word	0xfeffffff
 8002230:	11c1808c 	.word	0x11c1808c
 8002234:	eefefffc 	.word	0xeefefffc

08002238 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d101      	bne.n	800224c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	e0e9      	b.n	8002420 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800224c:	4b76      	ldr	r3, [pc, #472]	; (8002428 <HAL_RCC_ClockConfig+0x1f0>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2207      	movs	r2, #7
 8002252:	4013      	ands	r3, r2
 8002254:	683a      	ldr	r2, [r7, #0]
 8002256:	429a      	cmp	r2, r3
 8002258:	d91e      	bls.n	8002298 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800225a:	4b73      	ldr	r3, [pc, #460]	; (8002428 <HAL_RCC_ClockConfig+0x1f0>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	2207      	movs	r2, #7
 8002260:	4393      	bics	r3, r2
 8002262:	0019      	movs	r1, r3
 8002264:	4b70      	ldr	r3, [pc, #448]	; (8002428 <HAL_RCC_ClockConfig+0x1f0>)
 8002266:	683a      	ldr	r2, [r7, #0]
 8002268:	430a      	orrs	r2, r1
 800226a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800226c:	f7fe fd82 	bl	8000d74 <HAL_GetTick>
 8002270:	0003      	movs	r3, r0
 8002272:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002274:	e009      	b.n	800228a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002276:	f7fe fd7d 	bl	8000d74 <HAL_GetTick>
 800227a:	0002      	movs	r2, r0
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	1ad3      	subs	r3, r2, r3
 8002280:	4a6a      	ldr	r2, [pc, #424]	; (800242c <HAL_RCC_ClockConfig+0x1f4>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d901      	bls.n	800228a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002286:	2303      	movs	r3, #3
 8002288:	e0ca      	b.n	8002420 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800228a:	4b67      	ldr	r3, [pc, #412]	; (8002428 <HAL_RCC_ClockConfig+0x1f0>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	2207      	movs	r2, #7
 8002290:	4013      	ands	r3, r2
 8002292:	683a      	ldr	r2, [r7, #0]
 8002294:	429a      	cmp	r2, r3
 8002296:	d1ee      	bne.n	8002276 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2202      	movs	r2, #2
 800229e:	4013      	ands	r3, r2
 80022a0:	d015      	beq.n	80022ce <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	2204      	movs	r2, #4
 80022a8:	4013      	ands	r3, r2
 80022aa:	d006      	beq.n	80022ba <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80022ac:	4b60      	ldr	r3, [pc, #384]	; (8002430 <HAL_RCC_ClockConfig+0x1f8>)
 80022ae:	689a      	ldr	r2, [r3, #8]
 80022b0:	4b5f      	ldr	r3, [pc, #380]	; (8002430 <HAL_RCC_ClockConfig+0x1f8>)
 80022b2:	21e0      	movs	r1, #224	; 0xe0
 80022b4:	01c9      	lsls	r1, r1, #7
 80022b6:	430a      	orrs	r2, r1
 80022b8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022ba:	4b5d      	ldr	r3, [pc, #372]	; (8002430 <HAL_RCC_ClockConfig+0x1f8>)
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	4a5d      	ldr	r2, [pc, #372]	; (8002434 <HAL_RCC_ClockConfig+0x1fc>)
 80022c0:	4013      	ands	r3, r2
 80022c2:	0019      	movs	r1, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	689a      	ldr	r2, [r3, #8]
 80022c8:	4b59      	ldr	r3, [pc, #356]	; (8002430 <HAL_RCC_ClockConfig+0x1f8>)
 80022ca:	430a      	orrs	r2, r1
 80022cc:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	2201      	movs	r2, #1
 80022d4:	4013      	ands	r3, r2
 80022d6:	d057      	beq.n	8002388 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	2b01      	cmp	r3, #1
 80022de:	d107      	bne.n	80022f0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022e0:	4b53      	ldr	r3, [pc, #332]	; (8002430 <HAL_RCC_ClockConfig+0x1f8>)
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	2380      	movs	r3, #128	; 0x80
 80022e6:	029b      	lsls	r3, r3, #10
 80022e8:	4013      	ands	r3, r2
 80022ea:	d12b      	bne.n	8002344 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e097      	b.n	8002420 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	2b02      	cmp	r3, #2
 80022f6:	d107      	bne.n	8002308 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022f8:	4b4d      	ldr	r3, [pc, #308]	; (8002430 <HAL_RCC_ClockConfig+0x1f8>)
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	2380      	movs	r3, #128	; 0x80
 80022fe:	049b      	lsls	r3, r3, #18
 8002300:	4013      	ands	r3, r2
 8002302:	d11f      	bne.n	8002344 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e08b      	b.n	8002420 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d107      	bne.n	8002320 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002310:	4b47      	ldr	r3, [pc, #284]	; (8002430 <HAL_RCC_ClockConfig+0x1f8>)
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	2380      	movs	r3, #128	; 0x80
 8002316:	00db      	lsls	r3, r3, #3
 8002318:	4013      	ands	r3, r2
 800231a:	d113      	bne.n	8002344 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800231c:	2301      	movs	r3, #1
 800231e:	e07f      	b.n	8002420 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	2b03      	cmp	r3, #3
 8002326:	d106      	bne.n	8002336 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002328:	4b41      	ldr	r3, [pc, #260]	; (8002430 <HAL_RCC_ClockConfig+0x1f8>)
 800232a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800232c:	2202      	movs	r2, #2
 800232e:	4013      	ands	r3, r2
 8002330:	d108      	bne.n	8002344 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e074      	b.n	8002420 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002336:	4b3e      	ldr	r3, [pc, #248]	; (8002430 <HAL_RCC_ClockConfig+0x1f8>)
 8002338:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800233a:	2202      	movs	r2, #2
 800233c:	4013      	ands	r3, r2
 800233e:	d101      	bne.n	8002344 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e06d      	b.n	8002420 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002344:	4b3a      	ldr	r3, [pc, #232]	; (8002430 <HAL_RCC_ClockConfig+0x1f8>)
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	2207      	movs	r2, #7
 800234a:	4393      	bics	r3, r2
 800234c:	0019      	movs	r1, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	685a      	ldr	r2, [r3, #4]
 8002352:	4b37      	ldr	r3, [pc, #220]	; (8002430 <HAL_RCC_ClockConfig+0x1f8>)
 8002354:	430a      	orrs	r2, r1
 8002356:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002358:	f7fe fd0c 	bl	8000d74 <HAL_GetTick>
 800235c:	0003      	movs	r3, r0
 800235e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002360:	e009      	b.n	8002376 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002362:	f7fe fd07 	bl	8000d74 <HAL_GetTick>
 8002366:	0002      	movs	r2, r0
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	1ad3      	subs	r3, r2, r3
 800236c:	4a2f      	ldr	r2, [pc, #188]	; (800242c <HAL_RCC_ClockConfig+0x1f4>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d901      	bls.n	8002376 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e054      	b.n	8002420 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002376:	4b2e      	ldr	r3, [pc, #184]	; (8002430 <HAL_RCC_ClockConfig+0x1f8>)
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	2238      	movs	r2, #56	; 0x38
 800237c:	401a      	ands	r2, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	00db      	lsls	r3, r3, #3
 8002384:	429a      	cmp	r2, r3
 8002386:	d1ec      	bne.n	8002362 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002388:	4b27      	ldr	r3, [pc, #156]	; (8002428 <HAL_RCC_ClockConfig+0x1f0>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2207      	movs	r2, #7
 800238e:	4013      	ands	r3, r2
 8002390:	683a      	ldr	r2, [r7, #0]
 8002392:	429a      	cmp	r2, r3
 8002394:	d21e      	bcs.n	80023d4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002396:	4b24      	ldr	r3, [pc, #144]	; (8002428 <HAL_RCC_ClockConfig+0x1f0>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	2207      	movs	r2, #7
 800239c:	4393      	bics	r3, r2
 800239e:	0019      	movs	r1, r3
 80023a0:	4b21      	ldr	r3, [pc, #132]	; (8002428 <HAL_RCC_ClockConfig+0x1f0>)
 80023a2:	683a      	ldr	r2, [r7, #0]
 80023a4:	430a      	orrs	r2, r1
 80023a6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80023a8:	f7fe fce4 	bl	8000d74 <HAL_GetTick>
 80023ac:	0003      	movs	r3, r0
 80023ae:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80023b0:	e009      	b.n	80023c6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023b2:	f7fe fcdf 	bl	8000d74 <HAL_GetTick>
 80023b6:	0002      	movs	r2, r0
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	1ad3      	subs	r3, r2, r3
 80023bc:	4a1b      	ldr	r2, [pc, #108]	; (800242c <HAL_RCC_ClockConfig+0x1f4>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d901      	bls.n	80023c6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80023c2:	2303      	movs	r3, #3
 80023c4:	e02c      	b.n	8002420 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80023c6:	4b18      	ldr	r3, [pc, #96]	; (8002428 <HAL_RCC_ClockConfig+0x1f0>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	2207      	movs	r2, #7
 80023cc:	4013      	ands	r3, r2
 80023ce:	683a      	ldr	r2, [r7, #0]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d1ee      	bne.n	80023b2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2204      	movs	r2, #4
 80023da:	4013      	ands	r3, r2
 80023dc:	d009      	beq.n	80023f2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80023de:	4b14      	ldr	r3, [pc, #80]	; (8002430 <HAL_RCC_ClockConfig+0x1f8>)
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	4a15      	ldr	r2, [pc, #84]	; (8002438 <HAL_RCC_ClockConfig+0x200>)
 80023e4:	4013      	ands	r3, r2
 80023e6:	0019      	movs	r1, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	68da      	ldr	r2, [r3, #12]
 80023ec:	4b10      	ldr	r3, [pc, #64]	; (8002430 <HAL_RCC_ClockConfig+0x1f8>)
 80023ee:	430a      	orrs	r2, r1
 80023f0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80023f2:	f000 f829 	bl	8002448 <HAL_RCC_GetSysClockFreq>
 80023f6:	0001      	movs	r1, r0
 80023f8:	4b0d      	ldr	r3, [pc, #52]	; (8002430 <HAL_RCC_ClockConfig+0x1f8>)
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	0a1b      	lsrs	r3, r3, #8
 80023fe:	220f      	movs	r2, #15
 8002400:	401a      	ands	r2, r3
 8002402:	4b0e      	ldr	r3, [pc, #56]	; (800243c <HAL_RCC_ClockConfig+0x204>)
 8002404:	0092      	lsls	r2, r2, #2
 8002406:	58d3      	ldr	r3, [r2, r3]
 8002408:	221f      	movs	r2, #31
 800240a:	4013      	ands	r3, r2
 800240c:	000a      	movs	r2, r1
 800240e:	40da      	lsrs	r2, r3
 8002410:	4b0b      	ldr	r3, [pc, #44]	; (8002440 <HAL_RCC_ClockConfig+0x208>)
 8002412:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002414:	4b0b      	ldr	r3, [pc, #44]	; (8002444 <HAL_RCC_ClockConfig+0x20c>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	0018      	movs	r0, r3
 800241a:	f7fe fc4f 	bl	8000cbc <HAL_InitTick>
 800241e:	0003      	movs	r3, r0
}
 8002420:	0018      	movs	r0, r3
 8002422:	46bd      	mov	sp, r7
 8002424:	b004      	add	sp, #16
 8002426:	bd80      	pop	{r7, pc}
 8002428:	40022000 	.word	0x40022000
 800242c:	00001388 	.word	0x00001388
 8002430:	40021000 	.word	0x40021000
 8002434:	fffff0ff 	.word	0xfffff0ff
 8002438:	ffff8fff 	.word	0xffff8fff
 800243c:	08004090 	.word	0x08004090
 8002440:	20000000 	.word	0x20000000
 8002444:	20000004 	.word	0x20000004

08002448 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b086      	sub	sp, #24
 800244c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800244e:	4b3c      	ldr	r3, [pc, #240]	; (8002540 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	2238      	movs	r2, #56	; 0x38
 8002454:	4013      	ands	r3, r2
 8002456:	d10f      	bne.n	8002478 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002458:	4b39      	ldr	r3, [pc, #228]	; (8002540 <HAL_RCC_GetSysClockFreq+0xf8>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	0adb      	lsrs	r3, r3, #11
 800245e:	2207      	movs	r2, #7
 8002460:	4013      	ands	r3, r2
 8002462:	2201      	movs	r2, #1
 8002464:	409a      	lsls	r2, r3
 8002466:	0013      	movs	r3, r2
 8002468:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800246a:	6839      	ldr	r1, [r7, #0]
 800246c:	4835      	ldr	r0, [pc, #212]	; (8002544 <HAL_RCC_GetSysClockFreq+0xfc>)
 800246e:	f7fd fe5b 	bl	8000128 <__udivsi3>
 8002472:	0003      	movs	r3, r0
 8002474:	613b      	str	r3, [r7, #16]
 8002476:	e05d      	b.n	8002534 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002478:	4b31      	ldr	r3, [pc, #196]	; (8002540 <HAL_RCC_GetSysClockFreq+0xf8>)
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	2238      	movs	r2, #56	; 0x38
 800247e:	4013      	ands	r3, r2
 8002480:	2b08      	cmp	r3, #8
 8002482:	d102      	bne.n	800248a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002484:	4b30      	ldr	r3, [pc, #192]	; (8002548 <HAL_RCC_GetSysClockFreq+0x100>)
 8002486:	613b      	str	r3, [r7, #16]
 8002488:	e054      	b.n	8002534 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800248a:	4b2d      	ldr	r3, [pc, #180]	; (8002540 <HAL_RCC_GetSysClockFreq+0xf8>)
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	2238      	movs	r2, #56	; 0x38
 8002490:	4013      	ands	r3, r2
 8002492:	2b10      	cmp	r3, #16
 8002494:	d138      	bne.n	8002508 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002496:	4b2a      	ldr	r3, [pc, #168]	; (8002540 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002498:	68db      	ldr	r3, [r3, #12]
 800249a:	2203      	movs	r2, #3
 800249c:	4013      	ands	r3, r2
 800249e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80024a0:	4b27      	ldr	r3, [pc, #156]	; (8002540 <HAL_RCC_GetSysClockFreq+0xf8>)
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	091b      	lsrs	r3, r3, #4
 80024a6:	2207      	movs	r2, #7
 80024a8:	4013      	ands	r3, r2
 80024aa:	3301      	adds	r3, #1
 80024ac:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	2b03      	cmp	r3, #3
 80024b2:	d10d      	bne.n	80024d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80024b4:	68b9      	ldr	r1, [r7, #8]
 80024b6:	4824      	ldr	r0, [pc, #144]	; (8002548 <HAL_RCC_GetSysClockFreq+0x100>)
 80024b8:	f7fd fe36 	bl	8000128 <__udivsi3>
 80024bc:	0003      	movs	r3, r0
 80024be:	0019      	movs	r1, r3
 80024c0:	4b1f      	ldr	r3, [pc, #124]	; (8002540 <HAL_RCC_GetSysClockFreq+0xf8>)
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	0a1b      	lsrs	r3, r3, #8
 80024c6:	227f      	movs	r2, #127	; 0x7f
 80024c8:	4013      	ands	r3, r2
 80024ca:	434b      	muls	r3, r1
 80024cc:	617b      	str	r3, [r7, #20]
        break;
 80024ce:	e00d      	b.n	80024ec <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80024d0:	68b9      	ldr	r1, [r7, #8]
 80024d2:	481c      	ldr	r0, [pc, #112]	; (8002544 <HAL_RCC_GetSysClockFreq+0xfc>)
 80024d4:	f7fd fe28 	bl	8000128 <__udivsi3>
 80024d8:	0003      	movs	r3, r0
 80024da:	0019      	movs	r1, r3
 80024dc:	4b18      	ldr	r3, [pc, #96]	; (8002540 <HAL_RCC_GetSysClockFreq+0xf8>)
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	0a1b      	lsrs	r3, r3, #8
 80024e2:	227f      	movs	r2, #127	; 0x7f
 80024e4:	4013      	ands	r3, r2
 80024e6:	434b      	muls	r3, r1
 80024e8:	617b      	str	r3, [r7, #20]
        break;
 80024ea:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80024ec:	4b14      	ldr	r3, [pc, #80]	; (8002540 <HAL_RCC_GetSysClockFreq+0xf8>)
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	0f5b      	lsrs	r3, r3, #29
 80024f2:	2207      	movs	r2, #7
 80024f4:	4013      	ands	r3, r2
 80024f6:	3301      	adds	r3, #1
 80024f8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80024fa:	6879      	ldr	r1, [r7, #4]
 80024fc:	6978      	ldr	r0, [r7, #20]
 80024fe:	f7fd fe13 	bl	8000128 <__udivsi3>
 8002502:	0003      	movs	r3, r0
 8002504:	613b      	str	r3, [r7, #16]
 8002506:	e015      	b.n	8002534 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002508:	4b0d      	ldr	r3, [pc, #52]	; (8002540 <HAL_RCC_GetSysClockFreq+0xf8>)
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	2238      	movs	r2, #56	; 0x38
 800250e:	4013      	ands	r3, r2
 8002510:	2b20      	cmp	r3, #32
 8002512:	d103      	bne.n	800251c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002514:	2380      	movs	r3, #128	; 0x80
 8002516:	021b      	lsls	r3, r3, #8
 8002518:	613b      	str	r3, [r7, #16]
 800251a:	e00b      	b.n	8002534 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800251c:	4b08      	ldr	r3, [pc, #32]	; (8002540 <HAL_RCC_GetSysClockFreq+0xf8>)
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	2238      	movs	r2, #56	; 0x38
 8002522:	4013      	ands	r3, r2
 8002524:	2b18      	cmp	r3, #24
 8002526:	d103      	bne.n	8002530 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002528:	23fa      	movs	r3, #250	; 0xfa
 800252a:	01db      	lsls	r3, r3, #7
 800252c:	613b      	str	r3, [r7, #16]
 800252e:	e001      	b.n	8002534 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002530:	2300      	movs	r3, #0
 8002532:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002534:	693b      	ldr	r3, [r7, #16]
}
 8002536:	0018      	movs	r0, r3
 8002538:	46bd      	mov	sp, r7
 800253a:	b006      	add	sp, #24
 800253c:	bd80      	pop	{r7, pc}
 800253e:	46c0      	nop			; (mov r8, r8)
 8002540:	40021000 	.word	0x40021000
 8002544:	00f42400 	.word	0x00f42400
 8002548:	007a1200 	.word	0x007a1200

0800254c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002550:	4b02      	ldr	r3, [pc, #8]	; (800255c <HAL_RCC_GetHCLKFreq+0x10>)
 8002552:	681b      	ldr	r3, [r3, #0]
}
 8002554:	0018      	movs	r0, r3
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	46c0      	nop			; (mov r8, r8)
 800255c:	20000000 	.word	0x20000000

08002560 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002560:	b5b0      	push	{r4, r5, r7, lr}
 8002562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002564:	f7ff fff2 	bl	800254c <HAL_RCC_GetHCLKFreq>
 8002568:	0004      	movs	r4, r0
 800256a:	f7ff fb3f 	bl	8001bec <LL_RCC_GetAPB1Prescaler>
 800256e:	0003      	movs	r3, r0
 8002570:	0b1a      	lsrs	r2, r3, #12
 8002572:	4b05      	ldr	r3, [pc, #20]	; (8002588 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002574:	0092      	lsls	r2, r2, #2
 8002576:	58d3      	ldr	r3, [r2, r3]
 8002578:	221f      	movs	r2, #31
 800257a:	4013      	ands	r3, r2
 800257c:	40dc      	lsrs	r4, r3
 800257e:	0023      	movs	r3, r4
}
 8002580:	0018      	movs	r0, r3
 8002582:	46bd      	mov	sp, r7
 8002584:	bdb0      	pop	{r4, r5, r7, pc}
 8002586:	46c0      	nop			; (mov r8, r8)
 8002588:	080040d0 	.word	0x080040d0

0800258c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b086      	sub	sp, #24
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002594:	2313      	movs	r3, #19
 8002596:	18fb      	adds	r3, r7, r3
 8002598:	2200      	movs	r2, #0
 800259a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800259c:	2312      	movs	r3, #18
 800259e:	18fb      	adds	r3, r7, r3
 80025a0:	2200      	movs	r2, #0
 80025a2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	2380      	movs	r3, #128	; 0x80
 80025aa:	029b      	lsls	r3, r3, #10
 80025ac:	4013      	ands	r3, r2
 80025ae:	d100      	bne.n	80025b2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80025b0:	e0a3      	b.n	80026fa <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025b2:	2011      	movs	r0, #17
 80025b4:	183b      	adds	r3, r7, r0
 80025b6:	2200      	movs	r2, #0
 80025b8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025ba:	4bc3      	ldr	r3, [pc, #780]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80025bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80025be:	2380      	movs	r3, #128	; 0x80
 80025c0:	055b      	lsls	r3, r3, #21
 80025c2:	4013      	ands	r3, r2
 80025c4:	d110      	bne.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025c6:	4bc0      	ldr	r3, [pc, #768]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80025c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80025ca:	4bbf      	ldr	r3, [pc, #764]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80025cc:	2180      	movs	r1, #128	; 0x80
 80025ce:	0549      	lsls	r1, r1, #21
 80025d0:	430a      	orrs	r2, r1
 80025d2:	63da      	str	r2, [r3, #60]	; 0x3c
 80025d4:	4bbc      	ldr	r3, [pc, #752]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80025d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80025d8:	2380      	movs	r3, #128	; 0x80
 80025da:	055b      	lsls	r3, r3, #21
 80025dc:	4013      	ands	r3, r2
 80025de:	60bb      	str	r3, [r7, #8]
 80025e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025e2:	183b      	adds	r3, r7, r0
 80025e4:	2201      	movs	r2, #1
 80025e6:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80025e8:	4bb8      	ldr	r3, [pc, #736]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	4bb7      	ldr	r3, [pc, #732]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80025ee:	2180      	movs	r1, #128	; 0x80
 80025f0:	0049      	lsls	r1, r1, #1
 80025f2:	430a      	orrs	r2, r1
 80025f4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80025f6:	f7fe fbbd 	bl	8000d74 <HAL_GetTick>
 80025fa:	0003      	movs	r3, r0
 80025fc:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80025fe:	e00b      	b.n	8002618 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002600:	f7fe fbb8 	bl	8000d74 <HAL_GetTick>
 8002604:	0002      	movs	r2, r0
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	2b02      	cmp	r3, #2
 800260c:	d904      	bls.n	8002618 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800260e:	2313      	movs	r3, #19
 8002610:	18fb      	adds	r3, r7, r3
 8002612:	2203      	movs	r2, #3
 8002614:	701a      	strb	r2, [r3, #0]
        break;
 8002616:	e005      	b.n	8002624 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002618:	4bac      	ldr	r3, [pc, #688]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	2380      	movs	r3, #128	; 0x80
 800261e:	005b      	lsls	r3, r3, #1
 8002620:	4013      	ands	r3, r2
 8002622:	d0ed      	beq.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002624:	2313      	movs	r3, #19
 8002626:	18fb      	adds	r3, r7, r3
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d154      	bne.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800262e:	4ba6      	ldr	r3, [pc, #664]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002630:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002632:	23c0      	movs	r3, #192	; 0xc0
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	4013      	ands	r3, r2
 8002638:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d019      	beq.n	8002674 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002644:	697a      	ldr	r2, [r7, #20]
 8002646:	429a      	cmp	r2, r3
 8002648:	d014      	beq.n	8002674 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800264a:	4b9f      	ldr	r3, [pc, #636]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800264c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800264e:	4aa0      	ldr	r2, [pc, #640]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002650:	4013      	ands	r3, r2
 8002652:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002654:	4b9c      	ldr	r3, [pc, #624]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002656:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002658:	4b9b      	ldr	r3, [pc, #620]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800265a:	2180      	movs	r1, #128	; 0x80
 800265c:	0249      	lsls	r1, r1, #9
 800265e:	430a      	orrs	r2, r1
 8002660:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002662:	4b99      	ldr	r3, [pc, #612]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002664:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002666:	4b98      	ldr	r3, [pc, #608]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002668:	499a      	ldr	r1, [pc, #616]	; (80028d4 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800266a:	400a      	ands	r2, r1
 800266c:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800266e:	4b96      	ldr	r3, [pc, #600]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002670:	697a      	ldr	r2, [r7, #20]
 8002672:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	2201      	movs	r2, #1
 8002678:	4013      	ands	r3, r2
 800267a:	d016      	beq.n	80026aa <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800267c:	f7fe fb7a 	bl	8000d74 <HAL_GetTick>
 8002680:	0003      	movs	r3, r0
 8002682:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002684:	e00c      	b.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002686:	f7fe fb75 	bl	8000d74 <HAL_GetTick>
 800268a:	0002      	movs	r2, r0
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	1ad3      	subs	r3, r2, r3
 8002690:	4a91      	ldr	r2, [pc, #580]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d904      	bls.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002696:	2313      	movs	r3, #19
 8002698:	18fb      	adds	r3, r7, r3
 800269a:	2203      	movs	r2, #3
 800269c:	701a      	strb	r2, [r3, #0]
            break;
 800269e:	e004      	b.n	80026aa <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026a0:	4b89      	ldr	r3, [pc, #548]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026a4:	2202      	movs	r2, #2
 80026a6:	4013      	ands	r3, r2
 80026a8:	d0ed      	beq.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80026aa:	2313      	movs	r3, #19
 80026ac:	18fb      	adds	r3, r7, r3
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d10a      	bne.n	80026ca <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80026b4:	4b84      	ldr	r3, [pc, #528]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026b8:	4a85      	ldr	r2, [pc, #532]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80026ba:	4013      	ands	r3, r2
 80026bc:	0019      	movs	r1, r3
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026c2:	4b81      	ldr	r3, [pc, #516]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026c4:	430a      	orrs	r2, r1
 80026c6:	65da      	str	r2, [r3, #92]	; 0x5c
 80026c8:	e00c      	b.n	80026e4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80026ca:	2312      	movs	r3, #18
 80026cc:	18fb      	adds	r3, r7, r3
 80026ce:	2213      	movs	r2, #19
 80026d0:	18ba      	adds	r2, r7, r2
 80026d2:	7812      	ldrb	r2, [r2, #0]
 80026d4:	701a      	strb	r2, [r3, #0]
 80026d6:	e005      	b.n	80026e4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026d8:	2312      	movs	r3, #18
 80026da:	18fb      	adds	r3, r7, r3
 80026dc:	2213      	movs	r2, #19
 80026de:	18ba      	adds	r2, r7, r2
 80026e0:	7812      	ldrb	r2, [r2, #0]
 80026e2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80026e4:	2311      	movs	r3, #17
 80026e6:	18fb      	adds	r3, r7, r3
 80026e8:	781b      	ldrb	r3, [r3, #0]
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d105      	bne.n	80026fa <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026ee:	4b76      	ldr	r3, [pc, #472]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026f0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80026f2:	4b75      	ldr	r3, [pc, #468]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026f4:	4979      	ldr	r1, [pc, #484]	; (80028dc <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80026f6:	400a      	ands	r2, r1
 80026f8:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	2201      	movs	r2, #1
 8002700:	4013      	ands	r3, r2
 8002702:	d009      	beq.n	8002718 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002704:	4b70      	ldr	r3, [pc, #448]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002706:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002708:	2203      	movs	r2, #3
 800270a:	4393      	bics	r3, r2
 800270c:	0019      	movs	r1, r3
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	685a      	ldr	r2, [r3, #4]
 8002712:	4b6d      	ldr	r3, [pc, #436]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002714:	430a      	orrs	r2, r1
 8002716:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2202      	movs	r2, #2
 800271e:	4013      	ands	r3, r2
 8002720:	d009      	beq.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002722:	4b69      	ldr	r3, [pc, #420]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002724:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002726:	220c      	movs	r2, #12
 8002728:	4393      	bics	r3, r2
 800272a:	0019      	movs	r1, r3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	689a      	ldr	r2, [r3, #8]
 8002730:	4b65      	ldr	r3, [pc, #404]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002732:	430a      	orrs	r2, r1
 8002734:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	2210      	movs	r2, #16
 800273c:	4013      	ands	r3, r2
 800273e:	d009      	beq.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002740:	4b61      	ldr	r3, [pc, #388]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002742:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002744:	4a66      	ldr	r2, [pc, #408]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8002746:	4013      	ands	r3, r2
 8002748:	0019      	movs	r1, r3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	68da      	ldr	r2, [r3, #12]
 800274e:	4b5e      	ldr	r3, [pc, #376]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002750:	430a      	orrs	r2, r1
 8002752:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	2380      	movs	r3, #128	; 0x80
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	4013      	ands	r3, r2
 800275e:	d009      	beq.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002760:	4b59      	ldr	r3, [pc, #356]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002762:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002764:	4a5f      	ldr	r2, [pc, #380]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002766:	4013      	ands	r3, r2
 8002768:	0019      	movs	r1, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	699a      	ldr	r2, [r3, #24]
 800276e:	4b56      	ldr	r3, [pc, #344]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002770:	430a      	orrs	r2, r1
 8002772:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	2380      	movs	r3, #128	; 0x80
 800277a:	00db      	lsls	r3, r3, #3
 800277c:	4013      	ands	r3, r2
 800277e:	d009      	beq.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002780:	4b51      	ldr	r3, [pc, #324]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002782:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002784:	4a58      	ldr	r2, [pc, #352]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002786:	4013      	ands	r3, r2
 8002788:	0019      	movs	r1, r3
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	69da      	ldr	r2, [r3, #28]
 800278e:	4b4e      	ldr	r3, [pc, #312]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002790:	430a      	orrs	r2, r1
 8002792:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	2220      	movs	r2, #32
 800279a:	4013      	ands	r3, r2
 800279c:	d009      	beq.n	80027b2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800279e:	4b4a      	ldr	r3, [pc, #296]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027a2:	4a52      	ldr	r2, [pc, #328]	; (80028ec <HAL_RCCEx_PeriphCLKConfig+0x360>)
 80027a4:	4013      	ands	r3, r2
 80027a6:	0019      	movs	r1, r3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	691a      	ldr	r2, [r3, #16]
 80027ac:	4b46      	ldr	r3, [pc, #280]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027ae:	430a      	orrs	r2, r1
 80027b0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	2380      	movs	r3, #128	; 0x80
 80027b8:	01db      	lsls	r3, r3, #7
 80027ba:	4013      	ands	r3, r2
 80027bc:	d015      	beq.n	80027ea <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80027be:	4b42      	ldr	r3, [pc, #264]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	0899      	lsrs	r1, r3, #2
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a1a      	ldr	r2, [r3, #32]
 80027ca:	4b3f      	ldr	r3, [pc, #252]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027cc:	430a      	orrs	r2, r1
 80027ce:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6a1a      	ldr	r2, [r3, #32]
 80027d4:	2380      	movs	r3, #128	; 0x80
 80027d6:	05db      	lsls	r3, r3, #23
 80027d8:	429a      	cmp	r2, r3
 80027da:	d106      	bne.n	80027ea <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80027dc:	4b3a      	ldr	r3, [pc, #232]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027de:	68da      	ldr	r2, [r3, #12]
 80027e0:	4b39      	ldr	r3, [pc, #228]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027e2:	2180      	movs	r1, #128	; 0x80
 80027e4:	0249      	lsls	r1, r1, #9
 80027e6:	430a      	orrs	r2, r1
 80027e8:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	2380      	movs	r3, #128	; 0x80
 80027f0:	031b      	lsls	r3, r3, #12
 80027f2:	4013      	ands	r3, r2
 80027f4:	d009      	beq.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80027f6:	4b34      	ldr	r3, [pc, #208]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027fa:	2240      	movs	r2, #64	; 0x40
 80027fc:	4393      	bics	r3, r2
 80027fe:	0019      	movs	r1, r3
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002804:	4b30      	ldr	r3, [pc, #192]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002806:	430a      	orrs	r2, r1
 8002808:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	2380      	movs	r3, #128	; 0x80
 8002810:	039b      	lsls	r3, r3, #14
 8002812:	4013      	ands	r3, r2
 8002814:	d016      	beq.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002816:	4b2c      	ldr	r3, [pc, #176]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002818:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800281a:	4a35      	ldr	r2, [pc, #212]	; (80028f0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800281c:	4013      	ands	r3, r2
 800281e:	0019      	movs	r1, r3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002824:	4b28      	ldr	r3, [pc, #160]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002826:	430a      	orrs	r2, r1
 8002828:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800282e:	2380      	movs	r3, #128	; 0x80
 8002830:	03db      	lsls	r3, r3, #15
 8002832:	429a      	cmp	r2, r3
 8002834:	d106      	bne.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002836:	4b24      	ldr	r3, [pc, #144]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002838:	68da      	ldr	r2, [r3, #12]
 800283a:	4b23      	ldr	r3, [pc, #140]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800283c:	2180      	movs	r1, #128	; 0x80
 800283e:	0449      	lsls	r1, r1, #17
 8002840:	430a      	orrs	r2, r1
 8002842:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	2380      	movs	r3, #128	; 0x80
 800284a:	03db      	lsls	r3, r3, #15
 800284c:	4013      	ands	r3, r2
 800284e:	d016      	beq.n	800287e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002850:	4b1d      	ldr	r3, [pc, #116]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002852:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002854:	4a27      	ldr	r2, [pc, #156]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8002856:	4013      	ands	r3, r2
 8002858:	0019      	movs	r1, r3
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800285e:	4b1a      	ldr	r3, [pc, #104]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002860:	430a      	orrs	r2, r1
 8002862:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002868:	2380      	movs	r3, #128	; 0x80
 800286a:	045b      	lsls	r3, r3, #17
 800286c:	429a      	cmp	r2, r3
 800286e:	d106      	bne.n	800287e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002870:	4b15      	ldr	r3, [pc, #84]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002872:	68da      	ldr	r2, [r3, #12]
 8002874:	4b14      	ldr	r3, [pc, #80]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002876:	2180      	movs	r1, #128	; 0x80
 8002878:	0449      	lsls	r1, r1, #17
 800287a:	430a      	orrs	r2, r1
 800287c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	2380      	movs	r3, #128	; 0x80
 8002884:	011b      	lsls	r3, r3, #4
 8002886:	4013      	ands	r3, r2
 8002888:	d016      	beq.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800288a:	4b0f      	ldr	r3, [pc, #60]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800288c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800288e:	4a1a      	ldr	r2, [pc, #104]	; (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8002890:	4013      	ands	r3, r2
 8002892:	0019      	movs	r1, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	695a      	ldr	r2, [r3, #20]
 8002898:	4b0b      	ldr	r3, [pc, #44]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800289a:	430a      	orrs	r2, r1
 800289c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	695a      	ldr	r2, [r3, #20]
 80028a2:	2380      	movs	r3, #128	; 0x80
 80028a4:	01db      	lsls	r3, r3, #7
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d106      	bne.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80028aa:	4b07      	ldr	r3, [pc, #28]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80028ac:	68da      	ldr	r2, [r3, #12]
 80028ae:	4b06      	ldr	r3, [pc, #24]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80028b0:	2180      	movs	r1, #128	; 0x80
 80028b2:	0249      	lsls	r1, r1, #9
 80028b4:	430a      	orrs	r2, r1
 80028b6:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80028b8:	2312      	movs	r3, #18
 80028ba:	18fb      	adds	r3, r7, r3
 80028bc:	781b      	ldrb	r3, [r3, #0]
}
 80028be:	0018      	movs	r0, r3
 80028c0:	46bd      	mov	sp, r7
 80028c2:	b006      	add	sp, #24
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	46c0      	nop			; (mov r8, r8)
 80028c8:	40021000 	.word	0x40021000
 80028cc:	40007000 	.word	0x40007000
 80028d0:	fffffcff 	.word	0xfffffcff
 80028d4:	fffeffff 	.word	0xfffeffff
 80028d8:	00001388 	.word	0x00001388
 80028dc:	efffffff 	.word	0xefffffff
 80028e0:	fffff3ff 	.word	0xfffff3ff
 80028e4:	fff3ffff 	.word	0xfff3ffff
 80028e8:	ffcfffff 	.word	0xffcfffff
 80028ec:	ffffcfff 	.word	0xffffcfff
 80028f0:	ffbfffff 	.word	0xffbfffff
 80028f4:	feffffff 	.word	0xfeffffff
 80028f8:	ffff3fff 	.word	0xffff3fff

080028fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d101      	bne.n	800290e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e046      	b.n	800299c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2288      	movs	r2, #136	; 0x88
 8002912:	589b      	ldr	r3, [r3, r2]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d107      	bne.n	8002928 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2284      	movs	r2, #132	; 0x84
 800291c:	2100      	movs	r1, #0
 800291e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	0018      	movs	r0, r3
 8002924:	f7fe f8cc 	bl	8000ac0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2288      	movs	r2, #136	; 0x88
 800292c:	2124      	movs	r1, #36	; 0x24
 800292e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	2101      	movs	r1, #1
 800293c:	438a      	bics	r2, r1
 800293e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002944:	2b00      	cmp	r3, #0
 8002946:	d003      	beq.n	8002950 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	0018      	movs	r0, r3
 800294c:	f000 fb8e 	bl	800306c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	0018      	movs	r0, r3
 8002954:	f000 f8cc 	bl	8002af0 <UART_SetConfig>
 8002958:	0003      	movs	r3, r0
 800295a:	2b01      	cmp	r3, #1
 800295c:	d101      	bne.n	8002962 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e01c      	b.n	800299c <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	685a      	ldr	r2, [r3, #4]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	490d      	ldr	r1, [pc, #52]	; (80029a4 <HAL_UART_Init+0xa8>)
 800296e:	400a      	ands	r2, r1
 8002970:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	689a      	ldr	r2, [r3, #8]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	212a      	movs	r1, #42	; 0x2a
 800297e:	438a      	bics	r2, r1
 8002980:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	2101      	movs	r1, #1
 800298e:	430a      	orrs	r2, r1
 8002990:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	0018      	movs	r0, r3
 8002996:	f000 fc1d 	bl	80031d4 <UART_CheckIdleState>
 800299a:	0003      	movs	r3, r0
}
 800299c:	0018      	movs	r0, r3
 800299e:	46bd      	mov	sp, r7
 80029a0:	b002      	add	sp, #8
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	ffffb7ff 	.word	0xffffb7ff

080029a8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b08a      	sub	sp, #40	; 0x28
 80029ac:	af02      	add	r7, sp, #8
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	60b9      	str	r1, [r7, #8]
 80029b2:	603b      	str	r3, [r7, #0]
 80029b4:	1dbb      	adds	r3, r7, #6
 80029b6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2288      	movs	r2, #136	; 0x88
 80029bc:	589b      	ldr	r3, [r3, r2]
 80029be:	2b20      	cmp	r3, #32
 80029c0:	d000      	beq.n	80029c4 <HAL_UART_Transmit+0x1c>
 80029c2:	e090      	b.n	8002ae6 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d003      	beq.n	80029d2 <HAL_UART_Transmit+0x2a>
 80029ca:	1dbb      	adds	r3, r7, #6
 80029cc:	881b      	ldrh	r3, [r3, #0]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d101      	bne.n	80029d6 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e088      	b.n	8002ae8 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	689a      	ldr	r2, [r3, #8]
 80029da:	2380      	movs	r3, #128	; 0x80
 80029dc:	015b      	lsls	r3, r3, #5
 80029de:	429a      	cmp	r2, r3
 80029e0:	d109      	bne.n	80029f6 <HAL_UART_Transmit+0x4e>
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	691b      	ldr	r3, [r3, #16]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d105      	bne.n	80029f6 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	2201      	movs	r2, #1
 80029ee:	4013      	ands	r3, r2
 80029f0:	d001      	beq.n	80029f6 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e078      	b.n	8002ae8 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2290      	movs	r2, #144	; 0x90
 80029fa:	2100      	movs	r1, #0
 80029fc:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2288      	movs	r2, #136	; 0x88
 8002a02:	2121      	movs	r1, #33	; 0x21
 8002a04:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a06:	f7fe f9b5 	bl	8000d74 <HAL_GetTick>
 8002a0a:	0003      	movs	r3, r0
 8002a0c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	1dba      	adds	r2, r7, #6
 8002a12:	2154      	movs	r1, #84	; 0x54
 8002a14:	8812      	ldrh	r2, [r2, #0]
 8002a16:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	1dba      	adds	r2, r7, #6
 8002a1c:	2156      	movs	r1, #86	; 0x56
 8002a1e:	8812      	ldrh	r2, [r2, #0]
 8002a20:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	689a      	ldr	r2, [r3, #8]
 8002a26:	2380      	movs	r3, #128	; 0x80
 8002a28:	015b      	lsls	r3, r3, #5
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	d108      	bne.n	8002a40 <HAL_UART_Transmit+0x98>
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	691b      	ldr	r3, [r3, #16]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d104      	bne.n	8002a40 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8002a36:	2300      	movs	r3, #0
 8002a38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	61bb      	str	r3, [r7, #24]
 8002a3e:	e003      	b.n	8002a48 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a44:	2300      	movs	r3, #0
 8002a46:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002a48:	e030      	b.n	8002aac <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002a4a:	697a      	ldr	r2, [r7, #20]
 8002a4c:	68f8      	ldr	r0, [r7, #12]
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	9300      	str	r3, [sp, #0]
 8002a52:	0013      	movs	r3, r2
 8002a54:	2200      	movs	r2, #0
 8002a56:	2180      	movs	r1, #128	; 0x80
 8002a58:	f000 fc66 	bl	8003328 <UART_WaitOnFlagUntilTimeout>
 8002a5c:	1e03      	subs	r3, r0, #0
 8002a5e:	d005      	beq.n	8002a6c <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2288      	movs	r2, #136	; 0x88
 8002a64:	2120      	movs	r1, #32
 8002a66:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002a68:	2303      	movs	r3, #3
 8002a6a:	e03d      	b.n	8002ae8 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8002a6c:	69fb      	ldr	r3, [r7, #28]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d10b      	bne.n	8002a8a <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a72:	69bb      	ldr	r3, [r7, #24]
 8002a74:	881b      	ldrh	r3, [r3, #0]
 8002a76:	001a      	movs	r2, r3
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	05d2      	lsls	r2, r2, #23
 8002a7e:	0dd2      	lsrs	r2, r2, #23
 8002a80:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002a82:	69bb      	ldr	r3, [r7, #24]
 8002a84:	3302      	adds	r3, #2
 8002a86:	61bb      	str	r3, [r7, #24]
 8002a88:	e007      	b.n	8002a9a <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	781a      	ldrb	r2, [r3, #0]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002a94:	69fb      	ldr	r3, [r7, #28]
 8002a96:	3301      	adds	r3, #1
 8002a98:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2256      	movs	r2, #86	; 0x56
 8002a9e:	5a9b      	ldrh	r3, [r3, r2]
 8002aa0:	b29b      	uxth	r3, r3
 8002aa2:	3b01      	subs	r3, #1
 8002aa4:	b299      	uxth	r1, r3
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2256      	movs	r2, #86	; 0x56
 8002aaa:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	2256      	movs	r2, #86	; 0x56
 8002ab0:	5a9b      	ldrh	r3, [r3, r2]
 8002ab2:	b29b      	uxth	r3, r3
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d1c8      	bne.n	8002a4a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ab8:	697a      	ldr	r2, [r7, #20]
 8002aba:	68f8      	ldr	r0, [r7, #12]
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	9300      	str	r3, [sp, #0]
 8002ac0:	0013      	movs	r3, r2
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	2140      	movs	r1, #64	; 0x40
 8002ac6:	f000 fc2f 	bl	8003328 <UART_WaitOnFlagUntilTimeout>
 8002aca:	1e03      	subs	r3, r0, #0
 8002acc:	d005      	beq.n	8002ada <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2288      	movs	r2, #136	; 0x88
 8002ad2:	2120      	movs	r1, #32
 8002ad4:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e006      	b.n	8002ae8 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2288      	movs	r2, #136	; 0x88
 8002ade:	2120      	movs	r1, #32
 8002ae0:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	e000      	b.n	8002ae8 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8002ae6:	2302      	movs	r3, #2
  }
}
 8002ae8:	0018      	movs	r0, r3
 8002aea:	46bd      	mov	sp, r7
 8002aec:	b008      	add	sp, #32
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002af0:	b5b0      	push	{r4, r5, r7, lr}
 8002af2:	b090      	sub	sp, #64	; 0x40
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002af8:	231a      	movs	r3, #26
 8002afa:	2220      	movs	r2, #32
 8002afc:	189b      	adds	r3, r3, r2
 8002afe:	19db      	adds	r3, r3, r7
 8002b00:	2200      	movs	r2, #0
 8002b02:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b06:	689a      	ldr	r2, [r3, #8]
 8002b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b0a:	691b      	ldr	r3, [r3, #16]
 8002b0c:	431a      	orrs	r2, r3
 8002b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b10:	695b      	ldr	r3, [r3, #20]
 8002b12:	431a      	orrs	r2, r3
 8002b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b16:	69db      	ldr	r3, [r3, #28]
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4aaf      	ldr	r2, [pc, #700]	; (8002de0 <UART_SetConfig+0x2f0>)
 8002b24:	4013      	ands	r3, r2
 8002b26:	0019      	movs	r1, r3
 8002b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b2e:	430b      	orrs	r3, r1
 8002b30:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	4aaa      	ldr	r2, [pc, #680]	; (8002de4 <UART_SetConfig+0x2f4>)
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	0018      	movs	r0, r3
 8002b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b40:	68d9      	ldr	r1, [r3, #12]
 8002b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	0003      	movs	r3, r0
 8002b48:	430b      	orrs	r3, r1
 8002b4a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b4e:	699b      	ldr	r3, [r3, #24]
 8002b50:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4aa4      	ldr	r2, [pc, #656]	; (8002de8 <UART_SetConfig+0x2f8>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d004      	beq.n	8002b66 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b5e:	6a1b      	ldr	r3, [r3, #32]
 8002b60:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002b62:	4313      	orrs	r3, r2
 8002b64:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	4a9f      	ldr	r2, [pc, #636]	; (8002dec <UART_SetConfig+0x2fc>)
 8002b6e:	4013      	ands	r3, r2
 8002b70:	0019      	movs	r1, r3
 8002b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b78:	430b      	orrs	r3, r1
 8002b7a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b82:	220f      	movs	r2, #15
 8002b84:	4393      	bics	r3, r2
 8002b86:	0018      	movs	r0, r3
 8002b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b8a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	0003      	movs	r3, r0
 8002b92:	430b      	orrs	r3, r1
 8002b94:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a95      	ldr	r2, [pc, #596]	; (8002df0 <UART_SetConfig+0x300>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d131      	bne.n	8002c04 <UART_SetConfig+0x114>
 8002ba0:	4b94      	ldr	r3, [pc, #592]	; (8002df4 <UART_SetConfig+0x304>)
 8002ba2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ba4:	2203      	movs	r2, #3
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	2b03      	cmp	r3, #3
 8002baa:	d01d      	beq.n	8002be8 <UART_SetConfig+0xf8>
 8002bac:	d823      	bhi.n	8002bf6 <UART_SetConfig+0x106>
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d00c      	beq.n	8002bcc <UART_SetConfig+0xdc>
 8002bb2:	d820      	bhi.n	8002bf6 <UART_SetConfig+0x106>
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d002      	beq.n	8002bbe <UART_SetConfig+0xce>
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d00e      	beq.n	8002bda <UART_SetConfig+0xea>
 8002bbc:	e01b      	b.n	8002bf6 <UART_SetConfig+0x106>
 8002bbe:	231b      	movs	r3, #27
 8002bc0:	2220      	movs	r2, #32
 8002bc2:	189b      	adds	r3, r3, r2
 8002bc4:	19db      	adds	r3, r3, r7
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	701a      	strb	r2, [r3, #0]
 8002bca:	e0b4      	b.n	8002d36 <UART_SetConfig+0x246>
 8002bcc:	231b      	movs	r3, #27
 8002bce:	2220      	movs	r2, #32
 8002bd0:	189b      	adds	r3, r3, r2
 8002bd2:	19db      	adds	r3, r3, r7
 8002bd4:	2202      	movs	r2, #2
 8002bd6:	701a      	strb	r2, [r3, #0]
 8002bd8:	e0ad      	b.n	8002d36 <UART_SetConfig+0x246>
 8002bda:	231b      	movs	r3, #27
 8002bdc:	2220      	movs	r2, #32
 8002bde:	189b      	adds	r3, r3, r2
 8002be0:	19db      	adds	r3, r3, r7
 8002be2:	2204      	movs	r2, #4
 8002be4:	701a      	strb	r2, [r3, #0]
 8002be6:	e0a6      	b.n	8002d36 <UART_SetConfig+0x246>
 8002be8:	231b      	movs	r3, #27
 8002bea:	2220      	movs	r2, #32
 8002bec:	189b      	adds	r3, r3, r2
 8002bee:	19db      	adds	r3, r3, r7
 8002bf0:	2208      	movs	r2, #8
 8002bf2:	701a      	strb	r2, [r3, #0]
 8002bf4:	e09f      	b.n	8002d36 <UART_SetConfig+0x246>
 8002bf6:	231b      	movs	r3, #27
 8002bf8:	2220      	movs	r2, #32
 8002bfa:	189b      	adds	r3, r3, r2
 8002bfc:	19db      	adds	r3, r3, r7
 8002bfe:	2210      	movs	r2, #16
 8002c00:	701a      	strb	r2, [r3, #0]
 8002c02:	e098      	b.n	8002d36 <UART_SetConfig+0x246>
 8002c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a7b      	ldr	r2, [pc, #492]	; (8002df8 <UART_SetConfig+0x308>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d131      	bne.n	8002c72 <UART_SetConfig+0x182>
 8002c0e:	4b79      	ldr	r3, [pc, #484]	; (8002df4 <UART_SetConfig+0x304>)
 8002c10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c12:	220c      	movs	r2, #12
 8002c14:	4013      	ands	r3, r2
 8002c16:	2b0c      	cmp	r3, #12
 8002c18:	d01d      	beq.n	8002c56 <UART_SetConfig+0x166>
 8002c1a:	d823      	bhi.n	8002c64 <UART_SetConfig+0x174>
 8002c1c:	2b08      	cmp	r3, #8
 8002c1e:	d00c      	beq.n	8002c3a <UART_SetConfig+0x14a>
 8002c20:	d820      	bhi.n	8002c64 <UART_SetConfig+0x174>
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d002      	beq.n	8002c2c <UART_SetConfig+0x13c>
 8002c26:	2b04      	cmp	r3, #4
 8002c28:	d00e      	beq.n	8002c48 <UART_SetConfig+0x158>
 8002c2a:	e01b      	b.n	8002c64 <UART_SetConfig+0x174>
 8002c2c:	231b      	movs	r3, #27
 8002c2e:	2220      	movs	r2, #32
 8002c30:	189b      	adds	r3, r3, r2
 8002c32:	19db      	adds	r3, r3, r7
 8002c34:	2200      	movs	r2, #0
 8002c36:	701a      	strb	r2, [r3, #0]
 8002c38:	e07d      	b.n	8002d36 <UART_SetConfig+0x246>
 8002c3a:	231b      	movs	r3, #27
 8002c3c:	2220      	movs	r2, #32
 8002c3e:	189b      	adds	r3, r3, r2
 8002c40:	19db      	adds	r3, r3, r7
 8002c42:	2202      	movs	r2, #2
 8002c44:	701a      	strb	r2, [r3, #0]
 8002c46:	e076      	b.n	8002d36 <UART_SetConfig+0x246>
 8002c48:	231b      	movs	r3, #27
 8002c4a:	2220      	movs	r2, #32
 8002c4c:	189b      	adds	r3, r3, r2
 8002c4e:	19db      	adds	r3, r3, r7
 8002c50:	2204      	movs	r2, #4
 8002c52:	701a      	strb	r2, [r3, #0]
 8002c54:	e06f      	b.n	8002d36 <UART_SetConfig+0x246>
 8002c56:	231b      	movs	r3, #27
 8002c58:	2220      	movs	r2, #32
 8002c5a:	189b      	adds	r3, r3, r2
 8002c5c:	19db      	adds	r3, r3, r7
 8002c5e:	2208      	movs	r2, #8
 8002c60:	701a      	strb	r2, [r3, #0]
 8002c62:	e068      	b.n	8002d36 <UART_SetConfig+0x246>
 8002c64:	231b      	movs	r3, #27
 8002c66:	2220      	movs	r2, #32
 8002c68:	189b      	adds	r3, r3, r2
 8002c6a:	19db      	adds	r3, r3, r7
 8002c6c:	2210      	movs	r2, #16
 8002c6e:	701a      	strb	r2, [r3, #0]
 8002c70:	e061      	b.n	8002d36 <UART_SetConfig+0x246>
 8002c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a61      	ldr	r2, [pc, #388]	; (8002dfc <UART_SetConfig+0x30c>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d106      	bne.n	8002c8a <UART_SetConfig+0x19a>
 8002c7c:	231b      	movs	r3, #27
 8002c7e:	2220      	movs	r2, #32
 8002c80:	189b      	adds	r3, r3, r2
 8002c82:	19db      	adds	r3, r3, r7
 8002c84:	2200      	movs	r2, #0
 8002c86:	701a      	strb	r2, [r3, #0]
 8002c88:	e055      	b.n	8002d36 <UART_SetConfig+0x246>
 8002c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a5c      	ldr	r2, [pc, #368]	; (8002e00 <UART_SetConfig+0x310>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d106      	bne.n	8002ca2 <UART_SetConfig+0x1b2>
 8002c94:	231b      	movs	r3, #27
 8002c96:	2220      	movs	r2, #32
 8002c98:	189b      	adds	r3, r3, r2
 8002c9a:	19db      	adds	r3, r3, r7
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	701a      	strb	r2, [r3, #0]
 8002ca0:	e049      	b.n	8002d36 <UART_SetConfig+0x246>
 8002ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a50      	ldr	r2, [pc, #320]	; (8002de8 <UART_SetConfig+0x2f8>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d13e      	bne.n	8002d2a <UART_SetConfig+0x23a>
 8002cac:	4b51      	ldr	r3, [pc, #324]	; (8002df4 <UART_SetConfig+0x304>)
 8002cae:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002cb0:	23c0      	movs	r3, #192	; 0xc0
 8002cb2:	011b      	lsls	r3, r3, #4
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	22c0      	movs	r2, #192	; 0xc0
 8002cb8:	0112      	lsls	r2, r2, #4
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d027      	beq.n	8002d0e <UART_SetConfig+0x21e>
 8002cbe:	22c0      	movs	r2, #192	; 0xc0
 8002cc0:	0112      	lsls	r2, r2, #4
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d82a      	bhi.n	8002d1c <UART_SetConfig+0x22c>
 8002cc6:	2280      	movs	r2, #128	; 0x80
 8002cc8:	0112      	lsls	r2, r2, #4
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d011      	beq.n	8002cf2 <UART_SetConfig+0x202>
 8002cce:	2280      	movs	r2, #128	; 0x80
 8002cd0:	0112      	lsls	r2, r2, #4
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d822      	bhi.n	8002d1c <UART_SetConfig+0x22c>
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d004      	beq.n	8002ce4 <UART_SetConfig+0x1f4>
 8002cda:	2280      	movs	r2, #128	; 0x80
 8002cdc:	00d2      	lsls	r2, r2, #3
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d00e      	beq.n	8002d00 <UART_SetConfig+0x210>
 8002ce2:	e01b      	b.n	8002d1c <UART_SetConfig+0x22c>
 8002ce4:	231b      	movs	r3, #27
 8002ce6:	2220      	movs	r2, #32
 8002ce8:	189b      	adds	r3, r3, r2
 8002cea:	19db      	adds	r3, r3, r7
 8002cec:	2200      	movs	r2, #0
 8002cee:	701a      	strb	r2, [r3, #0]
 8002cf0:	e021      	b.n	8002d36 <UART_SetConfig+0x246>
 8002cf2:	231b      	movs	r3, #27
 8002cf4:	2220      	movs	r2, #32
 8002cf6:	189b      	adds	r3, r3, r2
 8002cf8:	19db      	adds	r3, r3, r7
 8002cfa:	2202      	movs	r2, #2
 8002cfc:	701a      	strb	r2, [r3, #0]
 8002cfe:	e01a      	b.n	8002d36 <UART_SetConfig+0x246>
 8002d00:	231b      	movs	r3, #27
 8002d02:	2220      	movs	r2, #32
 8002d04:	189b      	adds	r3, r3, r2
 8002d06:	19db      	adds	r3, r3, r7
 8002d08:	2204      	movs	r2, #4
 8002d0a:	701a      	strb	r2, [r3, #0]
 8002d0c:	e013      	b.n	8002d36 <UART_SetConfig+0x246>
 8002d0e:	231b      	movs	r3, #27
 8002d10:	2220      	movs	r2, #32
 8002d12:	189b      	adds	r3, r3, r2
 8002d14:	19db      	adds	r3, r3, r7
 8002d16:	2208      	movs	r2, #8
 8002d18:	701a      	strb	r2, [r3, #0]
 8002d1a:	e00c      	b.n	8002d36 <UART_SetConfig+0x246>
 8002d1c:	231b      	movs	r3, #27
 8002d1e:	2220      	movs	r2, #32
 8002d20:	189b      	adds	r3, r3, r2
 8002d22:	19db      	adds	r3, r3, r7
 8002d24:	2210      	movs	r2, #16
 8002d26:	701a      	strb	r2, [r3, #0]
 8002d28:	e005      	b.n	8002d36 <UART_SetConfig+0x246>
 8002d2a:	231b      	movs	r3, #27
 8002d2c:	2220      	movs	r2, #32
 8002d2e:	189b      	adds	r3, r3, r2
 8002d30:	19db      	adds	r3, r3, r7
 8002d32:	2210      	movs	r2, #16
 8002d34:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a2b      	ldr	r2, [pc, #172]	; (8002de8 <UART_SetConfig+0x2f8>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d000      	beq.n	8002d42 <UART_SetConfig+0x252>
 8002d40:	e0a9      	b.n	8002e96 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002d42:	231b      	movs	r3, #27
 8002d44:	2220      	movs	r2, #32
 8002d46:	189b      	adds	r3, r3, r2
 8002d48:	19db      	adds	r3, r3, r7
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	2b08      	cmp	r3, #8
 8002d4e:	d015      	beq.n	8002d7c <UART_SetConfig+0x28c>
 8002d50:	dc18      	bgt.n	8002d84 <UART_SetConfig+0x294>
 8002d52:	2b04      	cmp	r3, #4
 8002d54:	d00d      	beq.n	8002d72 <UART_SetConfig+0x282>
 8002d56:	dc15      	bgt.n	8002d84 <UART_SetConfig+0x294>
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d002      	beq.n	8002d62 <UART_SetConfig+0x272>
 8002d5c:	2b02      	cmp	r3, #2
 8002d5e:	d005      	beq.n	8002d6c <UART_SetConfig+0x27c>
 8002d60:	e010      	b.n	8002d84 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d62:	f7ff fbfd 	bl	8002560 <HAL_RCC_GetPCLK1Freq>
 8002d66:	0003      	movs	r3, r0
 8002d68:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002d6a:	e014      	b.n	8002d96 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d6c:	4b25      	ldr	r3, [pc, #148]	; (8002e04 <UART_SetConfig+0x314>)
 8002d6e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002d70:	e011      	b.n	8002d96 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d72:	f7ff fb69 	bl	8002448 <HAL_RCC_GetSysClockFreq>
 8002d76:	0003      	movs	r3, r0
 8002d78:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002d7a:	e00c      	b.n	8002d96 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d7c:	2380      	movs	r3, #128	; 0x80
 8002d7e:	021b      	lsls	r3, r3, #8
 8002d80:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002d82:	e008      	b.n	8002d96 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8002d84:	2300      	movs	r3, #0
 8002d86:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8002d88:	231a      	movs	r3, #26
 8002d8a:	2220      	movs	r2, #32
 8002d8c:	189b      	adds	r3, r3, r2
 8002d8e:	19db      	adds	r3, r3, r7
 8002d90:	2201      	movs	r2, #1
 8002d92:	701a      	strb	r2, [r3, #0]
        break;
 8002d94:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002d96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d100      	bne.n	8002d9e <UART_SetConfig+0x2ae>
 8002d9c:	e14b      	b.n	8003036 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002da0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002da2:	4b19      	ldr	r3, [pc, #100]	; (8002e08 <UART_SetConfig+0x318>)
 8002da4:	0052      	lsls	r2, r2, #1
 8002da6:	5ad3      	ldrh	r3, [r2, r3]
 8002da8:	0019      	movs	r1, r3
 8002daa:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002dac:	f7fd f9bc 	bl	8000128 <__udivsi3>
 8002db0:	0003      	movs	r3, r0
 8002db2:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db6:	685a      	ldr	r2, [r3, #4]
 8002db8:	0013      	movs	r3, r2
 8002dba:	005b      	lsls	r3, r3, #1
 8002dbc:	189b      	adds	r3, r3, r2
 8002dbe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d305      	bcc.n	8002dd0 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002dca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d91d      	bls.n	8002e0c <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8002dd0:	231a      	movs	r3, #26
 8002dd2:	2220      	movs	r2, #32
 8002dd4:	189b      	adds	r3, r3, r2
 8002dd6:	19db      	adds	r3, r3, r7
 8002dd8:	2201      	movs	r2, #1
 8002dda:	701a      	strb	r2, [r3, #0]
 8002ddc:	e12b      	b.n	8003036 <UART_SetConfig+0x546>
 8002dde:	46c0      	nop			; (mov r8, r8)
 8002de0:	cfff69f3 	.word	0xcfff69f3
 8002de4:	ffffcfff 	.word	0xffffcfff
 8002de8:	40008000 	.word	0x40008000
 8002dec:	11fff4ff 	.word	0x11fff4ff
 8002df0:	40013800 	.word	0x40013800
 8002df4:	40021000 	.word	0x40021000
 8002df8:	40004400 	.word	0x40004400
 8002dfc:	40004800 	.word	0x40004800
 8002e00:	40004c00 	.word	0x40004c00
 8002e04:	00f42400 	.word	0x00f42400
 8002e08:	080040f0 	.word	0x080040f0
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002e0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e0e:	61bb      	str	r3, [r7, #24]
 8002e10:	2300      	movs	r3, #0
 8002e12:	61fb      	str	r3, [r7, #28]
 8002e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e18:	4b92      	ldr	r3, [pc, #584]	; (8003064 <UART_SetConfig+0x574>)
 8002e1a:	0052      	lsls	r2, r2, #1
 8002e1c:	5ad3      	ldrh	r3, [r2, r3]
 8002e1e:	613b      	str	r3, [r7, #16]
 8002e20:	2300      	movs	r3, #0
 8002e22:	617b      	str	r3, [r7, #20]
 8002e24:	693a      	ldr	r2, [r7, #16]
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	69b8      	ldr	r0, [r7, #24]
 8002e2a:	69f9      	ldr	r1, [r7, #28]
 8002e2c:	f7fd faf2 	bl	8000414 <__aeabi_uldivmod>
 8002e30:	0002      	movs	r2, r0
 8002e32:	000b      	movs	r3, r1
 8002e34:	0e11      	lsrs	r1, r2, #24
 8002e36:	021d      	lsls	r5, r3, #8
 8002e38:	430d      	orrs	r5, r1
 8002e3a:	0214      	lsls	r4, r2, #8
 8002e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	085b      	lsrs	r3, r3, #1
 8002e42:	60bb      	str	r3, [r7, #8]
 8002e44:	2300      	movs	r3, #0
 8002e46:	60fb      	str	r3, [r7, #12]
 8002e48:	68b8      	ldr	r0, [r7, #8]
 8002e4a:	68f9      	ldr	r1, [r7, #12]
 8002e4c:	1900      	adds	r0, r0, r4
 8002e4e:	4169      	adcs	r1, r5
 8002e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	603b      	str	r3, [r7, #0]
 8002e56:	2300      	movs	r3, #0
 8002e58:	607b      	str	r3, [r7, #4]
 8002e5a:	683a      	ldr	r2, [r7, #0]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	f7fd fad9 	bl	8000414 <__aeabi_uldivmod>
 8002e62:	0002      	movs	r2, r0
 8002e64:	000b      	movs	r3, r1
 8002e66:	0013      	movs	r3, r2
 8002e68:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002e6a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e6c:	23c0      	movs	r3, #192	; 0xc0
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d309      	bcc.n	8002e88 <UART_SetConfig+0x398>
 8002e74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e76:	2380      	movs	r3, #128	; 0x80
 8002e78:	035b      	lsls	r3, r3, #13
 8002e7a:	429a      	cmp	r2, r3
 8002e7c:	d204      	bcs.n	8002e88 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8002e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e84:	60da      	str	r2, [r3, #12]
 8002e86:	e0d6      	b.n	8003036 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8002e88:	231a      	movs	r3, #26
 8002e8a:	2220      	movs	r2, #32
 8002e8c:	189b      	adds	r3, r3, r2
 8002e8e:	19db      	adds	r3, r3, r7
 8002e90:	2201      	movs	r2, #1
 8002e92:	701a      	strb	r2, [r3, #0]
 8002e94:	e0cf      	b.n	8003036 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e98:	69da      	ldr	r2, [r3, #28]
 8002e9a:	2380      	movs	r3, #128	; 0x80
 8002e9c:	021b      	lsls	r3, r3, #8
 8002e9e:	429a      	cmp	r2, r3
 8002ea0:	d000      	beq.n	8002ea4 <UART_SetConfig+0x3b4>
 8002ea2:	e070      	b.n	8002f86 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8002ea4:	231b      	movs	r3, #27
 8002ea6:	2220      	movs	r2, #32
 8002ea8:	189b      	adds	r3, r3, r2
 8002eaa:	19db      	adds	r3, r3, r7
 8002eac:	781b      	ldrb	r3, [r3, #0]
 8002eae:	2b08      	cmp	r3, #8
 8002eb0:	d015      	beq.n	8002ede <UART_SetConfig+0x3ee>
 8002eb2:	dc18      	bgt.n	8002ee6 <UART_SetConfig+0x3f6>
 8002eb4:	2b04      	cmp	r3, #4
 8002eb6:	d00d      	beq.n	8002ed4 <UART_SetConfig+0x3e4>
 8002eb8:	dc15      	bgt.n	8002ee6 <UART_SetConfig+0x3f6>
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d002      	beq.n	8002ec4 <UART_SetConfig+0x3d4>
 8002ebe:	2b02      	cmp	r3, #2
 8002ec0:	d005      	beq.n	8002ece <UART_SetConfig+0x3de>
 8002ec2:	e010      	b.n	8002ee6 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ec4:	f7ff fb4c 	bl	8002560 <HAL_RCC_GetPCLK1Freq>
 8002ec8:	0003      	movs	r3, r0
 8002eca:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002ecc:	e014      	b.n	8002ef8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002ece:	4b66      	ldr	r3, [pc, #408]	; (8003068 <UART_SetConfig+0x578>)
 8002ed0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002ed2:	e011      	b.n	8002ef8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002ed4:	f7ff fab8 	bl	8002448 <HAL_RCC_GetSysClockFreq>
 8002ed8:	0003      	movs	r3, r0
 8002eda:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002edc:	e00c      	b.n	8002ef8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ede:	2380      	movs	r3, #128	; 0x80
 8002ee0:	021b      	lsls	r3, r3, #8
 8002ee2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002ee4:	e008      	b.n	8002ef8 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8002eea:	231a      	movs	r3, #26
 8002eec:	2220      	movs	r2, #32
 8002eee:	189b      	adds	r3, r3, r2
 8002ef0:	19db      	adds	r3, r3, r7
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	701a      	strb	r2, [r3, #0]
        break;
 8002ef6:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002ef8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d100      	bne.n	8002f00 <UART_SetConfig+0x410>
 8002efe:	e09a      	b.n	8003036 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f02:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f04:	4b57      	ldr	r3, [pc, #348]	; (8003064 <UART_SetConfig+0x574>)
 8002f06:	0052      	lsls	r2, r2, #1
 8002f08:	5ad3      	ldrh	r3, [r2, r3]
 8002f0a:	0019      	movs	r1, r3
 8002f0c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002f0e:	f7fd f90b 	bl	8000128 <__udivsi3>
 8002f12:	0003      	movs	r3, r0
 8002f14:	005a      	lsls	r2, r3, #1
 8002f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	085b      	lsrs	r3, r3, #1
 8002f1c:	18d2      	adds	r2, r2, r3
 8002f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	0019      	movs	r1, r3
 8002f24:	0010      	movs	r0, r2
 8002f26:	f7fd f8ff 	bl	8000128 <__udivsi3>
 8002f2a:	0003      	movs	r3, r0
 8002f2c:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f30:	2b0f      	cmp	r3, #15
 8002f32:	d921      	bls.n	8002f78 <UART_SetConfig+0x488>
 8002f34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f36:	2380      	movs	r3, #128	; 0x80
 8002f38:	025b      	lsls	r3, r3, #9
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d21c      	bcs.n	8002f78 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f40:	b29a      	uxth	r2, r3
 8002f42:	200e      	movs	r0, #14
 8002f44:	2420      	movs	r4, #32
 8002f46:	1903      	adds	r3, r0, r4
 8002f48:	19db      	adds	r3, r3, r7
 8002f4a:	210f      	movs	r1, #15
 8002f4c:	438a      	bics	r2, r1
 8002f4e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f52:	085b      	lsrs	r3, r3, #1
 8002f54:	b29b      	uxth	r3, r3
 8002f56:	2207      	movs	r2, #7
 8002f58:	4013      	ands	r3, r2
 8002f5a:	b299      	uxth	r1, r3
 8002f5c:	1903      	adds	r3, r0, r4
 8002f5e:	19db      	adds	r3, r3, r7
 8002f60:	1902      	adds	r2, r0, r4
 8002f62:	19d2      	adds	r2, r2, r7
 8002f64:	8812      	ldrh	r2, [r2, #0]
 8002f66:	430a      	orrs	r2, r1
 8002f68:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	1902      	adds	r2, r0, r4
 8002f70:	19d2      	adds	r2, r2, r7
 8002f72:	8812      	ldrh	r2, [r2, #0]
 8002f74:	60da      	str	r2, [r3, #12]
 8002f76:	e05e      	b.n	8003036 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8002f78:	231a      	movs	r3, #26
 8002f7a:	2220      	movs	r2, #32
 8002f7c:	189b      	adds	r3, r3, r2
 8002f7e:	19db      	adds	r3, r3, r7
 8002f80:	2201      	movs	r2, #1
 8002f82:	701a      	strb	r2, [r3, #0]
 8002f84:	e057      	b.n	8003036 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002f86:	231b      	movs	r3, #27
 8002f88:	2220      	movs	r2, #32
 8002f8a:	189b      	adds	r3, r3, r2
 8002f8c:	19db      	adds	r3, r3, r7
 8002f8e:	781b      	ldrb	r3, [r3, #0]
 8002f90:	2b08      	cmp	r3, #8
 8002f92:	d015      	beq.n	8002fc0 <UART_SetConfig+0x4d0>
 8002f94:	dc18      	bgt.n	8002fc8 <UART_SetConfig+0x4d8>
 8002f96:	2b04      	cmp	r3, #4
 8002f98:	d00d      	beq.n	8002fb6 <UART_SetConfig+0x4c6>
 8002f9a:	dc15      	bgt.n	8002fc8 <UART_SetConfig+0x4d8>
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d002      	beq.n	8002fa6 <UART_SetConfig+0x4b6>
 8002fa0:	2b02      	cmp	r3, #2
 8002fa2:	d005      	beq.n	8002fb0 <UART_SetConfig+0x4c0>
 8002fa4:	e010      	b.n	8002fc8 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002fa6:	f7ff fadb 	bl	8002560 <HAL_RCC_GetPCLK1Freq>
 8002faa:	0003      	movs	r3, r0
 8002fac:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002fae:	e014      	b.n	8002fda <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002fb0:	4b2d      	ldr	r3, [pc, #180]	; (8003068 <UART_SetConfig+0x578>)
 8002fb2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002fb4:	e011      	b.n	8002fda <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002fb6:	f7ff fa47 	bl	8002448 <HAL_RCC_GetSysClockFreq>
 8002fba:	0003      	movs	r3, r0
 8002fbc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002fbe:	e00c      	b.n	8002fda <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002fc0:	2380      	movs	r3, #128	; 0x80
 8002fc2:	021b      	lsls	r3, r3, #8
 8002fc4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002fc6:	e008      	b.n	8002fda <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8002fcc:	231a      	movs	r3, #26
 8002fce:	2220      	movs	r2, #32
 8002fd0:	189b      	adds	r3, r3, r2
 8002fd2:	19db      	adds	r3, r3, r7
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	701a      	strb	r2, [r3, #0]
        break;
 8002fd8:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002fda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d02a      	beq.n	8003036 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002fe4:	4b1f      	ldr	r3, [pc, #124]	; (8003064 <UART_SetConfig+0x574>)
 8002fe6:	0052      	lsls	r2, r2, #1
 8002fe8:	5ad3      	ldrh	r3, [r2, r3]
 8002fea:	0019      	movs	r1, r3
 8002fec:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002fee:	f7fd f89b 	bl	8000128 <__udivsi3>
 8002ff2:	0003      	movs	r3, r0
 8002ff4:	001a      	movs	r2, r3
 8002ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	085b      	lsrs	r3, r3, #1
 8002ffc:	18d2      	adds	r2, r2, r3
 8002ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	0019      	movs	r1, r3
 8003004:	0010      	movs	r0, r2
 8003006:	f7fd f88f 	bl	8000128 <__udivsi3>
 800300a:	0003      	movs	r3, r0
 800300c:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800300e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003010:	2b0f      	cmp	r3, #15
 8003012:	d90a      	bls.n	800302a <UART_SetConfig+0x53a>
 8003014:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003016:	2380      	movs	r3, #128	; 0x80
 8003018:	025b      	lsls	r3, r3, #9
 800301a:	429a      	cmp	r2, r3
 800301c:	d205      	bcs.n	800302a <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800301e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003020:	b29a      	uxth	r2, r3
 8003022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	60da      	str	r2, [r3, #12]
 8003028:	e005      	b.n	8003036 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800302a:	231a      	movs	r3, #26
 800302c:	2220      	movs	r2, #32
 800302e:	189b      	adds	r3, r3, r2
 8003030:	19db      	adds	r3, r3, r7
 8003032:	2201      	movs	r2, #1
 8003034:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003038:	226a      	movs	r2, #106	; 0x6a
 800303a:	2101      	movs	r1, #1
 800303c:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800303e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003040:	2268      	movs	r2, #104	; 0x68
 8003042:	2101      	movs	r1, #1
 8003044:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003048:	2200      	movs	r2, #0
 800304a:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800304c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800304e:	2200      	movs	r2, #0
 8003050:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8003052:	231a      	movs	r3, #26
 8003054:	2220      	movs	r2, #32
 8003056:	189b      	adds	r3, r3, r2
 8003058:	19db      	adds	r3, r3, r7
 800305a:	781b      	ldrb	r3, [r3, #0]
}
 800305c:	0018      	movs	r0, r3
 800305e:	46bd      	mov	sp, r7
 8003060:	b010      	add	sp, #64	; 0x40
 8003062:	bdb0      	pop	{r4, r5, r7, pc}
 8003064:	080040f0 	.word	0x080040f0
 8003068:	00f42400 	.word	0x00f42400

0800306c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b082      	sub	sp, #8
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003078:	2208      	movs	r2, #8
 800307a:	4013      	ands	r3, r2
 800307c:	d00b      	beq.n	8003096 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	4a4a      	ldr	r2, [pc, #296]	; (80031b0 <UART_AdvFeatureConfig+0x144>)
 8003086:	4013      	ands	r3, r2
 8003088:	0019      	movs	r1, r3
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	430a      	orrs	r2, r1
 8003094:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800309a:	2201      	movs	r2, #1
 800309c:	4013      	ands	r3, r2
 800309e:	d00b      	beq.n	80030b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	4a43      	ldr	r2, [pc, #268]	; (80031b4 <UART_AdvFeatureConfig+0x148>)
 80030a8:	4013      	ands	r3, r2
 80030aa:	0019      	movs	r1, r3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	430a      	orrs	r2, r1
 80030b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030bc:	2202      	movs	r2, #2
 80030be:	4013      	ands	r3, r2
 80030c0:	d00b      	beq.n	80030da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	4a3b      	ldr	r2, [pc, #236]	; (80031b8 <UART_AdvFeatureConfig+0x14c>)
 80030ca:	4013      	ands	r3, r2
 80030cc:	0019      	movs	r1, r3
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	430a      	orrs	r2, r1
 80030d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030de:	2204      	movs	r2, #4
 80030e0:	4013      	ands	r3, r2
 80030e2:	d00b      	beq.n	80030fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	4a34      	ldr	r2, [pc, #208]	; (80031bc <UART_AdvFeatureConfig+0x150>)
 80030ec:	4013      	ands	r3, r2
 80030ee:	0019      	movs	r1, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	430a      	orrs	r2, r1
 80030fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003100:	2210      	movs	r2, #16
 8003102:	4013      	ands	r3, r2
 8003104:	d00b      	beq.n	800311e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	4a2c      	ldr	r2, [pc, #176]	; (80031c0 <UART_AdvFeatureConfig+0x154>)
 800310e:	4013      	ands	r3, r2
 8003110:	0019      	movs	r1, r3
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	430a      	orrs	r2, r1
 800311c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003122:	2220      	movs	r2, #32
 8003124:	4013      	ands	r3, r2
 8003126:	d00b      	beq.n	8003140 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	4a25      	ldr	r2, [pc, #148]	; (80031c4 <UART_AdvFeatureConfig+0x158>)
 8003130:	4013      	ands	r3, r2
 8003132:	0019      	movs	r1, r3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	430a      	orrs	r2, r1
 800313e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003144:	2240      	movs	r2, #64	; 0x40
 8003146:	4013      	ands	r3, r2
 8003148:	d01d      	beq.n	8003186 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	4a1d      	ldr	r2, [pc, #116]	; (80031c8 <UART_AdvFeatureConfig+0x15c>)
 8003152:	4013      	ands	r3, r2
 8003154:	0019      	movs	r1, r3
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	430a      	orrs	r2, r1
 8003160:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003166:	2380      	movs	r3, #128	; 0x80
 8003168:	035b      	lsls	r3, r3, #13
 800316a:	429a      	cmp	r2, r3
 800316c:	d10b      	bne.n	8003186 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	4a15      	ldr	r2, [pc, #84]	; (80031cc <UART_AdvFeatureConfig+0x160>)
 8003176:	4013      	ands	r3, r2
 8003178:	0019      	movs	r1, r3
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	430a      	orrs	r2, r1
 8003184:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800318a:	2280      	movs	r2, #128	; 0x80
 800318c:	4013      	ands	r3, r2
 800318e:	d00b      	beq.n	80031a8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	4a0e      	ldr	r2, [pc, #56]	; (80031d0 <UART_AdvFeatureConfig+0x164>)
 8003198:	4013      	ands	r3, r2
 800319a:	0019      	movs	r1, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	430a      	orrs	r2, r1
 80031a6:	605a      	str	r2, [r3, #4]
  }
}
 80031a8:	46c0      	nop			; (mov r8, r8)
 80031aa:	46bd      	mov	sp, r7
 80031ac:	b002      	add	sp, #8
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	ffff7fff 	.word	0xffff7fff
 80031b4:	fffdffff 	.word	0xfffdffff
 80031b8:	fffeffff 	.word	0xfffeffff
 80031bc:	fffbffff 	.word	0xfffbffff
 80031c0:	ffffefff 	.word	0xffffefff
 80031c4:	ffffdfff 	.word	0xffffdfff
 80031c8:	ffefffff 	.word	0xffefffff
 80031cc:	ff9fffff 	.word	0xff9fffff
 80031d0:	fff7ffff 	.word	0xfff7ffff

080031d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b092      	sub	sp, #72	; 0x48
 80031d8:	af02      	add	r7, sp, #8
 80031da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2290      	movs	r2, #144	; 0x90
 80031e0:	2100      	movs	r1, #0
 80031e2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80031e4:	f7fd fdc6 	bl	8000d74 <HAL_GetTick>
 80031e8:	0003      	movs	r3, r0
 80031ea:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	2208      	movs	r2, #8
 80031f4:	4013      	ands	r3, r2
 80031f6:	2b08      	cmp	r3, #8
 80031f8:	d12d      	bne.n	8003256 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80031fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80031fc:	2280      	movs	r2, #128	; 0x80
 80031fe:	0391      	lsls	r1, r2, #14
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	4a47      	ldr	r2, [pc, #284]	; (8003320 <UART_CheckIdleState+0x14c>)
 8003204:	9200      	str	r2, [sp, #0]
 8003206:	2200      	movs	r2, #0
 8003208:	f000 f88e 	bl	8003328 <UART_WaitOnFlagUntilTimeout>
 800320c:	1e03      	subs	r3, r0, #0
 800320e:	d022      	beq.n	8003256 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003210:	f3ef 8310 	mrs	r3, PRIMASK
 8003214:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003218:	63bb      	str	r3, [r7, #56]	; 0x38
 800321a:	2301      	movs	r3, #1
 800321c:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800321e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003220:	f383 8810 	msr	PRIMASK, r3
}
 8003224:	46c0      	nop			; (mov r8, r8)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	2180      	movs	r1, #128	; 0x80
 8003232:	438a      	bics	r2, r1
 8003234:	601a      	str	r2, [r3, #0]
 8003236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003238:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800323a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800323c:	f383 8810 	msr	PRIMASK, r3
}
 8003240:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2288      	movs	r2, #136	; 0x88
 8003246:	2120      	movs	r1, #32
 8003248:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2284      	movs	r2, #132	; 0x84
 800324e:	2100      	movs	r1, #0
 8003250:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e060      	b.n	8003318 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	2204      	movs	r2, #4
 800325e:	4013      	ands	r3, r2
 8003260:	2b04      	cmp	r3, #4
 8003262:	d146      	bne.n	80032f2 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003264:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003266:	2280      	movs	r2, #128	; 0x80
 8003268:	03d1      	lsls	r1, r2, #15
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	4a2c      	ldr	r2, [pc, #176]	; (8003320 <UART_CheckIdleState+0x14c>)
 800326e:	9200      	str	r2, [sp, #0]
 8003270:	2200      	movs	r2, #0
 8003272:	f000 f859 	bl	8003328 <UART_WaitOnFlagUntilTimeout>
 8003276:	1e03      	subs	r3, r0, #0
 8003278:	d03b      	beq.n	80032f2 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800327a:	f3ef 8310 	mrs	r3, PRIMASK
 800327e:	60fb      	str	r3, [r7, #12]
  return(result);
 8003280:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003282:	637b      	str	r3, [r7, #52]	; 0x34
 8003284:	2301      	movs	r3, #1
 8003286:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	f383 8810 	msr	PRIMASK, r3
}
 800328e:	46c0      	nop			; (mov r8, r8)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4922      	ldr	r1, [pc, #136]	; (8003324 <UART_CheckIdleState+0x150>)
 800329c:	400a      	ands	r2, r1
 800329e:	601a      	str	r2, [r3, #0]
 80032a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032a2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	f383 8810 	msr	PRIMASK, r3
}
 80032aa:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032ac:	f3ef 8310 	mrs	r3, PRIMASK
 80032b0:	61bb      	str	r3, [r7, #24]
  return(result);
 80032b2:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032b4:	633b      	str	r3, [r7, #48]	; 0x30
 80032b6:	2301      	movs	r3, #1
 80032b8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	f383 8810 	msr	PRIMASK, r3
}
 80032c0:	46c0      	nop			; (mov r8, r8)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	689a      	ldr	r2, [r3, #8]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2101      	movs	r1, #1
 80032ce:	438a      	bics	r2, r1
 80032d0:	609a      	str	r2, [r3, #8]
 80032d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032d4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032d6:	6a3b      	ldr	r3, [r7, #32]
 80032d8:	f383 8810 	msr	PRIMASK, r3
}
 80032dc:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	228c      	movs	r2, #140	; 0x8c
 80032e2:	2120      	movs	r1, #32
 80032e4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2284      	movs	r2, #132	; 0x84
 80032ea:	2100      	movs	r1, #0
 80032ec:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e012      	b.n	8003318 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2288      	movs	r2, #136	; 0x88
 80032f6:	2120      	movs	r1, #32
 80032f8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	228c      	movs	r2, #140	; 0x8c
 80032fe:	2120      	movs	r1, #32
 8003300:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2200      	movs	r2, #0
 8003306:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2200      	movs	r2, #0
 800330c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2284      	movs	r2, #132	; 0x84
 8003312:	2100      	movs	r1, #0
 8003314:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003316:	2300      	movs	r3, #0
}
 8003318:	0018      	movs	r0, r3
 800331a:	46bd      	mov	sp, r7
 800331c:	b010      	add	sp, #64	; 0x40
 800331e:	bd80      	pop	{r7, pc}
 8003320:	01ffffff 	.word	0x01ffffff
 8003324:	fffffedf 	.word	0xfffffedf

08003328 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b084      	sub	sp, #16
 800332c:	af00      	add	r7, sp, #0
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	60b9      	str	r1, [r7, #8]
 8003332:	603b      	str	r3, [r7, #0]
 8003334:	1dfb      	adds	r3, r7, #7
 8003336:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003338:	e051      	b.n	80033de <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800333a:	69bb      	ldr	r3, [r7, #24]
 800333c:	3301      	adds	r3, #1
 800333e:	d04e      	beq.n	80033de <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003340:	f7fd fd18 	bl	8000d74 <HAL_GetTick>
 8003344:	0002      	movs	r2, r0
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	1ad3      	subs	r3, r2, r3
 800334a:	69ba      	ldr	r2, [r7, #24]
 800334c:	429a      	cmp	r2, r3
 800334e:	d302      	bcc.n	8003356 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003350:	69bb      	ldr	r3, [r7, #24]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d101      	bne.n	800335a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	e051      	b.n	80033fe <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	2204      	movs	r2, #4
 8003362:	4013      	ands	r3, r2
 8003364:	d03b      	beq.n	80033de <UART_WaitOnFlagUntilTimeout+0xb6>
 8003366:	68bb      	ldr	r3, [r7, #8]
 8003368:	2b80      	cmp	r3, #128	; 0x80
 800336a:	d038      	beq.n	80033de <UART_WaitOnFlagUntilTimeout+0xb6>
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	2b40      	cmp	r3, #64	; 0x40
 8003370:	d035      	beq.n	80033de <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	69db      	ldr	r3, [r3, #28]
 8003378:	2208      	movs	r2, #8
 800337a:	4013      	ands	r3, r2
 800337c:	2b08      	cmp	r3, #8
 800337e:	d111      	bne.n	80033a4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	2208      	movs	r2, #8
 8003386:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	0018      	movs	r0, r3
 800338c:	f000 f83c 	bl	8003408 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2290      	movs	r2, #144	; 0x90
 8003394:	2108      	movs	r1, #8
 8003396:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2284      	movs	r2, #132	; 0x84
 800339c:	2100      	movs	r1, #0
 800339e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e02c      	b.n	80033fe <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	69da      	ldr	r2, [r3, #28]
 80033aa:	2380      	movs	r3, #128	; 0x80
 80033ac:	011b      	lsls	r3, r3, #4
 80033ae:	401a      	ands	r2, r3
 80033b0:	2380      	movs	r3, #128	; 0x80
 80033b2:	011b      	lsls	r3, r3, #4
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d112      	bne.n	80033de <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	2280      	movs	r2, #128	; 0x80
 80033be:	0112      	lsls	r2, r2, #4
 80033c0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	0018      	movs	r0, r3
 80033c6:	f000 f81f 	bl	8003408 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2290      	movs	r2, #144	; 0x90
 80033ce:	2120      	movs	r1, #32
 80033d0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2284      	movs	r2, #132	; 0x84
 80033d6:	2100      	movs	r1, #0
 80033d8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	e00f      	b.n	80033fe <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	69db      	ldr	r3, [r3, #28]
 80033e4:	68ba      	ldr	r2, [r7, #8]
 80033e6:	4013      	ands	r3, r2
 80033e8:	68ba      	ldr	r2, [r7, #8]
 80033ea:	1ad3      	subs	r3, r2, r3
 80033ec:	425a      	negs	r2, r3
 80033ee:	4153      	adcs	r3, r2
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	001a      	movs	r2, r3
 80033f4:	1dfb      	adds	r3, r7, #7
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	429a      	cmp	r2, r3
 80033fa:	d09e      	beq.n	800333a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033fc:	2300      	movs	r3, #0
}
 80033fe:	0018      	movs	r0, r3
 8003400:	46bd      	mov	sp, r7
 8003402:	b004      	add	sp, #16
 8003404:	bd80      	pop	{r7, pc}
	...

08003408 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b08e      	sub	sp, #56	; 0x38
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003410:	f3ef 8310 	mrs	r3, PRIMASK
 8003414:	617b      	str	r3, [r7, #20]
  return(result);
 8003416:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003418:	637b      	str	r3, [r7, #52]	; 0x34
 800341a:	2301      	movs	r3, #1
 800341c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800341e:	69bb      	ldr	r3, [r7, #24]
 8003420:	f383 8810 	msr	PRIMASK, r3
}
 8003424:	46c0      	nop			; (mov r8, r8)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4926      	ldr	r1, [pc, #152]	; (80034cc <UART_EndRxTransfer+0xc4>)
 8003432:	400a      	ands	r2, r1
 8003434:	601a      	str	r2, [r3, #0]
 8003436:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003438:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800343a:	69fb      	ldr	r3, [r7, #28]
 800343c:	f383 8810 	msr	PRIMASK, r3
}
 8003440:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003442:	f3ef 8310 	mrs	r3, PRIMASK
 8003446:	623b      	str	r3, [r7, #32]
  return(result);
 8003448:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800344a:	633b      	str	r3, [r7, #48]	; 0x30
 800344c:	2301      	movs	r3, #1
 800344e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003452:	f383 8810 	msr	PRIMASK, r3
}
 8003456:	46c0      	nop			; (mov r8, r8)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	689a      	ldr	r2, [r3, #8]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	491b      	ldr	r1, [pc, #108]	; (80034d0 <UART_EndRxTransfer+0xc8>)
 8003464:	400a      	ands	r2, r1
 8003466:	609a      	str	r2, [r3, #8]
 8003468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800346a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800346c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800346e:	f383 8810 	msr	PRIMASK, r3
}
 8003472:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003478:	2b01      	cmp	r3, #1
 800347a:	d118      	bne.n	80034ae <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800347c:	f3ef 8310 	mrs	r3, PRIMASK
 8003480:	60bb      	str	r3, [r7, #8]
  return(result);
 8003482:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003484:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003486:	2301      	movs	r3, #1
 8003488:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	f383 8810 	msr	PRIMASK, r3
}
 8003490:	46c0      	nop			; (mov r8, r8)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	2110      	movs	r1, #16
 800349e:	438a      	bics	r2, r1
 80034a0:	601a      	str	r2, [r3, #0]
 80034a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034a4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	f383 8810 	msr	PRIMASK, r3
}
 80034ac:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	228c      	movs	r2, #140	; 0x8c
 80034b2:	2120      	movs	r1, #32
 80034b4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2200      	movs	r2, #0
 80034ba:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2200      	movs	r2, #0
 80034c0:	675a      	str	r2, [r3, #116]	; 0x74
}
 80034c2:	46c0      	nop			; (mov r8, r8)
 80034c4:	46bd      	mov	sp, r7
 80034c6:	b00e      	add	sp, #56	; 0x38
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	46c0      	nop			; (mov r8, r8)
 80034cc:	fffffedf 	.word	0xfffffedf
 80034d0:	effffffe 	.word	0xeffffffe

080034d4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b084      	sub	sp, #16
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2284      	movs	r2, #132	; 0x84
 80034e0:	5c9b      	ldrb	r3, [r3, r2]
 80034e2:	2b01      	cmp	r3, #1
 80034e4:	d101      	bne.n	80034ea <HAL_UARTEx_DisableFifoMode+0x16>
 80034e6:	2302      	movs	r3, #2
 80034e8:	e027      	b.n	800353a <HAL_UARTEx_DisableFifoMode+0x66>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2284      	movs	r2, #132	; 0x84
 80034ee:	2101      	movs	r1, #1
 80034f0:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2288      	movs	r2, #136	; 0x88
 80034f6:	2124      	movs	r1, #36	; 0x24
 80034f8:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2101      	movs	r1, #1
 800350e:	438a      	bics	r2, r1
 8003510:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	4a0b      	ldr	r2, [pc, #44]	; (8003544 <HAL_UARTEx_DisableFifoMode+0x70>)
 8003516:	4013      	ands	r3, r2
 8003518:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2200      	movs	r2, #0
 800351e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	68fa      	ldr	r2, [r7, #12]
 8003526:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2288      	movs	r2, #136	; 0x88
 800352c:	2120      	movs	r1, #32
 800352e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2284      	movs	r2, #132	; 0x84
 8003534:	2100      	movs	r1, #0
 8003536:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003538:	2300      	movs	r3, #0
}
 800353a:	0018      	movs	r0, r3
 800353c:	46bd      	mov	sp, r7
 800353e:	b004      	add	sp, #16
 8003540:	bd80      	pop	{r7, pc}
 8003542:	46c0      	nop			; (mov r8, r8)
 8003544:	dfffffff 	.word	0xdfffffff

08003548 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b084      	sub	sp, #16
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
 8003550:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2284      	movs	r2, #132	; 0x84
 8003556:	5c9b      	ldrb	r3, [r3, r2]
 8003558:	2b01      	cmp	r3, #1
 800355a:	d101      	bne.n	8003560 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800355c:	2302      	movs	r3, #2
 800355e:	e02e      	b.n	80035be <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2284      	movs	r2, #132	; 0x84
 8003564:	2101      	movs	r1, #1
 8003566:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2288      	movs	r2, #136	; 0x88
 800356c:	2124      	movs	r1, #36	; 0x24
 800356e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	2101      	movs	r1, #1
 8003584:	438a      	bics	r2, r1
 8003586:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	00db      	lsls	r3, r3, #3
 8003590:	08d9      	lsrs	r1, r3, #3
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	683a      	ldr	r2, [r7, #0]
 8003598:	430a      	orrs	r2, r1
 800359a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	0018      	movs	r0, r3
 80035a0:	f000 f854 	bl	800364c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	68fa      	ldr	r2, [r7, #12]
 80035aa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2288      	movs	r2, #136	; 0x88
 80035b0:	2120      	movs	r1, #32
 80035b2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2284      	movs	r2, #132	; 0x84
 80035b8:	2100      	movs	r1, #0
 80035ba:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80035bc:	2300      	movs	r3, #0
}
 80035be:	0018      	movs	r0, r3
 80035c0:	46bd      	mov	sp, r7
 80035c2:	b004      	add	sp, #16
 80035c4:	bd80      	pop	{r7, pc}
	...

080035c8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b084      	sub	sp, #16
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2284      	movs	r2, #132	; 0x84
 80035d6:	5c9b      	ldrb	r3, [r3, r2]
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d101      	bne.n	80035e0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80035dc:	2302      	movs	r3, #2
 80035de:	e02f      	b.n	8003640 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2284      	movs	r2, #132	; 0x84
 80035e4:	2101      	movs	r1, #1
 80035e6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2288      	movs	r2, #136	; 0x88
 80035ec:	2124      	movs	r1, #36	; 0x24
 80035ee:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	2101      	movs	r1, #1
 8003604:	438a      	bics	r2, r1
 8003606:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	4a0e      	ldr	r2, [pc, #56]	; (8003648 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003610:	4013      	ands	r3, r2
 8003612:	0019      	movs	r1, r3
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	683a      	ldr	r2, [r7, #0]
 800361a:	430a      	orrs	r2, r1
 800361c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	0018      	movs	r0, r3
 8003622:	f000 f813 	bl	800364c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	68fa      	ldr	r2, [r7, #12]
 800362c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2288      	movs	r2, #136	; 0x88
 8003632:	2120      	movs	r1, #32
 8003634:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2284      	movs	r2, #132	; 0x84
 800363a:	2100      	movs	r1, #0
 800363c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800363e:	2300      	movs	r3, #0
}
 8003640:	0018      	movs	r0, r3
 8003642:	46bd      	mov	sp, r7
 8003644:	b004      	add	sp, #16
 8003646:	bd80      	pop	{r7, pc}
 8003648:	f1ffffff 	.word	0xf1ffffff

0800364c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800364c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800364e:	b085      	sub	sp, #20
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003658:	2b00      	cmp	r3, #0
 800365a:	d108      	bne.n	800366e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	226a      	movs	r2, #106	; 0x6a
 8003660:	2101      	movs	r1, #1
 8003662:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2268      	movs	r2, #104	; 0x68
 8003668:	2101      	movs	r1, #1
 800366a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800366c:	e043      	b.n	80036f6 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800366e:	260f      	movs	r6, #15
 8003670:	19bb      	adds	r3, r7, r6
 8003672:	2208      	movs	r2, #8
 8003674:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003676:	200e      	movs	r0, #14
 8003678:	183b      	adds	r3, r7, r0
 800367a:	2208      	movs	r2, #8
 800367c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	0e5b      	lsrs	r3, r3, #25
 8003686:	b2da      	uxtb	r2, r3
 8003688:	240d      	movs	r4, #13
 800368a:	193b      	adds	r3, r7, r4
 800368c:	2107      	movs	r1, #7
 800368e:	400a      	ands	r2, r1
 8003690:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	0f5b      	lsrs	r3, r3, #29
 800369a:	b2da      	uxtb	r2, r3
 800369c:	250c      	movs	r5, #12
 800369e:	197b      	adds	r3, r7, r5
 80036a0:	2107      	movs	r1, #7
 80036a2:	400a      	ands	r2, r1
 80036a4:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80036a6:	183b      	adds	r3, r7, r0
 80036a8:	781b      	ldrb	r3, [r3, #0]
 80036aa:	197a      	adds	r2, r7, r5
 80036ac:	7812      	ldrb	r2, [r2, #0]
 80036ae:	4914      	ldr	r1, [pc, #80]	; (8003700 <UARTEx_SetNbDataToProcess+0xb4>)
 80036b0:	5c8a      	ldrb	r2, [r1, r2]
 80036b2:	435a      	muls	r2, r3
 80036b4:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80036b6:	197b      	adds	r3, r7, r5
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	4a12      	ldr	r2, [pc, #72]	; (8003704 <UARTEx_SetNbDataToProcess+0xb8>)
 80036bc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80036be:	0019      	movs	r1, r3
 80036c0:	f7fc fdbc 	bl	800023c <__divsi3>
 80036c4:	0003      	movs	r3, r0
 80036c6:	b299      	uxth	r1, r3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	226a      	movs	r2, #106	; 0x6a
 80036cc:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80036ce:	19bb      	adds	r3, r7, r6
 80036d0:	781b      	ldrb	r3, [r3, #0]
 80036d2:	193a      	adds	r2, r7, r4
 80036d4:	7812      	ldrb	r2, [r2, #0]
 80036d6:	490a      	ldr	r1, [pc, #40]	; (8003700 <UARTEx_SetNbDataToProcess+0xb4>)
 80036d8:	5c8a      	ldrb	r2, [r1, r2]
 80036da:	435a      	muls	r2, r3
 80036dc:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80036de:	193b      	adds	r3, r7, r4
 80036e0:	781b      	ldrb	r3, [r3, #0]
 80036e2:	4a08      	ldr	r2, [pc, #32]	; (8003704 <UARTEx_SetNbDataToProcess+0xb8>)
 80036e4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80036e6:	0019      	movs	r1, r3
 80036e8:	f7fc fda8 	bl	800023c <__divsi3>
 80036ec:	0003      	movs	r3, r0
 80036ee:	b299      	uxth	r1, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2268      	movs	r2, #104	; 0x68
 80036f4:	5299      	strh	r1, [r3, r2]
}
 80036f6:	46c0      	nop			; (mov r8, r8)
 80036f8:	46bd      	mov	sp, r7
 80036fa:	b005      	add	sp, #20
 80036fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036fe:	46c0      	nop			; (mov r8, r8)
 8003700:	08004108 	.word	0x08004108
 8003704:	08004110 	.word	0x08004110

08003708 <siprintf>:
 8003708:	b40e      	push	{r1, r2, r3}
 800370a:	b500      	push	{lr}
 800370c:	490b      	ldr	r1, [pc, #44]	; (800373c <siprintf+0x34>)
 800370e:	b09c      	sub	sp, #112	; 0x70
 8003710:	ab1d      	add	r3, sp, #116	; 0x74
 8003712:	9002      	str	r0, [sp, #8]
 8003714:	9006      	str	r0, [sp, #24]
 8003716:	9107      	str	r1, [sp, #28]
 8003718:	9104      	str	r1, [sp, #16]
 800371a:	4809      	ldr	r0, [pc, #36]	; (8003740 <siprintf+0x38>)
 800371c:	4909      	ldr	r1, [pc, #36]	; (8003744 <siprintf+0x3c>)
 800371e:	cb04      	ldmia	r3!, {r2}
 8003720:	9105      	str	r1, [sp, #20]
 8003722:	6800      	ldr	r0, [r0, #0]
 8003724:	a902      	add	r1, sp, #8
 8003726:	9301      	str	r3, [sp, #4]
 8003728:	f000 f9a2 	bl	8003a70 <_svfiprintf_r>
 800372c:	2200      	movs	r2, #0
 800372e:	9b02      	ldr	r3, [sp, #8]
 8003730:	701a      	strb	r2, [r3, #0]
 8003732:	b01c      	add	sp, #112	; 0x70
 8003734:	bc08      	pop	{r3}
 8003736:	b003      	add	sp, #12
 8003738:	4718      	bx	r3
 800373a:	46c0      	nop			; (mov r8, r8)
 800373c:	7fffffff 	.word	0x7fffffff
 8003740:	20000058 	.word	0x20000058
 8003744:	ffff0208 	.word	0xffff0208

08003748 <memset>:
 8003748:	0003      	movs	r3, r0
 800374a:	1882      	adds	r2, r0, r2
 800374c:	4293      	cmp	r3, r2
 800374e:	d100      	bne.n	8003752 <memset+0xa>
 8003750:	4770      	bx	lr
 8003752:	7019      	strb	r1, [r3, #0]
 8003754:	3301      	adds	r3, #1
 8003756:	e7f9      	b.n	800374c <memset+0x4>

08003758 <__errno>:
 8003758:	4b01      	ldr	r3, [pc, #4]	; (8003760 <__errno+0x8>)
 800375a:	6818      	ldr	r0, [r3, #0]
 800375c:	4770      	bx	lr
 800375e:	46c0      	nop			; (mov r8, r8)
 8003760:	20000058 	.word	0x20000058

08003764 <__libc_init_array>:
 8003764:	b570      	push	{r4, r5, r6, lr}
 8003766:	2600      	movs	r6, #0
 8003768:	4c0c      	ldr	r4, [pc, #48]	; (800379c <__libc_init_array+0x38>)
 800376a:	4d0d      	ldr	r5, [pc, #52]	; (80037a0 <__libc_init_array+0x3c>)
 800376c:	1b64      	subs	r4, r4, r5
 800376e:	10a4      	asrs	r4, r4, #2
 8003770:	42a6      	cmp	r6, r4
 8003772:	d109      	bne.n	8003788 <__libc_init_array+0x24>
 8003774:	2600      	movs	r6, #0
 8003776:	f000 fc6d 	bl	8004054 <_init>
 800377a:	4c0a      	ldr	r4, [pc, #40]	; (80037a4 <__libc_init_array+0x40>)
 800377c:	4d0a      	ldr	r5, [pc, #40]	; (80037a8 <__libc_init_array+0x44>)
 800377e:	1b64      	subs	r4, r4, r5
 8003780:	10a4      	asrs	r4, r4, #2
 8003782:	42a6      	cmp	r6, r4
 8003784:	d105      	bne.n	8003792 <__libc_init_array+0x2e>
 8003786:	bd70      	pop	{r4, r5, r6, pc}
 8003788:	00b3      	lsls	r3, r6, #2
 800378a:	58eb      	ldr	r3, [r5, r3]
 800378c:	4798      	blx	r3
 800378e:	3601      	adds	r6, #1
 8003790:	e7ee      	b.n	8003770 <__libc_init_array+0xc>
 8003792:	00b3      	lsls	r3, r6, #2
 8003794:	58eb      	ldr	r3, [r5, r3]
 8003796:	4798      	blx	r3
 8003798:	3601      	adds	r6, #1
 800379a:	e7f2      	b.n	8003782 <__libc_init_array+0x1e>
 800379c:	08004154 	.word	0x08004154
 80037a0:	08004154 	.word	0x08004154
 80037a4:	08004158 	.word	0x08004158
 80037a8:	08004154 	.word	0x08004154

080037ac <__retarget_lock_acquire_recursive>:
 80037ac:	4770      	bx	lr

080037ae <__retarget_lock_release_recursive>:
 80037ae:	4770      	bx	lr

080037b0 <_free_r>:
 80037b0:	b570      	push	{r4, r5, r6, lr}
 80037b2:	0005      	movs	r5, r0
 80037b4:	2900      	cmp	r1, #0
 80037b6:	d010      	beq.n	80037da <_free_r+0x2a>
 80037b8:	1f0c      	subs	r4, r1, #4
 80037ba:	6823      	ldr	r3, [r4, #0]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	da00      	bge.n	80037c2 <_free_r+0x12>
 80037c0:	18e4      	adds	r4, r4, r3
 80037c2:	0028      	movs	r0, r5
 80037c4:	f000 f8e2 	bl	800398c <__malloc_lock>
 80037c8:	4a1d      	ldr	r2, [pc, #116]	; (8003840 <_free_r+0x90>)
 80037ca:	6813      	ldr	r3, [r2, #0]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d105      	bne.n	80037dc <_free_r+0x2c>
 80037d0:	6063      	str	r3, [r4, #4]
 80037d2:	6014      	str	r4, [r2, #0]
 80037d4:	0028      	movs	r0, r5
 80037d6:	f000 f8e1 	bl	800399c <__malloc_unlock>
 80037da:	bd70      	pop	{r4, r5, r6, pc}
 80037dc:	42a3      	cmp	r3, r4
 80037de:	d908      	bls.n	80037f2 <_free_r+0x42>
 80037e0:	6820      	ldr	r0, [r4, #0]
 80037e2:	1821      	adds	r1, r4, r0
 80037e4:	428b      	cmp	r3, r1
 80037e6:	d1f3      	bne.n	80037d0 <_free_r+0x20>
 80037e8:	6819      	ldr	r1, [r3, #0]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	1809      	adds	r1, r1, r0
 80037ee:	6021      	str	r1, [r4, #0]
 80037f0:	e7ee      	b.n	80037d0 <_free_r+0x20>
 80037f2:	001a      	movs	r2, r3
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d001      	beq.n	80037fe <_free_r+0x4e>
 80037fa:	42a3      	cmp	r3, r4
 80037fc:	d9f9      	bls.n	80037f2 <_free_r+0x42>
 80037fe:	6811      	ldr	r1, [r2, #0]
 8003800:	1850      	adds	r0, r2, r1
 8003802:	42a0      	cmp	r0, r4
 8003804:	d10b      	bne.n	800381e <_free_r+0x6e>
 8003806:	6820      	ldr	r0, [r4, #0]
 8003808:	1809      	adds	r1, r1, r0
 800380a:	1850      	adds	r0, r2, r1
 800380c:	6011      	str	r1, [r2, #0]
 800380e:	4283      	cmp	r3, r0
 8003810:	d1e0      	bne.n	80037d4 <_free_r+0x24>
 8003812:	6818      	ldr	r0, [r3, #0]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	1841      	adds	r1, r0, r1
 8003818:	6011      	str	r1, [r2, #0]
 800381a:	6053      	str	r3, [r2, #4]
 800381c:	e7da      	b.n	80037d4 <_free_r+0x24>
 800381e:	42a0      	cmp	r0, r4
 8003820:	d902      	bls.n	8003828 <_free_r+0x78>
 8003822:	230c      	movs	r3, #12
 8003824:	602b      	str	r3, [r5, #0]
 8003826:	e7d5      	b.n	80037d4 <_free_r+0x24>
 8003828:	6820      	ldr	r0, [r4, #0]
 800382a:	1821      	adds	r1, r4, r0
 800382c:	428b      	cmp	r3, r1
 800382e:	d103      	bne.n	8003838 <_free_r+0x88>
 8003830:	6819      	ldr	r1, [r3, #0]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	1809      	adds	r1, r1, r0
 8003836:	6021      	str	r1, [r4, #0]
 8003838:	6063      	str	r3, [r4, #4]
 800383a:	6054      	str	r4, [r2, #4]
 800383c:	e7ca      	b.n	80037d4 <_free_r+0x24>
 800383e:	46c0      	nop			; (mov r8, r8)
 8003840:	200002c8 	.word	0x200002c8

08003844 <sbrk_aligned>:
 8003844:	b570      	push	{r4, r5, r6, lr}
 8003846:	4e0f      	ldr	r6, [pc, #60]	; (8003884 <sbrk_aligned+0x40>)
 8003848:	000d      	movs	r5, r1
 800384a:	6831      	ldr	r1, [r6, #0]
 800384c:	0004      	movs	r4, r0
 800384e:	2900      	cmp	r1, #0
 8003850:	d102      	bne.n	8003858 <sbrk_aligned+0x14>
 8003852:	f000 fba1 	bl	8003f98 <_sbrk_r>
 8003856:	6030      	str	r0, [r6, #0]
 8003858:	0029      	movs	r1, r5
 800385a:	0020      	movs	r0, r4
 800385c:	f000 fb9c 	bl	8003f98 <_sbrk_r>
 8003860:	1c43      	adds	r3, r0, #1
 8003862:	d00a      	beq.n	800387a <sbrk_aligned+0x36>
 8003864:	2303      	movs	r3, #3
 8003866:	1cc5      	adds	r5, r0, #3
 8003868:	439d      	bics	r5, r3
 800386a:	42a8      	cmp	r0, r5
 800386c:	d007      	beq.n	800387e <sbrk_aligned+0x3a>
 800386e:	1a29      	subs	r1, r5, r0
 8003870:	0020      	movs	r0, r4
 8003872:	f000 fb91 	bl	8003f98 <_sbrk_r>
 8003876:	3001      	adds	r0, #1
 8003878:	d101      	bne.n	800387e <sbrk_aligned+0x3a>
 800387a:	2501      	movs	r5, #1
 800387c:	426d      	negs	r5, r5
 800387e:	0028      	movs	r0, r5
 8003880:	bd70      	pop	{r4, r5, r6, pc}
 8003882:	46c0      	nop			; (mov r8, r8)
 8003884:	200002cc 	.word	0x200002cc

08003888 <_malloc_r>:
 8003888:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800388a:	2203      	movs	r2, #3
 800388c:	1ccb      	adds	r3, r1, #3
 800388e:	4393      	bics	r3, r2
 8003890:	3308      	adds	r3, #8
 8003892:	0006      	movs	r6, r0
 8003894:	001f      	movs	r7, r3
 8003896:	2b0c      	cmp	r3, #12
 8003898:	d238      	bcs.n	800390c <_malloc_r+0x84>
 800389a:	270c      	movs	r7, #12
 800389c:	42b9      	cmp	r1, r7
 800389e:	d837      	bhi.n	8003910 <_malloc_r+0x88>
 80038a0:	0030      	movs	r0, r6
 80038a2:	f000 f873 	bl	800398c <__malloc_lock>
 80038a6:	4b38      	ldr	r3, [pc, #224]	; (8003988 <_malloc_r+0x100>)
 80038a8:	9300      	str	r3, [sp, #0]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	001c      	movs	r4, r3
 80038ae:	2c00      	cmp	r4, #0
 80038b0:	d133      	bne.n	800391a <_malloc_r+0x92>
 80038b2:	0039      	movs	r1, r7
 80038b4:	0030      	movs	r0, r6
 80038b6:	f7ff ffc5 	bl	8003844 <sbrk_aligned>
 80038ba:	0004      	movs	r4, r0
 80038bc:	1c43      	adds	r3, r0, #1
 80038be:	d15e      	bne.n	800397e <_malloc_r+0xf6>
 80038c0:	9b00      	ldr	r3, [sp, #0]
 80038c2:	681c      	ldr	r4, [r3, #0]
 80038c4:	0025      	movs	r5, r4
 80038c6:	2d00      	cmp	r5, #0
 80038c8:	d14e      	bne.n	8003968 <_malloc_r+0xe0>
 80038ca:	2c00      	cmp	r4, #0
 80038cc:	d051      	beq.n	8003972 <_malloc_r+0xea>
 80038ce:	6823      	ldr	r3, [r4, #0]
 80038d0:	0029      	movs	r1, r5
 80038d2:	18e3      	adds	r3, r4, r3
 80038d4:	0030      	movs	r0, r6
 80038d6:	9301      	str	r3, [sp, #4]
 80038d8:	f000 fb5e 	bl	8003f98 <_sbrk_r>
 80038dc:	9b01      	ldr	r3, [sp, #4]
 80038de:	4283      	cmp	r3, r0
 80038e0:	d147      	bne.n	8003972 <_malloc_r+0xea>
 80038e2:	6823      	ldr	r3, [r4, #0]
 80038e4:	0030      	movs	r0, r6
 80038e6:	1aff      	subs	r7, r7, r3
 80038e8:	0039      	movs	r1, r7
 80038ea:	f7ff ffab 	bl	8003844 <sbrk_aligned>
 80038ee:	3001      	adds	r0, #1
 80038f0:	d03f      	beq.n	8003972 <_malloc_r+0xea>
 80038f2:	6823      	ldr	r3, [r4, #0]
 80038f4:	19db      	adds	r3, r3, r7
 80038f6:	6023      	str	r3, [r4, #0]
 80038f8:	9b00      	ldr	r3, [sp, #0]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d040      	beq.n	8003982 <_malloc_r+0xfa>
 8003900:	685a      	ldr	r2, [r3, #4]
 8003902:	42a2      	cmp	r2, r4
 8003904:	d133      	bne.n	800396e <_malloc_r+0xe6>
 8003906:	2200      	movs	r2, #0
 8003908:	605a      	str	r2, [r3, #4]
 800390a:	e014      	b.n	8003936 <_malloc_r+0xae>
 800390c:	2b00      	cmp	r3, #0
 800390e:	dac5      	bge.n	800389c <_malloc_r+0x14>
 8003910:	230c      	movs	r3, #12
 8003912:	2500      	movs	r5, #0
 8003914:	6033      	str	r3, [r6, #0]
 8003916:	0028      	movs	r0, r5
 8003918:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800391a:	6821      	ldr	r1, [r4, #0]
 800391c:	1bc9      	subs	r1, r1, r7
 800391e:	d420      	bmi.n	8003962 <_malloc_r+0xda>
 8003920:	290b      	cmp	r1, #11
 8003922:	d918      	bls.n	8003956 <_malloc_r+0xce>
 8003924:	19e2      	adds	r2, r4, r7
 8003926:	6027      	str	r7, [r4, #0]
 8003928:	42a3      	cmp	r3, r4
 800392a:	d112      	bne.n	8003952 <_malloc_r+0xca>
 800392c:	9b00      	ldr	r3, [sp, #0]
 800392e:	601a      	str	r2, [r3, #0]
 8003930:	6863      	ldr	r3, [r4, #4]
 8003932:	6011      	str	r1, [r2, #0]
 8003934:	6053      	str	r3, [r2, #4]
 8003936:	0030      	movs	r0, r6
 8003938:	0025      	movs	r5, r4
 800393a:	f000 f82f 	bl	800399c <__malloc_unlock>
 800393e:	2207      	movs	r2, #7
 8003940:	350b      	adds	r5, #11
 8003942:	1d23      	adds	r3, r4, #4
 8003944:	4395      	bics	r5, r2
 8003946:	1aea      	subs	r2, r5, r3
 8003948:	429d      	cmp	r5, r3
 800394a:	d0e4      	beq.n	8003916 <_malloc_r+0x8e>
 800394c:	1b5b      	subs	r3, r3, r5
 800394e:	50a3      	str	r3, [r4, r2]
 8003950:	e7e1      	b.n	8003916 <_malloc_r+0x8e>
 8003952:	605a      	str	r2, [r3, #4]
 8003954:	e7ec      	b.n	8003930 <_malloc_r+0xa8>
 8003956:	6862      	ldr	r2, [r4, #4]
 8003958:	42a3      	cmp	r3, r4
 800395a:	d1d5      	bne.n	8003908 <_malloc_r+0x80>
 800395c:	9b00      	ldr	r3, [sp, #0]
 800395e:	601a      	str	r2, [r3, #0]
 8003960:	e7e9      	b.n	8003936 <_malloc_r+0xae>
 8003962:	0023      	movs	r3, r4
 8003964:	6864      	ldr	r4, [r4, #4]
 8003966:	e7a2      	b.n	80038ae <_malloc_r+0x26>
 8003968:	002c      	movs	r4, r5
 800396a:	686d      	ldr	r5, [r5, #4]
 800396c:	e7ab      	b.n	80038c6 <_malloc_r+0x3e>
 800396e:	0013      	movs	r3, r2
 8003970:	e7c4      	b.n	80038fc <_malloc_r+0x74>
 8003972:	230c      	movs	r3, #12
 8003974:	0030      	movs	r0, r6
 8003976:	6033      	str	r3, [r6, #0]
 8003978:	f000 f810 	bl	800399c <__malloc_unlock>
 800397c:	e7cb      	b.n	8003916 <_malloc_r+0x8e>
 800397e:	6027      	str	r7, [r4, #0]
 8003980:	e7d9      	b.n	8003936 <_malloc_r+0xae>
 8003982:	605b      	str	r3, [r3, #4]
 8003984:	deff      	udf	#255	; 0xff
 8003986:	46c0      	nop			; (mov r8, r8)
 8003988:	200002c8 	.word	0x200002c8

0800398c <__malloc_lock>:
 800398c:	b510      	push	{r4, lr}
 800398e:	4802      	ldr	r0, [pc, #8]	; (8003998 <__malloc_lock+0xc>)
 8003990:	f7ff ff0c 	bl	80037ac <__retarget_lock_acquire_recursive>
 8003994:	bd10      	pop	{r4, pc}
 8003996:	46c0      	nop			; (mov r8, r8)
 8003998:	200002c4 	.word	0x200002c4

0800399c <__malloc_unlock>:
 800399c:	b510      	push	{r4, lr}
 800399e:	4802      	ldr	r0, [pc, #8]	; (80039a8 <__malloc_unlock+0xc>)
 80039a0:	f7ff ff05 	bl	80037ae <__retarget_lock_release_recursive>
 80039a4:	bd10      	pop	{r4, pc}
 80039a6:	46c0      	nop			; (mov r8, r8)
 80039a8:	200002c4 	.word	0x200002c4

080039ac <__ssputs_r>:
 80039ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039ae:	b085      	sub	sp, #20
 80039b0:	9301      	str	r3, [sp, #4]
 80039b2:	9203      	str	r2, [sp, #12]
 80039b4:	688e      	ldr	r6, [r1, #8]
 80039b6:	9a01      	ldr	r2, [sp, #4]
 80039b8:	0007      	movs	r7, r0
 80039ba:	000c      	movs	r4, r1
 80039bc:	680b      	ldr	r3, [r1, #0]
 80039be:	4296      	cmp	r6, r2
 80039c0:	d831      	bhi.n	8003a26 <__ssputs_r+0x7a>
 80039c2:	898a      	ldrh	r2, [r1, #12]
 80039c4:	2190      	movs	r1, #144	; 0x90
 80039c6:	00c9      	lsls	r1, r1, #3
 80039c8:	420a      	tst	r2, r1
 80039ca:	d029      	beq.n	8003a20 <__ssputs_r+0x74>
 80039cc:	2003      	movs	r0, #3
 80039ce:	6921      	ldr	r1, [r4, #16]
 80039d0:	1a5b      	subs	r3, r3, r1
 80039d2:	9302      	str	r3, [sp, #8]
 80039d4:	6963      	ldr	r3, [r4, #20]
 80039d6:	4343      	muls	r3, r0
 80039d8:	0fdd      	lsrs	r5, r3, #31
 80039da:	18ed      	adds	r5, r5, r3
 80039dc:	9b01      	ldr	r3, [sp, #4]
 80039de:	9802      	ldr	r0, [sp, #8]
 80039e0:	3301      	adds	r3, #1
 80039e2:	181b      	adds	r3, r3, r0
 80039e4:	106d      	asrs	r5, r5, #1
 80039e6:	42ab      	cmp	r3, r5
 80039e8:	d900      	bls.n	80039ec <__ssputs_r+0x40>
 80039ea:	001d      	movs	r5, r3
 80039ec:	0552      	lsls	r2, r2, #21
 80039ee:	d529      	bpl.n	8003a44 <__ssputs_r+0x98>
 80039f0:	0029      	movs	r1, r5
 80039f2:	0038      	movs	r0, r7
 80039f4:	f7ff ff48 	bl	8003888 <_malloc_r>
 80039f8:	1e06      	subs	r6, r0, #0
 80039fa:	d02d      	beq.n	8003a58 <__ssputs_r+0xac>
 80039fc:	9a02      	ldr	r2, [sp, #8]
 80039fe:	6921      	ldr	r1, [r4, #16]
 8003a00:	f000 fae7 	bl	8003fd2 <memcpy>
 8003a04:	89a2      	ldrh	r2, [r4, #12]
 8003a06:	4b19      	ldr	r3, [pc, #100]	; (8003a6c <__ssputs_r+0xc0>)
 8003a08:	401a      	ands	r2, r3
 8003a0a:	2380      	movs	r3, #128	; 0x80
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	81a3      	strh	r3, [r4, #12]
 8003a10:	9b02      	ldr	r3, [sp, #8]
 8003a12:	6126      	str	r6, [r4, #16]
 8003a14:	18f6      	adds	r6, r6, r3
 8003a16:	6026      	str	r6, [r4, #0]
 8003a18:	6165      	str	r5, [r4, #20]
 8003a1a:	9e01      	ldr	r6, [sp, #4]
 8003a1c:	1aed      	subs	r5, r5, r3
 8003a1e:	60a5      	str	r5, [r4, #8]
 8003a20:	9b01      	ldr	r3, [sp, #4]
 8003a22:	429e      	cmp	r6, r3
 8003a24:	d900      	bls.n	8003a28 <__ssputs_r+0x7c>
 8003a26:	9e01      	ldr	r6, [sp, #4]
 8003a28:	0032      	movs	r2, r6
 8003a2a:	9903      	ldr	r1, [sp, #12]
 8003a2c:	6820      	ldr	r0, [r4, #0]
 8003a2e:	f000 fa9f 	bl	8003f70 <memmove>
 8003a32:	2000      	movs	r0, #0
 8003a34:	68a3      	ldr	r3, [r4, #8]
 8003a36:	1b9b      	subs	r3, r3, r6
 8003a38:	60a3      	str	r3, [r4, #8]
 8003a3a:	6823      	ldr	r3, [r4, #0]
 8003a3c:	199b      	adds	r3, r3, r6
 8003a3e:	6023      	str	r3, [r4, #0]
 8003a40:	b005      	add	sp, #20
 8003a42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a44:	002a      	movs	r2, r5
 8003a46:	0038      	movs	r0, r7
 8003a48:	f000 facc 	bl	8003fe4 <_realloc_r>
 8003a4c:	1e06      	subs	r6, r0, #0
 8003a4e:	d1df      	bne.n	8003a10 <__ssputs_r+0x64>
 8003a50:	0038      	movs	r0, r7
 8003a52:	6921      	ldr	r1, [r4, #16]
 8003a54:	f7ff feac 	bl	80037b0 <_free_r>
 8003a58:	230c      	movs	r3, #12
 8003a5a:	2001      	movs	r0, #1
 8003a5c:	603b      	str	r3, [r7, #0]
 8003a5e:	89a2      	ldrh	r2, [r4, #12]
 8003a60:	3334      	adds	r3, #52	; 0x34
 8003a62:	4313      	orrs	r3, r2
 8003a64:	81a3      	strh	r3, [r4, #12]
 8003a66:	4240      	negs	r0, r0
 8003a68:	e7ea      	b.n	8003a40 <__ssputs_r+0x94>
 8003a6a:	46c0      	nop			; (mov r8, r8)
 8003a6c:	fffffb7f 	.word	0xfffffb7f

08003a70 <_svfiprintf_r>:
 8003a70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a72:	b0a1      	sub	sp, #132	; 0x84
 8003a74:	9003      	str	r0, [sp, #12]
 8003a76:	001d      	movs	r5, r3
 8003a78:	898b      	ldrh	r3, [r1, #12]
 8003a7a:	000f      	movs	r7, r1
 8003a7c:	0016      	movs	r6, r2
 8003a7e:	061b      	lsls	r3, r3, #24
 8003a80:	d511      	bpl.n	8003aa6 <_svfiprintf_r+0x36>
 8003a82:	690b      	ldr	r3, [r1, #16]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d10e      	bne.n	8003aa6 <_svfiprintf_r+0x36>
 8003a88:	2140      	movs	r1, #64	; 0x40
 8003a8a:	f7ff fefd 	bl	8003888 <_malloc_r>
 8003a8e:	6038      	str	r0, [r7, #0]
 8003a90:	6138      	str	r0, [r7, #16]
 8003a92:	2800      	cmp	r0, #0
 8003a94:	d105      	bne.n	8003aa2 <_svfiprintf_r+0x32>
 8003a96:	230c      	movs	r3, #12
 8003a98:	9a03      	ldr	r2, [sp, #12]
 8003a9a:	3801      	subs	r0, #1
 8003a9c:	6013      	str	r3, [r2, #0]
 8003a9e:	b021      	add	sp, #132	; 0x84
 8003aa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003aa2:	2340      	movs	r3, #64	; 0x40
 8003aa4:	617b      	str	r3, [r7, #20]
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	ac08      	add	r4, sp, #32
 8003aaa:	6163      	str	r3, [r4, #20]
 8003aac:	3320      	adds	r3, #32
 8003aae:	7663      	strb	r3, [r4, #25]
 8003ab0:	3310      	adds	r3, #16
 8003ab2:	76a3      	strb	r3, [r4, #26]
 8003ab4:	9507      	str	r5, [sp, #28]
 8003ab6:	0035      	movs	r5, r6
 8003ab8:	782b      	ldrb	r3, [r5, #0]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d001      	beq.n	8003ac2 <_svfiprintf_r+0x52>
 8003abe:	2b25      	cmp	r3, #37	; 0x25
 8003ac0:	d148      	bne.n	8003b54 <_svfiprintf_r+0xe4>
 8003ac2:	1bab      	subs	r3, r5, r6
 8003ac4:	9305      	str	r3, [sp, #20]
 8003ac6:	42b5      	cmp	r5, r6
 8003ac8:	d00b      	beq.n	8003ae2 <_svfiprintf_r+0x72>
 8003aca:	0032      	movs	r2, r6
 8003acc:	0039      	movs	r1, r7
 8003ace:	9803      	ldr	r0, [sp, #12]
 8003ad0:	f7ff ff6c 	bl	80039ac <__ssputs_r>
 8003ad4:	3001      	adds	r0, #1
 8003ad6:	d100      	bne.n	8003ada <_svfiprintf_r+0x6a>
 8003ad8:	e0af      	b.n	8003c3a <_svfiprintf_r+0x1ca>
 8003ada:	6963      	ldr	r3, [r4, #20]
 8003adc:	9a05      	ldr	r2, [sp, #20]
 8003ade:	189b      	adds	r3, r3, r2
 8003ae0:	6163      	str	r3, [r4, #20]
 8003ae2:	782b      	ldrb	r3, [r5, #0]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d100      	bne.n	8003aea <_svfiprintf_r+0x7a>
 8003ae8:	e0a7      	b.n	8003c3a <_svfiprintf_r+0x1ca>
 8003aea:	2201      	movs	r2, #1
 8003aec:	2300      	movs	r3, #0
 8003aee:	4252      	negs	r2, r2
 8003af0:	6062      	str	r2, [r4, #4]
 8003af2:	a904      	add	r1, sp, #16
 8003af4:	3254      	adds	r2, #84	; 0x54
 8003af6:	1852      	adds	r2, r2, r1
 8003af8:	1c6e      	adds	r6, r5, #1
 8003afa:	6023      	str	r3, [r4, #0]
 8003afc:	60e3      	str	r3, [r4, #12]
 8003afe:	60a3      	str	r3, [r4, #8]
 8003b00:	7013      	strb	r3, [r2, #0]
 8003b02:	65a3      	str	r3, [r4, #88]	; 0x58
 8003b04:	4b55      	ldr	r3, [pc, #340]	; (8003c5c <_svfiprintf_r+0x1ec>)
 8003b06:	2205      	movs	r2, #5
 8003b08:	0018      	movs	r0, r3
 8003b0a:	7831      	ldrb	r1, [r6, #0]
 8003b0c:	9305      	str	r3, [sp, #20]
 8003b0e:	f000 fa55 	bl	8003fbc <memchr>
 8003b12:	1c75      	adds	r5, r6, #1
 8003b14:	2800      	cmp	r0, #0
 8003b16:	d11f      	bne.n	8003b58 <_svfiprintf_r+0xe8>
 8003b18:	6822      	ldr	r2, [r4, #0]
 8003b1a:	06d3      	lsls	r3, r2, #27
 8003b1c:	d504      	bpl.n	8003b28 <_svfiprintf_r+0xb8>
 8003b1e:	2353      	movs	r3, #83	; 0x53
 8003b20:	a904      	add	r1, sp, #16
 8003b22:	185b      	adds	r3, r3, r1
 8003b24:	2120      	movs	r1, #32
 8003b26:	7019      	strb	r1, [r3, #0]
 8003b28:	0713      	lsls	r3, r2, #28
 8003b2a:	d504      	bpl.n	8003b36 <_svfiprintf_r+0xc6>
 8003b2c:	2353      	movs	r3, #83	; 0x53
 8003b2e:	a904      	add	r1, sp, #16
 8003b30:	185b      	adds	r3, r3, r1
 8003b32:	212b      	movs	r1, #43	; 0x2b
 8003b34:	7019      	strb	r1, [r3, #0]
 8003b36:	7833      	ldrb	r3, [r6, #0]
 8003b38:	2b2a      	cmp	r3, #42	; 0x2a
 8003b3a:	d016      	beq.n	8003b6a <_svfiprintf_r+0xfa>
 8003b3c:	0035      	movs	r5, r6
 8003b3e:	2100      	movs	r1, #0
 8003b40:	200a      	movs	r0, #10
 8003b42:	68e3      	ldr	r3, [r4, #12]
 8003b44:	782a      	ldrb	r2, [r5, #0]
 8003b46:	1c6e      	adds	r6, r5, #1
 8003b48:	3a30      	subs	r2, #48	; 0x30
 8003b4a:	2a09      	cmp	r2, #9
 8003b4c:	d94e      	bls.n	8003bec <_svfiprintf_r+0x17c>
 8003b4e:	2900      	cmp	r1, #0
 8003b50:	d111      	bne.n	8003b76 <_svfiprintf_r+0x106>
 8003b52:	e017      	b.n	8003b84 <_svfiprintf_r+0x114>
 8003b54:	3501      	adds	r5, #1
 8003b56:	e7af      	b.n	8003ab8 <_svfiprintf_r+0x48>
 8003b58:	9b05      	ldr	r3, [sp, #20]
 8003b5a:	6822      	ldr	r2, [r4, #0]
 8003b5c:	1ac0      	subs	r0, r0, r3
 8003b5e:	2301      	movs	r3, #1
 8003b60:	4083      	lsls	r3, r0
 8003b62:	4313      	orrs	r3, r2
 8003b64:	002e      	movs	r6, r5
 8003b66:	6023      	str	r3, [r4, #0]
 8003b68:	e7cc      	b.n	8003b04 <_svfiprintf_r+0x94>
 8003b6a:	9b07      	ldr	r3, [sp, #28]
 8003b6c:	1d19      	adds	r1, r3, #4
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	9107      	str	r1, [sp, #28]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	db01      	blt.n	8003b7a <_svfiprintf_r+0x10a>
 8003b76:	930b      	str	r3, [sp, #44]	; 0x2c
 8003b78:	e004      	b.n	8003b84 <_svfiprintf_r+0x114>
 8003b7a:	425b      	negs	r3, r3
 8003b7c:	60e3      	str	r3, [r4, #12]
 8003b7e:	2302      	movs	r3, #2
 8003b80:	4313      	orrs	r3, r2
 8003b82:	6023      	str	r3, [r4, #0]
 8003b84:	782b      	ldrb	r3, [r5, #0]
 8003b86:	2b2e      	cmp	r3, #46	; 0x2e
 8003b88:	d10a      	bne.n	8003ba0 <_svfiprintf_r+0x130>
 8003b8a:	786b      	ldrb	r3, [r5, #1]
 8003b8c:	2b2a      	cmp	r3, #42	; 0x2a
 8003b8e:	d135      	bne.n	8003bfc <_svfiprintf_r+0x18c>
 8003b90:	9b07      	ldr	r3, [sp, #28]
 8003b92:	3502      	adds	r5, #2
 8003b94:	1d1a      	adds	r2, r3, #4
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	9207      	str	r2, [sp, #28]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	db2b      	blt.n	8003bf6 <_svfiprintf_r+0x186>
 8003b9e:	9309      	str	r3, [sp, #36]	; 0x24
 8003ba0:	4e2f      	ldr	r6, [pc, #188]	; (8003c60 <_svfiprintf_r+0x1f0>)
 8003ba2:	2203      	movs	r2, #3
 8003ba4:	0030      	movs	r0, r6
 8003ba6:	7829      	ldrb	r1, [r5, #0]
 8003ba8:	f000 fa08 	bl	8003fbc <memchr>
 8003bac:	2800      	cmp	r0, #0
 8003bae:	d006      	beq.n	8003bbe <_svfiprintf_r+0x14e>
 8003bb0:	2340      	movs	r3, #64	; 0x40
 8003bb2:	1b80      	subs	r0, r0, r6
 8003bb4:	4083      	lsls	r3, r0
 8003bb6:	6822      	ldr	r2, [r4, #0]
 8003bb8:	3501      	adds	r5, #1
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	6023      	str	r3, [r4, #0]
 8003bbe:	7829      	ldrb	r1, [r5, #0]
 8003bc0:	2206      	movs	r2, #6
 8003bc2:	4828      	ldr	r0, [pc, #160]	; (8003c64 <_svfiprintf_r+0x1f4>)
 8003bc4:	1c6e      	adds	r6, r5, #1
 8003bc6:	7621      	strb	r1, [r4, #24]
 8003bc8:	f000 f9f8 	bl	8003fbc <memchr>
 8003bcc:	2800      	cmp	r0, #0
 8003bce:	d03c      	beq.n	8003c4a <_svfiprintf_r+0x1da>
 8003bd0:	4b25      	ldr	r3, [pc, #148]	; (8003c68 <_svfiprintf_r+0x1f8>)
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d125      	bne.n	8003c22 <_svfiprintf_r+0x1b2>
 8003bd6:	2207      	movs	r2, #7
 8003bd8:	9b07      	ldr	r3, [sp, #28]
 8003bda:	3307      	adds	r3, #7
 8003bdc:	4393      	bics	r3, r2
 8003bde:	3308      	adds	r3, #8
 8003be0:	9307      	str	r3, [sp, #28]
 8003be2:	6963      	ldr	r3, [r4, #20]
 8003be4:	9a04      	ldr	r2, [sp, #16]
 8003be6:	189b      	adds	r3, r3, r2
 8003be8:	6163      	str	r3, [r4, #20]
 8003bea:	e764      	b.n	8003ab6 <_svfiprintf_r+0x46>
 8003bec:	4343      	muls	r3, r0
 8003bee:	0035      	movs	r5, r6
 8003bf0:	2101      	movs	r1, #1
 8003bf2:	189b      	adds	r3, r3, r2
 8003bf4:	e7a6      	b.n	8003b44 <_svfiprintf_r+0xd4>
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	425b      	negs	r3, r3
 8003bfa:	e7d0      	b.n	8003b9e <_svfiprintf_r+0x12e>
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	200a      	movs	r0, #10
 8003c00:	001a      	movs	r2, r3
 8003c02:	3501      	adds	r5, #1
 8003c04:	6063      	str	r3, [r4, #4]
 8003c06:	7829      	ldrb	r1, [r5, #0]
 8003c08:	1c6e      	adds	r6, r5, #1
 8003c0a:	3930      	subs	r1, #48	; 0x30
 8003c0c:	2909      	cmp	r1, #9
 8003c0e:	d903      	bls.n	8003c18 <_svfiprintf_r+0x1a8>
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d0c5      	beq.n	8003ba0 <_svfiprintf_r+0x130>
 8003c14:	9209      	str	r2, [sp, #36]	; 0x24
 8003c16:	e7c3      	b.n	8003ba0 <_svfiprintf_r+0x130>
 8003c18:	4342      	muls	r2, r0
 8003c1a:	0035      	movs	r5, r6
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	1852      	adds	r2, r2, r1
 8003c20:	e7f1      	b.n	8003c06 <_svfiprintf_r+0x196>
 8003c22:	aa07      	add	r2, sp, #28
 8003c24:	9200      	str	r2, [sp, #0]
 8003c26:	0021      	movs	r1, r4
 8003c28:	003a      	movs	r2, r7
 8003c2a:	4b10      	ldr	r3, [pc, #64]	; (8003c6c <_svfiprintf_r+0x1fc>)
 8003c2c:	9803      	ldr	r0, [sp, #12]
 8003c2e:	e000      	b.n	8003c32 <_svfiprintf_r+0x1c2>
 8003c30:	bf00      	nop
 8003c32:	9004      	str	r0, [sp, #16]
 8003c34:	9b04      	ldr	r3, [sp, #16]
 8003c36:	3301      	adds	r3, #1
 8003c38:	d1d3      	bne.n	8003be2 <_svfiprintf_r+0x172>
 8003c3a:	89bb      	ldrh	r3, [r7, #12]
 8003c3c:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003c3e:	065b      	lsls	r3, r3, #25
 8003c40:	d400      	bmi.n	8003c44 <_svfiprintf_r+0x1d4>
 8003c42:	e72c      	b.n	8003a9e <_svfiprintf_r+0x2e>
 8003c44:	2001      	movs	r0, #1
 8003c46:	4240      	negs	r0, r0
 8003c48:	e729      	b.n	8003a9e <_svfiprintf_r+0x2e>
 8003c4a:	aa07      	add	r2, sp, #28
 8003c4c:	9200      	str	r2, [sp, #0]
 8003c4e:	0021      	movs	r1, r4
 8003c50:	003a      	movs	r2, r7
 8003c52:	4b06      	ldr	r3, [pc, #24]	; (8003c6c <_svfiprintf_r+0x1fc>)
 8003c54:	9803      	ldr	r0, [sp, #12]
 8003c56:	f000 f87b 	bl	8003d50 <_printf_i>
 8003c5a:	e7ea      	b.n	8003c32 <_svfiprintf_r+0x1c2>
 8003c5c:	08004118 	.word	0x08004118
 8003c60:	0800411e 	.word	0x0800411e
 8003c64:	08004122 	.word	0x08004122
 8003c68:	00000000 	.word	0x00000000
 8003c6c:	080039ad 	.word	0x080039ad

08003c70 <_printf_common>:
 8003c70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c72:	0016      	movs	r6, r2
 8003c74:	9301      	str	r3, [sp, #4]
 8003c76:	688a      	ldr	r2, [r1, #8]
 8003c78:	690b      	ldr	r3, [r1, #16]
 8003c7a:	000c      	movs	r4, r1
 8003c7c:	9000      	str	r0, [sp, #0]
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	da00      	bge.n	8003c84 <_printf_common+0x14>
 8003c82:	0013      	movs	r3, r2
 8003c84:	0022      	movs	r2, r4
 8003c86:	6033      	str	r3, [r6, #0]
 8003c88:	3243      	adds	r2, #67	; 0x43
 8003c8a:	7812      	ldrb	r2, [r2, #0]
 8003c8c:	2a00      	cmp	r2, #0
 8003c8e:	d001      	beq.n	8003c94 <_printf_common+0x24>
 8003c90:	3301      	adds	r3, #1
 8003c92:	6033      	str	r3, [r6, #0]
 8003c94:	6823      	ldr	r3, [r4, #0]
 8003c96:	069b      	lsls	r3, r3, #26
 8003c98:	d502      	bpl.n	8003ca0 <_printf_common+0x30>
 8003c9a:	6833      	ldr	r3, [r6, #0]
 8003c9c:	3302      	adds	r3, #2
 8003c9e:	6033      	str	r3, [r6, #0]
 8003ca0:	6822      	ldr	r2, [r4, #0]
 8003ca2:	2306      	movs	r3, #6
 8003ca4:	0015      	movs	r5, r2
 8003ca6:	401d      	ands	r5, r3
 8003ca8:	421a      	tst	r2, r3
 8003caa:	d027      	beq.n	8003cfc <_printf_common+0x8c>
 8003cac:	0023      	movs	r3, r4
 8003cae:	3343      	adds	r3, #67	; 0x43
 8003cb0:	781b      	ldrb	r3, [r3, #0]
 8003cb2:	1e5a      	subs	r2, r3, #1
 8003cb4:	4193      	sbcs	r3, r2
 8003cb6:	6822      	ldr	r2, [r4, #0]
 8003cb8:	0692      	lsls	r2, r2, #26
 8003cba:	d430      	bmi.n	8003d1e <_printf_common+0xae>
 8003cbc:	0022      	movs	r2, r4
 8003cbe:	9901      	ldr	r1, [sp, #4]
 8003cc0:	9800      	ldr	r0, [sp, #0]
 8003cc2:	9d08      	ldr	r5, [sp, #32]
 8003cc4:	3243      	adds	r2, #67	; 0x43
 8003cc6:	47a8      	blx	r5
 8003cc8:	3001      	adds	r0, #1
 8003cca:	d025      	beq.n	8003d18 <_printf_common+0xa8>
 8003ccc:	2206      	movs	r2, #6
 8003cce:	6823      	ldr	r3, [r4, #0]
 8003cd0:	2500      	movs	r5, #0
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	2b04      	cmp	r3, #4
 8003cd6:	d105      	bne.n	8003ce4 <_printf_common+0x74>
 8003cd8:	6833      	ldr	r3, [r6, #0]
 8003cda:	68e5      	ldr	r5, [r4, #12]
 8003cdc:	1aed      	subs	r5, r5, r3
 8003cde:	43eb      	mvns	r3, r5
 8003ce0:	17db      	asrs	r3, r3, #31
 8003ce2:	401d      	ands	r5, r3
 8003ce4:	68a3      	ldr	r3, [r4, #8]
 8003ce6:	6922      	ldr	r2, [r4, #16]
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	dd01      	ble.n	8003cf0 <_printf_common+0x80>
 8003cec:	1a9b      	subs	r3, r3, r2
 8003cee:	18ed      	adds	r5, r5, r3
 8003cf0:	2600      	movs	r6, #0
 8003cf2:	42b5      	cmp	r5, r6
 8003cf4:	d120      	bne.n	8003d38 <_printf_common+0xc8>
 8003cf6:	2000      	movs	r0, #0
 8003cf8:	e010      	b.n	8003d1c <_printf_common+0xac>
 8003cfa:	3501      	adds	r5, #1
 8003cfc:	68e3      	ldr	r3, [r4, #12]
 8003cfe:	6832      	ldr	r2, [r6, #0]
 8003d00:	1a9b      	subs	r3, r3, r2
 8003d02:	42ab      	cmp	r3, r5
 8003d04:	ddd2      	ble.n	8003cac <_printf_common+0x3c>
 8003d06:	0022      	movs	r2, r4
 8003d08:	2301      	movs	r3, #1
 8003d0a:	9901      	ldr	r1, [sp, #4]
 8003d0c:	9800      	ldr	r0, [sp, #0]
 8003d0e:	9f08      	ldr	r7, [sp, #32]
 8003d10:	3219      	adds	r2, #25
 8003d12:	47b8      	blx	r7
 8003d14:	3001      	adds	r0, #1
 8003d16:	d1f0      	bne.n	8003cfa <_printf_common+0x8a>
 8003d18:	2001      	movs	r0, #1
 8003d1a:	4240      	negs	r0, r0
 8003d1c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003d1e:	2030      	movs	r0, #48	; 0x30
 8003d20:	18e1      	adds	r1, r4, r3
 8003d22:	3143      	adds	r1, #67	; 0x43
 8003d24:	7008      	strb	r0, [r1, #0]
 8003d26:	0021      	movs	r1, r4
 8003d28:	1c5a      	adds	r2, r3, #1
 8003d2a:	3145      	adds	r1, #69	; 0x45
 8003d2c:	7809      	ldrb	r1, [r1, #0]
 8003d2e:	18a2      	adds	r2, r4, r2
 8003d30:	3243      	adds	r2, #67	; 0x43
 8003d32:	3302      	adds	r3, #2
 8003d34:	7011      	strb	r1, [r2, #0]
 8003d36:	e7c1      	b.n	8003cbc <_printf_common+0x4c>
 8003d38:	0022      	movs	r2, r4
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	9901      	ldr	r1, [sp, #4]
 8003d3e:	9800      	ldr	r0, [sp, #0]
 8003d40:	9f08      	ldr	r7, [sp, #32]
 8003d42:	321a      	adds	r2, #26
 8003d44:	47b8      	blx	r7
 8003d46:	3001      	adds	r0, #1
 8003d48:	d0e6      	beq.n	8003d18 <_printf_common+0xa8>
 8003d4a:	3601      	adds	r6, #1
 8003d4c:	e7d1      	b.n	8003cf2 <_printf_common+0x82>
	...

08003d50 <_printf_i>:
 8003d50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d52:	b08b      	sub	sp, #44	; 0x2c
 8003d54:	9206      	str	r2, [sp, #24]
 8003d56:	000a      	movs	r2, r1
 8003d58:	3243      	adds	r2, #67	; 0x43
 8003d5a:	9307      	str	r3, [sp, #28]
 8003d5c:	9005      	str	r0, [sp, #20]
 8003d5e:	9204      	str	r2, [sp, #16]
 8003d60:	7e0a      	ldrb	r2, [r1, #24]
 8003d62:	000c      	movs	r4, r1
 8003d64:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003d66:	2a78      	cmp	r2, #120	; 0x78
 8003d68:	d809      	bhi.n	8003d7e <_printf_i+0x2e>
 8003d6a:	2a62      	cmp	r2, #98	; 0x62
 8003d6c:	d80b      	bhi.n	8003d86 <_printf_i+0x36>
 8003d6e:	2a00      	cmp	r2, #0
 8003d70:	d100      	bne.n	8003d74 <_printf_i+0x24>
 8003d72:	e0be      	b.n	8003ef2 <_printf_i+0x1a2>
 8003d74:	497c      	ldr	r1, [pc, #496]	; (8003f68 <_printf_i+0x218>)
 8003d76:	9103      	str	r1, [sp, #12]
 8003d78:	2a58      	cmp	r2, #88	; 0x58
 8003d7a:	d100      	bne.n	8003d7e <_printf_i+0x2e>
 8003d7c:	e093      	b.n	8003ea6 <_printf_i+0x156>
 8003d7e:	0026      	movs	r6, r4
 8003d80:	3642      	adds	r6, #66	; 0x42
 8003d82:	7032      	strb	r2, [r6, #0]
 8003d84:	e022      	b.n	8003dcc <_printf_i+0x7c>
 8003d86:	0010      	movs	r0, r2
 8003d88:	3863      	subs	r0, #99	; 0x63
 8003d8a:	2815      	cmp	r0, #21
 8003d8c:	d8f7      	bhi.n	8003d7e <_printf_i+0x2e>
 8003d8e:	f7fc f9c1 	bl	8000114 <__gnu_thumb1_case_shi>
 8003d92:	0016      	.short	0x0016
 8003d94:	fff6001f 	.word	0xfff6001f
 8003d98:	fff6fff6 	.word	0xfff6fff6
 8003d9c:	001ffff6 	.word	0x001ffff6
 8003da0:	fff6fff6 	.word	0xfff6fff6
 8003da4:	fff6fff6 	.word	0xfff6fff6
 8003da8:	003600a3 	.word	0x003600a3
 8003dac:	fff60083 	.word	0xfff60083
 8003db0:	00b4fff6 	.word	0x00b4fff6
 8003db4:	0036fff6 	.word	0x0036fff6
 8003db8:	fff6fff6 	.word	0xfff6fff6
 8003dbc:	0087      	.short	0x0087
 8003dbe:	0026      	movs	r6, r4
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	3642      	adds	r6, #66	; 0x42
 8003dc4:	1d11      	adds	r1, r2, #4
 8003dc6:	6019      	str	r1, [r3, #0]
 8003dc8:	6813      	ldr	r3, [r2, #0]
 8003dca:	7033      	strb	r3, [r6, #0]
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e0a2      	b.n	8003f16 <_printf_i+0x1c6>
 8003dd0:	6818      	ldr	r0, [r3, #0]
 8003dd2:	6809      	ldr	r1, [r1, #0]
 8003dd4:	1d02      	adds	r2, r0, #4
 8003dd6:	060d      	lsls	r5, r1, #24
 8003dd8:	d50b      	bpl.n	8003df2 <_printf_i+0xa2>
 8003dda:	6805      	ldr	r5, [r0, #0]
 8003ddc:	601a      	str	r2, [r3, #0]
 8003dde:	2d00      	cmp	r5, #0
 8003de0:	da03      	bge.n	8003dea <_printf_i+0x9a>
 8003de2:	232d      	movs	r3, #45	; 0x2d
 8003de4:	9a04      	ldr	r2, [sp, #16]
 8003de6:	426d      	negs	r5, r5
 8003de8:	7013      	strb	r3, [r2, #0]
 8003dea:	4b5f      	ldr	r3, [pc, #380]	; (8003f68 <_printf_i+0x218>)
 8003dec:	270a      	movs	r7, #10
 8003dee:	9303      	str	r3, [sp, #12]
 8003df0:	e01b      	b.n	8003e2a <_printf_i+0xda>
 8003df2:	6805      	ldr	r5, [r0, #0]
 8003df4:	601a      	str	r2, [r3, #0]
 8003df6:	0649      	lsls	r1, r1, #25
 8003df8:	d5f1      	bpl.n	8003dde <_printf_i+0x8e>
 8003dfa:	b22d      	sxth	r5, r5
 8003dfc:	e7ef      	b.n	8003dde <_printf_i+0x8e>
 8003dfe:	680d      	ldr	r5, [r1, #0]
 8003e00:	6819      	ldr	r1, [r3, #0]
 8003e02:	1d08      	adds	r0, r1, #4
 8003e04:	6018      	str	r0, [r3, #0]
 8003e06:	062e      	lsls	r6, r5, #24
 8003e08:	d501      	bpl.n	8003e0e <_printf_i+0xbe>
 8003e0a:	680d      	ldr	r5, [r1, #0]
 8003e0c:	e003      	b.n	8003e16 <_printf_i+0xc6>
 8003e0e:	066d      	lsls	r5, r5, #25
 8003e10:	d5fb      	bpl.n	8003e0a <_printf_i+0xba>
 8003e12:	680d      	ldr	r5, [r1, #0]
 8003e14:	b2ad      	uxth	r5, r5
 8003e16:	4b54      	ldr	r3, [pc, #336]	; (8003f68 <_printf_i+0x218>)
 8003e18:	2708      	movs	r7, #8
 8003e1a:	9303      	str	r3, [sp, #12]
 8003e1c:	2a6f      	cmp	r2, #111	; 0x6f
 8003e1e:	d000      	beq.n	8003e22 <_printf_i+0xd2>
 8003e20:	3702      	adds	r7, #2
 8003e22:	0023      	movs	r3, r4
 8003e24:	2200      	movs	r2, #0
 8003e26:	3343      	adds	r3, #67	; 0x43
 8003e28:	701a      	strb	r2, [r3, #0]
 8003e2a:	6863      	ldr	r3, [r4, #4]
 8003e2c:	60a3      	str	r3, [r4, #8]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	db03      	blt.n	8003e3a <_printf_i+0xea>
 8003e32:	2104      	movs	r1, #4
 8003e34:	6822      	ldr	r2, [r4, #0]
 8003e36:	438a      	bics	r2, r1
 8003e38:	6022      	str	r2, [r4, #0]
 8003e3a:	2d00      	cmp	r5, #0
 8003e3c:	d102      	bne.n	8003e44 <_printf_i+0xf4>
 8003e3e:	9e04      	ldr	r6, [sp, #16]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d00c      	beq.n	8003e5e <_printf_i+0x10e>
 8003e44:	9e04      	ldr	r6, [sp, #16]
 8003e46:	0028      	movs	r0, r5
 8003e48:	0039      	movs	r1, r7
 8003e4a:	f7fc f9f3 	bl	8000234 <__aeabi_uidivmod>
 8003e4e:	9b03      	ldr	r3, [sp, #12]
 8003e50:	3e01      	subs	r6, #1
 8003e52:	5c5b      	ldrb	r3, [r3, r1]
 8003e54:	7033      	strb	r3, [r6, #0]
 8003e56:	002b      	movs	r3, r5
 8003e58:	0005      	movs	r5, r0
 8003e5a:	429f      	cmp	r7, r3
 8003e5c:	d9f3      	bls.n	8003e46 <_printf_i+0xf6>
 8003e5e:	2f08      	cmp	r7, #8
 8003e60:	d109      	bne.n	8003e76 <_printf_i+0x126>
 8003e62:	6823      	ldr	r3, [r4, #0]
 8003e64:	07db      	lsls	r3, r3, #31
 8003e66:	d506      	bpl.n	8003e76 <_printf_i+0x126>
 8003e68:	6862      	ldr	r2, [r4, #4]
 8003e6a:	6923      	ldr	r3, [r4, #16]
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	dc02      	bgt.n	8003e76 <_printf_i+0x126>
 8003e70:	2330      	movs	r3, #48	; 0x30
 8003e72:	3e01      	subs	r6, #1
 8003e74:	7033      	strb	r3, [r6, #0]
 8003e76:	9b04      	ldr	r3, [sp, #16]
 8003e78:	1b9b      	subs	r3, r3, r6
 8003e7a:	6123      	str	r3, [r4, #16]
 8003e7c:	9b07      	ldr	r3, [sp, #28]
 8003e7e:	0021      	movs	r1, r4
 8003e80:	9300      	str	r3, [sp, #0]
 8003e82:	9805      	ldr	r0, [sp, #20]
 8003e84:	9b06      	ldr	r3, [sp, #24]
 8003e86:	aa09      	add	r2, sp, #36	; 0x24
 8003e88:	f7ff fef2 	bl	8003c70 <_printf_common>
 8003e8c:	3001      	adds	r0, #1
 8003e8e:	d147      	bne.n	8003f20 <_printf_i+0x1d0>
 8003e90:	2001      	movs	r0, #1
 8003e92:	4240      	negs	r0, r0
 8003e94:	b00b      	add	sp, #44	; 0x2c
 8003e96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e98:	2220      	movs	r2, #32
 8003e9a:	6809      	ldr	r1, [r1, #0]
 8003e9c:	430a      	orrs	r2, r1
 8003e9e:	6022      	str	r2, [r4, #0]
 8003ea0:	2278      	movs	r2, #120	; 0x78
 8003ea2:	4932      	ldr	r1, [pc, #200]	; (8003f6c <_printf_i+0x21c>)
 8003ea4:	9103      	str	r1, [sp, #12]
 8003ea6:	0021      	movs	r1, r4
 8003ea8:	3145      	adds	r1, #69	; 0x45
 8003eaa:	700a      	strb	r2, [r1, #0]
 8003eac:	6819      	ldr	r1, [r3, #0]
 8003eae:	6822      	ldr	r2, [r4, #0]
 8003eb0:	c920      	ldmia	r1!, {r5}
 8003eb2:	0610      	lsls	r0, r2, #24
 8003eb4:	d402      	bmi.n	8003ebc <_printf_i+0x16c>
 8003eb6:	0650      	lsls	r0, r2, #25
 8003eb8:	d500      	bpl.n	8003ebc <_printf_i+0x16c>
 8003eba:	b2ad      	uxth	r5, r5
 8003ebc:	6019      	str	r1, [r3, #0]
 8003ebe:	07d3      	lsls	r3, r2, #31
 8003ec0:	d502      	bpl.n	8003ec8 <_printf_i+0x178>
 8003ec2:	2320      	movs	r3, #32
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	6023      	str	r3, [r4, #0]
 8003ec8:	2710      	movs	r7, #16
 8003eca:	2d00      	cmp	r5, #0
 8003ecc:	d1a9      	bne.n	8003e22 <_printf_i+0xd2>
 8003ece:	2220      	movs	r2, #32
 8003ed0:	6823      	ldr	r3, [r4, #0]
 8003ed2:	4393      	bics	r3, r2
 8003ed4:	6023      	str	r3, [r4, #0]
 8003ed6:	e7a4      	b.n	8003e22 <_printf_i+0xd2>
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	680d      	ldr	r5, [r1, #0]
 8003edc:	1d10      	adds	r0, r2, #4
 8003ede:	6949      	ldr	r1, [r1, #20]
 8003ee0:	6018      	str	r0, [r3, #0]
 8003ee2:	6813      	ldr	r3, [r2, #0]
 8003ee4:	062e      	lsls	r6, r5, #24
 8003ee6:	d501      	bpl.n	8003eec <_printf_i+0x19c>
 8003ee8:	6019      	str	r1, [r3, #0]
 8003eea:	e002      	b.n	8003ef2 <_printf_i+0x1a2>
 8003eec:	066d      	lsls	r5, r5, #25
 8003eee:	d5fb      	bpl.n	8003ee8 <_printf_i+0x198>
 8003ef0:	8019      	strh	r1, [r3, #0]
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	9e04      	ldr	r6, [sp, #16]
 8003ef6:	6123      	str	r3, [r4, #16]
 8003ef8:	e7c0      	b.n	8003e7c <_printf_i+0x12c>
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	1d11      	adds	r1, r2, #4
 8003efe:	6019      	str	r1, [r3, #0]
 8003f00:	6816      	ldr	r6, [r2, #0]
 8003f02:	2100      	movs	r1, #0
 8003f04:	0030      	movs	r0, r6
 8003f06:	6862      	ldr	r2, [r4, #4]
 8003f08:	f000 f858 	bl	8003fbc <memchr>
 8003f0c:	2800      	cmp	r0, #0
 8003f0e:	d001      	beq.n	8003f14 <_printf_i+0x1c4>
 8003f10:	1b80      	subs	r0, r0, r6
 8003f12:	6060      	str	r0, [r4, #4]
 8003f14:	6863      	ldr	r3, [r4, #4]
 8003f16:	6123      	str	r3, [r4, #16]
 8003f18:	2300      	movs	r3, #0
 8003f1a:	9a04      	ldr	r2, [sp, #16]
 8003f1c:	7013      	strb	r3, [r2, #0]
 8003f1e:	e7ad      	b.n	8003e7c <_printf_i+0x12c>
 8003f20:	0032      	movs	r2, r6
 8003f22:	6923      	ldr	r3, [r4, #16]
 8003f24:	9906      	ldr	r1, [sp, #24]
 8003f26:	9805      	ldr	r0, [sp, #20]
 8003f28:	9d07      	ldr	r5, [sp, #28]
 8003f2a:	47a8      	blx	r5
 8003f2c:	3001      	adds	r0, #1
 8003f2e:	d0af      	beq.n	8003e90 <_printf_i+0x140>
 8003f30:	6823      	ldr	r3, [r4, #0]
 8003f32:	079b      	lsls	r3, r3, #30
 8003f34:	d415      	bmi.n	8003f62 <_printf_i+0x212>
 8003f36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f38:	68e0      	ldr	r0, [r4, #12]
 8003f3a:	4298      	cmp	r0, r3
 8003f3c:	daaa      	bge.n	8003e94 <_printf_i+0x144>
 8003f3e:	0018      	movs	r0, r3
 8003f40:	e7a8      	b.n	8003e94 <_printf_i+0x144>
 8003f42:	0022      	movs	r2, r4
 8003f44:	2301      	movs	r3, #1
 8003f46:	9906      	ldr	r1, [sp, #24]
 8003f48:	9805      	ldr	r0, [sp, #20]
 8003f4a:	9e07      	ldr	r6, [sp, #28]
 8003f4c:	3219      	adds	r2, #25
 8003f4e:	47b0      	blx	r6
 8003f50:	3001      	adds	r0, #1
 8003f52:	d09d      	beq.n	8003e90 <_printf_i+0x140>
 8003f54:	3501      	adds	r5, #1
 8003f56:	68e3      	ldr	r3, [r4, #12]
 8003f58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003f5a:	1a9b      	subs	r3, r3, r2
 8003f5c:	42ab      	cmp	r3, r5
 8003f5e:	dcf0      	bgt.n	8003f42 <_printf_i+0x1f2>
 8003f60:	e7e9      	b.n	8003f36 <_printf_i+0x1e6>
 8003f62:	2500      	movs	r5, #0
 8003f64:	e7f7      	b.n	8003f56 <_printf_i+0x206>
 8003f66:	46c0      	nop			; (mov r8, r8)
 8003f68:	08004129 	.word	0x08004129
 8003f6c:	0800413a 	.word	0x0800413a

08003f70 <memmove>:
 8003f70:	b510      	push	{r4, lr}
 8003f72:	4288      	cmp	r0, r1
 8003f74:	d902      	bls.n	8003f7c <memmove+0xc>
 8003f76:	188b      	adds	r3, r1, r2
 8003f78:	4298      	cmp	r0, r3
 8003f7a:	d303      	bcc.n	8003f84 <memmove+0x14>
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	e007      	b.n	8003f90 <memmove+0x20>
 8003f80:	5c8b      	ldrb	r3, [r1, r2]
 8003f82:	5483      	strb	r3, [r0, r2]
 8003f84:	3a01      	subs	r2, #1
 8003f86:	d2fb      	bcs.n	8003f80 <memmove+0x10>
 8003f88:	bd10      	pop	{r4, pc}
 8003f8a:	5ccc      	ldrb	r4, [r1, r3]
 8003f8c:	54c4      	strb	r4, [r0, r3]
 8003f8e:	3301      	adds	r3, #1
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d1fa      	bne.n	8003f8a <memmove+0x1a>
 8003f94:	e7f8      	b.n	8003f88 <memmove+0x18>
	...

08003f98 <_sbrk_r>:
 8003f98:	2300      	movs	r3, #0
 8003f9a:	b570      	push	{r4, r5, r6, lr}
 8003f9c:	4d06      	ldr	r5, [pc, #24]	; (8003fb8 <_sbrk_r+0x20>)
 8003f9e:	0004      	movs	r4, r0
 8003fa0:	0008      	movs	r0, r1
 8003fa2:	602b      	str	r3, [r5, #0]
 8003fa4:	f7fc fe04 	bl	8000bb0 <_sbrk>
 8003fa8:	1c43      	adds	r3, r0, #1
 8003faa:	d103      	bne.n	8003fb4 <_sbrk_r+0x1c>
 8003fac:	682b      	ldr	r3, [r5, #0]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d000      	beq.n	8003fb4 <_sbrk_r+0x1c>
 8003fb2:	6023      	str	r3, [r4, #0]
 8003fb4:	bd70      	pop	{r4, r5, r6, pc}
 8003fb6:	46c0      	nop			; (mov r8, r8)
 8003fb8:	200002c0 	.word	0x200002c0

08003fbc <memchr>:
 8003fbc:	b2c9      	uxtb	r1, r1
 8003fbe:	1882      	adds	r2, r0, r2
 8003fc0:	4290      	cmp	r0, r2
 8003fc2:	d101      	bne.n	8003fc8 <memchr+0xc>
 8003fc4:	2000      	movs	r0, #0
 8003fc6:	4770      	bx	lr
 8003fc8:	7803      	ldrb	r3, [r0, #0]
 8003fca:	428b      	cmp	r3, r1
 8003fcc:	d0fb      	beq.n	8003fc6 <memchr+0xa>
 8003fce:	3001      	adds	r0, #1
 8003fd0:	e7f6      	b.n	8003fc0 <memchr+0x4>

08003fd2 <memcpy>:
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	b510      	push	{r4, lr}
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d100      	bne.n	8003fdc <memcpy+0xa>
 8003fda:	bd10      	pop	{r4, pc}
 8003fdc:	5ccc      	ldrb	r4, [r1, r3]
 8003fde:	54c4      	strb	r4, [r0, r3]
 8003fe0:	3301      	adds	r3, #1
 8003fe2:	e7f8      	b.n	8003fd6 <memcpy+0x4>

08003fe4 <_realloc_r>:
 8003fe4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003fe6:	0007      	movs	r7, r0
 8003fe8:	000e      	movs	r6, r1
 8003fea:	0014      	movs	r4, r2
 8003fec:	2900      	cmp	r1, #0
 8003fee:	d105      	bne.n	8003ffc <_realloc_r+0x18>
 8003ff0:	0011      	movs	r1, r2
 8003ff2:	f7ff fc49 	bl	8003888 <_malloc_r>
 8003ff6:	0005      	movs	r5, r0
 8003ff8:	0028      	movs	r0, r5
 8003ffa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003ffc:	2a00      	cmp	r2, #0
 8003ffe:	d103      	bne.n	8004008 <_realloc_r+0x24>
 8004000:	f7ff fbd6 	bl	80037b0 <_free_r>
 8004004:	0025      	movs	r5, r4
 8004006:	e7f7      	b.n	8003ff8 <_realloc_r+0x14>
 8004008:	f000 f81b 	bl	8004042 <_malloc_usable_size_r>
 800400c:	9001      	str	r0, [sp, #4]
 800400e:	4284      	cmp	r4, r0
 8004010:	d803      	bhi.n	800401a <_realloc_r+0x36>
 8004012:	0035      	movs	r5, r6
 8004014:	0843      	lsrs	r3, r0, #1
 8004016:	42a3      	cmp	r3, r4
 8004018:	d3ee      	bcc.n	8003ff8 <_realloc_r+0x14>
 800401a:	0021      	movs	r1, r4
 800401c:	0038      	movs	r0, r7
 800401e:	f7ff fc33 	bl	8003888 <_malloc_r>
 8004022:	1e05      	subs	r5, r0, #0
 8004024:	d0e8      	beq.n	8003ff8 <_realloc_r+0x14>
 8004026:	9b01      	ldr	r3, [sp, #4]
 8004028:	0022      	movs	r2, r4
 800402a:	429c      	cmp	r4, r3
 800402c:	d900      	bls.n	8004030 <_realloc_r+0x4c>
 800402e:	001a      	movs	r2, r3
 8004030:	0031      	movs	r1, r6
 8004032:	0028      	movs	r0, r5
 8004034:	f7ff ffcd 	bl	8003fd2 <memcpy>
 8004038:	0031      	movs	r1, r6
 800403a:	0038      	movs	r0, r7
 800403c:	f7ff fbb8 	bl	80037b0 <_free_r>
 8004040:	e7da      	b.n	8003ff8 <_realloc_r+0x14>

08004042 <_malloc_usable_size_r>:
 8004042:	1f0b      	subs	r3, r1, #4
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	1f18      	subs	r0, r3, #4
 8004048:	2b00      	cmp	r3, #0
 800404a:	da01      	bge.n	8004050 <_malloc_usable_size_r+0xe>
 800404c:	580b      	ldr	r3, [r1, r0]
 800404e:	18c0      	adds	r0, r0, r3
 8004050:	4770      	bx	lr
	...

08004054 <_init>:
 8004054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004056:	46c0      	nop			; (mov r8, r8)
 8004058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800405a:	bc08      	pop	{r3}
 800405c:	469e      	mov	lr, r3
 800405e:	4770      	bx	lr

08004060 <_fini>:
 8004060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004062:	46c0      	nop			; (mov r8, r8)
 8004064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004066:	bc08      	pop	{r3}
 8004068:	469e      	mov	lr, r3
 800406a:	4770      	bx	lr
