{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1523011903619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1523011903620 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de2_115_media_computer EP4CE115F29C8 " "Selected device EP4CE115F29C8 for design \"de2_115_media_computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1523011904953 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523011905856 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523011905857 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nios_system:NiosII\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"nios_system:NiosII\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_system:NiosII\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for nios_system:NiosII\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "D:/soc/de2_115_media_computer/db/altpll_3lb2.tdf" 27 2 0 } } { "" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 5160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1523011907065 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_system:NiosII\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for nios_system:NiosII\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "D:/soc/de2_115_media_computer/db/altpll_3lb2.tdf" 27 2 0 } } { "" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 5161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1523011907065 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "D:/soc/de2_115_media_computer/db/altpll_3lb2.tdf" 27 2 0 } } { "" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 5160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1523011907065 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nios_system:NiosII\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"nios_system:NiosII\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_system:NiosII\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\|clk\[0\] 73 297 0 0 " "Implementing clock multiplication of 73, clock division of 297, and phase shift of 0 degrees (0 ps) for nios_system:NiosII\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_dkb2.tdf" "" { Text "D:/soc/de2_115_media_computer/db/altpll_dkb2.tdf" 27 2 0 } } { "" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 15174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1523011907070 ""}  } { { "db/altpll_dkb2.tdf" "" { Text "D:/soc/de2_115_media_computer/db/altpll_dkb2.tdf" 27 2 0 } } { "" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 15174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1523011907070 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "nios_system:NiosII\|nios_system_VGA_Subsystem:vga_subsystem\|nios_system_VGA_Subsystem_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 clock1 " "Compensate clock of PLL \"nios_system:NiosII\|nios_system_VGA_Subsystem:vga_subsystem\|nios_system_VGA_Subsystem_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has been set to clock1" {  } { { "db/altpll_8fb2.tdf" "" { Text "D:/soc/de2_115_media_computer/db/altpll_8fb2.tdf" 27 2 0 } } { "" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 4286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1523011907072 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nios_system:NiosII\|nios_system_VGA_Subsystem:vga_subsystem\|nios_system_VGA_Subsystem_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"nios_system:NiosII\|nios_system_VGA_Subsystem:vga_subsystem\|nios_system_VGA_Subsystem_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_system:NiosII\|nios_system_VGA_Subsystem:vga_subsystem\|nios_system_VGA_Subsystem_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for nios_system:NiosII\|nios_system_VGA_Subsystem:vga_subsystem\|nios_system_VGA_Subsystem_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_8fb2.tdf" "" { Text "D:/soc/de2_115_media_computer/db/altpll_8fb2.tdf" 27 2 0 } } { "" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 4287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1523011907074 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "D:/soc/de2_115_media_computer/db/altpll_8fb2.tdf" 27 2 0 } } { "" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 4286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1523011907074 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1523011910500 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1523011910553 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523011915703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523011915703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523011915703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8 " "Device EP4CE75F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523011915703 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1523011915703 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523011915919 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523011915919 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523011915919 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523011915919 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1523011915919 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1523011915978 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1523011928332 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nsj1 " "Entity dcfifo_nsj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vsj1 " "Entity dcfifo_vsj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1523011943559 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1523011943559 ""}
{ "Info" "ISTA_SDC_FOUND" "de2_115_media_computer.sdc " "Reading SDC File: 'de2_115_media_computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1523011944768 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2_115_media_computer.sdc 49 NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at de2_115_media_computer.sdc(49): NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523011944773 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2_115_media_computer.sdc 49 NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at de2_115_media_computer.sdc(49): NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523011944776 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock de2_115_media_computer.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at de2_115_media_computer.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -master_clock \{CLOCK_50\} \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]\}\]  " "create_generated_clock -name \{NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -master_clock \{CLOCK_50\} \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]\}\] " {  } { { "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1523011944778 ""}  } { { "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523011944778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock de2_115_media_computer.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at de2_115_media_computer.sdc(49): Argument -source is an empty collection" {  } { { "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523011944778 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2_115_media_computer.sdc 50 NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at de2_115_media_computer.sdc(50): NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523011944781 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock de2_115_media_computer.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at de2_115_media_computer.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{CLOCK_50\} \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[1\]\}\]  " "create_generated_clock -name \{NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{CLOCK_50\} \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[1\]\}\] " {  } { { "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1523011944782 ""}  } { { "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523011944782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock de2_115_media_computer.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at de2_115_media_computer.sdc(50): Argument -source is an empty collection" {  } { { "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523011944782 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2_115_media_computer.sdc 51 NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[2\] pin " "Ignored filter at de2_115_media_computer.sdc(51): NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[2\] could not be matched with a pin" {  } { { "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523011944785 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock de2_115_media_computer.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at de2_115_media_computer.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[2\]\} -source \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -divide_by 2 -phase 180.000 -master_clock \{CLOCK_50\} \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[2\]\}\]  " "create_generated_clock -name \{NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[2\]\} -source \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -divide_by 2 -phase 180.000 -master_clock \{CLOCK_50\} \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[2\]\}\] " {  } { { "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1523011944786 ""}  } { { "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523011944786 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock de2_115_media_computer.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at de2_115_media_computer.sdc(51): Argument -source is an empty collection" {  } { { "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523011944786 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2_115_media_computer.sdc 52 NiosII\|external_clocks\|DE_Clock_Generator_Audio\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at de2_115_media_computer.sdc(52): NiosII\|external_clocks\|DE_Clock_Generator_Audio\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523011944789 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2_115_media_computer.sdc 52 NiosII\|external_clocks\|DE_Clock_Generator_Audio\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at de2_115_media_computer.sdc(52): NiosII\|external_clocks\|DE_Clock_Generator_Audio\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523011944792 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock de2_115_media_computer.sdc 52 Argument <targets> is an empty collection " "Ignored create_generated_clock at de2_115_media_computer.sdc(52): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{NiosII\|external_clocks\|DE_Clock_Generator_Audio\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_Audio\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 14 -divide_by 31 -master_clock \{TD_CLK27\} \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_Audio\|auto_generated\|pll1\|clk\[1\]\}\]  " "create_generated_clock -name \{NiosII\|external_clocks\|DE_Clock_Generator_Audio\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_Audio\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 14 -divide_by 31 -master_clock \{TD_CLK27\} \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_Audio\|auto_generated\|pll1\|clk\[1\]\}\] " {  } { { "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1523011944793 ""}  } { { "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" 52 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523011944793 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock de2_115_media_computer.sdc 52 Argument -source is an empty collection " "Ignored create_generated_clock at de2_115_media_computer.sdc(52): Argument -source is an empty collection" {  } { { "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523011944793 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1523011944794 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1523011944795 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1523011944991 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_Nios2_cpu.sdc 65 *nios_system_Nios2_cpu:*\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im\|nios_system_Nios2_cpu_traceram_lpm_dram_bdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_bdp_component*address* keeper " "Ignored filter at nios_system_Nios2_cpu.sdc(65): *nios_system_Nios2_cpu:*\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im\|nios_system_Nios2_cpu_traceram_lpm_dram_bdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper" {  } { { "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523011945489 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_Nios2_cpu.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_Nios2_cpu.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_Nios2_cpu_traceram_path*address*\] -to \[get_keepers *\$nios_system_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_Nios2_cpu_traceram_path*address*\] -to \[get_keepers *\$nios_system_Nios2_cpu_jtag_sr*\]" {  } { { "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1523011945489 ""}  } { { "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523011945489 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_Nios2_cpu.sdc 66 *nios_system_Nios2_cpu:*\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im\|nios_system_Nios2_cpu_traceram_lpm_dram_bdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_bdp_component*we_reg* keeper " "Ignored filter at nios_system_Nios2_cpu.sdc(66): *nios_system_Nios2_cpu:*\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im\|nios_system_Nios2_cpu_traceram_lpm_dram_bdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper" {  } { { "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523011945520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_Nios2_cpu.sdc 66 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_Nios2_cpu.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_Nios2_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$nios_system_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_Nios2_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$nios_system_Nios2_cpu_jtag_sr*\]" {  } { { "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1523011945520 ""}  } { { "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523011945520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_Nios2_cpu.sdc 70 *nios_system_Nios2_cpu:*\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_itrace:the_nios_system_Nios2_cpu_nios2_oci_itrace\|debugack keeper " "Ignored filter at nios_system_Nios2_cpu.sdc(70): *nios_system_Nios2_cpu:*\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_itrace:the_nios_system_Nios2_cpu_nios2_oci_itrace\|debugack could not be matched with a keeper" {  } { { "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523011945647 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_Nios2_cpu.sdc 70 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_Nios2_cpu.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_Nios2_cpu_oci_itrace_path\|debugack\] -to \[get_keepers *\$nios_system_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_Nios2_cpu_oci_itrace_path\|debugack\] -to \[get_keepers *\$nios_system_Nios2_cpu_jtag_sr*\]" {  } { { "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1523011945648 ""}  } { { "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523011945648 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system:NiosII\|nios_system_VGA_Subsystem:vga_subsystem\|nios_system_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|rdptr_g\[0\] CLOCK2_50 " "Register nios_system:NiosII\|nios_system_VGA_Subsystem:vga_subsystem\|nios_system_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|rdptr_g\[0\] is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1523011945929 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1523011945929 "|de2_115_media_computer|CLOCK2_50"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1523011946901 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1523011946961 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1523011946961 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|vga_subsystem\|vga_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|vga_subsystem\|vga_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1523011946961 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|audio_subsystem\|audio_pll\|audio_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|audio_subsystem\|audio_pll\|audio_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1523011946961 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1523011946961 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1523011946964 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523011946965 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523011946965 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523011946965 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523011946965 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037     TD_CLK27 " "  37.037     TD_CLK27" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523011946965 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1523011946965 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK2_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK2_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523011954502 ""}  } { { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523011954502 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node nios_system:NiosII\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523011954502 ""}  } { { "db/altpll_dkb2.tdf" "" { Text "D:/soc/de2_115_media_computer/db/altpll_dkb2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 15174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523011954502 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node nios_system:NiosII\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523011954502 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "D:/soc/de2_115_media_computer/db/altpll_3lb2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 5160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523011954502 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node nios_system:NiosII\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523011954503 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "D:/soc/de2_115_media_computer/db/altpll_3lb2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 5160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523011954503 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|nios_system_VGA_Subsystem:vga_subsystem\|nios_system_VGA_Subsystem_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_3) " "Automatically promoted node nios_system:NiosII\|nios_system_VGA_Subsystem:vga_subsystem\|nios_system_VGA_Subsystem_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523011954503 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "D:/soc/de2_115_media_computer/db/altpll_8fb2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 4286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523011954503 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523011954503 ""}  } { { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 52012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523011954503 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523011954503 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 52258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523011954503 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1523011954503 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 52097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523011954503 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523011954504 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 52119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523011954504 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node nios_system:NiosII\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523011954504 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_debug:the_nios_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios_system:NiosII\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_debug:the_nios_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_debug:the_nios_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 10850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523011954504 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1523011954504 ""}  } { { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 21118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523011954504 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios_system:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523011954505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_USB:usb\|OTG_RST_N " "Destination node nios_system:NiosII\|nios_system_USB:usb\|OTG_RST_N" {  } { { "nios_system/synthesis/submodules/nios_system_USB.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_USB.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 5158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523011954505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Char_LCD_16x2:char_lcd_16x2\|altera_up_character_lcd_communication:Char_LCD_Comm\|LCD_ON " "Destination node nios_system:NiosII\|nios_system_Char_LCD_16x2:char_lcd_16x2\|altera_up_character_lcd_communication:Char_LCD_Comm\|LCD_ON" {  } { { "nios_system/synthesis/submodules/altera_up_character_lcd_communication.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/altera_up_character_lcd_communication.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 15131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523011954505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Char_LCD_16x2:char_lcd_16x2\|altera_up_character_lcd_communication:Char_LCD_Comm\|LCD_BLON " "Destination node nios_system:NiosII\|nios_system_Char_LCD_16x2:char_lcd_16x2\|altera_up_character_lcd_communication:Char_LCD_Comm\|LCD_BLON" {  } { { "nios_system/synthesis/submodules/altera_up_character_lcd_communication.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/altera_up_character_lcd_communication.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 15132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523011954505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Serial_Port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] " "Destination node nios_system:NiosII\|nios_system_Serial_Port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/soc/de2_115_media_computer/db/cntr_0ab.tdf" 68 17 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 16336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523011954505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Serial_Port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] " "Destination node nios_system:NiosII\|nios_system_Serial_Port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/soc/de2_115_media_computer/db/cntr_0ab.tdf" 68 17 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 16337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523011954505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Serial_Port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] " "Destination node nios_system:NiosII\|nios_system_Serial_Port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/soc/de2_115_media_computer/db/cntr_0ab.tdf" 68 17 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 16338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523011954505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Serial_Port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] " "Destination node nios_system:NiosII\|nios_system_Serial_Port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/soc/de2_115_media_computer/db/cntr_0ab.tdf" 68 17 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 16339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523011954505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Serial_Port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] " "Destination node nios_system:NiosII\|nios_system_Serial_Port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/soc/de2_115_media_computer/db/cntr_0ab.tdf" 68 17 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 16340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523011954505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Serial_Port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] " "Destination node nios_system:NiosII\|nios_system_Serial_Port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/soc/de2_115_media_computer/db/cntr_0ab.tdf" 68 17 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 16341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523011954505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Serial_Port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] " "Destination node nios_system:NiosII\|nios_system_Serial_Port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/soc/de2_115_media_computer/db/cntr_0ab.tdf" 68 17 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 16342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523011954505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1523011954505 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1523011954505 ""}  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 15764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523011954505 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios_system:NiosII\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523011954507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node nios_system:NiosII\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 21118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523011954507 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1523011954507 ""}  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 15760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523011954507 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node nios_system:NiosII\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523011954508 ""}  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 24489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523011954508 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1523011964530 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523011964664 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523011964670 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523011964831 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[0\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[0\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[0\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[0\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[0\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965494 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[0\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965494 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[1\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[1\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[1\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[1\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[1\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965495 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[1\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965495 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[2\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[2\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[2\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[2\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[2\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965496 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[2\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965496 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[3\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[3\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[3\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[3\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[3\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965496 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[3\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965496 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[4\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[4\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[4\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[4\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[4\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965497 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[4\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965497 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[5\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[5\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[5\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[5\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[5\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965498 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[5\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965498 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[6\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[6\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[6\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[6\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[6\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965499 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[6\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965499 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[7\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[7\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[7\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[7\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[7\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965500 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[7\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965500 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[8\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[8\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[8\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[8\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[8\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965500 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[8\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965500 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[9\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[9\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[9\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[9\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[9\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965501 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[9\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965501 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[10\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[10\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[10\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[10\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[10\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965502 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[10\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965502 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[11\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[11\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[11\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[11\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[11\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965502 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[11\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965502 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[12\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[12\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[12\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[12\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[12\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965503 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[12\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965503 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[13\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[13\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[13\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[13\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[13\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965504 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[13\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965504 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[14\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[14\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[14\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[14\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[14\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965504 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[14\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965504 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[15\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[15\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[15\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[15\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[15\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965505 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[15\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965505 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[16\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[16\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[16\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[16\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[16\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965506 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[16\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965506 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[17\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[17\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[17\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[17\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[17\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965507 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[17\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965507 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[18\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[18\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[18\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[18\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[18\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965507 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[18\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965507 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[19\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[19\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[19\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[19\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[19\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965508 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[19\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965508 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[20\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[20\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[20\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[20\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[20\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965509 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[20\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965509 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[21\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[21\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[21\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[21\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[21\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965509 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[21\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965509 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[22\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[22\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[22\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[22\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[22\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965510 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[22\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965510 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[23\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[23\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[23\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[23\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[23\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965511 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[23\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965511 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[24\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[24\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[24\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[24\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[24\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965512 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[24\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965512 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[25\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[25\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[25\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[25\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[25\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965512 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[25\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965512 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[26\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[26\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[26\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[26\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[26\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965513 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[26\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965513 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[27\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[27\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[27\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[27\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[27\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965514 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[27\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965514 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[28\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[28\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[28\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[28\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[28\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965514 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[28\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965514 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[29\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[29\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[29\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[29\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[29\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965515 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[29\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965515 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[30\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[30\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[30\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[30\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[30\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965516 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[30\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965516 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[31\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[31\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[31\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[31\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[31\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965517 ""}  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_SDRAM:sdram\|m_data\[31\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965517 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|dataout_1bit~_Duplicate_1 " "Can't pack node nios_system:NiosII\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|dataout_1bit~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|dataout_1bit~_Duplicate_1 " "Can't pack node nios_system:NiosII\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|dataout_1bit~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 274 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1523011965518 ""}  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 274 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 53612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1523011965518 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1523011965558 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1523011965559 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1523011965559 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523011965563 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1523011965811 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1523011978038 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "26 Block RAM " "Packed 26 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1523011978174 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Embedded multiplier block " "Packed 32 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1523011978174 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "128 Embedded multiplier output " "Packed 128 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1523011978174 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "113 I/O Input Buffer " "Packed 113 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1523011978174 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "362 I/O Output Buffer " "Packed 362 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1523011978174 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "118 " "Created 118 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1523011978174 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1523011978174 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "nios_system:NiosII\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\|pll1 compensate_clock 0 " "PLL \"nios_system:NiosII\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/altpll_dkb2.tdf" "" { Text "D:/soc/de2_115_media_computer/db/altpll_dkb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "nios_system/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "nios_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio_PLL.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio_PLL.v" 34 0 0 } } { "nios_system/synthesis/submodules/nios_system_Audio_Subsystem.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_Audio_Subsystem.v" 51 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/nios_system.v" 406 0 0 } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 460 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1523011981066 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "nios_system:NiosII\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\|pll1 clk\[0\] AUD_XCK~output " "PLL \"nios_system:NiosII\|nios_system_Audio_Subsystem:audio_subsystem\|nios_system_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_dkb2.tdf" "" { Text "D:/soc/de2_115_media_computer/db/altpll_dkb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "nios_system/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "nios_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio_PLL.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio_PLL.v" 34 0 0 } } { "nios_system/synthesis/submodules/nios_system_Audio_Subsystem.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_Audio_Subsystem.v" 51 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/nios_system.v" 406 0 0 } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 460 0 0 } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 261 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1523011981071 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "nios_system:NiosII\|nios_system_VGA_Subsystem:vga_subsystem\|nios_system_VGA_Subsystem_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 0 " "PLL \"nios_system:NiosII\|nios_system_VGA_Subsystem:vga_subsystem\|nios_system_VGA_Subsystem_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] nios_system:NiosII\|nios_system_VGA_Subsystem:vga_subsystem\|nios_system_VGA_Subsystem_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 driven by CLOCK2_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK2_50~inputclkctrl " "Input port INCLK\[0\] of node \"nios_system:NiosII\|nios_system_VGA_Subsystem:vga_subsystem\|nios_system_VGA_Subsystem_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" is driven by CLOCK2_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK2_50~inputclkctrl" {  } { { "db/altpll_8fb2.tdf" "" { Text "D:/soc/de2_115_media_computer/db/altpll_8fb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "nios_system/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Subsystem_VGA_PLL.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_VGA_Subsystem_VGA_PLL.v" 34 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Subsystem.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_VGA_Subsystem.v" 175 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/nios_system.v" 829 0 0 } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 460 0 0 } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 160 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1523011981086 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "D:/soc/de2_115_media_computer/db/altpll_8fb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "nios_system/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Subsystem_VGA_PLL.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_VGA_Subsystem_VGA_PLL.v" 34 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Subsystem.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_VGA_Subsystem.v" 175 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/nios_system.v" 829 0 0 } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 460 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1523011981086 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "nios_system:NiosII\|nios_system_VGA_Subsystem:vga_subsystem\|nios_system_VGA_Subsystem_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 clk\[1\] VGA_CLK~output " "PLL \"nios_system:NiosII\|nios_system_VGA_Subsystem:vga_subsystem\|nios_system_VGA_Subsystem_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_8fb2.tdf" "" { Text "D:/soc/de2_115_media_computer/db/altpll_8fb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "nios_system/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Subsystem_VGA_PLL.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_VGA_Subsystem_VGA_PLL.v" 34 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Subsystem.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/submodules/nios_system_VGA_Subsystem.v" 175 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "D:/soc/de2_115_media_computer/nios_system/synthesis/nios_system.v" 829 0 0 } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 460 0 0 } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 265 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1523011981087 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RESET_N " "Node \"ENET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RESET_N " "Node \"ENET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NETCLK_25 " "Node \"NETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523011993440 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1523011993440 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:20 " "Fitter preparation operations ending: elapsed time is 00:01:20" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523011993456 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1523011993593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1523012012467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:30 " "Fitter placement preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523012042787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1523012043511 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1523012110759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:08 " "Fitter placement operations ending: elapsed time is 00:01:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523012110759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1523012124883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X46_Y12 X57_Y23 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X46_Y12 to location X57_Y23" {  } { { "loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X46_Y12 to location X57_Y23"} { { 12 { 0 ""} 46 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1523012183367 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1523012183367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1523012218448 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1523012218448 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1523012218448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:22 " "Fitter routing operations ending: elapsed time is 00:01:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523012218461 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 53.56 " "Total time spent on timing analysis during the Fitter is 53.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1523012220372 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523012221048 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523012228730 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523012228769 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523012238999 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:35 " "Fitter post-fit operations ending: elapsed time is 00:00:35" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523012255007 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1523012270835 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "148 Cyclone IV E " "148 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 179 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AF20 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AH26 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AH23 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AG26 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 188 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 188 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 188 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 188 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 188 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 188 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 188 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 188 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 188 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 188 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 188 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 188 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 188 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 188 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 188 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 188 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_KBCLK 3.3-V LVTTL G6 " "Pin PS2_KBCLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { PS2_KBCLK } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 194 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_KBDAT 3.3-V LVTTL H5 " "Pin PS2_KBDAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { PS2_KBDAT } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_MSCLK 3.3-V LVTTL G5 " "Pin PS2_MSCLK uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { PS2_MSCLK } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_MSDAT 3.3-V LVTTL F5 " "Pin PS2_MSDAT uses I/O standard 3.3-V LVTTL at F5" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { PS2_MSDAT } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 200 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 201 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 161 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[0\] 3.3-V LVTTL A6 " "Pin OTG_INT\[0\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_INT[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[1\] 3.3-V LVTTL D5 " "Pin OTG_INT\[1\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_INT[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 171 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 174 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 168 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523012272681 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1523012272681 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "10 " "Following 10 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523012272709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523012272709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523012272709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523012272709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523012272709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 1882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523012272709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 200 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523012272709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 201 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523012272709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523012272709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "de2_115_media_computer.v" "" { Text "D:/soc/de2_115_media_computer/de2_115_media_computer.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc/de2_115_media_computer/" { { 0 { 0 ""} 0 2009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1523012272709 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1523012272709 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/soc/de2_115_media_computer/de2_115_media_computer.fit.smsg " "Generated suppressed messages file D:/soc/de2_115_media_computer/de2_115_media_computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1523012277565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 255 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 255 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1694 " "Peak virtual memory: 1694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523012295272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 06 18:58:15 2018 " "Processing ended: Fri Apr 06 18:58:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523012295272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:54 " "Elapsed time: 00:06:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523012295272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:51 " "Total CPU time (on all processors): 00:07:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523012295272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1523012295272 ""}
