
build/debug/Linea.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d28c  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d0  0800d3d0  0800d3d0  0000e3d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d7a0  0800d7a0  0000e7a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d7a8  0800d7a8  0000e7a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800d7ac  0800d7ac  0000e7ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001bc  20000008  0800d7b0  0000f008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000038  200001c4  0800d96c  0000f1c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000014  200001fc  0800d9a4  0000f1fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000021d8  20000210  0800d9b8  0000f210  2**2
                  ALLOC
 10 ._user_heap_stack 00003000  200023e8  0800d9b8  0000f3e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010a67  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  00011000  2**2
                  ALLOC
 13 MB_MEM1       000001bc  20030028  20030028  00011000  2**2
                  ALLOC
 14 .MB_MEM2      00000883  200301e4  0800d9b8  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .debug_info   0005b537  00000000  00000000  00010a97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 0000af93  00000000  00000000  0006bfce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_loclists 00025728  00000000  00000000  00076f61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_aranges 00003188  00000000  00000000  0009c690  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00002a76  00000000  00000000  0009f818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00037bd8  00000000  00000000  000a228e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    00014282  00000000  00000000  000d9e66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000045  00000000  00000000  000ee0e8  2**0
                  CONTENTS, READONLY
 23 .debug_frame  000096c0  00000000  00000000  000ee130  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000220  00000000  00000000  000f77f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <strlen>:
 8000140:	4603      	mov	r3, r0
 8000142:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000146:	2a00      	cmp	r2, #0
 8000148:	d1fb      	bne.n	8000142 <strlen+0x2>
 800014a:	1a18      	subs	r0, r3, r0
 800014c:	3801      	subs	r0, #1
 800014e:	4770      	bx	lr

08000150 <memchr>:
 8000150:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000154:	2a10      	cmp	r2, #16
 8000156:	db2b      	blt.n	80001b0 <memchr+0x60>
 8000158:	f010 0f07 	tst.w	r0, #7
 800015c:	d008      	beq.n	8000170 <memchr+0x20>
 800015e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000162:	3a01      	subs	r2, #1
 8000164:	428b      	cmp	r3, r1
 8000166:	d02d      	beq.n	80001c4 <memchr+0x74>
 8000168:	f010 0f07 	tst.w	r0, #7
 800016c:	b342      	cbz	r2, 80001c0 <memchr+0x70>
 800016e:	d1f6      	bne.n	800015e <memchr+0xe>
 8000170:	b4f0      	push	{r4, r5, r6, r7}
 8000172:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000176:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800017a:	f022 0407 	bic.w	r4, r2, #7
 800017e:	f07f 0700 	mvns.w	r7, #0
 8000182:	2300      	movs	r3, #0
 8000184:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000188:	3c08      	subs	r4, #8
 800018a:	ea85 0501 	eor.w	r5, r5, r1
 800018e:	ea86 0601 	eor.w	r6, r6, r1
 8000192:	fa85 f547 	uadd8	r5, r5, r7
 8000196:	faa3 f587 	sel	r5, r3, r7
 800019a:	fa86 f647 	uadd8	r6, r6, r7
 800019e:	faa5 f687 	sel	r6, r5, r7
 80001a2:	b98e      	cbnz	r6, 80001c8 <memchr+0x78>
 80001a4:	d1ee      	bne.n	8000184 <memchr+0x34>
 80001a6:	bcf0      	pop	{r4, r5, r6, r7}
 80001a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001ac:	f002 0207 	and.w	r2, r2, #7
 80001b0:	b132      	cbz	r2, 80001c0 <memchr+0x70>
 80001b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001b6:	3a01      	subs	r2, #1
 80001b8:	ea83 0301 	eor.w	r3, r3, r1
 80001bc:	b113      	cbz	r3, 80001c4 <memchr+0x74>
 80001be:	d1f8      	bne.n	80001b2 <memchr+0x62>
 80001c0:	2000      	movs	r0, #0
 80001c2:	4770      	bx	lr
 80001c4:	3801      	subs	r0, #1
 80001c6:	4770      	bx	lr
 80001c8:	2d00      	cmp	r5, #0
 80001ca:	bf06      	itte	eq
 80001cc:	4635      	moveq	r5, r6
 80001ce:	3803      	subeq	r0, #3
 80001d0:	3807      	subne	r0, #7
 80001d2:	f015 0f01 	tst.w	r5, #1
 80001d6:	d107      	bne.n	80001e8 <memchr+0x98>
 80001d8:	3001      	adds	r0, #1
 80001da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80001de:	bf02      	ittt	eq
 80001e0:	3001      	addeq	r0, #1
 80001e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80001e6:	3001      	addeq	r0, #1
 80001e8:	bcf0      	pop	{r4, r5, r6, r7}
 80001ea:	3801      	subs	r0, #1
 80001ec:	4770      	bx	lr
 80001ee:	bf00      	nop

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	@ 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	3c01      	subs	r4, #1
 800032c:	bf28      	it	cs
 800032e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000332:	d2e9      	bcs.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__gedf2>:
 800098c:	f04f 3cff 	mov.w	ip, #4294967295
 8000990:	e006      	b.n	80009a0 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__ledf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	e002      	b.n	80009a0 <__cmpdf2+0x4>
 800099a:	bf00      	nop

0800099c <__cmpdf2>:
 800099c:	f04f 0c01 	mov.w	ip, #1
 80009a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009b6:	d01b      	beq.n	80009f0 <__cmpdf2+0x54>
 80009b8:	b001      	add	sp, #4
 80009ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009be:	bf0c      	ite	eq
 80009c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c4:	ea91 0f03 	teqne	r1, r3
 80009c8:	bf02      	ittt	eq
 80009ca:	ea90 0f02 	teqeq	r0, r2
 80009ce:	2000      	moveq	r0, #0
 80009d0:	4770      	bxeq	lr
 80009d2:	f110 0f00 	cmn.w	r0, #0
 80009d6:	ea91 0f03 	teq	r1, r3
 80009da:	bf58      	it	pl
 80009dc:	4299      	cmppl	r1, r3
 80009de:	bf08      	it	eq
 80009e0:	4290      	cmpeq	r0, r2
 80009e2:	bf2c      	ite	cs
 80009e4:	17d8      	asrcs	r0, r3, #31
 80009e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ea:	f040 0001 	orr.w	r0, r0, #1
 80009ee:	4770      	bx	lr
 80009f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d102      	bne.n	8000a00 <__cmpdf2+0x64>
 80009fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fe:	d107      	bne.n	8000a10 <__cmpdf2+0x74>
 8000a00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d1d6      	bne.n	80009b8 <__cmpdf2+0x1c>
 8000a0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0e:	d0d3      	beq.n	80009b8 <__cmpdf2+0x1c>
 8000a10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdrcmple>:
 8000a18:	4684      	mov	ip, r0
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4662      	mov	r2, ip
 8000a1e:	468c      	mov	ip, r1
 8000a20:	4619      	mov	r1, r3
 8000a22:	4663      	mov	r3, ip
 8000a24:	e000      	b.n	8000a28 <__aeabi_cdcmpeq>
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdcmpeq>:
 8000a28:	b501      	push	{r0, lr}
 8000a2a:	f7ff ffb7 	bl	800099c <__cmpdf2>
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	bf48      	it	mi
 8000a32:	f110 0f00 	cmnmi.w	r0, #0
 8000a36:	bd01      	pop	{r0, pc}

08000a38 <__aeabi_dcmpeq>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff fff4 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a40:	bf0c      	ite	eq
 8000a42:	2001      	moveq	r0, #1
 8000a44:	2000      	movne	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmplt>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffea 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a54:	bf34      	ite	cc
 8000a56:	2001      	movcc	r0, #1
 8000a58:	2000      	movcs	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmple>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffe0 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a68:	bf94      	ite	ls
 8000a6a:	2001      	movls	r0, #1
 8000a6c:	2000      	movhi	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpge>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffce 	bl	8000a18 <__aeabi_cdrcmple>
 8000a7c:	bf94      	ite	ls
 8000a7e:	2001      	movls	r0, #1
 8000a80:	2000      	movhi	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmpgt>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffc4 	bl	8000a18 <__aeabi_cdrcmple>
 8000a90:	bf34      	ite	cc
 8000a92:	2001      	movcc	r0, #1
 8000a94:	2000      	movcs	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2iz>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000aa4:	d215      	bcs.n	8000ad2 <__aeabi_d2iz+0x36>
 8000aa6:	d511      	bpl.n	8000acc <__aeabi_d2iz+0x30>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d912      	bls.n	8000ad8 <__aeabi_d2iz+0x3c>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ac2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac6:	bf18      	it	ne
 8000ac8:	4240      	negne	r0, r0
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ad6:	d105      	bne.n	8000ae4 <__aeabi_d2iz+0x48>
 8000ad8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000adc:	bf08      	it	eq
 8000ade:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ae2:	4770      	bx	lr
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <__aeabi_d2f>:
 8000aec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000af4:	bf24      	itt	cs
 8000af6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000afa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000afe:	d90d      	bls.n	8000b1c <__aeabi_d2f+0x30>
 8000b00:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b04:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b08:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b0c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b10:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b14:	bf08      	it	eq
 8000b16:	f020 0001 	biceq.w	r0, r0, #1
 8000b1a:	4770      	bx	lr
 8000b1c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b20:	d121      	bne.n	8000b66 <__aeabi_d2f+0x7a>
 8000b22:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b26:	bfbc      	itt	lt
 8000b28:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b2c:	4770      	bxlt	lr
 8000b2e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b32:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b36:	f1c2 0218 	rsb	r2, r2, #24
 8000b3a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b3e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b42:	fa20 f002 	lsr.w	r0, r0, r2
 8000b46:	bf18      	it	ne
 8000b48:	f040 0001 	orrne.w	r0, r0, #1
 8000b4c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b50:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b54:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b58:	ea40 000c 	orr.w	r0, r0, ip
 8000b5c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b60:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b64:	e7cc      	b.n	8000b00 <__aeabi_d2f+0x14>
 8000b66:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6a:	d107      	bne.n	8000b7c <__aeabi_d2f+0x90>
 8000b6c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b70:	bf1e      	ittt	ne
 8000b72:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b76:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b7a:	4770      	bxne	lr
 8000b7c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b80:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b84:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <__aeabi_uldivmod>:
 8000b8c:	b953      	cbnz	r3, 8000ba4 <__aeabi_uldivmod+0x18>
 8000b8e:	b94a      	cbnz	r2, 8000ba4 <__aeabi_uldivmod+0x18>
 8000b90:	2900      	cmp	r1, #0
 8000b92:	bf08      	it	eq
 8000b94:	2800      	cmpeq	r0, #0
 8000b96:	bf1c      	itt	ne
 8000b98:	f04f 31ff 	movne.w	r1, #4294967295
 8000b9c:	f04f 30ff 	movne.w	r0, #4294967295
 8000ba0:	f000 b80c 	b.w	8000bbc <__aeabi_idiv0>
 8000ba4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ba8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bac:	f00c faa4 	bl	800d0f8 <__udivmoddi4>
 8000bb0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb8:	b004      	add	sp, #16
 8000bba:	4770      	bx	lr

08000bbc <__aeabi_idiv0>:
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop

08000bc0 <deregister_tm_clones>:
 8000bc0:	4803      	ldr	r0, [pc, #12]	@ (8000bd0 <deregister_tm_clones+0x10>)
 8000bc2:	4b04      	ldr	r3, [pc, #16]	@ (8000bd4 <deregister_tm_clones+0x14>)
 8000bc4:	4283      	cmp	r3, r0
 8000bc6:	d002      	beq.n	8000bce <deregister_tm_clones+0xe>
 8000bc8:	4b03      	ldr	r3, [pc, #12]	@ (8000bd8 <deregister_tm_clones+0x18>)
 8000bca:	b103      	cbz	r3, 8000bce <deregister_tm_clones+0xe>
 8000bcc:	4718      	bx	r3
 8000bce:	4770      	bx	lr
 8000bd0:	200001c4 	.word	0x200001c4
 8000bd4:	200001c4 	.word	0x200001c4
 8000bd8:	00000000 	.word	0x00000000

08000bdc <register_tm_clones>:
 8000bdc:	4805      	ldr	r0, [pc, #20]	@ (8000bf4 <register_tm_clones+0x18>)
 8000bde:	4b06      	ldr	r3, [pc, #24]	@ (8000bf8 <register_tm_clones+0x1c>)
 8000be0:	1a1b      	subs	r3, r3, r0
 8000be2:	0fd9      	lsrs	r1, r3, #31
 8000be4:	eb01 01a3 	add.w	r1, r1, r3, asr #2
 8000be8:	1049      	asrs	r1, r1, #1
 8000bea:	d002      	beq.n	8000bf2 <register_tm_clones+0x16>
 8000bec:	4b03      	ldr	r3, [pc, #12]	@ (8000bfc <register_tm_clones+0x20>)
 8000bee:	b103      	cbz	r3, 8000bf2 <register_tm_clones+0x16>
 8000bf0:	4718      	bx	r3
 8000bf2:	4770      	bx	lr
 8000bf4:	200001c4 	.word	0x200001c4
 8000bf8:	200001c4 	.word	0x200001c4
 8000bfc:	00000000 	.word	0x00000000

08000c00 <__do_global_dtors_aux>:
 8000c00:	b510      	push	{r4, lr}
 8000c02:	4c06      	ldr	r4, [pc, #24]	@ (8000c1c <__do_global_dtors_aux+0x1c>)
 8000c04:	7823      	ldrb	r3, [r4, #0]
 8000c06:	b943      	cbnz	r3, 8000c1a <__do_global_dtors_aux+0x1a>
 8000c08:	f7ff ffda 	bl	8000bc0 <deregister_tm_clones>
 8000c0c:	4b04      	ldr	r3, [pc, #16]	@ (8000c20 <__do_global_dtors_aux+0x20>)
 8000c0e:	b113      	cbz	r3, 8000c16 <__do_global_dtors_aux+0x16>
 8000c10:	4804      	ldr	r0, [pc, #16]	@ (8000c24 <__do_global_dtors_aux+0x24>)
 8000c12:	f3af 8000 	nop.w
 8000c16:	2301      	movs	r3, #1
 8000c18:	7023      	strb	r3, [r4, #0]
 8000c1a:	bd10      	pop	{r4, pc}
 8000c1c:	20000210 	.word	0x20000210
 8000c20:	00000000 	.word	0x00000000
 8000c24:	0800d3b4 	.word	0x0800d3b4

08000c28 <frame_dummy>:
 8000c28:	b508      	push	{r3, lr}
 8000c2a:	4b05      	ldr	r3, [pc, #20]	@ (8000c40 <frame_dummy+0x18>)
 8000c2c:	b11b      	cbz	r3, 8000c36 <frame_dummy+0xe>
 8000c2e:	4905      	ldr	r1, [pc, #20]	@ (8000c44 <frame_dummy+0x1c>)
 8000c30:	4805      	ldr	r0, [pc, #20]	@ (8000c48 <frame_dummy+0x20>)
 8000c32:	f3af 8000 	nop.w
 8000c36:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000c3a:	f7ff bfcf 	b.w	8000bdc <register_tm_clones>
 8000c3e:	bf00      	nop
 8000c40:	00000000 	.word	0x00000000
 8000c44:	20000214 	.word	0x20000214
 8000c48:	0800d3b4 	.word	0x0800d3b4

08000c4c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000c4c:	b500      	push	{lr}
 8000c4e:	b087      	sub	sp, #28

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c50:	2300      	movs	r3, #0
 8000c52:	9300      	str	r3, [sp, #0]
 8000c54:	9301      	str	r3, [sp, #4]
 8000c56:	9302      	str	r3, [sp, #8]
 8000c58:	9303      	str	r3, [sp, #12]
 8000c5a:	9304      	str	r3, [sp, #16]
 8000c5c:	9305      	str	r3, [sp, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000c5e:	4819      	ldr	r0, [pc, #100]	@ (8000cc4 <MX_ADC1_Init+0x78>)
 8000c60:	4a19      	ldr	r2, [pc, #100]	@ (8000cc8 <MX_ADC1_Init+0x7c>)
 8000c62:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000c64:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000c66:	6083      	str	r3, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c68:	60c3      	str	r3, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c6a:	6103      	str	r3, [r0, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c6c:	2204      	movs	r2, #4
 8000c6e:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000c70:	7603      	strb	r3, [r0, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000c72:	7643      	strb	r3, [r0, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000c74:	2201      	movs	r2, #1
 8000c76:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c78:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c7c:	6283      	str	r3, [r0, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c7e:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000c80:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c84:	6343      	str	r3, [r0, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000c86:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c8a:	f003 fec3 	bl	8004a14 <HAL_ADC_Init>
 8000c8e:	b990      	cbnz	r0, 8000cb6 <MX_ADC1_Init+0x6a>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000c90:	4b0e      	ldr	r3, [pc, #56]	@ (8000ccc <MX_ADC1_Init+0x80>)
 8000c92:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c94:	2306      	movs	r3, #6
 8000c96:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	9302      	str	r3, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c9c:	227f      	movs	r2, #127	@ 0x7f
 8000c9e:	9203      	str	r2, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ca0:	2204      	movs	r2, #4
 8000ca2:	9204      	str	r2, [sp, #16]
  sConfig.Offset = 0;
 8000ca4:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ca6:	4669      	mov	r1, sp
 8000ca8:	4806      	ldr	r0, [pc, #24]	@ (8000cc4 <MX_ADC1_Init+0x78>)
 8000caa:	f003 fffd 	bl	8004ca8 <HAL_ADC_ConfigChannel>
 8000cae:	b928      	cbnz	r0, 8000cbc <MX_ADC1_Init+0x70>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000cb0:	b007      	add	sp, #28
 8000cb2:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000cb6:	f002 f85b 	bl	8002d70 <Error_Handler>
 8000cba:	e7e9      	b.n	8000c90 <MX_ADC1_Init+0x44>
    Error_Handler();
 8000cbc:	f002 f858 	bl	8002d70 <Error_Handler>
}
 8000cc0:	e7f6      	b.n	8000cb0 <MX_ADC1_Init+0x64>
 8000cc2:	bf00      	nop
 8000cc4:	2000022c 	.word	0x2000022c
 8000cc8:	50040000 	.word	0x50040000
 8000ccc:	0c900008 	.word	0x0c900008

08000cd0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000cd0:	b500      	push	{lr}
 8000cd2:	b089      	sub	sp, #36	@ 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	9303      	str	r3, [sp, #12]
 8000cd8:	9304      	str	r3, [sp, #16]
 8000cda:	9305      	str	r3, [sp, #20]
 8000cdc:	9306      	str	r3, [sp, #24]
 8000cde:	9307      	str	r3, [sp, #28]
  if(adcHandle->Instance==ADC1)
 8000ce0:	6802      	ldr	r2, [r0, #0]
 8000ce2:	4b11      	ldr	r3, [pc, #68]	@ (8000d28 <HAL_ADC_MspInit+0x58>)
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	d002      	beq.n	8000cee <HAL_ADC_MspInit+0x1e>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000ce8:	b009      	add	sp, #36	@ 0x24
 8000cea:	f85d fb04 	ldr.w	pc, [sp], #4
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000cee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000cf2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000cf4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8000cf8:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000cfa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000cfc:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8000d00:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8000d02:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000d04:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000d06:	f042 0204 	orr.w	r2, r2, #4
 8000d0a:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000d0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d0e:	f003 0304 	and.w	r3, r3, #4
 8000d12:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000d14:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000d16:	2304      	movs	r3, #4
 8000d18:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d1a:	2303      	movs	r3, #3
 8000d1c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d1e:	a903      	add	r1, sp, #12
 8000d20:	4802      	ldr	r0, [pc, #8]	@ (8000d2c <HAL_ADC_MspInit+0x5c>)
 8000d22:	f004 fb29 	bl	8005378 <HAL_GPIO_Init>
}
 8000d26:	e7df      	b.n	8000ce8 <HAL_ADC_MspInit+0x18>
 8000d28:	50040000 	.word	0x50040000
 8000d2c:	48000800 	.word	0x48000800

08000d30 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR CUSTOM
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 8000d30:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 8000d32:	4b06      	ldr	r3, [pc, #24]	@ (8000d4c <Adv_Cancel+0x1c>)
 8000d34:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8000d38:	2b05      	cmp	r3, #5
 8000d3a:	d100      	bne.n	8000d3e <Adv_Cancel+0xe>
  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
}
 8000d3c:	bd08      	pop	{r3, pc}
    ret = aci_gap_set_non_discoverable();
 8000d3e:	f000 fc19 	bl	8001574 <aci_gap_set_non_discoverable>
    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8000d42:	4b02      	ldr	r3, [pc, #8]	@ (8000d4c <Adv_Cancel+0x1c>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
  return;
 8000d4a:	e7f7      	b.n	8000d3c <Adv_Cancel+0xc>
 8000d4c:	20000294 	.word	0x20000294

08000d50 <Ble_Tl_Init>:
{
 8000d50:	b500      	push	{lr}
 8000d52:	b083      	sub	sp, #12
  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 8000d54:	4b05      	ldr	r3, [pc, #20]	@ (8000d6c <Ble_Tl_Init+0x1c>)
 8000d56:	9300      	str	r3, [sp, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 8000d58:	4b05      	ldr	r3, [pc, #20]	@ (8000d70 <Ble_Tl_Init+0x20>)
 8000d5a:	9301      	str	r3, [sp, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8000d5c:	4669      	mov	r1, sp
 8000d5e:	4805      	ldr	r0, [pc, #20]	@ (8000d74 <Ble_Tl_Init+0x24>)
 8000d60:	f001 f972 	bl	8002048 <hci_init>
}
 8000d64:	b003      	add	sp, #12
 8000d66:	f85d fb04 	ldr.w	pc, [sp], #4
 8000d6a:	bf00      	nop
 8000d6c:	20030028 	.word	0x20030028
 8000d70:	08000d93 	.word	0x08000d93
 8000d74:	08000d79 	.word	0x08000d79

08000d78 <BLE_UserEvtRx>:

  return;
}

static void BLE_UserEvtRx(void *p_Payload)
{
 8000d78:	b510      	push	{r4, lr}
 8000d7a:	4604      	mov	r4, r0
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 8000d7c:	6840      	ldr	r0, [r0, #4]
 8000d7e:	3008      	adds	r0, #8
 8000d80:	f009 fb96 	bl	800a4b0 <SVCCTL_UserEvtRx>
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 8000d84:	b110      	cbz	r0, 8000d8c <BLE_UserEvtRx+0x14>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 8000d86:	2301      	movs	r3, #1
 8000d88:	7023      	strb	r3, [r4, #0]
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
}
 8000d8a:	bd10      	pop	{r4, pc}
    p_param->status = HCI_TL_UserEventFlow_Disable;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	7023      	strb	r3, [r4, #0]
  return;
 8000d90:	e7fb      	b.n	8000d8a <BLE_UserEvtRx+0x12>

08000d92 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 8000d92:	b508      	push	{r3, lr}
  uint32_t task_id_list;
  switch (Status)
 8000d94:	b128      	cbz	r0, 8000da2 <BLE_StatusNot+0x10>
 8000d96:	2801      	cmp	r0, #1
 8000d98:	d106      	bne.n	8000da8 <BLE_StatusNot+0x16>
      /**
       * All tasks that may send an aci/hci commands shall be listed here
       * This is to prevent a new command is sent while one is already pending
       */
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
      UTIL_SEQ_ResumeTask(task_id_list);
 8000d9a:	2003      	movs	r0, #3
 8000d9c:	f003 fcb4 	bl	8004708 <UTIL_SEQ_ResumeTask>

      /* USER CODE END Status */
      break;
  }

  return;
 8000da0:	e002      	b.n	8000da8 <BLE_StatusNot+0x16>
      UTIL_SEQ_PauseTask(task_id_list);
 8000da2:	2003      	movs	r0, #3
 8000da4:	f003 fca2 	bl	80046ec <UTIL_SEQ_PauseTask>
}
 8000da8:	bd08      	pop	{r3, pc}
	...

08000dac <BleGetBdAddress>:
{
 8000dac:	b508      	push	{r3, lr}
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 8000dae:	4b0f      	ldr	r3, [pc, #60]	@ (8000dec <BleGetBdAddress+0x40>)
 8000db0:	f8d3 2580 	ldr.w	r2, [r3, #1408]	@ 0x580
  if (udn != 0xFFFFFFFF)
 8000db4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8000db8:	d010      	beq.n	8000ddc <BleGetBdAddress+0x30>
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8000dba:	f8d3 3584 	ldr.w	r3, [r3, #1412]	@ 0x584
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 8000dbe:	480c      	ldr	r0, [pc, #48]	@ (8000df0 <BleGetBdAddress+0x44>)
 8000dc0:	7002      	strb	r2, [r0, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 8000dc2:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8000dc6:	7042      	strb	r2, [r0, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 8000dc8:	7083      	strb	r3, [r0, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 8000dca:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8000dce:	70c2      	strb	r2, [r0, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 8000dd0:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8000dd4:	7102      	strb	r2, [r0, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 8000dd6:	0e1b      	lsrs	r3, r3, #24
 8000dd8:	7143      	strb	r3, [r0, #5]
}
 8000dda:	bd08      	pop	{r3, pc}
    p_otp_addr = OTP_Read(0);
 8000ddc:	2000      	movs	r0, #0
 8000dde:	f002 f8cf 	bl	8002f80 <OTP_Read>
    if (p_otp_addr)
 8000de2:	2800      	cmp	r0, #0
 8000de4:	d1f9      	bne.n	8000dda <BleGetBdAddress+0x2e>
      p_bd_addr = a_MBdAddr;
 8000de6:	4803      	ldr	r0, [pc, #12]	@ (8000df4 <BleGetBdAddress+0x48>)
  return p_bd_addr;
 8000de8:	e7f7      	b.n	8000dda <BleGetBdAddress+0x2e>
 8000dea:	bf00      	nop
 8000dec:	1fff7000 	.word	0x1fff7000
 8000df0:	20000318 	.word	0x20000318
 8000df4:	0800d538 	.word	0x0800d538

08000df8 <Ble_Hci_Gap_Gatt_Init>:
{
 8000df8:	b570      	push	{r4, r5, r6, lr}
 8000dfa:	b088      	sub	sp, #32
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 8000dfc:	2400      	movs	r4, #0
 8000dfe:	f8ad 4018 	strh.w	r4, [sp, #24]
  ret = hci_reset();
 8000e02:	f000 ff26 	bl	8001c52 <hci_reset>
  p_bd_addr = BleGetBdAddress();
 8000e06:	f7ff ffd1 	bl	8000dac <BleGetBdAddress>
 8000e0a:	4602      	mov	r2, r0
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, CONFIG_DATA_PUBLIC_ADDRESS_LEN, (uint8_t*) p_bd_addr);
 8000e0c:	2106      	movs	r1, #6
 8000e0e:	4620      	mov	r0, r4
 8000e10:	f000 fe9f 	bl	8001b52 <aci_hal_write_config_data>
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 8000e14:	4a2a      	ldr	r2, [pc, #168]	@ (8000ec0 <Ble_Hci_Gap_Gatt_Init+0xc8>)
 8000e16:	2110      	movs	r1, #16
 8000e18:	2018      	movs	r0, #24
 8000e1a:	f000 fe9a 	bl	8001b52 <aci_hal_write_config_data>
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 8000e1e:	4a29      	ldr	r2, [pc, #164]	@ (8000ec4 <Ble_Hci_Gap_Gatt_Init+0xcc>)
 8000e20:	2110      	movs	r1, #16
 8000e22:	2008      	movs	r0, #8
 8000e24:	f000 fe95 	bl	8001b52 <aci_hal_write_config_data>
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 8000e28:	2118      	movs	r1, #24
 8000e2a:	2001      	movs	r0, #1
 8000e2c:	f000 fec1 	bl	8001bb2 <aci_hal_set_tx_power_level>
  ret = aci_gatt_init();
 8000e30:	f000 fd60 	bl	80018f4 <aci_gatt_init>
    ret = aci_gap_init(role,
 8000e34:	f10d 031a 	add.w	r3, sp, #26
 8000e38:	9301      	str	r3, [sp, #4]
 8000e3a:	ab07      	add	r3, sp, #28
 8000e3c:	9300      	str	r3, [sp, #0]
 8000e3e:	f10d 031e 	add.w	r3, sp, #30
 8000e42:	2208      	movs	r2, #8
 8000e44:	4621      	mov	r1, r4
 8000e46:	2001      	movs	r0, #1
 8000e48:	f000 fc9e 	bl	8001788 <aci_gap_init>
    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 8000e4c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ec8 <Ble_Hci_Gap_Gatt_Init+0xd0>)
 8000e4e:	9300      	str	r3, [sp, #0]
 8000e50:	2308      	movs	r3, #8
 8000e52:	4622      	mov	r2, r4
 8000e54:	f8bd 101c 	ldrh.w	r1, [sp, #28]
 8000e58:	f8bd 001e 	ldrh.w	r0, [sp, #30]
 8000e5c:	f000 fe1c 	bl	8001a98 <aci_gatt_update_char_value>
  ret = aci_gatt_update_char_value(gap_service_handle,
 8000e60:	ab06      	add	r3, sp, #24
 8000e62:	9300      	str	r3, [sp, #0]
 8000e64:	2302      	movs	r3, #2
 8000e66:	4622      	mov	r2, r4
 8000e68:	f8bd 101a 	ldrh.w	r1, [sp, #26]
 8000e6c:	f8bd 001e 	ldrh.w	r0, [sp, #30]
 8000e70:	f000 fe12 	bl	8001a98 <aci_gatt_update_char_value>
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 8000e74:	2202      	movs	r2, #2
 8000e76:	4611      	mov	r1, r2
 8000e78:	4620      	mov	r0, r4
 8000e7a:	f000 ff0a 	bl	8001c92 <hci_le_set_default_phy>
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 8000e7e:	4d13      	ldr	r5, [pc, #76]	@ (8000ecc <Ble_Hci_Gap_Gatt_Init+0xd4>)
 8000e80:	2601      	movs	r6, #1
 8000e82:	702e      	strb	r6, [r5, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 8000e84:	4630      	mov	r0, r6
 8000e86:	f000 fbf0 	bl	800166a <aci_gap_set_io_capability>
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 8000e8a:	706e      	strb	r6, [r5, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 8000e8c:	2308      	movs	r3, #8
 8000e8e:	712b      	strb	r3, [r5, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 8000e90:	2210      	movs	r2, #16
 8000e92:	716a      	strb	r2, [r5, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 8000e94:	70ec      	strb	r4, [r5, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 8000e96:	490e      	ldr	r1, [pc, #56]	@ (8000ed0 <Ble_Hci_Gap_Gatt_Init+0xd8>)
 8000e98:	60a9      	str	r1, [r5, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 8000e9a:	70ac      	strb	r4, [r5, #2]
  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 8000e9c:	9404      	str	r4, [sp, #16]
 8000e9e:	9103      	str	r1, [sp, #12]
 8000ea0:	9402      	str	r4, [sp, #8]
 8000ea2:	9201      	str	r2, [sp, #4]
 8000ea4:	9300      	str	r3, [sp, #0]
 8000ea6:	4623      	mov	r3, r4
 8000ea8:	4632      	mov	r2, r6
 8000eaa:	4631      	mov	r1, r6
 8000eac:	4620      	mov	r0, r4
 8000eae:	f000 fc02 	bl	80016b6 <aci_gap_set_authentication_requirement>
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 8000eb2:	78ab      	ldrb	r3, [r5, #2]
 8000eb4:	b90b      	cbnz	r3, 8000eba <Ble_Hci_Gap_Gatt_Init+0xc2>
}
 8000eb6:	b008      	add	sp, #32
 8000eb8:	bd70      	pop	{r4, r5, r6, pc}
    ret = aci_gap_configure_whitelist();
 8000eba:	f000 fcd1 	bl	8001860 <aci_gap_configure_filter_accept_list>
}
 8000ebe:	e7fa      	b.n	8000eb6 <Ble_Hci_Gap_Gatt_Init+0xbe>
 8000ec0:	0800d528 	.word	0x0800d528
 8000ec4:	0800d518 	.word	0x0800d518
 8000ec8:	0800d454 	.word	0x0800d454
 8000ecc:	20000294 	.word	0x20000294
 8000ed0:	0001b207 	.word	0x0001b207

08000ed4 <Adv_Request>:
{
 8000ed4:	b500      	push	{lr}
 8000ed6:	b089      	sub	sp, #36	@ 0x24
  BleApplicationContext.Device_Connection_Status = NewStatus;
 8000ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8000f08 <Adv_Request+0x34>)
 8000eda:	f883 0080 	strb.w	r0, [r3, #128]	@ 0x80
  ret = aci_gap_set_discoverable(ADV_TYPE,
 8000ede:	2000      	movs	r0, #0
 8000ee0:	9006      	str	r0, [sp, #24]
 8000ee2:	9005      	str	r0, [sp, #20]
 8000ee4:	9004      	str	r0, [sp, #16]
 8000ee6:	9003      	str	r0, [sp, #12]
 8000ee8:	9002      	str	r0, [sp, #8]
 8000eea:	9001      	str	r0, [sp, #4]
 8000eec:	9000      	str	r0, [sp, #0]
 8000eee:	4603      	mov	r3, r0
 8000ef0:	22a0      	movs	r2, #160	@ 0xa0
 8000ef2:	2180      	movs	r1, #128	@ 0x80
 8000ef4:	f000 fb5f 	bl	80015b6 <aci_gap_set_discoverable>
  ret = aci_gap_update_adv_data(sizeof(a_AdvData), (uint8_t*) a_AdvData);
 8000ef8:	4904      	ldr	r1, [pc, #16]	@ (8000f0c <Adv_Request+0x38>)
 8000efa:	2007      	movs	r0, #7
 8000efc:	f000 fc83 	bl	8001806 <aci_gap_update_adv_data>
}
 8000f00:	b009      	add	sp, #36	@ 0x24
 8000f02:	f85d fb04 	ldr.w	pc, [sp], #4
 8000f06:	bf00      	nop
 8000f08:	20000294 	.word	0x20000294
 8000f0c:	20000008 	.word	0x20000008

08000f10 <APP_BLE_Init>:
{
 8000f10:	b530      	push	{r4, r5, lr}
 8000f12:	b091      	sub	sp, #68	@ 0x44
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 8000f14:	f10d 0c04 	add.w	ip, sp, #4
 8000f18:	4c1e      	ldr	r4, [pc, #120]	@ (8000f94 <APP_BLE_Init+0x84>)
 8000f1a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f1c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000f20:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f22:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000f26:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f28:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000f2c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000f30:	e8ac 0003 	stmia.w	ip!, {r0, r1}
 8000f34:	f8ac 2000 	strh.w	r2, [ip]
  Ble_Tl_Init();
 8000f38:	f7ff ff0a 	bl	8000d50 <Ble_Tl_Init>
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 8000f3c:	2101      	movs	r1, #1
 8000f3e:	2002      	movs	r0, #2
 8000f40:	f003 fbaa 	bl	8004698 <UTIL_LPM_SetOffMode>
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 8000f44:	4a14      	ldr	r2, [pc, #80]	@ (8000f98 <APP_BLE_Init+0x88>)
 8000f46:	2100      	movs	r1, #0
 8000f48:	2002      	movs	r0, #2
 8000f4a:	f003 fcc9 	bl	80048e0 <UTIL_SEQ_RegTask>
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 8000f4e:	a801      	add	r0, sp, #4
 8000f50:	f003 fa44 	bl	80043dc <SHCI_C2_BLE_Init>
  if (status != SHCI_Success)
 8000f54:	b9d8      	cbnz	r0, 8000f8e <APP_BLE_Init+0x7e>
  Ble_Hci_Gap_Gatt_Init();
 8000f56:	f7ff ff4f 	bl	8000df8 <Ble_Hci_Gap_Gatt_Init>
  SVCCTL_Init();
 8000f5a:	f009 fa91 	bl	800a480 <SVCCTL_Init>
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8000f5e:	4c0f      	ldr	r4, [pc, #60]	@ (8000f9c <APP_BLE_Init+0x8c>)
 8000f60:	2500      	movs	r5, #0
 8000f62:	f884 5080 	strb.w	r5, [r4, #128]	@ 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 8000f66:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f6a:	82e3      	strh	r3, [r4, #22]
  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 8000f6c:	4a0c      	ldr	r2, [pc, #48]	@ (8000fa0 <APP_BLE_Init+0x90>)
 8000f6e:	4629      	mov	r1, r5
 8000f70:	2001      	movs	r0, #1
 8000f72:	f003 fcb5 	bl	80048e0 <UTIL_SEQ_RegTask>
  ret = aci_hal_set_radio_activity_mask(0x0006);
 8000f76:	2006      	movs	r0, #6
 8000f78:	f000 fe44 	bl	8001c04 <aci_hal_set_radio_activity_mask>
  Custom_APP_Init();
 8000f7c:	f000 feb6 	bl	8001cec <Custom_APP_Init>
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 8000f80:	7665      	strb	r5, [r4, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 8000f82:	7625      	strb	r5, [r4, #24]
  Adv_Request(APP_BLE_FAST_ADV);
 8000f84:	2001      	movs	r0, #1
 8000f86:	f7ff ffa5 	bl	8000ed4 <Adv_Request>
}
 8000f8a:	b011      	add	sp, #68	@ 0x44
 8000f8c:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8000f8e:	f001 feef 	bl	8002d70 <Error_Handler>
 8000f92:	e7e0      	b.n	8000f56 <APP_BLE_Init+0x46>
 8000f94:	0800d3d0 	.word	0x0800d3d0
 8000f98:	0800206d 	.word	0x0800206d
 8000f9c:	20000294 	.word	0x20000294
 8000fa0:	08000d31 	.word	0x08000d31

08000fa4 <SVCCTL_App_Notification>:
{
 8000fa4:	b508      	push	{r3, lr}
  switch (p_event_pckt->evt)
 8000fa6:	7843      	ldrb	r3, [r0, #1]
 8000fa8:	2b3e      	cmp	r3, #62	@ 0x3e
 8000faa:	d01b      	beq.n	8000fe4 <SVCCTL_App_Notification+0x40>
 8000fac:	2bff      	cmp	r3, #255	@ 0xff
 8000fae:	d035      	beq.n	800101c <SVCCTL_App_Notification+0x78>
 8000fb0:	2b05      	cmp	r3, #5
 8000fb2:	d10f      	bne.n	8000fd4 <SVCCTL_App_Notification+0x30>
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 8000fb4:	8882      	ldrh	r2, [r0, #4]
 8000fb6:	4b29      	ldr	r3, [pc, #164]	@ (800105c <SVCCTL_App_Notification+0xb8>)
 8000fb8:	8adb      	ldrh	r3, [r3, #22]
 8000fba:	429a      	cmp	r2, r3
 8000fbc:	d00c      	beq.n	8000fd8 <SVCCTL_App_Notification+0x34>
      Adv_Request(APP_BLE_FAST_ADV);
 8000fbe:	2001      	movs	r0, #1
 8000fc0:	f7ff ff88 	bl	8000ed4 <Adv_Request>
      HandleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 8000fc4:	4826      	ldr	r0, [pc, #152]	@ (8001060 <SVCCTL_App_Notification+0xbc>)
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	7003      	strb	r3, [r0, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8000fca:	4b24      	ldr	r3, [pc, #144]	@ (800105c <SVCCTL_App_Notification+0xb8>)
 8000fcc:	8adb      	ldrh	r3, [r3, #22]
 8000fce:	8043      	strh	r3, [r0, #2]
      Custom_APP_Notification(&HandleNotification);
 8000fd0:	f000 fe8b 	bl	8001cea <Custom_APP_Notification>
}
 8000fd4:	2001      	movs	r0, #1
 8000fd6:	bd08      	pop	{r3, pc}
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 8000fd8:	4b20      	ldr	r3, [pc, #128]	@ (800105c <SVCCTL_App_Notification+0xb8>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8000fde:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 8000fe2:	e7ec      	b.n	8000fbe <SVCCTL_App_Notification+0x1a>
      switch (p_meta_evt->subevent)
 8000fe4:	78c3      	ldrb	r3, [r0, #3]
 8000fe6:	2b01      	cmp	r3, #1
 8000fe8:	d1f4      	bne.n	8000fd4 <SVCCTL_App_Notification+0x30>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 8000fea:	4b1c      	ldr	r3, [pc, #112]	@ (800105c <SVCCTL_App_Notification+0xb8>)
 8000fec:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8000ff0:	2b04      	cmp	r3, #4
 8000ff2:	d00e      	beq.n	8001012 <SVCCTL_App_Notification+0x6e>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 8000ff4:	4b19      	ldr	r3, [pc, #100]	@ (800105c <SVCCTL_App_Notification+0xb8>)
 8000ff6:	2205      	movs	r2, #5
 8000ff8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 8000ffc:	f8b0 3005 	ldrh.w	r3, [r0, #5]
 8001000:	4a16      	ldr	r2, [pc, #88]	@ (800105c <SVCCTL_App_Notification+0xb8>)
 8001002:	82d3      	strh	r3, [r2, #22]
          HandleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 8001004:	4816      	ldr	r0, [pc, #88]	@ (8001060 <SVCCTL_App_Notification+0xbc>)
 8001006:	2200      	movs	r2, #0
 8001008:	7002      	strb	r2, [r0, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800100a:	8043      	strh	r3, [r0, #2]
          Custom_APP_Notification(&HandleNotification);
 800100c:	f000 fe6d 	bl	8001cea <Custom_APP_Notification>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 8001010:	e7e0      	b.n	8000fd4 <SVCCTL_App_Notification+0x30>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 8001012:	4b12      	ldr	r3, [pc, #72]	@ (800105c <SVCCTL_App_Notification+0xb8>)
 8001014:	2206      	movs	r2, #6
 8001016:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 800101a:	e7ef      	b.n	8000ffc <SVCCTL_App_Notification+0x58>
      switch (p_blecore_evt->ecode)
 800101c:	f8b0 3003 	ldrh.w	r3, [r0, #3]
 8001020:	f240 4209 	movw	r2, #1033	@ 0x409
 8001024:	4293      	cmp	r3, r2
 8001026:	d00d      	beq.n	8001044 <SVCCTL_App_Notification+0xa0>
 8001028:	f640 420e 	movw	r2, #3086	@ 0xc0e
 800102c:	4293      	cmp	r3, r2
 800102e:	d00f      	beq.n	8001050 <SVCCTL_App_Notification+0xac>
 8001030:	f240 4202 	movw	r2, #1026	@ 0x402
 8001034:	4293      	cmp	r3, r2
 8001036:	d1cd      	bne.n	8000fd4 <SVCCTL_App_Notification+0x30>
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, CFG_FIXED_PIN);
 8001038:	490a      	ldr	r1, [pc, #40]	@ (8001064 <SVCCTL_App_Notification+0xc0>)
 800103a:	4b08      	ldr	r3, [pc, #32]	@ (800105c <SVCCTL_App_Notification+0xb8>)
 800103c:	8ad8      	ldrh	r0, [r3, #22]
 800103e:	f000 fb7a 	bl	8001736 <aci_gap_pass_key_resp>
          break;
 8001042:	e7c7      	b.n	8000fd4 <SVCCTL_App_Notification+0x30>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES);
 8001044:	2101      	movs	r1, #1
 8001046:	4b05      	ldr	r3, [pc, #20]	@ (800105c <SVCCTL_App_Notification+0xb8>)
 8001048:	8ad8      	ldrh	r0, [r3, #22]
 800104a:	f000 fc2a 	bl	80018a2 <aci_gap_numeric_comparison_value_confirm_yesno>
          break;
 800104e:	e7c1      	b.n	8000fd4 <SVCCTL_App_Notification+0x30>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8001050:	4b02      	ldr	r3, [pc, #8]	@ (800105c <SVCCTL_App_Notification+0xb8>)
 8001052:	8ad8      	ldrh	r0, [r3, #22]
 8001054:	f000 fd55 	bl	8001b02 <aci_gatt_confirm_indication>
        break;
 8001058:	e7bc      	b.n	8000fd4 <SVCCTL_App_Notification+0x30>
 800105a:	bf00      	nop
 800105c:	20000294 	.word	0x20000294
 8001060:	20000290 	.word	0x20000290
 8001064:	0001b207 	.word	0x0001b207

08001068 <hci_notify_asynch_evt>:
{
 8001068:	b508      	push	{r3, lr}
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800106a:	2100      	movs	r1, #0
 800106c:	2002      	movs	r0, #2
 800106e:	f003 fb29 	bl	80046c4 <UTIL_SEQ_SetTask>
}
 8001072:	bd08      	pop	{r3, pc}

08001074 <hci_cmd_resp_release>:
{
 8001074:	b508      	push	{r3, lr}
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8001076:	2001      	movs	r0, #1
 8001078:	f003 fb52 	bl	8004720 <UTIL_SEQ_SetEvt>
}
 800107c:	bd08      	pop	{r3, pc}

0800107e <hci_cmd_resp_wait>:
{
 800107e:	b508      	push	{r3, lr}
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8001080:	2001      	movs	r0, #1
 8001082:	f003 fc01 	bl	8004888 <UTIL_SEQ_WaitEvt>
}
 8001086:	bd08      	pop	{r3, pc}

08001088 <APPD_EnableCPU2>:
/* USER CODE END APPD_Init */
  return;
}

void APPD_EnableCPU2( void )
{
 8001088:	b510      	push	{r4, lr}
 800108a:	b088      	sub	sp, #32
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 800108c:	f10d 0c04 	add.w	ip, sp, #4
 8001090:	4c09      	ldr	r4, [pc, #36]	@ (80010b8 <APPD_EnableCPU2+0x30>)
 8001092:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001094:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8001098:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800109c:	e8ac 0003 	stmia.w	ip!, {r0, r1}
 80010a0:	f82c 2b02 	strh.w	r2, [ip], #2
 80010a4:	0c12      	lsrs	r2, r2, #16
 80010a6:	f88c 2000 	strb.w	r2, [ip]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 80010aa:	f009 fd21 	bl	800aaf0 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 80010ae:	a801      	add	r0, sp, #4
 80010b0:	f003 f9a3 	bl	80043fa <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
}
 80010b4:	b008      	add	sp, #32
 80010b6:	bd10      	pop	{r4, pc}
 80010b8:	0800d40c 	.word	0x0800d40c

080010bc <Init_Rtc>:
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80010bc:	4b05      	ldr	r3, [pc, #20]	@ (80010d4 <Init_Rtc+0x18>)
 80010be:	22ca      	movs	r2, #202	@ 0xca
 80010c0:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80010c2:	2253      	movs	r2, #83	@ 0x53
 80010c4:	625a      	str	r2, [r3, #36]	@ 0x24
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 80010c6:	689a      	ldr	r2, [r3, #8]
 80010c8:	f022 0207 	bic.w	r2, r2, #7
 80010cc:	609a      	str	r2, [r3, #8]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80010ce:	22ff      	movs	r2, #255	@ 0xff
 80010d0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);

  return;
}
 80010d2:	4770      	bx	lr
 80010d4:	40002800 	.word	0x40002800

080010d8 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
  UNUSED(status);
  return;
}
 80010d8:	4770      	bx	lr
	...

080010dc <Config_HSE>:
{
 80010dc:	b508      	push	{r3, lr}
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 80010de:	2000      	movs	r0, #0
 80010e0:	f001 ff4e 	bl	8002f80 <OTP_Read>
  if (p_otp)
 80010e4:	b168      	cbz	r0, 8001102 <Config_HSE+0x26>
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 80010e6:	7981      	ldrb	r1, [r0, #6]
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 80010e8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80010ec:	4b05      	ldr	r3, [pc, #20]	@ (8001104 <Config_HSE+0x28>)
 80010ee:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 80010f2:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 80010f6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80010fa:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80010fe:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
}
 8001102:	bd08      	pop	{r3, pc}
 8001104:	cafecafe 	.word	0xcafecafe

08001108 <SystemPower_Config>:
{
 8001108:	b508      	push	{r3, lr}
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 800110a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800110e:	6893      	ldr	r3, [r2, #8]
 8001110:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001114:	6093      	str	r3, [r2, #8]
  UTIL_LPM_Init();
 8001116:	f003 fab5 	bl	8004684 <UTIL_LPM_Init>
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 800111a:	4a05      	ldr	r2, [pc, #20]	@ (8001130 <SystemPower_Config+0x28>)
 800111c:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 8001120:	f023 0307 	bic.w	r3, r3, #7
 8001124:	f043 0304 	orr.w	r3, r3, #4
 8001128:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
}
 800112c:	bd08      	pop	{r3, pc}
 800112e:	bf00      	nop
 8001130:	58000400 	.word	0x58000400

08001134 <appe_Tl_Init>:
{
 8001134:	b500      	push	{lr}
 8001136:	b089      	sub	sp, #36	@ 0x24
  TL_Init();
 8001138:	f009 fbd4 	bl	800a8e4 <TL_Init>
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 800113c:	4a0e      	ldr	r2, [pc, #56]	@ (8001178 <appe_Tl_Init+0x44>)
 800113e:	2100      	movs	r1, #0
 8001140:	2004      	movs	r0, #4
 8001142:	f003 fbcd 	bl	80048e0 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8001146:	4b0d      	ldr	r3, [pc, #52]	@ (800117c <appe_Tl_Init+0x48>)
 8001148:	9300      	str	r3, [sp, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 800114a:	4b0d      	ldr	r3, [pc, #52]	@ (8001180 <appe_Tl_Init+0x4c>)
 800114c:	9301      	str	r3, [sp, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 800114e:	4669      	mov	r1, sp
 8001150:	480c      	ldr	r0, [pc, #48]	@ (8001184 <appe_Tl_Init+0x50>)
 8001152:	f003 fa01 	bl	8004558 <shci_init>
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 8001156:	4b0c      	ldr	r3, [pc, #48]	@ (8001188 <appe_Tl_Init+0x54>)
 8001158:	9302      	str	r3, [sp, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 800115a:	4b0c      	ldr	r3, [pc, #48]	@ (800118c <appe_Tl_Init+0x58>)
 800115c:	9303      	str	r3, [sp, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 800115e:	4b0c      	ldr	r3, [pc, #48]	@ (8001190 <appe_Tl_Init+0x5c>)
 8001160:	9304      	str	r3, [sp, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8001162:	f240 533c 	movw	r3, #1340	@ 0x53c
 8001166:	9305      	str	r3, [sp, #20]
  TL_MM_Init(&tl_mm_config);
 8001168:	a802      	add	r0, sp, #8
 800116a:	f009 fc8f 	bl	800aa8c <TL_MM_Init>
  TL_Enable();
 800116e:	f009 fbb5 	bl	800a8dc <TL_Enable>
}
 8001172:	b009      	add	sp, #36	@ 0x24
 8001174:	f85d fb04 	ldr.w	pc, [sp], #4
 8001178:	0800457d 	.word	0x0800457d
 800117c:	20030410 	.word	0x20030410
 8001180:	080010d9 	.word	0x080010d9
 8001184:	080011f5 	.word	0x080011f5
 8001188:	200301f8 	.word	0x200301f8
 800118c:	20030304 	.word	0x20030304
 8001190:	2003051c 	.word	0x2003051c

08001194 <APPE_SysEvtReadyProcessing>:
  }
  return;
}

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 8001194:	b500      	push	{lr}
 8001196:	b085      	sub	sp, #20
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 8001198:	2300      	movs	r3, #0
 800119a:	9300      	str	r3, [sp, #0]
 800119c:	9301      	str	r3, [sp, #4]
 800119e:	9302      	str	r3, [sp, #8]
 80011a0:	9303      	str	r3, [sp, #12]
  uint32_t RevisionID=0;
  uint32_t DeviceID=0;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80011a2:	6843      	ldr	r3, [r0, #4]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 80011a4:	7b5b      	ldrb	r3, [r3, #13]
 80011a6:	b123      	cbz	r3, 80011b2 <APPE_SysEvtReadyProcessing+0x1e>
    (void)SHCI_C2_Config(&config_param);

    APP_BLE_Init();
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
  }
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d01e      	beq.n	80011ea <APPE_SysEvtReadyProcessing+0x56>
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
}
 80011ac:	b005      	add	sp, #20
 80011ae:	f85d fb04 	ldr.w	pc, [sp], #4
    APPD_EnableCPU2();
 80011b2:	f7ff ff69 	bl	8001088 <APPD_EnableCPU2>
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 80011b6:	230f      	movs	r3, #15
 80011b8:	f88d 3000 	strb.w	r3, [sp]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 80011bc:	237f      	movs	r3, #127	@ 0x7f
 80011be:	f88d 3002 	strb.w	r3, [sp, #2]
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 80011c2:	4a0b      	ldr	r2, [pc, #44]	@ (80011f0 <APPE_SysEvtReadyProcessing+0x5c>)
 80011c4:	6813      	ldr	r3, [r2, #0]
    config_param.RevisionID = (uint16_t)RevisionID;
 80011c6:	0c1b      	lsrs	r3, r3, #16
 80011c8:	f8ad 300c 	strh.w	r3, [sp, #12]
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 80011cc:	6813      	ldr	r3, [r2, #0]
    config_param.DeviceID = (uint16_t)DeviceID;
 80011ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80011d2:	f8ad 300e 	strh.w	r3, [sp, #14]
    (void)SHCI_C2_Config(&config_param);
 80011d6:	4668      	mov	r0, sp
 80011d8:	f003 f91e 	bl	8004418 <SHCI_C2_Config>
    APP_BLE_Init();
 80011dc:	f7ff fe98 	bl	8000f10 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 80011e0:	2100      	movs	r1, #0
 80011e2:	2001      	movs	r0, #1
 80011e4:	f003 fa58 	bl	8004698 <UTIL_LPM_SetOffMode>
 80011e8:	e7e0      	b.n	80011ac <APPE_SysEvtReadyProcessing+0x18>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 80011ea:	2300      	movs	r3, #0
 80011ec:	7003      	strb	r3, [r0, #0]
  return;
 80011ee:	e7dd      	b.n	80011ac <APPE_SysEvtReadyProcessing+0x18>
 80011f0:	e0042000 	.word	0xe0042000

080011f4 <APPE_SysUserEvtRx>:
  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80011f4:	6843      	ldr	r3, [r0, #4]
  switch(p_sys_event->subevtcode)
 80011f6:	f8b3 300b 	ldrh.w	r3, [r3, #11]
 80011fa:	f5b3 4f12 	cmp.w	r3, #37376	@ 0x9200
 80011fe:	d000      	beq.n	8001202 <APPE_SysUserEvtRx+0xe>
 8001200:	4770      	bx	lr
{
 8001202:	b510      	push	{r4, lr}
 8001204:	b084      	sub	sp, #16
 8001206:	4604      	mov	r4, r0
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 8001208:	4668      	mov	r0, sp
 800120a:	f003 f913 	bl	8004434 <SHCI_GetWirelessFwInfo>
    APPE_SysEvtReadyProcessing(pPayload);
 800120e:	4620      	mov	r0, r4
 8001210:	f7ff ffc0 	bl	8001194 <APPE_SysEvtReadyProcessing>
}
 8001214:	b004      	add	sp, #16
 8001216:	bd10      	pop	{r4, pc}

08001218 <MX_APPE_Config>:
{
 8001218:	b508      	push	{r3, lr}
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800121a:	4b03      	ldr	r3, [pc, #12]	@ (8001228 <MX_APPE_Config+0x10>)
 800121c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001220:	611a      	str	r2, [r3, #16]
  Config_HSE();
 8001222:	f7ff ff5b 	bl	80010dc <Config_HSE>
}
 8001226:	bd08      	pop	{r3, pc}
 8001228:	58004000 	.word	0x58004000

0800122c <Init_Exti>:
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
  SET_BIT(EXTI->IMR2, ExtiLine);
 800122c:	4a03      	ldr	r2, [pc, #12]	@ (800123c <Init_Exti+0x10>)
 800122e:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8001232:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8001236:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800123a:	4770      	bx	lr
 800123c:	58000800 	.word	0x58000800

08001240 <System_Init>:
{
 8001240:	b508      	push	{r3, lr}
  Init_Exti();
 8001242:	f7ff fff3 	bl	800122c <Init_Exti>
  Init_Rtc();
 8001246:	f7ff ff39 	bl	80010bc <Init_Rtc>
}
 800124a:	bd08      	pop	{r3, pc}

0800124c <MX_APPE_Init>:
{
 800124c:	b508      	push	{r3, lr}
  System_Init();       /**< System initialization */
 800124e:	f7ff fff7 	bl	8001240 <System_Init>
  SystemPower_Config(); /**< Configure the system Power Mode */
 8001252:	f7ff ff59 	bl	8001108 <SystemPower_Config>
  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8001256:	4903      	ldr	r1, [pc, #12]	@ (8001264 <MX_APPE_Init+0x18>)
 8001258:	2000      	movs	r0, #0
 800125a:	f001 fb11 	bl	8002880 <HW_TS_Init>
  appe_Tl_Init();	/* Initialize all transport layers */
 800125e:	f7ff ff69 	bl	8001134 <appe_Tl_Init>
}
 8001262:	bd08      	pop	{r3, pc}
 8001264:	2000054c 	.word	0x2000054c

08001268 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8001268:	b538      	push	{r3, r4, r5, lr}
 800126a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800126c:	f003 fb92 	bl	8004994 <HAL_GetTick>
 8001270:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001272:	f1b4 3fff 	cmp.w	r4, #4294967295
 8001276:	d009      	beq.n	800128c <HAL_Delay+0x24>
  {
    wait += HAL_GetTickFreq();
 8001278:	f003 fb98 	bl	80049ac <HAL_GetTickFreq>
 800127c:	4404      	add	r4, r0
 800127e:	e005      	b.n	800128c <HAL_Delay+0x24>
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001280:	4a05      	ldr	r2, [pc, #20]	@ (8001298 <HAL_Delay+0x30>)
 8001282:	6913      	ldr	r3, [r2, #16]
 8001284:	f023 0304 	bic.w	r3, r3, #4
 8001288:	6113      	str	r3, [r2, #16]
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 800128a:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 800128c:	f003 fb82 	bl	8004994 <HAL_GetTick>
 8001290:	1b40      	subs	r0, r0, r5
 8001292:	42a0      	cmp	r0, r4
 8001294:	d3f4      	bcc.n	8001280 <HAL_Delay+0x18>
  }
}
 8001296:	bd38      	pop	{r3, r4, r5, pc}
 8001298:	e000ed00 	.word	0xe000ed00

0800129c <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 800129c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800129e:	f04f 30ff 	mov.w	r0, #4294967295
 80012a2:	f003 fa55 	bl	8004750 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 80012a6:	bd08      	pop	{r3, pc}

080012a8 <UTIL_SEQ_Idle>:
{
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
}
 80012a8:	4770      	bx	lr

080012aa <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 80012aa:	b508      	push	{r3, lr}
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80012ac:	2100      	movs	r1, #0
 80012ae:	2004      	movs	r0, #4
 80012b0:	f003 fa08 	bl	80046c4 <UTIL_SEQ_SetTask>
  return;
}
 80012b4:	bd08      	pop	{r3, pc}

080012b6 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 80012b6:	b508      	push	{r3, lr}
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80012b8:	2002      	movs	r0, #2
 80012ba:	f003 fa31 	bl	8004720 <UTIL_SEQ_SetEvt>
  return;
}
 80012be:	bd08      	pop	{r3, pc}

080012c0 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 80012c0:	b508      	push	{r3, lr}
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80012c2:	2002      	movs	r0, #2
 80012c4:	f003 fae0 	bl	8004888 <UTIL_SEQ_WaitEvt>
  return;
}
 80012c8:	bd08      	pop	{r3, pc}

080012ca <arm_mat_init_f32>:
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData)
{
  /* Assign Number of Rows */
  S->numRows = nRows;
 80012ca:	8001      	strh	r1, [r0, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;
 80012cc:	8042      	strh	r2, [r0, #2]

  /* Assign Data pointer */
  S->pData = pData;
 80012ce:	6043      	str	r3, [r0, #4]
}
 80012d0:	4770      	bx	lr
	...

080012d4 <arm_mat_inverse_f32>:
}
#else
arm_status arm_mat_inverse_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 80012d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80012d8:	b083      	sub	sp, #12
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 80012da:	f8d0 a004 	ldr.w	sl, [r0, #4]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 80012de:	f8d1 b004 	ldr.w	fp, [r1, #4]
  float32_t *pInT1, *pInT2;                      /* Temporary input data matrix pointer */
  float32_t *pOutT1, *pOutT2;                    /* Temporary output data matrix pointer */
  float32_t *pPivotRowIn, *pPRT_in, *pPivotRowDst, *pPRT_pDst;  /* Temporary input and output data matrix pointer */
  uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
 80012e2:	f8b0 e000 	ldrh.w	lr, [r0]
  uint32_t numCols = pSrc->numCols;              /* Number of Cols in the matrix  */
 80012e6:	f8b0 c002 	ldrh.w	ip, [r0, #2]

    /* Working pointer for destination matrix */
    pOutT1 = pOut;

    /* Loop over the number of rows */
    rowCnt = numRows;
 80012ea:	4675      	mov	r5, lr
    pOutT1 = pOut;
 80012ec:	465b      	mov	r3, fp

    /* Making the destination matrix as identity matrix */
    while (rowCnt > 0U)
 80012ee:	e012      	b.n	8001316 <arm_mat_inverse_f32+0x42>
    {
      /* Writing all zeroes in lower triangle of the destination matrix */
      j = numRows - rowCnt;
      while (j > 0U)
      {
        *pOutT1++ = 0.0f;
 80012f0:	2100      	movs	r1, #0
 80012f2:	f843 1b04 	str.w	r1, [r3], #4
        j--;
 80012f6:	3a01      	subs	r2, #1
      while (j > 0U)
 80012f8:	2a00      	cmp	r2, #0
 80012fa:	d1f9      	bne.n	80012f0 <arm_mat_inverse_f32+0x1c>
      }

      /* Writing all ones in the diagonal of the destination matrix */
      *pOutT1++ = 1.0f;
 80012fc:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001300:	f843 2b04 	str.w	r2, [r3], #4

      /* Writing all zeroes in upper triangle of the destination matrix */
      j = rowCnt - 1U;
 8001304:	3d01      	subs	r5, #1
 8001306:	462a      	mov	r2, r5
      while (j > 0U)
 8001308:	e003      	b.n	8001312 <arm_mat_inverse_f32+0x3e>
      {
        *pOutT1++ = 0.0f;
 800130a:	2100      	movs	r1, #0
 800130c:	f843 1b04 	str.w	r1, [r3], #4
        j--;
 8001310:	3a01      	subs	r2, #1
      while (j > 0U)
 8001312:	2a00      	cmp	r2, #0
 8001314:	d1f9      	bne.n	800130a <arm_mat_inverse_f32+0x36>
    while (rowCnt > 0U)
 8001316:	b115      	cbz	r5, 800131e <arm_mat_inverse_f32+0x4a>
      j = numRows - rowCnt;
 8001318:	ebae 0205 	sub.w	r2, lr, r5
      while (j > 0U)
 800131c:	e7ec      	b.n	80012f8 <arm_mat_inverse_f32+0x24>
      rowCnt--;
    }

    /* Loop over the number of columns of the input matrix.
       All the elements in each column are processed by the row operations */
    loopCnt = numCols;
 800131e:	46e1      	mov	r9, ip
  float32_t Xchg, in = 0.0f, in1;                /* Temporary input values  */
 8001320:	eddf 6a68 	vldr	s13, [pc, #416]	@ 80014c4 <arm_mat_inverse_f32+0x1f0>
 8001324:	46d8      	mov	r8, fp
 8001326:	9001      	str	r0, [sp, #4]
 8001328:	e093      	b.n	8001452 <arm_mat_inverse_f32+0x17e>

      /* Grab the most significant value from column l */
      maxC = 0;
      for (i = l; i < numRows; i++)
      {
        maxC = *pInT1 > 0 ? (*pInT1 > maxC ? *pInT1 : maxC) : (-*pInT1 > maxC ? -*pInT1 : maxC);
 800132a:	eef1 7a67 	vneg.f32	s15, s15
 800132e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001336:	dc13      	bgt.n	8001360 <arm_mat_inverse_f32+0x8c>
        pInT1 += numCols;
 8001338:	eb02 028c 	add.w	r2, r2, ip, lsl #2
      for (i = l; i < numRows; i++)
 800133c:	3301      	adds	r3, #1
 800133e:	4573      	cmp	r3, lr
 8001340:	d211      	bcs.n	8001366 <arm_mat_inverse_f32+0x92>
        maxC = *pInT1 > 0 ? (*pInT1 > maxC ? *pInT1 : maxC) : (-*pInT1 > maxC ? -*pInT1 : maxC);
 8001342:	edd2 7a00 	vldr	s15, [r2]
 8001346:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800134a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800134e:	ddec      	ble.n	800132a <arm_mat_inverse_f32+0x56>
 8001350:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001358:	ddee      	ble.n	8001338 <arm_mat_inverse_f32+0x64>
 800135a:	eeb0 7a67 	vmov.f32	s14, s15
 800135e:	e7eb      	b.n	8001338 <arm_mat_inverse_f32+0x64>
 8001360:	eeb0 7a67 	vmov.f32	s14, s15
 8001364:	e7e8      	b.n	8001338 <arm_mat_inverse_f32+0x64>
      }

      /* Update the status if the matrix is singular */
      if (maxC == 0.0f)
 8001366:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800136a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800136e:	f000 809b 	beq.w	80014a8 <arm_mat_inverse_f32+0x1d4>

      /* Destination pointer modifier */
      k = 1U;

      /* Check if the pivot element is the most significant of the column */
      if ( (in > 0.0f ? in : -in) != maxC)
 8001372:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8001376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800137a:	dd13      	ble.n	80013a4 <arm_mat_inverse_f32+0xd0>
 800137c:	eef0 7a66 	vmov.f32	s15, s13
 8001380:	eeb4 7a67 	vcmp.f32	s14, s15
 8001384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001388:	d10f      	bne.n	80013aa <arm_mat_inverse_f32+0xd6>
          i--;
        }
      }

      /* Update the status if the matrix is singular */
      if ((flag != 1U) && (in == 0.0f))
 800138a:	eef5 6a40 	vcmp.f32	s13, #0.0
 800138e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001392:	f000 808e 	beq.w	80014b2 <arm_mat_inverse_f32+0x1de>
      /* Temporary pointers to the pivot row pointers */
      pInT1 = pPivotRowIn;
      pInT2 = pPivotRowDst;

      /* Pivot element of the row */
      in = *pPivotRowIn;
 8001396:	9b00      	ldr	r3, [sp, #0]
 8001398:	edd3 6a00 	vldr	s13, [r3]

      /* Loop over number of columns
       * to the right of the pilot element */
      j = (numCols - l);
 800139c:	ebac 0605 	sub.w	r6, ip, r5
 80013a0:	4632      	mov	r2, r6

      while (j > 0U)
 80013a2:	e011      	b.n	80013c8 <arm_mat_inverse_f32+0xf4>
      if ( (in > 0.0f ? in : -in) != maxC)
 80013a4:	eef1 7a66 	vneg.f32	s15, s13
 80013a8:	e7ea      	b.n	8001380 <arm_mat_inverse_f32+0xac>
        i = numRows - (l + 1U);
 80013aa:	ebae 0305 	sub.w	r3, lr, r5
 80013ae:	3b01      	subs	r3, #1
        while (i > 0U)
 80013b0:	e000      	b.n	80013b4 <arm_mat_inverse_f32+0xe0>
          i--;
 80013b2:	3b01      	subs	r3, #1
        while (i > 0U)
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d1fc      	bne.n	80013b2 <arm_mat_inverse_f32+0xde>
 80013b8:	e7e7      	b.n	800138a <arm_mat_inverse_f32+0xb6>
      {
        /* Divide each element of the row of the input matrix
         * by the pivot element */
        in1 = *pInT1;
 80013ba:	ed93 7a00 	vldr	s14, [r3]
        *pInT1++ = in1 / in;
 80013be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013c2:	ece3 7a01 	vstmia	r3!, {s15}

        /* Decrement the loop counter */
        j--;
 80013c6:	3a01      	subs	r2, #1
      while (j > 0U)
 80013c8:	2a00      	cmp	r2, #0
 80013ca:	d1f6      	bne.n	80013ba <arm_mat_inverse_f32+0xe6>
      }

      /* Loop over number of columns of the destination matrix */
      j = numCols;
 80013cc:	4660      	mov	r0, ip
      pInT2 = pPivotRowDst;
 80013ce:	465b      	mov	r3, fp
 80013d0:	e006      	b.n	80013e0 <arm_mat_inverse_f32+0x10c>

      while (j > 0U)
      {
        /* Divide each element of the row of the destination matrix
         * by the pivot element */
        in1 = *pInT2;
 80013d2:	ed93 7a00 	vldr	s14, [r3]
        *pInT2++ = in1 / in;
 80013d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013da:	ece3 7a01 	vstmia	r3!, {s15}

        /* Decrement the loop counter */
        j--;
 80013de:	3801      	subs	r0, #1
      while (j > 0U)
 80013e0:	2800      	cmp	r0, #0
 80013e2:	d1f6      	bne.n	80013d2 <arm_mat_inverse_f32+0xfe>
      /* index used to check for pivot element */
      i = 0U;

      /* Loop over number of rows */
      /*  to be replaced by the sum of that row and a multiple of row i */
      k = numRows;
 80013e4:	4674      	mov	r4, lr
      pInT2 = pOut;
 80013e6:	4642      	mov	r2, r8
      pInT1 = pIn;
 80013e8:	4653      	mov	r3, sl
 80013ea:	e025      	b.n	8001438 <arm_mat_inverse_f32+0x164>
        /* Check for the pivot element */
        if (i == l)
        {
          /* If the processing element is the pivot element,
             only the columns to the right are to be processed */
          pInT1 += numCols - l;
 80013ec:	eb03 0386 	add.w	r3, r3, r6, lsl #2

          pInT2 += numCols;
 80013f0:	eb02 028c 	add.w	r2, r2, ip, lsl #2
 80013f4:	e01c      	b.n	8001430 <arm_mat_inverse_f32+0x15c>

          while (j > 0U)
          {
            /* Replace the element by the sum of that row
               and a multiple of the reference row  */
            in1 = *pInT1;
 80013f6:	edd3 7a00 	vldr	s15, [r3]
            *pInT1++ = in1 - (in * *pPRT_in++);
 80013fa:	ecb1 7a01 	vldmia	r1!, {s14}
 80013fe:	ee27 7a26 	vmul.f32	s14, s14, s13
 8001402:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001406:	ece3 7a01 	vstmia	r3!, {s15}

            /* Decrement the loop counter */
            j--;
 800140a:	3f01      	subs	r7, #1
          while (j > 0U)
 800140c:	2f00      	cmp	r7, #0
 800140e:	d1f2      	bne.n	80013f6 <arm_mat_inverse_f32+0x122>
          }

          /* Loop over the number of columns to
             replace the elements in the destination matrix */
          j = numCols;
 8001410:	4667      	mov	r7, ip
          pPRT_pDst = pPivotRowDst;
 8001412:	4659      	mov	r1, fp
 8001414:	e00a      	b.n	800142c <arm_mat_inverse_f32+0x158>

          while (j > 0U)
          {
            /* Replace the element by the sum of that row
               and a multiple of the reference row  */
            in1 = *pInT2;
 8001416:	edd2 7a00 	vldr	s15, [r2]
            *pInT2++ = in1 - (in * *pPRT_pDst++);
 800141a:	ecb1 7a01 	vldmia	r1!, {s14}
 800141e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8001422:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001426:	ece2 7a01 	vstmia	r2!, {s15}

            /* Decrement loop counter */
            j--;
 800142a:	3f01      	subs	r7, #1
          while (j > 0U)
 800142c:	2f00      	cmp	r7, #0
 800142e:	d1f2      	bne.n	8001416 <arm_mat_inverse_f32+0x142>
          }

        }

        /* Increment temporary input pointer */
        pInT1 = pInT1 + l;
 8001430:	eb03 0385 	add.w	r3, r3, r5, lsl #2

        /* Decrement loop counter */
        k--;
 8001434:	3c01      	subs	r4, #1

        /* Increment pivot index */
        i++;
 8001436:	3001      	adds	r0, #1
      while (k > 0U)
 8001438:	b134      	cbz	r4, 8001448 <arm_mat_inverse_f32+0x174>
        if (i == l)
 800143a:	42a8      	cmp	r0, r5
 800143c:	d0d6      	beq.n	80013ec <arm_mat_inverse_f32+0x118>
          in = *pInT1;
 800143e:	edd3 6a00 	vldr	s13, [r3]
          j = (numCols - l);
 8001442:	4637      	mov	r7, r6
          pPRT_in = pPivotRowIn;
 8001444:	9900      	ldr	r1, [sp, #0]
          while (j > 0U)
 8001446:	e7e1      	b.n	800140c <arm_mat_inverse_f32+0x138>
      }

      /* Increment the input pointer */
      pIn++;
 8001448:	f10a 0a04 	add.w	sl, sl, #4

      /* Decrement the loop counter */
      loopCnt--;
 800144c:	f109 39ff 	add.w	r9, r9, #4294967295

      /* Increment the index modifier */
      l++;
 8001450:	3501      	adds	r5, #1
    while (loopCnt > 0U)
 8001452:	f1b9 0f00 	cmp.w	r9, #0
 8001456:	d00c      	beq.n	8001472 <arm_mat_inverse_f32+0x19e>
      pInT1 = pIn + (l * numCols);
 8001458:	fb0c f305 	mul.w	r3, ip, r5
 800145c:	eb0a 0283 	add.w	r2, sl, r3, lsl #2
 8001460:	9200      	str	r2, [sp, #0]
      pOutT1 = pOut + (l * numCols);
 8001462:	eb08 0b83 	add.w	fp, r8, r3, lsl #2
      in = *pInT1;
 8001466:	edd2 6a00 	vldr	s13, [r2]
      for (i = l; i < numRows; i++)
 800146a:	462b      	mov	r3, r5
      maxC = 0;
 800146c:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80014c4 <arm_mat_inverse_f32+0x1f0>
      for (i = l; i < numRows; i++)
 8001470:	e765      	b.n	800133e <arm_mat_inverse_f32+0x6a>
#endif /* #if defined (ARM_MATH_DSP) */

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;

    if ((flag != 1U) && (in == 0.0f))
 8001472:	9801      	ldr	r0, [sp, #4]
 8001474:	eef5 6a40 	vcmp.f32	s13, #0.0
 8001478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800147c:	d11c      	bne.n	80014b8 <arm_mat_inverse_f32+0x1e4>
    {
      pIn = pSrc->pData;
 800147e:	6841      	ldr	r1, [r0, #4]
      for (i = 0; i < numRows * numCols; i++)
 8001480:	e001      	b.n	8001486 <arm_mat_inverse_f32+0x1b2>
 8001482:	f109 0901 	add.w	r9, r9, #1
 8001486:	fb0c f30e 	mul.w	r3, ip, lr
 800148a:	454b      	cmp	r3, r9
 800148c:	d908      	bls.n	80014a0 <arm_mat_inverse_f32+0x1cc>
      {
        if (pIn[i] != 0.0f)
 800148e:	eb01 0289 	add.w	r2, r1, r9, lsl #2
 8001492:	edd2 7a00 	vldr	s15, [r2]
 8001496:	eef5 7a40 	vcmp.f32	s15, #0.0
 800149a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800149e:	d0f0      	beq.n	8001482 <arm_mat_inverse_f32+0x1ae>
            break;
      }

      if (i == numRows * numCols)
 80014a0:	454b      	cmp	r3, r9
 80014a2:	d00b      	beq.n	80014bc <arm_mat_inverse_f32+0x1e8>
    status = ARM_MATH_SUCCESS;
 80014a4:	2000      	movs	r0, #0
 80014a6:	e001      	b.n	80014ac <arm_mat_inverse_f32+0x1d8>
        return ARM_MATH_SINGULAR;
 80014a8:	f06f 0004 	mvn.w	r0, #4
    }
  }

  /* Return to application */
  return (status);
}
 80014ac:	b003      	add	sp, #12
 80014ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return ARM_MATH_SINGULAR;
 80014b2:	f06f 0004 	mvn.w	r0, #4
 80014b6:	e7f9      	b.n	80014ac <arm_mat_inverse_f32+0x1d8>
    status = ARM_MATH_SUCCESS;
 80014b8:	2000      	movs	r0, #0
 80014ba:	e7f7      	b.n	80014ac <arm_mat_inverse_f32+0x1d8>
        status = ARM_MATH_SINGULAR;
 80014bc:	f06f 0004 	mvn.w	r0, #4
 80014c0:	e7f4      	b.n	80014ac <arm_mat_inverse_f32+0x1d8>
 80014c2:	bf00      	nop
 80014c4:	00000000 	.word	0x00000000

080014c8 <arm_mat_mult_f32>:
#else
arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 80014c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80014cc:	4603      	mov	r3, r0
 80014ce:	4688      	mov	r8, r1
  float32_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
  float32_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
  float32_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
 80014d0:	f8d0 c004 	ldr.w	ip, [r0, #4]
  float32_t *pInB = pSrcB->pData;                /* Input data matrix pointer B */
 80014d4:	684d      	ldr	r5, [r1, #4]
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 80014d6:	f8d2 9004 	ldr.w	r9, [r2, #4]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  float32_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 80014da:	8848      	ldrh	r0, [r1, #2]
  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 80014dc:	f8b3 e002 	ldrh.w	lr, [r3, #2]
  uint32_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
 80014e0:	881f      	ldrh	r7, [r3, #0]
 80014e2:	2600      	movs	r6, #0
 80014e4:	e01f      	b.n	8001526 <arm_mat_mult_f32+0x5e>
        while (colCnt > 0U)
        {
          /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */

          /* Perform the multiply-accumulates */
          sum += *pIn1++ * *pIn2;
 80014e6:	ecf3 7a01 	vldmia	r3!, {s15}
 80014ea:	edd2 6a00 	vldr	s13, [r2]
 80014ee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80014f2:	ee37 7a27 	vadd.f32	s14, s14, s15
          pIn2 += numColsB;
 80014f6:	eb02 0280 	add.w	r2, r2, r0, lsl #2

          /* Decrement loop counter */
          colCnt--;
 80014fa:	3901      	subs	r1, #1
        while (colCnt > 0U)
 80014fc:	2900      	cmp	r1, #0
 80014fe:	d1f2      	bne.n	80014e6 <arm_mat_mult_f32+0x1e>
        }

        /* Store result in destination buffer */
        *px++ = sum;
 8001500:	4653      	mov	r3, sl
 8001502:	eca3 7a01 	vstmia	r3!, {s14}

        /* Decrement column loop counter */
        col--;
 8001506:	3c01      	subs	r4, #1

        /* Update pointer pIn2 to point to starting address of next column */
        pIn2 = pInB + (numColsB - col);
 8001508:	1b02      	subs	r2, r0, r4
 800150a:	eb05 0282 	add.w	r2, r5, r2, lsl #2

      } while (col > 0U);
 800150e:	b12c      	cbz	r4, 800151c <arm_mat_mult_f32+0x54>
        *px++ = sum;
 8001510:	469a      	mov	sl, r3
        colCnt = numColsA;
 8001512:	4671      	mov	r1, lr
        pIn1 = pInA;
 8001514:	4663      	mov	r3, ip
        sum = 0.0f;
 8001516:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8001538 <arm_mat_mult_f32+0x70>
        while (colCnt > 0U)
 800151a:	e7ef      	b.n	80014fc <arm_mat_mult_f32+0x34>

      /* Update pointer pInA to point to starting address of next row */
      i = i + numColsB;
 800151c:	4406      	add	r6, r0
      pInA = pInA + numColsA;
 800151e:	eb0c 0c8e 	add.w	ip, ip, lr, lsl #2

      /* Decrement row loop counter */
      row--;

    } while (row > 0U);
 8001522:	3f01      	subs	r7, #1
 8001524:	d005      	beq.n	8001532 <arm_mat_mult_f32+0x6a>
      px = pOut + i;
 8001526:	eb09 0a86 	add.w	sl, r9, r6, lsl #2
      pIn2 = pSrcB->pData;
 800152a:	f8d8 2004 	ldr.w	r2, [r8, #4]
      col = numColsB;
 800152e:	4604      	mov	r4, r0
 8001530:	e7ef      	b.n	8001512 <arm_mat_mult_f32+0x4a>
    status = ARM_MATH_SUCCESS;
  }

  /* Return to application */
  return (status);
}
 8001532:	2000      	movs	r0, #0
 8001534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001538:	00000000 	.word	0x00000000

0800153c <arm_mat_trans_f32>:
}
#else
arm_status arm_mat_trans_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 800153c:	b570      	push	{r4, r5, r6, lr}
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 800153e:	6843      	ldr	r3, [r0, #4]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 8001540:	684e      	ldr	r6, [r1, #4]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  uint16_t nRows = pSrc->numRows;                /* number of rows */
 8001542:	f8b0 c000 	ldrh.w	ip, [r0]
  uint16_t nCols = pSrc->numCols;                /* number of columns */
 8001546:	8845      	ldrh	r5, [r0, #2]
  uint32_t col, row = nRows, i = 0U;             /* Loop counters */
 8001548:	4664      	mov	r4, ip
 800154a:	f04f 0e00 	mov.w	lr, #0
 800154e:	e00b      	b.n	8001568 <arm_mat_trans_f32+0x2c>
#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

      while (col > 0U)
      {
        /* Read and store input element in destination */
        *px = *pIn++;
 8001550:	f853 0b04 	ldr.w	r0, [r3], #4
 8001554:	6008      	str	r0, [r1, #0]

        /* Update pointer px to point to next row of transposed matrix */
        px += nRows;
 8001556:	eb01 018c 	add.w	r1, r1, ip, lsl #2

        /* Decrement column loop counter */
        col--;
 800155a:	3a01      	subs	r2, #1
      while (col > 0U)
 800155c:	2a00      	cmp	r2, #0
 800155e:	d1f7      	bne.n	8001550 <arm_mat_trans_f32+0x14>
      }

      i++;
 8001560:	f10e 0e01 	add.w	lr, lr, #1

      /* Decrement row loop counter */
      row--;

    } while (row > 0U);          /* row loop end */
 8001564:	3c01      	subs	r4, #1
 8001566:	d003      	beq.n	8001570 <arm_mat_trans_f32+0x34>
      px = pOut + i;
 8001568:	eb06 018e 	add.w	r1, r6, lr, lsl #2
      col = nCols;
 800156c:	462a      	mov	r2, r5
      while (col > 0U)
 800156e:	e7f5      	b.n	800155c <arm_mat_trans_f32+0x20>
    status = ARM_MATH_SUCCESS;
  }

  /* Return to application */
  return (status);
}
 8001570:	2000      	movs	r0, #0
 8001572:	bd70      	pop	{r4, r5, r6, pc}

08001574 <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 8001574:	b510      	push	{r4, lr}
 8001576:	b088      	sub	sp, #32
  struct hci_request rq;
  tBleStatus status = 0;
 8001578:	2400      	movs	r4, #0
 800157a:	f88d 4007 	strb.w	r4, [sp, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800157e:	2218      	movs	r2, #24
 8001580:	4621      	mov	r1, r4
 8001582:	a802      	add	r0, sp, #8
 8001584:	f001 fcf8 	bl	8002f78 <Osal_MemSet>
  rq.ogf = 0x3f;
 8001588:	233f      	movs	r3, #63	@ 0x3f
 800158a:	f8ad 3008 	strh.w	r3, [sp, #8]
  rq.ocf = 0x081;
 800158e:	2381      	movs	r3, #129	@ 0x81
 8001590:	f8ad 300a 	strh.w	r3, [sp, #10]
  rq.rparam = &status;
 8001594:	f10d 0307 	add.w	r3, sp, #7
 8001598:	9306      	str	r3, [sp, #24]
  rq.rlen = 1;
 800159a:	2301      	movs	r3, #1
 800159c:	9307      	str	r3, [sp, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800159e:	4621      	mov	r1, r4
 80015a0:	a802      	add	r0, sp, #8
 80015a2:	f000 fda3 	bl	80020ec <hci_send_req>
 80015a6:	42a0      	cmp	r0, r4
 80015a8:	db03      	blt.n	80015b2 <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
  return status;
 80015aa:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 80015ae:	b008      	add	sp, #32
 80015b0:	bd10      	pop	{r4, pc}
    return BLE_STATUS_TIMEOUT;
 80015b2:	20ff      	movs	r0, #255	@ 0xff
 80015b4:	e7fb      	b.n	80015ae <aci_gap_set_non_discoverable+0x3a>

080015b6 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 80015b6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80015ba:	b0cb      	sub	sp, #300	@ 0x12c
 80015bc:	469c      	mov	ip, r3
 80015be:	f89d 6154 	ldrb.w	r6, [sp, #340]	@ 0x154
 80015c2:	f89d 515c 	ldrb.w	r5, [sp, #348]	@ 0x15c
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 80015c6:	f106 0a08 	add.w	sl, r6, #8
 80015ca:	ac04      	add	r4, sp, #16
 80015cc:	eb04 0b0a 	add.w	fp, r4, sl
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 80015d0:	1977      	adds	r7, r6, r5
 80015d2:	3709      	adds	r7, #9
 80015d4:	19e3      	adds	r3, r4, r7
 80015d6:	9301      	str	r3, [sp, #4]
  tBleStatus status = 0;
 80015d8:	f10d 090f 	add.w	r9, sp, #15
 80015dc:	f04f 0800 	mov.w	r8, #0
 80015e0:	f88d 800f 	strb.w	r8, [sp, #15]
  int index_input = 0;
  cp0->Advertising_Type = Advertising_Type;
 80015e4:	f88d 0010 	strb.w	r0, [sp, #16]
  index_input += 1;
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 80015e8:	f8ad 1011 	strh.w	r1, [sp, #17]
  index_input += 2;
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 80015ec:	f8ad 2013 	strh.w	r2, [sp, #19]
  index_input += 2;
  cp0->Own_Address_Type = Own_Address_Type;
 80015f0:	f88d c015 	strb.w	ip, [sp, #21]
  index_input += 1;
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 80015f4:	f89d 3150 	ldrb.w	r3, [sp, #336]	@ 0x150
 80015f8:	f88d 3016 	strb.w	r3, [sp, #22]
  index_input += 1;
  cp0->Local_Name_Length = Local_Name_Length;
 80015fc:	f88d 6017 	strb.w	r6, [sp, #23]
  index_input += 1;
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 8001600:	4632      	mov	r2, r6
 8001602:	9956      	ldr	r1, [sp, #344]	@ 0x158
 8001604:	a806      	add	r0, sp, #24
 8001606:	f001 fcb3 	bl	8002f70 <Osal_MemCpy>
    index_input += Local_Name_Length;
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 800160a:	f804 500a 	strb.w	r5, [r4, sl]
    }
    index_input += 1;
 800160e:	3609      	adds	r6, #9
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 8001610:	462a      	mov	r2, r5
 8001612:	9958      	ldr	r1, [sp, #352]	@ 0x160
 8001614:	f10b 0001 	add.w	r0, fp, #1
 8001618:	f001 fcaa 	bl	8002f70 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 800161c:	4435      	add	r5, r6
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 800161e:	f8bd 3164 	ldrh.w	r3, [sp, #356]	@ 0x164
 8001622:	53e3      	strh	r3, [r4, r7]
    }
    index_input += 2;
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 8001624:	f8bd 3168 	ldrh.w	r3, [sp, #360]	@ 0x168
 8001628:	9a01      	ldr	r2, [sp, #4]
 800162a:	8053      	strh	r3, [r2, #2]
    }
    index_input += 2;
 800162c:	3504      	adds	r5, #4
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800162e:	2218      	movs	r2, #24
 8001630:	4641      	mov	r1, r8
 8001632:	a844      	add	r0, sp, #272	@ 0x110
 8001634:	f001 fca0 	bl	8002f78 <Osal_MemSet>
  rq.ogf = 0x3f;
 8001638:	233f      	movs	r3, #63	@ 0x3f
 800163a:	f8ad 3110 	strh.w	r3, [sp, #272]	@ 0x110
  rq.ocf = 0x083;
 800163e:	2383      	movs	r3, #131	@ 0x83
 8001640:	f8ad 3112 	strh.w	r3, [sp, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8001644:	9446      	str	r4, [sp, #280]	@ 0x118
  rq.clen = index_input;
 8001646:	9547      	str	r5, [sp, #284]	@ 0x11c
  rq.rparam = &status;
 8001648:	f8cd 9120 	str.w	r9, [sp, #288]	@ 0x120
  rq.rlen = 1;
 800164c:	2301      	movs	r3, #1
 800164e:	9349      	str	r3, [sp, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8001650:	4641      	mov	r1, r8
 8001652:	a844      	add	r0, sp, #272	@ 0x110
 8001654:	f000 fd4a 	bl	80020ec <hci_send_req>
 8001658:	4540      	cmp	r0, r8
 800165a:	db04      	blt.n	8001666 <aci_gap_set_discoverable+0xb0>
    return BLE_STATUS_TIMEOUT;
  return status;
 800165c:	f89d 000f 	ldrb.w	r0, [sp, #15]
}
 8001660:	b04b      	add	sp, #300	@ 0x12c
 8001662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return BLE_STATUS_TIMEOUT;
 8001666:	20ff      	movs	r0, #255	@ 0xff
 8001668:	e7fa      	b.n	8001660 <aci_gap_set_discoverable+0xaa>

0800166a <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 800166a:	b570      	push	{r4, r5, r6, lr}
 800166c:	b0c8      	sub	sp, #288	@ 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 800166e:	f10d 0507 	add.w	r5, sp, #7
 8001672:	2400      	movs	r4, #0
 8001674:	f88d 4007 	strb.w	r4, [sp, #7]
  int index_input = 0;
  cp0->IO_Capability = IO_Capability;
 8001678:	ae02      	add	r6, sp, #8
 800167a:	f88d 0008 	strb.w	r0, [sp, #8]
  index_input += 1;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800167e:	2218      	movs	r2, #24
 8001680:	4621      	mov	r1, r4
 8001682:	a842      	add	r0, sp, #264	@ 0x108
 8001684:	f001 fc78 	bl	8002f78 <Osal_MemSet>
  rq.ogf = 0x3f;
 8001688:	233f      	movs	r3, #63	@ 0x3f
 800168a:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x085;
 800168e:	2385      	movs	r3, #133	@ 0x85
 8001690:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8001694:	9644      	str	r6, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8001696:	2301      	movs	r3, #1
 8001698:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &status;
 800169a:	9546      	str	r5, [sp, #280]	@ 0x118
  rq.rlen = 1;
 800169c:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800169e:	4621      	mov	r1, r4
 80016a0:	a842      	add	r0, sp, #264	@ 0x108
 80016a2:	f000 fd23 	bl	80020ec <hci_send_req>
 80016a6:	42a0      	cmp	r0, r4
 80016a8:	db03      	blt.n	80016b2 <aci_gap_set_io_capability+0x48>
    return BLE_STATUS_TIMEOUT;
  return status;
 80016aa:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 80016ae:	b048      	add	sp, #288	@ 0x120
 80016b0:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 80016b2:	20ff      	movs	r0, #255	@ 0xff
 80016b4:	e7fb      	b.n	80016ae <aci_gap_set_io_capability+0x44>

080016b6 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 80016b6:	b570      	push	{r4, r5, r6, lr}
 80016b8:	b0c8      	sub	sp, #288	@ 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 80016ba:	f10d 0607 	add.w	r6, sp, #7
 80016be:	2500      	movs	r5, #0
 80016c0:	f88d 5007 	strb.w	r5, [sp, #7]
  int index_input = 0;
  cp0->Bonding_Mode = Bonding_Mode;
 80016c4:	ac02      	add	r4, sp, #8
 80016c6:	f88d 0008 	strb.w	r0, [sp, #8]
  index_input += 1;
  cp0->MITM_Mode = MITM_Mode;
 80016ca:	f88d 1009 	strb.w	r1, [sp, #9]
  index_input += 1;
  cp0->SC_Support = SC_Support;
 80016ce:	f88d 200a 	strb.w	r2, [sp, #10]
  index_input += 1;
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 80016d2:	f88d 300b 	strb.w	r3, [sp, #11]
  index_input += 1;
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 80016d6:	f89d 3130 	ldrb.w	r3, [sp, #304]	@ 0x130
 80016da:	f88d 300c 	strb.w	r3, [sp, #12]
  index_input += 1;
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 80016de:	f89d 3134 	ldrb.w	r3, [sp, #308]	@ 0x134
 80016e2:	f88d 300d 	strb.w	r3, [sp, #13]
  index_input += 1;
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 80016e6:	f89d 3138 	ldrb.w	r3, [sp, #312]	@ 0x138
 80016ea:	f88d 300e 	strb.w	r3, [sp, #14]
  index_input += 1;
  cp0->Fixed_Pin = Fixed_Pin;
 80016ee:	9b4f      	ldr	r3, [sp, #316]	@ 0x13c
 80016f0:	f8cd 300f 	str.w	r3, [sp, #15]
  index_input += 4;
  cp0->Identity_Address_Type = Identity_Address_Type;
 80016f4:	f89d 3140 	ldrb.w	r3, [sp, #320]	@ 0x140
 80016f8:	f88d 3013 	strb.w	r3, [sp, #19]
  index_input += 1;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80016fc:	2218      	movs	r2, #24
 80016fe:	4629      	mov	r1, r5
 8001700:	a842      	add	r0, sp, #264	@ 0x108
 8001702:	f001 fc39 	bl	8002f78 <Osal_MemSet>
  rq.ogf = 0x3f;
 8001706:	233f      	movs	r3, #63	@ 0x3f
 8001708:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x086;
 800170c:	2386      	movs	r3, #134	@ 0x86
 800170e:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8001712:	9444      	str	r4, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8001714:	230c      	movs	r3, #12
 8001716:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &status;
 8001718:	9646      	str	r6, [sp, #280]	@ 0x118
  rq.rlen = 1;
 800171a:	2301      	movs	r3, #1
 800171c:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800171e:	4629      	mov	r1, r5
 8001720:	a842      	add	r0, sp, #264	@ 0x108
 8001722:	f000 fce3 	bl	80020ec <hci_send_req>
 8001726:	42a8      	cmp	r0, r5
 8001728:	db03      	blt.n	8001732 <aci_gap_set_authentication_requirement+0x7c>
    return BLE_STATUS_TIMEOUT;
  return status;
 800172a:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 800172e:	b048      	add	sp, #288	@ 0x120
 8001730:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 8001732:	20ff      	movs	r0, #255	@ 0xff
 8001734:	e7fb      	b.n	800172e <aci_gap_set_authentication_requirement+0x78>

08001736 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 8001736:	b570      	push	{r4, r5, r6, lr}
 8001738:	b0c8      	sub	sp, #288	@ 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 800173a:	f10d 0607 	add.w	r6, sp, #7
 800173e:	2400      	movs	r4, #0
 8001740:	f88d 4007 	strb.w	r4, [sp, #7]
  int index_input = 0;
  cp0->Connection_Handle = Connection_Handle;
 8001744:	ad02      	add	r5, sp, #8
 8001746:	f8ad 0008 	strh.w	r0, [sp, #8]
  index_input += 2;
  cp0->Pass_Key = Pass_Key;
 800174a:	f8cd 100a 	str.w	r1, [sp, #10]
  index_input += 4;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800174e:	2218      	movs	r2, #24
 8001750:	4621      	mov	r1, r4
 8001752:	a842      	add	r0, sp, #264	@ 0x108
 8001754:	f001 fc10 	bl	8002f78 <Osal_MemSet>
  rq.ogf = 0x3f;
 8001758:	233f      	movs	r3, #63	@ 0x3f
 800175a:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x088;
 800175e:	2388      	movs	r3, #136	@ 0x88
 8001760:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8001764:	9544      	str	r5, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8001766:	2306      	movs	r3, #6
 8001768:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &status;
 800176a:	9646      	str	r6, [sp, #280]	@ 0x118
  rq.rlen = 1;
 800176c:	2301      	movs	r3, #1
 800176e:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8001770:	4621      	mov	r1, r4
 8001772:	a842      	add	r0, sp, #264	@ 0x108
 8001774:	f000 fcba 	bl	80020ec <hci_send_req>
 8001778:	42a0      	cmp	r0, r4
 800177a:	db03      	blt.n	8001784 <aci_gap_pass_key_resp+0x4e>
    return BLE_STATUS_TIMEOUT;
  return status;
 800177c:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8001780:	b048      	add	sp, #288	@ 0x120
 8001782:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 8001784:	20ff      	movs	r0, #255	@ 0xff
 8001786:	e7fb      	b.n	8001780 <aci_gap_pass_key_resp+0x4a>

08001788 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 8001788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800178c:	b0c8      	sub	sp, #288	@ 0x120
 800178e:	4607      	mov	r7, r0
 8001790:	460e      	mov	r6, r1
 8001792:	4615      	mov	r5, r2
 8001794:	4698      	mov	r8, r3
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8001796:	2207      	movs	r2, #7
 8001798:	2100      	movs	r1, #0
 800179a:	4668      	mov	r0, sp
 800179c:	f001 fbec 	bl	8002f78 <Osal_MemSet>
  int index_input = 0;
  cp0->Role = Role;
 80017a0:	ac02      	add	r4, sp, #8
 80017a2:	f88d 7008 	strb.w	r7, [sp, #8]
  index_input += 1;
  cp0->privacy_enabled = privacy_enabled;
 80017a6:	f88d 6009 	strb.w	r6, [sp, #9]
  index_input += 1;
  cp0->device_name_char_len = device_name_char_len;
 80017aa:	f88d 500a 	strb.w	r5, [sp, #10]
  index_input += 1;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80017ae:	2218      	movs	r2, #24
 80017b0:	2100      	movs	r1, #0
 80017b2:	a842      	add	r0, sp, #264	@ 0x108
 80017b4:	f001 fbe0 	bl	8002f78 <Osal_MemSet>
  rq.ogf = 0x3f;
 80017b8:	233f      	movs	r3, #63	@ 0x3f
 80017ba:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x08a;
 80017be:	238a      	movs	r3, #138	@ 0x8a
 80017c0:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 80017c4:	9444      	str	r4, [sp, #272]	@ 0x110
  rq.clen = index_input;
 80017c6:	2303      	movs	r3, #3
 80017c8:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &resp;
 80017ca:	f8cd d118 	str.w	sp, [sp, #280]	@ 0x118
  rq.rlen = sizeof(resp);
 80017ce:	2307      	movs	r3, #7
 80017d0:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 80017d2:	2100      	movs	r1, #0
 80017d4:	a842      	add	r0, sp, #264	@ 0x108
 80017d6:	f000 fc89 	bl	80020ec <hci_send_req>
 80017da:	2800      	cmp	r0, #0
 80017dc:	db11      	blt.n	8001802 <aci_gap_init+0x7a>
    return BLE_STATUS_TIMEOUT;
  if ( resp.Status )
 80017de:	f89d 0000 	ldrb.w	r0, [sp]
 80017e2:	b958      	cbnz	r0, 80017fc <aci_gap_init+0x74>
    return resp.Status;
  *Service_Handle = resp.Service_Handle;
 80017e4:	f8bd 3001 	ldrh.w	r3, [sp, #1]
 80017e8:	f8a8 3000 	strh.w	r3, [r8]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 80017ec:	f8bd 2003 	ldrh.w	r2, [sp, #3]
 80017f0:	9b4e      	ldr	r3, [sp, #312]	@ 0x138
 80017f2:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 80017f4:	f8bd 2005 	ldrh.w	r2, [sp, #5]
 80017f8:	9b4f      	ldr	r3, [sp, #316]	@ 0x13c
 80017fa:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
}
 80017fc:	b048      	add	sp, #288	@ 0x120
 80017fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return BLE_STATUS_TIMEOUT;
 8001802:	20ff      	movs	r0, #255	@ 0xff
 8001804:	e7fa      	b.n	80017fc <aci_gap_init+0x74>

08001806 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 8001806:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001808:	b0c9      	sub	sp, #292	@ 0x124
 800180a:	4604      	mov	r4, r0
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 800180c:	f10d 0607 	add.w	r6, sp, #7
 8001810:	2500      	movs	r5, #0
 8001812:	f88d 5007 	strb.w	r5, [sp, #7]
  int index_input = 0;
  cp0->AdvDataLen = AdvDataLen;
 8001816:	af02      	add	r7, sp, #8
 8001818:	f88d 0008 	strb.w	r0, [sp, #8]
  index_input += 1;
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 800181c:	4602      	mov	r2, r0
 800181e:	f10d 0009 	add.w	r0, sp, #9
 8001822:	f001 fba5 	bl	8002f70 <Osal_MemCpy>
  index_input += AdvDataLen;
 8001826:	3401      	adds	r4, #1
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8001828:	2218      	movs	r2, #24
 800182a:	4629      	mov	r1, r5
 800182c:	a842      	add	r0, sp, #264	@ 0x108
 800182e:	f001 fba3 	bl	8002f78 <Osal_MemSet>
  rq.ogf = 0x3f;
 8001832:	233f      	movs	r3, #63	@ 0x3f
 8001834:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x08e;
 8001838:	238e      	movs	r3, #142	@ 0x8e
 800183a:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 800183e:	9744      	str	r7, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8001840:	9445      	str	r4, [sp, #276]	@ 0x114
  rq.rparam = &status;
 8001842:	9646      	str	r6, [sp, #280]	@ 0x118
  rq.rlen = 1;
 8001844:	2301      	movs	r3, #1
 8001846:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8001848:	4629      	mov	r1, r5
 800184a:	a842      	add	r0, sp, #264	@ 0x108
 800184c:	f000 fc4e 	bl	80020ec <hci_send_req>
 8001850:	42a8      	cmp	r0, r5
 8001852:	db03      	blt.n	800185c <aci_gap_update_adv_data+0x56>
    return BLE_STATUS_TIMEOUT;
  return status;
 8001854:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8001858:	b049      	add	sp, #292	@ 0x124
 800185a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return BLE_STATUS_TIMEOUT;
 800185c:	20ff      	movs	r0, #255	@ 0xff
 800185e:	e7fb      	b.n	8001858 <aci_gap_update_adv_data+0x52>

08001860 <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 8001860:	b510      	push	{r4, lr}
 8001862:	b088      	sub	sp, #32
  struct hci_request rq;
  tBleStatus status = 0;
 8001864:	2400      	movs	r4, #0
 8001866:	f88d 4007 	strb.w	r4, [sp, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800186a:	2218      	movs	r2, #24
 800186c:	4621      	mov	r1, r4
 800186e:	a802      	add	r0, sp, #8
 8001870:	f001 fb82 	bl	8002f78 <Osal_MemSet>
  rq.ogf = 0x3f;
 8001874:	233f      	movs	r3, #63	@ 0x3f
 8001876:	f8ad 3008 	strh.w	r3, [sp, #8]
  rq.ocf = 0x092;
 800187a:	2392      	movs	r3, #146	@ 0x92
 800187c:	f8ad 300a 	strh.w	r3, [sp, #10]
  rq.rparam = &status;
 8001880:	f10d 0307 	add.w	r3, sp, #7
 8001884:	9306      	str	r3, [sp, #24]
  rq.rlen = 1;
 8001886:	2301      	movs	r3, #1
 8001888:	9307      	str	r3, [sp, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800188a:	4621      	mov	r1, r4
 800188c:	a802      	add	r0, sp, #8
 800188e:	f000 fc2d 	bl	80020ec <hci_send_req>
 8001892:	42a0      	cmp	r0, r4
 8001894:	db03      	blt.n	800189e <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
  return status;
 8001896:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 800189a:	b008      	add	sp, #32
 800189c:	bd10      	pop	{r4, pc}
    return BLE_STATUS_TIMEOUT;
 800189e:	20ff      	movs	r0, #255	@ 0xff
 80018a0:	e7fb      	b.n	800189a <aci_gap_configure_filter_accept_list+0x3a>

080018a2 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 80018a2:	b570      	push	{r4, r5, r6, lr}
 80018a4:	b0c8      	sub	sp, #288	@ 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 80018a6:	f10d 0607 	add.w	r6, sp, #7
 80018aa:	2400      	movs	r4, #0
 80018ac:	f88d 4007 	strb.w	r4, [sp, #7]
  int index_input = 0;
  cp0->Connection_Handle = Connection_Handle;
 80018b0:	ad02      	add	r5, sp, #8
 80018b2:	f8ad 0008 	strh.w	r0, [sp, #8]
  index_input += 2;
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 80018b6:	f88d 100a 	strb.w	r1, [sp, #10]
  index_input += 1;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80018ba:	2218      	movs	r2, #24
 80018bc:	4621      	mov	r1, r4
 80018be:	a842      	add	r0, sp, #264	@ 0x108
 80018c0:	f001 fb5a 	bl	8002f78 <Osal_MemSet>
  rq.ogf = 0x3f;
 80018c4:	233f      	movs	r3, #63	@ 0x3f
 80018c6:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x0a5;
 80018ca:	23a5      	movs	r3, #165	@ 0xa5
 80018cc:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 80018d0:	9544      	str	r5, [sp, #272]	@ 0x110
  rq.clen = index_input;
 80018d2:	2303      	movs	r3, #3
 80018d4:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &status;
 80018d6:	9646      	str	r6, [sp, #280]	@ 0x118
  rq.rlen = 1;
 80018d8:	2301      	movs	r3, #1
 80018da:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 80018dc:	4621      	mov	r1, r4
 80018de:	a842      	add	r0, sp, #264	@ 0x108
 80018e0:	f000 fc04 	bl	80020ec <hci_send_req>
 80018e4:	42a0      	cmp	r0, r4
 80018e6:	db03      	blt.n	80018f0 <aci_gap_numeric_comparison_value_confirm_yesno+0x4e>
    return BLE_STATUS_TIMEOUT;
  return status;
 80018e8:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 80018ec:	b048      	add	sp, #288	@ 0x120
 80018ee:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 80018f0:	20ff      	movs	r0, #255	@ 0xff
 80018f2:	e7fb      	b.n	80018ec <aci_gap_numeric_comparison_value_confirm_yesno+0x4a>

080018f4 <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 80018f4:	b510      	push	{r4, lr}
 80018f6:	b088      	sub	sp, #32
  struct hci_request rq;
  tBleStatus status = 0;
 80018f8:	2400      	movs	r4, #0
 80018fa:	f88d 4007 	strb.w	r4, [sp, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80018fe:	2218      	movs	r2, #24
 8001900:	4621      	mov	r1, r4
 8001902:	a802      	add	r0, sp, #8
 8001904:	f001 fb38 	bl	8002f78 <Osal_MemSet>
  rq.ogf = 0x3f;
 8001908:	233f      	movs	r3, #63	@ 0x3f
 800190a:	f8ad 3008 	strh.w	r3, [sp, #8]
  rq.ocf = 0x101;
 800190e:	f240 1301 	movw	r3, #257	@ 0x101
 8001912:	f8ad 300a 	strh.w	r3, [sp, #10]
  rq.rparam = &status;
 8001916:	f10d 0307 	add.w	r3, sp, #7
 800191a:	9306      	str	r3, [sp, #24]
  rq.rlen = 1;
 800191c:	2301      	movs	r3, #1
 800191e:	9307      	str	r3, [sp, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8001920:	4621      	mov	r1, r4
 8001922:	a802      	add	r0, sp, #8
 8001924:	f000 fbe2 	bl	80020ec <hci_send_req>
 8001928:	42a0      	cmp	r0, r4
 800192a:	db03      	blt.n	8001934 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
  return status;
 800192c:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8001930:	b008      	add	sp, #32
 8001932:	bd10      	pop	{r4, pc}
    return BLE_STATUS_TIMEOUT;
 8001934:	20ff      	movs	r0, #255	@ 0xff
 8001936:	e7fb      	b.n	8001930 <aci_gatt_init+0x3c>

08001938 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 8001938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800193c:	b0c8      	sub	sp, #288	@ 0x120
 800193e:	4604      	mov	r4, r0
 8001940:	4688      	mov	r8, r1
 8001942:	4617      	mov	r7, r2
 8001944:	461e      	mov	r6, r3
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8001946:	2801      	cmp	r0, #1
 8001948:	d013      	beq.n	8001972 <aci_gatt_add_service+0x3a>
 800194a:	2802      	cmp	r0, #2
 800194c:	d00f      	beq.n	800196e <aci_gatt_add_service+0x36>
 800194e:	2501      	movs	r5, #1
 8001950:	ab02      	add	r3, sp, #8
 8001952:	441d      	add	r5, r3
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8001954:	2203      	movs	r2, #3
 8001956:	2100      	movs	r1, #0
 8001958:	a801      	add	r0, sp, #4
 800195a:	f001 fb0d 	bl	8002f78 <Osal_MemSet>
  int index_input = 0;
  cp0->Service_UUID_Type = Service_UUID_Type;
 800195e:	f88d 4008 	strb.w	r4, [sp, #8]
  index_input += 1;
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 8001962:	2c01      	cmp	r4, #1
 8001964:	d007      	beq.n	8001976 <aci_gatt_add_service+0x3e>
 8001966:	2c02      	cmp	r4, #2
 8001968:	d132      	bne.n	80019d0 <aci_gatt_add_service+0x98>
    {
      case 1: size = 2; break;
      case 2: size = 16; break;
 800196a:	2410      	movs	r4, #16
 800196c:	e004      	b.n	8001978 <aci_gatt_add_service+0x40>
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800196e:	2511      	movs	r5, #17
 8001970:	e7ee      	b.n	8001950 <aci_gatt_add_service+0x18>
 8001972:	2503      	movs	r5, #3
 8001974:	e7ec      	b.n	8001950 <aci_gatt_add_service+0x18>
    switch ( Service_UUID_Type )
 8001976:	2402      	movs	r4, #2
      default: return BLE_STATUS_ERROR;
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 8001978:	4622      	mov	r2, r4
 800197a:	4641      	mov	r1, r8
 800197c:	f10d 0009 	add.w	r0, sp, #9
 8001980:	f001 faf6 	bl	8002f70 <Osal_MemCpy>
    index_input += size;
    {
      cp1->Service_Type = Service_Type;
 8001984:	702f      	strb	r7, [r5, #0]
    }
    index_input += 1;
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 8001986:	706e      	strb	r6, [r5, #1]
    }
    index_input += 1;
 8001988:	3403      	adds	r4, #3
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800198a:	2218      	movs	r2, #24
 800198c:	2100      	movs	r1, #0
 800198e:	a842      	add	r0, sp, #264	@ 0x108
 8001990:	f001 faf2 	bl	8002f78 <Osal_MemSet>
  rq.ogf = 0x3f;
 8001994:	233f      	movs	r3, #63	@ 0x3f
 8001996:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x102;
 800199a:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800199e:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 80019a2:	ab02      	add	r3, sp, #8
 80019a4:	9344      	str	r3, [sp, #272]	@ 0x110
  rq.clen = index_input;
 80019a6:	9445      	str	r4, [sp, #276]	@ 0x114
  rq.rparam = &resp;
 80019a8:	ab01      	add	r3, sp, #4
 80019aa:	9346      	str	r3, [sp, #280]	@ 0x118
  rq.rlen = sizeof(resp);
 80019ac:	2303      	movs	r3, #3
 80019ae:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 80019b0:	2100      	movs	r1, #0
 80019b2:	a842      	add	r0, sp, #264	@ 0x108
 80019b4:	f000 fb9a 	bl	80020ec <hci_send_req>
 80019b8:	2800      	cmp	r0, #0
 80019ba:	db0b      	blt.n	80019d4 <aci_gatt_add_service+0x9c>
    return BLE_STATUS_TIMEOUT;
  if ( resp.Status )
 80019bc:	f89d 0004 	ldrb.w	r0, [sp, #4]
 80019c0:	b918      	cbnz	r0, 80019ca <aci_gatt_add_service+0x92>
    return resp.Status;
  *Service_Handle = resp.Service_Handle;
 80019c2:	f8bd 2005 	ldrh.w	r2, [sp, #5]
 80019c6:	9b4e      	ldr	r3, [sp, #312]	@ 0x138
 80019c8:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
}
 80019ca:	b048      	add	sp, #288	@ 0x120
 80019cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    switch ( Service_UUID_Type )
 80019d0:	2097      	movs	r0, #151	@ 0x97
 80019d2:	e7fa      	b.n	80019ca <aci_gatt_add_service+0x92>
    return BLE_STATUS_TIMEOUT;
 80019d4:	20ff      	movs	r0, #255	@ 0xff
 80019d6:	e7f8      	b.n	80019ca <aci_gatt_add_service+0x92>

080019d8 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 80019d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80019dc:	b0c8      	sub	sp, #288	@ 0x120
 80019de:	4606      	mov	r6, r0
 80019e0:	460c      	mov	r4, r1
 80019e2:	4690      	mov	r8, r2
 80019e4:	461f      	mov	r7, r3
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 80019e6:	2901      	cmp	r1, #1
 80019e8:	d015      	beq.n	8001a16 <aci_gatt_add_char+0x3e>
 80019ea:	2902      	cmp	r1, #2
 80019ec:	d011      	beq.n	8001a12 <aci_gatt_add_char+0x3a>
 80019ee:	2503      	movs	r5, #3
 80019f0:	ab02      	add	r3, sp, #8
 80019f2:	441d      	add	r5, r3
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 80019f4:	2203      	movs	r2, #3
 80019f6:	2100      	movs	r1, #0
 80019f8:	a801      	add	r0, sp, #4
 80019fa:	f001 fabd 	bl	8002f78 <Osal_MemSet>
  int index_input = 0;
  cp0->Service_Handle = Service_Handle;
 80019fe:	f8ad 6008 	strh.w	r6, [sp, #8]
  index_input += 2;
  cp0->Char_UUID_Type = Char_UUID_Type;
 8001a02:	f88d 400a 	strb.w	r4, [sp, #10]
  index_input += 1;
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 8001a06:	2c01      	cmp	r4, #1
 8001a08:	d007      	beq.n	8001a1a <aci_gatt_add_char+0x42>
 8001a0a:	2c02      	cmp	r4, #2
 8001a0c:	d140      	bne.n	8001a90 <aci_gatt_add_char+0xb8>
    {
      case 1: size = 2; break;
      case 2: size = 16; break;
 8001a0e:	2410      	movs	r4, #16
 8001a10:	e004      	b.n	8001a1c <aci_gatt_add_char+0x44>
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8001a12:	2513      	movs	r5, #19
 8001a14:	e7ec      	b.n	80019f0 <aci_gatt_add_char+0x18>
 8001a16:	2505      	movs	r5, #5
 8001a18:	e7ea      	b.n	80019f0 <aci_gatt_add_char+0x18>
    switch ( Char_UUID_Type )
 8001a1a:	2402      	movs	r4, #2
      default: return BLE_STATUS_ERROR;
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 8001a1c:	4622      	mov	r2, r4
 8001a1e:	4641      	mov	r1, r8
 8001a20:	f10d 000b 	add.w	r0, sp, #11
 8001a24:	f001 faa4 	bl	8002f70 <Osal_MemCpy>
    index_input += size;
    {
      cp1->Char_Value_Length = Char_Value_Length;
 8001a28:	802f      	strh	r7, [r5, #0]
    }
    index_input += 2;
    {
      cp1->Char_Properties = Char_Properties;
 8001a2a:	f89d 3138 	ldrb.w	r3, [sp, #312]	@ 0x138
 8001a2e:	70ab      	strb	r3, [r5, #2]
    }
    index_input += 1;
    {
      cp1->Security_Permissions = Security_Permissions;
 8001a30:	f89d 313c 	ldrb.w	r3, [sp, #316]	@ 0x13c
 8001a34:	70eb      	strb	r3, [r5, #3]
    }
    index_input += 1;
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 8001a36:	f89d 3140 	ldrb.w	r3, [sp, #320]	@ 0x140
 8001a3a:	712b      	strb	r3, [r5, #4]
    }
    index_input += 1;
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 8001a3c:	f89d 3144 	ldrb.w	r3, [sp, #324]	@ 0x144
 8001a40:	716b      	strb	r3, [r5, #5]
    }
    index_input += 1;
    {
      cp1->Is_Variable = Is_Variable;
 8001a42:	f89d 3148 	ldrb.w	r3, [sp, #328]	@ 0x148
 8001a46:	71ab      	strb	r3, [r5, #6]
    }
    index_input += 1;
 8001a48:	340a      	adds	r4, #10
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8001a4a:	2218      	movs	r2, #24
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	a842      	add	r0, sp, #264	@ 0x108
 8001a50:	f001 fa92 	bl	8002f78 <Osal_MemSet>
  rq.ogf = 0x3f;
 8001a54:	233f      	movs	r3, #63	@ 0x3f
 8001a56:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x104;
 8001a5a:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001a5e:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8001a62:	ab02      	add	r3, sp, #8
 8001a64:	9344      	str	r3, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8001a66:	9445      	str	r4, [sp, #276]	@ 0x114
  rq.rparam = &resp;
 8001a68:	ab01      	add	r3, sp, #4
 8001a6a:	9346      	str	r3, [sp, #280]	@ 0x118
  rq.rlen = sizeof(resp);
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8001a70:	2100      	movs	r1, #0
 8001a72:	a842      	add	r0, sp, #264	@ 0x108
 8001a74:	f000 fb3a 	bl	80020ec <hci_send_req>
 8001a78:	2800      	cmp	r0, #0
 8001a7a:	db0b      	blt.n	8001a94 <aci_gatt_add_char+0xbc>
    return BLE_STATUS_TIMEOUT;
  if ( resp.Status )
 8001a7c:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8001a80:	b918      	cbnz	r0, 8001a8a <aci_gatt_add_char+0xb2>
    return resp.Status;
  *Char_Handle = resp.Char_Handle;
 8001a82:	f8bd 2005 	ldrh.w	r2, [sp, #5]
 8001a86:	9b53      	ldr	r3, [sp, #332]	@ 0x14c
 8001a88:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
}
 8001a8a:	b048      	add	sp, #288	@ 0x120
 8001a8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    switch ( Char_UUID_Type )
 8001a90:	2097      	movs	r0, #151	@ 0x97
 8001a92:	e7fa      	b.n	8001a8a <aci_gatt_add_char+0xb2>
    return BLE_STATUS_TIMEOUT;
 8001a94:	20ff      	movs	r0, #255	@ 0xff
 8001a96:	e7f8      	b.n	8001a8a <aci_gatt_add_char+0xb2>

08001a98 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 8001a98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a9a:	b0c9      	sub	sp, #292	@ 0x124
 8001a9c:	461c      	mov	r4, r3
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8001a9e:	f10d 0707 	add.w	r7, sp, #7
 8001aa2:	2600      	movs	r6, #0
 8001aa4:	f88d 6007 	strb.w	r6, [sp, #7]
  int index_input = 0;
  cp0->Service_Handle = Service_Handle;
 8001aa8:	ad02      	add	r5, sp, #8
 8001aaa:	f8ad 0008 	strh.w	r0, [sp, #8]
  index_input += 2;
  cp0->Char_Handle = Char_Handle;
 8001aae:	f8ad 100a 	strh.w	r1, [sp, #10]
  index_input += 2;
  cp0->Val_Offset = Val_Offset;
 8001ab2:	f88d 200c 	strb.w	r2, [sp, #12]
  index_input += 1;
  cp0->Char_Value_Length = Char_Value_Length;
 8001ab6:	f88d 300d 	strb.w	r3, [sp, #13]
  index_input += 1;
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 8001aba:	461a      	mov	r2, r3
 8001abc:	994e      	ldr	r1, [sp, #312]	@ 0x138
 8001abe:	f10d 000e 	add.w	r0, sp, #14
 8001ac2:	f001 fa55 	bl	8002f70 <Osal_MemCpy>
  index_input += Char_Value_Length;
 8001ac6:	3406      	adds	r4, #6
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8001ac8:	2218      	movs	r2, #24
 8001aca:	4631      	mov	r1, r6
 8001acc:	a842      	add	r0, sp, #264	@ 0x108
 8001ace:	f001 fa53 	bl	8002f78 <Osal_MemSet>
  rq.ogf = 0x3f;
 8001ad2:	233f      	movs	r3, #63	@ 0x3f
 8001ad4:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x106;
 8001ad8:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8001adc:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8001ae0:	9544      	str	r5, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8001ae2:	9445      	str	r4, [sp, #276]	@ 0x114
  rq.rparam = &status;
 8001ae4:	9746      	str	r7, [sp, #280]	@ 0x118
  rq.rlen = 1;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8001aea:	4631      	mov	r1, r6
 8001aec:	a842      	add	r0, sp, #264	@ 0x108
 8001aee:	f000 fafd 	bl	80020ec <hci_send_req>
 8001af2:	42b0      	cmp	r0, r6
 8001af4:	db03      	blt.n	8001afe <aci_gatt_update_char_value+0x66>
    return BLE_STATUS_TIMEOUT;
  return status;
 8001af6:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8001afa:	b049      	add	sp, #292	@ 0x124
 8001afc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return BLE_STATUS_TIMEOUT;
 8001afe:	20ff      	movs	r0, #255	@ 0xff
 8001b00:	e7fb      	b.n	8001afa <aci_gatt_update_char_value+0x62>

08001b02 <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 8001b02:	b570      	push	{r4, r5, r6, lr}
 8001b04:	b0c8      	sub	sp, #288	@ 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8001b06:	f10d 0507 	add.w	r5, sp, #7
 8001b0a:	2400      	movs	r4, #0
 8001b0c:	f88d 4007 	strb.w	r4, [sp, #7]
  int index_input = 0;
  cp0->Connection_Handle = Connection_Handle;
 8001b10:	ae02      	add	r6, sp, #8
 8001b12:	f8ad 0008 	strh.w	r0, [sp, #8]
  index_input += 2;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8001b16:	2218      	movs	r2, #24
 8001b18:	4621      	mov	r1, r4
 8001b1a:	a842      	add	r0, sp, #264	@ 0x108
 8001b1c:	f001 fa2c 	bl	8002f78 <Osal_MemSet>
  rq.ogf = 0x3f;
 8001b20:	233f      	movs	r3, #63	@ 0x3f
 8001b22:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x125;
 8001b26:	f240 1325 	movw	r3, #293	@ 0x125
 8001b2a:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8001b2e:	9644      	str	r6, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8001b30:	2302      	movs	r3, #2
 8001b32:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &status;
 8001b34:	9546      	str	r5, [sp, #280]	@ 0x118
  rq.rlen = 1;
 8001b36:	2301      	movs	r3, #1
 8001b38:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8001b3a:	4621      	mov	r1, r4
 8001b3c:	a842      	add	r0, sp, #264	@ 0x108
 8001b3e:	f000 fad5 	bl	80020ec <hci_send_req>
 8001b42:	42a0      	cmp	r0, r4
 8001b44:	db03      	blt.n	8001b4e <aci_gatt_confirm_indication+0x4c>
    return BLE_STATUS_TIMEOUT;
  return status;
 8001b46:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8001b4a:	b048      	add	sp, #288	@ 0x120
 8001b4c:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 8001b4e:	20ff      	movs	r0, #255	@ 0xff
 8001b50:	e7fb      	b.n	8001b4a <aci_gatt_confirm_indication+0x48>

08001b52 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 8001b52:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b54:	b0c9      	sub	sp, #292	@ 0x124
 8001b56:	460c      	mov	r4, r1
 8001b58:	4611      	mov	r1, r2
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8001b5a:	f10d 0707 	add.w	r7, sp, #7
 8001b5e:	2500      	movs	r5, #0
 8001b60:	f88d 5007 	strb.w	r5, [sp, #7]
  int index_input = 0;
  cp0->Offset = Offset;
 8001b64:	ae02      	add	r6, sp, #8
 8001b66:	f88d 0008 	strb.w	r0, [sp, #8]
  index_input += 1;
  cp0->Length = Length;
 8001b6a:	f88d 4009 	strb.w	r4, [sp, #9]
  index_input += 1;
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 8001b6e:	4622      	mov	r2, r4
 8001b70:	f10d 000a 	add.w	r0, sp, #10
 8001b74:	f001 f9fc 	bl	8002f70 <Osal_MemCpy>
  index_input += Length;
 8001b78:	3402      	adds	r4, #2
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8001b7a:	2218      	movs	r2, #24
 8001b7c:	4629      	mov	r1, r5
 8001b7e:	a842      	add	r0, sp, #264	@ 0x108
 8001b80:	f001 f9fa 	bl	8002f78 <Osal_MemSet>
  rq.ogf = 0x3f;
 8001b84:	233f      	movs	r3, #63	@ 0x3f
 8001b86:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x00c;
 8001b8a:	230c      	movs	r3, #12
 8001b8c:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8001b90:	9644      	str	r6, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8001b92:	9445      	str	r4, [sp, #276]	@ 0x114
  rq.rparam = &status;
 8001b94:	9746      	str	r7, [sp, #280]	@ 0x118
  rq.rlen = 1;
 8001b96:	2301      	movs	r3, #1
 8001b98:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8001b9a:	4629      	mov	r1, r5
 8001b9c:	a842      	add	r0, sp, #264	@ 0x108
 8001b9e:	f000 faa5 	bl	80020ec <hci_send_req>
 8001ba2:	42a8      	cmp	r0, r5
 8001ba4:	db03      	blt.n	8001bae <aci_hal_write_config_data+0x5c>
    return BLE_STATUS_TIMEOUT;
  return status;
 8001ba6:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8001baa:	b049      	add	sp, #292	@ 0x124
 8001bac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return BLE_STATUS_TIMEOUT;
 8001bae:	20ff      	movs	r0, #255	@ 0xff
 8001bb0:	e7fb      	b.n	8001baa <aci_hal_write_config_data+0x58>

08001bb2 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 8001bb2:	b570      	push	{r4, r5, r6, lr}
 8001bb4:	b0c8      	sub	sp, #288	@ 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8001bb6:	f10d 0607 	add.w	r6, sp, #7
 8001bba:	2400      	movs	r4, #0
 8001bbc:	f88d 4007 	strb.w	r4, [sp, #7]
  int index_input = 0;
  cp0->En_High_Power = En_High_Power;
 8001bc0:	ad02      	add	r5, sp, #8
 8001bc2:	f88d 0008 	strb.w	r0, [sp, #8]
  index_input += 1;
  cp0->PA_Level = PA_Level;
 8001bc6:	f88d 1009 	strb.w	r1, [sp, #9]
  index_input += 1;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8001bca:	2218      	movs	r2, #24
 8001bcc:	4621      	mov	r1, r4
 8001bce:	a842      	add	r0, sp, #264	@ 0x108
 8001bd0:	f001 f9d2 	bl	8002f78 <Osal_MemSet>
  rq.ogf = 0x3f;
 8001bd4:	233f      	movs	r3, #63	@ 0x3f
 8001bd6:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x00f;
 8001bda:	230f      	movs	r3, #15
 8001bdc:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8001be0:	9544      	str	r5, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8001be2:	2302      	movs	r3, #2
 8001be4:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &status;
 8001be6:	9646      	str	r6, [sp, #280]	@ 0x118
  rq.rlen = 1;
 8001be8:	2301      	movs	r3, #1
 8001bea:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8001bec:	4621      	mov	r1, r4
 8001bee:	a842      	add	r0, sp, #264	@ 0x108
 8001bf0:	f000 fa7c 	bl	80020ec <hci_send_req>
 8001bf4:	42a0      	cmp	r0, r4
 8001bf6:	db03      	blt.n	8001c00 <aci_hal_set_tx_power_level+0x4e>
    return BLE_STATUS_TIMEOUT;
  return status;
 8001bf8:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8001bfc:	b048      	add	sp, #288	@ 0x120
 8001bfe:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 8001c00:	20ff      	movs	r0, #255	@ 0xff
 8001c02:	e7fb      	b.n	8001bfc <aci_hal_set_tx_power_level+0x4a>

08001c04 <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 8001c04:	b570      	push	{r4, r5, r6, lr}
 8001c06:	b0c8      	sub	sp, #288	@ 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8001c08:	f10d 0507 	add.w	r5, sp, #7
 8001c0c:	2400      	movs	r4, #0
 8001c0e:	f88d 4007 	strb.w	r4, [sp, #7]
  int index_input = 0;
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 8001c12:	ae02      	add	r6, sp, #8
 8001c14:	f8ad 0008 	strh.w	r0, [sp, #8]
  index_input += 2;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8001c18:	2218      	movs	r2, #24
 8001c1a:	4621      	mov	r1, r4
 8001c1c:	a842      	add	r0, sp, #264	@ 0x108
 8001c1e:	f001 f9ab 	bl	8002f78 <Osal_MemSet>
  rq.ogf = 0x3f;
 8001c22:	233f      	movs	r3, #63	@ 0x3f
 8001c24:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x018;
 8001c28:	2318      	movs	r3, #24
 8001c2a:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8001c2e:	9644      	str	r6, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8001c30:	2302      	movs	r3, #2
 8001c32:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &status;
 8001c34:	9546      	str	r5, [sp, #280]	@ 0x118
  rq.rlen = 1;
 8001c36:	2301      	movs	r3, #1
 8001c38:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8001c3a:	4621      	mov	r1, r4
 8001c3c:	a842      	add	r0, sp, #264	@ 0x108
 8001c3e:	f000 fa55 	bl	80020ec <hci_send_req>
 8001c42:	42a0      	cmp	r0, r4
 8001c44:	db03      	blt.n	8001c4e <aci_hal_set_radio_activity_mask+0x4a>
    return BLE_STATUS_TIMEOUT;
  return status;
 8001c46:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8001c4a:	b048      	add	sp, #288	@ 0x120
 8001c4c:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 8001c4e:	20ff      	movs	r0, #255	@ 0xff
 8001c50:	e7fb      	b.n	8001c4a <aci_hal_set_radio_activity_mask+0x46>

08001c52 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 8001c52:	b510      	push	{r4, lr}
 8001c54:	b088      	sub	sp, #32
  struct hci_request rq;
  tBleStatus status = 0;
 8001c56:	2400      	movs	r4, #0
 8001c58:	f88d 4007 	strb.w	r4, [sp, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8001c5c:	2218      	movs	r2, #24
 8001c5e:	4621      	mov	r1, r4
 8001c60:	a802      	add	r0, sp, #8
 8001c62:	f001 f989 	bl	8002f78 <Osal_MemSet>
  rq.ogf = 0x03;
 8001c66:	2303      	movs	r3, #3
 8001c68:	f8ad 3008 	strh.w	r3, [sp, #8]
  rq.ocf = 0x003;
 8001c6c:	f8ad 300a 	strh.w	r3, [sp, #10]
  rq.rparam = &status;
 8001c70:	f10d 0307 	add.w	r3, sp, #7
 8001c74:	9306      	str	r3, [sp, #24]
  rq.rlen = 1;
 8001c76:	2301      	movs	r3, #1
 8001c78:	9307      	str	r3, [sp, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8001c7a:	4621      	mov	r1, r4
 8001c7c:	a802      	add	r0, sp, #8
 8001c7e:	f000 fa35 	bl	80020ec <hci_send_req>
 8001c82:	42a0      	cmp	r0, r4
 8001c84:	db03      	blt.n	8001c8e <hci_reset+0x3c>
    return BLE_STATUS_TIMEOUT;
  return status;
 8001c86:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8001c8a:	b008      	add	sp, #32
 8001c8c:	bd10      	pop	{r4, pc}
    return BLE_STATUS_TIMEOUT;
 8001c8e:	20ff      	movs	r0, #255	@ 0xff
 8001c90:	e7fb      	b.n	8001c8a <hci_reset+0x38>

08001c92 <hci_le_set_default_phy>:
}

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 8001c92:	b570      	push	{r4, r5, r6, lr}
 8001c94:	b0c8      	sub	sp, #288	@ 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8001c96:	f10d 0607 	add.w	r6, sp, #7
 8001c9a:	2500      	movs	r5, #0
 8001c9c:	f88d 5007 	strb.w	r5, [sp, #7]
  int index_input = 0;
  cp0->ALL_PHYS = ALL_PHYS;
 8001ca0:	ac02      	add	r4, sp, #8
 8001ca2:	f88d 0008 	strb.w	r0, [sp, #8]
  index_input += 1;
  cp0->TX_PHYS = TX_PHYS;
 8001ca6:	f88d 1009 	strb.w	r1, [sp, #9]
  index_input += 1;
  cp0->RX_PHYS = RX_PHYS;
 8001caa:	f88d 200a 	strb.w	r2, [sp, #10]
  index_input += 1;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8001cae:	2218      	movs	r2, #24
 8001cb0:	4629      	mov	r1, r5
 8001cb2:	a842      	add	r0, sp, #264	@ 0x108
 8001cb4:	f001 f960 	bl	8002f78 <Osal_MemSet>
  rq.ogf = 0x08;
 8001cb8:	2308      	movs	r3, #8
 8001cba:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x031;
 8001cbe:	2331      	movs	r3, #49	@ 0x31
 8001cc0:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8001cc4:	9444      	str	r4, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &status;
 8001cca:	9646      	str	r6, [sp, #280]	@ 0x118
  rq.rlen = 1;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8001cd0:	4629      	mov	r1, r5
 8001cd2:	a842      	add	r0, sp, #264	@ 0x108
 8001cd4:	f000 fa0a 	bl	80020ec <hci_send_req>
 8001cd8:	42a8      	cmp	r0, r5
 8001cda:	db03      	blt.n	8001ce4 <hci_le_set_default_phy+0x52>
    return BLE_STATUS_TIMEOUT;
  return status;
 8001cdc:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8001ce0:	b048      	add	sp, #288	@ 0x120
 8001ce2:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 8001ce4:	20ff      	movs	r0, #255	@ 0xff
 8001ce6:	e7fb      	b.n	8001ce0 <hci_le_set_default_phy+0x4e>

08001ce8 <Custom_STM_App_Notification>:
  }
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_2 */

  /* USER CODE END CUSTOM_STM_App_Notification_2 */
  return;
}
 8001ce8:	4770      	bx	lr

08001cea <Custom_APP_Notification>:
  /* USER CODE BEGIN CUSTOM_APP_Notification_2 */

  /* USER CODE END CUSTOM_APP_Notification_2 */

  return;
}
 8001cea:	4770      	bx	lr

08001cec <Custom_APP_Init>:
{
  /* USER CODE BEGIN CUSTOM_APP_Init */

  /* USER CODE END CUSTOM_APP_Init */
  return;
}
 8001cec:	4770      	bx	lr
	...

08001cf0 <Custom_STM_Event_Handler>:
  /* USER CODE END Custom_STM_Event_Handler_1 */

  return_value = SVCCTL_EvtNotAck;
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);

  switch (event_pckt->evt)
 8001cf0:	7843      	ldrb	r3, [r0, #1]
 8001cf2:	2bff      	cmp	r3, #255	@ 0xff
 8001cf4:	d001      	beq.n	8001cfa <Custom_STM_Event_Handler+0xa>
  return_value = SVCCTL_EvtNotAck;
 8001cf6:	2000      	movs	r0, #0
 8001cf8:	4770      	bx	lr
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
      switch (blecore_evt->ecode)
 8001cfa:	f8b0 3003 	ldrh.w	r3, [r0, #3]
 8001cfe:	f640 4213 	movw	r2, #3091	@ 0xc13
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d010      	beq.n	8001d28 <Custom_STM_Event_Handler+0x38>
 8001d06:	f640 421b 	movw	r2, #3099	@ 0xc1b
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d015      	beq.n	8001d3a <Custom_STM_Event_Handler+0x4a>
 8001d0e:	f640 4201 	movw	r2, #3073	@ 0xc01
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d121      	bne.n	8001d5a <Custom_STM_Event_Handler+0x6a>
        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
          /* USER CODE BEGIN EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
          if (attribute_modified->Attr_Handle == (CustomContext.CustomCharwriteHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 8001d16:	f8b0 2007 	ldrh.w	r2, [r0, #7]
 8001d1a:	4b13      	ldr	r3, [pc, #76]	@ (8001d68 <Custom_STM_Event_Handler+0x78>)
 8001d1c:	885b      	ldrh	r3, [r3, #2]
 8001d1e:	3301      	adds	r3, #1
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d01c      	beq.n	8001d5e <Custom_STM_Event_Handler+0x6e>
  return_value = SVCCTL_EvtNotAck;
 8001d24:	2000      	movs	r0, #0
 8001d26:	4770      	bx	lr
        case ACI_GATT_WRITE_PERMIT_REQ_VSEVT_CODE:
          /* USER CODE BEGIN EVT_BLUE_GATT_WRITE_PERMIT_REQ_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_WRITE_PERMIT_REQ_BEGIN */
          write_perm_req = (aci_gatt_write_permit_req_event_rp0*)blecore_evt->data;
          if (write_perm_req->Attribute_Handle == (CustomContext.CustomCharwriteHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 8001d28:	f8b0 2007 	ldrh.w	r2, [r0, #7]
 8001d2c:	4b0e      	ldr	r3, [pc, #56]	@ (8001d68 <Custom_STM_Event_Handler+0x78>)
 8001d2e:	885b      	ldrh	r3, [r3, #2]
 8001d30:	3301      	adds	r3, #1
 8001d32:	429a      	cmp	r2, r3
 8001d34:	d015      	beq.n	8001d62 <Custom_STM_Event_Handler+0x72>
  return_value = SVCCTL_EvtNotAck;
 8001d36:	2000      	movs	r0, #0
 8001d38:	4770      	bx	lr
{
 8001d3a:	b500      	push	{lr}
 8001d3c:	b087      	sub	sp, #28
        {
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */
          notification_complete = (aci_gatt_notification_complete_event_rp0*)blecore_evt->data;
          Notification.Custom_Evt_Opcode = CUSTOM_STM_NOTIFICATION_COMPLETE_EVT;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	f88d 3004 	strb.w	r3, [sp, #4]
          Notification.AttrHandle = notification_complete->Attr_Handle;
 8001d44:	f8b0 3005 	ldrh.w	r3, [r0, #5]
 8001d48:	f8ad 3014 	strh.w	r3, [sp, #20]
          Custom_STM_App_Notification(&Notification);
 8001d4c:	a801      	add	r0, sp, #4
 8001d4e:	f7ff ffcb 	bl	8001ce8 <Custom_STM_App_Notification>
  return_value = SVCCTL_EvtNotAck;
 8001d52:	2000      	movs	r0, #0
  /* USER CODE BEGIN Custom_STM_Event_Handler_2 */

  /* USER CODE END Custom_STM_Event_Handler_2 */

  return(return_value);
}/* end Custom_STM_Event_Handler */
 8001d54:	b007      	add	sp, #28
 8001d56:	f85d fb04 	ldr.w	pc, [sp], #4
      switch (blecore_evt->ecode)
 8001d5a:	2000      	movs	r0, #0
 8001d5c:	4770      	bx	lr
            return_value = SVCCTL_EvtAckFlowEnable;
 8001d5e:	2001      	movs	r0, #1
 8001d60:	4770      	bx	lr
            return_value = SVCCTL_EvtAckFlowEnable;
 8001d62:	2001      	movs	r0, #1
}/* end Custom_STM_Event_Handler */
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop
 8001d68:	20000320 	.word	0x20000320

08001d6c <SVCCTL_InitCustomSvc>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void SVCCTL_InitCustomSvc(void)
{
 8001d6c:	b530      	push	{r4, r5, lr}
 8001d6e:	b08b      	sub	sp, #44	@ 0x2c
  /* USER CODE END SVCCTL_InitCustomSvc_1 */

  /**
   *  Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(Custom_STM_Event_Handler);
 8001d70:	483a      	ldr	r0, [pc, #232]	@ (8001e5c <SVCCTL_InitCustomSvc+0xf0>)
 8001d72:	f008 fb93 	bl	800a49c <SVCCTL_RegisterSvcHandler>
  /* USER CODE BEGIN SVCCTL_InitService1 */
  /* max_attr_record to be updated if descriptors have been added */

  /* USER CODE END SVCCTL_InitService1 */

  COPY_LINEASERVICE_UUID(uuid.Char_UUID_128);
 8001d76:	238f      	movs	r3, #143	@ 0x8f
 8001d78:	f88d 3018 	strb.w	r3, [sp, #24]
 8001d7c:	23e5      	movs	r3, #229	@ 0xe5
 8001d7e:	f88d 3019 	strb.w	r3, [sp, #25]
 8001d82:	23b3      	movs	r3, #179	@ 0xb3
 8001d84:	f88d 301a 	strb.w	r3, [sp, #26]
 8001d88:	23d5      	movs	r3, #213	@ 0xd5
 8001d8a:	f88d 301b 	strb.w	r3, [sp, #27]
 8001d8e:	232e      	movs	r3, #46	@ 0x2e
 8001d90:	f88d 301c 	strb.w	r3, [sp, #28]
 8001d94:	237f      	movs	r3, #127	@ 0x7f
 8001d96:	f88d 301d 	strb.w	r3, [sp, #29]
 8001d9a:	234a      	movs	r3, #74	@ 0x4a
 8001d9c:	f88d 301e 	strb.w	r3, [sp, #30]
 8001da0:	2398      	movs	r3, #152	@ 0x98
 8001da2:	f88d 301f 	strb.w	r3, [sp, #31]
 8001da6:	232a      	movs	r3, #42	@ 0x2a
 8001da8:	f88d 3020 	strb.w	r3, [sp, #32]
 8001dac:	2348      	movs	r3, #72	@ 0x48
 8001dae:	f88d 3021 	strb.w	r3, [sp, #33]	@ 0x21
 8001db2:	237a      	movs	r3, #122	@ 0x7a
 8001db4:	f88d 3022 	strb.w	r3, [sp, #34]	@ 0x22
 8001db8:	23cc      	movs	r3, #204	@ 0xcc
 8001dba:	f88d 3023 	strb.w	r3, [sp, #35]	@ 0x23
 8001dbe:	2400      	movs	r4, #0
 8001dc0:	f88d 4024 	strb.w	r4, [sp, #36]	@ 0x24
 8001dc4:	f88d 4025 	strb.w	r4, [sp, #37]	@ 0x25
 8001dc8:	f88d 4026 	strb.w	r4, [sp, #38]	@ 0x26
 8001dcc:	f88d 4027 	strb.w	r4, [sp, #39]	@ 0x27
  ret = aci_gatt_add_service(UUID_TYPE_128,
 8001dd0:	4d23      	ldr	r5, [pc, #140]	@ (8001e60 <SVCCTL_InitCustomSvc+0xf4>)
 8001dd2:	9500      	str	r5, [sp, #0]
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	a906      	add	r1, sp, #24
 8001dda:	2002      	movs	r0, #2
 8001ddc:	f7ff fdac 	bl	8001938 <aci_gatt_add_service>
  }

  /**
   *  charWrite
   */
  COPY_CHARWRITE_UUID(uuid.Char_UUID_128);
 8001de0:	2319      	movs	r3, #25
 8001de2:	f88d 3018 	strb.w	r3, [sp, #24]
 8001de6:	23ed      	movs	r3, #237	@ 0xed
 8001de8:	f88d 3019 	strb.w	r3, [sp, #25]
 8001dec:	2282      	movs	r2, #130	@ 0x82
 8001dee:	f88d 201a 	strb.w	r2, [sp, #26]
 8001df2:	22ae      	movs	r2, #174	@ 0xae
 8001df4:	f88d 201b 	strb.w	r2, [sp, #27]
 8001df8:	f88d 301c 	strb.w	r3, [sp, #28]
 8001dfc:	2321      	movs	r3, #33	@ 0x21
 8001dfe:	f88d 301d 	strb.w	r3, [sp, #29]
 8001e02:	234c      	movs	r3, #76	@ 0x4c
 8001e04:	f88d 301e 	strb.w	r3, [sp, #30]
 8001e08:	239d      	movs	r3, #157	@ 0x9d
 8001e0a:	f88d 301f 	strb.w	r3, [sp, #31]
 8001e0e:	2341      	movs	r3, #65	@ 0x41
 8001e10:	f88d 3020 	strb.w	r3, [sp, #32]
 8001e14:	2345      	movs	r3, #69	@ 0x45
 8001e16:	f88d 3021 	strb.w	r3, [sp, #33]	@ 0x21
 8001e1a:	2322      	movs	r3, #34	@ 0x22
 8001e1c:	f88d 3022 	strb.w	r3, [sp, #34]	@ 0x22
 8001e20:	238e      	movs	r3, #142	@ 0x8e
 8001e22:	f88d 3023 	strb.w	r3, [sp, #35]	@ 0x23
 8001e26:	f88d 4024 	strb.w	r4, [sp, #36]	@ 0x24
 8001e2a:	f88d 4025 	strb.w	r4, [sp, #37]	@ 0x25
 8001e2e:	f88d 4026 	strb.w	r4, [sp, #38]	@ 0x26
 8001e32:	f88d 4027 	strb.w	r4, [sp, #39]	@ 0x27
  ret = aci_gatt_add_char(CustomContext.CustomLinsrvHdle,
 8001e36:	f835 0b02 	ldrh.w	r0, [r5], #2
 8001e3a:	9505      	str	r5, [sp, #20]
 8001e3c:	9404      	str	r4, [sp, #16]
 8001e3e:	2310      	movs	r3, #16
 8001e40:	9303      	str	r3, [sp, #12]
 8001e42:	2307      	movs	r3, #7
 8001e44:	9302      	str	r3, [sp, #8]
 8001e46:	9401      	str	r4, [sp, #4]
 8001e48:	2308      	movs	r3, #8
 8001e4a:	9300      	str	r3, [sp, #0]
 8001e4c:	4b05      	ldr	r3, [pc, #20]	@ (8001e64 <SVCCTL_InitCustomSvc+0xf8>)
 8001e4e:	881b      	ldrh	r3, [r3, #0]
 8001e50:	aa06      	add	r2, sp, #24
 8001e52:	2102      	movs	r1, #2
 8001e54:	f7ff fdc0 	bl	80019d8 <aci_gatt_add_char>
  /* USER CODE BEGIN SVCCTL_InitCustomSvc_2 */

  /* USER CODE END SVCCTL_InitCustomSvc_2 */

  return;
}
 8001e58:	b00b      	add	sp, #44	@ 0x2c
 8001e5a:	bd30      	pop	{r4, r5, pc}
 8001e5c:	08001cf1 	.word	0x08001cf1
 8001e60:	20000320 	.word	0x20000320
 8001e64:	20000010 	.word	0x20000010

08001e68 <MX_GPIO_Init>:
        * EXTI
     PA1   ------> S_TIM2_CH2
     PA2   ------> S_TIM2_CH3
*/
void MX_GPIO_Init(void)
{
 8001e68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e6c:	b08a      	sub	sp, #40	@ 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e6e:	2400      	movs	r4, #0
 8001e70:	9405      	str	r4, [sp, #20]
 8001e72:	9406      	str	r4, [sp, #24]
 8001e74:	9407      	str	r4, [sp, #28]
 8001e76:	9408      	str	r4, [sp, #32]
 8001e78:	9409      	str	r4, [sp, #36]	@ 0x24
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001e7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e7e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001e80:	f042 0204 	orr.w	r2, r2, #4
 8001e84:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001e86:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001e88:	f002 0204 	and.w	r2, r2, #4
 8001e8c:	9204      	str	r2, [sp, #16]
  (void)tmpreg;
 8001e8e:	9a04      	ldr	r2, [sp, #16]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001e90:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001e92:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001e96:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001e98:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001e9a:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8001e9e:	9203      	str	r2, [sp, #12]
  (void)tmpreg;
 8001ea0:	9a03      	ldr	r2, [sp, #12]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001ea2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001ea4:	f042 0202 	orr.w	r2, r2, #2
 8001ea8:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001eaa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001eac:	f002 0202 	and.w	r2, r2, #2
 8001eb0:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8001eb2:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001eb4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001eb6:	f042 0201 	orr.w	r2, r2, #1
 8001eba:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001ebc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001ebe:	f002 0201 	and.w	r2, r2, #1
 8001ec2:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8001ec4:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001ec6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001ec8:	f042 0208 	orr.w	r2, r2, #8
 8001ecc:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001ece:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ed0:	f003 0308 	and.w	r3, r3, #8
 8001ed4:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8001ed6:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DISCHARGE_Pin|S2_Pin|S1_Pin, GPIO_PIN_RESET);
 8001ed8:	4622      	mov	r2, r4
 8001eda:	f24c 0101 	movw	r1, #49153	@ 0xc001
 8001ede:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ee2:	f003 fb23 	bl	800552c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, S0_Pin|E5N_Pin, GPIO_PIN_RESET);
 8001ee6:	4e2e      	ldr	r6, [pc, #184]	@ (8001fa0 <MX_GPIO_Init+0x138>)
 8001ee8:	4622      	mov	r2, r4
 8001eea:	f44f 51a0 	mov.w	r1, #5120	@ 0x1400
 8001eee:	4630      	mov	r0, r6
 8001ef0:	f003 fb1c 	bl	800552c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, E4N_Pin|E3N_Pin, GPIO_PIN_RESET);
 8001ef4:	f8df 80b4 	ldr.w	r8, [pc, #180]	@ 8001fac <MX_GPIO_Init+0x144>
 8001ef8:	4622      	mov	r2, r4
 8001efa:	2103      	movs	r1, #3
 8001efc:	4640      	mov	r0, r8
 8001efe:	f003 fb15 	bl	800552c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, E2N_Pin|E1N_Pin|E0N_Pin, GPIO_PIN_RESET);
 8001f02:	4f28      	ldr	r7, [pc, #160]	@ (8001fa4 <MX_GPIO_Init+0x13c>)
 8001f04:	4622      	mov	r2, r4
 8001f06:	2138      	movs	r1, #56	@ 0x38
 8001f08:	4638      	mov	r0, r7
 8001f0a:	f003 fb0f 	bl	800552c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001f0e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f12:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f14:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f16:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f18:	a905      	add	r1, sp, #20
 8001f1a:	4630      	mov	r0, r6
 8001f1c:	f003 fa2c 	bl	8005378 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001f20:	2308      	movs	r3, #8
 8001f22:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f24:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f26:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001f28:	a905      	add	r1, sp, #20
 8001f2a:	481f      	ldr	r0, [pc, #124]	@ (8001fa8 <MX_GPIO_Init+0x140>)
 8001f2c:	f003 fa24 	bl	8005378 <HAL_GPIO_Init>

  /*Configure GPIO pins : DISCHARGE_Pin S2_Pin S1_Pin */
  GPIO_InitStruct.Pin = DISCHARGE_Pin|S2_Pin|S1_Pin;
 8001f30:	f24c 0301 	movw	r3, #49153	@ 0xc001
 8001f34:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f36:	2501      	movs	r5, #1
 8001f38:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3a:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f3c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f3e:	a905      	add	r1, sp, #20
 8001f40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f44:	f003 fa18 	bl	8005378 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001f48:	2306      	movs	r3, #6
 8001f4a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f4c:	2302      	movs	r3, #2
 8001f4e:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f50:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f52:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f54:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f56:	a905      	add	r1, sp, #20
 8001f58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f5c:	f003 fa0c 	bl	8005378 <HAL_GPIO_Init>

  /*Configure GPIO pins : S0_Pin E5N_Pin */
  GPIO_InitStruct.Pin = S0_Pin|E5N_Pin;
 8001f60:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001f64:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f66:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f68:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f6a:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f6c:	a905      	add	r1, sp, #20
 8001f6e:	4630      	mov	r0, r6
 8001f70:	f003 fa02 	bl	8005378 <HAL_GPIO_Init>

  /*Configure GPIO pins : E4N_Pin E3N_Pin */
  GPIO_InitStruct.Pin = E4N_Pin|E3N_Pin;
 8001f74:	2303      	movs	r3, #3
 8001f76:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f78:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7a:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f7c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f7e:	a905      	add	r1, sp, #20
 8001f80:	4640      	mov	r0, r8
 8001f82:	f003 f9f9 	bl	8005378 <HAL_GPIO_Init>

  /*Configure GPIO pins : E2N_Pin E1N_Pin E0N_Pin */
  GPIO_InitStruct.Pin = E2N_Pin|E1N_Pin|E0N_Pin;
 8001f86:	2338      	movs	r3, #56	@ 0x38
 8001f88:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f8a:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8c:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f8e:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f90:	a905      	add	r1, sp, #20
 8001f92:	4638      	mov	r0, r7
 8001f94:	f003 f9f0 	bl	8005378 <HAL_GPIO_Init>

}
 8001f98:	b00a      	add	sp, #40	@ 0x28
 8001f9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f9e:	bf00      	nop
 8001fa0:	48000800 	.word	0x48000800
 8001fa4:	48000400 	.word	0x48000400
 8001fa8:	48001c00 	.word	0x48001c00
 8001fac:	48000c00 	.word	0x48000c00

08001fb0 <NotifyCmdStatus>:

  return;
}

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 8001fb0:	b508      	push	{r3, lr}
  if(hcicmdstatus == HCI_TL_CmdBusy)
 8001fb2:	b920      	cbnz	r0, 8001fbe <NotifyCmdStatus+0xe>
  {
    if(StatusNotCallBackFunction != 0)
 8001fb4:	4b05      	ldr	r3, [pc, #20]	@ (8001fcc <NotifyCmdStatus+0x1c>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	b103      	cbz	r3, 8001fbc <NotifyCmdStatus+0xc>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 8001fba:	4798      	blx	r3
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
}
 8001fbc:	bd08      	pop	{r3, pc}
    if(StatusNotCallBackFunction != 0)
 8001fbe:	4b03      	ldr	r3, [pc, #12]	@ (8001fcc <NotifyCmdStatus+0x1c>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d0fa      	beq.n	8001fbc <NotifyCmdStatus+0xc>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 8001fc6:	2001      	movs	r0, #1
 8001fc8:	4798      	blx	r3
  return;
 8001fca:	e7f7      	b.n	8001fbc <NotifyCmdStatus+0xc>
 8001fcc:	20000328 	.word	0x20000328

08001fd0 <TlInit>:
{
 8001fd0:	b510      	push	{r4, lr}
 8001fd2:	b084      	sub	sp, #16
 8001fd4:	4604      	mov	r4, r0
  LST_init_head (&HciCmdEventQueue);
 8001fd6:	480a      	ldr	r0, [pc, #40]	@ (8002000 <TlInit+0x30>)
 8001fd8:	f008 f9dc 	bl	800a394 <LST_init_head>
  pCmdBuffer = p_cmdbuffer;
 8001fdc:	4b09      	ldr	r3, [pc, #36]	@ (8002004 <TlInit+0x34>)
 8001fde:	601c      	str	r4, [r3, #0]
  LST_init_head (&HciAsynchEventQueue);
 8001fe0:	4809      	ldr	r0, [pc, #36]	@ (8002008 <TlInit+0x38>)
 8001fe2:	f008 f9d7 	bl	800a394 <LST_init_head>
  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8001fe6:	4b09      	ldr	r3, [pc, #36]	@ (800200c <TlInit+0x3c>)
 8001fe8:	2201      	movs	r2, #1
 8001fea:	701a      	strb	r2, [r3, #0]
  if (hciContext.io.Init)
 8001fec:	4b08      	ldr	r3, [pc, #32]	@ (8002010 <TlInit+0x40>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	b123      	cbz	r3, 8001ffc <TlInit+0x2c>
    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8001ff2:	9402      	str	r4, [sp, #8]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 8001ff4:	4a07      	ldr	r2, [pc, #28]	@ (8002014 <TlInit+0x44>)
 8001ff6:	9200      	str	r2, [sp, #0]
    hciContext.io.Init(&Conf);
 8001ff8:	4668      	mov	r0, sp
 8001ffa:	4798      	blx	r3
}
 8001ffc:	b004      	add	sp, #16
 8001ffe:	bd10      	pop	{r4, pc}
 8002000:	2000032c 	.word	0x2000032c
 8002004:	200001c8 	.word	0x200001c8
 8002008:	200001cc 	.word	0x200001cc
 800200c:	200001c4 	.word	0x200001c4
 8002010:	20000334 	.word	0x20000334
 8002014:	08002199 	.word	0x08002199

08002018 <SendCmd>:
{
 8002018:	b510      	push	{r4, lr}
 800201a:	460b      	mov	r3, r1
 800201c:	4611      	mov	r1, r2
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800201e:	4a08      	ldr	r2, [pc, #32]	@ (8002040 <SendCmd+0x28>)
 8002020:	6814      	ldr	r4, [r2, #0]
 8002022:	f8a4 0009 	strh.w	r0, [r4, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 8002026:	72e3      	strb	r3, [r4, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 8002028:	461a      	mov	r2, r3
 800202a:	f104 000c 	add.w	r0, r4, #12
 800202e:	f00a fa1f 	bl	800c470 <memcpy>
  hciContext.io.Send(0,0);
 8002032:	4b04      	ldr	r3, [pc, #16]	@ (8002044 <SendCmd+0x2c>)
 8002034:	691b      	ldr	r3, [r3, #16]
 8002036:	2100      	movs	r1, #0
 8002038:	4608      	mov	r0, r1
 800203a:	4798      	blx	r3
}
 800203c:	bd10      	pop	{r4, pc}
 800203e:	bf00      	nop
 8002040:	200001c8 	.word	0x200001c8
 8002044:	20000334 	.word	0x20000334

08002048 <hci_init>:
{
 8002048:	b510      	push	{r4, lr}
 800204a:	460c      	mov	r4, r1
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800204c:	684a      	ldr	r2, [r1, #4]
 800204e:	4b05      	ldr	r3, [pc, #20]	@ (8002064 <hci_init+0x1c>)
 8002050:	601a      	str	r2, [r3, #0]
  hciContext.UserEvtRx = UserEvtRx;
 8002052:	4b05      	ldr	r3, [pc, #20]	@ (8002068 <hci_init+0x20>)
 8002054:	61d8      	str	r0, [r3, #28]
  hci_register_io_bus (&hciContext.io);
 8002056:	4618      	mov	r0, r3
 8002058:	f000 f8b8 	bl	80021cc <hci_register_io_bus>
  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800205c:	6820      	ldr	r0, [r4, #0]
 800205e:	f7ff ffb7 	bl	8001fd0 <TlInit>
}
 8002062:	bd10      	pop	{r4, pc}
 8002064:	20000328 	.word	0x20000328
 8002068:	20000334 	.word	0x20000334

0800206c <hci_user_evt_proc>:
{
 800206c:	b500      	push	{lr}
 800206e:	b085      	sub	sp, #20
  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8002070:	481b      	ldr	r0, [pc, #108]	@ (80020e0 <hci_user_evt_proc+0x74>)
 8002072:	f008 f992 	bl	800a39a <LST_is_empty>
 8002076:	b910      	cbnz	r0, 800207e <hci_user_evt_proc+0x12>
 8002078:	4b1a      	ldr	r3, [pc, #104]	@ (80020e4 <hci_user_evt_proc+0x78>)
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	b94b      	cbnz	r3, 8002092 <hci_user_evt_proc+0x26>
  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800207e:	4818      	ldr	r0, [pc, #96]	@ (80020e0 <hci_user_evt_proc+0x74>)
 8002080:	f008 f98b 	bl	800a39a <LST_is_empty>
 8002084:	b910      	cbnz	r0, 800208c <hci_user_evt_proc+0x20>
 8002086:	4b17      	ldr	r3, [pc, #92]	@ (80020e4 <hci_user_evt_proc+0x78>)
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	bb23      	cbnz	r3, 80020d6 <hci_user_evt_proc+0x6a>
}
 800208c:	b005      	add	sp, #20
 800208e:	f85d fb04 	ldr.w	pc, [sp], #4
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 8002092:	a903      	add	r1, sp, #12
 8002094:	4812      	ldr	r0, [pc, #72]	@ (80020e0 <hci_user_evt_proc+0x74>)
 8002096:	f008 f9b0 	bl	800a3fa <LST_remove_head>
    if (hciContext.UserEvtRx != NULL)
 800209a:	4b13      	ldr	r3, [pc, #76]	@ (80020e8 <hci_user_evt_proc+0x7c>)
 800209c:	69db      	ldr	r3, [r3, #28]
 800209e:	b18b      	cbz	r3, 80020c4 <hci_user_evt_proc+0x58>
      UserEvtRxParam.pckt = phcievtbuffer;
 80020a0:	9a03      	ldr	r2, [sp, #12]
 80020a2:	9202      	str	r2, [sp, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 80020a4:	2201      	movs	r2, #1
 80020a6:	f88d 2004 	strb.w	r2, [sp, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 80020aa:	a801      	add	r0, sp, #4
 80020ac:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 80020ae:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80020b2:	4b0c      	ldr	r3, [pc, #48]	@ (80020e4 <hci_user_evt_proc+0x78>)
 80020b4:	701a      	strb	r2, [r3, #0]
    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 80020b6:	4b0b      	ldr	r3, [pc, #44]	@ (80020e4 <hci_user_evt_proc+0x78>)
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	b13b      	cbz	r3, 80020cc <hci_user_evt_proc+0x60>
      TL_MM_EvtDone( phcievtbuffer );
 80020bc:	9803      	ldr	r0, [sp, #12]
 80020be:	f008 fd09 	bl	800aad4 <TL_MM_EvtDone>
 80020c2:	e7dc      	b.n	800207e <hci_user_evt_proc+0x12>
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 80020c4:	4b07      	ldr	r3, [pc, #28]	@ (80020e4 <hci_user_evt_proc+0x78>)
 80020c6:	2201      	movs	r2, #1
 80020c8:	701a      	strb	r2, [r3, #0]
 80020ca:	e7f4      	b.n	80020b6 <hci_user_evt_proc+0x4a>
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 80020cc:	9903      	ldr	r1, [sp, #12]
 80020ce:	4804      	ldr	r0, [pc, #16]	@ (80020e0 <hci_user_evt_proc+0x74>)
 80020d0:	f008 f96f 	bl	800a3b2 <LST_insert_head>
 80020d4:	e7d3      	b.n	800207e <hci_user_evt_proc+0x12>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 80020d6:	4802      	ldr	r0, [pc, #8]	@ (80020e0 <hci_user_evt_proc+0x74>)
 80020d8:	f7fe ffc6 	bl	8001068 <hci_notify_asynch_evt>
  return;
 80020dc:	e7d6      	b.n	800208c <hci_user_evt_proc+0x20>
 80020de:	bf00      	nop
 80020e0:	200001cc 	.word	0x200001cc
 80020e4:	200001c4 	.word	0x200001c4
 80020e8:	20000334 	.word	0x20000334

080020ec <hci_send_req>:
{
 80020ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020ee:	b083      	sub	sp, #12
 80020f0:	4607      	mov	r7, r0
  NotifyCmdStatus(HCI_TL_CmdBusy);
 80020f2:	2000      	movs	r0, #0
 80020f4:	f7ff ff5c 	bl	8001fb0 <NotifyCmdStatus>
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 80020f8:	887d      	ldrh	r5, [r7, #2]
 80020fa:	883b      	ldrh	r3, [r7, #0]
 80020fc:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8002100:	ea45 2583 	orr.w	r5, r5, r3, lsl #10
 8002104:	b2ad      	uxth	r5, r5
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 8002106:	4b22      	ldr	r3, [pc, #136]	@ (8002190 <hci_send_req+0xa4>)
 8002108:	2201      	movs	r2, #1
 800210a:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800210c:	68ba      	ldr	r2, [r7, #8]
 800210e:	7b39      	ldrb	r1, [r7, #12]
 8002110:	4628      	mov	r0, r5
 8002112:	f7ff ff81 	bl	8002018 <SendCmd>
  local_cmd_status = HCI_TL_CmdBusy;
 8002116:	2600      	movs	r6, #0
  while(local_cmd_status == HCI_TL_CmdBusy)
 8002118:	2e00      	cmp	r6, #0
 800211a:	d133      	bne.n	8002184 <hci_send_req+0x98>
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 800211c:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 8002120:	f7fe ffad 	bl	800107e <hci_cmd_resp_wait>
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8002124:	e005      	b.n	8002132 <hci_send_req+0x46>
        if(pcommand_status_event->cmdcode == opcode)
 8002126:	f8b4 300d 	ldrh.w	r3, [r4, #13]
 800212a:	42ab      	cmp	r3, r5
 800212c:	d016      	beq.n	800215c <hci_send_req+0x70>
        if(pcommand_status_event->numcmd != 0)
 800212e:	7b23      	ldrb	r3, [r4, #12]
 8002130:	bb33      	cbnz	r3, 8002180 <hci_send_req+0x94>
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8002132:	4818      	ldr	r0, [pc, #96]	@ (8002194 <hci_send_req+0xa8>)
 8002134:	f008 f931 	bl	800a39a <LST_is_empty>
 8002138:	2800      	cmp	r0, #0
 800213a:	d1ed      	bne.n	8002118 <hci_send_req+0x2c>
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800213c:	a901      	add	r1, sp, #4
 800213e:	4815      	ldr	r0, [pc, #84]	@ (8002194 <hci_send_req+0xa8>)
 8002140:	f008 f95b 	bl	800a3fa <LST_remove_head>
      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 8002144:	9c01      	ldr	r4, [sp, #4]
 8002146:	7a63      	ldrb	r3, [r4, #9]
 8002148:	2b0f      	cmp	r3, #15
 800214a:	d0ec      	beq.n	8002126 <hci_send_req+0x3a>
        if(pcommand_complete_event->cmdcode == opcode)
 800214c:	89a3      	ldrh	r3, [r4, #12]
 800214e:	42ab      	cmp	r3, r5
 8002150:	d008      	beq.n	8002164 <hci_send_req+0x78>
        if(pcommand_complete_event->numcmd != 0)
 8002152:	7ae3      	ldrb	r3, [r4, #11]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d0ec      	beq.n	8002132 <hci_send_req+0x46>
          local_cmd_status = HCI_TL_CmdAvailable;
 8002158:	2601      	movs	r6, #1
 800215a:	e7ea      	b.n	8002132 <hci_send_req+0x46>
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	7ae2      	ldrb	r2, [r4, #11]
 8002160:	701a      	strb	r2, [r3, #0]
 8002162:	e7e4      	b.n	800212e <hci_send_req+0x42>
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 8002164:	7aa2      	ldrb	r2, [r4, #10]
 8002166:	3a03      	subs	r2, #3
 8002168:	b2d2      	uxtb	r2, r2
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	429a      	cmp	r2, r3
 800216e:	bfa8      	it	ge
 8002170:	461a      	movge	r2, r3
 8002172:	617a      	str	r2, [r7, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 8002174:	f104 010e 	add.w	r1, r4, #14
 8002178:	6938      	ldr	r0, [r7, #16]
 800217a:	f00a f979 	bl	800c470 <memcpy>
 800217e:	e7e8      	b.n	8002152 <hci_send_req+0x66>
          local_cmd_status = HCI_TL_CmdAvailable;
 8002180:	2601      	movs	r6, #1
 8002182:	e7d6      	b.n	8002132 <hci_send_req+0x46>
  NotifyCmdStatus(HCI_TL_CmdAvailable);
 8002184:	2001      	movs	r0, #1
 8002186:	f7ff ff13 	bl	8001fb0 <NotifyCmdStatus>
}
 800218a:	2000      	movs	r0, #0
 800218c:	b003      	add	sp, #12
 800218e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002190:	20000324 	.word	0x20000324
 8002194:	2000032c 	.word	0x2000032c

08002198 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 8002198:	b510      	push	{r4, lr}
 800219a:	4601      	mov	r1, r0
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800219c:	7a43      	ldrb	r3, [r0, #9]
 800219e:	3b0e      	subs	r3, #14
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d907      	bls.n	80021b6 <TlEvtReceived+0x1e>
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 80021a6:	4c07      	ldr	r4, [pc, #28]	@ (80021c4 <TlEvtReceived+0x2c>)
 80021a8:	4620      	mov	r0, r4
 80021aa:	f008 f90e 	bl	800a3ca <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 80021ae:	4620      	mov	r0, r4
 80021b0:	f7fe ff5a 	bl	8001068 <hci_notify_asynch_evt>
  }

  return;
}
 80021b4:	bd10      	pop	{r4, pc}
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 80021b6:	4804      	ldr	r0, [pc, #16]	@ (80021c8 <TlEvtReceived+0x30>)
 80021b8:	f008 f907 	bl	800a3ca <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 80021bc:	2000      	movs	r0, #0
 80021be:	f7fe ff59 	bl	8001074 <hci_cmd_resp_release>
 80021c2:	e7f7      	b.n	80021b4 <TlEvtReceived+0x1c>
 80021c4:	200001cc 	.word	0x200001cc
 80021c8:	2000032c 	.word	0x2000032c

080021cc <hci_register_io_bus>:


void hci_register_io_bus(tHciIO* fops)
{
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 80021cc:	4b02      	ldr	r3, [pc, #8]	@ (80021d8 <hci_register_io_bus+0xc>)
 80021ce:	6003      	str	r3, [r0, #0]
  fops->Send    = TL_BLE_SendCmd;
 80021d0:	4b02      	ldr	r3, [pc, #8]	@ (80021dc <hci_register_io_bus+0x10>)
 80021d2:	6103      	str	r3, [r0, #16]

  return;
}
 80021d4:	4770      	bx	lr
 80021d6:	bf00      	nop
 80021d8:	0800a945 	.word	0x0800a945
 80021dc:	0800a98d 	.word	0x0800a98d

080021e0 <HW_IPCC_MM_FreeBufHandler>:

  return;
}

static void HW_IPCC_MM_FreeBufHandler( void )
{
 80021e0:	b510      	push	{r4, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021e2:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80021e6:	b672      	cpsid	i
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80021e8:	4c06      	ldr	r4, [pc, #24]	@ (8002204 <HW_IPCC_MM_FreeBufHandler+0x24>)
 80021ea:	6863      	ldr	r3, [r4, #4]
 80021ec:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80021f0:	6063      	str	r3, [r4, #4]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021f2:	f382 8810 	msr	PRIMASK, r2
  UTILS_ENTER_CRITICAL_SECTION();
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  UTILS_EXIT_CRITICAL_SECTION();

  FreeBufCb();
 80021f6:	4b04      	ldr	r3, [pc, #16]	@ (8002208 <HW_IPCC_MM_FreeBufHandler+0x28>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4798      	blx	r3
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 80021fc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002200:	60a3      	str	r3, [r4, #8]

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );

  return;
}
 8002202:	bd10      	pop	{r4, pc}
 8002204:	58000c00 	.word	0x58000c00
 8002208:	20000354 	.word	0x20000354

0800220c <HW_IPCC_Enable>:
{
 800220c:	b082      	sub	sp, #8
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 800220e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002212:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8002216:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800221a:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 800221e:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8002222:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002226:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002228:	9b01      	ldr	r3, [sp, #4]
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800222a:	4b0a      	ldr	r3, [pc, #40]	@ (8002254 <HW_IPCC_Enable+0x48>)
 800222c:	6a1a      	ldr	r2, [r3, #32]
 800222e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002232:	621a      	str	r2, [r3, #32]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8002234:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8002238:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800223c:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8002240:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 8002242:	bf20      	wfe
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8002244:	4a04      	ldr	r2, [pc, #16]	@ (8002258 <HW_IPCC_Enable+0x4c>)
 8002246:	68d3      	ldr	r3, [r2, #12]
 8002248:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800224c:	60d3      	str	r3, [r2, #12]
}
 800224e:	b002      	add	sp, #8
 8002250:	4770      	bx	lr
 8002252:	bf00      	nop
 8002254:	58000800 	.word	0x58000800
 8002258:	58000400 	.word	0x58000400

0800225c <HW_IPCC_Init>:
{
 800225c:	b500      	push	{lr}
 800225e:	b083      	sub	sp, #12
  SET_BIT(RCC->AHB3ENR, Periphs);
 8002260:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002264:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002266:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800226a:	651a      	str	r2, [r3, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800226c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800226e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002272:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002274:	9b01      	ldr	r3, [sp, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 8002276:	4b09      	ldr	r3, [pc, #36]	@ (800229c <HW_IPCC_Init+0x40>)
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	f042 0201 	orr.w	r2, r2, #1
 800227e:	601a      	str	r2, [r3, #0]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002286:	601a      	str	r2, [r3, #0]
  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8002288:	202c      	movs	r0, #44	@ 0x2c
 800228a:	f003 f83d 	bl	8005308 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800228e:	202d      	movs	r0, #45	@ 0x2d
 8002290:	f003 f83a 	bl	8005308 <HAL_NVIC_EnableIRQ>
}
 8002294:	b003      	add	sp, #12
 8002296:	f85d fb04 	ldr.w	pc, [sp], #4
 800229a:	bf00      	nop
 800229c:	58000c00 	.word	0x58000c00

080022a0 <HW_IPCC_BLE_Init>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022a0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80022a4:	b672      	cpsid	i
  CLEAR_BIT(IPCCx->C1MR, Channel);
 80022a6:	4a04      	ldr	r2, [pc, #16]	@ (80022b8 <HW_IPCC_BLE_Init+0x18>)
 80022a8:	6853      	ldr	r3, [r2, #4]
 80022aa:	f023 0301 	bic.w	r3, r3, #1
 80022ae:	6053      	str	r3, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022b0:	f381 8810 	msr	PRIMASK, r1
}
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	58000c00 	.word	0x58000c00

080022bc <HW_IPCC_BLE_SendCmd>:
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 80022bc:	4b02      	ldr	r3, [pc, #8]	@ (80022c8 <HW_IPCC_BLE_SendCmd+0xc>)
 80022be:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80022c2:	609a      	str	r2, [r3, #8]
}
 80022c4:	4770      	bx	lr
 80022c6:	bf00      	nop
 80022c8:	58000c00 	.word	0x58000c00

080022cc <HW_IPCC_BLE_AclDataEvtHandler>:
{
 80022cc:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022ce:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80022d2:	b672      	cpsid	i
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80022d4:	4a04      	ldr	r2, [pc, #16]	@ (80022e8 <HW_IPCC_BLE_AclDataEvtHandler+0x1c>)
 80022d6:	6853      	ldr	r3, [r2, #4]
 80022d8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80022dc:	6053      	str	r3, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022de:	f381 8810 	msr	PRIMASK, r1
  HW_IPCC_BLE_AclDataAckNot();
 80022e2:	f008 fb79 	bl	800a9d8 <HW_IPCC_BLE_AclDataAckNot>
}
 80022e6:	bd08      	pop	{r3, pc}
 80022e8:	58000c00 	.word	0x58000c00

080022ec <HW_IPCC_BLE_EvtHandler>:
{
 80022ec:	b508      	push	{r3, lr}
  HW_IPCC_BLE_RxEvtNot();
 80022ee:	f008 fb5b 	bl	800a9a8 <HW_IPCC_BLE_RxEvtNot>
  WRITE_REG(IPCCx->C1SCR, Channel);
 80022f2:	4b02      	ldr	r3, [pc, #8]	@ (80022fc <HW_IPCC_BLE_EvtHandler+0x10>)
 80022f4:	2201      	movs	r2, #1
 80022f6:	609a      	str	r2, [r3, #8]
}
 80022f8:	bd08      	pop	{r3, pc}
 80022fa:	bf00      	nop
 80022fc:	58000c00 	.word	0x58000c00

08002300 <HW_IPCC_SYS_Init>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002300:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002304:	b672      	cpsid	i
  CLEAR_BIT(IPCCx->C1MR, Channel);
 8002306:	4a04      	ldr	r2, [pc, #16]	@ (8002318 <HW_IPCC_SYS_Init+0x18>)
 8002308:	6853      	ldr	r3, [r2, #4]
 800230a:	f023 0302 	bic.w	r3, r3, #2
 800230e:	6053      	str	r3, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002310:	f381 8810 	msr	PRIMASK, r1
}
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	58000c00 	.word	0x58000c00

0800231c <HW_IPCC_SYS_SendCmd>:
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800231c:	4b06      	ldr	r3, [pc, #24]	@ (8002338 <HW_IPCC_SYS_SendCmd+0x1c>)
 800231e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002322:	609a      	str	r2, [r3, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002324:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002328:	b672      	cpsid	i
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800232a:	685a      	ldr	r2, [r3, #4]
 800232c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8002330:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002332:	f381 8810 	msr	PRIMASK, r1
}
 8002336:	4770      	bx	lr
 8002338:	58000c00 	.word	0x58000c00

0800233c <HW_IPCC_SYS_CmdEvtHandler>:
{
 800233c:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800233e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002342:	b672      	cpsid	i
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8002344:	4a04      	ldr	r2, [pc, #16]	@ (8002358 <HW_IPCC_SYS_CmdEvtHandler+0x1c>)
 8002346:	6853      	ldr	r3, [r2, #4]
 8002348:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800234c:	6053      	str	r3, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800234e:	f381 8810 	msr	PRIMASK, r1
  HW_IPCC_SYS_CmdEvtNot();
 8002352:	f008 fb75 	bl	800aa40 <HW_IPCC_SYS_CmdEvtNot>
}
 8002356:	bd08      	pop	{r3, pc}
 8002358:	58000c00 	.word	0x58000c00

0800235c <HW_IPCC_Tx_Handler>:
{
 800235c:	b508      	push	{r3, lr}
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 800235e:	4b14      	ldr	r3, [pc, #80]	@ (80023b0 <HW_IPCC_Tx_Handler+0x54>)
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	f013 0f02 	tst.w	r3, #2
 8002366:	d104      	bne.n	8002372 <HW_IPCC_Tx_Handler+0x16>
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 8002368:	4b11      	ldr	r3, [pc, #68]	@ (80023b0 <HW_IPCC_Tx_Handler+0x54>)
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002370:	d014      	beq.n	800239c <HW_IPCC_Tx_Handler+0x40>
 8002372:	4b0f      	ldr	r3, [pc, #60]	@ (80023b0 <HW_IPCC_Tx_Handler+0x54>)
 8002374:	68db      	ldr	r3, [r3, #12]
 8002376:	f013 0f08 	tst.w	r3, #8
 800237a:	d104      	bne.n	8002386 <HW_IPCC_Tx_Handler+0x2a>
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 800237c:	4b0c      	ldr	r3, [pc, #48]	@ (80023b0 <HW_IPCC_Tx_Handler+0x54>)
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8002384:	d00d      	beq.n	80023a2 <HW_IPCC_Tx_Handler+0x46>
 8002386:	4b0a      	ldr	r3, [pc, #40]	@ (80023b0 <HW_IPCC_Tx_Handler+0x54>)
 8002388:	68db      	ldr	r3, [r3, #12]
 800238a:	f013 0f20 	tst.w	r3, #32
 800238e:	d104      	bne.n	800239a <HW_IPCC_Tx_Handler+0x3e>
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 8002390:	4b07      	ldr	r3, [pc, #28]	@ (80023b0 <HW_IPCC_Tx_Handler+0x54>)
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 8002398:	d006      	beq.n	80023a8 <HW_IPCC_Tx_Handler+0x4c>
}
 800239a:	bd08      	pop	{r3, pc}
    HW_IPCC_SYS_CmdEvtHandler();
 800239c:	f7ff ffce 	bl	800233c <HW_IPCC_SYS_CmdEvtHandler>
 80023a0:	e7fb      	b.n	800239a <HW_IPCC_Tx_Handler+0x3e>
    HW_IPCC_MM_FreeBufHandler();
 80023a2:	f7ff ff1d 	bl	80021e0 <HW_IPCC_MM_FreeBufHandler>
 80023a6:	e7f8      	b.n	800239a <HW_IPCC_Tx_Handler+0x3e>
    HW_IPCC_BLE_AclDataEvtHandler();
 80023a8:	f7ff ff90 	bl	80022cc <HW_IPCC_BLE_AclDataEvtHandler>
  return;
 80023ac:	e7f5      	b.n	800239a <HW_IPCC_Tx_Handler+0x3e>
 80023ae:	bf00      	nop
 80023b0:	58000c00 	.word	0x58000c00

080023b4 <HW_IPCC_SYS_EvtHandler>:
{
 80023b4:	b508      	push	{r3, lr}
  HW_IPCC_SYS_EvtNot();
 80023b6:	f008 fb51 	bl	800aa5c <HW_IPCC_SYS_EvtNot>
  WRITE_REG(IPCCx->C1SCR, Channel);
 80023ba:	4b02      	ldr	r3, [pc, #8]	@ (80023c4 <HW_IPCC_SYS_EvtHandler+0x10>)
 80023bc:	2202      	movs	r2, #2
 80023be:	609a      	str	r2, [r3, #8]
}
 80023c0:	bd08      	pop	{r3, pc}
 80023c2:	bf00      	nop
 80023c4:	58000c00 	.word	0x58000c00

080023c8 <HW_IPCC_MM_SendFreeBuf>:
{
 80023c8:	b508      	push	{r3, lr}
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 80023ca:	4b0c      	ldr	r3, [pc, #48]	@ (80023fc <HW_IPCC_MM_SendFreeBuf+0x34>)
 80023cc:	68db      	ldr	r3, [r3, #12]
 80023ce:	f013 0f08 	tst.w	r3, #8
 80023d2:	d105      	bne.n	80023e0 <HW_IPCC_MM_SendFreeBuf+0x18>
    cb();
 80023d4:	4780      	blx	r0
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 80023d6:	4b09      	ldr	r3, [pc, #36]	@ (80023fc <HW_IPCC_MM_SendFreeBuf+0x34>)
 80023d8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80023dc:	609a      	str	r2, [r3, #8]
}
 80023de:	bd08      	pop	{r3, pc}
    FreeBufCb = cb;
 80023e0:	4b07      	ldr	r3, [pc, #28]	@ (8002400 <HW_IPCC_MM_SendFreeBuf+0x38>)
 80023e2:	6018      	str	r0, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80023e4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80023e8:	b672      	cpsid	i
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80023ea:	4a04      	ldr	r2, [pc, #16]	@ (80023fc <HW_IPCC_MM_SendFreeBuf+0x34>)
 80023ec:	6853      	ldr	r3, [r2, #4]
 80023ee:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80023f2:	6053      	str	r3, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023f4:	f381 8810 	msr	PRIMASK, r1
}
 80023f8:	e7f1      	b.n	80023de <HW_IPCC_MM_SendFreeBuf+0x16>
 80023fa:	bf00      	nop
 80023fc:	58000c00 	.word	0x58000c00
 8002400:	20000354 	.word	0x20000354

08002404 <HW_IPCC_TRACES_Init>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002404:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002408:	b672      	cpsid	i
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800240a:	4a04      	ldr	r2, [pc, #16]	@ (800241c <HW_IPCC_TRACES_Init+0x18>)
 800240c:	6853      	ldr	r3, [r2, #4]
 800240e:	f023 0308 	bic.w	r3, r3, #8
 8002412:	6053      	str	r3, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002414:	f381 8810 	msr	PRIMASK, r1
  UTILS_ENTER_CRITICAL_SECTION();
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
  UTILS_EXIT_CRITICAL_SECTION();

  return;
}
 8002418:	4770      	bx	lr
 800241a:	bf00      	nop
 800241c:	58000c00 	.word	0x58000c00

08002420 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 8002420:	b508      	push	{r3, lr}
  HW_IPCC_TRACES_EvtNot();
 8002422:	f008 fb77 	bl	800ab14 <HW_IPCC_TRACES_EvtNot>
  WRITE_REG(IPCCx->C1SCR, Channel);
 8002426:	4b02      	ldr	r3, [pc, #8]	@ (8002430 <HW_IPCC_TRACES_EvtHandler+0x10>)
 8002428:	2208      	movs	r2, #8
 800242a:	609a      	str	r2, [r3, #8]

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );

  return;
}
 800242c:	bd08      	pop	{r3, pc}
 800242e:	bf00      	nop
 8002430:	58000c00 	.word	0x58000c00

08002434 <HW_IPCC_Rx_Handler>:
{
 8002434:	b508      	push	{r3, lr}
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 8002436:	4b14      	ldr	r3, [pc, #80]	@ (8002488 <HW_IPCC_Rx_Handler+0x54>)
 8002438:	69db      	ldr	r3, [r3, #28]
 800243a:	f013 0f02 	tst.w	r3, #2
 800243e:	d10a      	bne.n	8002456 <HW_IPCC_Rx_Handler+0x22>
 8002440:	4b11      	ldr	r3, [pc, #68]	@ (8002488 <HW_IPCC_Rx_Handler+0x54>)
 8002442:	69db      	ldr	r3, [r3, #28]
 8002444:	f013 0f01 	tst.w	r3, #1
 8002448:	d10d      	bne.n	8002466 <HW_IPCC_Rx_Handler+0x32>
 800244a:	4b0f      	ldr	r3, [pc, #60]	@ (8002488 <HW_IPCC_Rx_Handler+0x54>)
 800244c:	69db      	ldr	r3, [r3, #28]
 800244e:	f013 0f08 	tst.w	r3, #8
 8002452:	d110      	bne.n	8002476 <HW_IPCC_Rx_Handler+0x42>
}
 8002454:	bd08      	pop	{r3, pc}
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8002456:	4b0c      	ldr	r3, [pc, #48]	@ (8002488 <HW_IPCC_Rx_Handler+0x54>)
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	f013 0f02 	tst.w	r3, #2
 800245e:	d1ef      	bne.n	8002440 <HW_IPCC_Rx_Handler+0xc>
      HW_IPCC_SYS_EvtHandler();
 8002460:	f7ff ffa8 	bl	80023b4 <HW_IPCC_SYS_EvtHandler>
 8002464:	e7f6      	b.n	8002454 <HW_IPCC_Rx_Handler+0x20>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8002466:	4b08      	ldr	r3, [pc, #32]	@ (8002488 <HW_IPCC_Rx_Handler+0x54>)
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	f013 0f01 	tst.w	r3, #1
 800246e:	d1ec      	bne.n	800244a <HW_IPCC_Rx_Handler+0x16>
    HW_IPCC_BLE_EvtHandler();
 8002470:	f7ff ff3c 	bl	80022ec <HW_IPCC_BLE_EvtHandler>
 8002474:	e7ee      	b.n	8002454 <HW_IPCC_Rx_Handler+0x20>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 8002476:	4b04      	ldr	r3, [pc, #16]	@ (8002488 <HW_IPCC_Rx_Handler+0x54>)
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	f013 0f08 	tst.w	r3, #8
 800247e:	d1e9      	bne.n	8002454 <HW_IPCC_Rx_Handler+0x20>
    HW_IPCC_TRACES_EvtHandler();
 8002480:	f7ff ffce 	bl	8002420 <HW_IPCC_TRACES_EvtHandler>
  return;
 8002484:	e7e6      	b.n	8002454 <HW_IPCC_Rx_Handler+0x20>
 8002486:	bf00      	nop
 8002488:	58000c00 	.word	0x58000c00

0800248c <ReadRtcSsrValue>:
static uint32_t ReadRtcSsrValue(void)
{
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800248c:	4a06      	ldr	r2, [pc, #24]	@ (80024a8 <ReadRtcSsrValue+0x1c>)
 800248e:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8002490:	b29b      	uxth	r3, r3

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8002492:	6a90      	ldr	r0, [r2, #40]	@ 0x28
 8002494:	b280      	uxth	r0, r0

  while(first_read != second_read)
 8002496:	e003      	b.n	80024a0 <ReadRtcSsrValue+0x14>
  {
    first_read = second_read;

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8002498:	4b03      	ldr	r3, [pc, #12]	@ (80024a8 <ReadRtcSsrValue+0x1c>)
 800249a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
    first_read = second_read;
 800249c:	4603      	mov	r3, r0
    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800249e:	b290      	uxth	r0, r2
  while(first_read != second_read)
 80024a0:	4283      	cmp	r3, r0
 80024a2:	d1f9      	bne.n	8002498 <ReadRtcSsrValue+0xc>
  }

  return second_read;
}
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	40002800 	.word	0x40002800

080024ac <LinkTimerAfter>:
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 80024ac:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 80024b0:	4b0d      	ldr	r3, [pc, #52]	@ (80024e8 <LinkTimerAfter+0x3c>)
 80024b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80024b6:	7d5b      	ldrb	r3, [r3, #21]
 80024b8:	b2db      	uxtb	r3, r3

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80024ba:	2b06      	cmp	r3, #6
 80024bc:	d005      	beq.n	80024ca <LinkTimerAfter+0x1e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 80024be:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
 80024c2:	4a09      	ldr	r2, [pc, #36]	@ (80024e8 <LinkTimerAfter+0x3c>)
 80024c4:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 80024c8:	7510      	strb	r0, [r2, #20]
  }
  aTimerContext[TimerID].NextID = next_id;
 80024ca:	4a07      	ldr	r2, [pc, #28]	@ (80024e8 <LinkTimerAfter+0x3c>)
 80024cc:	eb00 0c40 	add.w	ip, r0, r0, lsl #1
 80024d0:	eb02 0ccc 	add.w	ip, r2, ip, lsl #3
 80024d4:	f88c 3015 	strb.w	r3, [ip, #21]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 80024d8:	f88c 1014 	strb.w	r1, [ip, #20]
  aTimerContext[RefTimerID].NextID = TimerID;
 80024dc:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80024e0:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80024e4:	7550      	strb	r0, [r2, #21]

  return;
}
 80024e6:	4770      	bx	lr
 80024e8:	20000368 	.word	0x20000368

080024ec <LinkTimerBefore>:
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 80024ec:	4b17      	ldr	r3, [pc, #92]	@ (800254c <LinkTimerBefore+0x60>)
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	428b      	cmp	r3, r1
 80024f4:	d01d      	beq.n	8002532 <LinkTimerBefore+0x46>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 80024f6:	4b16      	ldr	r3, [pc, #88]	@ (8002550 <LinkTimerBefore+0x64>)
 80024f8:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 80024fc:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8002500:	7d12      	ldrb	r2, [r2, #20]
 8002502:	fa5f fc82 	uxtb.w	ip, r2

    aTimerContext[previous_id].NextID = TimerID;
 8002506:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800250a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800250e:	7550      	strb	r0, [r2, #21]
    aTimerContext[TimerID].NextID = RefTimerID;
 8002510:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8002514:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8002518:	7551      	strb	r1, [r2, #21]
    aTimerContext[TimerID].PreviousID = previous_id ;
 800251a:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 800251e:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8002522:	f882 c014 	strb.w	ip, [r2, #20]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8002526:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 800252a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800252e:	7518      	strb	r0, [r3, #20]
 8002530:	4770      	bx	lr
  }
  else
  {
    aTimerContext[TimerID].NextID = RefTimerID;
 8002532:	4b07      	ldr	r3, [pc, #28]	@ (8002550 <LinkTimerBefore+0x64>)
 8002534:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8002538:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800253c:	7551      	strb	r1, [r2, #21]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 800253e:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8002542:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8002546:	7518      	strb	r0, [r3, #20]
  }

  return;
}
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	20000365 	.word	0x20000365
 8002550:	20000368 	.word	0x20000368

08002554 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8002554:	b410      	push	{r4}
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8002556:	4b23      	ldr	r3, [pc, #140]	@ (80025e4 <UnlinkTimer+0x90>)
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	b2db      	uxtb	r3, r3
 800255c:	4283      	cmp	r3, r0
 800255e:	d02c      	beq.n	80025ba <UnlinkTimer+0x66>
    PreviousRunningTimerID = CurrentRunningTimerID;
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8002560:	4c21      	ldr	r4, [pc, #132]	@ (80025e8 <UnlinkTimer+0x94>)
 8002562:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8002566:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 800256a:	f892 c014 	ldrb.w	ip, [r2, #20]
    next_id = aTimerContext[TimerID].NextID;
 800256e:	7d53      	ldrb	r3, [r2, #21]
 8002570:	b2db      	uxtb	r3, r3

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8002572:	7d52      	ldrb	r2, [r2, #21]
 8002574:	b2d2      	uxtb	r2, r2
 8002576:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 800257a:	eb04 04cc 	add.w	r4, r4, ip, lsl #3
 800257e:	7562      	strb	r2, [r4, #21]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002580:	2b06      	cmp	r3, #6
 8002582:	d00b      	beq.n	800259c <UnlinkTimer+0x48>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8002584:	4a18      	ldr	r2, [pc, #96]	@ (80025e8 <UnlinkTimer+0x94>)
 8002586:	eb00 0440 	add.w	r4, r0, r0, lsl #1
 800258a:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 800258e:	7d24      	ldrb	r4, [r4, #20]
 8002590:	b2e4      	uxtb	r4, r4
 8002592:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002596:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800259a:	7514      	strb	r4, [r2, #20]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 800259c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80025a0:	4b11      	ldr	r3, [pc, #68]	@ (80025e8 <UnlinkTimer+0x94>)
 80025a2:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 80025a6:	2201      	movs	r2, #1
 80025a8:	731a      	strb	r2, [r3, #12]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 80025aa:	4b0e      	ldr	r3, [pc, #56]	@ (80025e4 <UnlinkTimer+0x90>)
 80025ac:	781b      	ldrb	r3, [r3, #0]
 80025ae:	b2db      	uxtb	r3, r3
 80025b0:	2b06      	cmp	r3, #6
 80025b2:	d010      	beq.n	80025d6 <UnlinkTimer+0x82>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
  }

  return;
}
 80025b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80025b8:	4770      	bx	lr
    PreviousRunningTimerID = CurrentRunningTimerID;
 80025ba:	4c0a      	ldr	r4, [pc, #40]	@ (80025e4 <UnlinkTimer+0x90>)
 80025bc:	7823      	ldrb	r3, [r4, #0]
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	4a0a      	ldr	r2, [pc, #40]	@ (80025ec <UnlinkTimer+0x98>)
 80025c2:	7013      	strb	r3, [r2, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 80025c4:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 80025c8:	4b07      	ldr	r3, [pc, #28]	@ (80025e8 <UnlinkTimer+0x94>)
 80025ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80025ce:	7d5b      	ldrb	r3, [r3, #21]
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	7023      	strb	r3, [r4, #0]
 80025d4:	e7e2      	b.n	800259c <UnlinkTimer+0x48>
  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 80025d6:	2900      	cmp	r1, #0
 80025d8:	d1ec      	bne.n	80025b4 <UnlinkTimer+0x60>
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80025da:	4b05      	ldr	r3, [pc, #20]	@ (80025f0 <UnlinkTimer+0x9c>)
 80025dc:	f04f 32ff 	mov.w	r2, #4294967295
 80025e0:	601a      	str	r2, [r3, #0]
  return;
 80025e2:	e7e7      	b.n	80025b4 <UnlinkTimer+0x60>
 80025e4:	20000365 	.word	0x20000365
 80025e8:	20000368 	.word	0x20000368
 80025ec:	20000364 	.word	0x20000364
 80025f0:	20000360 	.word	0x20000360

080025f4 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 80025f4:	b508      	push	{r3, lr}
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 80025f6:	4b10      	ldr	r3, [pc, #64]	@ (8002638 <ReturnTimeElapsed+0x44>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025fe:	d102      	bne.n	8002606 <ReturnTimeElapsed+0x12>
    return_value = return_value*AsynchPrescalerUserConfig;
    return_value = return_value >> WakeupTimerDivider;
  }
  else
  {
    return_value = 0;
 8002600:	2000      	movs	r0, #0
  }

  return (uint16_t)return_value;
}
 8002602:	b280      	uxth	r0, r0
 8002604:	bd08      	pop	{r3, pc}
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8002606:	f7ff ff41 	bl	800248c <ReadRtcSsrValue>
    if (SSRValueOnLastSetup >= return_value)
 800260a:	4b0b      	ldr	r3, [pc, #44]	@ (8002638 <ReturnTimeElapsed+0x44>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4283      	cmp	r3, r0
 8002610:	d30a      	bcc.n	8002628 <ReturnTimeElapsed+0x34>
      return_value = SSRValueOnLastSetup - return_value;
 8002612:	4b09      	ldr	r3, [pc, #36]	@ (8002638 <ReturnTimeElapsed+0x44>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	1a1b      	subs	r3, r3, r0
    return_value = return_value*AsynchPrescalerUserConfig;
 8002618:	4a08      	ldr	r2, [pc, #32]	@ (800263c <ReturnTimeElapsed+0x48>)
 800261a:	7810      	ldrb	r0, [r2, #0]
 800261c:	fb03 f000 	mul.w	r0, r3, r0
    return_value = return_value >> WakeupTimerDivider;
 8002620:	4b07      	ldr	r3, [pc, #28]	@ (8002640 <ReturnTimeElapsed+0x4c>)
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	40d8      	lsrs	r0, r3
 8002626:	e7ec      	b.n	8002602 <ReturnTimeElapsed+0xe>
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8002628:	4b06      	ldr	r3, [pc, #24]	@ (8002644 <ReturnTimeElapsed+0x50>)
 800262a:	881a      	ldrh	r2, [r3, #0]
 800262c:	1a12      	subs	r2, r2, r0
      return_value = SSRValueOnLastSetup + wrap_counter;
 800262e:	4b02      	ldr	r3, [pc, #8]	@ (8002638 <ReturnTimeElapsed+0x44>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4413      	add	r3, r2
 8002634:	e7f0      	b.n	8002618 <ReturnTimeElapsed+0x24>
 8002636:	bf00      	nop
 8002638:	20000360 	.word	0x20000360
 800263c:	2000035c 	.word	0x2000035c
 8002640:	2000035d 	.word	0x2000035d
 8002644:	2000035a 	.word	0x2000035a

08002648 <linkTimer>:
{
 8002648:	b570      	push	{r4, r5, r6, lr}
 800264a:	4604      	mov	r4, r0
  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800264c:	4b31      	ldr	r3, [pc, #196]	@ (8002714 <linkTimer+0xcc>)
 800264e:	781b      	ldrb	r3, [r3, #0]
 8002650:	b2db      	uxtb	r3, r3
 8002652:	2b06      	cmp	r3, #6
 8002654:	d113      	bne.n	800267e <linkTimer+0x36>
    PreviousRunningTimerID = CurrentRunningTimerID;
 8002656:	4a2f      	ldr	r2, [pc, #188]	@ (8002714 <linkTimer+0xcc>)
 8002658:	7813      	ldrb	r3, [r2, #0]
 800265a:	b2db      	uxtb	r3, r3
 800265c:	492e      	ldr	r1, [pc, #184]	@ (8002718 <linkTimer+0xd0>)
 800265e:	700b      	strb	r3, [r1, #0]
    CurrentRunningTimerID = TimerID;
 8002660:	7010      	strb	r0, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8002662:	eb00 0440 	add.w	r4, r0, r0, lsl #1
 8002666:	4b2d      	ldr	r3, [pc, #180]	@ (800271c <linkTimer+0xd4>)
 8002668:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800266c:	2306      	movs	r3, #6
 800266e:	7563      	strb	r3, [r4, #21]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8002670:	4b2b      	ldr	r3, [pc, #172]	@ (8002720 <linkTimer+0xd8>)
 8002672:	f04f 32ff 	mov.w	r2, #4294967295
 8002676:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8002678:	2500      	movs	r5, #0
}
 800267a:	4628      	mov	r0, r5
 800267c:	bd70      	pop	{r4, r5, r6, pc}
    time_elapsed = ReturnTimeElapsed();
 800267e:	f7ff ffb9 	bl	80025f4 <ReturnTimeElapsed>
 8002682:	4605      	mov	r5, r0
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8002684:	4b25      	ldr	r3, [pc, #148]	@ (800271c <linkTimer+0xd4>)
 8002686:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 800268a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800268e:	6891      	ldr	r1, [r2, #8]
 8002690:	4401      	add	r1, r0
 8002692:	6091      	str	r1, [r2, #8]
    time_left = aTimerContext[TimerID].CountLeft;
 8002694:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8002698:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800269c:	6890      	ldr	r0, [r2, #8]
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 800269e:	4a1d      	ldr	r2, [pc, #116]	@ (8002714 <linkTimer+0xcc>)
 80026a0:	7812      	ldrb	r2, [r2, #0]
 80026a2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80026a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	4283      	cmp	r3, r0
 80026ae:	d825      	bhi.n	80026fc <linkTimer+0xb4>
      timer_id_lookup = CurrentRunningTimerID;
 80026b0:	4b18      	ldr	r3, [pc, #96]	@ (8002714 <linkTimer+0xcc>)
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	b2d9      	uxtb	r1, r3
      next_id = aTimerContext[timer_id_lookup].NextID;
 80026b6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80026ba:	4a18      	ldr	r2, [pc, #96]	@ (800271c <linkTimer+0xd4>)
 80026bc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80026c0:	7d5b      	ldrb	r3, [r3, #21]
 80026c2:	b2db      	uxtb	r3, r3
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 80026c4:	e00c      	b.n	80026e0 <linkTimer+0x98>
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 80026c6:	4a15      	ldr	r2, [pc, #84]	@ (800271c <linkTimer+0xd4>)
 80026c8:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80026cc:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 80026d0:	7d4b      	ldrb	r3, [r1, #21]
 80026d2:	b2d9      	uxtb	r1, r3
        next_id = aTimerContext[timer_id_lookup].NextID;
 80026d4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80026d8:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80026dc:	7d53      	ldrb	r3, [r2, #21]
 80026de:	b2db      	uxtb	r3, r3
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 80026e0:	2b06      	cmp	r3, #6
 80026e2:	d007      	beq.n	80026f4 <linkTimer+0xac>
 80026e4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80026e8:	4a0c      	ldr	r2, [pc, #48]	@ (800271c <linkTimer+0xd4>)
 80026ea:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	4283      	cmp	r3, r0
 80026f2:	d9e8      	bls.n	80026c6 <linkTimer+0x7e>
      LinkTimerAfter(TimerID, timer_id_lookup);
 80026f4:	4620      	mov	r0, r4
 80026f6:	f7ff fed9 	bl	80024ac <LinkTimerAfter>
 80026fa:	e7be      	b.n	800267a <linkTimer+0x32>
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 80026fc:	4e05      	ldr	r6, [pc, #20]	@ (8002714 <linkTimer+0xcc>)
 80026fe:	7831      	ldrb	r1, [r6, #0]
 8002700:	4620      	mov	r0, r4
 8002702:	f7ff fef3 	bl	80024ec <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8002706:	7833      	ldrb	r3, [r6, #0]
 8002708:	b2db      	uxtb	r3, r3
 800270a:	4a03      	ldr	r2, [pc, #12]	@ (8002718 <linkTimer+0xd0>)
 800270c:	7013      	strb	r3, [r2, #0]
      CurrentRunningTimerID = TimerID;
 800270e:	7034      	strb	r4, [r6, #0]
 8002710:	e7b3      	b.n	800267a <linkTimer+0x32>
 8002712:	bf00      	nop
 8002714:	20000365 	.word	0x20000365
 8002718:	20000364 	.word	0x20000364
 800271c:	20000368 	.word	0x20000368
 8002720:	20000360 	.word	0x20000360

08002724 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8002724:	b510      	push	{r4, lr}
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8002726:	b348      	cbz	r0, 800277c <RestartWakeupCounter+0x58>
 8002728:	4604      	mov	r4, r0
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
  }
  else
  {
    if((Value > 1) ||(WakeupTimerDivider != 1))
 800272a:	2801      	cmp	r0, #1
 800272c:	d92e      	bls.n	800278c <RestartWakeupCounter+0x68>
    {
      Value -= 1;
 800272e:	3c01      	subs	r4, #1
 8002730:	b2a4      	uxth	r4, r4
    }

    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002732:	4b19      	ldr	r3, [pc, #100]	@ (8002798 <RestartWakeupCounter+0x74>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	68da      	ldr	r2, [r3, #12]
 8002738:	f012 0f04 	tst.w	r2, #4
 800273c:	d0f9      	beq.n	8002732 <RestartWakeupCounter+0xe>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 800273e:	68da      	ldr	r2, [r3, #12]
 8002740:	b2d2      	uxtb	r2, r2
 8002742:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002746:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002748:	4b14      	ldr	r3, [pc, #80]	@ (800279c <RestartWakeupCounter+0x78>)
 800274a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800274e:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8002750:	2003      	movs	r0, #3
 8002752:	f002 fe03 	bl	800535c <HAL_NVIC_ClearPendingIRQ>

    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8002756:	4a12      	ldr	r2, [pc, #72]	@ (80027a0 <RestartWakeupCounter+0x7c>)
 8002758:	6953      	ldr	r3, [r2, #20]
 800275a:	f36f 030f 	bfc	r3, #0, #16
 800275e:	431c      	orrs	r4, r3
 8002760:	6154      	str	r4, [r2, #20]

    /**
     * Update the value here after the WUTWF polling that may take some time
     */
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8002762:	f7ff fe93 	bl	800248c <ReadRtcSsrValue>
 8002766:	4b0f      	ldr	r3, [pc, #60]	@ (80027a4 <RestartWakeupCounter+0x80>)
 8002768:	6018      	str	r0, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 800276a:	4b0b      	ldr	r3, [pc, #44]	@ (8002798 <RestartWakeupCounter+0x74>)
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	6893      	ldr	r3, [r2, #8]
 8002770:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002774:	6093      	str	r3, [r2, #8]

    HW_TS_RTC_CountUpdated_AppNot();
 8002776:	f3af 8000 	nop.w
  }

  return ;
}
 800277a:	bd10      	pop	{r4, pc}
    SSRValueOnLastSetup = ReadRtcSsrValue();
 800277c:	f7ff fe86 	bl	800248c <ReadRtcSsrValue>
 8002780:	4b08      	ldr	r3, [pc, #32]	@ (80027a4 <RestartWakeupCounter+0x80>)
 8002782:	6018      	str	r0, [r3, #0]
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8002784:	2003      	movs	r0, #3
 8002786:	f002 fddb 	bl	8005340 <HAL_NVIC_SetPendingIRQ>
 800278a:	e7f6      	b.n	800277a <RestartWakeupCounter+0x56>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 800278c:	4b06      	ldr	r3, [pc, #24]	@ (80027a8 <RestartWakeupCounter+0x84>)
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	2b01      	cmp	r3, #1
 8002792:	d1cc      	bne.n	800272e <RestartWakeupCounter+0xa>
 8002794:	e7cd      	b.n	8002732 <RestartWakeupCounter+0xe>
 8002796:	bf00      	nop
 8002798:	2000054c 	.word	0x2000054c
 800279c:	58000800 	.word	0x58000800
 80027a0:	40002800 	.word	0x40002800
 80027a4:	20000360 	.word	0x20000360
 80027a8:	2000035d 	.word	0x2000035d

080027ac <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 80027ac:	b538      	push	{r3, r4, r5, lr}

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 80027ae:	4b2e      	ldr	r3, [pc, #184]	@ (8002868 <RescheduleTimerList+0xbc>)
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80027b6:	d005      	beq.n	80027c4 <RescheduleTimerList+0x18>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 80027b8:	4b2c      	ldr	r3, [pc, #176]	@ (800286c <RescheduleTimerList+0xc0>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	68db      	ldr	r3, [r3, #12]
 80027be:	f013 0f04 	tst.w	r3, #4
 80027c2:	d1f9      	bne.n	80027b8 <RescheduleTimerList+0xc>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 80027c4:	4b29      	ldr	r3, [pc, #164]	@ (800286c <RescheduleTimerList+0xc0>)
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	6893      	ldr	r3, [r2, #8]
 80027ca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80027ce:	6093      	str	r3, [r2, #8]

  localTimerID = CurrentRunningTimerID;
 80027d0:	4b27      	ldr	r3, [pc, #156]	@ (8002870 <RescheduleTimerList+0xc4>)
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	b2dc      	uxtb	r4, r3

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 80027d6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80027da:	4a26      	ldr	r2, [pc, #152]	@ (8002874 <RescheduleTimerList+0xc8>)
 80027dc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80027e0:	689d      	ldr	r5, [r3, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 80027e2:	f7ff ff07 	bl	80025f4 <ReturnTimeElapsed>
 80027e6:	4684      	mov	ip, r0

  if(timecountleft < time_elapsed )
 80027e8:	42a8      	cmp	r0, r5
 80027ea:	d904      	bls.n	80027f6 <RescheduleTimerList+0x4a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 80027ec:	4b22      	ldr	r3, [pc, #136]	@ (8002878 <RescheduleTimerList+0xcc>)
 80027ee:	2201      	movs	r2, #1
 80027f0:	701a      	strb	r2, [r3, #0]
    wakeup_timer_value = 0;
 80027f2:	2000      	movs	r0, #0
 80027f4:	e024      	b.n	8002840 <RescheduleTimerList+0x94>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 80027f6:	4b21      	ldr	r3, [pc, #132]	@ (800287c <RescheduleTimerList+0xd0>)
 80027f8:	881b      	ldrh	r3, [r3, #0]
 80027fa:	fa10 f383 	uxtah	r3, r0, r3
 80027fe:	42ab      	cmp	r3, r5
 8002800:	d206      	bcs.n	8002810 <RescheduleTimerList+0x64>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8002802:	4b1e      	ldr	r3, [pc, #120]	@ (800287c <RescheduleTimerList+0xd0>)
 8002804:	8818      	ldrh	r0, [r3, #0]
 8002806:	b280      	uxth	r0, r0

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8002808:	4b1b      	ldr	r3, [pc, #108]	@ (8002878 <RescheduleTimerList+0xcc>)
 800280a:	2200      	movs	r2, #0
 800280c:	701a      	strb	r2, [r3, #0]
 800280e:	e017      	b.n	8002840 <RescheduleTimerList+0x94>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8002810:	b2a8      	uxth	r0, r5
 8002812:	eba0 000c 	sub.w	r0, r0, ip
 8002816:	b280      	uxth	r0, r0
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002818:	4b17      	ldr	r3, [pc, #92]	@ (8002878 <RescheduleTimerList+0xcc>)
 800281a:	2201      	movs	r2, #1
 800281c:	701a      	strb	r2, [r3, #0]
 800281e:	e00f      	b.n	8002840 <RescheduleTimerList+0x94>
    {
      aTimerContext[localTimerID].CountLeft = 0;
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8002820:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8002824:	4a13      	ldr	r2, [pc, #76]	@ (8002874 <RescheduleTimerList+0xc8>)
 8002826:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 800282a:	68a2      	ldr	r2, [r4, #8]
 800282c:	eba2 020c 	sub.w	r2, r2, ip
 8002830:	60a2      	str	r2, [r4, #8]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8002832:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002836:	4a0f      	ldr	r2, [pc, #60]	@ (8002874 <RescheduleTimerList+0xc8>)
 8002838:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800283c:	7d5c      	ldrb	r4, [r3, #21]
 800283e:	b2e4      	uxtb	r4, r4
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002840:	2c06      	cmp	r4, #6
 8002842:	d00e      	beq.n	8002862 <RescheduleTimerList+0xb6>
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8002844:	4623      	mov	r3, r4
 8002846:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 800284a:	4a0a      	ldr	r2, [pc, #40]	@ (8002874 <RescheduleTimerList+0xc8>)
 800284c:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8002850:	6892      	ldr	r2, [r2, #8]
 8002852:	4594      	cmp	ip, r2
 8002854:	d9e4      	bls.n	8002820 <RescheduleTimerList+0x74>
      aTimerContext[localTimerID].CountLeft = 0;
 8002856:	4a07      	ldr	r2, [pc, #28]	@ (8002874 <RescheduleTimerList+0xc8>)
 8002858:	eb02 04c1 	add.w	r4, r2, r1, lsl #3
 800285c:	2200      	movs	r2, #0
 800285e:	60a2      	str	r2, [r4, #8]
 8002860:	e7e7      	b.n	8002832 <RescheduleTimerList+0x86>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8002862:	f7ff ff5f 	bl	8002724 <RestartWakeupCounter>

  return ;
}
 8002866:	bd38      	pop	{r3, r4, r5, pc}
 8002868:	40002800 	.word	0x40002800
 800286c:	2000054c 	.word	0x2000054c
 8002870:	20000365 	.word	0x20000365
 8002874:	20000368 	.word	0x20000368
 8002878:	2000035e 	.word	0x2000035e
 800287c:	20000358 	.word	0x20000358

08002880 <HW_TS_Init>:

  return;
}

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8002880:	b510      	push	{r4, lr}
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002882:	4b48      	ldr	r3, [pc, #288]	@ (80029a4 <HW_TS_Init+0x124>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	22ca      	movs	r2, #202	@ 0xca
 8002888:	625a      	str	r2, [r3, #36]	@ 0x24
 800288a:	2253      	movs	r2, #83	@ 0x53
 800288c:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800288e:	4b46      	ldr	r3, [pc, #280]	@ (80029a8 <HW_TS_Init+0x128>)
 8002890:	689a      	ldr	r2, [r3, #8]
 8002892:	f042 0220 	orr.w	r2, r2, #32
 8002896:	609a      	str	r2, [r3, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8002898:	689a      	ldr	r2, [r3, #8]
 800289a:	f002 0207 	and.w	r2, r2, #7
 800289e:	f1c2 0204 	rsb	r2, r2, #4
 80028a2:	b2d2      	uxtb	r2, r2
 80028a4:	4941      	ldr	r1, [pc, #260]	@ (80029ac <HW_TS_Init+0x12c>)
 80028a6:	700a      	strb	r2, [r1, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 80028a8:	691b      	ldr	r3, [r3, #16]
 80028aa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ae:	f44f 01fe 	mov.w	r1, #8323072	@ 0x7f0000
 80028b2:	fa91 f1a1 	rbit	r1, r1
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80028b6:	2900      	cmp	r1, #0
 80028b8:	d031      	beq.n	800291e <HW_TS_Init+0x9e>
  {
    return 32U;
  }
  return __builtin_clz(value);
 80028ba:	fab1 f181 	clz	r1, r1
 80028be:	40cb      	lsrs	r3, r1
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	3301      	adds	r3, #1
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	493a      	ldr	r1, [pc, #232]	@ (80029b0 <HW_TS_Init+0x130>)
 80028c8:	700b      	strb	r3, [r1, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 80028ca:	4937      	ldr	r1, [pc, #220]	@ (80029a8 <HW_TS_Init+0x128>)
 80028cc:	6909      	ldr	r1, [r1, #16]
 80028ce:	f3c1 010e 	ubfx	r1, r1, #0, #15
 80028d2:	3101      	adds	r1, #1
 80028d4:	4c37      	ldr	r4, [pc, #220]	@ (80029b4 <HW_TS_Init+0x134>)
 80028d6:	8021      	strh	r1, [r4, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 80028d8:	3901      	subs	r1, #1
 80028da:	fb01 f303 	mul.w	r3, r1, r3
 80028de:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80028e2:	40d3      	lsrs	r3, r2

  if(localmaxwakeuptimersetup >= 0xFFFF)
 80028e4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d91a      	bls.n	8002922 <HW_TS_Init+0xa2>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 80028ec:	4b32      	ldr	r3, [pc, #200]	@ (80029b8 <HW_TS_Init+0x138>)
 80028ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80028f2:	801a      	strh	r2, [r3, #0]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80028f4:	4b31      	ldr	r3, [pc, #196]	@ (80029bc <HW_TS_Init+0x13c>)
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 80028fc:	601a      	str	r2, [r3, #0]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80028fe:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8002902:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8002906:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);

  if(TimerInitMode == hw_ts_InitMode_Full)
 800290a:	2800      	cmp	r0, #0
 800290c:	d13f      	bne.n	800298e <HW_TS_Init+0x10e>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 800290e:	4b2c      	ldr	r3, [pc, #176]	@ (80029c0 <HW_TS_Init+0x140>)
 8002910:	2201      	movs	r2, #1
 8002912:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8002914:	4b2b      	ldr	r3, [pc, #172]	@ (80029c4 <HW_TS_Init+0x144>)
 8002916:	f04f 32ff 	mov.w	r2, #4294967295
 800291a:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 800291c:	e00e      	b.n	800293c <HW_TS_Init+0xbc>
    return 32U;
 800291e:	2120      	movs	r1, #32
 8002920:	e7cd      	b.n	80028be <HW_TS_Init+0x3e>
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8002922:	b29b      	uxth	r3, r3
 8002924:	4a24      	ldr	r2, [pc, #144]	@ (80029b8 <HW_TS_Init+0x138>)
 8002926:	8013      	strh	r3, [r2, #0]
 8002928:	e7e4      	b.n	80028f4 <HW_TS_Init+0x74>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 800292a:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 800292e:	4b26      	ldr	r3, [pc, #152]	@ (80029c8 <HW_TS_Init+0x148>)
 8002930:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002934:	2200      	movs	r2, #0
 8002936:	731a      	strb	r2, [r3, #12]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8002938:	3001      	adds	r0, #1
 800293a:	b2c0      	uxtb	r0, r0
 800293c:	2805      	cmp	r0, #5
 800293e:	d9f4      	bls.n	800292a <HW_TS_Init+0xaa>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8002940:	4b22      	ldr	r3, [pc, #136]	@ (80029cc <HW_TS_Init+0x14c>)
 8002942:	2206      	movs	r2, #6
 8002944:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8002946:	4c17      	ldr	r4, [pc, #92]	@ (80029a4 <HW_TS_Init+0x124>)
 8002948:	6822      	ldr	r2, [r4, #0]
 800294a:	6893      	ldr	r3, [r2, #8]
 800294c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002950:	6093      	str	r3, [r2, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8002952:	68d3      	ldr	r3, [r2, #12]
 8002954:	b2db      	uxtb	r3, r3
 8002956:	f463 6390 	orn	r3, r3, #1152	@ 0x480
 800295a:	60d3      	str	r3, [r2, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 800295c:	4b17      	ldr	r3, [pc, #92]	@ (80029bc <HW_TS_Init+0x13c>)
 800295e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002962:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8002964:	2003      	movs	r0, #3
 8002966:	f002 fcf9 	bl	800535c <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 800296a:	6822      	ldr	r2, [r4, #0]
 800296c:	6893      	ldr	r3, [r2, #8]
 800296e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002972:	6093      	str	r3, [r2, #8]
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002974:	4b0b      	ldr	r3, [pc, #44]	@ (80029a4 <HW_TS_Init+0x124>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	22ff      	movs	r2, #255	@ 0xff
 800297a:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 800297c:	2200      	movs	r2, #0
 800297e:	2103      	movs	r1, #3
 8002980:	4608      	mov	r0, r1
 8002982:	f002 fcb1 	bl	80052e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002986:	2003      	movs	r0, #3
 8002988:	f002 fcbe 	bl	8005308 <HAL_NVIC_EnableIRQ>

  return;
}
 800298c:	bd10      	pop	{r4, pc}
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 800298e:	4b05      	ldr	r3, [pc, #20]	@ (80029a4 <HW_TS_Init+0x124>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8002998:	d0ec      	beq.n	8002974 <HW_TS_Init+0xf4>
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 800299a:	2003      	movs	r0, #3
 800299c:	f002 fcd0 	bl	8005340 <HAL_NVIC_SetPendingIRQ>
 80029a0:	e7e8      	b.n	8002974 <HW_TS_Init+0xf4>
 80029a2:	bf00      	nop
 80029a4:	2000054c 	.word	0x2000054c
 80029a8:	40002800 	.word	0x40002800
 80029ac:	2000035d 	.word	0x2000035d
 80029b0:	2000035c 	.word	0x2000035c
 80029b4:	2000035a 	.word	0x2000035a
 80029b8:	20000358 	.word	0x20000358
 80029bc:	58000800 	.word	0x58000800
 80029c0:	2000035e 	.word	0x2000035e
 80029c4:	20000360 	.word	0x20000360
 80029c8:	20000368 	.word	0x20000368
 80029cc:	20000365 	.word	0x20000365

080029d0 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 80029d0:	b538      	push	{r3, r4, r5, lr}
 80029d2:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029d4:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80029d8:	b672      	cpsid	i
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 80029da:	2003      	movs	r0, #3
 80029dc:	f002 fc98 	bl	8005310 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80029e0:	4b25      	ldr	r3, [pc, #148]	@ (8002a78 <HW_TS_Stop+0xa8>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	22ca      	movs	r2, #202	@ 0xca
 80029e6:	625a      	str	r2, [r3, #36]	@ 0x24
 80029e8:	2253      	movs	r2, #83	@ 0x53
 80029ea:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80029ec:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80029f0:	4b22      	ldr	r3, [pc, #136]	@ (8002a7c <HW_TS_Stop+0xac>)
 80029f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80029f6:	7b1b      	ldrb	r3, [r3, #12]
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d009      	beq.n	8002a12 <HW_TS_Stop+0x42>
      RescheduleTimerList();
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80029fe:	4b1e      	ldr	r3, [pc, #120]	@ (8002a78 <HW_TS_Stop+0xa8>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	22ff      	movs	r2, #255	@ 0xff
 8002a04:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002a06:	2003      	movs	r0, #3
 8002a08:	f002 fc7e 	bl	8005308 <HAL_NVIC_EnableIRQ>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a0c:	f385 8810 	msr	PRIMASK, r5
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
}
 8002a10:	bd38      	pop	{r3, r4, r5, pc}
    UnlinkTimer(timer_id, SSR_Read_Requested);
 8002a12:	2100      	movs	r1, #0
 8002a14:	4620      	mov	r0, r4
 8002a16:	f7ff fd9d 	bl	8002554 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8002a1a:	4b19      	ldr	r3, [pc, #100]	@ (8002a80 <HW_TS_Stop+0xb0>)
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	b2db      	uxtb	r3, r3
    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002a20:	2b06      	cmp	r3, #6
 8002a22:	d007      	beq.n	8002a34 <HW_TS_Stop+0x64>
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8002a24:	4a17      	ldr	r2, [pc, #92]	@ (8002a84 <HW_TS_Stop+0xb4>)
 8002a26:	7812      	ldrb	r2, [r2, #0]
 8002a28:	b2d2      	uxtb	r2, r2
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	d0e7      	beq.n	80029fe <HW_TS_Stop+0x2e>
      RescheduleTimerList();
 8002a2e:	f7ff febd 	bl	80027ac <RescheduleTimerList>
 8002a32:	e7e4      	b.n	80029fe <HW_TS_Stop+0x2e>
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8002a34:	4b14      	ldr	r3, [pc, #80]	@ (8002a88 <HW_TS_Stop+0xb8>)
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8002a3c:	d005      	beq.n	8002a4a <HW_TS_Stop+0x7a>
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8002a3e:	4b0e      	ldr	r3, [pc, #56]	@ (8002a78 <HW_TS_Stop+0xa8>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	f013 0f04 	tst.w	r3, #4
 8002a48:	d1f9      	bne.n	8002a3e <HW_TS_Stop+0x6e>
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8002a4a:	4b0b      	ldr	r3, [pc, #44]	@ (8002a78 <HW_TS_Stop+0xa8>)
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	6893      	ldr	r3, [r2, #8]
 8002a50:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002a54:	6093      	str	r3, [r2, #8]
      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002a56:	68d3      	ldr	r3, [r2, #12]
 8002a58:	f013 0f04 	tst.w	r3, #4
 8002a5c:	d0fb      	beq.n	8002a56 <HW_TS_Stop+0x86>
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002a5e:	68d3      	ldr	r3, [r2, #12]
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	f463 6390 	orn	r3, r3, #1152	@ 0x480
 8002a66:	60d3      	str	r3, [r2, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002a68:	4b08      	ldr	r3, [pc, #32]	@ (8002a8c <HW_TS_Stop+0xbc>)
 8002a6a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002a6e:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8002a70:	2003      	movs	r0, #3
 8002a72:	f002 fc73 	bl	800535c <HAL_NVIC_ClearPendingIRQ>
 8002a76:	e7c2      	b.n	80029fe <HW_TS_Stop+0x2e>
 8002a78:	2000054c 	.word	0x2000054c
 8002a7c:	20000368 	.word	0x20000368
 8002a80:	20000365 	.word	0x20000365
 8002a84:	20000364 	.word	0x20000364
 8002a88:	40002800 	.word	0x40002800
 8002a8c:	58000800 	.word	0x58000800

08002a90 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8002a90:	b570      	push	{r4, r5, r6, lr}
 8002a92:	4604      	mov	r4, r0
 8002a94:	460d      	mov	r5, r1

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002a96:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8002a9a:	4b21      	ldr	r3, [pc, #132]	@ (8002b20 <HW_TS_Start+0x90>)
 8002a9c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002aa0:	7b1b      	ldrb	r3, [r3, #12]
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d035      	beq.n	8002b14 <HW_TS_Start+0x84>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002aa8:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002aac:	b672      	cpsid	i
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8002aae:	2003      	movs	r0, #3
 8002ab0:	f002 fc2e 	bl	8005310 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002ab4:	4b1b      	ldr	r3, [pc, #108]	@ (8002b24 <HW_TS_Start+0x94>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	22ca      	movs	r2, #202	@ 0xca
 8002aba:	625a      	str	r2, [r3, #36]	@ 0x24
 8002abc:	2253      	movs	r2, #83	@ 0x53
 8002abe:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8002ac0:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8002ac4:	4b16      	ldr	r3, [pc, #88]	@ (8002b20 <HW_TS_Start+0x90>)
 8002ac6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002aca:	2202      	movs	r2, #2
 8002acc:	731a      	strb	r2, [r3, #12]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 8002ace:	609d      	str	r5, [r3, #8]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8002ad0:	605d      	str	r5, [r3, #4]

  time_elapsed =  linkTimer(timer_id);
 8002ad2:	4620      	mov	r0, r4
 8002ad4:	f7ff fdb8 	bl	8002648 <linkTimer>

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8002ad8:	4b13      	ldr	r3, [pc, #76]	@ (8002b28 <HW_TS_Start+0x98>)
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	b2db      	uxtb	r3, r3

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8002ade:	4a13      	ldr	r2, [pc, #76]	@ (8002b2c <HW_TS_Start+0x9c>)
 8002ae0:	7812      	ldrb	r2, [r2, #0]
 8002ae2:	b2d2      	uxtb	r2, r2
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d118      	bne.n	8002b1a <HW_TS_Start+0x8a>
  {
    RescheduleTimerList();
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8002ae8:	4b0d      	ldr	r3, [pc, #52]	@ (8002b20 <HW_TS_Start+0x90>)
 8002aea:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8002aee:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8002af2:	6892      	ldr	r2, [r2, #8]
 8002af4:	1a12      	subs	r2, r2, r0
 8002af6:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8002afa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8002afe:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002b00:	4b08      	ldr	r3, [pc, #32]	@ (8002b24 <HW_TS_Start+0x94>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	22ff      	movs	r2, #255	@ 0xff
 8002b06:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002b08:	2003      	movs	r0, #3
 8002b0a:	f002 fbfd 	bl	8005308 <HAL_NVIC_EnableIRQ>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b0e:	f386 8810 	msr	PRIMASK, r6
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
}
 8002b12:	bd70      	pop	{r4, r5, r6, pc}
    HW_TS_Stop( timer_id );
 8002b14:	f7ff ff5c 	bl	80029d0 <HW_TS_Stop>
 8002b18:	e7c6      	b.n	8002aa8 <HW_TS_Start+0x18>
    RescheduleTimerList();
 8002b1a:	f7ff fe47 	bl	80027ac <RescheduleTimerList>
 8002b1e:	e7ef      	b.n	8002b00 <HW_TS_Start+0x70>
 8002b20:	20000368 	.word	0x20000368
 8002b24:	2000054c 	.word	0x2000054c
 8002b28:	20000365 	.word	0x20000365
 8002b2c:	20000364 	.word	0x20000364

08002b30 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8002b30:	b508      	push	{r3, lr}
  pTimerCallBack();
 8002b32:	4790      	blx	r2

  return;
}
 8002b34:	bd08      	pop	{r3, pc}
	...

08002b38 <HW_TS_RTC_Wakeup_Handler>:
{
 8002b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b3a:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002b3e:	b672      	cpsid	i
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002b40:	4b31      	ldr	r3, [pc, #196]	@ (8002c08 <HW_TS_RTC_Wakeup_Handler+0xd0>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	22ca      	movs	r2, #202	@ 0xca
 8002b46:	625a      	str	r2, [r3, #36]	@ 0x24
 8002b48:	2253      	movs	r2, #83	@ 0x53
 8002b4a:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8002b4c:	689a      	ldr	r2, [r3, #8]
 8002b4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b52:	609a      	str	r2, [r3, #8]
  local_current_running_timer_id = CurrentRunningTimerID;
 8002b54:	4a2d      	ldr	r2, [pc, #180]	@ (8002c0c <HW_TS_RTC_Wakeup_Handler+0xd4>)
 8002b56:	7814      	ldrb	r4, [r2, #0]
 8002b58:	b2e4      	uxtb	r4, r4
  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8002b5a:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8002b5e:	00d1      	lsls	r1, r2, #3
 8002b60:	4a2b      	ldr	r2, [pc, #172]	@ (8002c10 <HW_TS_RTC_Wakeup_Handler+0xd8>)
 8002b62:	440a      	add	r2, r1
 8002b64:	7b12      	ldrb	r2, [r2, #12]
 8002b66:	b2d2      	uxtb	r2, r2
 8002b68:	2a02      	cmp	r2, #2
 8002b6a:	d013      	beq.n	8002b94 <HW_TS_RTC_Wakeup_Handler+0x5c>
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002b6c:	68da      	ldr	r2, [r3, #12]
 8002b6e:	f012 0f04 	tst.w	r2, #4
 8002b72:	d0fb      	beq.n	8002b6c <HW_TS_RTC_Wakeup_Handler+0x34>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002b74:	68da      	ldr	r2, [r3, #12]
 8002b76:	b2d2      	uxtb	r2, r2
 8002b78:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002b7c:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002b7e:	4b25      	ldr	r3, [pc, #148]	@ (8002c14 <HW_TS_RTC_Wakeup_Handler+0xdc>)
 8002b80:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002b84:	60da      	str	r2, [r3, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b86:	f385 8810 	msr	PRIMASK, r5
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002b8a:	4b1f      	ldr	r3, [pc, #124]	@ (8002c08 <HW_TS_RTC_Wakeup_Handler+0xd0>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	22ff      	movs	r2, #255	@ 0xff
 8002b90:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002b92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8002b94:	4a1e      	ldr	r2, [pc, #120]	@ (8002c10 <HW_TS_RTC_Wakeup_Handler+0xd8>)
 8002b96:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 8002b9a:	00cb      	lsls	r3, r1, #3
 8002b9c:	18d1      	adds	r1, r2, r3
 8002b9e:	58d7      	ldr	r7, [r2, r3]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8002ba0:	690e      	ldr	r6, [r1, #16]
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8002ba2:	4b1d      	ldr	r3, [pc, #116]	@ (8002c18 <HW_TS_RTC_Wakeup_Handler+0xe0>)
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	b353      	cbz	r3, 8002bfe <HW_TS_RTC_Wakeup_Handler+0xc6>
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8002ba8:	7b4b      	ldrb	r3, [r1, #13]
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d010      	beq.n	8002bd2 <HW_TS_RTC_Wakeup_Handler+0x9a>
 8002bb0:	f385 8810 	msr	PRIMASK, r5
        HW_TS_Stop(local_current_running_timer_id);
 8002bb4:	4620      	mov	r0, r4
 8002bb6:	f7ff ff0b 	bl	80029d0 <HW_TS_Stop>
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002bba:	4b13      	ldr	r3, [pc, #76]	@ (8002c08 <HW_TS_RTC_Wakeup_Handler+0xd0>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	22ca      	movs	r2, #202	@ 0xca
 8002bc0:	625a      	str	r2, [r3, #36]	@ 0x24
 8002bc2:	2253      	movs	r2, #83	@ 0x53
 8002bc4:	625a      	str	r2, [r3, #36]	@ 0x24
      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8002bc6:	463a      	mov	r2, r7
 8002bc8:	4621      	mov	r1, r4
 8002bca:	4630      	mov	r0, r6
 8002bcc:	f7ff ffb0 	bl	8002b30 <HW_TS_RTC_Int_AppNot>
 8002bd0:	e7db      	b.n	8002b8a <HW_TS_RTC_Wakeup_Handler+0x52>
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8002bd2:	2101      	movs	r1, #1
 8002bd4:	4620      	mov	r0, r4
 8002bd6:	f7ff fcbd 	bl	8002554 <UnlinkTimer>
 8002bda:	f385 8810 	msr	PRIMASK, r5
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8002bde:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8002be2:	00da      	lsls	r2, r3, #3
 8002be4:	4b0a      	ldr	r3, [pc, #40]	@ (8002c10 <HW_TS_RTC_Wakeup_Handler+0xd8>)
 8002be6:	4413      	add	r3, r2
 8002be8:	6859      	ldr	r1, [r3, #4]
 8002bea:	4620      	mov	r0, r4
 8002bec:	f7ff ff50 	bl	8002a90 <HW_TS_Start>
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002bf0:	4b05      	ldr	r3, [pc, #20]	@ (8002c08 <HW_TS_RTC_Wakeup_Handler+0xd0>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	22ca      	movs	r2, #202	@ 0xca
 8002bf6:	625a      	str	r2, [r3, #36]	@ 0x24
 8002bf8:	2253      	movs	r2, #83	@ 0x53
 8002bfa:	625a      	str	r2, [r3, #36]	@ 0x24
 8002bfc:	e7e3      	b.n	8002bc6 <HW_TS_RTC_Wakeup_Handler+0x8e>
      RescheduleTimerList();
 8002bfe:	f7ff fdd5 	bl	80027ac <RescheduleTimerList>
 8002c02:	f385 8810 	msr	PRIMASK, r5
}
 8002c06:	e7c0      	b.n	8002b8a <HW_TS_RTC_Wakeup_Handler+0x52>
 8002c08:	2000054c 	.word	0x2000054c
 8002c0c:	20000365 	.word	0x20000365
 8002c10:	20000368 	.word	0x20000368
 8002c14:	58000800 	.word	0x58000800
 8002c18:	2000035e 	.word	0x2000035e

08002c1c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002c1c:	b508      	push	{r3, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002c1e:	4812      	ldr	r0, [pc, #72]	@ (8002c68 <MX_I2C1_Init+0x4c>)
 8002c20:	4b12      	ldr	r3, [pc, #72]	@ (8002c6c <MX_I2C1_Init+0x50>)
 8002c22:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 8002c24:	4b12      	ldr	r3, [pc, #72]	@ (8002c70 <MX_I2C1_Init+0x54>)
 8002c26:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c30:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002c32:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002c34:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c36:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c38:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002c3a:	f002 fc8b 	bl	8005554 <HAL_I2C_Init>
 8002c3e:	b950      	cbnz	r0, 8002c56 <MX_I2C1_Init+0x3a>
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002c40:	2100      	movs	r1, #0
 8002c42:	4809      	ldr	r0, [pc, #36]	@ (8002c68 <MX_I2C1_Init+0x4c>)
 8002c44:	f002 fcea 	bl	800561c <HAL_I2CEx_ConfigAnalogFilter>
 8002c48:	b940      	cbnz	r0, 8002c5c <MX_I2C1_Init+0x40>
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002c4a:	2100      	movs	r1, #0
 8002c4c:	4806      	ldr	r0, [pc, #24]	@ (8002c68 <MX_I2C1_Init+0x4c>)
 8002c4e:	f002 fd13 	bl	8005678 <HAL_I2CEx_ConfigDigitalFilter>
 8002c52:	b930      	cbnz	r0, 8002c62 <MX_I2C1_Init+0x46>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002c54:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002c56:	f000 f88b 	bl	8002d70 <Error_Handler>
 8002c5a:	e7f1      	b.n	8002c40 <MX_I2C1_Init+0x24>
    Error_Handler();
 8002c5c:	f000 f888 	bl	8002d70 <Error_Handler>
 8002c60:	e7f3      	b.n	8002c4a <MX_I2C1_Init+0x2e>
    Error_Handler();
 8002c62:	f000 f885 	bl	8002d70 <Error_Handler>
}
 8002c66:	e7f5      	b.n	8002c54 <MX_I2C1_Init+0x38>
 8002c68:	200003f8 	.word	0x200003f8
 8002c6c:	40005400 	.word	0x40005400
 8002c70:	10b17db5 	.word	0x10b17db5

08002c74 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002c74:	b510      	push	{r4, lr}
 8002c76:	b09c      	sub	sp, #112	@ 0x70
 8002c78:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c7a:	2100      	movs	r1, #0
 8002c7c:	9117      	str	r1, [sp, #92]	@ 0x5c
 8002c7e:	9118      	str	r1, [sp, #96]	@ 0x60
 8002c80:	9119      	str	r1, [sp, #100]	@ 0x64
 8002c82:	911a      	str	r1, [sp, #104]	@ 0x68
 8002c84:	911b      	str	r1, [sp, #108]	@ 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002c86:	2250      	movs	r2, #80	@ 0x50
 8002c88:	a803      	add	r0, sp, #12
 8002c8a:	f009 fbad 	bl	800c3e8 <memset>
  if(i2cHandle->Instance==I2C1)
 8002c8e:	6822      	ldr	r2, [r4, #0]
 8002c90:	4b19      	ldr	r3, [pc, #100]	@ (8002cf8 <HAL_I2C_MspInit+0x84>)
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d001      	beq.n	8002c9a <HAL_I2C_MspInit+0x26>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002c96:	b01c      	add	sp, #112	@ 0x70
 8002c98:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002c9a:	2304      	movs	r3, #4
 8002c9c:	9303      	str	r3, [sp, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002c9e:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002ca2:	930b      	str	r3, [sp, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ca4:	a803      	add	r0, sp, #12
 8002ca6:	f004 fc2e 	bl	8007506 <HAL_RCCEx_PeriphCLKConfig>
 8002caa:	bb10      	cbnz	r0, 8002cf2 <HAL_I2C_MspInit+0x7e>
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002cac:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
 8002cb0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8002cb2:	f043 0302 	orr.w	r3, r3, #2
 8002cb6:	64e3      	str	r3, [r4, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002cb8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8002cba:	f003 0302 	and.w	r3, r3, #2
 8002cbe:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 8002cc0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002cc2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002cc6:	9317      	str	r3, [sp, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cc8:	2312      	movs	r3, #18
 8002cca:	9318      	str	r3, [sp, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	9319      	str	r3, [sp, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cd0:	931a      	str	r3, [sp, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002cd2:	2304      	movs	r3, #4
 8002cd4:	931b      	str	r3, [sp, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cd6:	a917      	add	r1, sp, #92	@ 0x5c
 8002cd8:	4808      	ldr	r0, [pc, #32]	@ (8002cfc <HAL_I2C_MspInit+0x88>)
 8002cda:	f002 fb4d 	bl	8005378 <HAL_GPIO_Init>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002cde:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002ce0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002ce4:	65a3      	str	r3, [r4, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002ce6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002ce8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cec:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002cee:	9b01      	ldr	r3, [sp, #4]
}
 8002cf0:	e7d1      	b.n	8002c96 <HAL_I2C_MspInit+0x22>
      Error_Handler();
 8002cf2:	f000 f83d 	bl	8002d70 <Error_Handler>
 8002cf6:	e7d9      	b.n	8002cac <HAL_I2C_MspInit+0x38>
 8002cf8:	40005400 	.word	0x40005400
 8002cfc:	48000400 	.word	0x48000400

08002d00 <MX_IPCC_Init>:

IPCC_HandleTypeDef hipcc;

/* IPCC init function */
void MX_IPCC_Init(void)
{
 8002d00:	b508      	push	{r3, lr}
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8002d02:	4805      	ldr	r0, [pc, #20]	@ (8002d18 <MX_IPCC_Init+0x18>)
 8002d04:	4b05      	ldr	r3, [pc, #20]	@ (8002d1c <MX_IPCC_Init+0x1c>)
 8002d06:	6003      	str	r3, [r0, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 8002d08:	f002 fd00 	bl	800570c <HAL_IPCC_Init>
 8002d0c:	b900      	cbnz	r0, 8002d10 <MX_IPCC_Init+0x10>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 8002d0e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002d10:	f000 f82e 	bl	8002d70 <Error_Handler>
}
 8002d14:	e7fb      	b.n	8002d0e <MX_IPCC_Init+0xe>
 8002d16:	bf00      	nop
 8002d18:	2000044c 	.word	0x2000044c
 8002d1c:	58000c00 	.word	0x58000c00

08002d20 <HAL_IPCC_MspInit>:

void HAL_IPCC_MspInit(IPCC_HandleTypeDef* ipccHandle)
{

  if(ipccHandle->Instance==IPCC)
 8002d20:	6802      	ldr	r2, [r0, #0]
 8002d22:	4b12      	ldr	r3, [pc, #72]	@ (8002d6c <HAL_IPCC_MspInit+0x4c>)
 8002d24:	429a      	cmp	r2, r3
 8002d26:	d000      	beq.n	8002d2a <HAL_IPCC_MspInit+0xa>
 8002d28:	4770      	bx	lr
{
 8002d2a:	b500      	push	{lr}
 8002d2c:	b083      	sub	sp, #12
  SET_BIT(RCC->AHB3ENR, Periphs);
 8002d2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d32:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002d34:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002d38:	651a      	str	r2, [r3, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8002d3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d3c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d40:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002d42:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE END IPCC_MspInit 0 */
    /* IPCC clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();

    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 8002d44:	2200      	movs	r2, #0
 8002d46:	4611      	mov	r1, r2
 8002d48:	202c      	movs	r0, #44	@ 0x2c
 8002d4a:	f002 facd 	bl	80052e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8002d4e:	202c      	movs	r0, #44	@ 0x2c
 8002d50:	f002 fada 	bl	8005308 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 8002d54:	2200      	movs	r2, #0
 8002d56:	4611      	mov	r1, r2
 8002d58:	202d      	movs	r0, #45	@ 0x2d
 8002d5a:	f002 fac5 	bl	80052e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8002d5e:	202d      	movs	r0, #45	@ 0x2d
 8002d60:	f002 fad2 	bl	8005308 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }
}
 8002d64:	b003      	add	sp, #12
 8002d66:	f85d fb04 	ldr.w	pc, [sp], #4
 8002d6a:	bf00      	nop
 8002d6c:	58000c00 	.word	0x58000c00

08002d70 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8002d70:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d72:	e7fe      	b.n	8002d72 <Error_Handler+0x2>

08002d74 <SystemClock_Config>:
{
 8002d74:	b510      	push	{r4, lr}
 8002d76:	b09a      	sub	sp, #104	@ 0x68
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d78:	2248      	movs	r2, #72	@ 0x48
 8002d7a:	2100      	movs	r1, #0
 8002d7c:	a808      	add	r0, sp, #32
 8002d7e:	f009 fb33 	bl	800c3e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d82:	2400      	movs	r4, #0
 8002d84:	9401      	str	r4, [sp, #4]
 8002d86:	9402      	str	r4, [sp, #8]
 8002d88:	9403      	str	r4, [sp, #12]
 8002d8a:	9404      	str	r4, [sp, #16]
 8002d8c:	9405      	str	r4, [sp, #20]
 8002d8e:	9406      	str	r4, [sp, #24]
 8002d90:	9407      	str	r4, [sp, #28]
  HAL_PWR_EnableBkUpAccess();
 8002d92:	f003 fce3 	bl	800675c <HAL_PWR_EnableBkUpAccess>
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8002d96:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d9a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002d9e:	f023 0318 	bic.w	r3, r3, #24
 8002da2:	f043 0310 	orr.w	r3, r3, #16
 8002da6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002daa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002dae:	6813      	ldr	r3, [r2, #0]
 8002db0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002db4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002db8:	6013      	str	r3, [r2, #0]
 8002dba:	6813      	ldr	r3, [r2, #0]
 8002dbc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002dc0:	9300      	str	r3, [sp, #0]
 8002dc2:	9b00      	ldr	r3, [sp, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI1
 8002dc4:	232f      	movs	r3, #47	@ 0x2f
 8002dc6:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002dc8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002dcc:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002dd2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002dd6:	920b      	str	r2, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002dd8:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002dda:	2240      	movs	r2, #64	@ 0x40
 8002ddc:	920c      	str	r2, [sp, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8002dde:	9410      	str	r4, [sp, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002de0:	2260      	movs	r2, #96	@ 0x60
 8002de2:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002de4:	2205      	movs	r2, #5
 8002de6:	920d      	str	r2, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002de8:	2202      	movs	r2, #2
 8002dea:	9213      	str	r2, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002dec:	9314      	str	r3, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002dee:	9415      	str	r4, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLN = 32;
 8002df0:	2320      	movs	r3, #32
 8002df2:	9316      	str	r3, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002df4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002df8:	9317      	str	r3, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002dfa:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002dfe:	9319      	str	r3, [sp, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002e00:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e04:	9318      	str	r3, [sp, #96]	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e06:	a808      	add	r0, sp, #32
 8002e08:	f003 fdb6 	bl	8006978 <HAL_RCC_OscConfig>
 8002e0c:	b990      	cbnz	r0, 8002e34 <SystemClock_Config+0xc0>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8002e0e:	236f      	movs	r3, #111	@ 0x6f
 8002e10:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e12:	2103      	movs	r1, #3
 8002e14:	9102      	str	r1, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e16:	2300      	movs	r3, #0
 8002e18:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002e1a:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e1c:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 8002e1e:	2280      	movs	r2, #128	@ 0x80
 8002e20:	9206      	str	r2, [sp, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8002e22:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002e24:	a801      	add	r0, sp, #4
 8002e26:	f004 f933 	bl	8007090 <HAL_RCC_ClockConfig>
 8002e2a:	b928      	cbnz	r0, 8002e38 <SystemClock_Config+0xc4>
  HAL_RCCEx_EnableMSIPLLMode();
 8002e2c:	f004 fce4 	bl	80077f8 <HAL_RCCEx_EnableMSIPLLMode>
}
 8002e30:	b01a      	add	sp, #104	@ 0x68
 8002e32:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002e34:	f7ff ff9c 	bl	8002d70 <Error_Handler>
    Error_Handler();
 8002e38:	f7ff ff9a 	bl	8002d70 <Error_Handler>

08002e3c <PeriphCommonClock_Config>:
{
 8002e3c:	b500      	push	{lr}
 8002e3e:	b095      	sub	sp, #84	@ 0x54
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e40:	2250      	movs	r2, #80	@ 0x50
 8002e42:	2100      	movs	r1, #0
 8002e44:	4668      	mov	r0, sp
 8002e46:	f009 facf 	bl	800c3e8 <memset>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP
 8002e4a:	f44f 5354 	mov.w	r3, #13568	@ 0x3500
 8002e4e:	9300      	str	r3, [sp, #0]
  PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 8002e50:	2318      	movs	r3, #24
 8002e52:	9301      	str	r3, [sp, #4]
  PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8002e54:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002e58:	9302      	str	r3, [sp, #8]
  PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8002e5a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e5e:	9303      	str	r3, [sp, #12]
  PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8002e60:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002e64:	9304      	str	r3, [sp, #16]
  PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_USBCLK|RCC_PLLSAI1_ADCCLK;
 8002e66:	f04f 5388 	mov.w	r3, #285212672	@ 0x11000000
 8002e6a:	9305      	str	r3, [sp, #20]
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8002e6c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002e70:	930d      	str	r3, [sp, #52]	@ 0x34
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002e72:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002e76:	930f      	str	r3, [sp, #60]	@ 0x3c
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_HSE_DIV1024;
 8002e78:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002e7c:	9311      	str	r3, [sp, #68]	@ 0x44
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8002e7e:	2310      	movs	r3, #16
 8002e80:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e82:	4668      	mov	r0, sp
 8002e84:	f004 fb3f 	bl	8007506 <HAL_RCCEx_PeriphCLKConfig>
 8002e88:	b928      	cbnz	r0, 8002e96 <PeriphCommonClock_Config+0x5a>
  * @param  Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31
  * @retval 1 lock fail, 0 lock successful or already locked by same core
  */
__STATIC_INLINE uint32_t LL_HSEM_1StepLock(const HSEM_TypeDef *HSEMx, uint32_t Semaphore)
{
  return ((HSEMx->RLR[Semaphore] != (HSEM_RLR_LOCK | LL_HSEM_COREID)) ? 1UL : 0UL);
 8002e8a:	4b04      	ldr	r3, [pc, #16]	@ (8002e9c <PeriphCommonClock_Config+0x60>)
 8002e8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
}
 8002e90:	b015      	add	sp, #84	@ 0x54
 8002e92:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002e96:	f7ff ff6b 	bl	8002d70 <Error_Handler>
 8002e9a:	bf00      	nop
 8002e9c:	58001400 	.word	0x58001400

08002ea0 <main>:
{
 8002ea0:	b500      	push	{lr}
 8002ea2:	b087      	sub	sp, #28
  HAL_Init();
 8002ea4:	f001 fd54 	bl	8004950 <HAL_Init>
  MX_APPE_Config();
 8002ea8:	f7fe f9b6 	bl	8001218 <MX_APPE_Config>
  SystemClock_Config();
 8002eac:	f7ff ff62 	bl	8002d74 <SystemClock_Config>
  PeriphCommonClock_Config();
 8002eb0:	f7ff ffc4 	bl	8002e3c <PeriphCommonClock_Config>
  MX_IPCC_Init();
 8002eb4:	f7ff ff24 	bl	8002d00 <MX_IPCC_Init>
  MX_GPIO_Init();
 8002eb8:	f7fe ffd6 	bl	8001e68 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002ebc:	f7fd fec6 	bl	8000c4c <MX_ADC1_Init>
  MX_I2C1_Init();
 8002ec0:	f7ff feac 	bl	8002c1c <MX_I2C1_Init>
  MX_TIM1_Init();
 8002ec4:	f007 fc0a 	bl	800a6dc <MX_TIM1_Init>
  MX_TIM16_Init();
 8002ec8:	f007 fc90 	bl	800a7ec <MX_TIM16_Init>
  MX_USART1_UART_Init();
 8002ecc:	f007 fe36 	bl	800ab3c <MX_USART1_UART_Init>
  MX_RTC_Init();
 8002ed0:	f001 fa26 	bl	8004320 <MX_RTC_Init>
  MX_USB_Device_Init();
 8002ed4:	f007 febe 	bl	800ac54 <MX_USB_Device_Init>
  MX_RF_Init();
 8002ed8:	f001 fa20 	bl	800431c <MX_RF_Init>
    MX_USB_Device_Init();
 8002edc:	f007 feba 	bl	800ac54 <MX_USB_Device_Init>
  HAL_Delay(1000);
 8002ee0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002ee4:	f7fe f9c0 	bl	8001268 <HAL_Delay>
  CDC_Transmit_FS("Hello World\n", 13);
 8002ee8:	210d      	movs	r1, #13
 8002eea:	481b      	ldr	r0, [pc, #108]	@ (8002f58 <main+0xb8>)
 8002eec:	f008 f982 	bl	800b1f4 <CDC_Transmit_FS>
  CDC_Transmit_FS("Hello Worldaa\n", 15);
 8002ef0:	210f      	movs	r1, #15
 8002ef2:	481a      	ldr	r0, [pc, #104]	@ (8002f5c <main+0xbc>)
 8002ef4:	f008 f97e 	bl	800b1f4 <CDC_Transmit_FS>
  patchouli_init();
 8002ef8:	f000 f8ae 	bl	8003058 <patchouli_init>
  patchouli_set_mode(PATCHOULI_DEBUG_NONE);
 8002efc:	2000      	movs	r0, #0
 8002efe:	f000 f9ef 	bl	80032e0 <patchouli_set_mode>
  HAL_Delay(1000);
 8002f02:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002f06:	f7fe f9af 	bl	8001268 <HAL_Delay>
  htim16.Instance->RCR=50;
 8002f0a:	4b15      	ldr	r3, [pc, #84]	@ (8002f60 <main+0xc0>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	2232      	movs	r2, #50	@ 0x32
 8002f10:	631a      	str	r2, [r3, #48]	@ 0x30
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f12:	2300      	movs	r3, #0
 8002f14:	9301      	str	r3, [sp, #4]
 8002f16:	9302      	str	r3, [sp, #8]
 8002f18:	9303      	str	r3, [sp, #12]
 8002f1a:	9304      	str	r3, [sp, #16]
 8002f1c:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Pin  = GPIO_PIN_6;
 8002f1e:	2340      	movs	r3, #64	@ 0x40
 8002f20:	9301      	str	r3, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f22:	2301      	movs	r3, #1
 8002f24:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002f26:	2302      	movs	r3, #2
 8002f28:	9303      	str	r3, [sp, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f2a:	a901      	add	r1, sp, #4
 8002f2c:	480d      	ldr	r0, [pc, #52]	@ (8002f64 <main+0xc4>)
 8002f2e:	f002 fa23 	bl	8005378 <HAL_GPIO_Init>
  CDC_Transmit_FS("Glider Addon Build2\n", 20);
 8002f32:	2114      	movs	r1, #20
 8002f34:	480c      	ldr	r0, [pc, #48]	@ (8002f68 <main+0xc8>)
 8002f36:	f008 f95d 	bl	800b1f4 <CDC_Transmit_FS>
  HAL_Delay(1000);
 8002f3a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002f3e:	f7fe f993 	bl	8001268 <HAL_Delay>
  CDC_Transmit_FS("Glider Addon Build3\n", 20);
 8002f42:	2114      	movs	r1, #20
 8002f44:	4809      	ldr	r0, [pc, #36]	@ (8002f6c <main+0xcc>)
 8002f46:	f008 f955 	bl	800b1f4 <CDC_Transmit_FS>
  MX_APPE_Init();
 8002f4a:	f7fe f97f 	bl	800124c <MX_APPE_Init>
    MX_APPE_Process();
 8002f4e:	f7fe f9a5 	bl	800129c <MX_APPE_Process>
    patchouli_cycle();
 8002f52:	f000 f9cb 	bl	80032ec <patchouli_cycle>
  while (1)
 8002f56:	e7fa      	b.n	8002f4e <main+0xae>
 8002f58:	0800d460 	.word	0x0800d460
 8002f5c:	0800d470 	.word	0x0800d470
 8002f60:	20000744 	.word	0x20000744
 8002f64:	48000400 	.word	0x48000400
 8002f68:	0800d480 	.word	0x0800d480
 8002f6c:	0800d498 	.word	0x0800d498

08002f70 <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 8002f70:	b508      	push	{r3, lr}
  return memcpy( dest, src, size );
 8002f72:	f009 fa7d 	bl	800c470 <memcpy>
}
 8002f76:	bd08      	pop	{r3, pc}

08002f78 <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 8002f78:	b508      	push	{r3, lr}
  return memset( ptr, value, size );
 8002f7a:	f009 fa35 	bl	800c3e8 <memset>
}
 8002f7e:	bd08      	pop	{r3, pc}

08002f80 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 8002f80:	4601      	mov	r1, r0
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 8002f82:	4807      	ldr	r0, [pc, #28]	@ (8002fa0 <OTP_Read+0x20>)

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8002f84:	79c3      	ldrb	r3, [r0, #7]
 8002f86:	428b      	cmp	r3, r1
 8002f88:	d004      	beq.n	8002f94 <OTP_Read+0x14>
 8002f8a:	4a06      	ldr	r2, [pc, #24]	@ (8002fa4 <OTP_Read+0x24>)
 8002f8c:	4290      	cmp	r0, r2
 8002f8e:	d001      	beq.n	8002f94 <OTP_Read+0x14>
  {
    p_id -= 8 ;
 8002f90:	3808      	subs	r0, #8
 8002f92:	e7f7      	b.n	8002f84 <OTP_Read+0x4>
  }

  if((*( p_id + 7 )) != id)
 8002f94:	428b      	cmp	r3, r1
 8002f96:	d100      	bne.n	8002f9a <OTP_Read+0x1a>
  {
    p_id = 0 ;
  }

  return p_id ;
}
 8002f98:	4770      	bx	lr
    p_id = 0 ;
 8002f9a:	2000      	movs	r0, #0
  return p_id ;
 8002f9c:	e7fc      	b.n	8002f98 <OTP_Read+0x18>
 8002f9e:	bf00      	nop
 8002fa0:	1fff73f8 	.word	0x1fff73f8
 8002fa4:	1fff7000 	.word	0x1fff7000

08002fa8 <patchouli_get_position>:
bool     pen_present = false;
float    pen_zero_pressure = 0;

patchouli_position_t xpos, ypos;

patchouli_position_t patchouli_get_position(uint8_t fstep, int lastpos, bool x_yn){
 8002fa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fac:	b08e      	sub	sp, #56	@ 0x38
 8002fae:	4680      	mov	r8, r0
 8002fb0:	460f      	mov	r7, r1
 8002fb2:	4615      	mov	r5, r2
    float smem[PATCHOULI_GWIN];
    const int window_size = PATCHOULI_GWIN;
    const int window_half = window_size/2;
    const int n_coils = x_yn ? PATCHOULI_N_X_COIL : PATCHOULI_N_Y_COIL;
 8002fb4:	461e      	mov	r6, r3
 8002fb6:	b143      	cbz	r3, 8002fca <patchouli_get_position+0x22>
 8002fb8:	231c      	movs	r3, #28
    if (lastpos<window_half)           lastpos =         window_half  ;
 8002fba:	2d01      	cmp	r5, #1
 8002fbc:	dd07      	ble.n	8002fce <patchouli_get_position+0x26>
    if (lastpos>n_coils-window_half-1) lastpos = n_coils-window_half-1;
 8002fbe:	1e9a      	subs	r2, r3, #2
 8002fc0:	42aa      	cmp	r2, r5
 8002fc2:	dc00      	bgt.n	8002fc6 <patchouli_get_position+0x1e>
 8002fc4:	1edd      	subs	r5, r3, #3

    for (int i=0; i<window_size; i++){
 8002fc6:	2400      	movs	r4, #0
 8002fc8:	e01b      	b.n	8003002 <patchouli_get_position+0x5a>
    const int n_coils = x_yn ? PATCHOULI_N_X_COIL : PATCHOULI_N_Y_COIL;
 8002fca:	2312      	movs	r3, #18
 8002fcc:	e7f5      	b.n	8002fba <patchouli_get_position+0x12>
    if (lastpos<window_half)           lastpos =         window_half  ;
 8002fce:	2502      	movs	r5, #2
 8002fd0:	e7f5      	b.n	8002fbe <patchouli_get_position+0x16>
        patchouli_coil_select(lastpos-window_half+i,x_yn);
 8002fd2:	1ea8      	subs	r0, r5, #2
 8002fd4:	4631      	mov	r1, r6
 8002fd6:	4420      	add	r0, r4
 8002fd8:	f000 f99c 	bl	8003314 <patchouli_coil_select>
        smem[i] = (float)patchouli_simple_take_sample(!x_yn, fstep) - PATCHOULI_DATA_OFFSET;
 8002fdc:	4639      	mov	r1, r7
 8002fde:	f086 0001 	eor.w	r0, r6, #1
 8002fe2:	f000 fb31 	bl	8003648 <patchouli_simple_take_sample>
 8002fe6:	ee07 0a90 	vmov	s15, r0
 8002fea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fee:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8003054 <patchouli_get_position+0xac>
 8002ff2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002ff6:	ab0e      	add	r3, sp, #56	@ 0x38
 8002ff8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8002ffc:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
    for (int i=0; i<window_size; i++){
 8003000:	3401      	adds	r4, #1
 8003002:	2c04      	cmp	r4, #4
 8003004:	dde5      	ble.n	8002fd2 <patchouli_get_position+0x2a>
    }
    patchouli_quad_interp_t interp = {
 8003006:	2220      	movs	r2, #32
 8003008:	2100      	movs	r1, #0
 800300a:	a801      	add	r0, sp, #4
 800300c:	f009 f9ec 	bl	800c3e8 <memset>
 8003010:	2305      	movs	r3, #5
 8003012:	f88d 3004 	strb.w	r3, [sp, #4]
 8003016:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 800301a:	9303      	str	r3, [sp, #12]
 800301c:	ab09      	add	r3, sp, #36	@ 0x24
 800301e:	9304      	str	r3, [sp, #16]
        .n = PATCHOULI_GWIN,
        .low = 0,
        .high = PATCHOULI_GWIN-1,
        .data = smem,
    };
    float posavg = patchouli_quad_interp(&interp) + lastpos - window_half;
 8003020:	a801      	add	r0, sp, #4
 8003022:	f001 f8fd 	bl	8004220 <patchouli_quad_interp>
 8003026:	ee07 5a90 	vmov	s15, r5
 800302a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800302e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8003032:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8003036:	ee77 7ac7 	vsub.f32	s15, s15, s14
    // char buf[17];
    // buf[0] = 'a';
    // sprintf(buf, "%f\n", posavg);
    // CDC_Transmit_FS((uint8_t*)buf, strlen(buf));    
    patchouli_position_t ret = {
        .idx = interp.result_maxidx + lastpos - window_half,
 800303a:	9b05      	ldr	r3, [sp, #20]
 800303c:	442b      	add	r3, r5
 800303e:	3b02      	subs	r3, #2
    patchouli_position_t ret = {
 8003040:	f8c8 3000 	str.w	r3, [r8]
 8003044:	edc8 7a01 	vstr	s15, [r8, #4]
 8003048:	f888 6008 	strb.w	r6, [r8, #8]
        .val = posavg,
        .x_yn = x_yn,
    };
    return ret;
}
 800304c:	4640      	mov	r0, r8
 800304e:	b00e      	add	sp, #56	@ 0x38
 8003050:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003054:	42c80000 	.word	0x42c80000

08003058 <patchouli_init>:

void patchouli_init(){
 8003058:	b508      	push	{r3, lr}
	  patchouli_coil_select(0,1);
 800305a:	2101      	movs	r1, #1
 800305c:	2000      	movs	r0, #0
 800305e:	f000 f959 	bl	8003314 <patchouli_coil_select>
	  patchouli_TIM_init();
 8003062:	f000 fa9d 	bl	80035a0 <patchouli_TIM_init>
	  patchouli_gauss_init_kernel();
 8003066:	f001 f805 	bl	8004074 <patchouli_gauss_init_kernel>
	  patchouli_mva_buffer_init(&mva_p,3);
 800306a:	2103      	movs	r1, #3
 800306c:	4801      	ldr	r0, [pc, #4]	@ (8003074 <patchouli_init+0x1c>)
 800306e:	f001 f899 	bl	80041a4 <patchouli_mva_buffer_init>
}
 8003072:	bd08      	pop	{r3, pc}
 8003074:	200004c4 	.word	0x200004c4

08003078 <_patchouli_cycle_default>:

// Default Running Mode
void _patchouli_cycle_default(){
 8003078:	b5f0      	push	{r4, r5, r6, r7, lr}
 800307a:	ed2d 8b04 	vpush	{d8-d9}
 800307e:	b08d      	sub	sp, #52	@ 0x34
    // Scan X-Y Position
    xpos = patchouli_get_position(maxpptr, xpos.idx, true );
 8003080:	4e72      	ldr	r6, [pc, #456]	@ (800324c <_patchouli_cycle_default+0x1d4>)
 8003082:	466c      	mov	r4, sp
 8003084:	4f72      	ldr	r7, [pc, #456]	@ (8003250 <_patchouli_cycle_default+0x1d8>)
 8003086:	2301      	movs	r3, #1
 8003088:	6832      	ldr	r2, [r6, #0]
 800308a:	7839      	ldrb	r1, [r7, #0]
 800308c:	4620      	mov	r0, r4
 800308e:	f7ff ff8b 	bl	8002fa8 <patchouli_get_position>
 8003092:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8003096:	e886 0007 	stmia.w	r6, {r0, r1, r2}
    ypos = patchouli_get_position(maxpptr, ypos.idx, false);
 800309a:	4d6e      	ldr	r5, [pc, #440]	@ (8003254 <_patchouli_cycle_default+0x1dc>)
 800309c:	2300      	movs	r3, #0
 800309e:	682a      	ldr	r2, [r5, #0]
 80030a0:	7839      	ldrb	r1, [r7, #0]
 80030a2:	4620      	mov	r0, r4
 80030a4:	f7ff ff80 	bl	8002fa8 <patchouli_get_position>
 80030a8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80030ac:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    // CDC_Transmit_FS((uint8_t*)"X-Y Position\n", 13);
    float xavg = xpos.val;
 80030b0:	edd6 8a01 	vldr	s17, [r6, #4]
    float yavg = ypos.val;
 80030b4:	ed95 8a01 	vldr	s16, [r5, #4]
    
    // char buf[17]; // Buffer for string conversion

	// Scan Frequency to find the peak
	uint16_t maxpval = 0;
	for (int fstep=0;fstep<8;fstep++){
 80030b8:	2400      	movs	r4, #0
	uint16_t maxpval = 0;
 80030ba:	4625      	mov	r5, r4
	for (int fstep=0;fstep<8;fstep++){
 80030bc:	e000      	b.n	80030c0 <_patchouli_cycle_default+0x48>
 80030be:	3401      	adds	r4, #1
 80030c0:	2c07      	cmp	r4, #7
 80030c2:	dc11      	bgt.n	80030e8 <_patchouli_cycle_default+0x70>
		patchouli_coil_select(xpos.idx, 1);
 80030c4:	2101      	movs	r1, #1
 80030c6:	4b61      	ldr	r3, [pc, #388]	@ (800324c <_patchouli_cycle_default+0x1d4>)
 80030c8:	6818      	ldr	r0, [r3, #0]
 80030ca:	f000 f923 	bl	8003314 <patchouli_coil_select>
		psamples[fstep] = patchouli_simple_take_sample(false, fstep);
 80030ce:	b2e1      	uxtb	r1, r4
 80030d0:	2000      	movs	r0, #0
 80030d2:	f000 fab9 	bl	8003648 <patchouli_simple_take_sample>
 80030d6:	4b60      	ldr	r3, [pc, #384]	@ (8003258 <_patchouli_cycle_default+0x1e0>)
 80030d8:	f823 0014 	strh.w	r0, [r3, r4, lsl #1]
		if(psamples[fstep]>maxpval){
 80030dc:	42a8      	cmp	r0, r5
 80030de:	d9ee      	bls.n	80030be <_patchouli_cycle_default+0x46>
            maxpval = psamples[fstep];
            maxpptr = fstep;
 80030e0:	4b5b      	ldr	r3, [pc, #364]	@ (8003250 <_patchouli_cycle_default+0x1d8>)
 80030e2:	601c      	str	r4, [r3, #0]
            maxpval = psamples[fstep];
 80030e4:	4605      	mov	r5, r0
 80030e6:	e7ea      	b.n	80030be <_patchouli_cycle_default+0x46>
    //     CDC_Transmit_FS((uint8_t*)"Busy\n", 5);
    // } else {
    //     CDC_Transmit_FS((uint8_t*)"Failed\n", 7);
    // }
    // CDC_Transmit_FS((uint8_t*)"\n", 1);
	if(maxpval>PATCHOULI_PDET_THRES){
 80030e8:	2d96      	cmp	r5, #150	@ 0x96
 80030ea:	f240 80a8 	bls.w	800323e <_patchouli_cycle_default+0x1c6>
		patchouli_led_on();
 80030ee:	f000 fb13 	bl	8003718 <patchouli_led_on>
		// Gauss Fit PDET
        CDC_Transmit_FS((uint8_t*)"Gauss Fit PDET\n", 15);
 80030f2:	210f      	movs	r1, #15
 80030f4:	4859      	ldr	r0, [pc, #356]	@ (800325c <_patchouli_cycle_default+0x1e4>)
 80030f6:	f008 f87d 	bl	800b1f4 <CDC_Transmit_FS>
		float c1[3];
		patchouli_gauss_apply((psamples+maxpptr-2), c1);
 80030fa:	4c55      	ldr	r4, [pc, #340]	@ (8003250 <_patchouli_cycle_default+0x1d8>)
 80030fc:	6823      	ldr	r3, [r4, #0]
 80030fe:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8003102:	3b02      	subs	r3, #2
 8003104:	a905      	add	r1, sp, #20
 8003106:	4854      	ldr	r0, [pc, #336]	@ (8003258 <_patchouli_cycle_default+0x1e0>)
 8003108:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 800310c:	f001 f822 	bl	8004154 <patchouli_gauss_apply>
		float t = exp(11-(maxpptr-c1[1]/(2*c1[2])));
 8003110:	eddd 7a07 	vldr	s15, [sp, #28]
 8003114:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003118:	eddd 6a06 	vldr	s13, [sp, #24]
 800311c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003120:	edd4 7a00 	vldr	s15, [r4]
 8003124:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003128:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800312c:	eeb2 7a06 	vmov.f32	s14, #38	@ 0x41300000  11.0
 8003130:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003134:	ee17 0a90 	vmov	r0, s15
 8003138:	f7fd f9be 	bl	80004b8 <__aeabi_f2d>
 800313c:	ec41 0b10 	vmov	d0, r0, r1
 8003140:	f009 fd22 	bl	800cb88 <exp>
 8003144:	ec51 0b10 	vmov	r0, r1, d0
 8003148:	f7fd fcd0 	bl	8000aec <__aeabi_d2f>
 800314c:	ee00 0a10 	vmov	s0, r0
		if(t<2000) pavg = patchouli_mva_buffer_push(&mva_p, t);
 8003150:	eddf 7a43 	vldr	s15, [pc, #268]	@ 8003260 <_patchouli_cycle_default+0x1e8>
 8003154:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8003158:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800315c:	d468      	bmi.n	8003230 <_patchouli_cycle_default+0x1b8>

        // Auto-zeroing
        if (!pen_present) {
 800315e:	4b41      	ldr	r3, [pc, #260]	@ (8003264 <_patchouli_cycle_default+0x1ec>)
 8003160:	781b      	ldrb	r3, [r3, #0]
 8003162:	b933      	cbnz	r3, 8003172 <_patchouli_cycle_default+0xfa>
            pen_present       = true;
 8003164:	4b3f      	ldr	r3, [pc, #252]	@ (8003264 <_patchouli_cycle_default+0x1ec>)
 8003166:	2201      	movs	r2, #1
 8003168:	701a      	strb	r2, [r3, #0]
            pen_zero_pressure = pavg;
 800316a:	4b3f      	ldr	r3, [pc, #252]	@ (8003268 <_patchouli_cycle_default+0x1f0>)
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	4b3f      	ldr	r3, [pc, #252]	@ (800326c <_patchouli_cycle_default+0x1f4>)
 8003170:	601a      	str	r2, [r3, #0]
        const float x_dst_min = 0.0f;
        const float x_dst_max = 32000.0f;
        const float y_dst_min = 20000.0f;
        const float y_dst_max = 0.0f;

        int x = (int)round(patchouli_linear_map(x_src_min, x_src_max, x_dst_min, x_dst_max, xavg));
 8003172:	ed9f 9a3f 	vldr	s18, [pc, #252]	@ 8003270 <_patchouli_cycle_default+0x1f8>
 8003176:	eeb0 2a68 	vmov.f32	s4, s17
 800317a:	eddf 1a3e 	vldr	s3, [pc, #248]	@ 8003274 <_patchouli_cycle_default+0x1fc>
 800317e:	eeb0 1a49 	vmov.f32	s2, s18
 8003182:	eef2 0a05 	vmov.f32	s1, #37	@ 0x41280000  10.5
 8003186:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800318a:	f000 ff47 	bl	800401c <patchouli_linear_map>
 800318e:	ee10 0a10 	vmov	r0, s0
 8003192:	f7fd f991 	bl	80004b8 <__aeabi_f2d>
 8003196:	ec41 0b10 	vmov	d0, r0, r1
 800319a:	f009 fd51 	bl	800cc40 <round>
 800319e:	ec51 0b10 	vmov	r0, r1, d0
 80031a2:	f7fd fc7b 	bl	8000a9c <__aeabi_d2iz>
 80031a6:	4604      	mov	r4, r0
        int y = (int)round(patchouli_linear_map(y_src_min, y_src_max, y_dst_min, y_dst_max, yavg));
 80031a8:	eeb0 2a48 	vmov.f32	s4, s16
 80031ac:	eef0 1a49 	vmov.f32	s3, s18
 80031b0:	ed9f 1a31 	vldr	s2, [pc, #196]	@ 8003278 <_patchouli_cycle_default+0x200>
 80031b4:	eef1 0a0e 	vmov.f32	s1, #30	@ 0x40f00000  7.5
 80031b8:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 80031bc:	f000 ff2e 	bl	800401c <patchouli_linear_map>
 80031c0:	ee10 0a10 	vmov	r0, s0
 80031c4:	f7fd f978 	bl	80004b8 <__aeabi_f2d>
 80031c8:	ec41 0b10 	vmov	d0, r0, r1
 80031cc:	f009 fd38 	bl	800cc40 <round>
 80031d0:	ec51 0b10 	vmov	r0, r1, d0
 80031d4:	f7fd fc62 	bl	8000a9c <__aeabi_d2iz>

        const float pmax = 28.8f;
        const float pmin = 970.0f;
        const float prange = pmax-pmin;

        int p = (int)(4096*(((pavg-pen_zero_pressure)/prange)*((pavg-pen_zero_pressure)/prange))); // Square the value to get a linear response
 80031d8:	4b23      	ldr	r3, [pc, #140]	@ (8003268 <_patchouli_cycle_default+0x1f0>)
 80031da:	ed93 7a00 	vldr	s14, [r3]
 80031de:	4b23      	ldr	r3, [pc, #140]	@ (800326c <_patchouli_cycle_default+0x1f4>)
 80031e0:	edd3 7a00 	vldr	s15, [r3]
 80031e4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80031e8:	eddf 6a24 	vldr	s13, [pc, #144]	@ 800327c <_patchouli_cycle_default+0x204>
 80031ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80031f0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80031f4:	eeb0 7a67 	vmov.f32	s14, s15
 80031f8:	eebe 7aca 	vcvt.s32.f32	s14, s14, #12
 80031fc:	ee17 3a10 	vmov	r3, s14
        if (p>4095) p = 4095;
 8003200:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003204:	db01      	blt.n	800320a <_patchouli_cycle_default+0x192>
 8003206:	f640 73ff 	movw	r3, #4095	@ 0xfff
        PATCHOULI_UsrLog("$%d, %d, %d, %d, %d;\r\n", (int)(xavg*1000), (int)(yavg*1000),(int)(pavg*1000), p, maxpval);
		patchouli_report_t report = {0};
 800320a:	2200      	movs	r2, #0
 800320c:	9208      	str	r2, [sp, #32]
 800320e:	9209      	str	r2, [sp, #36]	@ 0x24
 8003210:	920a      	str	r2, [sp, #40]	@ 0x28
 8003212:	920b      	str	r2, [sp, #44]	@ 0x2c
		report.xpos = x;
 8003214:	f8ad 4020 	strh.w	r4, [sp, #32]
		report.ypos = y;
 8003218:	f8ad 0022 	strh.w	r0, [sp, #34]	@ 0x22
		report.tip  = p*4;
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	f8ad 302a 	strh.w	r3, [sp, #42]	@ 0x2a
		patchouli_transmit(&report);
 8003222:	a808      	add	r0, sp, #32
 8003224:	f000 fa7a 	bl	800371c <patchouli_transmit>
	} else {
        // CDC_Transmit_FS((uint8_t*)"Pen not present\n", 17);
        pen_present = false;
		patchouli_led_off();
	}
}
 8003228:	b00d      	add	sp, #52	@ 0x34
 800322a:	ecbd 8b04 	vpop	{d8-d9}
 800322e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(t<2000) pavg = patchouli_mva_buffer_push(&mva_p, t);
 8003230:	4813      	ldr	r0, [pc, #76]	@ (8003280 <_patchouli_cycle_default+0x208>)
 8003232:	f000 ffd0 	bl	80041d6 <patchouli_mva_buffer_push>
 8003236:	4b0c      	ldr	r3, [pc, #48]	@ (8003268 <_patchouli_cycle_default+0x1f0>)
 8003238:	ed83 0a00 	vstr	s0, [r3]
 800323c:	e78f      	b.n	800315e <_patchouli_cycle_default+0xe6>
        pen_present = false;
 800323e:	4b09      	ldr	r3, [pc, #36]	@ (8003264 <_patchouli_cycle_default+0x1ec>)
 8003240:	2200      	movs	r2, #0
 8003242:	701a      	strb	r2, [r3, #0]
		patchouli_led_off();
 8003244:	f000 fa69 	bl	800371a <patchouli_led_off>
}
 8003248:	e7ee      	b.n	8003228 <_patchouli_cycle_default+0x1b0>
 800324a:	bf00      	nop
 800324c:	20000494 	.word	0x20000494
 8003250:	20000014 	.word	0x20000014
 8003254:	20000488 	.word	0x20000488
 8003258:	200004a8 	.word	0x200004a8
 800325c:	0800d4b0 	.word	0x0800d4b0
 8003260:	44fa0000 	.word	0x44fa0000
 8003264:	200004a4 	.word	0x200004a4
 8003268:	200004bc 	.word	0x200004bc
 800326c:	200004a0 	.word	0x200004a0
 8003270:	00000000 	.word	0x00000000
 8003274:	46fa0000 	.word	0x46fa0000
 8003278:	469c4000 	.word	0x469c4000
 800327c:	c46b4ccd 	.word	0xc46b4ccd
 8003280:	200004c4 	.word	0x200004c4

08003284 <_patchouli_cycle_xscan>:

void _patchouli_cycle_xscan(){
 8003284:	b510      	push	{r4, lr}
    // Scan X Position
    for (int xstep=0;xstep<PATCHOULI_N_X_COIL;xstep++){
 8003286:	2400      	movs	r4, #0
 8003288:	e008      	b.n	800329c <_patchouli_cycle_xscan+0x18>
        patchouli_coil_select(xstep, true);
 800328a:	2101      	movs	r1, #1
 800328c:	4620      	mov	r0, r4
 800328e:	f000 f841 	bl	8003314 <patchouli_coil_select>
        patchouli_simple_take_sample(false, 0);
 8003292:	2100      	movs	r1, #0
 8003294:	4608      	mov	r0, r1
 8003296:	f000 f9d7 	bl	8003648 <patchouli_simple_take_sample>
    for (int xstep=0;xstep<PATCHOULI_N_X_COIL;xstep++){
 800329a:	3401      	adds	r4, #1
 800329c:	2c1b      	cmp	r4, #27
 800329e:	d9f4      	bls.n	800328a <_patchouli_cycle_xscan+0x6>
    }
    // Sleep for 1000 cycles
    for (int i=0;i<50000;i++){
 80032a0:	2300      	movs	r3, #0
 80032a2:	e001      	b.n	80032a8 <_patchouli_cycle_xscan+0x24>
        // Do nothing, just wait
        __asm__ volatile ("nop");
 80032a4:	bf00      	nop
    for (int i=0;i<50000;i++){
 80032a6:	3301      	adds	r3, #1
 80032a8:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80032ac:	4293      	cmp	r3, r2
 80032ae:	ddf9      	ble.n	80032a4 <_patchouli_cycle_xscan+0x20>
    }
}
 80032b0:	bd10      	pop	{r4, pc}

080032b2 <_patchouli_cycle_yscan>:

void _patchouli_cycle_yscan(){
 80032b2:	b510      	push	{r4, lr}
    // Scan Y Position
    for (int ystep=0;ystep<PATCHOULI_N_Y_COIL;ystep++){
 80032b4:	2400      	movs	r4, #0
 80032b6:	e008      	b.n	80032ca <_patchouli_cycle_yscan+0x18>
        patchouli_coil_select(ystep, false);
 80032b8:	2100      	movs	r1, #0
 80032ba:	4620      	mov	r0, r4
 80032bc:	f000 f82a 	bl	8003314 <patchouli_coil_select>
        patchouli_simple_take_sample(true, 0);
 80032c0:	2100      	movs	r1, #0
 80032c2:	2001      	movs	r0, #1
 80032c4:	f000 f9c0 	bl	8003648 <patchouli_simple_take_sample>
    for (int ystep=0;ystep<PATCHOULI_N_Y_COIL;ystep++){
 80032c8:	3401      	adds	r4, #1
 80032ca:	2c11      	cmp	r4, #17
 80032cc:	d9f4      	bls.n	80032b8 <_patchouli_cycle_yscan+0x6>
    }
    // Sleep for 1000 cycles
    for (int i=0;i<50000;i++){
 80032ce:	2300      	movs	r3, #0
 80032d0:	e001      	b.n	80032d6 <_patchouli_cycle_yscan+0x24>
        // Do nothing, just wait
        __asm__ volatile ("nop");
 80032d2:	bf00      	nop
    for (int i=0;i<50000;i++){
 80032d4:	3301      	adds	r3, #1
 80032d6:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80032da:	4293      	cmp	r3, r2
 80032dc:	ddf9      	ble.n	80032d2 <_patchouli_cycle_yscan+0x20>
    }
}
 80032de:	bd10      	pop	{r4, pc}

080032e0 <patchouli_set_mode>:
void patchouli_set_mode(patchouli_debug_t mode){
    // todo: reset all global variables when mode changes
    debug_state = mode;
 80032e0:	4b01      	ldr	r3, [pc, #4]	@ (80032e8 <patchouli_set_mode+0x8>)
 80032e2:	7018      	strb	r0, [r3, #0]
}
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop
 80032e8:	200004c0 	.word	0x200004c0

080032ec <patchouli_cycle>:
void patchouli_cycle(){
 80032ec:	b508      	push	{r3, lr}
    // CDC_Transmit_FS((uint8_t*)"Cycle\n", 6);
    switch (debug_state) {
 80032ee:	4b08      	ldr	r3, [pc, #32]	@ (8003310 <patchouli_cycle+0x24>)
 80032f0:	781b      	ldrb	r3, [r3, #0]
 80032f2:	2b01      	cmp	r3, #1
 80032f4:	d005      	beq.n	8003302 <patchouli_cycle+0x16>
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d006      	beq.n	8003308 <patchouli_cycle+0x1c>
 80032fa:	b90b      	cbnz	r3, 8003300 <patchouli_cycle+0x14>
        case PATCHOULI_DEBUG_NONE:
            _patchouli_cycle_default();
 80032fc:	f7ff febc 	bl	8003078 <_patchouli_cycle_default>
            // break;
        default:
            // Undefined mode
            PATCHOULI_ErrLog("Undefined mode: %d", debug_state);
    }
}
 8003300:	bd08      	pop	{r3, pc}
            _patchouli_cycle_xscan();
 8003302:	f7ff ffbf 	bl	8003284 <_patchouli_cycle_xscan>
            break;
 8003306:	e7fb      	b.n	8003300 <patchouli_cycle+0x14>
            _patchouli_cycle_yscan();
 8003308:	f7ff ffd3 	bl	80032b2 <_patchouli_cycle_yscan>
}
 800330c:	e7f8      	b.n	8003300 <patchouli_cycle+0x14>
 800330e:	bf00      	nop
 8003310:	200004c0 	.word	0x200004c0

08003314 <patchouli_coil_select>:
    E0N_Pin, E1N_Pin, E2N_Pin,
    E3N_Pin, E4N_Pin, E5N_Pin
};


void patchouli_coil_select(int id, bool x_yn){
 8003314:	b510      	push	{r4, lr}
 8003316:	b082      	sub	sp, #8
    uint8_t S   = 0;
    GPIO_PinState    ExN[PATCHOULI_N_EXN];
    for (int i = 0; i < PATCHOULI_N_EXN; i++) {
 8003318:	2300      	movs	r3, #0
 800331a:	e006      	b.n	800332a <patchouli_coil_select+0x16>
        ExN[i] = GPIO_PIN_SET; // Default state is high
 800331c:	f103 0208 	add.w	r2, r3, #8
 8003320:	446a      	add	r2, sp
 8003322:	2401      	movs	r4, #1
 8003324:	f802 4c08 	strb.w	r4, [r2, #-8]
    for (int i = 0; i < PATCHOULI_N_EXN; i++) {
 8003328:	4423      	add	r3, r4
 800332a:	2b05      	cmp	r3, #5
 800332c:	d9f6      	bls.n	800331c <patchouli_coil_select+0x8>
    }

    if(x_yn) {
 800332e:	2900      	cmp	r1, #0
 8003330:	f000 809f 	beq.w	8003472 <patchouli_coil_select+0x15e>
        // X Coils
        if(id >= PATCHOULI_N_X_COIL) {
 8003334:	281b      	cmp	r0, #27
 8003336:	f200 812b 	bhi.w	8003590 <patchouli_coil_select+0x27c>
            PATCHOULI_ErrLog("Invalid X Coil ID: %d", id);
            // CDC_Transmit_FS((uint8_t*)"Invalid X Coil ID\n", 19);
            return;
        }
        switch(id) {
 800333a:	281b      	cmp	r0, #27
 800333c:	f200 8128 	bhi.w	8003590 <patchouli_coil_select+0x27c>
 8003340:	e8df f000 	tbb	[pc, r0]
 8003344:	1d18130e 	.word	0x1d18130e
 8003348:	312c2722 	.word	0x312c2722
 800334c:	443f3a35 	.word	0x443f3a35
 8003350:	58534e49 	.word	0x58534e49
 8003354:	6b66615c 	.word	0x6b66615c
 8003358:	7f7a7570 	.word	0x7f7a7570
 800335c:	928d8883 	.word	0x928d8883
            case 0:  ExN[0] = GPIO_PIN_RESET; S = 1; break; // U7
 8003360:	2300      	movs	r3, #0
 8003362:	f88d 3000 	strb.w	r3, [sp]
 8003366:	2401      	movs	r4, #1
 8003368:	e098      	b.n	800349c <patchouli_coil_select+0x188>
            case 1:  ExN[0] = GPIO_PIN_RESET; S = 2; break; 
 800336a:	2300      	movs	r3, #0
 800336c:	f88d 3000 	strb.w	r3, [sp]
 8003370:	2402      	movs	r4, #2
 8003372:	e093      	b.n	800349c <patchouli_coil_select+0x188>
            case 2:  ExN[0] = GPIO_PIN_RESET; S = 4; break; 
 8003374:	2300      	movs	r3, #0
 8003376:	f88d 3000 	strb.w	r3, [sp]
 800337a:	2404      	movs	r4, #4
 800337c:	e08e      	b.n	800349c <patchouli_coil_select+0x188>
            case 3:  ExN[0] = GPIO_PIN_RESET; S = 6; break; 
 800337e:	2300      	movs	r3, #0
 8003380:	f88d 3000 	strb.w	r3, [sp]
 8003384:	2406      	movs	r4, #6
 8003386:	e089      	b.n	800349c <patchouli_coil_select+0x188>
            case 4:  ExN[0] = GPIO_PIN_RESET; S = 7; break; 
 8003388:	2300      	movs	r3, #0
 800338a:	f88d 3000 	strb.w	r3, [sp]
 800338e:	2407      	movs	r4, #7
 8003390:	e084      	b.n	800349c <patchouli_coil_select+0x188>
            case 5:  ExN[0] = GPIO_PIN_RESET; S = 5; break; 
 8003392:	2300      	movs	r3, #0
 8003394:	f88d 3000 	strb.w	r3, [sp]
 8003398:	2405      	movs	r4, #5
 800339a:	e07f      	b.n	800349c <patchouli_coil_select+0x188>
            case 6:  ExN[1] = GPIO_PIN_RESET; S = 3; break; // U8
 800339c:	2300      	movs	r3, #0
 800339e:	f88d 3001 	strb.w	r3, [sp, #1]
 80033a2:	2403      	movs	r4, #3
 80033a4:	e07a      	b.n	800349c <patchouli_coil_select+0x188>
            case 7:  ExN[1] = GPIO_PIN_RESET; S = 0; break; 
 80033a6:	2400      	movs	r4, #0
 80033a8:	f88d 4001 	strb.w	r4, [sp, #1]
 80033ac:	e076      	b.n	800349c <patchouli_coil_select+0x188>
            case 8:  ExN[1] = GPIO_PIN_RESET; S = 1; break; 
 80033ae:	2300      	movs	r3, #0
 80033b0:	f88d 3001 	strb.w	r3, [sp, #1]
 80033b4:	2401      	movs	r4, #1
 80033b6:	e071      	b.n	800349c <patchouli_coil_select+0x188>
            case 9:  ExN[1] = GPIO_PIN_RESET; S = 2; break; 
 80033b8:	2300      	movs	r3, #0
 80033ba:	f88d 3001 	strb.w	r3, [sp, #1]
 80033be:	2402      	movs	r4, #2
 80033c0:	e06c      	b.n	800349c <patchouli_coil_select+0x188>
            case 10:  ExN[1] = GPIO_PIN_RESET; S = 4; break; 
 80033c2:	2300      	movs	r3, #0
 80033c4:	f88d 3001 	strb.w	r3, [sp, #1]
 80033c8:	2404      	movs	r4, #4
 80033ca:	e067      	b.n	800349c <patchouli_coil_select+0x188>
            case 11:  ExN[1] = GPIO_PIN_RESET; S = 6; break; 
 80033cc:	2300      	movs	r3, #0
 80033ce:	f88d 3001 	strb.w	r3, [sp, #1]
 80033d2:	2406      	movs	r4, #6
 80033d4:	e062      	b.n	800349c <patchouli_coil_select+0x188>
            case 12:  ExN[1] = GPIO_PIN_RESET; S = 7; break; 
 80033d6:	2300      	movs	r3, #0
 80033d8:	f88d 3001 	strb.w	r3, [sp, #1]
 80033dc:	2407      	movs	r4, #7
 80033de:	e05d      	b.n	800349c <patchouli_coil_select+0x188>
            case 13:  ExN[1] = GPIO_PIN_RESET; S = 5; break; 
 80033e0:	2300      	movs	r3, #0
 80033e2:	f88d 3001 	strb.w	r3, [sp, #1]
 80033e6:	2405      	movs	r4, #5
 80033e8:	e058      	b.n	800349c <patchouli_coil_select+0x188>
            case 14:  ExN[2] = GPIO_PIN_RESET; S = 3; break; // U9 
 80033ea:	2300      	movs	r3, #0
 80033ec:	f88d 3002 	strb.w	r3, [sp, #2]
 80033f0:	2403      	movs	r4, #3
 80033f2:	e053      	b.n	800349c <patchouli_coil_select+0x188>
            case 15:  ExN[2] = GPIO_PIN_RESET; S = 0; break;
 80033f4:	2400      	movs	r4, #0
 80033f6:	f88d 4002 	strb.w	r4, [sp, #2]
 80033fa:	e04f      	b.n	800349c <patchouli_coil_select+0x188>
            case 16:  ExN[2] = GPIO_PIN_RESET; S = 1; break;
 80033fc:	2300      	movs	r3, #0
 80033fe:	f88d 3002 	strb.w	r3, [sp, #2]
 8003402:	2401      	movs	r4, #1
 8003404:	e04a      	b.n	800349c <patchouli_coil_select+0x188>
            case 17:  ExN[2] = GPIO_PIN_RESET; S = 2; break;
 8003406:	2300      	movs	r3, #0
 8003408:	f88d 3002 	strb.w	r3, [sp, #2]
 800340c:	2402      	movs	r4, #2
 800340e:	e045      	b.n	800349c <patchouli_coil_select+0x188>
            case 18:  ExN[2] = GPIO_PIN_RESET; S = 4; break;
 8003410:	2300      	movs	r3, #0
 8003412:	f88d 3002 	strb.w	r3, [sp, #2]
 8003416:	2404      	movs	r4, #4
 8003418:	e040      	b.n	800349c <patchouli_coil_select+0x188>
            case 19:  ExN[2] = GPIO_PIN_RESET; S = 6; break;
 800341a:	2300      	movs	r3, #0
 800341c:	f88d 3002 	strb.w	r3, [sp, #2]
 8003420:	2406      	movs	r4, #6
 8003422:	e03b      	b.n	800349c <patchouli_coil_select+0x188>
            case 20:  ExN[2] = GPIO_PIN_RESET; S = 7; break;
 8003424:	2300      	movs	r3, #0
 8003426:	f88d 3002 	strb.w	r3, [sp, #2]
 800342a:	2407      	movs	r4, #7
 800342c:	e036      	b.n	800349c <patchouli_coil_select+0x188>
            case 21:  ExN[2] = GPIO_PIN_RESET; S = 5; break;
 800342e:	2300      	movs	r3, #0
 8003430:	f88d 3002 	strb.w	r3, [sp, #2]
 8003434:	2405      	movs	r4, #5
 8003436:	e031      	b.n	800349c <patchouli_coil_select+0x188>
            case 22:  ExN[3] = GPIO_PIN_RESET; S = 3; break; // U10
 8003438:	2300      	movs	r3, #0
 800343a:	f88d 3003 	strb.w	r3, [sp, #3]
 800343e:	2403      	movs	r4, #3
 8003440:	e02c      	b.n	800349c <patchouli_coil_select+0x188>
            case 23:  ExN[3] = GPIO_PIN_RESET; S = 0; break;
 8003442:	2400      	movs	r4, #0
 8003444:	f88d 4003 	strb.w	r4, [sp, #3]
 8003448:	e028      	b.n	800349c <patchouli_coil_select+0x188>
            case 24:  ExN[3] = GPIO_PIN_RESET; S = 1; break;
 800344a:	2300      	movs	r3, #0
 800344c:	f88d 3003 	strb.w	r3, [sp, #3]
 8003450:	2401      	movs	r4, #1
 8003452:	e023      	b.n	800349c <patchouli_coil_select+0x188>
            case 25:  ExN[3] = GPIO_PIN_RESET; S = 2; break;
 8003454:	2300      	movs	r3, #0
 8003456:	f88d 3003 	strb.w	r3, [sp, #3]
 800345a:	2402      	movs	r4, #2
 800345c:	e01e      	b.n	800349c <patchouli_coil_select+0x188>
            case 26:  ExN[3] = GPIO_PIN_RESET; S = 4; break;
 800345e:	2300      	movs	r3, #0
 8003460:	f88d 3003 	strb.w	r3, [sp, #3]
 8003464:	2404      	movs	r4, #4
 8003466:	e019      	b.n	800349c <patchouli_coil_select+0x188>
            case 27:  ExN[3] = GPIO_PIN_RESET; S = 6; break;
 8003468:	2300      	movs	r3, #0
 800346a:	f88d 3003 	strb.w	r3, [sp, #3]
 800346e:	2406      	movs	r4, #6
 8003470:	e014      	b.n	800349c <patchouli_coil_select+0x188>
                // CDC_Transmit_FS((uint8_t*)"Invalid X Coil ID2\n", 20);
                return;
        }
    } else {
        // Y Coils
        if(id >= PATCHOULI_N_Y_COIL) {
 8003472:	2811      	cmp	r0, #17
 8003474:	f200 808c 	bhi.w	8003590 <patchouli_coil_select+0x27c>
            PATCHOULI_ErrLog("Invalid Y Coil ID: %d", id);
            // CDC_Transmit_FS((uint8_t*)"Invalid Y Coil ID\n", 19);
            return;
        }
        switch (id) {
 8003478:	2811      	cmp	r0, #17
 800347a:	f200 8089 	bhi.w	8003590 <patchouli_coil_select+0x27c>
 800347e:	e8df f000 	tbb	[pc, r0]
 8003482:	2509      	.short	0x2509
 8003484:	38332e29 	.word	0x38332e29
 8003488:	4c47423d 	.word	0x4c47423d
 800348c:	5f5a5550 	.word	0x5f5a5550
 8003490:	736e6964 	.word	0x736e6964
            case 0:  ExN[4] = GPIO_PIN_RESET; S = 3; break; // U11
 8003494:	2300      	movs	r3, #0
 8003496:	f88d 3004 	strb.w	r3, [sp, #4]
 800349a:	2403      	movs	r4, #3
                PATCHOULI_ErrLog("Invalid Y Coil ID: %d", id);
                // CDC_Transmit_FS((uint8_t*)"Invalid Y Coil ID2\n", 20);
                return;
        }
    }
    HAL_GPIO_WritePin(S0_GPIO_Port,  S0_Pin,  (S & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 800349c:	f004 0201 	and.w	r2, r4, #1
 80034a0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80034a4:	483b      	ldr	r0, [pc, #236]	@ (8003594 <patchouli_coil_select+0x280>)
 80034a6:	f002 f841 	bl	800552c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(S1_GPIO_Port,  S1_Pin,  ((S >> 1) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 80034aa:	f3c4 0240 	ubfx	r2, r4, #1, #1
 80034ae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80034b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80034b6:	f002 f839 	bl	800552c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(S2_GPIO_Port,  S2_Pin,  ((S >> 2) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 80034ba:	08a2      	lsrs	r2, r4, #2
 80034bc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80034c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80034c4:	f002 f832 	bl	800552c <HAL_GPIO_WritePin>
    for (int i = 0; i < PATCHOULI_N_EXN; i++) {
 80034c8:	2400      	movs	r4, #0
 80034ca:	e05f      	b.n	800358c <patchouli_coil_select+0x278>
            case 1:  ExN[4] = GPIO_PIN_RESET; S = 0; break;
 80034cc:	2400      	movs	r4, #0
 80034ce:	f88d 4004 	strb.w	r4, [sp, #4]
 80034d2:	e7e3      	b.n	800349c <patchouli_coil_select+0x188>
            case 2:  ExN[4] = GPIO_PIN_RESET; S = 1; break;
 80034d4:	2300      	movs	r3, #0
 80034d6:	f88d 3004 	strb.w	r3, [sp, #4]
 80034da:	2401      	movs	r4, #1
 80034dc:	e7de      	b.n	800349c <patchouli_coil_select+0x188>
            case 3:  ExN[4] = GPIO_PIN_RESET; S = 2; break;
 80034de:	2300      	movs	r3, #0
 80034e0:	f88d 3004 	strb.w	r3, [sp, #4]
 80034e4:	2402      	movs	r4, #2
 80034e6:	e7d9      	b.n	800349c <patchouli_coil_select+0x188>
            case 4:  ExN[4] = GPIO_PIN_RESET; S = 4; break;
 80034e8:	2300      	movs	r3, #0
 80034ea:	f88d 3004 	strb.w	r3, [sp, #4]
 80034ee:	2404      	movs	r4, #4
 80034f0:	e7d4      	b.n	800349c <patchouli_coil_select+0x188>
            case 5:  ExN[4] = GPIO_PIN_RESET; S = 6; break;
 80034f2:	2300      	movs	r3, #0
 80034f4:	f88d 3004 	strb.w	r3, [sp, #4]
 80034f8:	2406      	movs	r4, #6
 80034fa:	e7cf      	b.n	800349c <patchouli_coil_select+0x188>
            case 6:  ExN[4] = GPIO_PIN_RESET; S = 7; break;
 80034fc:	2300      	movs	r3, #0
 80034fe:	f88d 3004 	strb.w	r3, [sp, #4]
 8003502:	2407      	movs	r4, #7
 8003504:	e7ca      	b.n	800349c <patchouli_coil_select+0x188>
            case 7:  ExN[4] = GPIO_PIN_RESET; S = 5; break;
 8003506:	2300      	movs	r3, #0
 8003508:	f88d 3004 	strb.w	r3, [sp, #4]
 800350c:	2405      	movs	r4, #5
 800350e:	e7c5      	b.n	800349c <patchouli_coil_select+0x188>
            case 8:  ExN[5] = GPIO_PIN_RESET; S = 3; break; // U12
 8003510:	2300      	movs	r3, #0
 8003512:	f88d 3005 	strb.w	r3, [sp, #5]
 8003516:	2403      	movs	r4, #3
 8003518:	e7c0      	b.n	800349c <patchouli_coil_select+0x188>
            case 9:  ExN[5] = GPIO_PIN_RESET; S = 0; break;
 800351a:	2400      	movs	r4, #0
 800351c:	f88d 4005 	strb.w	r4, [sp, #5]
 8003520:	e7bc      	b.n	800349c <patchouli_coil_select+0x188>
            case 10:  ExN[5] = GPIO_PIN_RESET; S = 1; break;
 8003522:	2300      	movs	r3, #0
 8003524:	f88d 3005 	strb.w	r3, [sp, #5]
 8003528:	2401      	movs	r4, #1
 800352a:	e7b7      	b.n	800349c <patchouli_coil_select+0x188>
            case 11:  ExN[5] = GPIO_PIN_RESET; S = 2; break;
 800352c:	2300      	movs	r3, #0
 800352e:	f88d 3005 	strb.w	r3, [sp, #5]
 8003532:	2402      	movs	r4, #2
 8003534:	e7b2      	b.n	800349c <patchouli_coil_select+0x188>
            case 12:  ExN[5] = GPIO_PIN_RESET; S = 4; break;
 8003536:	2300      	movs	r3, #0
 8003538:	f88d 3005 	strb.w	r3, [sp, #5]
 800353c:	2404      	movs	r4, #4
 800353e:	e7ad      	b.n	800349c <patchouli_coil_select+0x188>
            case 13:  ExN[5] = GPIO_PIN_RESET; S = 6; break;
 8003540:	2300      	movs	r3, #0
 8003542:	f88d 3005 	strb.w	r3, [sp, #5]
 8003546:	2406      	movs	r4, #6
 8003548:	e7a8      	b.n	800349c <patchouli_coil_select+0x188>
            case 14:  ExN[5] = GPIO_PIN_RESET; S = 7; break;
 800354a:	2300      	movs	r3, #0
 800354c:	f88d 3005 	strb.w	r3, [sp, #5]
 8003550:	2407      	movs	r4, #7
 8003552:	e7a3      	b.n	800349c <patchouli_coil_select+0x188>
            case 15:  ExN[5] = GPIO_PIN_RESET; S = 5; break;
 8003554:	2300      	movs	r3, #0
 8003556:	f88d 3005 	strb.w	r3, [sp, #5]
 800355a:	2405      	movs	r4, #5
 800355c:	e79e      	b.n	800349c <patchouli_coil_select+0x188>
            case 16:  ExN[0] = GPIO_PIN_RESET; S = 3; break; // U7
 800355e:	2300      	movs	r3, #0
 8003560:	f88d 3000 	strb.w	r3, [sp]
 8003564:	2403      	movs	r4, #3
 8003566:	e799      	b.n	800349c <patchouli_coil_select+0x188>
            case 17:  ExN[0] = GPIO_PIN_RESET; S = 0; break;
 8003568:	2400      	movs	r4, #0
 800356a:	f88d 4000 	strb.w	r4, [sp]
 800356e:	e795      	b.n	800349c <patchouli_coil_select+0x188>
        HAL_GPIO_WritePin(ExN_GPIO_Port[i], ExN_Pin[i], ExN[i]);
 8003570:	f104 0308 	add.w	r3, r4, #8
 8003574:	446b      	add	r3, sp
 8003576:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 800357a:	4b07      	ldr	r3, [pc, #28]	@ (8003598 <patchouli_coil_select+0x284>)
 800357c:	f833 1014 	ldrh.w	r1, [r3, r4, lsl #1]
 8003580:	4b06      	ldr	r3, [pc, #24]	@ (800359c <patchouli_coil_select+0x288>)
 8003582:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8003586:	f001 ffd1 	bl	800552c <HAL_GPIO_WritePin>
    for (int i = 0; i < PATCHOULI_N_EXN; i++) {
 800358a:	3401      	adds	r4, #1
 800358c:	2c05      	cmp	r4, #5
 800358e:	d9ef      	bls.n	8003570 <patchouli_coil_select+0x25c>
    }
    return;
}
 8003590:	b002      	add	sp, #8
 8003592:	bd10      	pop	{r4, pc}
 8003594:	48000800 	.word	0x48000800
 8003598:	20000018 	.word	0x20000018
 800359c:	20000024 	.word	0x20000024

080035a0 <patchouli_TIM_init>:

extern TIM_HandleTypeDef htim16;
extern TIM_HandleTypeDef htim1;
extern float gfreq;

void patchouli_TIM_init(){
 80035a0:	b510      	push	{r4, lr}
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80035a2:	4c10      	ldr	r4, [pc, #64]	@ (80035e4 <patchouli_TIM_init+0x44>)
 80035a4:	2100      	movs	r1, #0
 80035a6:	4620      	mov	r0, r4
 80035a8:	f004 fea0 	bl	80082ec <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80035ac:	2108      	movs	r1, #8
 80035ae:	4620      	mov	r0, r4
 80035b0:	f004 fe9c 	bl	80082ec <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80035b4:	2100      	movs	r1, #0
 80035b6:	4620      	mov	r0, r4
 80035b8:	f004 ff40 	bl	800843c <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 80035bc:	2108      	movs	r1, #8
 80035be:	4620      	mov	r0, r4
 80035c0:	f004 ff3c 	bl	800843c <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&htim16, TIM_CHANNEL_1);
 80035c4:	4c08      	ldr	r4, [pc, #32]	@ (80035e8 <patchouli_TIM_init+0x48>)
 80035c6:	2100      	movs	r1, #0
 80035c8:	4620      	mov	r0, r4
 80035ca:	f004 ff37 	bl	800843c <HAL_TIMEx_PWMN_Start>
    gfreq = PATCHOULI_TIM_F_CENTER;
 80035ce:	4b07      	ldr	r3, [pc, #28]	@ (80035ec <patchouli_TIM_init+0x4c>)
 80035d0:	4a07      	ldr	r2, [pc, #28]	@ (80035f0 <patchouli_TIM_init+0x50>)
 80035d2:	601a      	str	r2, [r3, #0]
    uint16_t d = (PATCHOULI_TIM_FAST_CLK/gfreq);
    htim16.Instance->ARR = d;
 80035d4:	6823      	ldr	r3, [r4, #0]
 80035d6:	227c      	movs	r2, #124	@ 0x7c
 80035d8:	62da      	str	r2, [r3, #44]	@ 0x2c
    htim16.Instance->CCR1 = d>>1;
 80035da:	223e      	movs	r2, #62	@ 0x3e
 80035dc:	635a      	str	r2, [r3, #52]	@ 0x34
    htim16.Instance->RCR = 60;
 80035de:	223c      	movs	r2, #60	@ 0x3c
 80035e0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80035e2:	bd10      	pop	{r4, pc}
 80035e4:	20000790 	.word	0x20000790
 80035e8:	20000744 	.word	0x20000744
 80035ec:	2000073c 	.word	0x2000073c
 80035f0:	48fb7700 	.word	0x48fb7700

080035f4 <_patchouli_adc_multisample>:
    htim16.Instance->CR1 |= B16(00000000,00000001); // Enable TIM1
}

extern ADC_HandleTypeDef hadc1;

uint16_t _patchouli_adc_multisample(){
 80035f4:	b530      	push	{r4, r5, lr}
 80035f6:	b083      	sub	sp, #12
        HAL_ADC_Start(&hadc1);
        HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
        sample[1] = HAL_ADC_GetValue(&hadc1);
        value = (sample[0]+sample[1])/2;
    } else {
        for(int i=0;i<PATCHOULI_ADC_NSAMPLE; i++) {
 80035f8:	2400      	movs	r4, #0
 80035fa:	e019      	b.n	8003630 <_patchouli_adc_multisample+0x3c>
            HAL_ADC_Start(&hadc1);
 80035fc:	4d10      	ldr	r5, [pc, #64]	@ (8003640 <_patchouli_adc_multisample+0x4c>)
 80035fe:	4628      	mov	r0, r5
 8003600:	f001 fdd0 	bl	80051a4 <HAL_ADC_Start>
            HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8003604:	f04f 31ff 	mov.w	r1, #4294967295
 8003608:	4628      	mov	r0, r5
 800360a:	f001 faef 	bl	8004bec <HAL_ADC_PollForConversion>
            sample[i] = HAL_ADC_GetValue(&hadc1);
 800360e:	4628      	mov	r0, r5
 8003610:	f001 fb46 	bl	8004ca0 <HAL_ADC_GetValue>
 8003614:	ab02      	add	r3, sp, #8
 8003616:	eb03 0344 	add.w	r3, r3, r4, lsl #1
 800361a:	f823 0c08 	strh.w	r0, [r3, #-8]
            CDC_Transmit_FS(sample[i], 2);
 800361e:	2102      	movs	r1, #2
 8003620:	b280      	uxth	r0, r0
 8003622:	f007 fde7 	bl	800b1f4 <CDC_Transmit_FS>
            CDC_Transmit_FS("\n", 1);
 8003626:	2101      	movs	r1, #1
 8003628:	4806      	ldr	r0, [pc, #24]	@ (8003644 <_patchouli_adc_multisample+0x50>)
 800362a:	f007 fde3 	bl	800b1f4 <CDC_Transmit_FS>
        for(int i=0;i<PATCHOULI_ADC_NSAMPLE; i++) {
 800362e:	3401      	adds	r4, #1
 8003630:	2c02      	cmp	r4, #2
 8003632:	d9e3      	bls.n	80035fc <_patchouli_adc_multisample+0x8>
        }
        value = patchouli_median(sample, PATCHOULI_ADC_NSAMPLE);
 8003634:	2103      	movs	r1, #3
 8003636:	4668      	mov	r0, sp
 8003638:	f000 fcfd 	bl	8004036 <patchouli_median>
    }
    return value;
}
 800363c:	b003      	add	sp, #12
 800363e:	bd30      	pop	{r4, r5, pc}
 8003640:	2000022c 	.word	0x2000022c
 8003644:	0800d4c0 	.word	0x0800d4c0

08003648 <patchouli_simple_take_sample>:

extern patchouli_tx_t patchouli_pen_pw100;
uint16_t patchouli_simple_take_sample(bool back_side, uint8_t fstep){
 8003648:	b538      	push	{r3, r4, r5, lr}
 800364a:	4604      	mov	r4, r0
 800364c:	b672      	cpsid	i
    __disable_irq();
    patchouli_pen_pw100.tx_fptr_table[fstep]();
 800364e:	4b2f      	ldr	r3, [pc, #188]	@ (800370c <patchouli_simple_take_sample+0xc4>)
 8003650:	691b      	ldr	r3, [r3, #16]
 8003652:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003656:	4798      	blx	r3
      if(!back_side)
 8003658:	b98c      	cbnz	r4, 800367e <patchouli_simple_take_sample+0x36>
      //before 400 but due to clocks eedp 178
          for (int i=0;i<178;i++)  asm volatile ("nop");
 800365a:	2300      	movs	r3, #0
 800365c:	2bb1      	cmp	r3, #177	@ 0xb1
 800365e:	dc06      	bgt.n	800366e <patchouli_simple_take_sample+0x26>
 8003660:	bf00      	nop
 8003662:	3301      	adds	r3, #1
 8003664:	e7fa      	b.n	800365c <patchouli_simple_take_sample+0x14>
      else // before 100 now 44
          for (int i=0;i<44;i++)  asm volatile ("nop");
 8003666:	bf00      	nop
 8003668:	3301      	adds	r3, #1
 800366a:	2b2b      	cmp	r3, #43	@ 0x2b
 800366c:	ddfb      	ble.n	8003666 <patchouli_simple_take_sample+0x1e>
      HAL_GPIO_WritePin(DISCHARGE_GPIO_Port, DISCHARGE_Pin, GPIO_PIN_RESET);
 800366e:	2200      	movs	r2, #0
 8003670:	2101      	movs	r1, #1
 8003672:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003676:	f001 ff59 	bl	800552c <HAL_GPIO_WritePin>
      // before 5k no 2222
      for (int i=0;i<2222;i++) asm volatile ("nop");
 800367a:	2300      	movs	r3, #0
 800367c:	e003      	b.n	8003686 <patchouli_simple_take_sample+0x3e>
          for (int i=0;i<44;i++)  asm volatile ("nop");
 800367e:	2300      	movs	r3, #0
 8003680:	e7f3      	b.n	800366a <patchouli_simple_take_sample+0x22>
      for (int i=0;i<2222;i++) asm volatile ("nop");
 8003682:	bf00      	nop
 8003684:	3301      	adds	r3, #1
 8003686:	f640 02ad 	movw	r2, #2221	@ 0x8ad
 800368a:	4293      	cmp	r3, r2
 800368c:	ddf9      	ble.n	8003682 <patchouli_simple_take_sample+0x3a>
      uint16_t value = _patchouli_adc_multisample();
 800368e:	f7ff ffb1 	bl	80035f4 <_patchouli_adc_multisample>
 8003692:	4604      	mov	r4, r0
    //   CDC_Transmit_FS(value, 2);
    //   CDC_Transmit_FS("\n", 1);

# ifdef PATCHOULI_CDS
      HAL_GPIO_WritePin(DISCHARGE_GPIO_Port, DISCHARGE_Pin, GPIO_PIN_SET);
 8003694:	2201      	movs	r2, #1
 8003696:	4611      	mov	r1, r2
 8003698:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800369c:	f001 ff46 	bl	800552c <HAL_GPIO_WritePin>
      // before 100 now 
      for (int i=0;i<44;i++) asm volatile ("nop");
 80036a0:	2300      	movs	r3, #0
 80036a2:	e001      	b.n	80036a8 <patchouli_simple_take_sample+0x60>
 80036a4:	bf00      	nop
 80036a6:	3301      	adds	r3, #1
 80036a8:	2b2b      	cmp	r3, #43	@ 0x2b
 80036aa:	ddfb      	ble.n	80036a4 <patchouli_simple_take_sample+0x5c>
      HAL_GPIO_WritePin(DISCHARGE_GPIO_Port, DISCHARGE_Pin, GPIO_PIN_RESET);
 80036ac:	2200      	movs	r2, #0
 80036ae:	2101      	movs	r1, #1
 80036b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036b4:	f001 ff3a 	bl	800552c <HAL_GPIO_WritePin>
      //before 200 now 88.8
      for (int i=0;i<89;i++) asm volatile ("nop");
 80036b8:	2300      	movs	r3, #0
 80036ba:	e001      	b.n	80036c0 <patchouli_simple_take_sample+0x78>
 80036bc:	bf00      	nop
 80036be:	3301      	adds	r3, #1
 80036c0:	2b58      	cmp	r3, #88	@ 0x58
 80036c2:	ddfb      	ble.n	80036bc <patchouli_simple_take_sample+0x74>
      HAL_ADC_Start(&hadc1);
 80036c4:	4d12      	ldr	r5, [pc, #72]	@ (8003710 <patchouli_simple_take_sample+0xc8>)
 80036c6:	4628      	mov	r0, r5
 80036c8:	f001 fd6c 	bl	80051a4 <HAL_ADC_Start>
      HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80036cc:	f04f 31ff 	mov.w	r1, #4294967295
 80036d0:	4628      	mov	r0, r5
 80036d2:	f001 fa8b 	bl	8004bec <HAL_ADC_PollForConversion>
      uint16_t base = HAL_ADC_GetValue(&hadc1);
 80036d6:	4628      	mov	r0, r5
 80036d8:	f001 fae2 	bl	8004ca0 <HAL_ADC_GetValue>
 80036dc:	4605      	mov	r5, r0
  __ASM volatile ("cpsie i" : : : "memory");
 80036de:	b662      	cpsie	i
#endif
      __enable_irq();
      HAL_GPIO_WritePin(DISCHARGE_GPIO_Port, DISCHARGE_Pin, GPIO_PIN_SET);
 80036e0:	2201      	movs	r2, #1
 80036e2:	4611      	mov	r1, r2
 80036e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036e8:	f001 ff20 	bl	800552c <HAL_GPIO_WritePin>
#ifdef PATCHOULI_CDS
      // return value-base;
      return value-base+PATCHOULI_DATA_OFFSET;
 80036ec:	b2ad      	uxth	r5, r5
 80036ee:	1b63      	subs	r3, r4, r5
 80036f0:	ee07 3a90 	vmov	s15, r3
 80036f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036f8:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8003714 <patchouli_simple_take_sample+0xcc>
 80036fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003700:	eefc 7ae7 	vcvt.u32.f32	s15, s15
#else
      return value;
#endif
}
 8003704:	ee17 3a90 	vmov	r3, s15
 8003708:	b298      	uxth	r0, r3
 800370a:	bd38      	pop	{r3, r4, r5, pc}
 800370c:	2000003c 	.word	0x2000003c
 8003710:	2000022c 	.word	0x2000022c
 8003714:	42c80000 	.word	0x42c80000

08003718 <patchouli_led_on>:
          printf("%f\t%f\r\n", flist[i]/1e3, fachieved[i]/1e3);
      }
}
void patchouli_led_on(){
    // HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
}
 8003718:	4770      	bx	lr

0800371a <patchouli_led_off>:

void patchouli_led_off(){
    // HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
}
 800371a:	4770      	bx	lr

0800371c <patchouli_transmit>:
//     usbhid_txbuf[11] = 0;
//     USBD_HID_SendReport(&hUsbDeviceFS, usbhid_txbuf, 12);
//     return true;
// }
#include "usb_device.h"
bool patchouli_transmit(patchouli_report_t* report){
 800371c:	b510      	push	{r4, lr}
 800371e:	b08a      	sub	sp, #40	@ 0x28
 8003720:	4604      	mov	r4, r0
    // through cdc
    CDC_Transmit_FS("Transmit\n", 9);
 8003722:	2109      	movs	r1, #9
 8003724:	480b      	ldr	r0, [pc, #44]	@ (8003754 <patchouli_transmit+0x38>)
 8003726:	f007 fd65 	bl	800b1f4 <CDC_Transmit_FS>
    int16_t p = report->tip;
 800372a:	f9b4 300a 	ldrsh.w	r3, [r4, #10]
    int16_t x = report->xpos;
    int16_t y = report->ypos;
    char txbuf[32];
    sprintf(txbuf, "%d\t%d\t%d\n", x, y, p);
 800372e:	9300      	str	r3, [sp, #0]
 8003730:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
 8003734:	f9b4 2000 	ldrsh.w	r2, [r4]
 8003738:	4907      	ldr	r1, [pc, #28]	@ (8003758 <patchouli_transmit+0x3c>)
 800373a:	a802      	add	r0, sp, #8
 800373c:	f008 fe32 	bl	800c3a4 <siprintf>
    CDC_Transmit_FS(txbuf, strlen(txbuf));
 8003740:	a802      	add	r0, sp, #8
 8003742:	f7fc fcfd 	bl	8000140 <strlen>
 8003746:	b281      	uxth	r1, r0
 8003748:	a802      	add	r0, sp, #8
 800374a:	f007 fd53 	bl	800b1f4 <CDC_Transmit_FS>
    return true;
}
 800374e:	2001      	movs	r0, #1
 8003750:	b00a      	add	sp, #40	@ 0x28
 8003752:	bd10      	pop	{r4, pc}
 8003754:	0800d4c4 	.word	0x0800d4c4
 8003758:	0800d4d0 	.word	0x0800d4d0

0800375c <_PW100_FSTEP_480>:
    // 133 - 13 = 120
    // 120 / 2 = 60
    // 60 - 5.5 = 55
    // 60 + 5.5 = 65.5
    // 54.5 to 65.5
    PATCHOULI_TX_PP();
 800375c:	4a49      	ldr	r2, [pc, #292]	@ (8003884 <_PW100_FSTEP_480+0x128>)
 800375e:	6813      	ldr	r3, [r2, #0]
 8003760:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003764:	6013      	str	r3, [r2, #0]
    const int ncycle = patchouli_pen_pw100.tx_ncycle;
 8003766:	4b48      	ldr	r3, [pc, #288]	@ (8003888 <_PW100_FSTEP_480+0x12c>)
 8003768:	8918      	ldrh	r0, [r3, #8]
    uint16_t  i;
    for (i=0; i<ncycle; i++){ // 3 cycles
 800376a:	2300      	movs	r3, #0
 800376c:	e080      	b.n	8003870 <_PW100_FSTEP_480+0x114>
        PATCHOULI_TX_HIGH();
 800376e:	4a45      	ldr	r2, [pc, #276]	@ (8003884 <_PW100_FSTEP_480+0x128>)
 8003770:	2140      	movs	r1, #64	@ 0x40
 8003772:	6191      	str	r1, [r2, #24]
        //66
        _10NOP();
 8003774:	bf00      	nop
 8003776:	bf00      	nop
 8003778:	bf00      	nop
 800377a:	bf00      	nop
 800377c:	bf00      	nop
 800377e:	bf00      	nop
 8003780:	bf00      	nop
 8003782:	bf00      	nop
 8003784:	bf00      	nop
 8003786:	bf00      	nop
        _10NOP();
 8003788:	bf00      	nop
 800378a:	bf00      	nop
 800378c:	bf00      	nop
 800378e:	bf00      	nop
 8003790:	bf00      	nop
 8003792:	bf00      	nop
 8003794:	bf00      	nop
 8003796:	bf00      	nop
 8003798:	bf00      	nop
 800379a:	bf00      	nop
        _10NOP();
 800379c:	bf00      	nop
 800379e:	bf00      	nop
 80037a0:	bf00      	nop
 80037a2:	bf00      	nop
 80037a4:	bf00      	nop
 80037a6:	bf00      	nop
 80037a8:	bf00      	nop
 80037aa:	bf00      	nop
 80037ac:	bf00      	nop
 80037ae:	bf00      	nop
        _10NOP();
 80037b0:	bf00      	nop
 80037b2:	bf00      	nop
 80037b4:	bf00      	nop
 80037b6:	bf00      	nop
 80037b8:	bf00      	nop
 80037ba:	bf00      	nop
 80037bc:	bf00      	nop
 80037be:	bf00      	nop
 80037c0:	bf00      	nop
 80037c2:	bf00      	nop
        _10NOP();
 80037c4:	bf00      	nop
 80037c6:	bf00      	nop
 80037c8:	bf00      	nop
 80037ca:	bf00      	nop
 80037cc:	bf00      	nop
 80037ce:	bf00      	nop
 80037d0:	bf00      	nop
 80037d2:	bf00      	nop
 80037d4:	bf00      	nop
 80037d6:	bf00      	nop
        _10NOP();
 80037d8:	bf00      	nop
 80037da:	bf00      	nop
 80037dc:	bf00      	nop
 80037de:	bf00      	nop
 80037e0:	bf00      	nop
 80037e2:	bf00      	nop
 80037e4:	bf00      	nop
 80037e6:	bf00      	nop
 80037e8:	bf00      	nop
 80037ea:	bf00      	nop
        _5NOP();
 80037ec:	bf00      	nop
 80037ee:	bf00      	nop
 80037f0:	bf00      	nop
 80037f2:	bf00      	nop
 80037f4:	bf00      	nop
        asm volatile ("nop");
 80037f6:	bf00      	nop
        PATCHOULI_TX_LOW();
 80037f8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80037fc:	6191      	str	r1, [r2, #24]
        //55
        _10NOP();
 80037fe:	bf00      	nop
 8003800:	bf00      	nop
 8003802:	bf00      	nop
 8003804:	bf00      	nop
 8003806:	bf00      	nop
 8003808:	bf00      	nop
 800380a:	bf00      	nop
 800380c:	bf00      	nop
 800380e:	bf00      	nop
 8003810:	bf00      	nop
        _10NOP();
 8003812:	bf00      	nop
 8003814:	bf00      	nop
 8003816:	bf00      	nop
 8003818:	bf00      	nop
 800381a:	bf00      	nop
 800381c:	bf00      	nop
 800381e:	bf00      	nop
 8003820:	bf00      	nop
 8003822:	bf00      	nop
 8003824:	bf00      	nop
        _10NOP();
 8003826:	bf00      	nop
 8003828:	bf00      	nop
 800382a:	bf00      	nop
 800382c:	bf00      	nop
 800382e:	bf00      	nop
 8003830:	bf00      	nop
 8003832:	bf00      	nop
 8003834:	bf00      	nop
 8003836:	bf00      	nop
 8003838:	bf00      	nop
        _10NOP();
 800383a:	bf00      	nop
 800383c:	bf00      	nop
 800383e:	bf00      	nop
 8003840:	bf00      	nop
 8003842:	bf00      	nop
 8003844:	bf00      	nop
 8003846:	bf00      	nop
 8003848:	bf00      	nop
 800384a:	bf00      	nop
 800384c:	bf00      	nop
        _10NOP();
 800384e:	bf00      	nop
 8003850:	bf00      	nop
 8003852:	bf00      	nop
 8003854:	bf00      	nop
 8003856:	bf00      	nop
 8003858:	bf00      	nop
 800385a:	bf00      	nop
 800385c:	bf00      	nop
 800385e:	bf00      	nop
 8003860:	bf00      	nop
        _5NOP();
 8003862:	bf00      	nop
 8003864:	bf00      	nop
 8003866:	bf00      	nop
 8003868:	bf00      	nop
 800386a:	bf00      	nop
    for (i=0; i<ncycle; i++){ // 3 cycles
 800386c:	3301      	adds	r3, #1
 800386e:	b29b      	uxth	r3, r3
 8003870:	4298      	cmp	r0, r3
 8003872:	f63f af7c 	bhi.w	800376e <_PW100_FSTEP_480+0x12>
    }
    PATCHOULI_TX_TRISTATE();
 8003876:	4a03      	ldr	r2, [pc, #12]	@ (8003884 <_PW100_FSTEP_480+0x128>)
 8003878:	6813      	ldr	r3, [r2, #0]
 800387a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800387e:	6013      	str	r3, [r2, #0]
}
 8003880:	4770      	bx	lr
 8003882:	bf00      	nop
 8003884:	48000400 	.word	0x48000400
 8003888:	2000003c 	.word	0x2000003c

0800388c <_PW100_FSTEP_490>:
    // 130 - 13 = 117
    // 117 / 2 = 58.5
    // 58.5 - 5.5 = 53
    // 58.5 + 5.5 = 64
    // 53 to 64
    PATCHOULI_TX_PP();
 800388c:	4a46      	ldr	r2, [pc, #280]	@ (80039a8 <_PW100_FSTEP_490+0x11c>)
 800388e:	6813      	ldr	r3, [r2, #0]
 8003890:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003894:	6013      	str	r3, [r2, #0]
    const int ncycle = patchouli_pen_pw100.tx_ncycle;
 8003896:	4b45      	ldr	r3, [pc, #276]	@ (80039ac <_PW100_FSTEP_490+0x120>)
 8003898:	8918      	ldrh	r0, [r3, #8]
    uint16_t  i;
    for (i=0; i<ncycle; i++){ // 3 cycles
 800389a:	2300      	movs	r3, #0
 800389c:	e07c      	b.n	8003998 <_PW100_FSTEP_490+0x10c>
        PATCHOULI_TX_HIGH();
 800389e:	4a42      	ldr	r2, [pc, #264]	@ (80039a8 <_PW100_FSTEP_490+0x11c>)
 80038a0:	2140      	movs	r1, #64	@ 0x40
 80038a2:	6191      	str	r1, [r2, #24]
        // 64
        _10NOP();_10NOP();_10NOP();_10NOP();_10NOP();_10NOP();
 80038a4:	bf00      	nop
 80038a6:	bf00      	nop
 80038a8:	bf00      	nop
 80038aa:	bf00      	nop
 80038ac:	bf00      	nop
 80038ae:	bf00      	nop
 80038b0:	bf00      	nop
 80038b2:	bf00      	nop
 80038b4:	bf00      	nop
 80038b6:	bf00      	nop
 80038b8:	bf00      	nop
 80038ba:	bf00      	nop
 80038bc:	bf00      	nop
 80038be:	bf00      	nop
 80038c0:	bf00      	nop
 80038c2:	bf00      	nop
 80038c4:	bf00      	nop
 80038c6:	bf00      	nop
 80038c8:	bf00      	nop
 80038ca:	bf00      	nop
 80038cc:	bf00      	nop
 80038ce:	bf00      	nop
 80038d0:	bf00      	nop
 80038d2:	bf00      	nop
 80038d4:	bf00      	nop
 80038d6:	bf00      	nop
 80038d8:	bf00      	nop
 80038da:	bf00      	nop
 80038dc:	bf00      	nop
 80038de:	bf00      	nop
 80038e0:	bf00      	nop
 80038e2:	bf00      	nop
 80038e4:	bf00      	nop
 80038e6:	bf00      	nop
 80038e8:	bf00      	nop
 80038ea:	bf00      	nop
 80038ec:	bf00      	nop
 80038ee:	bf00      	nop
 80038f0:	bf00      	nop
 80038f2:	bf00      	nop
 80038f4:	bf00      	nop
 80038f6:	bf00      	nop
 80038f8:	bf00      	nop
 80038fa:	bf00      	nop
 80038fc:	bf00      	nop
 80038fe:	bf00      	nop
 8003900:	bf00      	nop
 8003902:	bf00      	nop
 8003904:	bf00      	nop
 8003906:	bf00      	nop
 8003908:	bf00      	nop
 800390a:	bf00      	nop
 800390c:	bf00      	nop
 800390e:	bf00      	nop
 8003910:	bf00      	nop
 8003912:	bf00      	nop
 8003914:	bf00      	nop
 8003916:	bf00      	nop
 8003918:	bf00      	nop
 800391a:	bf00      	nop
        asm volatile ("nop");
 800391c:	bf00      	nop
        asm volatile ("nop");
 800391e:	bf00      	nop
        asm volatile ("nop");
 8003920:	bf00      	nop
        asm volatile ("nop");
 8003922:	bf00      	nop
        PATCHOULI_TX_LOW();
 8003924:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003928:	6191      	str	r1, [r2, #24]
        // 53
        _10NOP();_10NOP();_10NOP();_10NOP();_10NOP();
 800392a:	bf00      	nop
 800392c:	bf00      	nop
 800392e:	bf00      	nop
 8003930:	bf00      	nop
 8003932:	bf00      	nop
 8003934:	bf00      	nop
 8003936:	bf00      	nop
 8003938:	bf00      	nop
 800393a:	bf00      	nop
 800393c:	bf00      	nop
 800393e:	bf00      	nop
 8003940:	bf00      	nop
 8003942:	bf00      	nop
 8003944:	bf00      	nop
 8003946:	bf00      	nop
 8003948:	bf00      	nop
 800394a:	bf00      	nop
 800394c:	bf00      	nop
 800394e:	bf00      	nop
 8003950:	bf00      	nop
 8003952:	bf00      	nop
 8003954:	bf00      	nop
 8003956:	bf00      	nop
 8003958:	bf00      	nop
 800395a:	bf00      	nop
 800395c:	bf00      	nop
 800395e:	bf00      	nop
 8003960:	bf00      	nop
 8003962:	bf00      	nop
 8003964:	bf00      	nop
 8003966:	bf00      	nop
 8003968:	bf00      	nop
 800396a:	bf00      	nop
 800396c:	bf00      	nop
 800396e:	bf00      	nop
 8003970:	bf00      	nop
 8003972:	bf00      	nop
 8003974:	bf00      	nop
 8003976:	bf00      	nop
 8003978:	bf00      	nop
 800397a:	bf00      	nop
 800397c:	bf00      	nop
 800397e:	bf00      	nop
 8003980:	bf00      	nop
 8003982:	bf00      	nop
 8003984:	bf00      	nop
 8003986:	bf00      	nop
 8003988:	bf00      	nop
 800398a:	bf00      	nop
 800398c:	bf00      	nop
        asm volatile ("nop");
 800398e:	bf00      	nop
        asm volatile ("nop");
 8003990:	bf00      	nop
        asm volatile ("nop");
 8003992:	bf00      	nop
    for (i=0; i<ncycle; i++){ // 3 cycles
 8003994:	3301      	adds	r3, #1
 8003996:	b29b      	uxth	r3, r3
 8003998:	4298      	cmp	r0, r3
 800399a:	d880      	bhi.n	800389e <_PW100_FSTEP_490+0x12>
    }
    PATCHOULI_TX_TRISTATE();
 800399c:	4a02      	ldr	r2, [pc, #8]	@ (80039a8 <_PW100_FSTEP_490+0x11c>)
 800399e:	6813      	ldr	r3, [r2, #0]
 80039a0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80039a4:	6013      	str	r3, [r2, #0]
}
 80039a6:	4770      	bx	lr
 80039a8:	48000400 	.word	0x48000400
 80039ac:	2000003c 	.word	0x2000003c

080039b0 <_PW100_FSTEP_510>:
    // 125 - 13 = 112
    // 112 / 2 = 56
    // 56 - 5.5 = 51
    // 56 + 5.5 = 61.5
    // 51 to 62
    PATCHOULI_TX_PP();
 80039b0:	4a44      	ldr	r2, [pc, #272]	@ (8003ac4 <_PW100_FSTEP_510+0x114>)
 80039b2:	6813      	ldr	r3, [r2, #0]
 80039b4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80039b8:	6013      	str	r3, [r2, #0]
    const int ncycle = patchouli_pen_pw100.tx_ncycle;
 80039ba:	4b43      	ldr	r3, [pc, #268]	@ (8003ac8 <_PW100_FSTEP_510+0x118>)
 80039bc:	8918      	ldrh	r0, [r3, #8]
    uint16_t  i;
    for (i=0; i<ncycle; i++){ // 3 cycles
 80039be:	2300      	movs	r3, #0
 80039c0:	e078      	b.n	8003ab4 <_PW100_FSTEP_510+0x104>
        PATCHOULI_TX_HIGH();
 80039c2:	4a40      	ldr	r2, [pc, #256]	@ (8003ac4 <_PW100_FSTEP_510+0x114>)
 80039c4:	2140      	movs	r1, #64	@ 0x40
 80039c6:	6191      	str	r1, [r2, #24]
        // 62
        _10NOP();_10NOP();_10NOP();_10NOP();_10NOP();_10NOP();
 80039c8:	bf00      	nop
 80039ca:	bf00      	nop
 80039cc:	bf00      	nop
 80039ce:	bf00      	nop
 80039d0:	bf00      	nop
 80039d2:	bf00      	nop
 80039d4:	bf00      	nop
 80039d6:	bf00      	nop
 80039d8:	bf00      	nop
 80039da:	bf00      	nop
 80039dc:	bf00      	nop
 80039de:	bf00      	nop
 80039e0:	bf00      	nop
 80039e2:	bf00      	nop
 80039e4:	bf00      	nop
 80039e6:	bf00      	nop
 80039e8:	bf00      	nop
 80039ea:	bf00      	nop
 80039ec:	bf00      	nop
 80039ee:	bf00      	nop
 80039f0:	bf00      	nop
 80039f2:	bf00      	nop
 80039f4:	bf00      	nop
 80039f6:	bf00      	nop
 80039f8:	bf00      	nop
 80039fa:	bf00      	nop
 80039fc:	bf00      	nop
 80039fe:	bf00      	nop
 8003a00:	bf00      	nop
 8003a02:	bf00      	nop
 8003a04:	bf00      	nop
 8003a06:	bf00      	nop
 8003a08:	bf00      	nop
 8003a0a:	bf00      	nop
 8003a0c:	bf00      	nop
 8003a0e:	bf00      	nop
 8003a10:	bf00      	nop
 8003a12:	bf00      	nop
 8003a14:	bf00      	nop
 8003a16:	bf00      	nop
 8003a18:	bf00      	nop
 8003a1a:	bf00      	nop
 8003a1c:	bf00      	nop
 8003a1e:	bf00      	nop
 8003a20:	bf00      	nop
 8003a22:	bf00      	nop
 8003a24:	bf00      	nop
 8003a26:	bf00      	nop
 8003a28:	bf00      	nop
 8003a2a:	bf00      	nop
 8003a2c:	bf00      	nop
 8003a2e:	bf00      	nop
 8003a30:	bf00      	nop
 8003a32:	bf00      	nop
 8003a34:	bf00      	nop
 8003a36:	bf00      	nop
 8003a38:	bf00      	nop
 8003a3a:	bf00      	nop
 8003a3c:	bf00      	nop
 8003a3e:	bf00      	nop
        asm volatile ("nop");
 8003a40:	bf00      	nop
        asm volatile ("nop");
 8003a42:	bf00      	nop
        PATCHOULI_TX_LOW();
 8003a44:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003a48:	6191      	str	r1, [r2, #24]
        // 51
        _10NOP();_10NOP();_10NOP();_10NOP();_10NOP();
 8003a4a:	bf00      	nop
 8003a4c:	bf00      	nop
 8003a4e:	bf00      	nop
 8003a50:	bf00      	nop
 8003a52:	bf00      	nop
 8003a54:	bf00      	nop
 8003a56:	bf00      	nop
 8003a58:	bf00      	nop
 8003a5a:	bf00      	nop
 8003a5c:	bf00      	nop
 8003a5e:	bf00      	nop
 8003a60:	bf00      	nop
 8003a62:	bf00      	nop
 8003a64:	bf00      	nop
 8003a66:	bf00      	nop
 8003a68:	bf00      	nop
 8003a6a:	bf00      	nop
 8003a6c:	bf00      	nop
 8003a6e:	bf00      	nop
 8003a70:	bf00      	nop
 8003a72:	bf00      	nop
 8003a74:	bf00      	nop
 8003a76:	bf00      	nop
 8003a78:	bf00      	nop
 8003a7a:	bf00      	nop
 8003a7c:	bf00      	nop
 8003a7e:	bf00      	nop
 8003a80:	bf00      	nop
 8003a82:	bf00      	nop
 8003a84:	bf00      	nop
 8003a86:	bf00      	nop
 8003a88:	bf00      	nop
 8003a8a:	bf00      	nop
 8003a8c:	bf00      	nop
 8003a8e:	bf00      	nop
 8003a90:	bf00      	nop
 8003a92:	bf00      	nop
 8003a94:	bf00      	nop
 8003a96:	bf00      	nop
 8003a98:	bf00      	nop
 8003a9a:	bf00      	nop
 8003a9c:	bf00      	nop
 8003a9e:	bf00      	nop
 8003aa0:	bf00      	nop
 8003aa2:	bf00      	nop
 8003aa4:	bf00      	nop
 8003aa6:	bf00      	nop
 8003aa8:	bf00      	nop
 8003aaa:	bf00      	nop
 8003aac:	bf00      	nop
        asm volatile ("nop");
 8003aae:	bf00      	nop
    for (i=0; i<ncycle; i++){ // 3 cycles
 8003ab0:	3301      	adds	r3, #1
 8003ab2:	b29b      	uxth	r3, r3
 8003ab4:	4298      	cmp	r0, r3
 8003ab6:	d884      	bhi.n	80039c2 <_PW100_FSTEP_510+0x12>
    }
    PATCHOULI_TX_TRISTATE();
 8003ab8:	4a02      	ldr	r2, [pc, #8]	@ (8003ac4 <_PW100_FSTEP_510+0x114>)
 8003aba:	6813      	ldr	r3, [r2, #0]
 8003abc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003ac0:	6013      	str	r3, [r2, #0]
}
 8003ac2:	4770      	bx	lr
 8003ac4:	48000400 	.word	0x48000400
 8003ac8:	2000003c 	.word	0x2000003c

08003acc <_PW100_FSTEP_520>:
    // 123 - 13 = 110
    // 110 / 2 = 55
    // 55 - 5.5 = 49.5
    // 55 + 5.5 = 60.5
    // 49.5 to 60.5
    PATCHOULI_TX_PP();
 8003acc:	4a43      	ldr	r2, [pc, #268]	@ (8003bdc <_PW100_FSTEP_520+0x110>)
 8003ace:	6813      	ldr	r3, [r2, #0]
 8003ad0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003ad4:	6013      	str	r3, [r2, #0]
    const int ncycle = patchouli_pen_pw100.tx_ncycle;
 8003ad6:	4b42      	ldr	r3, [pc, #264]	@ (8003be0 <_PW100_FSTEP_520+0x114>)
 8003ad8:	8918      	ldrh	r0, [r3, #8]
    uint16_t  i;
    for (i=0; i<ncycle; i++){ // 3 cycles
 8003ada:	2300      	movs	r3, #0
 8003adc:	e075      	b.n	8003bca <_PW100_FSTEP_520+0xfe>
        PATCHOULI_TX_HIGH();
 8003ade:	4a3f      	ldr	r2, [pc, #252]	@ (8003bdc <_PW100_FSTEP_520+0x110>)
 8003ae0:	2140      	movs	r1, #64	@ 0x40
 8003ae2:	6191      	str	r1, [r2, #24]
        // 60
        _10NOP();_10NOP();_10NOP();_10NOP();_10NOP();_10NOP();
 8003ae4:	bf00      	nop
 8003ae6:	bf00      	nop
 8003ae8:	bf00      	nop
 8003aea:	bf00      	nop
 8003aec:	bf00      	nop
 8003aee:	bf00      	nop
 8003af0:	bf00      	nop
 8003af2:	bf00      	nop
 8003af4:	bf00      	nop
 8003af6:	bf00      	nop
 8003af8:	bf00      	nop
 8003afa:	bf00      	nop
 8003afc:	bf00      	nop
 8003afe:	bf00      	nop
 8003b00:	bf00      	nop
 8003b02:	bf00      	nop
 8003b04:	bf00      	nop
 8003b06:	bf00      	nop
 8003b08:	bf00      	nop
 8003b0a:	bf00      	nop
 8003b0c:	bf00      	nop
 8003b0e:	bf00      	nop
 8003b10:	bf00      	nop
 8003b12:	bf00      	nop
 8003b14:	bf00      	nop
 8003b16:	bf00      	nop
 8003b18:	bf00      	nop
 8003b1a:	bf00      	nop
 8003b1c:	bf00      	nop
 8003b1e:	bf00      	nop
 8003b20:	bf00      	nop
 8003b22:	bf00      	nop
 8003b24:	bf00      	nop
 8003b26:	bf00      	nop
 8003b28:	bf00      	nop
 8003b2a:	bf00      	nop
 8003b2c:	bf00      	nop
 8003b2e:	bf00      	nop
 8003b30:	bf00      	nop
 8003b32:	bf00      	nop
 8003b34:	bf00      	nop
 8003b36:	bf00      	nop
 8003b38:	bf00      	nop
 8003b3a:	bf00      	nop
 8003b3c:	bf00      	nop
 8003b3e:	bf00      	nop
 8003b40:	bf00      	nop
 8003b42:	bf00      	nop
 8003b44:	bf00      	nop
 8003b46:	bf00      	nop
 8003b48:	bf00      	nop
 8003b4a:	bf00      	nop
 8003b4c:	bf00      	nop
 8003b4e:	bf00      	nop
 8003b50:	bf00      	nop
 8003b52:	bf00      	nop
 8003b54:	bf00      	nop
 8003b56:	bf00      	nop
 8003b58:	bf00      	nop
 8003b5a:	bf00      	nop
        PATCHOULI_TX_LOW();
 8003b5c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003b60:	6191      	str	r1, [r2, #24]
        // 50
        _10NOP();_10NOP();_10NOP();_10NOP();_10NOP();
 8003b62:	bf00      	nop
 8003b64:	bf00      	nop
 8003b66:	bf00      	nop
 8003b68:	bf00      	nop
 8003b6a:	bf00      	nop
 8003b6c:	bf00      	nop
 8003b6e:	bf00      	nop
 8003b70:	bf00      	nop
 8003b72:	bf00      	nop
 8003b74:	bf00      	nop
 8003b76:	bf00      	nop
 8003b78:	bf00      	nop
 8003b7a:	bf00      	nop
 8003b7c:	bf00      	nop
 8003b7e:	bf00      	nop
 8003b80:	bf00      	nop
 8003b82:	bf00      	nop
 8003b84:	bf00      	nop
 8003b86:	bf00      	nop
 8003b88:	bf00      	nop
 8003b8a:	bf00      	nop
 8003b8c:	bf00      	nop
 8003b8e:	bf00      	nop
 8003b90:	bf00      	nop
 8003b92:	bf00      	nop
 8003b94:	bf00      	nop
 8003b96:	bf00      	nop
 8003b98:	bf00      	nop
 8003b9a:	bf00      	nop
 8003b9c:	bf00      	nop
 8003b9e:	bf00      	nop
 8003ba0:	bf00      	nop
 8003ba2:	bf00      	nop
 8003ba4:	bf00      	nop
 8003ba6:	bf00      	nop
 8003ba8:	bf00      	nop
 8003baa:	bf00      	nop
 8003bac:	bf00      	nop
 8003bae:	bf00      	nop
 8003bb0:	bf00      	nop
 8003bb2:	bf00      	nop
 8003bb4:	bf00      	nop
 8003bb6:	bf00      	nop
 8003bb8:	bf00      	nop
 8003bba:	bf00      	nop
 8003bbc:	bf00      	nop
 8003bbe:	bf00      	nop
 8003bc0:	bf00      	nop
 8003bc2:	bf00      	nop
 8003bc4:	bf00      	nop
    for (i=0; i<ncycle; i++){ // 3 cycles
 8003bc6:	3301      	adds	r3, #1
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	4298      	cmp	r0, r3
 8003bcc:	d887      	bhi.n	8003ade <_PW100_FSTEP_520+0x12>
    }
    PATCHOULI_TX_TRISTATE();
 8003bce:	4a03      	ldr	r2, [pc, #12]	@ (8003bdc <_PW100_FSTEP_520+0x110>)
 8003bd0:	6813      	ldr	r3, [r2, #0]
 8003bd2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003bd6:	6013      	str	r3, [r2, #0]
}
 8003bd8:	4770      	bx	lr
 8003bda:	bf00      	nop
 8003bdc:	48000400 	.word	0x48000400
 8003be0:	2000003c 	.word	0x2000003c

08003be4 <_PW100_FSTEP_530>:
    // 120 - 13 = 107
    // 107 / 2 = 53.5
    // 53.5 - 5.5 = 48
    // 53.5 + 5.5 = 59
    // 48 to 59
    PATCHOULI_TX_PP();
 8003be4:	4a41      	ldr	r2, [pc, #260]	@ (8003cec <_PW100_FSTEP_530+0x108>)
 8003be6:	6813      	ldr	r3, [r2, #0]
 8003be8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003bec:	6013      	str	r3, [r2, #0]
    const int ncycle = patchouli_pen_pw100.tx_ncycle;
 8003bee:	4b40      	ldr	r3, [pc, #256]	@ (8003cf0 <_PW100_FSTEP_530+0x10c>)
 8003bf0:	8918      	ldrh	r0, [r3, #8]
    uint16_t  i;
    for (i=0; i<ncycle; i++){ // 3 cycles
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	e072      	b.n	8003cdc <_PW100_FSTEP_530+0xf8>
        PATCHOULI_TX_HIGH();
 8003bf6:	4a3d      	ldr	r2, [pc, #244]	@ (8003cec <_PW100_FSTEP_530+0x108>)
 8003bf8:	2140      	movs	r1, #64	@ 0x40
 8003bfa:	6191      	str	r1, [r2, #24]
        // 59
        _10NOP();_10NOP();_10NOP();_10NOP();_10NOP();
 8003bfc:	bf00      	nop
 8003bfe:	bf00      	nop
 8003c00:	bf00      	nop
 8003c02:	bf00      	nop
 8003c04:	bf00      	nop
 8003c06:	bf00      	nop
 8003c08:	bf00      	nop
 8003c0a:	bf00      	nop
 8003c0c:	bf00      	nop
 8003c0e:	bf00      	nop
 8003c10:	bf00      	nop
 8003c12:	bf00      	nop
 8003c14:	bf00      	nop
 8003c16:	bf00      	nop
 8003c18:	bf00      	nop
 8003c1a:	bf00      	nop
 8003c1c:	bf00      	nop
 8003c1e:	bf00      	nop
 8003c20:	bf00      	nop
 8003c22:	bf00      	nop
 8003c24:	bf00      	nop
 8003c26:	bf00      	nop
 8003c28:	bf00      	nop
 8003c2a:	bf00      	nop
 8003c2c:	bf00      	nop
 8003c2e:	bf00      	nop
 8003c30:	bf00      	nop
 8003c32:	bf00      	nop
 8003c34:	bf00      	nop
 8003c36:	bf00      	nop
 8003c38:	bf00      	nop
 8003c3a:	bf00      	nop
 8003c3c:	bf00      	nop
 8003c3e:	bf00      	nop
 8003c40:	bf00      	nop
 8003c42:	bf00      	nop
 8003c44:	bf00      	nop
 8003c46:	bf00      	nop
 8003c48:	bf00      	nop
 8003c4a:	bf00      	nop
 8003c4c:	bf00      	nop
 8003c4e:	bf00      	nop
 8003c50:	bf00      	nop
 8003c52:	bf00      	nop
 8003c54:	bf00      	nop
 8003c56:	bf00      	nop
 8003c58:	bf00      	nop
 8003c5a:	bf00      	nop
 8003c5c:	bf00      	nop
 8003c5e:	bf00      	nop
        _5NOP();
 8003c60:	bf00      	nop
 8003c62:	bf00      	nop
 8003c64:	bf00      	nop
 8003c66:	bf00      	nop
 8003c68:	bf00      	nop
        asm volatile ("nop");
 8003c6a:	bf00      	nop
        asm volatile ("nop");
 8003c6c:	bf00      	nop
        asm volatile ("nop");
 8003c6e:	bf00      	nop
        asm volatile ("nop");
 8003c70:	bf00      	nop
        PATCHOULI_TX_LOW();
 8003c72:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003c76:	6191      	str	r1, [r2, #24]
        // 48
        _10NOP();_10NOP();_10NOP();_10NOP();
 8003c78:	bf00      	nop
 8003c7a:	bf00      	nop
 8003c7c:	bf00      	nop
 8003c7e:	bf00      	nop
 8003c80:	bf00      	nop
 8003c82:	bf00      	nop
 8003c84:	bf00      	nop
 8003c86:	bf00      	nop
 8003c88:	bf00      	nop
 8003c8a:	bf00      	nop
 8003c8c:	bf00      	nop
 8003c8e:	bf00      	nop
 8003c90:	bf00      	nop
 8003c92:	bf00      	nop
 8003c94:	bf00      	nop
 8003c96:	bf00      	nop
 8003c98:	bf00      	nop
 8003c9a:	bf00      	nop
 8003c9c:	bf00      	nop
 8003c9e:	bf00      	nop
 8003ca0:	bf00      	nop
 8003ca2:	bf00      	nop
 8003ca4:	bf00      	nop
 8003ca6:	bf00      	nop
 8003ca8:	bf00      	nop
 8003caa:	bf00      	nop
 8003cac:	bf00      	nop
 8003cae:	bf00      	nop
 8003cb0:	bf00      	nop
 8003cb2:	bf00      	nop
 8003cb4:	bf00      	nop
 8003cb6:	bf00      	nop
 8003cb8:	bf00      	nop
 8003cba:	bf00      	nop
 8003cbc:	bf00      	nop
 8003cbe:	bf00      	nop
 8003cc0:	bf00      	nop
 8003cc2:	bf00      	nop
 8003cc4:	bf00      	nop
 8003cc6:	bf00      	nop
        _5NOP();
 8003cc8:	bf00      	nop
 8003cca:	bf00      	nop
 8003ccc:	bf00      	nop
 8003cce:	bf00      	nop
 8003cd0:	bf00      	nop
        asm volatile ("nop");
 8003cd2:	bf00      	nop
        asm volatile ("nop");
 8003cd4:	bf00      	nop
        asm volatile ("nop");
 8003cd6:	bf00      	nop
    for (i=0; i<ncycle; i++){ // 3 cycles
 8003cd8:	3301      	adds	r3, #1
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	4298      	cmp	r0, r3
 8003cde:	d88a      	bhi.n	8003bf6 <_PW100_FSTEP_530+0x12>
    }
    PATCHOULI_TX_TRISTATE();
 8003ce0:	4a02      	ldr	r2, [pc, #8]	@ (8003cec <_PW100_FSTEP_530+0x108>)
 8003ce2:	6813      	ldr	r3, [r2, #0]
 8003ce4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003ce8:	6013      	str	r3, [r2, #0]
}
 8003cea:	4770      	bx	lr
 8003cec:	48000400 	.word	0x48000400
 8003cf0:	2000003c 	.word	0x2000003c

08003cf4 <_PW100_FSTEP_535>:
    // 119 - 13 = 106
    // 106 / 2 = 53
    // 53 - 5.5 = 47.5
    // 53 + 5.5 = 58.5
    // 47.5 to 58.5
    PATCHOULI_TX_PP();
 8003cf4:	4a41      	ldr	r2, [pc, #260]	@ (8003dfc <_PW100_FSTEP_535+0x108>)
 8003cf6:	6813      	ldr	r3, [r2, #0]
 8003cf8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003cfc:	6013      	str	r3, [r2, #0]
    const int ncycle = patchouli_pen_pw100.tx_ncycle;
 8003cfe:	4b40      	ldr	r3, [pc, #256]	@ (8003e00 <_PW100_FSTEP_535+0x10c>)
 8003d00:	8918      	ldrh	r0, [r3, #8]
    uint16_t  i;
    for (i=0; i<ncycle; i++){ // 3 cycles
 8003d02:	2300      	movs	r3, #0
 8003d04:	e071      	b.n	8003dea <_PW100_FSTEP_535+0xf6>
        PATCHOULI_TX_HIGH();
 8003d06:	4a3d      	ldr	r2, [pc, #244]	@ (8003dfc <_PW100_FSTEP_535+0x108>)
 8003d08:	2140      	movs	r1, #64	@ 0x40
 8003d0a:	6191      	str	r1, [r2, #24]
        // 58
        _10NOP();_10NOP();_10NOP();_10NOP();_10NOP();
 8003d0c:	bf00      	nop
 8003d0e:	bf00      	nop
 8003d10:	bf00      	nop
 8003d12:	bf00      	nop
 8003d14:	bf00      	nop
 8003d16:	bf00      	nop
 8003d18:	bf00      	nop
 8003d1a:	bf00      	nop
 8003d1c:	bf00      	nop
 8003d1e:	bf00      	nop
 8003d20:	bf00      	nop
 8003d22:	bf00      	nop
 8003d24:	bf00      	nop
 8003d26:	bf00      	nop
 8003d28:	bf00      	nop
 8003d2a:	bf00      	nop
 8003d2c:	bf00      	nop
 8003d2e:	bf00      	nop
 8003d30:	bf00      	nop
 8003d32:	bf00      	nop
 8003d34:	bf00      	nop
 8003d36:	bf00      	nop
 8003d38:	bf00      	nop
 8003d3a:	bf00      	nop
 8003d3c:	bf00      	nop
 8003d3e:	bf00      	nop
 8003d40:	bf00      	nop
 8003d42:	bf00      	nop
 8003d44:	bf00      	nop
 8003d46:	bf00      	nop
 8003d48:	bf00      	nop
 8003d4a:	bf00      	nop
 8003d4c:	bf00      	nop
 8003d4e:	bf00      	nop
 8003d50:	bf00      	nop
 8003d52:	bf00      	nop
 8003d54:	bf00      	nop
 8003d56:	bf00      	nop
 8003d58:	bf00      	nop
 8003d5a:	bf00      	nop
 8003d5c:	bf00      	nop
 8003d5e:	bf00      	nop
 8003d60:	bf00      	nop
 8003d62:	bf00      	nop
 8003d64:	bf00      	nop
 8003d66:	bf00      	nop
 8003d68:	bf00      	nop
 8003d6a:	bf00      	nop
 8003d6c:	bf00      	nop
 8003d6e:	bf00      	nop
        _5NOP();
 8003d70:	bf00      	nop
 8003d72:	bf00      	nop
 8003d74:	bf00      	nop
 8003d76:	bf00      	nop
 8003d78:	bf00      	nop
        asm volatile ("nop");
 8003d7a:	bf00      	nop
        asm volatile ("nop");
 8003d7c:	bf00      	nop
        asm volatile ("nop");
 8003d7e:	bf00      	nop
        PATCHOULI_TX_LOW();
 8003d80:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003d84:	6191      	str	r1, [r2, #24]
        // 48
        _10NOP();_10NOP();_10NOP();_10NOP();
 8003d86:	bf00      	nop
 8003d88:	bf00      	nop
 8003d8a:	bf00      	nop
 8003d8c:	bf00      	nop
 8003d8e:	bf00      	nop
 8003d90:	bf00      	nop
 8003d92:	bf00      	nop
 8003d94:	bf00      	nop
 8003d96:	bf00      	nop
 8003d98:	bf00      	nop
 8003d9a:	bf00      	nop
 8003d9c:	bf00      	nop
 8003d9e:	bf00      	nop
 8003da0:	bf00      	nop
 8003da2:	bf00      	nop
 8003da4:	bf00      	nop
 8003da6:	bf00      	nop
 8003da8:	bf00      	nop
 8003daa:	bf00      	nop
 8003dac:	bf00      	nop
 8003dae:	bf00      	nop
 8003db0:	bf00      	nop
 8003db2:	bf00      	nop
 8003db4:	bf00      	nop
 8003db6:	bf00      	nop
 8003db8:	bf00      	nop
 8003dba:	bf00      	nop
 8003dbc:	bf00      	nop
 8003dbe:	bf00      	nop
 8003dc0:	bf00      	nop
 8003dc2:	bf00      	nop
 8003dc4:	bf00      	nop
 8003dc6:	bf00      	nop
 8003dc8:	bf00      	nop
 8003dca:	bf00      	nop
 8003dcc:	bf00      	nop
 8003dce:	bf00      	nop
 8003dd0:	bf00      	nop
 8003dd2:	bf00      	nop
 8003dd4:	bf00      	nop
        _5NOP();
 8003dd6:	bf00      	nop
 8003dd8:	bf00      	nop
 8003dda:	bf00      	nop
 8003ddc:	bf00      	nop
 8003dde:	bf00      	nop
        asm volatile ("nop");
 8003de0:	bf00      	nop
        asm volatile ("nop");
 8003de2:	bf00      	nop
        asm volatile ("nop");
 8003de4:	bf00      	nop
    for (i=0; i<ncycle; i++){ // 3 cycles
 8003de6:	3301      	adds	r3, #1
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	4298      	cmp	r0, r3
 8003dec:	d88b      	bhi.n	8003d06 <_PW100_FSTEP_535+0x12>
    }
    PATCHOULI_TX_TRISTATE();
 8003dee:	4a03      	ldr	r2, [pc, #12]	@ (8003dfc <_PW100_FSTEP_535+0x108>)
 8003df0:	6813      	ldr	r3, [r2, #0]
 8003df2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003df6:	6013      	str	r3, [r2, #0]
}
 8003df8:	4770      	bx	lr
 8003dfa:	bf00      	nop
 8003dfc:	48000400 	.word	0x48000400
 8003e00:	2000003c 	.word	0x2000003c

08003e04 <_PW100_FSTEP_540>:
    // 118 - 13 = 105
    // 105 / 2 = 52.5
    // 52.5 - 5.5 = 47
    // 52.5 + 5.5 = 58
    // 47 to 58
    PATCHOULI_TX_PP();
 8003e04:	4a40      	ldr	r2, [pc, #256]	@ (8003f08 <_PW100_FSTEP_540+0x104>)
 8003e06:	6813      	ldr	r3, [r2, #0]
 8003e08:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003e0c:	6013      	str	r3, [r2, #0]
    const int ncycle = patchouli_pen_pw100.tx_ncycle;
 8003e0e:	4b3f      	ldr	r3, [pc, #252]	@ (8003f0c <_PW100_FSTEP_540+0x108>)
 8003e10:	8918      	ldrh	r0, [r3, #8]
    uint16_t  i;
    for (i=0; i<ncycle; i++){ // 3 cycles
 8003e12:	2300      	movs	r3, #0
 8003e14:	e070      	b.n	8003ef8 <_PW100_FSTEP_540+0xf4>
        PATCHOULI_TX_HIGH();
 8003e16:	4a3c      	ldr	r2, [pc, #240]	@ (8003f08 <_PW100_FSTEP_540+0x104>)
 8003e18:	2140      	movs	r1, #64	@ 0x40
 8003e1a:	6191      	str	r1, [r2, #24]
            // 58
        _10NOP();_10NOP();_10NOP();_10NOP();_10NOP();
 8003e1c:	bf00      	nop
 8003e1e:	bf00      	nop
 8003e20:	bf00      	nop
 8003e22:	bf00      	nop
 8003e24:	bf00      	nop
 8003e26:	bf00      	nop
 8003e28:	bf00      	nop
 8003e2a:	bf00      	nop
 8003e2c:	bf00      	nop
 8003e2e:	bf00      	nop
 8003e30:	bf00      	nop
 8003e32:	bf00      	nop
 8003e34:	bf00      	nop
 8003e36:	bf00      	nop
 8003e38:	bf00      	nop
 8003e3a:	bf00      	nop
 8003e3c:	bf00      	nop
 8003e3e:	bf00      	nop
 8003e40:	bf00      	nop
 8003e42:	bf00      	nop
 8003e44:	bf00      	nop
 8003e46:	bf00      	nop
 8003e48:	bf00      	nop
 8003e4a:	bf00      	nop
 8003e4c:	bf00      	nop
 8003e4e:	bf00      	nop
 8003e50:	bf00      	nop
 8003e52:	bf00      	nop
 8003e54:	bf00      	nop
 8003e56:	bf00      	nop
 8003e58:	bf00      	nop
 8003e5a:	bf00      	nop
 8003e5c:	bf00      	nop
 8003e5e:	bf00      	nop
 8003e60:	bf00      	nop
 8003e62:	bf00      	nop
 8003e64:	bf00      	nop
 8003e66:	bf00      	nop
 8003e68:	bf00      	nop
 8003e6a:	bf00      	nop
 8003e6c:	bf00      	nop
 8003e6e:	bf00      	nop
 8003e70:	bf00      	nop
 8003e72:	bf00      	nop
 8003e74:	bf00      	nop
 8003e76:	bf00      	nop
 8003e78:	bf00      	nop
 8003e7a:	bf00      	nop
 8003e7c:	bf00      	nop
 8003e7e:	bf00      	nop
        _5NOP();
 8003e80:	bf00      	nop
 8003e82:	bf00      	nop
 8003e84:	bf00      	nop
 8003e86:	bf00      	nop
 8003e88:	bf00      	nop
        asm volatile ("nop");
 8003e8a:	bf00      	nop
        asm volatile ("nop");
 8003e8c:	bf00      	nop
        asm volatile ("nop");
 8003e8e:	bf00      	nop
        PATCHOULI_TX_LOW();
 8003e90:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003e94:	6191      	str	r1, [r2, #24]
        // 47
        _10NOP();_10NOP();_10NOP();_10NOP();
 8003e96:	bf00      	nop
 8003e98:	bf00      	nop
 8003e9a:	bf00      	nop
 8003e9c:	bf00      	nop
 8003e9e:	bf00      	nop
 8003ea0:	bf00      	nop
 8003ea2:	bf00      	nop
 8003ea4:	bf00      	nop
 8003ea6:	bf00      	nop
 8003ea8:	bf00      	nop
 8003eaa:	bf00      	nop
 8003eac:	bf00      	nop
 8003eae:	bf00      	nop
 8003eb0:	bf00      	nop
 8003eb2:	bf00      	nop
 8003eb4:	bf00      	nop
 8003eb6:	bf00      	nop
 8003eb8:	bf00      	nop
 8003eba:	bf00      	nop
 8003ebc:	bf00      	nop
 8003ebe:	bf00      	nop
 8003ec0:	bf00      	nop
 8003ec2:	bf00      	nop
 8003ec4:	bf00      	nop
 8003ec6:	bf00      	nop
 8003ec8:	bf00      	nop
 8003eca:	bf00      	nop
 8003ecc:	bf00      	nop
 8003ece:	bf00      	nop
 8003ed0:	bf00      	nop
 8003ed2:	bf00      	nop
 8003ed4:	bf00      	nop
 8003ed6:	bf00      	nop
 8003ed8:	bf00      	nop
 8003eda:	bf00      	nop
 8003edc:	bf00      	nop
 8003ede:	bf00      	nop
 8003ee0:	bf00      	nop
 8003ee2:	bf00      	nop
 8003ee4:	bf00      	nop
        _5NOP();
 8003ee6:	bf00      	nop
 8003ee8:	bf00      	nop
 8003eea:	bf00      	nop
 8003eec:	bf00      	nop
 8003eee:	bf00      	nop
        asm volatile ("nop");
 8003ef0:	bf00      	nop
        asm volatile ("nop");
 8003ef2:	bf00      	nop
    for (i=0; i<ncycle; i++){ // 3 cycles
 8003ef4:	3301      	adds	r3, #1
 8003ef6:	b29b      	uxth	r3, r3
 8003ef8:	4298      	cmp	r0, r3
 8003efa:	d88c      	bhi.n	8003e16 <_PW100_FSTEP_540+0x12>
    }
    PATCHOULI_TX_TRISTATE();
 8003efc:	4a02      	ldr	r2, [pc, #8]	@ (8003f08 <_PW100_FSTEP_540+0x104>)
 8003efe:	6813      	ldr	r3, [r2, #0]
 8003f00:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003f04:	6013      	str	r3, [r2, #0]
}
 8003f06:	4770      	bx	lr
 8003f08:	48000400 	.word	0x48000400
 8003f0c:	2000003c 	.word	0x2000003c

08003f10 <_PW100_FSTEP_550>:
    // 116 - 13 = 103
    // 103 / 2 = 51.5
    // 51.5 - 5.5 = 46
    // 51.5 + 5.5 = 57
    // 46 to 57
    PATCHOULI_TX_PP();
 8003f10:	4a40      	ldr	r2, [pc, #256]	@ (8004014 <_PW100_FSTEP_550+0x104>)
 8003f12:	6813      	ldr	r3, [r2, #0]
 8003f14:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003f18:	6013      	str	r3, [r2, #0]
    const int ncycle = patchouli_pen_pw100.tx_ncycle;
 8003f1a:	4b3f      	ldr	r3, [pc, #252]	@ (8004018 <_PW100_FSTEP_550+0x108>)
 8003f1c:	8918      	ldrh	r0, [r3, #8]
    uint16_t  i;
    for (i=0; i<ncycle; i++){ // 3 cycles
 8003f1e:	2300      	movs	r3, #0
 8003f20:	e06f      	b.n	8004002 <_PW100_FSTEP_550+0xf2>
        PATCHOULI_TX_HIGH();
 8003f22:	4a3c      	ldr	r2, [pc, #240]	@ (8004014 <_PW100_FSTEP_550+0x104>)
 8003f24:	2140      	movs	r1, #64	@ 0x40
 8003f26:	6191      	str	r1, [r2, #24]
        // 57
        _10NOP();_10NOP();_10NOP();_10NOP();_10NOP();
 8003f28:	bf00      	nop
 8003f2a:	bf00      	nop
 8003f2c:	bf00      	nop
 8003f2e:	bf00      	nop
 8003f30:	bf00      	nop
 8003f32:	bf00      	nop
 8003f34:	bf00      	nop
 8003f36:	bf00      	nop
 8003f38:	bf00      	nop
 8003f3a:	bf00      	nop
 8003f3c:	bf00      	nop
 8003f3e:	bf00      	nop
 8003f40:	bf00      	nop
 8003f42:	bf00      	nop
 8003f44:	bf00      	nop
 8003f46:	bf00      	nop
 8003f48:	bf00      	nop
 8003f4a:	bf00      	nop
 8003f4c:	bf00      	nop
 8003f4e:	bf00      	nop
 8003f50:	bf00      	nop
 8003f52:	bf00      	nop
 8003f54:	bf00      	nop
 8003f56:	bf00      	nop
 8003f58:	bf00      	nop
 8003f5a:	bf00      	nop
 8003f5c:	bf00      	nop
 8003f5e:	bf00      	nop
 8003f60:	bf00      	nop
 8003f62:	bf00      	nop
 8003f64:	bf00      	nop
 8003f66:	bf00      	nop
 8003f68:	bf00      	nop
 8003f6a:	bf00      	nop
 8003f6c:	bf00      	nop
 8003f6e:	bf00      	nop
 8003f70:	bf00      	nop
 8003f72:	bf00      	nop
 8003f74:	bf00      	nop
 8003f76:	bf00      	nop
 8003f78:	bf00      	nop
 8003f7a:	bf00      	nop
 8003f7c:	bf00      	nop
 8003f7e:	bf00      	nop
 8003f80:	bf00      	nop
 8003f82:	bf00      	nop
 8003f84:	bf00      	nop
 8003f86:	bf00      	nop
 8003f88:	bf00      	nop
 8003f8a:	bf00      	nop
        _5NOP();
 8003f8c:	bf00      	nop
 8003f8e:	bf00      	nop
 8003f90:	bf00      	nop
 8003f92:	bf00      	nop
 8003f94:	bf00      	nop
        asm volatile ("nop");
 8003f96:	bf00      	nop
        asm volatile ("nop");
 8003f98:	bf00      	nop
        PATCHOULI_TX_LOW();
 8003f9a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003f9e:	6191      	str	r1, [r2, #24]
        // 46
        _10NOP();_10NOP();_10NOP();_10NOP();
 8003fa0:	bf00      	nop
 8003fa2:	bf00      	nop
 8003fa4:	bf00      	nop
 8003fa6:	bf00      	nop
 8003fa8:	bf00      	nop
 8003faa:	bf00      	nop
 8003fac:	bf00      	nop
 8003fae:	bf00      	nop
 8003fb0:	bf00      	nop
 8003fb2:	bf00      	nop
 8003fb4:	bf00      	nop
 8003fb6:	bf00      	nop
 8003fb8:	bf00      	nop
 8003fba:	bf00      	nop
 8003fbc:	bf00      	nop
 8003fbe:	bf00      	nop
 8003fc0:	bf00      	nop
 8003fc2:	bf00      	nop
 8003fc4:	bf00      	nop
 8003fc6:	bf00      	nop
 8003fc8:	bf00      	nop
 8003fca:	bf00      	nop
 8003fcc:	bf00      	nop
 8003fce:	bf00      	nop
 8003fd0:	bf00      	nop
 8003fd2:	bf00      	nop
 8003fd4:	bf00      	nop
 8003fd6:	bf00      	nop
 8003fd8:	bf00      	nop
 8003fda:	bf00      	nop
 8003fdc:	bf00      	nop
 8003fde:	bf00      	nop
 8003fe0:	bf00      	nop
 8003fe2:	bf00      	nop
 8003fe4:	bf00      	nop
 8003fe6:	bf00      	nop
 8003fe8:	bf00      	nop
 8003fea:	bf00      	nop
 8003fec:	bf00      	nop
 8003fee:	bf00      	nop
        _5NOP();
 8003ff0:	bf00      	nop
 8003ff2:	bf00      	nop
 8003ff4:	bf00      	nop
 8003ff6:	bf00      	nop
 8003ff8:	bf00      	nop
        asm volatile ("nop");
 8003ffa:	bf00      	nop
        asm volatile ("nop");
 8003ffc:	bf00      	nop
    for (i=0; i<ncycle; i++){ // 3 cycles
 8003ffe:	3301      	adds	r3, #1
 8004000:	b29b      	uxth	r3, r3
 8004002:	4298      	cmp	r0, r3
 8004004:	d88d      	bhi.n	8003f22 <_PW100_FSTEP_550+0x12>
    }
    PATCHOULI_TX_TRISTATE();
 8004006:	4a03      	ldr	r2, [pc, #12]	@ (8004014 <_PW100_FSTEP_550+0x104>)
 8004008:	6813      	ldr	r3, [r2, #0]
 800400a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800400e:	6013      	str	r3, [r2, #0]
}
 8004010:	4770      	bx	lr
 8004012:	bf00      	nop
 8004014:	48000400 	.word	0x48000400
 8004018:	2000003c 	.word	0x2000003c

0800401c <patchouli_linear_map>:

//----------------------------------------------------------------
// Mapping
//----------------------------------------------------------------
float patchouli_linear_map(float src_min, float src_max, float dst_min, float dst_max, float val){
    return dst_min + (dst_max-dst_min)*(val-src_min)/(src_max-src_min);
 800401c:	ee71 1ac1 	vsub.f32	s3, s3, s2
 8004020:	ee32 2a40 	vsub.f32	s4, s4, s0
 8004024:	ee61 1a82 	vmul.f32	s3, s3, s4
 8004028:	ee70 0ac0 	vsub.f32	s1, s1, s0
 800402c:	ee81 0aa0 	vdiv.f32	s0, s3, s1
}
 8004030:	ee30 0a01 	vadd.f32	s0, s0, s2
 8004034:	4770      	bx	lr

08004036 <patchouli_median>:

//----------------------------------------------------------------
// Median 
//----------------------------------------------------------------
uint16_t patchouli_median(uint16_t *arr, uint16_t n) {
 8004036:	b510      	push	{r4, lr}
  uint16_t temp;
  for (uint16_t i = 0; i < n; i++) {
 8004038:	f04f 0e00 	mov.w	lr, #0
 800403c:	e00f      	b.n	800405e <patchouli_median+0x28>
    for (uint16_t j = i + 1; j < n; j++) {
 800403e:	3301      	adds	r3, #1
 8004040:	b29b      	uxth	r3, r3
 8004042:	428b      	cmp	r3, r1
 8004044:	d20a      	bcs.n	800405c <patchouli_median+0x26>
      if (arr[j] < arr[i]) {
 8004046:	f830 c013 	ldrh.w	ip, [r0, r3, lsl #1]
 800404a:	f830 201e 	ldrh.w	r2, [r0, lr, lsl #1]
 800404e:	4594      	cmp	ip, r2
 8004050:	d2f5      	bcs.n	800403e <patchouli_median+0x8>
        temp = arr[i];
        arr[i] = arr[j];
 8004052:	f820 c01e 	strh.w	ip, [r0, lr, lsl #1]
        arr[j] = temp;
 8004056:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
 800405a:	e7f0      	b.n	800403e <patchouli_median+0x8>
  for (uint16_t i = 0; i < n; i++) {
 800405c:	46a6      	mov	lr, r4
 800405e:	458e      	cmp	lr, r1
 8004060:	d204      	bcs.n	800406c <patchouli_median+0x36>
    for (uint16_t j = i + 1; j < n; j++) {
 8004062:	f10e 0401 	add.w	r4, lr, #1
 8004066:	b2a4      	uxth	r4, r4
 8004068:	4623      	mov	r3, r4
 800406a:	e7ea      	b.n	8004042 <patchouli_median+0xc>
      }
    }
  }
  return arr[n / 2];
 800406c:	0849      	lsrs	r1, r1, #1
}
 800406e:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 8004072:	bd10      	pop	{r4, pc}

08004074 <patchouli_gauss_init_kernel>:
arm_matrix_instance_f32 patchouli_c_mat;
float32_t               patchouli_b_f32[PATCHOULI_GWIN];
arm_matrix_instance_f32 patchouli_b_mat;

// Compute the kernel for the Gaussian fit
void patchouli_gauss_init_kernel(){
 8004074:	b500      	push	{lr}
 8004076:	b0b9      	sub	sp, #228	@ 0xe4
    float32_t ATMAI_f32[3*3];
    arm_matrix_instance_f32 A;
    arm_matrix_instance_f32 AT;
    arm_matrix_instance_f32 ATMA;
    arm_matrix_instance_f32 ATMAI;
    arm_mat_init_f32(&A, PATCHOULI_GWIN,3 ,  A_f32 );
 8004078:	ab29      	add	r3, sp, #164	@ 0xa4
 800407a:	2203      	movs	r2, #3
 800407c:	2105      	movs	r1, #5
 800407e:	a806      	add	r0, sp, #24
 8004080:	f7fd f923 	bl	80012ca <arm_mat_init_f32>
    arm_mat_init_f32(&AT, 3, PATCHOULI_GWIN, AT_f32);
 8004084:	ab1a      	add	r3, sp, #104	@ 0x68
 8004086:	2205      	movs	r2, #5
 8004088:	2103      	movs	r1, #3
 800408a:	a804      	add	r0, sp, #16
 800408c:	f7fd f91d 	bl	80012ca <arm_mat_init_f32>
    arm_mat_init_f32(&ATMA, 3, 3, ATMA_f32);
 8004090:	ab11      	add	r3, sp, #68	@ 0x44
 8004092:	2203      	movs	r2, #3
 8004094:	4611      	mov	r1, r2
 8004096:	a802      	add	r0, sp, #8
 8004098:	f7fd f917 	bl	80012ca <arm_mat_init_f32>
    arm_mat_init_f32(&ATMAI, 3, 3, ATMAI_f32);
 800409c:	ab08      	add	r3, sp, #32
 800409e:	2203      	movs	r2, #3
 80040a0:	4611      	mov	r1, r2
 80040a2:	4668      	mov	r0, sp
 80040a4:	f7fd f911 	bl	80012ca <arm_mat_init_f32>
    arm_mat_init_f32(&patchouli_kernel_mat, 3, PATCHOULI_GWIN, patchouli_kernel_f32);
 80040a8:	4b24      	ldr	r3, [pc, #144]	@ (800413c <patchouli_gauss_init_kernel+0xc8>)
 80040aa:	2205      	movs	r2, #5
 80040ac:	2103      	movs	r1, #3
 80040ae:	4824      	ldr	r0, [pc, #144]	@ (8004140 <patchouli_gauss_init_kernel+0xcc>)
 80040b0:	f7fd f90b 	bl	80012ca <arm_mat_init_f32>
    arm_mat_init_f32(&patchouli_b_mat, PATCHOULI_GWIN,1, patchouli_b_f32);
 80040b4:	4b23      	ldr	r3, [pc, #140]	@ (8004144 <patchouli_gauss_init_kernel+0xd0>)
 80040b6:	2201      	movs	r2, #1
 80040b8:	2105      	movs	r1, #5
 80040ba:	4823      	ldr	r0, [pc, #140]	@ (8004148 <patchouli_gauss_init_kernel+0xd4>)
 80040bc:	f7fd f905 	bl	80012ca <arm_mat_init_f32>
    arm_mat_init_f32(&patchouli_c_mat, 3,1, patchouli_c_f32);
 80040c0:	4b22      	ldr	r3, [pc, #136]	@ (800414c <patchouli_gauss_init_kernel+0xd8>)
 80040c2:	2201      	movs	r2, #1
 80040c4:	2103      	movs	r1, #3
 80040c6:	4822      	ldr	r0, [pc, #136]	@ (8004150 <patchouli_gauss_init_kernel+0xdc>)
 80040c8:	f7fd f8ff 	bl	80012ca <arm_mat_init_f32>
    for (int x=0; x<PATCHOULI_GWIN;x++) {
 80040cc:	2300      	movs	r3, #0
 80040ce:	e01e      	b.n	800410e <patchouli_gauss_init_kernel+0x9a>
        A_f32[x*3+0] = 1;
 80040d0:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80040d4:	a938      	add	r1, sp, #224	@ 0xe0
 80040d6:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80040da:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80040de:	f841 0c3c 	str.w	r0, [r1, #-60]
        A_f32[x*3+1] = x+1;
 80040e2:	3301      	adds	r3, #1
 80040e4:	1c51      	adds	r1, r2, #1
 80040e6:	a838      	add	r0, sp, #224	@ 0xe0
 80040e8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80040ec:	ee07 3a90 	vmov	s15, r3
 80040f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80040f4:	ed41 7a0f 	vstr	s15, [r1, #-60]	@ 0xffffffc4
        A_f32[x*3+2] = (x+1)*(x+1);
 80040f8:	fb03 f103 	mul.w	r1, r3, r3
 80040fc:	ee07 1a90 	vmov	s15, r1
 8004100:	3202      	adds	r2, #2
 8004102:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8004106:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800410a:	ed42 7a0f 	vstr	s15, [r2, #-60]	@ 0xffffffc4
    for (int x=0; x<PATCHOULI_GWIN;x++) {
 800410e:	2b04      	cmp	r3, #4
 8004110:	ddde      	ble.n	80040d0 <patchouli_gauss_init_kernel+0x5c>
    }
    arm_mat_trans_f32(&A, &AT);
 8004112:	a904      	add	r1, sp, #16
 8004114:	a806      	add	r0, sp, #24
 8004116:	f7fd fa11 	bl	800153c <arm_mat_trans_f32>
    arm_mat_mult_f32(&AT, &A, &ATMA);
 800411a:	aa02      	add	r2, sp, #8
 800411c:	a906      	add	r1, sp, #24
 800411e:	a804      	add	r0, sp, #16
 8004120:	f7fd f9d2 	bl	80014c8 <arm_mat_mult_f32>
    arm_mat_inverse_f32(&ATMA, &ATMAI);
 8004124:	4669      	mov	r1, sp
 8004126:	a802      	add	r0, sp, #8
 8004128:	f7fd f8d4 	bl	80012d4 <arm_mat_inverse_f32>
    arm_mat_mult_f32(&ATMAI, &AT, &patchouli_kernel_mat);
 800412c:	4a04      	ldr	r2, [pc, #16]	@ (8004140 <patchouli_gauss_init_kernel+0xcc>)
 800412e:	a904      	add	r1, sp, #16
 8004130:	4668      	mov	r0, sp
 8004132:	f7fd f9c9 	bl	80014c8 <arm_mat_mult_f32>
}
 8004136:	b039      	add	sp, #228	@ 0xe4
 8004138:	f85d fb04 	ldr.w	pc, [sp], #4
 800413c:	20000510 	.word	0x20000510
 8004140:	20000508 	.word	0x20000508
 8004144:	200004e0 	.word	0x200004e0
 8004148:	200004d8 	.word	0x200004d8
 800414c:	200004fc 	.word	0x200004fc
 8004150:	200004f4 	.word	0x200004f4

08004154 <patchouli_gauss_apply>:
// Apply the Gaussian fit
float* patchouli_gauss_apply(int16_t* arr, float* dst){
 8004154:	b510      	push	{r4, lr}
 8004156:	460c      	mov	r4, r1
    for (int x=0; x<PATCHOULI_GWIN;x++) {
 8004158:	2300      	movs	r3, #0
 800415a:	e00b      	b.n	8004174 <patchouli_gauss_apply+0x20>
        patchouli_b_f32[x] = (float)arr[x];
 800415c:	f930 2013 	ldrsh.w	r2, [r0, r3, lsl #1]
 8004160:	ee07 2a90 	vmov	s15, r2
 8004164:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004168:	4a09      	ldr	r2, [pc, #36]	@ (8004190 <patchouli_gauss_apply+0x3c>)
 800416a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800416e:	edc2 7a00 	vstr	s15, [r2]
    for (int x=0; x<PATCHOULI_GWIN;x++) {
 8004172:	3301      	adds	r3, #1
 8004174:	2b04      	cmp	r3, #4
 8004176:	ddf1      	ble.n	800415c <patchouli_gauss_apply+0x8>
    }
    arm_mat_mult_f32(&patchouli_kernel_mat, &patchouli_b_mat, &patchouli_c_mat);
 8004178:	4a06      	ldr	r2, [pc, #24]	@ (8004194 <patchouli_gauss_apply+0x40>)
 800417a:	4907      	ldr	r1, [pc, #28]	@ (8004198 <patchouli_gauss_apply+0x44>)
 800417c:	4807      	ldr	r0, [pc, #28]	@ (800419c <patchouli_gauss_apply+0x48>)
 800417e:	f7fd f9a3 	bl	80014c8 <arm_mat_mult_f32>
    memcpy(dst, patchouli_c_f32, 3*sizeof(float));
 8004182:	4b07      	ldr	r3, [pc, #28]	@ (80041a0 <patchouli_gauss_apply+0x4c>)
 8004184:	cb07      	ldmia	r3!, {r0, r1, r2}
 8004186:	6020      	str	r0, [r4, #0]
 8004188:	6061      	str	r1, [r4, #4]
 800418a:	60a2      	str	r2, [r4, #8]
    return dst;
}
 800418c:	4620      	mov	r0, r4
 800418e:	bd10      	pop	{r4, pc}
 8004190:	200004e0 	.word	0x200004e0
 8004194:	200004f4 	.word	0x200004f4
 8004198:	200004d8 	.word	0x200004d8
 800419c:	20000508 	.word	0x20000508
 80041a0:	200004fc 	.word	0x200004fc

080041a4 <patchouli_mva_buffer_init>:
float patchouli_gauss_calc_amp(){return patchouli_c_f32[0]-patchouli_c_f32[1]*patchouli_c_f32[1]/(4.0f*patchouli_c_f32[2]);}

//----------------------------------------------------------------
// Moving average
//----------------------------------------------------------------
void patchouli_mva_buffer_init(patchouli_mva_t* mva, int size){
 80041a4:	b538      	push	{r3, r4, r5, lr}
 80041a6:	4604      	mov	r4, r0
 80041a8:	460d      	mov	r5, r1
    mva->buf = (float*)malloc(size*sizeof(float));
 80041aa:	0088      	lsls	r0, r1, #2
 80041ac:	f008 f844 	bl	800c238 <malloc>
 80041b0:	6020      	str	r0, [r4, #0]
    mva->size = size;
 80041b2:	6065      	str	r5, [r4, #4]
    mva->index = 0;
 80041b4:	2300      	movs	r3, #0
 80041b6:	60a3      	str	r3, [r4, #8]
    mva->sum = 0;
 80041b8:	2200      	movs	r2, #0
 80041ba:	60e2      	str	r2, [r4, #12]
    mva->mean = 0;
 80041bc:	6122      	str	r2, [r4, #16]
    for (int i=0; i<size; i++) mva->buf[i] = 0;
 80041be:	e007      	b.n	80041d0 <patchouli_mva_buffer_init+0x2c>
 80041c0:	6822      	ldr	r2, [r4, #0]
 80041c2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80041c6:	f04f 0c00 	mov.w	ip, #0
 80041ca:	f8c2 c000 	str.w	ip, [r2]
 80041ce:	3301      	adds	r3, #1
 80041d0:	42ab      	cmp	r3, r5
 80041d2:	dbf5      	blt.n	80041c0 <patchouli_mva_buffer_init+0x1c>
}
 80041d4:	bd38      	pop	{r3, r4, r5, pc}

080041d6 <patchouli_mva_buffer_push>:
void patchouli_mva_buffer_free(patchouli_mva_t* mva){
    free(mva->buf);
}

float patchouli_mva_buffer_push(patchouli_mva_t* mva, float val){
    mva->sum -= mva->buf[mva->index];
 80041d6:	edd0 7a03 	vldr	s15, [r0, #12]
 80041da:	6803      	ldr	r3, [r0, #0]
 80041dc:	6882      	ldr	r2, [r0, #8]
 80041de:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80041e2:	ed93 7a00 	vldr	s14, [r3]
 80041e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80041ea:	edc0 7a03 	vstr	s15, [r0, #12]
    mva->buf[mva->index] = val;
 80041ee:	ed83 0a00 	vstr	s0, [r3]
    mva->sum += val;
 80041f2:	ed90 7a03 	vldr	s14, [r0, #12]
 80041f6:	ee37 7a00 	vadd.f32	s14, s14, s0
 80041fa:	ed80 7a03 	vstr	s14, [r0, #12]
    mva->index = (mva->index+1)%mva->size;
 80041fe:	6883      	ldr	r3, [r0, #8]
 8004200:	3301      	adds	r3, #1
 8004202:	6842      	ldr	r2, [r0, #4]
 8004204:	fb93 f1f2 	sdiv	r1, r3, r2
 8004208:	fb02 3311 	mls	r3, r2, r1, r3
 800420c:	6083      	str	r3, [r0, #8]
    mva->mean = mva->sum/mva->size;
 800420e:	ee07 2a90 	vmov	s15, r2
 8004212:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004216:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800421a:	ed80 0a04 	vstr	s0, [r0, #16]
    return mva->mean;
}
 800421e:	4770      	bx	lr

08004220 <patchouli_quad_interp>:
//----------------------------------------------------------------
// Quadratic interpolation
//----------------------------------------------------------------
// General purpose quadratic interpolation util function
// Treats boundary conditions
float patchouli_quad_interp(patchouli_quad_interp_t* q){
 8004220:	b510      	push	{r4, lr}
    int n = q->n;
 8004222:	7801      	ldrb	r1, [r0, #0]
    q->result_maxidx = 0;
 8004224:	2300      	movs	r3, #0
 8004226:	6103      	str	r3, [r0, #16]
    float maxval = -100.0f;
 8004228:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8004318 <patchouli_quad_interp+0xf8>
    for (int i=0; i<n; i++){
 800422c:	e000      	b.n	8004230 <patchouli_quad_interp+0x10>
 800422e:	3301      	adds	r3, #1
 8004230:	428b      	cmp	r3, r1
 8004232:	da0d      	bge.n	8004250 <patchouli_quad_interp+0x30>
        if (q->data[i]>maxval){
 8004234:	68c2      	ldr	r2, [r0, #12]
 8004236:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800423a:	edd2 7a00 	vldr	s15, [r2]
 800423e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004246:	ddf2      	ble.n	800422e <patchouli_quad_interp+0xe>
            maxval = q->data[i];
            q->result_maxidx = i;
 8004248:	6103      	str	r3, [r0, #16]
            maxval = q->data[i];
 800424a:	eeb0 7a67 	vmov.f32	s14, s15
 800424e:	e7ee      	b.n	800422e <patchouli_quad_interp+0xe>
        }
    }
    int xl, xm, xr;
    if (q->result_maxidx==0) {
 8004250:	6902      	ldr	r2, [r0, #16]
 8004252:	2a00      	cmp	r2, #0
 8004254:	d14a      	bne.n	80042ec <patchouli_quad_interp+0xcc>
        q->boundary_status = PATCHOULI_QUAD_INTERP_LEFT;
 8004256:	2300      	movs	r3, #0
 8004258:	7703      	strb	r3, [r0, #28]
        xl = 0;
 800425a:	4613      	mov	r3, r2
        xm = 0;
        xr = 1;
 800425c:	f04f 0c01 	mov.w	ip, #1
        q->boundary_status = PATCHOULI_QUAD_INTERP_NORMAL;
        xl = q->result_maxidx-1;
        xm = q->result_maxidx;
        xr = q->result_maxidx+1;
    }
    float yl = q->data[xl];
 8004260:	68c4      	ldr	r4, [r0, #12]
 8004262:	eb04 0e83 	add.w	lr, r4, r3, lsl #2
 8004266:	edde 6a00 	vldr	s13, [lr]
    float ym = q->data[xm];
 800426a:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800426e:	ed92 6a00 	vldr	s12, [r2]
    float yr = q->data[xr];
 8004272:	eb04 048c 	add.w	r4, r4, ip, lsl #2
 8004276:	ed94 5a00 	vldr	s10, [r4]

    // Quadratic interpolation
    q->result_interp = (float)xl+0.5f*(3*yl-4*ym+yr)/(yl-2*ym+yr);
 800427a:	ee07 3a90 	vmov	s15, r3
 800427e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004282:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8004286:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800428a:	eef1 5a00 	vmov.f32	s11, #16	@ 0x40800000  4.0
 800428e:	ee66 5a25 	vmul.f32	s11, s12, s11
 8004292:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8004296:	ee77 7a85 	vadd.f32	s15, s15, s10
 800429a:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 800429e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80042a2:	ee36 6a06 	vadd.f32	s12, s12, s12
 80042a6:	ee76 6ac6 	vsub.f32	s13, s13, s12
 80042aa:	ee76 6a85 	vadd.f32	s13, s13, s10
 80042ae:	ee87 6aa6 	vdiv.f32	s12, s15, s13
 80042b2:	ee77 7a06 	vadd.f32	s15, s14, s12
 80042b6:	edc0 7a05 	vstr	s15, [r0, #20]
    if (q->boundary_status==PATCHOULI_QUAD_INTERP_LEFT)  q->result_interp -= 0.0f;
 80042ba:	7f03      	ldrb	r3, [r0, #28]
    if (q->boundary_status==PATCHOULI_QUAD_INTERP_RIGHT) q->result_interp -= 1.0f;
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d024      	beq.n	800430a <patchouli_quad_interp+0xea>

    // Map the result to the range [low, high]
    q->result_mapped = q->low + (q->high-q->low)*q->result_interp/(n-1);
 80042c0:	ed90 0a01 	vldr	s0, [r0, #4]
 80042c4:	ed90 7a02 	vldr	s14, [r0, #8]
 80042c8:	ee37 7a40 	vsub.f32	s14, s14, s0
 80042cc:	edd0 7a05 	vldr	s15, [r0, #20]
 80042d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80042d4:	3901      	subs	r1, #1
 80042d6:	ee07 1a90 	vmov	s15, r1
 80042da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80042de:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80042e2:	ee30 0a26 	vadd.f32	s0, s0, s13
 80042e6:	ed80 0a06 	vstr	s0, [r0, #24]
    return q->result_mapped;
}
 80042ea:	bd10      	pop	{r4, pc}
    } else if (q->result_maxidx==n-1){
 80042ec:	f101 3cff 	add.w	ip, r1, #4294967295
 80042f0:	4562      	cmp	r2, ip
 80042f2:	d005      	beq.n	8004300 <patchouli_quad_interp+0xe0>
        q->boundary_status = PATCHOULI_QUAD_INTERP_NORMAL;
 80042f4:	2301      	movs	r3, #1
 80042f6:	7703      	strb	r3, [r0, #28]
        xl = q->result_maxidx-1;
 80042f8:	1e53      	subs	r3, r2, #1
        xr = q->result_maxidx+1;
 80042fa:	f102 0c01 	add.w	ip, r2, #1
 80042fe:	e7af      	b.n	8004260 <patchouli_quad_interp+0x40>
        q->boundary_status = PATCHOULI_QUAD_INTERP_RIGHT;
 8004300:	2302      	movs	r3, #2
 8004302:	7703      	strb	r3, [r0, #28]
        xl = n-2;
 8004304:	1e8b      	subs	r3, r1, #2
        xm = n-1;
 8004306:	4662      	mov	r2, ip
 8004308:	e7aa      	b.n	8004260 <patchouli_quad_interp+0x40>
    if (q->boundary_status==PATCHOULI_QUAD_INTERP_RIGHT) q->result_interp -= 1.0f;
 800430a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800430e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004312:	edc0 7a05 	vstr	s15, [r0, #20]
 8004316:	e7d3      	b.n	80042c0 <patchouli_quad_interp+0xa0>
 8004318:	c2c80000 	.word	0xc2c80000

0800431c <MX_RF_Init>:
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 800431c:	4770      	bx	lr
	...

08004320 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8004320:	b508      	push	{r3, lr}

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8004322:	480f      	ldr	r0, [pc, #60]	@ (8004360 <MX_RTC_Init+0x40>)
 8004324:	4b0f      	ldr	r3, [pc, #60]	@ (8004364 <MX_RTC_Init+0x44>)
 8004326:	6003      	str	r3, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8004328:	2300      	movs	r3, #0
 800432a:	6043      	str	r3, [r0, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 800432c:	220f      	movs	r2, #15
 800432e:	6082      	str	r2, [r0, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8004330:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8004334:	60c2      	str	r2, [r0, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8004336:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8004338:	6183      	str	r3, [r0, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800433a:	61c3      	str	r3, [r0, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800433c:	6143      	str	r3, [r0, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800433e:	f003 fab7 	bl	80078b0 <HAL_RTC_Init>
 8004342:	b930      	cbnz	r0, 8004352 <MX_RTC_Init+0x32>
    Error_Handler();
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8004344:	2200      	movs	r2, #0
 8004346:	4611      	mov	r1, r2
 8004348:	4805      	ldr	r0, [pc, #20]	@ (8004360 <MX_RTC_Init+0x40>)
 800434a:	f003 fb07 	bl	800795c <HAL_RTCEx_SetWakeUpTimer_IT>
 800434e:	b918      	cbnz	r0, 8004358 <MX_RTC_Init+0x38>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8004350:	bd08      	pop	{r3, pc}
    Error_Handler();
 8004352:	f7fe fd0d 	bl	8002d70 <Error_Handler>
 8004356:	e7f5      	b.n	8004344 <MX_RTC_Init+0x24>
    Error_Handler();
 8004358:	f7fe fd0a 	bl	8002d70 <Error_Handler>
}
 800435c:	e7f8      	b.n	8004350 <MX_RTC_Init+0x30>
 800435e:	bf00      	nop
 8004360:	2000054c 	.word	0x2000054c
 8004364:	40002800 	.word	0x40002800

08004368 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8004368:	b510      	push	{r4, lr}
 800436a:	b096      	sub	sp, #88	@ 0x58
 800436c:	4604      	mov	r4, r0

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800436e:	2250      	movs	r2, #80	@ 0x50
 8004370:	2100      	movs	r1, #0
 8004372:	a802      	add	r0, sp, #8
 8004374:	f008 f838 	bl	800c3e8 <memset>
  if(rtcHandle->Instance==RTC)
 8004378:	6822      	ldr	r2, [r4, #0]
 800437a:	4b17      	ldr	r3, [pc, #92]	@ (80043d8 <HAL_RTC_MspInit+0x70>)
 800437c:	429a      	cmp	r2, r3
 800437e:	d001      	beq.n	8004384 <HAL_RTC_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8004380:	b016      	add	sp, #88	@ 0x58
 8004382:	bd10      	pop	{r4, pc}
    HAL_PWR_EnableBkUpAccess();
 8004384:	f002 f9ea 	bl	800675c <HAL_PWR_EnableBkUpAccess>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004388:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800438c:	9302      	str	r3, [sp, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800438e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004392:	9312      	str	r3, [sp, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004394:	a802      	add	r0, sp, #8
 8004396:	f003 f8b6 	bl	8007506 <HAL_RCCEx_PeriphCLKConfig>
 800439a:	b9c8      	cbnz	r0, 80043d0 <HAL_RTC_MspInit+0x68>
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 800439c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80043a0:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80043a4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80043a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  SET_BIT(RCC->APB1ENR1, Periphs);
 80043ac:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80043ae:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80043b2:	659a      	str	r2, [r3, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80043b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043ba:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80043bc:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 80043be:	2200      	movs	r2, #0
 80043c0:	4611      	mov	r1, r2
 80043c2:	2003      	movs	r0, #3
 80043c4:	f000 ff90 	bl	80052e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 80043c8:	2003      	movs	r0, #3
 80043ca:	f000 ff9d 	bl	8005308 <HAL_NVIC_EnableIRQ>
}
 80043ce:	e7d7      	b.n	8004380 <HAL_RTC_MspInit+0x18>
      Error_Handler();
 80043d0:	f7fe fcce 	bl	8002d70 <Error_Handler>
 80043d4:	e7e2      	b.n	800439c <HAL_RTC_MspInit+0x34>
 80043d6:	bf00      	nop
 80043d8:	40002800 	.word	0x40002800

080043dc <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 80043dc:	b500      	push	{lr}
 80043de:	b085      	sub	sp, #20
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 80043e0:	466b      	mov	r3, sp
 80043e2:	f100 020c 	add.w	r2, r0, #12
 80043e6:	212e      	movs	r1, #46	@ 0x2e
 80043e8:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 80043ec:	f000 f906 	bl	80045fc <shci_send>
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}
 80043f0:	f89d 000e 	ldrb.w	r0, [sp, #14]
 80043f4:	b005      	add	sp, #20
 80043f6:	f85d fb04 	ldr.w	pc, [sp], #4

080043fa <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 80043fa:	b500      	push	{lr}
 80043fc:	b085      	sub	sp, #20
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 80043fe:	466b      	mov	r3, sp
 8004400:	f100 020c 	add.w	r2, r0, #12
 8004404:	210f      	movs	r1, #15
 8004406:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 800440a:	f000 f8f7 	bl	80045fc <shci_send>
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}
 800440e:	f89d 000e 	ldrb.w	r0, [sp, #14]
 8004412:	b005      	add	sp, #20
 8004414:	f85d fb04 	ldr.w	pc, [sp], #4

08004418 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 8004418:	b500      	push	{lr}
 800441a:	b085      	sub	sp, #20
 800441c:	4602      	mov	r2, r0
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;

  shci_send( SHCI_OPCODE_C2_CONFIG,
 800441e:	466b      	mov	r3, sp
 8004420:	2110      	movs	r1, #16
 8004422:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 8004426:	f000 f8e9 	bl	80045fc <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}
 800442a:	f89d 000e 	ldrb.w	r0, [sp, #14]
 800442e:	b005      	add	sp, #20
 8004430:	f85d fb04 	ldr.w	pc, [sp], #4

08004434 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 8004434:	b430      	push	{r4, r5}
  uint32_t wireless_firmware_infoStack = 0;
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
  uint32_t fus_version = 0;
  uint32_t fus_memorySize = 0;

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 8004436:	4b21      	ldr	r3, [pc, #132]	@ (80044bc <SHCI_GetWirelessFwInfo+0x88>)
 8004438:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800443a:	f3c3 030d 	ubfx	r3, r3, #0, #14
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8004444:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 8004448:	681a      	ldr	r2, [r3, #0]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 800444a:	6811      	ldr	r1, [r2, #0]
 800444c:	4b1c      	ldr	r3, [pc, #112]	@ (80044c0 <SHCI_GetWirelessFwInfo+0x8c>)
 800444e:	4299      	cmp	r1, r3
 8004450:	d02d      	beq.n	80044ae <SHCI_GetWirelessFwInfo+0x7a>

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 8004452:	6913      	ldr	r3, [r2, #16]
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 8004454:	6954      	ldr	r4, [r2, #20]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 8004456:	6995      	ldr	r5, [r2, #24]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 8004458:	6851      	ldr	r1, [r2, #4]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 800445a:	6892      	ldr	r2, [r2, #8]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800445c:	ea4f 6c13 	mov.w	ip, r3, lsr #24
 8004460:	f880 c000 	strb.w	ip, [r0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8004464:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8004468:	f880 c001 	strb.w	ip, [r0, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800446c:	ea4f 2c13 	mov.w	ip, r3, lsr #8
 8004470:	f880 c002 	strb.w	ip, [r0, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 8004474:	f3c3 1c03 	ubfx	ip, r3, #4, #4
 8004478:	f880 c003 	strb.w	ip, [r0, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 800447c:	f003 030f 	and.w	r3, r3, #15
 8004480:	7103      	strb	r3, [r0, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8004482:	0e23      	lsrs	r3, r4, #24
 8004484:	7143      	strb	r3, [r0, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8004486:	0c23      	lsrs	r3, r4, #16
 8004488:	7183      	strb	r3, [r0, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 800448a:	0a23      	lsrs	r3, r4, #8
 800448c:	71c3      	strb	r3, [r0, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800448e:	7204      	strb	r4, [r0, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 8004490:	7245      	strb	r5, [r0, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8004492:	0e0b      	lsrs	r3, r1, #24
 8004494:	7283      	strb	r3, [r0, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8004496:	0c0b      	lsrs	r3, r1, #16
 8004498:	72c3      	strb	r3, [r0, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800449a:	0a09      	lsrs	r1, r1, #8
 800449c:	7301      	strb	r1, [r0, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800449e:	0e13      	lsrs	r3, r2, #24
 80044a0:	7343      	strb	r3, [r0, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 80044a2:	0c13      	lsrs	r3, r2, #16
 80044a4:	7383      	strb	r3, [r0, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 80044a6:	73c2      	strb	r2, [r0, #15]

  return (SHCI_Success);
}
 80044a8:	2000      	movs	r0, #0
 80044aa:	bc30      	pop	{r4, r5}
 80044ac:	4770      	bx	lr
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 80044ae:	6953      	ldr	r3, [r2, #20]
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 80044b0:	6994      	ldr	r4, [r2, #24]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 80044b2:	69d5      	ldr	r5, [r2, #28]
    fus_version =  p_fus_device_info_table->FusVersion;
 80044b4:	68d1      	ldr	r1, [r2, #12]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 80044b6:	6912      	ldr	r2, [r2, #16]
 80044b8:	e7d0      	b.n	800445c <SHCI_GetWirelessFwInfo+0x28>
 80044ba:	bf00      	nop
 80044bc:	58004000 	.word	0x58004000
 80044c0:	a94656b9 	.word	0xa94656b9

080044c4 <Cmd_SetStatus>:

  return;
}

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 80044c4:	b508      	push	{r3, lr}
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 80044c6:	b938      	cbnz	r0, 80044d8 <Cmd_SetStatus+0x14>
  {
    if(StatusNotCallBackFunction != 0)
 80044c8:	4b08      	ldr	r3, [pc, #32]	@ (80044ec <Cmd_SetStatus+0x28>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	b103      	cbz	r3, 80044d0 <Cmd_SetStatus+0xc>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 80044ce:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 80044d0:	4b07      	ldr	r3, [pc, #28]	@ (80044f0 <Cmd_SetStatus+0x2c>)
 80044d2:	2200      	movs	r2, #0
 80044d4:	701a      	strb	r2, [r3, #0]
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
}
 80044d6:	bd08      	pop	{r3, pc}
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 80044d8:	4b05      	ldr	r3, [pc, #20]	@ (80044f0 <Cmd_SetStatus+0x2c>)
 80044da:	2201      	movs	r2, #1
 80044dc:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 80044de:	4b03      	ldr	r3, [pc, #12]	@ (80044ec <Cmd_SetStatus+0x28>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d0f7      	beq.n	80044d6 <Cmd_SetStatus+0x12>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 80044e6:	4610      	mov	r0, r2
 80044e8:	4798      	blx	r3
  return;
 80044ea:	e7f4      	b.n	80044d6 <Cmd_SetStatus+0x12>
 80044ec:	20000574 	.word	0x20000574
 80044f0:	20000204 	.word	0x20000204

080044f4 <TlInit>:
{
 80044f4:	b510      	push	{r4, lr}
 80044f6:	b084      	sub	sp, #16
 80044f8:	4604      	mov	r4, r0
  pCmdBuffer = p_cmdbuffer;
 80044fa:	4b0b      	ldr	r3, [pc, #44]	@ (8004528 <TlInit+0x34>)
 80044fc:	6018      	str	r0, [r3, #0]
  LST_init_head (&SHciAsynchEventQueue);
 80044fe:	480b      	ldr	r0, [pc, #44]	@ (800452c <TlInit+0x38>)
 8004500:	f005 ff48 	bl	800a394 <LST_init_head>
  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8004504:	2001      	movs	r0, #1
 8004506:	f7ff ffdd 	bl	80044c4 <Cmd_SetStatus>
  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800450a:	4b09      	ldr	r3, [pc, #36]	@ (8004530 <TlInit+0x3c>)
 800450c:	2201      	movs	r2, #1
 800450e:	701a      	strb	r2, [r3, #0]
  if (shciContext.io.Init)
 8004510:	4b08      	ldr	r3, [pc, #32]	@ (8004534 <TlInit+0x40>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	b133      	cbz	r3, 8004524 <TlInit+0x30>
    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8004516:	9403      	str	r4, [sp, #12]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 8004518:	4a07      	ldr	r2, [pc, #28]	@ (8004538 <TlInit+0x44>)
 800451a:	9201      	str	r2, [sp, #4]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800451c:	4a07      	ldr	r2, [pc, #28]	@ (800453c <TlInit+0x48>)
 800451e:	9202      	str	r2, [sp, #8]
    shciContext.io.Init(&Conf);
 8004520:	a801      	add	r0, sp, #4
 8004522:	4798      	blx	r3
}
 8004524:	b004      	add	sp, #16
 8004526:	bd10      	pop	{r4, pc}
 8004528:	20000200 	.word	0x20000200
 800452c:	20000208 	.word	0x20000208
 8004530:	200001fc 	.word	0x200001fc
 8004534:	20000578 	.word	0x20000578
 8004538:	08004665 	.word	0x08004665
 800453c:	08004541 	.word	0x08004541

08004540 <TlUserEvtReceived>:

  return;
}

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 8004540:	b510      	push	{r4, lr}
 8004542:	4601      	mov	r1, r0
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 8004544:	4c03      	ldr	r4, [pc, #12]	@ (8004554 <TlUserEvtReceived+0x14>)
 8004546:	4620      	mov	r0, r4
 8004548:	f005 ff3f 	bl	800a3ca <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800454c:	4620      	mov	r0, r4
 800454e:	f7fc feac 	bl	80012aa <shci_notify_asynch_evt>

  return;
}
 8004552:	bd10      	pop	{r4, pc}
 8004554:	20000208 	.word	0x20000208

08004558 <shci_init>:
{
 8004558:	b510      	push	{r4, lr}
 800455a:	460c      	mov	r4, r1
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800455c:	684a      	ldr	r2, [r1, #4]
 800455e:	4b05      	ldr	r3, [pc, #20]	@ (8004574 <shci_init+0x1c>)
 8004560:	601a      	str	r2, [r3, #0]
  shciContext.UserEvtRx = UserEvtRx;
 8004562:	4b05      	ldr	r3, [pc, #20]	@ (8004578 <shci_init+0x20>)
 8004564:	61d8      	str	r0, [r3, #28]
  shci_register_io_bus (&shciContext.io);
 8004566:	4618      	mov	r0, r3
 8004568:	f000 f882 	bl	8004670 <shci_register_io_bus>
  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800456c:	6820      	ldr	r0, [r4, #0]
 800456e:	f7ff ffc1 	bl	80044f4 <TlInit>
}
 8004572:	bd10      	pop	{r4, pc}
 8004574:	20000574 	.word	0x20000574
 8004578:	20000578 	.word	0x20000578

0800457c <shci_user_evt_proc>:
{
 800457c:	b500      	push	{lr}
 800457e:	b085      	sub	sp, #20
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8004580:	481b      	ldr	r0, [pc, #108]	@ (80045f0 <shci_user_evt_proc+0x74>)
 8004582:	f005 ff0a 	bl	800a39a <LST_is_empty>
 8004586:	b910      	cbnz	r0, 800458e <shci_user_evt_proc+0x12>
 8004588:	4b1a      	ldr	r3, [pc, #104]	@ (80045f4 <shci_user_evt_proc+0x78>)
 800458a:	781b      	ldrb	r3, [r3, #0]
 800458c:	b94b      	cbnz	r3, 80045a2 <shci_user_evt_proc+0x26>
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800458e:	4818      	ldr	r0, [pc, #96]	@ (80045f0 <shci_user_evt_proc+0x74>)
 8004590:	f005 ff03 	bl	800a39a <LST_is_empty>
 8004594:	b910      	cbnz	r0, 800459c <shci_user_evt_proc+0x20>
 8004596:	4b17      	ldr	r3, [pc, #92]	@ (80045f4 <shci_user_evt_proc+0x78>)
 8004598:	781b      	ldrb	r3, [r3, #0]
 800459a:	bb23      	cbnz	r3, 80045e6 <shci_user_evt_proc+0x6a>
}
 800459c:	b005      	add	sp, #20
 800459e:	f85d fb04 	ldr.w	pc, [sp], #4
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 80045a2:	a903      	add	r1, sp, #12
 80045a4:	4812      	ldr	r0, [pc, #72]	@ (80045f0 <shci_user_evt_proc+0x74>)
 80045a6:	f005 ff28 	bl	800a3fa <LST_remove_head>
    if (shciContext.UserEvtRx != NULL)
 80045aa:	4b13      	ldr	r3, [pc, #76]	@ (80045f8 <shci_user_evt_proc+0x7c>)
 80045ac:	69db      	ldr	r3, [r3, #28]
 80045ae:	b18b      	cbz	r3, 80045d4 <shci_user_evt_proc+0x58>
      UserEvtRxParam.pckt = phcievtbuffer;
 80045b0:	9a03      	ldr	r2, [sp, #12]
 80045b2:	9202      	str	r2, [sp, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 80045b4:	2201      	movs	r2, #1
 80045b6:	f88d 2004 	strb.w	r2, [sp, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 80045ba:	a801      	add	r0, sp, #4
 80045bc:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 80045be:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80045c2:	4b0c      	ldr	r3, [pc, #48]	@ (80045f4 <shci_user_evt_proc+0x78>)
 80045c4:	701a      	strb	r2, [r3, #0]
    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 80045c6:	4b0b      	ldr	r3, [pc, #44]	@ (80045f4 <shci_user_evt_proc+0x78>)
 80045c8:	781b      	ldrb	r3, [r3, #0]
 80045ca:	b13b      	cbz	r3, 80045dc <shci_user_evt_proc+0x60>
      TL_MM_EvtDone( phcievtbuffer );
 80045cc:	9803      	ldr	r0, [sp, #12]
 80045ce:	f006 fa81 	bl	800aad4 <TL_MM_EvtDone>
 80045d2:	e7dc      	b.n	800458e <shci_user_evt_proc+0x12>
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 80045d4:	4b07      	ldr	r3, [pc, #28]	@ (80045f4 <shci_user_evt_proc+0x78>)
 80045d6:	2201      	movs	r2, #1
 80045d8:	701a      	strb	r2, [r3, #0]
 80045da:	e7f4      	b.n	80045c6 <shci_user_evt_proc+0x4a>
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 80045dc:	9903      	ldr	r1, [sp, #12]
 80045de:	4804      	ldr	r0, [pc, #16]	@ (80045f0 <shci_user_evt_proc+0x74>)
 80045e0:	f005 fee7 	bl	800a3b2 <LST_insert_head>
 80045e4:	e7d3      	b.n	800458e <shci_user_evt_proc+0x12>
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 80045e6:	4802      	ldr	r0, [pc, #8]	@ (80045f0 <shci_user_evt_proc+0x74>)
 80045e8:	f7fc fe5f 	bl	80012aa <shci_notify_asynch_evt>
  return;
 80045ec:	e7d6      	b.n	800459c <shci_user_evt_proc+0x20>
 80045ee:	bf00      	nop
 80045f0:	20000208 	.word	0x20000208
 80045f4:	200001fc 	.word	0x200001fc
 80045f8:	20000578 	.word	0x20000578

080045fc <shci_send>:
{
 80045fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004600:	4607      	mov	r7, r0
 8004602:	460c      	mov	r4, r1
 8004604:	4616      	mov	r6, r2
 8004606:	461d      	mov	r5, r3
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 8004608:	2000      	movs	r0, #0
 800460a:	f7ff ff5b 	bl	80044c4 <Cmd_SetStatus>
  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800460e:	f8df 8050 	ldr.w	r8, [pc, #80]	@ 8004660 <shci_send+0x64>
 8004612:	f8d8 0000 	ldr.w	r0, [r8]
 8004616:	f8a0 7009 	strh.w	r7, [r0, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800461a:	72c4      	strb	r4, [r0, #11]
  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800461c:	4622      	mov	r2, r4
 800461e:	4631      	mov	r1, r6
 8004620:	300c      	adds	r0, #12
 8004622:	f007 ff25 	bl	800c470 <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 8004626:	2401      	movs	r4, #1
 8004628:	4b0b      	ldr	r3, [pc, #44]	@ (8004658 <shci_send+0x5c>)
 800462a:	701c      	strb	r4, [r3, #0]
  shciContext.io.Send(0,0);
 800462c:	4b0b      	ldr	r3, [pc, #44]	@ (800465c <shci_send+0x60>)
 800462e:	691b      	ldr	r3, [r3, #16]
 8004630:	2100      	movs	r1, #0
 8004632:	4608      	mov	r0, r1
 8004634:	4798      	blx	r3
  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 8004636:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800463a:	f7fc fe41 	bl	80012c0 <shci_cmd_resp_wait>
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800463e:	f8d8 1000 	ldr.w	r1, [r8]
 8004642:	788a      	ldrb	r2, [r1, #2]
 8004644:	3203      	adds	r2, #3
 8004646:	f105 0008 	add.w	r0, r5, #8
 800464a:	f007 ff11 	bl	800c470 <memcpy>
  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800464e:	4620      	mov	r0, r4
 8004650:	f7ff ff38 	bl	80044c4 <Cmd_SetStatus>
}
 8004654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004658:	20000570 	.word	0x20000570
 800465c:	20000578 	.word	0x20000578
 8004660:	20000200 	.word	0x20000200

08004664 <TlCmdEvtReceived>:
{
 8004664:	b508      	push	{r3, lr}
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 8004666:	2000      	movs	r0, #0
 8004668:	f7fc fe25 	bl	80012b6 <shci_cmd_resp_release>
}
 800466c:	bd08      	pop	{r3, pc}
	...

08004670 <shci_register_io_bus>:


void shci_register_io_bus(tSHciIO* fops)
{
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 8004670:	4b02      	ldr	r3, [pc, #8]	@ (800467c <shci_register_io_bus+0xc>)
 8004672:	6003      	str	r3, [r0, #0]
  fops->Send    = TL_SYS_SendCmd;
 8004674:	4b02      	ldr	r3, [pc, #8]	@ (8004680 <shci_register_io_bus+0x10>)
 8004676:	6103      	str	r3, [r0, #16]

  return;
}
 8004678:	4770      	bx	lr
 800467a:	bf00      	nop
 800467c:	0800a9e9 	.word	0x0800a9e9
 8004680:	0800aa25 	.word	0x0800aa25

08004684 <UTIL_LPM_Init>:
/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8004684:	2300      	movs	r3, #0
 8004686:	4a02      	ldr	r2, [pc, #8]	@ (8004690 <UTIL_LPM_Init+0xc>)
 8004688:	6013      	str	r3, [r2, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800468a:	4a02      	ldr	r2, [pc, #8]	@ (8004694 <UTIL_LPM_Init+0x10>)
 800468c:	6013      	str	r3, [r2, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800468e:	4770      	bx	lr
 8004690:	2000059c 	.word	0x2000059c
 8004694:	20000598 	.word	0x20000598

08004698 <UTIL_LPM_SetOffMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004698:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800469c:	b672      	cpsid	i

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch(state)
 800469e:	b141      	cbz	r1, 80046b2 <UTIL_LPM_SetOffMode+0x1a>
 80046a0:	2901      	cmp	r1, #1
 80046a2:	d103      	bne.n	80046ac <UTIL_LPM_SetOffMode+0x14>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 80046a4:	4906      	ldr	r1, [pc, #24]	@ (80046c0 <UTIL_LPM_SetOffMode+0x28>)
 80046a6:	680a      	ldr	r2, [r1, #0]
 80046a8:	4302      	orrs	r2, r0
 80046aa:	600a      	str	r2, [r1, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046ac:	f383 8810 	msr	PRIMASK, r3
      break;
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 80046b0:	4770      	bx	lr
      OffModeDisable &= ( ~lpm_id_bm );
 80046b2:	4903      	ldr	r1, [pc, #12]	@ (80046c0 <UTIL_LPM_SetOffMode+0x28>)
 80046b4:	680a      	ldr	r2, [r1, #0]
 80046b6:	ea22 0200 	bic.w	r2, r2, r0
 80046ba:	600a      	str	r2, [r1, #0]
      break;
 80046bc:	e7f6      	b.n	80046ac <UTIL_LPM_SetOffMode+0x14>
 80046be:	bf00      	nop
 80046c0:	20000598 	.word	0x20000598

080046c4 <UTIL_SEQ_SetTask>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046c4:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80046c8:	b672      	cpsid	i

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );

  TaskSet |= TaskId_bm;
 80046ca:	4a06      	ldr	r2, [pc, #24]	@ (80046e4 <UTIL_SEQ_SetTask+0x20>)
 80046cc:	6813      	ldr	r3, [r2, #0]
 80046ce:	4303      	orrs	r3, r0
 80046d0:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 80046d2:	4a05      	ldr	r2, [pc, #20]	@ (80046e8 <UTIL_SEQ_SetTask+0x24>)
 80046d4:	f852 3031 	ldr.w	r3, [r2, r1, lsl #3]
 80046d8:	4303      	orrs	r3, r0
 80046da:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046de:	f38c 8810 	msr	PRIMASK, ip

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
}
 80046e2:	4770      	bx	lr
 80046e4:	20000634 	.word	0x20000634
 80046e8:	200005a0 	.word	0x200005a0

080046ec <UTIL_SEQ_PauseTask>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046ec:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80046f0:	b672      	cpsid	i

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );

  TaskMask &= (~TaskId_bm);
 80046f2:	4a04      	ldr	r2, [pc, #16]	@ (8004704 <UTIL_SEQ_PauseTask+0x18>)
 80046f4:	6813      	ldr	r3, [r2, #0]
 80046f6:	ea23 0000 	bic.w	r0, r3, r0
 80046fa:	6010      	str	r0, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046fc:	f381 8810 	msr	PRIMASK, r1

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
}
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	20000074 	.word	0x20000074

08004708 <UTIL_SEQ_ResumeTask>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004708:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800470c:	b672      	cpsid	i

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );

  TaskMask |= TaskId_bm;
 800470e:	4a03      	ldr	r2, [pc, #12]	@ (800471c <UTIL_SEQ_ResumeTask+0x14>)
 8004710:	6813      	ldr	r3, [r2, #0]
 8004712:	4318      	orrs	r0, r3
 8004714:	6010      	str	r0, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004716:	f381 8810 	msr	PRIMASK, r1

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
}
 800471a:	4770      	bx	lr
 800471c:	20000074 	.word	0x20000074

08004720 <UTIL_SEQ_SetEvt>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004720:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8004724:	b672      	cpsid	i

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );

  EvtSet |= EvtId_bm;
 8004726:	4a03      	ldr	r2, [pc, #12]	@ (8004734 <UTIL_SEQ_SetEvt+0x14>)
 8004728:	6813      	ldr	r3, [r2, #0]
 800472a:	4318      	orrs	r0, r3
 800472c:	6010      	str	r0, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800472e:	f381 8810 	msr	PRIMASK, r1

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
}
 8004732:	4770      	bx	lr
 8004734:	20000630 	.word	0x20000630

08004738 <UTIL_SEQ_PreIdle>:
{
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
}
 8004738:	4770      	bx	lr

0800473a <UTIL_SEQ_PostIdle>:
{
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
}
 800473a:	4770      	bx	lr

0800473c <SEQ_BitPosition>:
  if (value == 0U)
 800473c:	b128      	cbz	r0, 800474a <SEQ_BitPosition+0xe>
  return __builtin_clz(value);
 800473e:	fab0 f080 	clz	r0, r0
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
  return (uint8_t)(31 -__CLZ( Value ));
 8004742:	f1c0 001f 	rsb	r0, r0, #31
}
 8004746:	b2c0      	uxtb	r0, r0
 8004748:	4770      	bx	lr
    return 32U;
 800474a:	2020      	movs	r0, #32
 800474c:	e7f9      	b.n	8004742 <SEQ_BitPosition+0x6>
	...

08004750 <UTIL_SEQ_Run>:
{
 8004750:	b570      	push	{r4, r5, r6, lr}
  super_mask_backup = SuperMask;
 8004752:	4b42      	ldr	r3, [pc, #264]	@ (800485c <UTIL_SEQ_Run+0x10c>)
 8004754:	681c      	ldr	r4, [r3, #0]
  SuperMask &= Mask_bm;
 8004756:	4020      	ands	r0, r4
 8004758:	6018      	str	r0, [r3, #0]
  local_taskset = TaskSet;
 800475a:	4b41      	ldr	r3, [pc, #260]	@ (8004860 <UTIL_SEQ_Run+0x110>)
 800475c:	681a      	ldr	r2, [r3, #0]
  local_evtset = EvtSet;
 800475e:	4b41      	ldr	r3, [pc, #260]	@ (8004864 <UTIL_SEQ_Run+0x114>)
 8004760:	681b      	ldr	r3, [r3, #0]
  local_taskmask = TaskMask;
 8004762:	4941      	ldr	r1, [pc, #260]	@ (8004868 <UTIL_SEQ_Run+0x118>)
 8004764:	6808      	ldr	r0, [r1, #0]
  local_evtwaited =  EvtWaited;
 8004766:	4941      	ldr	r1, [pc, #260]	@ (800486c <UTIL_SEQ_Run+0x11c>)
 8004768:	6809      	ldr	r1, [r1, #0]
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800476a:	e02f      	b.n	80047cc <UTIL_SEQ_Run+0x7c>
      counter++;
 800476c:	3301      	adds	r3, #1
 800476e:	e034      	b.n	80047da <UTIL_SEQ_Run+0x8a>
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8004770:	4d3f      	ldr	r5, [pc, #252]	@ (8004870 <UTIL_SEQ_Run+0x120>)
 8004772:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8004776:	6868      	ldr	r0, [r5, #4]
 8004778:	4010      	ands	r0, r2
 800477a:	f7ff ffdf 	bl	800473c <SEQ_BitPosition>
 800477e:	4e3d      	ldr	r6, [pc, #244]	@ (8004874 <UTIL_SEQ_Run+0x124>)
 8004780:	6030      	str	r0, [r6, #0]
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 8004782:	686a      	ldr	r2, [r5, #4]
 8004784:	2301      	movs	r3, #1
 8004786:	fa03 f000 	lsl.w	r0, r3, r0
 800478a:	ea22 0200 	bic.w	r2, r2, r0
 800478e:	606a      	str	r2, [r5, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004790:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8004794:	b672      	cpsid	i
    TaskSet &= ~(1U << CurrentTaskIdx);
 8004796:	6832      	ldr	r2, [r6, #0]
 8004798:	fa03 f202 	lsl.w	r2, r3, r2
 800479c:	43d6      	mvns	r6, r2
 800479e:	4d30      	ldr	r5, [pc, #192]	@ (8004860 <UTIL_SEQ_Run+0x110>)
 80047a0:	6828      	ldr	r0, [r5, #0]
 80047a2:	ea20 0202 	bic.w	r2, r0, r2
 80047a6:	602a      	str	r2, [r5, #0]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d12d      	bne.n	8004808 <UTIL_SEQ_Run+0xb8>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047ac:	f381 8810 	msr	PRIMASK, r1
    TaskCb[CurrentTaskIdx]( );
 80047b0:	4b30      	ldr	r3, [pc, #192]	@ (8004874 <UTIL_SEQ_Run+0x124>)
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	4b30      	ldr	r3, [pc, #192]	@ (8004878 <UTIL_SEQ_Run+0x128>)
 80047b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047ba:	4798      	blx	r3
    local_taskset = TaskSet;
 80047bc:	4b28      	ldr	r3, [pc, #160]	@ (8004860 <UTIL_SEQ_Run+0x110>)
 80047be:	681a      	ldr	r2, [r3, #0]
    local_evtset = EvtSet;
 80047c0:	4b28      	ldr	r3, [pc, #160]	@ (8004864 <UTIL_SEQ_Run+0x114>)
 80047c2:	681b      	ldr	r3, [r3, #0]
    local_taskmask = TaskMask;
 80047c4:	4928      	ldr	r1, [pc, #160]	@ (8004868 <UTIL_SEQ_Run+0x118>)
 80047c6:	6808      	ldr	r0, [r1, #0]
    local_evtwaited = EvtWaited;
 80047c8:	4928      	ldr	r1, [pc, #160]	@ (800486c <UTIL_SEQ_Run+0x11c>)
 80047ca:	6809      	ldr	r1, [r1, #0]
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 80047cc:	4002      	ands	r2, r0
 80047ce:	4d23      	ldr	r5, [pc, #140]	@ (800485c <UTIL_SEQ_Run+0x10c>)
 80047d0:	682d      	ldr	r5, [r5, #0]
 80047d2:	422a      	tst	r2, r5
 80047d4:	d020      	beq.n	8004818 <UTIL_SEQ_Run+0xc8>
 80047d6:	400b      	ands	r3, r1
 80047d8:	d11e      	bne.n	8004818 <UTIL_SEQ_Run+0xc8>
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 80047da:	4a25      	ldr	r2, [pc, #148]	@ (8004870 <UTIL_SEQ_Run+0x120>)
 80047dc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80047e0:	4002      	ands	r2, r0
 80047e2:	422a      	tst	r2, r5
 80047e4:	d0c2      	beq.n	800476c <UTIL_SEQ_Run+0x1c>
    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 80047e6:	4922      	ldr	r1, [pc, #136]	@ (8004870 <UTIL_SEQ_Run+0x120>)
 80047e8:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 80047ec:	4002      	ands	r2, r0
 80047ee:	402a      	ands	r2, r5
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 80047f0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80047f4:	6849      	ldr	r1, [r1, #4]
 80047f6:	4211      	tst	r1, r2
 80047f8:	d1ba      	bne.n	8004770 <UTIL_SEQ_Run+0x20>
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 80047fa:	491d      	ldr	r1, [pc, #116]	@ (8004870 <UTIL_SEQ_Run+0x120>)
 80047fc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004800:	f04f 30ff 	mov.w	r0, #4294967295
 8004804:	6048      	str	r0, [r1, #4]
 8004806:	e7b3      	b.n	8004770 <UTIL_SEQ_Run+0x20>
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 8004808:	3b01      	subs	r3, #1
 800480a:	4819      	ldr	r0, [pc, #100]	@ (8004870 <UTIL_SEQ_Run+0x120>)
 800480c:	f850 2033 	ldr.w	r2, [r0, r3, lsl #3]
 8004810:	4032      	ands	r2, r6
 8004812:	f840 2033 	str.w	r2, [r0, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8004816:	e7c7      	b.n	80047a8 <UTIL_SEQ_Run+0x58>
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8004818:	4b16      	ldr	r3, [pc, #88]	@ (8004874 <UTIL_SEQ_Run+0x124>)
 800481a:	f04f 32ff 	mov.w	r2, #4294967295
 800481e:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 8004820:	f7ff ff8a 	bl	8004738 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004824:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8004828:	b672      	cpsid	i
  local_taskset = TaskSet;
 800482a:	4b0d      	ldr	r3, [pc, #52]	@ (8004860 <UTIL_SEQ_Run+0x110>)
 800482c:	681b      	ldr	r3, [r3, #0]
  local_evtset = EvtSet;
 800482e:	4a0d      	ldr	r2, [pc, #52]	@ (8004864 <UTIL_SEQ_Run+0x114>)
 8004830:	6811      	ldr	r1, [r2, #0]
  local_taskmask = TaskMask;
 8004832:	4a0d      	ldr	r2, [pc, #52]	@ (8004868 <UTIL_SEQ_Run+0x118>)
 8004834:	6812      	ldr	r2, [r2, #0]
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 8004836:	4013      	ands	r3, r2
 8004838:	4a08      	ldr	r2, [pc, #32]	@ (800485c <UTIL_SEQ_Run+0x10c>)
 800483a:	6812      	ldr	r2, [r2, #0]
 800483c:	4213      	tst	r3, r2
 800483e:	d103      	bne.n	8004848 <UTIL_SEQ_Run+0xf8>
    if ((local_evtset & EvtWaited)== 0U)
 8004840:	4b0a      	ldr	r3, [pc, #40]	@ (800486c <UTIL_SEQ_Run+0x11c>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	420b      	tst	r3, r1
 8004846:	d006      	beq.n	8004856 <UTIL_SEQ_Run+0x106>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004848:	f385 8810 	msr	PRIMASK, r5
  UTIL_SEQ_PostIdle( );
 800484c:	f7ff ff75 	bl	800473a <UTIL_SEQ_PostIdle>
  SuperMask = super_mask_backup;
 8004850:	4b02      	ldr	r3, [pc, #8]	@ (800485c <UTIL_SEQ_Run+0x10c>)
 8004852:	601c      	str	r4, [r3, #0]
}
 8004854:	bd70      	pop	{r4, r5, r6, pc}
      UTIL_SEQ_Idle( );
 8004856:	f7fc fd27 	bl	80012a8 <UTIL_SEQ_Idle>
 800485a:	e7f5      	b.n	8004848 <UTIL_SEQ_Run+0xf8>
 800485c:	20000070 	.word	0x20000070
 8004860:	20000634 	.word	0x20000634
 8004864:	20000630 	.word	0x20000630
 8004868:	20000074 	.word	0x20000074
 800486c:	2000062c 	.word	0x2000062c
 8004870:	200005a0 	.word	0x200005a0
 8004874:	20000628 	.word	0x20000628
 8004878:	200005a8 	.word	0x200005a8

0800487c <UTIL_SEQ_EvtIdle>:
{
 800487c:	b508      	push	{r3, lr}
  UTIL_SEQ_Run(~TaskId_bm);
 800487e:	43c0      	mvns	r0, r0
 8004880:	f7ff ff66 	bl	8004750 <UTIL_SEQ_Run>
}
 8004884:	bd08      	pop	{r3, pc}
	...

08004888 <UTIL_SEQ_WaitEvt>:
{
 8004888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800488a:	4604      	mov	r4, r0
  current_task_idx = CurrentTaskIdx;
 800488c:	4b11      	ldr	r3, [pc, #68]	@ (80048d4 <UTIL_SEQ_WaitEvt+0x4c>)
 800488e:	681e      	ldr	r6, [r3, #0]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 8004890:	f1b6 3fff 	cmp.w	r6, #4294967295
 8004894:	d005      	beq.n	80048a2 <UTIL_SEQ_WaitEvt+0x1a>
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 8004896:	2501      	movs	r5, #1
 8004898:	40b5      	lsls	r5, r6
  event_waited_id_backup = EvtWaited;
 800489a:	4b0f      	ldr	r3, [pc, #60]	@ (80048d8 <UTIL_SEQ_WaitEvt+0x50>)
 800489c:	681f      	ldr	r7, [r3, #0]
  EvtWaited = EvtId_bm;
 800489e:	601c      	str	r4, [r3, #0]
  while ((EvtSet & EvtId_bm) == 0U)
 80048a0:	e005      	b.n	80048ae <UTIL_SEQ_WaitEvt+0x26>
    wait_task_idx = 0u;
 80048a2:	2500      	movs	r5, #0
 80048a4:	e7f9      	b.n	800489a <UTIL_SEQ_WaitEvt+0x12>
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 80048a6:	4621      	mov	r1, r4
 80048a8:	4628      	mov	r0, r5
 80048aa:	f7ff ffe7 	bl	800487c <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 80048ae:	4b0b      	ldr	r3, [pc, #44]	@ (80048dc <UTIL_SEQ_WaitEvt+0x54>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4223      	tst	r3, r4
 80048b4:	d0f7      	beq.n	80048a6 <UTIL_SEQ_WaitEvt+0x1e>
  CurrentTaskIdx = current_task_idx;
 80048b6:	4b07      	ldr	r3, [pc, #28]	@ (80048d4 <UTIL_SEQ_WaitEvt+0x4c>)
 80048b8:	601e      	str	r6, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048ba:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80048be:	b672      	cpsid	i
  EvtSet &= (~EvtId_bm);
 80048c0:	4a06      	ldr	r2, [pc, #24]	@ (80048dc <UTIL_SEQ_WaitEvt+0x54>)
 80048c2:	6813      	ldr	r3, [r2, #0]
 80048c4:	ea23 0304 	bic.w	r3, r3, r4
 80048c8:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048ca:	f381 8810 	msr	PRIMASK, r1
  EvtWaited = event_waited_id_backup;
 80048ce:	4b02      	ldr	r3, [pc, #8]	@ (80048d8 <UTIL_SEQ_WaitEvt+0x50>)
 80048d0:	601f      	str	r7, [r3, #0]
}
 80048d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80048d4:	20000628 	.word	0x20000628
 80048d8:	2000062c 	.word	0x2000062c
 80048dc:	20000630 	.word	0x20000630

080048e0 <UTIL_SEQ_RegTask>:
{
 80048e0:	b538      	push	{r3, r4, r5, lr}
 80048e2:	4614      	mov	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048e4:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80048e8:	b672      	cpsid	i
  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 80048ea:	f7ff ff27 	bl	800473c <SEQ_BitPosition>
 80048ee:	4b03      	ldr	r3, [pc, #12]	@ (80048fc <UTIL_SEQ_RegTask+0x1c>)
 80048f0:	f843 4020 	str.w	r4, [r3, r0, lsl #2]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048f4:	f385 8810 	msr	PRIMASK, r5
}
 80048f8:	bd38      	pop	{r3, r4, r5, pc}
 80048fa:	bf00      	nop
 80048fc:	200005a8 	.word	0x200005a8

08004900 <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0U)
 8004900:	4b11      	ldr	r3, [pc, #68]	@ (8004948 <HAL_InitTick+0x48>)
 8004902:	781b      	ldrb	r3, [r3, #0]
 8004904:	b90b      	cbnz	r3, 800490a <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8004906:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8004908:	4770      	bx	lr
{
 800490a:	b510      	push	{r4, lr}
 800490c:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800490e:	f002 f823 	bl	8006958 <HAL_RCC_GetHCLKFreq>
 8004912:	4b0d      	ldr	r3, [pc, #52]	@ (8004948 <HAL_InitTick+0x48>)
 8004914:	781a      	ldrb	r2, [r3, #0]
 8004916:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800491a:	fbb3 f3f2 	udiv	r3, r3, r2
 800491e:	fbb0 f0f3 	udiv	r0, r0, r3
 8004922:	f000 fcf9 	bl	8005318 <HAL_SYSTICK_Config>
 8004926:	b968      	cbnz	r0, 8004944 <HAL_InitTick+0x44>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004928:	2c0f      	cmp	r4, #15
 800492a:	d901      	bls.n	8004930 <HAL_InitTick+0x30>
        status = HAL_ERROR;
 800492c:	2001      	movs	r0, #1
 800492e:	e00a      	b.n	8004946 <HAL_InitTick+0x46>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004930:	2200      	movs	r2, #0
 8004932:	4621      	mov	r1, r4
 8004934:	f04f 30ff 	mov.w	r0, #4294967295
 8004938:	f000 fcd6 	bl	80052e8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800493c:	4b03      	ldr	r3, [pc, #12]	@ (800494c <HAL_InitTick+0x4c>)
 800493e:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8004940:	2000      	movs	r0, #0
 8004942:	e000      	b.n	8004946 <HAL_InitTick+0x46>
      status = HAL_ERROR;
 8004944:	2001      	movs	r0, #1
}
 8004946:	bd10      	pop	{r4, pc}
 8004948:	20000078 	.word	0x20000078
 800494c:	2000007c 	.word	0x2000007c

08004950 <HAL_Init>:
{
 8004950:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004952:	4a09      	ldr	r2, [pc, #36]	@ (8004978 <HAL_Init+0x28>)
 8004954:	6813      	ldr	r3, [r2, #0]
 8004956:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800495a:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800495c:	2003      	movs	r0, #3
 800495e:	f000 fcb1 	bl	80052c4 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004962:	200f      	movs	r0, #15
 8004964:	f7ff ffcc 	bl	8004900 <HAL_InitTick>
 8004968:	b110      	cbz	r0, 8004970 <HAL_Init+0x20>
    status = HAL_ERROR;
 800496a:	2401      	movs	r4, #1
}
 800496c:	4620      	mov	r0, r4
 800496e:	bd10      	pop	{r4, pc}
 8004970:	4604      	mov	r4, r0
    HAL_MspInit();
 8004972:	f000 fee9 	bl	8005748 <HAL_MspInit>
 8004976:	e7f9      	b.n	800496c <HAL_Init+0x1c>
 8004978:	58004000 	.word	0x58004000

0800497c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 800497c:	4b03      	ldr	r3, [pc, #12]	@ (800498c <HAL_IncTick+0x10>)
 800497e:	781b      	ldrb	r3, [r3, #0]
 8004980:	4a03      	ldr	r2, [pc, #12]	@ (8004990 <HAL_IncTick+0x14>)
 8004982:	6811      	ldr	r1, [r2, #0]
 8004984:	440b      	add	r3, r1
 8004986:	6013      	str	r3, [r2, #0]
}
 8004988:	4770      	bx	lr
 800498a:	bf00      	nop
 800498c:	20000078 	.word	0x20000078
 8004990:	20000638 	.word	0x20000638

08004994 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004994:	4b01      	ldr	r3, [pc, #4]	@ (800499c <HAL_GetTick+0x8>)
 8004996:	6818      	ldr	r0, [r3, #0]
}
 8004998:	4770      	bx	lr
 800499a:	bf00      	nop
 800499c:	20000638 	.word	0x20000638

080049a0 <HAL_GetTickPrio>:
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
  return uwTickPrio;
}
 80049a0:	4b01      	ldr	r3, [pc, #4]	@ (80049a8 <HAL_GetTickPrio+0x8>)
 80049a2:	6818      	ldr	r0, [r3, #0]
 80049a4:	4770      	bx	lr
 80049a6:	bf00      	nop
 80049a8:	2000007c 	.word	0x2000007c

080049ac <HAL_GetTickFreq>:
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
  return uwTickFreq;
}
 80049ac:	4b01      	ldr	r3, [pc, #4]	@ (80049b4 <HAL_GetTickFreq+0x8>)
 80049ae:	7818      	ldrb	r0, [r3, #0]
 80049b0:	4770      	bx	lr
 80049b2:	bf00      	nop
 80049b4:	20000078 	.word	0x20000078

080049b8 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80049b8:	b410      	push	{r4}
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80049ba:	3030      	adds	r0, #48	@ 0x30
 80049bc:	0a0b      	lsrs	r3, r1, #8
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	f003 030c 	and.w	r3, r3, #12

  MODIFY_REG(*preg,
 80049c4:	58c4      	ldr	r4, [r0, r3]
 80049c6:	f001 011f 	and.w	r1, r1, #31
 80049ca:	f04f 0c1f 	mov.w	ip, #31
 80049ce:	fa0c fc01 	lsl.w	ip, ip, r1
 80049d2:	ea24 0c0c 	bic.w	ip, r4, ip
 80049d6:	f3c2 6284 	ubfx	r2, r2, #26, #5
 80049da:	408a      	lsls	r2, r1
 80049dc:	ea4c 0202 	orr.w	r2, ip, r2
 80049e0:	50c2      	str	r2, [r0, r3]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80049e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80049e6:	4770      	bx	lr

080049e8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80049e8:	b410      	push	{r4}
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80049ea:	3014      	adds	r0, #20
 80049ec:	0e4b      	lsrs	r3, r1, #25
 80049ee:	009b      	lsls	r3, r3, #2
 80049f0:	f003 0304 	and.w	r3, r3, #4

  MODIFY_REG(*preg,
 80049f4:	58c4      	ldr	r4, [r0, r3]
 80049f6:	f3c1 5104 	ubfx	r1, r1, #20, #5
 80049fa:	f04f 0c07 	mov.w	ip, #7
 80049fe:	fa0c fc01 	lsl.w	ip, ip, r1
 8004a02:	ea24 0c0c 	bic.w	ip, r4, ip
 8004a06:	408a      	lsls	r2, r1
 8004a08:	ea4c 0202 	orr.w	r2, ip, r2
 8004a0c:	50c2      	str	r2, [r0, r3]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8004a0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a12:	4770      	bx	lr

08004a14 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004a14:	b530      	push	{r4, r5, lr}
 8004a16:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 8004a1c:	2800      	cmp	r0, #0
 8004a1e:	f000 80d8 	beq.w	8004bd2 <HAL_ADC_Init+0x1be>
 8004a22:	4604      	mov	r4, r0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004a24:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8004a26:	b313      	cbz	r3, 8004a6e <HAL_ADC_Init+0x5a>

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004a28:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004a2a:	689a      	ldr	r2, [r3, #8]
 8004a2c:	f012 5f00 	tst.w	r2, #536870912	@ 0x20000000
 8004a30:	d005      	beq.n	8004a3e <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004a32:	689a      	ldr	r2, [r3, #8]
 8004a34:	f022 4220 	bic.w	r2, r2, #2684354560	@ 0xa0000000
 8004a38:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8004a3c:	609a      	str	r2, [r3, #8]
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004a3e:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004a40:	6893      	ldr	r3, [r2, #8]
 8004a42:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8004a46:	d11f      	bne.n	8004a88 <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 8004a48:	6893      	ldr	r3, [r2, #8]
 8004a4a:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004a4e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004a52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a56:	6093      	str	r3, [r2, #8]
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004a58:	4b5f      	ldr	r3, [pc, #380]	@ (8004bd8 <HAL_ADC_Init+0x1c4>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	099b      	lsrs	r3, r3, #6
 8004a5e:	4a5f      	ldr	r2, [pc, #380]	@ (8004bdc <HAL_ADC_Init+0x1c8>)
 8004a60:	fba2 2303 	umull	r2, r3, r2, r3
 8004a64:	099b      	lsrs	r3, r3, #6
 8004a66:	3301      	adds	r3, #1
 8004a68:	005b      	lsls	r3, r3, #1
 8004a6a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004a6c:	e009      	b.n	8004a82 <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 8004a6e:	f7fc f92f 	bl	8000cd0 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8004a72:	2300      	movs	r3, #0
 8004a74:	65a3      	str	r3, [r4, #88]	@ 0x58
    hadc->Lock = HAL_UNLOCKED;
 8004a76:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
 8004a7a:	e7d5      	b.n	8004a28 <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 8004a7c:	9b01      	ldr	r3, [sp, #4]
 8004a7e:	3b01      	subs	r3, #1
 8004a80:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004a82:	9b01      	ldr	r3, [sp, #4]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d1f9      	bne.n	8004a7c <HAL_ADC_Init+0x68>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004a88:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004a8a:	6893      	ldr	r3, [r2, #8]
 8004a8c:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8004a90:	d178      	bne.n	8004b84 <HAL_ADC_Init+0x170>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a92:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004a94:	f043 0310 	orr.w	r3, r3, #16
 8004a98:	6563      	str	r3, [r4, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a9a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004a9c:	f043 0301 	orr.w	r3, r3, #1
 8004aa0:	65a3      	str	r3, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004aa2:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004aa4:	6893      	ldr	r3, [r2, #8]
 8004aa6:	f013 0304 	ands.w	r3, r3, #4
 8004aaa:	d000      	beq.n	8004aae <HAL_ADC_Init+0x9a>
 8004aac:	2301      	movs	r3, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004aae:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8004ab0:	f011 0f10 	tst.w	r1, #16
 8004ab4:	f040 8086 	bne.w	8004bc4 <HAL_ADC_Init+0x1b0>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	f040 8083 	bne.w	8004bc4 <HAL_ADC_Init+0x1b0>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004abe:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004ac0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004ac4:	f043 0302 	orr.w	r3, r3, #2
 8004ac8:	6563      	str	r3, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004aca:	6893      	ldr	r3, [r2, #8]
 8004acc:	f013 0f01 	tst.w	r3, #1
 8004ad0:	d10b      	bne.n	8004aea <HAL_ADC_Init+0xd6>
 8004ad2:	4b43      	ldr	r3, [pc, #268]	@ (8004be0 <HAL_ADC_Init+0x1cc>)
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	f013 0f01 	tst.w	r3, #1
 8004ada:	d106      	bne.n	8004aea <HAL_ADC_Init+0xd6>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004adc:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004ade:	4941      	ldr	r1, [pc, #260]	@ (8004be4 <HAL_ADC_Init+0x1d0>)
 8004ae0:	688a      	ldr	r2, [r1, #8]
 8004ae2:	f422 127c 	bic.w	r2, r2, #4128768	@ 0x3f0000
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004aea:	7e62      	ldrb	r2, [r4, #25]
                hadc->Init.Overrun                                                     |
 8004aec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004aee:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                hadc->Init.DataAlign                                                   |
 8004af2:	68e2      	ldr	r2, [r4, #12]
                hadc->Init.Overrun                                                     |
 8004af4:	4313      	orrs	r3, r2
                hadc->Init.Resolution                                                  |
 8004af6:	68a2      	ldr	r2, [r4, #8]
                hadc->Init.DataAlign                                                   |
 8004af8:	4313      	orrs	r3, r2
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004afa:	f894 2020 	ldrb.w	r2, [r4, #32]
                hadc->Init.Resolution                                                  |
 8004afe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004b02:	2a01      	cmp	r2, #1
 8004b04:	d040      	beq.n	8004b88 <HAL_ADC_Init+0x174>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004b06:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8004b08:	b122      	cbz	r2, 8004b14 <HAL_ADC_Init+0x100>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004b0a:	f402 7270 	and.w	r2, r2, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8004b0e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8004b10:	430a      	orrs	r2, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004b12:	4313      	orrs	r3, r2
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004b14:	6821      	ldr	r1, [r4, #0]
 8004b16:	68cd      	ldr	r5, [r1, #12]
 8004b18:	4a33      	ldr	r2, [pc, #204]	@ (8004be8 <HAL_ADC_Init+0x1d4>)
 8004b1a:	402a      	ands	r2, r5
 8004b1c:	431a      	orrs	r2, r3
 8004b1e:	60ca      	str	r2, [r1, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004b20:	6821      	ldr	r1, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004b22:	688b      	ldr	r3, [r1, #8]
 8004b24:	f013 0304 	ands.w	r3, r3, #4
 8004b28:	d000      	beq.n	8004b2c <HAL_ADC_Init+0x118>
 8004b2a:	2301      	movs	r3, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004b2c:	688a      	ldr	r2, [r1, #8]
 8004b2e:	f012 0208 	ands.w	r2, r2, #8
 8004b32:	d000      	beq.n	8004b36 <HAL_ADC_Init+0x122>
 8004b34:	2201      	movs	r2, #1
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004b36:	b9b3      	cbnz	r3, 8004b66 <HAL_ADC_Init+0x152>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004b38:	b9aa      	cbnz	r2, 8004b66 <HAL_ADC_Init+0x152>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004b3a:	7e23      	ldrb	r3, [r4, #24]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004b3c:	f894 2030 	ldrb.w	r2, [r4, #48]	@ 0x30
 8004b40:	0052      	lsls	r2, r2, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004b42:	ea42 3283 	orr.w	r2, r2, r3, lsl #14

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004b46:	68cb      	ldr	r3, [r1, #12]
 8004b48:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004b4c:	f023 0302 	bic.w	r3, r3, #2
 8004b50:	4313      	orrs	r3, r2
 8004b52:	60cb      	str	r3, [r1, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004b54:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d01a      	beq.n	8004b92 <HAL_ADC_Init+0x17e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004b5c:	6822      	ldr	r2, [r4, #0]
 8004b5e:	6913      	ldr	r3, [r2, #16]
 8004b60:	f023 0301 	bic.w	r3, r3, #1
 8004b64:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004b66:	6923      	ldr	r3, [r4, #16]
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d022      	beq.n	8004bb2 <HAL_ADC_Init+0x19e>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004b6c:	6822      	ldr	r2, [r4, #0]
 8004b6e:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8004b70:	f023 030f 	bic.w	r3, r3, #15
 8004b74:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004b76:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004b78:	f023 0303 	bic.w	r3, r3, #3
 8004b7c:	f043 0301 	orr.w	r3, r3, #1
 8004b80:	6563      	str	r3, [r4, #84]	@ 0x54
 8004b82:	e024      	b.n	8004bce <HAL_ADC_Init+0x1ba>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b84:	2000      	movs	r0, #0
 8004b86:	e78d      	b.n	8004aa4 <HAL_ADC_Init+0x90>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004b88:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8004b8a:	3a01      	subs	r2, #1
 8004b8c:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8004b90:	e7b9      	b.n	8004b06 <HAL_ADC_Init+0xf2>
        MODIFY_REG(hadc->Instance->CFGR2,
 8004b92:	6821      	ldr	r1, [r4, #0]
 8004b94:	690b      	ldr	r3, [r1, #16]
 8004b96:	f36f 038a 	bfc	r3, #2, #9
 8004b9a:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8004b9c:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 8004b9e:	432a      	orrs	r2, r5
 8004ba0:	6c65      	ldr	r5, [r4, #68]	@ 0x44
 8004ba2:	432a      	orrs	r2, r5
 8004ba4:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8004ba6:	432a      	orrs	r2, r5
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	f043 0301 	orr.w	r3, r3, #1
 8004bae:	610b      	str	r3, [r1, #16]
 8004bb0:	e7d9      	b.n	8004b66 <HAL_ADC_Init+0x152>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004bb2:	6821      	ldr	r1, [r4, #0]
 8004bb4:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8004bb6:	f023 030f 	bic.w	r3, r3, #15
 8004bba:	69e2      	ldr	r2, [r4, #28]
 8004bbc:	3a01      	subs	r2, #1
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	630b      	str	r3, [r1, #48]	@ 0x30
 8004bc2:	e7d8      	b.n	8004b76 <HAL_ADC_Init+0x162>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004bc4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004bc6:	f043 0310 	orr.w	r3, r3, #16
 8004bca:	6563      	str	r3, [r4, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8004bcc:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 8004bce:	b003      	add	sp, #12
 8004bd0:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8004bd2:	2001      	movs	r0, #1
 8004bd4:	e7fb      	b.n	8004bce <HAL_ADC_Init+0x1ba>
 8004bd6:	bf00      	nop
 8004bd8:	20000080 	.word	0x20000080
 8004bdc:	053e2d63 	.word	0x053e2d63
 8004be0:	50040000 	.word	0x50040000
 8004be4:	50040300 	.word	0x50040300
 8004be8:	fff0c007 	.word	0xfff0c007

08004bec <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bee:	4604      	mov	r4, r0
 8004bf0:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004bf2:	6945      	ldr	r5, [r0, #20]
 8004bf4:	2d08      	cmp	r5, #8
 8004bf6:	d005      	beq.n	8004c04 <HAL_ADC_PollForConversion+0x18>
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if(READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN) != 0UL)
#else
    if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8004bf8:	6803      	ldr	r3, [r0, #0]
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	f013 0f01 	tst.w	r3, #1
 8004c00:	d11e      	bne.n	8004c40 <HAL_ADC_PollForConversion+0x54>

      return HAL_ERROR;
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8004c02:	2504      	movs	r5, #4
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004c04:	f7ff fec6 	bl	8004994 <HAL_GetTick>
 8004c08:	4607      	mov	r7, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004c0a:	6823      	ldr	r3, [r4, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	422a      	tst	r2, r5
 8004c10:	d11c      	bne.n	8004c4c <HAL_ADC_PollForConversion+0x60>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004c12:	f1b6 3fff 	cmp.w	r6, #4294967295
 8004c16:	d0f8      	beq.n	8004c0a <HAL_ADC_PollForConversion+0x1e>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004c18:	f7ff febc 	bl	8004994 <HAL_GetTick>
 8004c1c:	1bc3      	subs	r3, r0, r7
 8004c1e:	42b3      	cmp	r3, r6
 8004c20:	d801      	bhi.n	8004c26 <HAL_ADC_PollForConversion+0x3a>
 8004c22:	2e00      	cmp	r6, #0
 8004c24:	d1f1      	bne.n	8004c0a <HAL_ADC_PollForConversion+0x1e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004c26:	6823      	ldr	r3, [r4, #0]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	422b      	tst	r3, r5
 8004c2c:	d1ed      	bne.n	8004c0a <HAL_ADC_PollForConversion+0x1e>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004c2e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004c30:	f043 0304 	orr.w	r3, r3, #4
 8004c34:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004c36:	2300      	movs	r3, #0
 8004c38:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50

          return HAL_TIMEOUT;
 8004c3c:	2003      	movs	r0, #3
 8004c3e:	e004      	b.n	8004c4a <HAL_ADC_PollForConversion+0x5e>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c40:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8004c42:	f043 0320 	orr.w	r3, r3, #32
 8004c46:	6543      	str	r3, [r0, #84]	@ 0x54
      return HAL_ERROR;
 8004c48:	2001      	movs	r0, #1
    }
  }

  /* Return function status */
  return HAL_OK;
}
 8004c4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004c4c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004c4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c52:	6562      	str	r2, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004c54:	68da      	ldr	r2, [r3, #12]
 8004c56:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8004c5a:	d111      	bne.n	8004c80 <HAL_ADC_PollForConversion+0x94>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004c5c:	7e62      	ldrb	r2, [r4, #25]
 8004c5e:	b97a      	cbnz	r2, 8004c80 <HAL_ADC_PollForConversion+0x94>
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	f012 0f08 	tst.w	r2, #8
 8004c66:	d00b      	beq.n	8004c80 <HAL_ADC_PollForConversion+0x94>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004c68:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004c6a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004c6e:	6562      	str	r2, [r4, #84]	@ 0x54
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004c70:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004c72:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
 8004c76:	d103      	bne.n	8004c80 <HAL_ADC_PollForConversion+0x94>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c78:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004c7a:	f042 0201 	orr.w	r2, r2, #1
 8004c7e:	6562      	str	r2, [r4, #84]	@ 0x54
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8004c80:	2d08      	cmp	r5, #8
 8004c82:	d007      	beq.n	8004c94 <HAL_ADC_PollForConversion+0xa8>
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY) == 0UL)
 8004c84:	68da      	ldr	r2, [r3, #12]
 8004c86:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 8004c8a:	d107      	bne.n	8004c9c <HAL_ADC_PollForConversion+0xb0>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004c8c:	220c      	movs	r2, #12
 8004c8e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004c90:	2000      	movs	r0, #0
 8004c92:	e7da      	b.n	8004c4a <HAL_ADC_PollForConversion+0x5e>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8004c94:	2208      	movs	r2, #8
 8004c96:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004c98:	2000      	movs	r0, #0
 8004c9a:	e7d6      	b.n	8004c4a <HAL_ADC_PollForConversion+0x5e>
 8004c9c:	2000      	movs	r0, #0
 8004c9e:	e7d4      	b.n	8004c4a <HAL_ADC_PollForConversion+0x5e>

08004ca0 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004ca0:	6803      	ldr	r3, [r0, #0]
 8004ca2:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 8004ca4:	4770      	bx	lr
	...

08004ca8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8004ca8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004caa:	b083      	sub	sp, #12
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8004cac:	2300      	movs	r3, #0
 8004cae:	9301      	str	r3, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004cb0:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	f000 8202 	beq.w	80050be <HAL_ADC_ConfigChannel+0x416>
 8004cba:	4604      	mov	r4, r0
 8004cbc:	460d      	mov	r5, r1
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004cc4:	6800      	ldr	r0, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004cc6:	6883      	ldr	r3, [r0, #8]
 8004cc8:	f013 0f04 	tst.w	r3, #4
 8004ccc:	d009      	beq.n	8004ce2 <HAL_ADC_ConfigChannel+0x3a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004cce:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004cd0:	f043 0320 	orr.w	r3, r3, #32
 8004cd4:	6563      	str	r3, [r4, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8004cd6:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004cd8:	2300      	movs	r3, #0
 8004cda:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
}
 8004cde:	b003      	add	sp, #12
 8004ce0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004ce2:	680a      	ldr	r2, [r1, #0]
 8004ce4:	6849      	ldr	r1, [r1, #4]
 8004ce6:	f7ff fe67 	bl	80049b8 <LL_ADC_REG_SetSequencerRanks>
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004cea:	6820      	ldr	r0, [r4, #0]
 8004cec:	6883      	ldr	r3, [r0, #8]
 8004cee:	f013 0304 	ands.w	r3, r3, #4
 8004cf2:	d000      	beq.n	8004cf6 <HAL_ADC_ConfigChannel+0x4e>
 8004cf4:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004cf6:	6882      	ldr	r2, [r0, #8]
 8004cf8:	f012 0208 	ands.w	r2, r2, #8
 8004cfc:	d000      	beq.n	8004d00 <HAL_ADC_ConfigChannel+0x58>
 8004cfe:	2201      	movs	r2, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004d00:	b90b      	cbnz	r3, 8004d06 <HAL_ADC_ConfigChannel+0x5e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004d02:	2a00      	cmp	r2, #0
 8004d04:	d03a      	beq.n	8004d7c <HAL_ADC_ConfigChannel+0xd4>
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004d06:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004d08:	6893      	ldr	r3, [r2, #8]
 8004d0a:	f013 0f01 	tst.w	r3, #1
 8004d0e:	f040 81d0 	bne.w	80050b2 <HAL_ADC_ConfigChannel+0x40a>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004d12:	682b      	ldr	r3, [r5, #0]
 8004d14:	68e8      	ldr	r0, [r5, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8004d16:	f8d2 10b0 	ldr.w	r1, [r2, #176]	@ 0xb0
 8004d1a:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8004d1e:	ea21 0106 	bic.w	r1, r1, r6
 8004d22:	f000 0c18 	and.w	ip, r0, #24
 8004d26:	48a7      	ldr	r0, [pc, #668]	@ (8004fc4 <HAL_ADC_ConfigChannel+0x31c>)
 8004d28:	fa20 f00c 	lsr.w	r0, r0, ip
 8004d2c:	4003      	ands	r3, r0
 8004d2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d32:	430b      	orrs	r3, r1
 8004d34:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004d38:	68ea      	ldr	r2, [r5, #12]
 8004d3a:	4ba3      	ldr	r3, [pc, #652]	@ (8004fc8 <HAL_ADC_ConfigChannel+0x320>)
 8004d3c:	429a      	cmp	r2, r3
 8004d3e:	f000 80a2 	beq.w	8004e86 <HAL_ADC_ConfigChannel+0x1de>
      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004d42:	682b      	ldr	r3, [r5, #0]
 8004d44:	4aa1      	ldr	r2, [pc, #644]	@ (8004fcc <HAL_ADC_ConfigChannel+0x324>)
 8004d46:	4213      	tst	r3, r2
 8004d48:	f000 81b5 	beq.w	80050b6 <HAL_ADC_ConfigChannel+0x40e>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004d4c:	4aa0      	ldr	r2, [pc, #640]	@ (8004fd0 <HAL_ADC_ConfigChannel+0x328>)
 8004d4e:	6892      	ldr	r2, [r2, #8]
 8004d50:	f002 70e0 	and.w	r0, r2, #29360128	@ 0x1c00000
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004d54:	499f      	ldr	r1, [pc, #636]	@ (8004fd4 <HAL_ADC_ConfigChannel+0x32c>)
 8004d56:	6889      	ldr	r1, [r1, #8]
 8004d58:	f011 0f01 	tst.w	r1, #1
 8004d5c:	f040 8155 	bne.w	800500a <HAL_ADC_ConfigChannel+0x362>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004d60:	499d      	ldr	r1, [pc, #628]	@ (8004fd8 <HAL_ADC_ConfigChannel+0x330>)
 8004d62:	428b      	cmp	r3, r1
 8004d64:	f000 8157 	beq.w	8005016 <HAL_ADC_ConfigChannel+0x36e>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004d68:	499c      	ldr	r1, [pc, #624]	@ (8004fdc <HAL_ADC_ConfigChannel+0x334>)
 8004d6a:	428b      	cmp	r3, r1
 8004d6c:	f000 817a 	beq.w	8005064 <HAL_ADC_ConfigChannel+0x3bc>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004d70:	499b      	ldr	r1, [pc, #620]	@ (8004fe0 <HAL_ADC_ConfigChannel+0x338>)
 8004d72:	428b      	cmp	r3, r1
 8004d74:	f000 818a 	beq.w	800508c <HAL_ADC_ConfigChannel+0x3e4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d78:	2000      	movs	r0, #0
 8004d7a:	e7ad      	b.n	8004cd8 <HAL_ADC_ConfigChannel+0x30>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004d7c:	68aa      	ldr	r2, [r5, #8]
 8004d7e:	6829      	ldr	r1, [r5, #0]
 8004d80:	f7ff fe32 	bl	80049e8 <LL_ADC_SetChannelSamplingTime>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004d84:	6969      	ldr	r1, [r5, #20]
 8004d86:	6822      	ldr	r2, [r4, #0]
 8004d88:	68d3      	ldr	r3, [r2, #12]
 8004d8a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004d8e:	005b      	lsls	r3, r3, #1
 8004d90:	4099      	lsls	r1, r3
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004d92:	6928      	ldr	r0, [r5, #16]
 8004d94:	2804      	cmp	r0, #4
 8004d96:	d00e      	beq.n	8004db6 <HAL_ADC_ConfigChannel+0x10e>
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004d98:	682e      	ldr	r6, [r5, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004d9a:	3260      	adds	r2, #96	@ 0x60
  MODIFY_REG(*preg,
 8004d9c:	f852 7020 	ldr.w	r7, [r2, r0, lsl #2]
 8004da0:	4b90      	ldr	r3, [pc, #576]	@ (8004fe4 <HAL_ADC_ConfigChannel+0x33c>)
 8004da2:	403b      	ands	r3, r7
 8004da4:	f006 46f8 	and.w	r6, r6, #2080374784	@ 0x7c000000
 8004da8:	4331      	orrs	r1, r6
 8004daa:	430b      	orrs	r3, r1
 8004dac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004db0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 8004db4:	e7a7      	b.n	8004d06 <HAL_ADC_ConfigChannel+0x5e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004db6:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8004db8:	6e11      	ldr	r1, [r2, #96]	@ 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004dba:	f3c1 6184 	ubfx	r1, r1, #26, #5
 8004dbe:	682b      	ldr	r3, [r5, #0]
 8004dc0:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8004dc4:	bb80      	cbnz	r0, 8004e28 <HAL_ADC_ConfigChannel+0x180>
 8004dc6:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8004dca:	4299      	cmp	r1, r3
 8004dcc:	d034      	beq.n	8004e38 <HAL_ADC_ConfigChannel+0x190>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004dce:	6821      	ldr	r1, [r4, #0]
 8004dd0:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8004dd2:	6e4a      	ldr	r2, [r1, #100]	@ 0x64
 8004dd4:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8004dd8:	682b      	ldr	r3, [r5, #0]
 8004dda:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8004dde:	bb80      	cbnz	r0, 8004e42 <HAL_ADC_ConfigChannel+0x19a>
 8004de0:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d034      	beq.n	8004e52 <HAL_ADC_ConfigChannel+0x1aa>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004de8:	6821      	ldr	r1, [r4, #0]
 8004dea:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8004dec:	6e8a      	ldr	r2, [r1, #104]	@ 0x68
 8004dee:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8004df2:	682b      	ldr	r3, [r5, #0]
 8004df4:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8004df8:	bb80      	cbnz	r0, 8004e5c <HAL_ADC_ConfigChannel+0x1b4>
 8004dfa:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8004dfe:	429a      	cmp	r2, r3
 8004e00:	d034      	beq.n	8004e6c <HAL_ADC_ConfigChannel+0x1c4>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004e02:	6821      	ldr	r1, [r4, #0]
 8004e04:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 8004e06:	6eca      	ldr	r2, [r1, #108]	@ 0x6c
 8004e08:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8004e0c:	682b      	ldr	r3, [r5, #0]
 8004e0e:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8004e12:	bb80      	cbnz	r0, 8004e76 <HAL_ADC_ConfigChannel+0x1ce>
 8004e14:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	f47f af74 	bne.w	8004d06 <HAL_ADC_ConfigChannel+0x5e>
  MODIFY_REG(*preg,
 8004e1e:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 8004e20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004e24:	66cb      	str	r3, [r1, #108]	@ 0x6c
}
 8004e26:	e76e      	b.n	8004d06 <HAL_ADC_ConfigChannel+0x5e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e28:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8004e2c:	b113      	cbz	r3, 8004e34 <HAL_ADC_ConfigChannel+0x18c>
  return __builtin_clz(value);
 8004e2e:	fab3 f383 	clz	r3, r3
 8004e32:	e7ca      	b.n	8004dca <HAL_ADC_ConfigChannel+0x122>
    return 32U;
 8004e34:	2320      	movs	r3, #32
 8004e36:	e7c8      	b.n	8004dca <HAL_ADC_ConfigChannel+0x122>
  MODIFY_REG(*preg,
 8004e38:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8004e3a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004e3e:	6613      	str	r3, [r2, #96]	@ 0x60
}
 8004e40:	e7c5      	b.n	8004dce <HAL_ADC_ConfigChannel+0x126>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e42:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8004e46:	b113      	cbz	r3, 8004e4e <HAL_ADC_ConfigChannel+0x1a6>
  return __builtin_clz(value);
 8004e48:	fab3 f383 	clz	r3, r3
 8004e4c:	e7ca      	b.n	8004de4 <HAL_ADC_ConfigChannel+0x13c>
    return 32U;
 8004e4e:	2320      	movs	r3, #32
 8004e50:	e7c8      	b.n	8004de4 <HAL_ADC_ConfigChannel+0x13c>
  MODIFY_REG(*preg,
 8004e52:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8004e54:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004e58:	664b      	str	r3, [r1, #100]	@ 0x64
}
 8004e5a:	e7c5      	b.n	8004de8 <HAL_ADC_ConfigChannel+0x140>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e5c:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8004e60:	b113      	cbz	r3, 8004e68 <HAL_ADC_ConfigChannel+0x1c0>
  return __builtin_clz(value);
 8004e62:	fab3 f383 	clz	r3, r3
 8004e66:	e7ca      	b.n	8004dfe <HAL_ADC_ConfigChannel+0x156>
    return 32U;
 8004e68:	2320      	movs	r3, #32
 8004e6a:	e7c8      	b.n	8004dfe <HAL_ADC_ConfigChannel+0x156>
  MODIFY_REG(*preg,
 8004e6c:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8004e6e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004e72:	668b      	str	r3, [r1, #104]	@ 0x68
}
 8004e74:	e7c5      	b.n	8004e02 <HAL_ADC_ConfigChannel+0x15a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e76:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8004e7a:	b113      	cbz	r3, 8004e82 <HAL_ADC_ConfigChannel+0x1da>
  return __builtin_clz(value);
 8004e7c:	fab3 f383 	clz	r3, r3
 8004e80:	e7ca      	b.n	8004e18 <HAL_ADC_ConfigChannel+0x170>
    return 32U;
 8004e82:	2320      	movs	r3, #32
 8004e84:	e7c8      	b.n	8004e18 <HAL_ADC_ConfigChannel+0x170>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e86:	6820      	ldr	r0, [r4, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004e88:	682b      	ldr	r3, [r5, #0]
 8004e8a:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8004e8e:	bb3e      	cbnz	r6, 8004ee0 <HAL_ADC_ConfigChannel+0x238>
 8004e90:	0e9a      	lsrs	r2, r3, #26
 8004e92:	3201      	adds	r2, #1
 8004e94:	f002 021f 	and.w	r2, r2, #31
 8004e98:	2a09      	cmp	r2, #9
 8004e9a:	bf8c      	ite	hi
 8004e9c:	2200      	movhi	r2, #0
 8004e9e:	2201      	movls	r2, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004ea0:	2a00      	cmp	r2, #0
 8004ea2:	d055      	beq.n	8004f50 <HAL_ADC_ConfigChannel+0x2a8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004ea4:	bb5e      	cbnz	r6, 8004efe <HAL_ADC_ConfigChannel+0x256>
 8004ea6:	0e99      	lsrs	r1, r3, #26
 8004ea8:	3101      	adds	r1, #1
 8004eaa:	0689      	lsls	r1, r1, #26
 8004eac:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8004eb0:	bb8e      	cbnz	r6, 8004f16 <HAL_ADC_ConfigChannel+0x26e>
 8004eb2:	ea4f 6c93 	mov.w	ip, r3, lsr #26
 8004eb6:	f10c 0c01 	add.w	ip, ip, #1
 8004eba:	f00c 0c1f 	and.w	ip, ip, #31
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	fa02 f20c 	lsl.w	r2, r2, ip
 8004ec4:	4311      	orrs	r1, r2
 8004ec6:	bbae      	cbnz	r6, 8004f34 <HAL_ADC_ConfigChannel+0x28c>
 8004ec8:	0e9b      	lsrs	r3, r3, #26
 8004eca:	3301      	adds	r3, #1
 8004ecc:	f003 031f 	and.w	r3, r3, #31
 8004ed0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004ed4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004ed6:	4319      	orrs	r1, r3
 8004ed8:	68aa      	ldr	r2, [r5, #8]
 8004eda:	f7ff fd85 	bl	80049e8 <LL_ADC_SetChannelSamplingTime>
 8004ede:	e730      	b.n	8004d42 <HAL_ADC_ConfigChannel+0x9a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ee0:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8004ee4:	b14a      	cbz	r2, 8004efa <HAL_ADC_ConfigChannel+0x252>
  return __builtin_clz(value);
 8004ee6:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004eea:	3201      	adds	r2, #1
 8004eec:	f002 021f 	and.w	r2, r2, #31
 8004ef0:	2a09      	cmp	r2, #9
 8004ef2:	bf8c      	ite	hi
 8004ef4:	2200      	movhi	r2, #0
 8004ef6:	2201      	movls	r2, #1
 8004ef8:	e7d2      	b.n	8004ea0 <HAL_ADC_ConfigChannel+0x1f8>
    return 32U;
 8004efa:	2220      	movs	r2, #32
 8004efc:	e7f5      	b.n	8004eea <HAL_ADC_ConfigChannel+0x242>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004efe:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 8004f02:	b131      	cbz	r1, 8004f12 <HAL_ADC_ConfigChannel+0x26a>
  return __builtin_clz(value);
 8004f04:	fab1 f181 	clz	r1, r1
 8004f08:	3101      	adds	r1, #1
 8004f0a:	0689      	lsls	r1, r1, #26
 8004f0c:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8004f10:	e7ce      	b.n	8004eb0 <HAL_ADC_ConfigChannel+0x208>
    return 32U;
 8004f12:	2120      	movs	r1, #32
 8004f14:	e7f8      	b.n	8004f08 <HAL_ADC_ConfigChannel+0x260>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f16:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8004f1a:	b14a      	cbz	r2, 8004f30 <HAL_ADC_ConfigChannel+0x288>
  return __builtin_clz(value);
 8004f1c:	fab2 f282 	clz	r2, r2
 8004f20:	3201      	adds	r2, #1
 8004f22:	f002 021f 	and.w	r2, r2, #31
 8004f26:	f04f 0c01 	mov.w	ip, #1
 8004f2a:	fa0c f202 	lsl.w	r2, ip, r2
 8004f2e:	e7c9      	b.n	8004ec4 <HAL_ADC_ConfigChannel+0x21c>
    return 32U;
 8004f30:	2220      	movs	r2, #32
 8004f32:	e7f5      	b.n	8004f20 <HAL_ADC_ConfigChannel+0x278>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f34:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8004f38:	b143      	cbz	r3, 8004f4c <HAL_ADC_ConfigChannel+0x2a4>
  return __builtin_clz(value);
 8004f3a:	fab3 f383 	clz	r3, r3
 8004f3e:	3301      	adds	r3, #1
 8004f40:	f003 031f 	and.w	r3, r3, #31
 8004f44:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004f48:	051b      	lsls	r3, r3, #20
 8004f4a:	e7c4      	b.n	8004ed6 <HAL_ADC_ConfigChannel+0x22e>
    return 32U;
 8004f4c:	2320      	movs	r3, #32
 8004f4e:	e7f6      	b.n	8004f3e <HAL_ADC_ConfigChannel+0x296>
 8004f50:	b9e6      	cbnz	r6, 8004f8c <HAL_ADC_ConfigChannel+0x2e4>
 8004f52:	0e99      	lsrs	r1, r3, #26
 8004f54:	3101      	adds	r1, #1
 8004f56:	0689      	lsls	r1, r1, #26
 8004f58:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8004f5c:	bb16      	cbnz	r6, 8004fa4 <HAL_ADC_ConfigChannel+0x2fc>
 8004f5e:	ea4f 6c93 	mov.w	ip, r3, lsr #26
 8004f62:	f10c 0c01 	add.w	ip, ip, #1
 8004f66:	f00c 0c1f 	and.w	ip, ip, #31
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	fa02 f20c 	lsl.w	r2, r2, ip
 8004f70:	4311      	orrs	r1, r2
 8004f72:	bbce      	cbnz	r6, 8004fe8 <HAL_ADC_ConfigChannel+0x340>
 8004f74:	0e9b      	lsrs	r3, r3, #26
 8004f76:	3301      	adds	r3, #1
 8004f78:	f003 031f 	and.w	r3, r3, #31
 8004f7c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004f80:	3b1e      	subs	r3, #30
 8004f82:	051b      	lsls	r3, r3, #20
 8004f84:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f88:	4319      	orrs	r1, r3
 8004f8a:	e7a5      	b.n	8004ed8 <HAL_ADC_ConfigChannel+0x230>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f8c:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 8004f90:	b131      	cbz	r1, 8004fa0 <HAL_ADC_ConfigChannel+0x2f8>
  return __builtin_clz(value);
 8004f92:	fab1 f181 	clz	r1, r1
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004f96:	3101      	adds	r1, #1
 8004f98:	0689      	lsls	r1, r1, #26
 8004f9a:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8004f9e:	e7dd      	b.n	8004f5c <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8004fa0:	2120      	movs	r1, #32
 8004fa2:	e7f8      	b.n	8004f96 <HAL_ADC_ConfigChannel+0x2ee>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fa4:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8004fa8:	b14a      	cbz	r2, 8004fbe <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8004faa:	fab2 f282 	clz	r2, r2
 8004fae:	3201      	adds	r2, #1
 8004fb0:	f002 021f 	and.w	r2, r2, #31
 8004fb4:	f04f 0c01 	mov.w	ip, #1
 8004fb8:	fa0c f202 	lsl.w	r2, ip, r2
 8004fbc:	e7d8      	b.n	8004f70 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8004fbe:	2220      	movs	r2, #32
 8004fc0:	e7f5      	b.n	8004fae <HAL_ADC_ConfigChannel+0x306>
 8004fc2:	bf00      	nop
 8004fc4:	0007ffff 	.word	0x0007ffff
 8004fc8:	407f0000 	.word	0x407f0000
 8004fcc:	80080000 	.word	0x80080000
 8004fd0:	50040300 	.word	0x50040300
 8004fd4:	50040000 	.word	0x50040000
 8004fd8:	c7520000 	.word	0xc7520000
 8004fdc:	cb840000 	.word	0xcb840000
 8004fe0:	80000001 	.word	0x80000001
 8004fe4:	03fff000 	.word	0x03fff000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fe8:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8004fec:	b15b      	cbz	r3, 8005006 <HAL_ADC_ConfigChannel+0x35e>
  return __builtin_clz(value);
 8004fee:	fab3 f383 	clz	r3, r3
 8004ff2:	3301      	adds	r3, #1
 8004ff4:	f003 031f 	and.w	r3, r3, #31
 8004ff8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004ffc:	3b1e      	subs	r3, #30
 8004ffe:	051b      	lsls	r3, r3, #20
 8005000:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005004:	e7c0      	b.n	8004f88 <HAL_ADC_ConfigChannel+0x2e0>
    return 32U;
 8005006:	2320      	movs	r3, #32
 8005008:	e7f3      	b.n	8004ff2 <HAL_ADC_ConfigChannel+0x34a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800500a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800500c:	f043 0320 	orr.w	r3, r3, #32
 8005010:	6563      	str	r3, [r4, #84]	@ 0x54
          tmp_hal_status = HAL_ERROR;
 8005012:	2001      	movs	r0, #1
 8005014:	e660      	b.n	8004cd8 <HAL_ADC_ConfigChannel+0x30>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005016:	f412 0f00 	tst.w	r2, #8388608	@ 0x800000
 800501a:	f47f aea5 	bne.w	8004d68 <HAL_ADC_ConfigChannel+0xc0>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800501e:	6822      	ldr	r2, [r4, #0]
 8005020:	4b28      	ldr	r3, [pc, #160]	@ (80050c4 <HAL_ADC_ConfigChannel+0x41c>)
 8005022:	429a      	cmp	r2, r3
 8005024:	d001      	beq.n	800502a <HAL_ADC_ConfigChannel+0x382>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005026:	2000      	movs	r0, #0
 8005028:	e656      	b.n	8004cd8 <HAL_ADC_ConfigChannel+0x30>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800502a:	f440 0300 	orr.w	r3, r0, #8388608	@ 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800502e:	4926      	ldr	r1, [pc, #152]	@ (80050c8 <HAL_ADC_ConfigChannel+0x420>)
 8005030:	688a      	ldr	r2, [r1, #8]
 8005032:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8005036:	4313      	orrs	r3, r2
 8005038:	608b      	str	r3, [r1, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800503a:	4b24      	ldr	r3, [pc, #144]	@ (80050cc <HAL_ADC_ConfigChannel+0x424>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	099b      	lsrs	r3, r3, #6
 8005040:	4a23      	ldr	r2, [pc, #140]	@ (80050d0 <HAL_ADC_ConfigChannel+0x428>)
 8005042:	fba2 2303 	umull	r2, r3, r2, r3
 8005046:	099b      	lsrs	r3, r3, #6
 8005048:	3301      	adds	r3, #1
 800504a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800504e:	009b      	lsls	r3, r3, #2
 8005050:	9301      	str	r3, [sp, #4]
              while(wait_loop_index != 0UL)
 8005052:	e002      	b.n	800505a <HAL_ADC_ConfigChannel+0x3b2>
                wait_loop_index--;
 8005054:	9b01      	ldr	r3, [sp, #4]
 8005056:	3b01      	subs	r3, #1
 8005058:	9301      	str	r3, [sp, #4]
              while(wait_loop_index != 0UL)
 800505a:	9b01      	ldr	r3, [sp, #4]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d1f9      	bne.n	8005054 <HAL_ADC_ConfigChannel+0x3ac>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005060:	2000      	movs	r0, #0
 8005062:	e639      	b.n	8004cd8 <HAL_ADC_ConfigChannel+0x30>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005064:	f012 7f80 	tst.w	r2, #16777216	@ 0x1000000
 8005068:	f47f ae82 	bne.w	8004d70 <HAL_ADC_ConfigChannel+0xc8>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800506c:	6822      	ldr	r2, [r4, #0]
 800506e:	4b15      	ldr	r3, [pc, #84]	@ (80050c4 <HAL_ADC_ConfigChannel+0x41c>)
 8005070:	429a      	cmp	r2, r3
 8005072:	d001      	beq.n	8005078 <HAL_ADC_ConfigChannel+0x3d0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005074:	2000      	movs	r0, #0
 8005076:	e62f      	b.n	8004cd8 <HAL_ADC_ConfigChannel+0x30>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8005078:	f040 7380 	orr.w	r3, r0, #16777216	@ 0x1000000
 800507c:	4912      	ldr	r1, [pc, #72]	@ (80050c8 <HAL_ADC_ConfigChannel+0x420>)
 800507e:	688a      	ldr	r2, [r1, #8]
 8005080:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8005084:	4313      	orrs	r3, r2
 8005086:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005088:	2000      	movs	r0, #0
}
 800508a:	e625      	b.n	8004cd8 <HAL_ADC_ConfigChannel+0x30>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800508c:	f412 0f80 	tst.w	r2, #4194304	@ 0x400000
 8005090:	d113      	bne.n	80050ba <HAL_ADC_ConfigChannel+0x412>
            if (ADC_VREFINT_INSTANCE(hadc))
 8005092:	6822      	ldr	r2, [r4, #0]
 8005094:	4b0b      	ldr	r3, [pc, #44]	@ (80050c4 <HAL_ADC_ConfigChannel+0x41c>)
 8005096:	429a      	cmp	r2, r3
 8005098:	d001      	beq.n	800509e <HAL_ADC_ConfigChannel+0x3f6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800509a:	2000      	movs	r0, #0
 800509c:	e61c      	b.n	8004cd8 <HAL_ADC_ConfigChannel+0x30>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800509e:	f440 0380 	orr.w	r3, r0, #4194304	@ 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80050a2:	4909      	ldr	r1, [pc, #36]	@ (80050c8 <HAL_ADC_ConfigChannel+0x420>)
 80050a4:	688a      	ldr	r2, [r1, #8]
 80050a6:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 80050aa:	4313      	orrs	r3, r2
 80050ac:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80050ae:	2000      	movs	r0, #0
}
 80050b0:	e612      	b.n	8004cd8 <HAL_ADC_ConfigChannel+0x30>
 80050b2:	2000      	movs	r0, #0
 80050b4:	e610      	b.n	8004cd8 <HAL_ADC_ConfigChannel+0x30>
 80050b6:	2000      	movs	r0, #0
 80050b8:	e60e      	b.n	8004cd8 <HAL_ADC_ConfigChannel+0x30>
 80050ba:	2000      	movs	r0, #0
 80050bc:	e60c      	b.n	8004cd8 <HAL_ADC_ConfigChannel+0x30>
  __HAL_LOCK(hadc);
 80050be:	2002      	movs	r0, #2
 80050c0:	e60d      	b.n	8004cde <HAL_ADC_ConfigChannel+0x36>
 80050c2:	bf00      	nop
 80050c4:	50040000 	.word	0x50040000
 80050c8:	50040300 	.word	0x50040300
 80050cc:	20000080 	.word	0x20000080
 80050d0:	053e2d63 	.word	0x053e2d63

080050d4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80050d4:	b530      	push	{r4, r5, lr}
 80050d6:	b083      	sub	sp, #12
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80050d8:	2300      	movs	r3, #0
 80050da:	9301      	str	r3, [sp, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80050dc:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80050de:	689a      	ldr	r2, [r3, #8]
 80050e0:	f012 0f01 	tst.w	r2, #1
 80050e4:	d152      	bne.n	800518c <ADC_Enable+0xb8>
 80050e6:	4604      	mov	r4, r0
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80050e8:	6899      	ldr	r1, [r3, #8]
 80050ea:	4a2a      	ldr	r2, [pc, #168]	@ (8005194 <ADC_Enable+0xc0>)
 80050ec:	4211      	tst	r1, r2
 80050ee:	d116      	bne.n	800511e <ADC_Enable+0x4a>
  MODIFY_REG(ADCx->CR,
 80050f0:	689a      	ldr	r2, [r3, #8]
 80050f2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80050f6:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80050fa:	f042 0201 	orr.w	r2, r2, #1
 80050fe:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005100:	4b25      	ldr	r3, [pc, #148]	@ (8005198 <ADC_Enable+0xc4>)
 8005102:	689b      	ldr	r3, [r3, #8]
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005104:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8005108:	d019      	beq.n	800513e <ADC_Enable+0x6a>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800510a:	4b24      	ldr	r3, [pc, #144]	@ (800519c <ADC_Enable+0xc8>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	099b      	lsrs	r3, r3, #6
 8005110:	4a23      	ldr	r2, [pc, #140]	@ (80051a0 <ADC_Enable+0xcc>)
 8005112:	fba2 2303 	umull	r2, r3, r2, r3
 8005116:	099b      	lsrs	r3, r3, #6
 8005118:	3301      	adds	r3, #1
 800511a:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 800511c:	e00c      	b.n	8005138 <ADC_Enable+0x64>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800511e:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8005120:	f043 0310 	orr.w	r3, r3, #16
 8005124:	6543      	str	r3, [r0, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005126:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8005128:	f043 0301 	orr.w	r3, r3, #1
 800512c:	6583      	str	r3, [r0, #88]	@ 0x58
      return HAL_ERROR;
 800512e:	2001      	movs	r0, #1
 8005130:	e02d      	b.n	800518e <ADC_Enable+0xba>
      {
        wait_loop_index--;
 8005132:	9b01      	ldr	r3, [sp, #4]
 8005134:	3b01      	subs	r3, #1
 8005136:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 8005138:	9b01      	ldr	r3, [sp, #4]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d1f9      	bne.n	8005132 <ADC_Enable+0x5e>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800513e:	f7ff fc29 	bl	8004994 <HAL_GetTick>
 8005142:	4605      	mov	r5, r0
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005144:	e004      	b.n	8005150 <ADC_Enable+0x7c>
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
        {
          LL_ADC_Enable(hadc->Instance);
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005146:	f7ff fc25 	bl	8004994 <HAL_GetTick>
 800514a:	1b43      	subs	r3, r0, r5
 800514c:	2b02      	cmp	r3, #2
 800514e:	d811      	bhi.n	8005174 <ADC_Enable+0xa0>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005150:	6823      	ldr	r3, [r4, #0]
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	f012 0f01 	tst.w	r2, #1
 8005158:	d116      	bne.n	8005188 <ADC_Enable+0xb4>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800515a:	689a      	ldr	r2, [r3, #8]
 800515c:	f012 0f01 	tst.w	r2, #1
 8005160:	d1f1      	bne.n	8005146 <ADC_Enable+0x72>
  MODIFY_REG(ADCx->CR,
 8005162:	689a      	ldr	r2, [r3, #8]
 8005164:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005168:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800516c:	f042 0201 	orr.w	r2, r2, #1
 8005170:	609a      	str	r2, [r3, #8]
}
 8005172:	e7e8      	b.n	8005146 <ADC_Enable+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005174:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005176:	f043 0310 	orr.w	r3, r3, #16
 800517a:	6563      	str	r3, [r4, #84]	@ 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800517c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800517e:	f043 0301 	orr.w	r3, r3, #1
 8005182:	65a3      	str	r3, [r4, #88]	@ 0x58
          
          return HAL_ERROR;
 8005184:	2001      	movs	r0, #1
 8005186:	e002      	b.n	800518e <ADC_Enable+0xba>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005188:	2000      	movs	r0, #0
 800518a:	e000      	b.n	800518e <ADC_Enable+0xba>
 800518c:	2000      	movs	r0, #0
}
 800518e:	b003      	add	sp, #12
 8005190:	bd30      	pop	{r4, r5, pc}
 8005192:	bf00      	nop
 8005194:	8000003f 	.word	0x8000003f
 8005198:	50040300 	.word	0x50040300
 800519c:	20000080 	.word	0x20000080
 80051a0:	053e2d63 	.word	0x053e2d63

080051a4 <HAL_ADC_Start>:
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80051a4:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	f013 0f04 	tst.w	r3, #4
 80051ac:	d132      	bne.n	8005214 <HAL_ADC_Start+0x70>
{
 80051ae:	b510      	push	{r4, lr}
 80051b0:	4604      	mov	r4, r0
    __HAL_LOCK(hadc);
 80051b2:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d02e      	beq.n	8005218 <HAL_ADC_Start+0x74>
 80051ba:	2301      	movs	r3, #1
 80051bc:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
    tmp_hal_status = ADC_Enable(hadc);
 80051c0:	f7ff ff88 	bl	80050d4 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80051c4:	bb10      	cbnz	r0, 800520c <HAL_ADC_Start+0x68>
      ADC_STATE_CLR_SET(hadc->State,
 80051c6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80051c8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80051cc:	f023 0301 	bic.w	r3, r3, #1
 80051d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051d4:	6563      	str	r3, [r4, #84]	@ 0x54
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80051d6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80051d8:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 80051dc:	d013      	beq.n	8005206 <HAL_ADC_Start+0x62>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80051de:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80051e0:	f023 0306 	bic.w	r3, r3, #6
 80051e4:	65a3      	str	r3, [r4, #88]	@ 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80051e6:	6823      	ldr	r3, [r4, #0]
 80051e8:	221c      	movs	r2, #28
 80051ea:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 80051ec:	2300      	movs	r3, #0
 80051ee:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
      LL_ADC_REG_StartConversion(hadc->Instance);
 80051f2:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 80051f4:	6893      	ldr	r3, [r2, #8]
 80051f6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80051fa:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80051fe:	f043 0304 	orr.w	r3, r3, #4
 8005202:	6093      	str	r3, [r2, #8]
}
 8005204:	bd10      	pop	{r4, pc}
        ADC_CLEAR_ERRORCODE(hadc);
 8005206:	2300      	movs	r3, #0
 8005208:	65a3      	str	r3, [r4, #88]	@ 0x58
 800520a:	e7ec      	b.n	80051e6 <HAL_ADC_Start+0x42>
      __HAL_UNLOCK(hadc);
 800520c:	2300      	movs	r3, #0
 800520e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
 8005212:	e7f7      	b.n	8005204 <HAL_ADC_Start+0x60>
    tmp_hal_status = HAL_BUSY;
 8005214:	2002      	movs	r0, #2
}
 8005216:	4770      	bx	lr
    __HAL_LOCK(hadc);
 8005218:	2002      	movs	r0, #2
 800521a:	e7f3      	b.n	8005204 <HAL_ADC_Start+0x60>

0800521c <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 800521c:	2800      	cmp	r0, #0
 800521e:	db07      	blt.n	8005230 <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005220:	f000 021f 	and.w	r2, r0, #31
 8005224:	0940      	lsrs	r0, r0, #5
 8005226:	2301      	movs	r3, #1
 8005228:	4093      	lsls	r3, r2
 800522a:	4a02      	ldr	r2, [pc, #8]	@ (8005234 <__NVIC_EnableIRQ+0x18>)
 800522c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005230:	4770      	bx	lr
 8005232:	bf00      	nop
 8005234:	e000e100 	.word	0xe000e100

08005238 <__NVIC_DisableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8005238:	2800      	cmp	r0, #0
 800523a:	db0c      	blt.n	8005256 <__NVIC_DisableIRQ+0x1e>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800523c:	f000 021f 	and.w	r2, r0, #31
 8005240:	0940      	lsrs	r0, r0, #5
 8005242:	2301      	movs	r3, #1
 8005244:	4093      	lsls	r3, r2
 8005246:	3020      	adds	r0, #32
 8005248:	4a03      	ldr	r2, [pc, #12]	@ (8005258 <__NVIC_DisableIRQ+0x20>)
 800524a:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800524e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005252:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8005256:	4770      	bx	lr
 8005258:	e000e100 	.word	0xe000e100

0800525c <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 800525c:	2800      	cmp	r0, #0
 800525e:	db08      	blt.n	8005272 <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005260:	0109      	lsls	r1, r1, #4
 8005262:	b2c9      	uxtb	r1, r1
 8005264:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8005268:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 800526c:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8005270:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005272:	f000 000f 	and.w	r0, r0, #15
 8005276:	0109      	lsls	r1, r1, #4
 8005278:	b2c9      	uxtb	r1, r1
 800527a:	4b01      	ldr	r3, [pc, #4]	@ (8005280 <__NVIC_SetPriority+0x24>)
 800527c:	5419      	strb	r1, [r3, r0]
  }
}
 800527e:	4770      	bx	lr
 8005280:	e000ed14 	.word	0xe000ed14

08005284 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005284:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005286:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800528a:	f1c0 0c07 	rsb	ip, r0, #7
 800528e:	f1bc 0f04 	cmp.w	ip, #4
 8005292:	bf28      	it	cs
 8005294:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005298:	1d03      	adds	r3, r0, #4
 800529a:	2b06      	cmp	r3, #6
 800529c:	d90f      	bls.n	80052be <NVIC_EncodePriority+0x3a>
 800529e:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052a0:	f04f 3eff 	mov.w	lr, #4294967295
 80052a4:	fa0e f00c 	lsl.w	r0, lr, ip
 80052a8:	ea21 0100 	bic.w	r1, r1, r0
 80052ac:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80052ae:	fa0e fe03 	lsl.w	lr, lr, r3
 80052b2:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 80052b6:	ea41 0002 	orr.w	r0, r1, r2
 80052ba:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80052be:	2300      	movs	r3, #0
 80052c0:	e7ee      	b.n	80052a0 <NVIC_EncodePriority+0x1c>
	...

080052c4 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80052c4:	4a07      	ldr	r2, [pc, #28]	@ (80052e4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80052c6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80052c8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80052cc:	041b      	lsls	r3, r3, #16
 80052ce:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80052d0:	0200      	lsls	r0, r0, #8
 80052d2:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80052d6:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80052d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80052dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80052e0:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80052e2:	4770      	bx	lr
 80052e4:	e000ed00 	.word	0xe000ed00

080052e8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80052e8:	b510      	push	{r4, lr}
 80052ea:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80052ec:	4b05      	ldr	r3, [pc, #20]	@ (8005304 <HAL_NVIC_SetPriority+0x1c>)
 80052ee:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80052f0:	f3c0 2002 	ubfx	r0, r0, #8, #3
 80052f4:	f7ff ffc6 	bl	8005284 <NVIC_EncodePriority>
 80052f8:	4601      	mov	r1, r0
 80052fa:	4620      	mov	r0, r4
 80052fc:	f7ff ffae 	bl	800525c <__NVIC_SetPriority>
}
 8005300:	bd10      	pop	{r4, pc}
 8005302:	bf00      	nop
 8005304:	e000ed00 	.word	0xe000ed00

08005308 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005308:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800530a:	f7ff ff87 	bl	800521c <__NVIC_EnableIRQ>
}
 800530e:	bd08      	pop	{r3, pc}

08005310 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005310:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005312:	f7ff ff91 	bl	8005238 <__NVIC_DisableIRQ>
}
 8005316:	bd08      	pop	{r3, pc}

08005318 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005318:	3801      	subs	r0, #1
 800531a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800531e:	d20b      	bcs.n	8005338 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005320:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005324:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005326:	4a05      	ldr	r2, [pc, #20]	@ (800533c <HAL_SYSTICK_Config+0x24>)
 8005328:	21f0      	movs	r1, #240	@ 0xf0
 800532a:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800532e:	2000      	movs	r0, #0
 8005330:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005332:	2207      	movs	r2, #7
 8005334:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005336:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8005338:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 800533a:	4770      	bx	lr
 800533c:	e000ed00 	.word	0xe000ed00

08005340 <HAL_NVIC_SetPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005340:	2800      	cmp	r0, #0
 8005342:	db08      	blt.n	8005356 <HAL_NVIC_SetPendingIRQ+0x16>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005344:	f000 021f 	and.w	r2, r0, #31
 8005348:	0940      	lsrs	r0, r0, #5
 800534a:	2301      	movs	r3, #1
 800534c:	4093      	lsls	r3, r2
 800534e:	3040      	adds	r0, #64	@ 0x40
 8005350:	4a01      	ldr	r2, [pc, #4]	@ (8005358 <HAL_NVIC_SetPendingIRQ+0x18>)
 8005352:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
}
 8005356:	4770      	bx	lr
 8005358:	e000e100 	.word	0xe000e100

0800535c <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800535c:	2800      	cmp	r0, #0
 800535e:	db08      	blt.n	8005372 <HAL_NVIC_ClearPendingIRQ+0x16>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005360:	f000 021f 	and.w	r2, r0, #31
 8005364:	0940      	lsrs	r0, r0, #5
 8005366:	2301      	movs	r3, #1
 8005368:	4093      	lsls	r3, r2
 800536a:	3060      	adds	r0, #96	@ 0x60
 800536c:	4a01      	ldr	r2, [pc, #4]	@ (8005374 <HAL_NVIC_ClearPendingIRQ+0x18>)
 800536e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 8005372:	4770      	bx	lr
 8005374:	e000e100 	.word	0xe000e100

08005378 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005378:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t position = 0x00u;
 800537a:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800537c:	e066      	b.n	800544c <HAL_GPIO_Init+0xd4>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800537e:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005380:	005e      	lsls	r6, r3, #1
 8005382:	2403      	movs	r4, #3
 8005384:	40b4      	lsls	r4, r6
 8005386:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 800538a:	68cc      	ldr	r4, [r1, #12]
 800538c:	40b4      	lsls	r4, r6
 800538e:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8005390:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005392:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005394:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005398:	684c      	ldr	r4, [r1, #4]
 800539a:	f3c4 1400 	ubfx	r4, r4, #4, #1
 800539e:	409c      	lsls	r4, r3
 80053a0:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 80053a2:	6044      	str	r4, [r0, #4]
 80053a4:	e063      	b.n	800546e <HAL_GPIO_Init+0xf6>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80053a6:	08dd      	lsrs	r5, r3, #3
 80053a8:	3508      	adds	r5, #8
 80053aa:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80053ae:	f003 0c07 	and.w	ip, r3, #7
 80053b2:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80053b6:	f04f 0e0f 	mov.w	lr, #15
 80053ba:	fa0e fe0c 	lsl.w	lr, lr, ip
 80053be:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80053c2:	690c      	ldr	r4, [r1, #16]
 80053c4:	fa04 f40c 	lsl.w	r4, r4, ip
 80053c8:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3u] = temp;
 80053cc:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 80053d0:	e064      	b.n	800549c <HAL_GPIO_Init+0x124>
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80053d2:	2404      	movs	r4, #4
 80053d4:	e000      	b.n	80053d8 <HAL_GPIO_Init+0x60>
 80053d6:	2400      	movs	r4, #0
 80053d8:	fa04 f40e 	lsl.w	r4, r4, lr
 80053dc:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 80053de:	f10c 0c02 	add.w	ip, ip, #2
 80053e2:	4d4f      	ldr	r5, [pc, #316]	@ (8005520 <HAL_GPIO_Init+0x1a8>)
 80053e4:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80053e8:	4c4e      	ldr	r4, [pc, #312]	@ (8005524 <HAL_GPIO_Init+0x1ac>)
 80053ea:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 80053ec:	43d4      	mvns	r4, r2
 80053ee:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80053f2:	684f      	ldr	r7, [r1, #4]
 80053f4:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 80053f8:	d001      	beq.n	80053fe <HAL_GPIO_Init+0x86>
        {
          temp |= iocurrent;
 80053fa:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 80053fe:	4d49      	ldr	r5, [pc, #292]	@ (8005524 <HAL_GPIO_Init+0x1ac>)
 8005400:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 8005402:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8005404:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005408:	684f      	ldr	r7, [r1, #4]
 800540a:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 800540e:	d001      	beq.n	8005414 <HAL_GPIO_Init+0x9c>
        {
          temp |= iocurrent;
 8005410:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8005414:	4d43      	ldr	r5, [pc, #268]	@ (8005524 <HAL_GPIO_Init+0x1ac>)
 8005416:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005418:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
        temp &= ~(iocurrent);
 800541c:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005420:	684f      	ldr	r7, [r1, #4]
 8005422:	f417 3f80 	tst.w	r7, #65536	@ 0x10000
 8005426:	d001      	beq.n	800542c <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 8005428:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR1 = temp;
 800542c:	4d3d      	ldr	r5, [pc, #244]	@ (8005524 <HAL_GPIO_Init+0x1ac>)
 800542e:	f8c5 6080 	str.w	r6, [r5, #128]	@ 0x80

        temp = EXTI->EMR1;
 8005432:	f8d5 5084 	ldr.w	r5, [r5, #132]	@ 0x84
        temp &= ~(iocurrent);
 8005436:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005438:	684e      	ldr	r6, [r1, #4]
 800543a:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 800543e:	d001      	beq.n	8005444 <HAL_GPIO_Init+0xcc>
        {
          temp |= iocurrent;
 8005440:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->EMR1 = temp;
 8005444:	4a37      	ldr	r2, [pc, #220]	@ (8005524 <HAL_GPIO_Init+0x1ac>)
 8005446:	f8c2 4084 	str.w	r4, [r2, #132]	@ 0x84
      }
    }

    position++;
 800544a:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800544c:	680a      	ldr	r2, [r1, #0]
 800544e:	fa32 f403 	lsrs.w	r4, r2, r3
 8005452:	d064      	beq.n	800551e <HAL_GPIO_Init+0x1a6>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005454:	f04f 0c01 	mov.w	ip, #1
 8005458:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 800545c:	ea1c 0202 	ands.w	r2, ip, r2
 8005460:	d0f3      	beq.n	800544a <HAL_GPIO_Init+0xd2>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005462:	684c      	ldr	r4, [r1, #4]
 8005464:	f004 0403 	and.w	r4, r4, #3
 8005468:	3c01      	subs	r4, #1
 800546a:	2c01      	cmp	r4, #1
 800546c:	d987      	bls.n	800537e <HAL_GPIO_Init+0x6>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800546e:	684c      	ldr	r4, [r1, #4]
 8005470:	f004 0403 	and.w	r4, r4, #3
 8005474:	2c03      	cmp	r4, #3
 8005476:	d00c      	beq.n	8005492 <HAL_GPIO_Init+0x11a>
        temp = GPIOx->PUPDR;
 8005478:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800547a:	005d      	lsls	r5, r3, #1
 800547c:	f04f 0c03 	mov.w	ip, #3
 8005480:	fa0c fc05 	lsl.w	ip, ip, r5
 8005484:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005488:	688c      	ldr	r4, [r1, #8]
 800548a:	40ac      	lsls	r4, r5
 800548c:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 8005490:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005492:	684c      	ldr	r4, [r1, #4]
 8005494:	f004 0403 	and.w	r4, r4, #3
 8005498:	2c02      	cmp	r4, #2
 800549a:	d084      	beq.n	80053a6 <HAL_GPIO_Init+0x2e>
      temp = GPIOx->MODER;
 800549c:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800549e:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80054a2:	f04f 0c03 	mov.w	ip, #3
 80054a6:	fa0c fc0e 	lsl.w	ip, ip, lr
 80054aa:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80054ae:	684c      	ldr	r4, [r1, #4]
 80054b0:	f004 0403 	and.w	r4, r4, #3
 80054b4:	fa04 f40e 	lsl.w	r4, r4, lr
 80054b8:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 80054bc:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80054be:	684c      	ldr	r4, [r1, #4]
 80054c0:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 80054c4:	d0c1      	beq.n	800544a <HAL_GPIO_Init+0xd2>
        temp = SYSCFG->EXTICR[position >> 2u];
 80054c6:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 80054ca:	f10c 0502 	add.w	r5, ip, #2
 80054ce:	4c14      	ldr	r4, [pc, #80]	@ (8005520 <HAL_GPIO_Init+0x1a8>)
 80054d0:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80054d4:	f003 0e03 	and.w	lr, r3, #3
 80054d8:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80054dc:	240f      	movs	r4, #15
 80054de:	fa04 f40e 	lsl.w	r4, r4, lr
 80054e2:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80054e6:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 80054ea:	f43f af74 	beq.w	80053d6 <HAL_GPIO_Init+0x5e>
 80054ee:	4c0e      	ldr	r4, [pc, #56]	@ (8005528 <HAL_GPIO_Init+0x1b0>)
 80054f0:	42a0      	cmp	r0, r4
 80054f2:	d00e      	beq.n	8005512 <HAL_GPIO_Init+0x19a>
 80054f4:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80054f8:	42a0      	cmp	r0, r4
 80054fa:	d00c      	beq.n	8005516 <HAL_GPIO_Init+0x19e>
 80054fc:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8005500:	42a0      	cmp	r0, r4
 8005502:	d00a      	beq.n	800551a <HAL_GPIO_Init+0x1a2>
 8005504:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8005508:	42a0      	cmp	r0, r4
 800550a:	f43f af62 	beq.w	80053d2 <HAL_GPIO_Init+0x5a>
 800550e:	2407      	movs	r4, #7
 8005510:	e762      	b.n	80053d8 <HAL_GPIO_Init+0x60>
 8005512:	2401      	movs	r4, #1
 8005514:	e760      	b.n	80053d8 <HAL_GPIO_Init+0x60>
 8005516:	2402      	movs	r4, #2
 8005518:	e75e      	b.n	80053d8 <HAL_GPIO_Init+0x60>
 800551a:	2403      	movs	r4, #3
 800551c:	e75c      	b.n	80053d8 <HAL_GPIO_Init+0x60>
  }
}
 800551e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005520:	40010000 	.word	0x40010000
 8005524:	58000800 	.word	0x58000800
 8005528:	48000400 	.word	0x48000400

0800552c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800552c:	b10a      	cbz	r2, 8005532 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800552e:	6181      	str	r1, [r0, #24]
 8005530:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005532:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8005534:	4770      	bx	lr

08005536 <HAL_HSEM_FreeCallback>:
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8005536:	4770      	bx	lr

08005538 <HAL_HSEM_IRQHandler>:
{
 8005538:	b508      	push	{r3, lr}
  statusreg = HSEM_COMMON->MISR;
 800553a:	4b05      	ldr	r3, [pc, #20]	@ (8005550 <HAL_HSEM_IRQHandler+0x18>)
 800553c:	68d8      	ldr	r0, [r3, #12]
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	ea22 0200 	bic.w	r2, r2, r0
 8005544:	601a      	str	r2, [r3, #0]
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8005546:	6058      	str	r0, [r3, #4]
  HAL_HSEM_FreeCallback(statusreg);
 8005548:	f7ff fff5 	bl	8005536 <HAL_HSEM_FreeCallback>
}
 800554c:	bd08      	pop	{r3, pc}
 800554e:	bf00      	nop
 8005550:	58001500 	.word	0x58001500

08005554 <HAL_I2C_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005554:	2800      	cmp	r0, #0
 8005556:	d05f      	beq.n	8005618 <HAL_I2C_Init+0xc4>
{
 8005558:	b510      	push	{r4, lr}
 800555a:	4604      	mov	r4, r0
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800555c:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8005560:	2b00      	cmp	r3, #0
 8005562:	d048      	beq.n	80055f6 <HAL_I2C_Init+0xa2>
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005564:	2324      	movs	r3, #36	@ 0x24
 8005566:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800556a:	6822      	ldr	r2, [r4, #0]
 800556c:	6813      	ldr	r3, [r2, #0]
 800556e:	f023 0301 	bic.w	r3, r3, #1
 8005572:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005574:	6863      	ldr	r3, [r4, #4]
 8005576:	6822      	ldr	r2, [r4, #0]
 8005578:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 800557c:	6113      	str	r3, [r2, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800557e:	6822      	ldr	r2, [r4, #0]
 8005580:	6893      	ldr	r3, [r2, #8]
 8005582:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005586:	6093      	str	r3, [r2, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005588:	68e3      	ldr	r3, [r4, #12]
 800558a:	2b01      	cmp	r3, #1
 800558c:	d038      	beq.n	8005600 <HAL_I2C_Init+0xac>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800558e:	68a3      	ldr	r3, [r4, #8]
 8005590:	6822      	ldr	r2, [r4, #0]
 8005592:	f443 4304 	orr.w	r3, r3, #33792	@ 0x8400
 8005596:	6093      	str	r3, [r2, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005598:	68e3      	ldr	r3, [r4, #12]
 800559a:	2b02      	cmp	r3, #2
 800559c:	d036      	beq.n	800560c <HAL_I2C_Init+0xb8>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800559e:	6822      	ldr	r2, [r4, #0]
 80055a0:	6853      	ldr	r3, [r2, #4]
 80055a2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80055a6:	6053      	str	r3, [r2, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80055a8:	6822      	ldr	r2, [r4, #0]
 80055aa:	6853      	ldr	r3, [r2, #4]
 80055ac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80055b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80055b4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80055b6:	6822      	ldr	r2, [r4, #0]
 80055b8:	68d3      	ldr	r3, [r2, #12]
 80055ba:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80055be:	60d3      	str	r3, [r2, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80055c0:	6923      	ldr	r3, [r4, #16]
 80055c2:	6962      	ldr	r2, [r4, #20]
 80055c4:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80055c6:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80055c8:	6822      	ldr	r2, [r4, #0]
 80055ca:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80055ce:	60d3      	str	r3, [r2, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80055d0:	69e3      	ldr	r3, [r4, #28]
 80055d2:	6a21      	ldr	r1, [r4, #32]
 80055d4:	6822      	ldr	r2, [r4, #0]
 80055d6:	430b      	orrs	r3, r1
 80055d8:	6013      	str	r3, [r2, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80055da:	6822      	ldr	r2, [r4, #0]
 80055dc:	6813      	ldr	r3, [r2, #0]
 80055de:	f043 0301 	orr.w	r3, r3, #1
 80055e2:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055e4:	2000      	movs	r0, #0
 80055e6:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80055e8:	2320      	movs	r3, #32
 80055ea:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80055ee:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80055f0:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42

  return HAL_OK;
}
 80055f4:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80055f6:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_I2C_MspInit(hi2c);
 80055fa:	f7fd fb3b 	bl	8002c74 <HAL_I2C_MspInit>
 80055fe:	e7b1      	b.n	8005564 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005600:	68a3      	ldr	r3, [r4, #8]
 8005602:	6822      	ldr	r2, [r4, #0]
 8005604:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005608:	6093      	str	r3, [r2, #8]
 800560a:	e7c5      	b.n	8005598 <HAL_I2C_Init+0x44>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800560c:	6822      	ldr	r2, [r4, #0]
 800560e:	6853      	ldr	r3, [r2, #4]
 8005610:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005614:	6053      	str	r3, [r2, #4]
 8005616:	e7c7      	b.n	80055a8 <HAL_I2C_Init+0x54>
    return HAL_ERROR;
 8005618:	2001      	movs	r0, #1
}
 800561a:	4770      	bx	lr

0800561c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800561c:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800561e:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8005622:	b2d2      	uxtb	r2, r2
 8005624:	2a20      	cmp	r2, #32
 8005626:	d123      	bne.n	8005670 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005628:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 800562c:	2a01      	cmp	r2, #1
 800562e:	d021      	beq.n	8005674 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8005630:	2201      	movs	r2, #1
 8005632:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005636:	2224      	movs	r2, #36	@ 0x24
 8005638:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800563c:	6800      	ldr	r0, [r0, #0]
 800563e:	6802      	ldr	r2, [r0, #0]
 8005640:	f022 0201 	bic.w	r2, r2, #1
 8005644:	6002      	str	r2, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005646:	6818      	ldr	r0, [r3, #0]
 8005648:	6802      	ldr	r2, [r0, #0]
 800564a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800564e:	6002      	str	r2, [r0, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005650:	6818      	ldr	r0, [r3, #0]
 8005652:	6802      	ldr	r2, [r0, #0]
 8005654:	4311      	orrs	r1, r2
 8005656:	6001      	str	r1, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005658:	6819      	ldr	r1, [r3, #0]
 800565a:	680a      	ldr	r2, [r1, #0]
 800565c:	f042 0201 	orr.w	r2, r2, #1
 8005660:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005662:	2220      	movs	r2, #32
 8005664:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005668:	2000      	movs	r0, #0
 800566a:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 800566e:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8005670:	2002      	movs	r0, #2
 8005672:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8005674:	2002      	movs	r0, #2
  }
}
 8005676:	4770      	bx	lr

08005678 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005678:	4603      	mov	r3, r0

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800567a:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 800567e:	b2d2      	uxtb	r2, r2
 8005680:	2a20      	cmp	r2, #32
 8005682:	d121      	bne.n	80056c8 <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005684:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 8005688:	2a01      	cmp	r2, #1
 800568a:	d01f      	beq.n	80056cc <HAL_I2CEx_ConfigDigitalFilter+0x54>
 800568c:	2201      	movs	r2, #1
 800568e:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005692:	2224      	movs	r2, #36	@ 0x24
 8005694:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005698:	6800      	ldr	r0, [r0, #0]
 800569a:	6802      	ldr	r2, [r0, #0]
 800569c:	f022 0201 	bic.w	r2, r2, #1
 80056a0:	6002      	str	r2, [r0, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80056a2:	6818      	ldr	r0, [r3, #0]
 80056a4:	6802      	ldr	r2, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80056a6:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80056aa:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80056ae:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 80056b0:	6819      	ldr	r1, [r3, #0]
 80056b2:	680a      	ldr	r2, [r1, #0]
 80056b4:	f042 0201 	orr.w	r2, r2, #1
 80056b8:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80056ba:	2220      	movs	r2, #32
 80056bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056c0:	2000      	movs	r0, #0
 80056c2:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 80056c6:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 80056c8:	2002      	movs	r0, #2
 80056ca:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80056cc:	2002      	movs	r0, #2
  }
}
 80056ce:	4770      	bx	lr

080056d0 <HAL_IPCC_RxCallback>:
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 80056d0:	4770      	bx	lr

080056d2 <HAL_IPCC_TxCallback>:
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 80056d2:	4770      	bx	lr

080056d4 <IPCC_SetDefaultCallbacks>:
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 80056d4:	2300      	movs	r3, #0
 80056d6:	e009      	b.n	80056ec <IPCC_SetDefaultCallbacks+0x18>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 80056d8:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 80056dc:	4905      	ldr	r1, [pc, #20]	@ (80056f4 <IPCC_SetDefaultCallbacks+0x20>)
 80056de:	6051      	str	r1, [r2, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 80056e0:	1d9a      	adds	r2, r3, #6
 80056e2:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80056e6:	4904      	ldr	r1, [pc, #16]	@ (80056f8 <IPCC_SetDefaultCallbacks+0x24>)
 80056e8:	6051      	str	r1, [r2, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 80056ea:	3301      	adds	r3, #1
 80056ec:	2b05      	cmp	r3, #5
 80056ee:	d9f3      	bls.n	80056d8 <IPCC_SetDefaultCallbacks+0x4>
  }
}
 80056f0:	4770      	bx	lr
 80056f2:	bf00      	nop
 80056f4:	080056d1 	.word	0x080056d1
 80056f8:	080056d3 	.word	0x080056d3

080056fc <IPCC_Reset_Register>:
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 80056fc:	2300      	movs	r3, #0
 80056fe:	6003      	str	r3, [r0, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8005700:	f04f 133f 	mov.w	r3, #4128831	@ 0x3f003f
 8005704:	6043      	str	r3, [r0, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8005706:	233f      	movs	r3, #63	@ 0x3f
 8005708:	6083      	str	r3, [r0, #8]
}
 800570a:	4770      	bx	lr

0800570c <HAL_IPCC_Init>:
  if (hipcc != NULL)
 800570c:	b1c0      	cbz	r0, 8005740 <HAL_IPCC_Init+0x34>
{
 800570e:	b538      	push	{r3, r4, r5, lr}
 8005710:	4604      	mov	r4, r0
    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8005712:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 8005716:	b183      	cbz	r3, 800573a <HAL_IPCC_Init+0x2e>
    IPCC_Reset_Register(currentInstance);
 8005718:	4d0a      	ldr	r5, [pc, #40]	@ (8005744 <HAL_IPCC_Init+0x38>)
 800571a:	4628      	mov	r0, r5
 800571c:	f7ff ffee 	bl	80056fc <IPCC_Reset_Register>
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8005720:	682b      	ldr	r3, [r5, #0]
 8005722:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8005726:	602b      	str	r3, [r5, #0]
    IPCC_SetDefaultCallbacks(hipcc);
 8005728:	4620      	mov	r0, r4
 800572a:	f7ff ffd3 	bl	80056d4 <IPCC_SetDefaultCallbacks>
    hipcc->callbackRequest = 0;
 800572e:	2000      	movs	r0, #0
 8005730:	6360      	str	r0, [r4, #52]	@ 0x34
    hipcc->State = HAL_IPCC_STATE_READY;
 8005732:	2301      	movs	r3, #1
 8005734:	f884 3038 	strb.w	r3, [r4, #56]	@ 0x38
}
 8005738:	bd38      	pop	{r3, r4, r5, pc}
      HAL_IPCC_MspInit(hipcc);
 800573a:	f7fd faf1 	bl	8002d20 <HAL_IPCC_MspInit>
 800573e:	e7eb      	b.n	8005718 <HAL_IPCC_Init+0xc>
    err = HAL_ERROR;
 8005740:	2001      	movs	r0, #1
}
 8005742:	4770      	bx	lr
 8005744:	58000c00 	.word	0x58000c00

08005748 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005748:	b500      	push	{lr}
 800574a:	b083      	sub	sp, #12
  SET_BIT(RCC->AHB3ENR, Periphs);
 800574c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005750:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005752:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8005756:	651a      	str	r2, [r3, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8005758:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800575a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800575e:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8005760:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8005762:	2200      	movs	r2, #0
 8005764:	4611      	mov	r1, r2
 8005766:	202e      	movs	r0, #46	@ 0x2e
 8005768:	f7ff fdbe 	bl	80052e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 800576c:	202e      	movs	r0, #46	@ 0x2e
 800576e:	f7ff fdcb 	bl	8005308 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005772:	b003      	add	sp, #12
 8005774:	f85d fb04 	ldr.w	pc, [sp], #4

08005778 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8005778:	b538      	push	{r3, r4, r5, lr}
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800577a:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 800577e:	d043      	beq.n	8005808 <HAL_PCD_EP_DB_Receive+0x90>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005780:	6804      	ldr	r4, [r0, #0]
 8005782:	f8b4 3050 	ldrh.w	r3, [r4, #80]	@ 0x50
 8005786:	f891 c000 	ldrb.w	ip, [r1]
 800578a:	ea4f 0ecc 	mov.w	lr, ip, lsl #3
 800578e:	fa1e f383 	uxtah	r3, lr, r3
 8005792:	4423      	add	r3, r4
 8005794:	f8b3 4402 	ldrh.w	r4, [r3, #1026]	@ 0x402
 8005798:	f3c4 0409 	ubfx	r4, r4, #0, #10

    if (ep->xfer_len >= count)
 800579c:	698b      	ldr	r3, [r1, #24]
 800579e:	42a3      	cmp	r3, r4
 80057a0:	d328      	bcc.n	80057f4 <HAL_PCD_EP_DB_Receive+0x7c>
    {
      ep->xfer_len -= count;
 80057a2:	1b1b      	subs	r3, r3, r4
 80057a4:	618b      	str	r3, [r1, #24]
    else
    {
      ep->xfer_len = 0U;
    }

    if (ep->xfer_len == 0U)
 80057a6:	698b      	ldr	r3, [r1, #24]
 80057a8:	b97b      	cbnz	r3, 80057ca <HAL_PCD_EP_DB_Receive+0x52>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80057aa:	6805      	ldr	r5, [r0, #0]
 80057ac:	f835 302c 	ldrh.w	r3, [r5, ip, lsl #2]
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80057b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057ba:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80057be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80057c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057c6:	f825 302c 	strh.w	r3, [r5, ip, lsl #2]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80057ca:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80057ce:	d00e      	beq.n	80057ee <HAL_PCD_EP_DB_Receive+0x76>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80057d0:	6802      	ldr	r2, [r0, #0]
 80057d2:	780d      	ldrb	r5, [r1, #0]
 80057d4:	f832 3025 	ldrh.w	r3, [r2, r5, lsl #2]
 80057d8:	b29b      	uxth	r3, r3
 80057da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80057de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80057e6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80057ea:	f822 3025 	strh.w	r3, [r2, r5, lsl #2]
    }

    if (count != 0U)
 80057ee:	b924      	cbnz	r4, 80057fa <HAL_PCD_EP_DB_Receive+0x82>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
    }
  }

  return count;
}
 80057f0:	4620      	mov	r0, r4
 80057f2:	bd38      	pop	{r3, r4, r5, pc}
      ep->xfer_len = 0U;
 80057f4:	2300      	movs	r3, #0
 80057f6:	618b      	str	r3, [r1, #24]
 80057f8:	e7d5      	b.n	80057a6 <HAL_PCD_EP_DB_Receive+0x2e>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80057fa:	4623      	mov	r3, r4
 80057fc:	890a      	ldrh	r2, [r1, #8]
 80057fe:	6949      	ldr	r1, [r1, #20]
 8005800:	6800      	ldr	r0, [r0, #0]
 8005802:	f004 fdaf 	bl	800a364 <USB_ReadPMA>
 8005806:	e7f3      	b.n	80057f0 <HAL_PCD_EP_DB_Receive+0x78>
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005808:	6804      	ldr	r4, [r0, #0]
 800580a:	f8b4 3050 	ldrh.w	r3, [r4, #80]	@ 0x50
 800580e:	f891 c000 	ldrb.w	ip, [r1]
 8005812:	ea4f 0ecc 	mov.w	lr, ip, lsl #3
 8005816:	fa1e f383 	uxtah	r3, lr, r3
 800581a:	4423      	add	r3, r4
 800581c:	f8b3 4406 	ldrh.w	r4, [r3, #1030]	@ 0x406
 8005820:	f3c4 0409 	ubfx	r4, r4, #0, #10
    if (ep->xfer_len >= count)
 8005824:	698b      	ldr	r3, [r1, #24]
 8005826:	42a3      	cmp	r3, r4
 8005828:	d32f      	bcc.n	800588a <HAL_PCD_EP_DB_Receive+0x112>
      ep->xfer_len -= count;
 800582a:	1b1b      	subs	r3, r3, r4
 800582c:	618b      	str	r3, [r1, #24]
    if (ep->xfer_len == 0U)
 800582e:	698b      	ldr	r3, [r1, #24]
 8005830:	b97b      	cbnz	r3, 8005852 <HAL_PCD_EP_DB_Receive+0xda>
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005832:	6805      	ldr	r5, [r0, #0]
 8005834:	f835 302c 	ldrh.w	r3, [r5, ip, lsl #2]
 8005838:	b29b      	uxth	r3, r3
 800583a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800583e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005842:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005846:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800584a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800584e:	f825 302c 	strh.w	r3, [r5, ip, lsl #2]
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8005852:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8005856:	d10f      	bne.n	8005878 <HAL_PCD_EP_DB_Receive+0x100>
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005858:	6802      	ldr	r2, [r0, #0]
 800585a:	f891 c000 	ldrb.w	ip, [r1]
 800585e:	f832 302c 	ldrh.w	r3, [r2, ip, lsl #2]
 8005862:	b29b      	uxth	r3, r3
 8005864:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005868:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800586c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005870:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005874:	f822 302c 	strh.w	r3, [r2, ip, lsl #2]
    if (count != 0U)
 8005878:	2c00      	cmp	r4, #0
 800587a:	d0b9      	beq.n	80057f0 <HAL_PCD_EP_DB_Receive+0x78>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800587c:	4623      	mov	r3, r4
 800587e:	894a      	ldrh	r2, [r1, #10]
 8005880:	6949      	ldr	r1, [r1, #20]
 8005882:	6800      	ldr	r0, [r0, #0]
 8005884:	f004 fd6e 	bl	800a364 <USB_ReadPMA>
 8005888:	e7b2      	b.n	80057f0 <HAL_PCD_EP_DB_Receive+0x78>
      ep->xfer_len = 0U;
 800588a:	2300      	movs	r3, #0
 800588c:	618b      	str	r3, [r1, #24]
 800588e:	e7ce      	b.n	800582e <HAL_PCD_EP_DB_Receive+0xb6>

08005890 <HAL_PCD_Init>:
  if (hpcd == NULL)
 8005890:	2800      	cmp	r0, #0
 8005892:	d056      	beq.n	8005942 <HAL_PCD_Init+0xb2>
{
 8005894:	b510      	push	{r4, lr}
 8005896:	4604      	mov	r4, r0
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005898:	f890 3291 	ldrb.w	r3, [r0, #657]	@ 0x291
 800589c:	b13b      	cbz	r3, 80058ae <HAL_PCD_Init+0x1e>
  hpcd->State = HAL_PCD_STATE_BUSY;
 800589e:	2303      	movs	r3, #3
 80058a0:	f884 3291 	strb.w	r3, [r4, #657]	@ 0x291
  __HAL_PCD_DISABLE(hpcd);
 80058a4:	6820      	ldr	r0, [r4, #0]
 80058a6:	f003 fe6e 	bl	8009586 <USB_DisableGlobalInt>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80058aa:	2300      	movs	r3, #0
 80058ac:	e015      	b.n	80058da <HAL_PCD_Init+0x4a>
    hpcd->Lock = HAL_UNLOCKED;
 80058ae:	f880 3290 	strb.w	r3, [r0, #656]	@ 0x290
    HAL_PCD_MspInit(hpcd);
 80058b2:	f005 fcc3 	bl	800b23c <HAL_PCD_MspInit>
 80058b6:	e7f2      	b.n	800589e <HAL_PCD_Init+0xe>
    hpcd->IN_ep[i].is_in = 1U;
 80058b8:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80058bc:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 80058c0:	2101      	movs	r1, #1
 80058c2:	7451      	strb	r1, [r2, #17]
    hpcd->IN_ep[i].num = i;
 80058c4:	7413      	strb	r3, [r2, #16]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80058c6:	2100      	movs	r1, #0
 80058c8:	74d1      	strb	r1, [r2, #19]
    hpcd->IN_ep[i].maxpacket = 0U;
 80058ca:	6211      	str	r1, [r2, #32]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80058cc:	6251      	str	r1, [r2, #36]	@ 0x24
    hpcd->IN_ep[i].xfer_len = 0U;
 80058ce:	3301      	adds	r3, #1
 80058d0:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80058d4:	00d2      	lsls	r2, r2, #3
 80058d6:	50a1      	str	r1, [r4, r2]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	7920      	ldrb	r0, [r4, #4]
 80058dc:	4298      	cmp	r0, r3
 80058de:	d8eb      	bhi.n	80058b8 <HAL_PCD_Init+0x28>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80058e0:	2300      	movs	r3, #0
 80058e2:	e016      	b.n	8005912 <HAL_PCD_Init+0x82>
    hpcd->OUT_ep[i].is_in = 0U;
 80058e4:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80058e8:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 80058ec:	2100      	movs	r1, #0
 80058ee:	f882 1151 	strb.w	r1, [r2, #337]	@ 0x151
    hpcd->OUT_ep[i].num = i;
 80058f2:	f882 3150 	strb.w	r3, [r2, #336]	@ 0x150
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80058f6:	f882 1153 	strb.w	r1, [r2, #339]	@ 0x153
    hpcd->OUT_ep[i].maxpacket = 0U;
 80058fa:	f8c2 1160 	str.w	r1, [r2, #352]	@ 0x160
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80058fe:	f8c2 1164 	str.w	r1, [r2, #356]	@ 0x164
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005902:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8005906:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 800590a:	f8c2 1168 	str.w	r1, [r2, #360]	@ 0x168
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800590e:	3301      	adds	r3, #1
 8005910:	b2db      	uxtb	r3, r3
 8005912:	4298      	cmp	r0, r3
 8005914:	d8e6      	bhi.n	80058e4 <HAL_PCD_Init+0x54>
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8005916:	4623      	mov	r3, r4
 8005918:	f853 0b04 	ldr.w	r0, [r3], #4
 800591c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8005920:	f003 fe3b 	bl	800959a <USB_DevInit>
  hpcd->USB_Address = 0U;
 8005924:	2300      	movs	r3, #0
 8005926:	7323      	strb	r3, [r4, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8005928:	2301      	movs	r3, #1
 800592a:	f884 3291 	strb.w	r3, [r4, #657]	@ 0x291
  if (hpcd->Init.lpm_enable == 1U)
 800592e:	7aa3      	ldrb	r3, [r4, #10]
 8005930:	2b01      	cmp	r3, #1
 8005932:	d001      	beq.n	8005938 <HAL_PCD_Init+0xa8>
  return HAL_OK;
 8005934:	2000      	movs	r0, #0
}
 8005936:	bd10      	pop	{r4, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005938:	4620      	mov	r0, r4
 800593a:	f000 fef9 	bl	8006730 <HAL_PCDEx_ActivateLPM>
  return HAL_OK;
 800593e:	2000      	movs	r0, #0
 8005940:	e7f9      	b.n	8005936 <HAL_PCD_Init+0xa6>
    return HAL_ERROR;
 8005942:	2001      	movs	r0, #1
}
 8005944:	4770      	bx	lr

08005946 <HAL_PCD_Start>:
  __HAL_LOCK(hpcd);
 8005946:	f890 3290 	ldrb.w	r3, [r0, #656]	@ 0x290
 800594a:	2b01      	cmp	r3, #1
 800594c:	d00e      	beq.n	800596c <HAL_PCD_Start+0x26>
{
 800594e:	b510      	push	{r4, lr}
 8005950:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8005952:	2301      	movs	r3, #1
 8005954:	f880 3290 	strb.w	r3, [r0, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8005958:	6800      	ldr	r0, [r0, #0]
 800595a:	f003 fe0b 	bl	8009574 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800595e:	6820      	ldr	r0, [r4, #0]
 8005960:	f004 fa1d 	bl	8009d9e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005964:	2000      	movs	r0, #0
 8005966:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 800596a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 800596c:	2002      	movs	r0, #2
}
 800596e:	4770      	bx	lr

08005970 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8005970:	b570      	push	{r4, r5, r6, lr}
 8005972:	4605      	mov	r5, r0
 8005974:	460c      	mov	r4, r1
 8005976:	4616      	mov	r6, r2
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005978:	f012 0f40 	tst.w	r2, #64	@ 0x40
 800597c:	f000 8120 	beq.w	8005bc0 <HAL_PCD_EP_DB_Transmit+0x250>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005980:	6802      	ldr	r2, [r0, #0]
 8005982:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8005986:	7809      	ldrb	r1, [r1, #0]
 8005988:	ea4f 0cc1 	mov.w	ip, r1, lsl #3
 800598c:	fa1c f383 	uxtah	r3, ip, r3
 8005990:	4413      	add	r3, r2
 8005992:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8005996:	f3c2 0209 	ubfx	r2, r2, #0, #10

    if (ep->xfer_len > TxPctSize)
 800599a:	69a3      	ldr	r3, [r4, #24]
 800599c:	4293      	cmp	r3, r2
 800599e:	d92c      	bls.n	80059fa <HAL_PCD_EP_DB_Transmit+0x8a>
    {
      ep->xfer_len -= TxPctSize;
 80059a0:	1a9b      	subs	r3, r3, r2
 80059a2:	61a3      	str	r3, [r4, #24]
    {
      ep->xfer_len = 0U;
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80059a4:	69a0      	ldr	r0, [r4, #24]
 80059a6:	b358      	cbz	r0, 8005a00 <HAL_PCD_EP_DB_Transmit+0x90>
      return HAL_OK;
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80059a8:	f416 4f80 	tst.w	r6, #16384	@ 0x4000
 80059ac:	d00d      	beq.n	80059ca <HAL_PCD_EP_DB_Transmit+0x5a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80059ae:	6828      	ldr	r0, [r5, #0]
 80059b0:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 80059b4:	b29b      	uxth	r3, r3
 80059b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80059ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059be:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80059c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059c6:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80059ca:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	f000 808d 	beq.w	8005aee <HAL_PCD_EP_DB_Transmit+0x17e>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80059d4:	682a      	ldr	r2, [r5, #0]
 80059d6:	7821      	ldrb	r1, [r4, #0]
 80059d8:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80059dc:	b29b      	uxth	r3, r3
 80059de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80059e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059e6:	f083 0330 	eor.w	r3, r3, #48	@ 0x30
 80059ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80059ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059f2:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]

  return HAL_OK;
}
 80059f6:	2000      	movs	r0, #0
 80059f8:	bd70      	pop	{r4, r5, r6, pc}
      ep->xfer_len = 0U;
 80059fa:	2300      	movs	r3, #0
 80059fc:	61a3      	str	r3, [r4, #24]
 80059fe:	e7d1      	b.n	80059a4 <HAL_PCD_EP_DB_Transmit+0x34>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005a00:	7863      	ldrb	r3, [r4, #1]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d148      	bne.n	8005a98 <HAL_PCD_EP_DB_Transmit+0x128>
 8005a06:	682a      	ldr	r2, [r5, #0]
 8005a08:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8005a0c:	fa12 f383 	uxtah	r3, r2, r3
 8005a10:	4463      	add	r3, ip
 8005a12:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8005a16:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8005a1a:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8005a1e:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8005a22:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8005a26:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8005a2a:	b292      	uxth	r2, r2
 8005a2c:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005a30:	682a      	ldr	r2, [r5, #0]
 8005a32:	7863      	ldrb	r3, [r4, #1]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d13b      	bne.n	8005ab0 <HAL_PCD_EP_DB_Transmit+0x140>
 8005a38:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8005a3c:	fa12 f383 	uxtah	r3, r2, r3
 8005a40:	7822      	ldrb	r2, [r4, #0]
 8005a42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a46:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8005a4a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8005a4e:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8005a52:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8005a56:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8005a5a:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8005a5e:	b292      	uxth	r2, r2
 8005a60:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
      if (ep->type == EP_TYPE_BULK)
 8005a64:	78e3      	ldrb	r3, [r4, #3]
 8005a66:	2b02      	cmp	r3, #2
 8005a68:	d02f      	beq.n	8005aca <HAL_PCD_EP_DB_Transmit+0x15a>
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005a6a:	7821      	ldrb	r1, [r4, #0]
 8005a6c:	4628      	mov	r0, r5
 8005a6e:	f005 fc3b 	bl	800b2e8 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005a72:	f416 4f80 	tst.w	r6, #16384	@ 0x4000
 8005a76:	d0be      	beq.n	80059f6 <HAL_PCD_EP_DB_Transmit+0x86>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005a78:	682a      	ldr	r2, [r5, #0]
 8005a7a:	7821      	ldrb	r1, [r4, #0]
 8005a7c:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8005a80:	b29b      	uxth	r3, r3
 8005a82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a8a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005a8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a92:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
      return HAL_OK;
 8005a96:	e7ae      	b.n	80059f6 <HAL_PCD_EP_DB_Transmit+0x86>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	d1c9      	bne.n	8005a30 <HAL_PCD_EP_DB_Transmit+0xc0>
 8005a9c:	682a      	ldr	r2, [r5, #0]
 8005a9e:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8005aa2:	fa12 f383 	uxtah	r3, r2, r3
 8005aa6:	4463      	add	r3, ip
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8005aae:	e7bf      	b.n	8005a30 <HAL_PCD_EP_DB_Transmit+0xc0>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005ab0:	2b01      	cmp	r3, #1
 8005ab2:	d1d7      	bne.n	8005a64 <HAL_PCD_EP_DB_Transmit+0xf4>
 8005ab4:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8005ab8:	fa12 f383 	uxtah	r3, r2, r3
 8005abc:	7822      	ldrb	r2, [r4, #0]
 8005abe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8005ac8:	e7cc      	b.n	8005a64 <HAL_PCD_EP_DB_Transmit+0xf4>
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8005aca:	682a      	ldr	r2, [r5, #0]
 8005acc:	7821      	ldrb	r1, [r4, #0]
 8005ace:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8005ad2:	b29b      	uxth	r3, r3
 8005ad4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ad8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005adc:	f083 0320 	eor.w	r3, r3, #32
 8005ae0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ae4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ae8:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8005aec:	e7bd      	b.n	8005a6a <HAL_PCD_EP_DB_Transmit+0xfa>
        ep->xfer_buff += TxPctSize;
 8005aee:	6963      	ldr	r3, [r4, #20]
 8005af0:	4413      	add	r3, r2
 8005af2:	6163      	str	r3, [r4, #20]
        ep->xfer_count += TxPctSize;
 8005af4:	69e3      	ldr	r3, [r4, #28]
 8005af6:	4413      	add	r3, r2
 8005af8:	61e3      	str	r3, [r4, #28]
        if (ep->xfer_len_db >= ep->maxpacket)
 8005afa:	6a21      	ldr	r1, [r4, #32]
 8005afc:	6923      	ldr	r3, [r4, #16]
 8005afe:	4299      	cmp	r1, r3
 8005b00:	d31d      	bcc.n	8005b3e <HAL_PCD_EP_DB_Transmit+0x1ce>
          ep->xfer_len_db -= len;
 8005b02:	1ac9      	subs	r1, r1, r3
 8005b04:	6221      	str	r1, [r4, #32]
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005b06:	7862      	ldrb	r2, [r4, #1]
 8005b08:	2a00      	cmp	r2, #0
 8005b0a:	d144      	bne.n	8005b96 <HAL_PCD_EP_DB_Transmit+0x226>
 8005b0c:	6829      	ldr	r1, [r5, #0]
 8005b0e:	f8b1 2050 	ldrh.w	r2, [r1, #80]	@ 0x50
 8005b12:	fa11 f282 	uxtah	r2, r1, r2
 8005b16:	7821      	ldrb	r1, [r4, #0]
 8005b18:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005b1c:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	@ 0x402
 8005b20:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8005b24:	f8a2 1402 	strh.w	r1, [r2, #1026]	@ 0x402
 8005b28:	b9ab      	cbnz	r3, 8005b56 <HAL_PCD_EP_DB_Transmit+0x1e6>
 8005b2a:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	@ 0x402
 8005b2e:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8005b32:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8005b36:	b289      	uxth	r1, r1
 8005b38:	f8a2 1402 	strh.w	r1, [r2, #1026]	@ 0x402
 8005b3c:	e02d      	b.n	8005b9a <HAL_PCD_EP_DB_Transmit+0x22a>
        else if (ep->xfer_len_db == 0U)
 8005b3e:	b921      	cbnz	r1, 8005b4a <HAL_PCD_EP_DB_Transmit+0x1da>
          ep->xfer_fill_db = 0U;
 8005b40:	2300      	movs	r3, #0
 8005b42:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          len = TxPctSize;
 8005b46:	4613      	mov	r3, r2
 8005b48:	e7dd      	b.n	8005b06 <HAL_PCD_EP_DB_Transmit+0x196>
          ep->xfer_fill_db = 0U;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 8005b50:	6223      	str	r3, [r4, #32]
          len = ep->xfer_len_db;
 8005b52:	460b      	mov	r3, r1
 8005b54:	e7d7      	b.n	8005b06 <HAL_PCD_EP_DB_Transmit+0x196>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005b56:	2b3e      	cmp	r3, #62	@ 0x3e
 8005b58:	d80d      	bhi.n	8005b76 <HAL_PCD_EP_DB_Transmit+0x206>
 8005b5a:	0859      	lsrs	r1, r3, #1
 8005b5c:	f013 0f01 	tst.w	r3, #1
 8005b60:	d000      	beq.n	8005b64 <HAL_PCD_EP_DB_Transmit+0x1f4>
 8005b62:	3101      	adds	r1, #1
 8005b64:	f8b2 0402 	ldrh.w	r0, [r2, #1026]	@ 0x402
 8005b68:	b280      	uxth	r0, r0
 8005b6a:	0289      	lsls	r1, r1, #10
 8005b6c:	b289      	uxth	r1, r1
 8005b6e:	4301      	orrs	r1, r0
 8005b70:	f8a2 1402 	strh.w	r1, [r2, #1026]	@ 0x402
 8005b74:	e011      	b.n	8005b9a <HAL_PCD_EP_DB_Transmit+0x22a>
 8005b76:	0958      	lsrs	r0, r3, #5
 8005b78:	f013 0f1f 	tst.w	r3, #31
 8005b7c:	d100      	bne.n	8005b80 <HAL_PCD_EP_DB_Transmit+0x210>
 8005b7e:	3801      	subs	r0, #1
 8005b80:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	@ 0x402
 8005b84:	b289      	uxth	r1, r1
 8005b86:	0280      	lsls	r0, r0, #10
 8005b88:	b280      	uxth	r0, r0
 8005b8a:	4301      	orrs	r1, r0
 8005b8c:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8005b90:	f8a2 1402 	strh.w	r1, [r2, #1026]	@ 0x402
 8005b94:	e001      	b.n	8005b9a <HAL_PCD_EP_DB_Transmit+0x22a>
 8005b96:	2a01      	cmp	r2, #1
 8005b98:	d006      	beq.n	8005ba8 <HAL_PCD_EP_DB_Transmit+0x238>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8005b9a:	b29b      	uxth	r3, r3
 8005b9c:	8922      	ldrh	r2, [r4, #8]
 8005b9e:	6961      	ldr	r1, [r4, #20]
 8005ba0:	6828      	ldr	r0, [r5, #0]
 8005ba2:	f004 f90b 	bl	8009dbc <USB_WritePMA>
 8005ba6:	e715      	b.n	80059d4 <HAL_PCD_EP_DB_Transmit+0x64>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005ba8:	6829      	ldr	r1, [r5, #0]
 8005baa:	f8b1 2050 	ldrh.w	r2, [r1, #80]	@ 0x50
 8005bae:	fa11 f282 	uxtah	r2, r1, r2
 8005bb2:	7821      	ldrb	r1, [r4, #0]
 8005bb4:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005bb8:	b299      	uxth	r1, r3
 8005bba:	f8a2 1402 	strh.w	r1, [r2, #1026]	@ 0x402
 8005bbe:	e7ec      	b.n	8005b9a <HAL_PCD_EP_DB_Transmit+0x22a>
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005bc0:	6802      	ldr	r2, [r0, #0]
 8005bc2:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8005bc6:	7809      	ldrb	r1, [r1, #0]
 8005bc8:	00c8      	lsls	r0, r1, #3
 8005bca:	fa10 f383 	uxtah	r3, r0, r3
 8005bce:	4413      	add	r3, r2
 8005bd0:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8005bd4:	f3c2 0209 	ubfx	r2, r2, #0, #10
    if (ep->xfer_len >= TxPctSize)
 8005bd8:	69a3      	ldr	r3, [r4, #24]
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d346      	bcc.n	8005c6c <HAL_PCD_EP_DB_Transmit+0x2fc>
      ep->xfer_len -= TxPctSize;
 8005bde:	1a9b      	subs	r3, r3, r2
 8005be0:	61a3      	str	r3, [r4, #24]
    if (ep->xfer_len == 0U)
 8005be2:	69a3      	ldr	r3, [r4, #24]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d044      	beq.n	8005c72 <HAL_PCD_EP_DB_Transmit+0x302>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005be8:	f416 4f80 	tst.w	r6, #16384	@ 0x4000
 8005bec:	d10d      	bne.n	8005c0a <HAL_PCD_EP_DB_Transmit+0x29a>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005bee:	6828      	ldr	r0, [r5, #0]
 8005bf0:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8005bf4:	b29b      	uxth	r3, r3
 8005bf6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005bfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bfe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005c02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c06:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
      if (ep->xfer_fill_db == 1U)
 8005c0a:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	f47f aee0 	bne.w	80059d4 <HAL_PCD_EP_DB_Transmit+0x64>
        ep->xfer_buff += TxPctSize;
 8005c14:	6963      	ldr	r3, [r4, #20]
 8005c16:	4413      	add	r3, r2
 8005c18:	6163      	str	r3, [r4, #20]
        ep->xfer_count += TxPctSize;
 8005c1a:	69e3      	ldr	r3, [r4, #28]
 8005c1c:	4413      	add	r3, r2
 8005c1e:	61e3      	str	r3, [r4, #28]
        if (ep->xfer_len_db >= ep->maxpacket)
 8005c20:	6a21      	ldr	r1, [r4, #32]
 8005c22:	6923      	ldr	r3, [r4, #16]
 8005c24:	4299      	cmp	r1, r3
 8005c26:	f0c0 809c 	bcc.w	8005d62 <HAL_PCD_EP_DB_Transmit+0x3f2>
          ep->xfer_len_db -= len;
 8005c2a:	1ac9      	subs	r1, r1, r3
 8005c2c:	6221      	str	r1, [r4, #32]
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005c2e:	6829      	ldr	r1, [r5, #0]
 8005c30:	7862      	ldrb	r2, [r4, #1]
 8005c32:	2a00      	cmp	r2, #0
 8005c34:	f040 80c1 	bne.w	8005dba <HAL_PCD_EP_DB_Transmit+0x44a>
 8005c38:	f8b1 2050 	ldrh.w	r2, [r1, #80]	@ 0x50
 8005c3c:	fa11 f282 	uxtah	r2, r1, r2
 8005c40:	7821      	ldrb	r1, [r4, #0]
 8005c42:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005c46:	f8b2 1406 	ldrh.w	r1, [r2, #1030]	@ 0x406
 8005c4a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8005c4e:	f8a2 1406 	strh.w	r1, [r2, #1030]	@ 0x406
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	f040 8091 	bne.w	8005d7a <HAL_PCD_EP_DB_Transmit+0x40a>
 8005c58:	f8b2 1406 	ldrh.w	r1, [r2, #1030]	@ 0x406
 8005c5c:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8005c60:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8005c64:	b289      	uxth	r1, r1
 8005c66:	f8a2 1406 	strh.w	r1, [r2, #1030]	@ 0x406
 8005c6a:	e0a8      	b.n	8005dbe <HAL_PCD_EP_DB_Transmit+0x44e>
      ep->xfer_len = 0U;
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	61a3      	str	r3, [r4, #24]
 8005c70:	e7b7      	b.n	8005be2 <HAL_PCD_EP_DB_Transmit+0x272>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005c72:	7863      	ldrb	r3, [r4, #1]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d149      	bne.n	8005d0c <HAL_PCD_EP_DB_Transmit+0x39c>
 8005c78:	682a      	ldr	r2, [r5, #0]
 8005c7a:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8005c7e:	fa12 f383 	uxtah	r3, r2, r3
 8005c82:	4403      	add	r3, r0
 8005c84:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8005c88:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8005c8c:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8005c90:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8005c94:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8005c98:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8005c9c:	b292      	uxth	r2, r2
 8005c9e:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005ca2:	682a      	ldr	r2, [r5, #0]
 8005ca4:	7863      	ldrb	r3, [r4, #1]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d13c      	bne.n	8005d24 <HAL_PCD_EP_DB_Transmit+0x3b4>
 8005caa:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8005cae:	fa12 f383 	uxtah	r3, r2, r3
 8005cb2:	7822      	ldrb	r2, [r4, #0]
 8005cb4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005cb8:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8005cbc:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8005cc0:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8005cc4:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8005cc8:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8005ccc:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8005cd0:	b292      	uxth	r2, r2
 8005cd2:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
      if (ep->type == EP_TYPE_BULK)
 8005cd6:	78e3      	ldrb	r3, [r4, #3]
 8005cd8:	2b02      	cmp	r3, #2
 8005cda:	d030      	beq.n	8005d3e <HAL_PCD_EP_DB_Transmit+0x3ce>
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005cdc:	7821      	ldrb	r1, [r4, #0]
 8005cde:	4628      	mov	r0, r5
 8005ce0:	f005 fb02 	bl	800b2e8 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005ce4:	f416 4f80 	tst.w	r6, #16384	@ 0x4000
 8005ce8:	f47f ae85 	bne.w	80059f6 <HAL_PCD_EP_DB_Transmit+0x86>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005cec:	682a      	ldr	r2, [r5, #0]
 8005cee:	7821      	ldrb	r1, [r4, #0]
 8005cf0:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8005cf4:	b29b      	uxth	r3, r3
 8005cf6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005cfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cfe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005d02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d06:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
      return HAL_OK;
 8005d0a:	e674      	b.n	80059f6 <HAL_PCD_EP_DB_Transmit+0x86>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	d1c8      	bne.n	8005ca2 <HAL_PCD_EP_DB_Transmit+0x332>
 8005d10:	682a      	ldr	r2, [r5, #0]
 8005d12:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8005d16:	fa12 f383 	uxtah	r3, r2, r3
 8005d1a:	4403      	add	r3, r0
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8005d22:	e7be      	b.n	8005ca2 <HAL_PCD_EP_DB_Transmit+0x332>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	d1d6      	bne.n	8005cd6 <HAL_PCD_EP_DB_Transmit+0x366>
 8005d28:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8005d2c:	fa12 f383 	uxtah	r3, r2, r3
 8005d30:	7822      	ldrb	r2, [r4, #0]
 8005d32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d36:	2200      	movs	r2, #0
 8005d38:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8005d3c:	e7cb      	b.n	8005cd6 <HAL_PCD_EP_DB_Transmit+0x366>
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8005d3e:	682a      	ldr	r2, [r5, #0]
 8005d40:	7821      	ldrb	r1, [r4, #0]
 8005d42:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8005d46:	b29b      	uxth	r3, r3
 8005d48:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d50:	f083 0320 	eor.w	r3, r3, #32
 8005d54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d5c:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8005d60:	e7bc      	b.n	8005cdc <HAL_PCD_EP_DB_Transmit+0x36c>
        else if (ep->xfer_len_db == 0U)
 8005d62:	b921      	cbnz	r1, 8005d6e <HAL_PCD_EP_DB_Transmit+0x3fe>
          ep->xfer_fill_db = 0U;
 8005d64:	2300      	movs	r3, #0
 8005d66:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          len = TxPctSize;
 8005d6a:	4613      	mov	r3, r2
 8005d6c:	e75f      	b.n	8005c2e <HAL_PCD_EP_DB_Transmit+0x2be>
          ep->xfer_len_db = 0U;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	6223      	str	r3, [r4, #32]
          ep->xfer_fill_db = 0;
 8005d72:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          len = ep->xfer_len_db;
 8005d76:	460b      	mov	r3, r1
 8005d78:	e759      	b.n	8005c2e <HAL_PCD_EP_DB_Transmit+0x2be>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005d7a:	2b3e      	cmp	r3, #62	@ 0x3e
 8005d7c:	d80d      	bhi.n	8005d9a <HAL_PCD_EP_DB_Transmit+0x42a>
 8005d7e:	0859      	lsrs	r1, r3, #1
 8005d80:	f013 0f01 	tst.w	r3, #1
 8005d84:	d000      	beq.n	8005d88 <HAL_PCD_EP_DB_Transmit+0x418>
 8005d86:	3101      	adds	r1, #1
 8005d88:	f8b2 0406 	ldrh.w	r0, [r2, #1030]	@ 0x406
 8005d8c:	b280      	uxth	r0, r0
 8005d8e:	0289      	lsls	r1, r1, #10
 8005d90:	b289      	uxth	r1, r1
 8005d92:	4301      	orrs	r1, r0
 8005d94:	f8a2 1406 	strh.w	r1, [r2, #1030]	@ 0x406
 8005d98:	e011      	b.n	8005dbe <HAL_PCD_EP_DB_Transmit+0x44e>
 8005d9a:	0958      	lsrs	r0, r3, #5
 8005d9c:	f013 0f1f 	tst.w	r3, #31
 8005da0:	d100      	bne.n	8005da4 <HAL_PCD_EP_DB_Transmit+0x434>
 8005da2:	3801      	subs	r0, #1
 8005da4:	f8b2 1406 	ldrh.w	r1, [r2, #1030]	@ 0x406
 8005da8:	b289      	uxth	r1, r1
 8005daa:	0280      	lsls	r0, r0, #10
 8005dac:	b280      	uxth	r0, r0
 8005dae:	4301      	orrs	r1, r0
 8005db0:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8005db4:	f8a2 1406 	strh.w	r1, [r2, #1030]	@ 0x406
 8005db8:	e001      	b.n	8005dbe <HAL_PCD_EP_DB_Transmit+0x44e>
 8005dba:	2a01      	cmp	r2, #1
 8005dbc:	d006      	beq.n	8005dcc <HAL_PCD_EP_DB_Transmit+0x45c>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8005dbe:	b29b      	uxth	r3, r3
 8005dc0:	8962      	ldrh	r2, [r4, #10]
 8005dc2:	6961      	ldr	r1, [r4, #20]
 8005dc4:	6828      	ldr	r0, [r5, #0]
 8005dc6:	f003 fff9 	bl	8009dbc <USB_WritePMA>
 8005dca:	e603      	b.n	80059d4 <HAL_PCD_EP_DB_Transmit+0x64>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005dcc:	f8b1 2050 	ldrh.w	r2, [r1, #80]	@ 0x50
 8005dd0:	fa11 f282 	uxtah	r2, r1, r2
 8005dd4:	7821      	ldrb	r1, [r4, #0]
 8005dd6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005dda:	b299      	uxth	r1, r3
 8005ddc:	f8a2 1406 	strh.w	r1, [r2, #1030]	@ 0x406
 8005de0:	e7ed      	b.n	8005dbe <HAL_PCD_EP_DB_Transmit+0x44e>

08005de2 <PCD_EP_ISR_Handler>:
{
 8005de2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005de6:	4605      	mov	r5, r0
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005de8:	6828      	ldr	r0, [r5, #0]
 8005dea:	f8b0 3044 	ldrh.w	r3, [r0, #68]	@ 0x44
 8005dee:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8005df2:	f000 8255 	beq.w	80062a0 <PCD_EP_ISR_Handler+0x4be>
    wIstr = hpcd->Instance->ISTR;
 8005df6:	f8b0 4044 	ldrh.w	r4, [r0, #68]	@ 0x44
 8005dfa:	b2a3      	uxth	r3, r4
    if (epindex == 0U)
 8005dfc:	f014 040f 	ands.w	r4, r4, #15
 8005e00:	f040 809f 	bne.w	8005f42 <PCD_EP_ISR_Handler+0x160>
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8005e04:	f013 0f10 	tst.w	r3, #16
 8005e08:	d04a      	beq.n	8005ea0 <PCD_EP_ISR_Handler+0xbe>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005e0a:	8803      	ldrh	r3, [r0, #0]
 8005e0c:	b29a      	uxth	r2, r3
        if ((wEPVal & USB_EP_SETUP) != 0U)
 8005e0e:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8005e12:	d175      	bne.n	8005f00 <PCD_EP_ISR_Handler+0x11e>
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005e14:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8005e18:	d0e6      	beq.n	8005de8 <PCD_EP_ISR_Handler+0x6>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005e1a:	8803      	ldrh	r3, [r0, #0]
 8005e1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e20:	051b      	lsls	r3, r3, #20
 8005e22:	0d1b      	lsrs	r3, r3, #20
 8005e24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e28:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005e2a:	6828      	ldr	r0, [r5, #0]
 8005e2c:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8005e30:	f895 2150 	ldrb.w	r2, [r5, #336]	@ 0x150
 8005e34:	00d2      	lsls	r2, r2, #3
 8005e36:	fa12 f383 	uxtah	r3, r2, r3
 8005e3a:	4403      	add	r3, r0
 8005e3c:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8005e40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005e44:	f8c5 316c 	str.w	r3, [r5, #364]	@ 0x16c
          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8005e48:	b18b      	cbz	r3, 8005e6e <PCD_EP_ISR_Handler+0x8c>
 8005e4a:	f8d5 1164 	ldr.w	r1, [r5, #356]	@ 0x164
 8005e4e:	b171      	cbz	r1, 8005e6e <PCD_EP_ISR_Handler+0x8c>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005e50:	f8b5 2156 	ldrh.w	r2, [r5, #342]	@ 0x156
 8005e54:	f004 fa86 	bl	800a364 <USB_ReadPMA>
            ep->xfer_buff += ep->xfer_count;
 8005e58:	f8d5 3164 	ldr.w	r3, [r5, #356]	@ 0x164
 8005e5c:	f8d5 216c 	ldr.w	r2, [r5, #364]	@ 0x16c
 8005e60:	4413      	add	r3, r2
 8005e62:	f8c5 3164 	str.w	r3, [r5, #356]	@ 0x164
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8005e66:	2100      	movs	r1, #0
 8005e68:	4628      	mov	r0, r5
 8005e6a:	f005 fa31 	bl	800b2d0 <HAL_PCD_DataOutStageCallback>
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005e6e:	682a      	ldr	r2, [r5, #0]
 8005e70:	8813      	ldrh	r3, [r2, #0]
 8005e72:	b299      	uxth	r1, r3
          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8005e74:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8005e78:	d1b6      	bne.n	8005de8 <PCD_EP_ISR_Handler+0x6>
 8005e7a:	f401 5140 	and.w	r1, r1, #12288	@ 0x3000
 8005e7e:	f5b1 5f40 	cmp.w	r1, #12288	@ 0x3000
 8005e82:	d0b1      	beq.n	8005de8 <PCD_EP_ISR_Handler+0x6>
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8005e84:	8813      	ldrh	r3, [r2, #0]
 8005e86:	b29b      	uxth	r3, r3
 8005e88:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e90:	f483 5340 	eor.w	r3, r3, #12288	@ 0x3000
 8005e94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005e98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e9c:	8013      	strh	r3, [r2, #0]
 8005e9e:	e7a3      	b.n	8005de8 <PCD_EP_ISR_Handler+0x6>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005ea0:	8803      	ldrh	r3, [r0, #0]
 8005ea2:	b29b      	uxth	r3, r3
 8005ea4:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8005ea8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005eac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005eb0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005eb4:	b29b      	uxth	r3, r3
 8005eb6:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005eb8:	6829      	ldr	r1, [r5, #0]
 8005eba:	f8b1 3050 	ldrh.w	r3, [r1, #80]	@ 0x50
 8005ebe:	7c2a      	ldrb	r2, [r5, #16]
 8005ec0:	00d2      	lsls	r2, r2, #3
 8005ec2:	fa12 f383 	uxtah	r3, r2, r3
 8005ec6:	440b      	add	r3, r1
 8005ec8:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 8005ecc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005ed0:	62eb      	str	r3, [r5, #44]	@ 0x2c
        ep->xfer_buff += ep->xfer_count;
 8005ed2:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8005ed4:	441a      	add	r2, r3
 8005ed6:	626a      	str	r2, [r5, #36]	@ 0x24
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8005ed8:	2100      	movs	r1, #0
 8005eda:	4628      	mov	r0, r5
 8005edc:	f005 fa04 	bl	800b2e8 <HAL_PCD_DataInStageCallback>
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8005ee0:	7b2b      	ldrb	r3, [r5, #12]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d080      	beq.n	8005de8 <PCD_EP_ISR_Handler+0x6>
 8005ee6:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	f47f af7d 	bne.w	8005de8 <PCD_EP_ISR_Handler+0x6>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8005eee:	7b2b      	ldrb	r3, [r5, #12]
 8005ef0:	682a      	ldr	r2, [r5, #0]
 8005ef2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ef6:	f8a2 304c 	strh.w	r3, [r2, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8005efa:	2300      	movs	r3, #0
 8005efc:	732b      	strb	r3, [r5, #12]
 8005efe:	e773      	b.n	8005de8 <PCD_EP_ISR_Handler+0x6>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005f00:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8005f04:	f895 2150 	ldrb.w	r2, [r5, #336]	@ 0x150
 8005f08:	00d2      	lsls	r2, r2, #3
 8005f0a:	fa12 f383 	uxtah	r3, r2, r3
 8005f0e:	4403      	add	r3, r0
 8005f10:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8005f14:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005f18:	f8c5 316c 	str.w	r3, [r5, #364]	@ 0x16c
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005f1c:	f8b5 2156 	ldrh.w	r2, [r5, #342]	@ 0x156
 8005f20:	f505 7126 	add.w	r1, r5, #664	@ 0x298
 8005f24:	f004 fa1e 	bl	800a364 <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005f28:	682a      	ldr	r2, [r5, #0]
 8005f2a:	8813      	ldrh	r3, [r2, #0]
 8005f2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f30:	051b      	lsls	r3, r3, #20
 8005f32:	0d1b      	lsrs	r3, r3, #20
 8005f34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f38:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8005f3a:	4628      	mov	r0, r5
 8005f3c:	f005 f9c0 	bl	800b2c0 <HAL_PCD_SetupStageCallback>
 8005f40:	e752      	b.n	8005de8 <PCD_EP_ISR_Handler+0x6>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8005f42:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8005f46:	b29e      	uxth	r6, r3
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005f48:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8005f4c:	d14e      	bne.n	8005fec <PCD_EP_ISR_Handler+0x20a>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8005f4e:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8005f52:	f43f af49 	beq.w	8005de8 <PCD_EP_ISR_Handler+0x6>
        ep = &hpcd->IN_ep[epindex];
 8005f56:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8005f5a:	00c9      	lsls	r1, r1, #3
 8005f5c:	3110      	adds	r1, #16
 8005f5e:	4429      	add	r1, r5
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8005f60:	682a      	ldr	r2, [r5, #0]
 8005f62:	f832 3024 	ldrh.w	r3, [r2, r4, lsl #2]
 8005f66:	b29b      	uxth	r3, r3
 8005f68:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8005f6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f78:	b29b      	uxth	r3, r3
 8005f7a:	f822 3024 	strh.w	r3, [r2, r4, lsl #2]
        if (ep->type == EP_TYPE_ISOC)
 8005f7e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8005f82:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8005f86:	7cdb      	ldrb	r3, [r3, #19]
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	f000 80e9 	beq.w	8006160 <PCD_EP_ISR_Handler+0x37e>
          if ((wEPVal & USB_EP_KIND) == 0U)
 8005f8e:	f416 7f80 	tst.w	r6, #256	@ 0x100
 8005f92:	f040 8180 	bne.w	8006296 <PCD_EP_ISR_Handler+0x4b4>
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005f96:	6828      	ldr	r0, [r5, #0]
 8005f98:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8005f9c:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8005fa0:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8005fa4:	7c16      	ldrb	r6, [r2, #16]
 8005fa6:	00f2      	lsls	r2, r6, #3
 8005fa8:	fa12 f383 	uxtah	r3, r2, r3
 8005fac:	4403      	add	r3, r0
 8005fae:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 8005fb2:	f3c3 0309 	ubfx	r3, r3, #0, #10
            if (ep->xfer_len > TxPctSize)
 8005fb6:	1c62      	adds	r2, r4, #1
 8005fb8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005fbc:	f855 2032 	ldr.w	r2, [r5, r2, lsl #3]
 8005fc0:	429a      	cmp	r2, r3
 8005fc2:	f240 814b 	bls.w	800625c <PCD_EP_ISR_Handler+0x47a>
              ep->xfer_len -= TxPctSize;
 8005fc6:	1c67      	adds	r7, r4, #1
 8005fc8:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8005fcc:	1ad2      	subs	r2, r2, r3
 8005fce:	f845 2037 	str.w	r2, [r5, r7, lsl #3]
            if (ep->xfer_len == 0U)
 8005fd2:	1c62      	adds	r2, r4, #1
 8005fd4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005fd8:	f855 2032 	ldr.w	r2, [r5, r2, lsl #3]
 8005fdc:	2a00      	cmp	r2, #0
 8005fde:	f040 8144 	bne.w	800626a <PCD_EP_ISR_Handler+0x488>
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005fe2:	4631      	mov	r1, r6
 8005fe4:	4628      	mov	r0, r5
 8005fe6:	f005 f97f 	bl	800b2e8 <HAL_PCD_DataInStageCallback>
 8005fea:	e6fd      	b.n	8005de8 <PCD_EP_ISR_Handler+0x6>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8005fec:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8005ff0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ff4:	051b      	lsls	r3, r3, #20
 8005ff6:	0d1b      	lsrs	r3, r3, #20
 8005ff8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ffc:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
        ep = &hpcd->OUT_ep[epindex];
 8006000:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8006004:	00c9      	lsls	r1, r1, #3
 8006006:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 800600a:	eb05 0801 	add.w	r8, r5, r1
        if (ep->doublebuffer == 0U)
 800600e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8006012:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8006016:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 800601a:	2b00      	cmp	r3, #0
 800601c:	d140      	bne.n	80060a0 <PCD_EP_ISR_Handler+0x2be>
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800601e:	6828      	ldr	r0, [r5, #0]
 8006020:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8006024:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8006028:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800602c:	f892 2150 	ldrb.w	r2, [r2, #336]	@ 0x150
 8006030:	00d2      	lsls	r2, r2, #3
 8006032:	fa12 f383 	uxtah	r3, r2, r3
 8006036:	4403      	add	r3, r0
 8006038:	f8b3 7406 	ldrh.w	r7, [r3, #1030]	@ 0x406
 800603c:	f3c7 0709 	ubfx	r7, r7, #0, #10
          if (count != 0U)
 8006040:	bb17      	cbnz	r7, 8006088 <PCD_EP_ISR_Handler+0x2a6>
        ep->xfer_count += count;
 8006042:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8006046:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 800604a:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
 800604e:	443a      	add	r2, r7
 8006050:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
        ep->xfer_buff += count;
 8006054:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
 8006058:	443a      	add	r2, r7
 800605a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800605e:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
 8006062:	b13b      	cbz	r3, 8006074 <PCD_EP_ISR_Handler+0x292>
 8006064:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8006068:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 800606c:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8006070:	429f      	cmp	r7, r3
 8006072:	d270      	bcs.n	8006156 <PCD_EP_ISR_Handler+0x374>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8006074:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8006078:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 800607c:	f893 1150 	ldrb.w	r1, [r3, #336]	@ 0x150
 8006080:	4628      	mov	r0, r5
 8006082:	f005 f925 	bl	800b2d0 <HAL_PCD_DataOutStageCallback>
 8006086:	e762      	b.n	8005f4e <PCD_EP_ISR_Handler+0x16c>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8006088:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 800608c:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8006090:	463b      	mov	r3, r7
 8006092:	f8b1 2156 	ldrh.w	r2, [r1, #342]	@ 0x156
 8006096:	f8d1 1164 	ldr.w	r1, [r1, #356]	@ 0x164
 800609a:	f004 f963 	bl	800a364 <USB_ReadPMA>
 800609e:	e7d0      	b.n	8006042 <PCD_EP_ISR_Handler+0x260>
          if (ep->type == EP_TYPE_BULK)
 80060a0:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80060a4:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 80060a8:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 80060ac:	2b02      	cmp	r3, #2
 80060ae:	d033      	beq.n	8006118 <PCD_EP_ISR_Handler+0x336>
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80060b0:	6829      	ldr	r1, [r5, #0]
 80060b2:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80060b6:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80060ba:	f892 0150 	ldrb.w	r0, [r2, #336]	@ 0x150
 80060be:	f831 3020 	ldrh.w	r3, [r1, r0, lsl #2]
 80060c2:	b29b      	uxth	r3, r3
 80060c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80060c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80060d0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80060d4:	f821 3020 	strh.w	r3, [r1, r0, lsl #2]
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80060d8:	6828      	ldr	r0, [r5, #0]
 80060da:	f892 3150 	ldrb.w	r3, [r2, #336]	@ 0x150
 80060de:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80060e2:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 80060e6:	d01e      	beq.n	8006126 <PCD_EP_ISR_Handler+0x344>
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80060e8:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 80060ec:	00db      	lsls	r3, r3, #3
 80060ee:	fa13 f382 	uxtah	r3, r3, r2
 80060f2:	4403      	add	r3, r0
 80060f4:	f8b3 7402 	ldrh.w	r7, [r3, #1026]	@ 0x402
 80060f8:	f3c7 0709 	ubfx	r7, r7, #0, #10
              if (count != 0U)
 80060fc:	2f00      	cmp	r7, #0
 80060fe:	d0a0      	beq.n	8006042 <PCD_EP_ISR_Handler+0x260>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006100:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8006104:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8006108:	463b      	mov	r3, r7
 800610a:	f8b1 2158 	ldrh.w	r2, [r1, #344]	@ 0x158
 800610e:	f8d1 1164 	ldr.w	r1, [r1, #356]	@ 0x164
 8006112:	f004 f927 	bl	800a364 <USB_ReadPMA>
 8006116:	e794      	b.n	8006042 <PCD_EP_ISR_Handler+0x260>
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8006118:	4632      	mov	r2, r6
 800611a:	4641      	mov	r1, r8
 800611c:	4628      	mov	r0, r5
 800611e:	f7ff fb2b 	bl	8005778 <HAL_PCD_EP_DB_Receive>
 8006122:	4607      	mov	r7, r0
 8006124:	e78d      	b.n	8006042 <PCD_EP_ISR_Handler+0x260>
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006126:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 800612a:	00db      	lsls	r3, r3, #3
 800612c:	fa13 f382 	uxtah	r3, r3, r2
 8006130:	4403      	add	r3, r0
 8006132:	f8b3 7406 	ldrh.w	r7, [r3, #1030]	@ 0x406
 8006136:	f3c7 0709 	ubfx	r7, r7, #0, #10
              if (count != 0U)
 800613a:	2f00      	cmp	r7, #0
 800613c:	d081      	beq.n	8006042 <PCD_EP_ISR_Handler+0x260>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800613e:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8006142:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8006146:	463b      	mov	r3, r7
 8006148:	f8b1 215a 	ldrh.w	r2, [r1, #346]	@ 0x15a
 800614c:	f8d1 1164 	ldr.w	r1, [r1, #356]	@ 0x164
 8006150:	f004 f908 	bl	800a364 <USB_ReadPMA>
 8006154:	e775      	b.n	8006042 <PCD_EP_ISR_Handler+0x260>
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006156:	4641      	mov	r1, r8
 8006158:	6828      	ldr	r0, [r5, #0]
 800615a:	f003 fe41 	bl	8009de0 <USB_EPStartXfer>
 800615e:	e6f6      	b.n	8005f4e <PCD_EP_ISR_Handler+0x16c>
          ep->xfer_len = 0U;
 8006160:	1c63      	adds	r3, r4, #1
 8006162:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006166:	00db      	lsls	r3, r3, #3
 8006168:	2200      	movs	r2, #0
 800616a:	50ea      	str	r2, [r5, r3]
          if (ep->doublebuffer != 0U)
 800616c:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8006170:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8006174:	7f1b      	ldrb	r3, [r3, #28]
 8006176:	b31b      	cbz	r3, 80061c0 <PCD_EP_ISR_Handler+0x3de>
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006178:	f016 0f40 	tst.w	r6, #64	@ 0x40
 800617c:	d03b      	beq.n	80061f6 <PCD_EP_ISR_Handler+0x414>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800617e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8006182:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8006186:	7c5b      	ldrb	r3, [r3, #17]
 8006188:	bb1b      	cbnz	r3, 80061d2 <PCD_EP_ISR_Handler+0x3f0>
 800618a:	682a      	ldr	r2, [r5, #0]
 800618c:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8006190:	fa12 f383 	uxtah	r3, r2, r3
 8006194:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8006198:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800619c:	7c12      	ldrb	r2, [r2, #16]
 800619e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80061a2:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 80061a6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80061aa:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 80061ae:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 80061b2:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80061b6:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80061ba:	b292      	uxth	r2, r2
 80061bc:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80061c0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80061c4:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
 80061c8:	7c21      	ldrb	r1, [r4, #16]
 80061ca:	4628      	mov	r0, r5
 80061cc:	f005 f88c 	bl	800b2e8 <HAL_PCD_DataInStageCallback>
 80061d0:	e60a      	b.n	8005de8 <PCD_EP_ISR_Handler+0x6>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80061d2:	2b01      	cmp	r3, #1
 80061d4:	d1f4      	bne.n	80061c0 <PCD_EP_ISR_Handler+0x3de>
 80061d6:	682a      	ldr	r2, [r5, #0]
 80061d8:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 80061dc:	fa12 f383 	uxtah	r3, r2, r3
 80061e0:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80061e4:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80061e8:	7c12      	ldrb	r2, [r2, #16]
 80061ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80061ee:	2200      	movs	r2, #0
 80061f0:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 80061f4:	e7e4      	b.n	80061c0 <PCD_EP_ISR_Handler+0x3de>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80061f6:	682a      	ldr	r2, [r5, #0]
 80061f8:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80061fc:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8006200:	7c5b      	ldrb	r3, [r3, #17]
 8006202:	b9d3      	cbnz	r3, 800623a <PCD_EP_ISR_Handler+0x458>
 8006204:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8006208:	fa12 f383 	uxtah	r3, r2, r3
 800620c:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8006210:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8006214:	7c12      	ldrb	r2, [r2, #16]
 8006216:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800621a:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 800621e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8006222:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8006226:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 800622a:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800622e:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8006232:	b292      	uxth	r2, r2
 8006234:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8006238:	e7c2      	b.n	80061c0 <PCD_EP_ISR_Handler+0x3de>
 800623a:	2b01      	cmp	r3, #1
 800623c:	d1c0      	bne.n	80061c0 <PCD_EP_ISR_Handler+0x3de>
 800623e:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8006242:	fa12 f383 	uxtah	r3, r2, r3
 8006246:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800624a:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800624e:	7c12      	ldrb	r2, [r2, #16]
 8006250:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006254:	2200      	movs	r2, #0
 8006256:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 800625a:	e7b1      	b.n	80061c0 <PCD_EP_ISR_Handler+0x3de>
              ep->xfer_len = 0U;
 800625c:	1c62      	adds	r2, r4, #1
 800625e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8006262:	00d2      	lsls	r2, r2, #3
 8006264:	2700      	movs	r7, #0
 8006266:	50af      	str	r7, [r5, r2]
 8006268:	e6b3      	b.n	8005fd2 <PCD_EP_ISR_Handler+0x1f0>
              ep->xfer_buff += TxPctSize;
 800626a:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800626e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8006272:	6a56      	ldr	r6, [r2, #36]	@ 0x24
 8006274:	441e      	add	r6, r3
 8006276:	6256      	str	r6, [r2, #36]	@ 0x24
              ep->xfer_count += TxPctSize;
 8006278:	3401      	adds	r4, #1
 800627a:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800627e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8006282:	6852      	ldr	r2, [r2, #4]
 8006284:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8006288:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
 800628c:	4413      	add	r3, r2
 800628e:	6063      	str	r3, [r4, #4]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006290:	f003 fda6 	bl	8009de0 <USB_EPStartXfer>
 8006294:	e5a8      	b.n	8005de8 <PCD_EP_ISR_Handler+0x6>
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8006296:	4632      	mov	r2, r6
 8006298:	4628      	mov	r0, r5
 800629a:	f7ff fb69 	bl	8005970 <HAL_PCD_EP_DB_Transmit>
 800629e:	e5a3      	b.n	8005de8 <PCD_EP_ISR_Handler+0x6>
}
 80062a0:	2000      	movs	r0, #0
 80062a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080062a6 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 80062a6:	f890 3290 	ldrb.w	r3, [r0, #656]	@ 0x290
 80062aa:	2b01      	cmp	r3, #1
 80062ac:	d00c      	beq.n	80062c8 <HAL_PCD_SetAddress+0x22>
{
 80062ae:	b510      	push	{r4, lr}
 80062b0:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80062b2:	2301      	movs	r3, #1
 80062b4:	f880 3290 	strb.w	r3, [r0, #656]	@ 0x290
  hpcd->USB_Address = address;
 80062b8:	7301      	strb	r1, [r0, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80062ba:	6800      	ldr	r0, [r0, #0]
 80062bc:	f003 fd69 	bl	8009d92 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80062c0:	2000      	movs	r0, #0
 80062c2:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 80062c6:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80062c8:	2002      	movs	r0, #2
}
 80062ca:	4770      	bx	lr

080062cc <HAL_PCD_IRQHandler>:
{
 80062cc:	b510      	push	{r4, lr}
 80062ce:	4604      	mov	r4, r0
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80062d0:	6800      	ldr	r0, [r0, #0]
 80062d2:	f003 fd6f 	bl	8009db4 <USB_ReadInterrupts>
  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80062d6:	f410 4f00 	tst.w	r0, #32768	@ 0x8000
 80062da:	d123      	bne.n	8006324 <HAL_PCD_IRQHandler+0x58>
  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80062dc:	f410 6f80 	tst.w	r0, #1024	@ 0x400
 80062e0:	d124      	bne.n	800632c <HAL_PCD_IRQHandler+0x60>
  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80062e2:	f410 4f80 	tst.w	r0, #16384	@ 0x4000
 80062e6:	d132      	bne.n	800634e <HAL_PCD_IRQHandler+0x82>
  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80062e8:	f410 5f00 	tst.w	r0, #8192	@ 0x2000
 80062ec:	d139      	bne.n	8006362 <HAL_PCD_IRQHandler+0x96>
  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80062ee:	f410 5f80 	tst.w	r0, #4096	@ 0x1000
 80062f2:	d140      	bne.n	8006376 <HAL_PCD_IRQHandler+0xaa>
  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80062f4:	f410 6f00 	tst.w	r0, #2048	@ 0x800
 80062f8:	d167      	bne.n	80063ca <HAL_PCD_IRQHandler+0xfe>
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80062fa:	f010 0f80 	tst.w	r0, #128	@ 0x80
 80062fe:	f040 8081 	bne.w	8006404 <HAL_PCD_IRQHandler+0x138>
  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8006302:	f410 7f00 	tst.w	r0, #512	@ 0x200
 8006306:	f040 80ad 	bne.w	8006464 <HAL_PCD_IRQHandler+0x198>
  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800630a:	f410 7f80 	tst.w	r0, #256	@ 0x100
 800630e:	d027      	beq.n	8006360 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8006310:	6822      	ldr	r2, [r4, #0]
 8006312:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8006316:	b29b      	uxth	r3, r3
 8006318:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800631c:	b29b      	uxth	r3, r3
 800631e:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    return;
 8006322:	e01d      	b.n	8006360 <HAL_PCD_IRQHandler+0x94>
    (void)PCD_EP_ISR_Handler(hpcd);
 8006324:	4620      	mov	r0, r4
 8006326:	f7ff fd5c 	bl	8005de2 <PCD_EP_ISR_Handler>
    return;
 800632a:	e019      	b.n	8006360 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800632c:	6822      	ldr	r2, [r4, #0]
 800632e:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8006332:	b29b      	uxth	r3, r3
 8006334:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006338:	b29b      	uxth	r3, r3
 800633a:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    HAL_PCD_ResetCallback(hpcd);
 800633e:	4620      	mov	r0, r4
 8006340:	f004 ffe3 	bl	800b30a <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8006344:	2100      	movs	r1, #0
 8006346:	4620      	mov	r0, r4
 8006348:	f7ff ffad 	bl	80062a6 <HAL_PCD_SetAddress>
    return;
 800634c:	e008      	b.n	8006360 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800634e:	6822      	ldr	r2, [r4, #0]
 8006350:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8006354:	b29b      	uxth	r3, r3
 8006356:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800635a:	b29b      	uxth	r3, r3
 800635c:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
}
 8006360:	bd10      	pop	{r4, pc}
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8006362:	6822      	ldr	r2, [r4, #0]
 8006364:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8006368:	b29b      	uxth	r3, r3
 800636a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800636e:	b29b      	uxth	r3, r3
 8006370:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    return;
 8006374:	e7f4      	b.n	8006360 <HAL_PCD_IRQHandler+0x94>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8006376:	6822      	ldr	r2, [r4, #0]
 8006378:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 800637c:	b29b      	uxth	r3, r3
 800637e:	f023 0304 	bic.w	r3, r3, #4
 8006382:	b29b      	uxth	r3, r3
 8006384:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8006388:	6822      	ldr	r2, [r4, #0]
 800638a:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 800638e:	b29b      	uxth	r3, r3
 8006390:	f023 0308 	bic.w	r3, r3, #8
 8006394:	b29b      	uxth	r3, r3
 8006396:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    if (hpcd->LPM_State == LPM_L1)
 800639a:	f894 32c8 	ldrb.w	r3, [r4, #712]	@ 0x2c8
 800639e:	2b01      	cmp	r3, #1
 80063a0:	d00c      	beq.n	80063bc <HAL_PCD_IRQHandler+0xf0>
    HAL_PCD_ResumeCallback(hpcd);
 80063a2:	4620      	mov	r0, r4
 80063a4:	f004 ffd4 	bl	800b350 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80063a8:	6822      	ldr	r2, [r4, #0]
 80063aa:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 80063ae:	b29b      	uxth	r3, r3
 80063b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80063b4:	b29b      	uxth	r3, r3
 80063b6:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    return;
 80063ba:	e7d1      	b.n	8006360 <HAL_PCD_IRQHandler+0x94>
      hpcd->LPM_State = LPM_L0;
 80063bc:	2100      	movs	r1, #0
 80063be:	f884 12c8 	strb.w	r1, [r4, #712]	@ 0x2c8
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80063c2:	4620      	mov	r0, r4
 80063c4:	f005 f880 	bl	800b4c8 <HAL_PCDEx_LPM_Callback>
 80063c8:	e7eb      	b.n	80063a2 <HAL_PCD_IRQHandler+0xd6>
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80063ca:	6822      	ldr	r2, [r4, #0]
 80063cc:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 80063d0:	b29b      	uxth	r3, r3
 80063d2:	f043 0308 	orr.w	r3, r3, #8
 80063d6:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80063da:	6822      	ldr	r2, [r4, #0]
 80063dc:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 80063e0:	b29b      	uxth	r3, r3
 80063e2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80063e6:	b29b      	uxth	r3, r3
 80063e8:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80063ec:	6822      	ldr	r2, [r4, #0]
 80063ee:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 80063f2:	b29b      	uxth	r3, r3
 80063f4:	f043 0304 	orr.w	r3, r3, #4
 80063f8:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    HAL_PCD_SuspendCallback(hpcd);
 80063fc:	4620      	mov	r0, r4
 80063fe:	f004 ff97 	bl	800b330 <HAL_PCD_SuspendCallback>
    return;
 8006402:	e7ad      	b.n	8006360 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8006404:	6822      	ldr	r2, [r4, #0]
 8006406:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 800640a:	b29b      	uxth	r3, r3
 800640c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006410:	b29b      	uxth	r3, r3
 8006412:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8006416:	f894 32c8 	ldrb.w	r3, [r4, #712]	@ 0x2c8
 800641a:	b9fb      	cbnz	r3, 800645c <HAL_PCD_IRQHandler+0x190>
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800641c:	6822      	ldr	r2, [r4, #0]
 800641e:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 8006422:	b29b      	uxth	r3, r3
 8006424:	f043 0304 	orr.w	r3, r3, #4
 8006428:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800642c:	6822      	ldr	r2, [r4, #0]
 800642e:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 8006432:	b29b      	uxth	r3, r3
 8006434:	f043 0308 	orr.w	r3, r3, #8
 8006438:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
      hpcd->LPM_State = LPM_L1;
 800643c:	2101      	movs	r1, #1
 800643e:	f884 12c8 	strb.w	r1, [r4, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8006442:	6823      	ldr	r3, [r4, #0]
 8006444:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8006448:	f3c3 038d 	ubfx	r3, r3, #2, #14
 800644c:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8006450:	f8c4 32cc 	str.w	r3, [r4, #716]	@ 0x2cc
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006454:	4620      	mov	r0, r4
 8006456:	f005 f837 	bl	800b4c8 <HAL_PCDEx_LPM_Callback>
 800645a:	e781      	b.n	8006360 <HAL_PCD_IRQHandler+0x94>
      HAL_PCD_SuspendCallback(hpcd);
 800645c:	4620      	mov	r0, r4
 800645e:	f004 ff67 	bl	800b330 <HAL_PCD_SuspendCallback>
    return;
 8006462:	e77d      	b.n	8006360 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8006464:	6822      	ldr	r2, [r4, #0]
 8006466:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 800646a:	b29b      	uxth	r3, r3
 800646c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006470:	b29b      	uxth	r3, r3
 8006472:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    HAL_PCD_SOFCallback(hpcd);
 8006476:	4620      	mov	r0, r4
 8006478:	f004 ff41 	bl	800b2fe <HAL_PCD_SOFCallback>
    return;
 800647c:	e770      	b.n	8006360 <HAL_PCD_IRQHandler+0x94>

0800647e <HAL_PCD_EP_Open>:
{
 800647e:	b510      	push	{r4, lr}
 8006480:	4604      	mov	r4, r0
 8006482:	4608      	mov	r0, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8006484:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8006488:	d127      	bne.n	80064da <HAL_PCD_EP_Open+0x5c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800648a:	f001 0c07 	and.w	ip, r1, #7
 800648e:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 8006492:	00c9      	lsls	r1, r1, #3
 8006494:	f501 7ea8 	add.w	lr, r1, #336	@ 0x150
 8006498:	eb04 010e 	add.w	r1, r4, lr
    ep->is_in = 0U;
 800649c:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 80064a0:	eb04 0ccc 	add.w	ip, r4, ip, lsl #3
 80064a4:	f04f 0e00 	mov.w	lr, #0
 80064a8:	f88c e151 	strb.w	lr, [ip, #337]	@ 0x151
  ep->num = ep_addr & EP_ADDR_MSK;
 80064ac:	f000 0007 	and.w	r0, r0, #7
 80064b0:	7008      	strb	r0, [r1, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80064b2:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80064b6:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;
 80064b8:	70cb      	strb	r3, [r1, #3]
  if (ep_type == EP_TYPE_BULK)
 80064ba:	2b02      	cmp	r3, #2
 80064bc:	d01d      	beq.n	80064fa <HAL_PCD_EP_Open+0x7c>
  __HAL_LOCK(hpcd);
 80064be:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 80064c2:	2b01      	cmp	r3, #1
 80064c4:	d01c      	beq.n	8006500 <HAL_PCD_EP_Open+0x82>
 80064c6:	2301      	movs	r3, #1
 80064c8:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80064cc:	6820      	ldr	r0, [r4, #0]
 80064ce:	f003 f875 	bl	80095bc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80064d2:	2000      	movs	r0, #0
 80064d4:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 80064d8:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80064da:	f001 0c07 	and.w	ip, r1, #7
 80064de:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 80064e2:	00c9      	lsls	r1, r1, #3
 80064e4:	3110      	adds	r1, #16
 80064e6:	4421      	add	r1, r4
    ep->is_in = 1U;
 80064e8:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 80064ec:	eb04 0ccc 	add.w	ip, r4, ip, lsl #3
 80064f0:	f04f 0e01 	mov.w	lr, #1
 80064f4:	f88c e011 	strb.w	lr, [ip, #17]
 80064f8:	e7d8      	b.n	80064ac <HAL_PCD_EP_Open+0x2e>
    ep->data_pid_start = 0U;
 80064fa:	2300      	movs	r3, #0
 80064fc:	710b      	strb	r3, [r1, #4]
 80064fe:	e7de      	b.n	80064be <HAL_PCD_EP_Open+0x40>
  __HAL_LOCK(hpcd);
 8006500:	2002      	movs	r0, #2
 8006502:	e7e9      	b.n	80064d8 <HAL_PCD_EP_Open+0x5a>

08006504 <HAL_PCD_EP_Close>:
{
 8006504:	b510      	push	{r4, lr}
 8006506:	4604      	mov	r4, r0
 8006508:	460a      	mov	r2, r1
  if ((ep_addr & 0x80U) == 0x80U)
 800650a:	f011 0f80 	tst.w	r1, #128	@ 0x80
 800650e:	d11f      	bne.n	8006550 <HAL_PCD_EP_Close+0x4c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006510:	f001 0007 	and.w	r0, r1, #7
 8006514:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 8006518:	00db      	lsls	r3, r3, #3
 800651a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800651e:	18e1      	adds	r1, r4, r3
    ep->is_in = 0U;
 8006520:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006524:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 8006528:	2300      	movs	r3, #0
 800652a:	f880 3151 	strb.w	r3, [r0, #337]	@ 0x151
  ep->num = ep_addr & EP_ADDR_MSK;
 800652e:	f002 0207 	and.w	r2, r2, #7
 8006532:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8006534:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 8006538:	2b01      	cmp	r3, #1
 800653a:	d017      	beq.n	800656c <HAL_PCD_EP_Close+0x68>
 800653c:	2301      	movs	r3, #1
 800653e:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006542:	6820      	ldr	r0, [r4, #0]
 8006544:	f003 fac7 	bl	8009ad6 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006548:	2000      	movs	r0, #0
 800654a:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 800654e:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006550:	f001 0007 	and.w	r0, r1, #7
 8006554:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 8006558:	00db      	lsls	r3, r3, #3
 800655a:	3310      	adds	r3, #16
 800655c:	18e1      	adds	r1, r4, r3
    ep->is_in = 1U;
 800655e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006562:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 8006566:	2301      	movs	r3, #1
 8006568:	7443      	strb	r3, [r0, #17]
 800656a:	e7e0      	b.n	800652e <HAL_PCD_EP_Close+0x2a>
  __HAL_LOCK(hpcd);
 800656c:	2002      	movs	r0, #2
 800656e:	e7ee      	b.n	800654e <HAL_PCD_EP_Close+0x4a>

08006570 <HAL_PCD_EP_Receive>:
{
 8006570:	b510      	push	{r4, lr}
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006572:	f001 0c07 	and.w	ip, r1, #7
 8006576:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 800657a:	00c9      	lsls	r1, r1, #3
 800657c:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
  ep->xfer_buff = pBuf;
 8006580:	eb0c 0e8c 	add.w	lr, ip, ip, lsl #2
 8006584:	eb00 0ece 	add.w	lr, r0, lr, lsl #3
 8006588:	f8ce 2164 	str.w	r2, [lr, #356]	@ 0x164
  ep->xfer_len = len;
 800658c:	f8ce 3168 	str.w	r3, [lr, #360]	@ 0x168
  ep->xfer_count = 0U;
 8006590:	2400      	movs	r4, #0
 8006592:	f8ce 416c 	str.w	r4, [lr, #364]	@ 0x16c
  ep->is_in = 0U;
 8006596:	f88e 4151 	strb.w	r4, [lr, #337]	@ 0x151
  ep->num = ep_addr & EP_ADDR_MSK;
 800659a:	f88e c150 	strb.w	ip, [lr, #336]	@ 0x150
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800659e:	4401      	add	r1, r0
 80065a0:	6800      	ldr	r0, [r0, #0]
 80065a2:	f003 fc1d 	bl	8009de0 <USB_EPStartXfer>
}
 80065a6:	4620      	mov	r0, r4
 80065a8:	bd10      	pop	{r4, pc}

080065aa <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80065aa:	f001 0107 	and.w	r1, r1, #7
 80065ae:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80065b2:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
}
 80065b6:	f8d0 016c 	ldr.w	r0, [r0, #364]	@ 0x16c
 80065ba:	4770      	bx	lr

080065bc <HAL_PCD_EP_Transmit>:
{
 80065bc:	b538      	push	{r3, r4, r5, lr}
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80065be:	f001 0c07 	and.w	ip, r1, #7
 80065c2:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 80065c6:	00c9      	lsls	r1, r1, #3
 80065c8:	3110      	adds	r1, #16
  ep->xfer_buff = pBuf;
 80065ca:	eb0c 0e8c 	add.w	lr, ip, ip, lsl #2
 80065ce:	eb00 0ece 	add.w	lr, r0, lr, lsl #3
 80065d2:	f8ce 2024 	str.w	r2, [lr, #36]	@ 0x24
  ep->xfer_len = len;
 80065d6:	f10c 0201 	add.w	r2, ip, #1
 80065da:	eb02 0482 	add.w	r4, r2, r2, lsl #2
 80065de:	f840 3034 	str.w	r3, [r0, r4, lsl #3]
  ep->xfer_fill_db = 1U;
 80065e2:	2501      	movs	r5, #1
 80065e4:	f88e 5034 	strb.w	r5, [lr, #52]	@ 0x34
  ep->xfer_len_db = len;
 80065e8:	f8ce 3030 	str.w	r3, [lr, #48]	@ 0x30
  ep->xfer_count = 0U;
 80065ec:	eb00 02c4 	add.w	r2, r0, r4, lsl #3
 80065f0:	2400      	movs	r4, #0
 80065f2:	6054      	str	r4, [r2, #4]
  ep->is_in = 1U;
 80065f4:	f88e 5011 	strb.w	r5, [lr, #17]
  ep->num = ep_addr & EP_ADDR_MSK;
 80065f8:	f88e c010 	strb.w	ip, [lr, #16]
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80065fc:	4401      	add	r1, r0
 80065fe:	6800      	ldr	r0, [r0, #0]
 8006600:	f003 fbee 	bl	8009de0 <USB_EPStartXfer>
}
 8006604:	4620      	mov	r0, r4
 8006606:	bd38      	pop	{r3, r4, r5, pc}

08006608 <HAL_PCD_EP_SetStall>:
{
 8006608:	460b      	mov	r3, r1
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800660a:	f001 0207 	and.w	r2, r1, #7
 800660e:	7901      	ldrb	r1, [r0, #4]
 8006610:	4291      	cmp	r1, r2
 8006612:	d32e      	bcc.n	8006672 <HAL_PCD_EP_SetStall+0x6a>
{
 8006614:	b510      	push	{r4, lr}
 8006616:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 8006618:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800661c:	d11d      	bne.n	800665a <HAL_PCD_EP_SetStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr];
 800661e:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8006622:	00c9      	lsls	r1, r1, #3
 8006624:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 8006628:	4401      	add	r1, r0
    ep->is_in = 0U;
 800662a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800662e:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8006632:	2000      	movs	r0, #0
 8006634:	f883 0151 	strb.w	r0, [r3, #337]	@ 0x151
  ep->is_stall = 1U;
 8006638:	2301      	movs	r3, #1
 800663a:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800663c:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 800663e:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 8006642:	2b01      	cmp	r3, #1
 8006644:	d017      	beq.n	8006676 <HAL_PCD_EP_SetStall+0x6e>
 8006646:	2301      	movs	r3, #1
 8006648:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800664c:	6820      	ldr	r0, [r4, #0]
 800664e:	f003 fb2d 	bl	8009cac <USB_EPSetStall>
  __HAL_UNLOCK(hpcd);
 8006652:	2000      	movs	r0, #0
 8006654:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 8006658:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800665a:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800665e:	00c9      	lsls	r1, r1, #3
 8006660:	3110      	adds	r1, #16
 8006662:	4401      	add	r1, r0
    ep->is_in = 1U;
 8006664:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 8006668:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800666c:	2001      	movs	r0, #1
 800666e:	7458      	strb	r0, [r3, #17]
 8006670:	e7e2      	b.n	8006638 <HAL_PCD_EP_SetStall+0x30>
    return HAL_ERROR;
 8006672:	2001      	movs	r0, #1
}
 8006674:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 8006676:	2002      	movs	r0, #2
 8006678:	e7ee      	b.n	8006658 <HAL_PCD_EP_SetStall+0x50>

0800667a <HAL_PCD_EP_ClrStall>:
{
 800667a:	460b      	mov	r3, r1
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800667c:	7901      	ldrb	r1, [r0, #4]
 800667e:	f003 020f 	and.w	r2, r3, #15
 8006682:	4291      	cmp	r1, r2
 8006684:	d334      	bcc.n	80066f0 <HAL_PCD_EP_ClrStall+0x76>
{
 8006686:	b510      	push	{r4, lr}
 8006688:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 800668a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800668e:	d121      	bne.n	80066d4 <HAL_PCD_EP_ClrStall+0x5a>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006690:	f003 0207 	and.w	r2, r3, #7
 8006694:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8006698:	00c9      	lsls	r1, r1, #3
 800669a:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 800669e:	4401      	add	r1, r0
    ep->is_in = 0U;
 80066a0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80066a4:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 80066a8:	2000      	movs	r0, #0
 80066aa:	f882 0151 	strb.w	r0, [r2, #337]	@ 0x151
  ep->is_stall = 0U;
 80066ae:	2200      	movs	r2, #0
 80066b0:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80066b2:	f003 0307 	and.w	r3, r3, #7
 80066b6:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 80066b8:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 80066bc:	2b01      	cmp	r3, #1
 80066be:	d019      	beq.n	80066f4 <HAL_PCD_EP_ClrStall+0x7a>
 80066c0:	2301      	movs	r3, #1
 80066c2:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80066c6:	6820      	ldr	r0, [r4, #0]
 80066c8:	f003 fb15 	bl	8009cf6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80066cc:	2000      	movs	r0, #0
 80066ce:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 80066d2:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80066d4:	f003 0207 	and.w	r2, r3, #7
 80066d8:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 80066dc:	00c9      	lsls	r1, r1, #3
 80066de:	3110      	adds	r1, #16
 80066e0:	4401      	add	r1, r0
    ep->is_in = 1U;
 80066e2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80066e6:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 80066ea:	2001      	movs	r0, #1
 80066ec:	7450      	strb	r0, [r2, #17]
 80066ee:	e7de      	b.n	80066ae <HAL_PCD_EP_ClrStall+0x34>
    return HAL_ERROR;
 80066f0:	2001      	movs	r0, #1
}
 80066f2:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 80066f4:	2002      	movs	r0, #2
 80066f6:	e7ec      	b.n	80066d2 <HAL_PCD_EP_ClrStall+0x58>

080066f8 <HAL_PCDEx_PMAConfig>:
                                       uint16_t ep_kind, uint32_t pmaadress)
{
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80066f8:	f011 0f80 	tst.w	r1, #128	@ 0x80
 80066fc:	d00b      	beq.n	8006716 <HAL_PCDEx_PMAConfig+0x1e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80066fe:	f001 0107 	and.w	r1, r1, #7
 8006702:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8006706:	00c9      	lsls	r1, r1, #3
 8006708:	3110      	adds	r1, #16
 800670a:	4408      	add	r0, r1
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800670c:	b952      	cbnz	r2, 8006724 <HAL_PCDEx_PMAConfig+0x2c>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800670e:	7302      	strb	r2, [r0, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8006710:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8006712:	2000      	movs	r0, #0
 8006714:	4770      	bx	lr
    ep = &hpcd->OUT_ep[ep_addr];
 8006716:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800671a:	00c9      	lsls	r1, r1, #3
 800671c:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 8006720:	4408      	add	r0, r1
 8006722:	e7f3      	b.n	800670c <HAL_PCDEx_PMAConfig+0x14>
    ep->doublebuffer = 1U;
 8006724:	2201      	movs	r2, #1
 8006726:	7302      	strb	r2, [r0, #12]
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8006728:	8103      	strh	r3, [r0, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800672a:	0c1b      	lsrs	r3, r3, #16
 800672c:	8143      	strh	r3, [r0, #10]
 800672e:	e7f0      	b.n	8006712 <HAL_PCDEx_PMAConfig+0x1a>

08006730 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006730:	4603      	mov	r3, r0

  USB_TypeDef *USBx = hpcd->Instance;
 8006732:	6802      	ldr	r2, [r0, #0]
  hpcd->lpm_active = 1U;
 8006734:	2101      	movs	r1, #1
 8006736:	f8c0 12d0 	str.w	r1, [r0, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800673a:	2000      	movs	r0, #0
 800673c:	f883 02c8 	strb.w	r0, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8006740:	f8b2 3054 	ldrh.w	r3, [r2, #84]	@ 0x54
 8006744:	b29b      	uxth	r3, r3
 8006746:	430b      	orrs	r3, r1
 8006748:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800674c:	f8b2 3054 	ldrh.w	r3, [r2, #84]	@ 0x54
 8006750:	b29b      	uxth	r3, r3
 8006752:	f043 0302 	orr.w	r3, r3, #2
 8006756:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

  return HAL_OK;
}
 800675a:	4770      	bx	lr

0800675c <HAL_PWR_EnableBkUpAccess>:
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800675c:	4a02      	ldr	r2, [pc, #8]	@ (8006768 <HAL_PWR_EnableBkUpAccess+0xc>)
 800675e:	6813      	ldr	r3, [r2, #0]
 8006760:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006764:	6013      	str	r3, [r2, #0]
}
 8006766:	4770      	bx	lr
 8006768:	58000400 	.word	0x58000400

0800676c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 800676c:	4b02      	ldr	r3, [pc, #8]	@ (8006778 <HAL_PWREx_GetVoltageRange+0xc>)
 800676e:	6818      	ldr	r0, [r3, #0]
}
 8006770:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 8006774:	4770      	bx	lr
 8006776:	bf00      	nop
 8006778:	58000400 	.word	0x58000400

0800677c <HAL_PWREx_EnableVddUSB>:
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800677c:	4a02      	ldr	r2, [pc, #8]	@ (8006788 <HAL_PWREx_EnableVddUSB+0xc>)
 800677e:	6853      	ldr	r3, [r2, #4]
 8006780:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006784:	6053      	str	r3, [r2, #4]
}
 8006786:	4770      	bx	lr
 8006788:	58000400 	.word	0x58000400

0800678c <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800678c:	b530      	push	{r4, r5, lr}
 800678e:	b08d      	sub	sp, #52	@ 0x34
 8006790:	4605      	mov	r5, r0
 8006792:	468e      	mov	lr, r1
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8006794:	4c2b      	ldr	r4, [pc, #172]	@ (8006844 <RCC_SetFlashLatency+0xb8>)
 8006796:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800679a:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 800679e:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 80067a2:	ab05      	add	r3, sp, #20
 80067a4:	f104 0210 	add.w	r2, r4, #16
 80067a8:	ca07      	ldmia	r2, {r0, r1, r2}
 80067aa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 80067ae:	f10d 0c04 	add.w	ip, sp, #4
 80067b2:	341c      	adds	r4, #28
 80067b4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80067b8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80067bc:	f5be 7f00 	cmp.w	lr, #512	@ 0x200
 80067c0:	d007      	beq.n	80067d2 <RCC_SetFlashLatency+0x46>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80067c2:	2300      	movs	r3, #0
 80067c4:	e014      	b.n	80067f0 <RCC_SetFlashLatency+0x64>
        latency = FLASH_LATENCY_RANGE[index];
 80067c6:	aa0c      	add	r2, sp, #48	@ 0x30
 80067c8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80067cc:	f853 5c2c 	ldr.w	r5, [r3, #-44]
        break;
 80067d0:	e01e      	b.n	8006810 <RCC_SetFlashLatency+0x84>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80067d2:	2300      	movs	r3, #0
 80067d4:	2b03      	cmp	r3, #3
 80067d6:	d808      	bhi.n	80067ea <RCC_SetFlashLatency+0x5e>
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80067d8:	aa0c      	add	r2, sp, #48	@ 0x30
 80067da:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80067de:	f852 2c10 	ldr.w	r2, [r2, #-16]
 80067e2:	42aa      	cmp	r2, r5
 80067e4:	d2ef      	bcs.n	80067c6 <RCC_SetFlashLatency+0x3a>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80067e6:	3301      	adds	r3, #1
 80067e8:	e7f4      	b.n	80067d4 <RCC_SetFlashLatency+0x48>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80067ea:	2500      	movs	r5, #0
 80067ec:	e010      	b.n	8006810 <RCC_SetFlashLatency+0x84>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80067ee:	3301      	adds	r3, #1
 80067f0:	2b02      	cmp	r3, #2
 80067f2:	d80c      	bhi.n	800680e <RCC_SetFlashLatency+0x82>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80067f4:	aa0c      	add	r2, sp, #48	@ 0x30
 80067f6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80067fa:	f852 2c1c 	ldr.w	r2, [r2, #-28]
 80067fe:	42aa      	cmp	r2, r5
 8006800:	d3f5      	bcc.n	80067ee <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006802:	aa0c      	add	r2, sp, #48	@ 0x30
 8006804:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006808:	f853 5c2c 	ldr.w	r5, [r3, #-44]
        break;
 800680c:	e000      	b.n	8006810 <RCC_SetFlashLatency+0x84>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800680e:	2500      	movs	r5, #0
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8006810:	4a0d      	ldr	r2, [pc, #52]	@ (8006848 <RCC_SetFlashLatency+0xbc>)
 8006812:	6813      	ldr	r3, [r2, #0]
 8006814:	f023 0307 	bic.w	r3, r3, #7
 8006818:	432b      	orrs	r3, r5
 800681a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800681c:	f7fe f8ba 	bl	8004994 <HAL_GetTick>
 8006820:	4604      	mov	r4, r0

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006822:	4b09      	ldr	r3, [pc, #36]	@ (8006848 <RCC_SetFlashLatency+0xbc>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f003 0307 	and.w	r3, r3, #7
 800682a:	42ab      	cmp	r3, r5
 800682c:	d006      	beq.n	800683c <RCC_SetFlashLatency+0xb0>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800682e:	f7fe f8b1 	bl	8004994 <HAL_GetTick>
 8006832:	1b00      	subs	r0, r0, r4
 8006834:	2802      	cmp	r0, #2
 8006836:	d9f4      	bls.n	8006822 <RCC_SetFlashLatency+0x96>
    {
      return HAL_TIMEOUT;
 8006838:	2003      	movs	r0, #3
 800683a:	e000      	b.n	800683e <RCC_SetFlashLatency+0xb2>
    }
  }
  return HAL_OK;
 800683c:	2000      	movs	r0, #0
}
 800683e:	b00d      	add	sp, #52	@ 0x34
 8006840:	bd30      	pop	{r4, r5, pc}
 8006842:	bf00      	nop
 8006844:	0800d428 	.word	0x0800d428
 8006848:	58004000 	.word	0x58004000

0800684c <RCC_SetFlashLatencyFromMSIRange>:
{
 800684c:	b510      	push	{r4, lr}
  if (MSI_Range > RCC_MSIRANGE_11)
 800684e:	28b0      	cmp	r0, #176	@ 0xb0
 8006850:	d916      	bls.n	8006880 <RCC_SetFlashLatencyFromMSIRange+0x34>
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8006852:	4b0e      	ldr	r3, [pc, #56]	@ (800688c <RCC_SetFlashLatencyFromMSIRange+0x40>)
 8006854:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8006856:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800685a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800685e:	f003 030f 	and.w	r3, r3, #15
 8006862:	4a0b      	ldr	r2, [pc, #44]	@ (8006890 <RCC_SetFlashLatencyFromMSIRange+0x44>)
 8006864:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006868:	fbb4 f4f3 	udiv	r4, r4, r3
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800686c:	f7ff ff7e 	bl	800676c <HAL_PWREx_GetVoltageRange>
 8006870:	4601      	mov	r1, r0
 8006872:	4b08      	ldr	r3, [pc, #32]	@ (8006894 <RCC_SetFlashLatencyFromMSIRange+0x48>)
 8006874:	fba3 3404 	umull	r3, r4, r3, r4
 8006878:	0ca0      	lsrs	r0, r4, #18
 800687a:	f7ff ff87 	bl	800678c <RCC_SetFlashLatency>
}
 800687e:	bd10      	pop	{r4, pc}
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8006880:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8006884:	4b01      	ldr	r3, [pc, #4]	@ (800688c <RCC_SetFlashLatencyFromMSIRange+0x40>)
 8006886:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
 800688a:	e7e4      	b.n	8006856 <RCC_SetFlashLatencyFromMSIRange+0xa>
 800688c:	0800d698 	.word	0x0800d698
 8006890:	0800d6f8 	.word	0x0800d6f8
 8006894:	431bde83 	.word	0x431bde83

08006898 <HAL_RCC_GetSysClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006898:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800689c:	689b      	ldr	r3, [r3, #8]
  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 800689e:	f013 030c 	ands.w	r3, r3, #12
 80068a2:	d10d      	bne.n	80068c0 <HAL_RCC_GetSysClockFreq+0x28>
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80068a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 80068ae:	2bb0      	cmp	r3, #176	@ 0xb0
 80068b0:	d804      	bhi.n	80068bc <HAL_RCC_GetSysClockFreq+0x24>
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80068b2:	091b      	lsrs	r3, r3, #4
 80068b4:	4a25      	ldr	r2, [pc, #148]	@ (800694c <HAL_RCC_GetSysClockFreq+0xb4>)
 80068b6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80068ba:	4770      	bx	lr
    msiRange = LL_RCC_MSIRANGE_11;
 80068bc:	23b0      	movs	r3, #176	@ 0xb0
 80068be:	e7f8      	b.n	80068b2 <HAL_RCC_GetSysClockFreq+0x1a>
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80068c0:	2b04      	cmp	r3, #4
 80068c2:	d03e      	beq.n	8006942 <HAL_RCC_GetSysClockFreq+0xaa>
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80068c4:	2b08      	cmp	r3, #8
 80068c6:	d010      	beq.n	80068ea <HAL_RCC_GetSysClockFreq+0x52>
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80068c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068cc:	68db      	ldr	r3, [r3, #12]
 80068ce:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 80068d2:	2b02      	cmp	r3, #2
 80068d4:	d031      	beq.n	800693a <HAL_RCC_GetSysClockFreq+0xa2>
 80068d6:	2b03      	cmp	r3, #3
 80068d8:	d10f      	bne.n	80068fa <HAL_RCC_GetSysClockFreq+0x62>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80068da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80068e4:	d12b      	bne.n	800693e <HAL_RCC_GetSysClockFreq+0xa6>
          pllinputfreq = HSE_VALUE;
 80068e6:	481a      	ldr	r0, [pc, #104]	@ (8006950 <HAL_RCC_GetSysClockFreq+0xb8>)
 80068e8:	e012      	b.n	8006910 <HAL_RCC_GetSysClockFreq+0x78>
 80068ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80068f4:	d027      	beq.n	8006946 <HAL_RCC_GetSysClockFreq+0xae>
      sysclockfreq = HSE_VALUE / 2U;
 80068f6:	4817      	ldr	r0, [pc, #92]	@ (8006954 <HAL_RCC_GetSysClockFreq+0xbc>)
 80068f8:	4770      	bx	lr
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80068fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 8006904:	2bb0      	cmp	r3, #176	@ 0xb0
 8006906:	d816      	bhi.n	8006936 <HAL_RCC_GetSysClockFreq+0x9e>
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8006908:	091b      	lsrs	r3, r3, #4
 800690a:	4a10      	ldr	r2, [pc, #64]	@ (800694c <HAL_RCC_GetSysClockFreq+0xb4>)
 800690c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006910:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006914:	68d3      	ldr	r3, [r2, #12]
 8006916:	f3c3 2306 	ubfx	r3, r3, #8, #7
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800691a:	fb03 f000 	mul.w	r0, r3, r0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800691e:	68d3      	ldr	r3, [r2, #12]
 8006920:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8006924:	3301      	adds	r3, #1
 8006926:	fbb0 f0f3 	udiv	r0, r0, r3
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800692a:	68d3      	ldr	r3, [r2, #12]
 800692c:	0f5b      	lsrs	r3, r3, #29
 800692e:	3301      	adds	r3, #1
 8006930:	fbb0 f0f3 	udiv	r0, r0, r3
 8006934:	4770      	bx	lr
    msiRange = LL_RCC_MSIRANGE_11;
 8006936:	23b0      	movs	r3, #176	@ 0xb0
 8006938:	e7e6      	b.n	8006908 <HAL_RCC_GetSysClockFreq+0x70>
    switch (pllsource)
 800693a:	4806      	ldr	r0, [pc, #24]	@ (8006954 <HAL_RCC_GetSysClockFreq+0xbc>)
 800693c:	e7e8      	b.n	8006910 <HAL_RCC_GetSysClockFreq+0x78>
          pllinputfreq = HSE_VALUE / 2U;
 800693e:	4805      	ldr	r0, [pc, #20]	@ (8006954 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006940:	e7e6      	b.n	8006910 <HAL_RCC_GetSysClockFreq+0x78>
    sysclockfreq = HSI_VALUE;
 8006942:	4804      	ldr	r0, [pc, #16]	@ (8006954 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006944:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 8006946:	4802      	ldr	r0, [pc, #8]	@ (8006950 <HAL_RCC_GetSysClockFreq+0xb8>)
}
 8006948:	4770      	bx	lr
 800694a:	bf00      	nop
 800694c:	0800d698 	.word	0x0800d698
 8006950:	01e84800 	.word	0x01e84800
 8006954:	00f42400 	.word	0x00f42400

08006958 <HAL_RCC_GetHCLKFreq>:
{
 8006958:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800695a:	f7ff ff9d 	bl	8006898 <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800695e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006962:	689b      	ldr	r3, [r3, #8]
 8006964:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8006968:	4a02      	ldr	r2, [pc, #8]	@ (8006974 <HAL_RCC_GetHCLKFreq+0x1c>)
 800696a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800696e:	fbb0 f0f3 	udiv	r0, r0, r3
 8006972:	bd08      	pop	{r3, pc}
 8006974:	0800d6f8 	.word	0x0800d6f8

08006978 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8006978:	2800      	cmp	r0, #0
 800697a:	f000 8372 	beq.w	8007062 <HAL_RCC_OscConfig+0x6ea>
{
 800697e:	b538      	push	{r3, r4, r5, lr}
 8006980:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006982:	6803      	ldr	r3, [r0, #0]
 8006984:	f013 0f20 	tst.w	r3, #32
 8006988:	d02d      	beq.n	80069e6 <HAL_RCC_OscConfig+0x6e>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800698a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800698e:	6893      	ldr	r3, [r2, #8]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006990:	68d2      	ldr	r2, [r2, #12]
 8006992:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006996:	f013 030c 	ands.w	r3, r3, #12
 800699a:	d058      	beq.n	8006a4e <HAL_RCC_OscConfig+0xd6>
 800699c:	2b0c      	cmp	r3, #12
 800699e:	d054      	beq.n	8006a4a <HAL_RCC_OscConfig+0xd2>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80069a0:	69e3      	ldr	r3, [r4, #28]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	f000 80a0 	beq.w	8006ae8 <HAL_RCC_OscConfig+0x170>
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80069a8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80069ac:	6813      	ldr	r3, [r2, #0]
 80069ae:	f043 0301 	orr.w	r3, r3, #1
 80069b2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80069b4:	f7fd ffee 	bl	8004994 <HAL_GetTick>
 80069b8:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80069ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f013 0f02 	tst.w	r3, #2
 80069c4:	f000 8088 	beq.w	8006ad8 <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80069c8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 80069ca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80069ce:	6811      	ldr	r1, [r2, #0]
 80069d0:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
 80069d4:	430b      	orrs	r3, r1
 80069d6:	6013      	str	r3, [r2, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80069d8:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80069da:	6853      	ldr	r3, [r2, #4]
 80069dc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80069e0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80069e4:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80069e6:	6823      	ldr	r3, [r4, #0]
 80069e8:	f013 0f01 	tst.w	r3, #1
 80069ec:	f000 809a 	beq.w	8006b24 <HAL_RCC_OscConfig+0x1ac>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80069f0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80069f4:	6893      	ldr	r3, [r2, #8]
 80069f6:	f003 030c 	and.w	r3, r3, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80069fa:	68d2      	ldr	r2, [r2, #12]
 80069fc:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8006a00:	2b08      	cmp	r3, #8
 8006a02:	f000 808b 	beq.w	8006b1c <HAL_RCC_OscConfig+0x1a4>
 8006a06:	2b0c      	cmp	r3, #12
 8006a08:	f000 8085 	beq.w	8006b16 <HAL_RCC_OscConfig+0x19e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006a0c:	6863      	ldr	r3, [r4, #4]
 8006a0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a12:	f000 80b0 	beq.w	8006b76 <HAL_RCC_OscConfig+0x1fe>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8006a16:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006a1a:	6813      	ldr	r3, [r2, #0]
 8006a1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a20:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006a22:	6863      	ldr	r3, [r4, #4]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	f000 80ad 	beq.w	8006b84 <HAL_RCC_OscConfig+0x20c>
        tickstart = HAL_GetTick();
 8006a2a:	f7fd ffb3 	bl	8004994 <HAL_GetTick>
 8006a2e:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8006a30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8006a3a:	d173      	bne.n	8006b24 <HAL_RCC_OscConfig+0x1ac>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a3c:	f7fd ffaa 	bl	8004994 <HAL_GetTick>
 8006a40:	1b40      	subs	r0, r0, r5
 8006a42:	2864      	cmp	r0, #100	@ 0x64
 8006a44:	d9f4      	bls.n	8006a30 <HAL_RCC_OscConfig+0xb8>
            return HAL_TIMEOUT;
 8006a46:	2003      	movs	r0, #3
 8006a48:	e316      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8006a4a:	2a01      	cmp	r2, #1
 8006a4c:	d1a8      	bne.n	80069a0 <HAL_RCC_OscConfig+0x28>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006a4e:	69e3      	ldr	r3, [r4, #28]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	f000 8308 	beq.w	8007066 <HAL_RCC_OscConfig+0x6ee>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006a56:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8006a58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 8006a62:	2bb0      	cmp	r3, #176	@ 0xb0
 8006a64:	d821      	bhi.n	8006aaa <HAL_RCC_OscConfig+0x132>
 8006a66:	4298      	cmp	r0, r3
 8006a68:	d921      	bls.n	8006aae <HAL_RCC_OscConfig+0x136>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006a6a:	f7ff feef 	bl	800684c <RCC_SetFlashLatencyFromMSIRange>
 8006a6e:	2800      	cmp	r0, #0
 8006a70:	f040 82fb 	bne.w	800706a <HAL_RCC_OscConfig+0x6f2>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006a74:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8006a76:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006a7a:	6811      	ldr	r1, [r2, #0]
 8006a7c:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
 8006a80:	430b      	orrs	r3, r1
 8006a82:	6013      	str	r3, [r2, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006a84:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8006a86:	6853      	ldr	r3, [r2, #4]
 8006a88:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a8c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006a90:	6053      	str	r3, [r2, #4]
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006a92:	f7ff ff61 	bl	8006958 <HAL_RCC_GetHCLKFreq>
 8006a96:	4bbf      	ldr	r3, [pc, #764]	@ (8006d94 <HAL_RCC_OscConfig+0x41c>)
 8006a98:	6018      	str	r0, [r3, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006a9a:	4bbf      	ldr	r3, [pc, #764]	@ (8006d98 <HAL_RCC_OscConfig+0x420>)
 8006a9c:	6818      	ldr	r0, [r3, #0]
 8006a9e:	f7fd ff2f 	bl	8004900 <HAL_InitTick>
 8006aa2:	2800      	cmp	r0, #0
 8006aa4:	d09f      	beq.n	80069e6 <HAL_RCC_OscConfig+0x6e>
          return HAL_ERROR;
 8006aa6:	2001      	movs	r0, #1
 8006aa8:	e2e6      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
    msiRange = LL_RCC_MSIRANGE_11;
 8006aaa:	23b0      	movs	r3, #176	@ 0xb0
 8006aac:	e7db      	b.n	8006a66 <HAL_RCC_OscConfig+0xee>
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8006aae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006ab2:	6813      	ldr	r3, [r2, #0]
 8006ab4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ab8:	4318      	orrs	r0, r3
 8006aba:	6010      	str	r0, [r2, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006abc:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8006abe:	6853      	ldr	r3, [r2, #4]
 8006ac0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006ac4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006ac8:	6053      	str	r3, [r2, #4]
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006aca:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8006acc:	f7ff febe 	bl	800684c <RCC_SetFlashLatencyFromMSIRange>
 8006ad0:	2800      	cmp	r0, #0
 8006ad2:	d0de      	beq.n	8006a92 <HAL_RCC_OscConfig+0x11a>
            return HAL_ERROR;
 8006ad4:	2001      	movs	r0, #1
 8006ad6:	e2cf      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006ad8:	f7fd ff5c 	bl	8004994 <HAL_GetTick>
 8006adc:	1b40      	subs	r0, r0, r5
 8006ade:	2802      	cmp	r0, #2
 8006ae0:	f67f af6b 	bls.w	80069ba <HAL_RCC_OscConfig+0x42>
            return HAL_TIMEOUT;
 8006ae4:	2003      	movs	r0, #3
 8006ae6:	e2c7      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8006ae8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006aec:	6813      	ldr	r3, [r2, #0]
 8006aee:	f023 0301 	bic.w	r3, r3, #1
 8006af2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8006af4:	f7fd ff4e 	bl	8004994 <HAL_GetTick>
 8006af8:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8006afa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f013 0f02 	tst.w	r3, #2
 8006b04:	f43f af6f 	beq.w	80069e6 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006b08:	f7fd ff44 	bl	8004994 <HAL_GetTick>
 8006b0c:	1b40      	subs	r0, r0, r5
 8006b0e:	2802      	cmp	r0, #2
 8006b10:	d9f3      	bls.n	8006afa <HAL_RCC_OscConfig+0x182>
            return HAL_TIMEOUT;
 8006b12:	2003      	movs	r0, #3
 8006b14:	e2b0      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8006b16:	2a03      	cmp	r2, #3
 8006b18:	f47f af78 	bne.w	8006a0c <HAL_RCC_OscConfig+0x94>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8006b1c:	6863      	ldr	r3, [r4, #4]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	f000 82a5 	beq.w	800706e <HAL_RCC_OscConfig+0x6f6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006b24:	6823      	ldr	r3, [r4, #0]
 8006b26:	f013 0f02 	tst.w	r3, #2
 8006b2a:	d054      	beq.n	8006bd6 <HAL_RCC_OscConfig+0x25e>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006b2c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006b30:	6893      	ldr	r3, [r2, #8]
 8006b32:	f003 030c 	and.w	r3, r3, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006b36:	68d2      	ldr	r2, [r2, #12]
 8006b38:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8006b3c:	2b04      	cmp	r3, #4
 8006b3e:	d033      	beq.n	8006ba8 <HAL_RCC_OscConfig+0x230>
 8006b40:	2b0c      	cmp	r3, #12
 8006b42:	d02f      	beq.n	8006ba4 <HAL_RCC_OscConfig+0x22c>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006b44:	68e3      	ldr	r3, [r4, #12]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d071      	beq.n	8006c2e <HAL_RCC_OscConfig+0x2b6>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8006b4a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006b4e:	6813      	ldr	r3, [r2, #0]
 8006b50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b54:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8006b56:	f7fd ff1d 	bl	8004994 <HAL_GetTick>
 8006b5a:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8006b5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8006b66:	d12d      	bne.n	8006bc4 <HAL_RCC_OscConfig+0x24c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b68:	f7fd ff14 	bl	8004994 <HAL_GetTick>
 8006b6c:	1b40      	subs	r0, r0, r5
 8006b6e:	2802      	cmp	r0, #2
 8006b70:	d9f4      	bls.n	8006b5c <HAL_RCC_OscConfig+0x1e4>
            return HAL_TIMEOUT;
 8006b72:	2003      	movs	r0, #3
 8006b74:	e280      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8006b76:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006b7a:	6813      	ldr	r3, [r2, #0]
 8006b7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b80:	6013      	str	r3, [r2, #0]
}
 8006b82:	e74e      	b.n	8006a22 <HAL_RCC_OscConfig+0xaa>
        tickstart = HAL_GetTick();
 8006b84:	f7fd ff06 	bl	8004994 <HAL_GetTick>
 8006b88:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8006b8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8006b94:	d0c6      	beq.n	8006b24 <HAL_RCC_OscConfig+0x1ac>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006b96:	f7fd fefd 	bl	8004994 <HAL_GetTick>
 8006b9a:	1b40      	subs	r0, r0, r5
 8006b9c:	2864      	cmp	r0, #100	@ 0x64
 8006b9e:	d9f4      	bls.n	8006b8a <HAL_RCC_OscConfig+0x212>
            return HAL_TIMEOUT;
 8006ba0:	2003      	movs	r0, #3
 8006ba2:	e269      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8006ba4:	2a02      	cmp	r2, #2
 8006ba6:	d1cd      	bne.n	8006b44 <HAL_RCC_OscConfig+0x1cc>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006ba8:	68e3      	ldr	r3, [r4, #12]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	f000 8261 	beq.w	8007072 <HAL_RCC_OscConfig+0x6fa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006bb0:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8006bb2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006bb6:	6853      	ldr	r3, [r2, #4]
 8006bb8:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8006bbc:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8006bc0:	6053      	str	r3, [r2, #4]
}
 8006bc2:	e008      	b.n	8006bd6 <HAL_RCC_OscConfig+0x25e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006bc4:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8006bc6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006bca:	6853      	ldr	r3, [r2, #4]
 8006bcc:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8006bd0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8006bd4:	6053      	str	r3, [r2, #4]
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8006bd6:	6823      	ldr	r3, [r4, #0]
 8006bd8:	f013 0f18 	tst.w	r3, #24
 8006bdc:	f000 80de 	beq.w	8006d9c <HAL_RCC_OscConfig+0x424>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006be0:	6962      	ldr	r2, [r4, #20]
 8006be2:	2a00      	cmp	r2, #0
 8006be4:	f000 80a3 	beq.w	8006d2e <HAL_RCC_OscConfig+0x3b6>
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8006be8:	f013 0f10 	tst.w	r3, #16
 8006bec:	d070      	beq.n	8006cd0 <HAL_RCC_OscConfig+0x358>
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8006bee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006bf2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006bf6:	f013 0f02 	tst.w	r3, #2
 8006bfa:	d12e      	bne.n	8006c5a <HAL_RCC_OscConfig+0x2e2>
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8006bfc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006c00:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8006c04:	f043 0301 	orr.w	r3, r3, #1
 8006c08:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
          tickstart = HAL_GetTick();
 8006c0c:	f7fd fec2 	bl	8004994 <HAL_GetTick>
 8006c10:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8006c12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006c1a:	f013 0f02 	tst.w	r3, #2
 8006c1e:	d11c      	bne.n	8006c5a <HAL_RCC_OscConfig+0x2e2>
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8006c20:	f7fd feb8 	bl	8004994 <HAL_GetTick>
 8006c24:	1b40      	subs	r0, r0, r5
 8006c26:	2802      	cmp	r0, #2
 8006c28:	d9f3      	bls.n	8006c12 <HAL_RCC_OscConfig+0x29a>
              return HAL_TIMEOUT;
 8006c2a:	2003      	movs	r0, #3
 8006c2c:	e224      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8006c2e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006c32:	6813      	ldr	r3, [r2, #0]
 8006c34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c38:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8006c3a:	f7fd feab 	bl	8004994 <HAL_GetTick>
 8006c3e:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8006c40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8006c4a:	d0c4      	beq.n	8006bd6 <HAL_RCC_OscConfig+0x25e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006c4c:	f7fd fea2 	bl	8004994 <HAL_GetTick>
 8006c50:	1b40      	subs	r0, r0, r5
 8006c52:	2802      	cmp	r0, #2
 8006c54:	d9f4      	bls.n	8006c40 <HAL_RCC_OscConfig+0x2c8>
            return HAL_TIMEOUT;
 8006c56:	2003      	movs	r0, #3
 8006c58:	e20e      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8006c5a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006c5e:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8006c62:	f043 0304 	orr.w	r3, r3, #4
 8006c66:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        tickstart = HAL_GetTick();
 8006c6a:	f7fd fe93 	bl	8004994 <HAL_GetTick>
 8006c6e:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8006c70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006c78:	f013 0f08 	tst.w	r3, #8
 8006c7c:	d106      	bne.n	8006c8c <HAL_RCC_OscConfig+0x314>
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8006c7e:	f7fd fe89 	bl	8004994 <HAL_GetTick>
 8006c82:	1b40      	subs	r0, r0, r5
 8006c84:	2803      	cmp	r0, #3
 8006c86:	d9f3      	bls.n	8006c70 <HAL_RCC_OscConfig+0x2f8>
            return HAL_TIMEOUT;
 8006c88:	2003      	movs	r0, #3
 8006c8a:	e1f5      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8006c8c:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8006c8e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006c92:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8006c96:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006c9a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006c9e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8006ca2:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8006ca6:	f023 0301 	bic.w	r3, r3, #1
 8006caa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        tickstart = HAL_GetTick();
 8006cae:	f7fd fe71 	bl	8004994 <HAL_GetTick>
 8006cb2:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8006cb4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006cb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006cbc:	f013 0f02 	tst.w	r3, #2
 8006cc0:	d06c      	beq.n	8006d9c <HAL_RCC_OscConfig+0x424>
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8006cc2:	f7fd fe67 	bl	8004994 <HAL_GetTick>
 8006cc6:	1b40      	subs	r0, r0, r5
 8006cc8:	2802      	cmp	r0, #2
 8006cca:	d9f3      	bls.n	8006cb4 <HAL_RCC_OscConfig+0x33c>
            return HAL_TIMEOUT;
 8006ccc:	2003      	movs	r0, #3
 8006cce:	e1d3      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8006cd0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006cd4:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8006cd8:	f043 0301 	orr.w	r3, r3, #1
 8006cdc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        tickstart = HAL_GetTick();
 8006ce0:	f7fd fe58 	bl	8004994 <HAL_GetTick>
 8006ce4:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8006ce6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006cea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006cee:	f013 0f02 	tst.w	r3, #2
 8006cf2:	d106      	bne.n	8006d02 <HAL_RCC_OscConfig+0x38a>
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8006cf4:	f7fd fe4e 	bl	8004994 <HAL_GetTick>
 8006cf8:	1b40      	subs	r0, r0, r5
 8006cfa:	2802      	cmp	r0, #2
 8006cfc:	d9f3      	bls.n	8006ce6 <HAL_RCC_OscConfig+0x36e>
            return HAL_TIMEOUT;
 8006cfe:	2003      	movs	r0, #3
 8006d00:	e1ba      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8006d02:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006d06:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8006d0a:	f023 0304 	bic.w	r3, r3, #4
 8006d0e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8006d12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d1a:	f013 0f08 	tst.w	r3, #8
 8006d1e:	d03d      	beq.n	8006d9c <HAL_RCC_OscConfig+0x424>
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8006d20:	f7fd fe38 	bl	8004994 <HAL_GetTick>
 8006d24:	1b40      	subs	r0, r0, r5
 8006d26:	2803      	cmp	r0, #3
 8006d28:	d9f3      	bls.n	8006d12 <HAL_RCC_OscConfig+0x39a>
            return HAL_TIMEOUT;
 8006d2a:	2003      	movs	r0, #3
 8006d2c:	e1a4      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8006d2e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006d32:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8006d36:	f023 0304 	bic.w	r3, r3, #4
 8006d3a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8006d3e:	f7fd fe29 	bl	8004994 <HAL_GetTick>
 8006d42:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8006d44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d4c:	f013 0f08 	tst.w	r3, #8
 8006d50:	d118      	bne.n	8006d84 <HAL_RCC_OscConfig+0x40c>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8006d52:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006d56:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8006d5a:	f023 0301 	bic.w	r3, r3, #1
 8006d5e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8006d62:	f7fd fe17 	bl	8004994 <HAL_GetTick>
 8006d66:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8006d68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d70:	f013 0f02 	tst.w	r3, #2
 8006d74:	d012      	beq.n	8006d9c <HAL_RCC_OscConfig+0x424>
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8006d76:	f7fd fe0d 	bl	8004994 <HAL_GetTick>
 8006d7a:	1b40      	subs	r0, r0, r5
 8006d7c:	2802      	cmp	r0, #2
 8006d7e:	d9f3      	bls.n	8006d68 <HAL_RCC_OscConfig+0x3f0>
          return HAL_TIMEOUT;
 8006d80:	2003      	movs	r0, #3
 8006d82:	e179      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8006d84:	f7fd fe06 	bl	8004994 <HAL_GetTick>
 8006d88:	1b40      	subs	r0, r0, r5
 8006d8a:	2803      	cmp	r0, #3
 8006d8c:	d9da      	bls.n	8006d44 <HAL_RCC_OscConfig+0x3cc>
          return HAL_TIMEOUT;
 8006d8e:	2003      	movs	r0, #3
 8006d90:	e172      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
 8006d92:	bf00      	nop
 8006d94:	20000080 	.word	0x20000080
 8006d98:	2000007c 	.word	0x2000007c
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006d9c:	6823      	ldr	r3, [r4, #0]
 8006d9e:	f013 0f04 	tst.w	r3, #4
 8006da2:	d068      	beq.n	8006e76 <HAL_RCC_OscConfig+0x4fe>
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006da4:	4bb7      	ldr	r3, [pc, #732]	@ (8007084 <HAL_RCC_OscConfig+0x70c>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8006dac:	d027      	beq.n	8006dfe <HAL_RCC_OscConfig+0x486>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006dae:	68a3      	ldr	r3, [r4, #8]
 8006db0:	2b01      	cmp	r3, #1
 8006db2:	d035      	beq.n	8006e20 <HAL_RCC_OscConfig+0x4a8>
 8006db4:	2b05      	cmp	r3, #5
 8006db6:	d03c      	beq.n	8006e32 <HAL_RCC_OscConfig+0x4ba>
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006db8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006dbc:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8006dc0:	f022 0201 	bic.w	r2, r2, #1
 8006dc4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006dc8:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8006dcc:	f022 0204 	bic.w	r2, r2, #4
 8006dd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006dd4:	68a3      	ldr	r3, [r4, #8]
 8006dd6:	b3db      	cbz	r3, 8006e50 <HAL_RCC_OscConfig+0x4d8>
      tickstart = HAL_GetTick();
 8006dd8:	f7fd fddc 	bl	8004994 <HAL_GetTick>
 8006ddc:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006dde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006de6:	f013 0f02 	tst.w	r3, #2
 8006dea:	d144      	bne.n	8006e76 <HAL_RCC_OscConfig+0x4fe>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006dec:	f7fd fdd2 	bl	8004994 <HAL_GetTick>
 8006df0:	1b40      	subs	r0, r0, r5
 8006df2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006df6:	4298      	cmp	r0, r3
 8006df8:	d9f1      	bls.n	8006dde <HAL_RCC_OscConfig+0x466>
          return HAL_TIMEOUT;
 8006dfa:	2003      	movs	r0, #3
 8006dfc:	e13c      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
      HAL_PWR_EnableBkUpAccess();
 8006dfe:	f7ff fcad 	bl	800675c <HAL_PWR_EnableBkUpAccess>
      tickstart = HAL_GetTick();
 8006e02:	f7fd fdc7 	bl	8004994 <HAL_GetTick>
 8006e06:	4605      	mov	r5, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006e08:	4b9e      	ldr	r3, [pc, #632]	@ (8007084 <HAL_RCC_OscConfig+0x70c>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8006e10:	d1cd      	bne.n	8006dae <HAL_RCC_OscConfig+0x436>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e12:	f7fd fdbf 	bl	8004994 <HAL_GetTick>
 8006e16:	1b40      	subs	r0, r0, r5
 8006e18:	2802      	cmp	r0, #2
 8006e1a:	d9f5      	bls.n	8006e08 <HAL_RCC_OscConfig+0x490>
          return HAL_TIMEOUT;
 8006e1c:	2003      	movs	r0, #3
 8006e1e:	e12b      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006e20:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006e24:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8006e28:	f043 0301 	orr.w	r3, r3, #1
 8006e2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8006e30:	e7d0      	b.n	8006dd4 <HAL_RCC_OscConfig+0x45c>
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006e32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e36:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8006e3a:	f042 0204 	orr.w	r2, r2, #4
 8006e3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006e42:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8006e46:	f042 0201 	orr.w	r2, r2, #1
 8006e4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
}
 8006e4e:	e7c1      	b.n	8006dd4 <HAL_RCC_OscConfig+0x45c>
      tickstart = HAL_GetTick();
 8006e50:	f7fd fda0 	bl	8004994 <HAL_GetTick>
 8006e54:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006e56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e5e:	f013 0f02 	tst.w	r3, #2
 8006e62:	d008      	beq.n	8006e76 <HAL_RCC_OscConfig+0x4fe>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e64:	f7fd fd96 	bl	8004994 <HAL_GetTick>
 8006e68:	1b40      	subs	r0, r0, r5
 8006e6a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006e6e:	4298      	cmp	r0, r3
 8006e70:	d9f1      	bls.n	8006e56 <HAL_RCC_OscConfig+0x4de>
          return HAL_TIMEOUT;
 8006e72:	2003      	movs	r0, #3
 8006e74:	e100      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006e76:	6823      	ldr	r3, [r4, #0]
 8006e78:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8006e7c:	d033      	beq.n	8006ee6 <HAL_RCC_OscConfig+0x56e>
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006e7e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8006e80:	b1c3      	cbz	r3, 8006eb4 <HAL_RCC_OscConfig+0x53c>
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8006e82:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006e86:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 8006e8a:	f043 0301 	orr.w	r3, r3, #1
 8006e8e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8006e92:	f7fd fd7f 	bl	8004994 <HAL_GetTick>
 8006e96:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8006e98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006ea0:	f013 0f02 	tst.w	r3, #2
 8006ea4:	d11f      	bne.n	8006ee6 <HAL_RCC_OscConfig+0x56e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006ea6:	f7fd fd75 	bl	8004994 <HAL_GetTick>
 8006eaa:	1b40      	subs	r0, r0, r5
 8006eac:	2802      	cmp	r0, #2
 8006eae:	d9f3      	bls.n	8006e98 <HAL_RCC_OscConfig+0x520>
          return HAL_TIMEOUT;
 8006eb0:	2003      	movs	r0, #3
 8006eb2:	e0e1      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8006eb4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006eb8:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 8006ebc:	f023 0301 	bic.w	r3, r3, #1
 8006ec0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8006ec4:	f7fd fd66 	bl	8004994 <HAL_GetTick>
 8006ec8:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8006eca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ece:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006ed2:	f013 0f02 	tst.w	r3, #2
 8006ed6:	d006      	beq.n	8006ee6 <HAL_RCC_OscConfig+0x56e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006ed8:	f7fd fd5c 	bl	8004994 <HAL_GetTick>
 8006edc:	1b40      	subs	r0, r0, r5
 8006ede:	2802      	cmp	r0, #2
 8006ee0:	d9f3      	bls.n	8006eca <HAL_RCC_OscConfig+0x552>
          return HAL_TIMEOUT;
 8006ee2:	2003      	movs	r0, #3
 8006ee4:	e0c8      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006ee6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	f000 80c4 	beq.w	8007076 <HAL_RCC_OscConfig+0x6fe>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006eee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006ef2:	6891      	ldr	r1, [r2, #8]
 8006ef4:	f001 010c 	and.w	r1, r1, #12
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8006ef8:	68d2      	ldr	r2, [r2, #12]
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006efa:	2b02      	cmp	r3, #2
 8006efc:	d019      	beq.n	8006f32 <HAL_RCC_OscConfig+0x5ba>
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006efe:	290c      	cmp	r1, #12
 8006f00:	f000 80bd 	beq.w	800707e <HAL_RCC_OscConfig+0x706>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8006f04:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006f08:	6813      	ldr	r3, [r2, #0]
 8006f0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006f0e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8006f10:	f7fd fd40 	bl	8004994 <HAL_GetTick>
 8006f14:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006f16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8006f20:	f000 8097 	beq.w	8007052 <HAL_RCC_OscConfig+0x6da>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f24:	f7fd fd36 	bl	8004994 <HAL_GetTick>
 8006f28:	1b00      	subs	r0, r0, r4
 8006f2a:	2802      	cmp	r0, #2
 8006f2c:	d9f3      	bls.n	8006f16 <HAL_RCC_OscConfig+0x59e>
            return HAL_TIMEOUT;
 8006f2e:	2003      	movs	r0, #3
 8006f30:	e0a2      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f32:	f002 0303 	and.w	r3, r2, #3
 8006f36:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8006f38:	4283      	cmp	r3, r0
 8006f3a:	d00a      	beq.n	8006f52 <HAL_RCC_OscConfig+0x5da>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006f3c:	290c      	cmp	r1, #12
 8006f3e:	f000 809c 	beq.w	800707a <HAL_RCC_OscConfig+0x702>
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006f42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f013 6f80 	tst.w	r3, #67108864	@ 0x4000000
 8006f4c:	d022      	beq.n	8006f94 <HAL_RCC_OscConfig+0x61c>
            return HAL_ERROR;
 8006f4e:	2001      	movs	r0, #1
 8006f50:	e092      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006f52:	f002 0370 	and.w	r3, r2, #112	@ 0x70
 8006f56:	6b60      	ldr	r0, [r4, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f58:	4283      	cmp	r3, r0
 8006f5a:	d1ef      	bne.n	8006f3c <HAL_RCC_OscConfig+0x5c4>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8006f5c:	f3c2 2306 	ubfx	r3, r2, #8, #7
 8006f60:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006f62:	4283      	cmp	r3, r0
 8006f64:	d1ea      	bne.n	8006f3c <HAL_RCC_OscConfig+0x5c4>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006f66:	f402 1378 	and.w	r3, r2, #4063232	@ 0x3e0000
 8006f6a:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8006f6c:	4283      	cmp	r3, r0
 8006f6e:	d1e5      	bne.n	8006f3c <HAL_RCC_OscConfig+0x5c4>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8006f70:	f002 6360 	and.w	r3, r2, #234881024	@ 0xe000000
 8006f74:	6c20      	ldr	r0, [r4, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006f76:	4283      	cmp	r3, r0
 8006f78:	d1e0      	bne.n	8006f3c <HAL_RCC_OscConfig+0x5c4>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8006f7a:	f002 4260 	and.w	r2, r2, #3758096384	@ 0xe0000000
 8006f7e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8006f80:	429a      	cmp	r2, r3
 8006f82:	d1db      	bne.n	8006f3c <HAL_RCC_OscConfig+0x5c4>
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8006f8e:	d044      	beq.n	800701a <HAL_RCC_OscConfig+0x6a2>
  return HAL_OK;
 8006f90:	2000      	movs	r0, #0
 8006f92:	e071      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
 8006f94:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006f98:	6813      	ldr	r3, [r2, #0]
 8006f9a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006f9e:	6013      	str	r3, [r2, #0]
            tickstart = HAL_GetTick();
 8006fa0:	f7fd fcf8 	bl	8004994 <HAL_GetTick>
 8006fa4:	4605      	mov	r5, r0
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006fa6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8006fb0:	d006      	beq.n	8006fc0 <HAL_RCC_OscConfig+0x648>
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006fb2:	f7fd fcef 	bl	8004994 <HAL_GetTick>
 8006fb6:	1b40      	subs	r0, r0, r5
 8006fb8:	2802      	cmp	r0, #2
 8006fba:	d9f4      	bls.n	8006fa6 <HAL_RCC_OscConfig+0x62e>
                return HAL_TIMEOUT;
 8006fbc:	2003      	movs	r0, #3
 8006fbe:	e05b      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006fc0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006fc4:	68d3      	ldr	r3, [r2, #12]
 8006fc6:	4930      	ldr	r1, [pc, #192]	@ (8007088 <HAL_RCC_OscConfig+0x710>)
 8006fc8:	4019      	ands	r1, r3
 8006fca:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006fcc:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8006fce:	4303      	orrs	r3, r0
 8006fd0:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8006fd2:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8006fd6:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8006fd8:	4303      	orrs	r3, r0
 8006fda:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8006fdc:	4303      	orrs	r3, r0
 8006fde:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8006fe0:	4303      	orrs	r3, r0
 8006fe2:	4319      	orrs	r1, r3
 8006fe4:	60d1      	str	r1, [r2, #12]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8006fe6:	6813      	ldr	r3, [r2, #0]
 8006fe8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006fec:	6013      	str	r3, [r2, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006fee:	68d3      	ldr	r3, [r2, #12]
 8006ff0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ff4:	60d3      	str	r3, [r2, #12]
            tickstart = HAL_GetTick();
 8006ff6:	f7fd fccd 	bl	8004994 <HAL_GetTick>
 8006ffa:	4604      	mov	r4, r0
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006ffc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8007006:	d106      	bne.n	8007016 <HAL_RCC_OscConfig+0x69e>
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007008:	f7fd fcc4 	bl	8004994 <HAL_GetTick>
 800700c:	1b00      	subs	r0, r0, r4
 800700e:	2802      	cmp	r0, #2
 8007010:	d9f4      	bls.n	8006ffc <HAL_RCC_OscConfig+0x684>
                return HAL_TIMEOUT;
 8007012:	2003      	movs	r0, #3
 8007014:	e030      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
  return HAL_OK;
 8007016:	2000      	movs	r0, #0
 8007018:	e02e      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
 800701a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800701e:	681a      	ldr	r2, [r3, #0]
 8007020:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8007024:	601a      	str	r2, [r3, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007026:	68da      	ldr	r2, [r3, #12]
 8007028:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800702c:	60da      	str	r2, [r3, #12]
          tickstart = HAL_GetTick();
 800702e:	f7fd fcb1 	bl	8004994 <HAL_GetTick>
 8007032:	4604      	mov	r4, r0
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007034:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800703e:	d106      	bne.n	800704e <HAL_RCC_OscConfig+0x6d6>
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007040:	f7fd fca8 	bl	8004994 <HAL_GetTick>
 8007044:	1b03      	subs	r3, r0, r4
 8007046:	2b02      	cmp	r3, #2
 8007048:	d9f4      	bls.n	8007034 <HAL_RCC_OscConfig+0x6bc>
              return HAL_TIMEOUT;
 800704a:	2003      	movs	r0, #3
 800704c:	e014      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
  return HAL_OK;
 800704e:	2000      	movs	r0, #0
 8007050:	e012      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8007052:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007056:	68d1      	ldr	r1, [r2, #12]
 8007058:	4b0c      	ldr	r3, [pc, #48]	@ (800708c <HAL_RCC_OscConfig+0x714>)
 800705a:	400b      	ands	r3, r1
 800705c:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 800705e:	2000      	movs	r0, #0
 8007060:	e00a      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
    return HAL_ERROR;
 8007062:	2001      	movs	r0, #1
}
 8007064:	4770      	bx	lr
        return HAL_ERROR;
 8007066:	2001      	movs	r0, #1
 8007068:	e006      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
            return HAL_ERROR;
 800706a:	2001      	movs	r0, #1
 800706c:	e004      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
        return HAL_ERROR;
 800706e:	2001      	movs	r0, #1
 8007070:	e002      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
        return HAL_ERROR;
 8007072:	2001      	movs	r0, #1
 8007074:	e000      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
  return HAL_OK;
 8007076:	2000      	movs	r0, #0
}
 8007078:	bd38      	pop	{r3, r4, r5, pc}
          return HAL_ERROR;
 800707a:	2001      	movs	r0, #1
 800707c:	e7fc      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
        return HAL_ERROR;
 800707e:	2001      	movs	r0, #1
 8007080:	e7fa      	b.n	8007078 <HAL_RCC_OscConfig+0x700>
 8007082:	bf00      	nop
 8007084:	58000400 	.word	0x58000400
 8007088:	11c1808c 	.word	0x11c1808c
 800708c:	eefefffc 	.word	0xeefefffc

08007090 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8007090:	2800      	cmp	r0, #0
 8007092:	f000 8127 	beq.w	80072e4 <HAL_RCC_ClockConfig+0x254>
{
 8007096:	b570      	push	{r4, r5, r6, lr}
 8007098:	460c      	mov	r4, r1
 800709a:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800709c:	4b93      	ldr	r3, [pc, #588]	@ (80072ec <HAL_RCC_ClockConfig+0x25c>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f003 0307 	and.w	r3, r3, #7
 80070a4:	428b      	cmp	r3, r1
 80070a6:	d32d      	bcc.n	8007104 <HAL_RCC_ClockConfig+0x74>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80070a8:	682b      	ldr	r3, [r5, #0]
 80070aa:	f013 0f02 	tst.w	r3, #2
 80070ae:	d13f      	bne.n	8007130 <HAL_RCC_ClockConfig+0xa0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80070b0:	682b      	ldr	r3, [r5, #0]
 80070b2:	f013 0f20 	tst.w	r3, #32
 80070b6:	d153      	bne.n	8007160 <HAL_RCC_ClockConfig+0xd0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 80070b8:	682b      	ldr	r3, [r5, #0]
 80070ba:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80070be:	d16a      	bne.n	8007196 <HAL_RCC_ClockConfig+0x106>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80070c0:	682b      	ldr	r3, [r5, #0]
 80070c2:	f013 0f04 	tst.w	r3, #4
 80070c6:	f040 8083 	bne.w	80071d0 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80070ca:	682b      	ldr	r3, [r5, #0]
 80070cc:	f013 0f08 	tst.w	r3, #8
 80070d0:	f040 8097 	bne.w	8007202 <HAL_RCC_ClockConfig+0x172>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80070d4:	682b      	ldr	r3, [r5, #0]
 80070d6:	f013 0f01 	tst.w	r3, #1
 80070da:	f000 80de 	beq.w	800729a <HAL_RCC_ClockConfig+0x20a>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070de:	686b      	ldr	r3, [r5, #4]
 80070e0:	2b02      	cmp	r3, #2
 80070e2:	f000 80a8 	beq.w	8007236 <HAL_RCC_ClockConfig+0x1a6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80070e6:	2b03      	cmp	r3, #3
 80070e8:	f000 80ad 	beq.w	8007246 <HAL_RCC_ClockConfig+0x1b6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	f040 80b2 	bne.w	8007256 <HAL_RCC_ClockConfig+0x1c6>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80070f2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80070f6:	6812      	ldr	r2, [r2, #0]
 80070f8:	f012 0f02 	tst.w	r2, #2
 80070fc:	f040 80b1 	bne.w	8007262 <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 8007100:	2001      	movs	r0, #1
 8007102:	e0ee      	b.n	80072e2 <HAL_RCC_ClockConfig+0x252>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007104:	4a79      	ldr	r2, [pc, #484]	@ (80072ec <HAL_RCC_ClockConfig+0x25c>)
 8007106:	6813      	ldr	r3, [r2, #0]
 8007108:	f023 0307 	bic.w	r3, r3, #7
 800710c:	430b      	orrs	r3, r1
 800710e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8007110:	f7fd fc40 	bl	8004994 <HAL_GetTick>
 8007114:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007116:	4b75      	ldr	r3, [pc, #468]	@ (80072ec <HAL_RCC_ClockConfig+0x25c>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f003 0307 	and.w	r3, r3, #7
 800711e:	42a3      	cmp	r3, r4
 8007120:	d0c2      	beq.n	80070a8 <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8007122:	f7fd fc37 	bl	8004994 <HAL_GetTick>
 8007126:	1b80      	subs	r0, r0, r6
 8007128:	2802      	cmp	r0, #2
 800712a:	d9f4      	bls.n	8007116 <HAL_RCC_ClockConfig+0x86>
        return HAL_TIMEOUT;
 800712c:	2003      	movs	r0, #3
 800712e:	e0d8      	b.n	80072e2 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8007130:	68ab      	ldr	r3, [r5, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8007132:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007136:	688a      	ldr	r2, [r1, #8]
 8007138:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 800713c:	4313      	orrs	r3, r2
 800713e:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8007140:	f7fd fc28 	bl	8004994 <HAL_GetTick>
 8007144:	4606      	mov	r6, r0
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8007146:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800714a:	689b      	ldr	r3, [r3, #8]
 800714c:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8007150:	d1ae      	bne.n	80070b0 <HAL_RCC_ClockConfig+0x20>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007152:	f7fd fc1f 	bl	8004994 <HAL_GetTick>
 8007156:	1b80      	subs	r0, r0, r6
 8007158:	2802      	cmp	r0, #2
 800715a:	d9f4      	bls.n	8007146 <HAL_RCC_ClockConfig+0xb6>
        return HAL_TIMEOUT;
 800715c:	2003      	movs	r0, #3
 800715e:	e0c0      	b.n	80072e2 <HAL_RCC_ClockConfig+0x252>
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8007160:	696b      	ldr	r3, [r5, #20]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8007162:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007166:	f8d1 2108 	ldr.w	r2, [r1, #264]	@ 0x108
 800716a:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 800716e:	4313      	orrs	r3, r2
 8007170:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
    tickstart = HAL_GetTick();
 8007174:	f7fd fc0e 	bl	8004994 <HAL_GetTick>
 8007178:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800717a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800717e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8007182:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8007186:	d197      	bne.n	80070b8 <HAL_RCC_ClockConfig+0x28>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007188:	f7fd fc04 	bl	8004994 <HAL_GetTick>
 800718c:	1b80      	subs	r0, r0, r6
 800718e:	2802      	cmp	r0, #2
 8007190:	d9f3      	bls.n	800717a <HAL_RCC_ClockConfig+0xea>
        return HAL_TIMEOUT;
 8007192:	2003      	movs	r0, #3
 8007194:	e0a5      	b.n	80072e2 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8007196:	69a9      	ldr	r1, [r5, #24]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8007198:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800719c:	f8d2 3108 	ldr.w	r3, [r2, #264]	@ 0x108
 80071a0:	f023 030f 	bic.w	r3, r3, #15
 80071a4:	ea43 1311 	orr.w	r3, r3, r1, lsr #4
 80071a8:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
    tickstart = HAL_GetTick();
 80071ac:	f7fd fbf2 	bl	8004994 <HAL_GetTick>
 80071b0:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80071b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80071b6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80071ba:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80071be:	f47f af7f 	bne.w	80070c0 <HAL_RCC_ClockConfig+0x30>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80071c2:	f7fd fbe7 	bl	8004994 <HAL_GetTick>
 80071c6:	1b80      	subs	r0, r0, r6
 80071c8:	2802      	cmp	r0, #2
 80071ca:	d9f2      	bls.n	80071b2 <HAL_RCC_ClockConfig+0x122>
        return HAL_TIMEOUT;
 80071cc:	2003      	movs	r0, #3
 80071ce:	e088      	b.n	80072e2 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80071d0:	68eb      	ldr	r3, [r5, #12]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80071d2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80071d6:	688a      	ldr	r2, [r1, #8]
 80071d8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80071dc:	4313      	orrs	r3, r2
 80071de:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80071e0:	f7fd fbd8 	bl	8004994 <HAL_GetTick>
 80071e4:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80071e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80071ea:	689b      	ldr	r3, [r3, #8]
 80071ec:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80071f0:	f47f af6b 	bne.w	80070ca <HAL_RCC_ClockConfig+0x3a>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80071f4:	f7fd fbce 	bl	8004994 <HAL_GetTick>
 80071f8:	1b80      	subs	r0, r0, r6
 80071fa:	2802      	cmp	r0, #2
 80071fc:	d9f3      	bls.n	80071e6 <HAL_RCC_ClockConfig+0x156>
        return HAL_TIMEOUT;
 80071fe:	2003      	movs	r0, #3
 8007200:	e06f      	b.n	80072e2 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8007202:	6929      	ldr	r1, [r5, #16]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8007204:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007208:	6893      	ldr	r3, [r2, #8]
 800720a:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 800720e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8007212:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8007214:	f7fd fbbe 	bl	8004994 <HAL_GetTick>
 8007218:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800721a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800721e:	689b      	ldr	r3, [r3, #8]
 8007220:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8007224:	f47f af56 	bne.w	80070d4 <HAL_RCC_ClockConfig+0x44>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007228:	f7fd fbb4 	bl	8004994 <HAL_GetTick>
 800722c:	1b80      	subs	r0, r0, r6
 800722e:	2802      	cmp	r0, #2
 8007230:	d9f3      	bls.n	800721a <HAL_RCC_ClockConfig+0x18a>
        return HAL_TIMEOUT;
 8007232:	2003      	movs	r0, #3
 8007234:	e055      	b.n	80072e2 <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8007236:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800723a:	6812      	ldr	r2, [r2, #0]
 800723c:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8007240:	d10f      	bne.n	8007262 <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 8007242:	2001      	movs	r0, #1
 8007244:	e04d      	b.n	80072e2 <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8007246:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800724a:	6812      	ldr	r2, [r2, #0]
 800724c:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8007250:	d107      	bne.n	8007262 <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 8007252:	2001      	movs	r0, #1
 8007254:	e045      	b.n	80072e2 <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8007256:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800725a:	6812      	ldr	r2, [r2, #0]
 800725c:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8007260:	d042      	beq.n	80072e8 <HAL_RCC_ClockConfig+0x258>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8007262:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007266:	688a      	ldr	r2, [r1, #8]
 8007268:	f022 0203 	bic.w	r2, r2, #3
 800726c:	4313      	orrs	r3, r2
 800726e:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8007270:	f7fd fb90 	bl	8004994 <HAL_GetTick>
 8007274:	4606      	mov	r6, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8007276:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	f003 030c 	and.w	r3, r3, #12
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007280:	686a      	ldr	r2, [r5, #4]
 8007282:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8007286:	d008      	beq.n	800729a <HAL_RCC_ClockConfig+0x20a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007288:	f7fd fb84 	bl	8004994 <HAL_GetTick>
 800728c:	1b80      	subs	r0, r0, r6
 800728e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007292:	4298      	cmp	r0, r3
 8007294:	d9ef      	bls.n	8007276 <HAL_RCC_ClockConfig+0x1e6>
        return HAL_TIMEOUT;
 8007296:	2003      	movs	r0, #3
 8007298:	e023      	b.n	80072e2 <HAL_RCC_ClockConfig+0x252>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800729a:	4b14      	ldr	r3, [pc, #80]	@ (80072ec <HAL_RCC_ClockConfig+0x25c>)
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f003 0307 	and.w	r3, r3, #7
 80072a2:	42a3      	cmp	r3, r4
 80072a4:	d915      	bls.n	80072d2 <HAL_RCC_ClockConfig+0x242>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80072a6:	4a11      	ldr	r2, [pc, #68]	@ (80072ec <HAL_RCC_ClockConfig+0x25c>)
 80072a8:	6813      	ldr	r3, [r2, #0]
 80072aa:	f023 0307 	bic.w	r3, r3, #7
 80072ae:	4323      	orrs	r3, r4
 80072b0:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80072b2:	f7fd fb6f 	bl	8004994 <HAL_GetTick>
 80072b6:	4605      	mov	r5, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80072b8:	4b0c      	ldr	r3, [pc, #48]	@ (80072ec <HAL_RCC_ClockConfig+0x25c>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f003 0307 	and.w	r3, r3, #7
 80072c0:	42a3      	cmp	r3, r4
 80072c2:	d006      	beq.n	80072d2 <HAL_RCC_ClockConfig+0x242>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80072c4:	f7fd fb66 	bl	8004994 <HAL_GetTick>
 80072c8:	1b40      	subs	r0, r0, r5
 80072ca:	2802      	cmp	r0, #2
 80072cc:	d9f4      	bls.n	80072b8 <HAL_RCC_ClockConfig+0x228>
        return HAL_TIMEOUT;
 80072ce:	2003      	movs	r0, #3
 80072d0:	e007      	b.n	80072e2 <HAL_RCC_ClockConfig+0x252>
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80072d2:	f7ff fb41 	bl	8006958 <HAL_RCC_GetHCLKFreq>
 80072d6:	4b06      	ldr	r3, [pc, #24]	@ (80072f0 <HAL_RCC_ClockConfig+0x260>)
 80072d8:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(HAL_GetTickPrio());
 80072da:	f7fd fb61 	bl	80049a0 <HAL_GetTickPrio>
 80072de:	f7fd fb0f 	bl	8004900 <HAL_InitTick>
}
 80072e2:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80072e4:	2001      	movs	r0, #1
}
 80072e6:	4770      	bx	lr
        return HAL_ERROR;
 80072e8:	2001      	movs	r0, #1
 80072ea:	e7fa      	b.n	80072e2 <HAL_RCC_ClockConfig+0x252>
 80072ec:	58004000 	.word	0x58004000
 80072f0:	20000080 	.word	0x20000080

080072f4 <HAL_RCC_GetPCLK1Freq>:
{
 80072f4:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80072f6:	f7ff fb2f 	bl	8006958 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80072fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80072fe:	689b      	ldr	r3, [r3, #8]
 8007300:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8007304:	4a03      	ldr	r2, [pc, #12]	@ (8007314 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007306:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800730a:	f003 031f 	and.w	r3, r3, #31
}
 800730e:	40d8      	lsrs	r0, r3
 8007310:	bd08      	pop	{r3, pc}
 8007312:	bf00      	nop
 8007314:	0800d6d8 	.word	0x0800d6d8

08007318 <HAL_RCC_GetPCLK2Freq>:
{
 8007318:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800731a:	f7ff fb1d 	bl	8006958 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800731e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007322:	689b      	ldr	r3, [r3, #8]
 8007324:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8007328:	4a03      	ldr	r2, [pc, #12]	@ (8007338 <HAL_RCC_GetPCLK2Freq+0x20>)
 800732a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800732e:	f003 031f 	and.w	r3, r3, #31
}
 8007332:	40d8      	lsrs	r0, r3
 8007334:	bd08      	pop	{r3, pc}
 8007336:	bf00      	nop
 8007338:	0800d6d8 	.word	0x0800d6d8

0800733c <LL_RCC_SetI2CClockSource>:
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800733c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007340:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8007344:	0902      	lsrs	r2, r0, #4
 8007346:	f402 227f 	and.w	r2, r2, #1044480	@ 0xff000
 800734a:	ea23 0302 	bic.w	r3, r3, r2
 800734e:	0100      	lsls	r0, r0, #4
 8007350:	f400 207f 	and.w	r0, r0, #1044480	@ 0xff000
 8007354:	4303      	orrs	r3, r0
 8007356:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800735a:	4770      	bx	lr

0800735c <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800735c:	b570      	push	{r4, r5, r6, lr}
 800735e:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8007360:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007364:	6813      	ldr	r3, [r2, #0]
 8007366:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800736a:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800736c:	f7fd fb12 	bl	8004994 <HAL_GetTick>
 8007370:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8007372:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 800737c:	d006      	beq.n	800738c <RCCEx_PLLSAI1_ConfigNP+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800737e:	f7fd fb09 	bl	8004994 <HAL_GetTick>
 8007382:	1b00      	subs	r0, r0, r4
 8007384:	2802      	cmp	r0, #2
 8007386:	d9f4      	bls.n	8007372 <RCCEx_PLLSAI1_ConfigNP+0x16>
    {
      status = HAL_TIMEOUT;
 8007388:	2403      	movs	r4, #3
 800738a:	e000      	b.n	800738e <RCCEx_PLLSAI1_ConfigNP+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 800738c:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 800738e:	b10c      	cbz	r4, 8007394 <RCCEx_PLLSAI1_ConfigNP+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 8007390:	4620      	mov	r0, r4
 8007392:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8007394:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007398:	691a      	ldr	r2, [r3, #16]
 800739a:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 800739e:	6829      	ldr	r1, [r5, #0]
 80073a0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80073a4:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 80073a6:	691a      	ldr	r2, [r3, #16]
 80073a8:	f422 1278 	bic.w	r2, r2, #4063232	@ 0x3e0000
 80073ac:	6869      	ldr	r1, [r5, #4]
 80073ae:	430a      	orrs	r2, r1
 80073b0:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80073b2:	681a      	ldr	r2, [r3, #0]
 80073b4:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80073b8:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80073ba:	f7fd faeb 	bl	8004994 <HAL_GetTick>
 80073be:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80073c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80073ca:	d105      	bne.n	80073d8 <RCCEx_PLLSAI1_ConfigNP+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80073cc:	f7fd fae2 	bl	8004994 <HAL_GetTick>
 80073d0:	1b80      	subs	r0, r0, r6
 80073d2:	2802      	cmp	r0, #2
 80073d4:	d9f4      	bls.n	80073c0 <RCCEx_PLLSAI1_ConfigNP+0x64>
        status = HAL_TIMEOUT;
 80073d6:	2403      	movs	r4, #3
    if (status == HAL_OK)
 80073d8:	2c00      	cmp	r4, #0
 80073da:	d1d9      	bne.n	8007390 <RCCEx_PLLSAI1_ConfigNP+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80073dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80073e0:	6913      	ldr	r3, [r2, #16]
 80073e2:	6929      	ldr	r1, [r5, #16]
 80073e4:	430b      	orrs	r3, r1
 80073e6:	6113      	str	r3, [r2, #16]
 80073e8:	e7d2      	b.n	8007390 <RCCEx_PLLSAI1_ConfigNP+0x34>

080073ea <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80073ea:	b570      	push	{r4, r5, r6, lr}
 80073ec:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80073ee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80073f2:	6813      	ldr	r3, [r2, #0]
 80073f4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80073f8:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80073fa:	f7fd facb 	bl	8004994 <HAL_GetTick>
 80073fe:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8007400:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 800740a:	d006      	beq.n	800741a <RCCEx_PLLSAI1_ConfigNQ+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800740c:	f7fd fac2 	bl	8004994 <HAL_GetTick>
 8007410:	1b00      	subs	r0, r0, r4
 8007412:	2802      	cmp	r0, #2
 8007414:	d9f4      	bls.n	8007400 <RCCEx_PLLSAI1_ConfigNQ+0x16>
    {
      status = HAL_TIMEOUT;
 8007416:	2403      	movs	r4, #3
 8007418:	e000      	b.n	800741c <RCCEx_PLLSAI1_ConfigNQ+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 800741a:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 800741c:	b10c      	cbz	r4, 8007422 <RCCEx_PLLSAI1_ConfigNQ+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 800741e:	4620      	mov	r0, r4
 8007420:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8007422:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007426:	691a      	ldr	r2, [r3, #16]
 8007428:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 800742c:	6829      	ldr	r1, [r5, #0]
 800742e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8007432:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8007434:	691a      	ldr	r2, [r3, #16]
 8007436:	f022 6260 	bic.w	r2, r2, #234881024	@ 0xe000000
 800743a:	68a9      	ldr	r1, [r5, #8]
 800743c:	430a      	orrs	r2, r1
 800743e:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8007440:	681a      	ldr	r2, [r3, #0]
 8007442:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8007446:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8007448:	f7fd faa4 	bl	8004994 <HAL_GetTick>
 800744c:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800744e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8007458:	d105      	bne.n	8007466 <RCCEx_PLLSAI1_ConfigNQ+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800745a:	f7fd fa9b 	bl	8004994 <HAL_GetTick>
 800745e:	1b80      	subs	r0, r0, r6
 8007460:	2802      	cmp	r0, #2
 8007462:	d9f4      	bls.n	800744e <RCCEx_PLLSAI1_ConfigNQ+0x64>
        status = HAL_TIMEOUT;
 8007464:	2403      	movs	r4, #3
    if (status == HAL_OK)
 8007466:	2c00      	cmp	r4, #0
 8007468:	d1d9      	bne.n	800741e <RCCEx_PLLSAI1_ConfigNQ+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800746a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800746e:	6913      	ldr	r3, [r2, #16]
 8007470:	6929      	ldr	r1, [r5, #16]
 8007472:	430b      	orrs	r3, r1
 8007474:	6113      	str	r3, [r2, #16]
 8007476:	e7d2      	b.n	800741e <RCCEx_PLLSAI1_ConfigNQ+0x34>

08007478 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8007478:	b570      	push	{r4, r5, r6, lr}
 800747a:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800747c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007480:	6813      	ldr	r3, [r2, #0]
 8007482:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007486:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007488:	f7fd fa84 	bl	8004994 <HAL_GetTick>
 800748c:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800748e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8007498:	d006      	beq.n	80074a8 <RCCEx_PLLSAI1_ConfigNR+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800749a:	f7fd fa7b 	bl	8004994 <HAL_GetTick>
 800749e:	1b00      	subs	r0, r0, r4
 80074a0:	2802      	cmp	r0, #2
 80074a2:	d9f4      	bls.n	800748e <RCCEx_PLLSAI1_ConfigNR+0x16>
    {
      status = HAL_TIMEOUT;
 80074a4:	2403      	movs	r4, #3
 80074a6:	e000      	b.n	80074aa <RCCEx_PLLSAI1_ConfigNR+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 80074a8:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 80074aa:	b10c      	cbz	r4, 80074b0 <RCCEx_PLLSAI1_ConfigNR+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 80074ac:	4620      	mov	r0, r4
 80074ae:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80074b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80074b4:	691a      	ldr	r2, [r3, #16]
 80074b6:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 80074ba:	6829      	ldr	r1, [r5, #0]
 80074bc:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80074c0:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 80074c2:	691a      	ldr	r2, [r3, #16]
 80074c4:	f022 4260 	bic.w	r2, r2, #3758096384	@ 0xe0000000
 80074c8:	68e9      	ldr	r1, [r5, #12]
 80074ca:	430a      	orrs	r2, r1
 80074cc:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80074ce:	681a      	ldr	r2, [r3, #0]
 80074d0:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80074d4:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80074d6:	f7fd fa5d 	bl	8004994 <HAL_GetTick>
 80074da:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80074dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80074e6:	d105      	bne.n	80074f4 <RCCEx_PLLSAI1_ConfigNR+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80074e8:	f7fd fa54 	bl	8004994 <HAL_GetTick>
 80074ec:	1b80      	subs	r0, r0, r6
 80074ee:	2802      	cmp	r0, #2
 80074f0:	d9f4      	bls.n	80074dc <RCCEx_PLLSAI1_ConfigNR+0x64>
        status = HAL_TIMEOUT;
 80074f2:	2403      	movs	r4, #3
    if (status == HAL_OK)
 80074f4:	2c00      	cmp	r4, #0
 80074f6:	d1d9      	bne.n	80074ac <RCCEx_PLLSAI1_ConfigNR+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80074f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80074fc:	6913      	ldr	r3, [r2, #16]
 80074fe:	6929      	ldr	r1, [r5, #16]
 8007500:	430b      	orrs	r3, r1
 8007502:	6113      	str	r3, [r2, #16]
 8007504:	e7d2      	b.n	80074ac <RCCEx_PLLSAI1_ConfigNR+0x34>

08007506 <HAL_RCCEx_PeriphCLKConfig>:
{
 8007506:	b570      	push	{r4, r5, r6, lr}
 8007508:	4604      	mov	r4, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800750a:	6803      	ldr	r3, [r0, #0]
 800750c:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8007510:	d02f      	beq.n	8007572 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch (PeriphClkInit->Sai1ClockSelection)
 8007512:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8007514:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007518:	d014      	beq.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 800751a:	d80a      	bhi.n	8007532 <HAL_RCCEx_PeriphCLKConfig+0x2c>
 800751c:	b933      	cbnz	r3, 800752c <HAL_RCCEx_PeriphCLKConfig+0x26>
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800751e:	3004      	adds	r0, #4
 8007520:	f7ff ff1c 	bl	800735c <RCCEx_PLLSAI1_ConfigNP>
    if (ret == HAL_OK)
 8007524:	4606      	mov	r6, r0
 8007526:	b1a0      	cbz	r0, 8007552 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      status = ret;
 8007528:	4605      	mov	r5, r0
 800752a:	e024      	b.n	8007576 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch (PeriphClkInit->Sai1ClockSelection)
 800752c:	2501      	movs	r5, #1
 800752e:	462e      	mov	r6, r5
 8007530:	e021      	b.n	8007576 <HAL_RCCEx_PeriphCLKConfig+0x70>
 8007532:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007536:	d018      	beq.n	800756a <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007538:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800753c:	d017      	beq.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x68>
 800753e:	2501      	movs	r5, #1
 8007540:	462e      	mov	r6, r5
 8007542:	e018      	b.n	8007576 <HAL_RCCEx_PeriphCLKConfig+0x70>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8007544:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007548:	68d3      	ldr	r3, [r2, #12]
 800754a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800754e:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8007550:	2600      	movs	r6, #0
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007552:	6b23      	ldr	r3, [r4, #48]	@ 0x30
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8007554:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007558:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800755c:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8007560:	4313      	orrs	r3, r2
 8007562:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8007566:	2500      	movs	r5, #0
}
 8007568:	e005      	b.n	8007576 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch (PeriphClkInit->Sai1ClockSelection)
 800756a:	2600      	movs	r6, #0
 800756c:	e7f1      	b.n	8007552 <HAL_RCCEx_PeriphCLKConfig+0x4c>
 800756e:	2600      	movs	r6, #0
 8007570:	e7ef      	b.n	8007552 <HAL_RCCEx_PeriphCLKConfig+0x4c>
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8007572:	2500      	movs	r5, #0
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8007574:	462e      	mov	r6, r5
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007576:	6823      	ldr	r3, [r4, #0]
 8007578:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 800757c:	d00a      	beq.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0x8e>
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800757e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007582:	f8d3 5090 	ldr.w	r5, [r3, #144]	@ 0x90
 8007586:	f405 7540 	and.w	r5, r5, #768	@ 0x300
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800758a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800758c:	42ab      	cmp	r3, r5
 800758e:	f040 80b7 	bne.w	8007700 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      status = ret;
 8007592:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007594:	6823      	ldr	r3, [r4, #0]
 8007596:	f013 0f01 	tst.w	r3, #1
 800759a:	d009      	beq.n	80075b0 <HAL_RCCEx_PeriphCLKConfig+0xaa>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800759c:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800759e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80075a2:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80075a6:	f022 0203 	bic.w	r2, r2, #3
 80075aa:	4313      	orrs	r3, r2
 80075ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80075b0:	6823      	ldr	r3, [r4, #0]
 80075b2:	f013 0f02 	tst.w	r3, #2
 80075b6:	d009      	beq.n	80075cc <HAL_RCCEx_PeriphCLKConfig+0xc6>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80075b8:	69e3      	ldr	r3, [r4, #28]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80075ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80075be:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80075c2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80075c6:	4313      	orrs	r3, r2
 80075c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80075cc:	6823      	ldr	r3, [r4, #0]
 80075ce:	f013 0f10 	tst.w	r3, #16
 80075d2:	d00c      	beq.n	80075ee <HAL_RCCEx_PeriphCLKConfig+0xe8>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80075d4:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80075d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80075da:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80075de:	0c08      	lsrs	r0, r1, #16
 80075e0:	0400      	lsls	r0, r0, #16
 80075e2:	ea23 0300 	bic.w	r3, r3, r0
 80075e6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80075ea:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80075ee:	6823      	ldr	r3, [r4, #0]
 80075f0:	f013 0f20 	tst.w	r3, #32
 80075f4:	d00c      	beq.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x10a>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80075f6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80075f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80075fc:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8007600:	0c08      	lsrs	r0, r1, #16
 8007602:	0400      	lsls	r0, r0, #16
 8007604:	ea23 0300 	bic.w	r3, r3, r0
 8007608:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800760c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007610:	6823      	ldr	r3, [r4, #0]
 8007612:	f013 0f04 	tst.w	r3, #4
 8007616:	f040 80b4 	bne.w	8007782 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800761a:	6823      	ldr	r3, [r4, #0]
 800761c:	f013 0f08 	tst.w	r3, #8
 8007620:	f040 80b3 	bne.w	800778a <HAL_RCCEx_PeriphCLKConfig+0x284>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007624:	6823      	ldr	r3, [r4, #0]
 8007626:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800762a:	d013      	beq.n	8007654 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800762c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800762e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007632:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8007636:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 800763a:	4313      	orrs	r3, r2
 800763c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007640:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007642:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007646:	f000 80a4 	beq.w	8007792 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800764a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800764c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007650:	f000 80a4 	beq.w	800779c <HAL_RCCEx_PeriphCLKConfig+0x296>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007654:	6823      	ldr	r3, [r4, #0]
 8007656:	f413 7f00 	tst.w	r3, #512	@ 0x200
 800765a:	d017      	beq.n	800768c <HAL_RCCEx_PeriphCLKConfig+0x186>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800765c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800765e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007662:	d005      	beq.n	8007670 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8007664:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007668:	d002      	beq.n	8007670 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 800766a:	2b00      	cmp	r3, #0
 800766c:	f040 809e 	bne.w	80077ac <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8007670:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007674:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8007678:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 800767c:	4313      	orrs	r3, r2
 800767e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007682:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8007684:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8007688:	f000 80a2 	beq.w	80077d0 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800768c:	6823      	ldr	r3, [r4, #0]
 800768e:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8007692:	d013      	beq.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007694:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8007696:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800769a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800769e:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80076a2:	4313      	orrs	r3, r2
 80076a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80076a8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80076aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80076ae:	f000 8096 	beq.w	80077de <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80076b2:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80076b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80076b8:	f000 8096 	beq.w	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80076bc:	6823      	ldr	r3, [r4, #0]
 80076be:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 80076c2:	d009      	beq.n	80076d8 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 80076c4:	6c63      	ldr	r3, [r4, #68]	@ 0x44
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 80076c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80076ca:	f8d1 2094 	ldr.w	r2, [r1, #148]	@ 0x94
 80076ce:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80076d2:	4313      	orrs	r3, r2
 80076d4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 80076d8:	6823      	ldr	r3, [r4, #0]
 80076da:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80076de:	d00d      	beq.n	80076fc <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 80076e0:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 80076e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80076e6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80076e8:	f021 0130 	bic.w	r1, r1, #48	@ 0x30
 80076ec:	430a      	orrs	r2, r1
 80076ee:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 80076f0:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 80076f2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80076f4:	f021 0103 	bic.w	r1, r1, #3
 80076f8:	430a      	orrs	r2, r1
 80076fa:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80076fc:	4628      	mov	r0, r5
 80076fe:	bd70      	pop	{r4, r5, r6, pc}
      HAL_PWR_EnableBkUpAccess();
 8007700:	f7ff f82c 	bl	800675c <HAL_PWR_EnableBkUpAccess>
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8007704:	b95d      	cbnz	r5, 800771e <HAL_RCCEx_PeriphCLKConfig+0x218>
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8007706:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8007708:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800770c:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8007710:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8007714:	4313      	orrs	r3, r2
 8007716:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800771a:	4635      	mov	r5, r6
 800771c:	e73a      	b.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0x8e>
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800771e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007722:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007726:	f8d3 1090 	ldr.w	r1, [r3, #144]	@ 0x90
 800772a:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 800772e:	f8c3 1090 	str.w	r1, [r3, #144]	@ 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007732:	f8d3 1090 	ldr.w	r1, [r3, #144]	@ 0x90
 8007736:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 800773a:	f8c3 1090 	str.w	r1, [r3, #144]	@ 0x90
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800773e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8007742:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8007744:	430a      	orrs	r2, r1
        LL_RCC_WriteReg(BDCR, bdcr);
 8007746:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800774a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800774e:	f013 0f01 	tst.w	r3, #1
 8007752:	d012      	beq.n	800777a <HAL_RCCEx_PeriphCLKConfig+0x274>
          tickstart = HAL_GetTick();
 8007754:	f7fd f91e 	bl	8004994 <HAL_GetTick>
 8007758:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800775a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800775e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007762:	f013 0f02 	tst.w	r3, #2
 8007766:	d10a      	bne.n	800777e <HAL_RCCEx_PeriphCLKConfig+0x278>
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007768:	f7fd f914 	bl	8004994 <HAL_GetTick>
 800776c:	1b40      	subs	r0, r0, r5
 800776e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007772:	4298      	cmp	r0, r3
 8007774:	d9f1      	bls.n	800775a <HAL_RCCEx_PeriphCLKConfig+0x254>
              ret = HAL_TIMEOUT;
 8007776:	2503      	movs	r5, #3
 8007778:	e70c      	b.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0x8e>
 800777a:	4635      	mov	r5, r6
 800777c:	e70a      	b.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0x8e>
 800777e:	4635      	mov	r5, r6
 8007780:	e708      	b.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007782:	6a20      	ldr	r0, [r4, #32]
 8007784:	f7ff fdda 	bl	800733c <LL_RCC_SetI2CClockSource>
 8007788:	e747      	b.n	800761a <HAL_RCCEx_PeriphCLKConfig+0x114>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800778a:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800778c:	f7ff fdd6 	bl	800733c <LL_RCC_SetI2CClockSource>
 8007790:	e748      	b.n	8007624 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8007792:	68cb      	ldr	r3, [r1, #12]
 8007794:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007798:	60cb      	str	r3, [r1, #12]
 800779a:	e756      	b.n	800764a <HAL_RCCEx_PeriphCLKConfig+0x144>
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800779c:	1d20      	adds	r0, r4, #4
 800779e:	f7ff fe24 	bl	80073ea <RCCEx_PLLSAI1_ConfigNQ>
      if (ret != HAL_OK)
 80077a2:	2800      	cmp	r0, #0
 80077a4:	f43f af56 	beq.w	8007654 <HAL_RCCEx_PeriphCLKConfig+0x14e>
        status = ret;
 80077a8:	4605      	mov	r5, r0
 80077aa:	e753      	b.n	8007654 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80077ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80077b0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80077b4:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
 80077b8:	f021 4140 	bic.w	r1, r1, #3221225472	@ 0xc0000000
 80077bc:	f8c2 1088 	str.w	r1, [r2, #136]	@ 0x88
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 80077c0:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
 80077c4:	f021 6140 	bic.w	r1, r1, #201326592	@ 0xc000000
 80077c8:	430b      	orrs	r3, r1
 80077ca:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
}
 80077ce:	e758      	b.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0x17c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80077d0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80077d4:	68d3      	ldr	r3, [r2, #12]
 80077d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80077da:	60d3      	str	r3, [r2, #12]
 80077dc:	e756      	b.n	800768c <HAL_RCCEx_PeriphCLKConfig+0x186>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80077de:	68cb      	ldr	r3, [r1, #12]
 80077e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80077e4:	60cb      	str	r3, [r1, #12]
 80077e6:	e764      	b.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 80077e8:	1d20      	adds	r0, r4, #4
 80077ea:	f7ff fe45 	bl	8007478 <RCCEx_PLLSAI1_ConfigNR>
      if (ret != HAL_OK)
 80077ee:	2800      	cmp	r0, #0
 80077f0:	f43f af64 	beq.w	80076bc <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        status = ret;
 80077f4:	4605      	mov	r5, r0
 80077f6:	e761      	b.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0x1b6>

080077f8 <HAL_RCCEx_EnableMSIPLLMode>:
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 80077f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80077fc:	6813      	ldr	r3, [r2, #0]
 80077fe:	f043 0304 	orr.w	r3, r3, #4
 8007802:	6013      	str	r3, [r2, #0]
}
 8007804:	4770      	bx	lr
	...

08007808 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007808:	b538      	push	{r3, r4, r5, lr}
 800780a:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800780c:	6803      	ldr	r3, [r0, #0]
 800780e:	4a0a      	ldr	r2, [pc, #40]	@ (8007838 <HAL_RTC_WaitForSynchro+0x30>)
 8007810:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007812:	f7fd f8bf 	bl	8004994 <HAL_GetTick>
 8007816:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007818:	6823      	ldr	r3, [r4, #0]
 800781a:	68db      	ldr	r3, [r3, #12]
 800781c:	f013 0f20 	tst.w	r3, #32
 8007820:	d107      	bne.n	8007832 <HAL_RTC_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007822:	f7fd f8b7 	bl	8004994 <HAL_GetTick>
 8007826:	1b40      	subs	r0, r0, r5
 8007828:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800782c:	d9f4      	bls.n	8007818 <HAL_RTC_WaitForSynchro+0x10>
    {
      return HAL_TIMEOUT;
 800782e:	2003      	movs	r0, #3
 8007830:	e000      	b.n	8007834 <HAL_RTC_WaitForSynchro+0x2c>
    }
  }

  return HAL_OK;
 8007832:	2000      	movs	r0, #0
}
 8007834:	bd38      	pop	{r3, r4, r5, pc}
 8007836:	bf00      	nop
 8007838:	0001ff5f 	.word	0x0001ff5f

0800783c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800783c:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef status = HAL_OK;

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800783e:	6803      	ldr	r3, [r0, #0]
 8007840:	68da      	ldr	r2, [r3, #12]
 8007842:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8007846:	d002      	beq.n	800784e <RTC_EnterInitMode+0x12>
  HAL_StatusTypeDef status = HAL_OK;
 8007848:	2500      	movs	r5, #0
      }
    }
  }

  return status;
}
 800784a:	4628      	mov	r0, r5
 800784c:	bd70      	pop	{r4, r5, r6, pc}
 800784e:	4604      	mov	r4, r0
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007850:	68da      	ldr	r2, [r3, #12]
 8007852:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007856:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8007858:	f7fd f89c 	bl	8004994 <HAL_GetTick>
 800785c:	4606      	mov	r6, r0
  HAL_StatusTypeDef status = HAL_OK;
 800785e:	2500      	movs	r5, #0
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007860:	6823      	ldr	r3, [r4, #0]
 8007862:	68db      	ldr	r3, [r3, #12]
 8007864:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8007868:	d1ef      	bne.n	800784a <RTC_EnterInitMode+0xe>
 800786a:	2d00      	cmp	r5, #0
 800786c:	d1ed      	bne.n	800784a <RTC_EnterInitMode+0xe>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800786e:	f7fd f891 	bl	8004994 <HAL_GetTick>
 8007872:	1b83      	subs	r3, r0, r6
 8007874:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007878:	d9f2      	bls.n	8007860 <RTC_EnterInitMode+0x24>
        hrtc->State = HAL_RTC_STATE_ERROR;
 800787a:	2304      	movs	r3, #4
 800787c:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
        status = HAL_ERROR;
 8007880:	2501      	movs	r5, #1
 8007882:	e7ed      	b.n	8007860 <RTC_EnterInitMode+0x24>

08007884 <RTC_ExitInitMode>:
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007884:	6802      	ldr	r2, [r0, #0]
 8007886:	68d3      	ldr	r3, [r2, #12]
 8007888:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800788c:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800788e:	6803      	ldr	r3, [r0, #0]
 8007890:	689b      	ldr	r3, [r3, #8]
 8007892:	f013 0f20 	tst.w	r3, #32
 8007896:	d001      	beq.n	800789c <RTC_ExitInitMode+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8007898:	2000      	movs	r0, #0
      status = HAL_ERROR;
    }
  }

  return status;
}
 800789a:	4770      	bx	lr
{
 800789c:	b510      	push	{r4, lr}
 800789e:	4604      	mov	r4, r0
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80078a0:	f7ff ffb2 	bl	8007808 <HAL_RTC_WaitForSynchro>
 80078a4:	b118      	cbz	r0, 80078ae <RTC_ExitInitMode+0x2a>
      hrtc->State = HAL_RTC_STATE_ERROR;
 80078a6:	2304      	movs	r3, #4
 80078a8:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
      status = HAL_ERROR;
 80078ac:	2001      	movs	r0, #1
}
 80078ae:	bd10      	pop	{r4, pc}

080078b0 <HAL_RTC_Init>:
  if (hrtc == NULL)
 80078b0:	2800      	cmp	r0, #0
 80078b2:	d050      	beq.n	8007956 <HAL_RTC_Init+0xa6>
{
 80078b4:	b538      	push	{r3, r4, r5, lr}
 80078b6:	4604      	mov	r4, r0
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80078b8:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 80078bc:	b163      	cbz	r3, 80078d8 <HAL_RTC_Init+0x28>
  hrtc->State = HAL_RTC_STATE_BUSY;
 80078be:	2302      	movs	r3, #2
 80078c0:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80078c4:	6823      	ldr	r3, [r4, #0]
 80078c6:	68da      	ldr	r2, [r3, #12]
 80078c8:	f012 0f10 	tst.w	r2, #16
 80078cc:	d009      	beq.n	80078e2 <HAL_RTC_Init+0x32>
    status = HAL_OK;
 80078ce:	2000      	movs	r0, #0
    hrtc->State = HAL_RTC_STATE_READY;
 80078d0:	2301      	movs	r3, #1
 80078d2:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
}
 80078d6:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Lock = HAL_UNLOCKED;
 80078d8:	f880 3020 	strb.w	r3, [r0, #32]
    HAL_RTC_MspInit(hrtc);
 80078dc:	f7fc fd44 	bl	8004368 <HAL_RTC_MspInit>
 80078e0:	e7ed      	b.n	80078be <HAL_RTC_Init+0xe>
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80078e2:	22ca      	movs	r2, #202	@ 0xca
 80078e4:	625a      	str	r2, [r3, #36]	@ 0x24
 80078e6:	6823      	ldr	r3, [r4, #0]
 80078e8:	2253      	movs	r2, #83	@ 0x53
 80078ea:	625a      	str	r2, [r3, #36]	@ 0x24
    status = RTC_EnterInitMode(hrtc);
 80078ec:	4620      	mov	r0, r4
 80078ee:	f7ff ffa5 	bl	800783c <RTC_EnterInitMode>
    if (status == HAL_OK)
 80078f2:	b128      	cbz	r0, 8007900 <HAL_RTC_Init+0x50>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80078f4:	6823      	ldr	r3, [r4, #0]
 80078f6:	22ff      	movs	r2, #255	@ 0xff
 80078f8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 80078fa:	2800      	cmp	r0, #0
 80078fc:	d1eb      	bne.n	80078d6 <HAL_RTC_Init+0x26>
 80078fe:	e7e7      	b.n	80078d0 <HAL_RTC_Init+0x20>
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007900:	6822      	ldr	r2, [r4, #0]
 8007902:	6893      	ldr	r3, [r2, #8]
 8007904:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8007908:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800790c:	6093      	str	r3, [r2, #8]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800790e:	6821      	ldr	r1, [r4, #0]
 8007910:	688a      	ldr	r2, [r1, #8]
 8007912:	6863      	ldr	r3, [r4, #4]
 8007914:	6920      	ldr	r0, [r4, #16]
 8007916:	4303      	orrs	r3, r0
 8007918:	69a0      	ldr	r0, [r4, #24]
 800791a:	4303      	orrs	r3, r0
 800791c:	4313      	orrs	r3, r2
 800791e:	608b      	str	r3, [r1, #8]
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007920:	6823      	ldr	r3, [r4, #0]
 8007922:	68e2      	ldr	r2, [r4, #12]
 8007924:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007926:	6822      	ldr	r2, [r4, #0]
 8007928:	6913      	ldr	r3, [r2, #16]
 800792a:	68a1      	ldr	r1, [r4, #8]
 800792c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8007930:	6113      	str	r3, [r2, #16]
      status = RTC_ExitInitMode(hrtc);
 8007932:	4620      	mov	r0, r4
 8007934:	f7ff ffa6 	bl	8007884 <RTC_ExitInitMode>
    if (status == HAL_OK)
 8007938:	2800      	cmp	r0, #0
 800793a:	d1db      	bne.n	80078f4 <HAL_RTC_Init+0x44>
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 800793c:	6822      	ldr	r2, [r4, #0]
 800793e:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8007940:	f023 0303 	bic.w	r3, r3, #3
 8007944:	64d3      	str	r3, [r2, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8007946:	6821      	ldr	r1, [r4, #0]
 8007948:	6ccb      	ldr	r3, [r1, #76]	@ 0x4c
 800794a:	69e2      	ldr	r2, [r4, #28]
 800794c:	6965      	ldr	r5, [r4, #20]
 800794e:	432a      	orrs	r2, r5
 8007950:	4313      	orrs	r3, r2
 8007952:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8007954:	e7ce      	b.n	80078f4 <HAL_RTC_Init+0x44>
    return HAL_ERROR;
 8007956:	2001      	movs	r0, #1
}
 8007958:	4770      	bx	lr
	...

0800795c <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800795c:	b410      	push	{r4}
 800795e:	b083      	sub	sp, #12
 8007960:	4684      	mov	ip, r0
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8007962:	4b46      	ldr	r3, [pc, #280]	@ (8007a7c <HAL_RTCEx_SetWakeUpTimer_IT+0x120>)
 8007964:	6818      	ldr	r0, [r3, #0]
 8007966:	4b46      	ldr	r3, [pc, #280]	@ (8007a80 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8007968:	fba3 3000 	umull	r3, r0, r3, r0
 800796c:	0ac0      	lsrs	r0, r0, #11
 800796e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007972:	fb03 f000 	mul.w	r0, r3, r0
 8007976:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007978:	f89c 3020 	ldrb.w	r3, [ip, #32]
 800797c:	2b01      	cmp	r3, #1
 800797e:	d07a      	beq.n	8007a76 <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
 8007980:	2301      	movs	r3, #1
 8007982:	f88c 3020 	strb.w	r3, [ip, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007986:	2302      	movs	r3, #2
 8007988:	f88c 3021 	strb.w	r3, [ip, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800798c:	f8dc 3000 	ldr.w	r3, [ip]
 8007990:	24ca      	movs	r4, #202	@ 0xca
 8007992:	625c      	str	r4, [r3, #36]	@ 0x24
 8007994:	f8dc 3000 	ldr.w	r3, [ip]
 8007998:	2453      	movs	r4, #83	@ 0x53
 800799a:	625c      	str	r4, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 800799c:	f8dc 4000 	ldr.w	r4, [ip]
 80079a0:	68a3      	ldr	r3, [r4, #8]
 80079a2:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80079a6:	d009      	beq.n	80079bc <HAL_RTCEx_SetWakeUpTimer_IT+0x60>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 80079a8:	9b01      	ldr	r3, [sp, #4]
 80079aa:	3b01      	subs	r3, #1
 80079ac:	9301      	str	r3, [sp, #4]
      if (count == 0U)
 80079ae:	9b01      	ldr	r3, [sp, #4]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d049      	beq.n	8007a48 <HAL_RTCEx_SetWakeUpTimer_IT+0xec>
        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);

        return HAL_TIMEOUT;
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 80079b4:	68e3      	ldr	r3, [r4, #12]
 80079b6:	f013 0f04 	tst.w	r3, #4
 80079ba:	d1f5      	bne.n	80079a8 <HAL_RTCEx_SetWakeUpTimer_IT+0x4c>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80079bc:	68a3      	ldr	r3, [r4, #8]
 80079be:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80079c2:	60a3      	str	r3, [r4, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 80079c4:	f8dc 4000 	ldr.w	r4, [ip]
 80079c8:	68e3      	ldr	r3, [r4, #12]
 80079ca:	b2db      	uxtb	r3, r3
 80079cc:	f463 6390 	orn	r3, r3, #1152	@ 0x480
 80079d0:	60e3      	str	r3, [r4, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80079d2:	9001      	str	r0, [sp, #4]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 80079d4:	9b01      	ldr	r3, [sp, #4]
 80079d6:	3b01      	subs	r3, #1
 80079d8:	9301      	str	r3, [sp, #4]
    if (count == 0U)
 80079da:	9b01      	ldr	r3, [sp, #4]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d03c      	beq.n	8007a5a <HAL_RTCEx_SetWakeUpTimer_IT+0xfe>
      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);

      return HAL_TIMEOUT;
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 80079e0:	f8dc 3000 	ldr.w	r3, [ip]
 80079e4:	68d8      	ldr	r0, [r3, #12]
 80079e6:	f010 0f04 	tst.w	r0, #4
 80079ea:	d0f3      	beq.n	80079d4 <HAL_RTCEx_SetWakeUpTimer_IT+0x78>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80079ec:	6898      	ldr	r0, [r3, #8]
 80079ee:	f020 0007 	bic.w	r0, r0, #7
 80079f2:	6098      	str	r0, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 80079f4:	f8dc 0000 	ldr.w	r0, [ip]
 80079f8:	6883      	ldr	r3, [r0, #8]
 80079fa:	4313      	orrs	r3, r2
 80079fc:	6083      	str	r3, [r0, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 80079fe:	f8dc 3000 	ldr.w	r3, [ip]
 8007a02:	6159      	str	r1, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8007a04:	4b1f      	ldr	r3, [pc, #124]	@ (8007a84 <HAL_RTCEx_SetWakeUpTimer_IT+0x128>)
 8007a06:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8007a0a:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8007a0e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8007a12:	681a      	ldr	r2, [r3, #0]
 8007a14:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8007a18:	601a      	str	r2, [r3, #0]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8007a1a:	f8dc 2000 	ldr.w	r2, [ip]
 8007a1e:	6893      	ldr	r3, [r2, #8]
 8007a20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007a24:	6093      	str	r3, [r2, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8007a26:	f8dc 2000 	ldr.w	r2, [ip]
 8007a2a:	6893      	ldr	r3, [r2, #8]
 8007a2c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007a30:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a32:	f8dc 3000 	ldr.w	r3, [ip]
 8007a36:	22ff      	movs	r2, #255	@ 0xff
 8007a38:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	f88c 3021 	strb.w	r3, [ip, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007a40:	2000      	movs	r0, #0
 8007a42:	f88c 0020 	strb.w	r0, [ip, #32]

  return HAL_OK;
 8007a46:	e012      	b.n	8007a6e <HAL_RTCEx_SetWakeUpTimer_IT+0x112>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a48:	23ff      	movs	r3, #255	@ 0xff
 8007a4a:	6263      	str	r3, [r4, #36]	@ 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007a4c:	2003      	movs	r0, #3
 8007a4e:	f88c 0021 	strb.w	r0, [ip, #33]	@ 0x21
        __HAL_UNLOCK(hrtc);
 8007a52:	2300      	movs	r3, #0
 8007a54:	f88c 3020 	strb.w	r3, [ip, #32]
        return HAL_TIMEOUT;
 8007a58:	e009      	b.n	8007a6e <HAL_RTCEx_SetWakeUpTimer_IT+0x112>
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a5a:	f8dc 3000 	ldr.w	r3, [ip]
 8007a5e:	22ff      	movs	r2, #255	@ 0xff
 8007a60:	625a      	str	r2, [r3, #36]	@ 0x24
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007a62:	2003      	movs	r0, #3
 8007a64:	f88c 0021 	strb.w	r0, [ip, #33]	@ 0x21
      __HAL_UNLOCK(hrtc);
 8007a68:	2300      	movs	r3, #0
 8007a6a:	f88c 3020 	strb.w	r3, [ip, #32]
}
 8007a6e:	b003      	add	sp, #12
 8007a70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a74:	4770      	bx	lr
  __HAL_LOCK(hrtc);
 8007a76:	2002      	movs	r0, #2
 8007a78:	e7f9      	b.n	8007a6e <HAL_RTCEx_SetWakeUpTimer_IT+0x112>
 8007a7a:	bf00      	nop
 8007a7c:	20000080 	.word	0x20000080
 8007a80:	10624dd3 	.word	0x10624dd3
 8007a84:	58000800 	.word	0x58000800

08007a88 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a88:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a8a:	6a02      	ldr	r2, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a8c:	6a03      	ldr	r3, [r0, #32]
 8007a8e:	f023 0301 	bic.w	r3, r3, #1
 8007a92:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a94:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a96:	6983      	ldr	r3, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007a98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a9c:	f023 0373 	bic.w	r3, r3, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007aa0:	680d      	ldr	r5, [r1, #0]
 8007aa2:	431d      	orrs	r5, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007aa4:	f022 0202 	bic.w	r2, r2, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007aa8:	688b      	ldr	r3, [r1, #8]
 8007aaa:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007aac:	4a14      	ldr	r2, [pc, #80]	@ (8007b00 <TIM_OC1_SetConfig+0x78>)
 8007aae:	4290      	cmp	r0, r2
 8007ab0:	d007      	beq.n	8007ac2 <TIM_OC1_SetConfig+0x3a>
 8007ab2:	f502 52e0 	add.w	r2, r2, #7168	@ 0x1c00
 8007ab6:	4290      	cmp	r0, r2
 8007ab8:	d003      	beq.n	8007ac2 <TIM_OC1_SetConfig+0x3a>
 8007aba:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8007abe:	4290      	cmp	r0, r2
 8007ac0:	d105      	bne.n	8007ace <TIM_OC1_SetConfig+0x46>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007ac2:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007ac6:	68ca      	ldr	r2, [r1, #12]
 8007ac8:	431a      	orrs	r2, r3
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007aca:	f022 0304 	bic.w	r3, r2, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ace:	4a0c      	ldr	r2, [pc, #48]	@ (8007b00 <TIM_OC1_SetConfig+0x78>)
 8007ad0:	4290      	cmp	r0, r2
 8007ad2:	d007      	beq.n	8007ae4 <TIM_OC1_SetConfig+0x5c>
 8007ad4:	f502 52c0 	add.w	r2, r2, #6144	@ 0x1800
 8007ad8:	4290      	cmp	r0, r2
 8007ada:	d003      	beq.n	8007ae4 <TIM_OC1_SetConfig+0x5c>
 8007adc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007ae0:	4290      	cmp	r0, r2
 8007ae2:	d105      	bne.n	8007af0 <TIM_OC1_SetConfig+0x68>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007ae4:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007ae8:	694a      	ldr	r2, [r1, #20]
 8007aea:	4322      	orrs	r2, r4
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007aec:	698c      	ldr	r4, [r1, #24]
 8007aee:	4314      	orrs	r4, r2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007af0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007af2:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007af4:	684a      	ldr	r2, [r1, #4]
 8007af6:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007af8:	6203      	str	r3, [r0, #32]
}
 8007afa:	bc30      	pop	{r4, r5}
 8007afc:	4770      	bx	lr
 8007afe:	bf00      	nop
 8007b00:	40012c00 	.word	0x40012c00

08007b04 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b04:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b06:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b08:	6a02      	ldr	r2, [r0, #32]
 8007b0a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007b0e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b10:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b12:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007b14:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007b18:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b1c:	680d      	ldr	r5, [r1, #0]
 8007b1e:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007b20:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007b24:	688a      	ldr	r2, [r1, #8]
 8007b26:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007b2a:	4a10      	ldr	r2, [pc, #64]	@ (8007b6c <TIM_OC3_SetConfig+0x68>)
 8007b2c:	4290      	cmp	r0, r2
 8007b2e:	d007      	beq.n	8007b40 <TIM_OC3_SetConfig+0x3c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b30:	4a0f      	ldr	r2, [pc, #60]	@ (8007b70 <TIM_OC3_SetConfig+0x6c>)
 8007b32:	4290      	cmp	r0, r2
 8007b34:	d00b      	beq.n	8007b4e <TIM_OC3_SetConfig+0x4a>
 8007b36:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007b3a:	4290      	cmp	r0, r2
 8007b3c:	d10f      	bne.n	8007b5e <TIM_OC3_SetConfig+0x5a>
 8007b3e:	e006      	b.n	8007b4e <TIM_OC3_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC3NP;
 8007b40:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007b44:	68ca      	ldr	r2, [r1, #12]
 8007b46:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8007b4a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007b4e:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007b52:	694a      	ldr	r2, [r1, #20]
 8007b54:	ea44 1402 	orr.w	r4, r4, r2, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007b58:	698a      	ldr	r2, [r1, #24]
 8007b5a:	ea44 1402 	orr.w	r4, r4, r2, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b5e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b60:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007b62:	684a      	ldr	r2, [r1, #4]
 8007b64:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b66:	6203      	str	r3, [r0, #32]
}
 8007b68:	bc30      	pop	{r4, r5}
 8007b6a:	4770      	bx	lr
 8007b6c:	40012c00 	.word	0x40012c00
 8007b70:	40014400 	.word	0x40014400

08007b74 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b74:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b76:	6a02      	ldr	r2, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007b78:	6a03      	ldr	r3, [r0, #32]
 8007b7a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b7e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b80:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b82:	69c3      	ldr	r3, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007b84:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007b88:	f423 43e6 	bic.w	r3, r3, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b8c:	680d      	ldr	r5, [r1, #0]
 8007b8e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007b92:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007b96:	688d      	ldr	r5, [r1, #8]
 8007b98:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b9c:	4d0b      	ldr	r5, [pc, #44]	@ (8007bcc <TIM_OC4_SetConfig+0x58>)
 8007b9e:	42a8      	cmp	r0, r5
 8007ba0:	d007      	beq.n	8007bb2 <TIM_OC4_SetConfig+0x3e>
 8007ba2:	f505 55c0 	add.w	r5, r5, #6144	@ 0x1800
 8007ba6:	42a8      	cmp	r0, r5
 8007ba8:	d003      	beq.n	8007bb2 <TIM_OC4_SetConfig+0x3e>
 8007baa:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007bae:	42a8      	cmp	r0, r5
 8007bb0:	d104      	bne.n	8007bbc <TIM_OC4_SetConfig+0x48>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007bb2:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007bb6:	694d      	ldr	r5, [r1, #20]
 8007bb8:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bbc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007bbe:	61c3      	str	r3, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007bc0:	684b      	ldr	r3, [r1, #4]
 8007bc2:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bc4:	6202      	str	r2, [r0, #32]
}
 8007bc6:	bc30      	pop	{r4, r5}
 8007bc8:	4770      	bx	lr
 8007bca:	bf00      	nop
 8007bcc:	40012c00 	.word	0x40012c00

08007bd0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007bd0:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bd2:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007bd4:	6a02      	ldr	r2, [r0, #32]
 8007bd6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007bda:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bdc:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007bde:	6d42      	ldr	r2, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007be0:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007be4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007be8:	680d      	ldr	r5, [r1, #0]
 8007bea:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007bec:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007bf0:	688d      	ldr	r5, [r1, #8]
 8007bf2:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bf6:	4d0b      	ldr	r5, [pc, #44]	@ (8007c24 <TIM_OC5_SetConfig+0x54>)
 8007bf8:	42a8      	cmp	r0, r5
 8007bfa:	d007      	beq.n	8007c0c <TIM_OC5_SetConfig+0x3c>
 8007bfc:	f505 55c0 	add.w	r5, r5, #6144	@ 0x1800
 8007c00:	42a8      	cmp	r0, r5
 8007c02:	d003      	beq.n	8007c0c <TIM_OC5_SetConfig+0x3c>
 8007c04:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007c08:	42a8      	cmp	r0, r5
 8007c0a:	d104      	bne.n	8007c16 <TIM_OC5_SetConfig+0x46>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007c0c:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007c10:	694d      	ldr	r5, [r1, #20]
 8007c12:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c16:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007c18:	6542      	str	r2, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007c1a:	684a      	ldr	r2, [r1, #4]
 8007c1c:	6582      	str	r2, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c1e:	6203      	str	r3, [r0, #32]
}
 8007c20:	bc30      	pop	{r4, r5}
 8007c22:	4770      	bx	lr
 8007c24:	40012c00 	.word	0x40012c00

08007c28 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007c28:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c2a:	6a02      	ldr	r2, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007c2c:	6a03      	ldr	r3, [r0, #32]
 8007c2e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007c32:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c34:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007c36:	6d43      	ldr	r3, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007c38:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007c3c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c40:	680d      	ldr	r5, [r1, #0]
 8007c42:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007c46:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007c4a:	688d      	ldr	r5, [r1, #8]
 8007c4c:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c50:	4d0b      	ldr	r5, [pc, #44]	@ (8007c80 <TIM_OC6_SetConfig+0x58>)
 8007c52:	42a8      	cmp	r0, r5
 8007c54:	d007      	beq.n	8007c66 <TIM_OC6_SetConfig+0x3e>
 8007c56:	f505 55c0 	add.w	r5, r5, #6144	@ 0x1800
 8007c5a:	42a8      	cmp	r0, r5
 8007c5c:	d003      	beq.n	8007c66 <TIM_OC6_SetConfig+0x3e>
 8007c5e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007c62:	42a8      	cmp	r0, r5
 8007c64:	d104      	bne.n	8007c70 <TIM_OC6_SetConfig+0x48>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007c66:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007c6a:	694d      	ldr	r5, [r1, #20]
 8007c6c:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c70:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007c72:	6543      	str	r3, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007c74:	684b      	ldr	r3, [r1, #4]
 8007c76:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c78:	6202      	str	r2, [r0, #32]
}
 8007c7a:	bc30      	pop	{r4, r5}
 8007c7c:	4770      	bx	lr
 8007c7e:	bf00      	nop
 8007c80:	40012c00 	.word	0x40012c00

08007c84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c84:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007c86:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c88:	6a04      	ldr	r4, [r0, #32]
 8007c8a:	f024 0401 	bic.w	r4, r4, #1
 8007c8e:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c90:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007c92:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007c96:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007c9a:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8007c9e:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007ca0:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8007ca2:	6203      	str	r3, [r0, #32]
}
 8007ca4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ca8:	4770      	bx	lr

08007caa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007caa:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007cac:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007cae:	6a04      	ldr	r4, [r0, #32]
 8007cb0:	f024 0410 	bic.w	r4, r4, #16
 8007cb4:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007cb6:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007cb8:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007cbc:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007cc0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8007cc4:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007cc8:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8007cca:	6203      	str	r3, [r0, #32]
}
 8007ccc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007cd0:	4770      	bx	lr

08007cd2 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007cd2:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007cd4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8007cd8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007cdc:	430b      	orrs	r3, r1
 8007cde:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ce2:	6083      	str	r3, [r0, #8]
}
 8007ce4:	4770      	bx	lr

08007ce6 <HAL_TIM_PWM_MspInit>:
}
 8007ce6:	4770      	bx	lr

08007ce8 <HAL_TIM_OnePulse_MspInit>:
}
 8007ce8:	4770      	bx	lr

08007cea <HAL_TIM_PeriodElapsedCallback>:
}
 8007cea:	4770      	bx	lr

08007cec <HAL_TIM_OC_DelayElapsedCallback>:
}
 8007cec:	4770      	bx	lr

08007cee <HAL_TIM_IC_CaptureCallback>:
}
 8007cee:	4770      	bx	lr

08007cf0 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8007cf0:	4770      	bx	lr

08007cf2 <HAL_TIM_TriggerCallback>:
}
 8007cf2:	4770      	bx	lr

08007cf4 <HAL_TIM_IRQHandler>:
{
 8007cf4:	b570      	push	{r4, r5, r6, lr}
 8007cf6:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8007cf8:	6803      	ldr	r3, [r0, #0]
 8007cfa:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007cfc:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007cfe:	f015 0f02 	tst.w	r5, #2
 8007d02:	d010      	beq.n	8007d26 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007d04:	f016 0f02 	tst.w	r6, #2
 8007d08:	d00d      	beq.n	8007d26 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007d0a:	f06f 0202 	mvn.w	r2, #2
 8007d0e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007d10:	2301      	movs	r3, #1
 8007d12:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007d14:	6803      	ldr	r3, [r0, #0]
 8007d16:	699b      	ldr	r3, [r3, #24]
 8007d18:	f013 0f03 	tst.w	r3, #3
 8007d1c:	d064      	beq.n	8007de8 <HAL_TIM_IRQHandler+0xf4>
          HAL_TIM_IC_CaptureCallback(htim);
 8007d1e:	f7ff ffe6 	bl	8007cee <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d22:	2300      	movs	r3, #0
 8007d24:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007d26:	f015 0f04 	tst.w	r5, #4
 8007d2a:	d012      	beq.n	8007d52 <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007d2c:	f016 0f04 	tst.w	r6, #4
 8007d30:	d00f      	beq.n	8007d52 <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007d32:	6823      	ldr	r3, [r4, #0]
 8007d34:	f06f 0204 	mvn.w	r2, #4
 8007d38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007d3a:	2302      	movs	r3, #2
 8007d3c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007d3e:	6823      	ldr	r3, [r4, #0]
 8007d40:	699b      	ldr	r3, [r3, #24]
 8007d42:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8007d46:	d055      	beq.n	8007df4 <HAL_TIM_IRQHandler+0x100>
        HAL_TIM_IC_CaptureCallback(htim);
 8007d48:	4620      	mov	r0, r4
 8007d4a:	f7ff ffd0 	bl	8007cee <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007d52:	f015 0f08 	tst.w	r5, #8
 8007d56:	d012      	beq.n	8007d7e <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007d58:	f016 0f08 	tst.w	r6, #8
 8007d5c:	d00f      	beq.n	8007d7e <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007d5e:	6823      	ldr	r3, [r4, #0]
 8007d60:	f06f 0208 	mvn.w	r2, #8
 8007d64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007d66:	2304      	movs	r3, #4
 8007d68:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007d6a:	6823      	ldr	r3, [r4, #0]
 8007d6c:	69db      	ldr	r3, [r3, #28]
 8007d6e:	f013 0f03 	tst.w	r3, #3
 8007d72:	d046      	beq.n	8007e02 <HAL_TIM_IRQHandler+0x10e>
        HAL_TIM_IC_CaptureCallback(htim);
 8007d74:	4620      	mov	r0, r4
 8007d76:	f7ff ffba 	bl	8007cee <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007d7e:	f015 0f10 	tst.w	r5, #16
 8007d82:	d012      	beq.n	8007daa <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007d84:	f016 0f10 	tst.w	r6, #16
 8007d88:	d00f      	beq.n	8007daa <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007d8a:	6823      	ldr	r3, [r4, #0]
 8007d8c:	f06f 0210 	mvn.w	r2, #16
 8007d90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007d92:	2308      	movs	r3, #8
 8007d94:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007d96:	6823      	ldr	r3, [r4, #0]
 8007d98:	69db      	ldr	r3, [r3, #28]
 8007d9a:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8007d9e:	d037      	beq.n	8007e10 <HAL_TIM_IRQHandler+0x11c>
        HAL_TIM_IC_CaptureCallback(htim);
 8007da0:	4620      	mov	r0, r4
 8007da2:	f7ff ffa4 	bl	8007cee <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007da6:	2300      	movs	r3, #0
 8007da8:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007daa:	f015 0f01 	tst.w	r5, #1
 8007dae:	d002      	beq.n	8007db6 <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007db0:	f016 0f01 	tst.w	r6, #1
 8007db4:	d133      	bne.n	8007e1e <HAL_TIM_IRQHandler+0x12a>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007db6:	f415 5f02 	tst.w	r5, #8320	@ 0x2080
 8007dba:	d002      	beq.n	8007dc2 <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007dbc:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8007dc0:	d135      	bne.n	8007e2e <HAL_TIM_IRQHandler+0x13a>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007dc2:	f415 7f80 	tst.w	r5, #256	@ 0x100
 8007dc6:	d002      	beq.n	8007dce <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007dc8:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8007dcc:	d137      	bne.n	8007e3e <HAL_TIM_IRQHandler+0x14a>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007dce:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8007dd2:	d002      	beq.n	8007dda <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007dd4:	f016 0f40 	tst.w	r6, #64	@ 0x40
 8007dd8:	d139      	bne.n	8007e4e <HAL_TIM_IRQHandler+0x15a>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007dda:	f015 0f20 	tst.w	r5, #32
 8007dde:	d002      	beq.n	8007de6 <HAL_TIM_IRQHandler+0xf2>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007de0:	f016 0f20 	tst.w	r6, #32
 8007de4:	d13b      	bne.n	8007e5e <HAL_TIM_IRQHandler+0x16a>
}
 8007de6:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007de8:	f7ff ff80 	bl	8007cec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007dec:	4620      	mov	r0, r4
 8007dee:	f7ff ff7f 	bl	8007cf0 <HAL_TIM_PWM_PulseFinishedCallback>
 8007df2:	e796      	b.n	8007d22 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007df4:	4620      	mov	r0, r4
 8007df6:	f7ff ff79 	bl	8007cec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007dfa:	4620      	mov	r0, r4
 8007dfc:	f7ff ff78 	bl	8007cf0 <HAL_TIM_PWM_PulseFinishedCallback>
 8007e00:	e7a5      	b.n	8007d4e <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e02:	4620      	mov	r0, r4
 8007e04:	f7ff ff72 	bl	8007cec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e08:	4620      	mov	r0, r4
 8007e0a:	f7ff ff71 	bl	8007cf0 <HAL_TIM_PWM_PulseFinishedCallback>
 8007e0e:	e7b4      	b.n	8007d7a <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e10:	4620      	mov	r0, r4
 8007e12:	f7ff ff6b 	bl	8007cec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e16:	4620      	mov	r0, r4
 8007e18:	f7ff ff6a 	bl	8007cf0 <HAL_TIM_PWM_PulseFinishedCallback>
 8007e1c:	e7c3      	b.n	8007da6 <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007e1e:	6823      	ldr	r3, [r4, #0]
 8007e20:	f06f 0201 	mvn.w	r2, #1
 8007e24:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8007e26:	4620      	mov	r0, r4
 8007e28:	f7ff ff5f 	bl	8007cea <HAL_TIM_PeriodElapsedCallback>
 8007e2c:	e7c3      	b.n	8007db6 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007e2e:	6823      	ldr	r3, [r4, #0]
 8007e30:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007e34:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8007e36:	4620      	mov	r0, r4
 8007e38:	f000 fbeb 	bl	8008612 <HAL_TIMEx_BreakCallback>
 8007e3c:	e7c1      	b.n	8007dc2 <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007e3e:	6823      	ldr	r3, [r4, #0]
 8007e40:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007e44:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8007e46:	4620      	mov	r0, r4
 8007e48:	f000 fbe4 	bl	8008614 <HAL_TIMEx_Break2Callback>
 8007e4c:	e7bf      	b.n	8007dce <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007e4e:	6823      	ldr	r3, [r4, #0]
 8007e50:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007e54:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8007e56:	4620      	mov	r0, r4
 8007e58:	f7ff ff4b 	bl	8007cf2 <HAL_TIM_TriggerCallback>
 8007e5c:	e7bd      	b.n	8007dda <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007e5e:	6823      	ldr	r3, [r4, #0]
 8007e60:	f06f 0220 	mvn.w	r2, #32
 8007e64:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8007e66:	4620      	mov	r0, r4
 8007e68:	f000 fbd2 	bl	8008610 <HAL_TIMEx_CommutCallback>
}
 8007e6c:	e7bb      	b.n	8007de6 <HAL_TIM_IRQHandler+0xf2>
	...

08007e70 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8007e70:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007e72:	4a1c      	ldr	r2, [pc, #112]	@ (8007ee4 <TIM_Base_SetConfig+0x74>)
 8007e74:	4290      	cmp	r0, r2
 8007e76:	d002      	beq.n	8007e7e <TIM_Base_SetConfig+0xe>
 8007e78:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8007e7c:	d103      	bne.n	8007e86 <TIM_Base_SetConfig+0x16>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007e7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8007e82:	684a      	ldr	r2, [r1, #4]
 8007e84:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007e86:	4a17      	ldr	r2, [pc, #92]	@ (8007ee4 <TIM_Base_SetConfig+0x74>)
 8007e88:	4290      	cmp	r0, r2
 8007e8a:	d00a      	beq.n	8007ea2 <TIM_Base_SetConfig+0x32>
 8007e8c:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8007e90:	d007      	beq.n	8007ea2 <TIM_Base_SetConfig+0x32>
 8007e92:	f502 52c0 	add.w	r2, r2, #6144	@ 0x1800
 8007e96:	4290      	cmp	r0, r2
 8007e98:	d003      	beq.n	8007ea2 <TIM_Base_SetConfig+0x32>
 8007e9a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007e9e:	4290      	cmp	r0, r2
 8007ea0:	d103      	bne.n	8007eaa <TIM_Base_SetConfig+0x3a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8007ea2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ea6:	68ca      	ldr	r2, [r1, #12]
 8007ea8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007eaa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007eae:	694a      	ldr	r2, [r1, #20]
 8007eb0:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007eb2:	688a      	ldr	r2, [r1, #8]
 8007eb4:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007eb6:	680a      	ldr	r2, [r1, #0]
 8007eb8:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007eba:	4a0a      	ldr	r2, [pc, #40]	@ (8007ee4 <TIM_Base_SetConfig+0x74>)
 8007ebc:	4290      	cmp	r0, r2
 8007ebe:	d007      	beq.n	8007ed0 <TIM_Base_SetConfig+0x60>
 8007ec0:	f502 52c0 	add.w	r2, r2, #6144	@ 0x1800
 8007ec4:	4290      	cmp	r0, r2
 8007ec6:	d003      	beq.n	8007ed0 <TIM_Base_SetConfig+0x60>
 8007ec8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007ecc:	4290      	cmp	r0, r2
 8007ece:	d101      	bne.n	8007ed4 <TIM_Base_SetConfig+0x64>
    TIMx->RCR = Structure->RepetitionCounter;
 8007ed0:	690a      	ldr	r2, [r1, #16]
 8007ed2:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007ed4:	6802      	ldr	r2, [r0, #0]
 8007ed6:	f042 0204 	orr.w	r2, r2, #4
 8007eda:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8007edc:	2201      	movs	r2, #1
 8007ede:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 8007ee0:	6003      	str	r3, [r0, #0]
}
 8007ee2:	4770      	bx	lr
 8007ee4:	40012c00 	.word	0x40012c00

08007ee8 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8007ee8:	b360      	cbz	r0, 8007f44 <HAL_TIM_Base_Init+0x5c>
{
 8007eea:	b510      	push	{r4, lr}
 8007eec:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8007eee:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8007ef2:	b313      	cbz	r3, 8007f3a <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8007ef4:	2302      	movs	r3, #2
 8007ef6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007efa:	4621      	mov	r1, r4
 8007efc:	f851 0b04 	ldr.w	r0, [r1], #4
 8007f00:	f7ff ffb6 	bl	8007e70 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f04:	2301      	movs	r3, #1
 8007f06:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f0a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8007f0e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8007f12:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8007f16:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8007f1a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007f1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f22:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8007f26:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8007f2a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8007f2e:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8007f32:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8007f36:	2000      	movs	r0, #0
}
 8007f38:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8007f3a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8007f3e:	f002 fb37 	bl	800a5b0 <HAL_TIM_Base_MspInit>
 8007f42:	e7d7      	b.n	8007ef4 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8007f44:	2001      	movs	r0, #1
}
 8007f46:	4770      	bx	lr

08007f48 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8007f48:	b360      	cbz	r0, 8007fa4 <HAL_TIM_PWM_Init+0x5c>
{
 8007f4a:	b510      	push	{r4, lr}
 8007f4c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8007f4e:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8007f52:	b313      	cbz	r3, 8007f9a <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8007f54:	2302      	movs	r3, #2
 8007f56:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f5a:	4621      	mov	r1, r4
 8007f5c:	f851 0b04 	ldr.w	r0, [r1], #4
 8007f60:	f7ff ff86 	bl	8007e70 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f64:	2301      	movs	r3, #1
 8007f66:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f6a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8007f6e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8007f72:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8007f76:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8007f7a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007f7e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f82:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8007f86:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8007f8a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8007f8e:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8007f92:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8007f96:	2000      	movs	r0, #0
}
 8007f98:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8007f9a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8007f9e:	f7ff fea2 	bl	8007ce6 <HAL_TIM_PWM_MspInit>
 8007fa2:	e7d7      	b.n	8007f54 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8007fa4:	2001      	movs	r0, #1
}
 8007fa6:	4770      	bx	lr

08007fa8 <HAL_TIM_OnePulse_Init>:
  if (htim == NULL)
 8007fa8:	b350      	cbz	r0, 8008000 <HAL_TIM_OnePulse_Init+0x58>
{
 8007faa:	b538      	push	{r3, r4, r5, lr}
 8007fac:	460d      	mov	r5, r1
 8007fae:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8007fb0:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8007fb4:	b1fb      	cbz	r3, 8007ff6 <HAL_TIM_OnePulse_Init+0x4e>
  htim->State = HAL_TIM_STATE_BUSY;
 8007fb6:	2302      	movs	r3, #2
 8007fb8:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007fbc:	4621      	mov	r1, r4
 8007fbe:	f851 0b04 	ldr.w	r0, [r1], #4
 8007fc2:	f7ff ff55 	bl	8007e70 <TIM_Base_SetConfig>
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8007fc6:	6822      	ldr	r2, [r4, #0]
 8007fc8:	6813      	ldr	r3, [r2, #0]
 8007fca:	f023 0308 	bic.w	r3, r3, #8
 8007fce:	6013      	str	r3, [r2, #0]
  htim->Instance->CR1 |= OnePulseMode;
 8007fd0:	6822      	ldr	r2, [r4, #0]
 8007fd2:	6813      	ldr	r3, [r2, #0]
 8007fd4:	432b      	orrs	r3, r5
 8007fd6:	6013      	str	r3, [r2, #0]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007fd8:	2301      	movs	r3, #1
 8007fda:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007fde:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007fe2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007fe6:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007fea:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8007fee:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8007ff2:	2000      	movs	r0, #0
}
 8007ff4:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 8007ff6:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_OnePulse_MspInit(htim);
 8007ffa:	f7ff fe75 	bl	8007ce8 <HAL_TIM_OnePulse_MspInit>
 8007ffe:	e7da      	b.n	8007fb6 <HAL_TIM_OnePulse_Init+0xe>
    return HAL_ERROR;
 8008000:	2001      	movs	r0, #1
}
 8008002:	4770      	bx	lr

08008004 <TIM_OC2_SetConfig>:
{
 8008004:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 8008006:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008008:	6a02      	ldr	r2, [r0, #32]
 800800a:	f022 0210 	bic.w	r2, r2, #16
 800800e:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8008010:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8008012:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008014:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8008018:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800801c:	680d      	ldr	r5, [r1, #0]
 800801e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8008022:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008026:	688d      	ldr	r5, [r1, #8]
 8008028:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800802c:	4d10      	ldr	r5, [pc, #64]	@ (8008070 <TIM_OC2_SetConfig+0x6c>)
 800802e:	42a8      	cmp	r0, r5
 8008030:	d007      	beq.n	8008042 <TIM_OC2_SetConfig+0x3e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008032:	4d10      	ldr	r5, [pc, #64]	@ (8008074 <TIM_OC2_SetConfig+0x70>)
 8008034:	42a8      	cmp	r0, r5
 8008036:	d00b      	beq.n	8008050 <TIM_OC2_SetConfig+0x4c>
 8008038:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800803c:	42a8      	cmp	r0, r5
 800803e:	d10f      	bne.n	8008060 <TIM_OC2_SetConfig+0x5c>
 8008040:	e006      	b.n	8008050 <TIM_OC2_SetConfig+0x4c>
    tmpccer &= ~TIM_CCER_CC2NP;
 8008042:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008046:	68cd      	ldr	r5, [r1, #12]
 8008048:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 800804c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008050:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008054:	694d      	ldr	r5, [r1, #20]
 8008056:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800805a:	698d      	ldr	r5, [r1, #24]
 800805c:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8008060:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8008062:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8008064:	684a      	ldr	r2, [r1, #4]
 8008066:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8008068:	6203      	str	r3, [r0, #32]
}
 800806a:	bc30      	pop	{r4, r5}
 800806c:	4770      	bx	lr
 800806e:	bf00      	nop
 8008070:	40012c00 	.word	0x40012c00
 8008074:	40014400 	.word	0x40014400

08008078 <HAL_TIM_PWM_ConfigChannel>:
{
 8008078:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800807a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800807e:	2b01      	cmp	r3, #1
 8008080:	f000 8095 	beq.w	80081ae <HAL_TIM_PWM_ConfigChannel+0x136>
 8008084:	4604      	mov	r4, r0
 8008086:	460d      	mov	r5, r1
 8008088:	2301      	movs	r3, #1
 800808a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 800808e:	2a14      	cmp	r2, #20
 8008090:	f200 8088 	bhi.w	80081a4 <HAL_TIM_PWM_ConfigChannel+0x12c>
 8008094:	e8df f002 	tbb	[pc, r2]
 8008098:	8686860b 	.word	0x8686860b
 800809c:	8686861f 	.word	0x8686861f
 80080a0:	86868634 	.word	0x86868634
 80080a4:	86868648 	.word	0x86868648
 80080a8:	8686865d 	.word	0x8686865d
 80080ac:	71          	.byte	0x71
 80080ad:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80080ae:	6800      	ldr	r0, [r0, #0]
 80080b0:	f7ff fcea 	bl	8007a88 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80080b4:	6822      	ldr	r2, [r4, #0]
 80080b6:	6993      	ldr	r3, [r2, #24]
 80080b8:	f043 0308 	orr.w	r3, r3, #8
 80080bc:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80080be:	6822      	ldr	r2, [r4, #0]
 80080c0:	6993      	ldr	r3, [r2, #24]
 80080c2:	f023 0304 	bic.w	r3, r3, #4
 80080c6:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80080c8:	6822      	ldr	r2, [r4, #0]
 80080ca:	6993      	ldr	r3, [r2, #24]
 80080cc:	6929      	ldr	r1, [r5, #16]
 80080ce:	430b      	orrs	r3, r1
 80080d0:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80080d2:	2000      	movs	r0, #0
      break;
 80080d4:	e067      	b.n	80081a6 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80080d6:	6800      	ldr	r0, [r0, #0]
 80080d8:	f7ff ff94 	bl	8008004 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80080dc:	6822      	ldr	r2, [r4, #0]
 80080de:	6993      	ldr	r3, [r2, #24]
 80080e0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80080e4:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80080e6:	6822      	ldr	r2, [r4, #0]
 80080e8:	6993      	ldr	r3, [r2, #24]
 80080ea:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80080ee:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80080f0:	6822      	ldr	r2, [r4, #0]
 80080f2:	6993      	ldr	r3, [r2, #24]
 80080f4:	6929      	ldr	r1, [r5, #16]
 80080f6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80080fa:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80080fc:	2000      	movs	r0, #0
      break;
 80080fe:	e052      	b.n	80081a6 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008100:	6800      	ldr	r0, [r0, #0]
 8008102:	f7ff fcff 	bl	8007b04 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008106:	6822      	ldr	r2, [r4, #0]
 8008108:	69d3      	ldr	r3, [r2, #28]
 800810a:	f043 0308 	orr.w	r3, r3, #8
 800810e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008110:	6822      	ldr	r2, [r4, #0]
 8008112:	69d3      	ldr	r3, [r2, #28]
 8008114:	f023 0304 	bic.w	r3, r3, #4
 8008118:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800811a:	6822      	ldr	r2, [r4, #0]
 800811c:	69d3      	ldr	r3, [r2, #28]
 800811e:	6929      	ldr	r1, [r5, #16]
 8008120:	430b      	orrs	r3, r1
 8008122:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8008124:	2000      	movs	r0, #0
      break;
 8008126:	e03e      	b.n	80081a6 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008128:	6800      	ldr	r0, [r0, #0]
 800812a:	f7ff fd23 	bl	8007b74 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800812e:	6822      	ldr	r2, [r4, #0]
 8008130:	69d3      	ldr	r3, [r2, #28]
 8008132:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008136:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008138:	6822      	ldr	r2, [r4, #0]
 800813a:	69d3      	ldr	r3, [r2, #28]
 800813c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008140:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008142:	6822      	ldr	r2, [r4, #0]
 8008144:	69d3      	ldr	r3, [r2, #28]
 8008146:	6929      	ldr	r1, [r5, #16]
 8008148:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800814c:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800814e:	2000      	movs	r0, #0
      break;
 8008150:	e029      	b.n	80081a6 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008152:	6800      	ldr	r0, [r0, #0]
 8008154:	f7ff fd3c 	bl	8007bd0 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008158:	6822      	ldr	r2, [r4, #0]
 800815a:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800815c:	f043 0308 	orr.w	r3, r3, #8
 8008160:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008162:	6822      	ldr	r2, [r4, #0]
 8008164:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8008166:	f023 0304 	bic.w	r3, r3, #4
 800816a:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800816c:	6822      	ldr	r2, [r4, #0]
 800816e:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8008170:	6929      	ldr	r1, [r5, #16]
 8008172:	430b      	orrs	r3, r1
 8008174:	6553      	str	r3, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 8008176:	2000      	movs	r0, #0
      break;
 8008178:	e015      	b.n	80081a6 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800817a:	6800      	ldr	r0, [r0, #0]
 800817c:	f7ff fd54 	bl	8007c28 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008180:	6822      	ldr	r2, [r4, #0]
 8008182:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8008184:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008188:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800818a:	6822      	ldr	r2, [r4, #0]
 800818c:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800818e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008192:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008194:	6822      	ldr	r2, [r4, #0]
 8008196:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8008198:	6929      	ldr	r1, [r5, #16]
 800819a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800819e:	6553      	str	r3, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 80081a0:	2000      	movs	r0, #0
      break;
 80081a2:	e000      	b.n	80081a6 <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 80081a4:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80081a6:	2300      	movs	r3, #0
 80081a8:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80081ac:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 80081ae:	2002      	movs	r0, #2
 80081b0:	e7fc      	b.n	80081ac <HAL_TIM_PWM_ConfigChannel+0x134>

080081b2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80081b2:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80081b4:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80081b6:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80081ba:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80081be:	430a      	orrs	r2, r1
 80081c0:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80081c4:	6082      	str	r2, [r0, #8]
}
 80081c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80081ca:	4770      	bx	lr

080081cc <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80081cc:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80081d0:	2b01      	cmp	r3, #1
 80081d2:	d076      	beq.n	80082c2 <HAL_TIM_ConfigClockSource+0xf6>
{
 80081d4:	b510      	push	{r4, lr}
 80081d6:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80081d8:	2301      	movs	r3, #1
 80081da:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80081de:	2302      	movs	r3, #2
 80081e0:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80081e4:	6802      	ldr	r2, [r0, #0]
 80081e6:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80081e8:	4b37      	ldr	r3, [pc, #220]	@ (80082c8 <HAL_TIM_ConfigClockSource+0xfc>)
 80081ea:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 80081ec:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80081ee:	680b      	ldr	r3, [r1, #0]
 80081f0:	2b60      	cmp	r3, #96	@ 0x60
 80081f2:	d04c      	beq.n	800828e <HAL_TIM_ConfigClockSource+0xc2>
 80081f4:	d823      	bhi.n	800823e <HAL_TIM_ConfigClockSource+0x72>
 80081f6:	2b40      	cmp	r3, #64	@ 0x40
 80081f8:	d054      	beq.n	80082a4 <HAL_TIM_ConfigClockSource+0xd8>
 80081fa:	d811      	bhi.n	8008220 <HAL_TIM_ConfigClockSource+0x54>
 80081fc:	2b20      	cmp	r3, #32
 80081fe:	d003      	beq.n	8008208 <HAL_TIM_ConfigClockSource+0x3c>
 8008200:	d80a      	bhi.n	8008218 <HAL_TIM_ConfigClockSource+0x4c>
 8008202:	b10b      	cbz	r3, 8008208 <HAL_TIM_ConfigClockSource+0x3c>
 8008204:	2b10      	cmp	r3, #16
 8008206:	d105      	bne.n	8008214 <HAL_TIM_ConfigClockSource+0x48>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008208:	4619      	mov	r1, r3
 800820a:	6820      	ldr	r0, [r4, #0]
 800820c:	f7ff fd61 	bl	8007cd2 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8008210:	2000      	movs	r0, #0
      break;
 8008212:	e028      	b.n	8008266 <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 8008214:	2001      	movs	r0, #1
 8008216:	e026      	b.n	8008266 <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 8008218:	2b30      	cmp	r3, #48	@ 0x30
 800821a:	d0f5      	beq.n	8008208 <HAL_TIM_ConfigClockSource+0x3c>
      status = HAL_ERROR;
 800821c:	2001      	movs	r0, #1
 800821e:	e022      	b.n	8008266 <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 8008220:	2b50      	cmp	r3, #80	@ 0x50
 8008222:	d10a      	bne.n	800823a <HAL_TIM_ConfigClockSource+0x6e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008224:	68ca      	ldr	r2, [r1, #12]
 8008226:	6849      	ldr	r1, [r1, #4]
 8008228:	6820      	ldr	r0, [r4, #0]
 800822a:	f7ff fd2b 	bl	8007c84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800822e:	2150      	movs	r1, #80	@ 0x50
 8008230:	6820      	ldr	r0, [r4, #0]
 8008232:	f7ff fd4e 	bl	8007cd2 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8008236:	2000      	movs	r0, #0
      break;
 8008238:	e015      	b.n	8008266 <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 800823a:	2001      	movs	r0, #1
 800823c:	e013      	b.n	8008266 <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 800823e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008242:	d03a      	beq.n	80082ba <HAL_TIM_ConfigClockSource+0xee>
 8008244:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008248:	d014      	beq.n	8008274 <HAL_TIM_ConfigClockSource+0xa8>
 800824a:	2b70      	cmp	r3, #112	@ 0x70
 800824c:	d137      	bne.n	80082be <HAL_TIM_ConfigClockSource+0xf2>
      TIM_ETR_SetConfig(htim->Instance,
 800824e:	68cb      	ldr	r3, [r1, #12]
 8008250:	684a      	ldr	r2, [r1, #4]
 8008252:	6889      	ldr	r1, [r1, #8]
 8008254:	6820      	ldr	r0, [r4, #0]
 8008256:	f7ff ffac 	bl	80081b2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800825a:	6822      	ldr	r2, [r4, #0]
 800825c:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800825e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8008262:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8008264:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8008266:	2301      	movs	r3, #1
 8008268:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800826c:	2300      	movs	r3, #0
 800826e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8008272:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 8008274:	68cb      	ldr	r3, [r1, #12]
 8008276:	684a      	ldr	r2, [r1, #4]
 8008278:	6889      	ldr	r1, [r1, #8]
 800827a:	6820      	ldr	r0, [r4, #0]
 800827c:	f7ff ff99 	bl	80081b2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008280:	6822      	ldr	r2, [r4, #0]
 8008282:	6893      	ldr	r3, [r2, #8]
 8008284:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008288:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800828a:	2000      	movs	r0, #0
      break;
 800828c:	e7eb      	b.n	8008266 <HAL_TIM_ConfigClockSource+0x9a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800828e:	68ca      	ldr	r2, [r1, #12]
 8008290:	6849      	ldr	r1, [r1, #4]
 8008292:	6820      	ldr	r0, [r4, #0]
 8008294:	f7ff fd09 	bl	8007caa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008298:	2160      	movs	r1, #96	@ 0x60
 800829a:	6820      	ldr	r0, [r4, #0]
 800829c:	f7ff fd19 	bl	8007cd2 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80082a0:	2000      	movs	r0, #0
      break;
 80082a2:	e7e0      	b.n	8008266 <HAL_TIM_ConfigClockSource+0x9a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80082a4:	68ca      	ldr	r2, [r1, #12]
 80082a6:	6849      	ldr	r1, [r1, #4]
 80082a8:	6820      	ldr	r0, [r4, #0]
 80082aa:	f7ff fceb 	bl	8007c84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80082ae:	2140      	movs	r1, #64	@ 0x40
 80082b0:	6820      	ldr	r0, [r4, #0]
 80082b2:	f7ff fd0e 	bl	8007cd2 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80082b6:	2000      	movs	r0, #0
      break;
 80082b8:	e7d5      	b.n	8008266 <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 80082ba:	2000      	movs	r0, #0
 80082bc:	e7d3      	b.n	8008266 <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 80082be:	2001      	movs	r0, #1
 80082c0:	e7d1      	b.n	8008266 <HAL_TIM_ConfigClockSource+0x9a>
  __HAL_LOCK(htim);
 80082c2:	2002      	movs	r0, #2
}
 80082c4:	4770      	bx	lr
 80082c6:	bf00      	nop
 80082c8:	ffce0088 	.word	0xffce0088

080082cc <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80082cc:	f001 011f 	and.w	r1, r1, #31
 80082d0:	f04f 0c01 	mov.w	ip, #1
 80082d4:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80082d8:	6a03      	ldr	r3, [r0, #32]
 80082da:	ea23 030c 	bic.w	r3, r3, ip
 80082de:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80082e0:	6a03      	ldr	r3, [r0, #32]
 80082e2:	408a      	lsls	r2, r1
 80082e4:	4313      	orrs	r3, r2
 80082e6:	6203      	str	r3, [r0, #32]
}
 80082e8:	4770      	bx	lr
	...

080082ec <HAL_TIM_PWM_Start>:
{
 80082ec:	b510      	push	{r4, lr}
 80082ee:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80082f0:	2910      	cmp	r1, #16
 80082f2:	d83b      	bhi.n	800836c <HAL_TIM_PWM_Start+0x80>
 80082f4:	e8df f001 	tbb	[pc, r1]
 80082f8:	3a3a3a09 	.word	0x3a3a3a09
 80082fc:	3a3a3a1e 	.word	0x3a3a3a1e
 8008300:	3a3a3a25 	.word	0x3a3a3a25
 8008304:	3a3a3a2c 	.word	0x3a3a3a2c
 8008308:	33          	.byte	0x33
 8008309:	00          	.byte	0x00
 800830a:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 800830e:	b2db      	uxtb	r3, r3
 8008310:	3b01      	subs	r3, #1
 8008312:	bf18      	it	ne
 8008314:	2301      	movne	r3, #1
 8008316:	2b00      	cmp	r3, #0
 8008318:	d175      	bne.n	8008406 <HAL_TIM_PWM_Start+0x11a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800831a:	2910      	cmp	r1, #16
 800831c:	d861      	bhi.n	80083e2 <HAL_TIM_PWM_Start+0xf6>
 800831e:	e8df f001 	tbb	[pc, r1]
 8008322:	602c      	.short	0x602c
 8008324:	60506060 	.word	0x60506060
 8008328:	60546060 	.word	0x60546060
 800832c:	60586060 	.word	0x60586060
 8008330:	6060      	.short	0x6060
 8008332:	5c          	.byte	0x5c
 8008333:	00          	.byte	0x00
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008334:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 8008338:	b2db      	uxtb	r3, r3
 800833a:	3b01      	subs	r3, #1
 800833c:	bf18      	it	ne
 800833e:	2301      	movne	r3, #1
 8008340:	e7e9      	b.n	8008316 <HAL_TIM_PWM_Start+0x2a>
 8008342:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8008346:	b2db      	uxtb	r3, r3
 8008348:	3b01      	subs	r3, #1
 800834a:	bf18      	it	ne
 800834c:	2301      	movne	r3, #1
 800834e:	e7e2      	b.n	8008316 <HAL_TIM_PWM_Start+0x2a>
 8008350:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8008354:	b2db      	uxtb	r3, r3
 8008356:	3b01      	subs	r3, #1
 8008358:	bf18      	it	ne
 800835a:	2301      	movne	r3, #1
 800835c:	e7db      	b.n	8008316 <HAL_TIM_PWM_Start+0x2a>
 800835e:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8008362:	b2db      	uxtb	r3, r3
 8008364:	3b01      	subs	r3, #1
 8008366:	bf18      	it	ne
 8008368:	2301      	movne	r3, #1
 800836a:	e7d4      	b.n	8008316 <HAL_TIM_PWM_Start+0x2a>
 800836c:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 8008370:	b2db      	uxtb	r3, r3
 8008372:	3b01      	subs	r3, #1
 8008374:	bf18      	it	ne
 8008376:	2301      	movne	r3, #1
 8008378:	e7cd      	b.n	8008316 <HAL_TIM_PWM_Start+0x2a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800837a:	2302      	movs	r3, #2
 800837c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008380:	2201      	movs	r2, #1
 8008382:	6820      	ldr	r0, [r4, #0]
 8008384:	f7ff ffa2 	bl	80082cc <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008388:	6823      	ldr	r3, [r4, #0]
 800838a:	4a22      	ldr	r2, [pc, #136]	@ (8008414 <HAL_TIM_PWM_Start+0x128>)
 800838c:	4293      	cmp	r3, r2
 800838e:	d007      	beq.n	80083a0 <HAL_TIM_PWM_Start+0xb4>
 8008390:	f502 52c0 	add.w	r2, r2, #6144	@ 0x1800
 8008394:	4293      	cmp	r3, r2
 8008396:	d003      	beq.n	80083a0 <HAL_TIM_PWM_Start+0xb4>
 8008398:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800839c:	4293      	cmp	r3, r2
 800839e:	d103      	bne.n	80083a8 <HAL_TIM_PWM_Start+0xbc>
    __HAL_TIM_MOE_ENABLE(htim);
 80083a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80083a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80083a6:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80083a8:	6823      	ldr	r3, [r4, #0]
 80083aa:	4a1a      	ldr	r2, [pc, #104]	@ (8008414 <HAL_TIM_PWM_Start+0x128>)
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d01c      	beq.n	80083ea <HAL_TIM_PWM_Start+0xfe>
 80083b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083b4:	d019      	beq.n	80083ea <HAL_TIM_PWM_Start+0xfe>
    __HAL_TIM_ENABLE(htim);
 80083b6:	681a      	ldr	r2, [r3, #0]
 80083b8:	f042 0201 	orr.w	r2, r2, #1
 80083bc:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80083be:	2000      	movs	r0, #0
 80083c0:	e022      	b.n	8008408 <HAL_TIM_PWM_Start+0x11c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80083c2:	2302      	movs	r3, #2
 80083c4:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80083c8:	e7da      	b.n	8008380 <HAL_TIM_PWM_Start+0x94>
 80083ca:	2302      	movs	r3, #2
 80083cc:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80083d0:	e7d6      	b.n	8008380 <HAL_TIM_PWM_Start+0x94>
 80083d2:	2302      	movs	r3, #2
 80083d4:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80083d8:	e7d2      	b.n	8008380 <HAL_TIM_PWM_Start+0x94>
 80083da:	2302      	movs	r3, #2
 80083dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80083e0:	e7ce      	b.n	8008380 <HAL_TIM_PWM_Start+0x94>
 80083e2:	2302      	movs	r3, #2
 80083e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80083e8:	e7ca      	b.n	8008380 <HAL_TIM_PWM_Start+0x94>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80083ea:	6899      	ldr	r1, [r3, #8]
 80083ec:	4a0a      	ldr	r2, [pc, #40]	@ (8008418 <HAL_TIM_PWM_Start+0x12c>)
 80083ee:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083f0:	2a06      	cmp	r2, #6
 80083f2:	d00a      	beq.n	800840a <HAL_TIM_PWM_Start+0x11e>
 80083f4:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 80083f8:	d009      	beq.n	800840e <HAL_TIM_PWM_Start+0x122>
      __HAL_TIM_ENABLE(htim);
 80083fa:	681a      	ldr	r2, [r3, #0]
 80083fc:	f042 0201 	orr.w	r2, r2, #1
 8008400:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8008402:	2000      	movs	r0, #0
 8008404:	e000      	b.n	8008408 <HAL_TIM_PWM_Start+0x11c>
    return HAL_ERROR;
 8008406:	2001      	movs	r0, #1
}
 8008408:	bd10      	pop	{r4, pc}
  return HAL_OK;
 800840a:	2000      	movs	r0, #0
 800840c:	e7fc      	b.n	8008408 <HAL_TIM_PWM_Start+0x11c>
 800840e:	2000      	movs	r0, #0
 8008410:	e7fa      	b.n	8008408 <HAL_TIM_PWM_Start+0x11c>
 8008412:	bf00      	nop
 8008414:	40012c00 	.word	0x40012c00
 8008418:	00010007 	.word	0x00010007

0800841c <TIM_CCxNChannelCmd>:
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800841c:	f001 010f 	and.w	r1, r1, #15
 8008420:	f04f 0c04 	mov.w	ip, #4
 8008424:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8008428:	6a03      	ldr	r3, [r0, #32]
 800842a:	ea23 030c 	bic.w	r3, r3, ip
 800842e:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8008430:	6a03      	ldr	r3, [r0, #32]
 8008432:	408a      	lsls	r2, r1
 8008434:	4313      	orrs	r3, r2
 8008436:	6203      	str	r3, [r0, #32]
}
 8008438:	4770      	bx	lr
	...

0800843c <HAL_TIMEx_PWMN_Start>:
{
 800843c:	b510      	push	{r4, lr}
 800843e:	4604      	mov	r4, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008440:	4608      	mov	r0, r1
 8008442:	bb19      	cbnz	r1, 800848c <HAL_TIMEx_PWMN_Start+0x50>
 8008444:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008448:	b2db      	uxtb	r3, r3
 800844a:	3b01      	subs	r3, #1
 800844c:	bf18      	it	ne
 800844e:	2301      	movne	r3, #1
 8008450:	2b00      	cmp	r3, #0
 8008452:	d152      	bne.n	80084fa <HAL_TIMEx_PWMN_Start+0xbe>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008454:	2800      	cmp	r0, #0
 8008456:	d132      	bne.n	80084be <HAL_TIMEx_PWMN_Start+0x82>
 8008458:	2302      	movs	r3, #2
 800845a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800845e:	2204      	movs	r2, #4
 8008460:	4601      	mov	r1, r0
 8008462:	6820      	ldr	r0, [r4, #0]
 8008464:	f7ff ffda 	bl	800841c <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8008468:	6822      	ldr	r2, [r4, #0]
 800846a:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800846c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008470:	6453      	str	r3, [r2, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008472:	6823      	ldr	r3, [r4, #0]
 8008474:	4a24      	ldr	r2, [pc, #144]	@ (8008508 <HAL_TIMEx_PWMN_Start+0xcc>)
 8008476:	4293      	cmp	r3, r2
 8008478:	d031      	beq.n	80084de <HAL_TIMEx_PWMN_Start+0xa2>
 800847a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800847e:	d02e      	beq.n	80084de <HAL_TIMEx_PWMN_Start+0xa2>
    __HAL_TIM_ENABLE(htim);
 8008480:	681a      	ldr	r2, [r3, #0]
 8008482:	f042 0201 	orr.w	r2, r2, #1
 8008486:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8008488:	2000      	movs	r0, #0
 800848a:	e037      	b.n	80084fc <HAL_TIMEx_PWMN_Start+0xc0>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800848c:	2904      	cmp	r1, #4
 800848e:	d008      	beq.n	80084a2 <HAL_TIMEx_PWMN_Start+0x66>
 8008490:	2908      	cmp	r1, #8
 8008492:	d00d      	beq.n	80084b0 <HAL_TIMEx_PWMN_Start+0x74>
 8008494:	f894 3047 	ldrb.w	r3, [r4, #71]	@ 0x47
 8008498:	b2db      	uxtb	r3, r3
 800849a:	3b01      	subs	r3, #1
 800849c:	bf18      	it	ne
 800849e:	2301      	movne	r3, #1
 80084a0:	e7d6      	b.n	8008450 <HAL_TIMEx_PWMN_Start+0x14>
 80084a2:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80084a6:	b2db      	uxtb	r3, r3
 80084a8:	3b01      	subs	r3, #1
 80084aa:	bf18      	it	ne
 80084ac:	2301      	movne	r3, #1
 80084ae:	e7cf      	b.n	8008450 <HAL_TIMEx_PWMN_Start+0x14>
 80084b0:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	3b01      	subs	r3, #1
 80084b8:	bf18      	it	ne
 80084ba:	2301      	movne	r3, #1
 80084bc:	e7c8      	b.n	8008450 <HAL_TIMEx_PWMN_Start+0x14>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80084be:	2804      	cmp	r0, #4
 80084c0:	d005      	beq.n	80084ce <HAL_TIMEx_PWMN_Start+0x92>
 80084c2:	2808      	cmp	r0, #8
 80084c4:	d007      	beq.n	80084d6 <HAL_TIMEx_PWMN_Start+0x9a>
 80084c6:	2302      	movs	r3, #2
 80084c8:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
 80084cc:	e7c7      	b.n	800845e <HAL_TIMEx_PWMN_Start+0x22>
 80084ce:	2302      	movs	r3, #2
 80084d0:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 80084d4:	e7c3      	b.n	800845e <HAL_TIMEx_PWMN_Start+0x22>
 80084d6:	2302      	movs	r3, #2
 80084d8:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80084dc:	e7bf      	b.n	800845e <HAL_TIMEx_PWMN_Start+0x22>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80084de:	6899      	ldr	r1, [r3, #8]
 80084e0:	4a0a      	ldr	r2, [pc, #40]	@ (800850c <HAL_TIMEx_PWMN_Start+0xd0>)
 80084e2:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084e4:	2a06      	cmp	r2, #6
 80084e6:	d00a      	beq.n	80084fe <HAL_TIMEx_PWMN_Start+0xc2>
 80084e8:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 80084ec:	d009      	beq.n	8008502 <HAL_TIMEx_PWMN_Start+0xc6>
      __HAL_TIM_ENABLE(htim);
 80084ee:	681a      	ldr	r2, [r3, #0]
 80084f0:	f042 0201 	orr.w	r2, r2, #1
 80084f4:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80084f6:	2000      	movs	r0, #0
 80084f8:	e000      	b.n	80084fc <HAL_TIMEx_PWMN_Start+0xc0>
    return HAL_ERROR;
 80084fa:	2001      	movs	r0, #1
}
 80084fc:	bd10      	pop	{r4, pc}
  return HAL_OK;
 80084fe:	2000      	movs	r0, #0
 8008500:	e7fc      	b.n	80084fc <HAL_TIMEx_PWMN_Start+0xc0>
 8008502:	2000      	movs	r0, #0
 8008504:	e7fa      	b.n	80084fc <HAL_TIMEx_PWMN_Start+0xc0>
 8008506:	bf00      	nop
 8008508:	40012c00 	.word	0x40012c00
 800850c:	00010007 	.word	0x00010007

08008510 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 8008510:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8008514:	2a01      	cmp	r2, #1
 8008516:	d02b      	beq.n	8008570 <HAL_TIMEx_MasterConfigSynchronization+0x60>
{
 8008518:	b430      	push	{r4, r5}
 800851a:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 800851c:	2201      	movs	r2, #1
 800851e:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8008522:	2202      	movs	r2, #2
 8008524:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 8008528:	6800      	ldr	r0, [r0, #0]
 800852a:	6842      	ldr	r2, [r0, #4]
  tmpsmcr = htim->Instance->SMCR;
 800852c:	6884      	ldr	r4, [r0, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800852e:	4d11      	ldr	r5, [pc, #68]	@ (8008574 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8008530:	42a8      	cmp	r0, r5
 8008532:	d018      	beq.n	8008566 <HAL_TIMEx_MasterConfigSynchronization+0x56>
  tmpcr2 &= ~TIM_CR2_MMS;
 8008534:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008538:	680d      	ldr	r5, [r1, #0]
 800853a:	432a      	orrs	r2, r5
  htim->Instance->CR2 = tmpcr2;
 800853c:	6042      	str	r2, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800853e:	681a      	ldr	r2, [r3, #0]
 8008540:	480c      	ldr	r0, [pc, #48]	@ (8008574 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8008542:	4282      	cmp	r2, r0
 8008544:	d002      	beq.n	800854c <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8008546:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800854a:	d104      	bne.n	8008556 <HAL_TIMEx_MasterConfigSynchronization+0x46>
    tmpsmcr &= ~TIM_SMCR_MSM;
 800854c:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008550:	6889      	ldr	r1, [r1, #8]
 8008552:	4321      	orrs	r1, r4
    htim->Instance->SMCR = tmpsmcr;
 8008554:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8008556:	2201      	movs	r2, #1
 8008558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800855c:	2000      	movs	r0, #0
 800855e:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 8008562:	bc30      	pop	{r4, r5}
 8008564:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008566:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800856a:	684d      	ldr	r5, [r1, #4]
 800856c:	432a      	orrs	r2, r5
 800856e:	e7e1      	b.n	8008534 <HAL_TIMEx_MasterConfigSynchronization+0x24>
  __HAL_LOCK(htim);
 8008570:	2002      	movs	r0, #2
}
 8008572:	4770      	bx	lr
 8008574:	40012c00 	.word	0x40012c00

08008578 <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 8008578:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800857c:	2b01      	cmp	r3, #1
 800857e:	d043      	beq.n	8008608 <HAL_TIMEx_ConfigBreakDeadTime+0x90>
{
 8008580:	b410      	push	{r4}
 8008582:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 8008584:	2301      	movs	r3, #1
 8008586:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800858a:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800858c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008590:	6888      	ldr	r0, [r1, #8]
 8008592:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008594:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008598:	6848      	ldr	r0, [r1, #4]
 800859a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800859c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80085a0:	6808      	ldr	r0, [r1, #0]
 80085a2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80085a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80085a8:	6908      	ldr	r0, [r1, #16]
 80085aa:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80085ac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80085b0:	6948      	ldr	r0, [r1, #20]
 80085b2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80085b4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80085b8:	6b08      	ldr	r0, [r1, #48]	@ 0x30
 80085ba:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80085bc:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 80085c0:	6988      	ldr	r0, [r1, #24]
 80085c2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80085c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80085ca:	69c8      	ldr	r0, [r1, #28]
 80085cc:	4303      	orrs	r3, r0
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80085ce:	6810      	ldr	r0, [r2, #0]
 80085d0:	4c0e      	ldr	r4, [pc, #56]	@ (800860c <HAL_TIMEx_ConfigBreakDeadTime+0x94>)
 80085d2:	42a0      	cmp	r0, r4
 80085d4:	d006      	beq.n	80085e4 <HAL_TIMEx_ConfigBreakDeadTime+0x6c>
  htim->Instance->BDTR = tmpbdtr;
 80085d6:	6443      	str	r3, [r0, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 80085d8:	2000      	movs	r0, #0
 80085da:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
}
 80085de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80085e2:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80085e4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80085e8:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
 80085ea:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80085ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80085f2:	6a0c      	ldr	r4, [r1, #32]
 80085f4:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80085f6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80085fa:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 80085fc:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80085fe:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008602:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
 8008604:	430b      	orrs	r3, r1
 8008606:	e7e6      	b.n	80085d6 <HAL_TIMEx_ConfigBreakDeadTime+0x5e>
  __HAL_LOCK(htim);
 8008608:	2002      	movs	r0, #2
}
 800860a:	4770      	bx	lr
 800860c:	40012c00 	.word	0x40012c00

08008610 <HAL_TIMEx_CommutCallback>:
}
 8008610:	4770      	bx	lr

08008612 <HAL_TIMEx_BreakCallback>:
}
 8008612:	4770      	bx	lr

08008614 <HAL_TIMEx_Break2Callback>:
}
 8008614:	4770      	bx	lr

08008616 <HAL_UART_TxCpltCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008616:	4770      	bx	lr

08008618 <HAL_UART_TxHalfCpltCallback>:
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008618:	4770      	bx	lr

0800861a <HAL_UART_RxHalfCpltCallback>:
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800861a:	4770      	bx	lr

0800861c <HAL_UART_ErrorCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800861c:	4770      	bx	lr

0800861e <HAL_UART_AbortCpltCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800861e:	4770      	bx	lr

08008620 <HAL_UART_AbortTransmitCpltCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8008620:	4770      	bx	lr

08008622 <HAL_UART_AbortReceiveCpltCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8008622:	4770      	bx	lr

08008624 <HAL_UARTEx_RxEventCallback>:
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008624:	4770      	bx	lr

08008626 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008626:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008628:	e852 3f00 	ldrex	r3, [r2]
 800862c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008630:	e842 3100 	strex	r1, r3, [r2]
 8008634:	2900      	cmp	r1, #0
 8008636:	d1f6      	bne.n	8008626 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008638:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800863a:	f102 0308 	add.w	r3, r2, #8
 800863e:	e853 3f00 	ldrex	r3, [r3]
 8008642:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008646:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800864a:	3208      	adds	r2, #8
 800864c:	e842 3100 	strex	r1, r3, [r2]
 8008650:	2900      	cmp	r1, #0
 8008652:	d1f1      	bne.n	8008638 <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008654:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8008656:	2b01      	cmp	r3, #1
 8008658:	d006      	beq.n	8008668 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800865a:	2320      	movs	r3, #32
 800865c:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008660:	2300      	movs	r3, #0
 8008662:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008664:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8008666:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008668:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800866a:	e852 3f00 	ldrex	r3, [r2]
 800866e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008672:	e842 3100 	strex	r1, r3, [r2]
 8008676:	2900      	cmp	r1, #0
 8008678:	d1f6      	bne.n	8008668 <UART_EndRxTransfer+0x42>
 800867a:	e7ee      	b.n	800865a <UART_EndRxTransfer+0x34>

0800867c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800867c:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
 800867e:	f8b0 3060 	ldrh.w	r3, [r0, #96]	@ 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008682:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 8008686:	2a22      	cmp	r2, #34	@ 0x22
 8008688:	d005      	beq.n	8008696 <UART_RxISR_8BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800868a:	6802      	ldr	r2, [r0, #0]
 800868c:	6993      	ldr	r3, [r2, #24]
 800868e:	f043 0308 	orr.w	r3, r3, #8
 8008692:	6193      	str	r3, [r2, #24]
  }
}
 8008694:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008696:	6802      	ldr	r2, [r0, #0]
 8008698:	6a51      	ldr	r1, [r2, #36]	@ 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800869a:	b2db      	uxtb	r3, r3
 800869c:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 800869e:	400b      	ands	r3, r1
 80086a0:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 80086a2:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 80086a4:	3301      	adds	r3, #1
 80086a6:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 80086a8:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 80086ac:	b29b      	uxth	r3, r3
 80086ae:	3b01      	subs	r3, #1
 80086b0:	b29b      	uxth	r3, r3
 80086b2:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    if (huart->RxXferCount == 0U)
 80086b6:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 80086ba:	b29b      	uxth	r3, r3
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d1e9      	bne.n	8008694 <UART_RxISR_8BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80086c0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086c2:	e852 3f00 	ldrex	r3, [r2]
 80086c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ca:	e842 3100 	strex	r1, r3, [r2]
 80086ce:	2900      	cmp	r1, #0
 80086d0:	d1f6      	bne.n	80086c0 <UART_RxISR_8BIT+0x44>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086d2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086d4:	f102 0308 	add.w	r3, r2, #8
 80086d8:	e853 3f00 	ldrex	r3, [r3]
 80086dc:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086e0:	3208      	adds	r2, #8
 80086e2:	e842 3100 	strex	r1, r3, [r2]
 80086e6:	2900      	cmp	r1, #0
 80086e8:	d1f3      	bne.n	80086d2 <UART_RxISR_8BIT+0x56>
      huart->RxState = HAL_UART_STATE_READY;
 80086ea:	2320      	movs	r3, #32
 80086ec:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
      huart->RxISR = NULL;
 80086f0:	2300      	movs	r3, #0
 80086f2:	6743      	str	r3, [r0, #116]	@ 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80086f4:	6703      	str	r3, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80086f6:	6803      	ldr	r3, [r0, #0]
 80086f8:	4a17      	ldr	r2, [pc, #92]	@ (8008758 <UART_RxISR_8BIT+0xdc>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d00c      	beq.n	8008718 <UART_RxISR_8BIT+0x9c>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80086fe:	685b      	ldr	r3, [r3, #4]
 8008700:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8008704:	d008      	beq.n	8008718 <UART_RxISR_8BIT+0x9c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008706:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008708:	e852 3f00 	ldrex	r3, [r2]
 800870c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008710:	e842 3100 	strex	r1, r3, [r2]
 8008714:	2900      	cmp	r1, #0
 8008716:	d1f6      	bne.n	8008706 <UART_RxISR_8BIT+0x8a>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008718:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 800871a:	2b01      	cmp	r3, #1
 800871c:	d003      	beq.n	8008726 <UART_RxISR_8BIT+0xaa>
        huart->RxCpltCallback(huart);
 800871e:	f8d0 30a0 	ldr.w	r3, [r0, #160]	@ 0xa0
 8008722:	4798      	blx	r3
 8008724:	e7b6      	b.n	8008694 <UART_RxISR_8BIT+0x18>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008726:	2300      	movs	r3, #0
 8008728:	66c3      	str	r3, [r0, #108]	@ 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800872a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800872c:	e852 3f00 	ldrex	r3, [r2]
 8008730:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008734:	e842 3100 	strex	r1, r3, [r2]
 8008738:	2900      	cmp	r1, #0
 800873a:	d1f6      	bne.n	800872a <UART_RxISR_8BIT+0xae>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800873c:	6803      	ldr	r3, [r0, #0]
 800873e:	69da      	ldr	r2, [r3, #28]
 8008740:	f012 0f10 	tst.w	r2, #16
 8008744:	d001      	beq.n	800874a <UART_RxISR_8BIT+0xce>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008746:	2210      	movs	r2, #16
 8008748:	621a      	str	r2, [r3, #32]
        huart->RxEventCallback(huart, huart->RxXferSize);
 800874a:	f8d0 30c0 	ldr.w	r3, [r0, #192]	@ 0xc0
 800874e:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 8008752:	4798      	blx	r3
 8008754:	e79e      	b.n	8008694 <UART_RxISR_8BIT+0x18>
 8008756:	bf00      	nop
 8008758:	40008000 	.word	0x40008000

0800875c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800875c:	b508      	push	{r3, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800875e:	f8b0 2060 	ldrh.w	r2, [r0, #96]	@ 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008762:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 8008766:	2b22      	cmp	r3, #34	@ 0x22
 8008768:	d005      	beq.n	8008776 <UART_RxISR_16BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800876a:	6802      	ldr	r2, [r0, #0]
 800876c:	6993      	ldr	r3, [r2, #24]
 800876e:	f043 0308 	orr.w	r3, r3, #8
 8008772:	6193      	str	r3, [r2, #24]
  }
}
 8008774:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008776:	6803      	ldr	r3, [r0, #0]
 8008778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800877a:	6d81      	ldr	r1, [r0, #88]	@ 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 800877c:	4013      	ands	r3, r2
 800877e:	800b      	strh	r3, [r1, #0]
    huart->pRxBuffPtr += 2U;
 8008780:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8008782:	3302      	adds	r3, #2
 8008784:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 8008786:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 800878a:	b29b      	uxth	r3, r3
 800878c:	3b01      	subs	r3, #1
 800878e:	b29b      	uxth	r3, r3
 8008790:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    if (huart->RxXferCount == 0U)
 8008794:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 8008798:	b29b      	uxth	r3, r3
 800879a:	2b00      	cmp	r3, #0
 800879c:	d1ea      	bne.n	8008774 <UART_RxISR_16BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800879e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087a0:	e852 3f00 	ldrex	r3, [r2]
 80087a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a8:	e842 3100 	strex	r1, r3, [r2]
 80087ac:	2900      	cmp	r1, #0
 80087ae:	d1f6      	bne.n	800879e <UART_RxISR_16BIT+0x42>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087b0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087b2:	f102 0308 	add.w	r3, r2, #8
 80087b6:	e853 3f00 	ldrex	r3, [r3]
 80087ba:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087be:	3208      	adds	r2, #8
 80087c0:	e842 3100 	strex	r1, r3, [r2]
 80087c4:	2900      	cmp	r1, #0
 80087c6:	d1f3      	bne.n	80087b0 <UART_RxISR_16BIT+0x54>
      huart->RxState = HAL_UART_STATE_READY;
 80087c8:	2320      	movs	r3, #32
 80087ca:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
      huart->RxISR = NULL;
 80087ce:	2300      	movs	r3, #0
 80087d0:	6743      	str	r3, [r0, #116]	@ 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80087d2:	6703      	str	r3, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80087d4:	6803      	ldr	r3, [r0, #0]
 80087d6:	4a17      	ldr	r2, [pc, #92]	@ (8008834 <UART_RxISR_16BIT+0xd8>)
 80087d8:	4293      	cmp	r3, r2
 80087da:	d00c      	beq.n	80087f6 <UART_RxISR_16BIT+0x9a>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80087dc:	685b      	ldr	r3, [r3, #4]
 80087de:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 80087e2:	d008      	beq.n	80087f6 <UART_RxISR_16BIT+0x9a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80087e4:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e6:	e852 3f00 	ldrex	r3, [r2]
 80087ea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ee:	e842 3100 	strex	r1, r3, [r2]
 80087f2:	2900      	cmp	r1, #0
 80087f4:	d1f6      	bne.n	80087e4 <UART_RxISR_16BIT+0x88>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087f6:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 80087f8:	2b01      	cmp	r3, #1
 80087fa:	d003      	beq.n	8008804 <UART_RxISR_16BIT+0xa8>
        huart->RxCpltCallback(huart);
 80087fc:	f8d0 30a0 	ldr.w	r3, [r0, #160]	@ 0xa0
 8008800:	4798      	blx	r3
 8008802:	e7b7      	b.n	8008774 <UART_RxISR_16BIT+0x18>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008804:	2300      	movs	r3, #0
 8008806:	66c3      	str	r3, [r0, #108]	@ 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008808:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800880a:	e852 3f00 	ldrex	r3, [r2]
 800880e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008812:	e842 3100 	strex	r1, r3, [r2]
 8008816:	2900      	cmp	r1, #0
 8008818:	d1f6      	bne.n	8008808 <UART_RxISR_16BIT+0xac>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800881a:	6803      	ldr	r3, [r0, #0]
 800881c:	69da      	ldr	r2, [r3, #28]
 800881e:	f012 0f10 	tst.w	r2, #16
 8008822:	d001      	beq.n	8008828 <UART_RxISR_16BIT+0xcc>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008824:	2210      	movs	r2, #16
 8008826:	621a      	str	r2, [r3, #32]
        huart->RxEventCallback(huart, huart->RxXferSize);
 8008828:	f8d0 30c0 	ldr.w	r3, [r0, #192]	@ 0xc0
 800882c:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 8008830:	4798      	blx	r3
 8008832:	e79f      	b.n	8008774 <UART_RxISR_16BIT+0x18>
 8008834:	40008000 	.word	0x40008000

08008838 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008838:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t  uhMask = huart->Mask;
 800883c:	f8b0 5060 	ldrh.w	r5, [r0, #96]	@ 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008840:	6803      	ldr	r3, [r0, #0]
 8008842:	f8d3 901c 	ldr.w	r9, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008846:	f8d3 8000 	ldr.w	r8, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800884a:	689f      	ldr	r7, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800884c:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 8008850:	2a22      	cmp	r2, #34	@ 0x22
 8008852:	d005      	beq.n	8008860 <UART_RxISR_8BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008854:	699a      	ldr	r2, [r3, #24]
 8008856:	f042 0208 	orr.w	r2, r2, #8
 800885a:	619a      	str	r2, [r3, #24]
  }
}
 800885c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008860:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 8008862:	f8b0 6068 	ldrh.w	r6, [r0, #104]	@ 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008866:	e00e      	b.n	8008886 <UART_RxISR_8BIT_FIFOEN+0x4e>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008868:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800886c:	b133      	cbz	r3, 800887c <UART_RxISR_8BIT_FIFOEN+0x44>
          huart->ErrorCallback(huart);
 800886e:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 8008872:	4620      	mov	r0, r4
 8008874:	4798      	blx	r3
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008876:	2300      	movs	r3, #0
 8008878:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
      if (huart->RxXferCount == 0U)
 800887c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8008880:	b29b      	uxth	r3, r3
 8008882:	2b00      	cmp	r3, #0
 8008884:	d046      	beq.n	8008914 <UART_RxISR_8BIT_FIFOEN+0xdc>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008886:	2e00      	cmp	r6, #0
 8008888:	d079      	beq.n	800897e <UART_RxISR_8BIT_FIFOEN+0x146>
 800888a:	f019 0f20 	tst.w	r9, #32
 800888e:	d076      	beq.n	800897e <UART_RxISR_8BIT_FIFOEN+0x146>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008890:	6823      	ldr	r3, [r4, #0]
 8008892:	6a59      	ldr	r1, [r3, #36]	@ 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008894:	b2eb      	uxtb	r3, r5
 8008896:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8008898:	400b      	ands	r3, r1
 800889a:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 800889c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800889e:	3301      	adds	r3, #1
 80088a0:	65a3      	str	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 80088a2:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 80088a6:	b29b      	uxth	r3, r3
 80088a8:	3b01      	subs	r3, #1
 80088aa:	b29b      	uxth	r3, r3
 80088ac:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80088b0:	6823      	ldr	r3, [r4, #0]
 80088b2:	f8d3 901c 	ldr.w	r9, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80088b6:	f019 0f07 	tst.w	r9, #7
 80088ba:	d0df      	beq.n	800887c <UART_RxISR_8BIT_FIFOEN+0x44>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80088bc:	f019 0f01 	tst.w	r9, #1
 80088c0:	d009      	beq.n	80088d6 <UART_RxISR_8BIT_FIFOEN+0x9e>
 80088c2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 80088c6:	d006      	beq.n	80088d6 <UART_RxISR_8BIT_FIFOEN+0x9e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80088c8:	2201      	movs	r2, #1
 80088ca:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80088cc:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 80088d0:	4313      	orrs	r3, r2
 80088d2:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80088d6:	f019 0f02 	tst.w	r9, #2
 80088da:	d00b      	beq.n	80088f4 <UART_RxISR_8BIT_FIFOEN+0xbc>
 80088dc:	f017 0f01 	tst.w	r7, #1
 80088e0:	d008      	beq.n	80088f4 <UART_RxISR_8BIT_FIFOEN+0xbc>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80088e2:	6823      	ldr	r3, [r4, #0]
 80088e4:	2202      	movs	r2, #2
 80088e6:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80088e8:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 80088ec:	f043 0304 	orr.w	r3, r3, #4
 80088f0:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80088f4:	f019 0f04 	tst.w	r9, #4
 80088f8:	d0b6      	beq.n	8008868 <UART_RxISR_8BIT_FIFOEN+0x30>
 80088fa:	f017 0f01 	tst.w	r7, #1
 80088fe:	d0b3      	beq.n	8008868 <UART_RxISR_8BIT_FIFOEN+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008900:	6823      	ldr	r3, [r4, #0]
 8008902:	2204      	movs	r2, #4
 8008904:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008906:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800890a:	f043 0302 	orr.w	r3, r3, #2
 800890e:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
 8008912:	e7a9      	b.n	8008868 <UART_RxISR_8BIT_FIFOEN+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008914:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008916:	e852 3f00 	ldrex	r3, [r2]
 800891a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800891e:	e842 3100 	strex	r1, r3, [r2]
 8008922:	2900      	cmp	r1, #0
 8008924:	d1f6      	bne.n	8008914 <UART_RxISR_8BIT_FIFOEN+0xdc>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008926:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008928:	f102 0308 	add.w	r3, r2, #8
 800892c:	e853 3f00 	ldrex	r3, [r3]
 8008930:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008934:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008938:	3208      	adds	r2, #8
 800893a:	e842 3100 	strex	r1, r3, [r2]
 800893e:	2900      	cmp	r1, #0
 8008940:	d1f1      	bne.n	8008926 <UART_RxISR_8BIT_FIFOEN+0xee>
        huart->RxState = HAL_UART_STATE_READY;
 8008942:	2320      	movs	r3, #32
 8008944:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 8008948:	2300      	movs	r3, #0
 800894a:	6763      	str	r3, [r4, #116]	@ 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800894c:	6723      	str	r3, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800894e:	6823      	ldr	r3, [r4, #0]
 8008950:	4a29      	ldr	r2, [pc, #164]	@ (80089f8 <UART_RxISR_8BIT_FIFOEN+0x1c0>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d00c      	beq.n	8008970 <UART_RxISR_8BIT_FIFOEN+0x138>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008956:	685b      	ldr	r3, [r3, #4]
 8008958:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 800895c:	d008      	beq.n	8008970 <UART_RxISR_8BIT_FIFOEN+0x138>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800895e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008960:	e852 3f00 	ldrex	r3, [r2]
 8008964:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008968:	e842 3100 	strex	r1, r3, [r2]
 800896c:	2900      	cmp	r1, #0
 800896e:	d1f6      	bne.n	800895e <UART_RxISR_8BIT_FIFOEN+0x126>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008970:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8008972:	2b01      	cmp	r3, #1
 8008974:	d026      	beq.n	80089c4 <UART_RxISR_8BIT_FIFOEN+0x18c>
          huart->RxCpltCallback(huart);
 8008976:	f8d4 30a0 	ldr.w	r3, [r4, #160]	@ 0xa0
 800897a:	4620      	mov	r0, r4
 800897c:	4798      	blx	r3
    rxdatacount = huart->RxXferCount;
 800897e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8008982:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008984:	2b00      	cmp	r3, #0
 8008986:	f43f af69 	beq.w	800885c <UART_RxISR_8BIT_FIFOEN+0x24>
 800898a:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 800898e:	429a      	cmp	r2, r3
 8008990:	f67f af64 	bls.w	800885c <UART_RxISR_8BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008994:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008996:	f102 0308 	add.w	r3, r2, #8
 800899a:	e853 3f00 	ldrex	r3, [r3]
 800899e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a2:	3208      	adds	r2, #8
 80089a4:	e842 3100 	strex	r1, r3, [r2]
 80089a8:	2900      	cmp	r1, #0
 80089aa:	d1f3      	bne.n	8008994 <UART_RxISR_8BIT_FIFOEN+0x15c>
      huart->RxISR = UART_RxISR_8BIT;
 80089ac:	4b13      	ldr	r3, [pc, #76]	@ (80089fc <UART_RxISR_8BIT_FIFOEN+0x1c4>)
 80089ae:	6763      	str	r3, [r4, #116]	@ 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80089b0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089b2:	e852 3f00 	ldrex	r3, [r2]
 80089b6:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ba:	e842 3100 	strex	r1, r3, [r2]
 80089be:	2900      	cmp	r1, #0
 80089c0:	d1f6      	bne.n	80089b0 <UART_RxISR_8BIT_FIFOEN+0x178>
 80089c2:	e74b      	b.n	800885c <UART_RxISR_8BIT_FIFOEN+0x24>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089c4:	2300      	movs	r3, #0
 80089c6:	66e3      	str	r3, [r4, #108]	@ 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089c8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ca:	e852 3f00 	ldrex	r3, [r2]
 80089ce:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089d2:	e842 3100 	strex	r1, r3, [r2]
 80089d6:	2900      	cmp	r1, #0
 80089d8:	d1f6      	bne.n	80089c8 <UART_RxISR_8BIT_FIFOEN+0x190>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80089da:	6823      	ldr	r3, [r4, #0]
 80089dc:	69da      	ldr	r2, [r3, #28]
 80089de:	f012 0f10 	tst.w	r2, #16
 80089e2:	d001      	beq.n	80089e8 <UART_RxISR_8BIT_FIFOEN+0x1b0>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80089e4:	2210      	movs	r2, #16
 80089e6:	621a      	str	r2, [r3, #32]
          huart->RxEventCallback(huart, huart->RxXferSize);
 80089e8:	f8d4 30c0 	ldr.w	r3, [r4, #192]	@ 0xc0
 80089ec:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 80089f0:	4620      	mov	r0, r4
 80089f2:	4798      	blx	r3
 80089f4:	e7c3      	b.n	800897e <UART_RxISR_8BIT_FIFOEN+0x146>
 80089f6:	bf00      	nop
 80089f8:	40008000 	.word	0x40008000
 80089fc:	0800867d 	.word	0x0800867d

08008a00 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008a00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008a04:	f8b0 5060 	ldrh.w	r5, [r0, #96]	@ 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008a08:	6803      	ldr	r3, [r0, #0]
 8008a0a:	f8d3 901c 	ldr.w	r9, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008a0e:	f8d3 8000 	ldr.w	r8, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008a12:	689f      	ldr	r7, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a14:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 8008a18:	2a22      	cmp	r2, #34	@ 0x22
 8008a1a:	d005      	beq.n	8008a28 <UART_RxISR_16BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008a1c:	699a      	ldr	r2, [r3, #24]
 8008a1e:	f042 0208 	orr.w	r2, r2, #8
 8008a22:	619a      	str	r2, [r3, #24]
  }
}
 8008a24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a28:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 8008a2a:	f8b0 6068 	ldrh.w	r6, [r0, #104]	@ 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008a2e:	e00e      	b.n	8008a4e <UART_RxISR_16BIT_FIFOEN+0x4e>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008a30:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8008a34:	b133      	cbz	r3, 8008a44 <UART_RxISR_16BIT_FIFOEN+0x44>
          huart->ErrorCallback(huart);
 8008a36:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 8008a3a:	4620      	mov	r0, r4
 8008a3c:	4798      	blx	r3
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a3e:	2300      	movs	r3, #0
 8008a40:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
      if (huart->RxXferCount == 0U)
 8008a44:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8008a48:	b29b      	uxth	r3, r3
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d045      	beq.n	8008ada <UART_RxISR_16BIT_FIFOEN+0xda>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008a4e:	2e00      	cmp	r6, #0
 8008a50:	d078      	beq.n	8008b44 <UART_RxISR_16BIT_FIFOEN+0x144>
 8008a52:	f019 0f20 	tst.w	r9, #32
 8008a56:	d075      	beq.n	8008b44 <UART_RxISR_16BIT_FIFOEN+0x144>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008a58:	6823      	ldr	r3, [r4, #0]
 8008a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008a5c:	6da2      	ldr	r2, [r4, #88]	@ 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 8008a5e:	402b      	ands	r3, r5
 8008a60:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8008a62:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008a64:	3302      	adds	r3, #2
 8008a66:	65a3      	str	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 8008a68:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8008a6c:	b29b      	uxth	r3, r3
 8008a6e:	3b01      	subs	r3, #1
 8008a70:	b29b      	uxth	r3, r3
 8008a72:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008a76:	6823      	ldr	r3, [r4, #0]
 8008a78:	f8d3 901c 	ldr.w	r9, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008a7c:	f019 0f07 	tst.w	r9, #7
 8008a80:	d0e0      	beq.n	8008a44 <UART_RxISR_16BIT_FIFOEN+0x44>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008a82:	f019 0f01 	tst.w	r9, #1
 8008a86:	d009      	beq.n	8008a9c <UART_RxISR_16BIT_FIFOEN+0x9c>
 8008a88:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8008a8c:	d006      	beq.n	8008a9c <UART_RxISR_16BIT_FIFOEN+0x9c>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008a8e:	2201      	movs	r2, #1
 8008a90:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008a92:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8008a96:	4313      	orrs	r3, r2
 8008a98:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008a9c:	f019 0f02 	tst.w	r9, #2
 8008aa0:	d00b      	beq.n	8008aba <UART_RxISR_16BIT_FIFOEN+0xba>
 8008aa2:	f017 0f01 	tst.w	r7, #1
 8008aa6:	d008      	beq.n	8008aba <UART_RxISR_16BIT_FIFOEN+0xba>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008aa8:	6823      	ldr	r3, [r4, #0]
 8008aaa:	2202      	movs	r2, #2
 8008aac:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008aae:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8008ab2:	f043 0304 	orr.w	r3, r3, #4
 8008ab6:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008aba:	f019 0f04 	tst.w	r9, #4
 8008abe:	d0b7      	beq.n	8008a30 <UART_RxISR_16BIT_FIFOEN+0x30>
 8008ac0:	f017 0f01 	tst.w	r7, #1
 8008ac4:	d0b4      	beq.n	8008a30 <UART_RxISR_16BIT_FIFOEN+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008ac6:	6823      	ldr	r3, [r4, #0]
 8008ac8:	2204      	movs	r2, #4
 8008aca:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008acc:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8008ad0:	f043 0302 	orr.w	r3, r3, #2
 8008ad4:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
 8008ad8:	e7aa      	b.n	8008a30 <UART_RxISR_16BIT_FIFOEN+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ada:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008adc:	e852 3f00 	ldrex	r3, [r2]
 8008ae0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ae4:	e842 3100 	strex	r1, r3, [r2]
 8008ae8:	2900      	cmp	r1, #0
 8008aea:	d1f6      	bne.n	8008ada <UART_RxISR_16BIT_FIFOEN+0xda>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008aec:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aee:	f102 0308 	add.w	r3, r2, #8
 8008af2:	e853 3f00 	ldrex	r3, [r3]
 8008af6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008afa:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008afe:	3208      	adds	r2, #8
 8008b00:	e842 3100 	strex	r1, r3, [r2]
 8008b04:	2900      	cmp	r1, #0
 8008b06:	d1f1      	bne.n	8008aec <UART_RxISR_16BIT_FIFOEN+0xec>
        huart->RxState = HAL_UART_STATE_READY;
 8008b08:	2320      	movs	r3, #32
 8008b0a:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 8008b0e:	2300      	movs	r3, #0
 8008b10:	6763      	str	r3, [r4, #116]	@ 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b12:	6723      	str	r3, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008b14:	6823      	ldr	r3, [r4, #0]
 8008b16:	4a29      	ldr	r2, [pc, #164]	@ (8008bbc <UART_RxISR_16BIT_FIFOEN+0x1bc>)
 8008b18:	4293      	cmp	r3, r2
 8008b1a:	d00c      	beq.n	8008b36 <UART_RxISR_16BIT_FIFOEN+0x136>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008b1c:	685b      	ldr	r3, [r3, #4]
 8008b1e:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8008b22:	d008      	beq.n	8008b36 <UART_RxISR_16BIT_FIFOEN+0x136>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008b24:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b26:	e852 3f00 	ldrex	r3, [r2]
 8008b2a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b2e:	e842 3100 	strex	r1, r3, [r2]
 8008b32:	2900      	cmp	r1, #0
 8008b34:	d1f6      	bne.n	8008b24 <UART_RxISR_16BIT_FIFOEN+0x124>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b36:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8008b38:	2b01      	cmp	r3, #1
 8008b3a:	d026      	beq.n	8008b8a <UART_RxISR_16BIT_FIFOEN+0x18a>
          huart->RxCpltCallback(huart);
 8008b3c:	f8d4 30a0 	ldr.w	r3, [r4, #160]	@ 0xa0
 8008b40:	4620      	mov	r0, r4
 8008b42:	4798      	blx	r3
    rxdatacount = huart->RxXferCount;
 8008b44:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8008b48:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	f43f af6a 	beq.w	8008a24 <UART_RxISR_16BIT_FIFOEN+0x24>
 8008b50:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 8008b54:	429a      	cmp	r2, r3
 8008b56:	f67f af65 	bls.w	8008a24 <UART_RxISR_16BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008b5a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b5c:	f102 0308 	add.w	r3, r2, #8
 8008b60:	e853 3f00 	ldrex	r3, [r3]
 8008b64:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b68:	3208      	adds	r2, #8
 8008b6a:	e842 3100 	strex	r1, r3, [r2]
 8008b6e:	2900      	cmp	r1, #0
 8008b70:	d1f3      	bne.n	8008b5a <UART_RxISR_16BIT_FIFOEN+0x15a>
      huart->RxISR = UART_RxISR_16BIT;
 8008b72:	4b13      	ldr	r3, [pc, #76]	@ (8008bc0 <UART_RxISR_16BIT_FIFOEN+0x1c0>)
 8008b74:	6763      	str	r3, [r4, #116]	@ 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008b76:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b78:	e852 3f00 	ldrex	r3, [r2]
 8008b7c:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b80:	e842 3100 	strex	r1, r3, [r2]
 8008b84:	2900      	cmp	r1, #0
 8008b86:	d1f6      	bne.n	8008b76 <UART_RxISR_16BIT_FIFOEN+0x176>
 8008b88:	e74c      	b.n	8008a24 <UART_RxISR_16BIT_FIFOEN+0x24>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	66e3      	str	r3, [r4, #108]	@ 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b8e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b90:	e852 3f00 	ldrex	r3, [r2]
 8008b94:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b98:	e842 3100 	strex	r1, r3, [r2]
 8008b9c:	2900      	cmp	r1, #0
 8008b9e:	d1f6      	bne.n	8008b8e <UART_RxISR_16BIT_FIFOEN+0x18e>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008ba0:	6823      	ldr	r3, [r4, #0]
 8008ba2:	69da      	ldr	r2, [r3, #28]
 8008ba4:	f012 0f10 	tst.w	r2, #16
 8008ba8:	d001      	beq.n	8008bae <UART_RxISR_16BIT_FIFOEN+0x1ae>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008baa:	2210      	movs	r2, #16
 8008bac:	621a      	str	r2, [r3, #32]
          huart->RxEventCallback(huart, huart->RxXferSize);
 8008bae:	f8d4 30c0 	ldr.w	r3, [r4, #192]	@ 0xc0
 8008bb2:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 8008bb6:	4620      	mov	r0, r4
 8008bb8:	4798      	blx	r3
 8008bba:	e7c3      	b.n	8008b44 <UART_RxISR_16BIT_FIFOEN+0x144>
 8008bbc:	40008000 	.word	0x40008000
 8008bc0:	0800875d 	.word	0x0800875d

08008bc4 <UART_InitCallbacksToDefault>:
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8008bc4:	4b12      	ldr	r3, [pc, #72]	@ (8008c10 <UART_InitCallbacksToDefault+0x4c>)
 8008bc6:	f8c0 3094 	str.w	r3, [r0, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8008bca:	4b12      	ldr	r3, [pc, #72]	@ (8008c14 <UART_InitCallbacksToDefault+0x50>)
 8008bcc:	f8c0 3098 	str.w	r3, [r0, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8008bd0:	4b11      	ldr	r3, [pc, #68]	@ (8008c18 <UART_InitCallbacksToDefault+0x54>)
 8008bd2:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8008bd6:	4b11      	ldr	r3, [pc, #68]	@ (8008c1c <UART_InitCallbacksToDefault+0x58>)
 8008bd8:	f8c0 30a0 	str.w	r3, [r0, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8008bdc:	4b10      	ldr	r3, [pc, #64]	@ (8008c20 <UART_InitCallbacksToDefault+0x5c>)
 8008bde:	f8c0 30a4 	str.w	r3, [r0, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8008be2:	4b10      	ldr	r3, [pc, #64]	@ (8008c24 <UART_InitCallbacksToDefault+0x60>)
 8008be4:	f8c0 30a8 	str.w	r3, [r0, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8008be8:	4b0f      	ldr	r3, [pc, #60]	@ (8008c28 <UART_InitCallbacksToDefault+0x64>)
 8008bea:	f8c0 30ac 	str.w	r3, [r0, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8008bee:	4b0f      	ldr	r3, [pc, #60]	@ (8008c2c <UART_InitCallbacksToDefault+0x68>)
 8008bf0:	f8c0 30b0 	str.w	r3, [r0, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8008bf4:	4b0e      	ldr	r3, [pc, #56]	@ (8008c30 <UART_InitCallbacksToDefault+0x6c>)
 8008bf6:	f8c0 30b4 	str.w	r3, [r0, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 8008bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8008c34 <UART_InitCallbacksToDefault+0x70>)
 8008bfc:	f8c0 30b8 	str.w	r3, [r0, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 8008c00:	4b0d      	ldr	r3, [pc, #52]	@ (8008c38 <UART_InitCallbacksToDefault+0x74>)
 8008c02:	f8c0 30bc 	str.w	r3, [r0, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8008c06:	4b0d      	ldr	r3, [pc, #52]	@ (8008c3c <UART_InitCallbacksToDefault+0x78>)
 8008c08:	f8c0 30c0 	str.w	r3, [r0, #192]	@ 0xc0
}
 8008c0c:	4770      	bx	lr
 8008c0e:	bf00      	nop
 8008c10:	08008619 	.word	0x08008619
 8008c14:	08008617 	.word	0x08008617
 8008c18:	0800861b 	.word	0x0800861b
 8008c1c:	08009541 	.word	0x08009541
 8008c20:	0800861d 	.word	0x0800861d
 8008c24:	0800861f 	.word	0x0800861f
 8008c28:	08008621 	.word	0x08008621
 8008c2c:	08008623 	.word	0x08008623
 8008c30:	080093f9 	.word	0x080093f9
 8008c34:	080093fb 	.word	0x080093fb
 8008c38:	080093fd 	.word	0x080093fd
 8008c3c:	08008625 	.word	0x08008625

08008c40 <UART_SetConfig>:
{
 8008c40:	b570      	push	{r4, r5, r6, lr}
 8008c42:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008c44:	6883      	ldr	r3, [r0, #8]
 8008c46:	6902      	ldr	r2, [r0, #16]
 8008c48:	4313      	orrs	r3, r2
 8008c4a:	6942      	ldr	r2, [r0, #20]
 8008c4c:	4313      	orrs	r3, r2
 8008c4e:	69c2      	ldr	r2, [r0, #28]
 8008c50:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008c52:	6801      	ldr	r1, [r0, #0]
 8008c54:	6808      	ldr	r0, [r1, #0]
 8008c56:	4a8b      	ldr	r2, [pc, #556]	@ (8008e84 <UART_SetConfig+0x244>)
 8008c58:	4002      	ands	r2, r0
 8008c5a:	431a      	orrs	r2, r3
 8008c5c:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008c5e:	6822      	ldr	r2, [r4, #0]
 8008c60:	6853      	ldr	r3, [r2, #4]
 8008c62:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8008c66:	68e1      	ldr	r1, [r4, #12]
 8008c68:	430b      	orrs	r3, r1
 8008c6a:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008c6c:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008c6e:	6822      	ldr	r2, [r4, #0]
 8008c70:	4b85      	ldr	r3, [pc, #532]	@ (8008e88 <UART_SetConfig+0x248>)
 8008c72:	429a      	cmp	r2, r3
 8008c74:	d001      	beq.n	8008c7a <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 8008c76:	6a23      	ldr	r3, [r4, #32]
 8008c78:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008c7a:	6893      	ldr	r3, [r2, #8]
 8008c7c:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008c80:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008c84:	430b      	orrs	r3, r1
 8008c86:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008c88:	6822      	ldr	r2, [r4, #0]
 8008c8a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8008c8c:	f023 030f 	bic.w	r3, r3, #15
 8008c90:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8008c92:	430b      	orrs	r3, r1
 8008c94:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008c96:	6822      	ldr	r2, [r4, #0]
 8008c98:	4b7c      	ldr	r3, [pc, #496]	@ (8008e8c <UART_SetConfig+0x24c>)
 8008c9a:	429a      	cmp	r2, r3
 8008c9c:	d014      	beq.n	8008cc8 <UART_SetConfig+0x88>
 8008c9e:	4b7a      	ldr	r3, [pc, #488]	@ (8008e88 <UART_SetConfig+0x248>)
 8008ca0:	429a      	cmp	r2, r3
 8008ca2:	d025      	beq.n	8008cf0 <UART_SetConfig+0xb0>
 8008ca4:	2310      	movs	r3, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 8008ca6:	4978      	ldr	r1, [pc, #480]	@ (8008e88 <UART_SetConfig+0x248>)
 8008ca8:	428a      	cmp	r2, r1
 8008caa:	d040      	beq.n	8008d2e <UART_SetConfig+0xee>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008cac:	69e0      	ldr	r0, [r4, #28]
 8008cae:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8008cb2:	d07a      	beq.n	8008daa <UART_SetConfig+0x16a>
    switch (clocksource)
 8008cb4:	3b01      	subs	r3, #1
 8008cb6:	2b07      	cmp	r3, #7
 8008cb8:	f200 80d6 	bhi.w	8008e68 <UART_SetConfig+0x228>
 8008cbc:	e8df f003 	tbb	[pc, r3]
 8008cc0:	bed4a3a5 	.word	0xbed4a3a5
 8008cc4:	c1d4d4d4 	.word	0xc1d4d4d4
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8008cc8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cd0:	f003 0303 	and.w	r3, r3, #3
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008cd4:	2b03      	cmp	r3, #3
 8008cd6:	d809      	bhi.n	8008cec <UART_SetConfig+0xac>
 8008cd8:	e8df f003 	tbb	[pc, r3]
 8008cdc:	061f0402 	.word	0x061f0402
 8008ce0:	2301      	movs	r3, #1
 8008ce2:	e7e0      	b.n	8008ca6 <UART_SetConfig+0x66>
 8008ce4:	2304      	movs	r3, #4
 8008ce6:	e7de      	b.n	8008ca6 <UART_SetConfig+0x66>
 8008ce8:	2308      	movs	r3, #8
 8008cea:	e7dc      	b.n	8008ca6 <UART_SetConfig+0x66>
 8008cec:	2310      	movs	r3, #16
 8008cee:	e7da      	b.n	8008ca6 <UART_SetConfig+0x66>
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8008cf0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008cf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cf8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008cfc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d00:	d00d      	beq.n	8008d1e <UART_SetConfig+0xde>
 8008d02:	d805      	bhi.n	8008d10 <UART_SetConfig+0xd0>
 8008d04:	b16b      	cbz	r3, 8008d22 <UART_SetConfig+0xe2>
 8008d06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d0a:	d10c      	bne.n	8008d26 <UART_SetConfig+0xe6>
 8008d0c:	2304      	movs	r3, #4
 8008d0e:	e7ca      	b.n	8008ca6 <UART_SetConfig+0x66>
 8008d10:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008d14:	d109      	bne.n	8008d2a <UART_SetConfig+0xea>
 8008d16:	2308      	movs	r3, #8
 8008d18:	e7c5      	b.n	8008ca6 <UART_SetConfig+0x66>
 8008d1a:	2302      	movs	r3, #2
 8008d1c:	e7c3      	b.n	8008ca6 <UART_SetConfig+0x66>
 8008d1e:	2302      	movs	r3, #2
 8008d20:	e7c1      	b.n	8008ca6 <UART_SetConfig+0x66>
 8008d22:	2300      	movs	r3, #0
 8008d24:	e7bf      	b.n	8008ca6 <UART_SetConfig+0x66>
 8008d26:	2310      	movs	r3, #16
 8008d28:	e7bd      	b.n	8008ca6 <UART_SetConfig+0x66>
 8008d2a:	2310      	movs	r3, #16
 8008d2c:	e7bb      	b.n	8008ca6 <UART_SetConfig+0x66>
    switch (clocksource)
 8008d2e:	2b08      	cmp	r3, #8
 8008d30:	f200 808a 	bhi.w	8008e48 <UART_SetConfig+0x208>
 8008d34:	e8df f003 	tbb	[pc, r3]
 8008d38:	88378808 	.word	0x88378808
 8008d3c:	88888834 	.word	0x88888834
 8008d40:	05          	.byte	0x05
 8008d41:	00          	.byte	0x00
 8008d42:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8008d46:	e003      	b.n	8008d50 <UART_SetConfig+0x110>
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d48:	f7fe fad4 	bl	80072f4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8008d4c:	2800      	cmp	r0, #0
 8008d4e:	d07d      	beq.n	8008e4c <UART_SetConfig+0x20c>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008d50:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008d52:	4b4f      	ldr	r3, [pc, #316]	@ (8008e90 <UART_SetConfig+0x250>)
 8008d54:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8008d58:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008d5c:	6865      	ldr	r5, [r4, #4]
 8008d5e:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8008d62:	4299      	cmp	r1, r3
 8008d64:	d874      	bhi.n	8008e50 <UART_SetConfig+0x210>
 8008d66:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8008d6a:	d873      	bhi.n	8008e54 <UART_SetConfig+0x214>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008d6c:	2600      	movs	r6, #0
 8008d6e:	4633      	mov	r3, r6
 8008d70:	4631      	mov	r1, r6
 8008d72:	f7f7 ff0b 	bl	8000b8c <__aeabi_uldivmod>
 8008d76:	0209      	lsls	r1, r1, #8
 8008d78:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8008d7c:	0200      	lsls	r0, r0, #8
 8008d7e:	086b      	lsrs	r3, r5, #1
 8008d80:	18c0      	adds	r0, r0, r3
 8008d82:	462a      	mov	r2, r5
 8008d84:	4633      	mov	r3, r6
 8008d86:	f141 0100 	adc.w	r1, r1, #0
 8008d8a:	f7f7 feff 	bl	8000b8c <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008d8e:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8008d92:	4b40      	ldr	r3, [pc, #256]	@ (8008e94 <UART_SetConfig+0x254>)
 8008d94:	429a      	cmp	r2, r3
 8008d96:	d85f      	bhi.n	8008e58 <UART_SetConfig+0x218>
          huart->Instance->BRR = usartdiv;
 8008d98:	6823      	ldr	r3, [r4, #0]
 8008d9a:	60d8      	str	r0, [r3, #12]
 8008d9c:	4630      	mov	r0, r6
 8008d9e:	e064      	b.n	8008e6a <UART_SetConfig+0x22a>
        pclk = HAL_RCC_GetSysClockFreq();
 8008da0:	f7fd fd7a 	bl	8006898 <HAL_RCC_GetSysClockFreq>
        break;
 8008da4:	e7d2      	b.n	8008d4c <UART_SetConfig+0x10c>
        pclk = (uint32_t) HSI_VALUE;
 8008da6:	483c      	ldr	r0, [pc, #240]	@ (8008e98 <UART_SetConfig+0x258>)
 8008da8:	e7d2      	b.n	8008d50 <UART_SetConfig+0x110>
    switch (clocksource)
 8008daa:	3b01      	subs	r3, #1
 8008dac:	2b07      	cmp	r3, #7
 8008dae:	d855      	bhi.n	8008e5c <UART_SetConfig+0x21c>
 8008db0:	e8df f003 	tbb	[pc, r3]
 8008db4:	26540406 	.word	0x26540406
 8008db8:	0a545454 	.word	0x0a545454
 8008dbc:	4836      	ldr	r0, [pc, #216]	@ (8008e98 <UART_SetConfig+0x258>)
 8008dbe:	e003      	b.n	8008dc8 <UART_SetConfig+0x188>
        pclk = HAL_RCC_GetPCLK2Freq();
 8008dc0:	f7fe faaa 	bl	8007318 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8008dc4:	2800      	cmp	r0, #0
 8008dc6:	d04b      	beq.n	8008e60 <UART_SetConfig+0x220>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008dc8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008dca:	4b31      	ldr	r3, [pc, #196]	@ (8008e90 <UART_SetConfig+0x250>)
 8008dcc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008dd0:	fbb0 f0f3 	udiv	r0, r0, r3
 8008dd4:	6862      	ldr	r2, [r4, #4]
 8008dd6:	0853      	lsrs	r3, r2, #1
 8008dd8:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8008ddc:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008de0:	f1a3 0110 	sub.w	r1, r3, #16
 8008de4:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8008de8:	4291      	cmp	r1, r2
 8008dea:	d83b      	bhi.n	8008e64 <UART_SetConfig+0x224>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008dec:	b29a      	uxth	r2, r3
 8008dee:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008df2:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8008df6:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8008df8:	6822      	ldr	r2, [r4, #0]
 8008dfa:	60d3      	str	r3, [r2, #12]
 8008dfc:	2000      	movs	r0, #0
 8008dfe:	e034      	b.n	8008e6a <UART_SetConfig+0x22a>
        pclk = HAL_RCC_GetSysClockFreq();
 8008e00:	f7fd fd4a 	bl	8006898 <HAL_RCC_GetSysClockFreq>
        break;
 8008e04:	e7de      	b.n	8008dc4 <UART_SetConfig+0x184>
    switch (clocksource)
 8008e06:	4824      	ldr	r0, [pc, #144]	@ (8008e98 <UART_SetConfig+0x258>)
 8008e08:	e002      	b.n	8008e10 <UART_SetConfig+0x1d0>
        pclk = HAL_RCC_GetPCLK2Freq();
 8008e0a:	f7fe fa85 	bl	8007318 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8008e0e:	b3a8      	cbz	r0, 8008e7c <UART_SetConfig+0x23c>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008e10:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008e12:	4b1f      	ldr	r3, [pc, #124]	@ (8008e90 <UART_SetConfig+0x250>)
 8008e14:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008e18:	fbb0 f0f3 	udiv	r0, r0, r3
 8008e1c:	6863      	ldr	r3, [r4, #4]
 8008e1e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8008e22:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008e26:	f1a0 0210 	sub.w	r2, r0, #16
 8008e2a:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8008e2e:	429a      	cmp	r2, r3
 8008e30:	d826      	bhi.n	8008e80 <UART_SetConfig+0x240>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008e32:	6823      	ldr	r3, [r4, #0]
 8008e34:	b280      	uxth	r0, r0
 8008e36:	60d8      	str	r0, [r3, #12]
 8008e38:	2000      	movs	r0, #0
 8008e3a:	e016      	b.n	8008e6a <UART_SetConfig+0x22a>
        pclk = HAL_RCC_GetSysClockFreq();
 8008e3c:	f7fd fd2c 	bl	8006898 <HAL_RCC_GetSysClockFreq>
        break;
 8008e40:	e7e5      	b.n	8008e0e <UART_SetConfig+0x1ce>
        pclk = (uint32_t) LSE_VALUE;
 8008e42:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8008e46:	e7e3      	b.n	8008e10 <UART_SetConfig+0x1d0>
    switch (clocksource)
 8008e48:	2001      	movs	r0, #1
 8008e4a:	e00e      	b.n	8008e6a <UART_SetConfig+0x22a>
 8008e4c:	2000      	movs	r0, #0
 8008e4e:	e00c      	b.n	8008e6a <UART_SetConfig+0x22a>
        ret = HAL_ERROR;
 8008e50:	2001      	movs	r0, #1
 8008e52:	e00a      	b.n	8008e6a <UART_SetConfig+0x22a>
 8008e54:	2001      	movs	r0, #1
 8008e56:	e008      	b.n	8008e6a <UART_SetConfig+0x22a>
          ret = HAL_ERROR;
 8008e58:	2001      	movs	r0, #1
 8008e5a:	e006      	b.n	8008e6a <UART_SetConfig+0x22a>
    switch (clocksource)
 8008e5c:	2001      	movs	r0, #1
 8008e5e:	e004      	b.n	8008e6a <UART_SetConfig+0x22a>
 8008e60:	2000      	movs	r0, #0
 8008e62:	e002      	b.n	8008e6a <UART_SetConfig+0x22a>
        ret = HAL_ERROR;
 8008e64:	2001      	movs	r0, #1
 8008e66:	e000      	b.n	8008e6a <UART_SetConfig+0x22a>
    switch (clocksource)
 8008e68:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008e70:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8008e74:	2300      	movs	r3, #0
 8008e76:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8008e78:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8008e7a:	bd70      	pop	{r4, r5, r6, pc}
 8008e7c:	2000      	movs	r0, #0
 8008e7e:	e7f4      	b.n	8008e6a <UART_SetConfig+0x22a>
        ret = HAL_ERROR;
 8008e80:	2001      	movs	r0, #1
 8008e82:	e7f2      	b.n	8008e6a <UART_SetConfig+0x22a>
 8008e84:	cfff69f3 	.word	0xcfff69f3
 8008e88:	40008000 	.word	0x40008000
 8008e8c:	40013800 	.word	0x40013800
 8008e90:	0800d670 	.word	0x0800d670
 8008e94:	000ffcff 	.word	0x000ffcff
 8008e98:	00f42400 	.word	0x00f42400

08008e9c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008e9c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8008e9e:	f013 0f08 	tst.w	r3, #8
 8008ea2:	d006      	beq.n	8008eb2 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008ea4:	6802      	ldr	r2, [r0, #0]
 8008ea6:	6853      	ldr	r3, [r2, #4]
 8008ea8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008eac:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8008eae:	430b      	orrs	r3, r1
 8008eb0:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008eb2:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8008eb4:	f013 0f01 	tst.w	r3, #1
 8008eb8:	d006      	beq.n	8008ec8 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008eba:	6802      	ldr	r2, [r0, #0]
 8008ebc:	6853      	ldr	r3, [r2, #4]
 8008ebe:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008ec2:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8008ec4:	430b      	orrs	r3, r1
 8008ec6:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008ec8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8008eca:	f013 0f02 	tst.w	r3, #2
 8008ece:	d006      	beq.n	8008ede <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008ed0:	6802      	ldr	r2, [r0, #0]
 8008ed2:	6853      	ldr	r3, [r2, #4]
 8008ed4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008ed8:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8008eda:	430b      	orrs	r3, r1
 8008edc:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008ede:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8008ee0:	f013 0f04 	tst.w	r3, #4
 8008ee4:	d006      	beq.n	8008ef4 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008ee6:	6802      	ldr	r2, [r0, #0]
 8008ee8:	6853      	ldr	r3, [r2, #4]
 8008eea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008eee:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8008ef0:	430b      	orrs	r3, r1
 8008ef2:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008ef4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8008ef6:	f013 0f10 	tst.w	r3, #16
 8008efa:	d006      	beq.n	8008f0a <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008efc:	6802      	ldr	r2, [r0, #0]
 8008efe:	6893      	ldr	r3, [r2, #8]
 8008f00:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008f04:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8008f06:	430b      	orrs	r3, r1
 8008f08:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008f0a:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8008f0c:	f013 0f20 	tst.w	r3, #32
 8008f10:	d006      	beq.n	8008f20 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008f12:	6802      	ldr	r2, [r0, #0]
 8008f14:	6893      	ldr	r3, [r2, #8]
 8008f16:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008f1a:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8008f1c:	430b      	orrs	r3, r1
 8008f1e:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008f20:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8008f22:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8008f26:	d00a      	beq.n	8008f3e <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008f28:	6802      	ldr	r2, [r0, #0]
 8008f2a:	6853      	ldr	r3, [r2, #4]
 8008f2c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008f30:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8008f32:	430b      	orrs	r3, r1
 8008f34:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008f36:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8008f38:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f3c:	d00b      	beq.n	8008f56 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008f3e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8008f40:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008f44:	d006      	beq.n	8008f54 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008f46:	6802      	ldr	r2, [r0, #0]
 8008f48:	6853      	ldr	r3, [r2, #4]
 8008f4a:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8008f4e:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8008f50:	430b      	orrs	r3, r1
 8008f52:	6053      	str	r3, [r2, #4]
}
 8008f54:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008f56:	6802      	ldr	r2, [r0, #0]
 8008f58:	6853      	ldr	r3, [r2, #4]
 8008f5a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8008f5e:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8008f60:	430b      	orrs	r3, r1
 8008f62:	6053      	str	r3, [r2, #4]
 8008f64:	e7eb      	b.n	8008f3e <UART_AdvFeatureConfig+0xa2>

08008f66 <UART_WaitOnFlagUntilTimeout>:
{
 8008f66:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f6a:	4605      	mov	r5, r0
 8008f6c:	460e      	mov	r6, r1
 8008f6e:	4617      	mov	r7, r2
 8008f70:	4699      	mov	r9, r3
 8008f72:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f76:	682b      	ldr	r3, [r5, #0]
 8008f78:	69dc      	ldr	r4, [r3, #28]
 8008f7a:	ea36 0404 	bics.w	r4, r6, r4
 8008f7e:	bf0c      	ite	eq
 8008f80:	2401      	moveq	r4, #1
 8008f82:	2400      	movne	r4, #0
 8008f84:	42bc      	cmp	r4, r7
 8008f86:	d136      	bne.n	8008ff6 <UART_WaitOnFlagUntilTimeout+0x90>
    if (Timeout != HAL_MAX_DELAY)
 8008f88:	f1b8 3fff 	cmp.w	r8, #4294967295
 8008f8c:	d0f3      	beq.n	8008f76 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f8e:	f7fb fd01 	bl	8004994 <HAL_GetTick>
 8008f92:	eba0 0009 	sub.w	r0, r0, r9
 8008f96:	4540      	cmp	r0, r8
 8008f98:	d830      	bhi.n	8008ffc <UART_WaitOnFlagUntilTimeout+0x96>
 8008f9a:	f1b8 0f00 	cmp.w	r8, #0
 8008f9e:	d02f      	beq.n	8009000 <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008fa0:	682b      	ldr	r3, [r5, #0]
 8008fa2:	681a      	ldr	r2, [r3, #0]
 8008fa4:	f012 0f04 	tst.w	r2, #4
 8008fa8:	d0e5      	beq.n	8008f76 <UART_WaitOnFlagUntilTimeout+0x10>
 8008faa:	2e80      	cmp	r6, #128	@ 0x80
 8008fac:	d0e3      	beq.n	8008f76 <UART_WaitOnFlagUntilTimeout+0x10>
 8008fae:	2e40      	cmp	r6, #64	@ 0x40
 8008fb0:	d0e1      	beq.n	8008f76 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008fb2:	69da      	ldr	r2, [r3, #28]
 8008fb4:	f012 0f08 	tst.w	r2, #8
 8008fb8:	d111      	bne.n	8008fde <UART_WaitOnFlagUntilTimeout+0x78>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008fba:	69da      	ldr	r2, [r3, #28]
 8008fbc:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 8008fc0:	d0d9      	beq.n	8008f76 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008fc2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008fc6:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8008fc8:	4628      	mov	r0, r5
 8008fca:	f7ff fb2c 	bl	8008626 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008fce:	2320      	movs	r3, #32
 8008fd0:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_TIMEOUT;
 8008fda:	2003      	movs	r0, #3
 8008fdc:	e00c      	b.n	8008ff8 <UART_WaitOnFlagUntilTimeout+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008fde:	2408      	movs	r4, #8
 8008fe0:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 8008fe2:	4628      	mov	r0, r5
 8008fe4:	f7ff fb1f 	bl	8008626 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008fe8:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8008fec:	2300      	movs	r3, #0
 8008fee:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_ERROR;
 8008ff2:	2001      	movs	r0, #1
 8008ff4:	e000      	b.n	8008ff8 <UART_WaitOnFlagUntilTimeout+0x92>
  return HAL_OK;
 8008ff6:	2000      	movs	r0, #0
}
 8008ff8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8008ffc:	2003      	movs	r0, #3
 8008ffe:	e7fb      	b.n	8008ff8 <UART_WaitOnFlagUntilTimeout+0x92>
 8009000:	2003      	movs	r0, #3
 8009002:	e7f9      	b.n	8008ff8 <UART_WaitOnFlagUntilTimeout+0x92>

08009004 <HAL_UART_Transmit>:
{
 8009004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009008:	b082      	sub	sp, #8
 800900a:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800900c:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8009010:	2b20      	cmp	r3, #32
 8009012:	d15a      	bne.n	80090ca <HAL_UART_Transmit+0xc6>
 8009014:	4604      	mov	r4, r0
 8009016:	460d      	mov	r5, r1
 8009018:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 800901a:	2900      	cmp	r1, #0
 800901c:	d059      	beq.n	80090d2 <HAL_UART_Transmit+0xce>
 800901e:	b90a      	cbnz	r2, 8009024 <HAL_UART_Transmit+0x20>
      return  HAL_ERROR;
 8009020:	2001      	movs	r0, #1
 8009022:	e053      	b.n	80090cc <HAL_UART_Transmit+0xc8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009024:	2300      	movs	r3, #0
 8009026:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800902a:	2321      	movs	r3, #33	@ 0x21
 800902c:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    tickstart = HAL_GetTick();
 8009030:	f7fb fcb0 	bl	8004994 <HAL_GetTick>
 8009034:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 8009036:	f8a4 8054 	strh.w	r8, [r4, #84]	@ 0x54
    huart->TxXferCount = Size;
 800903a:	f8a4 8056 	strh.w	r8, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800903e:	68a3      	ldr	r3, [r4, #8]
 8009040:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009044:	d002      	beq.n	800904c <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 8009046:	f04f 0800 	mov.w	r8, #0
 800904a:	e016      	b.n	800907a <HAL_UART_Transmit+0x76>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800904c:	6923      	ldr	r3, [r4, #16]
 800904e:	b343      	cbz	r3, 80090a2 <HAL_UART_Transmit+0x9e>
      pdata16bits = NULL;
 8009050:	f04f 0800 	mov.w	r8, #0
 8009054:	e011      	b.n	800907a <HAL_UART_Transmit+0x76>
        huart->gState = HAL_UART_STATE_READY;
 8009056:	2320      	movs	r3, #32
 8009058:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
        return HAL_TIMEOUT;
 800905c:	2003      	movs	r0, #3
 800905e:	e035      	b.n	80090cc <HAL_UART_Transmit+0xc8>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009060:	f838 3b02 	ldrh.w	r3, [r8], #2
 8009064:	6822      	ldr	r2, [r4, #0]
 8009066:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800906a:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 800906c:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 8009070:	b292      	uxth	r2, r2
 8009072:	3a01      	subs	r2, #1
 8009074:	b292      	uxth	r2, r2
 8009076:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800907a:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 800907e:	b29b      	uxth	r3, r3
 8009080:	b193      	cbz	r3, 80090a8 <HAL_UART_Transmit+0xa4>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009082:	9600      	str	r6, [sp, #0]
 8009084:	463b      	mov	r3, r7
 8009086:	2200      	movs	r2, #0
 8009088:	2180      	movs	r1, #128	@ 0x80
 800908a:	4620      	mov	r0, r4
 800908c:	f7ff ff6b 	bl	8008f66 <UART_WaitOnFlagUntilTimeout>
 8009090:	2800      	cmp	r0, #0
 8009092:	d1e0      	bne.n	8009056 <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 8009094:	2d00      	cmp	r5, #0
 8009096:	d0e3      	beq.n	8009060 <HAL_UART_Transmit+0x5c>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009098:	f815 2b01 	ldrb.w	r2, [r5], #1
 800909c:	6823      	ldr	r3, [r4, #0]
 800909e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80090a0:	e7e4      	b.n	800906c <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 80090a2:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 80090a4:	2500      	movs	r5, #0
 80090a6:	e7e8      	b.n	800907a <HAL_UART_Transmit+0x76>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80090a8:	9600      	str	r6, [sp, #0]
 80090aa:	463b      	mov	r3, r7
 80090ac:	2200      	movs	r2, #0
 80090ae:	2140      	movs	r1, #64	@ 0x40
 80090b0:	4620      	mov	r0, r4
 80090b2:	f7ff ff58 	bl	8008f66 <UART_WaitOnFlagUntilTimeout>
 80090b6:	b918      	cbnz	r0, 80090c0 <HAL_UART_Transmit+0xbc>
    huart->gState = HAL_UART_STATE_READY;
 80090b8:	2320      	movs	r3, #32
 80090ba:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    return HAL_OK;
 80090be:	e005      	b.n	80090cc <HAL_UART_Transmit+0xc8>
      huart->gState = HAL_UART_STATE_READY;
 80090c0:	2320      	movs	r3, #32
 80090c2:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 80090c6:	2003      	movs	r0, #3
 80090c8:	e000      	b.n	80090cc <HAL_UART_Transmit+0xc8>
    return HAL_BUSY;
 80090ca:	2002      	movs	r0, #2
}
 80090cc:	b002      	add	sp, #8
 80090ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 80090d2:	2001      	movs	r0, #1
 80090d4:	e7fa      	b.n	80090cc <HAL_UART_Transmit+0xc8>

080090d6 <UART_CheckIdleState>:
{
 80090d6:	b530      	push	{r4, r5, lr}
 80090d8:	b083      	sub	sp, #12
 80090da:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090dc:	2300      	movs	r3, #0
 80090de:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 80090e2:	f7fb fc57 	bl	8004994 <HAL_GetTick>
 80090e6:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80090e8:	6822      	ldr	r2, [r4, #0]
 80090ea:	6812      	ldr	r2, [r2, #0]
 80090ec:	f012 0f08 	tst.w	r2, #8
 80090f0:	d110      	bne.n	8009114 <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80090f2:	6823      	ldr	r3, [r4, #0]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	f013 0f04 	tst.w	r3, #4
 80090fa:	d128      	bne.n	800914e <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 80090fc:	2320      	movs	r3, #32
 80090fe:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009102:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009106:	2000      	movs	r0, #0
 8009108:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800910a:	6720      	str	r0, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 800910c:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8009110:	b003      	add	sp, #12
 8009112:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009114:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009118:	9300      	str	r3, [sp, #0]
 800911a:	4603      	mov	r3, r0
 800911c:	2200      	movs	r2, #0
 800911e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009122:	4620      	mov	r0, r4
 8009124:	f7ff ff1f 	bl	8008f66 <UART_WaitOnFlagUntilTimeout>
 8009128:	2800      	cmp	r0, #0
 800912a:	d0e2      	beq.n	80090f2 <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800912c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800912e:	e852 3f00 	ldrex	r3, [r2]
 8009132:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009136:	e842 3100 	strex	r1, r3, [r2]
 800913a:	2900      	cmp	r1, #0
 800913c:	d1f6      	bne.n	800912c <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 800913e:	2320      	movs	r3, #32
 8009140:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 8009144:	2300      	movs	r3, #0
 8009146:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 800914a:	2003      	movs	r0, #3
 800914c:	e7e0      	b.n	8009110 <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800914e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009152:	9300      	str	r3, [sp, #0]
 8009154:	462b      	mov	r3, r5
 8009156:	2200      	movs	r2, #0
 8009158:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800915c:	4620      	mov	r0, r4
 800915e:	f7ff ff02 	bl	8008f66 <UART_WaitOnFlagUntilTimeout>
 8009162:	2800      	cmp	r0, #0
 8009164:	d0ca      	beq.n	80090fc <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009166:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009168:	e852 3f00 	ldrex	r3, [r2]
 800916c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009170:	e842 3100 	strex	r1, r3, [r2]
 8009174:	2900      	cmp	r1, #0
 8009176:	d1f6      	bne.n	8009166 <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009178:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800917a:	f102 0308 	add.w	r3, r2, #8
 800917e:	e853 3f00 	ldrex	r3, [r3]
 8009182:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009186:	3208      	adds	r2, #8
 8009188:	e842 3100 	strex	r1, r3, [r2]
 800918c:	2900      	cmp	r1, #0
 800918e:	d1f3      	bne.n	8009178 <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 8009190:	2320      	movs	r3, #32
 8009192:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      __HAL_UNLOCK(huart);
 8009196:	2300      	movs	r3, #0
 8009198:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 800919c:	2003      	movs	r0, #3
 800919e:	e7b7      	b.n	8009110 <UART_CheckIdleState+0x3a>

080091a0 <HAL_UART_Init>:
  if (huart == NULL)
 80091a0:	2800      	cmp	r0, #0
 80091a2:	d03a      	beq.n	800921a <HAL_UART_Init+0x7a>
{
 80091a4:	b510      	push	{r4, lr}
 80091a6:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80091a8:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 80091ac:	b30b      	cbz	r3, 80091f2 <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 80091ae:	2324      	movs	r3, #36	@ 0x24
 80091b0:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 80091b4:	6822      	ldr	r2, [r4, #0]
 80091b6:	6813      	ldr	r3, [r2, #0]
 80091b8:	f023 0301 	bic.w	r3, r3, #1
 80091bc:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80091be:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80091c0:	bb3b      	cbnz	r3, 8009212 <HAL_UART_Init+0x72>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80091c2:	4620      	mov	r0, r4
 80091c4:	f7ff fd3c 	bl	8008c40 <UART_SetConfig>
 80091c8:	2801      	cmp	r0, #1
 80091ca:	d011      	beq.n	80091f0 <HAL_UART_Init+0x50>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80091cc:	6822      	ldr	r2, [r4, #0]
 80091ce:	6853      	ldr	r3, [r2, #4]
 80091d0:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 80091d4:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80091d6:	6822      	ldr	r2, [r4, #0]
 80091d8:	6893      	ldr	r3, [r2, #8]
 80091da:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 80091de:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 80091e0:	6822      	ldr	r2, [r4, #0]
 80091e2:	6813      	ldr	r3, [r2, #0]
 80091e4:	f043 0301 	orr.w	r3, r3, #1
 80091e8:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80091ea:	4620      	mov	r0, r4
 80091ec:	f7ff ff73 	bl	80090d6 <UART_CheckIdleState>
}
 80091f0:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80091f2:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    UART_InitCallbacksToDefault(huart);
 80091f6:	f7ff fce5 	bl	8008bc4 <UART_InitCallbacksToDefault>
    if (huart->MspInitCallback == NULL)
 80091fa:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 80091fe:	b123      	cbz	r3, 800920a <HAL_UART_Init+0x6a>
    huart->MspInitCallback(huart);
 8009200:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 8009204:	4620      	mov	r0, r4
 8009206:	4798      	blx	r3
 8009208:	e7d1      	b.n	80091ae <HAL_UART_Init+0xe>
      huart->MspInitCallback = HAL_UART_MspInit;
 800920a:	4b05      	ldr	r3, [pc, #20]	@ (8009220 <HAL_UART_Init+0x80>)
 800920c:	f8c4 30c4 	str.w	r3, [r4, #196]	@ 0xc4
 8009210:	e7f6      	b.n	8009200 <HAL_UART_Init+0x60>
    UART_AdvFeatureConfig(huart);
 8009212:	4620      	mov	r0, r4
 8009214:	f7ff fe42 	bl	8008e9c <UART_AdvFeatureConfig>
 8009218:	e7d3      	b.n	80091c2 <HAL_UART_Init+0x22>
    return HAL_ERROR;
 800921a:	2001      	movs	r0, #1
}
 800921c:	4770      	bx	lr
 800921e:	bf00      	nop
 8009220:	0800aba5 	.word	0x0800aba5

08009224 <UART_Start_Receive_IT>:
{
 8009224:	b410      	push	{r4}
  huart->pRxBuffPtr  = pData;
 8009226:	6581      	str	r1, [r0, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8009228:	f8a0 205c 	strh.w	r2, [r0, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800922c:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8009230:	2300      	movs	r3, #0
 8009232:	6743      	str	r3, [r0, #116]	@ 0x74
  UART_MASK_COMPUTATION(huart);
 8009234:	6883      	ldr	r3, [r0, #8]
 8009236:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800923a:	d006      	beq.n	800924a <UART_Start_Receive_IT+0x26>
 800923c:	b9a3      	cbnz	r3, 8009268 <UART_Start_Receive_IT+0x44>
 800923e:	6903      	ldr	r3, [r0, #16]
 8009240:	b973      	cbnz	r3, 8009260 <UART_Start_Receive_IT+0x3c>
 8009242:	23ff      	movs	r3, #255	@ 0xff
 8009244:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 8009248:	e014      	b.n	8009274 <UART_Start_Receive_IT+0x50>
 800924a:	6903      	ldr	r3, [r0, #16]
 800924c:	b923      	cbnz	r3, 8009258 <UART_Start_Receive_IT+0x34>
 800924e:	f240 13ff 	movw	r3, #511	@ 0x1ff
 8009252:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 8009256:	e00d      	b.n	8009274 <UART_Start_Receive_IT+0x50>
 8009258:	23ff      	movs	r3, #255	@ 0xff
 800925a:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 800925e:	e009      	b.n	8009274 <UART_Start_Receive_IT+0x50>
 8009260:	237f      	movs	r3, #127	@ 0x7f
 8009262:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 8009266:	e005      	b.n	8009274 <UART_Start_Receive_IT+0x50>
 8009268:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800926c:	d02e      	beq.n	80092cc <UART_Start_Receive_IT+0xa8>
 800926e:	2300      	movs	r3, #0
 8009270:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009274:	2300      	movs	r3, #0
 8009276:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800927a:	2322      	movs	r3, #34	@ 0x22
 800927c:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009280:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009282:	f101 0308 	add.w	r3, r1, #8
 8009286:	e853 3f00 	ldrex	r3, [r3]
 800928a:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800928e:	3108      	adds	r1, #8
 8009290:	e841 3400 	strex	r4, r3, [r1]
 8009294:	2c00      	cmp	r4, #0
 8009296:	d1f3      	bne.n	8009280 <UART_Start_Receive_IT+0x5c>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009298:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 800929a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800929e:	d01f      	beq.n	80092e0 <UART_Start_Receive_IT+0xbc>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80092a0:	6883      	ldr	r3, [r0, #8]
 80092a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092a6:	d043      	beq.n	8009330 <UART_Start_Receive_IT+0x10c>
      huart->RxISR = UART_RxISR_8BIT;
 80092a8:	4b29      	ldr	r3, [pc, #164]	@ (8009350 <UART_Start_Receive_IT+0x12c>)
 80092aa:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 80092ac:	6903      	ldr	r3, [r0, #16]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d044      	beq.n	800933c <UART_Start_Receive_IT+0x118>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80092b2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092b4:	e852 3f00 	ldrex	r3, [r2]
 80092b8:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092bc:	e842 3100 	strex	r1, r3, [r2]
 80092c0:	2900      	cmp	r1, #0
 80092c2:	d1f6      	bne.n	80092b2 <UART_Start_Receive_IT+0x8e>
}
 80092c4:	2000      	movs	r0, #0
 80092c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092ca:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 80092cc:	6903      	ldr	r3, [r0, #16]
 80092ce:	b91b      	cbnz	r3, 80092d8 <UART_Start_Receive_IT+0xb4>
 80092d0:	237f      	movs	r3, #127	@ 0x7f
 80092d2:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 80092d6:	e7cd      	b.n	8009274 <UART_Start_Receive_IT+0x50>
 80092d8:	233f      	movs	r3, #63	@ 0x3f
 80092da:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 80092de:	e7c9      	b.n	8009274 <UART_Start_Receive_IT+0x50>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80092e0:	f8b0 3068 	ldrh.w	r3, [r0, #104]	@ 0x68
 80092e4:	4293      	cmp	r3, r2
 80092e6:	d8db      	bhi.n	80092a0 <UART_Start_Receive_IT+0x7c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80092e8:	6883      	ldr	r3, [r0, #8]
 80092ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092ee:	d019      	beq.n	8009324 <UART_Start_Receive_IT+0x100>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80092f0:	4b18      	ldr	r3, [pc, #96]	@ (8009354 <UART_Start_Receive_IT+0x130>)
 80092f2:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 80092f4:	6903      	ldr	r3, [r0, #16]
 80092f6:	b143      	cbz	r3, 800930a <UART_Start_Receive_IT+0xe6>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80092f8:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092fa:	e852 3f00 	ldrex	r3, [r2]
 80092fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009302:	e842 3100 	strex	r1, r3, [r2]
 8009306:	2900      	cmp	r1, #0
 8009308:	d1f6      	bne.n	80092f8 <UART_Start_Receive_IT+0xd4>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800930a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800930c:	f102 0308 	add.w	r3, r2, #8
 8009310:	e853 3f00 	ldrex	r3, [r3]
 8009314:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009318:	3208      	adds	r2, #8
 800931a:	e842 3100 	strex	r1, r3, [r2]
 800931e:	2900      	cmp	r1, #0
 8009320:	d1f3      	bne.n	800930a <UART_Start_Receive_IT+0xe6>
 8009322:	e7cf      	b.n	80092c4 <UART_Start_Receive_IT+0xa0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009324:	6903      	ldr	r3, [r0, #16]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d1e2      	bne.n	80092f0 <UART_Start_Receive_IT+0xcc>
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800932a:	4b0b      	ldr	r3, [pc, #44]	@ (8009358 <UART_Start_Receive_IT+0x134>)
 800932c:	6743      	str	r3, [r0, #116]	@ 0x74
 800932e:	e7e1      	b.n	80092f4 <UART_Start_Receive_IT+0xd0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009330:	6903      	ldr	r3, [r0, #16]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d1b8      	bne.n	80092a8 <UART_Start_Receive_IT+0x84>
      huart->RxISR = UART_RxISR_16BIT;
 8009336:	4b09      	ldr	r3, [pc, #36]	@ (800935c <UART_Start_Receive_IT+0x138>)
 8009338:	6743      	str	r3, [r0, #116]	@ 0x74
 800933a:	e7b7      	b.n	80092ac <UART_Start_Receive_IT+0x88>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800933c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800933e:	e852 3f00 	ldrex	r3, [r2]
 8009342:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009346:	e842 3100 	strex	r1, r3, [r2]
 800934a:	2900      	cmp	r1, #0
 800934c:	d1f6      	bne.n	800933c <UART_Start_Receive_IT+0x118>
 800934e:	e7b9      	b.n	80092c4 <UART_Start_Receive_IT+0xa0>
 8009350:	0800867d 	.word	0x0800867d
 8009354:	08008839 	.word	0x08008839
 8009358:	08008a01 	.word	0x08008a01
 800935c:	0800875d 	.word	0x0800875d

08009360 <HAL_UART_Receive_IT>:
{
 8009360:	b538      	push	{r3, r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8009362:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 8009366:	2b20      	cmp	r3, #32
 8009368:	d117      	bne.n	800939a <HAL_UART_Receive_IT+0x3a>
    if ((pData == NULL) || (Size == 0U))
 800936a:	b1c1      	cbz	r1, 800939e <HAL_UART_Receive_IT+0x3e>
 800936c:	b1ca      	cbz	r2, 80093a2 <HAL_UART_Receive_IT+0x42>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800936e:	2300      	movs	r3, #0
 8009370:	66c3      	str	r3, [r0, #108]	@ 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009372:	6803      	ldr	r3, [r0, #0]
 8009374:	4c0c      	ldr	r4, [pc, #48]	@ (80093a8 <HAL_UART_Receive_IT+0x48>)
 8009376:	42a3      	cmp	r3, r4
 8009378:	d00c      	beq.n	8009394 <HAL_UART_Receive_IT+0x34>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800937a:	685b      	ldr	r3, [r3, #4]
 800937c:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8009380:	d008      	beq.n	8009394 <HAL_UART_Receive_IT+0x34>
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009382:	6804      	ldr	r4, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009384:	e854 3f00 	ldrex	r3, [r4]
 8009388:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800938c:	e844 3500 	strex	r5, r3, [r4]
 8009390:	2d00      	cmp	r5, #0
 8009392:	d1f6      	bne.n	8009382 <HAL_UART_Receive_IT+0x22>
    return (UART_Start_Receive_IT(huart, pData, Size));
 8009394:	f7ff ff46 	bl	8009224 <UART_Start_Receive_IT>
 8009398:	e000      	b.n	800939c <HAL_UART_Receive_IT+0x3c>
    return HAL_BUSY;
 800939a:	2002      	movs	r0, #2
}
 800939c:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800939e:	2001      	movs	r0, #1
 80093a0:	e7fc      	b.n	800939c <HAL_UART_Receive_IT+0x3c>
 80093a2:	2001      	movs	r0, #1
 80093a4:	e7fa      	b.n	800939c <HAL_UART_Receive_IT+0x3c>
 80093a6:	bf00      	nop
 80093a8:	40008000 	.word	0x40008000

080093ac <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80093ac:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 80093ae:	b92b      	cbnz	r3, 80093bc <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 80093b0:	2301      	movs	r3, #1
 80093b2:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80093b6:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 80093ba:	4770      	bx	lr
{
 80093bc:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80093be:	6803      	ldr	r3, [r0, #0]
 80093c0:	689a      	ldr	r2, [r3, #8]
 80093c2:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80093c6:	6899      	ldr	r1, [r3, #8]
 80093c8:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80093ca:	4d09      	ldr	r5, [pc, #36]	@ (80093f0 <UARTEx_SetNbDataToProcess+0x44>)
 80093cc:	5c6b      	ldrb	r3, [r5, r1]
 80093ce:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 80093d0:	4c08      	ldr	r4, [pc, #32]	@ (80093f4 <UARTEx_SetNbDataToProcess+0x48>)
 80093d2:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80093d4:	fb93 f3f1 	sdiv	r3, r3, r1
 80093d8:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80093dc:	5cab      	ldrb	r3, [r5, r2]
 80093de:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 80093e0:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80093e2:	fb93 f3f2 	sdiv	r3, r3, r2
 80093e6:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 80093ea:	bc30      	pop	{r4, r5}
 80093ec:	4770      	bx	lr
 80093ee:	bf00      	nop
 80093f0:	0800d690 	.word	0x0800d690
 80093f4:	0800d688 	.word	0x0800d688

080093f8 <HAL_UARTEx_WakeupCallback>:
}
 80093f8:	4770      	bx	lr

080093fa <HAL_UARTEx_RxFifoFullCallback>:
}
 80093fa:	4770      	bx	lr

080093fc <HAL_UARTEx_TxFifoEmptyCallback>:
}
 80093fc:	4770      	bx	lr

080093fe <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 80093fe:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8009402:	2b01      	cmp	r3, #1
 8009404:	d018      	beq.n	8009438 <HAL_UARTEx_DisableFifoMode+0x3a>
 8009406:	2301      	movs	r3, #1
 8009408:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800940c:	2324      	movs	r3, #36	@ 0x24
 800940e:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009412:	6803      	ldr	r3, [r0, #0]
 8009414:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8009416:	6819      	ldr	r1, [r3, #0]
 8009418:	f021 0101 	bic.w	r1, r1, #1
 800941c:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800941e:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009422:	2300      	movs	r3, #0
 8009424:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009426:	6801      	ldr	r1, [r0, #0]
 8009428:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 800942a:	2220      	movs	r2, #32
 800942c:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8009430:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 8009434:	4618      	mov	r0, r3
 8009436:	4770      	bx	lr
  __HAL_LOCK(huart);
 8009438:	2002      	movs	r0, #2
}
 800943a:	4770      	bx	lr

0800943c <HAL_UARTEx_SetTxFifoThreshold>:
{
 800943c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800943e:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8009442:	2b01      	cmp	r3, #1
 8009444:	d01d      	beq.n	8009482 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8009446:	4604      	mov	r4, r0
 8009448:	2301      	movs	r3, #1
 800944a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800944e:	2324      	movs	r3, #36	@ 0x24
 8009450:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009454:	6803      	ldr	r3, [r0, #0]
 8009456:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8009458:	681a      	ldr	r2, [r3, #0]
 800945a:	f022 0201 	bic.w	r2, r2, #1
 800945e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009460:	6802      	ldr	r2, [r0, #0]
 8009462:	6893      	ldr	r3, [r2, #8]
 8009464:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8009468:	4319      	orrs	r1, r3
 800946a:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 800946c:	f7ff ff9e 	bl	80093ac <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009470:	6823      	ldr	r3, [r4, #0]
 8009472:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8009474:	2320      	movs	r3, #32
 8009476:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 800947a:	2000      	movs	r0, #0
 800947c:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8009480:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8009482:	2002      	movs	r0, #2
 8009484:	e7fc      	b.n	8009480 <HAL_UARTEx_SetTxFifoThreshold+0x44>

08009486 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8009486:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8009488:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 800948c:	2b01      	cmp	r3, #1
 800948e:	d01d      	beq.n	80094cc <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8009490:	4604      	mov	r4, r0
 8009492:	2301      	movs	r3, #1
 8009494:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8009498:	2324      	movs	r3, #36	@ 0x24
 800949a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800949e:	6803      	ldr	r3, [r0, #0]
 80094a0:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80094a2:	681a      	ldr	r2, [r3, #0]
 80094a4:	f022 0201 	bic.w	r2, r2, #1
 80094a8:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80094aa:	6802      	ldr	r2, [r0, #0]
 80094ac:	6893      	ldr	r3, [r2, #8]
 80094ae:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 80094b2:	4319      	orrs	r1, r3
 80094b4:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 80094b6:	f7ff ff79 	bl	80093ac <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80094ba:	6823      	ldr	r3, [r4, #0]
 80094bc:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80094be:	2320      	movs	r3, #32
 80094c0:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80094c4:	2000      	movs	r0, #0
 80094c6:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 80094ca:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 80094cc:	2002      	movs	r0, #2
 80094ce:	e7fc      	b.n	80094ca <HAL_UARTEx_SetRxFifoThreshold+0x44>

080094d0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80094d0:	e7fe      	b.n	80094d0 <NMI_Handler>

080094d2 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80094d2:	e7fe      	b.n	80094d2 <HardFault_Handler>

080094d4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80094d4:	e7fe      	b.n	80094d4 <MemManage_Handler>

080094d6 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80094d6:	e7fe      	b.n	80094d6 <BusFault_Handler>

080094d8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80094d8:	e7fe      	b.n	80094d8 <UsageFault_Handler>

080094da <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80094da:	4770      	bx	lr

080094dc <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80094dc:	4770      	bx	lr

080094de <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80094de:	4770      	bx	lr

080094e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80094e0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80094e2:	f7fb fa4b 	bl	800497c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80094e6:	bd08      	pop	{r3, pc}

080094e8 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 80094e8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 80094ea:	f7f9 fb25 	bl	8002b38 <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 80094ee:	bd08      	pop	{r3, pc}

080094f0 <USB_HP_IRQHandler>:

/**
  * @brief This function handles USB high priority interrupt.
  */
void USB_HP_IRQHandler(void)
{
 80094f0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_HP_IRQn 0 */

  /* USER CODE END USB_HP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80094f2:	4802      	ldr	r0, [pc, #8]	@ (80094fc <USB_HP_IRQHandler+0xc>)
 80094f4:	f7fc feea 	bl	80062cc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_IRQn 1 */

  /* USER CODE END USB_HP_IRQn 1 */
}
 80094f8:	bd08      	pop	{r3, pc}
 80094fa:	bf00      	nop
 80094fc:	20001dc0 	.word	0x20001dc0

08009500 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt, USB wake-up interrupt through EXTI line 28.
  */
void USB_LP_IRQHandler(void)
{
 8009500:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8009502:	4802      	ldr	r0, [pc, #8]	@ (800950c <USB_LP_IRQHandler+0xc>)
 8009504:	f7fc fee2 	bl	80062cc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8009508:	bd08      	pop	{r3, pc}
 800950a:	bf00      	nop
 800950c:	20001dc0 	.word	0x20001dc0

08009510 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8009510:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8009512:	4803      	ldr	r0, [pc, #12]	@ (8009520 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8009514:	f7fe fbee 	bl	8007cf4 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8009518:	4802      	ldr	r0, [pc, #8]	@ (8009524 <TIM1_UP_TIM16_IRQHandler+0x14>)
 800951a:	f7fe fbeb 	bl	8007cf4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800951e:	bd08      	pop	{r3, pc}
 8009520:	20000790 	.word	0x20000790
 8009524:	20000744 	.word	0x20000744

08009528 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8009528:	b508      	push	{r3, lr}
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 800952a:	f7f8 ff83 	bl	8002434 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 800952e:	bd08      	pop	{r3, pc}

08009530 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8009530:	b508      	push	{r3, lr}
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8009532:	f7f8 ff13 	bl	800235c <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8009536:	bd08      	pop	{r3, pc}

08009538 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8009538:	b508      	push	{r3, lr}
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 800953a:	f7fb fffd 	bl	8005538 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 800953e:	bd08      	pop	{r3, pc}

08009540 <HAL_UART_RxCpltCallback>:

extern UART_HandleTypeDef huart1;
extern TIM_HandleTypeDef htim1;
float gfreq;
uint8_t huart1_rxbuffer[256];
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8009540:	b538      	push	{r3, r4, r5, lr}
  if(huart->Instance == USART1){
 8009542:	6802      	ldr	r2, [r0, #0]
 8009544:	4b08      	ldr	r3, [pc, #32]	@ (8009568 <HAL_UART_RxCpltCallback+0x28>)
 8009546:	429a      	cmp	r2, r3
 8009548:	d000      	beq.n	800954c <HAL_UART_RxCpltCallback+0xc>
  // A switch of possible inputs
  switch(huart1_rxbuffer[0]){
    default:
      break;
  }
}
 800954a:	bd38      	pop	{r3, r4, r5, pc}
    HAL_UART_Transmit(&huart1, (uint8_t *)huart1_rxbuffer, 1, 100);
 800954c:	4d07      	ldr	r5, [pc, #28]	@ (800956c <HAL_UART_RxCpltCallback+0x2c>)
 800954e:	4c08      	ldr	r4, [pc, #32]	@ (8009570 <HAL_UART_RxCpltCallback+0x30>)
 8009550:	2364      	movs	r3, #100	@ 0x64
 8009552:	2201      	movs	r2, #1
 8009554:	4629      	mov	r1, r5
 8009556:	4620      	mov	r0, r4
 8009558:	f7ff fd54 	bl	8009004 <HAL_UART_Transmit>
    HAL_UART_Receive_IT(&huart1, (uint8_t *)huart1_rxbuffer, 1);
 800955c:	2201      	movs	r2, #1
 800955e:	4629      	mov	r1, r5
 8009560:	4620      	mov	r0, r4
 8009562:	f7ff fefd 	bl	8009360 <HAL_UART_Receive_IT>
}
 8009566:	e7f0      	b.n	800954a <HAL_UART_RxCpltCallback+0xa>
 8009568:	40013800 	.word	0x40013800
 800956c:	2000063c 	.word	0x2000063c
 8009570:	200007f8 	.word	0x200007f8

08009574 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8009574:	4603      	mov	r3, r0
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009576:	2000      	movs	r0, #0
 8009578:	f8a3 0044 	strh.w	r0, [r3, #68]	@ 0x44
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800957c:	f64b 7280 	movw	r2, #49024	@ 0xbf80
 8009580:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
}
 8009584:	4770      	bx	lr

08009586 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8009586:	f8b0 3040 	ldrh.w	r3, [r0, #64]	@ 0x40
 800958a:	f423 537e 	bic.w	r3, r3, #16256	@ 0x3f80
 800958e:	045b      	lsls	r3, r3, #17
 8009590:	0c5b      	lsrs	r3, r3, #17
 8009592:	f8a0 3040 	strh.w	r3, [r0, #64]	@ 0x40

  return HAL_OK;
}
 8009596:	2000      	movs	r0, #0
 8009598:	4770      	bx	lr

0800959a <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800959a:	b082      	sub	sp, #8
 800959c:	4603      	mov	r3, r0
 800959e:	a802      	add	r0, sp, #8
 80095a0:	e900 0006 	stmdb	r0, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80095a4:	2201      	movs	r2, #1
 80095a6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80095aa:	2000      	movs	r0, #0
 80095ac:	f8a3 0040 	strh.w	r0, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80095b0:	f8a3 0044 	strh.w	r0, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80095b4:	f8a3 0050 	strh.w	r0, [r3, #80]	@ 0x50

  return HAL_OK;
}
 80095b8:	b002      	add	sp, #8
 80095ba:	4770      	bx	lr

080095bc <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80095bc:	b510      	push	{r4, lr}
 80095be:	4603      	mov	r3, r0
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80095c0:	f891 c000 	ldrb.w	ip, [r1]
 80095c4:	f830 202c 	ldrh.w	r2, [r0, ip, lsl #2]
 80095c8:	b292      	uxth	r2, r2
 80095ca:	f422 42ec 	bic.w	r2, r2, #30208	@ 0x7600
 80095ce:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80095d2:	b292      	uxth	r2, r2

  /* initialize Endpoint */
  switch (ep->type)
 80095d4:	78c8      	ldrb	r0, [r1, #3]
 80095d6:	2803      	cmp	r0, #3
 80095d8:	d861      	bhi.n	800969e <USB_ActivateEndpoint+0xe2>
 80095da:	e8df f000 	tbb	[pc, r0]
 80095de:	5c55      	.short	0x5c55
 80095e0:	5802      	.short	0x5802
 80095e2:	2000      	movs	r0, #0
    default:
      ret = HAL_ERROR;
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80095e4:	f248 0e80 	movw	lr, #32896	@ 0x8080
 80095e8:	ea42 020e 	orr.w	r2, r2, lr
 80095ec:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80095f0:	f891 c000 	ldrb.w	ip, [r1]
 80095f4:	f833 202c 	ldrh.w	r2, [r3, ip, lsl #2]
 80095f8:	b292      	uxth	r2, r2
 80095fa:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 80095fe:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8009602:	ea4c 0202 	orr.w	r2, ip, r2
 8009606:	ea42 020e 	orr.w	r2, r2, lr
 800960a:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]

  if (ep->doublebuffer == 0U)
 800960e:	7b0a      	ldrb	r2, [r1, #12]
 8009610:	2a00      	cmp	r2, #0
 8009612:	f040 80dc 	bne.w	80097ce <USB_ActivateEndpoint+0x212>
  {
    if (ep->is_in != 0U)
 8009616:	784a      	ldrb	r2, [r1, #1]
 8009618:	2a00      	cmp	r2, #0
 800961a:	d051      	beq.n	80096c0 <USB_ActivateEndpoint+0x104>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800961c:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8009620:	fa13 f282 	uxtah	r2, r3, r2
 8009624:	780c      	ldrb	r4, [r1, #0]
 8009626:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800962a:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 800962e:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8009632:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8009636:	f8a2 c400 	strh.w	ip, [r2, #1024]	@ 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800963a:	780c      	ldrb	r4, [r1, #0]
 800963c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8009640:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8009644:	d00c      	beq.n	8009660 <USB_ActivateEndpoint+0xa4>
 8009646:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800964a:	b292      	uxth	r2, r2
 800964c:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8009650:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8009654:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009658:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 800965c:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 8009660:	78ca      	ldrb	r2, [r1, #3]
 8009662:	2a01      	cmp	r2, #1
 8009664:	d01d      	beq.n	80096a2 <USB_ActivateEndpoint+0xe6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009666:	7809      	ldrb	r1, [r1, #0]
 8009668:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800966c:	b292      	uxth	r2, r2
 800966e:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8009672:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009676:	f082 0220 	eor.w	r2, r2, #32
 800967a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800967e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009682:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8009686:	e1c3      	b.n	8009a10 <USB_ActivateEndpoint+0x454>
      wEpRegVal |= USB_EP_CONTROL;
 8009688:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
      break;
 800968c:	e7aa      	b.n	80095e4 <USB_ActivateEndpoint+0x28>
      wEpRegVal |= USB_EP_INTERRUPT;
 800968e:	f442 62c0 	orr.w	r2, r2, #1536	@ 0x600
  HAL_StatusTypeDef ret = HAL_OK;
 8009692:	2000      	movs	r0, #0
      break;
 8009694:	e7a6      	b.n	80095e4 <USB_ActivateEndpoint+0x28>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8009696:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
  HAL_StatusTypeDef ret = HAL_OK;
 800969a:	2000      	movs	r0, #0
      break;
 800969c:	e7a2      	b.n	80095e4 <USB_ActivateEndpoint+0x28>
      ret = HAL_ERROR;
 800969e:	2001      	movs	r0, #1
 80096a0:	e7a0      	b.n	80095e4 <USB_ActivateEndpoint+0x28>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80096a2:	7809      	ldrb	r1, [r1, #0]
 80096a4:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80096a8:	b292      	uxth	r2, r2
 80096aa:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 80096ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80096b2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80096b6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80096ba:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 80096be:	e1a7      	b.n	8009a10 <USB_ActivateEndpoint+0x454>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80096c0:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 80096c4:	fa13 f282 	uxtah	r2, r3, r2
 80096c8:	780c      	ldrb	r4, [r1, #0]
 80096ca:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80096ce:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 80096d2:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80096d6:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 80096da:	f8a2 c404 	strh.w	ip, [r2, #1028]	@ 0x404

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80096de:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 80096e2:	fa13 f282 	uxtah	r2, r3, r2
 80096e6:	780c      	ldrb	r4, [r1, #0]
 80096e8:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80096ec:	f8b2 c406 	ldrh.w	ip, [r2, #1030]	@ 0x406
 80096f0:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 80096f4:	f8a2 c406 	strh.w	ip, [r2, #1030]	@ 0x406
 80096f8:	690c      	ldr	r4, [r1, #16]
 80096fa:	bb74      	cbnz	r4, 800975a <USB_ActivateEndpoint+0x19e>
 80096fc:	f8b2 c406 	ldrh.w	ip, [r2, #1030]	@ 0x406
 8009700:	ea6f 4c4c 	mvn.w	ip, ip, lsl #17
 8009704:	ea6f 4c5c 	mvn.w	ip, ip, lsr #17
 8009708:	fa1f fc8c 	uxth.w	ip, ip
 800970c:	f8a2 c406 	strh.w	ip, [r2, #1030]	@ 0x406
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009710:	780c      	ldrb	r4, [r1, #0]
 8009712:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8009716:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 800971a:	d00c      	beq.n	8009736 <USB_ActivateEndpoint+0x17a>
 800971c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8009720:	b292      	uxth	r2, r2
 8009722:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8009726:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800972a:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 800972e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009732:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      if (ep->num == 0U)
 8009736:	7809      	ldrb	r1, [r1, #0]
 8009738:	bbc9      	cbnz	r1, 80097ae <USB_ActivateEndpoint+0x1f2>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800973a:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800973e:	b292      	uxth	r2, r2
 8009740:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009744:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8009748:	f482 5240 	eor.w	r2, r2, #12288	@ 0x3000
 800974c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009750:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009754:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8009758:	e15a      	b.n	8009a10 <USB_ActivateEndpoint+0x454>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800975a:	2c3e      	cmp	r4, #62	@ 0x3e
 800975c:	d812      	bhi.n	8009784 <USB_ActivateEndpoint+0x1c8>
 800975e:	ea4f 0c54 	mov.w	ip, r4, lsr #1
 8009762:	f014 0f01 	tst.w	r4, #1
 8009766:	d001      	beq.n	800976c <USB_ActivateEndpoint+0x1b0>
 8009768:	f10c 0c01 	add.w	ip, ip, #1
 800976c:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	@ 0x406
 8009770:	b2a4      	uxth	r4, r4
 8009772:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 8009776:	fa1f fc8c 	uxth.w	ip, ip
 800977a:	ea44 040c 	orr.w	r4, r4, ip
 800977e:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 8009782:	e7c5      	b.n	8009710 <USB_ActivateEndpoint+0x154>
 8009784:	ea4f 1c54 	mov.w	ip, r4, lsr #5
 8009788:	f014 0f1f 	tst.w	r4, #31
 800978c:	d101      	bne.n	8009792 <USB_ActivateEndpoint+0x1d6>
 800978e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009792:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	@ 0x406
 8009796:	b2a4      	uxth	r4, r4
 8009798:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 800979c:	fa1f fc8c 	uxth.w	ip, ip
 80097a0:	ea44 040c 	orr.w	r4, r4, ip
 80097a4:	f444 4400 	orr.w	r4, r4, #32768	@ 0x8000
 80097a8:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 80097ac:	e7b0      	b.n	8009710 <USB_ActivateEndpoint+0x154>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80097ae:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80097b2:	b292      	uxth	r2, r2
 80097b4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80097b8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80097bc:	f482 5200 	eor.w	r2, r2, #8192	@ 0x2000
 80097c0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80097c4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80097c8:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 80097cc:	e120      	b.n	8009a10 <USB_ActivateEndpoint+0x454>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80097ce:	78ca      	ldrb	r2, [r1, #3]
 80097d0:	2a02      	cmp	r2, #2
 80097d2:	d074      	beq.n	80098be <USB_ActivateEndpoint+0x302>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80097d4:	f891 c000 	ldrb.w	ip, [r1]
 80097d8:	f833 202c 	ldrh.w	r2, [r3, ip, lsl #2]
 80097dc:	b292      	uxth	r2, r2
 80097de:	f422 42e2 	bic.w	r2, r2, #28928	@ 0x7100
 80097e2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80097e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80097ea:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80097ee:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80097f2:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 80097f6:	fa13 f282 	uxtah	r2, r3, r2
 80097fa:	f891 c000 	ldrb.w	ip, [r1]
 80097fe:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 8009802:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 8009806:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800980a:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800980e:	f8a2 c400 	strh.w	ip, [r2, #1024]	@ 0x400
 8009812:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8009816:	fa13 f282 	uxtah	r2, r3, r2
 800981a:	f891 c000 	ldrb.w	ip, [r1]
 800981e:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 8009822:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
 8009826:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800982a:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800982e:	f8a2 c404 	strh.w	ip, [r2, #1028]	@ 0x404

    if (ep->is_in == 0U)
 8009832:	784a      	ldrb	r2, [r1, #1]
 8009834:	2a00      	cmp	r2, #0
 8009836:	f040 80f7 	bne.w	8009a28 <USB_ActivateEndpoint+0x46c>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800983a:	780c      	ldrb	r4, [r1, #0]
 800983c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8009840:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 8009844:	d00c      	beq.n	8009860 <USB_ActivateEndpoint+0x2a4>
 8009846:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800984a:	b292      	uxth	r2, r2
 800984c:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8009850:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8009854:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8009858:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800985c:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009860:	780c      	ldrb	r4, [r1, #0]
 8009862:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8009866:	f012 0f40 	tst.w	r2, #64	@ 0x40
 800986a:	d00c      	beq.n	8009886 <USB_ActivateEndpoint+0x2ca>
 800986c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8009870:	b292      	uxth	r2, r2
 8009872:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8009876:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800987a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800987e:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 8009882:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8009886:	784a      	ldrb	r2, [r1, #1]
 8009888:	2a00      	cmp	r2, #0
 800988a:	d151      	bne.n	8009930 <USB_ActivateEndpoint+0x374>
 800988c:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8009890:	fa13 f282 	uxtah	r2, r3, r2
 8009894:	780c      	ldrb	r4, [r1, #0]
 8009896:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800989a:	f8b2 4402 	ldrh.w	r4, [r2, #1026]	@ 0x402
 800989e:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80098a2:	f8a2 4402 	strh.w	r4, [r2, #1026]	@ 0x402
 80098a6:	690c      	ldr	r4, [r1, #16]
 80098a8:	b9c4      	cbnz	r4, 80098dc <USB_ActivateEndpoint+0x320>
 80098aa:	f8b2 4402 	ldrh.w	r4, [r2, #1026]	@ 0x402
 80098ae:	ea6f 4444 	mvn.w	r4, r4, lsl #17
 80098b2:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 80098b6:	b2a4      	uxth	r4, r4
 80098b8:	f8a2 4402 	strh.w	r4, [r2, #1026]	@ 0x402
 80098bc:	e03a      	b.n	8009934 <USB_ActivateEndpoint+0x378>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80098be:	780c      	ldrb	r4, [r1, #0]
 80098c0:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80098c4:	b292      	uxth	r2, r2
 80098c6:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 80098ca:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80098ce:	f442 4201 	orr.w	r2, r2, #33024	@ 0x8100
 80098d2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80098d6:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
 80098da:	e78a      	b.n	80097f2 <USB_ActivateEndpoint+0x236>
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80098dc:	2c3e      	cmp	r4, #62	@ 0x3e
 80098de:	d812      	bhi.n	8009906 <USB_ActivateEndpoint+0x34a>
 80098e0:	ea4f 0c54 	mov.w	ip, r4, lsr #1
 80098e4:	f014 0f01 	tst.w	r4, #1
 80098e8:	d001      	beq.n	80098ee <USB_ActivateEndpoint+0x332>
 80098ea:	f10c 0c01 	add.w	ip, ip, #1
 80098ee:	f8b2 4402 	ldrh.w	r4, [r2, #1026]	@ 0x402
 80098f2:	b2a4      	uxth	r4, r4
 80098f4:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 80098f8:	fa1f fc8c 	uxth.w	ip, ip
 80098fc:	ea44 040c 	orr.w	r4, r4, ip
 8009900:	f8a2 4402 	strh.w	r4, [r2, #1026]	@ 0x402
 8009904:	e016      	b.n	8009934 <USB_ActivateEndpoint+0x378>
 8009906:	ea4f 1c54 	mov.w	ip, r4, lsr #5
 800990a:	f014 0f1f 	tst.w	r4, #31
 800990e:	d101      	bne.n	8009914 <USB_ActivateEndpoint+0x358>
 8009910:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009914:	f8b2 4402 	ldrh.w	r4, [r2, #1026]	@ 0x402
 8009918:	b2a4      	uxth	r4, r4
 800991a:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 800991e:	fa1f fc8c 	uxth.w	ip, ip
 8009922:	ea44 040c 	orr.w	r4, r4, ip
 8009926:	f444 4400 	orr.w	r4, r4, #32768	@ 0x8000
 800992a:	f8a2 4402 	strh.w	r4, [r2, #1026]	@ 0x402
 800992e:	e001      	b.n	8009934 <USB_ActivateEndpoint+0x378>
 8009930:	2a01      	cmp	r2, #1
 8009932:	d01b      	beq.n	800996c <USB_ActivateEndpoint+0x3b0>
 8009934:	784a      	ldrb	r2, [r1, #1]
 8009936:	2a00      	cmp	r2, #0
 8009938:	d14d      	bne.n	80099d6 <USB_ActivateEndpoint+0x41a>
 800993a:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 800993e:	fa13 f282 	uxtah	r2, r3, r2
 8009942:	780c      	ldrb	r4, [r1, #0]
 8009944:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8009948:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	@ 0x406
 800994c:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009950:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 8009954:	690c      	ldr	r4, [r1, #16]
 8009956:	b9a4      	cbnz	r4, 8009982 <USB_ActivateEndpoint+0x3c6>
 8009958:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	@ 0x406
 800995c:	ea6f 4444 	mvn.w	r4, r4, lsl #17
 8009960:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 8009964:	b2a4      	uxth	r4, r4
 8009966:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 800996a:	e036      	b.n	80099da <USB_ActivateEndpoint+0x41e>
 800996c:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8009970:	fa13 f282 	uxtah	r2, r3, r2
 8009974:	780c      	ldrb	r4, [r1, #0]
 8009976:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800997a:	8a0c      	ldrh	r4, [r1, #16]
 800997c:	f8a2 4402 	strh.w	r4, [r2, #1026]	@ 0x402
 8009980:	e7d8      	b.n	8009934 <USB_ActivateEndpoint+0x378>
 8009982:	2c3e      	cmp	r4, #62	@ 0x3e
 8009984:	d812      	bhi.n	80099ac <USB_ActivateEndpoint+0x3f0>
 8009986:	ea4f 0c54 	mov.w	ip, r4, lsr #1
 800998a:	f014 0f01 	tst.w	r4, #1
 800998e:	d001      	beq.n	8009994 <USB_ActivateEndpoint+0x3d8>
 8009990:	f10c 0c01 	add.w	ip, ip, #1
 8009994:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	@ 0x406
 8009998:	b2a4      	uxth	r4, r4
 800999a:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 800999e:	fa1f fc8c 	uxth.w	ip, ip
 80099a2:	ea44 040c 	orr.w	r4, r4, ip
 80099a6:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 80099aa:	e016      	b.n	80099da <USB_ActivateEndpoint+0x41e>
 80099ac:	ea4f 1c54 	mov.w	ip, r4, lsr #5
 80099b0:	f014 0f1f 	tst.w	r4, #31
 80099b4:	d101      	bne.n	80099ba <USB_ActivateEndpoint+0x3fe>
 80099b6:	f10c 3cff 	add.w	ip, ip, #4294967295
 80099ba:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	@ 0x406
 80099be:	b2a4      	uxth	r4, r4
 80099c0:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 80099c4:	fa1f fc8c 	uxth.w	ip, ip
 80099c8:	ea44 040c 	orr.w	r4, r4, ip
 80099cc:	f444 4400 	orr.w	r4, r4, #32768	@ 0x8000
 80099d0:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 80099d4:	e001      	b.n	80099da <USB_ActivateEndpoint+0x41e>
 80099d6:	2a01      	cmp	r2, #1
 80099d8:	d01b      	beq.n	8009a12 <USB_ActivateEndpoint+0x456>

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80099da:	f891 c000 	ldrb.w	ip, [r1]
 80099de:	f833 202c 	ldrh.w	r2, [r3, ip, lsl #2]
 80099e2:	b292      	uxth	r2, r2
 80099e4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80099e8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80099ec:	f482 5240 	eor.w	r2, r2, #12288	@ 0x3000
 80099f0:	f248 0480 	movw	r4, #32896	@ 0x8080
 80099f4:	4322      	orrs	r2, r4
 80099f6:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80099fa:	7809      	ldrb	r1, [r1, #0]
 80099fc:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8009a00:	b292      	uxth	r2, r2
 8009a02:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8009a06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009a0a:	4322      	orrs	r2, r4
 8009a0c:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
}
 8009a10:	bd10      	pop	{r4, pc}
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8009a12:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8009a16:	fa13 f282 	uxtah	r2, r3, r2
 8009a1a:	780c      	ldrb	r4, [r1, #0]
 8009a1c:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8009a20:	8a0c      	ldrh	r4, [r1, #16]
 8009a22:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 8009a26:	e7d8      	b.n	80099da <USB_ActivateEndpoint+0x41e>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009a28:	780c      	ldrb	r4, [r1, #0]
 8009a2a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8009a2e:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 8009a32:	d00c      	beq.n	8009a4e <USB_ActivateEndpoint+0x492>
 8009a34:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8009a38:	b292      	uxth	r2, r2
 8009a3a:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8009a3e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8009a42:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8009a46:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009a4a:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009a4e:	780c      	ldrb	r4, [r1, #0]
 8009a50:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8009a54:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8009a58:	d00c      	beq.n	8009a74 <USB_ActivateEndpoint+0x4b8>
 8009a5a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8009a5e:	b292      	uxth	r2, r2
 8009a60:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8009a64:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8009a68:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009a6c:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 8009a70:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      if (ep->type != EP_TYPE_ISOC)
 8009a74:	78ca      	ldrb	r2, [r1, #3]
 8009a76:	2a01      	cmp	r2, #1
 8009a78:	d01e      	beq.n	8009ab8 <USB_ActivateEndpoint+0x4fc>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009a7a:	780c      	ldrb	r4, [r1, #0]
 8009a7c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8009a80:	b292      	uxth	r2, r2
 8009a82:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8009a86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009a8a:	f082 0220 	eor.w	r2, r2, #32
 8009a8e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009a92:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009a96:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009a9a:	7809      	ldrb	r1, [r1, #0]
 8009a9c:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8009aa0:	b292      	uxth	r2, r2
 8009aa2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009aa6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8009aaa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009aae:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009ab2:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8009ab6:	e7ab      	b.n	8009a10 <USB_ActivateEndpoint+0x454>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009ab8:	780c      	ldrb	r4, [r1, #0]
 8009aba:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8009abe:	b292      	uxth	r2, r2
 8009ac0:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8009ac4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009ac8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009acc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009ad0:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
 8009ad4:	e7e1      	b.n	8009a9a <USB_ActivateEndpoint+0x4de>

08009ad6 <USB_DeactivateEndpoint>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 8009ad6:	7b0b      	ldrb	r3, [r1, #12]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d146      	bne.n	8009b6a <USB_DeactivateEndpoint+0x94>
  {
    if (ep->is_in != 0U)
 8009adc:	784b      	ldrb	r3, [r1, #1]
 8009ade:	b313      	cbz	r3, 8009b26 <USB_DeactivateEndpoint+0x50>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009ae0:	780a      	ldrb	r2, [r1, #0]
 8009ae2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009ae6:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8009aea:	d00c      	beq.n	8009b06 <USB_DeactivateEndpoint+0x30>
 8009aec:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009af0:	b29b      	uxth	r3, r3
 8009af2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009af6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009afa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009afe:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009b02:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009b06:	780a      	ldrb	r2, [r1, #0]
 8009b08:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009b0c:	b29b      	uxth	r3, r3
 8009b0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009b12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009b16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009b1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b1e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8009b22:	2000      	movs	r0, #0
 8009b24:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009b26:	780a      	ldrb	r2, [r1, #0]
 8009b28:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009b2c:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8009b30:	d00c      	beq.n	8009b4c <USB_DeactivateEndpoint+0x76>
 8009b32:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009b36:	b29b      	uxth	r3, r3
 8009b38:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009b3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b40:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009b44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b48:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009b4c:	780a      	ldrb	r2, [r1, #0]
 8009b4e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009b52:	b29b      	uxth	r3, r3
 8009b54:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009b58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009b60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b64:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8009b68:	e7db      	b.n	8009b22 <USB_DeactivateEndpoint+0x4c>
    if (ep->is_in == 0U)
 8009b6a:	784b      	ldrb	r3, [r1, #1]
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d14e      	bne.n	8009c0e <USB_DeactivateEndpoint+0x138>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009b70:	780a      	ldrb	r2, [r1, #0]
 8009b72:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009b76:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8009b7a:	d00c      	beq.n	8009b96 <USB_DeactivateEndpoint+0xc0>
 8009b7c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009b80:	b29b      	uxth	r3, r3
 8009b82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009b86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b8a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009b8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b92:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009b96:	780a      	ldrb	r2, [r1, #0]
 8009b98:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009b9c:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8009ba0:	d00c      	beq.n	8009bbc <USB_DeactivateEndpoint+0xe6>
 8009ba2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009ba6:	b29b      	uxth	r3, r3
 8009ba8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009bac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009bb0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009bb4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009bb8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 8009bbc:	780a      	ldrb	r2, [r1, #0]
 8009bbe:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009bc2:	b29b      	uxth	r3, r3
 8009bc4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009bc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009bcc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009bd0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009bd4:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009bd8:	780a      	ldrb	r2, [r1, #0]
 8009bda:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009bde:	b29b      	uxth	r3, r3
 8009be0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009be4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009be8:	f248 0c80 	movw	ip, #32896	@ 0x8080
 8009bec:	ea43 030c 	orr.w	r3, r3, ip
 8009bf0:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009bf4:	780a      	ldrb	r2, [r1, #0]
 8009bf6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009bfa:	b29b      	uxth	r3, r3
 8009bfc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009c00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c04:	ea43 030c 	orr.w	r3, r3, ip
 8009c08:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8009c0c:	e789      	b.n	8009b22 <USB_DeactivateEndpoint+0x4c>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009c0e:	780a      	ldrb	r2, [r1, #0]
 8009c10:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009c14:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8009c18:	d00c      	beq.n	8009c34 <USB_DeactivateEndpoint+0x15e>
 8009c1a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009c1e:	b29b      	uxth	r3, r3
 8009c20:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009c24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c28:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009c2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c30:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009c34:	780a      	ldrb	r2, [r1, #0]
 8009c36:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009c3a:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8009c3e:	d00c      	beq.n	8009c5a <USB_DeactivateEndpoint+0x184>
 8009c40:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009c44:	b29b      	uxth	r3, r3
 8009c46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009c4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009c52:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009c56:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 8009c5a:	780a      	ldrb	r2, [r1, #0]
 8009c5c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009c60:	b29b      	uxth	r3, r3
 8009c62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009c66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c6a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009c6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c72:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009c76:	780a      	ldrb	r2, [r1, #0]
 8009c78:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009c7c:	b29b      	uxth	r3, r3
 8009c7e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009c82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c86:	f248 0c80 	movw	ip, #32896	@ 0x8080
 8009c8a:	ea43 030c 	orr.w	r3, r3, ip
 8009c8e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009c92:	780a      	ldrb	r2, [r1, #0]
 8009c94:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009c98:	b29b      	uxth	r3, r3
 8009c9a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009c9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ca2:	ea43 030c 	orr.w	r3, r3, ip
 8009ca6:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8009caa:	e73a      	b.n	8009b22 <USB_DeactivateEndpoint+0x4c>

08009cac <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 8009cac:	784b      	ldrb	r3, [r1, #1]
 8009cae:	b18b      	cbz	r3, 8009cd4 <USB_EPSetStall+0x28>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8009cb0:	780a      	ldrb	r2, [r1, #0]
 8009cb2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009cb6:	b29b      	uxth	r3, r3
 8009cb8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009cbc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009cc0:	f083 0310 	eor.w	r3, r3, #16
 8009cc4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009cc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ccc:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
  }

  return HAL_OK;
}
 8009cd0:	2000      	movs	r0, #0
 8009cd2:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009cd4:	780a      	ldrb	r2, [r1, #0]
 8009cd6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009cda:	b29b      	uxth	r3, r3
 8009cdc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009ce0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ce4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009ce8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009cec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009cf0:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8009cf4:	e7ec      	b.n	8009cd0 <USB_EPSetStall+0x24>

08009cf6 <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 8009cf6:	784b      	ldrb	r3, [r1, #1]
 8009cf8:	b333      	cbz	r3, 8009d48 <USB_EPClearStall+0x52>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009cfa:	780a      	ldrb	r2, [r1, #0]
 8009cfc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009d00:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8009d04:	d00c      	beq.n	8009d20 <USB_EPClearStall+0x2a>
 8009d06:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009d0a:	b29b      	uxth	r3, r3
 8009d0c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009d10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009d18:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009d1c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

    if (ep->type != EP_TYPE_ISOC)
 8009d20:	78cb      	ldrb	r3, [r1, #3]
 8009d22:	2b01      	cmp	r3, #1
 8009d24:	d033      	beq.n	8009d8e <USB_EPClearStall+0x98>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009d26:	780a      	ldrb	r2, [r1, #0]
 8009d28:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009d2c:	b29b      	uxth	r3, r3
 8009d2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009d32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009d36:	f083 0320 	eor.w	r3, r3, #32
 8009d3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009d3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d42:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8009d46:	e022      	b.n	8009d8e <USB_EPClearStall+0x98>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009d48:	780a      	ldrb	r2, [r1, #0]
 8009d4a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009d4e:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8009d52:	d00c      	beq.n	8009d6e <USB_EPClearStall+0x78>
 8009d54:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009d58:	b29b      	uxth	r3, r3
 8009d5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009d5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d62:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009d66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d6a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009d6e:	780a      	ldrb	r2, [r1, #0]
 8009d70:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009d74:	b29b      	uxth	r3, r3
 8009d76:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009d7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d7e:	f483 5340 	eor.w	r3, r3, #12288	@ 0x3000
 8009d82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009d86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d8a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  }

  return HAL_OK;
}
 8009d8e:	2000      	movs	r0, #0
 8009d90:	4770      	bx	lr

08009d92 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 8009d92:	b911      	cbnz	r1, 8009d9a <USB_SetDevAddress+0x8>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8009d94:	2380      	movs	r3, #128	@ 0x80
 8009d96:	f8a0 304c 	strh.w	r3, [r0, #76]	@ 0x4c
  }

  return HAL_OK;
}
 8009d9a:	2000      	movs	r0, #0
 8009d9c:	4770      	bx	lr

08009d9e <USB_DevConnect>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8009d9e:	f8b0 3058 	ldrh.w	r3, [r0, #88]	@ 0x58
 8009da2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009da6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009daa:	b29b      	uxth	r3, r3
 8009dac:	f8a0 3058 	strh.w	r3, [r0, #88]	@ 0x58

  return HAL_OK;
}
 8009db0:	2000      	movs	r0, #0
 8009db2:	4770      	bx	lr

08009db4 <USB_ReadInterrupts>:
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8009db4:	f8b0 0044 	ldrh.w	r0, [r0, #68]	@ 0x44
  return tmpreg;
}
 8009db8:	b280      	uxth	r0, r0
 8009dba:	4770      	bx	lr

08009dbc <USB_WritePMA>:
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8009dbc:	3301      	adds	r3, #1
 8009dbe:	085b      	lsrs	r3, r3, #1
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009dc0:	4402      	add	r2, r0
 8009dc2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400

  for (count = n; count != 0U; count--)
 8009dc6:	e008      	b.n	8009dda <USB_WritePMA+0x1e>
  {
    WrVal = pBuf[0];
 8009dc8:	7808      	ldrb	r0, [r1, #0]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8009dca:	f891 c001 	ldrb.w	ip, [r1, #1]
 8009dce:	ea40 200c 	orr.w	r0, r0, ip, lsl #8
    *pdwVal = (WrVal & 0xFFFFU);
 8009dd2:	f822 0b02 	strh.w	r0, [r2], #2
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
    pBuf++;
 8009dd6:	3102      	adds	r1, #2
  for (count = n; count != 0U; count--)
 8009dd8:	3b01      	subs	r3, #1
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d1f4      	bne.n	8009dc8 <USB_WritePMA+0xc>
  }
}
 8009dde:	4770      	bx	lr

08009de0 <USB_EPStartXfer>:
{
 8009de0:	b570      	push	{r4, r5, r6, lr}
 8009de2:	4605      	mov	r5, r0
 8009de4:	460c      	mov	r4, r1
  if (ep->is_in == 1U)
 8009de6:	784b      	ldrb	r3, [r1, #1]
 8009de8:	2b01      	cmp	r3, #1
 8009dea:	d01a      	beq.n	8009e22 <USB_EPStartXfer+0x42>
    if (ep->doublebuffer == 0U)
 8009dec:	7b0b      	ldrb	r3, [r1, #12]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	f040 8292 	bne.w	800a318 <USB_EPStartXfer+0x538>
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8009df4:	698b      	ldr	r3, [r1, #24]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	f040 8265 	bne.w	800a2c6 <USB_EPStartXfer+0x4e6>
 8009dfc:	78cb      	ldrb	r3, [r1, #3]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	f040 8261 	bne.w	800a2c6 <USB_EPStartXfer+0x4e6>
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8009e04:	780a      	ldrb	r2, [r1, #0]
 8009e06:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009e0a:	b29b      	uxth	r3, r3
 8009e0c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009e10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e14:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8009e18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e1c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8009e20:	e25f      	b.n	800a2e2 <USB_EPStartXfer+0x502>
    if (ep->xfer_len > ep->maxpacket)
 8009e22:	698e      	ldr	r6, [r1, #24]
 8009e24:	690a      	ldr	r2, [r1, #16]
 8009e26:	4296      	cmp	r6, r2
 8009e28:	d900      	bls.n	8009e2c <USB_EPStartXfer+0x4c>
      len = ep->maxpacket;
 8009e2a:	4616      	mov	r6, r2
    if (ep->doublebuffer == 0U)
 8009e2c:	7b21      	ldrb	r1, [r4, #12]
 8009e2e:	b341      	cbz	r1, 8009e82 <USB_EPStartXfer+0xa2>
      if (ep->type == EP_TYPE_BULK)
 8009e30:	78e1      	ldrb	r1, [r4, #3]
 8009e32:	2902      	cmp	r1, #2
 8009e34:	d047      	beq.n	8009ec6 <USB_EPStartXfer+0xe6>
        ep->xfer_len_db -= len;
 8009e36:	6a22      	ldr	r2, [r4, #32]
 8009e38:	1b92      	subs	r2, r2, r6
 8009e3a:	6222      	str	r2, [r4, #32]
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8009e3c:	7822      	ldrb	r2, [r4, #0]
 8009e3e:	f835 1022 	ldrh.w	r1, [r5, r2, lsl #2]
 8009e42:	f011 0f40 	tst.w	r1, #64	@ 0x40
 8009e46:	f000 81f6 	beq.w	800a236 <USB_EPStartXfer+0x456>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	f040 81e3 	bne.w	800a216 <USB_EPStartXfer+0x436>
 8009e50:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8009e54:	fa15 f383 	uxtah	r3, r5, r3
 8009e58:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8009e5c:	f8b2 3406 	ldrh.w	r3, [r2, #1030]	@ 0x406
 8009e60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009e64:	f8a2 3406 	strh.w	r3, [r2, #1030]	@ 0x406
 8009e68:	2e00      	cmp	r6, #0
 8009e6a:	f040 81b4 	bne.w	800a1d6 <USB_EPStartXfer+0x3f6>
 8009e6e:	f8b2 3406 	ldrh.w	r3, [r2, #1030]	@ 0x406
 8009e72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009e76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009e7a:	b29b      	uxth	r3, r3
 8009e7c:	f8a2 3406 	strh.w	r3, [r2, #1030]	@ 0x406
 8009e80:	e1d2      	b.n	800a228 <USB_EPStartXfer+0x448>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8009e82:	b2b6      	uxth	r6, r6
 8009e84:	4633      	mov	r3, r6
 8009e86:	88e2      	ldrh	r2, [r4, #6]
 8009e88:	6961      	ldr	r1, [r4, #20]
 8009e8a:	4628      	mov	r0, r5
 8009e8c:	f7ff ff96 	bl	8009dbc <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009e90:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8009e94:	fa15 f383 	uxtah	r3, r5, r3
 8009e98:	7822      	ldrb	r2, [r4, #0]
 8009e9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009e9e:	f8a3 6402 	strh.w	r6, [r3, #1026]	@ 0x402
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8009ea2:	7822      	ldrb	r2, [r4, #0]
 8009ea4:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8009ea8:	b29b      	uxth	r3, r3
 8009eaa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009eae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009eb2:	f083 0330 	eor.w	r3, r3, #48	@ 0x30
 8009eb6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009eba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ebe:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
  return HAL_OK;
 8009ec2:	2000      	movs	r0, #0
 8009ec4:	e224      	b.n	800a310 <USB_EPStartXfer+0x530>
        if (ep->xfer_len_db > ep->maxpacket)
 8009ec6:	6a23      	ldr	r3, [r4, #32]
 8009ec8:	429a      	cmp	r2, r3
 8009eca:	f080 8166 	bcs.w	800a19a <USB_EPStartXfer+0x3ba>
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8009ece:	7822      	ldrb	r2, [r4, #0]
 8009ed0:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8009ed4:	b29b      	uxth	r3, r3
 8009ed6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009eda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ede:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8009ee2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ee6:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
          ep->xfer_len_db -= len;
 8009eea:	6a23      	ldr	r3, [r4, #32]
 8009eec:	1b9b      	subs	r3, r3, r6
 8009eee:	6223      	str	r3, [r4, #32]
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8009ef0:	7823      	ldrb	r3, [r4, #0]
 8009ef2:	f835 2023 	ldrh.w	r2, [r5, r3, lsl #2]
 8009ef6:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8009efa:	f000 80a7 	beq.w	800a04c <USB_EPStartXfer+0x26c>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009efe:	7862      	ldrb	r2, [r4, #1]
 8009f00:	bbb2      	cbnz	r2, 8009f70 <USB_EPStartXfer+0x190>
 8009f02:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 8009f06:	fa15 f282 	uxtah	r2, r5, r2
 8009f0a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009f0e:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8009f12:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8009f16:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8009f1a:	b94e      	cbnz	r6, 8009f30 <USB_EPStartXfer+0x150>
 8009f1c:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8009f20:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8009f24:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8009f28:	b292      	uxth	r2, r2
 8009f2a:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8009f2e:	e021      	b.n	8009f74 <USB_EPStartXfer+0x194>
 8009f30:	2e3e      	cmp	r6, #62	@ 0x3e
 8009f32:	d80d      	bhi.n	8009f50 <USB_EPStartXfer+0x170>
 8009f34:	0872      	lsrs	r2, r6, #1
 8009f36:	f016 0f01 	tst.w	r6, #1
 8009f3a:	d000      	beq.n	8009f3e <USB_EPStartXfer+0x15e>
 8009f3c:	3201      	adds	r2, #1
 8009f3e:	f8b3 1406 	ldrh.w	r1, [r3, #1030]	@ 0x406
 8009f42:	b289      	uxth	r1, r1
 8009f44:	0292      	lsls	r2, r2, #10
 8009f46:	b292      	uxth	r2, r2
 8009f48:	430a      	orrs	r2, r1
 8009f4a:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8009f4e:	e011      	b.n	8009f74 <USB_EPStartXfer+0x194>
 8009f50:	0971      	lsrs	r1, r6, #5
 8009f52:	f016 0f1f 	tst.w	r6, #31
 8009f56:	d100      	bne.n	8009f5a <USB_EPStartXfer+0x17a>
 8009f58:	3901      	subs	r1, #1
 8009f5a:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8009f5e:	b292      	uxth	r2, r2
 8009f60:	0289      	lsls	r1, r1, #10
 8009f62:	b289      	uxth	r1, r1
 8009f64:	430a      	orrs	r2, r1
 8009f66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009f6a:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8009f6e:	e001      	b.n	8009f74 <USB_EPStartXfer+0x194>
 8009f70:	2a01      	cmp	r2, #1
 8009f72:	d029      	beq.n	8009fc8 <USB_EPStartXfer+0x1e8>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009f74:	b2b3      	uxth	r3, r6
 8009f76:	8962      	ldrh	r2, [r4, #10]
 8009f78:	6961      	ldr	r1, [r4, #20]
 8009f7a:	4628      	mov	r0, r5
 8009f7c:	f7ff ff1e 	bl	8009dbc <USB_WritePMA>
            ep->xfer_buff += len;
 8009f80:	6963      	ldr	r3, [r4, #20]
 8009f82:	4433      	add	r3, r6
 8009f84:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 8009f86:	6a23      	ldr	r3, [r4, #32]
 8009f88:	6922      	ldr	r2, [r4, #16]
 8009f8a:	4293      	cmp	r3, r2
 8009f8c:	d926      	bls.n	8009fdc <USB_EPStartXfer+0x1fc>
              ep->xfer_len_db -= len;
 8009f8e:	1b9b      	subs	r3, r3, r6
 8009f90:	6223      	str	r3, [r4, #32]
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009f92:	7863      	ldrb	r3, [r4, #1]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d145      	bne.n	800a024 <USB_EPStartXfer+0x244>
 8009f98:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8009f9c:	fa15 f383 	uxtah	r3, r5, r3
 8009fa0:	7822      	ldrb	r2, [r4, #0]
 8009fa2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009fa6:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8009faa:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8009fae:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8009fb2:	b9be      	cbnz	r6, 8009fe4 <USB_EPStartXfer+0x204>
 8009fb4:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8009fb8:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8009fbc:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8009fc0:	b292      	uxth	r2, r2
 8009fc2:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8009fc6:	e02f      	b.n	800a028 <USB_EPStartXfer+0x248>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009fc8:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 8009fcc:	fa15 f282 	uxtah	r2, r5, r2
 8009fd0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009fd4:	b2b2      	uxth	r2, r6
 8009fd6:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8009fda:	e7cb      	b.n	8009f74 <USB_EPStartXfer+0x194>
              ep->xfer_len_db = 0U;
 8009fdc:	2200      	movs	r2, #0
 8009fde:	6222      	str	r2, [r4, #32]
              len = ep->xfer_len_db;
 8009fe0:	461e      	mov	r6, r3
 8009fe2:	e7d6      	b.n	8009f92 <USB_EPStartXfer+0x1b2>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009fe4:	2e3e      	cmp	r6, #62	@ 0x3e
 8009fe6:	d80d      	bhi.n	800a004 <USB_EPStartXfer+0x224>
 8009fe8:	0872      	lsrs	r2, r6, #1
 8009fea:	f016 0f01 	tst.w	r6, #1
 8009fee:	d000      	beq.n	8009ff2 <USB_EPStartXfer+0x212>
 8009ff0:	3201      	adds	r2, #1
 8009ff2:	f8b3 1402 	ldrh.w	r1, [r3, #1026]	@ 0x402
 8009ff6:	b289      	uxth	r1, r1
 8009ff8:	0292      	lsls	r2, r2, #10
 8009ffa:	b292      	uxth	r2, r2
 8009ffc:	430a      	orrs	r2, r1
 8009ffe:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 800a002:	e011      	b.n	800a028 <USB_EPStartXfer+0x248>
 800a004:	0971      	lsrs	r1, r6, #5
 800a006:	f016 0f1f 	tst.w	r6, #31
 800a00a:	d100      	bne.n	800a00e <USB_EPStartXfer+0x22e>
 800a00c:	3901      	subs	r1, #1
 800a00e:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 800a012:	b292      	uxth	r2, r2
 800a014:	0289      	lsls	r1, r1, #10
 800a016:	b289      	uxth	r1, r1
 800a018:	430a      	orrs	r2, r1
 800a01a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a01e:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 800a022:	e001      	b.n	800a028 <USB_EPStartXfer+0x248>
 800a024:	2b01      	cmp	r3, #1
 800a026:	d006      	beq.n	800a036 <USB_EPStartXfer+0x256>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a028:	b2b3      	uxth	r3, r6
 800a02a:	8922      	ldrh	r2, [r4, #8]
 800a02c:	6961      	ldr	r1, [r4, #20]
 800a02e:	4628      	mov	r0, r5
 800a030:	f7ff fec4 	bl	8009dbc <USB_WritePMA>
 800a034:	e735      	b.n	8009ea2 <USB_EPStartXfer+0xc2>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a036:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 800a03a:	fa15 f383 	uxtah	r3, r5, r3
 800a03e:	7822      	ldrb	r2, [r4, #0]
 800a040:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a044:	b2b2      	uxth	r2, r6
 800a046:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 800a04a:	e7ed      	b.n	800a028 <USB_EPStartXfer+0x248>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a04c:	7862      	ldrb	r2, [r4, #1]
 800a04e:	bbb2      	cbnz	r2, 800a0be <USB_EPStartXfer+0x2de>
 800a050:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 800a054:	fa15 f282 	uxtah	r2, r5, r2
 800a058:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a05c:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 800a060:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a064:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 800a068:	b94e      	cbnz	r6, 800a07e <USB_EPStartXfer+0x29e>
 800a06a:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 800a06e:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800a072:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800a076:	b292      	uxth	r2, r2
 800a078:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 800a07c:	e021      	b.n	800a0c2 <USB_EPStartXfer+0x2e2>
 800a07e:	2e3e      	cmp	r6, #62	@ 0x3e
 800a080:	d80d      	bhi.n	800a09e <USB_EPStartXfer+0x2be>
 800a082:	0872      	lsrs	r2, r6, #1
 800a084:	f016 0f01 	tst.w	r6, #1
 800a088:	d000      	beq.n	800a08c <USB_EPStartXfer+0x2ac>
 800a08a:	3201      	adds	r2, #1
 800a08c:	f8b3 1402 	ldrh.w	r1, [r3, #1026]	@ 0x402
 800a090:	b289      	uxth	r1, r1
 800a092:	0292      	lsls	r2, r2, #10
 800a094:	b292      	uxth	r2, r2
 800a096:	430a      	orrs	r2, r1
 800a098:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 800a09c:	e011      	b.n	800a0c2 <USB_EPStartXfer+0x2e2>
 800a09e:	0971      	lsrs	r1, r6, #5
 800a0a0:	f016 0f1f 	tst.w	r6, #31
 800a0a4:	d100      	bne.n	800a0a8 <USB_EPStartXfer+0x2c8>
 800a0a6:	3901      	subs	r1, #1
 800a0a8:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 800a0ac:	b292      	uxth	r2, r2
 800a0ae:	0289      	lsls	r1, r1, #10
 800a0b0:	b289      	uxth	r1, r1
 800a0b2:	430a      	orrs	r2, r1
 800a0b4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a0b8:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 800a0bc:	e001      	b.n	800a0c2 <USB_EPStartXfer+0x2e2>
 800a0be:	2a01      	cmp	r2, #1
 800a0c0:	d029      	beq.n	800a116 <USB_EPStartXfer+0x336>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a0c2:	b2b3      	uxth	r3, r6
 800a0c4:	8922      	ldrh	r2, [r4, #8]
 800a0c6:	6961      	ldr	r1, [r4, #20]
 800a0c8:	4628      	mov	r0, r5
 800a0ca:	f7ff fe77 	bl	8009dbc <USB_WritePMA>
            ep->xfer_buff += len;
 800a0ce:	6963      	ldr	r3, [r4, #20]
 800a0d0:	4433      	add	r3, r6
 800a0d2:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 800a0d4:	6a23      	ldr	r3, [r4, #32]
 800a0d6:	6922      	ldr	r2, [r4, #16]
 800a0d8:	4293      	cmp	r3, r2
 800a0da:	d926      	bls.n	800a12a <USB_EPStartXfer+0x34a>
              ep->xfer_len_db -= len;
 800a0dc:	1b9b      	subs	r3, r3, r6
 800a0de:	6223      	str	r3, [r4, #32]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a0e0:	7863      	ldrb	r3, [r4, #1]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d145      	bne.n	800a172 <USB_EPStartXfer+0x392>
 800a0e6:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 800a0ea:	fa15 f383 	uxtah	r3, r5, r3
 800a0ee:	7822      	ldrb	r2, [r4, #0]
 800a0f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a0f4:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 800a0f8:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a0fc:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 800a100:	b9be      	cbnz	r6, 800a132 <USB_EPStartXfer+0x352>
 800a102:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 800a106:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800a10a:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800a10e:	b292      	uxth	r2, r2
 800a110:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 800a114:	e02f      	b.n	800a176 <USB_EPStartXfer+0x396>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a116:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 800a11a:	fa15 f282 	uxtah	r2, r5, r2
 800a11e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a122:	b2b2      	uxth	r2, r6
 800a124:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 800a128:	e7cb      	b.n	800a0c2 <USB_EPStartXfer+0x2e2>
              ep->xfer_len_db = 0U;
 800a12a:	2200      	movs	r2, #0
 800a12c:	6222      	str	r2, [r4, #32]
              len = ep->xfer_len_db;
 800a12e:	461e      	mov	r6, r3
 800a130:	e7d6      	b.n	800a0e0 <USB_EPStartXfer+0x300>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a132:	2e3e      	cmp	r6, #62	@ 0x3e
 800a134:	d80d      	bhi.n	800a152 <USB_EPStartXfer+0x372>
 800a136:	0872      	lsrs	r2, r6, #1
 800a138:	f016 0f01 	tst.w	r6, #1
 800a13c:	d000      	beq.n	800a140 <USB_EPStartXfer+0x360>
 800a13e:	3201      	adds	r2, #1
 800a140:	f8b3 1406 	ldrh.w	r1, [r3, #1030]	@ 0x406
 800a144:	b289      	uxth	r1, r1
 800a146:	0292      	lsls	r2, r2, #10
 800a148:	b292      	uxth	r2, r2
 800a14a:	430a      	orrs	r2, r1
 800a14c:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 800a150:	e011      	b.n	800a176 <USB_EPStartXfer+0x396>
 800a152:	0971      	lsrs	r1, r6, #5
 800a154:	f016 0f1f 	tst.w	r6, #31
 800a158:	d100      	bne.n	800a15c <USB_EPStartXfer+0x37c>
 800a15a:	3901      	subs	r1, #1
 800a15c:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 800a160:	b292      	uxth	r2, r2
 800a162:	0289      	lsls	r1, r1, #10
 800a164:	b289      	uxth	r1, r1
 800a166:	430a      	orrs	r2, r1
 800a168:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a16c:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 800a170:	e001      	b.n	800a176 <USB_EPStartXfer+0x396>
 800a172:	2b01      	cmp	r3, #1
 800a174:	d006      	beq.n	800a184 <USB_EPStartXfer+0x3a4>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a176:	b2b3      	uxth	r3, r6
 800a178:	8962      	ldrh	r2, [r4, #10]
 800a17a:	6961      	ldr	r1, [r4, #20]
 800a17c:	4628      	mov	r0, r5
 800a17e:	f7ff fe1d 	bl	8009dbc <USB_WritePMA>
 800a182:	e68e      	b.n	8009ea2 <USB_EPStartXfer+0xc2>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a184:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 800a188:	fa15 f383 	uxtah	r3, r5, r3
 800a18c:	7822      	ldrb	r2, [r4, #0]
 800a18e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a192:	b2b2      	uxth	r2, r6
 800a194:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 800a198:	e7ed      	b.n	800a176 <USB_EPStartXfer+0x396>
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800a19a:	7821      	ldrb	r1, [r4, #0]
 800a19c:	f835 2021 	ldrh.w	r2, [r5, r1, lsl #2]
 800a1a0:	b292      	uxth	r2, r2
 800a1a2:	f422 42e2 	bic.w	r2, r2, #28928	@ 0x7100
 800a1a6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800a1aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a1ae:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a1b2:	f825 2021 	strh.w	r2, [r5, r1, lsl #2]
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800a1b6:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 800a1ba:	fa15 f282 	uxtah	r2, r5, r2
 800a1be:	7821      	ldrb	r1, [r4, #0]
 800a1c0:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800a1c4:	b29b      	uxth	r3, r3
 800a1c6:	f8a2 3402 	strh.w	r3, [r2, #1026]	@ 0x402
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a1ca:	8922      	ldrh	r2, [r4, #8]
 800a1cc:	6961      	ldr	r1, [r4, #20]
 800a1ce:	4628      	mov	r0, r5
 800a1d0:	f7ff fdf4 	bl	8009dbc <USB_WritePMA>
 800a1d4:	e665      	b.n	8009ea2 <USB_EPStartXfer+0xc2>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a1d6:	2e3e      	cmp	r6, #62	@ 0x3e
 800a1d8:	d80d      	bhi.n	800a1f6 <USB_EPStartXfer+0x416>
 800a1da:	0873      	lsrs	r3, r6, #1
 800a1dc:	f016 0f01 	tst.w	r6, #1
 800a1e0:	d000      	beq.n	800a1e4 <USB_EPStartXfer+0x404>
 800a1e2:	3301      	adds	r3, #1
 800a1e4:	f8b2 1406 	ldrh.w	r1, [r2, #1030]	@ 0x406
 800a1e8:	b289      	uxth	r1, r1
 800a1ea:	029b      	lsls	r3, r3, #10
 800a1ec:	b29b      	uxth	r3, r3
 800a1ee:	430b      	orrs	r3, r1
 800a1f0:	f8a2 3406 	strh.w	r3, [r2, #1030]	@ 0x406
 800a1f4:	e018      	b.n	800a228 <USB_EPStartXfer+0x448>
 800a1f6:	0971      	lsrs	r1, r6, #5
 800a1f8:	f016 0f1f 	tst.w	r6, #31
 800a1fc:	d100      	bne.n	800a200 <USB_EPStartXfer+0x420>
 800a1fe:	3901      	subs	r1, #1
 800a200:	f8b2 3406 	ldrh.w	r3, [r2, #1030]	@ 0x406
 800a204:	b29b      	uxth	r3, r3
 800a206:	0289      	lsls	r1, r1, #10
 800a208:	b289      	uxth	r1, r1
 800a20a:	430b      	orrs	r3, r1
 800a20c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a210:	f8a2 3406 	strh.w	r3, [r2, #1030]	@ 0x406
 800a214:	e008      	b.n	800a228 <USB_EPStartXfer+0x448>
 800a216:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 800a21a:	fa15 f383 	uxtah	r3, r5, r3
 800a21e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a222:	b2b2      	uxth	r2, r6
 800a224:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a228:	b2b3      	uxth	r3, r6
 800a22a:	8962      	ldrh	r2, [r4, #10]
 800a22c:	6961      	ldr	r1, [r4, #20]
 800a22e:	4628      	mov	r0, r5
 800a230:	f7ff fdc4 	bl	8009dbc <USB_WritePMA>
 800a234:	e635      	b.n	8009ea2 <USB_EPStartXfer+0xc2>
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a236:	bbb3      	cbnz	r3, 800a2a6 <USB_EPStartXfer+0x4c6>
 800a238:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 800a23c:	fa15 f383 	uxtah	r3, r5, r3
 800a240:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800a244:	f8b2 3402 	ldrh.w	r3, [r2, #1026]	@ 0x402
 800a248:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a24c:	f8a2 3402 	strh.w	r3, [r2, #1026]	@ 0x402
 800a250:	b94e      	cbnz	r6, 800a266 <USB_EPStartXfer+0x486>
 800a252:	f8b2 3402 	ldrh.w	r3, [r2, #1026]	@ 0x402
 800a256:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a25a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a25e:	b29b      	uxth	r3, r3
 800a260:	f8a2 3402 	strh.w	r3, [r2, #1026]	@ 0x402
 800a264:	e028      	b.n	800a2b8 <USB_EPStartXfer+0x4d8>
 800a266:	2e3e      	cmp	r6, #62	@ 0x3e
 800a268:	d80d      	bhi.n	800a286 <USB_EPStartXfer+0x4a6>
 800a26a:	0873      	lsrs	r3, r6, #1
 800a26c:	f016 0f01 	tst.w	r6, #1
 800a270:	d000      	beq.n	800a274 <USB_EPStartXfer+0x494>
 800a272:	3301      	adds	r3, #1
 800a274:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	@ 0x402
 800a278:	b289      	uxth	r1, r1
 800a27a:	029b      	lsls	r3, r3, #10
 800a27c:	b29b      	uxth	r3, r3
 800a27e:	430b      	orrs	r3, r1
 800a280:	f8a2 3402 	strh.w	r3, [r2, #1026]	@ 0x402
 800a284:	e018      	b.n	800a2b8 <USB_EPStartXfer+0x4d8>
 800a286:	0971      	lsrs	r1, r6, #5
 800a288:	f016 0f1f 	tst.w	r6, #31
 800a28c:	d100      	bne.n	800a290 <USB_EPStartXfer+0x4b0>
 800a28e:	3901      	subs	r1, #1
 800a290:	f8b2 3402 	ldrh.w	r3, [r2, #1026]	@ 0x402
 800a294:	b29b      	uxth	r3, r3
 800a296:	0289      	lsls	r1, r1, #10
 800a298:	b289      	uxth	r1, r1
 800a29a:	430b      	orrs	r3, r1
 800a29c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a2a0:	f8a2 3402 	strh.w	r3, [r2, #1026]	@ 0x402
 800a2a4:	e008      	b.n	800a2b8 <USB_EPStartXfer+0x4d8>
 800a2a6:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 800a2aa:	fa15 f383 	uxtah	r3, r5, r3
 800a2ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a2b2:	b2b2      	uxth	r2, r6
 800a2b4:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a2b8:	b2b3      	uxth	r3, r6
 800a2ba:	8922      	ldrh	r2, [r4, #8]
 800a2bc:	6961      	ldr	r1, [r4, #20]
 800a2be:	4628      	mov	r0, r5
 800a2c0:	f7ff fd7c 	bl	8009dbc <USB_WritePMA>
 800a2c4:	e5ed      	b.n	8009ea2 <USB_EPStartXfer+0xc2>
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800a2c6:	7822      	ldrb	r2, [r4, #0]
 800a2c8:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 800a2cc:	b29b      	uxth	r3, r3
 800a2ce:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800a2d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a2d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a2da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a2de:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
      if (ep->xfer_len > ep->maxpacket)
 800a2e2:	69a3      	ldr	r3, [r4, #24]
 800a2e4:	6922      	ldr	r2, [r4, #16]
 800a2e6:	4293      	cmp	r3, r2
 800a2e8:	d913      	bls.n	800a312 <USB_EPStartXfer+0x532>
        ep->xfer_len -= ep->maxpacket;
 800a2ea:	1a9b      	subs	r3, r3, r2
 800a2ec:	61a3      	str	r3, [r4, #24]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a2ee:	7822      	ldrb	r2, [r4, #0]
 800a2f0:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 800a2f4:	b29b      	uxth	r3, r3
 800a2f6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a2fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a2fe:	f483 5340 	eor.w	r3, r3, #12288	@ 0x3000
 800a302:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a306:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a30a:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
  return HAL_OK;
 800a30e:	2000      	movs	r0, #0
}
 800a310:	bd70      	pop	{r4, r5, r6, pc}
        ep->xfer_len = 0U;
 800a312:	2300      	movs	r3, #0
 800a314:	61a3      	str	r3, [r4, #24]
 800a316:	e7ea      	b.n	800a2ee <USB_EPStartXfer+0x50e>
      if (ep->type == EP_TYPE_BULK)
 800a318:	78cb      	ldrb	r3, [r1, #3]
 800a31a:	2b02      	cmp	r3, #2
 800a31c:	d004      	beq.n	800a328 <USB_EPStartXfer+0x548>
      else if (ep->type == EP_TYPE_ISOC)
 800a31e:	2b01      	cmp	r3, #1
 800a320:	d11e      	bne.n	800a360 <USB_EPStartXfer+0x580>
        ep->xfer_len = 0U;
 800a322:	2300      	movs	r3, #0
 800a324:	618b      	str	r3, [r1, #24]
 800a326:	e7e2      	b.n	800a2ee <USB_EPStartXfer+0x50e>
        if (ep->xfer_count != 0U)
 800a328:	69cb      	ldr	r3, [r1, #28]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d0df      	beq.n	800a2ee <USB_EPStartXfer+0x50e>
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800a32e:	780a      	ldrb	r2, [r1, #0]
 800a330:	f830 1022 	ldrh.w	r1, [r0, r2, lsl #2]
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a334:	f244 0340 	movw	r3, #16448	@ 0x4040
 800a338:	ea03 0001 	and.w	r0, r3, r1
 800a33c:	438b      	bics	r3, r1
 800a33e:	d001      	beq.n	800a344 <USB_EPStartXfer+0x564>
 800a340:	2800      	cmp	r0, #0
 800a342:	d1d4      	bne.n	800a2ee <USB_EPStartXfer+0x50e>
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800a344:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 800a348:	b29b      	uxth	r3, r3
 800a34a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a34e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a352:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a356:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a35a:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
 800a35e:	e7c6      	b.n	800a2ee <USB_EPStartXfer+0x50e>
        return HAL_ERROR;
 800a360:	2001      	movs	r0, #1
 800a362:	e7d5      	b.n	800a310 <USB_EPStartXfer+0x530>

0800a364 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a364:	b410      	push	{r4}
  uint32_t n = (uint32_t)wNBytes >> 1;
 800a366:	085c      	lsrs	r4, r3, #1
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a368:	4402      	add	r2, r0
 800a36a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400

  for (count = n; count != 0U; count--)
 800a36e:	e007      	b.n	800a380 <USB_ReadPMA+0x1c>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800a370:	f832 0b02 	ldrh.w	r0, [r2], #2
    pdwVal++;
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a374:	7008      	strb	r0, [r1, #0]
    pBuf++;
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800a376:	f3c0 2007 	ubfx	r0, r0, #8, #8
 800a37a:	7048      	strb	r0, [r1, #1]
    pBuf++;
 800a37c:	3102      	adds	r1, #2
  for (count = n; count != 0U; count--)
 800a37e:	3c01      	subs	r4, #1
 800a380:	2c00      	cmp	r4, #0
 800a382:	d1f5      	bne.n	800a370 <USB_ReadPMA+0xc>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800a384:	f013 0f01 	tst.w	r3, #1
 800a388:	d001      	beq.n	800a38e <USB_ReadPMA+0x2a>
  {
    RdVal = *pdwVal;
 800a38a:	8813      	ldrh	r3, [r2, #0]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a38c:	700b      	strb	r3, [r1, #0]
  }
}
 800a38e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a392:	4770      	bx	lr

0800a394 <LST_init_head>:
/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
  listHead->next = listHead;
 800a394:	6000      	str	r0, [r0, #0]
  listHead->prev = listHead;
 800a396:	6040      	str	r0, [r0, #4]
}
 800a398:	4770      	bx	lr

0800a39a <LST_is_empty>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a39a:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a39e:	b672      	cpsid	i
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800a3a0:	6802      	ldr	r2, [r0, #0]
 800a3a2:	4282      	cmp	r2, r0
 800a3a4:	d003      	beq.n	800a3ae <LST_is_empty+0x14>
  {
    return_value = TRUE;
  }
  else
  {
    return_value = FALSE;
 800a3a6:	2000      	movs	r0, #0
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a3a8:	f383 8810 	msr	PRIMASK, r3
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
}
 800a3ac:	4770      	bx	lr
    return_value = TRUE;
 800a3ae:	2001      	movs	r0, #1
 800a3b0:	e7fa      	b.n	800a3a8 <LST_is_empty+0xe>

0800a3b2 <LST_insert_head>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a3b2:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a3b6:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800a3b8:	6802      	ldr	r2, [r0, #0]
 800a3ba:	600a      	str	r2, [r1, #0]
  node->prev = listHead;
 800a3bc:	6048      	str	r0, [r1, #4]
  listHead->next = node;
 800a3be:	6001      	str	r1, [r0, #0]
  (node->next)->prev = node;
 800a3c0:	680a      	ldr	r2, [r1, #0]
 800a3c2:	6051      	str	r1, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a3c4:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800a3c8:	4770      	bx	lr

0800a3ca <LST_insert_tail>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a3ca:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a3ce:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800a3d0:	6008      	str	r0, [r1, #0]
  node->prev = listHead->prev;
 800a3d2:	6842      	ldr	r2, [r0, #4]
 800a3d4:	604a      	str	r2, [r1, #4]
  listHead->prev = node;
 800a3d6:	6041      	str	r1, [r0, #4]
  (node->prev)->next = node;
 800a3d8:	684a      	ldr	r2, [r1, #4]
 800a3da:	6011      	str	r1, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a3dc:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800a3e0:	4770      	bx	lr

0800a3e2 <LST_remove_node>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a3e2:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a3e6:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800a3e8:	6842      	ldr	r2, [r0, #4]
 800a3ea:	6801      	ldr	r1, [r0, #0]
 800a3ec:	6011      	str	r1, [r2, #0]
  (node->next)->prev = node->prev;
 800a3ee:	6802      	ldr	r2, [r0, #0]
 800a3f0:	6841      	ldr	r1, [r0, #4]
 800a3f2:	6051      	str	r1, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a3f4:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800a3f8:	4770      	bx	lr

0800a3fa <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800a3fa:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a3fc:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a400:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800a402:	6803      	ldr	r3, [r0, #0]
 800a404:	600b      	str	r3, [r1, #0]
  LST_remove_node (listHead->next);
 800a406:	6800      	ldr	r0, [r0, #0]
 800a408:	f7ff ffeb 	bl	800a3e2 <LST_remove_node>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a40c:	f384 8810 	msr	PRIMASK, r4

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800a410:	bd10      	pop	{r4, pc}

0800a412 <BAS_Init>:
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
  return;
}
 800a412:	4770      	bx	lr

0800a414 <BLS_Init>:

__WEAK void BLS_Init( void )
{
  return;
}
 800a414:	4770      	bx	lr

0800a416 <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
  return;
}
 800a416:	4770      	bx	lr

0800a418 <DIS_Init>:
__WEAK void DIS_Init( void )
{
  return;
}
 800a418:	4770      	bx	lr

0800a41a <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
  return;
}
 800a41a:	4770      	bx	lr

0800a41c <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
  return;
}
 800a41c:	4770      	bx	lr

0800a41e <HRS_Init>:
__WEAK void HRS_Init( void )
{
  return;
}
 800a41e:	4770      	bx	lr

0800a420 <HTS_Init>:
__WEAK void HTS_Init( void )
{
  return;
}
 800a420:	4770      	bx	lr

0800a422 <IAS_Init>:
__WEAK void IAS_Init( void )
{
  return;
}
 800a422:	4770      	bx	lr

0800a424 <LLS_Init>:
__WEAK void LLS_Init( void )
{
  return;
}
 800a424:	4770      	bx	lr

0800a426 <TPS_Init>:
__WEAK void TPS_Init( void )
{
  return;
}
 800a426:	4770      	bx	lr

0800a428 <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
  return;
}
 800a428:	4770      	bx	lr

0800a42a <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
  return;
}
 800a42a:	4770      	bx	lr

0800a42c <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
  return;
}
 800a42c:	4770      	bx	lr

0800a42e <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
  return;
}
 800a42e:	4770      	bx	lr

0800a430 <MESH_Init>:
__WEAK void MESH_Init( void )
{
  return;
}
 800a430:	4770      	bx	lr

0800a432 <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
  return;
}
 800a432:	4770      	bx	lr

0800a434 <SVCCTL_SvcInit>:

  return;
}

__WEAK void SVCCTL_SvcInit(void)
{
 800a434:	b508      	push	{r3, lr}
  BAS_Init();
 800a436:	f7ff ffec 	bl	800a412 <BAS_Init>

  BLS_Init();
 800a43a:	f7ff ffeb 	bl	800a414 <BLS_Init>

  CRS_STM_Init();
 800a43e:	f7ff ffea 	bl	800a416 <CRS_STM_Init>

  DIS_Init();
 800a442:	f7ff ffe9 	bl	800a418 <DIS_Init>

  EDS_STM_Init();
 800a446:	f7ff ffe8 	bl	800a41a <EDS_STM_Init>

  HIDS_Init();
 800a44a:	f7ff ffe7 	bl	800a41c <HIDS_Init>

  HRS_Init();
 800a44e:	f7ff ffe6 	bl	800a41e <HRS_Init>

  HTS_Init();
 800a452:	f7ff ffe5 	bl	800a420 <HTS_Init>

  IAS_Init();
 800a456:	f7ff ffe4 	bl	800a422 <IAS_Init>

  LLS_Init();
 800a45a:	f7ff ffe3 	bl	800a424 <LLS_Init>

  TPS_Init();
 800a45e:	f7ff ffe2 	bl	800a426 <TPS_Init>

  MOTENV_STM_Init();
 800a462:	f7ff ffe1 	bl	800a428 <MOTENV_STM_Init>

  P2PS_STM_Init();
 800a466:	f7ff ffe0 	bl	800a42a <P2PS_STM_Init>

  ZDD_STM_Init();
 800a46a:	f7ff ffdf 	bl	800a42c <ZDD_STM_Init>

  OTAS_STM_Init();
 800a46e:	f7ff ffde 	bl	800a42e <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 800a472:	f7ff ffde 	bl	800a432 <BVOPUS_STM_Init>

  MESH_Init();
 800a476:	f7ff ffdb 	bl	800a430 <MESH_Init>

  SVCCTL_InitCustomSvc();
 800a47a:	f7f7 fc77 	bl	8001d6c <SVCCTL_InitCustomSvc>
  
  return;
}
 800a47e:	bd08      	pop	{r3, pc}

0800a480 <SVCCTL_Init>:
{
 800a480:	b508      	push	{r3, lr}
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 800a482:	2300      	movs	r3, #0
 800a484:	4a03      	ldr	r2, [pc, #12]	@ (800a494 <SVCCTL_Init+0x14>)
 800a486:	7713      	strb	r3, [r2, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 800a488:	4a03      	ldr	r2, [pc, #12]	@ (800a498 <SVCCTL_Init+0x18>)
 800a48a:	7013      	strb	r3, [r2, #0]
  SVCCTL_SvcInit();
 800a48c:	f7ff ffd2 	bl	800a434 <SVCCTL_SvcInit>
}
 800a490:	bd08      	pop	{r3, pc}
 800a492:	bf00      	nop
 800a494:	200001dc 	.word	0x200001dc
 800a498:	200001d8 	.word	0x200001d8

0800a49c <SVCCTL_RegisterSvcHandler>:
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 800a49c:	4a03      	ldr	r2, [pc, #12]	@ (800a4ac <SVCCTL_RegisterSvcHandler+0x10>)
 800a49e:	7f13      	ldrb	r3, [r2, #28]
 800a4a0:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 800a4a4:	3301      	adds	r3, #1
 800a4a6:	7713      	strb	r3, [r2, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
}
 800a4a8:	4770      	bx	lr
 800a4aa:	bf00      	nop
 800a4ac:	200001dc 	.word	0x200001dc

0800a4b0 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 800a4b0:	b538      	push	{r3, r4, r5, lr}
 800a4b2:	4605      	mov	r5, r0
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
  event_notification_status = SVCCTL_EvtNotAck;

  switch (event_pckt->evt)
 800a4b4:	7843      	ldrb	r3, [r0, #1]
 800a4b6:	2bff      	cmp	r3, #255	@ 0xff
 800a4b8:	d106      	bne.n	800a4c8 <SVCCTL_UserEvtRx+0x18>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 800a4ba:	f8b0 3003 	ldrh.w	r3, [r0, #3]
 800a4be:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a4c2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a4c6:	d003      	beq.n	800a4d0 <SVCCTL_UserEvtRx+0x20>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 800a4c8:	4628      	mov	r0, r5
 800a4ca:	f7f6 fd6b 	bl	8000fa4 <SVCCTL_App_Notification>
      return_status = SVCCTL_UserEvtFlowEnable;
      break;
  }

  return (return_status);
}
 800a4ce:	bd38      	pop	{r3, r4, r5, pc}
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800a4d0:	2400      	movs	r4, #0
  event_notification_status = SVCCTL_EvtNotAck;
 800a4d2:	4622      	mov	r2, r4
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800a4d4:	4b0a      	ldr	r3, [pc, #40]	@ (800a500 <SVCCTL_UserEvtRx+0x50>)
 800a4d6:	7f1b      	ldrb	r3, [r3, #28]
 800a4d8:	42a3      	cmp	r3, r4
 800a4da:	d909      	bls.n	800a4f0 <SVCCTL_UserEvtRx+0x40>
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 800a4dc:	4b08      	ldr	r3, [pc, #32]	@ (800a500 <SVCCTL_UserEvtRx+0x50>)
 800a4de:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800a4e2:	4628      	mov	r0, r5
 800a4e4:	4798      	blx	r3
            if (event_notification_status != SVCCTL_EvtNotAck)
 800a4e6:	4602      	mov	r2, r0
 800a4e8:	b910      	cbnz	r0, 800a4f0 <SVCCTL_UserEvtRx+0x40>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800a4ea:	3401      	adds	r4, #1
 800a4ec:	b2e4      	uxtb	r4, r4
 800a4ee:	e7f1      	b.n	800a4d4 <SVCCTL_UserEvtRx+0x24>
  switch (event_notification_status)
 800a4f0:	2a00      	cmp	r2, #0
 800a4f2:	d0e9      	beq.n	800a4c8 <SVCCTL_UserEvtRx+0x18>
 800a4f4:	2a02      	cmp	r2, #2
 800a4f6:	d101      	bne.n	800a4fc <SVCCTL_UserEvtRx+0x4c>
      return_status = SVCCTL_UserEvtFlowDisable;
 800a4f8:	2000      	movs	r0, #0
 800a4fa:	e7e8      	b.n	800a4ce <SVCCTL_UserEvtRx+0x1e>
  switch (event_notification_status)
 800a4fc:	2001      	movs	r0, #1
 800a4fe:	e7e6      	b.n	800a4ce <SVCCTL_UserEvtRx+0x1e>
 800a500:	200001dc 	.word	0x200001dc

0800a504 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800a504:	b510      	push	{r4, lr}
 800a506:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800a508:	4a0c      	ldr	r2, [pc, #48]	@ (800a53c <_sbrk+0x38>)
 800a50a:	490d      	ldr	r1, [pc, #52]	@ (800a540 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800a50c:	480d      	ldr	r0, [pc, #52]	@ (800a544 <_sbrk+0x40>)
 800a50e:	6800      	ldr	r0, [r0, #0]
 800a510:	b140      	cbz	r0, 800a524 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800a512:	480c      	ldr	r0, [pc, #48]	@ (800a544 <_sbrk+0x40>)
 800a514:	6800      	ldr	r0, [r0, #0]
 800a516:	4403      	add	r3, r0
 800a518:	1a52      	subs	r2, r2, r1
 800a51a:	4293      	cmp	r3, r2
 800a51c:	d806      	bhi.n	800a52c <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800a51e:	4a09      	ldr	r2, [pc, #36]	@ (800a544 <_sbrk+0x40>)
 800a520:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 800a522:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800a524:	4807      	ldr	r0, [pc, #28]	@ (800a544 <_sbrk+0x40>)
 800a526:	4c08      	ldr	r4, [pc, #32]	@ (800a548 <_sbrk+0x44>)
 800a528:	6004      	str	r4, [r0, #0]
 800a52a:	e7f2      	b.n	800a512 <_sbrk+0xe>
    errno = ENOMEM;
 800a52c:	f001 ff74 	bl	800c418 <__errno>
 800a530:	230c      	movs	r3, #12
 800a532:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800a534:	f04f 30ff 	mov.w	r0, #4294967295
 800a538:	e7f3      	b.n	800a522 <_sbrk+0x1e>
 800a53a:	bf00      	nop
 800a53c:	20030000 	.word	0x20030000
 800a540:	00001000 	.word	0x00001000
 800a544:	20000740 	.word	0x20000740
 800a548:	200023e8 	.word	0x200023e8

0800a54c <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 800a54c:	4a16      	ldr	r2, [pc, #88]	@ (800a5a8 <SystemInit+0x5c>)
 800a54e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800a552:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a556:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800a55a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a55e:	681a      	ldr	r2, [r3, #0]
 800a560:	f042 0201 	orr.w	r2, r2, #1
 800a564:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 800a566:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 800a56a:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 800a56c:	6819      	ldr	r1, [r3, #0]
 800a56e:	f1a2 62a2 	sub.w	r2, r2, #84934656	@ 0x5100000
 800a572:	f2a2 1205 	subw	r2, r2, #261	@ 0x105
 800a576:	400a      	ands	r2, r1
 800a578:	601a      	str	r2, [r3, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 800a57a:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800a57e:	f022 0205 	bic.w	r2, r2, #5
 800a582:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800a586:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800a58a:	f022 0201 	bic.w	r2, r2, #1
 800a58e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 800a592:	4a06      	ldr	r2, [pc, #24]	@ (800a5ac <SystemInit+0x60>)
 800a594:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 800a596:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800a598:	681a      	ldr	r2, [r3, #0]
 800a59a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800a59e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	619a      	str	r2, [r3, #24]
}
 800a5a4:	4770      	bx	lr
 800a5a6:	bf00      	nop
 800a5a8:	e000ed00 	.word	0xe000ed00
 800a5ac:	22041000 	.word	0x22041000

0800a5b0 <HAL_TIM_Base_MspInit>:
  HAL_TIM_MspPostInit(&htim16);

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800a5b0:	b500      	push	{lr}
 800a5b2:	b083      	sub	sp, #12

  if(tim_baseHandle->Instance==TIM1)
 800a5b4:	6803      	ldr	r3, [r0, #0]
 800a5b6:	4a18      	ldr	r2, [pc, #96]	@ (800a618 <HAL_TIM_Base_MspInit+0x68>)
 800a5b8:	4293      	cmp	r3, r2
 800a5ba:	d005      	beq.n	800a5c8 <HAL_TIM_Base_MspInit+0x18>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM16)
 800a5bc:	4a17      	ldr	r2, [pc, #92]	@ (800a61c <HAL_TIM_Base_MspInit+0x6c>)
 800a5be:	4293      	cmp	r3, r2
 800a5c0:	d016      	beq.n	800a5f0 <HAL_TIM_Base_MspInit+0x40>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 800a5c2:	b003      	add	sp, #12
 800a5c4:	f85d fb04 	ldr.w	pc, [sp], #4
  SET_BIT(RCC->APB2ENR, Periphs);
 800a5c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a5cc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a5ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a5d2:	661a      	str	r2, [r3, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800a5d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a5d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a5da:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 800a5dc:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800a5de:	2200      	movs	r2, #0
 800a5e0:	4611      	mov	r1, r2
 800a5e2:	2019      	movs	r0, #25
 800a5e4:	f7fa fe80 	bl	80052e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800a5e8:	2019      	movs	r0, #25
 800a5ea:	f7fa fe8d 	bl	8005308 <HAL_NVIC_EnableIRQ>
 800a5ee:	e7e8      	b.n	800a5c2 <HAL_TIM_Base_MspInit+0x12>
  SET_BIT(RCC->APB2ENR, Periphs);
 800a5f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a5f4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a5f6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800a5fa:	661a      	str	r2, [r3, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800a5fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a5fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a602:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 800a604:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800a606:	2200      	movs	r2, #0
 800a608:	4611      	mov	r1, r2
 800a60a:	2019      	movs	r0, #25
 800a60c:	f7fa fe6c 	bl	80052e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800a610:	2019      	movs	r0, #25
 800a612:	f7fa fe79 	bl	8005308 <HAL_NVIC_EnableIRQ>
}
 800a616:	e7d4      	b.n	800a5c2 <HAL_TIM_Base_MspInit+0x12>
 800a618:	40012c00 	.word	0x40012c00
 800a61c:	40014400 	.word	0x40014400

0800a620 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800a620:	b530      	push	{r4, r5, lr}
 800a622:	b089      	sub	sp, #36	@ 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a624:	2300      	movs	r3, #0
 800a626:	9303      	str	r3, [sp, #12]
 800a628:	9304      	str	r3, [sp, #16]
 800a62a:	9305      	str	r3, [sp, #20]
 800a62c:	9306      	str	r3, [sp, #24]
 800a62e:	9307      	str	r3, [sp, #28]
  if(timHandle->Instance==TIM1)
 800a630:	6803      	ldr	r3, [r0, #0]
 800a632:	4a27      	ldr	r2, [pc, #156]	@ (800a6d0 <HAL_TIM_MspPostInit+0xb0>)
 800a634:	4293      	cmp	r3, r2
 800a636:	d004      	beq.n	800a642 <HAL_TIM_MspPostInit+0x22>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM16)
 800a638:	4a26      	ldr	r2, [pc, #152]	@ (800a6d4 <HAL_TIM_MspPostInit+0xb4>)
 800a63a:	4293      	cmp	r3, r2
 800a63c:	d02f      	beq.n	800a69e <HAL_TIM_MspPostInit+0x7e>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 800a63e:	b009      	add	sp, #36	@ 0x24
 800a640:	bd30      	pop	{r4, r5, pc}
  SET_BIT(RCC->AHB2ENR, Periphs);
 800a642:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a646:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a648:	f042 0201 	orr.w	r2, r2, #1
 800a64c:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800a64e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a650:	f002 0201 	and.w	r2, r2, #1
 800a654:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 800a656:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800a658:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a65a:	f042 0202 	orr.w	r2, r2, #2
 800a65e:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800a660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a662:	f003 0302 	and.w	r3, r3, #2
 800a666:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 800a668:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 800a66a:	f44f 63b0 	mov.w	r3, #1408	@ 0x580
 800a66e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a670:	2502      	movs	r5, #2
 800a672:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800a674:	2401      	movs	r4, #1
 800a676:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800a678:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a67a:	a903      	add	r1, sp, #12
 800a67c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a680:	f7fa fe7a 	bl	8005378 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800a684:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a688:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a68a:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a68c:	2300      	movs	r3, #0
 800a68e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800a690:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800a692:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a694:	a903      	add	r1, sp, #12
 800a696:	4810      	ldr	r0, [pc, #64]	@ (800a6d8 <HAL_TIM_MspPostInit+0xb8>)
 800a698:	f7fa fe6e 	bl	8005378 <HAL_GPIO_Init>
 800a69c:	e7cf      	b.n	800a63e <HAL_TIM_MspPostInit+0x1e>
  SET_BIT(RCC->AHB2ENR, Periphs);
 800a69e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a6a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a6a4:	f042 0202 	orr.w	r2, r2, #2
 800a6a8:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800a6aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6ac:	f003 0302 	and.w	r3, r3, #2
 800a6b0:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 800a6b2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = EXCITER_Pin;
 800a6b4:	2340      	movs	r3, #64	@ 0x40
 800a6b6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a6b8:	2302      	movs	r3, #2
 800a6ba:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a6bc:	2303      	movs	r3, #3
 800a6be:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 800a6c0:	230e      	movs	r3, #14
 800a6c2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(EXCITER_GPIO_Port, &GPIO_InitStruct);
 800a6c4:	a903      	add	r1, sp, #12
 800a6c6:	4804      	ldr	r0, [pc, #16]	@ (800a6d8 <HAL_TIM_MspPostInit+0xb8>)
 800a6c8:	f7fa fe56 	bl	8005378 <HAL_GPIO_Init>
}
 800a6cc:	e7b7      	b.n	800a63e <HAL_TIM_MspPostInit+0x1e>
 800a6ce:	bf00      	nop
 800a6d0:	40012c00 	.word	0x40012c00
 800a6d4:	40014400 	.word	0x40014400
 800a6d8:	48000400 	.word	0x48000400

0800a6dc <MX_TIM1_Init>:
{
 800a6dc:	b510      	push	{r4, lr}
 800a6de:	b09c      	sub	sp, #112	@ 0x70
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a6e0:	2400      	movs	r4, #0
 800a6e2:	9418      	str	r4, [sp, #96]	@ 0x60
 800a6e4:	9419      	str	r4, [sp, #100]	@ 0x64
 800a6e6:	941a      	str	r4, [sp, #104]	@ 0x68
 800a6e8:	941b      	str	r4, [sp, #108]	@ 0x6c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a6ea:	9415      	str	r4, [sp, #84]	@ 0x54
 800a6ec:	9416      	str	r4, [sp, #88]	@ 0x58
 800a6ee:	9417      	str	r4, [sp, #92]	@ 0x5c
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a6f0:	940e      	str	r4, [sp, #56]	@ 0x38
 800a6f2:	940f      	str	r4, [sp, #60]	@ 0x3c
 800a6f4:	9410      	str	r4, [sp, #64]	@ 0x40
 800a6f6:	9411      	str	r4, [sp, #68]	@ 0x44
 800a6f8:	9412      	str	r4, [sp, #72]	@ 0x48
 800a6fa:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a6fc:	9414      	str	r4, [sp, #80]	@ 0x50
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800a6fe:	2234      	movs	r2, #52	@ 0x34
 800a700:	4621      	mov	r1, r4
 800a702:	a801      	add	r0, sp, #4
 800a704:	f001 fe70 	bl	800c3e8 <memset>
  htim1.Instance = TIM1;
 800a708:	4836      	ldr	r0, [pc, #216]	@ (800a7e4 <MX_TIM1_Init+0x108>)
 800a70a:	4b37      	ldr	r3, [pc, #220]	@ (800a7e8 <MX_TIM1_Init+0x10c>)
 800a70c:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
 800a70e:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a710:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 65535;
 800a712:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a716:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a718:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 800a71a:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a71c:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800a71e:	f7fd fbe3 	bl	8007ee8 <HAL_TIM_Base_Init>
 800a722:	2800      	cmp	r0, #0
 800a724:	d148      	bne.n	800a7b8 <MX_TIM1_Init+0xdc>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a726:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a72a:	9318      	str	r3, [sp, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800a72c:	a918      	add	r1, sp, #96	@ 0x60
 800a72e:	482d      	ldr	r0, [pc, #180]	@ (800a7e4 <MX_TIM1_Init+0x108>)
 800a730:	f7fd fd4c 	bl	80081cc <HAL_TIM_ConfigClockSource>
 800a734:	2800      	cmp	r0, #0
 800a736:	d142      	bne.n	800a7be <MX_TIM1_Init+0xe2>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800a738:	482a      	ldr	r0, [pc, #168]	@ (800a7e4 <MX_TIM1_Init+0x108>)
 800a73a:	f7fd fc05 	bl	8007f48 <HAL_TIM_PWM_Init>
 800a73e:	2800      	cmp	r0, #0
 800a740:	d140      	bne.n	800a7c4 <MX_TIM1_Init+0xe8>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a742:	2300      	movs	r3, #0
 800a744:	9315      	str	r3, [sp, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800a746:	9316      	str	r3, [sp, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a748:	9317      	str	r3, [sp, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800a74a:	a915      	add	r1, sp, #84	@ 0x54
 800a74c:	4825      	ldr	r0, [pc, #148]	@ (800a7e4 <MX_TIM1_Init+0x108>)
 800a74e:	f7fd fedf 	bl	8008510 <HAL_TIMEx_MasterConfigSynchronization>
 800a752:	2800      	cmp	r0, #0
 800a754:	d139      	bne.n	800a7ca <MX_TIM1_Init+0xee>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a756:	2360      	movs	r3, #96	@ 0x60
 800a758:	930e      	str	r3, [sp, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800a75a:	2200      	movs	r2, #0
 800a75c:	920f      	str	r2, [sp, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a75e:	9210      	str	r2, [sp, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800a760:	9211      	str	r2, [sp, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a762:	9212      	str	r2, [sp, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800a764:	9213      	str	r2, [sp, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800a766:	9214      	str	r2, [sp, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800a768:	a90e      	add	r1, sp, #56	@ 0x38
 800a76a:	481e      	ldr	r0, [pc, #120]	@ (800a7e4 <MX_TIM1_Init+0x108>)
 800a76c:	f7fd fc84 	bl	8008078 <HAL_TIM_PWM_ConfigChannel>
 800a770:	2800      	cmp	r0, #0
 800a772:	d12d      	bne.n	800a7d0 <MX_TIM1_Init+0xf4>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800a774:	2208      	movs	r2, #8
 800a776:	a90e      	add	r1, sp, #56	@ 0x38
 800a778:	481a      	ldr	r0, [pc, #104]	@ (800a7e4 <MX_TIM1_Init+0x108>)
 800a77a:	f7fd fc7d 	bl	8008078 <HAL_TIM_PWM_ConfigChannel>
 800a77e:	bb50      	cbnz	r0, 800a7d6 <MX_TIM1_Init+0xfa>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800a780:	2300      	movs	r3, #0
 800a782:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800a784:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800a786:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800a788:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800a78a:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800a78c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800a790:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800a792:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800a794:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800a796:	9309      	str	r3, [sp, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800a798:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800a79c:	920a      	str	r2, [sp, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800a79e:	930b      	str	r3, [sp, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800a7a0:	930c      	str	r3, [sp, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800a7a2:	930d      	str	r3, [sp, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800a7a4:	a901      	add	r1, sp, #4
 800a7a6:	480f      	ldr	r0, [pc, #60]	@ (800a7e4 <MX_TIM1_Init+0x108>)
 800a7a8:	f7fd fee6 	bl	8008578 <HAL_TIMEx_ConfigBreakDeadTime>
 800a7ac:	b9b0      	cbnz	r0, 800a7dc <MX_TIM1_Init+0x100>
  HAL_TIM_MspPostInit(&htim1);
 800a7ae:	480d      	ldr	r0, [pc, #52]	@ (800a7e4 <MX_TIM1_Init+0x108>)
 800a7b0:	f7ff ff36 	bl	800a620 <HAL_TIM_MspPostInit>
}
 800a7b4:	b01c      	add	sp, #112	@ 0x70
 800a7b6:	bd10      	pop	{r4, pc}
    Error_Handler();
 800a7b8:	f7f8 fada 	bl	8002d70 <Error_Handler>
 800a7bc:	e7b3      	b.n	800a726 <MX_TIM1_Init+0x4a>
    Error_Handler();
 800a7be:	f7f8 fad7 	bl	8002d70 <Error_Handler>
 800a7c2:	e7b9      	b.n	800a738 <MX_TIM1_Init+0x5c>
    Error_Handler();
 800a7c4:	f7f8 fad4 	bl	8002d70 <Error_Handler>
 800a7c8:	e7bb      	b.n	800a742 <MX_TIM1_Init+0x66>
    Error_Handler();
 800a7ca:	f7f8 fad1 	bl	8002d70 <Error_Handler>
 800a7ce:	e7c2      	b.n	800a756 <MX_TIM1_Init+0x7a>
    Error_Handler();
 800a7d0:	f7f8 face 	bl	8002d70 <Error_Handler>
 800a7d4:	e7ce      	b.n	800a774 <MX_TIM1_Init+0x98>
    Error_Handler();
 800a7d6:	f7f8 facb 	bl	8002d70 <Error_Handler>
 800a7da:	e7d1      	b.n	800a780 <MX_TIM1_Init+0xa4>
    Error_Handler();
 800a7dc:	f7f8 fac8 	bl	8002d70 <Error_Handler>
 800a7e0:	e7e5      	b.n	800a7ae <MX_TIM1_Init+0xd2>
 800a7e2:	bf00      	nop
 800a7e4:	20000790 	.word	0x20000790
 800a7e8:	40012c00 	.word	0x40012c00

0800a7ec <MX_TIM16_Init>:
{
 800a7ec:	b510      	push	{r4, lr}
 800a7ee:	b094      	sub	sp, #80	@ 0x50
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a7f0:	2400      	movs	r4, #0
 800a7f2:	940d      	str	r4, [sp, #52]	@ 0x34
 800a7f4:	940e      	str	r4, [sp, #56]	@ 0x38
 800a7f6:	940f      	str	r4, [sp, #60]	@ 0x3c
 800a7f8:	9410      	str	r4, [sp, #64]	@ 0x40
 800a7fa:	9411      	str	r4, [sp, #68]	@ 0x44
 800a7fc:	9412      	str	r4, [sp, #72]	@ 0x48
 800a7fe:	9413      	str	r4, [sp, #76]	@ 0x4c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800a800:	2234      	movs	r2, #52	@ 0x34
 800a802:	4621      	mov	r1, r4
 800a804:	4668      	mov	r0, sp
 800a806:	f001 fdef 	bl	800c3e8 <memset>
  htim16.Instance = TIM16;
 800a80a:	4825      	ldr	r0, [pc, #148]	@ (800a8a0 <MX_TIM16_Init+0xb4>)
 800a80c:	4b25      	ldr	r3, [pc, #148]	@ (800a8a4 <MX_TIM16_Init+0xb8>)
 800a80e:	6003      	str	r3, [r0, #0]
  htim16.Init.Prescaler = 0;
 800a810:	6044      	str	r4, [r0, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a812:	6084      	str	r4, [r0, #8]
  htim16.Init.Period = 65535;
 800a814:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a818:	60c3      	str	r3, [r0, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a81a:	6104      	str	r4, [r0, #16]
  htim16.Init.RepetitionCounter = 0;
 800a81c:	6144      	str	r4, [r0, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a81e:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800a820:	f7fd fb62 	bl	8007ee8 <HAL_TIM_Base_Init>
 800a824:	2800      	cmp	r0, #0
 800a826:	d12b      	bne.n	800a880 <MX_TIM16_Init+0x94>
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 800a828:	481d      	ldr	r0, [pc, #116]	@ (800a8a0 <MX_TIM16_Init+0xb4>)
 800a82a:	f7fd fb8d 	bl	8007f48 <HAL_TIM_PWM_Init>
 800a82e:	bb50      	cbnz	r0, 800a886 <MX_TIM16_Init+0x9a>
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 800a830:	2108      	movs	r1, #8
 800a832:	481b      	ldr	r0, [pc, #108]	@ (800a8a0 <MX_TIM16_Init+0xb4>)
 800a834:	f7fd fbb8 	bl	8007fa8 <HAL_TIM_OnePulse_Init>
 800a838:	bb40      	cbnz	r0, 800a88c <MX_TIM16_Init+0xa0>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a83a:	2360      	movs	r3, #96	@ 0x60
 800a83c:	930d      	str	r3, [sp, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 800a83e:	2200      	movs	r2, #0
 800a840:	920e      	str	r2, [sp, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a842:	920f      	str	r2, [sp, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800a844:	9210      	str	r2, [sp, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a846:	9211      	str	r2, [sp, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800a848:	9212      	str	r2, [sp, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800a84a:	9213      	str	r2, [sp, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800a84c:	a90d      	add	r1, sp, #52	@ 0x34
 800a84e:	4814      	ldr	r0, [pc, #80]	@ (800a8a0 <MX_TIM16_Init+0xb4>)
 800a850:	f7fd fc12 	bl	8008078 <HAL_TIM_PWM_ConfigChannel>
 800a854:	b9e8      	cbnz	r0, 800a892 <MX_TIM16_Init+0xa6>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800a856:	2300      	movs	r3, #0
 800a858:	9300      	str	r3, [sp, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800a85a:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800a85c:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800a85e:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800a860:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800a862:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800a866:	9205      	str	r2, [sp, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800a868:	9306      	str	r3, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800a86a:	930c      	str	r3, [sp, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 800a86c:	4669      	mov	r1, sp
 800a86e:	480c      	ldr	r0, [pc, #48]	@ (800a8a0 <MX_TIM16_Init+0xb4>)
 800a870:	f7fd fe82 	bl	8008578 <HAL_TIMEx_ConfigBreakDeadTime>
 800a874:	b980      	cbnz	r0, 800a898 <MX_TIM16_Init+0xac>
  HAL_TIM_MspPostInit(&htim16);
 800a876:	480a      	ldr	r0, [pc, #40]	@ (800a8a0 <MX_TIM16_Init+0xb4>)
 800a878:	f7ff fed2 	bl	800a620 <HAL_TIM_MspPostInit>
}
 800a87c:	b014      	add	sp, #80	@ 0x50
 800a87e:	bd10      	pop	{r4, pc}
    Error_Handler();
 800a880:	f7f8 fa76 	bl	8002d70 <Error_Handler>
 800a884:	e7d0      	b.n	800a828 <MX_TIM16_Init+0x3c>
    Error_Handler();
 800a886:	f7f8 fa73 	bl	8002d70 <Error_Handler>
 800a88a:	e7d1      	b.n	800a830 <MX_TIM16_Init+0x44>
    Error_Handler();
 800a88c:	f7f8 fa70 	bl	8002d70 <Error_Handler>
 800a890:	e7d3      	b.n	800a83a <MX_TIM16_Init+0x4e>
    Error_Handler();
 800a892:	f7f8 fa6d 	bl	8002d70 <Error_Handler>
 800a896:	e7de      	b.n	800a856 <MX_TIM16_Init+0x6a>
    Error_Handler();
 800a898:	f7f8 fa6a 	bl	8002d70 <Error_Handler>
 800a89c:	e7eb      	b.n	800a876 <MX_TIM16_Init+0x8a>
 800a89e:	bf00      	nop
 800a8a0:	20000744 	.word	0x20000744
 800a8a4:	40014400 	.word	0x40014400

0800a8a8 <SendFreeBuf>:

  return;
}

static void SendFreeBuf( void )
{
 800a8a8:	b500      	push	{lr}
 800a8aa:	b083      	sub	sp, #12
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800a8ac:	e009      	b.n	800a8c2 <SendFreeBuf+0x1a>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800a8ae:	a901      	add	r1, sp, #4
 800a8b0:	4808      	ldr	r0, [pc, #32]	@ (800a8d4 <SendFreeBuf+0x2c>)
 800a8b2:	f7ff fda2 	bl	800a3fa <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800a8b6:	4b08      	ldr	r3, [pc, #32]	@ (800a8d8 <SendFreeBuf+0x30>)
 800a8b8:	691b      	ldr	r3, [r3, #16]
 800a8ba:	9901      	ldr	r1, [sp, #4]
 800a8bc:	6918      	ldr	r0, [r3, #16]
 800a8be:	f7ff fd84 	bl	800a3ca <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800a8c2:	4804      	ldr	r0, [pc, #16]	@ (800a8d4 <SendFreeBuf+0x2c>)
 800a8c4:	f7ff fd69 	bl	800a39a <LST_is_empty>
 800a8c8:	2800      	cmp	r0, #0
 800a8ca:	d0f0      	beq.n	800a8ae <SendFreeBuf+0x6>
  }

  return;
}
 800a8cc:	b003      	add	sp, #12
 800a8ce:	f85d fb04 	ldr.w	pc, [sp], #4
 800a8d2:	bf00      	nop
 800a8d4:	200007f0 	.word	0x200007f0
 800a8d8:	20030000 	.word	0x20030000

0800a8dc <TL_Enable>:
{
 800a8dc:	b508      	push	{r3, lr}
  HW_IPCC_Enable();
 800a8de:	f7f7 fc95 	bl	800220c <HW_IPCC_Enable>
}
 800a8e2:	bd08      	pop	{r3, pc}

0800a8e4 <TL_Init>:
{
 800a8e4:	b508      	push	{r3, lr}
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800a8e6:	4b0c      	ldr	r3, [pc, #48]	@ (800a918 <TL_Init+0x34>)
 800a8e8:	4a0c      	ldr	r2, [pc, #48]	@ (800a91c <TL_Init+0x38>)
 800a8ea:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800a8ec:	4a0c      	ldr	r2, [pc, #48]	@ (800a920 <TL_Init+0x3c>)
 800a8ee:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800a8f0:	4a0c      	ldr	r2, [pc, #48]	@ (800a924 <TL_Init+0x40>)
 800a8f2:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800a8f4:	4a0c      	ldr	r2, [pc, #48]	@ (800a928 <TL_Init+0x44>)
 800a8f6:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 800a8f8:	4a0c      	ldr	r2, [pc, #48]	@ (800a92c <TL_Init+0x48>)
 800a8fa:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800a8fc:	4a0c      	ldr	r2, [pc, #48]	@ (800a930 <TL_Init+0x4c>)
 800a8fe:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800a900:	4a0c      	ldr	r2, [pc, #48]	@ (800a934 <TL_Init+0x50>)
 800a902:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800a904:	4a0c      	ldr	r2, [pc, #48]	@ (800a938 <TL_Init+0x54>)
 800a906:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800a908:	4a0c      	ldr	r2, [pc, #48]	@ (800a93c <TL_Init+0x58>)
 800a90a:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800a90c:	4a0c      	ldr	r2, [pc, #48]	@ (800a940 <TL_Init+0x5c>)
 800a90e:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800a910:	f7f7 fca4 	bl	800225c <HW_IPCC_Init>
}
 800a914:	bd08      	pop	{r3, pc}
 800a916:	bf00      	nop
 800a918:	20030000 	.word	0x20030000
 800a91c:	200301c4 	.word	0x200301c4
 800a920:	200301b4 	.word	0x200301b4
 800a924:	200301a4 	.word	0x200301a4
 800a928:	2003019c 	.word	0x2003019c
 800a92c:	20030194 	.word	0x20030194
 800a930:	2003018c 	.word	0x2003018c
 800a934:	20030170 	.word	0x20030170
 800a938:	2003016c 	.word	0x2003016c
 800a93c:	20030160 	.word	0x20030160
 800a940:	20030154 	.word	0x20030154

0800a944 <TL_BLE_Init>:
{
 800a944:	b538      	push	{r3, r4, r5, lr}
 800a946:	4604      	mov	r4, r0
  LST_init_head (&EvtQueue);
 800a948:	4d0b      	ldr	r5, [pc, #44]	@ (800a978 <TL_BLE_Init+0x34>)
 800a94a:	4628      	mov	r0, r5
 800a94c:	f7ff fd22 	bl	800a394 <LST_init_head>
  p_bletable = TL_RefTable.p_ble_table;
 800a950:	4b0a      	ldr	r3, [pc, #40]	@ (800a97c <TL_BLE_Init+0x38>)
 800a952:	685b      	ldr	r3, [r3, #4]
  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800a954:	68a2      	ldr	r2, [r4, #8]
 800a956:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 800a958:	68e2      	ldr	r2, [r4, #12]
 800a95a:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 800a95c:	4a08      	ldr	r2, [pc, #32]	@ (800a980 <TL_BLE_Init+0x3c>)
 800a95e:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 800a960:	609d      	str	r5, [r3, #8]
  HW_IPCC_BLE_Init();
 800a962:	f7f7 fc9d 	bl	80022a0 <HW_IPCC_BLE_Init>
  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 800a966:	6822      	ldr	r2, [r4, #0]
 800a968:	4b06      	ldr	r3, [pc, #24]	@ (800a984 <TL_BLE_Init+0x40>)
 800a96a:	601a      	str	r2, [r3, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 800a96c:	6862      	ldr	r2, [r4, #4]
 800a96e:	4b06      	ldr	r3, [pc, #24]	@ (800a988 <TL_BLE_Init+0x44>)
 800a970:	601a      	str	r2, [r3, #0]
}
 800a972:	2000      	movs	r0, #0
 800a974:	bd38      	pop	{r3, r4, r5, pc}
 800a976:	bf00      	nop
 800a978:	2003013c 	.word	0x2003013c
 800a97c:	20030000 	.word	0x20030000
 800a980:	20030a58 	.word	0x20030a58
 800a984:	200007ec 	.word	0x200007ec
 800a988:	200007e8 	.word	0x200007e8

0800a98c <TL_BLE_SendCmd>:
{
 800a98c:	b508      	push	{r3, lr}
  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 800a98e:	4b05      	ldr	r3, [pc, #20]	@ (800a9a4 <TL_BLE_SendCmd+0x18>)
 800a990:	685a      	ldr	r2, [r3, #4]
 800a992:	6812      	ldr	r2, [r2, #0]
 800a994:	2101      	movs	r1, #1
 800a996:	7211      	strb	r1, [r2, #8]
  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 800a998:	685b      	ldr	r3, [r3, #4]
  HW_IPCC_BLE_SendCmd();
 800a99a:	f7f7 fc8f 	bl	80022bc <HW_IPCC_BLE_SendCmd>
}
 800a99e:	2000      	movs	r0, #0
 800a9a0:	bd08      	pop	{r3, pc}
 800a9a2:	bf00      	nop
 800a9a4:	20030000 	.word	0x20030000

0800a9a8 <HW_IPCC_BLE_RxEvtNot>:
{
 800a9a8:	b500      	push	{lr}
 800a9aa:	b083      	sub	sp, #12
  while(LST_is_empty(&EvtQueue) == FALSE)
 800a9ac:	e007      	b.n	800a9be <HW_IPCC_BLE_RxEvtNot+0x16>
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800a9ae:	a901      	add	r1, sp, #4
 800a9b0:	4807      	ldr	r0, [pc, #28]	@ (800a9d0 <HW_IPCC_BLE_RxEvtNot+0x28>)
 800a9b2:	f7ff fd22 	bl	800a3fa <LST_remove_head>
    BLE_IoBusEvtCallBackFunction(phcievt);
 800a9b6:	4b07      	ldr	r3, [pc, #28]	@ (800a9d4 <HW_IPCC_BLE_RxEvtNot+0x2c>)
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	9801      	ldr	r0, [sp, #4]
 800a9bc:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800a9be:	4804      	ldr	r0, [pc, #16]	@ (800a9d0 <HW_IPCC_BLE_RxEvtNot+0x28>)
 800a9c0:	f7ff fceb 	bl	800a39a <LST_is_empty>
 800a9c4:	2800      	cmp	r0, #0
 800a9c6:	d0f2      	beq.n	800a9ae <HW_IPCC_BLE_RxEvtNot+0x6>
}
 800a9c8:	b003      	add	sp, #12
 800a9ca:	f85d fb04 	ldr.w	pc, [sp], #4
 800a9ce:	bf00      	nop
 800a9d0:	2003013c 	.word	0x2003013c
 800a9d4:	200007ec 	.word	0x200007ec

0800a9d8 <HW_IPCC_BLE_AclDataAckNot>:
{
 800a9d8:	b508      	push	{r3, lr}
  BLE_IoBusAclDataTxAck( );
 800a9da:	4b02      	ldr	r3, [pc, #8]	@ (800a9e4 <HW_IPCC_BLE_AclDataAckNot+0xc>)
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	4798      	blx	r3
}
 800a9e0:	bd08      	pop	{r3, pc}
 800a9e2:	bf00      	nop
 800a9e4:	200007e8 	.word	0x200007e8

0800a9e8 <TL_SYS_Init>:
{
 800a9e8:	b538      	push	{r3, r4, r5, lr}
 800a9ea:	4604      	mov	r4, r0
  LST_init_head (&SystemEvtQueue);
 800a9ec:	4d09      	ldr	r5, [pc, #36]	@ (800aa14 <TL_SYS_Init+0x2c>)
 800a9ee:	4628      	mov	r0, r5
 800a9f0:	f7ff fcd0 	bl	800a394 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800a9f4:	4b08      	ldr	r3, [pc, #32]	@ (800aa18 <TL_SYS_Init+0x30>)
 800a9f6:	68db      	ldr	r3, [r3, #12]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800a9f8:	68a2      	ldr	r2, [r4, #8]
 800a9fa:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800a9fc:	605d      	str	r5, [r3, #4]
  HW_IPCC_SYS_Init();
 800a9fe:	f7f7 fc7f 	bl	8002300 <HW_IPCC_SYS_Init>
  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800aa02:	6822      	ldr	r2, [r4, #0]
 800aa04:	4b05      	ldr	r3, [pc, #20]	@ (800aa1c <TL_SYS_Init+0x34>)
 800aa06:	601a      	str	r2, [r3, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800aa08:	6862      	ldr	r2, [r4, #4]
 800aa0a:	4b05      	ldr	r3, [pc, #20]	@ (800aa20 <TL_SYS_Init+0x38>)
 800aa0c:	601a      	str	r2, [r3, #0]
}
 800aa0e:	2000      	movs	r0, #0
 800aa10:	bd38      	pop	{r3, r4, r5, pc}
 800aa12:	bf00      	nop
 800aa14:	20030134 	.word	0x20030134
 800aa18:	20030000 	.word	0x20030000
 800aa1c:	200007e4 	.word	0x200007e4
 800aa20:	200007e0 	.word	0x200007e0

0800aa24 <TL_SYS_SendCmd>:
{
 800aa24:	b508      	push	{r3, lr}
  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800aa26:	4b05      	ldr	r3, [pc, #20]	@ (800aa3c <TL_SYS_SendCmd+0x18>)
 800aa28:	68da      	ldr	r2, [r3, #12]
 800aa2a:	6812      	ldr	r2, [r2, #0]
 800aa2c:	2110      	movs	r1, #16
 800aa2e:	7211      	strb	r1, [r2, #8]
  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800aa30:	68db      	ldr	r3, [r3, #12]
  HW_IPCC_SYS_SendCmd();
 800aa32:	f7f7 fc73 	bl	800231c <HW_IPCC_SYS_SendCmd>
}
 800aa36:	2000      	movs	r0, #0
 800aa38:	bd08      	pop	{r3, pc}
 800aa3a:	bf00      	nop
 800aa3c:	20030000 	.word	0x20030000

0800aa40 <HW_IPCC_SYS_CmdEvtNot>:
{
 800aa40:	b508      	push	{r3, lr}
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800aa42:	4b04      	ldr	r3, [pc, #16]	@ (800aa54 <HW_IPCC_SYS_CmdEvtNot+0x14>)
 800aa44:	68da      	ldr	r2, [r3, #12]
  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800aa46:	68da      	ldr	r2, [r3, #12]
 800aa48:	4b03      	ldr	r3, [pc, #12]	@ (800aa58 <HW_IPCC_SYS_CmdEvtNot+0x18>)
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	6810      	ldr	r0, [r2, #0]
 800aa4e:	4798      	blx	r3
}
 800aa50:	bd08      	pop	{r3, pc}
 800aa52:	bf00      	nop
 800aa54:	20030000 	.word	0x20030000
 800aa58:	200007e4 	.word	0x200007e4

0800aa5c <HW_IPCC_SYS_EvtNot>:
{
 800aa5c:	b500      	push	{lr}
 800aa5e:	b083      	sub	sp, #12
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800aa60:	e007      	b.n	800aa72 <HW_IPCC_SYS_EvtNot+0x16>
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800aa62:	a901      	add	r1, sp, #4
 800aa64:	4807      	ldr	r0, [pc, #28]	@ (800aa84 <HW_IPCC_SYS_EvtNot+0x28>)
 800aa66:	f7ff fcc8 	bl	800a3fa <LST_remove_head>
    SYS_EVT_IoBusCallBackFunction( p_evt );
 800aa6a:	4b07      	ldr	r3, [pc, #28]	@ (800aa88 <HW_IPCC_SYS_EvtNot+0x2c>)
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	9801      	ldr	r0, [sp, #4]
 800aa70:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800aa72:	4804      	ldr	r0, [pc, #16]	@ (800aa84 <HW_IPCC_SYS_EvtNot+0x28>)
 800aa74:	f7ff fc91 	bl	800a39a <LST_is_empty>
 800aa78:	2800      	cmp	r0, #0
 800aa7a:	d0f2      	beq.n	800aa62 <HW_IPCC_SYS_EvtNot+0x6>
}
 800aa7c:	b003      	add	sp, #12
 800aa7e:	f85d fb04 	ldr.w	pc, [sp], #4
 800aa82:	bf00      	nop
 800aa84:	20030134 	.word	0x20030134
 800aa88:	200007e0 	.word	0x200007e0

0800aa8c <TL_MM_Init>:
{
 800aa8c:	b538      	push	{r3, r4, r5, lr}
 800aa8e:	4604      	mov	r4, r0
  LST_init_head (&FreeBufQueue);
 800aa90:	4d0c      	ldr	r5, [pc, #48]	@ (800aac4 <TL_MM_Init+0x38>)
 800aa92:	4628      	mov	r0, r5
 800aa94:	f7ff fc7e 	bl	800a394 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800aa98:	480b      	ldr	r0, [pc, #44]	@ (800aac8 <TL_MM_Init+0x3c>)
 800aa9a:	f7ff fc7b 	bl	800a394 <LST_init_head>
  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800aa9e:	4b0b      	ldr	r3, [pc, #44]	@ (800aacc <TL_MM_Init+0x40>)
 800aaa0:	691b      	ldr	r3, [r3, #16]
 800aaa2:	4a0b      	ldr	r2, [pc, #44]	@ (800aad0 <TL_MM_Init+0x44>)
 800aaa4:	6013      	str	r3, [r2, #0]
  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800aaa6:	68a2      	ldr	r2, [r4, #8]
 800aaa8:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800aaaa:	68e2      	ldr	r2, [r4, #12]
 800aaac:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800aaae:	611d      	str	r5, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800aab0:	6822      	ldr	r2, [r4, #0]
 800aab2:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800aab4:	6862      	ldr	r2, [r4, #4]
 800aab6:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800aab8:	6922      	ldr	r2, [r4, #16]
 800aaba:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800aabc:	6962      	ldr	r2, [r4, #20]
 800aabe:	619a      	str	r2, [r3, #24]
}
 800aac0:	bd38      	pop	{r3, r4, r5, pc}
 800aac2:	bf00      	nop
 800aac4:	2003014c 	.word	0x2003014c
 800aac8:	200007f0 	.word	0x200007f0
 800aacc:	20030000 	.word	0x20030000
 800aad0:	200007dc 	.word	0x200007dc

0800aad4 <TL_MM_EvtDone>:
{
 800aad4:	b508      	push	{r3, lr}
 800aad6:	4601      	mov	r1, r0
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800aad8:	4803      	ldr	r0, [pc, #12]	@ (800aae8 <TL_MM_EvtDone+0x14>)
 800aada:	f7ff fc76 	bl	800a3ca <LST_insert_tail>
  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800aade:	4803      	ldr	r0, [pc, #12]	@ (800aaec <TL_MM_EvtDone+0x18>)
 800aae0:	f7f7 fc72 	bl	80023c8 <HW_IPCC_MM_SendFreeBuf>
}
 800aae4:	bd08      	pop	{r3, pc}
 800aae6:	bf00      	nop
 800aae8:	200007f0 	.word	0x200007f0
 800aaec:	0800a8a9 	.word	0x0800a8a9

0800aaf0 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800aaf0:	b510      	push	{r4, lr}
  LST_init_head (&TracesEvtQueue);
 800aaf2:	4c05      	ldr	r4, [pc, #20]	@ (800ab08 <TL_TRACES_Init+0x18>)
 800aaf4:	4620      	mov	r0, r4
 800aaf6:	f7ff fc4d 	bl	800a394 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800aafa:	4b04      	ldr	r3, [pc, #16]	@ (800ab0c <TL_TRACES_Init+0x1c>)
 800aafc:	695b      	ldr	r3, [r3, #20]
 800aafe:	601c      	str	r4, [r3, #0]

  HW_IPCC_TRACES_Init();
 800ab00:	f7f7 fc80 	bl	8002404 <HW_IPCC_TRACES_Init>

  return;
}
 800ab04:	bd10      	pop	{r4, pc}
 800ab06:	bf00      	nop
 800ab08:	20030144 	.word	0x20030144
 800ab0c:	20030000 	.word	0x20030000

0800ab10 <TL_TRACES_EvtReceived>:
}

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
  (void)(hcievt);
}
 800ab10:	4770      	bx	lr
	...

0800ab14 <HW_IPCC_TRACES_EvtNot>:
{
 800ab14:	b500      	push	{lr}
 800ab16:	b083      	sub	sp, #12
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800ab18:	e006      	b.n	800ab28 <HW_IPCC_TRACES_EvtNot+0x14>
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800ab1a:	a901      	add	r1, sp, #4
 800ab1c:	4806      	ldr	r0, [pc, #24]	@ (800ab38 <HW_IPCC_TRACES_EvtNot+0x24>)
 800ab1e:	f7ff fc6c 	bl	800a3fa <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800ab22:	9801      	ldr	r0, [sp, #4]
 800ab24:	f7ff fff4 	bl	800ab10 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800ab28:	4803      	ldr	r0, [pc, #12]	@ (800ab38 <HW_IPCC_TRACES_EvtNot+0x24>)
 800ab2a:	f7ff fc36 	bl	800a39a <LST_is_empty>
 800ab2e:	2800      	cmp	r0, #0
 800ab30:	d0f3      	beq.n	800ab1a <HW_IPCC_TRACES_EvtNot+0x6>
}
 800ab32:	b003      	add	sp, #12
 800ab34:	f85d fb04 	ldr.w	pc, [sp], #4
 800ab38:	20030144 	.word	0x20030144

0800ab3c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800ab3c:	b508      	push	{r3, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800ab3e:	4817      	ldr	r0, [pc, #92]	@ (800ab9c <MX_USART1_UART_Init+0x60>)
 800ab40:	4b17      	ldr	r3, [pc, #92]	@ (800aba0 <MX_USART1_UART_Init+0x64>)
 800ab42:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 800ab44:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800ab48:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800ab4e:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800ab50:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800ab52:	220c      	movs	r2, #12
 800ab54:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800ab56:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800ab58:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800ab5a:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800ab5c:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800ab5e:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800ab60:	f7fe fb1e 	bl	80091a0 <HAL_UART_Init>
 800ab64:	b970      	cbnz	r0, 800ab84 <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800ab66:	2100      	movs	r1, #0
 800ab68:	480c      	ldr	r0, [pc, #48]	@ (800ab9c <MX_USART1_UART_Init+0x60>)
 800ab6a:	f7fe fc67 	bl	800943c <HAL_UARTEx_SetTxFifoThreshold>
 800ab6e:	b960      	cbnz	r0, 800ab8a <MX_USART1_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800ab70:	2100      	movs	r1, #0
 800ab72:	480a      	ldr	r0, [pc, #40]	@ (800ab9c <MX_USART1_UART_Init+0x60>)
 800ab74:	f7fe fc87 	bl	8009486 <HAL_UARTEx_SetRxFifoThreshold>
 800ab78:	b950      	cbnz	r0, 800ab90 <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800ab7a:	4808      	ldr	r0, [pc, #32]	@ (800ab9c <MX_USART1_UART_Init+0x60>)
 800ab7c:	f7fe fc3f 	bl	80093fe <HAL_UARTEx_DisableFifoMode>
 800ab80:	b948      	cbnz	r0, 800ab96 <MX_USART1_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800ab82:	bd08      	pop	{r3, pc}
    Error_Handler();
 800ab84:	f7f8 f8f4 	bl	8002d70 <Error_Handler>
 800ab88:	e7ed      	b.n	800ab66 <MX_USART1_UART_Init+0x2a>
    Error_Handler();
 800ab8a:	f7f8 f8f1 	bl	8002d70 <Error_Handler>
 800ab8e:	e7ef      	b.n	800ab70 <MX_USART1_UART_Init+0x34>
    Error_Handler();
 800ab90:	f7f8 f8ee 	bl	8002d70 <Error_Handler>
 800ab94:	e7f1      	b.n	800ab7a <MX_USART1_UART_Init+0x3e>
    Error_Handler();
 800ab96:	f7f8 f8eb 	bl	8002d70 <Error_Handler>
}
 800ab9a:	e7f2      	b.n	800ab82 <MX_USART1_UART_Init+0x46>
 800ab9c:	200007f8 	.word	0x200007f8
 800aba0:	40013800 	.word	0x40013800

0800aba4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800aba4:	b570      	push	{r4, r5, r6, lr}
 800aba6:	b09c      	sub	sp, #112	@ 0x70
 800aba8:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800abaa:	2100      	movs	r1, #0
 800abac:	9117      	str	r1, [sp, #92]	@ 0x5c
 800abae:	9118      	str	r1, [sp, #96]	@ 0x60
 800abb0:	9119      	str	r1, [sp, #100]	@ 0x64
 800abb2:	911a      	str	r1, [sp, #104]	@ 0x68
 800abb4:	911b      	str	r1, [sp, #108]	@ 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800abb6:	2250      	movs	r2, #80	@ 0x50
 800abb8:	a803      	add	r0, sp, #12
 800abba:	f001 fc15 	bl	800c3e8 <memset>
  if(uartHandle->Instance==USART1)
 800abbe:	6822      	ldr	r2, [r4, #0]
 800abc0:	4b22      	ldr	r3, [pc, #136]	@ (800ac4c <HAL_UART_MspInit+0xa8>)
 800abc2:	429a      	cmp	r2, r3
 800abc4:	d001      	beq.n	800abca <HAL_UART_MspInit+0x26>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800abc6:	b01c      	add	sp, #112	@ 0x70
 800abc8:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800abca:	2301      	movs	r3, #1
 800abcc:	9303      	str	r3, [sp, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800abce:	a803      	add	r0, sp, #12
 800abd0:	f7fc fc99 	bl	8007506 <HAL_RCCEx_PeriphCLKConfig>
 800abd4:	2800      	cmp	r0, #0
 800abd6:	d136      	bne.n	800ac46 <HAL_UART_MspInit+0xa2>
  SET_BIT(RCC->APB2ENR, Periphs);
 800abd8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800abdc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800abde:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800abe2:	661a      	str	r2, [r3, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800abe4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800abe6:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800abea:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 800abec:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800abee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800abf0:	f042 0201 	orr.w	r2, r2, #1
 800abf4:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800abf6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800abf8:	f002 0201 	and.w	r2, r2, #1
 800abfc:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 800abfe:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800ac00:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ac02:	f042 0202 	orr.w	r2, r2, #2
 800ac06:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800ac08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac0a:	f003 0302 	and.w	r3, r3, #2
 800ac0e:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 800ac10:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800ac12:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ac16:	9317      	str	r3, [sp, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ac18:	2602      	movs	r6, #2
 800ac1a:	9618      	str	r6, [sp, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac1c:	2400      	movs	r4, #0
 800ac1e:	9419      	str	r4, [sp, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ac20:	941a      	str	r4, [sp, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800ac22:	2507      	movs	r5, #7
 800ac24:	951b      	str	r5, [sp, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ac26:	a917      	add	r1, sp, #92	@ 0x5c
 800ac28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800ac2c:	f7fa fba4 	bl	8005378 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800ac30:	2380      	movs	r3, #128	@ 0x80
 800ac32:	9317      	str	r3, [sp, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ac34:	9618      	str	r6, [sp, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac36:	9419      	str	r4, [sp, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ac38:	941a      	str	r4, [sp, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800ac3a:	951b      	str	r5, [sp, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ac3c:	a917      	add	r1, sp, #92	@ 0x5c
 800ac3e:	4804      	ldr	r0, [pc, #16]	@ (800ac50 <HAL_UART_MspInit+0xac>)
 800ac40:	f7fa fb9a 	bl	8005378 <HAL_GPIO_Init>
}
 800ac44:	e7bf      	b.n	800abc6 <HAL_UART_MspInit+0x22>
      Error_Handler();
 800ac46:	f7f8 f893 	bl	8002d70 <Error_Handler>
 800ac4a:	e7c5      	b.n	800abd8 <HAL_UART_MspInit+0x34>
 800ac4c:	40013800 	.word	0x40013800
 800ac50:	48000400 	.word	0x48000400

0800ac54 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800ac54:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800ac56:	2200      	movs	r2, #0
 800ac58:	490f      	ldr	r1, [pc, #60]	@ (800ac98 <MX_USB_Device_Init+0x44>)
 800ac5a:	4810      	ldr	r0, [pc, #64]	@ (800ac9c <MX_USB_Device_Init+0x48>)
 800ac5c:	f000 fc5b 	bl	800b516 <USBD_Init>
 800ac60:	b970      	cbnz	r0, 800ac80 <MX_USB_Device_Init+0x2c>
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800ac62:	490f      	ldr	r1, [pc, #60]	@ (800aca0 <MX_USB_Device_Init+0x4c>)
 800ac64:	480d      	ldr	r0, [pc, #52]	@ (800ac9c <MX_USB_Device_Init+0x48>)
 800ac66:	f000 fc6d 	bl	800b544 <USBD_RegisterClass>
 800ac6a:	b960      	cbnz	r0, 800ac86 <MX_USB_Device_Init+0x32>
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800ac6c:	490d      	ldr	r1, [pc, #52]	@ (800aca4 <MX_USB_Device_Init+0x50>)
 800ac6e:	480b      	ldr	r0, [pc, #44]	@ (800ac9c <MX_USB_Device_Init+0x48>)
 800ac70:	f000 fa3c 	bl	800b0ec <USBD_CDC_RegisterInterface>
 800ac74:	b950      	cbnz	r0, 800ac8c <MX_USB_Device_Init+0x38>
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800ac76:	4809      	ldr	r0, [pc, #36]	@ (800ac9c <MX_USB_Device_Init+0x48>)
 800ac78:	f000 fc84 	bl	800b584 <USBD_Start>
 800ac7c:	b948      	cbnz	r0, 800ac92 <MX_USB_Device_Init+0x3e>
    Error_Handler();
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800ac7e:	bd08      	pop	{r3, pc}
    Error_Handler();
 800ac80:	f7f8 f876 	bl	8002d70 <Error_Handler>
 800ac84:	e7ed      	b.n	800ac62 <MX_USB_Device_Init+0xe>
    Error_Handler();
 800ac86:	f7f8 f873 	bl	8002d70 <Error_Handler>
 800ac8a:	e7ef      	b.n	800ac6c <MX_USB_Device_Init+0x18>
    Error_Handler();
 800ac8c:	f7f8 f870 	bl	8002d70 <Error_Handler>
 800ac90:	e7f1      	b.n	800ac76 <MX_USB_Device_Init+0x22>
    Error_Handler();
 800ac92:	f7f8 f86d 	bl	8002d70 <Error_Handler>
}
 800ac96:	e7f2      	b.n	800ac7e <MX_USB_Device_Init+0x2a>
 800ac98:	20000154 	.word	0x20000154
 800ac9c:	200008c4 	.word	0x200008c4
 800aca0:	200000c8 	.word	0x200000c8
 800aca4:	2000010c 	.word	0x2000010c

0800aca8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800aca8:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800acaa:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800acae:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800acb2:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]

  if (hcdc == NULL)
 800acb6:	b18c      	cbz	r4, 800acdc <USBD_CDC_EP0_RxReady+0x34>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800acb8:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800acbc:	6843      	ldr	r3, [r0, #4]
 800acbe:	b17b      	cbz	r3, 800ace0 <USBD_CDC_EP0_RxReady+0x38>
 800acc0:	f894 0200 	ldrb.w	r0, [r4, #512]	@ 0x200
 800acc4:	28ff      	cmp	r0, #255	@ 0xff
 800acc6:	d00d      	beq.n	800ace4 <USBD_CDC_EP0_RxReady+0x3c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800acc8:	689b      	ldr	r3, [r3, #8]
 800acca:	f894 2201 	ldrb.w	r2, [r4, #513]	@ 0x201
 800acce:	4621      	mov	r1, r4
 800acd0:	4798      	blx	r3
                                                                     (uint8_t *)hcdc->data,
                                                                     (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 800acd2:	23ff      	movs	r3, #255	@ 0xff
 800acd4:	f884 3200 	strb.w	r3, [r4, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800acd8:	2000      	movs	r0, #0
}
 800acda:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800acdc:	2003      	movs	r0, #3
 800acde:	e7fc      	b.n	800acda <USBD_CDC_EP0_RxReady+0x32>
  return (uint8_t)USBD_OK;
 800ace0:	2000      	movs	r0, #0
 800ace2:	e7fa      	b.n	800acda <USBD_CDC_EP0_RxReady+0x32>
 800ace4:	2000      	movs	r0, #0
 800ace6:	e7f8      	b.n	800acda <USBD_CDC_EP0_RxReady+0x32>

0800ace8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800ace8:	230a      	movs	r3, #10
 800acea:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_DeviceQualifierDesc;
}
 800acec:	4800      	ldr	r0, [pc, #0]	@ (800acf0 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 800acee:	4770      	bx	lr
 800acf0:	20000100 	.word	0x20000100

0800acf4 <USBD_CDC_GetOtherSpeedCfgDesc>:
{
 800acf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acf6:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800acf8:	4f0f      	ldr	r7, [pc, #60]	@ (800ad38 <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 800acfa:	2182      	movs	r1, #130	@ 0x82
 800acfc:	4638      	mov	r0, r7
 800acfe:	f000 fdbd 	bl	800b87c <USBD_GetEpDesc>
 800ad02:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ad04:	2101      	movs	r1, #1
 800ad06:	4638      	mov	r0, r7
 800ad08:	f000 fdb8 	bl	800b87c <USBD_GetEpDesc>
 800ad0c:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ad0e:	2181      	movs	r1, #129	@ 0x81
 800ad10:	4638      	mov	r0, r7
 800ad12:	f000 fdb3 	bl	800b87c <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 800ad16:	b10d      	cbz	r5, 800ad1c <USBD_CDC_GetOtherSpeedCfgDesc+0x28>
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800ad18:	2210      	movs	r2, #16
 800ad1a:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 800ad1c:	b11c      	cbz	r4, 800ad26 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ad1e:	2240      	movs	r2, #64	@ 0x40
 800ad20:	7122      	strb	r2, [r4, #4]
 800ad22:	2200      	movs	r2, #0
 800ad24:	7162      	strb	r2, [r4, #5]
  if (pEpInDesc != NULL)
 800ad26:	b118      	cbz	r0, 800ad30 <USBD_CDC_GetOtherSpeedCfgDesc+0x3c>
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ad28:	2240      	movs	r2, #64	@ 0x40
 800ad2a:	7102      	strb	r2, [r0, #4]
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ad30:	2343      	movs	r3, #67	@ 0x43
 800ad32:	8033      	strh	r3, [r6, #0]
}
 800ad34:	4800      	ldr	r0, [pc, #0]	@ (800ad38 <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 800ad36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad38:	20000084 	.word	0x20000084

0800ad3c <USBD_CDC_GetFSCfgDesc>:
{
 800ad3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad3e:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800ad40:	4f0f      	ldr	r7, [pc, #60]	@ (800ad80 <USBD_CDC_GetFSCfgDesc+0x44>)
 800ad42:	2182      	movs	r1, #130	@ 0x82
 800ad44:	4638      	mov	r0, r7
 800ad46:	f000 fd99 	bl	800b87c <USBD_GetEpDesc>
 800ad4a:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ad4c:	2101      	movs	r1, #1
 800ad4e:	4638      	mov	r0, r7
 800ad50:	f000 fd94 	bl	800b87c <USBD_GetEpDesc>
 800ad54:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ad56:	2181      	movs	r1, #129	@ 0x81
 800ad58:	4638      	mov	r0, r7
 800ad5a:	f000 fd8f 	bl	800b87c <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 800ad5e:	b10d      	cbz	r5, 800ad64 <USBD_CDC_GetFSCfgDesc+0x28>
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800ad60:	2210      	movs	r2, #16
 800ad62:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 800ad64:	b11c      	cbz	r4, 800ad6e <USBD_CDC_GetFSCfgDesc+0x32>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ad66:	2240      	movs	r2, #64	@ 0x40
 800ad68:	7122      	strb	r2, [r4, #4]
 800ad6a:	2200      	movs	r2, #0
 800ad6c:	7162      	strb	r2, [r4, #5]
  if (pEpInDesc != NULL)
 800ad6e:	b118      	cbz	r0, 800ad78 <USBD_CDC_GetFSCfgDesc+0x3c>
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ad70:	2240      	movs	r2, #64	@ 0x40
 800ad72:	7102      	strb	r2, [r0, #4]
 800ad74:	2200      	movs	r2, #0
 800ad76:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ad78:	2343      	movs	r3, #67	@ 0x43
 800ad7a:	8033      	strh	r3, [r6, #0]
}
 800ad7c:	4800      	ldr	r0, [pc, #0]	@ (800ad80 <USBD_CDC_GetFSCfgDesc+0x44>)
 800ad7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad80:	20000084 	.word	0x20000084

0800ad84 <USBD_CDC_GetHSCfgDesc>:
{
 800ad84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad86:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800ad88:	4f0f      	ldr	r7, [pc, #60]	@ (800adc8 <USBD_CDC_GetHSCfgDesc+0x44>)
 800ad8a:	2182      	movs	r1, #130	@ 0x82
 800ad8c:	4638      	mov	r0, r7
 800ad8e:	f000 fd75 	bl	800b87c <USBD_GetEpDesc>
 800ad92:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ad94:	2101      	movs	r1, #1
 800ad96:	4638      	mov	r0, r7
 800ad98:	f000 fd70 	bl	800b87c <USBD_GetEpDesc>
 800ad9c:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ad9e:	2181      	movs	r1, #129	@ 0x81
 800ada0:	4638      	mov	r0, r7
 800ada2:	f000 fd6b 	bl	800b87c <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 800ada6:	b10d      	cbz	r5, 800adac <USBD_CDC_GetHSCfgDesc+0x28>
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800ada8:	2210      	movs	r2, #16
 800adaa:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 800adac:	b11c      	cbz	r4, 800adb6 <USBD_CDC_GetHSCfgDesc+0x32>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800adae:	2200      	movs	r2, #0
 800adb0:	7122      	strb	r2, [r4, #4]
 800adb2:	2202      	movs	r2, #2
 800adb4:	7162      	strb	r2, [r4, #5]
  if (pEpInDesc != NULL)
 800adb6:	b118      	cbz	r0, 800adc0 <USBD_CDC_GetHSCfgDesc+0x3c>
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800adb8:	2200      	movs	r2, #0
 800adba:	7102      	strb	r2, [r0, #4]
 800adbc:	2202      	movs	r2, #2
 800adbe:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800adc0:	2343      	movs	r3, #67	@ 0x43
 800adc2:	8033      	strh	r3, [r6, #0]
}
 800adc4:	4800      	ldr	r0, [pc, #0]	@ (800adc8 <USBD_CDC_GetHSCfgDesc+0x44>)
 800adc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800adc8:	20000084 	.word	0x20000084

0800adcc <USBD_CDC_DataOut>:
{
 800adcc:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800adce:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800add2:	33b0      	adds	r3, #176	@ 0xb0
 800add4:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800add8:	b195      	cbz	r5, 800ae00 <USBD_CDC_DataOut+0x34>
 800adda:	4604      	mov	r4, r0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800addc:	f000 fb6d 	bl	800b4ba <USBD_LL_GetRxDataSize>
 800ade0:	f8c5 020c 	str.w	r0, [r5, #524]	@ 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800ade4:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800ade8:	33b0      	adds	r3, #176	@ 0xb0
 800adea:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800adee:	6863      	ldr	r3, [r4, #4]
 800adf0:	68db      	ldr	r3, [r3, #12]
 800adf2:	f505 7103 	add.w	r1, r5, #524	@ 0x20c
 800adf6:	f8d5 0204 	ldr.w	r0, [r5, #516]	@ 0x204
 800adfa:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800adfc:	2000      	movs	r0, #0
}
 800adfe:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800ae00:	2003      	movs	r0, #3
 800ae02:	e7fc      	b.n	800adfe <USBD_CDC_DataOut+0x32>

0800ae04 <USBD_CDC_DataIn>:
{
 800ae04:	b538      	push	{r3, r4, r5, lr}
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800ae06:	f8d0 52c8 	ldr.w	r5, [r0, #712]	@ 0x2c8
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800ae0a:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800ae0e:	33b0      	adds	r3, #176	@ 0xb0
 800ae10:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 800ae14:	b384      	cbz	r4, 800ae78 <USBD_CDC_DataIn+0x74>
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800ae16:	f001 030f 	and.w	r3, r1, #15
 800ae1a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800ae1e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800ae22:	6992      	ldr	r2, [r2, #24]
 800ae24:	b14a      	cbz	r2, 800ae3a <USBD_CDC_DataIn+0x36>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800ae26:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 800ae2a:	eb05 05cc 	add.w	r5, r5, ip, lsl #3
 800ae2e:	6a2d      	ldr	r5, [r5, #32]
 800ae30:	fbb2 fcf5 	udiv	ip, r2, r5
 800ae34:	fb05 221c 	mls	r2, r5, ip, r2
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800ae38:	b192      	cbz	r2, 800ae60 <USBD_CDC_DataIn+0x5c>
    hcdc->TxState = 0U;
 800ae3a:	2300      	movs	r3, #0
 800ae3c:	f8c4 3214 	str.w	r3, [r4, #532]	@ 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800ae40:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800ae44:	33b0      	adds	r3, #176	@ 0xb0
 800ae46:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800ae4a:	6843      	ldr	r3, [r0, #4]
 800ae4c:	691b      	ldr	r3, [r3, #16]
 800ae4e:	b1ab      	cbz	r3, 800ae7c <USBD_CDC_DataIn+0x78>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800ae50:	460a      	mov	r2, r1
 800ae52:	f504 7104 	add.w	r1, r4, #528	@ 0x210
 800ae56:	f8d4 0208 	ldr.w	r0, [r4, #520]	@ 0x208
 800ae5a:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800ae5c:	2000      	movs	r0, #0
}
 800ae5e:	bd38      	pop	{r3, r4, r5, pc}
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800ae60:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800ae64:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800ae68:	2400      	movs	r4, #0
 800ae6a:	619c      	str	r4, [r3, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800ae6c:	4623      	mov	r3, r4
 800ae6e:	4622      	mov	r2, r4
 800ae70:	f000 fb13 	bl	800b49a <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 800ae74:	4620      	mov	r0, r4
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800ae76:	e7f2      	b.n	800ae5e <USBD_CDC_DataIn+0x5a>
    return (uint8_t)USBD_FAIL;
 800ae78:	2003      	movs	r0, #3
 800ae7a:	e7f0      	b.n	800ae5e <USBD_CDC_DataIn+0x5a>
  return (uint8_t)USBD_OK;
 800ae7c:	2000      	movs	r0, #0
 800ae7e:	e7ee      	b.n	800ae5e <USBD_CDC_DataIn+0x5a>

0800ae80 <USBD_CDC_Setup>:
{
 800ae80:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae82:	b083      	sub	sp, #12
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ae84:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800ae88:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800ae8c:	f850 7022 	ldr.w	r7, [r0, r2, lsl #2]
  uint8_t ifalt = 0U;
 800ae90:	2200      	movs	r2, #0
 800ae92:	f88d 2007 	strb.w	r2, [sp, #7]
  uint16_t status_info = 0U;
 800ae96:	f8ad 2004 	strh.w	r2, [sp, #4]
  if (hcdc == NULL)
 800ae9a:	2f00      	cmp	r7, #0
 800ae9c:	d07b      	beq.n	800af96 <USBD_CDC_Setup+0x116>
 800ae9e:	4604      	mov	r4, r0
 800aea0:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aea2:	7809      	ldrb	r1, [r1, #0]
 800aea4:	f011 0660 	ands.w	r6, r1, #96	@ 0x60
 800aea8:	d034      	beq.n	800af14 <USBD_CDC_Setup+0x94>
 800aeaa:	2e20      	cmp	r6, #32
 800aeac:	d16c      	bne.n	800af88 <USBD_CDC_Setup+0x108>
      if (req->wLength != 0U)
 800aeae:	88ea      	ldrh	r2, [r5, #6]
 800aeb0:	b32a      	cbz	r2, 800aefe <USBD_CDC_Setup+0x7e>
        if ((req->bmRequest & 0x80U) != 0U)
 800aeb2:	f011 0f80 	tst.w	r1, #128	@ 0x80
 800aeb6:	d107      	bne.n	800aec8 <USBD_CDC_Setup+0x48>
          hcdc->CmdOpCode = req->bRequest;
 800aeb8:	786b      	ldrb	r3, [r5, #1]
 800aeba:	f887 3200 	strb.w	r3, [r7, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800aebe:	88ea      	ldrh	r2, [r5, #6]
 800aec0:	2a3f      	cmp	r2, #63	@ 0x3f
 800aec2:	d813      	bhi.n	800aeec <USBD_CDC_Setup+0x6c>
 800aec4:	b2d2      	uxtb	r2, r2
 800aec6:	e012      	b.n	800aeee <USBD_CDC_Setup+0x6e>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800aec8:	33b0      	adds	r3, #176	@ 0xb0
 800aeca:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800aece:	685b      	ldr	r3, [r3, #4]
 800aed0:	689b      	ldr	r3, [r3, #8]
 800aed2:	4639      	mov	r1, r7
 800aed4:	7868      	ldrb	r0, [r5, #1]
 800aed6:	4798      	blx	r3
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800aed8:	88ea      	ldrh	r2, [r5, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800aeda:	2a07      	cmp	r2, #7
 800aedc:	bf28      	it	cs
 800aede:	2207      	movcs	r2, #7
 800aee0:	4639      	mov	r1, r7
 800aee2:	4620      	mov	r0, r4
 800aee4:	f001 f92c 	bl	800c140 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800aee8:	2600      	movs	r6, #0
 800aeea:	e051      	b.n	800af90 <USBD_CDC_Setup+0x110>
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800aeec:	2240      	movs	r2, #64	@ 0x40
 800aeee:	f887 2201 	strb.w	r2, [r7, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800aef2:	4639      	mov	r1, r7
 800aef4:	4620      	mov	r0, r4
 800aef6:	f001 f938 	bl	800c16a <USBD_CtlPrepareRx>
  USBD_StatusTypeDef ret = USBD_OK;
 800aefa:	2600      	movs	r6, #0
 800aefc:	e048      	b.n	800af90 <USBD_CDC_Setup+0x110>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800aefe:	33b0      	adds	r3, #176	@ 0xb0
 800af00:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800af04:	685b      	ldr	r3, [r3, #4]
 800af06:	689b      	ldr	r3, [r3, #8]
 800af08:	2200      	movs	r2, #0
 800af0a:	4629      	mov	r1, r5
 800af0c:	7868      	ldrb	r0, [r5, #1]
 800af0e:	4798      	blx	r3
  USBD_StatusTypeDef ret = USBD_OK;
 800af10:	2600      	movs	r6, #0
 800af12:	e03d      	b.n	800af90 <USBD_CDC_Setup+0x110>
      switch (req->bRequest)
 800af14:	786f      	ldrb	r7, [r5, #1]
 800af16:	2f0b      	cmp	r7, #11
 800af18:	d831      	bhi.n	800af7e <USBD_CDC_Setup+0xfe>
 800af1a:	e8df f007 	tbb	[pc, r7]
 800af1e:	3906      	.short	0x3906
 800af20:	30303030 	.word	0x30303030
 800af24:	30303030 	.word	0x30303030
 800af28:	2616      	.short	0x2616
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af2a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800af2e:	b2db      	uxtb	r3, r3
 800af30:	2b03      	cmp	r3, #3
 800af32:	d004      	beq.n	800af3e <USBD_CDC_Setup+0xbe>
            USBD_CtlError(pdev, req);
 800af34:	4629      	mov	r1, r5
 800af36:	f000 fcde 	bl	800b8f6 <USBD_CtlError>
            ret = USBD_FAIL;
 800af3a:	2603      	movs	r6, #3
 800af3c:	e028      	b.n	800af90 <USBD_CDC_Setup+0x110>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800af3e:	2202      	movs	r2, #2
 800af40:	a901      	add	r1, sp, #4
 800af42:	f001 f8fd 	bl	800c140 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800af46:	463e      	mov	r6, r7
 800af48:	e022      	b.n	800af90 <USBD_CDC_Setup+0x110>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af4a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800af4e:	b2db      	uxtb	r3, r3
 800af50:	2b03      	cmp	r3, #3
 800af52:	d004      	beq.n	800af5e <USBD_CDC_Setup+0xde>
            USBD_CtlError(pdev, req);
 800af54:	4629      	mov	r1, r5
 800af56:	f000 fcce 	bl	800b8f6 <USBD_CtlError>
            ret = USBD_FAIL;
 800af5a:	2603      	movs	r6, #3
 800af5c:	e018      	b.n	800af90 <USBD_CDC_Setup+0x110>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800af5e:	2201      	movs	r2, #1
 800af60:	f10d 0107 	add.w	r1, sp, #7
 800af64:	f001 f8ec 	bl	800c140 <USBD_CtlSendData>
 800af68:	e012      	b.n	800af90 <USBD_CDC_Setup+0x110>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800af6a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800af6e:	b2db      	uxtb	r3, r3
 800af70:	2b03      	cmp	r3, #3
 800af72:	d00d      	beq.n	800af90 <USBD_CDC_Setup+0x110>
            USBD_CtlError(pdev, req);
 800af74:	4629      	mov	r1, r5
 800af76:	f000 fcbe 	bl	800b8f6 <USBD_CtlError>
            ret = USBD_FAIL;
 800af7a:	2603      	movs	r6, #3
 800af7c:	e008      	b.n	800af90 <USBD_CDC_Setup+0x110>
          USBD_CtlError(pdev, req);
 800af7e:	4629      	mov	r1, r5
 800af80:	f000 fcb9 	bl	800b8f6 <USBD_CtlError>
          ret = USBD_FAIL;
 800af84:	2603      	movs	r6, #3
          break;
 800af86:	e003      	b.n	800af90 <USBD_CDC_Setup+0x110>
      USBD_CtlError(pdev, req);
 800af88:	4629      	mov	r1, r5
 800af8a:	f000 fcb4 	bl	800b8f6 <USBD_CtlError>
      ret = USBD_FAIL;
 800af8e:	2603      	movs	r6, #3
}
 800af90:	4630      	mov	r0, r6
 800af92:	b003      	add	sp, #12
 800af94:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 800af96:	2603      	movs	r6, #3
 800af98:	e7fa      	b.n	800af90 <USBD_CDC_Setup+0x110>

0800af9a <USBD_CDC_DeInit>:
{
 800af9a:	b538      	push	{r3, r4, r5, lr}
 800af9c:	4604      	mov	r4, r0
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800af9e:	2181      	movs	r1, #129	@ 0x81
 800afa0:	f000 fa45 	bl	800b42e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800afa4:	2500      	movs	r5, #0
 800afa6:	8725      	strh	r5, [r4, #56]	@ 0x38
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800afa8:	2101      	movs	r1, #1
 800afaa:	4620      	mov	r0, r4
 800afac:	f000 fa3f 	bl	800b42e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800afb0:	f8a4 5178 	strh.w	r5, [r4, #376]	@ 0x178
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800afb4:	2182      	movs	r1, #130	@ 0x82
 800afb6:	4620      	mov	r0, r4
 800afb8:	f000 fa39 	bl	800b42e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800afbc:	f8a4 504c 	strh.w	r5, [r4, #76]	@ 0x4c
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800afc0:	f8a4 504e 	strh.w	r5, [r4, #78]	@ 0x4e
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800afc4:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800afc8:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800afcc:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800afd0:	b19a      	cbz	r2, 800affa <USBD_CDC_DeInit+0x60>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800afd2:	33b0      	adds	r3, #176	@ 0xb0
 800afd4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800afd8:	685b      	ldr	r3, [r3, #4]
 800afda:	685b      	ldr	r3, [r3, #4]
 800afdc:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800afde:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800afe2:	33b0      	adds	r3, #176	@ 0xb0
 800afe4:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
 800afe8:	f000 fa94 	bl	800b514 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800afec:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800aff0:	33b0      	adds	r3, #176	@ 0xb0
 800aff2:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
    pdev->pClassData = NULL;
 800aff6:	f8c4 52bc 	str.w	r5, [r4, #700]	@ 0x2bc
}
 800affa:	2000      	movs	r0, #0
 800affc:	bd38      	pop	{r3, r4, r5, pc}

0800affe <USBD_CDC_Init>:
{
 800affe:	b570      	push	{r4, r5, r6, lr}
 800b000:	4604      	mov	r4, r0
  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800b002:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800b006:	f000 fa81 	bl	800b50c <USBD_static_malloc>
  if (hcdc == NULL)
 800b00a:	2800      	cmp	r0, #0
 800b00c:	d049      	beq.n	800b0a2 <USBD_CDC_Init+0xa4>
 800b00e:	4605      	mov	r5, r0
  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800b010:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800b014:	2100      	movs	r1, #0
 800b016:	f001 f9e7 	bl	800c3e8 <memset>
  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800b01a:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800b01e:	33b0      	adds	r3, #176	@ 0xb0
 800b020:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800b024:	f8c4 52bc 	str.w	r5, [r4, #700]	@ 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b028:	7c23      	ldrb	r3, [r4, #16]
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d141      	bne.n	800b0b2 <USBD_CDC_Init+0xb4>
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800b02e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b032:	2202      	movs	r2, #2
 800b034:	2181      	movs	r1, #129	@ 0x81
 800b036:	4620      	mov	r0, r4
 800b038:	f000 f9ee 	bl	800b418 <USBD_LL_OpenEP>
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b03c:	2601      	movs	r6, #1
 800b03e:	8726      	strh	r6, [r4, #56]	@ 0x38
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b040:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b044:	2202      	movs	r2, #2
 800b046:	4631      	mov	r1, r6
 800b048:	4620      	mov	r0, r4
 800b04a:	f000 f9e5 	bl	800b418 <USBD_LL_OpenEP>
    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b04e:	f8a4 6178 	strh.w	r6, [r4, #376]	@ 0x178
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800b052:	2310      	movs	r3, #16
 800b054:	f8a4 304e 	strh.w	r3, [r4, #78]	@ 0x4e
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b058:	2308      	movs	r3, #8
 800b05a:	2203      	movs	r2, #3
 800b05c:	2182      	movs	r1, #130	@ 0x82
 800b05e:	4620      	mov	r0, r4
 800b060:	f000 f9da 	bl	800b418 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800b064:	2301      	movs	r3, #1
 800b066:	f8a4 304c 	strh.w	r3, [r4, #76]	@ 0x4c
  hcdc->RxBuffer = NULL;
 800b06a:	2600      	movs	r6, #0
 800b06c:	f8c5 6204 	str.w	r6, [r5, #516]	@ 0x204
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800b070:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800b074:	33b0      	adds	r3, #176	@ 0xb0
 800b076:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b07a:	685b      	ldr	r3, [r3, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	4798      	blx	r3
  hcdc->TxState = 0U;
 800b080:	f8c5 6214 	str.w	r6, [r5, #532]	@ 0x214
  hcdc->RxState = 0U;
 800b084:	f8c5 6218 	str.w	r6, [r5, #536]	@ 0x218
  if (hcdc->RxBuffer == NULL)
 800b088:	f8d5 2204 	ldr.w	r2, [r5, #516]	@ 0x204
 800b08c:	b362      	cbz	r2, 800b0e8 <USBD_CDC_Init+0xea>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b08e:	7c25      	ldrb	r5, [r4, #16]
 800b090:	bb1d      	cbnz	r5, 800b0da <USBD_CDC_Init+0xdc>
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b092:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b096:	2101      	movs	r1, #1
 800b098:	4620      	mov	r0, r4
 800b09a:	f000 fa06 	bl	800b4aa <USBD_LL_PrepareReceive>
}
 800b09e:	4628      	mov	r0, r5
 800b0a0:	bd70      	pop	{r4, r5, r6, pc}
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b0a2:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800b0a6:	33b0      	adds	r3, #176	@ 0xb0
 800b0a8:	2200      	movs	r2, #0
 800b0aa:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
    return (uint8_t)USBD_EMEM;
 800b0ae:	2502      	movs	r5, #2
 800b0b0:	e7f5      	b.n	800b09e <USBD_CDC_Init+0xa0>
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800b0b2:	2340      	movs	r3, #64	@ 0x40
 800b0b4:	2202      	movs	r2, #2
 800b0b6:	2181      	movs	r1, #129	@ 0x81
 800b0b8:	4620      	mov	r0, r4
 800b0ba:	f000 f9ad 	bl	800b418 <USBD_LL_OpenEP>
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b0be:	2601      	movs	r6, #1
 800b0c0:	8726      	strh	r6, [r4, #56]	@ 0x38
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b0c2:	2340      	movs	r3, #64	@ 0x40
 800b0c4:	2202      	movs	r2, #2
 800b0c6:	4631      	mov	r1, r6
 800b0c8:	4620      	mov	r0, r4
 800b0ca:	f000 f9a5 	bl	800b418 <USBD_LL_OpenEP>
    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b0ce:	f8a4 6178 	strh.w	r6, [r4, #376]	@ 0x178
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b0d2:	2310      	movs	r3, #16
 800b0d4:	f8a4 304e 	strh.w	r3, [r4, #78]	@ 0x4e
 800b0d8:	e7be      	b.n	800b058 <USBD_CDC_Init+0x5a>
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b0da:	2340      	movs	r3, #64	@ 0x40
 800b0dc:	2101      	movs	r1, #1
 800b0de:	4620      	mov	r0, r4
 800b0e0:	f000 f9e3 	bl	800b4aa <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 800b0e4:	2500      	movs	r5, #0
 800b0e6:	e7da      	b.n	800b09e <USBD_CDC_Init+0xa0>
    return (uint8_t)USBD_EMEM;
 800b0e8:	2502      	movs	r5, #2
 800b0ea:	e7d8      	b.n	800b09e <USBD_CDC_Init+0xa0>

0800b0ec <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 800b0ec:	b139      	cbz	r1, 800b0fe <USBD_CDC_RegisterInterface+0x12>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData[pdev->classId] = fops;
 800b0ee:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800b0f2:	33b0      	adds	r3, #176	@ 0xb0
 800b0f4:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800b0f8:	6041      	str	r1, [r0, #4]

  return (uint8_t)USBD_OK;
 800b0fa:	2000      	movs	r0, #0
 800b0fc:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800b0fe:	2003      	movs	r0, #3
}
 800b100:	4770      	bx	lr

0800b102 <USBD_CDC_SetTxBuffer>:
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b102:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800b106:	33b0      	adds	r3, #176	@ 0xb0
 800b108:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b10c:	b12b      	cbz	r3, 800b11a <USBD_CDC_SetTxBuffer+0x18>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->TxBuffer = pbuff;
 800b10e:	f8c3 1208 	str.w	r1, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800b112:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800b116:	2000      	movs	r0, #0
 800b118:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800b11a:	2003      	movs	r0, #3
}
 800b11c:	4770      	bx	lr

0800b11e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b11e:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800b122:	33b0      	adds	r3, #176	@ 0xb0
 800b124:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]

  if (hcdc == NULL)
 800b128:	b11b      	cbz	r3, 800b132 <USBD_CDC_SetRxBuffer+0x14>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;
 800b12a:	f8c3 1204 	str.w	r1, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800b12e:	2000      	movs	r0, #0
 800b130:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800b132:	2003      	movs	r0, #3
}
 800b134:	4770      	bx	lr

0800b136 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b136:	b508      	push	{r3, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b138:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800b13c:	33b0      	adds	r3, #176	@ 0xb0
 800b13e:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b142:	b18a      	cbz	r2, 800b168 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (hcdc->TxState == 0U)
 800b144:	f8d2 3214 	ldr.w	r3, [r2, #532]	@ 0x214
 800b148:	b10b      	cbz	r3, 800b14e <USBD_CDC_TransmitPacket+0x18>
  USBD_StatusTypeDef ret = USBD_BUSY;
 800b14a:	2001      	movs	r0, #1

    ret = USBD_OK;
  }

  return (uint8_t)ret;
}
 800b14c:	bd08      	pop	{r3, pc}
    hcdc->TxState = 1U;
 800b14e:	2301      	movs	r3, #1
 800b150:	f8c2 3214 	str.w	r3, [r2, #532]	@ 0x214
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800b154:	f8d2 3210 	ldr.w	r3, [r2, #528]	@ 0x210
 800b158:	62c3      	str	r3, [r0, #44]	@ 0x2c
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800b15a:	f8d2 2208 	ldr.w	r2, [r2, #520]	@ 0x208
 800b15e:	2181      	movs	r1, #129	@ 0x81
 800b160:	f000 f99b 	bl	800b49a <USBD_LL_Transmit>
    ret = USBD_OK;
 800b164:	2000      	movs	r0, #0
 800b166:	e7f1      	b.n	800b14c <USBD_CDC_TransmitPacket+0x16>
    return (uint8_t)USBD_FAIL;
 800b168:	2003      	movs	r0, #3
 800b16a:	e7ef      	b.n	800b14c <USBD_CDC_TransmitPacket+0x16>

0800b16c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b16c:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b16e:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800b172:	33b0      	adds	r3, #176	@ 0xb0
 800b174:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b178:	b192      	cbz	r2, 800b1a0 <USBD_CDC_ReceivePacket+0x34>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b17a:	7c04      	ldrb	r4, [r0, #16]
 800b17c:	b944      	cbnz	r4, 800b190 <USBD_CDC_ReceivePacket+0x24>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b17e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b182:	f8d2 2204 	ldr.w	r2, [r2, #516]	@ 0x204
 800b186:	2101      	movs	r1, #1
 800b188:	f000 f98f 	bl	800b4aa <USBD_LL_PrepareReceive>
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
}
 800b18c:	4620      	mov	r0, r4
 800b18e:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b190:	2340      	movs	r3, #64	@ 0x40
 800b192:	f8d2 2204 	ldr.w	r2, [r2, #516]	@ 0x204
 800b196:	2101      	movs	r1, #1
 800b198:	f000 f987 	bl	800b4aa <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 800b19c:	2400      	movs	r4, #0
 800b19e:	e7f5      	b.n	800b18c <USBD_CDC_ReceivePacket+0x20>
    return (uint8_t)USBD_FAIL;
 800b1a0:	2403      	movs	r4, #3
 800b1a2:	e7f3      	b.n	800b18c <USBD_CDC_ReceivePacket+0x20>

0800b1a4 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 800b1a4:	2000      	movs	r0, #0
 800b1a6:	4770      	bx	lr

0800b1a8 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 800b1a8:	2000      	movs	r0, #0
 800b1aa:	4770      	bx	lr

0800b1ac <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 800b1ac:	2000      	movs	r0, #0
 800b1ae:	4770      	bx	lr

0800b1b0 <CDC_Receive_FS>:
{
 800b1b0:	b510      	push	{r4, lr}
 800b1b2:	4601      	mov	r1, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b1b4:	4c04      	ldr	r4, [pc, #16]	@ (800b1c8 <CDC_Receive_FS+0x18>)
 800b1b6:	4620      	mov	r0, r4
 800b1b8:	f7ff ffb1 	bl	800b11e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b1bc:	4620      	mov	r0, r4
 800b1be:	f7ff ffd5 	bl	800b16c <USBD_CDC_ReceivePacket>
}
 800b1c2:	2000      	movs	r0, #0
 800b1c4:	bd10      	pop	{r4, pc}
 800b1c6:	bf00      	nop
 800b1c8:	200008c4 	.word	0x200008c4

0800b1cc <CDC_Init_FS>:
{
 800b1cc:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b1ce:	4c06      	ldr	r4, [pc, #24]	@ (800b1e8 <CDC_Init_FS+0x1c>)
 800b1d0:	2200      	movs	r2, #0
 800b1d2:	4906      	ldr	r1, [pc, #24]	@ (800b1ec <CDC_Init_FS+0x20>)
 800b1d4:	4620      	mov	r0, r4
 800b1d6:	f7ff ff94 	bl	800b102 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b1da:	4905      	ldr	r1, [pc, #20]	@ (800b1f0 <CDC_Init_FS+0x24>)
 800b1dc:	4620      	mov	r0, r4
 800b1de:	f7ff ff9e 	bl	800b11e <USBD_CDC_SetRxBuffer>
}
 800b1e2:	2000      	movs	r0, #0
 800b1e4:	bd10      	pop	{r4, pc}
 800b1e6:	bf00      	nop
 800b1e8:	200008c4 	.word	0x200008c4
 800b1ec:	20000ba0 	.word	0x20000ba0
 800b1f0:	200013a0 	.word	0x200013a0

0800b1f4 <CDC_Transmit_FS>:
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b1f4:	4b09      	ldr	r3, [pc, #36]	@ (800b21c <CDC_Transmit_FS+0x28>)
 800b1f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
  if (hcdc->TxState != 0){
 800b1fa:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b1fe:	b10b      	cbz	r3, 800b204 <CDC_Transmit_FS+0x10>
    return USBD_BUSY;
 800b200:	2001      	movs	r0, #1
}
 800b202:	4770      	bx	lr
{
 800b204:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b206:	4c05      	ldr	r4, [pc, #20]	@ (800b21c <CDC_Transmit_FS+0x28>)
 800b208:	460a      	mov	r2, r1
 800b20a:	4601      	mov	r1, r0
 800b20c:	4620      	mov	r0, r4
 800b20e:	f7ff ff78 	bl	800b102 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b212:	4620      	mov	r0, r4
 800b214:	f7ff ff8f 	bl	800b136 <USBD_CDC_TransmitPacket>
}
 800b218:	bd10      	pop	{r4, pc}
 800b21a:	bf00      	nop
 800b21c:	200008c4 	.word	0x200008c4

0800b220 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 800b220:	2803      	cmp	r0, #3
 800b222:	d805      	bhi.n	800b230 <USBD_Get_USB_Status+0x10>
 800b224:	e8df f000 	tbb	[pc, r0]
 800b228:	05020405 	.word	0x05020405
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b22c:	2001      	movs	r0, #1
    break;
 800b22e:	4770      	bx	lr
      usb_status = USBD_FAIL;
 800b230:	2003      	movs	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 800b232:	4770      	bx	lr

0800b234 <SystemClockConfig_Resume>:
{
 800b234:	b508      	push	{r3, lr}
  SystemClock_Config();
 800b236:	f7f7 fd9d 	bl	8002d74 <SystemClock_Config>
}
 800b23a:	bd08      	pop	{r3, pc}

0800b23c <HAL_PCD_MspInit>:
{
 800b23c:	b510      	push	{r4, lr}
 800b23e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b240:	2300      	movs	r3, #0
 800b242:	9303      	str	r3, [sp, #12]
 800b244:	9304      	str	r3, [sp, #16]
 800b246:	9305      	str	r3, [sp, #20]
 800b248:	9306      	str	r3, [sp, #24]
 800b24a:	9307      	str	r3, [sp, #28]
  if(pcdHandle->Instance==USB)
 800b24c:	6802      	ldr	r2, [r0, #0]
 800b24e:	4b1b      	ldr	r3, [pc, #108]	@ (800b2bc <HAL_PCD_MspInit+0x80>)
 800b250:	429a      	cmp	r2, r3
 800b252:	d001      	beq.n	800b258 <HAL_PCD_MspInit+0x1c>
}
 800b254:	b008      	add	sp, #32
 800b256:	bd10      	pop	{r4, pc}
  SET_BIT(RCC->AHB2ENR, Periphs);
 800b258:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
 800b25c:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800b25e:	f043 0301 	orr.w	r3, r3, #1
 800b262:	64e3      	str	r3, [r4, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800b264:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800b266:	f003 0301 	and.w	r3, r3, #1
 800b26a:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 800b26c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b26e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800b272:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b274:	2302      	movs	r3, #2
 800b276:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 800b278:	230a      	movs	r3, #10
 800b27a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b27c:	a903      	add	r1, sp, #12
 800b27e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800b282:	f7fa f879 	bl	8005378 <HAL_GPIO_Init>
  SET_BIT(RCC->APB1ENR1, Periphs);
 800b286:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b288:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b28c:	65a3      	str	r3, [r4, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800b28e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b290:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b294:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 800b296:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_HP_IRQn, 0, 0);
 800b298:	2200      	movs	r2, #0
 800b29a:	4611      	mov	r1, r2
 800b29c:	2013      	movs	r0, #19
 800b29e:	f7fa f823 	bl	80052e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_IRQn);
 800b2a2:	2013      	movs	r0, #19
 800b2a4:	f7fa f830 	bl	8005308 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800b2a8:	2200      	movs	r2, #0
 800b2aa:	4611      	mov	r1, r2
 800b2ac:	2014      	movs	r0, #20
 800b2ae:	f7fa f81b 	bl	80052e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800b2b2:	2014      	movs	r0, #20
 800b2b4:	f7fa f828 	bl	8005308 <HAL_NVIC_EnableIRQ>
}
 800b2b8:	e7cc      	b.n	800b254 <HAL_PCD_MspInit+0x18>
 800b2ba:	bf00      	nop
 800b2bc:	40006800 	.word	0x40006800

0800b2c0 <HAL_PCD_SetupStageCallback>:
{
 800b2c0:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b2c2:	f500 7126 	add.w	r1, r0, #664	@ 0x298
 800b2c6:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 800b2ca:	f000 f971 	bl	800b5b0 <USBD_LL_SetupStage>
}
 800b2ce:	bd08      	pop	{r3, pc}

0800b2d0 <HAL_PCD_DataOutStageCallback>:
{
 800b2d0:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b2d2:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 800b2d6:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800b2da:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
 800b2de:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 800b2e2:	f000 f9f7 	bl	800b6d4 <USBD_LL_DataOutStage>
}
 800b2e6:	bd08      	pop	{r3, pc}

0800b2e8 <HAL_PCD_DataInStageCallback>:
{
 800b2e8:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b2ea:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 800b2ee:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800b2f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b2f4:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 800b2f8:	f000 fa4e 	bl	800b798 <USBD_LL_DataInStage>
}
 800b2fc:	bd08      	pop	{r3, pc}

0800b2fe <HAL_PCD_SOFCallback>:
{
 800b2fe:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b300:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 800b304:	f000 f9d1 	bl	800b6aa <USBD_LL_SOF>
}
 800b308:	bd08      	pop	{r3, pc}

0800b30a <HAL_PCD_ResetCallback>:
{
 800b30a:	b510      	push	{r4, lr}
 800b30c:	4604      	mov	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800b30e:	7943      	ldrb	r3, [r0, #5]
 800b310:	2b02      	cmp	r3, #2
 800b312:	d109      	bne.n	800b328 <HAL_PCD_ResetCallback+0x1e>
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b314:	2101      	movs	r1, #1
 800b316:	f8d4 02d8 	ldr.w	r0, [r4, #728]	@ 0x2d8
 800b31a:	f000 f9a7 	bl	800b66c <USBD_LL_SetSpeed>
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b31e:	f8d4 02d8 	ldr.w	r0, [r4, #728]	@ 0x2d8
 800b322:	f000 f971 	bl	800b608 <USBD_LL_Reset>
}
 800b326:	bd10      	pop	{r4, pc}
    Error_Handler();
 800b328:	f7f7 fd22 	bl	8002d70 <Error_Handler>
 800b32c:	e7f2      	b.n	800b314 <HAL_PCD_ResetCallback+0xa>
	...

0800b330 <HAL_PCD_SuspendCallback>:
{
 800b330:	b510      	push	{r4, lr}
 800b332:	4604      	mov	r4, r0
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b334:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 800b338:	f000 f99b 	bl	800b672 <USBD_LL_Suspend>
  if (hpcd->Init.low_power_enable)
 800b33c:	7a63      	ldrb	r3, [r4, #9]
 800b33e:	b123      	cbz	r3, 800b34a <HAL_PCD_SuspendCallback+0x1a>
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b340:	4a02      	ldr	r2, [pc, #8]	@ (800b34c <HAL_PCD_SuspendCallback+0x1c>)
 800b342:	6913      	ldr	r3, [r2, #16]
 800b344:	f043 0306 	orr.w	r3, r3, #6
 800b348:	6113      	str	r3, [r2, #16]
}
 800b34a:	bd10      	pop	{r4, pc}
 800b34c:	e000ed00 	.word	0xe000ed00

0800b350 <HAL_PCD_ResumeCallback>:
{
 800b350:	b510      	push	{r4, lr}
 800b352:	4604      	mov	r4, r0
  if (hpcd->Init.low_power_enable)
 800b354:	7a43      	ldrb	r3, [r0, #9]
 800b356:	b923      	cbnz	r3, 800b362 <HAL_PCD_ResumeCallback+0x12>
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b358:	f8d4 02d8 	ldr.w	r0, [r4, #728]	@ 0x2d8
 800b35c:	f000 f998 	bl	800b690 <USBD_LL_Resume>
}
 800b360:	bd10      	pop	{r4, pc}
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b362:	4a04      	ldr	r2, [pc, #16]	@ (800b374 <HAL_PCD_ResumeCallback+0x24>)
 800b364:	6913      	ldr	r3, [r2, #16]
 800b366:	f023 0306 	bic.w	r3, r3, #6
 800b36a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800b36c:	f7ff ff62 	bl	800b234 <SystemClockConfig_Resume>
 800b370:	e7f2      	b.n	800b358 <HAL_PCD_ResumeCallback+0x8>
 800b372:	bf00      	nop
 800b374:	e000ed00 	.word	0xe000ed00

0800b378 <USBD_LL_Init>:
{
 800b378:	b538      	push	{r3, r4, r5, lr}
 800b37a:	4605      	mov	r5, r0
  hpcd_USB_FS.pData = pdev;
 800b37c:	4c20      	ldr	r4, [pc, #128]	@ (800b400 <USBD_LL_Init+0x88>)
 800b37e:	f8c4 02d8 	str.w	r0, [r4, #728]	@ 0x2d8
  pdev->pData = &hpcd_USB_FS;
 800b382:	f8c0 42c8 	str.w	r4, [r0, #712]	@ 0x2c8
  HAL_PWREx_EnableVddUSB();
 800b386:	f7fb f9f9 	bl	800677c <HAL_PWREx_EnableVddUSB>
  hpcd_USB_FS.Instance = USB;
 800b38a:	4b1e      	ldr	r3, [pc, #120]	@ (800b404 <USBD_LL_Init+0x8c>)
 800b38c:	6023      	str	r3, [r4, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800b38e:	2308      	movs	r3, #8
 800b390:	7123      	strb	r3, [r4, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800b392:	2302      	movs	r3, #2
 800b394:	7163      	strb	r3, [r4, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b396:	71e3      	strb	r3, [r4, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800b398:	2300      	movs	r3, #0
 800b39a:	7223      	strb	r3, [r4, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800b39c:	7263      	strb	r3, [r4, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800b39e:	72a3      	strb	r3, [r4, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800b3a0:	72e3      	strb	r3, [r4, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800b3a2:	4620      	mov	r0, r4
 800b3a4:	f7fa fa74 	bl	8005890 <HAL_PCD_Init>
 800b3a8:	bb30      	cbnz	r0, 800b3f8 <USBD_LL_Init+0x80>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800b3aa:	2318      	movs	r3, #24
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	4611      	mov	r1, r2
 800b3b0:	f8d5 02c8 	ldr.w	r0, [r5, #712]	@ 0x2c8
 800b3b4:	f7fb f9a0 	bl	80066f8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800b3b8:	2358      	movs	r3, #88	@ 0x58
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	2180      	movs	r1, #128	@ 0x80
 800b3be:	f8d5 02c8 	ldr.w	r0, [r5, #712]	@ 0x2c8
 800b3c2:	f7fb f999 	bl	80066f8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800b3c6:	23c0      	movs	r3, #192	@ 0xc0
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	2181      	movs	r1, #129	@ 0x81
 800b3cc:	f8d5 02c8 	ldr.w	r0, [r5, #712]	@ 0x2c8
 800b3d0:	f7fb f992 	bl	80066f8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800b3d4:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800b3d8:	2200      	movs	r2, #0
 800b3da:	2101      	movs	r1, #1
 800b3dc:	f8d5 02c8 	ldr.w	r0, [r5, #712]	@ 0x2c8
 800b3e0:	f7fb f98a 	bl	80066f8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800b3e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b3e8:	2200      	movs	r2, #0
 800b3ea:	2182      	movs	r1, #130	@ 0x82
 800b3ec:	f8d5 02c8 	ldr.w	r0, [r5, #712]	@ 0x2c8
 800b3f0:	f7fb f982 	bl	80066f8 <HAL_PCDEx_PMAConfig>
}
 800b3f4:	2000      	movs	r0, #0
 800b3f6:	bd38      	pop	{r3, r4, r5, pc}
    Error_Handler( );
 800b3f8:	f7f7 fcba 	bl	8002d70 <Error_Handler>
 800b3fc:	e7d5      	b.n	800b3aa <USBD_LL_Init+0x32>
 800b3fe:	bf00      	nop
 800b400:	20001dc0 	.word	0x20001dc0
 800b404:	40006800 	.word	0x40006800

0800b408 <USBD_LL_Start>:
{
 800b408:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 800b40a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800b40e:	f7fa fa9a 	bl	8005946 <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800b412:	f7ff ff05 	bl	800b220 <USBD_Get_USB_Status>
}
 800b416:	bd08      	pop	{r3, pc}

0800b418 <USBD_LL_OpenEP>:
{
 800b418:	b508      	push	{r3, lr}
 800b41a:	4694      	mov	ip, r2
 800b41c:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b41e:	4663      	mov	r3, ip
 800b420:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800b424:	f7fb f82b 	bl	800647e <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800b428:	f7ff fefa 	bl	800b220 <USBD_Get_USB_Status>
}
 800b42c:	bd08      	pop	{r3, pc}

0800b42e <USBD_LL_CloseEP>:
{
 800b42e:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b430:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800b434:	f7fb f866 	bl	8006504 <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800b438:	f7ff fef2 	bl	800b220 <USBD_Get_USB_Status>
}
 800b43c:	bd08      	pop	{r3, pc}

0800b43e <USBD_LL_StallEP>:
{
 800b43e:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b440:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800b444:	f7fb f8e0 	bl	8006608 <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800b448:	f7ff feea 	bl	800b220 <USBD_Get_USB_Status>
}
 800b44c:	bd08      	pop	{r3, pc}

0800b44e <USBD_LL_ClearStallEP>:
{
 800b44e:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b450:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800b454:	f7fb f911 	bl	800667a <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800b458:	f7ff fee2 	bl	800b220 <USBD_Get_USB_Status>
}
 800b45c:	bd08      	pop	{r3, pc}

0800b45e <USBD_LL_IsStallEP>:
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b45e:	f8d0 32c8 	ldr.w	r3, [r0, #712]	@ 0x2c8
  if((ep_addr & 0x80) == 0x80)
 800b462:	f011 0f80 	tst.w	r1, #128	@ 0x80
 800b466:	d108      	bne.n	800b47a <USBD_LL_IsStallEP+0x1c>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b468:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 800b46c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800b470:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800b474:	f893 0152 	ldrb.w	r0, [r3, #338]	@ 0x152
}
 800b478:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b47a:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 800b47e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800b482:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800b486:	7c98      	ldrb	r0, [r3, #18]
 800b488:	4770      	bx	lr

0800b48a <USBD_LL_SetUSBAddress>:
{
 800b48a:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b48c:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800b490:	f7fa ff09 	bl	80062a6 <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800b494:	f7ff fec4 	bl	800b220 <USBD_Get_USB_Status>
}
 800b498:	bd08      	pop	{r3, pc}

0800b49a <USBD_LL_Transmit>:
{
 800b49a:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b49c:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800b4a0:	f7fb f88c 	bl	80065bc <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800b4a4:	f7ff febc 	bl	800b220 <USBD_Get_USB_Status>
}
 800b4a8:	bd08      	pop	{r3, pc}

0800b4aa <USBD_LL_PrepareReceive>:
{
 800b4aa:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b4ac:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800b4b0:	f7fb f85e 	bl	8006570 <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800b4b4:	f7ff feb4 	bl	800b220 <USBD_Get_USB_Status>
}
 800b4b8:	bd08      	pop	{r3, pc}

0800b4ba <USBD_LL_GetRxDataSize>:
{
 800b4ba:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b4bc:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800b4c0:	f7fb f873 	bl	80065aa <HAL_PCD_EP_GetRxCount>
}
 800b4c4:	bd08      	pop	{r3, pc}
	...

0800b4c8 <HAL_PCDEx_LPM_Callback>:
{
 800b4c8:	b510      	push	{r4, lr}
 800b4ca:	4604      	mov	r4, r0
  switch (msg)
 800b4cc:	b169      	cbz	r1, 800b4ea <HAL_PCDEx_LPM_Callback+0x22>
 800b4ce:	2901      	cmp	r1, #1
 800b4d0:	d111      	bne.n	800b4f6 <HAL_PCDEx_LPM_Callback+0x2e>
    USBD_LL_Suspend(hpcd->pData);
 800b4d2:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 800b4d6:	f000 f8cc 	bl	800b672 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800b4da:	7a63      	ldrb	r3, [r4, #9]
 800b4dc:	b15b      	cbz	r3, 800b4f6 <HAL_PCDEx_LPM_Callback+0x2e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b4de:	4a0a      	ldr	r2, [pc, #40]	@ (800b508 <HAL_PCDEx_LPM_Callback+0x40>)
 800b4e0:	6913      	ldr	r3, [r2, #16]
 800b4e2:	f043 0306 	orr.w	r3, r3, #6
 800b4e6:	6113      	str	r3, [r2, #16]
}
 800b4e8:	e005      	b.n	800b4f6 <HAL_PCDEx_LPM_Callback+0x2e>
    if (hpcd->Init.low_power_enable)
 800b4ea:	7a43      	ldrb	r3, [r0, #9]
 800b4ec:	b923      	cbnz	r3, 800b4f8 <HAL_PCDEx_LPM_Callback+0x30>
    USBD_LL_Resume(hpcd->pData);
 800b4ee:	f8d4 02d8 	ldr.w	r0, [r4, #728]	@ 0x2d8
 800b4f2:	f000 f8cd 	bl	800b690 <USBD_LL_Resume>
}
 800b4f6:	bd10      	pop	{r4, pc}
      SystemClockConfig_Resume();
 800b4f8:	f7ff fe9c 	bl	800b234 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b4fc:	4a02      	ldr	r2, [pc, #8]	@ (800b508 <HAL_PCDEx_LPM_Callback+0x40>)
 800b4fe:	6913      	ldr	r3, [r2, #16]
 800b500:	f023 0306 	bic.w	r3, r3, #6
 800b504:	6113      	str	r3, [r2, #16]
 800b506:	e7f2      	b.n	800b4ee <HAL_PCDEx_LPM_Callback+0x26>
 800b508:	e000ed00 	.word	0xe000ed00

0800b50c <USBD_static_malloc>:
}
 800b50c:	4800      	ldr	r0, [pc, #0]	@ (800b510 <USBD_static_malloc+0x4>)
 800b50e:	4770      	bx	lr
 800b510:	20001ba0 	.word	0x20001ba0

0800b514 <USBD_static_free>:
}
 800b514:	4770      	bx	lr

0800b516 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b516:	b198      	cbz	r0, 800b540 <USBD_Init+0x2a>
{
 800b518:	b508      	push	{r3, lr}
 800b51a:	4603      	mov	r3, r0
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800b51c:	2000      	movs	r0, #0
 800b51e:	f8c3 02b8 	str.w	r0, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800b522:	f8c3 02c4 	str.w	r0, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800b526:	f8c3 02d0 	str.w	r0, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b52a:	b109      	cbz	r1, 800b530 <USBD_Init+0x1a>
  {
    pdev->pDesc = pdesc;
 800b52c:	f8c3 12b4 	str.w	r1, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b530:	2101      	movs	r1, #1
 800b532:	f883 129c 	strb.w	r1, [r3, #668]	@ 0x29c
  pdev->id = id;
 800b536:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b538:	4618      	mov	r0, r3
 800b53a:	f7ff ff1d 	bl	800b378 <USBD_LL_Init>

  return ret;
}
 800b53e:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800b540:	2003      	movs	r0, #3
}
 800b542:	4770      	bx	lr

0800b544 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b544:	b510      	push	{r4, lr}
 800b546:	b082      	sub	sp, #8
  uint16_t len = 0U;
 800b548:	2300      	movs	r3, #0
 800b54a:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 800b54e:	b1b9      	cbz	r1, 800b580 <USBD_RegisterClass+0x3c>
 800b550:	4604      	mov	r4, r0
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800b552:	f8c0 12b8 	str.w	r1, [r0, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800b556:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 800b55a:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 800b55c:	b143      	cbz	r3, 800b570 <USBD_RegisterClass+0x2c>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800b55e:	32ae      	adds	r2, #174	@ 0xae
 800b560:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 800b564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b566:	f10d 0006 	add.w	r0, sp, #6
 800b56a:	4798      	blx	r3
 800b56c:	f8c4 02d0 	str.w	r0, [r4, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800b570:	f8d4 32d8 	ldr.w	r3, [r4, #728]	@ 0x2d8
 800b574:	3301      	adds	r3, #1
 800b576:	f8c4 32d8 	str.w	r3, [r4, #728]	@ 0x2d8

  return USBD_OK;
 800b57a:	2000      	movs	r0, #0
}
 800b57c:	b002      	add	sp, #8
 800b57e:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 800b580:	2003      	movs	r0, #3
 800b582:	e7fb      	b.n	800b57c <USBD_RegisterClass+0x38>

0800b584 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b584:	b508      	push	{r3, lr}
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b586:	f7ff ff3f 	bl	800b408 <USBD_LL_Start>
}
 800b58a:	bd08      	pop	{r3, pc}

0800b58c <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b58c:	b508      	push	{r3, lr}
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b58e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800b592:	b113      	cbz	r3, 800b59a <USBD_SetClassConfig+0xe>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	4798      	blx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800b598:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 800b59a:	2000      	movs	r0, #0
 800b59c:	e7fc      	b.n	800b598 <USBD_SetClassConfig+0xc>

0800b59e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b59e:	b508      	push	{r3, lr}
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800b5a0:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800b5a4:	685b      	ldr	r3, [r3, #4]
 800b5a6:	4798      	blx	r3
 800b5a8:	b900      	cbnz	r0, 800b5ac <USBD_ClrClassConfig+0xe>
    ret = USBD_FAIL;
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800b5aa:	bd08      	pop	{r3, pc}
    ret = USBD_FAIL;
 800b5ac:	2003      	movs	r0, #3
 800b5ae:	e7fc      	b.n	800b5aa <USBD_ClrClassConfig+0xc>

0800b5b0 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b5b0:	b538      	push	{r3, r4, r5, lr}
 800b5b2:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b5b4:	f200 25aa 	addw	r5, r0, #682	@ 0x2aa
 800b5b8:	4628      	mov	r0, r5
 800b5ba:	f000 f988 	bl	800b8ce <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b5be:	2301      	movs	r3, #1
 800b5c0:	f8c4 3294 	str.w	r3, [r4, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b5c4:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	@ 0x2b0
 800b5c8:	f8c4 3298 	str.w	r3, [r4, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b5cc:	f894 12aa 	ldrb.w	r1, [r4, #682]	@ 0x2aa
 800b5d0:	f001 031f 	and.w	r3, r1, #31
 800b5d4:	2b01      	cmp	r3, #1
 800b5d6:	d007      	beq.n	800b5e8 <USBD_LL_SetupStage+0x38>
 800b5d8:	2b02      	cmp	r3, #2
 800b5da:	d00a      	beq.n	800b5f2 <USBD_LL_SetupStage+0x42>
 800b5dc:	b973      	cbnz	r3, 800b5fc <USBD_LL_SetupStage+0x4c>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b5de:	4629      	mov	r1, r5
 800b5e0:	4620      	mov	r0, r4
 800b5e2:	f000 fb5b 	bl	800bc9c <USBD_StdDevReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 800b5e6:	bd38      	pop	{r3, r4, r5, pc}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b5e8:	4629      	mov	r1, r5
 800b5ea:	4620      	mov	r0, r4
 800b5ec:	f000 fb91 	bl	800bd12 <USBD_StdItfReq>
      break;
 800b5f0:	e7f9      	b.n	800b5e6 <USBD_LL_SetupStage+0x36>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b5f2:	4629      	mov	r1, r5
 800b5f4:	4620      	mov	r0, r4
 800b5f6:	f000 fbce 	bl	800bd96 <USBD_StdEPReq>
      break;
 800b5fa:	e7f4      	b.n	800b5e6 <USBD_LL_SetupStage+0x36>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b5fc:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 800b600:	4620      	mov	r0, r4
 800b602:	f7ff ff1c 	bl	800b43e <USBD_LL_StallEP>
      break;
 800b606:	e7ee      	b.n	800b5e6 <USBD_LL_SetupStage+0x36>

0800b608 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b60a:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret = USBD_OK;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b60c:	2301      	movs	r3, #1
 800b60e:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b612:	2300      	movs	r3, #0
 800b614:	f8c0 3294 	str.w	r3, [r0, #660]	@ 0x294
  pdev->dev_config = 0U;
 800b618:	6043      	str	r3, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 800b61a:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800b61e:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800b622:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800b626:	b1db      	cbz	r3, 800b660 <USBD_LL_Reset+0x58>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800b628:	685b      	ldr	r3, [r3, #4]
 800b62a:	b1db      	cbz	r3, 800b664 <USBD_LL_Reset+0x5c>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b62c:	2100      	movs	r1, #0
 800b62e:	4798      	blx	r3
 800b630:	4607      	mov	r7, r0
 800b632:	b9c8      	cbnz	r0, 800b668 <USBD_LL_Reset+0x60>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b634:	2340      	movs	r3, #64	@ 0x40
 800b636:	2200      	movs	r2, #0
 800b638:	4611      	mov	r1, r2
 800b63a:	4620      	mov	r0, r4
 800b63c:	f7ff feec 	bl	800b418 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b640:	2601      	movs	r6, #1
 800b642:	f8a4 6164 	strh.w	r6, [r4, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b646:	2540      	movs	r5, #64	@ 0x40
 800b648:	f8c4 5160 	str.w	r5, [r4, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b64c:	462b      	mov	r3, r5
 800b64e:	2200      	movs	r2, #0
 800b650:	2180      	movs	r1, #128	@ 0x80
 800b652:	4620      	mov	r0, r4
 800b654:	f7ff fee0 	bl	800b418 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b658:	84a6      	strh	r6, [r4, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b65a:	6225      	str	r5, [r4, #32]

  return ret;
}
 800b65c:	4638      	mov	r0, r7
 800b65e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 800b660:	2700      	movs	r7, #0
 800b662:	e7e7      	b.n	800b634 <USBD_LL_Reset+0x2c>
 800b664:	2700      	movs	r7, #0
 800b666:	e7e5      	b.n	800b634 <USBD_LL_Reset+0x2c>
        ret = USBD_FAIL;
 800b668:	2703      	movs	r7, #3
 800b66a:	e7e3      	b.n	800b634 <USBD_LL_Reset+0x2c>

0800b66c <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 800b66c:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 800b66e:	2000      	movs	r0, #0
 800b670:	4770      	bx	lr

0800b672 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800b672:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800b676:	b2db      	uxtb	r3, r3
 800b678:	2b04      	cmp	r3, #4
 800b67a:	d004      	beq.n	800b686 <USBD_LL_Suspend+0x14>
  {
    pdev->dev_old_state = pdev->dev_state;
 800b67c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800b680:	b2db      	uxtb	r3, r3
 800b682:	f880 329d 	strb.w	r3, [r0, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b686:	2304      	movs	r3, #4
 800b688:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c

  return USBD_OK;
}
 800b68c:	2000      	movs	r0, #0
 800b68e:	4770      	bx	lr

0800b690 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b690:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800b694:	b2db      	uxtb	r3, r3
 800b696:	2b04      	cmp	r3, #4
 800b698:	d001      	beq.n	800b69e <USBD_LL_Resume+0xe>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 800b69a:	2000      	movs	r0, #0
 800b69c:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 800b69e:	f890 329d 	ldrb.w	r3, [r0, #669]	@ 0x29d
 800b6a2:	b2db      	uxtb	r3, r3
 800b6a4:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
 800b6a8:	e7f7      	b.n	800b69a <USBD_LL_Resume+0xa>

0800b6aa <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b6aa:	b508      	push	{r3, lr}
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b6ac:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800b6b0:	b2db      	uxtb	r3, r3
 800b6b2:	2b03      	cmp	r3, #3
 800b6b4:	d001      	beq.n	800b6ba <USBD_LL_SOF+0x10>
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
}
 800b6b6:	2000      	movs	r0, #0
 800b6b8:	bd08      	pop	{r3, pc}
    if (pdev->pClass[0] != NULL)
 800b6ba:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d0f9      	beq.n	800b6b6 <USBD_LL_SOF+0xc>
      if (pdev->pClass[0]->SOF != NULL)
 800b6c2:	69db      	ldr	r3, [r3, #28]
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d0f6      	beq.n	800b6b6 <USBD_LL_SOF+0xc>
        (void)pdev->pClass[0]->SOF(pdev);
 800b6c8:	4798      	blx	r3
 800b6ca:	e7f4      	b.n	800b6b6 <USBD_LL_SOF+0xc>

0800b6cc <USBD_CoreFindIF>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 800b6cc:	2000      	movs	r0, #0
 800b6ce:	4770      	bx	lr

0800b6d0 <USBD_CoreFindEP>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 800b6d0:	2000      	movs	r0, #0
 800b6d2:	4770      	bx	lr

0800b6d4 <USBD_LL_DataOutStage>:
{
 800b6d4:	b538      	push	{r3, r4, r5, lr}
 800b6d6:	4604      	mov	r4, r0
  if (epnum == 0U)
 800b6d8:	460d      	mov	r5, r1
 800b6da:	2900      	cmp	r1, #0
 800b6dc:	d142      	bne.n	800b764 <USBD_LL_DataOutStage+0x90>
 800b6de:	4613      	mov	r3, r2
    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b6e0:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 800b6e4:	2a03      	cmp	r2, #3
 800b6e6:	d001      	beq.n	800b6ec <USBD_LL_DataOutStage+0x18>
  return USBD_OK;
 800b6e8:	4608      	mov	r0, r1
}
 800b6ea:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 800b6ec:	f8d0 115c 	ldr.w	r1, [r0, #348]	@ 0x15c
 800b6f0:	f8d0 2160 	ldr.w	r2, [r0, #352]	@ 0x160
 800b6f4:	4291      	cmp	r1, r2
 800b6f6:	d809      	bhi.n	800b70c <USBD_LL_DataOutStage+0x38>
        switch (pdev->request.bmRequest & 0x1FU)
 800b6f8:	f890 32aa 	ldrb.w	r3, [r0, #682]	@ 0x2aa
 800b6fc:	f003 031f 	and.w	r3, r3, #31
 800b700:	2b01      	cmp	r3, #1
 800b702:	d00e      	beq.n	800b722 <USBD_LL_DataOutStage+0x4e>
 800b704:	2b02      	cmp	r3, #2
 800b706:	d01b      	beq.n	800b740 <USBD_LL_DataOutStage+0x6c>
 800b708:	4628      	mov	r0, r5
 800b70a:	e00f      	b.n	800b72c <USBD_LL_DataOutStage+0x58>
        pep->rem_length -= pep->maxpacket;
 800b70c:	1a89      	subs	r1, r1, r2
 800b70e:	f8c0 115c 	str.w	r1, [r0, #348]	@ 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b712:	428a      	cmp	r2, r1
 800b714:	bf28      	it	cs
 800b716:	460a      	movcs	r2, r1
 800b718:	4619      	mov	r1, r3
 800b71a:	f000 fd35 	bl	800c188 <USBD_CtlContinueRx>
  return USBD_OK;
 800b71e:	4628      	mov	r0, r5
 800b720:	e7e3      	b.n	800b6ea <USBD_LL_DataOutStage+0x16>
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800b722:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 800b726:	f7ff ffd1 	bl	800b6cc <USBD_CoreFindIF>
        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800b72a:	b920      	cbnz	r0, 800b736 <USBD_LL_DataOutStage+0x62>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b72c:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 800b730:	b2db      	uxtb	r3, r3
 800b732:	2b03      	cmp	r3, #3
 800b734:	d009      	beq.n	800b74a <USBD_LL_DataOutStage+0x76>
        (void)USBD_CtlSendStatus(pdev);
 800b736:	4620      	mov	r0, r4
 800b738:	f000 fd2e 	bl	800c198 <USBD_CtlSendStatus>
  return USBD_OK;
 800b73c:	4628      	mov	r0, r5
 800b73e:	e7d4      	b.n	800b6ea <USBD_LL_DataOutStage+0x16>
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800b740:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 800b744:	f7ff ffc4 	bl	800b6d0 <USBD_CoreFindEP>
            break;
 800b748:	e7ef      	b.n	800b72a <USBD_LL_DataOutStage+0x56>
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800b74a:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 800b74e:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800b752:	691a      	ldr	r2, [r3, #16]
 800b754:	2a00      	cmp	r2, #0
 800b756:	d0ee      	beq.n	800b736 <USBD_LL_DataOutStage+0x62>
              pdev->classId = idx;
 800b758:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800b75c:	691b      	ldr	r3, [r3, #16]
 800b75e:	4620      	mov	r0, r4
 800b760:	4798      	blx	r3
 800b762:	e7e8      	b.n	800b736 <USBD_LL_DataOutStage+0x62>
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800b764:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 800b768:	f7ff ffb2 	bl	800b6d0 <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b76c:	b990      	cbnz	r0, 800b794 <USBD_LL_DataOutStage+0xc0>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b76e:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 800b772:	b2db      	uxtb	r3, r3
 800b774:	2b03      	cmp	r3, #3
 800b776:	d1b8      	bne.n	800b6ea <USBD_LL_DataOutStage+0x16>
        if (pdev->pClass[idx]->DataOut != NULL)
 800b778:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 800b77c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800b780:	699a      	ldr	r2, [r3, #24]
 800b782:	2a00      	cmp	r2, #0
 800b784:	d0b1      	beq.n	800b6ea <USBD_LL_DataOutStage+0x16>
          pdev->classId = idx;
 800b786:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800b78a:	699b      	ldr	r3, [r3, #24]
 800b78c:	4629      	mov	r1, r5
 800b78e:	4620      	mov	r0, r4
 800b790:	4798      	blx	r3
      if (ret != USBD_OK)
 800b792:	e7aa      	b.n	800b6ea <USBD_LL_DataOutStage+0x16>
  return USBD_OK;
 800b794:	2000      	movs	r0, #0
 800b796:	e7a8      	b.n	800b6ea <USBD_LL_DataOutStage+0x16>

0800b798 <USBD_LL_DataInStage>:
{
 800b798:	b538      	push	{r3, r4, r5, lr}
 800b79a:	4604      	mov	r4, r0
  if (epnum == 0U)
 800b79c:	460d      	mov	r5, r1
 800b79e:	2900      	cmp	r1, #0
 800b7a0:	d14b      	bne.n	800b83a <USBD_LL_DataInStage+0xa2>
 800b7a2:	4613      	mov	r3, r2
    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b7a4:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 800b7a8:	2a02      	cmp	r2, #2
 800b7aa:	d007      	beq.n	800b7bc <USBD_LL_DataInStage+0x24>
    if (pdev->dev_test_mode != 0U)
 800b7ac:	f894 02a0 	ldrb.w	r0, [r4, #672]	@ 0x2a0
 800b7b0:	b118      	cbz	r0, 800b7ba <USBD_LL_DataInStage+0x22>
      pdev->dev_test_mode = 0U;
 800b7b2:	2300      	movs	r3, #0
 800b7b4:	f884 32a0 	strb.w	r3, [r4, #672]	@ 0x2a0
  return USBD_OK;
 800b7b8:	4628      	mov	r0, r5
}
 800b7ba:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 800b7bc:	69c2      	ldr	r2, [r0, #28]
 800b7be:	6a01      	ldr	r1, [r0, #32]
 800b7c0:	428a      	cmp	r2, r1
 800b7c2:	d80e      	bhi.n	800b7e2 <USBD_LL_DataInStage+0x4a>
        if ((pep->maxpacket == pep->rem_length) &&
 800b7c4:	428a      	cmp	r2, r1
 800b7c6:	d018      	beq.n	800b7fa <USBD_LL_DataInStage+0x62>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b7c8:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 800b7cc:	b2db      	uxtb	r3, r3
 800b7ce:	2b03      	cmp	r3, #3
 800b7d0:	d027      	beq.n	800b822 <USBD_LL_DataInStage+0x8a>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b7d2:	2180      	movs	r1, #128	@ 0x80
 800b7d4:	4620      	mov	r0, r4
 800b7d6:	f7ff fe32 	bl	800b43e <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b7da:	4620      	mov	r0, r4
 800b7dc:	f000 fce7 	bl	800c1ae <USBD_CtlReceiveStatus>
 800b7e0:	e7e4      	b.n	800b7ac <USBD_LL_DataInStage+0x14>
        pep->rem_length -= pep->maxpacket;
 800b7e2:	1a52      	subs	r2, r2, r1
 800b7e4:	61c2      	str	r2, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b7e6:	4619      	mov	r1, r3
 800b7e8:	f000 fcb7 	bl	800c15a <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b7ec:	2300      	movs	r3, #0
 800b7ee:	461a      	mov	r2, r3
 800b7f0:	4619      	mov	r1, r3
 800b7f2:	4620      	mov	r0, r4
 800b7f4:	f7ff fe59 	bl	800b4aa <USBD_LL_PrepareReceive>
 800b7f8:	e7d8      	b.n	800b7ac <USBD_LL_DataInStage+0x14>
            (pep->total_length >= pep->maxpacket) &&
 800b7fa:	6983      	ldr	r3, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 800b7fc:	4299      	cmp	r1, r3
 800b7fe:	d8e3      	bhi.n	800b7c8 <USBD_LL_DataInStage+0x30>
            (pep->total_length < pdev->ep0_data_len))
 800b800:	f8d0 2298 	ldr.w	r2, [r0, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b804:	4293      	cmp	r3, r2
 800b806:	d2df      	bcs.n	800b7c8 <USBD_LL_DataInStage+0x30>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b808:	2200      	movs	r2, #0
 800b80a:	4611      	mov	r1, r2
 800b80c:	f000 fca5 	bl	800c15a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b810:	2100      	movs	r1, #0
 800b812:	f8c4 1298 	str.w	r1, [r4, #664]	@ 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b816:	460b      	mov	r3, r1
 800b818:	460a      	mov	r2, r1
 800b81a:	4620      	mov	r0, r4
 800b81c:	f7ff fe45 	bl	800b4aa <USBD_LL_PrepareReceive>
 800b820:	e7c4      	b.n	800b7ac <USBD_LL_DataInStage+0x14>
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800b822:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 800b826:	68da      	ldr	r2, [r3, #12]
 800b828:	2a00      	cmp	r2, #0
 800b82a:	d0d2      	beq.n	800b7d2 <USBD_LL_DataInStage+0x3a>
              pdev->classId = 0U;
 800b82c:	2200      	movs	r2, #0
 800b82e:	f8c4 22d4 	str.w	r2, [r4, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800b832:	68db      	ldr	r3, [r3, #12]
 800b834:	4620      	mov	r0, r4
 800b836:	4798      	blx	r3
 800b838:	e7cb      	b.n	800b7d2 <USBD_LL_DataInStage+0x3a>
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800b83a:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 800b83e:	f7ff ff47 	bl	800b6d0 <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b842:	b990      	cbnz	r0, 800b86a <USBD_LL_DataInStage+0xd2>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b844:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 800b848:	b2db      	uxtb	r3, r3
 800b84a:	2b03      	cmp	r3, #3
 800b84c:	d1b5      	bne.n	800b7ba <USBD_LL_DataInStage+0x22>
        if (pdev->pClass[idx]->DataIn != NULL)
 800b84e:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 800b852:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800b856:	695a      	ldr	r2, [r3, #20]
 800b858:	2a00      	cmp	r2, #0
 800b85a:	d0ae      	beq.n	800b7ba <USBD_LL_DataInStage+0x22>
          pdev->classId = idx;
 800b85c:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800b860:	695b      	ldr	r3, [r3, #20]
 800b862:	4629      	mov	r1, r5
 800b864:	4620      	mov	r0, r4
 800b866:	4798      	blx	r3
          if (ret != USBD_OK)
 800b868:	e7a7      	b.n	800b7ba <USBD_LL_DataInStage+0x22>
  return USBD_OK;
 800b86a:	2000      	movs	r0, #0
 800b86c:	e7a5      	b.n	800b7ba <USBD_LL_DataInStage+0x22>

0800b86e <USBD_GetNextDesc>:
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;

  *ptr += pnext->bLength;
 800b86e:	880b      	ldrh	r3, [r1, #0]
 800b870:	7802      	ldrb	r2, [r0, #0]
 800b872:	4413      	add	r3, r2
 800b874:	800b      	strh	r3, [r1, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b876:	7803      	ldrb	r3, [r0, #0]

  return (pnext);
}
 800b878:	4418      	add	r0, r3
 800b87a:	4770      	bx	lr

0800b87c <USBD_GetEpDesc>:
  if (desc->wTotalLength > desc->bLength)
 800b87c:	8842      	ldrh	r2, [r0, #2]
 800b87e:	7803      	ldrb	r3, [r0, #0]
 800b880:	429a      	cmp	r2, r3
 800b882:	d918      	bls.n	800b8b6 <USBD_GetEpDesc+0x3a>
{
 800b884:	b530      	push	{r4, r5, lr}
 800b886:	b083      	sub	sp, #12
 800b888:	4604      	mov	r4, r0
 800b88a:	460d      	mov	r5, r1
    ptr = desc->bLength;
 800b88c:	f8ad 3006 	strh.w	r3, [sp, #6]
    while (ptr < desc->wTotalLength)
 800b890:	8863      	ldrh	r3, [r4, #2]
 800b892:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800b896:	429a      	cmp	r2, r3
 800b898:	d20a      	bcs.n	800b8b0 <USBD_GetEpDesc+0x34>
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b89a:	f10d 0106 	add.w	r1, sp, #6
 800b89e:	f7ff ffe6 	bl	800b86e <USBD_GetNextDesc>
      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b8a2:	7843      	ldrb	r3, [r0, #1]
 800b8a4:	2b05      	cmp	r3, #5
 800b8a6:	d1f3      	bne.n	800b890 <USBD_GetEpDesc+0x14>
        if (pEpDesc->bEndpointAddress == EpAddr)
 800b8a8:	7883      	ldrb	r3, [r0, #2]
 800b8aa:	42ab      	cmp	r3, r5
 800b8ac:	d1f0      	bne.n	800b890 <USBD_GetEpDesc+0x14>
 800b8ae:	e000      	b.n	800b8b2 <USBD_GetEpDesc+0x36>
 800b8b0:	2000      	movs	r0, #0
}
 800b8b2:	b003      	add	sp, #12
 800b8b4:	bd30      	pop	{r4, r5, pc}
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800b8b6:	2000      	movs	r0, #0
}
 800b8b8:	4770      	bx	lr

0800b8ba <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b8ba:	4603      	mov	r3, r0
  uint8_t  len = 0U;
 800b8bc:	2000      	movs	r0, #0
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 800b8be:	e002      	b.n	800b8c6 <USBD_GetLen+0xc>
  {
    len++;
 800b8c0:	3001      	adds	r0, #1
 800b8c2:	b2c0      	uxtb	r0, r0
    pbuff++;
 800b8c4:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 800b8c6:	781a      	ldrb	r2, [r3, #0]
 800b8c8:	2a00      	cmp	r2, #0
 800b8ca:	d1f9      	bne.n	800b8c0 <USBD_GetLen+0x6>
  }

  return len;
}
 800b8cc:	4770      	bx	lr

0800b8ce <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 800b8ce:	780b      	ldrb	r3, [r1, #0]
 800b8d0:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 800b8d2:	784b      	ldrb	r3, [r1, #1]
 800b8d4:	7043      	strb	r3, [r0, #1]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
 800b8d6:	788b      	ldrb	r3, [r1, #2]
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 800b8d8:	78ca      	ldrb	r2, [r1, #3]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b8da:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 800b8de:	8043      	strh	r3, [r0, #2]
  _Byte1 = *(uint8_t *)_pbuff;
 800b8e0:	790b      	ldrb	r3, [r1, #4]
  _Byte2 = *(uint8_t *)_pbuff;
 800b8e2:	794a      	ldrb	r2, [r1, #5]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b8e4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 800b8e8:	8083      	strh	r3, [r0, #4]
  _Byte1 = *(uint8_t *)_pbuff;
 800b8ea:	798b      	ldrb	r3, [r1, #6]
  _Byte2 = *(uint8_t *)_pbuff;
 800b8ec:	79ca      	ldrb	r2, [r1, #7]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b8ee:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 800b8f2:	80c3      	strh	r3, [r0, #6]
}
 800b8f4:	4770      	bx	lr

0800b8f6 <USBD_CtlError>:
{
 800b8f6:	b510      	push	{r4, lr}
 800b8f8:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b8fa:	2180      	movs	r1, #128	@ 0x80
 800b8fc:	f7ff fd9f 	bl	800b43e <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b900:	2100      	movs	r1, #0
 800b902:	4620      	mov	r0, r4
 800b904:	f7ff fd9b 	bl	800b43e <USBD_LL_StallEP>
}
 800b908:	bd10      	pop	{r4, pc}

0800b90a <USBD_GetDescriptor>:
{
 800b90a:	b530      	push	{r4, r5, lr}
 800b90c:	b083      	sub	sp, #12
 800b90e:	4604      	mov	r4, r0
 800b910:	460d      	mov	r5, r1
  uint16_t len = 0U;
 800b912:	2300      	movs	r3, #0
 800b914:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 800b918:	884a      	ldrh	r2, [r1, #2]
 800b91a:	0a13      	lsrs	r3, r2, #8
 800b91c:	3b01      	subs	r3, #1
 800b91e:	2b0e      	cmp	r3, #14
 800b920:	f200 80bc 	bhi.w	800ba9c <USBD_GetDescriptor+0x192>
 800b924:	e8df f003 	tbb	[pc, r3]
 800b928:	ba443015 	.word	0xba443015
 800b92c:	baab9eba 	.word	0xbaab9eba
 800b930:	babababa 	.word	0xbabababa
 800b934:	baba      	.short	0xbaba
 800b936:	08          	.byte	0x08
 800b937:	00          	.byte	0x00
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800b938:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800b93c:	69db      	ldr	r3, [r3, #28]
 800b93e:	b123      	cbz	r3, 800b94a <USBD_GetDescriptor+0x40>
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800b940:	f10d 0106 	add.w	r1, sp, #6
 800b944:	7c00      	ldrb	r0, [r0, #16]
 800b946:	4798      	blx	r3
  if (err != 0U)
 800b948:	e00a      	b.n	800b960 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 800b94a:	4629      	mov	r1, r5
 800b94c:	f7ff ffd3 	bl	800b8f6 <USBD_CtlError>
  if (err != 0U)
 800b950:	e018      	b.n	800b984 <USBD_GetDescriptor+0x7a>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b952:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	f10d 0106 	add.w	r1, sp, #6
 800b95c:	7c00      	ldrb	r0, [r0, #16]
 800b95e:	4798      	blx	r3
  if (req->wLength != 0U)
 800b960:	88ea      	ldrh	r2, [r5, #6]
 800b962:	2a00      	cmp	r2, #0
 800b964:	f000 80a3 	beq.w	800baae <USBD_GetDescriptor+0x1a4>
    if (len != 0U)
 800b968:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	f000 8099 	beq.w	800baa4 <USBD_GetDescriptor+0x19a>
      len = MIN(len, req->wLength);
 800b972:	429a      	cmp	r2, r3
 800b974:	bf28      	it	cs
 800b976:	461a      	movcs	r2, r3
 800b978:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b97c:	4601      	mov	r1, r0
 800b97e:	4620      	mov	r0, r4
 800b980:	f000 fbde 	bl	800c140 <USBD_CtlSendData>
}
 800b984:	b003      	add	sp, #12
 800b986:	bd30      	pop	{r4, r5, pc}
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b988:	7c03      	ldrb	r3, [r0, #16]
 800b98a:	b943      	cbnz	r3, 800b99e <USBD_GetDescriptor+0x94>
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b98c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800b990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b992:	f10d 0006 	add.w	r0, sp, #6
 800b996:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b998:	2302      	movs	r3, #2
 800b99a:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800b99c:	e7e0      	b.n	800b960 <USBD_GetDescriptor+0x56>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b99e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800b9a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9a4:	f10d 0006 	add.w	r0, sp, #6
 800b9a8:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b9aa:	2302      	movs	r3, #2
 800b9ac:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800b9ae:	e7d7      	b.n	800b960 <USBD_GetDescriptor+0x56>
      switch ((uint8_t)(req->wValue))
 800b9b0:	b2d2      	uxtb	r2, r2
 800b9b2:	2a05      	cmp	r2, #5
 800b9b4:	d852      	bhi.n	800ba5c <USBD_GetDescriptor+0x152>
 800b9b6:	e8df f002 	tbb	[pc, r2]
 800b9ba:	1003      	.short	0x1003
 800b9bc:	44372a1d 	.word	0x44372a1d
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b9c0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800b9c4:	685b      	ldr	r3, [r3, #4]
 800b9c6:	b123      	cbz	r3, 800b9d2 <USBD_GetDescriptor+0xc8>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b9c8:	f10d 0106 	add.w	r1, sp, #6
 800b9cc:	7c00      	ldrb	r0, [r0, #16]
 800b9ce:	4798      	blx	r3
  if (err != 0U)
 800b9d0:	e7c6      	b.n	800b960 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800b9d2:	4629      	mov	r1, r5
 800b9d4:	f7ff ff8f 	bl	800b8f6 <USBD_CtlError>
  if (err != 0U)
 800b9d8:	e7d4      	b.n	800b984 <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b9da:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800b9de:	689b      	ldr	r3, [r3, #8]
 800b9e0:	b123      	cbz	r3, 800b9ec <USBD_GetDescriptor+0xe2>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b9e2:	f10d 0106 	add.w	r1, sp, #6
 800b9e6:	7c00      	ldrb	r0, [r0, #16]
 800b9e8:	4798      	blx	r3
  if (err != 0U)
 800b9ea:	e7b9      	b.n	800b960 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800b9ec:	4629      	mov	r1, r5
 800b9ee:	f7ff ff82 	bl	800b8f6 <USBD_CtlError>
  if (err != 0U)
 800b9f2:	e7c7      	b.n	800b984 <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b9f4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800b9f8:	68db      	ldr	r3, [r3, #12]
 800b9fa:	b123      	cbz	r3, 800ba06 <USBD_GetDescriptor+0xfc>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b9fc:	f10d 0106 	add.w	r1, sp, #6
 800ba00:	7c00      	ldrb	r0, [r0, #16]
 800ba02:	4798      	blx	r3
  if (err != 0U)
 800ba04:	e7ac      	b.n	800b960 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800ba06:	4629      	mov	r1, r5
 800ba08:	f7ff ff75 	bl	800b8f6 <USBD_CtlError>
  if (err != 0U)
 800ba0c:	e7ba      	b.n	800b984 <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800ba0e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800ba12:	691b      	ldr	r3, [r3, #16]
 800ba14:	b123      	cbz	r3, 800ba20 <USBD_GetDescriptor+0x116>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800ba16:	f10d 0106 	add.w	r1, sp, #6
 800ba1a:	7c00      	ldrb	r0, [r0, #16]
 800ba1c:	4798      	blx	r3
  if (err != 0U)
 800ba1e:	e79f      	b.n	800b960 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800ba20:	4629      	mov	r1, r5
 800ba22:	f7ff ff68 	bl	800b8f6 <USBD_CtlError>
  if (err != 0U)
 800ba26:	e7ad      	b.n	800b984 <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ba28:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800ba2c:	695b      	ldr	r3, [r3, #20]
 800ba2e:	b123      	cbz	r3, 800ba3a <USBD_GetDescriptor+0x130>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ba30:	f10d 0106 	add.w	r1, sp, #6
 800ba34:	7c00      	ldrb	r0, [r0, #16]
 800ba36:	4798      	blx	r3
  if (err != 0U)
 800ba38:	e792      	b.n	800b960 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800ba3a:	4629      	mov	r1, r5
 800ba3c:	f7ff ff5b 	bl	800b8f6 <USBD_CtlError>
  if (err != 0U)
 800ba40:	e7a0      	b.n	800b984 <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ba42:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800ba46:	699b      	ldr	r3, [r3, #24]
 800ba48:	b123      	cbz	r3, 800ba54 <USBD_GetDescriptor+0x14a>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ba4a:	f10d 0106 	add.w	r1, sp, #6
 800ba4e:	7c00      	ldrb	r0, [r0, #16]
 800ba50:	4798      	blx	r3
  if (err != 0U)
 800ba52:	e785      	b.n	800b960 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800ba54:	4629      	mov	r1, r5
 800ba56:	f7ff ff4e 	bl	800b8f6 <USBD_CtlError>
  if (err != 0U)
 800ba5a:	e793      	b.n	800b984 <USBD_GetDescriptor+0x7a>
          USBD_CtlError(pdev, req);
 800ba5c:	4629      	mov	r1, r5
 800ba5e:	f7ff ff4a 	bl	800b8f6 <USBD_CtlError>
  if (err != 0U)
 800ba62:	e78f      	b.n	800b984 <USBD_GetDescriptor+0x7a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ba64:	7c03      	ldrb	r3, [r0, #16]
 800ba66:	b933      	cbnz	r3, 800ba76 <USBD_GetDescriptor+0x16c>
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800ba68:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800ba6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba6e:	f10d 0006 	add.w	r0, sp, #6
 800ba72:	4798      	blx	r3
  if (err != 0U)
 800ba74:	e774      	b.n	800b960 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 800ba76:	4629      	mov	r1, r5
 800ba78:	f7ff ff3d 	bl	800b8f6 <USBD_CtlError>
  if (err != 0U)
 800ba7c:	e782      	b.n	800b984 <USBD_GetDescriptor+0x7a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ba7e:	7c03      	ldrb	r3, [r0, #16]
 800ba80:	b943      	cbnz	r3, 800ba94 <USBD_GetDescriptor+0x18a>
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800ba82:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800ba86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba88:	f10d 0006 	add.w	r0, sp, #6
 800ba8c:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ba8e:	2307      	movs	r3, #7
 800ba90:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800ba92:	e765      	b.n	800b960 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 800ba94:	4629      	mov	r1, r5
 800ba96:	f7ff ff2e 	bl	800b8f6 <USBD_CtlError>
  if (err != 0U)
 800ba9a:	e773      	b.n	800b984 <USBD_GetDescriptor+0x7a>
      USBD_CtlError(pdev, req);
 800ba9c:	4629      	mov	r1, r5
 800ba9e:	f7ff ff2a 	bl	800b8f6 <USBD_CtlError>
    return;
 800baa2:	e76f      	b.n	800b984 <USBD_GetDescriptor+0x7a>
      USBD_CtlError(pdev, req);
 800baa4:	4629      	mov	r1, r5
 800baa6:	4620      	mov	r0, r4
 800baa8:	f7ff ff25 	bl	800b8f6 <USBD_CtlError>
 800baac:	e76a      	b.n	800b984 <USBD_GetDescriptor+0x7a>
    (void)USBD_CtlSendStatus(pdev);
 800baae:	4620      	mov	r0, r4
 800bab0:	f000 fb72 	bl	800c198 <USBD_CtlSendStatus>
 800bab4:	e766      	b.n	800b984 <USBD_GetDescriptor+0x7a>

0800bab6 <USBD_SetAddress>:
{
 800bab6:	b538      	push	{r3, r4, r5, lr}
 800bab8:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800baba:	888b      	ldrh	r3, [r1, #4]
 800babc:	b9fb      	cbnz	r3, 800bafe <USBD_SetAddress+0x48>
 800babe:	88cb      	ldrh	r3, [r1, #6]
 800bac0:	b9eb      	cbnz	r3, 800bafe <USBD_SetAddress+0x48>
 800bac2:	884b      	ldrh	r3, [r1, #2]
 800bac4:	2b7f      	cmp	r3, #127	@ 0x7f
 800bac6:	d81a      	bhi.n	800bafe <USBD_SetAddress+0x48>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800bac8:	f003 057f 	and.w	r5, r3, #127	@ 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bacc:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800bad0:	b2db      	uxtb	r3, r3
 800bad2:	2b03      	cmp	r3, #3
 800bad4:	d00c      	beq.n	800baf0 <USBD_SetAddress+0x3a>
      pdev->dev_address = dev_addr;
 800bad6:	f880 529e 	strb.w	r5, [r0, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800bada:	4629      	mov	r1, r5
 800badc:	f7ff fcd5 	bl	800b48a <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800bae0:	4620      	mov	r0, r4
 800bae2:	f000 fb59 	bl	800c198 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800bae6:	b135      	cbz	r5, 800baf6 <USBD_SetAddress+0x40>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bae8:	2302      	movs	r3, #2
 800baea:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 800baee:	e009      	b.n	800bb04 <USBD_SetAddress+0x4e>
      USBD_CtlError(pdev, req);
 800baf0:	f7ff ff01 	bl	800b8f6 <USBD_CtlError>
 800baf4:	e006      	b.n	800bb04 <USBD_SetAddress+0x4e>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800baf6:	2301      	movs	r3, #1
 800baf8:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 800bafc:	e002      	b.n	800bb04 <USBD_SetAddress+0x4e>
    USBD_CtlError(pdev, req);
 800bafe:	4620      	mov	r0, r4
 800bb00:	f7ff fef9 	bl	800b8f6 <USBD_CtlError>
}
 800bb04:	bd38      	pop	{r3, r4, r5, pc}
	...

0800bb08 <USBD_SetConfig>:
{
 800bb08:	b570      	push	{r4, r5, r6, lr}
 800bb0a:	4604      	mov	r4, r0
 800bb0c:	460e      	mov	r6, r1
  cfgidx = (uint8_t)(req->wValue);
 800bb0e:	788d      	ldrb	r5, [r1, #2]
 800bb10:	4b2f      	ldr	r3, [pc, #188]	@ (800bbd0 <USBD_SetConfig+0xc8>)
 800bb12:	701d      	strb	r5, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bb14:	2d01      	cmp	r5, #1
 800bb16:	d810      	bhi.n	800bb3a <USBD_SetConfig+0x32>
  switch (pdev->dev_state)
 800bb18:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800bb1c:	b2db      	uxtb	r3, r3
 800bb1e:	2b02      	cmp	r3, #2
 800bb20:	d00f      	beq.n	800bb42 <USBD_SetConfig+0x3a>
 800bb22:	2b03      	cmp	r3, #3
 800bb24:	d026      	beq.n	800bb74 <USBD_SetConfig+0x6c>
      USBD_CtlError(pdev, req);
 800bb26:	f7ff fee6 	bl	800b8f6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bb2a:	4b29      	ldr	r3, [pc, #164]	@ (800bbd0 <USBD_SetConfig+0xc8>)
 800bb2c:	7819      	ldrb	r1, [r3, #0]
 800bb2e:	4620      	mov	r0, r4
 800bb30:	f7ff fd35 	bl	800b59e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800bb34:	2503      	movs	r5, #3
}
 800bb36:	4628      	mov	r0, r5
 800bb38:	bd70      	pop	{r4, r5, r6, pc}
    USBD_CtlError(pdev, req);
 800bb3a:	f7ff fedc 	bl	800b8f6 <USBD_CtlError>
    return USBD_FAIL;
 800bb3e:	2503      	movs	r5, #3
 800bb40:	e7f9      	b.n	800bb36 <USBD_SetConfig+0x2e>
      if (cfgidx != 0U)
 800bb42:	b1a5      	cbz	r5, 800bb6e <USBD_SetConfig+0x66>
        pdev->dev_config = cfgidx;
 800bb44:	6045      	str	r5, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bb46:	4629      	mov	r1, r5
 800bb48:	f7ff fd20 	bl	800b58c <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800bb4c:	4605      	mov	r5, r0
 800bb4e:	b138      	cbz	r0, 800bb60 <USBD_SetConfig+0x58>
          USBD_CtlError(pdev, req);
 800bb50:	4631      	mov	r1, r6
 800bb52:	4620      	mov	r0, r4
 800bb54:	f7ff fecf 	bl	800b8f6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bb58:	2302      	movs	r3, #2
 800bb5a:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 800bb5e:	e7ea      	b.n	800bb36 <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 800bb60:	4620      	mov	r0, r4
 800bb62:	f000 fb19 	bl	800c198 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bb66:	2303      	movs	r3, #3
 800bb68:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 800bb6c:	e7e3      	b.n	800bb36 <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 800bb6e:	f000 fb13 	bl	800c198 <USBD_CtlSendStatus>
 800bb72:	e7e0      	b.n	800bb36 <USBD_SetConfig+0x2e>
      if (cfgidx == 0U)
 800bb74:	b1cd      	cbz	r5, 800bbaa <USBD_SetConfig+0xa2>
      else if (cfgidx != pdev->dev_config)
 800bb76:	6841      	ldr	r1, [r0, #4]
 800bb78:	428d      	cmp	r5, r1
 800bb7a:	d025      	beq.n	800bbc8 <USBD_SetConfig+0xc0>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bb7c:	b2c9      	uxtb	r1, r1
 800bb7e:	f7ff fd0e 	bl	800b59e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800bb82:	4b13      	ldr	r3, [pc, #76]	@ (800bbd0 <USBD_SetConfig+0xc8>)
 800bb84:	7819      	ldrb	r1, [r3, #0]
 800bb86:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bb88:	4620      	mov	r0, r4
 800bb8a:	f7ff fcff 	bl	800b58c <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800bb8e:	4605      	mov	r5, r0
 800bb90:	b1b0      	cbz	r0, 800bbc0 <USBD_SetConfig+0xb8>
          USBD_CtlError(pdev, req);
 800bb92:	4631      	mov	r1, r6
 800bb94:	4620      	mov	r0, r4
 800bb96:	f7ff feae 	bl	800b8f6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bb9a:	7921      	ldrb	r1, [r4, #4]
 800bb9c:	4620      	mov	r0, r4
 800bb9e:	f7ff fcfe 	bl	800b59e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bba2:	2302      	movs	r3, #2
 800bba4:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 800bba8:	e7c5      	b.n	800bb36 <USBD_SetConfig+0x2e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bbaa:	2302      	movs	r3, #2
 800bbac:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800bbb0:	6045      	str	r5, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bbb2:	4629      	mov	r1, r5
 800bbb4:	f7ff fcf3 	bl	800b59e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800bbb8:	4620      	mov	r0, r4
 800bbba:	f000 faed 	bl	800c198 <USBD_CtlSendStatus>
 800bbbe:	e7ba      	b.n	800bb36 <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 800bbc0:	4620      	mov	r0, r4
 800bbc2:	f000 fae9 	bl	800c198 <USBD_CtlSendStatus>
 800bbc6:	e7b6      	b.n	800bb36 <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 800bbc8:	f000 fae6 	bl	800c198 <USBD_CtlSendStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 800bbcc:	2500      	movs	r5, #0
 800bbce:	e7b2      	b.n	800bb36 <USBD_SetConfig+0x2e>
 800bbd0:	2000209c 	.word	0x2000209c

0800bbd4 <USBD_GetConfig>:
{
 800bbd4:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 800bbd6:	88cb      	ldrh	r3, [r1, #6]
 800bbd8:	2b01      	cmp	r3, #1
 800bbda:	d10b      	bne.n	800bbf4 <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 800bbdc:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800bbe0:	b2db      	uxtb	r3, r3
 800bbe2:	2b02      	cmp	r3, #2
 800bbe4:	d909      	bls.n	800bbfa <USBD_GetConfig+0x26>
 800bbe6:	2b03      	cmp	r3, #3
 800bbe8:	d111      	bne.n	800bc0e <USBD_GetConfig+0x3a>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800bbea:	2201      	movs	r2, #1
 800bbec:	1d01      	adds	r1, r0, #4
 800bbee:	f000 faa7 	bl	800c140 <USBD_CtlSendData>
        break;
 800bbf2:	e001      	b.n	800bbf8 <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 800bbf4:	f7ff fe7f 	bl	800b8f6 <USBD_CtlError>
}
 800bbf8:	bd08      	pop	{r3, pc}
    switch (pdev->dev_state)
 800bbfa:	b25b      	sxtb	r3, r3
 800bbfc:	b13b      	cbz	r3, 800bc0e <USBD_GetConfig+0x3a>
        pdev->dev_default_config = 0U;
 800bbfe:	4601      	mov	r1, r0
 800bc00:	2300      	movs	r3, #0
 800bc02:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800bc06:	2201      	movs	r2, #1
 800bc08:	f000 fa9a 	bl	800c140 <USBD_CtlSendData>
        break;
 800bc0c:	e7f4      	b.n	800bbf8 <USBD_GetConfig+0x24>
        USBD_CtlError(pdev, req);
 800bc0e:	f7ff fe72 	bl	800b8f6 <USBD_CtlError>
}
 800bc12:	e7f1      	b.n	800bbf8 <USBD_GetConfig+0x24>

0800bc14 <USBD_GetStatus>:
{
 800bc14:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 800bc16:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800bc1a:	3b01      	subs	r3, #1
 800bc1c:	2b02      	cmp	r3, #2
 800bc1e:	d812      	bhi.n	800bc46 <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 800bc20:	88cb      	ldrh	r3, [r1, #6]
 800bc22:	2b02      	cmp	r3, #2
 800bc24:	d10c      	bne.n	800bc40 <USBD_GetStatus+0x2c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bc26:	2301      	movs	r3, #1
 800bc28:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 800bc2a:	f8d0 32a4 	ldr.w	r3, [r0, #676]	@ 0x2a4
 800bc2e:	b10b      	cbz	r3, 800bc34 <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800bc30:	2303      	movs	r3, #3
 800bc32:	60c3      	str	r3, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800bc34:	2202      	movs	r2, #2
 800bc36:	f100 010c 	add.w	r1, r0, #12
 800bc3a:	f000 fa81 	bl	800c140 <USBD_CtlSendData>
}
 800bc3e:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 800bc40:	f7ff fe59 	bl	800b8f6 <USBD_CtlError>
        break;
 800bc44:	e7fb      	b.n	800bc3e <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 800bc46:	f7ff fe56 	bl	800b8f6 <USBD_CtlError>
}
 800bc4a:	e7f8      	b.n	800bc3e <USBD_GetStatus+0x2a>

0800bc4c <USBD_SetFeature>:
{
 800bc4c:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bc4e:	884b      	ldrh	r3, [r1, #2]
 800bc50:	2b01      	cmp	r3, #1
 800bc52:	d004      	beq.n	800bc5e <USBD_SetFeature+0x12>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800bc54:	2b02      	cmp	r3, #2
 800bc56:	d007      	beq.n	800bc68 <USBD_SetFeature+0x1c>
    USBD_CtlError(pdev, req);
 800bc58:	f7ff fe4d 	bl	800b8f6 <USBD_CtlError>
}
 800bc5c:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 800bc5e:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800bc62:	f000 fa99 	bl	800c198 <USBD_CtlSendStatus>
 800bc66:	e7f9      	b.n	800bc5c <USBD_SetFeature+0x10>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800bc68:	888b      	ldrh	r3, [r1, #4]
 800bc6a:	0a1b      	lsrs	r3, r3, #8
 800bc6c:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800bc70:	f000 fa92 	bl	800c198 <USBD_CtlSendStatus>
 800bc74:	e7f2      	b.n	800bc5c <USBD_SetFeature+0x10>

0800bc76 <USBD_ClrFeature>:
{
 800bc76:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 800bc78:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800bc7c:	3b01      	subs	r3, #1
 800bc7e:	2b02      	cmp	r3, #2
 800bc80:	d809      	bhi.n	800bc96 <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bc82:	884b      	ldrh	r3, [r1, #2]
 800bc84:	2b01      	cmp	r3, #1
 800bc86:	d000      	beq.n	800bc8a <USBD_ClrFeature+0x14>
}
 800bc88:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800bc90:	f000 fa82 	bl	800c198 <USBD_CtlSendStatus>
 800bc94:	e7f8      	b.n	800bc88 <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 800bc96:	f7ff fe2e 	bl	800b8f6 <USBD_CtlError>
}
 800bc9a:	e7f5      	b.n	800bc88 <USBD_ClrFeature+0x12>

0800bc9c <USBD_StdDevReq>:
{
 800bc9c:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bc9e:	780c      	ldrb	r4, [r1, #0]
 800bca0:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 800bca4:	2c20      	cmp	r4, #32
 800bca6:	d006      	beq.n	800bcb6 <USBD_StdDevReq+0x1a>
 800bca8:	2c40      	cmp	r4, #64	@ 0x40
 800bcaa:	d004      	beq.n	800bcb6 <USBD_StdDevReq+0x1a>
 800bcac:	b16c      	cbz	r4, 800bcca <USBD_StdDevReq+0x2e>
      USBD_CtlError(pdev, req);
 800bcae:	f7ff fe22 	bl	800b8f6 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800bcb2:	2400      	movs	r4, #0
      break;
 800bcb4:	e007      	b.n	800bcc6 <USBD_StdDevReq+0x2a>
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800bcb6:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800bcba:	33ae      	adds	r3, #174	@ 0xae
 800bcbc:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800bcc0:	689b      	ldr	r3, [r3, #8]
 800bcc2:	4798      	blx	r3
 800bcc4:	4604      	mov	r4, r0
}
 800bcc6:	4620      	mov	r0, r4
 800bcc8:	bd38      	pop	{r3, r4, r5, pc}
      switch (req->bRequest)
 800bcca:	784d      	ldrb	r5, [r1, #1]
 800bccc:	2d09      	cmp	r5, #9
 800bcce:	d81d      	bhi.n	800bd0c <USBD_StdDevReq+0x70>
 800bcd0:	e8df f005 	tbb	[pc, r5]
 800bcd4:	161c1912 	.word	0x161c1912
 800bcd8:	1c05081c 	.word	0x1c05081c
 800bcdc:	0b0f      	.short	0x0b0f
          USBD_GetDescriptor(pdev, req);
 800bcde:	f7ff fe14 	bl	800b90a <USBD_GetDescriptor>
          break;
 800bce2:	e7f0      	b.n	800bcc6 <USBD_StdDevReq+0x2a>
          USBD_SetAddress(pdev, req);
 800bce4:	f7ff fee7 	bl	800bab6 <USBD_SetAddress>
          break;
 800bce8:	e7ed      	b.n	800bcc6 <USBD_StdDevReq+0x2a>
          ret = USBD_SetConfig(pdev, req);
 800bcea:	f7ff ff0d 	bl	800bb08 <USBD_SetConfig>
 800bcee:	4604      	mov	r4, r0
          break;
 800bcf0:	e7e9      	b.n	800bcc6 <USBD_StdDevReq+0x2a>
          USBD_GetConfig(pdev, req);
 800bcf2:	f7ff ff6f 	bl	800bbd4 <USBD_GetConfig>
          break;
 800bcf6:	e7e6      	b.n	800bcc6 <USBD_StdDevReq+0x2a>
          USBD_GetStatus(pdev, req);
 800bcf8:	f7ff ff8c 	bl	800bc14 <USBD_GetStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 800bcfc:	462c      	mov	r4, r5
          break;
 800bcfe:	e7e2      	b.n	800bcc6 <USBD_StdDevReq+0x2a>
          USBD_SetFeature(pdev, req);
 800bd00:	f7ff ffa4 	bl	800bc4c <USBD_SetFeature>
          break;
 800bd04:	e7df      	b.n	800bcc6 <USBD_StdDevReq+0x2a>
          USBD_ClrFeature(pdev, req);
 800bd06:	f7ff ffb6 	bl	800bc76 <USBD_ClrFeature>
          break;
 800bd0a:	e7dc      	b.n	800bcc6 <USBD_StdDevReq+0x2a>
          USBD_CtlError(pdev, req);
 800bd0c:	f7ff fdf3 	bl	800b8f6 <USBD_CtlError>
          break;
 800bd10:	e7d9      	b.n	800bcc6 <USBD_StdDevReq+0x2a>

0800bd12 <USBD_StdItfReq>:
{
 800bd12:	b570      	push	{r4, r5, r6, lr}
 800bd14:	4605      	mov	r5, r0
 800bd16:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bd18:	780b      	ldrb	r3, [r1, #0]
 800bd1a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bd1e:	2b20      	cmp	r3, #32
 800bd20:	d007      	beq.n	800bd32 <USBD_StdItfReq+0x20>
 800bd22:	2b40      	cmp	r3, #64	@ 0x40
 800bd24:	d005      	beq.n	800bd32 <USBD_StdItfReq+0x20>
 800bd26:	b123      	cbz	r3, 800bd32 <USBD_StdItfReq+0x20>
      USBD_CtlError(pdev, req);
 800bd28:	f7ff fde5 	bl	800b8f6 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800bd2c:	2600      	movs	r6, #0
}
 800bd2e:	4630      	mov	r0, r6
 800bd30:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 800bd32:	f895 329c 	ldrb.w	r3, [r5, #668]	@ 0x29c
 800bd36:	3b01      	subs	r3, #1
 800bd38:	2b02      	cmp	r3, #2
 800bd3a:	d826      	bhi.n	800bd8a <USBD_StdItfReq+0x78>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800bd3c:	7921      	ldrb	r1, [r4, #4]
 800bd3e:	2903      	cmp	r1, #3
 800bd40:	d81d      	bhi.n	800bd7e <USBD_StdItfReq+0x6c>
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800bd42:	4628      	mov	r0, r5
 800bd44:	f7ff fcc2 	bl	800b6cc <USBD_CoreFindIF>
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bd48:	b968      	cbnz	r0, 800bd66 <USBD_StdItfReq+0x54>
              if (pdev->pClass[idx]->Setup != NULL)
 800bd4a:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 800bd4e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800bd52:	6891      	ldr	r1, [r2, #8]
 800bd54:	b189      	cbz	r1, 800bd7a <USBD_StdItfReq+0x68>
                pdev->classId = idx;
 800bd56:	f8c5 02d4 	str.w	r0, [r5, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800bd5a:	6893      	ldr	r3, [r2, #8]
 800bd5c:	4621      	mov	r1, r4
 800bd5e:	4628      	mov	r0, r5
 800bd60:	4798      	blx	r3
 800bd62:	4606      	mov	r6, r0
 800bd64:	e000      	b.n	800bd68 <USBD_StdItfReq+0x56>
              ret = USBD_FAIL;
 800bd66:	2603      	movs	r6, #3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800bd68:	88e3      	ldrh	r3, [r4, #6]
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d1df      	bne.n	800bd2e <USBD_StdItfReq+0x1c>
 800bd6e:	2e00      	cmp	r6, #0
 800bd70:	d1dd      	bne.n	800bd2e <USBD_StdItfReq+0x1c>
              (void)USBD_CtlSendStatus(pdev);
 800bd72:	4628      	mov	r0, r5
 800bd74:	f000 fa10 	bl	800c198 <USBD_CtlSendStatus>
 800bd78:	e7d9      	b.n	800bd2e <USBD_StdItfReq+0x1c>
                ret = USBD_FAIL;
 800bd7a:	2603      	movs	r6, #3
 800bd7c:	e7f4      	b.n	800bd68 <USBD_StdItfReq+0x56>
            USBD_CtlError(pdev, req);
 800bd7e:	4621      	mov	r1, r4
 800bd80:	4628      	mov	r0, r5
 800bd82:	f7ff fdb8 	bl	800b8f6 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800bd86:	2600      	movs	r6, #0
 800bd88:	e7d1      	b.n	800bd2e <USBD_StdItfReq+0x1c>
          USBD_CtlError(pdev, req);
 800bd8a:	4621      	mov	r1, r4
 800bd8c:	4628      	mov	r0, r5
 800bd8e:	f7ff fdb2 	bl	800b8f6 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800bd92:	2600      	movs	r6, #0
          break;
 800bd94:	e7cb      	b.n	800bd2e <USBD_StdItfReq+0x1c>

0800bd96 <USBD_StdEPReq>:
{
 800bd96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd9a:	4606      	mov	r6, r0
 800bd9c:	460d      	mov	r5, r1
  ep_addr = LOBYTE(req->wIndex);
 800bd9e:	888b      	ldrh	r3, [r1, #4]
 800bda0:	b2df      	uxtb	r7, r3
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bda2:	780c      	ldrb	r4, [r1, #0]
 800bda4:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 800bda8:	2c20      	cmp	r4, #32
 800bdaa:	d008      	beq.n	800bdbe <USBD_StdEPReq+0x28>
 800bdac:	2c40      	cmp	r4, #64	@ 0x40
 800bdae:	d006      	beq.n	800bdbe <USBD_StdEPReq+0x28>
 800bdb0:	b1dc      	cbz	r4, 800bdea <USBD_StdEPReq+0x54>
      USBD_CtlError(pdev, req);
 800bdb2:	f7ff fda0 	bl	800b8f6 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800bdb6:	2400      	movs	r4, #0
}
 800bdb8:	4620      	mov	r0, r4
 800bdba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800bdbe:	4639      	mov	r1, r7
 800bdc0:	4630      	mov	r0, r6
 800bdc2:	f7ff fc85 	bl	800b6d0 <USBD_CoreFindEP>
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bdc6:	4604      	mov	r4, r0
 800bdc8:	2800      	cmp	r0, #0
 800bdca:	f040 80f8 	bne.w	800bfbe <USBD_StdEPReq+0x228>
        pdev->classId = idx;
 800bdce:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
        if (pdev->pClass[idx]->Setup != NULL)
 800bdd2:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 800bdd6:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800bdda:	689b      	ldr	r3, [r3, #8]
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d0eb      	beq.n	800bdb8 <USBD_StdEPReq+0x22>
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800bde0:	4629      	mov	r1, r5
 800bde2:	4630      	mov	r0, r6
 800bde4:	4798      	blx	r3
 800bde6:	4604      	mov	r4, r0
 800bde8:	e7e6      	b.n	800bdb8 <USBD_StdEPReq+0x22>
      switch (req->bRequest)
 800bdea:	f891 8001 	ldrb.w	r8, [r1, #1]
 800bdee:	f1b8 0f01 	cmp.w	r8, #1
 800bdf2:	d031      	beq.n	800be58 <USBD_StdEPReq+0xc2>
 800bdf4:	f1b8 0f03 	cmp.w	r8, #3
 800bdf8:	d005      	beq.n	800be06 <USBD_StdEPReq+0x70>
 800bdfa:	f1b8 0f00 	cmp.w	r8, #0
 800bdfe:	d067      	beq.n	800bed0 <USBD_StdEPReq+0x13a>
          USBD_CtlError(pdev, req);
 800be00:	f7ff fd79 	bl	800b8f6 <USBD_CtlError>
          break;
 800be04:	e7d8      	b.n	800bdb8 <USBD_StdEPReq+0x22>
          switch (pdev->dev_state)
 800be06:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800be0a:	b2db      	uxtb	r3, r3
 800be0c:	2b02      	cmp	r3, #2
 800be0e:	d004      	beq.n	800be1a <USBD_StdEPReq+0x84>
 800be10:	2b03      	cmp	r3, #3
 800be12:	d012      	beq.n	800be3a <USBD_StdEPReq+0xa4>
              USBD_CtlError(pdev, req);
 800be14:	f7ff fd6f 	bl	800b8f6 <USBD_CtlError>
              break;
 800be18:	e7ce      	b.n	800bdb8 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800be1a:	b10f      	cbz	r7, 800be20 <USBD_StdEPReq+0x8a>
 800be1c:	2f80      	cmp	r7, #128	@ 0x80
 800be1e:	d104      	bne.n	800be2a <USBD_StdEPReq+0x94>
                USBD_CtlError(pdev, req);
 800be20:	4629      	mov	r1, r5
 800be22:	4630      	mov	r0, r6
 800be24:	f7ff fd67 	bl	800b8f6 <USBD_CtlError>
 800be28:	e7c6      	b.n	800bdb8 <USBD_StdEPReq+0x22>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800be2a:	4639      	mov	r1, r7
 800be2c:	f7ff fb07 	bl	800b43e <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800be30:	2180      	movs	r1, #128	@ 0x80
 800be32:	4630      	mov	r0, r6
 800be34:	f7ff fb03 	bl	800b43e <USBD_LL_StallEP>
 800be38:	e7be      	b.n	800bdb8 <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800be3a:	884b      	ldrh	r3, [r1, #2]
 800be3c:	b923      	cbnz	r3, 800be48 <USBD_StdEPReq+0xb2>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800be3e:	b11f      	cbz	r7, 800be48 <USBD_StdEPReq+0xb2>
 800be40:	2f80      	cmp	r7, #128	@ 0x80
 800be42:	d001      	beq.n	800be48 <USBD_StdEPReq+0xb2>
 800be44:	88cb      	ldrh	r3, [r1, #6]
 800be46:	b11b      	cbz	r3, 800be50 <USBD_StdEPReq+0xba>
              (void)USBD_CtlSendStatus(pdev);
 800be48:	4630      	mov	r0, r6
 800be4a:	f000 f9a5 	bl	800c198 <USBD_CtlSendStatus>
              break;
 800be4e:	e7b3      	b.n	800bdb8 <USBD_StdEPReq+0x22>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800be50:	4639      	mov	r1, r7
 800be52:	f7ff faf4 	bl	800b43e <USBD_LL_StallEP>
 800be56:	e7f7      	b.n	800be48 <USBD_StdEPReq+0xb2>
          switch (pdev->dev_state)
 800be58:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800be5c:	b2db      	uxtb	r3, r3
 800be5e:	2b02      	cmp	r3, #2
 800be60:	d004      	beq.n	800be6c <USBD_StdEPReq+0xd6>
 800be62:	2b03      	cmp	r3, #3
 800be64:	d012      	beq.n	800be8c <USBD_StdEPReq+0xf6>
              USBD_CtlError(pdev, req);
 800be66:	f7ff fd46 	bl	800b8f6 <USBD_CtlError>
              break;
 800be6a:	e7a5      	b.n	800bdb8 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800be6c:	b10f      	cbz	r7, 800be72 <USBD_StdEPReq+0xdc>
 800be6e:	2f80      	cmp	r7, #128	@ 0x80
 800be70:	d104      	bne.n	800be7c <USBD_StdEPReq+0xe6>
                USBD_CtlError(pdev, req);
 800be72:	4629      	mov	r1, r5
 800be74:	4630      	mov	r0, r6
 800be76:	f7ff fd3e 	bl	800b8f6 <USBD_CtlError>
 800be7a:	e79d      	b.n	800bdb8 <USBD_StdEPReq+0x22>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800be7c:	4639      	mov	r1, r7
 800be7e:	f7ff fade 	bl	800b43e <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800be82:	2180      	movs	r1, #128	@ 0x80
 800be84:	4630      	mov	r0, r6
 800be86:	f7ff fada 	bl	800b43e <USBD_LL_StallEP>
 800be8a:	e795      	b.n	800bdb8 <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800be8c:	884b      	ldrh	r3, [r1, #2]
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d192      	bne.n	800bdb8 <USBD_StdEPReq+0x22>
                if ((ep_addr & 0x7FU) != 0x00U)
 800be92:	f017 0f7f 	tst.w	r7, #127	@ 0x7f
 800be96:	d117      	bne.n	800bec8 <USBD_StdEPReq+0x132>
                (void)USBD_CtlSendStatus(pdev);
 800be98:	4630      	mov	r0, r6
 800be9a:	f000 f97d 	bl	800c198 <USBD_CtlSendStatus>
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800be9e:	4639      	mov	r1, r7
 800bea0:	4630      	mov	r0, r6
 800bea2:	f7ff fc15 	bl	800b6d0 <USBD_CoreFindEP>
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bea6:	2800      	cmp	r0, #0
 800bea8:	d186      	bne.n	800bdb8 <USBD_StdEPReq+0x22>
                  pdev->classId = idx;
 800beaa:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
                  if (pdev->pClass[idx]->Setup != NULL)
 800beae:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 800beb2:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 800beb6:	6892      	ldr	r2, [r2, #8]
 800beb8:	2a00      	cmp	r2, #0
 800beba:	f000 8082 	beq.w	800bfc2 <USBD_StdEPReq+0x22c>
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800bebe:	4629      	mov	r1, r5
 800bec0:	4630      	mov	r0, r6
 800bec2:	4790      	blx	r2
 800bec4:	4604      	mov	r4, r0
 800bec6:	e777      	b.n	800bdb8 <USBD_StdEPReq+0x22>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800bec8:	4639      	mov	r1, r7
 800beca:	f7ff fac0 	bl	800b44e <USBD_LL_ClearStallEP>
 800bece:	e7e3      	b.n	800be98 <USBD_StdEPReq+0x102>
          switch (pdev->dev_state)
 800bed0:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 800bed4:	b2d2      	uxtb	r2, r2
 800bed6:	2a02      	cmp	r2, #2
 800bed8:	d005      	beq.n	800bee6 <USBD_StdEPReq+0x150>
 800beda:	2a03      	cmp	r2, #3
 800bedc:	d027      	beq.n	800bf2e <USBD_StdEPReq+0x198>
              USBD_CtlError(pdev, req);
 800bede:	f7ff fd0a 	bl	800b8f6 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800bee2:	4644      	mov	r4, r8
              break;
 800bee4:	e768      	b.n	800bdb8 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bee6:	b10f      	cbz	r7, 800beec <USBD_StdEPReq+0x156>
 800bee8:	2f80      	cmp	r7, #128	@ 0x80
 800beea:	d113      	bne.n	800bf14 <USBD_StdEPReq+0x17e>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800beec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bef0:	d114      	bne.n	800bf1c <USBD_StdEPReq+0x186>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bef2:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bef6:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 800befa:	00b9      	lsls	r1, r7, #2
 800befc:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 800bf00:	4431      	add	r1, r6
 800bf02:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 800bf04:	2300      	movs	r3, #0
 800bf06:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800bf08:	2202      	movs	r2, #2
 800bf0a:	4630      	mov	r0, r6
 800bf0c:	f000 f918 	bl	800c140 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800bf10:	4644      	mov	r4, r8
              break;
 800bf12:	e751      	b.n	800bdb8 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 800bf14:	f7ff fcef 	bl	800b8f6 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800bf18:	4644      	mov	r4, r8
                break;
 800bf1a:	e74d      	b.n	800bdb8 <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bf1c:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
 800bf20:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 800bf24:	00b9      	lsls	r1, r7, #2
 800bf26:	3110      	adds	r1, #16
 800bf28:	4431      	add	r1, r6
 800bf2a:	3104      	adds	r1, #4
 800bf2c:	e7ea      	b.n	800bf04 <USBD_StdEPReq+0x16e>
              if ((ep_addr & 0x80U) == 0x80U)
 800bf2e:	b25b      	sxtb	r3, r3
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	db1f      	blt.n	800bf74 <USBD_StdEPReq+0x1de>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800bf34:	f007 020f 	and.w	r2, r7, #15
 800bf38:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800bf3c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800bf40:	f8b2 2164 	ldrh.w	r2, [r2, #356]	@ 0x164
 800bf44:	b31a      	cbz	r2, 800bf8e <USBD_StdEPReq+0x1f8>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	db25      	blt.n	800bf96 <USBD_StdEPReq+0x200>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bf4a:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bf4e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800bf52:	009c      	lsls	r4, r3, #2
 800bf54:	f504 74a8 	add.w	r4, r4, #336	@ 0x150
 800bf58:	4434      	add	r4, r6
 800bf5a:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800bf5c:	b10f      	cbz	r7, 800bf62 <USBD_StdEPReq+0x1cc>
 800bf5e:	2f80      	cmp	r7, #128	@ 0x80
 800bf60:	d122      	bne.n	800bfa8 <USBD_StdEPReq+0x212>
                pep->status = 0x0000U;
 800bf62:	2300      	movs	r3, #0
 800bf64:	6023      	str	r3, [r4, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800bf66:	2202      	movs	r2, #2
 800bf68:	4621      	mov	r1, r4
 800bf6a:	4630      	mov	r0, r6
 800bf6c:	f000 f8e8 	bl	800c140 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800bf70:	4644      	mov	r4, r8
              break;
 800bf72:	e721      	b.n	800bdb8 <USBD_StdEPReq+0x22>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800bf74:	f007 020f 	and.w	r2, r7, #15
 800bf78:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800bf7c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800bf80:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 800bf82:	2a00      	cmp	r2, #0
 800bf84:	d1df      	bne.n	800bf46 <USBD_StdEPReq+0x1b0>
                  USBD_CtlError(pdev, req);
 800bf86:	f7ff fcb6 	bl	800b8f6 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800bf8a:	4644      	mov	r4, r8
                  break;
 800bf8c:	e714      	b.n	800bdb8 <USBD_StdEPReq+0x22>
                  USBD_CtlError(pdev, req);
 800bf8e:	f7ff fcb2 	bl	800b8f6 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800bf92:	4644      	mov	r4, r8
                  break;
 800bf94:	e710      	b.n	800bdb8 <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bf96:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
 800bf9a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800bf9e:	009c      	lsls	r4, r3, #2
 800bfa0:	3410      	adds	r4, #16
 800bfa2:	4434      	add	r4, r6
 800bfa4:	3404      	adds	r4, #4
 800bfa6:	e7d9      	b.n	800bf5c <USBD_StdEPReq+0x1c6>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800bfa8:	4639      	mov	r1, r7
 800bfaa:	4630      	mov	r0, r6
 800bfac:	f7ff fa57 	bl	800b45e <USBD_LL_IsStallEP>
 800bfb0:	b110      	cbz	r0, 800bfb8 <USBD_StdEPReq+0x222>
                pep->status = 0x0001U;
 800bfb2:	2301      	movs	r3, #1
 800bfb4:	6023      	str	r3, [r4, #0]
 800bfb6:	e7d6      	b.n	800bf66 <USBD_StdEPReq+0x1d0>
                pep->status = 0x0000U;
 800bfb8:	2300      	movs	r3, #0
 800bfba:	6023      	str	r3, [r4, #0]
 800bfbc:	e7d3      	b.n	800bf66 <USBD_StdEPReq+0x1d0>
  USBD_StatusTypeDef ret = USBD_OK;
 800bfbe:	2400      	movs	r4, #0
 800bfc0:	e6fa      	b.n	800bdb8 <USBD_StdEPReq+0x22>
 800bfc2:	4604      	mov	r4, r0
 800bfc4:	e6f8      	b.n	800bdb8 <USBD_StdEPReq+0x22>

0800bfc6 <USBD_GetString>:
  if (desc == NULL)
 800bfc6:	b300      	cbz	r0, 800c00a <USBD_GetString+0x44>
{
 800bfc8:	b570      	push	{r4, r5, r6, lr}
 800bfca:	460d      	mov	r5, r1
 800bfcc:	4616      	mov	r6, r2
 800bfce:	4604      	mov	r4, r0
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800bfd0:	f7ff fc73 	bl	800b8ba <USBD_GetLen>
 800bfd4:	3001      	adds	r0, #1
 800bfd6:	0043      	lsls	r3, r0, #1
 800bfd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bfdc:	d806      	bhi.n	800bfec <USBD_GetString+0x26>
 800bfde:	b29b      	uxth	r3, r3
 800bfe0:	8033      	strh	r3, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 800bfe2:	702b      	strb	r3, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800bfe4:	2303      	movs	r3, #3
 800bfe6:	706b      	strb	r3, [r5, #1]
  idx++;
 800bfe8:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 800bfea:	e00a      	b.n	800c002 <USBD_GetString+0x3c>
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800bfec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bff0:	e7f6      	b.n	800bfe0 <USBD_GetString+0x1a>
    unicode[idx] = *pdesc;
 800bff2:	54ea      	strb	r2, [r5, r3]
    pdesc++;
 800bff4:	3401      	adds	r4, #1
    idx++;
 800bff6:	1c5a      	adds	r2, r3, #1
 800bff8:	b2d2      	uxtb	r2, r2
    unicode[idx] = 0U;
 800bffa:	2100      	movs	r1, #0
 800bffc:	54a9      	strb	r1, [r5, r2]
    idx++;
 800bffe:	3302      	adds	r3, #2
 800c000:	b2db      	uxtb	r3, r3
  while (*pdesc != (uint8_t)'\0')
 800c002:	7822      	ldrb	r2, [r4, #0]
 800c004:	2a00      	cmp	r2, #0
 800c006:	d1f4      	bne.n	800bff2 <USBD_GetString+0x2c>
}
 800c008:	bd70      	pop	{r4, r5, r6, pc}
 800c00a:	4770      	bx	lr

0800c00c <USBD_CDC_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800c00c:	2312      	movs	r3, #18
 800c00e:	800b      	strh	r3, [r1, #0]
  return USBD_CDC_DeviceDesc;
}
 800c010:	4800      	ldr	r0, [pc, #0]	@ (800c014 <USBD_CDC_DeviceDescriptor+0x8>)
 800c012:	4770      	bx	lr
 800c014:	20000140 	.word	0x20000140

0800c018 <USBD_CDC_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c018:	2304      	movs	r3, #4
 800c01a:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 800c01c:	4800      	ldr	r0, [pc, #0]	@ (800c020 <USBD_CDC_LangIDStrDescriptor+0x8>)
 800c01e:	4770      	bx	lr
 800c020:	2000013c 	.word	0x2000013c

0800c024 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 800c024:	2300      	movs	r3, #0
 800c026:	4293      	cmp	r3, r2
 800c028:	d21e      	bcs.n	800c068 <IntToUnicode+0x44>
{
 800c02a:	b500      	push	{lr}
 800c02c:	e010      	b.n	800c050 <IntToUnicode+0x2c>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c02e:	f10c 0c37 	add.w	ip, ip, #55	@ 0x37
 800c032:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
    }

    value = value << 4;
 800c036:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 800c038:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800c03c:	f10c 0c01 	add.w	ip, ip, #1
 800c040:	f04f 0e00 	mov.w	lr, #0
 800c044:	f801 e00c 	strb.w	lr, [r1, ip]
  for (idx = 0; idx < len; idx++)
 800c048:	3301      	adds	r3, #1
 800c04a:	b2db      	uxtb	r3, r3
 800c04c:	4293      	cmp	r3, r2
 800c04e:	d209      	bcs.n	800c064 <IntToUnicode+0x40>
    if (((value >> 28)) < 0xA)
 800c050:	ea4f 7c10 	mov.w	ip, r0, lsr #28
 800c054:	f1b0 4f20 	cmp.w	r0, #2684354560	@ 0xa0000000
 800c058:	d2e9      	bcs.n	800c02e <IntToUnicode+0xa>
      pbuf[2 * idx] = (value >> 28) + '0';
 800c05a:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 800c05e:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
 800c062:	e7e8      	b.n	800c036 <IntToUnicode+0x12>
  }
}
 800c064:	f85d fb04 	ldr.w	pc, [sp], #4
 800c068:	4770      	bx	lr
	...

0800c06c <Get_SerialNum>:
{
 800c06c:	b538      	push	{r3, r4, r5, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c06e:	4b0b      	ldr	r3, [pc, #44]	@ (800c09c <Get_SerialNum+0x30>)
 800c070:	f8d3 0590 	ldr.w	r0, [r3, #1424]	@ 0x590
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c074:	f8d3 4594 	ldr.w	r4, [r3, #1428]	@ 0x594
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c078:	f8d3 3598 	ldr.w	r3, [r3, #1432]	@ 0x598
  if (deviceserial0 != 0)
 800c07c:	18c0      	adds	r0, r0, r3
 800c07e:	d100      	bne.n	800c082 <Get_SerialNum+0x16>
}
 800c080:	bd38      	pop	{r3, r4, r5, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c082:	4d07      	ldr	r5, [pc, #28]	@ (800c0a0 <Get_SerialNum+0x34>)
 800c084:	2208      	movs	r2, #8
 800c086:	4629      	mov	r1, r5
 800c088:	f7ff ffcc 	bl	800c024 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c08c:	2204      	movs	r2, #4
 800c08e:	f105 0110 	add.w	r1, r5, #16
 800c092:	4620      	mov	r0, r4
 800c094:	f7ff ffc6 	bl	800c024 <IntToUnicode>
}
 800c098:	e7f2      	b.n	800c080 <Get_SerialNum+0x14>
 800c09a:	bf00      	nop
 800c09c:	1fff7000 	.word	0x1fff7000
 800c0a0:	20000122 	.word	0x20000122

0800c0a4 <USBD_CDC_SerialStrDescriptor>:
{
 800c0a4:	b508      	push	{r3, lr}
  *length = USB_SIZ_STRING_SERIAL;
 800c0a6:	231a      	movs	r3, #26
 800c0a8:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 800c0aa:	f7ff ffdf 	bl	800c06c <Get_SerialNum>
}
 800c0ae:	4801      	ldr	r0, [pc, #4]	@ (800c0b4 <USBD_CDC_SerialStrDescriptor+0x10>)
 800c0b0:	bd08      	pop	{r3, pc}
 800c0b2:	bf00      	nop
 800c0b4:	20000120 	.word	0x20000120

0800c0b8 <USBD_CDC_ProductStrDescriptor>:
{
 800c0b8:	b508      	push	{r3, lr}
 800c0ba:	460a      	mov	r2, r1
  if(speed == 0)
 800c0bc:	b928      	cbnz	r0, 800c0ca <USBD_CDC_ProductStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800c0be:	4905      	ldr	r1, [pc, #20]	@ (800c0d4 <USBD_CDC_ProductStrDescriptor+0x1c>)
 800c0c0:	4805      	ldr	r0, [pc, #20]	@ (800c0d8 <USBD_CDC_ProductStrDescriptor+0x20>)
 800c0c2:	f7ff ff80 	bl	800bfc6 <USBD_GetString>
}
 800c0c6:	4803      	ldr	r0, [pc, #12]	@ (800c0d4 <USBD_CDC_ProductStrDescriptor+0x1c>)
 800c0c8:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800c0ca:	4902      	ldr	r1, [pc, #8]	@ (800c0d4 <USBD_CDC_ProductStrDescriptor+0x1c>)
 800c0cc:	4802      	ldr	r0, [pc, #8]	@ (800c0d8 <USBD_CDC_ProductStrDescriptor+0x20>)
 800c0ce:	f7ff ff7a 	bl	800bfc6 <USBD_GetString>
 800c0d2:	e7f8      	b.n	800c0c6 <USBD_CDC_ProductStrDescriptor+0xe>
 800c0d4:	200020a0 	.word	0x200020a0
 800c0d8:	0800d4dc 	.word	0x0800d4dc

0800c0dc <USBD_CDC_ManufacturerStrDescriptor>:
{
 800c0dc:	b510      	push	{r4, lr}
 800c0de:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c0e0:	4c03      	ldr	r4, [pc, #12]	@ (800c0f0 <USBD_CDC_ManufacturerStrDescriptor+0x14>)
 800c0e2:	4621      	mov	r1, r4
 800c0e4:	4803      	ldr	r0, [pc, #12]	@ (800c0f4 <USBD_CDC_ManufacturerStrDescriptor+0x18>)
 800c0e6:	f7ff ff6e 	bl	800bfc6 <USBD_GetString>
}
 800c0ea:	4620      	mov	r0, r4
 800c0ec:	bd10      	pop	{r4, pc}
 800c0ee:	bf00      	nop
 800c0f0:	200020a0 	.word	0x200020a0
 800c0f4:	0800d4f4 	.word	0x0800d4f4

0800c0f8 <USBD_CDC_ConfigStrDescriptor>:
{
 800c0f8:	b508      	push	{r3, lr}
 800c0fa:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 800c0fc:	b928      	cbnz	r0, 800c10a <USBD_CDC_ConfigStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800c0fe:	4905      	ldr	r1, [pc, #20]	@ (800c114 <USBD_CDC_ConfigStrDescriptor+0x1c>)
 800c100:	4805      	ldr	r0, [pc, #20]	@ (800c118 <USBD_CDC_ConfigStrDescriptor+0x20>)
 800c102:	f7ff ff60 	bl	800bfc6 <USBD_GetString>
}
 800c106:	4803      	ldr	r0, [pc, #12]	@ (800c114 <USBD_CDC_ConfigStrDescriptor+0x1c>)
 800c108:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800c10a:	4902      	ldr	r1, [pc, #8]	@ (800c114 <USBD_CDC_ConfigStrDescriptor+0x1c>)
 800c10c:	4802      	ldr	r0, [pc, #8]	@ (800c118 <USBD_CDC_ConfigStrDescriptor+0x20>)
 800c10e:	f7ff ff5a 	bl	800bfc6 <USBD_GetString>
 800c112:	e7f8      	b.n	800c106 <USBD_CDC_ConfigStrDescriptor+0xe>
 800c114:	200020a0 	.word	0x200020a0
 800c118:	0800d4fc 	.word	0x0800d4fc

0800c11c <USBD_CDC_InterfaceStrDescriptor>:
{
 800c11c:	b508      	push	{r3, lr}
 800c11e:	460a      	mov	r2, r1
  if(speed == 0)
 800c120:	b928      	cbnz	r0, 800c12e <USBD_CDC_InterfaceStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800c122:	4905      	ldr	r1, [pc, #20]	@ (800c138 <USBD_CDC_InterfaceStrDescriptor+0x1c>)
 800c124:	4805      	ldr	r0, [pc, #20]	@ (800c13c <USBD_CDC_InterfaceStrDescriptor+0x20>)
 800c126:	f7ff ff4e 	bl	800bfc6 <USBD_GetString>
}
 800c12a:	4803      	ldr	r0, [pc, #12]	@ (800c138 <USBD_CDC_InterfaceStrDescriptor+0x1c>)
 800c12c:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800c12e:	4902      	ldr	r1, [pc, #8]	@ (800c138 <USBD_CDC_InterfaceStrDescriptor+0x1c>)
 800c130:	4802      	ldr	r0, [pc, #8]	@ (800c13c <USBD_CDC_InterfaceStrDescriptor+0x20>)
 800c132:	f7ff ff48 	bl	800bfc6 <USBD_GetString>
 800c136:	e7f8      	b.n	800c12a <USBD_CDC_InterfaceStrDescriptor+0xe>
 800c138:	200020a0 	.word	0x200020a0
 800c13c:	0800d508 	.word	0x0800d508

0800c140 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c140:	b508      	push	{r3, lr}
 800c142:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c144:	2202      	movs	r2, #2
 800c146:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800c14a:	6183      	str	r3, [r0, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c14c:	61c3      	str	r3, [r0, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c14e:	460a      	mov	r2, r1
 800c150:	2100      	movs	r1, #0
 800c152:	f7ff f9a2 	bl	800b49a <USBD_LL_Transmit>

  return USBD_OK;
}
 800c156:	2000      	movs	r0, #0
 800c158:	bd08      	pop	{r3, pc}

0800c15a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c15a:	b508      	push	{r3, lr}
 800c15c:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c15e:	460a      	mov	r2, r1
 800c160:	2100      	movs	r1, #0
 800c162:	f7ff f99a 	bl	800b49a <USBD_LL_Transmit>

  return USBD_OK;
}
 800c166:	2000      	movs	r0, #0
 800c168:	bd08      	pop	{r3, pc}

0800c16a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c16a:	b508      	push	{r3, lr}
 800c16c:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c16e:	2203      	movs	r2, #3
 800c170:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800c174:	f8c0 3158 	str.w	r3, [r0, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c178:	f8c0 315c 	str.w	r3, [r0, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c17c:	460a      	mov	r2, r1
 800c17e:	2100      	movs	r1, #0
 800c180:	f7ff f993 	bl	800b4aa <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800c184:	2000      	movs	r0, #0
 800c186:	bd08      	pop	{r3, pc}

0800c188 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c188:	b508      	push	{r3, lr}
 800c18a:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c18c:	460a      	mov	r2, r1
 800c18e:	2100      	movs	r1, #0
 800c190:	f7ff f98b 	bl	800b4aa <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800c194:	2000      	movs	r0, #0
 800c196:	bd08      	pop	{r3, pc}

0800c198 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c198:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c19a:	2204      	movs	r2, #4
 800c19c:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	461a      	mov	r2, r3
 800c1a4:	4619      	mov	r1, r3
 800c1a6:	f7ff f978 	bl	800b49a <USBD_LL_Transmit>

  return USBD_OK;
}
 800c1aa:	2000      	movs	r0, #0
 800c1ac:	bd08      	pop	{r3, pc}

0800c1ae <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c1ae:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c1b0:	2205      	movs	r2, #5
 800c1b2:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	461a      	mov	r2, r3
 800c1ba:	4619      	mov	r1, r3
 800c1bc:	f7ff f975 	bl	800b4aa <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800c1c0:	2000      	movs	r0, #0
 800c1c2:	bd08      	pop	{r3, pc}

0800c1c4 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 800c1c4:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800c1c6:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800c1c8:	3304      	adds	r3, #4

0800c1ca <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800c1ca:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800c1cc:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800c1ce:	d3f9      	bcc.n	800c1c4 <CopyDataInit>
  bx lr
 800c1d0:	4770      	bx	lr

0800c1d2 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800c1d2:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 800c1d4:	3004      	adds	r0, #4

0800c1d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 800c1d6:	4288      	cmp	r0, r1
  bcc FillZerobss
 800c1d8:	d3fb      	bcc.n	800c1d2 <FillZerobss>
  bx lr
 800c1da:	4770      	bx	lr

0800c1dc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800c1dc:	480c      	ldr	r0, [pc, #48]	@ (800c210 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800c1de:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800c1e0:	f7fe f9b4 	bl	800a54c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 800c1e4:	480b      	ldr	r0, [pc, #44]	@ (800c214 <LoopForever+0x6>)
 800c1e6:	490c      	ldr	r1, [pc, #48]	@ (800c218 <LoopForever+0xa>)
 800c1e8:	4a0c      	ldr	r2, [pc, #48]	@ (800c21c <LoopForever+0xe>)
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	f7ff ffed 	bl	800c1ca <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800c1f0:	480b      	ldr	r0, [pc, #44]	@ (800c220 <LoopForever+0x12>)
 800c1f2:	490c      	ldr	r1, [pc, #48]	@ (800c224 <LoopForever+0x16>)
 800c1f4:	4a0c      	ldr	r2, [pc, #48]	@ (800c228 <LoopForever+0x1a>)
 800c1f6:	2300      	movs	r3, #0
 800c1f8:	f7ff ffe7 	bl	800c1ca <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 800c1fc:	480b      	ldr	r0, [pc, #44]	@ (800c22c <LoopForever+0x1e>)
 800c1fe:	490c      	ldr	r1, [pc, #48]	@ (800c230 <LoopForever+0x22>)
 800c200:	2300      	movs	r3, #0
 800c202:	f7ff ffe8 	bl	800c1d6 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800c206:	f000 f90d 	bl	800c424 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800c20a:	f7f6 fe49 	bl	8002ea0 <main>

0800c20e <LoopForever>:

LoopForever:
  b LoopForever
 800c20e:	e7fe      	b.n	800c20e <LoopForever>
  ldr   r0, =_estack
 800c210:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 800c214:	20000008 	.word	0x20000008
 800c218:	200001c4 	.word	0x200001c4
 800c21c:	0800d7b0 	.word	0x0800d7b0
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800c220:	200301e4 	.word	0x200301e4
 800c224:	20030a67 	.word	0x20030a67
 800c228:	0800d9b8 	.word	0x0800d9b8
  INIT_BSS _sbss, _ebss
 800c22c:	20000210 	.word	0x20000210
 800c230:	200023e8 	.word	0x200023e8

0800c234 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800c234:	e7fe      	b.n	800c234 <ADC1_IRQHandler>
	...

0800c238 <malloc>:
 800c238:	4b02      	ldr	r3, [pc, #8]	@ (800c244 <malloc+0xc>)
 800c23a:	4601      	mov	r1, r0
 800c23c:	6818      	ldr	r0, [r3, #0]
 800c23e:	f000 b825 	b.w	800c28c <_malloc_r>
 800c242:	bf00      	nop
 800c244:	20000174 	.word	0x20000174

0800c248 <sbrk_aligned>:
 800c248:	b570      	push	{r4, r5, r6, lr}
 800c24a:	4e0f      	ldr	r6, [pc, #60]	@ (800c288 <sbrk_aligned+0x40>)
 800c24c:	460c      	mov	r4, r1
 800c24e:	6831      	ldr	r1, [r6, #0]
 800c250:	4605      	mov	r5, r0
 800c252:	b911      	cbnz	r1, 800c25a <sbrk_aligned+0x12>
 800c254:	f000 f8d0 	bl	800c3f8 <_sbrk_r>
 800c258:	6030      	str	r0, [r6, #0]
 800c25a:	4621      	mov	r1, r4
 800c25c:	4628      	mov	r0, r5
 800c25e:	f000 f8cb 	bl	800c3f8 <_sbrk_r>
 800c262:	1c43      	adds	r3, r0, #1
 800c264:	d103      	bne.n	800c26e <sbrk_aligned+0x26>
 800c266:	f04f 34ff 	mov.w	r4, #4294967295
 800c26a:	4620      	mov	r0, r4
 800c26c:	bd70      	pop	{r4, r5, r6, pc}
 800c26e:	1cc4      	adds	r4, r0, #3
 800c270:	f024 0403 	bic.w	r4, r4, #3
 800c274:	42a0      	cmp	r0, r4
 800c276:	d0f8      	beq.n	800c26a <sbrk_aligned+0x22>
 800c278:	1a21      	subs	r1, r4, r0
 800c27a:	4628      	mov	r0, r5
 800c27c:	f000 f8bc 	bl	800c3f8 <_sbrk_r>
 800c280:	3001      	adds	r0, #1
 800c282:	d1f2      	bne.n	800c26a <sbrk_aligned+0x22>
 800c284:	e7ef      	b.n	800c266 <sbrk_aligned+0x1e>
 800c286:	bf00      	nop
 800c288:	200022a0 	.word	0x200022a0

0800c28c <_malloc_r>:
 800c28c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c290:	1ccd      	adds	r5, r1, #3
 800c292:	f025 0503 	bic.w	r5, r5, #3
 800c296:	3508      	adds	r5, #8
 800c298:	2d0c      	cmp	r5, #12
 800c29a:	bf38      	it	cc
 800c29c:	250c      	movcc	r5, #12
 800c29e:	2d00      	cmp	r5, #0
 800c2a0:	4606      	mov	r6, r0
 800c2a2:	db01      	blt.n	800c2a8 <_malloc_r+0x1c>
 800c2a4:	42a9      	cmp	r1, r5
 800c2a6:	d904      	bls.n	800c2b2 <_malloc_r+0x26>
 800c2a8:	230c      	movs	r3, #12
 800c2aa:	6033      	str	r3, [r6, #0]
 800c2ac:	2000      	movs	r0, #0
 800c2ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c388 <_malloc_r+0xfc>
 800c2b6:	f000 f869 	bl	800c38c <__malloc_lock>
 800c2ba:	f8d8 3000 	ldr.w	r3, [r8]
 800c2be:	461c      	mov	r4, r3
 800c2c0:	bb44      	cbnz	r4, 800c314 <_malloc_r+0x88>
 800c2c2:	4629      	mov	r1, r5
 800c2c4:	4630      	mov	r0, r6
 800c2c6:	f7ff ffbf 	bl	800c248 <sbrk_aligned>
 800c2ca:	1c43      	adds	r3, r0, #1
 800c2cc:	4604      	mov	r4, r0
 800c2ce:	d158      	bne.n	800c382 <_malloc_r+0xf6>
 800c2d0:	f8d8 4000 	ldr.w	r4, [r8]
 800c2d4:	4627      	mov	r7, r4
 800c2d6:	2f00      	cmp	r7, #0
 800c2d8:	d143      	bne.n	800c362 <_malloc_r+0xd6>
 800c2da:	2c00      	cmp	r4, #0
 800c2dc:	d04b      	beq.n	800c376 <_malloc_r+0xea>
 800c2de:	6823      	ldr	r3, [r4, #0]
 800c2e0:	4639      	mov	r1, r7
 800c2e2:	4630      	mov	r0, r6
 800c2e4:	eb04 0903 	add.w	r9, r4, r3
 800c2e8:	f000 f886 	bl	800c3f8 <_sbrk_r>
 800c2ec:	4581      	cmp	r9, r0
 800c2ee:	d142      	bne.n	800c376 <_malloc_r+0xea>
 800c2f0:	6821      	ldr	r1, [r4, #0]
 800c2f2:	1a6d      	subs	r5, r5, r1
 800c2f4:	4629      	mov	r1, r5
 800c2f6:	4630      	mov	r0, r6
 800c2f8:	f7ff ffa6 	bl	800c248 <sbrk_aligned>
 800c2fc:	3001      	adds	r0, #1
 800c2fe:	d03a      	beq.n	800c376 <_malloc_r+0xea>
 800c300:	6823      	ldr	r3, [r4, #0]
 800c302:	442b      	add	r3, r5
 800c304:	6023      	str	r3, [r4, #0]
 800c306:	f8d8 3000 	ldr.w	r3, [r8]
 800c30a:	685a      	ldr	r2, [r3, #4]
 800c30c:	bb62      	cbnz	r2, 800c368 <_malloc_r+0xdc>
 800c30e:	f8c8 7000 	str.w	r7, [r8]
 800c312:	e00f      	b.n	800c334 <_malloc_r+0xa8>
 800c314:	6822      	ldr	r2, [r4, #0]
 800c316:	1b52      	subs	r2, r2, r5
 800c318:	d420      	bmi.n	800c35c <_malloc_r+0xd0>
 800c31a:	2a0b      	cmp	r2, #11
 800c31c:	d917      	bls.n	800c34e <_malloc_r+0xc2>
 800c31e:	1961      	adds	r1, r4, r5
 800c320:	42a3      	cmp	r3, r4
 800c322:	6025      	str	r5, [r4, #0]
 800c324:	bf18      	it	ne
 800c326:	6059      	strne	r1, [r3, #4]
 800c328:	6863      	ldr	r3, [r4, #4]
 800c32a:	bf08      	it	eq
 800c32c:	f8c8 1000 	streq.w	r1, [r8]
 800c330:	5162      	str	r2, [r4, r5]
 800c332:	604b      	str	r3, [r1, #4]
 800c334:	4630      	mov	r0, r6
 800c336:	f000 f82f 	bl	800c398 <__malloc_unlock>
 800c33a:	f104 000b 	add.w	r0, r4, #11
 800c33e:	1d23      	adds	r3, r4, #4
 800c340:	f020 0007 	bic.w	r0, r0, #7
 800c344:	1ac2      	subs	r2, r0, r3
 800c346:	bf1c      	itt	ne
 800c348:	1a1b      	subne	r3, r3, r0
 800c34a:	50a3      	strne	r3, [r4, r2]
 800c34c:	e7af      	b.n	800c2ae <_malloc_r+0x22>
 800c34e:	6862      	ldr	r2, [r4, #4]
 800c350:	42a3      	cmp	r3, r4
 800c352:	bf0c      	ite	eq
 800c354:	f8c8 2000 	streq.w	r2, [r8]
 800c358:	605a      	strne	r2, [r3, #4]
 800c35a:	e7eb      	b.n	800c334 <_malloc_r+0xa8>
 800c35c:	4623      	mov	r3, r4
 800c35e:	6864      	ldr	r4, [r4, #4]
 800c360:	e7ae      	b.n	800c2c0 <_malloc_r+0x34>
 800c362:	463c      	mov	r4, r7
 800c364:	687f      	ldr	r7, [r7, #4]
 800c366:	e7b6      	b.n	800c2d6 <_malloc_r+0x4a>
 800c368:	461a      	mov	r2, r3
 800c36a:	685b      	ldr	r3, [r3, #4]
 800c36c:	42a3      	cmp	r3, r4
 800c36e:	d1fb      	bne.n	800c368 <_malloc_r+0xdc>
 800c370:	2300      	movs	r3, #0
 800c372:	6053      	str	r3, [r2, #4]
 800c374:	e7de      	b.n	800c334 <_malloc_r+0xa8>
 800c376:	230c      	movs	r3, #12
 800c378:	6033      	str	r3, [r6, #0]
 800c37a:	4630      	mov	r0, r6
 800c37c:	f000 f80c 	bl	800c398 <__malloc_unlock>
 800c380:	e794      	b.n	800c2ac <_malloc_r+0x20>
 800c382:	6005      	str	r5, [r0, #0]
 800c384:	e7d6      	b.n	800c334 <_malloc_r+0xa8>
 800c386:	bf00      	nop
 800c388:	200022a4 	.word	0x200022a4

0800c38c <__malloc_lock>:
 800c38c:	4801      	ldr	r0, [pc, #4]	@ (800c394 <__malloc_lock+0x8>)
 800c38e:	f000 b86d 	b.w	800c46c <__retarget_lock_acquire_recursive>
 800c392:	bf00      	nop
 800c394:	200023e4 	.word	0x200023e4

0800c398 <__malloc_unlock>:
 800c398:	4801      	ldr	r0, [pc, #4]	@ (800c3a0 <__malloc_unlock+0x8>)
 800c39a:	f000 b868 	b.w	800c46e <__retarget_lock_release_recursive>
 800c39e:	bf00      	nop
 800c3a0:	200023e4 	.word	0x200023e4

0800c3a4 <siprintf>:
 800c3a4:	b40e      	push	{r1, r2, r3}
 800c3a6:	b510      	push	{r4, lr}
 800c3a8:	b09d      	sub	sp, #116	@ 0x74
 800c3aa:	ab1f      	add	r3, sp, #124	@ 0x7c
 800c3ac:	9002      	str	r0, [sp, #8]
 800c3ae:	9006      	str	r0, [sp, #24]
 800c3b0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c3b4:	480a      	ldr	r0, [pc, #40]	@ (800c3e0 <siprintf+0x3c>)
 800c3b6:	9107      	str	r1, [sp, #28]
 800c3b8:	9104      	str	r1, [sp, #16]
 800c3ba:	490a      	ldr	r1, [pc, #40]	@ (800c3e4 <siprintf+0x40>)
 800c3bc:	f853 2b04 	ldr.w	r2, [r3], #4
 800c3c0:	9105      	str	r1, [sp, #20]
 800c3c2:	2400      	movs	r4, #0
 800c3c4:	a902      	add	r1, sp, #8
 800c3c6:	6800      	ldr	r0, [r0, #0]
 800c3c8:	9301      	str	r3, [sp, #4]
 800c3ca:	941b      	str	r4, [sp, #108]	@ 0x6c
 800c3cc:	f000 f904 	bl	800c5d8 <_svfiprintf_r>
 800c3d0:	9b02      	ldr	r3, [sp, #8]
 800c3d2:	701c      	strb	r4, [r3, #0]
 800c3d4:	b01d      	add	sp, #116	@ 0x74
 800c3d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c3da:	b003      	add	sp, #12
 800c3dc:	4770      	bx	lr
 800c3de:	bf00      	nop
 800c3e0:	20000174 	.word	0x20000174
 800c3e4:	ffff0208 	.word	0xffff0208

0800c3e8 <memset>:
 800c3e8:	4402      	add	r2, r0
 800c3ea:	4603      	mov	r3, r0
 800c3ec:	4293      	cmp	r3, r2
 800c3ee:	d100      	bne.n	800c3f2 <memset+0xa>
 800c3f0:	4770      	bx	lr
 800c3f2:	f803 1b01 	strb.w	r1, [r3], #1
 800c3f6:	e7f9      	b.n	800c3ec <memset+0x4>

0800c3f8 <_sbrk_r>:
 800c3f8:	b538      	push	{r3, r4, r5, lr}
 800c3fa:	4d06      	ldr	r5, [pc, #24]	@ (800c414 <_sbrk_r+0x1c>)
 800c3fc:	2300      	movs	r3, #0
 800c3fe:	4604      	mov	r4, r0
 800c400:	4608      	mov	r0, r1
 800c402:	602b      	str	r3, [r5, #0]
 800c404:	f7fe f87e 	bl	800a504 <_sbrk>
 800c408:	1c43      	adds	r3, r0, #1
 800c40a:	d102      	bne.n	800c412 <_sbrk_r+0x1a>
 800c40c:	682b      	ldr	r3, [r5, #0]
 800c40e:	b103      	cbz	r3, 800c412 <_sbrk_r+0x1a>
 800c410:	6023      	str	r3, [r4, #0]
 800c412:	bd38      	pop	{r3, r4, r5, pc}
 800c414:	200023e0 	.word	0x200023e0

0800c418 <__errno>:
 800c418:	4b01      	ldr	r3, [pc, #4]	@ (800c420 <__errno+0x8>)
 800c41a:	6818      	ldr	r0, [r3, #0]
 800c41c:	4770      	bx	lr
 800c41e:	bf00      	nop
 800c420:	20000174 	.word	0x20000174

0800c424 <__libc_init_array>:
 800c424:	b570      	push	{r4, r5, r6, lr}
 800c426:	4d0d      	ldr	r5, [pc, #52]	@ (800c45c <__libc_init_array+0x38>)
 800c428:	4c0d      	ldr	r4, [pc, #52]	@ (800c460 <__libc_init_array+0x3c>)
 800c42a:	1b64      	subs	r4, r4, r5
 800c42c:	10a4      	asrs	r4, r4, #2
 800c42e:	2600      	movs	r6, #0
 800c430:	42a6      	cmp	r6, r4
 800c432:	d109      	bne.n	800c448 <__libc_init_array+0x24>
 800c434:	4d0b      	ldr	r5, [pc, #44]	@ (800c464 <__libc_init_array+0x40>)
 800c436:	4c0c      	ldr	r4, [pc, #48]	@ (800c468 <__libc_init_array+0x44>)
 800c438:	f000 ffbc 	bl	800d3b4 <_init>
 800c43c:	1b64      	subs	r4, r4, r5
 800c43e:	10a4      	asrs	r4, r4, #2
 800c440:	2600      	movs	r6, #0
 800c442:	42a6      	cmp	r6, r4
 800c444:	d105      	bne.n	800c452 <__libc_init_array+0x2e>
 800c446:	bd70      	pop	{r4, r5, r6, pc}
 800c448:	f855 3b04 	ldr.w	r3, [r5], #4
 800c44c:	4798      	blx	r3
 800c44e:	3601      	adds	r6, #1
 800c450:	e7ee      	b.n	800c430 <__libc_init_array+0xc>
 800c452:	f855 3b04 	ldr.w	r3, [r5], #4
 800c456:	4798      	blx	r3
 800c458:	3601      	adds	r6, #1
 800c45a:	e7f2      	b.n	800c442 <__libc_init_array+0x1e>
 800c45c:	0800d7a8 	.word	0x0800d7a8
 800c460:	0800d7a8 	.word	0x0800d7a8
 800c464:	0800d7a8 	.word	0x0800d7a8
 800c468:	0800d7ac 	.word	0x0800d7ac

0800c46c <__retarget_lock_acquire_recursive>:
 800c46c:	4770      	bx	lr

0800c46e <__retarget_lock_release_recursive>:
 800c46e:	4770      	bx	lr

0800c470 <memcpy>:
 800c470:	440a      	add	r2, r1
 800c472:	4291      	cmp	r1, r2
 800c474:	f100 33ff 	add.w	r3, r0, #4294967295
 800c478:	d100      	bne.n	800c47c <memcpy+0xc>
 800c47a:	4770      	bx	lr
 800c47c:	b510      	push	{r4, lr}
 800c47e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c482:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c486:	4291      	cmp	r1, r2
 800c488:	d1f9      	bne.n	800c47e <memcpy+0xe>
 800c48a:	bd10      	pop	{r4, pc}

0800c48c <_free_r>:
 800c48c:	b538      	push	{r3, r4, r5, lr}
 800c48e:	4605      	mov	r5, r0
 800c490:	2900      	cmp	r1, #0
 800c492:	d041      	beq.n	800c518 <_free_r+0x8c>
 800c494:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c498:	1f0c      	subs	r4, r1, #4
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	bfb8      	it	lt
 800c49e:	18e4      	addlt	r4, r4, r3
 800c4a0:	f7ff ff74 	bl	800c38c <__malloc_lock>
 800c4a4:	4a1d      	ldr	r2, [pc, #116]	@ (800c51c <_free_r+0x90>)
 800c4a6:	6813      	ldr	r3, [r2, #0]
 800c4a8:	b933      	cbnz	r3, 800c4b8 <_free_r+0x2c>
 800c4aa:	6063      	str	r3, [r4, #4]
 800c4ac:	6014      	str	r4, [r2, #0]
 800c4ae:	4628      	mov	r0, r5
 800c4b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c4b4:	f7ff bf70 	b.w	800c398 <__malloc_unlock>
 800c4b8:	42a3      	cmp	r3, r4
 800c4ba:	d908      	bls.n	800c4ce <_free_r+0x42>
 800c4bc:	6820      	ldr	r0, [r4, #0]
 800c4be:	1821      	adds	r1, r4, r0
 800c4c0:	428b      	cmp	r3, r1
 800c4c2:	bf01      	itttt	eq
 800c4c4:	6819      	ldreq	r1, [r3, #0]
 800c4c6:	685b      	ldreq	r3, [r3, #4]
 800c4c8:	1809      	addeq	r1, r1, r0
 800c4ca:	6021      	streq	r1, [r4, #0]
 800c4cc:	e7ed      	b.n	800c4aa <_free_r+0x1e>
 800c4ce:	461a      	mov	r2, r3
 800c4d0:	685b      	ldr	r3, [r3, #4]
 800c4d2:	b10b      	cbz	r3, 800c4d8 <_free_r+0x4c>
 800c4d4:	42a3      	cmp	r3, r4
 800c4d6:	d9fa      	bls.n	800c4ce <_free_r+0x42>
 800c4d8:	6811      	ldr	r1, [r2, #0]
 800c4da:	1850      	adds	r0, r2, r1
 800c4dc:	42a0      	cmp	r0, r4
 800c4de:	d10b      	bne.n	800c4f8 <_free_r+0x6c>
 800c4e0:	6820      	ldr	r0, [r4, #0]
 800c4e2:	4401      	add	r1, r0
 800c4e4:	1850      	adds	r0, r2, r1
 800c4e6:	4283      	cmp	r3, r0
 800c4e8:	6011      	str	r1, [r2, #0]
 800c4ea:	d1e0      	bne.n	800c4ae <_free_r+0x22>
 800c4ec:	6818      	ldr	r0, [r3, #0]
 800c4ee:	685b      	ldr	r3, [r3, #4]
 800c4f0:	6053      	str	r3, [r2, #4]
 800c4f2:	4408      	add	r0, r1
 800c4f4:	6010      	str	r0, [r2, #0]
 800c4f6:	e7da      	b.n	800c4ae <_free_r+0x22>
 800c4f8:	d902      	bls.n	800c500 <_free_r+0x74>
 800c4fa:	230c      	movs	r3, #12
 800c4fc:	602b      	str	r3, [r5, #0]
 800c4fe:	e7d6      	b.n	800c4ae <_free_r+0x22>
 800c500:	6820      	ldr	r0, [r4, #0]
 800c502:	1821      	adds	r1, r4, r0
 800c504:	428b      	cmp	r3, r1
 800c506:	bf04      	itt	eq
 800c508:	6819      	ldreq	r1, [r3, #0]
 800c50a:	685b      	ldreq	r3, [r3, #4]
 800c50c:	6063      	str	r3, [r4, #4]
 800c50e:	bf04      	itt	eq
 800c510:	1809      	addeq	r1, r1, r0
 800c512:	6021      	streq	r1, [r4, #0]
 800c514:	6054      	str	r4, [r2, #4]
 800c516:	e7ca      	b.n	800c4ae <_free_r+0x22>
 800c518:	bd38      	pop	{r3, r4, r5, pc}
 800c51a:	bf00      	nop
 800c51c:	200022a4 	.word	0x200022a4

0800c520 <__ssputs_r>:
 800c520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c524:	688e      	ldr	r6, [r1, #8]
 800c526:	461f      	mov	r7, r3
 800c528:	42be      	cmp	r6, r7
 800c52a:	680b      	ldr	r3, [r1, #0]
 800c52c:	4682      	mov	sl, r0
 800c52e:	460c      	mov	r4, r1
 800c530:	4690      	mov	r8, r2
 800c532:	d82d      	bhi.n	800c590 <__ssputs_r+0x70>
 800c534:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c538:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c53c:	d026      	beq.n	800c58c <__ssputs_r+0x6c>
 800c53e:	6965      	ldr	r5, [r4, #20]
 800c540:	6909      	ldr	r1, [r1, #16]
 800c542:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c546:	eba3 0901 	sub.w	r9, r3, r1
 800c54a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c54e:	1c7b      	adds	r3, r7, #1
 800c550:	444b      	add	r3, r9
 800c552:	106d      	asrs	r5, r5, #1
 800c554:	429d      	cmp	r5, r3
 800c556:	bf38      	it	cc
 800c558:	461d      	movcc	r5, r3
 800c55a:	0553      	lsls	r3, r2, #21
 800c55c:	d527      	bpl.n	800c5ae <__ssputs_r+0x8e>
 800c55e:	4629      	mov	r1, r5
 800c560:	f7ff fe94 	bl	800c28c <_malloc_r>
 800c564:	4606      	mov	r6, r0
 800c566:	b360      	cbz	r0, 800c5c2 <__ssputs_r+0xa2>
 800c568:	6921      	ldr	r1, [r4, #16]
 800c56a:	464a      	mov	r2, r9
 800c56c:	f7ff ff80 	bl	800c470 <memcpy>
 800c570:	89a3      	ldrh	r3, [r4, #12]
 800c572:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c576:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c57a:	81a3      	strh	r3, [r4, #12]
 800c57c:	6126      	str	r6, [r4, #16]
 800c57e:	6165      	str	r5, [r4, #20]
 800c580:	444e      	add	r6, r9
 800c582:	eba5 0509 	sub.w	r5, r5, r9
 800c586:	6026      	str	r6, [r4, #0]
 800c588:	60a5      	str	r5, [r4, #8]
 800c58a:	463e      	mov	r6, r7
 800c58c:	42be      	cmp	r6, r7
 800c58e:	d900      	bls.n	800c592 <__ssputs_r+0x72>
 800c590:	463e      	mov	r6, r7
 800c592:	6820      	ldr	r0, [r4, #0]
 800c594:	4632      	mov	r2, r6
 800c596:	4641      	mov	r1, r8
 800c598:	f000 faa6 	bl	800cae8 <memmove>
 800c59c:	68a3      	ldr	r3, [r4, #8]
 800c59e:	1b9b      	subs	r3, r3, r6
 800c5a0:	60a3      	str	r3, [r4, #8]
 800c5a2:	6823      	ldr	r3, [r4, #0]
 800c5a4:	4433      	add	r3, r6
 800c5a6:	6023      	str	r3, [r4, #0]
 800c5a8:	2000      	movs	r0, #0
 800c5aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5ae:	462a      	mov	r2, r5
 800c5b0:	f000 fab4 	bl	800cb1c <_realloc_r>
 800c5b4:	4606      	mov	r6, r0
 800c5b6:	2800      	cmp	r0, #0
 800c5b8:	d1e0      	bne.n	800c57c <__ssputs_r+0x5c>
 800c5ba:	6921      	ldr	r1, [r4, #16]
 800c5bc:	4650      	mov	r0, sl
 800c5be:	f7ff ff65 	bl	800c48c <_free_r>
 800c5c2:	230c      	movs	r3, #12
 800c5c4:	f8ca 3000 	str.w	r3, [sl]
 800c5c8:	89a3      	ldrh	r3, [r4, #12]
 800c5ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c5ce:	81a3      	strh	r3, [r4, #12]
 800c5d0:	f04f 30ff 	mov.w	r0, #4294967295
 800c5d4:	e7e9      	b.n	800c5aa <__ssputs_r+0x8a>
	...

0800c5d8 <_svfiprintf_r>:
 800c5d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5dc:	4698      	mov	r8, r3
 800c5de:	898b      	ldrh	r3, [r1, #12]
 800c5e0:	061b      	lsls	r3, r3, #24
 800c5e2:	b09d      	sub	sp, #116	@ 0x74
 800c5e4:	4607      	mov	r7, r0
 800c5e6:	460d      	mov	r5, r1
 800c5e8:	4614      	mov	r4, r2
 800c5ea:	d510      	bpl.n	800c60e <_svfiprintf_r+0x36>
 800c5ec:	690b      	ldr	r3, [r1, #16]
 800c5ee:	b973      	cbnz	r3, 800c60e <_svfiprintf_r+0x36>
 800c5f0:	2140      	movs	r1, #64	@ 0x40
 800c5f2:	f7ff fe4b 	bl	800c28c <_malloc_r>
 800c5f6:	6028      	str	r0, [r5, #0]
 800c5f8:	6128      	str	r0, [r5, #16]
 800c5fa:	b930      	cbnz	r0, 800c60a <_svfiprintf_r+0x32>
 800c5fc:	230c      	movs	r3, #12
 800c5fe:	603b      	str	r3, [r7, #0]
 800c600:	f04f 30ff 	mov.w	r0, #4294967295
 800c604:	b01d      	add	sp, #116	@ 0x74
 800c606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c60a:	2340      	movs	r3, #64	@ 0x40
 800c60c:	616b      	str	r3, [r5, #20]
 800c60e:	2300      	movs	r3, #0
 800c610:	9309      	str	r3, [sp, #36]	@ 0x24
 800c612:	2320      	movs	r3, #32
 800c614:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c618:	f8cd 800c 	str.w	r8, [sp, #12]
 800c61c:	2330      	movs	r3, #48	@ 0x30
 800c61e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c7bc <_svfiprintf_r+0x1e4>
 800c622:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c626:	f04f 0901 	mov.w	r9, #1
 800c62a:	4623      	mov	r3, r4
 800c62c:	469a      	mov	sl, r3
 800c62e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c632:	b10a      	cbz	r2, 800c638 <_svfiprintf_r+0x60>
 800c634:	2a25      	cmp	r2, #37	@ 0x25
 800c636:	d1f9      	bne.n	800c62c <_svfiprintf_r+0x54>
 800c638:	ebba 0b04 	subs.w	fp, sl, r4
 800c63c:	d00b      	beq.n	800c656 <_svfiprintf_r+0x7e>
 800c63e:	465b      	mov	r3, fp
 800c640:	4622      	mov	r2, r4
 800c642:	4629      	mov	r1, r5
 800c644:	4638      	mov	r0, r7
 800c646:	f7ff ff6b 	bl	800c520 <__ssputs_r>
 800c64a:	3001      	adds	r0, #1
 800c64c:	f000 80a7 	beq.w	800c79e <_svfiprintf_r+0x1c6>
 800c650:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c652:	445a      	add	r2, fp
 800c654:	9209      	str	r2, [sp, #36]	@ 0x24
 800c656:	f89a 3000 	ldrb.w	r3, [sl]
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	f000 809f 	beq.w	800c79e <_svfiprintf_r+0x1c6>
 800c660:	2300      	movs	r3, #0
 800c662:	f04f 32ff 	mov.w	r2, #4294967295
 800c666:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c66a:	f10a 0a01 	add.w	sl, sl, #1
 800c66e:	9304      	str	r3, [sp, #16]
 800c670:	9307      	str	r3, [sp, #28]
 800c672:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c676:	931a      	str	r3, [sp, #104]	@ 0x68
 800c678:	4654      	mov	r4, sl
 800c67a:	2205      	movs	r2, #5
 800c67c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c680:	484e      	ldr	r0, [pc, #312]	@ (800c7bc <_svfiprintf_r+0x1e4>)
 800c682:	f7f3 fd65 	bl	8000150 <memchr>
 800c686:	9a04      	ldr	r2, [sp, #16]
 800c688:	b9d8      	cbnz	r0, 800c6c2 <_svfiprintf_r+0xea>
 800c68a:	06d0      	lsls	r0, r2, #27
 800c68c:	bf44      	itt	mi
 800c68e:	2320      	movmi	r3, #32
 800c690:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c694:	0711      	lsls	r1, r2, #28
 800c696:	bf44      	itt	mi
 800c698:	232b      	movmi	r3, #43	@ 0x2b
 800c69a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c69e:	f89a 3000 	ldrb.w	r3, [sl]
 800c6a2:	2b2a      	cmp	r3, #42	@ 0x2a
 800c6a4:	d015      	beq.n	800c6d2 <_svfiprintf_r+0xfa>
 800c6a6:	9a07      	ldr	r2, [sp, #28]
 800c6a8:	4654      	mov	r4, sl
 800c6aa:	2000      	movs	r0, #0
 800c6ac:	f04f 0c0a 	mov.w	ip, #10
 800c6b0:	4621      	mov	r1, r4
 800c6b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c6b6:	3b30      	subs	r3, #48	@ 0x30
 800c6b8:	2b09      	cmp	r3, #9
 800c6ba:	d94b      	bls.n	800c754 <_svfiprintf_r+0x17c>
 800c6bc:	b1b0      	cbz	r0, 800c6ec <_svfiprintf_r+0x114>
 800c6be:	9207      	str	r2, [sp, #28]
 800c6c0:	e014      	b.n	800c6ec <_svfiprintf_r+0x114>
 800c6c2:	eba0 0308 	sub.w	r3, r0, r8
 800c6c6:	fa09 f303 	lsl.w	r3, r9, r3
 800c6ca:	4313      	orrs	r3, r2
 800c6cc:	9304      	str	r3, [sp, #16]
 800c6ce:	46a2      	mov	sl, r4
 800c6d0:	e7d2      	b.n	800c678 <_svfiprintf_r+0xa0>
 800c6d2:	9b03      	ldr	r3, [sp, #12]
 800c6d4:	1d19      	adds	r1, r3, #4
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	9103      	str	r1, [sp, #12]
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	bfbb      	ittet	lt
 800c6de:	425b      	neglt	r3, r3
 800c6e0:	f042 0202 	orrlt.w	r2, r2, #2
 800c6e4:	9307      	strge	r3, [sp, #28]
 800c6e6:	9307      	strlt	r3, [sp, #28]
 800c6e8:	bfb8      	it	lt
 800c6ea:	9204      	strlt	r2, [sp, #16]
 800c6ec:	7823      	ldrb	r3, [r4, #0]
 800c6ee:	2b2e      	cmp	r3, #46	@ 0x2e
 800c6f0:	d10a      	bne.n	800c708 <_svfiprintf_r+0x130>
 800c6f2:	7863      	ldrb	r3, [r4, #1]
 800c6f4:	2b2a      	cmp	r3, #42	@ 0x2a
 800c6f6:	d132      	bne.n	800c75e <_svfiprintf_r+0x186>
 800c6f8:	9b03      	ldr	r3, [sp, #12]
 800c6fa:	1d1a      	adds	r2, r3, #4
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	9203      	str	r2, [sp, #12]
 800c700:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c704:	3402      	adds	r4, #2
 800c706:	9305      	str	r3, [sp, #20]
 800c708:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c7cc <_svfiprintf_r+0x1f4>
 800c70c:	7821      	ldrb	r1, [r4, #0]
 800c70e:	2203      	movs	r2, #3
 800c710:	4650      	mov	r0, sl
 800c712:	f7f3 fd1d 	bl	8000150 <memchr>
 800c716:	b138      	cbz	r0, 800c728 <_svfiprintf_r+0x150>
 800c718:	9b04      	ldr	r3, [sp, #16]
 800c71a:	eba0 000a 	sub.w	r0, r0, sl
 800c71e:	2240      	movs	r2, #64	@ 0x40
 800c720:	4082      	lsls	r2, r0
 800c722:	4313      	orrs	r3, r2
 800c724:	3401      	adds	r4, #1
 800c726:	9304      	str	r3, [sp, #16]
 800c728:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c72c:	4824      	ldr	r0, [pc, #144]	@ (800c7c0 <_svfiprintf_r+0x1e8>)
 800c72e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c732:	2206      	movs	r2, #6
 800c734:	f7f3 fd0c 	bl	8000150 <memchr>
 800c738:	2800      	cmp	r0, #0
 800c73a:	d036      	beq.n	800c7aa <_svfiprintf_r+0x1d2>
 800c73c:	4b21      	ldr	r3, [pc, #132]	@ (800c7c4 <_svfiprintf_r+0x1ec>)
 800c73e:	bb1b      	cbnz	r3, 800c788 <_svfiprintf_r+0x1b0>
 800c740:	9b03      	ldr	r3, [sp, #12]
 800c742:	3307      	adds	r3, #7
 800c744:	f023 0307 	bic.w	r3, r3, #7
 800c748:	3308      	adds	r3, #8
 800c74a:	9303      	str	r3, [sp, #12]
 800c74c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c74e:	4433      	add	r3, r6
 800c750:	9309      	str	r3, [sp, #36]	@ 0x24
 800c752:	e76a      	b.n	800c62a <_svfiprintf_r+0x52>
 800c754:	fb0c 3202 	mla	r2, ip, r2, r3
 800c758:	460c      	mov	r4, r1
 800c75a:	2001      	movs	r0, #1
 800c75c:	e7a8      	b.n	800c6b0 <_svfiprintf_r+0xd8>
 800c75e:	2300      	movs	r3, #0
 800c760:	3401      	adds	r4, #1
 800c762:	9305      	str	r3, [sp, #20]
 800c764:	4619      	mov	r1, r3
 800c766:	f04f 0c0a 	mov.w	ip, #10
 800c76a:	4620      	mov	r0, r4
 800c76c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c770:	3a30      	subs	r2, #48	@ 0x30
 800c772:	2a09      	cmp	r2, #9
 800c774:	d903      	bls.n	800c77e <_svfiprintf_r+0x1a6>
 800c776:	2b00      	cmp	r3, #0
 800c778:	d0c6      	beq.n	800c708 <_svfiprintf_r+0x130>
 800c77a:	9105      	str	r1, [sp, #20]
 800c77c:	e7c4      	b.n	800c708 <_svfiprintf_r+0x130>
 800c77e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c782:	4604      	mov	r4, r0
 800c784:	2301      	movs	r3, #1
 800c786:	e7f0      	b.n	800c76a <_svfiprintf_r+0x192>
 800c788:	ab03      	add	r3, sp, #12
 800c78a:	9300      	str	r3, [sp, #0]
 800c78c:	462a      	mov	r2, r5
 800c78e:	4b0e      	ldr	r3, [pc, #56]	@ (800c7c8 <_svfiprintf_r+0x1f0>)
 800c790:	a904      	add	r1, sp, #16
 800c792:	4638      	mov	r0, r7
 800c794:	f3af 8000 	nop.w
 800c798:	1c42      	adds	r2, r0, #1
 800c79a:	4606      	mov	r6, r0
 800c79c:	d1d6      	bne.n	800c74c <_svfiprintf_r+0x174>
 800c79e:	89ab      	ldrh	r3, [r5, #12]
 800c7a0:	065b      	lsls	r3, r3, #25
 800c7a2:	f53f af2d 	bmi.w	800c600 <_svfiprintf_r+0x28>
 800c7a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c7a8:	e72c      	b.n	800c604 <_svfiprintf_r+0x2c>
 800c7aa:	ab03      	add	r3, sp, #12
 800c7ac:	9300      	str	r3, [sp, #0]
 800c7ae:	462a      	mov	r2, r5
 800c7b0:	4b05      	ldr	r3, [pc, #20]	@ (800c7c8 <_svfiprintf_r+0x1f0>)
 800c7b2:	a904      	add	r1, sp, #16
 800c7b4:	4638      	mov	r0, r7
 800c7b6:	f000 f879 	bl	800c8ac <_printf_i>
 800c7ba:	e7ed      	b.n	800c798 <_svfiprintf_r+0x1c0>
 800c7bc:	0800d738 	.word	0x0800d738
 800c7c0:	0800d742 	.word	0x0800d742
 800c7c4:	00000000 	.word	0x00000000
 800c7c8:	0800c521 	.word	0x0800c521
 800c7cc:	0800d73e 	.word	0x0800d73e

0800c7d0 <_printf_common>:
 800c7d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c7d4:	4616      	mov	r6, r2
 800c7d6:	4698      	mov	r8, r3
 800c7d8:	688a      	ldr	r2, [r1, #8]
 800c7da:	690b      	ldr	r3, [r1, #16]
 800c7dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c7e0:	4293      	cmp	r3, r2
 800c7e2:	bfb8      	it	lt
 800c7e4:	4613      	movlt	r3, r2
 800c7e6:	6033      	str	r3, [r6, #0]
 800c7e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c7ec:	4607      	mov	r7, r0
 800c7ee:	460c      	mov	r4, r1
 800c7f0:	b10a      	cbz	r2, 800c7f6 <_printf_common+0x26>
 800c7f2:	3301      	adds	r3, #1
 800c7f4:	6033      	str	r3, [r6, #0]
 800c7f6:	6823      	ldr	r3, [r4, #0]
 800c7f8:	0699      	lsls	r1, r3, #26
 800c7fa:	bf42      	ittt	mi
 800c7fc:	6833      	ldrmi	r3, [r6, #0]
 800c7fe:	3302      	addmi	r3, #2
 800c800:	6033      	strmi	r3, [r6, #0]
 800c802:	6825      	ldr	r5, [r4, #0]
 800c804:	f015 0506 	ands.w	r5, r5, #6
 800c808:	d106      	bne.n	800c818 <_printf_common+0x48>
 800c80a:	f104 0a19 	add.w	sl, r4, #25
 800c80e:	68e3      	ldr	r3, [r4, #12]
 800c810:	6832      	ldr	r2, [r6, #0]
 800c812:	1a9b      	subs	r3, r3, r2
 800c814:	42ab      	cmp	r3, r5
 800c816:	dc26      	bgt.n	800c866 <_printf_common+0x96>
 800c818:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c81c:	6822      	ldr	r2, [r4, #0]
 800c81e:	3b00      	subs	r3, #0
 800c820:	bf18      	it	ne
 800c822:	2301      	movne	r3, #1
 800c824:	0692      	lsls	r2, r2, #26
 800c826:	d42b      	bmi.n	800c880 <_printf_common+0xb0>
 800c828:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c82c:	4641      	mov	r1, r8
 800c82e:	4638      	mov	r0, r7
 800c830:	47c8      	blx	r9
 800c832:	3001      	adds	r0, #1
 800c834:	d01e      	beq.n	800c874 <_printf_common+0xa4>
 800c836:	6823      	ldr	r3, [r4, #0]
 800c838:	6922      	ldr	r2, [r4, #16]
 800c83a:	f003 0306 	and.w	r3, r3, #6
 800c83e:	2b04      	cmp	r3, #4
 800c840:	bf02      	ittt	eq
 800c842:	68e5      	ldreq	r5, [r4, #12]
 800c844:	6833      	ldreq	r3, [r6, #0]
 800c846:	1aed      	subeq	r5, r5, r3
 800c848:	68a3      	ldr	r3, [r4, #8]
 800c84a:	bf0c      	ite	eq
 800c84c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c850:	2500      	movne	r5, #0
 800c852:	4293      	cmp	r3, r2
 800c854:	bfc4      	itt	gt
 800c856:	1a9b      	subgt	r3, r3, r2
 800c858:	18ed      	addgt	r5, r5, r3
 800c85a:	2600      	movs	r6, #0
 800c85c:	341a      	adds	r4, #26
 800c85e:	42b5      	cmp	r5, r6
 800c860:	d11a      	bne.n	800c898 <_printf_common+0xc8>
 800c862:	2000      	movs	r0, #0
 800c864:	e008      	b.n	800c878 <_printf_common+0xa8>
 800c866:	2301      	movs	r3, #1
 800c868:	4652      	mov	r2, sl
 800c86a:	4641      	mov	r1, r8
 800c86c:	4638      	mov	r0, r7
 800c86e:	47c8      	blx	r9
 800c870:	3001      	adds	r0, #1
 800c872:	d103      	bne.n	800c87c <_printf_common+0xac>
 800c874:	f04f 30ff 	mov.w	r0, #4294967295
 800c878:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c87c:	3501      	adds	r5, #1
 800c87e:	e7c6      	b.n	800c80e <_printf_common+0x3e>
 800c880:	18e1      	adds	r1, r4, r3
 800c882:	1c5a      	adds	r2, r3, #1
 800c884:	2030      	movs	r0, #48	@ 0x30
 800c886:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c88a:	4422      	add	r2, r4
 800c88c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c890:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c894:	3302      	adds	r3, #2
 800c896:	e7c7      	b.n	800c828 <_printf_common+0x58>
 800c898:	2301      	movs	r3, #1
 800c89a:	4622      	mov	r2, r4
 800c89c:	4641      	mov	r1, r8
 800c89e:	4638      	mov	r0, r7
 800c8a0:	47c8      	blx	r9
 800c8a2:	3001      	adds	r0, #1
 800c8a4:	d0e6      	beq.n	800c874 <_printf_common+0xa4>
 800c8a6:	3601      	adds	r6, #1
 800c8a8:	e7d9      	b.n	800c85e <_printf_common+0x8e>
	...

0800c8ac <_printf_i>:
 800c8ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c8b0:	7e0f      	ldrb	r7, [r1, #24]
 800c8b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c8b4:	2f78      	cmp	r7, #120	@ 0x78
 800c8b6:	4691      	mov	r9, r2
 800c8b8:	4680      	mov	r8, r0
 800c8ba:	460c      	mov	r4, r1
 800c8bc:	469a      	mov	sl, r3
 800c8be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c8c2:	d807      	bhi.n	800c8d4 <_printf_i+0x28>
 800c8c4:	2f62      	cmp	r7, #98	@ 0x62
 800c8c6:	d80a      	bhi.n	800c8de <_printf_i+0x32>
 800c8c8:	2f00      	cmp	r7, #0
 800c8ca:	f000 80d1 	beq.w	800ca70 <_printf_i+0x1c4>
 800c8ce:	2f58      	cmp	r7, #88	@ 0x58
 800c8d0:	f000 80b8 	beq.w	800ca44 <_printf_i+0x198>
 800c8d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c8d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c8dc:	e03a      	b.n	800c954 <_printf_i+0xa8>
 800c8de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c8e2:	2b15      	cmp	r3, #21
 800c8e4:	d8f6      	bhi.n	800c8d4 <_printf_i+0x28>
 800c8e6:	a101      	add	r1, pc, #4	@ (adr r1, 800c8ec <_printf_i+0x40>)
 800c8e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c8ec:	0800c945 	.word	0x0800c945
 800c8f0:	0800c959 	.word	0x0800c959
 800c8f4:	0800c8d5 	.word	0x0800c8d5
 800c8f8:	0800c8d5 	.word	0x0800c8d5
 800c8fc:	0800c8d5 	.word	0x0800c8d5
 800c900:	0800c8d5 	.word	0x0800c8d5
 800c904:	0800c959 	.word	0x0800c959
 800c908:	0800c8d5 	.word	0x0800c8d5
 800c90c:	0800c8d5 	.word	0x0800c8d5
 800c910:	0800c8d5 	.word	0x0800c8d5
 800c914:	0800c8d5 	.word	0x0800c8d5
 800c918:	0800ca57 	.word	0x0800ca57
 800c91c:	0800c983 	.word	0x0800c983
 800c920:	0800ca11 	.word	0x0800ca11
 800c924:	0800c8d5 	.word	0x0800c8d5
 800c928:	0800c8d5 	.word	0x0800c8d5
 800c92c:	0800ca79 	.word	0x0800ca79
 800c930:	0800c8d5 	.word	0x0800c8d5
 800c934:	0800c983 	.word	0x0800c983
 800c938:	0800c8d5 	.word	0x0800c8d5
 800c93c:	0800c8d5 	.word	0x0800c8d5
 800c940:	0800ca19 	.word	0x0800ca19
 800c944:	6833      	ldr	r3, [r6, #0]
 800c946:	1d1a      	adds	r2, r3, #4
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	6032      	str	r2, [r6, #0]
 800c94c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c950:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c954:	2301      	movs	r3, #1
 800c956:	e09c      	b.n	800ca92 <_printf_i+0x1e6>
 800c958:	6833      	ldr	r3, [r6, #0]
 800c95a:	6820      	ldr	r0, [r4, #0]
 800c95c:	1d19      	adds	r1, r3, #4
 800c95e:	6031      	str	r1, [r6, #0]
 800c960:	0606      	lsls	r6, r0, #24
 800c962:	d501      	bpl.n	800c968 <_printf_i+0xbc>
 800c964:	681d      	ldr	r5, [r3, #0]
 800c966:	e003      	b.n	800c970 <_printf_i+0xc4>
 800c968:	0645      	lsls	r5, r0, #25
 800c96a:	d5fb      	bpl.n	800c964 <_printf_i+0xb8>
 800c96c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c970:	2d00      	cmp	r5, #0
 800c972:	da03      	bge.n	800c97c <_printf_i+0xd0>
 800c974:	232d      	movs	r3, #45	@ 0x2d
 800c976:	426d      	negs	r5, r5
 800c978:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c97c:	4858      	ldr	r0, [pc, #352]	@ (800cae0 <_printf_i+0x234>)
 800c97e:	230a      	movs	r3, #10
 800c980:	e011      	b.n	800c9a6 <_printf_i+0xfa>
 800c982:	6821      	ldr	r1, [r4, #0]
 800c984:	6833      	ldr	r3, [r6, #0]
 800c986:	0608      	lsls	r0, r1, #24
 800c988:	f853 5b04 	ldr.w	r5, [r3], #4
 800c98c:	d402      	bmi.n	800c994 <_printf_i+0xe8>
 800c98e:	0649      	lsls	r1, r1, #25
 800c990:	bf48      	it	mi
 800c992:	b2ad      	uxthmi	r5, r5
 800c994:	2f6f      	cmp	r7, #111	@ 0x6f
 800c996:	4852      	ldr	r0, [pc, #328]	@ (800cae0 <_printf_i+0x234>)
 800c998:	6033      	str	r3, [r6, #0]
 800c99a:	bf14      	ite	ne
 800c99c:	230a      	movne	r3, #10
 800c99e:	2308      	moveq	r3, #8
 800c9a0:	2100      	movs	r1, #0
 800c9a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c9a6:	6866      	ldr	r6, [r4, #4]
 800c9a8:	60a6      	str	r6, [r4, #8]
 800c9aa:	2e00      	cmp	r6, #0
 800c9ac:	db05      	blt.n	800c9ba <_printf_i+0x10e>
 800c9ae:	6821      	ldr	r1, [r4, #0]
 800c9b0:	432e      	orrs	r6, r5
 800c9b2:	f021 0104 	bic.w	r1, r1, #4
 800c9b6:	6021      	str	r1, [r4, #0]
 800c9b8:	d04b      	beq.n	800ca52 <_printf_i+0x1a6>
 800c9ba:	4616      	mov	r6, r2
 800c9bc:	fbb5 f1f3 	udiv	r1, r5, r3
 800c9c0:	fb03 5711 	mls	r7, r3, r1, r5
 800c9c4:	5dc7      	ldrb	r7, [r0, r7]
 800c9c6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c9ca:	462f      	mov	r7, r5
 800c9cc:	42bb      	cmp	r3, r7
 800c9ce:	460d      	mov	r5, r1
 800c9d0:	d9f4      	bls.n	800c9bc <_printf_i+0x110>
 800c9d2:	2b08      	cmp	r3, #8
 800c9d4:	d10b      	bne.n	800c9ee <_printf_i+0x142>
 800c9d6:	6823      	ldr	r3, [r4, #0]
 800c9d8:	07df      	lsls	r7, r3, #31
 800c9da:	d508      	bpl.n	800c9ee <_printf_i+0x142>
 800c9dc:	6923      	ldr	r3, [r4, #16]
 800c9de:	6861      	ldr	r1, [r4, #4]
 800c9e0:	4299      	cmp	r1, r3
 800c9e2:	bfde      	ittt	le
 800c9e4:	2330      	movle	r3, #48	@ 0x30
 800c9e6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c9ea:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c9ee:	1b92      	subs	r2, r2, r6
 800c9f0:	6122      	str	r2, [r4, #16]
 800c9f2:	f8cd a000 	str.w	sl, [sp]
 800c9f6:	464b      	mov	r3, r9
 800c9f8:	aa03      	add	r2, sp, #12
 800c9fa:	4621      	mov	r1, r4
 800c9fc:	4640      	mov	r0, r8
 800c9fe:	f7ff fee7 	bl	800c7d0 <_printf_common>
 800ca02:	3001      	adds	r0, #1
 800ca04:	d14a      	bne.n	800ca9c <_printf_i+0x1f0>
 800ca06:	f04f 30ff 	mov.w	r0, #4294967295
 800ca0a:	b004      	add	sp, #16
 800ca0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca10:	6823      	ldr	r3, [r4, #0]
 800ca12:	f043 0320 	orr.w	r3, r3, #32
 800ca16:	6023      	str	r3, [r4, #0]
 800ca18:	4832      	ldr	r0, [pc, #200]	@ (800cae4 <_printf_i+0x238>)
 800ca1a:	2778      	movs	r7, #120	@ 0x78
 800ca1c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ca20:	6823      	ldr	r3, [r4, #0]
 800ca22:	6831      	ldr	r1, [r6, #0]
 800ca24:	061f      	lsls	r7, r3, #24
 800ca26:	f851 5b04 	ldr.w	r5, [r1], #4
 800ca2a:	d402      	bmi.n	800ca32 <_printf_i+0x186>
 800ca2c:	065f      	lsls	r7, r3, #25
 800ca2e:	bf48      	it	mi
 800ca30:	b2ad      	uxthmi	r5, r5
 800ca32:	6031      	str	r1, [r6, #0]
 800ca34:	07d9      	lsls	r1, r3, #31
 800ca36:	bf44      	itt	mi
 800ca38:	f043 0320 	orrmi.w	r3, r3, #32
 800ca3c:	6023      	strmi	r3, [r4, #0]
 800ca3e:	b11d      	cbz	r5, 800ca48 <_printf_i+0x19c>
 800ca40:	2310      	movs	r3, #16
 800ca42:	e7ad      	b.n	800c9a0 <_printf_i+0xf4>
 800ca44:	4826      	ldr	r0, [pc, #152]	@ (800cae0 <_printf_i+0x234>)
 800ca46:	e7e9      	b.n	800ca1c <_printf_i+0x170>
 800ca48:	6823      	ldr	r3, [r4, #0]
 800ca4a:	f023 0320 	bic.w	r3, r3, #32
 800ca4e:	6023      	str	r3, [r4, #0]
 800ca50:	e7f6      	b.n	800ca40 <_printf_i+0x194>
 800ca52:	4616      	mov	r6, r2
 800ca54:	e7bd      	b.n	800c9d2 <_printf_i+0x126>
 800ca56:	6833      	ldr	r3, [r6, #0]
 800ca58:	6825      	ldr	r5, [r4, #0]
 800ca5a:	6961      	ldr	r1, [r4, #20]
 800ca5c:	1d18      	adds	r0, r3, #4
 800ca5e:	6030      	str	r0, [r6, #0]
 800ca60:	062e      	lsls	r6, r5, #24
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	d501      	bpl.n	800ca6a <_printf_i+0x1be>
 800ca66:	6019      	str	r1, [r3, #0]
 800ca68:	e002      	b.n	800ca70 <_printf_i+0x1c4>
 800ca6a:	0668      	lsls	r0, r5, #25
 800ca6c:	d5fb      	bpl.n	800ca66 <_printf_i+0x1ba>
 800ca6e:	8019      	strh	r1, [r3, #0]
 800ca70:	2300      	movs	r3, #0
 800ca72:	6123      	str	r3, [r4, #16]
 800ca74:	4616      	mov	r6, r2
 800ca76:	e7bc      	b.n	800c9f2 <_printf_i+0x146>
 800ca78:	6833      	ldr	r3, [r6, #0]
 800ca7a:	1d1a      	adds	r2, r3, #4
 800ca7c:	6032      	str	r2, [r6, #0]
 800ca7e:	681e      	ldr	r6, [r3, #0]
 800ca80:	6862      	ldr	r2, [r4, #4]
 800ca82:	2100      	movs	r1, #0
 800ca84:	4630      	mov	r0, r6
 800ca86:	f7f3 fb63 	bl	8000150 <memchr>
 800ca8a:	b108      	cbz	r0, 800ca90 <_printf_i+0x1e4>
 800ca8c:	1b80      	subs	r0, r0, r6
 800ca8e:	6060      	str	r0, [r4, #4]
 800ca90:	6863      	ldr	r3, [r4, #4]
 800ca92:	6123      	str	r3, [r4, #16]
 800ca94:	2300      	movs	r3, #0
 800ca96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ca9a:	e7aa      	b.n	800c9f2 <_printf_i+0x146>
 800ca9c:	6923      	ldr	r3, [r4, #16]
 800ca9e:	4632      	mov	r2, r6
 800caa0:	4649      	mov	r1, r9
 800caa2:	4640      	mov	r0, r8
 800caa4:	47d0      	blx	sl
 800caa6:	3001      	adds	r0, #1
 800caa8:	d0ad      	beq.n	800ca06 <_printf_i+0x15a>
 800caaa:	6823      	ldr	r3, [r4, #0]
 800caac:	079b      	lsls	r3, r3, #30
 800caae:	d413      	bmi.n	800cad8 <_printf_i+0x22c>
 800cab0:	68e0      	ldr	r0, [r4, #12]
 800cab2:	9b03      	ldr	r3, [sp, #12]
 800cab4:	4298      	cmp	r0, r3
 800cab6:	bfb8      	it	lt
 800cab8:	4618      	movlt	r0, r3
 800caba:	e7a6      	b.n	800ca0a <_printf_i+0x15e>
 800cabc:	2301      	movs	r3, #1
 800cabe:	4632      	mov	r2, r6
 800cac0:	4649      	mov	r1, r9
 800cac2:	4640      	mov	r0, r8
 800cac4:	47d0      	blx	sl
 800cac6:	3001      	adds	r0, #1
 800cac8:	d09d      	beq.n	800ca06 <_printf_i+0x15a>
 800caca:	3501      	adds	r5, #1
 800cacc:	68e3      	ldr	r3, [r4, #12]
 800cace:	9903      	ldr	r1, [sp, #12]
 800cad0:	1a5b      	subs	r3, r3, r1
 800cad2:	42ab      	cmp	r3, r5
 800cad4:	dcf2      	bgt.n	800cabc <_printf_i+0x210>
 800cad6:	e7eb      	b.n	800cab0 <_printf_i+0x204>
 800cad8:	2500      	movs	r5, #0
 800cada:	f104 0619 	add.w	r6, r4, #25
 800cade:	e7f5      	b.n	800cacc <_printf_i+0x220>
 800cae0:	0800d749 	.word	0x0800d749
 800cae4:	0800d75a 	.word	0x0800d75a

0800cae8 <memmove>:
 800cae8:	4288      	cmp	r0, r1
 800caea:	b510      	push	{r4, lr}
 800caec:	eb01 0402 	add.w	r4, r1, r2
 800caf0:	d902      	bls.n	800caf8 <memmove+0x10>
 800caf2:	4284      	cmp	r4, r0
 800caf4:	4623      	mov	r3, r4
 800caf6:	d807      	bhi.n	800cb08 <memmove+0x20>
 800caf8:	1e43      	subs	r3, r0, #1
 800cafa:	42a1      	cmp	r1, r4
 800cafc:	d008      	beq.n	800cb10 <memmove+0x28>
 800cafe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cb02:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cb06:	e7f8      	b.n	800cafa <memmove+0x12>
 800cb08:	4402      	add	r2, r0
 800cb0a:	4601      	mov	r1, r0
 800cb0c:	428a      	cmp	r2, r1
 800cb0e:	d100      	bne.n	800cb12 <memmove+0x2a>
 800cb10:	bd10      	pop	{r4, pc}
 800cb12:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cb16:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cb1a:	e7f7      	b.n	800cb0c <memmove+0x24>

0800cb1c <_realloc_r>:
 800cb1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb20:	4607      	mov	r7, r0
 800cb22:	4614      	mov	r4, r2
 800cb24:	460d      	mov	r5, r1
 800cb26:	b921      	cbnz	r1, 800cb32 <_realloc_r+0x16>
 800cb28:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cb2c:	4611      	mov	r1, r2
 800cb2e:	f7ff bbad 	b.w	800c28c <_malloc_r>
 800cb32:	b92a      	cbnz	r2, 800cb40 <_realloc_r+0x24>
 800cb34:	f7ff fcaa 	bl	800c48c <_free_r>
 800cb38:	4625      	mov	r5, r4
 800cb3a:	4628      	mov	r0, r5
 800cb3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb40:	f000 f81a 	bl	800cb78 <_malloc_usable_size_r>
 800cb44:	4284      	cmp	r4, r0
 800cb46:	4606      	mov	r6, r0
 800cb48:	d802      	bhi.n	800cb50 <_realloc_r+0x34>
 800cb4a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cb4e:	d8f4      	bhi.n	800cb3a <_realloc_r+0x1e>
 800cb50:	4621      	mov	r1, r4
 800cb52:	4638      	mov	r0, r7
 800cb54:	f7ff fb9a 	bl	800c28c <_malloc_r>
 800cb58:	4680      	mov	r8, r0
 800cb5a:	b908      	cbnz	r0, 800cb60 <_realloc_r+0x44>
 800cb5c:	4645      	mov	r5, r8
 800cb5e:	e7ec      	b.n	800cb3a <_realloc_r+0x1e>
 800cb60:	42b4      	cmp	r4, r6
 800cb62:	4622      	mov	r2, r4
 800cb64:	4629      	mov	r1, r5
 800cb66:	bf28      	it	cs
 800cb68:	4632      	movcs	r2, r6
 800cb6a:	f7ff fc81 	bl	800c470 <memcpy>
 800cb6e:	4629      	mov	r1, r5
 800cb70:	4638      	mov	r0, r7
 800cb72:	f7ff fc8b 	bl	800c48c <_free_r>
 800cb76:	e7f1      	b.n	800cb5c <_realloc_r+0x40>

0800cb78 <_malloc_usable_size_r>:
 800cb78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cb7c:	1f18      	subs	r0, r3, #4
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	bfbc      	itt	lt
 800cb82:	580b      	ldrlt	r3, [r1, r0]
 800cb84:	18c0      	addlt	r0, r0, r3
 800cb86:	4770      	bx	lr

0800cb88 <exp>:
 800cb88:	b508      	push	{r3, lr}
 800cb8a:	ed2d 8b04 	vpush	{d8-d9}
 800cb8e:	eeb0 8a40 	vmov.f32	s16, s0
 800cb92:	eef0 8a60 	vmov.f32	s17, s1
 800cb96:	f000 f8a3 	bl	800cce0 <__ieee754_exp>
 800cb9a:	eeb0 9a40 	vmov.f32	s18, s0
 800cb9e:	eef0 9a60 	vmov.f32	s19, s1
 800cba2:	eeb0 0a48 	vmov.f32	s0, s16
 800cba6:	eef0 0a68 	vmov.f32	s1, s17
 800cbaa:	f000 f83d 	bl	800cc28 <finite>
 800cbae:	b178      	cbz	r0, 800cbd0 <exp+0x48>
 800cbb0:	a319      	add	r3, pc, #100	@ (adr r3, 800cc18 <exp+0x90>)
 800cbb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbb6:	ec51 0b18 	vmov	r0, r1, d8
 800cbba:	f7f3 ff65 	bl	8000a88 <__aeabi_dcmpgt>
 800cbbe:	b970      	cbnz	r0, 800cbde <exp+0x56>
 800cbc0:	a317      	add	r3, pc, #92	@ (adr r3, 800cc20 <exp+0x98>)
 800cbc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbc6:	ec51 0b18 	vmov	r0, r1, d8
 800cbca:	f7f3 ff3f 	bl	8000a4c <__aeabi_dcmplt>
 800cbce:	b998      	cbnz	r0, 800cbf8 <exp+0x70>
 800cbd0:	eeb0 0a49 	vmov.f32	s0, s18
 800cbd4:	eef0 0a69 	vmov.f32	s1, s19
 800cbd8:	ecbd 8b04 	vpop	{d8-d9}
 800cbdc:	bd08      	pop	{r3, pc}
 800cbde:	ed9f 9b0a 	vldr	d9, [pc, #40]	@ 800cc08 <exp+0x80>
 800cbe2:	f7ff fc19 	bl	800c418 <__errno>
 800cbe6:	eeb0 0a49 	vmov.f32	s0, s18
 800cbea:	eef0 0a69 	vmov.f32	s1, s19
 800cbee:	ecbd 8b04 	vpop	{d8-d9}
 800cbf2:	2322      	movs	r3, #34	@ 0x22
 800cbf4:	6003      	str	r3, [r0, #0]
 800cbf6:	bd08      	pop	{r3, pc}
 800cbf8:	f7ff fc0e 	bl	800c418 <__errno>
 800cbfc:	2322      	movs	r3, #34	@ 0x22
 800cbfe:	ed9f 9b04 	vldr	d9, [pc, #16]	@ 800cc10 <exp+0x88>
 800cc02:	6003      	str	r3, [r0, #0]
 800cc04:	e7e4      	b.n	800cbd0 <exp+0x48>
 800cc06:	bf00      	nop
 800cc08:	00000000 	.word	0x00000000
 800cc0c:	7ff00000 	.word	0x7ff00000
	...
 800cc18:	fefa39ef 	.word	0xfefa39ef
 800cc1c:	40862e42 	.word	0x40862e42
 800cc20:	d52d3051 	.word	0xd52d3051
 800cc24:	c0874910 	.word	0xc0874910

0800cc28 <finite>:
 800cc28:	b082      	sub	sp, #8
 800cc2a:	ed8d 0b00 	vstr	d0, [sp]
 800cc2e:	9801      	ldr	r0, [sp, #4]
 800cc30:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800cc34:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800cc38:	0fc0      	lsrs	r0, r0, #31
 800cc3a:	b002      	add	sp, #8
 800cc3c:	4770      	bx	lr
 800cc3e:	bf00      	nop

0800cc40 <round>:
 800cc40:	ec53 2b10 	vmov	r2, r3, d0
 800cc44:	f3c3 500a 	ubfx	r0, r3, #20, #11
 800cc48:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 800cc4c:	2913      	cmp	r1, #19
 800cc4e:	b510      	push	{r4, lr}
 800cc50:	469c      	mov	ip, r3
 800cc52:	4696      	mov	lr, r2
 800cc54:	dc19      	bgt.n	800cc8a <round+0x4a>
 800cc56:	2900      	cmp	r1, #0
 800cc58:	db11      	blt.n	800cc7e <round+0x3e>
 800cc5a:	4820      	ldr	r0, [pc, #128]	@ (800ccdc <round+0x9c>)
 800cc5c:	4108      	asrs	r0, r1
 800cc5e:	ea00 0403 	and.w	r4, r0, r3
 800cc62:	4314      	orrs	r4, r2
 800cc64:	d016      	beq.n	800cc94 <round+0x54>
 800cc66:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800cc6a:	410b      	asrs	r3, r1
 800cc6c:	4463      	add	r3, ip
 800cc6e:	ea23 0c00 	bic.w	ip, r3, r0
 800cc72:	2100      	movs	r1, #0
 800cc74:	4663      	mov	r3, ip
 800cc76:	460a      	mov	r2, r1
 800cc78:	ec43 2b10 	vmov	d0, r2, r3
 800cc7c:	bd10      	pop	{r4, pc}
 800cc7e:	3101      	adds	r1, #1
 800cc80:	f003 4c00 	and.w	ip, r3, #2147483648	@ 0x80000000
 800cc84:	d024      	beq.n	800ccd0 <round+0x90>
 800cc86:	2100      	movs	r1, #0
 800cc88:	e7f4      	b.n	800cc74 <round+0x34>
 800cc8a:	2933      	cmp	r1, #51	@ 0x33
 800cc8c:	dd05      	ble.n	800cc9a <round+0x5a>
 800cc8e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800cc92:	d016      	beq.n	800ccc2 <round+0x82>
 800cc94:	ec43 2b10 	vmov	d0, r2, r3
 800cc98:	bd10      	pop	{r4, pc}
 800cc9a:	f2a0 4013 	subw	r0, r0, #1043	@ 0x413
 800cc9e:	f04f 34ff 	mov.w	r4, #4294967295
 800cca2:	fa24 f000 	lsr.w	r0, r4, r0
 800cca6:	4210      	tst	r0, r2
 800cca8:	d0f4      	beq.n	800cc94 <round+0x54>
 800ccaa:	2301      	movs	r3, #1
 800ccac:	f1c1 0133 	rsb	r1, r1, #51	@ 0x33
 800ccb0:	fa03 f101 	lsl.w	r1, r3, r1
 800ccb4:	eb11 010e 	adds.w	r1, r1, lr
 800ccb8:	bf28      	it	cs
 800ccba:	449c      	addcs	ip, r3
 800ccbc:	ea21 0100 	bic.w	r1, r1, r0
 800ccc0:	e7d8      	b.n	800cc74 <round+0x34>
 800ccc2:	4610      	mov	r0, r2
 800ccc4:	4619      	mov	r1, r3
 800ccc6:	f7f3 fa99 	bl	80001fc <__adddf3>
 800ccca:	ec41 0b10 	vmov	d0, r0, r1
 800ccce:	bd10      	pop	{r4, pc}
 800ccd0:	f04c 5c7f 	orr.w	ip, ip, #1069547520	@ 0x3fc00000
 800ccd4:	f44c 1c40 	orr.w	ip, ip, #3145728	@ 0x300000
 800ccd8:	2100      	movs	r1, #0
 800ccda:	e7cb      	b.n	800cc74 <round+0x34>
 800ccdc:	000fffff 	.word	0x000fffff

0800cce0 <__ieee754_exp>:
 800cce0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cce4:	ec55 4b10 	vmov	r4, r5, d0
 800cce8:	49d9      	ldr	r1, [pc, #868]	@ (800d050 <__ieee754_exp+0x370>)
 800ccea:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800ccee:	428a      	cmp	r2, r1
 800ccf0:	b086      	sub	sp, #24
 800ccf2:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 800ccf6:	d90d      	bls.n	800cd14 <__ieee754_exp+0x34>
 800ccf8:	49d6      	ldr	r1, [pc, #856]	@ (800d054 <__ieee754_exp+0x374>)
 800ccfa:	428a      	cmp	r2, r1
 800ccfc:	d971      	bls.n	800cde2 <__ieee754_exp+0x102>
 800ccfe:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800cd02:	4323      	orrs	r3, r4
 800cd04:	4622      	mov	r2, r4
 800cd06:	f040 8153 	bne.w	800cfb0 <__ieee754_exp+0x2d0>
 800cd0a:	2e00      	cmp	r6, #0
 800cd0c:	d066      	beq.n	800cddc <__ieee754_exp+0xfc>
 800cd0e:	ed9f 0bb8 	vldr	d0, [pc, #736]	@ 800cff0 <__ieee754_exp+0x310>
 800cd12:	e063      	b.n	800cddc <__ieee754_exp+0xfc>
 800cd14:	4bd0      	ldr	r3, [pc, #832]	@ (800d058 <__ieee754_exp+0x378>)
 800cd16:	429a      	cmp	r2, r3
 800cd18:	f200 812f 	bhi.w	800cf7a <__ieee754_exp+0x29a>
 800cd1c:	4bcf      	ldr	r3, [pc, #828]	@ (800d05c <__ieee754_exp+0x37c>)
 800cd1e:	429a      	cmp	r2, r3
 800cd20:	f240 8114 	bls.w	800cf4c <__ieee754_exp+0x26c>
 800cd24:	4622      	mov	r2, r4
 800cd26:	462b      	mov	r3, r5
 800cd28:	4620      	mov	r0, r4
 800cd2a:	4629      	mov	r1, r5
 800cd2c:	f7f3 fc1c 	bl	8000568 <__aeabi_dmul>
 800cd30:	a3b1      	add	r3, pc, #708	@ (adr r3, 800cff8 <__ieee754_exp+0x318>)
 800cd32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd36:	4606      	mov	r6, r0
 800cd38:	460f      	mov	r7, r1
 800cd3a:	f7f3 fc15 	bl	8000568 <__aeabi_dmul>
 800cd3e:	a3b0      	add	r3, pc, #704	@ (adr r3, 800d000 <__ieee754_exp+0x320>)
 800cd40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd44:	f7f3 fa58 	bl	80001f8 <__aeabi_dsub>
 800cd48:	4632      	mov	r2, r6
 800cd4a:	463b      	mov	r3, r7
 800cd4c:	f7f3 fc0c 	bl	8000568 <__aeabi_dmul>
 800cd50:	a3ad      	add	r3, pc, #692	@ (adr r3, 800d008 <__ieee754_exp+0x328>)
 800cd52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd56:	f7f3 fa51 	bl	80001fc <__adddf3>
 800cd5a:	4632      	mov	r2, r6
 800cd5c:	463b      	mov	r3, r7
 800cd5e:	f7f3 fc03 	bl	8000568 <__aeabi_dmul>
 800cd62:	a3ab      	add	r3, pc, #684	@ (adr r3, 800d010 <__ieee754_exp+0x330>)
 800cd64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd68:	f7f3 fa46 	bl	80001f8 <__aeabi_dsub>
 800cd6c:	4632      	mov	r2, r6
 800cd6e:	463b      	mov	r3, r7
 800cd70:	f7f3 fbfa 	bl	8000568 <__aeabi_dmul>
 800cd74:	a3a8      	add	r3, pc, #672	@ (adr r3, 800d018 <__ieee754_exp+0x338>)
 800cd76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd7a:	f7f3 fa3f 	bl	80001fc <__adddf3>
 800cd7e:	4632      	mov	r2, r6
 800cd80:	463b      	mov	r3, r7
 800cd82:	f7f3 fbf1 	bl	8000568 <__aeabi_dmul>
 800cd86:	4602      	mov	r2, r0
 800cd88:	460b      	mov	r3, r1
 800cd8a:	4620      	mov	r0, r4
 800cd8c:	4629      	mov	r1, r5
 800cd8e:	f7f3 fa33 	bl	80001f8 <__aeabi_dsub>
 800cd92:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cd96:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800cd9a:	4620      	mov	r0, r4
 800cd9c:	4642      	mov	r2, r8
 800cd9e:	464b      	mov	r3, r9
 800cda0:	4629      	mov	r1, r5
 800cda2:	f7f3 fbe1 	bl	8000568 <__aeabi_dmul>
 800cda6:	2200      	movs	r2, #0
 800cda8:	4606      	mov	r6, r0
 800cdaa:	460f      	mov	r7, r1
 800cdac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800cdb0:	4640      	mov	r0, r8
 800cdb2:	4649      	mov	r1, r9
 800cdb4:	f7f3 fa20 	bl	80001f8 <__aeabi_dsub>
 800cdb8:	4602      	mov	r2, r0
 800cdba:	460b      	mov	r3, r1
 800cdbc:	4630      	mov	r0, r6
 800cdbe:	4639      	mov	r1, r7
 800cdc0:	f7f3 fcfc 	bl	80007bc <__aeabi_ddiv>
 800cdc4:	4622      	mov	r2, r4
 800cdc6:	462b      	mov	r3, r5
 800cdc8:	f7f3 fa16 	bl	80001f8 <__aeabi_dsub>
 800cdcc:	4602      	mov	r2, r0
 800cdce:	460b      	mov	r3, r1
 800cdd0:	2000      	movs	r0, #0
 800cdd2:	49a3      	ldr	r1, [pc, #652]	@ (800d060 <__ieee754_exp+0x380>)
 800cdd4:	f7f3 fa10 	bl	80001f8 <__aeabi_dsub>
 800cdd8:	ec41 0b10 	vmov	d0, r0, r1
 800cddc:	b006      	add	sp, #24
 800cdde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cde2:	a38f      	add	r3, pc, #572	@ (adr r3, 800d020 <__ieee754_exp+0x340>)
 800cde4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cde8:	4620      	mov	r0, r4
 800cdea:	4629      	mov	r1, r5
 800cdec:	f7f3 fe4c 	bl	8000a88 <__aeabi_dcmpgt>
 800cdf0:	4607      	mov	r7, r0
 800cdf2:	2800      	cmp	r0, #0
 800cdf4:	f040 80e6 	bne.w	800cfc4 <__ieee754_exp+0x2e4>
 800cdf8:	a38b      	add	r3, pc, #556	@ (adr r3, 800d028 <__ieee754_exp+0x348>)
 800cdfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdfe:	4620      	mov	r0, r4
 800ce00:	4629      	mov	r1, r5
 800ce02:	f7f3 fe23 	bl	8000a4c <__aeabi_dcmplt>
 800ce06:	2800      	cmp	r0, #0
 800ce08:	f040 8134 	bne.w	800d074 <__ieee754_exp+0x394>
 800ce0c:	4b95      	ldr	r3, [pc, #596]	@ (800d064 <__ieee754_exp+0x384>)
 800ce0e:	4620      	mov	r0, r4
 800ce10:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800ce14:	4629      	mov	r1, r5
 800ce16:	a386      	add	r3, pc, #536	@ (adr r3, 800d030 <__ieee754_exp+0x350>)
 800ce18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce1c:	f7f3 fba4 	bl	8000568 <__aeabi_dmul>
 800ce20:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ce24:	f7f3 f9ea 	bl	80001fc <__adddf3>
 800ce28:	f7f3 fe38 	bl	8000a9c <__aeabi_d2iz>
 800ce2c:	4682      	mov	sl, r0
 800ce2e:	f7f3 fb31 	bl	8000494 <__aeabi_i2d>
 800ce32:	a381      	add	r3, pc, #516	@ (adr r3, 800d038 <__ieee754_exp+0x358>)
 800ce34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce38:	4606      	mov	r6, r0
 800ce3a:	460f      	mov	r7, r1
 800ce3c:	f7f3 fb94 	bl	8000568 <__aeabi_dmul>
 800ce40:	4602      	mov	r2, r0
 800ce42:	460b      	mov	r3, r1
 800ce44:	4620      	mov	r0, r4
 800ce46:	4629      	mov	r1, r5
 800ce48:	f7f3 f9d6 	bl	80001f8 <__aeabi_dsub>
 800ce4c:	a37c      	add	r3, pc, #496	@ (adr r3, 800d040 <__ieee754_exp+0x360>)
 800ce4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce52:	4680      	mov	r8, r0
 800ce54:	4689      	mov	r9, r1
 800ce56:	4630      	mov	r0, r6
 800ce58:	4639      	mov	r1, r7
 800ce5a:	f7f3 fb85 	bl	8000568 <__aeabi_dmul>
 800ce5e:	e9cd 0100 	strd	r0, r1, [sp]
 800ce62:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce66:	4640      	mov	r0, r8
 800ce68:	4649      	mov	r1, r9
 800ce6a:	f7f3 f9c5 	bl	80001f8 <__aeabi_dsub>
 800ce6e:	4602      	mov	r2, r0
 800ce70:	460b      	mov	r3, r1
 800ce72:	4604      	mov	r4, r0
 800ce74:	460d      	mov	r5, r1
 800ce76:	f7f3 fb77 	bl	8000568 <__aeabi_dmul>
 800ce7a:	a35f      	add	r3, pc, #380	@ (adr r3, 800cff8 <__ieee754_exp+0x318>)
 800ce7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce80:	4606      	mov	r6, r0
 800ce82:	460f      	mov	r7, r1
 800ce84:	f7f3 fb70 	bl	8000568 <__aeabi_dmul>
 800ce88:	a35d      	add	r3, pc, #372	@ (adr r3, 800d000 <__ieee754_exp+0x320>)
 800ce8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce8e:	f7f3 f9b3 	bl	80001f8 <__aeabi_dsub>
 800ce92:	4632      	mov	r2, r6
 800ce94:	463b      	mov	r3, r7
 800ce96:	f7f3 fb67 	bl	8000568 <__aeabi_dmul>
 800ce9a:	a35b      	add	r3, pc, #364	@ (adr r3, 800d008 <__ieee754_exp+0x328>)
 800ce9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cea0:	f7f3 f9ac 	bl	80001fc <__adddf3>
 800cea4:	4632      	mov	r2, r6
 800cea6:	463b      	mov	r3, r7
 800cea8:	f7f3 fb5e 	bl	8000568 <__aeabi_dmul>
 800ceac:	a358      	add	r3, pc, #352	@ (adr r3, 800d010 <__ieee754_exp+0x330>)
 800ceae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceb2:	f7f3 f9a1 	bl	80001f8 <__aeabi_dsub>
 800ceb6:	4632      	mov	r2, r6
 800ceb8:	463b      	mov	r3, r7
 800ceba:	f7f3 fb55 	bl	8000568 <__aeabi_dmul>
 800cebe:	a356      	add	r3, pc, #344	@ (adr r3, 800d018 <__ieee754_exp+0x338>)
 800cec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cec4:	f7f3 f99a 	bl	80001fc <__adddf3>
 800cec8:	4632      	mov	r2, r6
 800ceca:	463b      	mov	r3, r7
 800cecc:	f7f3 fb4c 	bl	8000568 <__aeabi_dmul>
 800ced0:	4602      	mov	r2, r0
 800ced2:	460b      	mov	r3, r1
 800ced4:	4620      	mov	r0, r4
 800ced6:	4629      	mov	r1, r5
 800ced8:	f7f3 f98e 	bl	80001f8 <__aeabi_dsub>
 800cedc:	4606      	mov	r6, r0
 800cede:	460f      	mov	r7, r1
 800cee0:	4620      	mov	r0, r4
 800cee2:	4629      	mov	r1, r5
 800cee4:	4632      	mov	r2, r6
 800cee6:	463b      	mov	r3, r7
 800cee8:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800ceec:	f7f3 fb3c 	bl	8000568 <__aeabi_dmul>
 800cef0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cef4:	f1ba 0f00 	cmp.w	sl, #0
 800cef8:	f43f af4d 	beq.w	800cd96 <__ieee754_exp+0xb6>
 800cefc:	4632      	mov	r2, r6
 800cefe:	463b      	mov	r3, r7
 800cf00:	2000      	movs	r0, #0
 800cf02:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800cf06:	f7f3 f977 	bl	80001f8 <__aeabi_dsub>
 800cf0a:	4602      	mov	r2, r0
 800cf0c:	460b      	mov	r3, r1
 800cf0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cf12:	f7f3 fc53 	bl	80007bc <__aeabi_ddiv>
 800cf16:	4602      	mov	r2, r0
 800cf18:	460b      	mov	r3, r1
 800cf1a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf1e:	f7f3 f96b 	bl	80001f8 <__aeabi_dsub>
 800cf22:	4642      	mov	r2, r8
 800cf24:	464b      	mov	r3, r9
 800cf26:	f7f3 f967 	bl	80001f8 <__aeabi_dsub>
 800cf2a:	4602      	mov	r2, r0
 800cf2c:	460b      	mov	r3, r1
 800cf2e:	2000      	movs	r0, #0
 800cf30:	494b      	ldr	r1, [pc, #300]	@ (800d060 <__ieee754_exp+0x380>)
 800cf32:	f7f3 f961 	bl	80001f8 <__aeabi_dsub>
 800cf36:	f46f 727f 	mvn.w	r2, #1020	@ 0x3fc
 800cf3a:	4592      	cmp	sl, r2
 800cf3c:	db48      	blt.n	800cfd0 <__ieee754_exp+0x2f0>
 800cf3e:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800cf42:	ec41 0b10 	vmov	d0, r0, r1
 800cf46:	b006      	add	sp, #24
 800cf48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf4c:	a33e      	add	r3, pc, #248	@ (adr r3, 800d048 <__ieee754_exp+0x368>)
 800cf4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf52:	4620      	mov	r0, r4
 800cf54:	4629      	mov	r1, r5
 800cf56:	f7f3 f951 	bl	80001fc <__adddf3>
 800cf5a:	4b41      	ldr	r3, [pc, #260]	@ (800d060 <__ieee754_exp+0x380>)
 800cf5c:	2200      	movs	r2, #0
 800cf5e:	f7f3 fd93 	bl	8000a88 <__aeabi_dcmpgt>
 800cf62:	2800      	cmp	r0, #0
 800cf64:	f43f aede 	beq.w	800cd24 <__ieee754_exp+0x44>
 800cf68:	4b3d      	ldr	r3, [pc, #244]	@ (800d060 <__ieee754_exp+0x380>)
 800cf6a:	2200      	movs	r2, #0
 800cf6c:	4620      	mov	r0, r4
 800cf6e:	4629      	mov	r1, r5
 800cf70:	f7f3 f944 	bl	80001fc <__adddf3>
 800cf74:	ec41 0b10 	vmov	d0, r0, r1
 800cf78:	e730      	b.n	800cddc <__ieee754_exp+0xfc>
 800cf7a:	4b3b      	ldr	r3, [pc, #236]	@ (800d068 <__ieee754_exp+0x388>)
 800cf7c:	429a      	cmp	r2, r3
 800cf7e:	f63f af45 	bhi.w	800ce0c <__ieee754_exp+0x12c>
 800cf82:	4b3a      	ldr	r3, [pc, #232]	@ (800d06c <__ieee754_exp+0x38c>)
 800cf84:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800cf88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf8c:	4620      	mov	r0, r4
 800cf8e:	4629      	mov	r1, r5
 800cf90:	f7f3 f932 	bl	80001f8 <__aeabi_dsub>
 800cf94:	4b36      	ldr	r3, [pc, #216]	@ (800d070 <__ieee754_exp+0x390>)
 800cf96:	00f4      	lsls	r4, r6, #3
 800cf98:	4423      	add	r3, r4
 800cf9a:	ed93 7b00 	vldr	d7, [r3]
 800cf9e:	f086 0a01 	eor.w	sl, r6, #1
 800cfa2:	ed8d 7b00 	vstr	d7, [sp]
 800cfa6:	4680      	mov	r8, r0
 800cfa8:	4689      	mov	r9, r1
 800cfaa:	ebaa 0a06 	sub.w	sl, sl, r6
 800cfae:	e758      	b.n	800ce62 <__ieee754_exp+0x182>
 800cfb0:	462b      	mov	r3, r5
 800cfb2:	4620      	mov	r0, r4
 800cfb4:	4629      	mov	r1, r5
 800cfb6:	f7f3 f921 	bl	80001fc <__adddf3>
 800cfba:	ec41 0b10 	vmov	d0, r0, r1
 800cfbe:	b006      	add	sp, #24
 800cfc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfc4:	2000      	movs	r0, #0
 800cfc6:	b006      	add	sp, #24
 800cfc8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cfcc:	f000 b88c 	b.w	800d0e8 <__math_oflow>
 800cfd0:	f50a 7a7a 	add.w	sl, sl, #1000	@ 0x3e8
 800cfd4:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800cfd8:	2200      	movs	r2, #0
 800cfda:	f04f 73b8 	mov.w	r3, #24117248	@ 0x1700000
 800cfde:	f7f3 fac3 	bl	8000568 <__aeabi_dmul>
 800cfe2:	ec41 0b10 	vmov	d0, r0, r1
 800cfe6:	b006      	add	sp, #24
 800cfe8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfec:	f3af 8000 	nop.w
	...
 800cff8:	72bea4d0 	.word	0x72bea4d0
 800cffc:	3e663769 	.word	0x3e663769
 800d000:	c5d26bf1 	.word	0xc5d26bf1
 800d004:	3ebbbd41 	.word	0x3ebbbd41
 800d008:	af25de2c 	.word	0xaf25de2c
 800d00c:	3f11566a 	.word	0x3f11566a
 800d010:	16bebd93 	.word	0x16bebd93
 800d014:	3f66c16c 	.word	0x3f66c16c
 800d018:	5555553e 	.word	0x5555553e
 800d01c:	3fc55555 	.word	0x3fc55555
 800d020:	fefa39ef 	.word	0xfefa39ef
 800d024:	40862e42 	.word	0x40862e42
 800d028:	d52d3051 	.word	0xd52d3051
 800d02c:	c0874910 	.word	0xc0874910
 800d030:	652b82fe 	.word	0x652b82fe
 800d034:	3ff71547 	.word	0x3ff71547
 800d038:	fee00000 	.word	0xfee00000
 800d03c:	3fe62e42 	.word	0x3fe62e42
 800d040:	35793c76 	.word	0x35793c76
 800d044:	3dea39ef 	.word	0x3dea39ef
 800d048:	8800759c 	.word	0x8800759c
 800d04c:	7e37e43c 	.word	0x7e37e43c
 800d050:	40862e41 	.word	0x40862e41
 800d054:	7fefffff 	.word	0x7fefffff
 800d058:	3fd62e42 	.word	0x3fd62e42
 800d05c:	3defffff 	.word	0x3defffff
 800d060:	3ff00000 	.word	0x3ff00000
 800d064:	0800d790 	.word	0x0800d790
 800d068:	3ff0a2b1 	.word	0x3ff0a2b1
 800d06c:	0800d780 	.word	0x0800d780
 800d070:	0800d770 	.word	0x0800d770
 800d074:	4638      	mov	r0, r7
 800d076:	b006      	add	sp, #24
 800d078:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d07c:	f000 b82c 	b.w	800d0d8 <__math_uflow>

0800d080 <with_errno>:
 800d080:	b510      	push	{r4, lr}
 800d082:	ed2d 8b02 	vpush	{d8}
 800d086:	eeb0 8a40 	vmov.f32	s16, s0
 800d08a:	eef0 8a60 	vmov.f32	s17, s1
 800d08e:	4604      	mov	r4, r0
 800d090:	f7ff f9c2 	bl	800c418 <__errno>
 800d094:	eeb0 0a48 	vmov.f32	s0, s16
 800d098:	eef0 0a68 	vmov.f32	s1, s17
 800d09c:	ecbd 8b02 	vpop	{d8}
 800d0a0:	6004      	str	r4, [r0, #0]
 800d0a2:	bd10      	pop	{r4, pc}

0800d0a4 <xflow>:
 800d0a4:	b500      	push	{lr}
 800d0a6:	4603      	mov	r3, r0
 800d0a8:	b083      	sub	sp, #12
 800d0aa:	ec51 0b10 	vmov	r0, r1, d0
 800d0ae:	b183      	cbz	r3, 800d0d2 <xflow+0x2e>
 800d0b0:	4602      	mov	r2, r0
 800d0b2:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d0b6:	e9cd 2300 	strd	r2, r3, [sp]
 800d0ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d0be:	f7f3 fa53 	bl	8000568 <__aeabi_dmul>
 800d0c2:	ec41 0b10 	vmov	d0, r0, r1
 800d0c6:	2022      	movs	r0, #34	@ 0x22
 800d0c8:	b003      	add	sp, #12
 800d0ca:	f85d eb04 	ldr.w	lr, [sp], #4
 800d0ce:	f7ff bfd7 	b.w	800d080 <with_errno>
 800d0d2:	4602      	mov	r2, r0
 800d0d4:	460b      	mov	r3, r1
 800d0d6:	e7ee      	b.n	800d0b6 <xflow+0x12>

0800d0d8 <__math_uflow>:
 800d0d8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d0e0 <__math_uflow+0x8>
 800d0dc:	f7ff bfe2 	b.w	800d0a4 <xflow>
 800d0e0:	00000000 	.word	0x00000000
 800d0e4:	10000000 	.word	0x10000000

0800d0e8 <__math_oflow>:
 800d0e8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d0f0 <__math_oflow+0x8>
 800d0ec:	f7ff bfda 	b.w	800d0a4 <xflow>
 800d0f0:	00000000 	.word	0x00000000
 800d0f4:	70000000 	.word	0x70000000

0800d0f8 <__udivmoddi4>:
 800d0f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d0fc:	9d08      	ldr	r5, [sp, #32]
 800d0fe:	460e      	mov	r6, r1
 800d100:	4604      	mov	r4, r0
 800d102:	460f      	mov	r7, r1
 800d104:	2b00      	cmp	r3, #0
 800d106:	d14a      	bne.n	800d19e <__udivmoddi4+0xa6>
 800d108:	4694      	mov	ip, r2
 800d10a:	458c      	cmp	ip, r1
 800d10c:	fab2 f282 	clz	r2, r2
 800d110:	d960      	bls.n	800d1d4 <__udivmoddi4+0xdc>
 800d112:	b142      	cbz	r2, 800d126 <__udivmoddi4+0x2e>
 800d114:	f1c2 0320 	rsb	r3, r2, #32
 800d118:	4097      	lsls	r7, r2
 800d11a:	fa20 f303 	lsr.w	r3, r0, r3
 800d11e:	fa0c fc02 	lsl.w	ip, ip, r2
 800d122:	431f      	orrs	r7, r3
 800d124:	4094      	lsls	r4, r2
 800d126:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800d12a:	fa1f f68c 	uxth.w	r6, ip
 800d12e:	fbb7 f1fe 	udiv	r1, r7, lr
 800d132:	0c23      	lsrs	r3, r4, #16
 800d134:	fb0e 7711 	mls	r7, lr, r1, r7
 800d138:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d13c:	fb01 f006 	mul.w	r0, r1, r6
 800d140:	4298      	cmp	r0, r3
 800d142:	d90a      	bls.n	800d15a <__udivmoddi4+0x62>
 800d144:	eb1c 0303 	adds.w	r3, ip, r3
 800d148:	f101 37ff 	add.w	r7, r1, #4294967295
 800d14c:	f080 8115 	bcs.w	800d37a <__udivmoddi4+0x282>
 800d150:	4298      	cmp	r0, r3
 800d152:	f240 8112 	bls.w	800d37a <__udivmoddi4+0x282>
 800d156:	3902      	subs	r1, #2
 800d158:	4463      	add	r3, ip
 800d15a:	1a1b      	subs	r3, r3, r0
 800d15c:	b2a4      	uxth	r4, r4
 800d15e:	fbb3 f0fe 	udiv	r0, r3, lr
 800d162:	fb0e 3310 	mls	r3, lr, r0, r3
 800d166:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800d16a:	fb00 f606 	mul.w	r6, r0, r6
 800d16e:	42a6      	cmp	r6, r4
 800d170:	d90a      	bls.n	800d188 <__udivmoddi4+0x90>
 800d172:	eb1c 0404 	adds.w	r4, ip, r4
 800d176:	f100 33ff 	add.w	r3, r0, #4294967295
 800d17a:	f080 8100 	bcs.w	800d37e <__udivmoddi4+0x286>
 800d17e:	42a6      	cmp	r6, r4
 800d180:	f240 80fd 	bls.w	800d37e <__udivmoddi4+0x286>
 800d184:	4464      	add	r4, ip
 800d186:	3802      	subs	r0, #2
 800d188:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800d18c:	1ba4      	subs	r4, r4, r6
 800d18e:	2100      	movs	r1, #0
 800d190:	b11d      	cbz	r5, 800d19a <__udivmoddi4+0xa2>
 800d192:	40d4      	lsrs	r4, r2
 800d194:	2300      	movs	r3, #0
 800d196:	e9c5 4300 	strd	r4, r3, [r5]
 800d19a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d19e:	428b      	cmp	r3, r1
 800d1a0:	d905      	bls.n	800d1ae <__udivmoddi4+0xb6>
 800d1a2:	b10d      	cbz	r5, 800d1a8 <__udivmoddi4+0xb0>
 800d1a4:	e9c5 0100 	strd	r0, r1, [r5]
 800d1a8:	2100      	movs	r1, #0
 800d1aa:	4608      	mov	r0, r1
 800d1ac:	e7f5      	b.n	800d19a <__udivmoddi4+0xa2>
 800d1ae:	fab3 f183 	clz	r1, r3
 800d1b2:	2900      	cmp	r1, #0
 800d1b4:	d146      	bne.n	800d244 <__udivmoddi4+0x14c>
 800d1b6:	42b3      	cmp	r3, r6
 800d1b8:	d302      	bcc.n	800d1c0 <__udivmoddi4+0xc8>
 800d1ba:	4282      	cmp	r2, r0
 800d1bc:	f200 80f5 	bhi.w	800d3aa <__udivmoddi4+0x2b2>
 800d1c0:	1a84      	subs	r4, r0, r2
 800d1c2:	eb66 0203 	sbc.w	r2, r6, r3
 800d1c6:	2001      	movs	r0, #1
 800d1c8:	4617      	mov	r7, r2
 800d1ca:	2d00      	cmp	r5, #0
 800d1cc:	d0e5      	beq.n	800d19a <__udivmoddi4+0xa2>
 800d1ce:	e9c5 4700 	strd	r4, r7, [r5]
 800d1d2:	e7e2      	b.n	800d19a <__udivmoddi4+0xa2>
 800d1d4:	2a00      	cmp	r2, #0
 800d1d6:	f040 8093 	bne.w	800d300 <__udivmoddi4+0x208>
 800d1da:	eba1 030c 	sub.w	r3, r1, ip
 800d1de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800d1e2:	fa1f fe8c 	uxth.w	lr, ip
 800d1e6:	2101      	movs	r1, #1
 800d1e8:	fbb3 f6f7 	udiv	r6, r3, r7
 800d1ec:	fb07 3016 	mls	r0, r7, r6, r3
 800d1f0:	0c23      	lsrs	r3, r4, #16
 800d1f2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d1f6:	fb0e f006 	mul.w	r0, lr, r6
 800d1fa:	4298      	cmp	r0, r3
 800d1fc:	d908      	bls.n	800d210 <__udivmoddi4+0x118>
 800d1fe:	eb1c 0303 	adds.w	r3, ip, r3
 800d202:	f106 38ff 	add.w	r8, r6, #4294967295
 800d206:	d202      	bcs.n	800d20e <__udivmoddi4+0x116>
 800d208:	4298      	cmp	r0, r3
 800d20a:	f200 80d0 	bhi.w	800d3ae <__udivmoddi4+0x2b6>
 800d20e:	4646      	mov	r6, r8
 800d210:	1a1b      	subs	r3, r3, r0
 800d212:	b2a4      	uxth	r4, r4
 800d214:	fbb3 f0f7 	udiv	r0, r3, r7
 800d218:	fb07 3310 	mls	r3, r7, r0, r3
 800d21c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800d220:	fb0e fe00 	mul.w	lr, lr, r0
 800d224:	45a6      	cmp	lr, r4
 800d226:	d908      	bls.n	800d23a <__udivmoddi4+0x142>
 800d228:	eb1c 0404 	adds.w	r4, ip, r4
 800d22c:	f100 33ff 	add.w	r3, r0, #4294967295
 800d230:	d202      	bcs.n	800d238 <__udivmoddi4+0x140>
 800d232:	45a6      	cmp	lr, r4
 800d234:	f200 80b6 	bhi.w	800d3a4 <__udivmoddi4+0x2ac>
 800d238:	4618      	mov	r0, r3
 800d23a:	eba4 040e 	sub.w	r4, r4, lr
 800d23e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800d242:	e7a5      	b.n	800d190 <__udivmoddi4+0x98>
 800d244:	f1c1 0720 	rsb	r7, r1, #32
 800d248:	408b      	lsls	r3, r1
 800d24a:	fa22 fc07 	lsr.w	ip, r2, r7
 800d24e:	ea4c 0c03 	orr.w	ip, ip, r3
 800d252:	fa06 fe01 	lsl.w	lr, r6, r1
 800d256:	fa20 f407 	lsr.w	r4, r0, r7
 800d25a:	fa26 f307 	lsr.w	r3, r6, r7
 800d25e:	ea44 040e 	orr.w	r4, r4, lr
 800d262:	fa00 f801 	lsl.w	r8, r0, r1
 800d266:	ea4f 401c 	mov.w	r0, ip, lsr #16
 800d26a:	ea4f 4914 	mov.w	r9, r4, lsr #16
 800d26e:	fbb3 fef0 	udiv	lr, r3, r0
 800d272:	fa1f f68c 	uxth.w	r6, ip
 800d276:	fb00 331e 	mls	r3, r0, lr, r3
 800d27a:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 800d27e:	fb0e f906 	mul.w	r9, lr, r6
 800d282:	4599      	cmp	r9, r3
 800d284:	fa02 f201 	lsl.w	r2, r2, r1
 800d288:	d90b      	bls.n	800d2a2 <__udivmoddi4+0x1aa>
 800d28a:	eb1c 0303 	adds.w	r3, ip, r3
 800d28e:	f10e 3aff 	add.w	sl, lr, #4294967295
 800d292:	f080 8085 	bcs.w	800d3a0 <__udivmoddi4+0x2a8>
 800d296:	4599      	cmp	r9, r3
 800d298:	f240 8082 	bls.w	800d3a0 <__udivmoddi4+0x2a8>
 800d29c:	f1ae 0e02 	sub.w	lr, lr, #2
 800d2a0:	4463      	add	r3, ip
 800d2a2:	eba3 0909 	sub.w	r9, r3, r9
 800d2a6:	b2a4      	uxth	r4, r4
 800d2a8:	fbb9 f3f0 	udiv	r3, r9, r0
 800d2ac:	fb00 9913 	mls	r9, r0, r3, r9
 800d2b0:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
 800d2b4:	fb03 f606 	mul.w	r6, r3, r6
 800d2b8:	42a6      	cmp	r6, r4
 800d2ba:	d908      	bls.n	800d2ce <__udivmoddi4+0x1d6>
 800d2bc:	eb1c 0404 	adds.w	r4, ip, r4
 800d2c0:	f103 30ff 	add.w	r0, r3, #4294967295
 800d2c4:	d268      	bcs.n	800d398 <__udivmoddi4+0x2a0>
 800d2c6:	42a6      	cmp	r6, r4
 800d2c8:	d966      	bls.n	800d398 <__udivmoddi4+0x2a0>
 800d2ca:	3b02      	subs	r3, #2
 800d2cc:	4464      	add	r4, ip
 800d2ce:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800d2d2:	1ba4      	subs	r4, r4, r6
 800d2d4:	fba0 e602 	umull	lr, r6, r0, r2
 800d2d8:	42b4      	cmp	r4, r6
 800d2da:	4673      	mov	r3, lr
 800d2dc:	46b1      	mov	r9, r6
 800d2de:	d352      	bcc.n	800d386 <__udivmoddi4+0x28e>
 800d2e0:	d04f      	beq.n	800d382 <__udivmoddi4+0x28a>
 800d2e2:	b15d      	cbz	r5, 800d2fc <__udivmoddi4+0x204>
 800d2e4:	ebb8 0203 	subs.w	r2, r8, r3
 800d2e8:	eb64 0409 	sbc.w	r4, r4, r9
 800d2ec:	fa04 f707 	lsl.w	r7, r4, r7
 800d2f0:	fa22 f301 	lsr.w	r3, r2, r1
 800d2f4:	431f      	orrs	r7, r3
 800d2f6:	40cc      	lsrs	r4, r1
 800d2f8:	e9c5 7400 	strd	r7, r4, [r5]
 800d2fc:	2100      	movs	r1, #0
 800d2fe:	e74c      	b.n	800d19a <__udivmoddi4+0xa2>
 800d300:	f1c2 0120 	rsb	r1, r2, #32
 800d304:	fa20 f301 	lsr.w	r3, r0, r1
 800d308:	fa0c fc02 	lsl.w	ip, ip, r2
 800d30c:	fa26 f101 	lsr.w	r1, r6, r1
 800d310:	4096      	lsls	r6, r2
 800d312:	4333      	orrs	r3, r6
 800d314:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800d318:	fa1f fe8c 	uxth.w	lr, ip
 800d31c:	fbb1 f0f7 	udiv	r0, r1, r7
 800d320:	fb07 1610 	mls	r6, r7, r0, r1
 800d324:	0c19      	lsrs	r1, r3, #16
 800d326:	ea41 4106 	orr.w	r1, r1, r6, lsl #16
 800d32a:	fb00 f60e 	mul.w	r6, r0, lr
 800d32e:	428e      	cmp	r6, r1
 800d330:	fa04 f402 	lsl.w	r4, r4, r2
 800d334:	d908      	bls.n	800d348 <__udivmoddi4+0x250>
 800d336:	eb1c 0101 	adds.w	r1, ip, r1
 800d33a:	f100 38ff 	add.w	r8, r0, #4294967295
 800d33e:	d22d      	bcs.n	800d39c <__udivmoddi4+0x2a4>
 800d340:	428e      	cmp	r6, r1
 800d342:	d92b      	bls.n	800d39c <__udivmoddi4+0x2a4>
 800d344:	3802      	subs	r0, #2
 800d346:	4461      	add	r1, ip
 800d348:	1b89      	subs	r1, r1, r6
 800d34a:	b29b      	uxth	r3, r3
 800d34c:	fbb1 f6f7 	udiv	r6, r1, r7
 800d350:	fb07 1116 	mls	r1, r7, r6, r1
 800d354:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800d358:	fb06 f10e 	mul.w	r1, r6, lr
 800d35c:	4299      	cmp	r1, r3
 800d35e:	d908      	bls.n	800d372 <__udivmoddi4+0x27a>
 800d360:	eb1c 0303 	adds.w	r3, ip, r3
 800d364:	f106 38ff 	add.w	r8, r6, #4294967295
 800d368:	d214      	bcs.n	800d394 <__udivmoddi4+0x29c>
 800d36a:	4299      	cmp	r1, r3
 800d36c:	d912      	bls.n	800d394 <__udivmoddi4+0x29c>
 800d36e:	3e02      	subs	r6, #2
 800d370:	4463      	add	r3, ip
 800d372:	1a5b      	subs	r3, r3, r1
 800d374:	ea46 4100 	orr.w	r1, r6, r0, lsl #16
 800d378:	e736      	b.n	800d1e8 <__udivmoddi4+0xf0>
 800d37a:	4639      	mov	r1, r7
 800d37c:	e6ed      	b.n	800d15a <__udivmoddi4+0x62>
 800d37e:	4618      	mov	r0, r3
 800d380:	e702      	b.n	800d188 <__udivmoddi4+0x90>
 800d382:	45f0      	cmp	r8, lr
 800d384:	d2ad      	bcs.n	800d2e2 <__udivmoddi4+0x1ea>
 800d386:	ebbe 0302 	subs.w	r3, lr, r2
 800d38a:	eb66 060c 	sbc.w	r6, r6, ip
 800d38e:	3801      	subs	r0, #1
 800d390:	46b1      	mov	r9, r6
 800d392:	e7a6      	b.n	800d2e2 <__udivmoddi4+0x1ea>
 800d394:	4646      	mov	r6, r8
 800d396:	e7ec      	b.n	800d372 <__udivmoddi4+0x27a>
 800d398:	4603      	mov	r3, r0
 800d39a:	e798      	b.n	800d2ce <__udivmoddi4+0x1d6>
 800d39c:	4640      	mov	r0, r8
 800d39e:	e7d3      	b.n	800d348 <__udivmoddi4+0x250>
 800d3a0:	46d6      	mov	lr, sl
 800d3a2:	e77e      	b.n	800d2a2 <__udivmoddi4+0x1aa>
 800d3a4:	4464      	add	r4, ip
 800d3a6:	3802      	subs	r0, #2
 800d3a8:	e747      	b.n	800d23a <__udivmoddi4+0x142>
 800d3aa:	4608      	mov	r0, r1
 800d3ac:	e70d      	b.n	800d1ca <__udivmoddi4+0xd2>
 800d3ae:	3e02      	subs	r6, #2
 800d3b0:	4463      	add	r3, ip
 800d3b2:	e72d      	b.n	800d210 <__udivmoddi4+0x118>

0800d3b4 <_init>:
 800d3b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3b6:	bf00      	nop
 800d3b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d3ba:	bc08      	pop	{r3}
 800d3bc:	469e      	mov	lr, r3
 800d3be:	4770      	bx	lr

0800d3c0 <_fini>:
 800d3c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3c2:	bf00      	nop
 800d3c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d3c6:	bc08      	pop	{r3}
 800d3c8:	469e      	mov	lr, r3
 800d3ca:	4770      	bx	lr
