// Seed: 1757166961
module module_0;
  wire id_1;
  module_2();
  tri id_2;
  wire id_3;
  logic [7:0] id_4;
  wire id_5 = id_5;
  assign id_4[1] = $display;
  assign id_2 = 1'd0;
  id_6(
      .id_0(1'b0), .id_1(id_3), .id_2(id_4)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output wor id_2
    , id_4
);
  always @(1) id_4 = id_1;
  module_0();
endmodule
module module_2;
  wire id_1;
  wire id_2 = id_1;
  wire id_3;
  assign id_1 = id_2;
endmodule
