// Seed: 2604372082
module module_0 (
    input tri id_0
);
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input supply0 id_2,
    input supply1 id_3,
    input logic id_4,
    output logic id_5,
    input supply0 id_6,
    input uwire id_7,
    input wand id_8,
    input supply1 id_9,
    input tri1 id_10,
    output uwire id_11,
    input uwire id_12,
    output tri0 id_13,
    input supply1 id_14
);
  initial id_5 <= id_4;
  module_0(
      id_8
  );
endmodule
