#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a921ff45f0 .scope module, "hello_tb" "hello_tb" 2 8;
 .timescale -9 -9;
v000001a9220641d0_0 .var "clk", 0 0;
v000001a922064450_0 .var "load", 0 0;
v000001a922064ef0_0 .var "pi", 3 0;
v000001a922064d10_0 .net "q", 3 0, L_000001a922064090;  1 drivers
v000001a9220646d0_0 .var "reset", 0 0;
v000001a922064db0_0 .net "so", 0 0, L_000001a9220068f0;  1 drivers
S_000001a921ffdfd0 .scope module, "Q1" "top" 2 14, 3 1 0, S_000001a921ff45f0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "q";
    .port_info 1 /OUTPUT 1 "so";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "load";
    .port_info 5 /INPUT 4 "pi";
v000001a922065490_0 .net "clk", 0 0, v000001a9220641d0_0;  1 drivers
v000001a922065350_0 .net "load", 0 0, v000001a922064450_0;  1 drivers
v000001a922064950_0 .net "pi", 3 0, v000001a922064ef0_0;  1 drivers
v000001a922064c70_0 .net "q", 3 0, L_000001a922064090;  alias, 1 drivers
v000001a922065530_0 .net "reset", 0 0, v000001a9220646d0_0;  1 drivers
v000001a9220658f0_0 .net "so", 0 0, L_000001a9220068f0;  alias, 1 drivers
S_000001a921ffe160 .scope module, "counter_inst" "hellotwo" 3 9, 4 1 0, S_000001a921ffdfd0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "q";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
L_000001a9220b00d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001a922006570 .functor AND 1, L_000001a9220068f0, L_000001a9220b00d0, C4<1>, C4<1>;
L_000001a922006730 .functor AND 1, L_000001a9220068f0, L_000001a922064bd0, C4<1>, C4<1>;
L_000001a9220067a0 .functor AND 1, L_000001a9220068f0, L_000001a922064f90, C4<1>, C4<1>;
L_000001a922006880 .functor AND 1, L_000001a9220067a0, L_000001a922063d70, C4<1>, C4<1>;
L_000001a9220061f0 .functor AND 1, L_000001a9220068f0, L_000001a922064590, C4<1>, C4<1>;
L_000001a9220671a0 .functor AND 1, L_000001a9220061f0, L_000001a9220653f0, C4<1>, C4<1>;
L_000001a922067980 .functor AND 1, L_000001a9220671a0, L_000001a922063ff0, C4<1>, C4<1>;
v000001a92200b320_0 .net *"_ivl_10", 0 0, L_000001a922006730;  1 drivers
v000001a92200c2c0_0 .net *"_ivl_15", 0 0, L_000001a922064f90;  1 drivers
v000001a92200ba00_0 .net *"_ivl_16", 0 0, L_000001a9220067a0;  1 drivers
v000001a92200a9c0_0 .net *"_ivl_19", 0 0, L_000001a922063d70;  1 drivers
v000001a92200b6e0_0 .net/2u *"_ivl_2", 0 0, L_000001a9220b00d0;  1 drivers
v000001a92200b780_0 .net *"_ivl_20", 0 0, L_000001a922006880;  1 drivers
v000001a92200b960_0 .net *"_ivl_26", 0 0, L_000001a922064590;  1 drivers
v000001a92200b820_0 .net *"_ivl_27", 0 0, L_000001a9220061f0;  1 drivers
v000001a92200aa60_0 .net *"_ivl_30", 0 0, L_000001a9220653f0;  1 drivers
v000001a92200ae20_0 .net *"_ivl_31", 0 0, L_000001a9220671a0;  1 drivers
v000001a92200b8c0_0 .net *"_ivl_34", 0 0, L_000001a922063ff0;  1 drivers
v000001a92200baa0_0 .net *"_ivl_35", 0 0, L_000001a922067980;  1 drivers
v000001a92200bb40_0 .net *"_ivl_4", 0 0, L_000001a922006570;  1 drivers
v000001a92200bbe0_0 .net *"_ivl_9", 0 0, L_000001a922064bd0;  1 drivers
v000001a92200ac40_0 .net "clk", 0 0, v000001a9220641d0_0;  alias, 1 drivers
v000001a92200bdc0_0 .net "enable", 0 0, L_000001a9220068f0;  alias, 1 drivers
v000001a92200c4a0_0 .net "q", 3 0, L_000001a922064090;  alias, 1 drivers
v000001a92200be60_0 .net "reset", 0 0, v000001a9220646d0_0;  alias, 1 drivers
v000001a92200bf00_0 .net "t", 3 0, L_000001a9220644f0;  1 drivers
L_000001a922064bd0 .part L_000001a922064090, 0, 1;
L_000001a922064f90 .part L_000001a922064090, 0, 1;
L_000001a922063d70 .part L_000001a922064090, 1, 1;
L_000001a9220644f0 .concat8 [ 1 1 1 1], L_000001a922006570, L_000001a922006730, L_000001a922006880, L_000001a922067980;
L_000001a922064590 .part L_000001a922064090, 0, 1;
L_000001a9220653f0 .part L_000001a922064090, 1, 1;
L_000001a922063ff0 .part L_000001a922064090, 2, 1;
L_000001a922064630 .part L_000001a9220644f0, 0, 1;
L_000001a922064a90 .part L_000001a9220644f0, 1, 1;
L_000001a922065710 .part L_000001a9220644f0, 2, 1;
L_000001a922064090 .concat8 [ 1 1 1 1], v000001a92200bc80_0, v000001a92200b000_0, v000001a92200bd20_0, v000001a92200ad80_0;
L_000001a922065990 .part L_000001a9220644f0, 3, 1;
S_000001a921ff5890 .scope module, "tff0" "tflipflop" 4 11, 5 1 0, S_000001a921ffe160;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001a92200c400_0 .net "clk", 0 0, v000001a9220641d0_0;  alias, 1 drivers
v000001a92200bc80_0 .var "q", 0 0;
v000001a92200b1e0_0 .net "reset", 0 0, v000001a9220646d0_0;  alias, 1 drivers
v000001a92200a920_0 .net "t", 0 0, L_000001a922064630;  1 drivers
E_000001a921ff0d70 .event posedge, v000001a92200b1e0_0, v000001a92200c400_0;
S_000001a921ff5a20 .scope module, "tff1" "tflipflop" 4 12, 5 1 0, S_000001a921ffe160;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001a92200b460_0 .net "clk", 0 0, v000001a9220641d0_0;  alias, 1 drivers
v000001a92200b000_0 .var "q", 0 0;
v000001a92200b640_0 .net "reset", 0 0, v000001a9220646d0_0;  alias, 1 drivers
v000001a92200b0a0_0 .net "t", 0 0, L_000001a922064a90;  1 drivers
S_000001a921ffff00 .scope module, "tff2" "tflipflop" 4 13, 5 1 0, S_000001a921ffe160;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001a92200b280_0 .net "clk", 0 0, v000001a9220641d0_0;  alias, 1 drivers
v000001a92200bd20_0 .var "q", 0 0;
v000001a92200a880_0 .net "reset", 0 0, v000001a9220646d0_0;  alias, 1 drivers
v000001a92200bfa0_0 .net "t", 0 0, L_000001a922065710;  1 drivers
S_000001a922000090 .scope module, "tff3" "tflipflop" 4 14, 5 1 0, S_000001a921ffe160;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001a92200b500_0 .net "clk", 0 0, v000001a9220641d0_0;  alias, 1 drivers
v000001a92200ad80_0 .var "q", 0 0;
v000001a92200b5a0_0 .net "reset", 0 0, v000001a9220646d0_0;  alias, 1 drivers
v000001a92200b140_0 .net "t", 0 0, L_000001a922065990;  1 drivers
S_000001a921fad7d0 .scope module, "piso_inst" "hello" 3 7, 6 1 0, S_000001a921ffdfd0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "so";
    .port_info 1 /INPUT 4 "pi";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
L_000001a9220068f0 .functor BUFZ 1, v000001a92200c040_0, C4<0>, C4<0>, C4<0>;
v000001a921fef310_0 .net *"_ivl_1", 0 0, L_000001a922064810;  1 drivers
v000001a921fef3b0_0 .net *"_ivl_11", 0 0, L_000001a922063cd0;  1 drivers
v000001a921fef590_0 .net *"_ivl_15", 0 0, L_000001a9220648b0;  1 drivers
L_000001a9220b0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a921fef9f0_0 .net/2u *"_ivl_2", 0 0, L_000001a9220b0088;  1 drivers
v000001a922064130_0 .net *"_ivl_7", 0 0, L_000001a922064770;  1 drivers
v000001a9220655d0_0 .net "clk", 0 0, v000001a9220641d0_0;  alias, 1 drivers
v000001a922065170_0 .net "d0", 0 0, L_000001a922064b30;  1 drivers
v000001a922064270_0 .net "d1", 0 0, L_000001a922064e50;  1 drivers
v000001a922064310_0 .net "d2", 0 0, L_000001a9220649f0;  1 drivers
v000001a922065210_0 .net "d3", 0 0, L_000001a9220650d0;  1 drivers
v000001a922065030_0 .net "load", 0 0, v000001a922064450_0;  alias, 1 drivers
v000001a9220652b0_0 .net "pi", 3 0, v000001a922064ef0_0;  alias, 1 drivers
v000001a922063c30_0 .net "q0", 0 0, v000001a92200c040_0;  1 drivers
v000001a9220643b0_0 .net "q1", 0 0, v000001a92200c180_0;  1 drivers
v000001a922063e10_0 .net "q2", 0 0, v000001a92200a7e0_0;  1 drivers
v000001a922065850_0 .net "q3", 0 0, v000001a921feff90_0;  1 drivers
v000001a9220657b0_0 .net "reset", 0 0, v000001a9220646d0_0;  alias, 1 drivers
v000001a922065670_0 .net "so", 0 0, L_000001a9220068f0;  alias, 1 drivers
L_000001a922064810 .part v000001a922064ef0_0, 3, 1;
L_000001a9220650d0 .functor MUXZ 1, L_000001a9220b0088, L_000001a922064810, v000001a922064450_0, C4<>;
L_000001a922064770 .part v000001a922064ef0_0, 2, 1;
L_000001a9220649f0 .functor MUXZ 1, v000001a921feff90_0, L_000001a922064770, v000001a922064450_0, C4<>;
L_000001a922063cd0 .part v000001a922064ef0_0, 1, 1;
L_000001a922064e50 .functor MUXZ 1, v000001a92200a7e0_0, L_000001a922063cd0, v000001a922064450_0, C4<>;
L_000001a9220648b0 .part v000001a922064ef0_0, 0, 1;
L_000001a922064b30 .functor MUXZ 1, v000001a92200c180_0, L_000001a9220648b0, v000001a922064450_0, C4<>;
S_000001a921fad960 .scope module, "D0" "dflipflop" 6 17, 7 1 0, S_000001a921fad7d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001a92200ab00_0 .net "clk", 0 0, v000001a9220641d0_0;  alias, 1 drivers
v000001a92200c540_0 .net "d", 0 0, L_000001a922064b30;  alias, 1 drivers
v000001a92200c040_0 .var "q", 0 0;
v000001a92200c0e0_0 .net "reset", 0 0, v000001a9220646d0_0;  alias, 1 drivers
S_000001a921fc2b90 .scope module, "D1" "dflipflop" 6 16, 7 1 0, S_000001a921fad7d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001a92200c360_0 .net "clk", 0 0, v000001a9220641d0_0;  alias, 1 drivers
v000001a92200c5e0_0 .net "d", 0 0, L_000001a922064e50;  alias, 1 drivers
v000001a92200c180_0 .var "q", 0 0;
v000001a92200c220_0 .net "reset", 0 0, v000001a9220646d0_0;  alias, 1 drivers
S_000001a921fc2d20 .scope module, "D2" "dflipflop" 6 15, 7 1 0, S_000001a921fad7d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001a92200c680_0 .net "clk", 0 0, v000001a9220641d0_0;  alias, 1 drivers
v000001a92200af60_0 .net "d", 0 0, L_000001a9220649f0;  alias, 1 drivers
v000001a92200a7e0_0 .var "q", 0 0;
v000001a92200aba0_0 .net "reset", 0 0, v000001a9220646d0_0;  alias, 1 drivers
S_000001a921fc2eb0 .scope module, "D3" "dflipflop" 6 14, 7 1 0, S_000001a921fad7d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001a92200ace0_0 .net "clk", 0 0, v000001a9220641d0_0;  alias, 1 drivers
v000001a921fef8b0_0 .net "d", 0 0, L_000001a9220650d0;  alias, 1 drivers
v000001a921feff90_0 .var "q", 0 0;
v000001a921fef950_0 .net "reset", 0 0, v000001a9220646d0_0;  alias, 1 drivers
    .scope S_000001a921fc2eb0;
T_0 ;
    %wait E_000001a921ff0d70;
    %load/vec4 v000001a921fef950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a921feff90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a921fef8b0_0;
    %assign/vec4 v000001a921feff90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a921fc2d20;
T_1 ;
    %wait E_000001a921ff0d70;
    %load/vec4 v000001a92200aba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a92200a7e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a92200af60_0;
    %assign/vec4 v000001a92200a7e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a921fc2b90;
T_2 ;
    %wait E_000001a921ff0d70;
    %load/vec4 v000001a92200c220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a92200c180_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001a92200c5e0_0;
    %assign/vec4 v000001a92200c180_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a921fad960;
T_3 ;
    %wait E_000001a921ff0d70;
    %load/vec4 v000001a92200c0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a92200c040_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001a92200c540_0;
    %assign/vec4 v000001a92200c040_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a921ff5890;
T_4 ;
    %wait E_000001a921ff0d70;
    %load/vec4 v000001a92200b1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a92200bc80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a92200a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001a92200bc80_0;
    %inv;
    %assign/vec4 v000001a92200bc80_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a921ff5a20;
T_5 ;
    %wait E_000001a921ff0d70;
    %load/vec4 v000001a92200b640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a92200b000_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001a92200b0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001a92200b000_0;
    %inv;
    %assign/vec4 v000001a92200b000_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001a921ffff00;
T_6 ;
    %wait E_000001a921ff0d70;
    %load/vec4 v000001a92200a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a92200bd20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001a92200bfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001a92200bd20_0;
    %inv;
    %assign/vec4 v000001a92200bd20_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001a922000090;
T_7 ;
    %wait E_000001a921ff0d70;
    %load/vec4 v000001a92200b5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a92200ad80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001a92200b140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001a92200ad80_0;
    %inv;
    %assign/vec4 v000001a92200ad80_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001a921ff45f0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a9220641d0_0, 0, 1;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v000001a9220641d0_0;
    %inv;
    %store/vec4 v000001a9220641d0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_000001a921ff45f0;
T_9 ;
    %vpi_call 2 22 "$dumpfile", "hello_tb.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a921ff45f0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a922064ef0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a922064450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a9220646d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a9220646d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a922064450_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001a922064ef0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a922064450_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a922064450_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001a922064ef0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a922064450_0, 0, 1;
    %delay 80, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "hello_tb.v";
    "./top.v";
    "./hellotwo.v";
    "./tflipflop.v";
    "./hello.v";
    "./dflipflop.v";
