Analysis & Elaboration report for pipelined_cpu_p2
Sat Oct 19 18:32:22 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qap2:auto_generated
  6. Parameter Settings for User Entity Instance: ram:ram_inst|altsyncram:altsyncram_component
  7. Parameter Settings for User Entity Instance: VGA_Main_Module:vga|ImageDrawer:imgDrawer
  8. Parameter Settings for User Entity Instance: Mux2to1:ram_address_a_mux
  9. Parameter Settings for User Entity Instance: Mux2to1:ram_writedata_a_mux
 10. Parameter Settings for User Entity Instance: Mux2to1:ram_write_enables_mux
 11. altsyncram Parameter Settings by Entity Instance
 12. Analysis & Elaboration Settings
 13. Port Connectivity Checks: "Mux2to1:ram_writedata_a_mux"
 14. Port Connectivity Checks: "Mux2to1:ram_address_a_mux"
 15. Port Connectivity Checks: "write_32bit_to_ip_ram:selection_write"
 16. Port Connectivity Checks: "FSM:control"
 17. Port Connectivity Checks: "upDownCounter:quadrantCounter"
 18. Port Connectivity Checks: "ram:ram_inst"
 19. Analysis & Elaboration Messages
 20. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sat Oct 19 18:32:22 2024       ;
; Quartus Prime Version         ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                 ; pipelined_cpu_p2                            ;
; Top-level Entity Name         ; mainModule                                  ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                    ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |mainModule|ram:ram_inst ; ram.v           ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qap2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                ;
; NUMWORDS_A                         ; 524288               ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                ;
; WIDTHAD_B                          ; 19                   ; Signed Integer                ;
; NUMWORDS_B                         ; 524288               ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; ram_init_data.mif    ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_qap2      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Main_Module:vga|ImageDrawer:imgDrawer ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; X_START        ; 0     ; Signed Integer                                                ;
; Y_START        ; 0     ; Signed Integer                                                ;
; SCREEN_WIDTH   ; 640   ; Signed Integer                                                ;
; SCREEN_HEIGHT  ; 480   ; Signed Integer                                                ;
; IMAGE_1_X      ; 0     ; Signed Integer                                                ;
; IMAGE_1_Y      ; 0     ; Signed Integer                                                ;
; IMAGE_2_X      ; 439   ; Signed Integer                                                ;
; IMAGE_2_Y      ; 0     ; Signed Integer                                                ;
; IMAGE_1_W      ; 400   ; Signed Integer                                                ;
; IMAGE_1_H      ; 400   ; Signed Integer                                                ;
; IMAGE_2_W      ; 200   ; Signed Integer                                                ;
; IMAGE_2_H      ; 200   ; Signed Integer                                                ;
; s_width        ; 100   ; Signed Integer                                                ;
; b_width        ; 4     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2to1:ram_address_a_mux ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; N              ; 19    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2to1:ram_writedata_a_mux ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2to1:ram_write_enables_mux ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; ram:ram_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                              ;
;     -- WIDTH_A                            ; 8                                            ;
;     -- NUMWORDS_A                         ; 524288                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 8                                            ;
;     -- NUMWORDS_B                         ; 524288                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; mainModule         ; pipelined_cpu_p2   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mux2to1:ram_writedata_a_mux"                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; In_0 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "In_0[7..1]" will be connected to GND. ;
; In_1 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "In_1[7..1]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mux2to1:ram_address_a_mux"                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; In_0 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (19 bits) it drives.  Extra input bit(s) "In_0[18..1]" will be connected to GND. ;
; In_1 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (19 bits) it drives.  Extra input bit(s) "In_1[18..1]" will be connected to GND. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "write_32bit_to_ip_ram:selection_write"                                                                                                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in[31..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; address         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (19 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; done            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; ram_address     ; Output ; Warning  ; Output or bidir port (19 bits) is wider than the port expression (1 bits) it drives; bit(s) "ram_address[18..1]" have no fanouts                                                    ;
; ram_writedata   ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "ram_writedata[7..1]" have no fanouts                                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSM:control"                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; write_done ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "upDownCounter:quadrantCounter"                                                                                                                                                           ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset_n[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:ram_inst"                                                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at GND                                                                                             ;
; wren_b ; Input  ; Info     ; Stuck at GND                                                                                             ;
; q_a    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Oct 19 18:32:18 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_cpu_p2 -c pipelined_cpu_p2 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10275): Verilog HDL Module Instantiation warning at mainModule.sv(69): ignored dangling comma in List of Port Connections File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file mainModule.sv
    Info (12023): Found entity 1: mainModule File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll_tb.sv
    Info (12023): Found entity 1: pll_tb File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/pll_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file hazard.sv
    Info (12023): Found entity 1: hazard File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/hazard.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/controller.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conditional.sv
    Info (12023): Found entity 1: conditional File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/conditional.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: extend File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux3.sv
    Info (12023): Found entity 1: mux3 File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mux3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2 File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multi.sv
    Info (12023): Found entity 1: multi File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/multi.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flipfloprc.sv
    Info (12023): Found entity 1: flipfloprc File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/flipfloprc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flipflopr.sv
    Info (12023): Found entity 1: flipflopr File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/flipflopr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flipflopenrc.sv
    Info (12023): Found entity 1: flipflopenrc File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/flipflopenrc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flipflopenr.sv
    Info (12023): Found entity 1: flipflopenr File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/flipflopenr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file eqcmp.sv
    Info (12023): Found entity 1: eqcmp File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/eqcmp.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divid.sv
    Info (12023): Found entity 1: divid File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/divid.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VGA_Main_Module.sv
    Info (12023): Found entity 1: VGA_Main_Module File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/VGA_Main_Module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file GraphicsController.sv
    Info (12023): Found entity 1: GraphicsController File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/GraphicsController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.sv
    Info (12023): Found entity 1: pll File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/pll.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ImageDrawer.sv
    Info (12023): Found entity 1: ImageDrawer File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/ImageDrawer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_ram_read.sv
    Info (12023): Found entity 1: tb_ram_read File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/tb_ram_read.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mainModule_tb.sv
    Info (12023): Found entity 1: mainModule_tb File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file upDownCounter.sv
    Info (12023): Found entity 1: upDownCounter File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/upDownCounter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file FSM.sv
    Info (12023): Found entity 1: FSM File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/FSM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Mux2to1.sv
    Info (12023): Found entity 1: Mux2to1 File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/Mux2to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file write_32bit_to_ip_ram.sv
    Info (12023): Found entity 1: write_32bit_to_ip_ram File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/write_32bit_to_ip_ram.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at controller.sv(88): created implicit net for "PCSrcGatedE" File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/controller.sv Line: 88
Info (12127): Elaborating entity "mainModule" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at mainModule.sv(103): truncated value with size 32 to match size of target (19) File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv Line: 103
Warning (10230): Verilog HDL assignment warning at mainModule.sv(104): truncated value with size 32 to match size of target (9) File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv Line: 104
Warning (10230): Verilog HDL assignment warning at mainModule.sv(105): truncated value with size 32 to match size of target (9) File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv Line: 105
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram_inst" File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv Line: 37
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component" File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/ram.v Line: 98
Info (12130): Elaborated megafunction instantiation "ram:ram_inst|altsyncram:altsyncram_component" File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/ram.v Line: 98
Info (12133): Instantiated megafunction "ram:ram_inst|altsyncram:altsyncram_component" with the following parameter: File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/ram.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "ram_init_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "524288"
    Info (12134): Parameter "numwords_b" = "524288"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "widthad_b" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qap2.tdf
    Info (12023): Found entity 1: altsyncram_qap2 File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_qap2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_qap2" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qap2:auto_generated" File: /home/abner/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_2na.tdf
    Info (12023): Found entity 1: decode_2na File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/db/decode_2na.tdf Line: 23
Info (12128): Elaborating entity "decode_2na" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qap2:auto_generated|decode_2na:decode2" File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_qap2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_r2a.tdf
    Info (12023): Found entity 1: decode_r2a File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/db/decode_r2a.tdf Line: 23
Info (12128): Elaborating entity "decode_r2a" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qap2:auto_generated|decode_r2a:rden_decode_a" File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_qap2.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ihb.tdf
    Info (12023): Found entity 1: mux_ihb File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/db/mux_ihb.tdf Line: 23
Info (12128): Elaborating entity "mux_ihb" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qap2:auto_generated|mux_ihb:mux4" File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_qap2.tdf Line: 55
Info (12128): Elaborating entity "VGA_Main_Module" for hierarchy "VGA_Main_Module:vga" File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv Line: 53
Info (12128): Elaborating entity "pll" for hierarchy "VGA_Main_Module:vga|pll:vgapll" File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/VGA_Main_Module.sv Line: 14
Info (12128): Elaborating entity "ImageDrawer" for hierarchy "VGA_Main_Module:vga|ImageDrawer:imgDrawer" File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/VGA_Main_Module.sv Line: 26
Warning (10230): Verilog HDL assignment warning at ImageDrawer.sv(58): truncated value with size 32 to match size of target (19) File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/ImageDrawer.sv Line: 58
Warning (10230): Verilog HDL assignment warning at ImageDrawer.sv(67): truncated value with size 32 to match size of target (19) File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/ImageDrawer.sv Line: 67
Info (12128): Elaborating entity "GraphicsController" for hierarchy "VGA_Main_Module:vga|GraphicsController:controller" File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/VGA_Main_Module.sv Line: 36
Info (12128): Elaborating entity "upDownCounter" for hierarchy "upDownCounter:quadrantCounter" File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv Line: 61
Warning (10230): Verilog HDL assignment warning at upDownCounter.sv(14): truncated value with size 32 to match size of target (4) File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/upDownCounter.sv Line: 14
Warning (10230): Verilog HDL assignment warning at upDownCounter.sv(16): truncated value with size 32 to match size of target (4) File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/upDownCounter.sv Line: 16
Info (12128): Elaborating entity "FSM" for hierarchy "FSM:control" File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv Line: 69
Info (12128): Elaborating entity "write_32bit_to_ip_ram" for hierarchy "write_32bit_to_ip_ram:selection_write" File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv Line: 81
Warning (10230): Verilog HDL assignment warning at write_32bit_to_ip_ram.sv(23): truncated value with size 32 to match size of target (19) File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/write_32bit_to_ip_ram.sv Line: 23
Warning (10230): Verilog HDL assignment warning at write_32bit_to_ip_ram.sv(29): truncated value with size 32 to match size of target (19) File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/write_32bit_to_ip_ram.sv Line: 29
Warning (10230): Verilog HDL assignment warning at write_32bit_to_ip_ram.sv(35): truncated value with size 32 to match size of target (19) File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/write_32bit_to_ip_ram.sv Line: 35
Info (12128): Elaborating entity "Mux2to1" for hierarchy "Mux2to1:ram_address_a_mux" File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv Line: 88
Info (12128): Elaborating entity "Mux2to1" for hierarchy "Mux2to1:ram_writedata_a_mux" File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv Line: 95
Info (12128): Elaborating entity "Mux2to1" for hierarchy "Mux2to1:ram_write_enables_mux" File: /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv Line: 102
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/output_files/pipelined_cpu_p2.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 800 megabytes
    Info: Processing ended: Sat Oct 19 18:32:22 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/output_files/pipelined_cpu_p2.map.smsg.


