{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 15:45:41 2019 " "Info: Processing started: Thu May 16 15:45:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off datapath -c datapath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off datapath -c datapath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 216 -576 -408 232 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "En_A " "Info: Assuming node \"En_A\" is an undefined clock" {  } { { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 232 -576 -408 248 "En_A" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "En_A" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "En_B " "Info: Assuming node \"En_B\" is an undefined clock" {  } { { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 312 -576 -408 328 "En_B" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "En_B" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst3 " "Info: Detected gated clock \"inst3\" as buffer" {  } { { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst2 " "Info: Detected gated clock \"inst2\" as buffer" {  } { { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register 74195:inst\|18 74195:inst1\|15 450.05 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 450.05 MHz between source register \"74195:inst\|18\" and destination register \"74195:inst1\|15\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.541 ns + Longest register register " "Info: + Longest register to register delay is 0.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74195:inst\|18 1 REG LCFF_X16_Y23_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y23_N1; Fanout = 2; REG Node = '74195:inst\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74195:inst|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.150 ns) 0.457 ns 74195:inst1\|81~0 2 COMB LCCOMB_X16_Y23_N22 1 " "Info: 2: + IC(0.307 ns) + CELL(0.150 ns) = 0.457 ns; Loc. = LCCOMB_X16_Y23_N22; Fanout = 1; COMB Node = '74195:inst1\|81~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.457 ns" { 74195:inst|18 74195:inst1|81~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 96 504 568 136 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.541 ns 74195:inst1\|15 3 REG LCFF_X16_Y23_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.541 ns; Loc. = LCFF_X16_Y23_N23; Fanout = 2; REG Node = '74195:inst1\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 74195:inst1|81~0 74195:inst1|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 43.25 % ) " "Info: Total cell delay = 0.234 ns ( 43.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 56.75 % ) " "Info: Total interconnect delay = 0.307 ns ( 56.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { 74195:inst|18 74195:inst1|81~0 74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.541 ns" { 74195:inst|18 {} 74195:inst1|81~0 {} 74195:inst1|15 {} } { 0.000ns 0.307ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.069 ns - Smallest " "Info: - Smallest clock skew is -0.069 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.193 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 6.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLK 1 CLK PIN_D23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_D23; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 216 -576 -408 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.224 ns) + CELL(0.413 ns) 3.489 ns inst3 2 COMB LCCOMB_X37_Y34_N0 1 " "Info: 2: + IC(2.224 ns) + CELL(0.413 ns) = 3.489 ns; Loc. = LCCOMB_X37_Y34_N0; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { CLK inst3 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.000 ns) 4.650 ns inst3~clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(1.161 ns) + CELL(0.000 ns) = 4.650 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 6.193 ns 74195:inst1\|15 4 REG LCFF_X16_Y23_N23 2 " "Info: 4: + IC(1.006 ns) + CELL(0.537 ns) = 6.193 ns; Loc. = LCFF_X16_Y23_N23; Fanout = 2; REG Node = '74195:inst1\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { inst3~clkctrl 74195:inst1|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.802 ns ( 29.10 % ) " "Info: Total cell delay = 1.802 ns ( 29.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.391 ns ( 70.90 % ) " "Info: Total interconnect delay = 4.391 ns ( 70.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.193 ns" { CLK inst3 inst3~clkctrl 74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.193 ns" { CLK {} CLK~combout {} inst3 {} inst3~clkctrl {} 74195:inst1|15 {} } { 0.000ns 0.000ns 2.224ns 1.161ns 1.006ns } { 0.000ns 0.852ns 0.413ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.262 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 6.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLK 1 CLK PIN_D23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_D23; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 216 -576 -408 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.635 ns) + CELL(0.150 ns) 2.637 ns inst2 2 COMB LCCOMB_X37_Y34_N24 1 " "Info: 2: + IC(1.635 ns) + CELL(0.150 ns) = 2.637 ns; Loc. = LCCOMB_X37_Y34_N24; Fanout = 1; COMB Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { CLK inst2 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.000 ns) 4.725 ns inst2~clkctrl 3 COMB CLKCTRL_G7 4 " "Info: 3: + IC(2.088 ns) + CELL(0.000 ns) = 4.725 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'inst2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { inst2 inst2~clkctrl } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 6.262 ns 74195:inst\|18 4 REG LCFF_X16_Y23_N1 2 " "Info: 4: + IC(1.000 ns) + CELL(0.537 ns) = 6.262 ns; Loc. = LCFF_X16_Y23_N1; Fanout = 2; REG Node = '74195:inst\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { inst2~clkctrl 74195:inst|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.539 ns ( 24.58 % ) " "Info: Total cell delay = 1.539 ns ( 24.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.723 ns ( 75.42 % ) " "Info: Total interconnect delay = 4.723 ns ( 75.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.262 ns" { CLK inst2 inst2~clkctrl 74195:inst|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.262 ns" { CLK {} CLK~combout {} inst2 {} inst2~clkctrl {} 74195:inst|18 {} } { 0.000ns 0.000ns 1.635ns 2.088ns 1.000ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.193 ns" { CLK inst3 inst3~clkctrl 74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.193 ns" { CLK {} CLK~combout {} inst3 {} inst3~clkctrl {} 74195:inst1|15 {} } { 0.000ns 0.000ns 2.224ns 1.161ns 1.006ns } { 0.000ns 0.852ns 0.413ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.262 ns" { CLK inst2 inst2~clkctrl 74195:inst|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.262 ns" { CLK {} CLK~combout {} inst2 {} inst2~clkctrl {} 74195:inst|18 {} } { 0.000ns 0.000ns 1.635ns 2.088ns 1.000ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { 74195:inst|18 74195:inst1|81~0 74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.541 ns" { 74195:inst|18 {} 74195:inst1|81~0 {} 74195:inst1|15 {} } { 0.000ns 0.307ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.193 ns" { CLK inst3 inst3~clkctrl 74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.193 ns" { CLK {} CLK~combout {} inst3 {} inst3~clkctrl {} 74195:inst1|15 {} } { 0.000ns 0.000ns 2.224ns 1.161ns 1.006ns } { 0.000ns 0.852ns 0.413ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.262 ns" { CLK inst2 inst2~clkctrl 74195:inst|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.262 ns" { CLK {} CLK~combout {} inst2 {} inst2~clkctrl {} 74195:inst|18 {} } { 0.000ns 0.000ns 1.635ns 2.088ns 1.000ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { 74195:inst1|15 {} } {  } {  } "" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "En_A register register 74195:inst\|17 74195:inst\|18 450.05 MHz Internal " "Info: Clock \"En_A\" Internal fmax is restricted to 450.05 MHz between source register \"74195:inst\|17\" and destination register \"74195:inst\|18\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.550 ns + Longest register register " "Info: + Longest register to register delay is 0.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74195:inst\|17 1 REG LCFF_X16_Y23_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y23_N19; Fanout = 2; REG Node = '74195:inst\|17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74195:inst|17 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.150 ns) 0.466 ns 74195:inst\|26~0 2 COMB LCCOMB_X16_Y23_N0 1 " "Info: 2: + IC(0.316 ns) + CELL(0.150 ns) = 0.466 ns; Loc. = LCCOMB_X16_Y23_N0; Fanout = 1; COMB Node = '74195:inst\|26~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { 74195:inst|17 74195:inst|26~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 504 568 552 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.550 ns 74195:inst\|18 3 REG LCFF_X16_Y23_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.550 ns; Loc. = LCFF_X16_Y23_N1; Fanout = 2; REG Node = '74195:inst\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 74195:inst|26~0 74195:inst|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.55 % ) " "Info: Total cell delay = 0.234 ns ( 42.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.316 ns ( 57.45 % ) " "Info: Total interconnect delay = 0.316 ns ( 57.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { 74195:inst|17 74195:inst|26~0 74195:inst|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.550 ns" { 74195:inst|17 {} 74195:inst|26~0 {} 74195:inst|18 {} } { 0.000ns 0.316ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "En_A destination 5.717 ns + Shortest register " "Info: + Shortest clock path from clock \"En_A\" to destination register is 5.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns En_A 1 CLK PIN_C15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C15; Fanout = 1; CLK Node = 'En_A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { En_A } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 232 -576 -408 248 "En_A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.271 ns) 2.092 ns inst2 2 COMB LCCOMB_X37_Y34_N24 1 " "Info: 2: + IC(0.981 ns) + CELL(0.271 ns) = 2.092 ns; Loc. = LCCOMB_X37_Y34_N24; Fanout = 1; COMB Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { En_A inst2 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.000 ns) 4.180 ns inst2~clkctrl 3 COMB CLKCTRL_G7 4 " "Info: 3: + IC(2.088 ns) + CELL(0.000 ns) = 4.180 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'inst2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { inst2 inst2~clkctrl } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 5.717 ns 74195:inst\|18 4 REG LCFF_X16_Y23_N1 2 " "Info: 4: + IC(1.000 ns) + CELL(0.537 ns) = 5.717 ns; Loc. = LCFF_X16_Y23_N1; Fanout = 2; REG Node = '74195:inst\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { inst2~clkctrl 74195:inst|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.648 ns ( 28.83 % ) " "Info: Total cell delay = 1.648 ns ( 28.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.069 ns ( 71.17 % ) " "Info: Total interconnect delay = 4.069 ns ( 71.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.717 ns" { En_A inst2 inst2~clkctrl 74195:inst|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.717 ns" { En_A {} En_A~combout {} inst2 {} inst2~clkctrl {} 74195:inst|18 {} } { 0.000ns 0.000ns 0.981ns 2.088ns 1.000ns } { 0.000ns 0.840ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "En_A source 5.717 ns - Longest register " "Info: - Longest clock path from clock \"En_A\" to source register is 5.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns En_A 1 CLK PIN_C15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C15; Fanout = 1; CLK Node = 'En_A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { En_A } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 232 -576 -408 248 "En_A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.271 ns) 2.092 ns inst2 2 COMB LCCOMB_X37_Y34_N24 1 " "Info: 2: + IC(0.981 ns) + CELL(0.271 ns) = 2.092 ns; Loc. = LCCOMB_X37_Y34_N24; Fanout = 1; COMB Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { En_A inst2 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.000 ns) 4.180 ns inst2~clkctrl 3 COMB CLKCTRL_G7 4 " "Info: 3: + IC(2.088 ns) + CELL(0.000 ns) = 4.180 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'inst2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { inst2 inst2~clkctrl } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 5.717 ns 74195:inst\|17 4 REG LCFF_X16_Y23_N19 2 " "Info: 4: + IC(1.000 ns) + CELL(0.537 ns) = 5.717 ns; Loc. = LCFF_X16_Y23_N19; Fanout = 2; REG Node = '74195:inst\|17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { inst2~clkctrl 74195:inst|17 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.648 ns ( 28.83 % ) " "Info: Total cell delay = 1.648 ns ( 28.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.069 ns ( 71.17 % ) " "Info: Total interconnect delay = 4.069 ns ( 71.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.717 ns" { En_A inst2 inst2~clkctrl 74195:inst|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.717 ns" { En_A {} En_A~combout {} inst2 {} inst2~clkctrl {} 74195:inst|17 {} } { 0.000ns 0.000ns 0.981ns 2.088ns 1.000ns } { 0.000ns 0.840ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.717 ns" { En_A inst2 inst2~clkctrl 74195:inst|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.717 ns" { En_A {} En_A~combout {} inst2 {} inst2~clkctrl {} 74195:inst|18 {} } { 0.000ns 0.000ns 0.981ns 2.088ns 1.000ns } { 0.000ns 0.840ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.717 ns" { En_A inst2 inst2~clkctrl 74195:inst|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.717 ns" { En_A {} En_A~combout {} inst2 {} inst2~clkctrl {} 74195:inst|17 {} } { 0.000ns 0.000ns 0.981ns 2.088ns 1.000ns } { 0.000ns 0.840ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { 74195:inst|17 74195:inst|26~0 74195:inst|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.550 ns" { 74195:inst|17 {} 74195:inst|26~0 {} 74195:inst|18 {} } { 0.000ns 0.316ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.717 ns" { En_A inst2 inst2~clkctrl 74195:inst|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.717 ns" { En_A {} En_A~combout {} inst2 {} inst2~clkctrl {} 74195:inst|18 {} } { 0.000ns 0.000ns 0.981ns 2.088ns 1.000ns } { 0.000ns 0.840ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.717 ns" { En_A inst2 inst2~clkctrl 74195:inst|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.717 ns" { En_A {} En_A~combout {} inst2 {} inst2~clkctrl {} 74195:inst|17 {} } { 0.000ns 0.000ns 0.981ns 2.088ns 1.000ns } { 0.000ns 0.840ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74195:inst|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { 74195:inst|18 {} } {  } {  } "" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "En_B register register 74195:inst1\|17 74195:inst1\|18 450.05 MHz Internal " "Info: Clock \"En_B\" Internal fmax is restricted to 450.05 MHz between source register \"74195:inst1\|17\" and destination register \"74195:inst1\|18\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.550 ns + Longest register register " "Info: + Longest register to register delay is 0.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74195:inst1\|17 1 REG LCFF_X16_Y23_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y23_N3; Fanout = 2; REG Node = '74195:inst1\|17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74195:inst1|17 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.150 ns) 0.466 ns 74195:inst1\|26~0 2 COMB LCCOMB_X16_Y23_N16 1 " "Info: 2: + IC(0.316 ns) + CELL(0.150 ns) = 0.466 ns; Loc. = LCCOMB_X16_Y23_N16; Fanout = 1; COMB Node = '74195:inst1\|26~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { 74195:inst1|17 74195:inst1|26~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 504 568 552 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.550 ns 74195:inst1\|18 3 REG LCFF_X16_Y23_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.550 ns; Loc. = LCFF_X16_Y23_N17; Fanout = 1; REG Node = '74195:inst1\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 74195:inst1|26~0 74195:inst1|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.55 % ) " "Info: Total cell delay = 0.234 ns ( 42.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.316 ns ( 57.45 % ) " "Info: Total interconnect delay = 0.316 ns ( 57.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { 74195:inst1|17 74195:inst1|26~0 74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.550 ns" { 74195:inst1|17 {} 74195:inst1|26~0 {} 74195:inst1|18 {} } { 0.000ns 0.316ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "En_B destination 4.687 ns + Shortest register " "Info: + Shortest clock path from clock \"En_B\" to destination register is 4.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns En_B 1 CLK PIN_B16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B16; Fanout = 1; CLK Node = 'En_B'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { En_B } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 312 -576 -408 328 "En_B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.150 ns) 1.983 ns inst3 2 COMB LCCOMB_X37_Y34_N0 1 " "Info: 2: + IC(0.983 ns) + CELL(0.150 ns) = 1.983 ns; Loc. = LCCOMB_X37_Y34_N0; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { En_B inst3 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.000 ns) 3.144 ns inst3~clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(1.161 ns) + CELL(0.000 ns) = 3.144 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 4.687 ns 74195:inst1\|18 4 REG LCFF_X16_Y23_N17 1 " "Info: 4: + IC(1.006 ns) + CELL(0.537 ns) = 4.687 ns; Loc. = LCFF_X16_Y23_N17; Fanout = 1; REG Node = '74195:inst1\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { inst3~clkctrl 74195:inst1|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.537 ns ( 32.79 % ) " "Info: Total cell delay = 1.537 ns ( 32.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.150 ns ( 67.21 % ) " "Info: Total interconnect delay = 3.150 ns ( 67.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.687 ns" { En_B inst3 inst3~clkctrl 74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.687 ns" { En_B {} En_B~combout {} inst3 {} inst3~clkctrl {} 74195:inst1|18 {} } { 0.000ns 0.000ns 0.983ns 1.161ns 1.006ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "En_B source 4.687 ns - Longest register " "Info: - Longest clock path from clock \"En_B\" to source register is 4.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns En_B 1 CLK PIN_B16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B16; Fanout = 1; CLK Node = 'En_B'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { En_B } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 312 -576 -408 328 "En_B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.150 ns) 1.983 ns inst3 2 COMB LCCOMB_X37_Y34_N0 1 " "Info: 2: + IC(0.983 ns) + CELL(0.150 ns) = 1.983 ns; Loc. = LCCOMB_X37_Y34_N0; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { En_B inst3 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.000 ns) 3.144 ns inst3~clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(1.161 ns) + CELL(0.000 ns) = 3.144 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 4.687 ns 74195:inst1\|17 4 REG LCFF_X16_Y23_N3 2 " "Info: 4: + IC(1.006 ns) + CELL(0.537 ns) = 4.687 ns; Loc. = LCFF_X16_Y23_N3; Fanout = 2; REG Node = '74195:inst1\|17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { inst3~clkctrl 74195:inst1|17 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.537 ns ( 32.79 % ) " "Info: Total cell delay = 1.537 ns ( 32.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.150 ns ( 67.21 % ) " "Info: Total interconnect delay = 3.150 ns ( 67.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.687 ns" { En_B inst3 inst3~clkctrl 74195:inst1|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.687 ns" { En_B {} En_B~combout {} inst3 {} inst3~clkctrl {} 74195:inst1|17 {} } { 0.000ns 0.000ns 0.983ns 1.161ns 1.006ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.687 ns" { En_B inst3 inst3~clkctrl 74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.687 ns" { En_B {} En_B~combout {} inst3 {} inst3~clkctrl {} 74195:inst1|18 {} } { 0.000ns 0.000ns 0.983ns 1.161ns 1.006ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.687 ns" { En_B inst3 inst3~clkctrl 74195:inst1|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.687 ns" { En_B {} En_B~combout {} inst3 {} inst3~clkctrl {} 74195:inst1|17 {} } { 0.000ns 0.000ns 0.983ns 1.161ns 1.006ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { 74195:inst1|17 74195:inst1|26~0 74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.550 ns" { 74195:inst1|17 {} 74195:inst1|26~0 {} 74195:inst1|18 {} } { 0.000ns 0.316ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.687 ns" { En_B inst3 inst3~clkctrl 74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.687 ns" { En_B {} En_B~combout {} inst3 {} inst3~clkctrl {} 74195:inst1|18 {} } { 0.000ns 0.000ns 0.983ns 1.161ns 1.006ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.687 ns" { En_B inst3 inst3~clkctrl 74195:inst1|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.687 ns" { En_B {} En_B~combout {} inst3 {} inst3~clkctrl {} 74195:inst1|17 {} } { 0.000ns 0.000ns 0.983ns 1.161ns 1.006ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { 74195:inst1|18 {} } {  } {  } "" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74195:inst1\|17 LOAD_B En_B 2.288 ns register " "Info: tsu for register \"74195:inst1\|17\" (data pin = \"LOAD_B\", clock pin = \"En_B\") is 2.288 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.011 ns + Longest pin register " "Info: + Longest pin to register delay is 7.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns LOAD_B 1 PIN PIN_AE7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AE7; Fanout = 4; PIN Node = 'LOAD_B'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LOAD_B } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 176 384 552 192 "LOAD_B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.674 ns) + CELL(0.393 ns) 6.927 ns 74195:inst1\|25~0 2 COMB LCCOMB_X16_Y23_N2 1 " "Info: 2: + IC(5.674 ns) + CELL(0.393 ns) = 6.927 ns; Loc. = LCCOMB_X16_Y23_N2; Fanout = 1; COMB Node = '74195:inst1\|25~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.067 ns" { LOAD_B 74195:inst1|25~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 504 568 424 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.011 ns 74195:inst1\|17 3 REG LCFF_X16_Y23_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.011 ns; Loc. = LCFF_X16_Y23_N3; Fanout = 2; REG Node = '74195:inst1\|17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 74195:inst1|25~0 74195:inst1|17 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.337 ns ( 19.07 % ) " "Info: Total cell delay = 1.337 ns ( 19.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.674 ns ( 80.93 % ) " "Info: Total interconnect delay = 5.674 ns ( 80.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { LOAD_B 74195:inst1|25~0 74195:inst1|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.011 ns" { LOAD_B {} LOAD_B~combout {} 74195:inst1|25~0 {} 74195:inst1|17 {} } { 0.000ns 0.000ns 5.674ns 0.000ns } { 0.000ns 0.860ns 0.393ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "En_B destination 4.687 ns - Shortest register " "Info: - Shortest clock path from clock \"En_B\" to destination register is 4.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns En_B 1 CLK PIN_B16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B16; Fanout = 1; CLK Node = 'En_B'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { En_B } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 312 -576 -408 328 "En_B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.150 ns) 1.983 ns inst3 2 COMB LCCOMB_X37_Y34_N0 1 " "Info: 2: + IC(0.983 ns) + CELL(0.150 ns) = 1.983 ns; Loc. = LCCOMB_X37_Y34_N0; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { En_B inst3 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.000 ns) 3.144 ns inst3~clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(1.161 ns) + CELL(0.000 ns) = 3.144 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 4.687 ns 74195:inst1\|17 4 REG LCFF_X16_Y23_N3 2 " "Info: 4: + IC(1.006 ns) + CELL(0.537 ns) = 4.687 ns; Loc. = LCFF_X16_Y23_N3; Fanout = 2; REG Node = '74195:inst1\|17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { inst3~clkctrl 74195:inst1|17 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.537 ns ( 32.79 % ) " "Info: Total cell delay = 1.537 ns ( 32.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.150 ns ( 67.21 % ) " "Info: Total interconnect delay = 3.150 ns ( 67.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.687 ns" { En_B inst3 inst3~clkctrl 74195:inst1|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.687 ns" { En_B {} En_B~combout {} inst3 {} inst3~clkctrl {} 74195:inst1|17 {} } { 0.000ns 0.000ns 0.983ns 1.161ns 1.006ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { LOAD_B 74195:inst1|25~0 74195:inst1|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.011 ns" { LOAD_B {} LOAD_B~combout {} 74195:inst1|25~0 {} 74195:inst1|17 {} } { 0.000ns 0.000ns 5.674ns 0.000ns } { 0.000ns 0.860ns 0.393ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.687 ns" { En_B inst3 inst3~clkctrl 74195:inst1|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.687 ns" { En_B {} En_B~combout {} inst3 {} inst3~clkctrl {} 74195:inst1|17 {} } { 0.000ns 0.000ns 0.983ns 1.161ns 1.006ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK A_out\[2\] 74195:inst\|17 12.347 ns register " "Info: tco from clock \"CLK\" to destination pin \"A_out\[2\]\" through register \"74195:inst\|17\" is 12.347 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.262 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 6.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLK 1 CLK PIN_D23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_D23; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 216 -576 -408 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.635 ns) + CELL(0.150 ns) 2.637 ns inst2 2 COMB LCCOMB_X37_Y34_N24 1 " "Info: 2: + IC(1.635 ns) + CELL(0.150 ns) = 2.637 ns; Loc. = LCCOMB_X37_Y34_N24; Fanout = 1; COMB Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { CLK inst2 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.000 ns) 4.725 ns inst2~clkctrl 3 COMB CLKCTRL_G7 4 " "Info: 3: + IC(2.088 ns) + CELL(0.000 ns) = 4.725 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'inst2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { inst2 inst2~clkctrl } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 6.262 ns 74195:inst\|17 4 REG LCFF_X16_Y23_N19 2 " "Info: 4: + IC(1.000 ns) + CELL(0.537 ns) = 6.262 ns; Loc. = LCFF_X16_Y23_N19; Fanout = 2; REG Node = '74195:inst\|17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { inst2~clkctrl 74195:inst|17 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.539 ns ( 24.58 % ) " "Info: Total cell delay = 1.539 ns ( 24.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.723 ns ( 75.42 % ) " "Info: Total interconnect delay = 4.723 ns ( 75.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.262 ns" { CLK inst2 inst2~clkctrl 74195:inst|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.262 ns" { CLK {} CLK~combout {} inst2 {} inst2~clkctrl {} 74195:inst|17 {} } { 0.000ns 0.000ns 1.635ns 2.088ns 1.000ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.835 ns + Longest register pin " "Info: + Longest register to pin delay is 5.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74195:inst\|17 1 REG LCFF_X16_Y23_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y23_N19; Fanout = 2; REG Node = '74195:inst\|17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74195:inst|17 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.047 ns) + CELL(2.788 ns) 5.835 ns A_out\[2\] 2 PIN PIN_AD15 0 " "Info: 2: + IC(3.047 ns) + CELL(2.788 ns) = 5.835 ns; Loc. = PIN_AD15; Fanout = 0; PIN Node = 'A_out\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.835 ns" { 74195:inst|17 A_out[2] } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { -8 384 560 8 "A_out\[3..0\]" "" } { 0 264 280 112 "A_out\[0\]" "" } { 0 296 312 128 "A_out\[1\]" "" } { 0 312 328 144 "A_out\[2\]" "" } { 0 336 352 160 "A_out\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 47.78 % ) " "Info: Total cell delay = 2.788 ns ( 47.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.047 ns ( 52.22 % ) " "Info: Total interconnect delay = 3.047 ns ( 52.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.835 ns" { 74195:inst|17 A_out[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.835 ns" { 74195:inst|17 {} A_out[2] {} } { 0.000ns 3.047ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.262 ns" { CLK inst2 inst2~clkctrl 74195:inst|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.262 ns" { CLK {} CLK~combout {} inst2 {} inst2~clkctrl {} 74195:inst|17 {} } { 0.000ns 0.000ns 1.635ns 2.088ns 1.000ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.835 ns" { 74195:inst|17 A_out[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.835 ns" { 74195:inst|17 {} A_out[2] {} } { 0.000ns 3.047ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74195:inst\|15 LOAD_A CLK 3.552 ns register " "Info: th for register \"74195:inst\|15\" (data pin = \"LOAD_A\", clock pin = \"CLK\") is 3.552 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.262 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 6.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLK 1 CLK PIN_D23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_D23; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 216 -576 -408 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.635 ns) + CELL(0.150 ns) 2.637 ns inst2 2 COMB LCCOMB_X37_Y34_N24 1 " "Info: 2: + IC(1.635 ns) + CELL(0.150 ns) = 2.637 ns; Loc. = LCCOMB_X37_Y34_N24; Fanout = 1; COMB Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { CLK inst2 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.000 ns) 4.725 ns inst2~clkctrl 3 COMB CLKCTRL_G7 4 " "Info: 3: + IC(2.088 ns) + CELL(0.000 ns) = 4.725 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'inst2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { inst2 inst2~clkctrl } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 6.262 ns 74195:inst\|15 4 REG LCFF_X16_Y23_N31 2 " "Info: 4: + IC(1.000 ns) + CELL(0.537 ns) = 6.262 ns; Loc. = LCFF_X16_Y23_N31; Fanout = 2; REG Node = '74195:inst\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { inst2~clkctrl 74195:inst|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.539 ns ( 24.58 % ) " "Info: Total cell delay = 1.539 ns ( 24.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.723 ns ( 75.42 % ) " "Info: Total interconnect delay = 4.723 ns ( 75.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.262 ns" { CLK inst2 inst2~clkctrl 74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.262 ns" { CLK {} CLK~combout {} inst2 {} inst2~clkctrl {} 74195:inst|15 {} } { 0.000ns 0.000ns 1.635ns 2.088ns 1.000ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.976 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns LOAD_A 1 PIN PIN_D13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 4; PIN Node = 'LOAD_A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LOAD_A } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 184 -96 72 200 "LOAD_A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(0.150 ns) 2.892 ns 74195:inst\|81~0 2 COMB LCCOMB_X16_Y23_N30 1 " "Info: 2: + IC(1.763 ns) + CELL(0.150 ns) = 2.892 ns; Loc. = LCCOMB_X16_Y23_N30; Fanout = 1; COMB Node = '74195:inst\|81~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { LOAD_A 74195:inst|81~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 96 504 568 136 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.976 ns 74195:inst\|15 3 REG LCFF_X16_Y23_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.976 ns; Loc. = LCFF_X16_Y23_N31; Fanout = 2; REG Node = '74195:inst\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 74195:inst|81~0 74195:inst|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 40.76 % ) " "Info: Total cell delay = 1.213 ns ( 40.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.763 ns ( 59.24 % ) " "Info: Total interconnect delay = 1.763 ns ( 59.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { LOAD_A 74195:inst|81~0 74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.976 ns" { LOAD_A {} LOAD_A~combout {} 74195:inst|81~0 {} 74195:inst|15 {} } { 0.000ns 0.000ns 1.763ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.262 ns" { CLK inst2 inst2~clkctrl 74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.262 ns" { CLK {} CLK~combout {} inst2 {} inst2~clkctrl {} 74195:inst|15 {} } { 0.000ns 0.000ns 1.635ns 2.088ns 1.000ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { LOAD_A 74195:inst|81~0 74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.976 ns" { LOAD_A {} LOAD_A~combout {} 74195:inst|81~0 {} 74195:inst|15 {} } { 0.000ns 0.000ns 1.763ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 15:45:41 2019 " "Info: Processing ended: Thu May 16 15:45:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
