Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Sep  5 11:45:44 2020
| Host         : MRYTG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file simple_count_timing_summary_routed.rpt -pb simple_count_timing_summary_routed.pb -rpx simple_count_timing_summary_routed.rpx -warn_on_violation
| Design       : simple_count
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.377        0.000                      0                   30        0.252        0.000                      0                   30        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.377        0.000                      0                   30        0.252        0.000                      0                   30        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.377ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 2.130ns (81.201%)  route 0.493ns (18.798%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.731     5.334    clk_IBUF_BUFG
    SLICE_X83Y51         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y51         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  count_reg[0]/Q
                         net (fo=1, routed)           0.493     6.283    count_reg_n_0_[0]
    SLICE_X83Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.407 r  count[0]_i_3/O
                         net (fo=1, routed)           0.000     6.407    count[0]_i_3_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.939 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.939    count_reg[0]_i_2_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    count_reg[4]_i_1_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    count_reg[8]_i_1_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.281    count_reg[12]_i_1_n_0
    SLICE_X83Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.395    count_reg[16]_i_1_n_0
    SLICE_X83Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    count_reg[20]_i_1_n_0
    SLICE_X83Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.623    count_reg[24]_i_1_n_0
    SLICE_X83Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.957 r  count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.957    count_reg[28]_i_1_n_6
    SLICE_X83Y58         FDRE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.609    15.032    clk_IBUF_BUFG
    SLICE_X83Y58         FDRE                                         r  count_reg[29]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X83Y58         FDRE (Setup_fdre_C_D)        0.062    15.333    count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                  7.377    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 2.019ns (80.371%)  route 0.493ns (19.629%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.731     5.334    clk_IBUF_BUFG
    SLICE_X83Y51         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y51         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  count_reg[0]/Q
                         net (fo=1, routed)           0.493     6.283    count_reg_n_0_[0]
    SLICE_X83Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.407 r  count[0]_i_3/O
                         net (fo=1, routed)           0.000     6.407    count[0]_i_3_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.939 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.939    count_reg[0]_i_2_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    count_reg[4]_i_1_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    count_reg[8]_i_1_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.281    count_reg[12]_i_1_n_0
    SLICE_X83Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.395    count_reg[16]_i_1_n_0
    SLICE_X83Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    count_reg[20]_i_1_n_0
    SLICE_X83Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.623    count_reg[24]_i_1_n_0
    SLICE_X83Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.846 r  count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.846    count_reg[28]_i_1_n_7
    SLICE_X83Y58         FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.609    15.032    clk_IBUF_BUFG
    SLICE_X83Y58         FDRE                                         r  count_reg[28]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X83Y58         FDRE (Setup_fdre_C_D)        0.062    15.333    count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             7.491ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 2.016ns (80.347%)  route 0.493ns (19.653%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.731     5.334    clk_IBUF_BUFG
    SLICE_X83Y51         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y51         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  count_reg[0]/Q
                         net (fo=1, routed)           0.493     6.283    count_reg_n_0_[0]
    SLICE_X83Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.407 r  count[0]_i_3/O
                         net (fo=1, routed)           0.000     6.407    count[0]_i_3_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.939 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.939    count_reg[0]_i_2_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    count_reg[4]_i_1_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    count_reg[8]_i_1_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.281    count_reg[12]_i_1_n_0
    SLICE_X83Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.395    count_reg[16]_i_1_n_0
    SLICE_X83Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    count_reg[20]_i_1_n_0
    SLICE_X83Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.843 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.843    count_reg[24]_i_1_n_6
    SLICE_X83Y57         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.609    15.032    clk_IBUF_BUFG
    SLICE_X83Y57         FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X83Y57         FDRE (Setup_fdre_C_D)        0.062    15.333    count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                          -7.843    
  -------------------------------------------------------------------
                         slack                                  7.491    

Slack (MET) :             7.512ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 1.995ns (80.182%)  route 0.493ns (19.818%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.731     5.334    clk_IBUF_BUFG
    SLICE_X83Y51         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y51         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  count_reg[0]/Q
                         net (fo=1, routed)           0.493     6.283    count_reg_n_0_[0]
    SLICE_X83Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.407 r  count[0]_i_3/O
                         net (fo=1, routed)           0.000     6.407    count[0]_i_3_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.939 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.939    count_reg[0]_i_2_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    count_reg[4]_i_1_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    count_reg[8]_i_1_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.281    count_reg[12]_i_1_n_0
    SLICE_X83Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.395    count_reg[16]_i_1_n_0
    SLICE_X83Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    count_reg[20]_i_1_n_0
    SLICE_X83Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.822 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.822    count_reg[24]_i_1_n_4
    SLICE_X83Y57         FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.609    15.032    clk_IBUF_BUFG
    SLICE_X83Y57         FDRE                                         r  count_reg[27]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X83Y57         FDRE (Setup_fdre_C_D)        0.062    15.333    count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                  7.512    

Slack (MET) :             7.586ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 1.921ns (79.574%)  route 0.493ns (20.426%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.731     5.334    clk_IBUF_BUFG
    SLICE_X83Y51         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y51         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  count_reg[0]/Q
                         net (fo=1, routed)           0.493     6.283    count_reg_n_0_[0]
    SLICE_X83Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.407 r  count[0]_i_3/O
                         net (fo=1, routed)           0.000     6.407    count[0]_i_3_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.939 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.939    count_reg[0]_i_2_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    count_reg[4]_i_1_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    count_reg[8]_i_1_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.281    count_reg[12]_i_1_n_0
    SLICE_X83Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.395    count_reg[16]_i_1_n_0
    SLICE_X83Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    count_reg[20]_i_1_n_0
    SLICE_X83Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.748 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.748    count_reg[24]_i_1_n_5
    SLICE_X83Y57         FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.609    15.032    clk_IBUF_BUFG
    SLICE_X83Y57         FDRE                                         r  count_reg[26]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X83Y57         FDRE (Setup_fdre_C_D)        0.062    15.333    count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  7.586    

Slack (MET) :             7.602ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 1.905ns (79.438%)  route 0.493ns (20.562%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.731     5.334    clk_IBUF_BUFG
    SLICE_X83Y51         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y51         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  count_reg[0]/Q
                         net (fo=1, routed)           0.493     6.283    count_reg_n_0_[0]
    SLICE_X83Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.407 r  count[0]_i_3/O
                         net (fo=1, routed)           0.000     6.407    count[0]_i_3_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.939 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.939    count_reg[0]_i_2_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    count_reg[4]_i_1_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    count_reg[8]_i_1_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.281    count_reg[12]_i_1_n_0
    SLICE_X83Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.395    count_reg[16]_i_1_n_0
    SLICE_X83Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    count_reg[20]_i_1_n_0
    SLICE_X83Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.732 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.732    count_reg[24]_i_1_n_7
    SLICE_X83Y57         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.609    15.032    clk_IBUF_BUFG
    SLICE_X83Y57         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X83Y57         FDRE (Setup_fdre_C_D)        0.062    15.333    count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                  7.602    

Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 1.902ns (79.412%)  route 0.493ns (20.588%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.731     5.334    clk_IBUF_BUFG
    SLICE_X83Y51         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y51         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  count_reg[0]/Q
                         net (fo=1, routed)           0.493     6.283    count_reg_n_0_[0]
    SLICE_X83Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.407 r  count[0]_i_3/O
                         net (fo=1, routed)           0.000     6.407    count[0]_i_3_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.939 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.939    count_reg[0]_i_2_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    count_reg[4]_i_1_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    count_reg[8]_i_1_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.281    count_reg[12]_i_1_n_0
    SLICE_X83Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.395    count_reg[16]_i_1_n_0
    SLICE_X83Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.729 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.729    count_reg[20]_i_1_n_6
    SLICE_X83Y56         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.610    15.033    clk_IBUF_BUFG
    SLICE_X83Y56         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X83Y56         FDRE (Setup_fdre_C_D)        0.062    15.334    count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -7.729    
  -------------------------------------------------------------------
                         slack                                  7.606    

Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.881ns (79.230%)  route 0.493ns (20.770%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.731     5.334    clk_IBUF_BUFG
    SLICE_X83Y51         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y51         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  count_reg[0]/Q
                         net (fo=1, routed)           0.493     6.283    count_reg_n_0_[0]
    SLICE_X83Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.407 r  count[0]_i_3/O
                         net (fo=1, routed)           0.000     6.407    count[0]_i_3_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.939 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.939    count_reg[0]_i_2_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    count_reg[4]_i_1_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    count_reg[8]_i_1_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.281    count_reg[12]_i_1_n_0
    SLICE_X83Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.395    count_reg[16]_i_1_n_0
    SLICE_X83Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.708 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.708    count_reg[20]_i_1_n_4
    SLICE_X83Y56         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.610    15.033    clk_IBUF_BUFG
    SLICE_X83Y56         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X83Y56         FDRE (Setup_fdre_C_D)        0.062    15.334    count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  7.627    

Slack (MET) :             7.701ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 1.807ns (78.562%)  route 0.493ns (21.438%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.731     5.334    clk_IBUF_BUFG
    SLICE_X83Y51         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y51         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  count_reg[0]/Q
                         net (fo=1, routed)           0.493     6.283    count_reg_n_0_[0]
    SLICE_X83Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.407 r  count[0]_i_3/O
                         net (fo=1, routed)           0.000     6.407    count[0]_i_3_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.939 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.939    count_reg[0]_i_2_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    count_reg[4]_i_1_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    count_reg[8]_i_1_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.281    count_reg[12]_i_1_n_0
    SLICE_X83Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.395    count_reg[16]_i_1_n_0
    SLICE_X83Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.634 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.634    count_reg[20]_i_1_n_5
    SLICE_X83Y56         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.610    15.033    clk_IBUF_BUFG
    SLICE_X83Y56         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X83Y56         FDRE (Setup_fdre_C_D)        0.062    15.334    count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                  7.701    

Slack (MET) :             7.717ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 1.791ns (78.412%)  route 0.493ns (21.589%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.731     5.334    clk_IBUF_BUFG
    SLICE_X83Y51         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y51         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  count_reg[0]/Q
                         net (fo=1, routed)           0.493     6.283    count_reg_n_0_[0]
    SLICE_X83Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.407 r  count[0]_i_3/O
                         net (fo=1, routed)           0.000     6.407    count[0]_i_3_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.939 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.939    count_reg[0]_i_2_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    count_reg[4]_i_1_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    count_reg[8]_i_1_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.281    count_reg[12]_i_1_n_0
    SLICE_X83Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.395    count_reg[16]_i_1_n_0
    SLICE_X83Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.618 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.618    count_reg[20]_i_1_n_7
    SLICE_X83Y56         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.610    15.033    clk_IBUF_BUFG
    SLICE_X83Y56         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X83Y56         FDRE (Setup_fdre_C_D)        0.062    15.334    count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                  7.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.606     1.525    clk_IBUF_BUFG
    SLICE_X83Y53         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y53         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.775    count_reg_n_0_[11]
    SLICE_X83Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    count_reg[8]_i_1_n_4
    SLICE_X83Y53         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X83Y53         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X83Y53         FDRE (Hold_fdre_C_D)         0.105     1.630    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.606     1.525    clk_IBUF_BUFG
    SLICE_X83Y54         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.775    count_reg_n_0_[15]
    SLICE_X83Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    count_reg[12]_i_1_n_4
    SLICE_X83Y54         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X83Y54         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X83Y54         FDRE (Hold_fdre_C_D)         0.105     1.630    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.606     1.525    clk_IBUF_BUFG
    SLICE_X83Y55         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y55         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.775    count_reg_n_0_[19]
    SLICE_X83Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    count_reg[16]_i_1_n_4
    SLICE_X83Y55         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X83Y55         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X83Y55         FDRE (Hold_fdre_C_D)         0.105     1.630    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.606     1.525    clk_IBUF_BUFG
    SLICE_X83Y56         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  count_reg[23]/Q
                         net (fo=1, routed)           0.108     1.775    count_reg_n_0_[23]
    SLICE_X83Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    count_reg[20]_i_1_n_4
    SLICE_X83Y56         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X83Y56         FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X83Y56         FDRE (Hold_fdre_C_D)         0.105     1.630    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.607     1.526    clk_IBUF_BUFG
    SLICE_X83Y51         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y51         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.776    count_reg_n_0_[3]
    SLICE_X83Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.884    count_reg[0]_i_2_n_4
    SLICE_X83Y51         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.879     2.044    clk_IBUF_BUFG
    SLICE_X83Y51         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X83Y51         FDRE (Hold_fdre_C_D)         0.105     1.631    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.607     1.526    clk_IBUF_BUFG
    SLICE_X83Y52         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y52         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.776    count_reg_n_0_[7]
    SLICE_X83Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    count_reg[4]_i_1_n_4
    SLICE_X83Y52         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.879     2.044    clk_IBUF_BUFG
    SLICE_X83Y52         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X83Y52         FDRE (Hold_fdre_C_D)         0.105     1.631    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.606     1.525    clk_IBUF_BUFG
    SLICE_X83Y54         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.772    count_reg_n_0_[12]
    SLICE_X83Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.887 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.887    count_reg[12]_i_1_n_7
    SLICE_X83Y54         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X83Y54         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X83Y54         FDRE (Hold_fdre_C_D)         0.105     1.630    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.606     1.525    clk_IBUF_BUFG
    SLICE_X83Y55         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y55         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.772    count_reg_n_0_[16]
    SLICE_X83Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.887 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.887    count_reg[16]_i_1_n_7
    SLICE_X83Y55         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X83Y55         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X83Y55         FDRE (Hold_fdre_C_D)         0.105     1.630    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.606     1.525    clk_IBUF_BUFG
    SLICE_X83Y56         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  count_reg[20]/Q
                         net (fo=1, routed)           0.105     1.772    count_reg_n_0_[20]
    SLICE_X83Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.887 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.887    count_reg[20]_i_1_n_7
    SLICE_X83Y56         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X83Y56         FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X83Y56         FDRE (Hold_fdre_C_D)         0.105     1.630    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X83Y57         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y57         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  count_reg[24]/Q
                         net (fo=1, routed)           0.105     1.771    count_reg_n_0_[24]
    SLICE_X83Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    count_reg[24]_i_1_n_7
    SLICE_X83Y57         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X83Y57         FDRE                                         r  count_reg[24]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X83Y57         FDRE (Hold_fdre_C_D)         0.105     1.629    count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y51    count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y53    count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y53    count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y54    count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y54    count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y54    count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y54    count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y55    count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y55    count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y51    count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y53    count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y53    count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y54    count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y54    count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y54    count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y54    count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y55    count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y55    count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y55    count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y57    count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y57    count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y57    count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y57    count_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y58    count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y58    count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y51    count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y51    count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y53    count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y53    count_reg[11]/C



