{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638333874680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638333874680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  1 12:44:34 2021 " "Processing started: Wed Dec  1 12:44:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638333874680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333874680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off oled -c oled " "Command: quartus_map --read_settings_files=on --write_settings_files=off oled -c oled" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333874680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638333875065 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638333875065 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'d\";  expecting \";\" oled_show_num.v(179) " "Verilog HDL syntax error at oled_show_num.v(179) near text: \"'d\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 179 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1638333881990 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \":\", or \",\" oled_show_num.v(179) " "Verilog HDL syntax error at oled_show_num.v(179) near text: \";\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 179 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1638333881991 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" oled_show_num.v(227) " "Verilog HDL syntax error at oled_show_num.v(227) near text: \"end\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 227 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1638333881995 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "oled_show_num.v(103) " "Verilog HDL information at oled_show_num.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638333881996 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "oled_show_num oled_show_num.v(1) " "Ignored design unit \"oled_show_num\" at oled_show_num.v(1) due to previous errors" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1638333881997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/oled_show_num.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/oled_show_num.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333881998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/spi_writebyte_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/spi_writebyte_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_writebyte_tb " "Found entity 1: spi_writebyte_tb" {  } { { "simulation/spi_writebyte_tb.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/simulation/spi_writebyte_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333882005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333882005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/ram_read_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/ram_read_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_read_tb " "Found entity 1: ram_read_tb" {  } { { "simulation/ram_read_tb.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/simulation/ram_read_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333882007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333882007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/oled_show_char_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/oled_show_char_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 oled_show_char_tb " "Found entity 1: oled_show_char_tb" {  } { { "simulation/oled_show_char_tb.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333882008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333882008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/oled_init_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/oled_init_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 oled_init_tb " "Found entity 1: oled_init_tb" {  } { { "simulation/oled_init_tb.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/simulation/oled_init_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333882010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333882010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/oled_drive_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/oled_drive_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 oled_drive_tb " "Found entity 1: oled_drive_tb" {  } { { "simulation/oled_drive_tb.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/simulation/oled_drive_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333882011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333882011 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi_writebyte.v(17) " "Verilog HDL information at spi_writebyte.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/spi_writebyte.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/spi_writebyte.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638333882013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/spi_writebyte.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/spi_writebyte.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_writebyte " "Found entity 1: spi_writebyte" {  } { { "rtl/spi_writebyte.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/spi_writebyte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333882013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333882013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram_write.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_write " "Found entity 1: ram_write" {  } { { "rtl/ram_write.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/ram_write.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333882017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333882017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram_read.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_read " "Found entity 1: ram_read" {  } { { "rtl/ram_read.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/ram_read.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333882020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333882020 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "oled_show_char.v(90) " "Verilog HDL information at oled_show_char.v(90): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/oled_show_char.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v" 90 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638333882023 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "oled_show_char.v(257) " "Verilog HDL information at oled_show_char.v(257): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/oled_show_char.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v" 257 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638333882023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/oled_show_char.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/oled_show_char.v" { { "Info" "ISGN_ENTITY_NAME" "1 oled_show_char " "Found entity 1: oled_show_char" {  } { { "rtl/oled_show_char.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333882023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333882023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/oled_init.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/oled_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 oled_init " "Found entity 1: oled_init" {  } { { "rtl/oled_init.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333882026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333882026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/oled_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/oled_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 oled_drive " "Found entity 1: oled_drive" {  } { { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333882027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333882027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/clk_fenpin.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/clk_fenpin.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_fenpin " "Found entity 1: clk_fenpin" {  } { { "rtl/clk_fenpin.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/clk_fenpin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333882029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333882029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/zm_24.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/zm_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 zm_24 " "Found entity 1: zm_24" {  } { { "ip/zm_24.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_24.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333882031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333882031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/zm_16.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/zm_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 zm_16 " "Found entity 1: zm_16" {  } { { "ip/zm_16.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333882034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333882034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/zm_12.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/zm_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 zm_12 " "Found entity 1: zm_12" {  } { { "ip/zm_12.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_12.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333882036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333882036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ram_show.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ram_show.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_show " "Found entity 1: ram_show" {  } { { "ip/ram_show.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/ram_show.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333882038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333882038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/oled_show_num_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/oled_show_num_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 oled_show_num_tb " "Found entity 1: oled_show_num_tb" {  } { { "simulation/oled_show_num_tb.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_num_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333882040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333882040 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA_Study/MyStudy2/OLED/output_files/oled.map.smsg " "Generated suppressed messages file E:/FPGA_Study/MyStudy2/OLED/output_files/oled.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333882072 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638333882120 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec  1 12:44:42 2021 " "Processing ended: Wed Dec  1 12:44:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638333882120 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638333882120 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638333882120 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333882120 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333882810 ""}
