### HCL
- [HeteroCL](https://github.com/cornell-zhang/heterocl) (Cornell, UCLA), under [Apache License 2.0](https://github.com/cornell-zhang/heterocl/blob/master/LICENSE)
  - A Multi-Paradigm Programming Infrastructure for Software-Defined Reconfigurable Computing.
- [Chisel](https://www.chisel-lang.org/) (Berkeley), under [BSD 3-Clause License](https://github.com/freechipsproject/chisel3/blob/master/src/LICENSE.txt)
  - A hardware construction language that supports advanced hardware design using highly parameterized generators and layered domain-specific hardware languages.
- [PyHCL](https://github.com/scutdig/PyChip-py-hcl) (SCUT), under [MIT License](https://github.com/scutdig/PyChip-py-hcl/blob/master/LICENSE)
  - PyHCL is a hardware construct language like Chisel but more lightweight and more relaxed to use.
- [SpinalHDL](https://github.com/SpinalHDL/SpinalHDL), under [LGPL License and MIT License](https://github.com/SpinalHDL/SpinalHDL/blob/dev/LICENSE)
  - A language to describe digital hardware.
- [PyMTL3](https://github.com/pymtl/pymtl3) (Cornell), under [BSD 3-Clause License](https://github.com/pymtl/pymtl3/blob/master/LICENSE)
  - PyMTL 3 (Mamba) is the latest version of PyMTL, an open-source Python-based hardware generation, simulation, and verification framework with multi-level hardware modeling support.
- [PyGears](https://github.com/bogdanvuk/pygears) (University of Novi Sad), under [MIT License](https://github.com/bogdanvuk/pygears/blob/master/LICENSE)
  - PyGears is a free framework that lets you design hardware using high-level Python constructs and compile it to synthesizable SystemVerilog or Verilog code.
- [ActiveCore](https://github.com/AntonovAlexander/activecore) (ITMO)
  - A framework that demonstrates original hardware designing concept based on "Micro-Language IP" (MLIP) cores.
- [Hardcaml](https://github.com/janestreet/hardcaml) (Jane Street)
  - An OCaml library for designing hardware.
- [Kiwi](https://www.cl.cam.ac.uk/~djg11/kiwi/) (Cambridge)
  - Aims to make reconfigurable computing technology like Field Programmable Gate Arrays (FPGAs) more accessible to mainstream programmers.
- [Kratos](https://github.com/Kuree/kratos) (Stanford), under [BSD 2-Clause "Simplified" License](https://github.com/Kuree/kratos/blob/master/LICENSE)
  - Kratos is a hardware design language written in C++/Python.
- [ScalaHDL](https://github.com/lastland/ScalaHDL) (SJTU, Morgan Staneley)
  - An open-source domain-specific language (DSL) that enables designers to describe algorithms using a multi-paradigm programming language, and generate the required
Verilog code to implement such systems.
- [VeriScala](https://github.com/VeriScala/VeriScala) (SJTU)
  - A new open-source Domain-Specific Language (DSL) based framework that supports highly abstracted object-oriented hardware defining, programmatical testing, and interactive on-chip debugging.

### IR
 - [FIRRTL](https://github.com/freechipsproject/firrtl) (Berkeley)
   - An intermediate representation (IR) for digital circuits designed as a platform for writing circuit-level transformations.
 - [LiveHD](https://github.com/masc-ucsc/livehd) (UCSC)
   - An infrastructure designed for Live Hardware Development.
   - Including Live Graph ([LGraph](https://github.com/masc-ucsc/livehd/blob/master/core/lgraph.hpp)), Language Neutral AST ([LNAST](https://github.com/masc-ucsc/livehd/blob/master/elab/lnast.hpp)), integrated 3rd-party tools, code generation, and "live" techniques.
+ [CIRCT](https://github.com/llvm/circt), under [Apache License](https://github.com/llvm/circt/blob/main/LICENSE)
  - "CIRCT" stands for "Circuit IR Compilers and Tools".
- [CoreIR](https://github.com/rdaly525/coreir)
   - An LLVM-style hardware compiler with first class support for generators
 - [LLHD](http://www.llhd.io/)
   - An intermediate representation for digital circuit descriptions.
   - Together with an accompanying simulator and SystemVerilog/VHDL compiler.
 - [LLHDL](https://github.com/errordeveloper/llhdl) (archived)
   - A logic synthesis and manipulation infrastructure for FPGAs.
 - [netlistDB](https://github.com/HardwareIR/netlistDB)
   - Intermediate format for digital hardware representation with graph database API.
 - [nMigen](https://github.com/m-labs/nmigen)
   - A refreshed Python toolbox for building complex digital hardware.
 - [RTLIL](https://github.com/YosysHQ/yosys/blob/master/kernel/rtlil.h)
   - Verilog AST like IR in Yosys.
 - [spydrnet](https://byuccl.github.io/spydrnet/)
   - A flexible framework for analyzing and transforming FPGA netlists.
 - [fircpp](https://github.com/easysoc/fircpp)
   - fircpp is a C++ Firrtl parser based on antlr4.
 - [SDF3](http://www.es.ele.tue.nl/sdf3/) (Electronic Systems Group), under [GNU General Public License and the SDF3 Proprietary License](http://www.es.ele.tue.nl/sdf3/license/)
   - Offers many SDFG transformation and analysis algorithms.
