// tag_nios_system_mm_interconnect_1.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 15.0 145

`timescale 1 ps / 1 ps
module tag_nios_system_mm_interconnect_1 (
		input  wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_awid,                                        //                                       ARM_A9_HPS_h2f_lw_axi_master.awid
		input  wire [20:0] ARM_A9_HPS_h2f_lw_axi_master_awaddr,                                      //                                                                   .awaddr
		input  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_awlen,                                       //                                                                   .awlen
		input  wire [2:0]  ARM_A9_HPS_h2f_lw_axi_master_awsize,                                      //                                                                   .awsize
		input  wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_awburst,                                     //                                                                   .awburst
		input  wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_awlock,                                      //                                                                   .awlock
		input  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_awcache,                                     //                                                                   .awcache
		input  wire [2:0]  ARM_A9_HPS_h2f_lw_axi_master_awprot,                                      //                                                                   .awprot
		input  wire        ARM_A9_HPS_h2f_lw_axi_master_awvalid,                                     //                                                                   .awvalid
		output wire        ARM_A9_HPS_h2f_lw_axi_master_awready,                                     //                                                                   .awready
		input  wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_wid,                                         //                                                                   .wid
		input  wire [31:0] ARM_A9_HPS_h2f_lw_axi_master_wdata,                                       //                                                                   .wdata
		input  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_wstrb,                                       //                                                                   .wstrb
		input  wire        ARM_A9_HPS_h2f_lw_axi_master_wlast,                                       //                                                                   .wlast
		input  wire        ARM_A9_HPS_h2f_lw_axi_master_wvalid,                                      //                                                                   .wvalid
		output wire        ARM_A9_HPS_h2f_lw_axi_master_wready,                                      //                                                                   .wready
		output wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_bid,                                         //                                                                   .bid
		output wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_bresp,                                       //                                                                   .bresp
		output wire        ARM_A9_HPS_h2f_lw_axi_master_bvalid,                                      //                                                                   .bvalid
		input  wire        ARM_A9_HPS_h2f_lw_axi_master_bready,                                      //                                                                   .bready
		input  wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_arid,                                        //                                                                   .arid
		input  wire [20:0] ARM_A9_HPS_h2f_lw_axi_master_araddr,                                      //                                                                   .araddr
		input  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_arlen,                                       //                                                                   .arlen
		input  wire [2:0]  ARM_A9_HPS_h2f_lw_axi_master_arsize,                                      //                                                                   .arsize
		input  wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_arburst,                                     //                                                                   .arburst
		input  wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_arlock,                                      //                                                                   .arlock
		input  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_arcache,                                     //                                                                   .arcache
		input  wire [2:0]  ARM_A9_HPS_h2f_lw_axi_master_arprot,                                      //                                                                   .arprot
		input  wire        ARM_A9_HPS_h2f_lw_axi_master_arvalid,                                     //                                                                   .arvalid
		output wire        ARM_A9_HPS_h2f_lw_axi_master_arready,                                     //                                                                   .arready
		output wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_rid,                                         //                                                                   .rid
		output wire [31:0] ARM_A9_HPS_h2f_lw_axi_master_rdata,                                       //                                                                   .rdata
		output wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_rresp,                                       //                                                                   .rresp
		output wire        ARM_A9_HPS_h2f_lw_axi_master_rlast,                                       //                                                                   .rlast
		output wire        ARM_A9_HPS_h2f_lw_axi_master_rvalid,                                      //                                                                   .rvalid
		input  wire        ARM_A9_HPS_h2f_lw_axi_master_rready,                                      //                                                                   .rready
		input  wire        system_pll_sys_clk_clk,                                                   //                                                 system_pll_sys_clk.clk
		input  wire        ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset, // ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset.reset
		input  wire        JTAG_To_FPGA_bridge_clk_reset_reset_bridge_in_reset_reset,                //                JTAG_To_FPGA_bridge_clk_reset_reset_bridge_in_reset.reset
		input  wire        jtag_uart_arm_0_reset_reset_bridge_in_reset_reset,                        //                        jtag_uart_arm_0_reset_reset_bridge_in_reset.reset
		input  wire [31:0] JTAG_To_FPGA_bridge_master_address,                                       //                                         JTAG_To_FPGA_bridge_master.address
		output wire        JTAG_To_FPGA_bridge_master_waitrequest,                                   //                                                                   .waitrequest
		input  wire [3:0]  JTAG_To_FPGA_bridge_master_byteenable,                                    //                                                                   .byteenable
		input  wire        JTAG_To_FPGA_bridge_master_read,                                          //                                                                   .read
		output wire [31:0] JTAG_To_FPGA_bridge_master_readdata,                                      //                                                                   .readdata
		output wire        JTAG_To_FPGA_bridge_master_readdatavalid,                                 //                                                                   .readdatavalid
		input  wire        JTAG_To_FPGA_bridge_master_write,                                         //                                                                   .write
		input  wire [31:0] JTAG_To_FPGA_bridge_master_writedata,                                     //                                                                   .writedata
		output wire [2:0]  dma_hps_to_fpga_control_port_slave_address,                               //                                 dma_hps_to_fpga_control_port_slave.address
		output wire        dma_hps_to_fpga_control_port_slave_write,                                 //                                                                   .write
		input  wire [31:0] dma_hps_to_fpga_control_port_slave_readdata,                              //                                                                   .readdata
		output wire [31:0] dma_hps_to_fpga_control_port_slave_writedata,                             //                                                                   .writedata
		output wire        dma_hps_to_fpga_control_port_slave_chipselect,                            //                                                                   .chipselect
		output wire [3:0]  dnn_accelerator_avalon_slave_address,                                     //                                       dnn_accelerator_avalon_slave.address
		output wire        dnn_accelerator_avalon_slave_write,                                       //                                                                   .write
		output wire        dnn_accelerator_avalon_slave_read,                                        //                                                                   .read
		input  wire [31:0] dnn_accelerator_avalon_slave_readdata,                                    //                                                                   .readdata
		output wire [31:0] dnn_accelerator_avalon_slave_writedata,                                   //                                                                   .writedata
		input  wire        dnn_accelerator_avalon_slave_waitrequest,                                 //                                                                   .waitrequest
		output wire [0:0]  jtag_uart_arm_0_avalon_jtag_slave_address,                                //                                  jtag_uart_arm_0_avalon_jtag_slave.address
		output wire        jtag_uart_arm_0_avalon_jtag_slave_write,                                  //                                                                   .write
		output wire        jtag_uart_arm_0_avalon_jtag_slave_read,                                   //                                                                   .read
		input  wire [31:0] jtag_uart_arm_0_avalon_jtag_slave_readdata,                               //                                                                   .readdata
		output wire [31:0] jtag_uart_arm_0_avalon_jtag_slave_writedata,                              //                                                                   .writedata
		input  wire        jtag_uart_arm_0_avalon_jtag_slave_waitrequest,                            //                                                                   .waitrequest
		output wire        jtag_uart_arm_0_avalon_jtag_slave_chipselect,                             //                                                                   .chipselect
		output wire [0:0]  jtag_uart_arm_1_avalon_jtag_slave_address,                                //                                  jtag_uart_arm_1_avalon_jtag_slave.address
		output wire        jtag_uart_arm_1_avalon_jtag_slave_write,                                  //                                                                   .write
		output wire        jtag_uart_arm_1_avalon_jtag_slave_read,                                   //                                                                   .read
		input  wire [31:0] jtag_uart_arm_1_avalon_jtag_slave_readdata,                               //                                                                   .readdata
		output wire [31:0] jtag_uart_arm_1_avalon_jtag_slave_writedata,                              //                                                                   .writedata
		input  wire        jtag_uart_arm_1_avalon_jtag_slave_waitrequest,                            //                                                                   .waitrequest
		output wire        jtag_uart_arm_1_avalon_jtag_slave_chipselect                              //                                                                   .chipselect
	);

	wire          jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_waitrequest;   // JTAG_To_FPGA_bridge_master_agent:av_waitrequest -> JTAG_To_FPGA_bridge_master_translator:uav_waitrequest
	wire   [31:0] jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_readdata;      // JTAG_To_FPGA_bridge_master_agent:av_readdata -> JTAG_To_FPGA_bridge_master_translator:uav_readdata
	wire          jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_debugaccess;   // JTAG_To_FPGA_bridge_master_translator:uav_debugaccess -> JTAG_To_FPGA_bridge_master_agent:av_debugaccess
	wire   [31:0] jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_address;       // JTAG_To_FPGA_bridge_master_translator:uav_address -> JTAG_To_FPGA_bridge_master_agent:av_address
	wire          jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_read;          // JTAG_To_FPGA_bridge_master_translator:uav_read -> JTAG_To_FPGA_bridge_master_agent:av_read
	wire    [3:0] jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_byteenable;    // JTAG_To_FPGA_bridge_master_translator:uav_byteenable -> JTAG_To_FPGA_bridge_master_agent:av_byteenable
	wire          jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_readdatavalid; // JTAG_To_FPGA_bridge_master_agent:av_readdatavalid -> JTAG_To_FPGA_bridge_master_translator:uav_readdatavalid
	wire          jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_lock;          // JTAG_To_FPGA_bridge_master_translator:uav_lock -> JTAG_To_FPGA_bridge_master_agent:av_lock
	wire          jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_write;         // JTAG_To_FPGA_bridge_master_translator:uav_write -> JTAG_To_FPGA_bridge_master_agent:av_write
	wire   [31:0] jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_writedata;     // JTAG_To_FPGA_bridge_master_translator:uav_writedata -> JTAG_To_FPGA_bridge_master_agent:av_writedata
	wire    [2:0] jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_burstcount;    // JTAG_To_FPGA_bridge_master_translator:uav_burstcount -> JTAG_To_FPGA_bridge_master_agent:av_burstcount
	wire   [31:0] jtag_uart_arm_0_avalon_jtag_slave_agent_m0_readdata;                           // jtag_uart_arm_0_avalon_jtag_slave_translator:uav_readdata -> jtag_uart_arm_0_avalon_jtag_slave_agent:m0_readdata
	wire          jtag_uart_arm_0_avalon_jtag_slave_agent_m0_waitrequest;                        // jtag_uart_arm_0_avalon_jtag_slave_translator:uav_waitrequest -> jtag_uart_arm_0_avalon_jtag_slave_agent:m0_waitrequest
	wire          jtag_uart_arm_0_avalon_jtag_slave_agent_m0_debugaccess;                        // jtag_uart_arm_0_avalon_jtag_slave_agent:m0_debugaccess -> jtag_uart_arm_0_avalon_jtag_slave_translator:uav_debugaccess
	wire   [31:0] jtag_uart_arm_0_avalon_jtag_slave_agent_m0_address;                            // jtag_uart_arm_0_avalon_jtag_slave_agent:m0_address -> jtag_uart_arm_0_avalon_jtag_slave_translator:uav_address
	wire    [3:0] jtag_uart_arm_0_avalon_jtag_slave_agent_m0_byteenable;                         // jtag_uart_arm_0_avalon_jtag_slave_agent:m0_byteenable -> jtag_uart_arm_0_avalon_jtag_slave_translator:uav_byteenable
	wire          jtag_uart_arm_0_avalon_jtag_slave_agent_m0_read;                               // jtag_uart_arm_0_avalon_jtag_slave_agent:m0_read -> jtag_uart_arm_0_avalon_jtag_slave_translator:uav_read
	wire          jtag_uart_arm_0_avalon_jtag_slave_agent_m0_readdatavalid;                      // jtag_uart_arm_0_avalon_jtag_slave_translator:uav_readdatavalid -> jtag_uart_arm_0_avalon_jtag_slave_agent:m0_readdatavalid
	wire          jtag_uart_arm_0_avalon_jtag_slave_agent_m0_lock;                               // jtag_uart_arm_0_avalon_jtag_slave_agent:m0_lock -> jtag_uart_arm_0_avalon_jtag_slave_translator:uav_lock
	wire   [31:0] jtag_uart_arm_0_avalon_jtag_slave_agent_m0_writedata;                          // jtag_uart_arm_0_avalon_jtag_slave_agent:m0_writedata -> jtag_uart_arm_0_avalon_jtag_slave_translator:uav_writedata
	wire          jtag_uart_arm_0_avalon_jtag_slave_agent_m0_write;                              // jtag_uart_arm_0_avalon_jtag_slave_agent:m0_write -> jtag_uart_arm_0_avalon_jtag_slave_translator:uav_write
	wire    [2:0] jtag_uart_arm_0_avalon_jtag_slave_agent_m0_burstcount;                         // jtag_uart_arm_0_avalon_jtag_slave_agent:m0_burstcount -> jtag_uart_arm_0_avalon_jtag_slave_translator:uav_burstcount
	wire          jtag_uart_arm_0_avalon_jtag_slave_agent_rf_source_valid;                       // jtag_uart_arm_0_avalon_jtag_slave_agent:rf_source_valid -> jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo:in_valid
	wire  [125:0] jtag_uart_arm_0_avalon_jtag_slave_agent_rf_source_data;                        // jtag_uart_arm_0_avalon_jtag_slave_agent:rf_source_data -> jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo:in_data
	wire          jtag_uart_arm_0_avalon_jtag_slave_agent_rf_source_ready;                       // jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo:in_ready -> jtag_uart_arm_0_avalon_jtag_slave_agent:rf_source_ready
	wire          jtag_uart_arm_0_avalon_jtag_slave_agent_rf_source_startofpacket;               // jtag_uart_arm_0_avalon_jtag_slave_agent:rf_source_startofpacket -> jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo:in_startofpacket
	wire          jtag_uart_arm_0_avalon_jtag_slave_agent_rf_source_endofpacket;                 // jtag_uart_arm_0_avalon_jtag_slave_agent:rf_source_endofpacket -> jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo:in_endofpacket
	wire          jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo_out_valid;                    // jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo:out_valid -> jtag_uart_arm_0_avalon_jtag_slave_agent:rf_sink_valid
	wire  [125:0] jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo_out_data;                     // jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo:out_data -> jtag_uart_arm_0_avalon_jtag_slave_agent:rf_sink_data
	wire          jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo_out_ready;                    // jtag_uart_arm_0_avalon_jtag_slave_agent:rf_sink_ready -> jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo:out_ready
	wire          jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket;            // jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo:out_startofpacket -> jtag_uart_arm_0_avalon_jtag_slave_agent:rf_sink_startofpacket
	wire          jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket;              // jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo:out_endofpacket -> jtag_uart_arm_0_avalon_jtag_slave_agent:rf_sink_endofpacket
	wire          jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo_src_valid;                  // jtag_uart_arm_0_avalon_jtag_slave_agent:rdata_fifo_src_valid -> jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo:in_valid
	wire   [33:0] jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo_src_data;                   // jtag_uart_arm_0_avalon_jtag_slave_agent:rdata_fifo_src_data -> jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo:in_data
	wire          jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo_src_ready;                  // jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo:in_ready -> jtag_uart_arm_0_avalon_jtag_slave_agent:rdata_fifo_src_ready
	wire   [31:0] jtag_uart_arm_1_avalon_jtag_slave_agent_m0_readdata;                           // jtag_uart_arm_1_avalon_jtag_slave_translator:uav_readdata -> jtag_uart_arm_1_avalon_jtag_slave_agent:m0_readdata
	wire          jtag_uart_arm_1_avalon_jtag_slave_agent_m0_waitrequest;                        // jtag_uart_arm_1_avalon_jtag_slave_translator:uav_waitrequest -> jtag_uart_arm_1_avalon_jtag_slave_agent:m0_waitrequest
	wire          jtag_uart_arm_1_avalon_jtag_slave_agent_m0_debugaccess;                        // jtag_uart_arm_1_avalon_jtag_slave_agent:m0_debugaccess -> jtag_uart_arm_1_avalon_jtag_slave_translator:uav_debugaccess
	wire   [31:0] jtag_uart_arm_1_avalon_jtag_slave_agent_m0_address;                            // jtag_uart_arm_1_avalon_jtag_slave_agent:m0_address -> jtag_uart_arm_1_avalon_jtag_slave_translator:uav_address
	wire    [3:0] jtag_uart_arm_1_avalon_jtag_slave_agent_m0_byteenable;                         // jtag_uart_arm_1_avalon_jtag_slave_agent:m0_byteenable -> jtag_uart_arm_1_avalon_jtag_slave_translator:uav_byteenable
	wire          jtag_uart_arm_1_avalon_jtag_slave_agent_m0_read;                               // jtag_uart_arm_1_avalon_jtag_slave_agent:m0_read -> jtag_uart_arm_1_avalon_jtag_slave_translator:uav_read
	wire          jtag_uart_arm_1_avalon_jtag_slave_agent_m0_readdatavalid;                      // jtag_uart_arm_1_avalon_jtag_slave_translator:uav_readdatavalid -> jtag_uart_arm_1_avalon_jtag_slave_agent:m0_readdatavalid
	wire          jtag_uart_arm_1_avalon_jtag_slave_agent_m0_lock;                               // jtag_uart_arm_1_avalon_jtag_slave_agent:m0_lock -> jtag_uart_arm_1_avalon_jtag_slave_translator:uav_lock
	wire   [31:0] jtag_uart_arm_1_avalon_jtag_slave_agent_m0_writedata;                          // jtag_uart_arm_1_avalon_jtag_slave_agent:m0_writedata -> jtag_uart_arm_1_avalon_jtag_slave_translator:uav_writedata
	wire          jtag_uart_arm_1_avalon_jtag_slave_agent_m0_write;                              // jtag_uart_arm_1_avalon_jtag_slave_agent:m0_write -> jtag_uart_arm_1_avalon_jtag_slave_translator:uav_write
	wire    [2:0] jtag_uart_arm_1_avalon_jtag_slave_agent_m0_burstcount;                         // jtag_uart_arm_1_avalon_jtag_slave_agent:m0_burstcount -> jtag_uart_arm_1_avalon_jtag_slave_translator:uav_burstcount
	wire          jtag_uart_arm_1_avalon_jtag_slave_agent_rf_source_valid;                       // jtag_uart_arm_1_avalon_jtag_slave_agent:rf_source_valid -> jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo:in_valid
	wire  [125:0] jtag_uart_arm_1_avalon_jtag_slave_agent_rf_source_data;                        // jtag_uart_arm_1_avalon_jtag_slave_agent:rf_source_data -> jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo:in_data
	wire          jtag_uart_arm_1_avalon_jtag_slave_agent_rf_source_ready;                       // jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo:in_ready -> jtag_uart_arm_1_avalon_jtag_slave_agent:rf_source_ready
	wire          jtag_uart_arm_1_avalon_jtag_slave_agent_rf_source_startofpacket;               // jtag_uart_arm_1_avalon_jtag_slave_agent:rf_source_startofpacket -> jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo:in_startofpacket
	wire          jtag_uart_arm_1_avalon_jtag_slave_agent_rf_source_endofpacket;                 // jtag_uart_arm_1_avalon_jtag_slave_agent:rf_source_endofpacket -> jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo:in_endofpacket
	wire          jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo_out_valid;                    // jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo:out_valid -> jtag_uart_arm_1_avalon_jtag_slave_agent:rf_sink_valid
	wire  [125:0] jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo_out_data;                     // jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo:out_data -> jtag_uart_arm_1_avalon_jtag_slave_agent:rf_sink_data
	wire          jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo_out_ready;                    // jtag_uart_arm_1_avalon_jtag_slave_agent:rf_sink_ready -> jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo:out_ready
	wire          jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket;            // jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo:out_startofpacket -> jtag_uart_arm_1_avalon_jtag_slave_agent:rf_sink_startofpacket
	wire          jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket;              // jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo:out_endofpacket -> jtag_uart_arm_1_avalon_jtag_slave_agent:rf_sink_endofpacket
	wire          jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo_src_valid;                  // jtag_uart_arm_1_avalon_jtag_slave_agent:rdata_fifo_src_valid -> jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo:in_valid
	wire   [33:0] jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo_src_data;                   // jtag_uart_arm_1_avalon_jtag_slave_agent:rdata_fifo_src_data -> jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo:in_data
	wire          jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo_src_ready;                  // jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo:in_ready -> jtag_uart_arm_1_avalon_jtag_slave_agent:rdata_fifo_src_ready
	wire   [31:0] dnn_accelerator_avalon_slave_agent_m0_readdata;                                // dnn_accelerator_avalon_slave_translator:uav_readdata -> dnn_accelerator_avalon_slave_agent:m0_readdata
	wire          dnn_accelerator_avalon_slave_agent_m0_waitrequest;                             // dnn_accelerator_avalon_slave_translator:uav_waitrequest -> dnn_accelerator_avalon_slave_agent:m0_waitrequest
	wire          dnn_accelerator_avalon_slave_agent_m0_debugaccess;                             // dnn_accelerator_avalon_slave_agent:m0_debugaccess -> dnn_accelerator_avalon_slave_translator:uav_debugaccess
	wire   [31:0] dnn_accelerator_avalon_slave_agent_m0_address;                                 // dnn_accelerator_avalon_slave_agent:m0_address -> dnn_accelerator_avalon_slave_translator:uav_address
	wire    [3:0] dnn_accelerator_avalon_slave_agent_m0_byteenable;                              // dnn_accelerator_avalon_slave_agent:m0_byteenable -> dnn_accelerator_avalon_slave_translator:uav_byteenable
	wire          dnn_accelerator_avalon_slave_agent_m0_read;                                    // dnn_accelerator_avalon_slave_agent:m0_read -> dnn_accelerator_avalon_slave_translator:uav_read
	wire          dnn_accelerator_avalon_slave_agent_m0_readdatavalid;                           // dnn_accelerator_avalon_slave_translator:uav_readdatavalid -> dnn_accelerator_avalon_slave_agent:m0_readdatavalid
	wire          dnn_accelerator_avalon_slave_agent_m0_lock;                                    // dnn_accelerator_avalon_slave_agent:m0_lock -> dnn_accelerator_avalon_slave_translator:uav_lock
	wire   [31:0] dnn_accelerator_avalon_slave_agent_m0_writedata;                               // dnn_accelerator_avalon_slave_agent:m0_writedata -> dnn_accelerator_avalon_slave_translator:uav_writedata
	wire          dnn_accelerator_avalon_slave_agent_m0_write;                                   // dnn_accelerator_avalon_slave_agent:m0_write -> dnn_accelerator_avalon_slave_translator:uav_write
	wire    [2:0] dnn_accelerator_avalon_slave_agent_m0_burstcount;                              // dnn_accelerator_avalon_slave_agent:m0_burstcount -> dnn_accelerator_avalon_slave_translator:uav_burstcount
	wire          dnn_accelerator_avalon_slave_agent_rf_source_valid;                            // dnn_accelerator_avalon_slave_agent:rf_source_valid -> dnn_accelerator_avalon_slave_agent_rsp_fifo:in_valid
	wire  [125:0] dnn_accelerator_avalon_slave_agent_rf_source_data;                             // dnn_accelerator_avalon_slave_agent:rf_source_data -> dnn_accelerator_avalon_slave_agent_rsp_fifo:in_data
	wire          dnn_accelerator_avalon_slave_agent_rf_source_ready;                            // dnn_accelerator_avalon_slave_agent_rsp_fifo:in_ready -> dnn_accelerator_avalon_slave_agent:rf_source_ready
	wire          dnn_accelerator_avalon_slave_agent_rf_source_startofpacket;                    // dnn_accelerator_avalon_slave_agent:rf_source_startofpacket -> dnn_accelerator_avalon_slave_agent_rsp_fifo:in_startofpacket
	wire          dnn_accelerator_avalon_slave_agent_rf_source_endofpacket;                      // dnn_accelerator_avalon_slave_agent:rf_source_endofpacket -> dnn_accelerator_avalon_slave_agent_rsp_fifo:in_endofpacket
	wire          dnn_accelerator_avalon_slave_agent_rsp_fifo_out_valid;                         // dnn_accelerator_avalon_slave_agent_rsp_fifo:out_valid -> dnn_accelerator_avalon_slave_agent:rf_sink_valid
	wire  [125:0] dnn_accelerator_avalon_slave_agent_rsp_fifo_out_data;                          // dnn_accelerator_avalon_slave_agent_rsp_fifo:out_data -> dnn_accelerator_avalon_slave_agent:rf_sink_data
	wire          dnn_accelerator_avalon_slave_agent_rsp_fifo_out_ready;                         // dnn_accelerator_avalon_slave_agent:rf_sink_ready -> dnn_accelerator_avalon_slave_agent_rsp_fifo:out_ready
	wire          dnn_accelerator_avalon_slave_agent_rsp_fifo_out_startofpacket;                 // dnn_accelerator_avalon_slave_agent_rsp_fifo:out_startofpacket -> dnn_accelerator_avalon_slave_agent:rf_sink_startofpacket
	wire          dnn_accelerator_avalon_slave_agent_rsp_fifo_out_endofpacket;                   // dnn_accelerator_avalon_slave_agent_rsp_fifo:out_endofpacket -> dnn_accelerator_avalon_slave_agent:rf_sink_endofpacket
	wire          dnn_accelerator_avalon_slave_agent_rdata_fifo_src_valid;                       // dnn_accelerator_avalon_slave_agent:rdata_fifo_src_valid -> dnn_accelerator_avalon_slave_agent_rdata_fifo:in_valid
	wire   [33:0] dnn_accelerator_avalon_slave_agent_rdata_fifo_src_data;                        // dnn_accelerator_avalon_slave_agent:rdata_fifo_src_data -> dnn_accelerator_avalon_slave_agent_rdata_fifo:in_data
	wire          dnn_accelerator_avalon_slave_agent_rdata_fifo_src_ready;                       // dnn_accelerator_avalon_slave_agent_rdata_fifo:in_ready -> dnn_accelerator_avalon_slave_agent:rdata_fifo_src_ready
	wire   [31:0] dma_hps_to_fpga_control_port_slave_agent_m0_readdata;                          // dma_hps_to_fpga_control_port_slave_translator:uav_readdata -> dma_hps_to_fpga_control_port_slave_agent:m0_readdata
	wire          dma_hps_to_fpga_control_port_slave_agent_m0_waitrequest;                       // dma_hps_to_fpga_control_port_slave_translator:uav_waitrequest -> dma_hps_to_fpga_control_port_slave_agent:m0_waitrequest
	wire          dma_hps_to_fpga_control_port_slave_agent_m0_debugaccess;                       // dma_hps_to_fpga_control_port_slave_agent:m0_debugaccess -> dma_hps_to_fpga_control_port_slave_translator:uav_debugaccess
	wire   [31:0] dma_hps_to_fpga_control_port_slave_agent_m0_address;                           // dma_hps_to_fpga_control_port_slave_agent:m0_address -> dma_hps_to_fpga_control_port_slave_translator:uav_address
	wire    [3:0] dma_hps_to_fpga_control_port_slave_agent_m0_byteenable;                        // dma_hps_to_fpga_control_port_slave_agent:m0_byteenable -> dma_hps_to_fpga_control_port_slave_translator:uav_byteenable
	wire          dma_hps_to_fpga_control_port_slave_agent_m0_read;                              // dma_hps_to_fpga_control_port_slave_agent:m0_read -> dma_hps_to_fpga_control_port_slave_translator:uav_read
	wire          dma_hps_to_fpga_control_port_slave_agent_m0_readdatavalid;                     // dma_hps_to_fpga_control_port_slave_translator:uav_readdatavalid -> dma_hps_to_fpga_control_port_slave_agent:m0_readdatavalid
	wire          dma_hps_to_fpga_control_port_slave_agent_m0_lock;                              // dma_hps_to_fpga_control_port_slave_agent:m0_lock -> dma_hps_to_fpga_control_port_slave_translator:uav_lock
	wire   [31:0] dma_hps_to_fpga_control_port_slave_agent_m0_writedata;                         // dma_hps_to_fpga_control_port_slave_agent:m0_writedata -> dma_hps_to_fpga_control_port_slave_translator:uav_writedata
	wire          dma_hps_to_fpga_control_port_slave_agent_m0_write;                             // dma_hps_to_fpga_control_port_slave_agent:m0_write -> dma_hps_to_fpga_control_port_slave_translator:uav_write
	wire    [2:0] dma_hps_to_fpga_control_port_slave_agent_m0_burstcount;                        // dma_hps_to_fpga_control_port_slave_agent:m0_burstcount -> dma_hps_to_fpga_control_port_slave_translator:uav_burstcount
	wire          dma_hps_to_fpga_control_port_slave_agent_rf_source_valid;                      // dma_hps_to_fpga_control_port_slave_agent:rf_source_valid -> dma_hps_to_fpga_control_port_slave_agent_rsp_fifo:in_valid
	wire  [125:0] dma_hps_to_fpga_control_port_slave_agent_rf_source_data;                       // dma_hps_to_fpga_control_port_slave_agent:rf_source_data -> dma_hps_to_fpga_control_port_slave_agent_rsp_fifo:in_data
	wire          dma_hps_to_fpga_control_port_slave_agent_rf_source_ready;                      // dma_hps_to_fpga_control_port_slave_agent_rsp_fifo:in_ready -> dma_hps_to_fpga_control_port_slave_agent:rf_source_ready
	wire          dma_hps_to_fpga_control_port_slave_agent_rf_source_startofpacket;              // dma_hps_to_fpga_control_port_slave_agent:rf_source_startofpacket -> dma_hps_to_fpga_control_port_slave_agent_rsp_fifo:in_startofpacket
	wire          dma_hps_to_fpga_control_port_slave_agent_rf_source_endofpacket;                // dma_hps_to_fpga_control_port_slave_agent:rf_source_endofpacket -> dma_hps_to_fpga_control_port_slave_agent_rsp_fifo:in_endofpacket
	wire          dma_hps_to_fpga_control_port_slave_agent_rsp_fifo_out_valid;                   // dma_hps_to_fpga_control_port_slave_agent_rsp_fifo:out_valid -> dma_hps_to_fpga_control_port_slave_agent:rf_sink_valid
	wire  [125:0] dma_hps_to_fpga_control_port_slave_agent_rsp_fifo_out_data;                    // dma_hps_to_fpga_control_port_slave_agent_rsp_fifo:out_data -> dma_hps_to_fpga_control_port_slave_agent:rf_sink_data
	wire          dma_hps_to_fpga_control_port_slave_agent_rsp_fifo_out_ready;                   // dma_hps_to_fpga_control_port_slave_agent:rf_sink_ready -> dma_hps_to_fpga_control_port_slave_agent_rsp_fifo:out_ready
	wire          dma_hps_to_fpga_control_port_slave_agent_rsp_fifo_out_startofpacket;           // dma_hps_to_fpga_control_port_slave_agent_rsp_fifo:out_startofpacket -> dma_hps_to_fpga_control_port_slave_agent:rf_sink_startofpacket
	wire          dma_hps_to_fpga_control_port_slave_agent_rsp_fifo_out_endofpacket;             // dma_hps_to_fpga_control_port_slave_agent_rsp_fifo:out_endofpacket -> dma_hps_to_fpga_control_port_slave_agent:rf_sink_endofpacket
	wire          dma_hps_to_fpga_control_port_slave_agent_rdata_fifo_src_valid;                 // dma_hps_to_fpga_control_port_slave_agent:rdata_fifo_src_valid -> dma_hps_to_fpga_control_port_slave_agent_rdata_fifo:in_valid
	wire   [33:0] dma_hps_to_fpga_control_port_slave_agent_rdata_fifo_src_data;                  // dma_hps_to_fpga_control_port_slave_agent:rdata_fifo_src_data -> dma_hps_to_fpga_control_port_slave_agent_rdata_fifo:in_data
	wire          dma_hps_to_fpga_control_port_slave_agent_rdata_fifo_src_ready;                 // dma_hps_to_fpga_control_port_slave_agent_rdata_fifo:in_ready -> dma_hps_to_fpga_control_port_slave_agent:rdata_fifo_src_ready
	wire          arm_a9_hps_h2f_lw_axi_master_agent_write_cp_valid;                             // ARM_A9_HPS_h2f_lw_axi_master_agent:write_cp_valid -> router:sink_valid
	wire  [124:0] arm_a9_hps_h2f_lw_axi_master_agent_write_cp_data;                              // ARM_A9_HPS_h2f_lw_axi_master_agent:write_cp_data -> router:sink_data
	wire          arm_a9_hps_h2f_lw_axi_master_agent_write_cp_ready;                             // router:sink_ready -> ARM_A9_HPS_h2f_lw_axi_master_agent:write_cp_ready
	wire          arm_a9_hps_h2f_lw_axi_master_agent_write_cp_startofpacket;                     // ARM_A9_HPS_h2f_lw_axi_master_agent:write_cp_startofpacket -> router:sink_startofpacket
	wire          arm_a9_hps_h2f_lw_axi_master_agent_write_cp_endofpacket;                       // ARM_A9_HPS_h2f_lw_axi_master_agent:write_cp_endofpacket -> router:sink_endofpacket
	wire          arm_a9_hps_h2f_lw_axi_master_agent_read_cp_valid;                              // ARM_A9_HPS_h2f_lw_axi_master_agent:read_cp_valid -> router_001:sink_valid
	wire  [124:0] arm_a9_hps_h2f_lw_axi_master_agent_read_cp_data;                               // ARM_A9_HPS_h2f_lw_axi_master_agent:read_cp_data -> router_001:sink_data
	wire          arm_a9_hps_h2f_lw_axi_master_agent_read_cp_ready;                              // router_001:sink_ready -> ARM_A9_HPS_h2f_lw_axi_master_agent:read_cp_ready
	wire          arm_a9_hps_h2f_lw_axi_master_agent_read_cp_startofpacket;                      // ARM_A9_HPS_h2f_lw_axi_master_agent:read_cp_startofpacket -> router_001:sink_startofpacket
	wire          arm_a9_hps_h2f_lw_axi_master_agent_read_cp_endofpacket;                        // ARM_A9_HPS_h2f_lw_axi_master_agent:read_cp_endofpacket -> router_001:sink_endofpacket
	wire          jtag_to_fpga_bridge_master_agent_cp_valid;                                     // JTAG_To_FPGA_bridge_master_agent:cp_valid -> router_002:sink_valid
	wire  [124:0] jtag_to_fpga_bridge_master_agent_cp_data;                                      // JTAG_To_FPGA_bridge_master_agent:cp_data -> router_002:sink_data
	wire          jtag_to_fpga_bridge_master_agent_cp_ready;                                     // router_002:sink_ready -> JTAG_To_FPGA_bridge_master_agent:cp_ready
	wire          jtag_to_fpga_bridge_master_agent_cp_startofpacket;                             // JTAG_To_FPGA_bridge_master_agent:cp_startofpacket -> router_002:sink_startofpacket
	wire          jtag_to_fpga_bridge_master_agent_cp_endofpacket;                               // JTAG_To_FPGA_bridge_master_agent:cp_endofpacket -> router_002:sink_endofpacket
	wire          jtag_uart_arm_0_avalon_jtag_slave_agent_rp_valid;                              // jtag_uart_arm_0_avalon_jtag_slave_agent:rp_valid -> router_003:sink_valid
	wire  [124:0] jtag_uart_arm_0_avalon_jtag_slave_agent_rp_data;                               // jtag_uart_arm_0_avalon_jtag_slave_agent:rp_data -> router_003:sink_data
	wire          jtag_uart_arm_0_avalon_jtag_slave_agent_rp_ready;                              // router_003:sink_ready -> jtag_uart_arm_0_avalon_jtag_slave_agent:rp_ready
	wire          jtag_uart_arm_0_avalon_jtag_slave_agent_rp_startofpacket;                      // jtag_uart_arm_0_avalon_jtag_slave_agent:rp_startofpacket -> router_003:sink_startofpacket
	wire          jtag_uart_arm_0_avalon_jtag_slave_agent_rp_endofpacket;                        // jtag_uart_arm_0_avalon_jtag_slave_agent:rp_endofpacket -> router_003:sink_endofpacket
	wire          router_003_src_valid;                                                          // router_003:src_valid -> rsp_demux:sink_valid
	wire  [124:0] router_003_src_data;                                                           // router_003:src_data -> rsp_demux:sink_data
	wire          router_003_src_ready;                                                          // rsp_demux:sink_ready -> router_003:src_ready
	wire    [3:0] router_003_src_channel;                                                        // router_003:src_channel -> rsp_demux:sink_channel
	wire          router_003_src_startofpacket;                                                  // router_003:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_003_src_endofpacket;                                                    // router_003:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          jtag_uart_arm_1_avalon_jtag_slave_agent_rp_valid;                              // jtag_uart_arm_1_avalon_jtag_slave_agent:rp_valid -> router_004:sink_valid
	wire  [124:0] jtag_uart_arm_1_avalon_jtag_slave_agent_rp_data;                               // jtag_uart_arm_1_avalon_jtag_slave_agent:rp_data -> router_004:sink_data
	wire          jtag_uart_arm_1_avalon_jtag_slave_agent_rp_ready;                              // router_004:sink_ready -> jtag_uart_arm_1_avalon_jtag_slave_agent:rp_ready
	wire          jtag_uart_arm_1_avalon_jtag_slave_agent_rp_startofpacket;                      // jtag_uart_arm_1_avalon_jtag_slave_agent:rp_startofpacket -> router_004:sink_startofpacket
	wire          jtag_uart_arm_1_avalon_jtag_slave_agent_rp_endofpacket;                        // jtag_uart_arm_1_avalon_jtag_slave_agent:rp_endofpacket -> router_004:sink_endofpacket
	wire          router_004_src_valid;                                                          // router_004:src_valid -> rsp_demux_001:sink_valid
	wire  [124:0] router_004_src_data;                                                           // router_004:src_data -> rsp_demux_001:sink_data
	wire          router_004_src_ready;                                                          // rsp_demux_001:sink_ready -> router_004:src_ready
	wire    [3:0] router_004_src_channel;                                                        // router_004:src_channel -> rsp_demux_001:sink_channel
	wire          router_004_src_startofpacket;                                                  // router_004:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_004_src_endofpacket;                                                    // router_004:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          dnn_accelerator_avalon_slave_agent_rp_valid;                                   // dnn_accelerator_avalon_slave_agent:rp_valid -> router_005:sink_valid
	wire  [124:0] dnn_accelerator_avalon_slave_agent_rp_data;                                    // dnn_accelerator_avalon_slave_agent:rp_data -> router_005:sink_data
	wire          dnn_accelerator_avalon_slave_agent_rp_ready;                                   // router_005:sink_ready -> dnn_accelerator_avalon_slave_agent:rp_ready
	wire          dnn_accelerator_avalon_slave_agent_rp_startofpacket;                           // dnn_accelerator_avalon_slave_agent:rp_startofpacket -> router_005:sink_startofpacket
	wire          dnn_accelerator_avalon_slave_agent_rp_endofpacket;                             // dnn_accelerator_avalon_slave_agent:rp_endofpacket -> router_005:sink_endofpacket
	wire          router_005_src_valid;                                                          // router_005:src_valid -> rsp_demux_002:sink_valid
	wire  [124:0] router_005_src_data;                                                           // router_005:src_data -> rsp_demux_002:sink_data
	wire          router_005_src_ready;                                                          // rsp_demux_002:sink_ready -> router_005:src_ready
	wire    [3:0] router_005_src_channel;                                                        // router_005:src_channel -> rsp_demux_002:sink_channel
	wire          router_005_src_startofpacket;                                                  // router_005:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_005_src_endofpacket;                                                    // router_005:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          dma_hps_to_fpga_control_port_slave_agent_rp_valid;                             // dma_hps_to_fpga_control_port_slave_agent:rp_valid -> router_006:sink_valid
	wire  [124:0] dma_hps_to_fpga_control_port_slave_agent_rp_data;                              // dma_hps_to_fpga_control_port_slave_agent:rp_data -> router_006:sink_data
	wire          dma_hps_to_fpga_control_port_slave_agent_rp_ready;                             // router_006:sink_ready -> dma_hps_to_fpga_control_port_slave_agent:rp_ready
	wire          dma_hps_to_fpga_control_port_slave_agent_rp_startofpacket;                     // dma_hps_to_fpga_control_port_slave_agent:rp_startofpacket -> router_006:sink_startofpacket
	wire          dma_hps_to_fpga_control_port_slave_agent_rp_endofpacket;                       // dma_hps_to_fpga_control_port_slave_agent:rp_endofpacket -> router_006:sink_endofpacket
	wire          router_006_src_valid;                                                          // router_006:src_valid -> rsp_demux_003:sink_valid
	wire  [124:0] router_006_src_data;                                                           // router_006:src_data -> rsp_demux_003:sink_data
	wire          router_006_src_ready;                                                          // rsp_demux_003:sink_ready -> router_006:src_ready
	wire    [3:0] router_006_src_channel;                                                        // router_006:src_channel -> rsp_demux_003:sink_channel
	wire          router_006_src_startofpacket;                                                  // router_006:src_startofpacket -> rsp_demux_003:sink_startofpacket
	wire          router_006_src_endofpacket;                                                    // router_006:src_endofpacket -> rsp_demux_003:sink_endofpacket
	wire          router_src_valid;                                                              // router:src_valid -> ARM_A9_HPS_h2f_lw_axi_master_wr_limiter:cmd_sink_valid
	wire  [124:0] router_src_data;                                                               // router:src_data -> ARM_A9_HPS_h2f_lw_axi_master_wr_limiter:cmd_sink_data
	wire          router_src_ready;                                                              // ARM_A9_HPS_h2f_lw_axi_master_wr_limiter:cmd_sink_ready -> router:src_ready
	wire    [3:0] router_src_channel;                                                            // router:src_channel -> ARM_A9_HPS_h2f_lw_axi_master_wr_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                                      // router:src_startofpacket -> ARM_A9_HPS_h2f_lw_axi_master_wr_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                                        // router:src_endofpacket -> ARM_A9_HPS_h2f_lw_axi_master_wr_limiter:cmd_sink_endofpacket
	wire  [124:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_data;                          // ARM_A9_HPS_h2f_lw_axi_master_wr_limiter:cmd_src_data -> cmd_demux:sink_data
	wire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_ready;                         // cmd_demux:sink_ready -> ARM_A9_HPS_h2f_lw_axi_master_wr_limiter:cmd_src_ready
	wire    [3:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_channel;                       // ARM_A9_HPS_h2f_lw_axi_master_wr_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_startofpacket;                 // ARM_A9_HPS_h2f_lw_axi_master_wr_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_endofpacket;                   // ARM_A9_HPS_h2f_lw_axi_master_wr_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                                             // rsp_mux:src_valid -> ARM_A9_HPS_h2f_lw_axi_master_wr_limiter:rsp_sink_valid
	wire  [124:0] rsp_mux_src_data;                                                              // rsp_mux:src_data -> ARM_A9_HPS_h2f_lw_axi_master_wr_limiter:rsp_sink_data
	wire          rsp_mux_src_ready;                                                             // ARM_A9_HPS_h2f_lw_axi_master_wr_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire    [3:0] rsp_mux_src_channel;                                                           // rsp_mux:src_channel -> ARM_A9_HPS_h2f_lw_axi_master_wr_limiter:rsp_sink_channel
	wire          rsp_mux_src_startofpacket;                                                     // rsp_mux:src_startofpacket -> ARM_A9_HPS_h2f_lw_axi_master_wr_limiter:rsp_sink_startofpacket
	wire          rsp_mux_src_endofpacket;                                                       // rsp_mux:src_endofpacket -> ARM_A9_HPS_h2f_lw_axi_master_wr_limiter:rsp_sink_endofpacket
	wire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_valid;                         // ARM_A9_HPS_h2f_lw_axi_master_wr_limiter:rsp_src_valid -> ARM_A9_HPS_h2f_lw_axi_master_agent:write_rp_valid
	wire  [124:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_data;                          // ARM_A9_HPS_h2f_lw_axi_master_wr_limiter:rsp_src_data -> ARM_A9_HPS_h2f_lw_axi_master_agent:write_rp_data
	wire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_ready;                         // ARM_A9_HPS_h2f_lw_axi_master_agent:write_rp_ready -> ARM_A9_HPS_h2f_lw_axi_master_wr_limiter:rsp_src_ready
	wire    [3:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_channel;                       // ARM_A9_HPS_h2f_lw_axi_master_wr_limiter:rsp_src_channel -> ARM_A9_HPS_h2f_lw_axi_master_agent:write_rp_channel
	wire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_startofpacket;                 // ARM_A9_HPS_h2f_lw_axi_master_wr_limiter:rsp_src_startofpacket -> ARM_A9_HPS_h2f_lw_axi_master_agent:write_rp_startofpacket
	wire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_endofpacket;                   // ARM_A9_HPS_h2f_lw_axi_master_wr_limiter:rsp_src_endofpacket -> ARM_A9_HPS_h2f_lw_axi_master_agent:write_rp_endofpacket
	wire          router_001_src_valid;                                                          // router_001:src_valid -> ARM_A9_HPS_h2f_lw_axi_master_rd_limiter:cmd_sink_valid
	wire  [124:0] router_001_src_data;                                                           // router_001:src_data -> ARM_A9_HPS_h2f_lw_axi_master_rd_limiter:cmd_sink_data
	wire          router_001_src_ready;                                                          // ARM_A9_HPS_h2f_lw_axi_master_rd_limiter:cmd_sink_ready -> router_001:src_ready
	wire    [3:0] router_001_src_channel;                                                        // router_001:src_channel -> ARM_A9_HPS_h2f_lw_axi_master_rd_limiter:cmd_sink_channel
	wire          router_001_src_startofpacket;                                                  // router_001:src_startofpacket -> ARM_A9_HPS_h2f_lw_axi_master_rd_limiter:cmd_sink_startofpacket
	wire          router_001_src_endofpacket;                                                    // router_001:src_endofpacket -> ARM_A9_HPS_h2f_lw_axi_master_rd_limiter:cmd_sink_endofpacket
	wire  [124:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_data;                          // ARM_A9_HPS_h2f_lw_axi_master_rd_limiter:cmd_src_data -> cmd_demux_001:sink_data
	wire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_ready;                         // cmd_demux_001:sink_ready -> ARM_A9_HPS_h2f_lw_axi_master_rd_limiter:cmd_src_ready
	wire    [3:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_channel;                       // ARM_A9_HPS_h2f_lw_axi_master_rd_limiter:cmd_src_channel -> cmd_demux_001:sink_channel
	wire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_startofpacket;                 // ARM_A9_HPS_h2f_lw_axi_master_rd_limiter:cmd_src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_endofpacket;                   // ARM_A9_HPS_h2f_lw_axi_master_rd_limiter:cmd_src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          rsp_mux_001_src_valid;                                                         // rsp_mux_001:src_valid -> ARM_A9_HPS_h2f_lw_axi_master_rd_limiter:rsp_sink_valid
	wire  [124:0] rsp_mux_001_src_data;                                                          // rsp_mux_001:src_data -> ARM_A9_HPS_h2f_lw_axi_master_rd_limiter:rsp_sink_data
	wire          rsp_mux_001_src_ready;                                                         // ARM_A9_HPS_h2f_lw_axi_master_rd_limiter:rsp_sink_ready -> rsp_mux_001:src_ready
	wire    [3:0] rsp_mux_001_src_channel;                                                       // rsp_mux_001:src_channel -> ARM_A9_HPS_h2f_lw_axi_master_rd_limiter:rsp_sink_channel
	wire          rsp_mux_001_src_startofpacket;                                                 // rsp_mux_001:src_startofpacket -> ARM_A9_HPS_h2f_lw_axi_master_rd_limiter:rsp_sink_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                                   // rsp_mux_001:src_endofpacket -> ARM_A9_HPS_h2f_lw_axi_master_rd_limiter:rsp_sink_endofpacket
	wire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_valid;                         // ARM_A9_HPS_h2f_lw_axi_master_rd_limiter:rsp_src_valid -> ARM_A9_HPS_h2f_lw_axi_master_agent:read_rp_valid
	wire  [124:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_data;                          // ARM_A9_HPS_h2f_lw_axi_master_rd_limiter:rsp_src_data -> ARM_A9_HPS_h2f_lw_axi_master_agent:read_rp_data
	wire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_ready;                         // ARM_A9_HPS_h2f_lw_axi_master_agent:read_rp_ready -> ARM_A9_HPS_h2f_lw_axi_master_rd_limiter:rsp_src_ready
	wire    [3:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_channel;                       // ARM_A9_HPS_h2f_lw_axi_master_rd_limiter:rsp_src_channel -> ARM_A9_HPS_h2f_lw_axi_master_agent:read_rp_channel
	wire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_startofpacket;                 // ARM_A9_HPS_h2f_lw_axi_master_rd_limiter:rsp_src_startofpacket -> ARM_A9_HPS_h2f_lw_axi_master_agent:read_rp_startofpacket
	wire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_endofpacket;                   // ARM_A9_HPS_h2f_lw_axi_master_rd_limiter:rsp_src_endofpacket -> ARM_A9_HPS_h2f_lw_axi_master_agent:read_rp_endofpacket
	wire          router_002_src_valid;                                                          // router_002:src_valid -> JTAG_To_FPGA_bridge_master_limiter:cmd_sink_valid
	wire  [124:0] router_002_src_data;                                                           // router_002:src_data -> JTAG_To_FPGA_bridge_master_limiter:cmd_sink_data
	wire          router_002_src_ready;                                                          // JTAG_To_FPGA_bridge_master_limiter:cmd_sink_ready -> router_002:src_ready
	wire    [3:0] router_002_src_channel;                                                        // router_002:src_channel -> JTAG_To_FPGA_bridge_master_limiter:cmd_sink_channel
	wire          router_002_src_startofpacket;                                                  // router_002:src_startofpacket -> JTAG_To_FPGA_bridge_master_limiter:cmd_sink_startofpacket
	wire          router_002_src_endofpacket;                                                    // router_002:src_endofpacket -> JTAG_To_FPGA_bridge_master_limiter:cmd_sink_endofpacket
	wire  [124:0] jtag_to_fpga_bridge_master_limiter_cmd_src_data;                               // JTAG_To_FPGA_bridge_master_limiter:cmd_src_data -> cmd_demux_002:sink_data
	wire          jtag_to_fpga_bridge_master_limiter_cmd_src_ready;                              // cmd_demux_002:sink_ready -> JTAG_To_FPGA_bridge_master_limiter:cmd_src_ready
	wire    [3:0] jtag_to_fpga_bridge_master_limiter_cmd_src_channel;                            // JTAG_To_FPGA_bridge_master_limiter:cmd_src_channel -> cmd_demux_002:sink_channel
	wire          jtag_to_fpga_bridge_master_limiter_cmd_src_startofpacket;                      // JTAG_To_FPGA_bridge_master_limiter:cmd_src_startofpacket -> cmd_demux_002:sink_startofpacket
	wire          jtag_to_fpga_bridge_master_limiter_cmd_src_endofpacket;                        // JTAG_To_FPGA_bridge_master_limiter:cmd_src_endofpacket -> cmd_demux_002:sink_endofpacket
	wire          rsp_mux_002_src_valid;                                                         // rsp_mux_002:src_valid -> JTAG_To_FPGA_bridge_master_limiter:rsp_sink_valid
	wire  [124:0] rsp_mux_002_src_data;                                                          // rsp_mux_002:src_data -> JTAG_To_FPGA_bridge_master_limiter:rsp_sink_data
	wire          rsp_mux_002_src_ready;                                                         // JTAG_To_FPGA_bridge_master_limiter:rsp_sink_ready -> rsp_mux_002:src_ready
	wire    [3:0] rsp_mux_002_src_channel;                                                       // rsp_mux_002:src_channel -> JTAG_To_FPGA_bridge_master_limiter:rsp_sink_channel
	wire          rsp_mux_002_src_startofpacket;                                                 // rsp_mux_002:src_startofpacket -> JTAG_To_FPGA_bridge_master_limiter:rsp_sink_startofpacket
	wire          rsp_mux_002_src_endofpacket;                                                   // rsp_mux_002:src_endofpacket -> JTAG_To_FPGA_bridge_master_limiter:rsp_sink_endofpacket
	wire          jtag_to_fpga_bridge_master_limiter_rsp_src_valid;                              // JTAG_To_FPGA_bridge_master_limiter:rsp_src_valid -> JTAG_To_FPGA_bridge_master_agent:rp_valid
	wire  [124:0] jtag_to_fpga_bridge_master_limiter_rsp_src_data;                               // JTAG_To_FPGA_bridge_master_limiter:rsp_src_data -> JTAG_To_FPGA_bridge_master_agent:rp_data
	wire          jtag_to_fpga_bridge_master_limiter_rsp_src_ready;                              // JTAG_To_FPGA_bridge_master_agent:rp_ready -> JTAG_To_FPGA_bridge_master_limiter:rsp_src_ready
	wire    [3:0] jtag_to_fpga_bridge_master_limiter_rsp_src_channel;                            // JTAG_To_FPGA_bridge_master_limiter:rsp_src_channel -> JTAG_To_FPGA_bridge_master_agent:rp_channel
	wire          jtag_to_fpga_bridge_master_limiter_rsp_src_startofpacket;                      // JTAG_To_FPGA_bridge_master_limiter:rsp_src_startofpacket -> JTAG_To_FPGA_bridge_master_agent:rp_startofpacket
	wire          jtag_to_fpga_bridge_master_limiter_rsp_src_endofpacket;                        // JTAG_To_FPGA_bridge_master_limiter:rsp_src_endofpacket -> JTAG_To_FPGA_bridge_master_agent:rp_endofpacket
	wire          cmd_mux_src_valid;                                                             // cmd_mux:src_valid -> jtag_uart_arm_0_avalon_jtag_slave_burst_adapter:sink0_valid
	wire  [124:0] cmd_mux_src_data;                                                              // cmd_mux:src_data -> jtag_uart_arm_0_avalon_jtag_slave_burst_adapter:sink0_data
	wire          cmd_mux_src_ready;                                                             // jtag_uart_arm_0_avalon_jtag_slave_burst_adapter:sink0_ready -> cmd_mux:src_ready
	wire    [3:0] cmd_mux_src_channel;                                                           // cmd_mux:src_channel -> jtag_uart_arm_0_avalon_jtag_slave_burst_adapter:sink0_channel
	wire          cmd_mux_src_startofpacket;                                                     // cmd_mux:src_startofpacket -> jtag_uart_arm_0_avalon_jtag_slave_burst_adapter:sink0_startofpacket
	wire          cmd_mux_src_endofpacket;                                                       // cmd_mux:src_endofpacket -> jtag_uart_arm_0_avalon_jtag_slave_burst_adapter:sink0_endofpacket
	wire          jtag_uart_arm_0_avalon_jtag_slave_burst_adapter_source0_valid;                 // jtag_uart_arm_0_avalon_jtag_slave_burst_adapter:source0_valid -> jtag_uart_arm_0_avalon_jtag_slave_agent:cp_valid
	wire  [124:0] jtag_uart_arm_0_avalon_jtag_slave_burst_adapter_source0_data;                  // jtag_uart_arm_0_avalon_jtag_slave_burst_adapter:source0_data -> jtag_uart_arm_0_avalon_jtag_slave_agent:cp_data
	wire          jtag_uart_arm_0_avalon_jtag_slave_burst_adapter_source0_ready;                 // jtag_uart_arm_0_avalon_jtag_slave_agent:cp_ready -> jtag_uart_arm_0_avalon_jtag_slave_burst_adapter:source0_ready
	wire    [3:0] jtag_uart_arm_0_avalon_jtag_slave_burst_adapter_source0_channel;               // jtag_uart_arm_0_avalon_jtag_slave_burst_adapter:source0_channel -> jtag_uart_arm_0_avalon_jtag_slave_agent:cp_channel
	wire          jtag_uart_arm_0_avalon_jtag_slave_burst_adapter_source0_startofpacket;         // jtag_uart_arm_0_avalon_jtag_slave_burst_adapter:source0_startofpacket -> jtag_uart_arm_0_avalon_jtag_slave_agent:cp_startofpacket
	wire          jtag_uart_arm_0_avalon_jtag_slave_burst_adapter_source0_endofpacket;           // jtag_uart_arm_0_avalon_jtag_slave_burst_adapter:source0_endofpacket -> jtag_uart_arm_0_avalon_jtag_slave_agent:cp_endofpacket
	wire          cmd_mux_001_src_valid;                                                         // cmd_mux_001:src_valid -> jtag_uart_arm_1_avalon_jtag_slave_burst_adapter:sink0_valid
	wire  [124:0] cmd_mux_001_src_data;                                                          // cmd_mux_001:src_data -> jtag_uart_arm_1_avalon_jtag_slave_burst_adapter:sink0_data
	wire          cmd_mux_001_src_ready;                                                         // jtag_uart_arm_1_avalon_jtag_slave_burst_adapter:sink0_ready -> cmd_mux_001:src_ready
	wire    [3:0] cmd_mux_001_src_channel;                                                       // cmd_mux_001:src_channel -> jtag_uart_arm_1_avalon_jtag_slave_burst_adapter:sink0_channel
	wire          cmd_mux_001_src_startofpacket;                                                 // cmd_mux_001:src_startofpacket -> jtag_uart_arm_1_avalon_jtag_slave_burst_adapter:sink0_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                                   // cmd_mux_001:src_endofpacket -> jtag_uart_arm_1_avalon_jtag_slave_burst_adapter:sink0_endofpacket
	wire          jtag_uart_arm_1_avalon_jtag_slave_burst_adapter_source0_valid;                 // jtag_uart_arm_1_avalon_jtag_slave_burst_adapter:source0_valid -> jtag_uart_arm_1_avalon_jtag_slave_agent:cp_valid
	wire  [124:0] jtag_uart_arm_1_avalon_jtag_slave_burst_adapter_source0_data;                  // jtag_uart_arm_1_avalon_jtag_slave_burst_adapter:source0_data -> jtag_uart_arm_1_avalon_jtag_slave_agent:cp_data
	wire          jtag_uart_arm_1_avalon_jtag_slave_burst_adapter_source0_ready;                 // jtag_uart_arm_1_avalon_jtag_slave_agent:cp_ready -> jtag_uart_arm_1_avalon_jtag_slave_burst_adapter:source0_ready
	wire    [3:0] jtag_uart_arm_1_avalon_jtag_slave_burst_adapter_source0_channel;               // jtag_uart_arm_1_avalon_jtag_slave_burst_adapter:source0_channel -> jtag_uart_arm_1_avalon_jtag_slave_agent:cp_channel
	wire          jtag_uart_arm_1_avalon_jtag_slave_burst_adapter_source0_startofpacket;         // jtag_uart_arm_1_avalon_jtag_slave_burst_adapter:source0_startofpacket -> jtag_uart_arm_1_avalon_jtag_slave_agent:cp_startofpacket
	wire          jtag_uart_arm_1_avalon_jtag_slave_burst_adapter_source0_endofpacket;           // jtag_uart_arm_1_avalon_jtag_slave_burst_adapter:source0_endofpacket -> jtag_uart_arm_1_avalon_jtag_slave_agent:cp_endofpacket
	wire          cmd_mux_002_src_valid;                                                         // cmd_mux_002:src_valid -> dnn_accelerator_avalon_slave_burst_adapter:sink0_valid
	wire  [124:0] cmd_mux_002_src_data;                                                          // cmd_mux_002:src_data -> dnn_accelerator_avalon_slave_burst_adapter:sink0_data
	wire          cmd_mux_002_src_ready;                                                         // dnn_accelerator_avalon_slave_burst_adapter:sink0_ready -> cmd_mux_002:src_ready
	wire    [3:0] cmd_mux_002_src_channel;                                                       // cmd_mux_002:src_channel -> dnn_accelerator_avalon_slave_burst_adapter:sink0_channel
	wire          cmd_mux_002_src_startofpacket;                                                 // cmd_mux_002:src_startofpacket -> dnn_accelerator_avalon_slave_burst_adapter:sink0_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                                   // cmd_mux_002:src_endofpacket -> dnn_accelerator_avalon_slave_burst_adapter:sink0_endofpacket
	wire          dnn_accelerator_avalon_slave_burst_adapter_source0_valid;                      // dnn_accelerator_avalon_slave_burst_adapter:source0_valid -> dnn_accelerator_avalon_slave_agent:cp_valid
	wire  [124:0] dnn_accelerator_avalon_slave_burst_adapter_source0_data;                       // dnn_accelerator_avalon_slave_burst_adapter:source0_data -> dnn_accelerator_avalon_slave_agent:cp_data
	wire          dnn_accelerator_avalon_slave_burst_adapter_source0_ready;                      // dnn_accelerator_avalon_slave_agent:cp_ready -> dnn_accelerator_avalon_slave_burst_adapter:source0_ready
	wire    [3:0] dnn_accelerator_avalon_slave_burst_adapter_source0_channel;                    // dnn_accelerator_avalon_slave_burst_adapter:source0_channel -> dnn_accelerator_avalon_slave_agent:cp_channel
	wire          dnn_accelerator_avalon_slave_burst_adapter_source0_startofpacket;              // dnn_accelerator_avalon_slave_burst_adapter:source0_startofpacket -> dnn_accelerator_avalon_slave_agent:cp_startofpacket
	wire          dnn_accelerator_avalon_slave_burst_adapter_source0_endofpacket;                // dnn_accelerator_avalon_slave_burst_adapter:source0_endofpacket -> dnn_accelerator_avalon_slave_agent:cp_endofpacket
	wire          cmd_mux_003_src_valid;                                                         // cmd_mux_003:src_valid -> dma_hps_to_fpga_control_port_slave_burst_adapter:sink0_valid
	wire  [124:0] cmd_mux_003_src_data;                                                          // cmd_mux_003:src_data -> dma_hps_to_fpga_control_port_slave_burst_adapter:sink0_data
	wire          cmd_mux_003_src_ready;                                                         // dma_hps_to_fpga_control_port_slave_burst_adapter:sink0_ready -> cmd_mux_003:src_ready
	wire    [3:0] cmd_mux_003_src_channel;                                                       // cmd_mux_003:src_channel -> dma_hps_to_fpga_control_port_slave_burst_adapter:sink0_channel
	wire          cmd_mux_003_src_startofpacket;                                                 // cmd_mux_003:src_startofpacket -> dma_hps_to_fpga_control_port_slave_burst_adapter:sink0_startofpacket
	wire          cmd_mux_003_src_endofpacket;                                                   // cmd_mux_003:src_endofpacket -> dma_hps_to_fpga_control_port_slave_burst_adapter:sink0_endofpacket
	wire          dma_hps_to_fpga_control_port_slave_burst_adapter_source0_valid;                // dma_hps_to_fpga_control_port_slave_burst_adapter:source0_valid -> dma_hps_to_fpga_control_port_slave_agent:cp_valid
	wire  [124:0] dma_hps_to_fpga_control_port_slave_burst_adapter_source0_data;                 // dma_hps_to_fpga_control_port_slave_burst_adapter:source0_data -> dma_hps_to_fpga_control_port_slave_agent:cp_data
	wire          dma_hps_to_fpga_control_port_slave_burst_adapter_source0_ready;                // dma_hps_to_fpga_control_port_slave_agent:cp_ready -> dma_hps_to_fpga_control_port_slave_burst_adapter:source0_ready
	wire    [3:0] dma_hps_to_fpga_control_port_slave_burst_adapter_source0_channel;              // dma_hps_to_fpga_control_port_slave_burst_adapter:source0_channel -> dma_hps_to_fpga_control_port_slave_agent:cp_channel
	wire          dma_hps_to_fpga_control_port_slave_burst_adapter_source0_startofpacket;        // dma_hps_to_fpga_control_port_slave_burst_adapter:source0_startofpacket -> dma_hps_to_fpga_control_port_slave_agent:cp_startofpacket
	wire          dma_hps_to_fpga_control_port_slave_burst_adapter_source0_endofpacket;          // dma_hps_to_fpga_control_port_slave_burst_adapter:source0_endofpacket -> dma_hps_to_fpga_control_port_slave_agent:cp_endofpacket
	wire          cmd_demux_src0_valid;                                                          // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [124:0] cmd_demux_src0_data;                                                           // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                                          // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire    [3:0] cmd_demux_src0_channel;                                                        // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                                  // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                    // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                                          // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire  [124:0] cmd_demux_src1_data;                                                           // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_src1_ready;                                                          // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire    [3:0] cmd_demux_src1_channel;                                                        // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_src1_startofpacket;                                                  // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_src1_endofpacket;                                                    // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_src2_valid;                                                          // cmd_demux:src2_valid -> cmd_mux_002:sink0_valid
	wire  [124:0] cmd_demux_src2_data;                                                           // cmd_demux:src2_data -> cmd_mux_002:sink0_data
	wire          cmd_demux_src2_ready;                                                          // cmd_mux_002:sink0_ready -> cmd_demux:src2_ready
	wire    [3:0] cmd_demux_src2_channel;                                                        // cmd_demux:src2_channel -> cmd_mux_002:sink0_channel
	wire          cmd_demux_src2_startofpacket;                                                  // cmd_demux:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cmd_demux_src2_endofpacket;                                                    // cmd_demux:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          cmd_demux_src3_valid;                                                          // cmd_demux:src3_valid -> cmd_mux_003:sink0_valid
	wire  [124:0] cmd_demux_src3_data;                                                           // cmd_demux:src3_data -> cmd_mux_003:sink0_data
	wire          cmd_demux_src3_ready;                                                          // cmd_mux_003:sink0_ready -> cmd_demux:src3_ready
	wire    [3:0] cmd_demux_src3_channel;                                                        // cmd_demux:src3_channel -> cmd_mux_003:sink0_channel
	wire          cmd_demux_src3_startofpacket;                                                  // cmd_demux:src3_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire          cmd_demux_src3_endofpacket;                                                    // cmd_demux:src3_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                                      // cmd_demux_001:src0_valid -> cmd_mux:sink1_valid
	wire  [124:0] cmd_demux_001_src0_data;                                                       // cmd_demux_001:src0_data -> cmd_mux:sink1_data
	wire          cmd_demux_001_src0_ready;                                                      // cmd_mux:sink1_ready -> cmd_demux_001:src0_ready
	wire    [3:0] cmd_demux_001_src0_channel;                                                    // cmd_demux_001:src0_channel -> cmd_mux:sink1_channel
	wire          cmd_demux_001_src0_startofpacket;                                              // cmd_demux_001:src0_startofpacket -> cmd_mux:sink1_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                                // cmd_demux_001:src0_endofpacket -> cmd_mux:sink1_endofpacket
	wire          cmd_demux_001_src1_valid;                                                      // cmd_demux_001:src1_valid -> cmd_mux_001:sink1_valid
	wire  [124:0] cmd_demux_001_src1_data;                                                       // cmd_demux_001:src1_data -> cmd_mux_001:sink1_data
	wire          cmd_demux_001_src1_ready;                                                      // cmd_mux_001:sink1_ready -> cmd_demux_001:src1_ready
	wire    [3:0] cmd_demux_001_src1_channel;                                                    // cmd_demux_001:src1_channel -> cmd_mux_001:sink1_channel
	wire          cmd_demux_001_src1_startofpacket;                                              // cmd_demux_001:src1_startofpacket -> cmd_mux_001:sink1_startofpacket
	wire          cmd_demux_001_src1_endofpacket;                                                // cmd_demux_001:src1_endofpacket -> cmd_mux_001:sink1_endofpacket
	wire          cmd_demux_001_src2_valid;                                                      // cmd_demux_001:src2_valid -> cmd_mux_002:sink1_valid
	wire  [124:0] cmd_demux_001_src2_data;                                                       // cmd_demux_001:src2_data -> cmd_mux_002:sink1_data
	wire          cmd_demux_001_src2_ready;                                                      // cmd_mux_002:sink1_ready -> cmd_demux_001:src2_ready
	wire    [3:0] cmd_demux_001_src2_channel;                                                    // cmd_demux_001:src2_channel -> cmd_mux_002:sink1_channel
	wire          cmd_demux_001_src2_startofpacket;                                              // cmd_demux_001:src2_startofpacket -> cmd_mux_002:sink1_startofpacket
	wire          cmd_demux_001_src2_endofpacket;                                                // cmd_demux_001:src2_endofpacket -> cmd_mux_002:sink1_endofpacket
	wire          cmd_demux_001_src3_valid;                                                      // cmd_demux_001:src3_valid -> cmd_mux_003:sink1_valid
	wire  [124:0] cmd_demux_001_src3_data;                                                       // cmd_demux_001:src3_data -> cmd_mux_003:sink1_data
	wire          cmd_demux_001_src3_ready;                                                      // cmd_mux_003:sink1_ready -> cmd_demux_001:src3_ready
	wire    [3:0] cmd_demux_001_src3_channel;                                                    // cmd_demux_001:src3_channel -> cmd_mux_003:sink1_channel
	wire          cmd_demux_001_src3_startofpacket;                                              // cmd_demux_001:src3_startofpacket -> cmd_mux_003:sink1_startofpacket
	wire          cmd_demux_001_src3_endofpacket;                                                // cmd_demux_001:src3_endofpacket -> cmd_mux_003:sink1_endofpacket
	wire          cmd_demux_002_src0_valid;                                                      // cmd_demux_002:src0_valid -> cmd_mux:sink2_valid
	wire  [124:0] cmd_demux_002_src0_data;                                                       // cmd_demux_002:src0_data -> cmd_mux:sink2_data
	wire          cmd_demux_002_src0_ready;                                                      // cmd_mux:sink2_ready -> cmd_demux_002:src0_ready
	wire    [3:0] cmd_demux_002_src0_channel;                                                    // cmd_demux_002:src0_channel -> cmd_mux:sink2_channel
	wire          cmd_demux_002_src0_startofpacket;                                              // cmd_demux_002:src0_startofpacket -> cmd_mux:sink2_startofpacket
	wire          cmd_demux_002_src0_endofpacket;                                                // cmd_demux_002:src0_endofpacket -> cmd_mux:sink2_endofpacket
	wire          cmd_demux_002_src1_valid;                                                      // cmd_demux_002:src1_valid -> cmd_mux_001:sink2_valid
	wire  [124:0] cmd_demux_002_src1_data;                                                       // cmd_demux_002:src1_data -> cmd_mux_001:sink2_data
	wire          cmd_demux_002_src1_ready;                                                      // cmd_mux_001:sink2_ready -> cmd_demux_002:src1_ready
	wire    [3:0] cmd_demux_002_src1_channel;                                                    // cmd_demux_002:src1_channel -> cmd_mux_001:sink2_channel
	wire          cmd_demux_002_src1_startofpacket;                                              // cmd_demux_002:src1_startofpacket -> cmd_mux_001:sink2_startofpacket
	wire          cmd_demux_002_src1_endofpacket;                                                // cmd_demux_002:src1_endofpacket -> cmd_mux_001:sink2_endofpacket
	wire          cmd_demux_002_src2_valid;                                                      // cmd_demux_002:src2_valid -> cmd_mux_002:sink2_valid
	wire  [124:0] cmd_demux_002_src2_data;                                                       // cmd_demux_002:src2_data -> cmd_mux_002:sink2_data
	wire          cmd_demux_002_src2_ready;                                                      // cmd_mux_002:sink2_ready -> cmd_demux_002:src2_ready
	wire    [3:0] cmd_demux_002_src2_channel;                                                    // cmd_demux_002:src2_channel -> cmd_mux_002:sink2_channel
	wire          cmd_demux_002_src2_startofpacket;                                              // cmd_demux_002:src2_startofpacket -> cmd_mux_002:sink2_startofpacket
	wire          cmd_demux_002_src2_endofpacket;                                                // cmd_demux_002:src2_endofpacket -> cmd_mux_002:sink2_endofpacket
	wire          cmd_demux_002_src3_valid;                                                      // cmd_demux_002:src3_valid -> cmd_mux_003:sink2_valid
	wire  [124:0] cmd_demux_002_src3_data;                                                       // cmd_demux_002:src3_data -> cmd_mux_003:sink2_data
	wire          cmd_demux_002_src3_ready;                                                      // cmd_mux_003:sink2_ready -> cmd_demux_002:src3_ready
	wire    [3:0] cmd_demux_002_src3_channel;                                                    // cmd_demux_002:src3_channel -> cmd_mux_003:sink2_channel
	wire          cmd_demux_002_src3_startofpacket;                                              // cmd_demux_002:src3_startofpacket -> cmd_mux_003:sink2_startofpacket
	wire          cmd_demux_002_src3_endofpacket;                                                // cmd_demux_002:src3_endofpacket -> cmd_mux_003:sink2_endofpacket
	wire          rsp_demux_src0_valid;                                                          // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [124:0] rsp_demux_src0_data;                                                           // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                                          // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire    [3:0] rsp_demux_src0_channel;                                                        // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                                  // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                    // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_src1_valid;                                                          // rsp_demux:src1_valid -> rsp_mux_001:sink0_valid
	wire  [124:0] rsp_demux_src1_data;                                                           // rsp_demux:src1_data -> rsp_mux_001:sink0_data
	wire          rsp_demux_src1_ready;                                                          // rsp_mux_001:sink0_ready -> rsp_demux:src1_ready
	wire    [3:0] rsp_demux_src1_channel;                                                        // rsp_demux:src1_channel -> rsp_mux_001:sink0_channel
	wire          rsp_demux_src1_startofpacket;                                                  // rsp_demux:src1_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          rsp_demux_src1_endofpacket;                                                    // rsp_demux:src1_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_src2_valid;                                                          // rsp_demux:src2_valid -> rsp_mux_002:sink0_valid
	wire  [124:0] rsp_demux_src2_data;                                                           // rsp_demux:src2_data -> rsp_mux_002:sink0_data
	wire          rsp_demux_src2_ready;                                                          // rsp_mux_002:sink0_ready -> rsp_demux:src2_ready
	wire    [3:0] rsp_demux_src2_channel;                                                        // rsp_demux:src2_channel -> rsp_mux_002:sink0_channel
	wire          rsp_demux_src2_startofpacket;                                                  // rsp_demux:src2_startofpacket -> rsp_mux_002:sink0_startofpacket
	wire          rsp_demux_src2_endofpacket;                                                    // rsp_demux:src2_endofpacket -> rsp_mux_002:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                                      // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire  [124:0] rsp_demux_001_src0_data;                                                       // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire          rsp_demux_001_src0_ready;                                                      // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire    [3:0] rsp_demux_001_src0_channel;                                                    // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire          rsp_demux_001_src0_startofpacket;                                              // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                                // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire          rsp_demux_001_src1_valid;                                                      // rsp_demux_001:src1_valid -> rsp_mux_001:sink1_valid
	wire  [124:0] rsp_demux_001_src1_data;                                                       // rsp_demux_001:src1_data -> rsp_mux_001:sink1_data
	wire          rsp_demux_001_src1_ready;                                                      // rsp_mux_001:sink1_ready -> rsp_demux_001:src1_ready
	wire    [3:0] rsp_demux_001_src1_channel;                                                    // rsp_demux_001:src1_channel -> rsp_mux_001:sink1_channel
	wire          rsp_demux_001_src1_startofpacket;                                              // rsp_demux_001:src1_startofpacket -> rsp_mux_001:sink1_startofpacket
	wire          rsp_demux_001_src1_endofpacket;                                                // rsp_demux_001:src1_endofpacket -> rsp_mux_001:sink1_endofpacket
	wire          rsp_demux_001_src2_valid;                                                      // rsp_demux_001:src2_valid -> rsp_mux_002:sink1_valid
	wire  [124:0] rsp_demux_001_src2_data;                                                       // rsp_demux_001:src2_data -> rsp_mux_002:sink1_data
	wire          rsp_demux_001_src2_ready;                                                      // rsp_mux_002:sink1_ready -> rsp_demux_001:src2_ready
	wire    [3:0] rsp_demux_001_src2_channel;                                                    // rsp_demux_001:src2_channel -> rsp_mux_002:sink1_channel
	wire          rsp_demux_001_src2_startofpacket;                                              // rsp_demux_001:src2_startofpacket -> rsp_mux_002:sink1_startofpacket
	wire          rsp_demux_001_src2_endofpacket;                                                // rsp_demux_001:src2_endofpacket -> rsp_mux_002:sink1_endofpacket
	wire          rsp_demux_002_src0_valid;                                                      // rsp_demux_002:src0_valid -> rsp_mux:sink2_valid
	wire  [124:0] rsp_demux_002_src0_data;                                                       // rsp_demux_002:src0_data -> rsp_mux:sink2_data
	wire          rsp_demux_002_src0_ready;                                                      // rsp_mux:sink2_ready -> rsp_demux_002:src0_ready
	wire    [3:0] rsp_demux_002_src0_channel;                                                    // rsp_demux_002:src0_channel -> rsp_mux:sink2_channel
	wire          rsp_demux_002_src0_startofpacket;                                              // rsp_demux_002:src0_startofpacket -> rsp_mux:sink2_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                                // rsp_demux_002:src0_endofpacket -> rsp_mux:sink2_endofpacket
	wire          rsp_demux_002_src1_valid;                                                      // rsp_demux_002:src1_valid -> rsp_mux_001:sink2_valid
	wire  [124:0] rsp_demux_002_src1_data;                                                       // rsp_demux_002:src1_data -> rsp_mux_001:sink2_data
	wire          rsp_demux_002_src1_ready;                                                      // rsp_mux_001:sink2_ready -> rsp_demux_002:src1_ready
	wire    [3:0] rsp_demux_002_src1_channel;                                                    // rsp_demux_002:src1_channel -> rsp_mux_001:sink2_channel
	wire          rsp_demux_002_src1_startofpacket;                                              // rsp_demux_002:src1_startofpacket -> rsp_mux_001:sink2_startofpacket
	wire          rsp_demux_002_src1_endofpacket;                                                // rsp_demux_002:src1_endofpacket -> rsp_mux_001:sink2_endofpacket
	wire          rsp_demux_002_src2_valid;                                                      // rsp_demux_002:src2_valid -> rsp_mux_002:sink2_valid
	wire  [124:0] rsp_demux_002_src2_data;                                                       // rsp_demux_002:src2_data -> rsp_mux_002:sink2_data
	wire          rsp_demux_002_src2_ready;                                                      // rsp_mux_002:sink2_ready -> rsp_demux_002:src2_ready
	wire    [3:0] rsp_demux_002_src2_channel;                                                    // rsp_demux_002:src2_channel -> rsp_mux_002:sink2_channel
	wire          rsp_demux_002_src2_startofpacket;                                              // rsp_demux_002:src2_startofpacket -> rsp_mux_002:sink2_startofpacket
	wire          rsp_demux_002_src2_endofpacket;                                                // rsp_demux_002:src2_endofpacket -> rsp_mux_002:sink2_endofpacket
	wire          rsp_demux_003_src0_valid;                                                      // rsp_demux_003:src0_valid -> rsp_mux:sink3_valid
	wire  [124:0] rsp_demux_003_src0_data;                                                       // rsp_demux_003:src0_data -> rsp_mux:sink3_data
	wire          rsp_demux_003_src0_ready;                                                      // rsp_mux:sink3_ready -> rsp_demux_003:src0_ready
	wire    [3:0] rsp_demux_003_src0_channel;                                                    // rsp_demux_003:src0_channel -> rsp_mux:sink3_channel
	wire          rsp_demux_003_src0_startofpacket;                                              // rsp_demux_003:src0_startofpacket -> rsp_mux:sink3_startofpacket
	wire          rsp_demux_003_src0_endofpacket;                                                // rsp_demux_003:src0_endofpacket -> rsp_mux:sink3_endofpacket
	wire          rsp_demux_003_src1_valid;                                                      // rsp_demux_003:src1_valid -> rsp_mux_001:sink3_valid
	wire  [124:0] rsp_demux_003_src1_data;                                                       // rsp_demux_003:src1_data -> rsp_mux_001:sink3_data
	wire          rsp_demux_003_src1_ready;                                                      // rsp_mux_001:sink3_ready -> rsp_demux_003:src1_ready
	wire    [3:0] rsp_demux_003_src1_channel;                                                    // rsp_demux_003:src1_channel -> rsp_mux_001:sink3_channel
	wire          rsp_demux_003_src1_startofpacket;                                              // rsp_demux_003:src1_startofpacket -> rsp_mux_001:sink3_startofpacket
	wire          rsp_demux_003_src1_endofpacket;                                                // rsp_demux_003:src1_endofpacket -> rsp_mux_001:sink3_endofpacket
	wire          rsp_demux_003_src2_valid;                                                      // rsp_demux_003:src2_valid -> rsp_mux_002:sink3_valid
	wire  [124:0] rsp_demux_003_src2_data;                                                       // rsp_demux_003:src2_data -> rsp_mux_002:sink3_data
	wire          rsp_demux_003_src2_ready;                                                      // rsp_mux_002:sink3_ready -> rsp_demux_003:src2_ready
	wire    [3:0] rsp_demux_003_src2_channel;                                                    // rsp_demux_003:src2_channel -> rsp_mux_002:sink3_channel
	wire          rsp_demux_003_src2_startofpacket;                                              // rsp_demux_003:src2_startofpacket -> rsp_mux_002:sink3_startofpacket
	wire          rsp_demux_003_src2_endofpacket;                                                // rsp_demux_003:src2_endofpacket -> rsp_mux_002:sink3_endofpacket
	wire    [3:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_valid_data;                        // ARM_A9_HPS_h2f_lw_axi_master_wr_limiter:cmd_src_valid -> cmd_demux:sink_valid
	wire    [3:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_valid_data;                        // ARM_A9_HPS_h2f_lw_axi_master_rd_limiter:cmd_src_valid -> cmd_demux_001:sink_valid
	wire    [3:0] jtag_to_fpga_bridge_master_limiter_cmd_valid_data;                             // JTAG_To_FPGA_bridge_master_limiter:cmd_src_valid -> cmd_demux_002:sink_valid
	wire          jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo_out_valid;                  // jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo:out_valid -> avalon_st_adapter:in_0_valid
	wire   [33:0] jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo_out_data;                   // jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo:out_data -> avalon_st_adapter:in_0_data
	wire          jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo_out_ready;                  // avalon_st_adapter:in_0_ready -> jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_out_0_valid;                                                 // avalon_st_adapter:out_0_valid -> jtag_uart_arm_0_avalon_jtag_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_out_0_data;                                                  // avalon_st_adapter:out_0_data -> jtag_uart_arm_0_avalon_jtag_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_out_0_ready;                                                 // jtag_uart_arm_0_avalon_jtag_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire    [0:0] avalon_st_adapter_out_0_error;                                                 // avalon_st_adapter:out_0_error -> jtag_uart_arm_0_avalon_jtag_slave_agent:rdata_fifo_sink_error
	wire          jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo_out_valid;                  // jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo:out_valid -> avalon_st_adapter_001:in_0_valid
	wire   [33:0] jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo_out_data;                   // jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo:out_data -> avalon_st_adapter_001:in_0_data
	wire          jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo_out_ready;                  // avalon_st_adapter_001:in_0_ready -> jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_001_out_0_valid;                                             // avalon_st_adapter_001:out_0_valid -> jtag_uart_arm_1_avalon_jtag_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_001_out_0_data;                                              // avalon_st_adapter_001:out_0_data -> jtag_uart_arm_1_avalon_jtag_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_001_out_0_ready;                                             // jtag_uart_arm_1_avalon_jtag_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_001:out_0_ready
	wire    [0:0] avalon_st_adapter_001_out_0_error;                                             // avalon_st_adapter_001:out_0_error -> jtag_uart_arm_1_avalon_jtag_slave_agent:rdata_fifo_sink_error
	wire          dnn_accelerator_avalon_slave_agent_rdata_fifo_out_valid;                       // dnn_accelerator_avalon_slave_agent_rdata_fifo:out_valid -> avalon_st_adapter_002:in_0_valid
	wire   [33:0] dnn_accelerator_avalon_slave_agent_rdata_fifo_out_data;                        // dnn_accelerator_avalon_slave_agent_rdata_fifo:out_data -> avalon_st_adapter_002:in_0_data
	wire          dnn_accelerator_avalon_slave_agent_rdata_fifo_out_ready;                       // avalon_st_adapter_002:in_0_ready -> dnn_accelerator_avalon_slave_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_002_out_0_valid;                                             // avalon_st_adapter_002:out_0_valid -> dnn_accelerator_avalon_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_002_out_0_data;                                              // avalon_st_adapter_002:out_0_data -> dnn_accelerator_avalon_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_002_out_0_ready;                                             // dnn_accelerator_avalon_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_002:out_0_ready
	wire    [0:0] avalon_st_adapter_002_out_0_error;                                             // avalon_st_adapter_002:out_0_error -> dnn_accelerator_avalon_slave_agent:rdata_fifo_sink_error
	wire          dma_hps_to_fpga_control_port_slave_agent_rdata_fifo_out_valid;                 // dma_hps_to_fpga_control_port_slave_agent_rdata_fifo:out_valid -> avalon_st_adapter_003:in_0_valid
	wire   [33:0] dma_hps_to_fpga_control_port_slave_agent_rdata_fifo_out_data;                  // dma_hps_to_fpga_control_port_slave_agent_rdata_fifo:out_data -> avalon_st_adapter_003:in_0_data
	wire          dma_hps_to_fpga_control_port_slave_agent_rdata_fifo_out_ready;                 // avalon_st_adapter_003:in_0_ready -> dma_hps_to_fpga_control_port_slave_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_003_out_0_valid;                                             // avalon_st_adapter_003:out_0_valid -> dma_hps_to_fpga_control_port_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_003_out_0_data;                                              // avalon_st_adapter_003:out_0_data -> dma_hps_to_fpga_control_port_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_003_out_0_ready;                                             // dma_hps_to_fpga_control_port_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_003:out_0_ready
	wire    [0:0] avalon_st_adapter_003_out_0_error;                                             // avalon_st_adapter_003:out_0_error -> dma_hps_to_fpga_control_port_slave_agent:rdata_fifo_sink_error

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) jtag_to_fpga_bridge_master_translator (
		.clk                    (system_pll_sys_clk_clk),                                                        //                       clk.clk
		.reset                  (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),                             //                     reset.reset
		.uav_address            (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (JTAG_To_FPGA_bridge_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (JTAG_To_FPGA_bridge_master_waitrequest),                                        //                          .waitrequest
		.av_byteenable          (JTAG_To_FPGA_bridge_master_byteenable),                                         //                          .byteenable
		.av_read                (JTAG_To_FPGA_bridge_master_read),                                               //                          .read
		.av_readdata            (JTAG_To_FPGA_bridge_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (JTAG_To_FPGA_bridge_master_readdatavalid),                                      //                          .readdatavalid
		.av_write               (JTAG_To_FPGA_bridge_master_write),                                              //                          .write
		.av_writedata           (JTAG_To_FPGA_bridge_master_writedata),                                          //                          .writedata
		.av_burstcount          (1'b1),                                                                          //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                          //               (terminated)
		.av_begintransfer       (1'b0),                                                                          //               (terminated)
		.av_chipselect          (1'b0),                                                                          //               (terminated)
		.av_lock                (1'b0),                                                                          //               (terminated)
		.av_debugaccess         (1'b0),                                                                          //               (terminated)
		.uav_clken              (),                                                                              //               (terminated)
		.av_clken               (1'b1),                                                                          //               (terminated)
		.uav_response           (2'b00),                                                                         //               (terminated)
		.av_response            (),                                                                              //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                          //               (terminated)
		.av_writeresponsevalid  ()                                                                               //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) jtag_uart_arm_0_avalon_jtag_slave_translator (
		.clk                    (system_pll_sys_clk_clk),                                   //                      clk.clk
		.reset                  (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),        //                    reset.reset
		.uav_address            (jtag_uart_arm_0_avalon_jtag_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (jtag_uart_arm_0_avalon_jtag_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (jtag_uart_arm_0_avalon_jtag_slave_agent_m0_read),          //                         .read
		.uav_write              (jtag_uart_arm_0_avalon_jtag_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (jtag_uart_arm_0_avalon_jtag_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (jtag_uart_arm_0_avalon_jtag_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (jtag_uart_arm_0_avalon_jtag_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (jtag_uart_arm_0_avalon_jtag_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (jtag_uart_arm_0_avalon_jtag_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (jtag_uart_arm_0_avalon_jtag_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (jtag_uart_arm_0_avalon_jtag_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (jtag_uart_arm_0_avalon_jtag_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (jtag_uart_arm_0_avalon_jtag_slave_write),                  //                         .write
		.av_read                (jtag_uart_arm_0_avalon_jtag_slave_read),                   //                         .read
		.av_readdata            (jtag_uart_arm_0_avalon_jtag_slave_readdata),               //                         .readdata
		.av_writedata           (jtag_uart_arm_0_avalon_jtag_slave_writedata),              //                         .writedata
		.av_waitrequest         (jtag_uart_arm_0_avalon_jtag_slave_waitrequest),            //                         .waitrequest
		.av_chipselect          (jtag_uart_arm_0_avalon_jtag_slave_chipselect),             //                         .chipselect
		.av_begintransfer       (),                                                         //              (terminated)
		.av_beginbursttransfer  (),                                                         //              (terminated)
		.av_burstcount          (),                                                         //              (terminated)
		.av_byteenable          (),                                                         //              (terminated)
		.av_readdatavalid       (1'b0),                                                     //              (terminated)
		.av_writebyteenable     (),                                                         //              (terminated)
		.av_lock                (),                                                         //              (terminated)
		.av_clken               (),                                                         //              (terminated)
		.uav_clken              (1'b0),                                                     //              (terminated)
		.av_debugaccess         (),                                                         //              (terminated)
		.av_outputenable        (),                                                         //              (terminated)
		.uav_response           (),                                                         //              (terminated)
		.av_response            (2'b00),                                                    //              (terminated)
		.uav_writeresponsevalid (),                                                         //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                      //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) jtag_uart_arm_1_avalon_jtag_slave_translator (
		.clk                    (system_pll_sys_clk_clk),                                   //                      clk.clk
		.reset                  (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),        //                    reset.reset
		.uav_address            (jtag_uart_arm_1_avalon_jtag_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (jtag_uart_arm_1_avalon_jtag_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (jtag_uart_arm_1_avalon_jtag_slave_agent_m0_read),          //                         .read
		.uav_write              (jtag_uart_arm_1_avalon_jtag_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (jtag_uart_arm_1_avalon_jtag_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (jtag_uart_arm_1_avalon_jtag_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (jtag_uart_arm_1_avalon_jtag_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (jtag_uart_arm_1_avalon_jtag_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (jtag_uart_arm_1_avalon_jtag_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (jtag_uart_arm_1_avalon_jtag_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (jtag_uart_arm_1_avalon_jtag_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (jtag_uart_arm_1_avalon_jtag_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (jtag_uart_arm_1_avalon_jtag_slave_write),                  //                         .write
		.av_read                (jtag_uart_arm_1_avalon_jtag_slave_read),                   //                         .read
		.av_readdata            (jtag_uart_arm_1_avalon_jtag_slave_readdata),               //                         .readdata
		.av_writedata           (jtag_uart_arm_1_avalon_jtag_slave_writedata),              //                         .writedata
		.av_waitrequest         (jtag_uart_arm_1_avalon_jtag_slave_waitrequest),            //                         .waitrequest
		.av_chipselect          (jtag_uart_arm_1_avalon_jtag_slave_chipselect),             //                         .chipselect
		.av_begintransfer       (),                                                         //              (terminated)
		.av_beginbursttransfer  (),                                                         //              (terminated)
		.av_burstcount          (),                                                         //              (terminated)
		.av_byteenable          (),                                                         //              (terminated)
		.av_readdatavalid       (1'b0),                                                     //              (terminated)
		.av_writebyteenable     (),                                                         //              (terminated)
		.av_lock                (),                                                         //              (terminated)
		.av_clken               (),                                                         //              (terminated)
		.uav_clken              (1'b0),                                                     //              (terminated)
		.av_debugaccess         (),                                                         //              (terminated)
		.av_outputenable        (),                                                         //              (terminated)
		.uav_response           (),                                                         //              (terminated)
		.av_response            (2'b00),                                                    //              (terminated)
		.uav_writeresponsevalid (),                                                         //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                      //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (4),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) dnn_accelerator_avalon_slave_translator (
		.clk                    (system_pll_sys_clk_clk),                              //                      clk.clk
		.reset                  (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),   //                    reset.reset
		.uav_address            (dnn_accelerator_avalon_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (dnn_accelerator_avalon_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (dnn_accelerator_avalon_slave_agent_m0_read),          //                         .read
		.uav_write              (dnn_accelerator_avalon_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (dnn_accelerator_avalon_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (dnn_accelerator_avalon_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (dnn_accelerator_avalon_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (dnn_accelerator_avalon_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (dnn_accelerator_avalon_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (dnn_accelerator_avalon_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (dnn_accelerator_avalon_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (dnn_accelerator_avalon_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (dnn_accelerator_avalon_slave_write),                  //                         .write
		.av_read                (dnn_accelerator_avalon_slave_read),                   //                         .read
		.av_readdata            (dnn_accelerator_avalon_slave_readdata),               //                         .readdata
		.av_writedata           (dnn_accelerator_avalon_slave_writedata),              //                         .writedata
		.av_waitrequest         (dnn_accelerator_avalon_slave_waitrequest),            //                         .waitrequest
		.av_begintransfer       (),                                                    //              (terminated)
		.av_beginbursttransfer  (),                                                    //              (terminated)
		.av_burstcount          (),                                                    //              (terminated)
		.av_byteenable          (),                                                    //              (terminated)
		.av_readdatavalid       (1'b0),                                                //              (terminated)
		.av_writebyteenable     (),                                                    //              (terminated)
		.av_lock                (),                                                    //              (terminated)
		.av_chipselect          (),                                                    //              (terminated)
		.av_clken               (),                                                    //              (terminated)
		.uav_clken              (1'b0),                                                //              (terminated)
		.av_debugaccess         (),                                                    //              (terminated)
		.av_outputenable        (),                                                    //              (terminated)
		.uav_response           (),                                                    //              (terminated)
		.av_response            (2'b00),                                               //              (terminated)
		.uav_writeresponsevalid (),                                                    //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                 //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (1),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) dma_hps_to_fpga_control_port_slave_translator (
		.clk                    (system_pll_sys_clk_clk),                                    //                      clk.clk
		.reset                  (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),         //                    reset.reset
		.uav_address            (dma_hps_to_fpga_control_port_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (dma_hps_to_fpga_control_port_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (dma_hps_to_fpga_control_port_slave_agent_m0_read),          //                         .read
		.uav_write              (dma_hps_to_fpga_control_port_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (dma_hps_to_fpga_control_port_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (dma_hps_to_fpga_control_port_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (dma_hps_to_fpga_control_port_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (dma_hps_to_fpga_control_port_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (dma_hps_to_fpga_control_port_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (dma_hps_to_fpga_control_port_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (dma_hps_to_fpga_control_port_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (dma_hps_to_fpga_control_port_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (dma_hps_to_fpga_control_port_slave_write),                  //                         .write
		.av_readdata            (dma_hps_to_fpga_control_port_slave_readdata),               //                         .readdata
		.av_writedata           (dma_hps_to_fpga_control_port_slave_writedata),              //                         .writedata
		.av_chipselect          (dma_hps_to_fpga_control_port_slave_chipselect),             //                         .chipselect
		.av_read                (),                                                          //              (terminated)
		.av_begintransfer       (),                                                          //              (terminated)
		.av_beginbursttransfer  (),                                                          //              (terminated)
		.av_burstcount          (),                                                          //              (terminated)
		.av_byteenable          (),                                                          //              (terminated)
		.av_readdatavalid       (1'b0),                                                      //              (terminated)
		.av_waitrequest         (1'b0),                                                      //              (terminated)
		.av_writebyteenable     (),                                                          //              (terminated)
		.av_lock                (),                                                          //              (terminated)
		.av_clken               (),                                                          //              (terminated)
		.uav_clken              (1'b0),                                                      //              (terminated)
		.av_debugaccess         (),                                                          //              (terminated)
		.av_outputenable        (),                                                          //              (terminated)
		.uav_response           (),                                                          //              (terminated)
		.av_response            (2'b00),                                                     //              (terminated)
		.uav_writeresponsevalid (),                                                          //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                       //              (terminated)
	);

	altera_merlin_axi_master_ni #(
		.ID_WIDTH                  (12),
		.ADDR_WIDTH                (21),
		.RDATA_WIDTH               (32),
		.WDATA_WIDTH               (32),
		.ADDR_USER_WIDTH           (1),
		.DATA_USER_WIDTH           (1),
		.AXI_BURST_LENGTH_WIDTH    (4),
		.AXI_LOCK_WIDTH            (2),
		.AXI_VERSION               ("AXI3"),
		.WRITE_ISSUING_CAPABILITY  (8),
		.READ_ISSUING_CAPABILITY   (8),
		.PKT_BEGIN_BURST           (95),
		.PKT_CACHE_H               (119),
		.PKT_CACHE_L               (116),
		.PKT_ADDR_SIDEBAND_H       (93),
		.PKT_ADDR_SIDEBAND_L       (93),
		.PKT_PROTECTION_H          (115),
		.PKT_PROTECTION_L          (113),
		.PKT_BURST_SIZE_H          (90),
		.PKT_BURST_SIZE_L          (88),
		.PKT_BURST_TYPE_H          (92),
		.PKT_BURST_TYPE_L          (91),
		.PKT_RESPONSE_STATUS_L     (120),
		.PKT_RESPONSE_STATUS_H     (121),
		.PKT_BURSTWRAP_H           (87),
		.PKT_BURSTWRAP_L           (81),
		.PKT_BYTE_CNT_H            (80),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (98),
		.PKT_SRC_ID_L              (97),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (99),
		.PKT_THREAD_ID_H           (112),
		.PKT_THREAD_ID_L           (101),
		.PKT_QOS_L                 (96),
		.PKT_QOS_H                 (96),
		.PKT_ORI_BURST_SIZE_L      (122),
		.PKT_ORI_BURST_SIZE_H      (124),
		.PKT_DATA_SIDEBAND_H       (94),
		.PKT_DATA_SIDEBAND_L       (94),
		.ST_DATA_W                 (125),
		.ST_CHANNEL_W              (4),
		.ID                        (0)
	) arm_a9_hps_h2f_lw_axi_master_agent (
		.aclk                   (system_pll_sys_clk_clk),                                                    //              clk.clk
		.aresetn                (~ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), //        clk_reset.reset_n
		.write_cp_valid         (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_valid),                         //         write_cp.valid
		.write_cp_data          (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_data),                          //                 .data
		.write_cp_startofpacket (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_startofpacket),                 //                 .startofpacket
		.write_cp_endofpacket   (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_endofpacket),                   //                 .endofpacket
		.write_cp_ready         (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_ready),                         //                 .ready
		.write_rp_valid         (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_valid),                     //         write_rp.valid
		.write_rp_data          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_data),                      //                 .data
		.write_rp_channel       (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_channel),                   //                 .channel
		.write_rp_startofpacket (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_startofpacket),             //                 .startofpacket
		.write_rp_endofpacket   (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_endofpacket),               //                 .endofpacket
		.write_rp_ready         (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_ready),                     //                 .ready
		.read_cp_valid          (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_valid),                          //          read_cp.valid
		.read_cp_data           (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_data),                           //                 .data
		.read_cp_startofpacket  (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_startofpacket),                  //                 .startofpacket
		.read_cp_endofpacket    (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_endofpacket),                    //                 .endofpacket
		.read_cp_ready          (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_ready),                          //                 .ready
		.read_rp_valid          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_valid),                     //          read_rp.valid
		.read_rp_data           (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_data),                      //                 .data
		.read_rp_channel        (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_channel),                   //                 .channel
		.read_rp_startofpacket  (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_startofpacket),             //                 .startofpacket
		.read_rp_endofpacket    (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_endofpacket),               //                 .endofpacket
		.read_rp_ready          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_ready),                     //                 .ready
		.awid                   (ARM_A9_HPS_h2f_lw_axi_master_awid),                                         // altera_axi_slave.awid
		.awaddr                 (ARM_A9_HPS_h2f_lw_axi_master_awaddr),                                       //                 .awaddr
		.awlen                  (ARM_A9_HPS_h2f_lw_axi_master_awlen),                                        //                 .awlen
		.awsize                 (ARM_A9_HPS_h2f_lw_axi_master_awsize),                                       //                 .awsize
		.awburst                (ARM_A9_HPS_h2f_lw_axi_master_awburst),                                      //                 .awburst
		.awlock                 (ARM_A9_HPS_h2f_lw_axi_master_awlock),                                       //                 .awlock
		.awcache                (ARM_A9_HPS_h2f_lw_axi_master_awcache),                                      //                 .awcache
		.awprot                 (ARM_A9_HPS_h2f_lw_axi_master_awprot),                                       //                 .awprot
		.awvalid                (ARM_A9_HPS_h2f_lw_axi_master_awvalid),                                      //                 .awvalid
		.awready                (ARM_A9_HPS_h2f_lw_axi_master_awready),                                      //                 .awready
		.wid                    (ARM_A9_HPS_h2f_lw_axi_master_wid),                                          //                 .wid
		.wdata                  (ARM_A9_HPS_h2f_lw_axi_master_wdata),                                        //                 .wdata
		.wstrb                  (ARM_A9_HPS_h2f_lw_axi_master_wstrb),                                        //                 .wstrb
		.wlast                  (ARM_A9_HPS_h2f_lw_axi_master_wlast),                                        //                 .wlast
		.wvalid                 (ARM_A9_HPS_h2f_lw_axi_master_wvalid),                                       //                 .wvalid
		.wready                 (ARM_A9_HPS_h2f_lw_axi_master_wready),                                       //                 .wready
		.bid                    (ARM_A9_HPS_h2f_lw_axi_master_bid),                                          //                 .bid
		.bresp                  (ARM_A9_HPS_h2f_lw_axi_master_bresp),                                        //                 .bresp
		.bvalid                 (ARM_A9_HPS_h2f_lw_axi_master_bvalid),                                       //                 .bvalid
		.bready                 (ARM_A9_HPS_h2f_lw_axi_master_bready),                                       //                 .bready
		.arid                   (ARM_A9_HPS_h2f_lw_axi_master_arid),                                         //                 .arid
		.araddr                 (ARM_A9_HPS_h2f_lw_axi_master_araddr),                                       //                 .araddr
		.arlen                  (ARM_A9_HPS_h2f_lw_axi_master_arlen),                                        //                 .arlen
		.arsize                 (ARM_A9_HPS_h2f_lw_axi_master_arsize),                                       //                 .arsize
		.arburst                (ARM_A9_HPS_h2f_lw_axi_master_arburst),                                      //                 .arburst
		.arlock                 (ARM_A9_HPS_h2f_lw_axi_master_arlock),                                       //                 .arlock
		.arcache                (ARM_A9_HPS_h2f_lw_axi_master_arcache),                                      //                 .arcache
		.arprot                 (ARM_A9_HPS_h2f_lw_axi_master_arprot),                                       //                 .arprot
		.arvalid                (ARM_A9_HPS_h2f_lw_axi_master_arvalid),                                      //                 .arvalid
		.arready                (ARM_A9_HPS_h2f_lw_axi_master_arready),                                      //                 .arready
		.rid                    (ARM_A9_HPS_h2f_lw_axi_master_rid),                                          //                 .rid
		.rdata                  (ARM_A9_HPS_h2f_lw_axi_master_rdata),                                        //                 .rdata
		.rresp                  (ARM_A9_HPS_h2f_lw_axi_master_rresp),                                        //                 .rresp
		.rlast                  (ARM_A9_HPS_h2f_lw_axi_master_rlast),                                        //                 .rlast
		.rvalid                 (ARM_A9_HPS_h2f_lw_axi_master_rvalid),                                       //                 .rvalid
		.rready                 (ARM_A9_HPS_h2f_lw_axi_master_rready),                                       //                 .rready
		.awuser                 (1'b0),                                                                      //      (terminated)
		.aruser                 (1'b0),                                                                      //      (terminated)
		.awqos                  (4'b0000),                                                                   //      (terminated)
		.arqos                  (4'b0000),                                                                   //      (terminated)
		.awregion               (4'b0000),                                                                   //      (terminated)
		.arregion               (4'b0000),                                                                   //      (terminated)
		.wuser                  (1'b0),                                                                      //      (terminated)
		.ruser                  (),                                                                          //      (terminated)
		.buser                  ()                                                                           //      (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (124),
		.PKT_ORI_BURST_SIZE_L      (122),
		.PKT_RESPONSE_STATUS_H     (121),
		.PKT_RESPONSE_STATUS_L     (120),
		.PKT_QOS_H                 (96),
		.PKT_QOS_L                 (96),
		.PKT_DATA_SIDEBAND_H       (94),
		.PKT_DATA_SIDEBAND_L       (94),
		.PKT_ADDR_SIDEBAND_H       (93),
		.PKT_ADDR_SIDEBAND_L       (93),
		.PKT_BURST_TYPE_H          (92),
		.PKT_BURST_TYPE_L          (91),
		.PKT_CACHE_H               (119),
		.PKT_CACHE_L               (116),
		.PKT_THREAD_ID_H           (112),
		.PKT_THREAD_ID_L           (101),
		.PKT_BURST_SIZE_H          (90),
		.PKT_BURST_SIZE_L          (88),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (95),
		.PKT_PROTECTION_H          (115),
		.PKT_PROTECTION_L          (113),
		.PKT_BURSTWRAP_H           (87),
		.PKT_BURSTWRAP_L           (81),
		.PKT_BYTE_CNT_H            (80),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (98),
		.PKT_SRC_ID_L              (97),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (99),
		.ST_DATA_W                 (125),
		.ST_CHANNEL_W              (4),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (1),
		.BURSTWRAP_VALUE           (127),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) jtag_to_fpga_bridge_master_agent (
		.clk                   (system_pll_sys_clk_clk),                                                        //       clk.clk
		.reset                 (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),                             // clk_reset.reset
		.av_address            (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (jtag_to_fpga_bridge_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (jtag_to_fpga_bridge_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (jtag_to_fpga_bridge_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (jtag_to_fpga_bridge_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (jtag_to_fpga_bridge_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (jtag_to_fpga_bridge_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (jtag_to_fpga_bridge_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (jtag_to_fpga_bridge_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (jtag_to_fpga_bridge_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (jtag_to_fpga_bridge_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (jtag_to_fpga_bridge_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (jtag_to_fpga_bridge_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                              // (terminated)
		.av_writeresponsevalid ()                                                                               // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (124),
		.PKT_ORI_BURST_SIZE_L      (122),
		.PKT_RESPONSE_STATUS_H     (121),
		.PKT_RESPONSE_STATUS_L     (120),
		.PKT_BURST_SIZE_H          (90),
		.PKT_BURST_SIZE_L          (88),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (95),
		.PKT_PROTECTION_H          (115),
		.PKT_PROTECTION_L          (113),
		.PKT_BURSTWRAP_H           (87),
		.PKT_BURSTWRAP_L           (81),
		.PKT_BYTE_CNT_H            (80),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (98),
		.PKT_SRC_ID_L              (97),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (99),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (4),
		.ST_DATA_W                 (125),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) jtag_uart_arm_0_avalon_jtag_slave_agent (
		.clk                     (system_pll_sys_clk_clk),                                                //             clk.clk
		.reset                   (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),                     //       clk_reset.reset
		.m0_address              (jtag_uart_arm_0_avalon_jtag_slave_agent_m0_address),                    //              m0.address
		.m0_burstcount           (jtag_uart_arm_0_avalon_jtag_slave_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (jtag_uart_arm_0_avalon_jtag_slave_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (jtag_uart_arm_0_avalon_jtag_slave_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (jtag_uart_arm_0_avalon_jtag_slave_agent_m0_lock),                       //                .lock
		.m0_readdata             (jtag_uart_arm_0_avalon_jtag_slave_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (jtag_uart_arm_0_avalon_jtag_slave_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (jtag_uart_arm_0_avalon_jtag_slave_agent_m0_read),                       //                .read
		.m0_waitrequest          (jtag_uart_arm_0_avalon_jtag_slave_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (jtag_uart_arm_0_avalon_jtag_slave_agent_m0_writedata),                  //                .writedata
		.m0_write                (jtag_uart_arm_0_avalon_jtag_slave_agent_m0_write),                      //                .write
		.rp_endofpacket          (jtag_uart_arm_0_avalon_jtag_slave_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (jtag_uart_arm_0_avalon_jtag_slave_agent_rp_ready),                      //                .ready
		.rp_valid                (jtag_uart_arm_0_avalon_jtag_slave_agent_rp_valid),                      //                .valid
		.rp_data                 (jtag_uart_arm_0_avalon_jtag_slave_agent_rp_data),                       //                .data
		.rp_startofpacket        (jtag_uart_arm_0_avalon_jtag_slave_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (jtag_uart_arm_0_avalon_jtag_slave_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (jtag_uart_arm_0_avalon_jtag_slave_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (jtag_uart_arm_0_avalon_jtag_slave_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (jtag_uart_arm_0_avalon_jtag_slave_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (jtag_uart_arm_0_avalon_jtag_slave_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (jtag_uart_arm_0_avalon_jtag_slave_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (jtag_uart_arm_0_avalon_jtag_slave_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (jtag_uart_arm_0_avalon_jtag_slave_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (jtag_uart_arm_0_avalon_jtag_slave_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (jtag_uart_arm_0_avalon_jtag_slave_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (jtag_uart_arm_0_avalon_jtag_slave_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                                         // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                                         //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                                          //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                                         //                .error
		.rdata_fifo_src_ready    (jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                                 //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                                   //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (126),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo (
		.clk               (system_pll_sys_clk_clk),                                             //       clk.clk
		.reset             (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),                  // clk_reset.reset
		.in_data           (jtag_uart_arm_0_avalon_jtag_slave_agent_rf_source_data),             //        in.data
		.in_valid          (jtag_uart_arm_0_avalon_jtag_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (jtag_uart_arm_0_avalon_jtag_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (jtag_uart_arm_0_avalon_jtag_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (jtag_uart_arm_0_avalon_jtag_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (jtag_uart_arm_0_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                              // (terminated)
		.csr_read          (1'b0),                                                               // (terminated)
		.csr_write         (1'b0),                                                               // (terminated)
		.csr_readdata      (),                                                                   // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                               // (terminated)
		.almost_full_data  (),                                                                   // (terminated)
		.almost_empty_data (),                                                                   // (terminated)
		.in_empty          (1'b0),                                                               // (terminated)
		.out_empty         (),                                                                   // (terminated)
		.in_error          (1'b0),                                                               // (terminated)
		.out_error         (),                                                                   // (terminated)
		.in_channel        (1'b0),                                                               // (terminated)
		.out_channel       ()                                                                    // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo (
		.clk               (system_pll_sys_clk_clk),                                       //       clk.clk
		.reset             (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),            // clk_reset.reset
		.in_data           (jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                                        // (terminated)
		.csr_read          (1'b0),                                                         // (terminated)
		.csr_write         (1'b0),                                                         // (terminated)
		.csr_readdata      (),                                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                         // (terminated)
		.almost_full_data  (),                                                             // (terminated)
		.almost_empty_data (),                                                             // (terminated)
		.in_startofpacket  (1'b0),                                                         // (terminated)
		.in_endofpacket    (1'b0),                                                         // (terminated)
		.out_startofpacket (),                                                             // (terminated)
		.out_endofpacket   (),                                                             // (terminated)
		.in_empty          (1'b0),                                                         // (terminated)
		.out_empty         (),                                                             // (terminated)
		.in_error          (1'b0),                                                         // (terminated)
		.out_error         (),                                                             // (terminated)
		.in_channel        (1'b0),                                                         // (terminated)
		.out_channel       ()                                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (124),
		.PKT_ORI_BURST_SIZE_L      (122),
		.PKT_RESPONSE_STATUS_H     (121),
		.PKT_RESPONSE_STATUS_L     (120),
		.PKT_BURST_SIZE_H          (90),
		.PKT_BURST_SIZE_L          (88),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (95),
		.PKT_PROTECTION_H          (115),
		.PKT_PROTECTION_L          (113),
		.PKT_BURSTWRAP_H           (87),
		.PKT_BURSTWRAP_L           (81),
		.PKT_BYTE_CNT_H            (80),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (98),
		.PKT_SRC_ID_L              (97),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (99),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (4),
		.ST_DATA_W                 (125),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) jtag_uart_arm_1_avalon_jtag_slave_agent (
		.clk                     (system_pll_sys_clk_clk),                                                //             clk.clk
		.reset                   (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),                     //       clk_reset.reset
		.m0_address              (jtag_uart_arm_1_avalon_jtag_slave_agent_m0_address),                    //              m0.address
		.m0_burstcount           (jtag_uart_arm_1_avalon_jtag_slave_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (jtag_uart_arm_1_avalon_jtag_slave_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (jtag_uart_arm_1_avalon_jtag_slave_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (jtag_uart_arm_1_avalon_jtag_slave_agent_m0_lock),                       //                .lock
		.m0_readdata             (jtag_uart_arm_1_avalon_jtag_slave_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (jtag_uart_arm_1_avalon_jtag_slave_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (jtag_uart_arm_1_avalon_jtag_slave_agent_m0_read),                       //                .read
		.m0_waitrequest          (jtag_uart_arm_1_avalon_jtag_slave_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (jtag_uart_arm_1_avalon_jtag_slave_agent_m0_writedata),                  //                .writedata
		.m0_write                (jtag_uart_arm_1_avalon_jtag_slave_agent_m0_write),                      //                .write
		.rp_endofpacket          (jtag_uart_arm_1_avalon_jtag_slave_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (jtag_uart_arm_1_avalon_jtag_slave_agent_rp_ready),                      //                .ready
		.rp_valid                (jtag_uart_arm_1_avalon_jtag_slave_agent_rp_valid),                      //                .valid
		.rp_data                 (jtag_uart_arm_1_avalon_jtag_slave_agent_rp_data),                       //                .data
		.rp_startofpacket        (jtag_uart_arm_1_avalon_jtag_slave_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (jtag_uart_arm_1_avalon_jtag_slave_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (jtag_uart_arm_1_avalon_jtag_slave_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (jtag_uart_arm_1_avalon_jtag_slave_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (jtag_uart_arm_1_avalon_jtag_slave_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (jtag_uart_arm_1_avalon_jtag_slave_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (jtag_uart_arm_1_avalon_jtag_slave_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (jtag_uart_arm_1_avalon_jtag_slave_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (jtag_uart_arm_1_avalon_jtag_slave_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (jtag_uart_arm_1_avalon_jtag_slave_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (jtag_uart_arm_1_avalon_jtag_slave_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (jtag_uart_arm_1_avalon_jtag_slave_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),                                     // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),                                     //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),                                      //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),                                     //                .error
		.rdata_fifo_src_ready    (jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                                 //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                                   //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (126),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo (
		.clk               (system_pll_sys_clk_clk),                                             //       clk.clk
		.reset             (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),                  // clk_reset.reset
		.in_data           (jtag_uart_arm_1_avalon_jtag_slave_agent_rf_source_data),             //        in.data
		.in_valid          (jtag_uart_arm_1_avalon_jtag_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (jtag_uart_arm_1_avalon_jtag_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (jtag_uart_arm_1_avalon_jtag_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (jtag_uart_arm_1_avalon_jtag_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (jtag_uart_arm_1_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                              // (terminated)
		.csr_read          (1'b0),                                                               // (terminated)
		.csr_write         (1'b0),                                                               // (terminated)
		.csr_readdata      (),                                                                   // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                               // (terminated)
		.almost_full_data  (),                                                                   // (terminated)
		.almost_empty_data (),                                                                   // (terminated)
		.in_empty          (1'b0),                                                               // (terminated)
		.out_empty         (),                                                                   // (terminated)
		.in_error          (1'b0),                                                               // (terminated)
		.out_error         (),                                                                   // (terminated)
		.in_channel        (1'b0),                                                               // (terminated)
		.out_channel       ()                                                                    // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo (
		.clk               (system_pll_sys_clk_clk),                                       //       clk.clk
		.reset             (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),            // clk_reset.reset
		.in_data           (jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                                        // (terminated)
		.csr_read          (1'b0),                                                         // (terminated)
		.csr_write         (1'b0),                                                         // (terminated)
		.csr_readdata      (),                                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                         // (terminated)
		.almost_full_data  (),                                                             // (terminated)
		.almost_empty_data (),                                                             // (terminated)
		.in_startofpacket  (1'b0),                                                         // (terminated)
		.in_endofpacket    (1'b0),                                                         // (terminated)
		.out_startofpacket (),                                                             // (terminated)
		.out_endofpacket   (),                                                             // (terminated)
		.in_empty          (1'b0),                                                         // (terminated)
		.out_empty         (),                                                             // (terminated)
		.in_error          (1'b0),                                                         // (terminated)
		.out_error         (),                                                             // (terminated)
		.in_channel        (1'b0),                                                         // (terminated)
		.out_channel       ()                                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (124),
		.PKT_ORI_BURST_SIZE_L      (122),
		.PKT_RESPONSE_STATUS_H     (121),
		.PKT_RESPONSE_STATUS_L     (120),
		.PKT_BURST_SIZE_H          (90),
		.PKT_BURST_SIZE_L          (88),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (95),
		.PKT_PROTECTION_H          (115),
		.PKT_PROTECTION_L          (113),
		.PKT_BURSTWRAP_H           (87),
		.PKT_BURSTWRAP_L           (81),
		.PKT_BYTE_CNT_H            (80),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (98),
		.PKT_SRC_ID_L              (97),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (99),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (4),
		.ST_DATA_W                 (125),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) dnn_accelerator_avalon_slave_agent (
		.clk                     (system_pll_sys_clk_clk),                                           //             clk.clk
		.reset                   (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),                //       clk_reset.reset
		.m0_address              (dnn_accelerator_avalon_slave_agent_m0_address),                    //              m0.address
		.m0_burstcount           (dnn_accelerator_avalon_slave_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (dnn_accelerator_avalon_slave_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (dnn_accelerator_avalon_slave_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (dnn_accelerator_avalon_slave_agent_m0_lock),                       //                .lock
		.m0_readdata             (dnn_accelerator_avalon_slave_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (dnn_accelerator_avalon_slave_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (dnn_accelerator_avalon_slave_agent_m0_read),                       //                .read
		.m0_waitrequest          (dnn_accelerator_avalon_slave_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (dnn_accelerator_avalon_slave_agent_m0_writedata),                  //                .writedata
		.m0_write                (dnn_accelerator_avalon_slave_agent_m0_write),                      //                .write
		.rp_endofpacket          (dnn_accelerator_avalon_slave_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (dnn_accelerator_avalon_slave_agent_rp_ready),                      //                .ready
		.rp_valid                (dnn_accelerator_avalon_slave_agent_rp_valid),                      //                .valid
		.rp_data                 (dnn_accelerator_avalon_slave_agent_rp_data),                       //                .data
		.rp_startofpacket        (dnn_accelerator_avalon_slave_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (dnn_accelerator_avalon_slave_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (dnn_accelerator_avalon_slave_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (dnn_accelerator_avalon_slave_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (dnn_accelerator_avalon_slave_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (dnn_accelerator_avalon_slave_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (dnn_accelerator_avalon_slave_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (dnn_accelerator_avalon_slave_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (dnn_accelerator_avalon_slave_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (dnn_accelerator_avalon_slave_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (dnn_accelerator_avalon_slave_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (dnn_accelerator_avalon_slave_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (dnn_accelerator_avalon_slave_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (dnn_accelerator_avalon_slave_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (dnn_accelerator_avalon_slave_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (dnn_accelerator_avalon_slave_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (dnn_accelerator_avalon_slave_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),                                // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),                                //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),                                 //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),                                //                .error
		.rdata_fifo_src_ready    (dnn_accelerator_avalon_slave_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (dnn_accelerator_avalon_slave_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (dnn_accelerator_avalon_slave_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                            //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                              //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (126),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) dnn_accelerator_avalon_slave_agent_rsp_fifo (
		.clk               (system_pll_sys_clk_clk),                                        //       clk.clk
		.reset             (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),             // clk_reset.reset
		.in_data           (dnn_accelerator_avalon_slave_agent_rf_source_data),             //        in.data
		.in_valid          (dnn_accelerator_avalon_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (dnn_accelerator_avalon_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (dnn_accelerator_avalon_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (dnn_accelerator_avalon_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (dnn_accelerator_avalon_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (dnn_accelerator_avalon_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (dnn_accelerator_avalon_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (dnn_accelerator_avalon_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (dnn_accelerator_avalon_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                         // (terminated)
		.csr_read          (1'b0),                                                          // (terminated)
		.csr_write         (1'b0),                                                          // (terminated)
		.csr_readdata      (),                                                              // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                          // (terminated)
		.almost_full_data  (),                                                              // (terminated)
		.almost_empty_data (),                                                              // (terminated)
		.in_empty          (1'b0),                                                          // (terminated)
		.out_empty         (),                                                              // (terminated)
		.in_error          (1'b0),                                                          // (terminated)
		.out_error         (),                                                              // (terminated)
		.in_channel        (1'b0),                                                          // (terminated)
		.out_channel       ()                                                               // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) dnn_accelerator_avalon_slave_agent_rdata_fifo (
		.clk               (system_pll_sys_clk_clk),                                  //       clk.clk
		.reset             (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.in_data           (dnn_accelerator_avalon_slave_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (dnn_accelerator_avalon_slave_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (dnn_accelerator_avalon_slave_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (dnn_accelerator_avalon_slave_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (dnn_accelerator_avalon_slave_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (dnn_accelerator_avalon_slave_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                                   // (terminated)
		.csr_read          (1'b0),                                                    // (terminated)
		.csr_write         (1'b0),                                                    // (terminated)
		.csr_readdata      (),                                                        // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                    // (terminated)
		.almost_full_data  (),                                                        // (terminated)
		.almost_empty_data (),                                                        // (terminated)
		.in_startofpacket  (1'b0),                                                    // (terminated)
		.in_endofpacket    (1'b0),                                                    // (terminated)
		.out_startofpacket (),                                                        // (terminated)
		.out_endofpacket   (),                                                        // (terminated)
		.in_empty          (1'b0),                                                    // (terminated)
		.out_empty         (),                                                        // (terminated)
		.in_error          (1'b0),                                                    // (terminated)
		.out_error         (),                                                        // (terminated)
		.in_channel        (1'b0),                                                    // (terminated)
		.out_channel       ()                                                         // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (124),
		.PKT_ORI_BURST_SIZE_L      (122),
		.PKT_RESPONSE_STATUS_H     (121),
		.PKT_RESPONSE_STATUS_L     (120),
		.PKT_BURST_SIZE_H          (90),
		.PKT_BURST_SIZE_L          (88),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (95),
		.PKT_PROTECTION_H          (115),
		.PKT_PROTECTION_L          (113),
		.PKT_BURSTWRAP_H           (87),
		.PKT_BURSTWRAP_L           (81),
		.PKT_BYTE_CNT_H            (80),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (98),
		.PKT_SRC_ID_L              (97),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (99),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (4),
		.ST_DATA_W                 (125),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) dma_hps_to_fpga_control_port_slave_agent (
		.clk                     (system_pll_sys_clk_clk),                                                 //             clk.clk
		.reset                   (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),                      //       clk_reset.reset
		.m0_address              (dma_hps_to_fpga_control_port_slave_agent_m0_address),                    //              m0.address
		.m0_burstcount           (dma_hps_to_fpga_control_port_slave_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (dma_hps_to_fpga_control_port_slave_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (dma_hps_to_fpga_control_port_slave_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (dma_hps_to_fpga_control_port_slave_agent_m0_lock),                       //                .lock
		.m0_readdata             (dma_hps_to_fpga_control_port_slave_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (dma_hps_to_fpga_control_port_slave_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (dma_hps_to_fpga_control_port_slave_agent_m0_read),                       //                .read
		.m0_waitrequest          (dma_hps_to_fpga_control_port_slave_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (dma_hps_to_fpga_control_port_slave_agent_m0_writedata),                  //                .writedata
		.m0_write                (dma_hps_to_fpga_control_port_slave_agent_m0_write),                      //                .write
		.rp_endofpacket          (dma_hps_to_fpga_control_port_slave_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (dma_hps_to_fpga_control_port_slave_agent_rp_ready),                      //                .ready
		.rp_valid                (dma_hps_to_fpga_control_port_slave_agent_rp_valid),                      //                .valid
		.rp_data                 (dma_hps_to_fpga_control_port_slave_agent_rp_data),                       //                .data
		.rp_startofpacket        (dma_hps_to_fpga_control_port_slave_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (dma_hps_to_fpga_control_port_slave_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (dma_hps_to_fpga_control_port_slave_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (dma_hps_to_fpga_control_port_slave_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (dma_hps_to_fpga_control_port_slave_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (dma_hps_to_fpga_control_port_slave_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (dma_hps_to_fpga_control_port_slave_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (dma_hps_to_fpga_control_port_slave_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (dma_hps_to_fpga_control_port_slave_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (dma_hps_to_fpga_control_port_slave_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (dma_hps_to_fpga_control_port_slave_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (dma_hps_to_fpga_control_port_slave_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (dma_hps_to_fpga_control_port_slave_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (dma_hps_to_fpga_control_port_slave_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (dma_hps_to_fpga_control_port_slave_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (dma_hps_to_fpga_control_port_slave_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (dma_hps_to_fpga_control_port_slave_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),                                      // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),                                      //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),                                       //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),                                      //                .error
		.rdata_fifo_src_ready    (dma_hps_to_fpga_control_port_slave_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (dma_hps_to_fpga_control_port_slave_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (dma_hps_to_fpga_control_port_slave_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                                  //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                                    //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (126),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) dma_hps_to_fpga_control_port_slave_agent_rsp_fifo (
		.clk               (system_pll_sys_clk_clk),                                              //       clk.clk
		.reset             (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),                   // clk_reset.reset
		.in_data           (dma_hps_to_fpga_control_port_slave_agent_rf_source_data),             //        in.data
		.in_valid          (dma_hps_to_fpga_control_port_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (dma_hps_to_fpga_control_port_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (dma_hps_to_fpga_control_port_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (dma_hps_to_fpga_control_port_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (dma_hps_to_fpga_control_port_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (dma_hps_to_fpga_control_port_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (dma_hps_to_fpga_control_port_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (dma_hps_to_fpga_control_port_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (dma_hps_to_fpga_control_port_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                               // (terminated)
		.csr_read          (1'b0),                                                                // (terminated)
		.csr_write         (1'b0),                                                                // (terminated)
		.csr_readdata      (),                                                                    // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                                // (terminated)
		.almost_full_data  (),                                                                    // (terminated)
		.almost_empty_data (),                                                                    // (terminated)
		.in_empty          (1'b0),                                                                // (terminated)
		.out_empty         (),                                                                    // (terminated)
		.in_error          (1'b0),                                                                // (terminated)
		.out_error         (),                                                                    // (terminated)
		.in_channel        (1'b0),                                                                // (terminated)
		.out_channel       ()                                                                     // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) dma_hps_to_fpga_control_port_slave_agent_rdata_fifo (
		.clk               (system_pll_sys_clk_clk),                                        //       clk.clk
		.reset             (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),             // clk_reset.reset
		.in_data           (dma_hps_to_fpga_control_port_slave_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (dma_hps_to_fpga_control_port_slave_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (dma_hps_to_fpga_control_port_slave_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (dma_hps_to_fpga_control_port_slave_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (dma_hps_to_fpga_control_port_slave_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (dma_hps_to_fpga_control_port_slave_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                                         // (terminated)
		.csr_read          (1'b0),                                                          // (terminated)
		.csr_write         (1'b0),                                                          // (terminated)
		.csr_readdata      (),                                                              // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                          // (terminated)
		.almost_full_data  (),                                                              // (terminated)
		.almost_empty_data (),                                                              // (terminated)
		.in_startofpacket  (1'b0),                                                          // (terminated)
		.in_endofpacket    (1'b0),                                                          // (terminated)
		.out_startofpacket (),                                                              // (terminated)
		.out_endofpacket   (),                                                              // (terminated)
		.in_empty          (1'b0),                                                          // (terminated)
		.out_empty         (),                                                              // (terminated)
		.in_error          (1'b0),                                                          // (terminated)
		.out_error         (),                                                              // (terminated)
		.in_channel        (1'b0),                                                          // (terminated)
		.out_channel       ()                                                               // (terminated)
	);

	tag_nios_system_mm_interconnect_1_router router (
		.sink_ready         (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_ready),                        //      sink.ready
		.sink_valid         (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_valid),                        //          .valid
		.sink_data          (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_data),                         //          .data
		.sink_startofpacket (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_startofpacket),                //          .startofpacket
		.sink_endofpacket   (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_endofpacket),                  //          .endofpacket
		.clk                (system_pll_sys_clk_clk),                                                   //       clk.clk
		.reset              (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_src_ready),                                                         //       src.ready
		.src_valid          (router_src_valid),                                                         //          .valid
		.src_data           (router_src_data),                                                          //          .data
		.src_channel        (router_src_channel),                                                       //          .channel
		.src_startofpacket  (router_src_startofpacket),                                                 //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                                    //          .endofpacket
	);

	tag_nios_system_mm_interconnect_1_router router_001 (
		.sink_ready         (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_ready),                         //      sink.ready
		.sink_valid         (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_valid),                         //          .valid
		.sink_data          (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_data),                          //          .data
		.sink_startofpacket (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_startofpacket),                 //          .startofpacket
		.sink_endofpacket   (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_endofpacket),                   //          .endofpacket
		.clk                (system_pll_sys_clk_clk),                                                   //       clk.clk
		.reset              (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_001_src_ready),                                                     //       src.ready
		.src_valid          (router_001_src_valid),                                                     //          .valid
		.src_data           (router_001_src_data),                                                      //          .data
		.src_channel        (router_001_src_channel),                                                   //          .channel
		.src_startofpacket  (router_001_src_startofpacket),                                             //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                                                //          .endofpacket
	);

	tag_nios_system_mm_interconnect_1_router_002 router_002 (
		.sink_ready         (jtag_to_fpga_bridge_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (jtag_to_fpga_bridge_master_agent_cp_valid),         //          .valid
		.sink_data          (jtag_to_fpga_bridge_master_agent_cp_data),          //          .data
		.sink_startofpacket (jtag_to_fpga_bridge_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (jtag_to_fpga_bridge_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (system_pll_sys_clk_clk),                            //       clk.clk
		.reset              (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_002_src_ready),                              //       src.ready
		.src_valid          (router_002_src_valid),                              //          .valid
		.src_data           (router_002_src_data),                               //          .data
		.src_channel        (router_002_src_channel),                            //          .channel
		.src_startofpacket  (router_002_src_startofpacket),                      //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                         //          .endofpacket
	);

	tag_nios_system_mm_interconnect_1_router_003 router_003 (
		.sink_ready         (jtag_uart_arm_0_avalon_jtag_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (jtag_uart_arm_0_avalon_jtag_slave_agent_rp_valid),         //          .valid
		.sink_data          (jtag_uart_arm_0_avalon_jtag_slave_agent_rp_data),          //          .data
		.sink_startofpacket (jtag_uart_arm_0_avalon_jtag_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (jtag_uart_arm_0_avalon_jtag_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (system_pll_sys_clk_clk),                                   //       clk.clk
		.reset              (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.src_ready          (router_003_src_ready),                                     //       src.ready
		.src_valid          (router_003_src_valid),                                     //          .valid
		.src_data           (router_003_src_data),                                      //          .data
		.src_channel        (router_003_src_channel),                                   //          .channel
		.src_startofpacket  (router_003_src_startofpacket),                             //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                                //          .endofpacket
	);

	tag_nios_system_mm_interconnect_1_router_003 router_004 (
		.sink_ready         (jtag_uart_arm_1_avalon_jtag_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (jtag_uart_arm_1_avalon_jtag_slave_agent_rp_valid),         //          .valid
		.sink_data          (jtag_uart_arm_1_avalon_jtag_slave_agent_rp_data),          //          .data
		.sink_startofpacket (jtag_uart_arm_1_avalon_jtag_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (jtag_uart_arm_1_avalon_jtag_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (system_pll_sys_clk_clk),                                   //       clk.clk
		.reset              (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.src_ready          (router_004_src_ready),                                     //       src.ready
		.src_valid          (router_004_src_valid),                                     //          .valid
		.src_data           (router_004_src_data),                                      //          .data
		.src_channel        (router_004_src_channel),                                   //          .channel
		.src_startofpacket  (router_004_src_startofpacket),                             //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                                //          .endofpacket
	);

	tag_nios_system_mm_interconnect_1_router_003 router_005 (
		.sink_ready         (dnn_accelerator_avalon_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (dnn_accelerator_avalon_slave_agent_rp_valid),         //          .valid
		.sink_data          (dnn_accelerator_avalon_slave_agent_rp_data),          //          .data
		.sink_startofpacket (dnn_accelerator_avalon_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (dnn_accelerator_avalon_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (system_pll_sys_clk_clk),                              //       clk.clk
		.reset              (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.src_ready          (router_005_src_ready),                                //       src.ready
		.src_valid          (router_005_src_valid),                                //          .valid
		.src_data           (router_005_src_data),                                 //          .data
		.src_channel        (router_005_src_channel),                              //          .channel
		.src_startofpacket  (router_005_src_startofpacket),                        //          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                           //          .endofpacket
	);

	tag_nios_system_mm_interconnect_1_router_003 router_006 (
		.sink_ready         (dma_hps_to_fpga_control_port_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (dma_hps_to_fpga_control_port_slave_agent_rp_valid),         //          .valid
		.sink_data          (dma_hps_to_fpga_control_port_slave_agent_rp_data),          //          .data
		.sink_startofpacket (dma_hps_to_fpga_control_port_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (dma_hps_to_fpga_control_port_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (system_pll_sys_clk_clk),                                    //       clk.clk
		.reset              (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.src_ready          (router_006_src_ready),                                      //       src.ready
		.src_valid          (router_006_src_valid),                                      //          .valid
		.src_data           (router_006_src_data),                                       //          .data
		.src_channel        (router_006_src_channel),                                    //          .channel
		.src_startofpacket  (router_006_src_startofpacket),                              //          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                                 //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (99),
		.PKT_SRC_ID_H              (98),
		.PKT_SRC_ID_L              (97),
		.PKT_BYTE_CNT_H            (80),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.MAX_OUTSTANDING_RESPONSES (3),
		.PIPELINED                 (0),
		.ST_DATA_W                 (125),
		.ST_CHANNEL_W              (4),
		.VALID_WIDTH               (4),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) arm_a9_hps_h2f_lw_axi_master_wr_limiter (
		.clk                    (system_pll_sys_clk_clk),                                                   //       clk.clk
		.reset                  (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                                         //  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                                         //          .valid
		.cmd_sink_data          (router_src_data),                                                          //          .data
		.cmd_sink_channel       (router_src_channel),                                                       //          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                                                 //          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                                                   //          .endofpacket
		.cmd_src_ready          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_ready),                    //   cmd_src.ready
		.cmd_src_data           (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_data),                     //          .data
		.cmd_src_channel        (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_channel),                  //          .channel
		.cmd_src_startofpacket  (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_startofpacket),            //          .startofpacket
		.cmd_src_endofpacket    (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_endofpacket),              //          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                                                        //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                                                        //          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                                                      //          .channel
		.rsp_sink_data          (rsp_mux_src_data),                                                         //          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                                                //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                                                  //          .endofpacket
		.rsp_src_ready          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_ready),                    //   rsp_src.ready
		.rsp_src_valid          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_valid),                    //          .valid
		.rsp_src_data           (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_data),                     //          .data
		.rsp_src_channel        (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_channel),                  //          .channel
		.rsp_src_startofpacket  (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_startofpacket),            //          .startofpacket
		.rsp_src_endofpacket    (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_endofpacket),              //          .endofpacket
		.cmd_src_valid          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_valid_data)                    // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (99),
		.PKT_SRC_ID_H              (98),
		.PKT_SRC_ID_L              (97),
		.PKT_BYTE_CNT_H            (80),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.MAX_OUTSTANDING_RESPONSES (3),
		.PIPELINED                 (0),
		.ST_DATA_W                 (125),
		.ST_CHANNEL_W              (4),
		.VALID_WIDTH               (4),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) arm_a9_hps_h2f_lw_axi_master_rd_limiter (
		.clk                    (system_pll_sys_clk_clk),                                                   //       clk.clk
		.reset                  (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.cmd_sink_ready         (router_001_src_ready),                                                     //  cmd_sink.ready
		.cmd_sink_valid         (router_001_src_valid),                                                     //          .valid
		.cmd_sink_data          (router_001_src_data),                                                      //          .data
		.cmd_sink_channel       (router_001_src_channel),                                                   //          .channel
		.cmd_sink_startofpacket (router_001_src_startofpacket),                                             //          .startofpacket
		.cmd_sink_endofpacket   (router_001_src_endofpacket),                                               //          .endofpacket
		.cmd_src_ready          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_ready),                    //   cmd_src.ready
		.cmd_src_data           (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_data),                     //          .data
		.cmd_src_channel        (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_channel),                  //          .channel
		.cmd_src_startofpacket  (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_startofpacket),            //          .startofpacket
		.cmd_src_endofpacket    (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_endofpacket),              //          .endofpacket
		.rsp_sink_ready         (rsp_mux_001_src_ready),                                                    //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_001_src_valid),                                                    //          .valid
		.rsp_sink_channel       (rsp_mux_001_src_channel),                                                  //          .channel
		.rsp_sink_data          (rsp_mux_001_src_data),                                                     //          .data
		.rsp_sink_startofpacket (rsp_mux_001_src_startofpacket),                                            //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_001_src_endofpacket),                                              //          .endofpacket
		.rsp_src_ready          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_ready),                    //   rsp_src.ready
		.rsp_src_valid          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_valid),                    //          .valid
		.rsp_src_data           (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_data),                     //          .data
		.rsp_src_channel        (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_channel),                  //          .channel
		.rsp_src_startofpacket  (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_startofpacket),            //          .startofpacket
		.rsp_src_endofpacket    (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_endofpacket),              //          .endofpacket
		.cmd_src_valid          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_valid_data)                    // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (99),
		.PKT_SRC_ID_H              (98),
		.PKT_SRC_ID_L              (97),
		.PKT_BYTE_CNT_H            (80),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.MAX_OUTSTANDING_RESPONSES (3),
		.PIPELINED                 (0),
		.ST_DATA_W                 (125),
		.ST_CHANNEL_W              (4),
		.VALID_WIDTH               (4),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) jtag_to_fpga_bridge_master_limiter (
		.clk                    (system_pll_sys_clk_clk),                                   //       clk.clk
		.reset                  (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.cmd_sink_ready         (router_002_src_ready),                                     //  cmd_sink.ready
		.cmd_sink_valid         (router_002_src_valid),                                     //          .valid
		.cmd_sink_data          (router_002_src_data),                                      //          .data
		.cmd_sink_channel       (router_002_src_channel),                                   //          .channel
		.cmd_sink_startofpacket (router_002_src_startofpacket),                             //          .startofpacket
		.cmd_sink_endofpacket   (router_002_src_endofpacket),                               //          .endofpacket
		.cmd_src_ready          (jtag_to_fpga_bridge_master_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (jtag_to_fpga_bridge_master_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (jtag_to_fpga_bridge_master_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (jtag_to_fpga_bridge_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (jtag_to_fpga_bridge_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_002_src_ready),                                    //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_002_src_valid),                                    //          .valid
		.rsp_sink_channel       (rsp_mux_002_src_channel),                                  //          .channel
		.rsp_sink_data          (rsp_mux_002_src_data),                                     //          .data
		.rsp_sink_startofpacket (rsp_mux_002_src_startofpacket),                            //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_002_src_endofpacket),                              //          .endofpacket
		.rsp_src_ready          (jtag_to_fpga_bridge_master_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (jtag_to_fpga_bridge_master_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (jtag_to_fpga_bridge_master_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (jtag_to_fpga_bridge_master_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (jtag_to_fpga_bridge_master_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (jtag_to_fpga_bridge_master_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (jtag_to_fpga_bridge_master_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (95),
		.PKT_BYTE_CNT_H            (80),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (90),
		.PKT_BURST_SIZE_L          (88),
		.PKT_BURST_TYPE_H          (92),
		.PKT_BURST_TYPE_L          (91),
		.PKT_BURSTWRAP_H           (87),
		.PKT_BURSTWRAP_L           (81),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (125),
		.ST_CHANNEL_W              (4),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (87),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) jtag_uart_arm_0_avalon_jtag_slave_burst_adapter (
		.clk                   (system_pll_sys_clk_clk),                                                //       cr0.clk
		.reset                 (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),                     // cr0_reset.reset
		.sink0_valid           (cmd_mux_src_valid),                                                     //     sink0.valid
		.sink0_data            (cmd_mux_src_data),                                                      //          .data
		.sink0_channel         (cmd_mux_src_channel),                                                   //          .channel
		.sink0_startofpacket   (cmd_mux_src_startofpacket),                                             //          .startofpacket
		.sink0_endofpacket     (cmd_mux_src_endofpacket),                                               //          .endofpacket
		.sink0_ready           (cmd_mux_src_ready),                                                     //          .ready
		.source0_valid         (jtag_uart_arm_0_avalon_jtag_slave_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (jtag_uart_arm_0_avalon_jtag_slave_burst_adapter_source0_data),          //          .data
		.source0_channel       (jtag_uart_arm_0_avalon_jtag_slave_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (jtag_uart_arm_0_avalon_jtag_slave_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (jtag_uart_arm_0_avalon_jtag_slave_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (jtag_uart_arm_0_avalon_jtag_slave_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (95),
		.PKT_BYTE_CNT_H            (80),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (90),
		.PKT_BURST_SIZE_L          (88),
		.PKT_BURST_TYPE_H          (92),
		.PKT_BURST_TYPE_L          (91),
		.PKT_BURSTWRAP_H           (87),
		.PKT_BURSTWRAP_L           (81),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (125),
		.ST_CHANNEL_W              (4),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (87),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) jtag_uart_arm_1_avalon_jtag_slave_burst_adapter (
		.clk                   (system_pll_sys_clk_clk),                                                //       cr0.clk
		.reset                 (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),                     // cr0_reset.reset
		.sink0_valid           (cmd_mux_001_src_valid),                                                 //     sink0.valid
		.sink0_data            (cmd_mux_001_src_data),                                                  //          .data
		.sink0_channel         (cmd_mux_001_src_channel),                                               //          .channel
		.sink0_startofpacket   (cmd_mux_001_src_startofpacket),                                         //          .startofpacket
		.sink0_endofpacket     (cmd_mux_001_src_endofpacket),                                           //          .endofpacket
		.sink0_ready           (cmd_mux_001_src_ready),                                                 //          .ready
		.source0_valid         (jtag_uart_arm_1_avalon_jtag_slave_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (jtag_uart_arm_1_avalon_jtag_slave_burst_adapter_source0_data),          //          .data
		.source0_channel       (jtag_uart_arm_1_avalon_jtag_slave_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (jtag_uart_arm_1_avalon_jtag_slave_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (jtag_uart_arm_1_avalon_jtag_slave_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (jtag_uart_arm_1_avalon_jtag_slave_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (95),
		.PKT_BYTE_CNT_H            (80),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (90),
		.PKT_BURST_SIZE_L          (88),
		.PKT_BURST_TYPE_H          (92),
		.PKT_BURST_TYPE_L          (91),
		.PKT_BURSTWRAP_H           (87),
		.PKT_BURSTWRAP_L           (81),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (125),
		.ST_CHANNEL_W              (4),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (87),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) dnn_accelerator_avalon_slave_burst_adapter (
		.clk                   (system_pll_sys_clk_clk),                                           //       cr0.clk
		.reset                 (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),                // cr0_reset.reset
		.sink0_valid           (cmd_mux_002_src_valid),                                            //     sink0.valid
		.sink0_data            (cmd_mux_002_src_data),                                             //          .data
		.sink0_channel         (cmd_mux_002_src_channel),                                          //          .channel
		.sink0_startofpacket   (cmd_mux_002_src_startofpacket),                                    //          .startofpacket
		.sink0_endofpacket     (cmd_mux_002_src_endofpacket),                                      //          .endofpacket
		.sink0_ready           (cmd_mux_002_src_ready),                                            //          .ready
		.source0_valid         (dnn_accelerator_avalon_slave_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (dnn_accelerator_avalon_slave_burst_adapter_source0_data),          //          .data
		.source0_channel       (dnn_accelerator_avalon_slave_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (dnn_accelerator_avalon_slave_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (dnn_accelerator_avalon_slave_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (dnn_accelerator_avalon_slave_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (95),
		.PKT_BYTE_CNT_H            (80),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (90),
		.PKT_BURST_SIZE_L          (88),
		.PKT_BURST_TYPE_H          (92),
		.PKT_BURST_TYPE_L          (91),
		.PKT_BURSTWRAP_H           (87),
		.PKT_BURSTWRAP_L           (81),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (125),
		.ST_CHANNEL_W              (4),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (87),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) dma_hps_to_fpga_control_port_slave_burst_adapter (
		.clk                   (system_pll_sys_clk_clk),                                                 //       cr0.clk
		.reset                 (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),                      // cr0_reset.reset
		.sink0_valid           (cmd_mux_003_src_valid),                                                  //     sink0.valid
		.sink0_data            (cmd_mux_003_src_data),                                                   //          .data
		.sink0_channel         (cmd_mux_003_src_channel),                                                //          .channel
		.sink0_startofpacket   (cmd_mux_003_src_startofpacket),                                          //          .startofpacket
		.sink0_endofpacket     (cmd_mux_003_src_endofpacket),                                            //          .endofpacket
		.sink0_ready           (cmd_mux_003_src_ready),                                                  //          .ready
		.source0_valid         (dma_hps_to_fpga_control_port_slave_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (dma_hps_to_fpga_control_port_slave_burst_adapter_source0_data),          //          .data
		.source0_channel       (dma_hps_to_fpga_control_port_slave_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (dma_hps_to_fpga_control_port_slave_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (dma_hps_to_fpga_control_port_slave_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (dma_hps_to_fpga_control_port_slave_burst_adapter_source0_ready)          //          .ready
	);

	tag_nios_system_mm_interconnect_1_cmd_demux cmd_demux (
		.clk                (system_pll_sys_clk_clk),                                                   //        clk.clk
		.reset              (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), //  clk_reset.reset
		.sink_ready         (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_ready),                    //       sink.ready
		.sink_channel       (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_channel),                  //           .channel
		.sink_data          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_data),                     //           .data
		.sink_startofpacket (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_startofpacket),            //           .startofpacket
		.sink_endofpacket   (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_endofpacket),              //           .endofpacket
		.sink_valid         (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_valid_data),                   // sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                                                     //       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                                     //           .valid
		.src0_data          (cmd_demux_src0_data),                                                      //           .data
		.src0_channel       (cmd_demux_src0_channel),                                                   //           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                                             //           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                                               //           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                                                     //       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                                                     //           .valid
		.src1_data          (cmd_demux_src1_data),                                                      //           .data
		.src1_channel       (cmd_demux_src1_channel),                                                   //           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                                             //           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket),                                               //           .endofpacket
		.src2_ready         (cmd_demux_src2_ready),                                                     //       src2.ready
		.src2_valid         (cmd_demux_src2_valid),                                                     //           .valid
		.src2_data          (cmd_demux_src2_data),                                                      //           .data
		.src2_channel       (cmd_demux_src2_channel),                                                   //           .channel
		.src2_startofpacket (cmd_demux_src2_startofpacket),                                             //           .startofpacket
		.src2_endofpacket   (cmd_demux_src2_endofpacket),                                               //           .endofpacket
		.src3_ready         (cmd_demux_src3_ready),                                                     //       src3.ready
		.src3_valid         (cmd_demux_src3_valid),                                                     //           .valid
		.src3_data          (cmd_demux_src3_data),                                                      //           .data
		.src3_channel       (cmd_demux_src3_channel),                                                   //           .channel
		.src3_startofpacket (cmd_demux_src3_startofpacket),                                             //           .startofpacket
		.src3_endofpacket   (cmd_demux_src3_endofpacket)                                                //           .endofpacket
	);

	tag_nios_system_mm_interconnect_1_cmd_demux cmd_demux_001 (
		.clk                (system_pll_sys_clk_clk),                                                   //        clk.clk
		.reset              (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), //  clk_reset.reset
		.sink_ready         (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_ready),                    //       sink.ready
		.sink_channel       (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_channel),                  //           .channel
		.sink_data          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_data),                     //           .data
		.sink_startofpacket (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_startofpacket),            //           .startofpacket
		.sink_endofpacket   (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_endofpacket),              //           .endofpacket
		.sink_valid         (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_valid_data),                   // sink_valid.data
		.src0_ready         (cmd_demux_001_src0_ready),                                                 //       src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                                                 //           .valid
		.src0_data          (cmd_demux_001_src0_data),                                                  //           .data
		.src0_channel       (cmd_demux_001_src0_channel),                                               //           .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),                                         //           .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket),                                           //           .endofpacket
		.src1_ready         (cmd_demux_001_src1_ready),                                                 //       src1.ready
		.src1_valid         (cmd_demux_001_src1_valid),                                                 //           .valid
		.src1_data          (cmd_demux_001_src1_data),                                                  //           .data
		.src1_channel       (cmd_demux_001_src1_channel),                                               //           .channel
		.src1_startofpacket (cmd_demux_001_src1_startofpacket),                                         //           .startofpacket
		.src1_endofpacket   (cmd_demux_001_src1_endofpacket),                                           //           .endofpacket
		.src2_ready         (cmd_demux_001_src2_ready),                                                 //       src2.ready
		.src2_valid         (cmd_demux_001_src2_valid),                                                 //           .valid
		.src2_data          (cmd_demux_001_src2_data),                                                  //           .data
		.src2_channel       (cmd_demux_001_src2_channel),                                               //           .channel
		.src2_startofpacket (cmd_demux_001_src2_startofpacket),                                         //           .startofpacket
		.src2_endofpacket   (cmd_demux_001_src2_endofpacket),                                           //           .endofpacket
		.src3_ready         (cmd_demux_001_src3_ready),                                                 //       src3.ready
		.src3_valid         (cmd_demux_001_src3_valid),                                                 //           .valid
		.src3_data          (cmd_demux_001_src3_data),                                                  //           .data
		.src3_channel       (cmd_demux_001_src3_channel),                                               //           .channel
		.src3_startofpacket (cmd_demux_001_src3_startofpacket),                                         //           .startofpacket
		.src3_endofpacket   (cmd_demux_001_src3_endofpacket)                                            //           .endofpacket
	);

	tag_nios_system_mm_interconnect_1_cmd_demux cmd_demux_002 (
		.clk                (system_pll_sys_clk_clk),                                   //        clk.clk
		.reset              (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),        //  clk_reset.reset
		.sink_ready         (jtag_to_fpga_bridge_master_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (jtag_to_fpga_bridge_master_limiter_cmd_src_channel),       //           .channel
		.sink_data          (jtag_to_fpga_bridge_master_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (jtag_to_fpga_bridge_master_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (jtag_to_fpga_bridge_master_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (jtag_to_fpga_bridge_master_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_002_src0_ready),                                 //       src0.ready
		.src0_valid         (cmd_demux_002_src0_valid),                                 //           .valid
		.src0_data          (cmd_demux_002_src0_data),                                  //           .data
		.src0_channel       (cmd_demux_002_src0_channel),                               //           .channel
		.src0_startofpacket (cmd_demux_002_src0_startofpacket),                         //           .startofpacket
		.src0_endofpacket   (cmd_demux_002_src0_endofpacket),                           //           .endofpacket
		.src1_ready         (cmd_demux_002_src1_ready),                                 //       src1.ready
		.src1_valid         (cmd_demux_002_src1_valid),                                 //           .valid
		.src1_data          (cmd_demux_002_src1_data),                                  //           .data
		.src1_channel       (cmd_demux_002_src1_channel),                               //           .channel
		.src1_startofpacket (cmd_demux_002_src1_startofpacket),                         //           .startofpacket
		.src1_endofpacket   (cmd_demux_002_src1_endofpacket),                           //           .endofpacket
		.src2_ready         (cmd_demux_002_src2_ready),                                 //       src2.ready
		.src2_valid         (cmd_demux_002_src2_valid),                                 //           .valid
		.src2_data          (cmd_demux_002_src2_data),                                  //           .data
		.src2_channel       (cmd_demux_002_src2_channel),                               //           .channel
		.src2_startofpacket (cmd_demux_002_src2_startofpacket),                         //           .startofpacket
		.src2_endofpacket   (cmd_demux_002_src2_endofpacket),                           //           .endofpacket
		.src3_ready         (cmd_demux_002_src3_ready),                                 //       src3.ready
		.src3_valid         (cmd_demux_002_src3_valid),                                 //           .valid
		.src3_data          (cmd_demux_002_src3_data),                                  //           .data
		.src3_channel       (cmd_demux_002_src3_channel),                               //           .channel
		.src3_startofpacket (cmd_demux_002_src3_startofpacket),                         //           .startofpacket
		.src3_endofpacket   (cmd_demux_002_src3_endofpacket)                            //           .endofpacket
	);

	tag_nios_system_mm_interconnect_1_cmd_mux cmd_mux (
		.clk                 (system_pll_sys_clk_clk),                            //       clk.clk
		.reset               (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                 //       src.ready
		.src_valid           (cmd_mux_src_valid),                                 //          .valid
		.src_data            (cmd_mux_src_data),                                  //          .data
		.src_channel         (cmd_mux_src_channel),                               //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                         //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                           //          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                              //     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                              //          .valid
		.sink0_channel       (cmd_demux_src0_channel),                            //          .channel
		.sink0_data          (cmd_demux_src0_data),                               //          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                      //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket),                        //          .endofpacket
		.sink1_ready         (cmd_demux_001_src0_ready),                          //     sink1.ready
		.sink1_valid         (cmd_demux_001_src0_valid),                          //          .valid
		.sink1_channel       (cmd_demux_001_src0_channel),                        //          .channel
		.sink1_data          (cmd_demux_001_src0_data),                           //          .data
		.sink1_startofpacket (cmd_demux_001_src0_startofpacket),                  //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src0_endofpacket),                    //          .endofpacket
		.sink2_ready         (cmd_demux_002_src0_ready),                          //     sink2.ready
		.sink2_valid         (cmd_demux_002_src0_valid),                          //          .valid
		.sink2_channel       (cmd_demux_002_src0_channel),                        //          .channel
		.sink2_data          (cmd_demux_002_src0_data),                           //          .data
		.sink2_startofpacket (cmd_demux_002_src0_startofpacket),                  //          .startofpacket
		.sink2_endofpacket   (cmd_demux_002_src0_endofpacket)                     //          .endofpacket
	);

	tag_nios_system_mm_interconnect_1_cmd_mux cmd_mux_001 (
		.clk                 (system_pll_sys_clk_clk),                            //       clk.clk
		.reset               (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                             //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                             //          .valid
		.src_data            (cmd_mux_001_src_data),                              //          .data
		.src_channel         (cmd_mux_001_src_channel),                           //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                     //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                       //          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                              //     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                              //          .valid
		.sink0_channel       (cmd_demux_src1_channel),                            //          .channel
		.sink0_data          (cmd_demux_src1_data),                               //          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),                      //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket),                        //          .endofpacket
		.sink1_ready         (cmd_demux_001_src1_ready),                          //     sink1.ready
		.sink1_valid         (cmd_demux_001_src1_valid),                          //          .valid
		.sink1_channel       (cmd_demux_001_src1_channel),                        //          .channel
		.sink1_data          (cmd_demux_001_src1_data),                           //          .data
		.sink1_startofpacket (cmd_demux_001_src1_startofpacket),                  //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src1_endofpacket),                    //          .endofpacket
		.sink2_ready         (cmd_demux_002_src1_ready),                          //     sink2.ready
		.sink2_valid         (cmd_demux_002_src1_valid),                          //          .valid
		.sink2_channel       (cmd_demux_002_src1_channel),                        //          .channel
		.sink2_data          (cmd_demux_002_src1_data),                           //          .data
		.sink2_startofpacket (cmd_demux_002_src1_startofpacket),                  //          .startofpacket
		.sink2_endofpacket   (cmd_demux_002_src1_endofpacket)                     //          .endofpacket
	);

	tag_nios_system_mm_interconnect_1_cmd_mux cmd_mux_002 (
		.clk                 (system_pll_sys_clk_clk),                            //       clk.clk
		.reset               (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                             //       src.ready
		.src_valid           (cmd_mux_002_src_valid),                             //          .valid
		.src_data            (cmd_mux_002_src_data),                              //          .data
		.src_channel         (cmd_mux_002_src_channel),                           //          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),                     //          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                       //          .endofpacket
		.sink0_ready         (cmd_demux_src2_ready),                              //     sink0.ready
		.sink0_valid         (cmd_demux_src2_valid),                              //          .valid
		.sink0_channel       (cmd_demux_src2_channel),                            //          .channel
		.sink0_data          (cmd_demux_src2_data),                               //          .data
		.sink0_startofpacket (cmd_demux_src2_startofpacket),                      //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src2_endofpacket),                        //          .endofpacket
		.sink1_ready         (cmd_demux_001_src2_ready),                          //     sink1.ready
		.sink1_valid         (cmd_demux_001_src2_valid),                          //          .valid
		.sink1_channel       (cmd_demux_001_src2_channel),                        //          .channel
		.sink1_data          (cmd_demux_001_src2_data),                           //          .data
		.sink1_startofpacket (cmd_demux_001_src2_startofpacket),                  //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src2_endofpacket),                    //          .endofpacket
		.sink2_ready         (cmd_demux_002_src2_ready),                          //     sink2.ready
		.sink2_valid         (cmd_demux_002_src2_valid),                          //          .valid
		.sink2_channel       (cmd_demux_002_src2_channel),                        //          .channel
		.sink2_data          (cmd_demux_002_src2_data),                           //          .data
		.sink2_startofpacket (cmd_demux_002_src2_startofpacket),                  //          .startofpacket
		.sink2_endofpacket   (cmd_demux_002_src2_endofpacket)                     //          .endofpacket
	);

	tag_nios_system_mm_interconnect_1_cmd_mux cmd_mux_003 (
		.clk                 (system_pll_sys_clk_clk),                            //       clk.clk
		.reset               (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                             //       src.ready
		.src_valid           (cmd_mux_003_src_valid),                             //          .valid
		.src_data            (cmd_mux_003_src_data),                              //          .data
		.src_channel         (cmd_mux_003_src_channel),                           //          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),                     //          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                       //          .endofpacket
		.sink0_ready         (cmd_demux_src3_ready),                              //     sink0.ready
		.sink0_valid         (cmd_demux_src3_valid),                              //          .valid
		.sink0_channel       (cmd_demux_src3_channel),                            //          .channel
		.sink0_data          (cmd_demux_src3_data),                               //          .data
		.sink0_startofpacket (cmd_demux_src3_startofpacket),                      //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src3_endofpacket),                        //          .endofpacket
		.sink1_ready         (cmd_demux_001_src3_ready),                          //     sink1.ready
		.sink1_valid         (cmd_demux_001_src3_valid),                          //          .valid
		.sink1_channel       (cmd_demux_001_src3_channel),                        //          .channel
		.sink1_data          (cmd_demux_001_src3_data),                           //          .data
		.sink1_startofpacket (cmd_demux_001_src3_startofpacket),                  //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src3_endofpacket),                    //          .endofpacket
		.sink2_ready         (cmd_demux_002_src3_ready),                          //     sink2.ready
		.sink2_valid         (cmd_demux_002_src3_valid),                          //          .valid
		.sink2_channel       (cmd_demux_002_src3_channel),                        //          .channel
		.sink2_data          (cmd_demux_002_src3_data),                           //          .data
		.sink2_startofpacket (cmd_demux_002_src3_startofpacket),                  //          .startofpacket
		.sink2_endofpacket   (cmd_demux_002_src3_endofpacket)                     //          .endofpacket
	);

	tag_nios_system_mm_interconnect_1_rsp_demux rsp_demux (
		.clk                (system_pll_sys_clk_clk),                            //       clk.clk
		.reset              (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_003_src_ready),                              //      sink.ready
		.sink_channel       (router_003_src_channel),                            //          .channel
		.sink_data          (router_003_src_data),                               //          .data
		.sink_startofpacket (router_003_src_startofpacket),                      //          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                        //          .endofpacket
		.sink_valid         (router_003_src_valid),                              //          .valid
		.src0_ready         (rsp_demux_src0_ready),                              //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                              //          .valid
		.src0_data          (rsp_demux_src0_data),                               //          .data
		.src0_channel       (rsp_demux_src0_channel),                            //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                      //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),                        //          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                              //      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                              //          .valid
		.src1_data          (rsp_demux_src1_data),                               //          .data
		.src1_channel       (rsp_demux_src1_channel),                            //          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),                      //          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket),                        //          .endofpacket
		.src2_ready         (rsp_demux_src2_ready),                              //      src2.ready
		.src2_valid         (rsp_demux_src2_valid),                              //          .valid
		.src2_data          (rsp_demux_src2_data),                               //          .data
		.src2_channel       (rsp_demux_src2_channel),                            //          .channel
		.src2_startofpacket (rsp_demux_src2_startofpacket),                      //          .startofpacket
		.src2_endofpacket   (rsp_demux_src2_endofpacket)                         //          .endofpacket
	);

	tag_nios_system_mm_interconnect_1_rsp_demux rsp_demux_001 (
		.clk                (system_pll_sys_clk_clk),                            //       clk.clk
		.reset              (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_004_src_ready),                              //      sink.ready
		.sink_channel       (router_004_src_channel),                            //          .channel
		.sink_data          (router_004_src_data),                               //          .data
		.sink_startofpacket (router_004_src_startofpacket),                      //          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                        //          .endofpacket
		.sink_valid         (router_004_src_valid),                              //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                          //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                          //          .valid
		.src0_data          (rsp_demux_001_src0_data),                           //          .data
		.src0_channel       (rsp_demux_001_src0_channel),                        //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                  //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket),                    //          .endofpacket
		.src1_ready         (rsp_demux_001_src1_ready),                          //      src1.ready
		.src1_valid         (rsp_demux_001_src1_valid),                          //          .valid
		.src1_data          (rsp_demux_001_src1_data),                           //          .data
		.src1_channel       (rsp_demux_001_src1_channel),                        //          .channel
		.src1_startofpacket (rsp_demux_001_src1_startofpacket),                  //          .startofpacket
		.src1_endofpacket   (rsp_demux_001_src1_endofpacket),                    //          .endofpacket
		.src2_ready         (rsp_demux_001_src2_ready),                          //      src2.ready
		.src2_valid         (rsp_demux_001_src2_valid),                          //          .valid
		.src2_data          (rsp_demux_001_src2_data),                           //          .data
		.src2_channel       (rsp_demux_001_src2_channel),                        //          .channel
		.src2_startofpacket (rsp_demux_001_src2_startofpacket),                  //          .startofpacket
		.src2_endofpacket   (rsp_demux_001_src2_endofpacket)                     //          .endofpacket
	);

	tag_nios_system_mm_interconnect_1_rsp_demux rsp_demux_002 (
		.clk                (system_pll_sys_clk_clk),                            //       clk.clk
		.reset              (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_005_src_ready),                              //      sink.ready
		.sink_channel       (router_005_src_channel),                            //          .channel
		.sink_data          (router_005_src_data),                               //          .data
		.sink_startofpacket (router_005_src_startofpacket),                      //          .startofpacket
		.sink_endofpacket   (router_005_src_endofpacket),                        //          .endofpacket
		.sink_valid         (router_005_src_valid),                              //          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                          //      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                          //          .valid
		.src0_data          (rsp_demux_002_src0_data),                           //          .data
		.src0_channel       (rsp_demux_002_src0_channel),                        //          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),                  //          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket),                    //          .endofpacket
		.src1_ready         (rsp_demux_002_src1_ready),                          //      src1.ready
		.src1_valid         (rsp_demux_002_src1_valid),                          //          .valid
		.src1_data          (rsp_demux_002_src1_data),                           //          .data
		.src1_channel       (rsp_demux_002_src1_channel),                        //          .channel
		.src1_startofpacket (rsp_demux_002_src1_startofpacket),                  //          .startofpacket
		.src1_endofpacket   (rsp_demux_002_src1_endofpacket),                    //          .endofpacket
		.src2_ready         (rsp_demux_002_src2_ready),                          //      src2.ready
		.src2_valid         (rsp_demux_002_src2_valid),                          //          .valid
		.src2_data          (rsp_demux_002_src2_data),                           //          .data
		.src2_channel       (rsp_demux_002_src2_channel),                        //          .channel
		.src2_startofpacket (rsp_demux_002_src2_startofpacket),                  //          .startofpacket
		.src2_endofpacket   (rsp_demux_002_src2_endofpacket)                     //          .endofpacket
	);

	tag_nios_system_mm_interconnect_1_rsp_demux rsp_demux_003 (
		.clk                (system_pll_sys_clk_clk),                            //       clk.clk
		.reset              (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_006_src_ready),                              //      sink.ready
		.sink_channel       (router_006_src_channel),                            //          .channel
		.sink_data          (router_006_src_data),                               //          .data
		.sink_startofpacket (router_006_src_startofpacket),                      //          .startofpacket
		.sink_endofpacket   (router_006_src_endofpacket),                        //          .endofpacket
		.sink_valid         (router_006_src_valid),                              //          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                          //      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                          //          .valid
		.src0_data          (rsp_demux_003_src0_data),                           //          .data
		.src0_channel       (rsp_demux_003_src0_channel),                        //          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),                  //          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket),                    //          .endofpacket
		.src1_ready         (rsp_demux_003_src1_ready),                          //      src1.ready
		.src1_valid         (rsp_demux_003_src1_valid),                          //          .valid
		.src1_data          (rsp_demux_003_src1_data),                           //          .data
		.src1_channel       (rsp_demux_003_src1_channel),                        //          .channel
		.src1_startofpacket (rsp_demux_003_src1_startofpacket),                  //          .startofpacket
		.src1_endofpacket   (rsp_demux_003_src1_endofpacket),                    //          .endofpacket
		.src2_ready         (rsp_demux_003_src2_ready),                          //      src2.ready
		.src2_valid         (rsp_demux_003_src2_valid),                          //          .valid
		.src2_data          (rsp_demux_003_src2_data),                           //          .data
		.src2_channel       (rsp_demux_003_src2_channel),                        //          .channel
		.src2_startofpacket (rsp_demux_003_src2_startofpacket),                  //          .startofpacket
		.src2_endofpacket   (rsp_demux_003_src2_endofpacket)                     //          .endofpacket
	);

	tag_nios_system_mm_interconnect_1_rsp_mux rsp_mux (
		.clk                 (system_pll_sys_clk_clk),                                                   //       clk.clk
		.reset               (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                                                        //       src.ready
		.src_valid           (rsp_mux_src_valid),                                                        //          .valid
		.src_data            (rsp_mux_src_data),                                                         //          .data
		.src_channel         (rsp_mux_src_channel),                                                      //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                                                //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                                                  //          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                                                     //     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                                                     //          .valid
		.sink0_channel       (rsp_demux_src0_channel),                                                   //          .channel
		.sink0_data          (rsp_demux_src0_data),                                                      //          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                                             //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket),                                               //          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),                                                 //     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),                                                 //          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),                                               //          .channel
		.sink1_data          (rsp_demux_001_src0_data),                                                  //          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),                                         //          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket),                                           //          .endofpacket
		.sink2_ready         (rsp_demux_002_src0_ready),                                                 //     sink2.ready
		.sink2_valid         (rsp_demux_002_src0_valid),                                                 //          .valid
		.sink2_channel       (rsp_demux_002_src0_channel),                                               //          .channel
		.sink2_data          (rsp_demux_002_src0_data),                                                  //          .data
		.sink2_startofpacket (rsp_demux_002_src0_startofpacket),                                         //          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src0_endofpacket),                                           //          .endofpacket
		.sink3_ready         (rsp_demux_003_src0_ready),                                                 //     sink3.ready
		.sink3_valid         (rsp_demux_003_src0_valid),                                                 //          .valid
		.sink3_channel       (rsp_demux_003_src0_channel),                                               //          .channel
		.sink3_data          (rsp_demux_003_src0_data),                                                  //          .data
		.sink3_startofpacket (rsp_demux_003_src0_startofpacket),                                         //          .startofpacket
		.sink3_endofpacket   (rsp_demux_003_src0_endofpacket)                                            //          .endofpacket
	);

	tag_nios_system_mm_interconnect_1_rsp_mux rsp_mux_001 (
		.clk                 (system_pll_sys_clk_clk),                                                   //       clk.clk
		.reset               (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                                                    //       src.ready
		.src_valid           (rsp_mux_001_src_valid),                                                    //          .valid
		.src_data            (rsp_mux_001_src_data),                                                     //          .data
		.src_channel         (rsp_mux_001_src_channel),                                                  //          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),                                            //          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),                                              //          .endofpacket
		.sink0_ready         (rsp_demux_src1_ready),                                                     //     sink0.ready
		.sink0_valid         (rsp_demux_src1_valid),                                                     //          .valid
		.sink0_channel       (rsp_demux_src1_channel),                                                   //          .channel
		.sink0_data          (rsp_demux_src1_data),                                                      //          .data
		.sink0_startofpacket (rsp_demux_src1_startofpacket),                                             //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src1_endofpacket),                                               //          .endofpacket
		.sink1_ready         (rsp_demux_001_src1_ready),                                                 //     sink1.ready
		.sink1_valid         (rsp_demux_001_src1_valid),                                                 //          .valid
		.sink1_channel       (rsp_demux_001_src1_channel),                                               //          .channel
		.sink1_data          (rsp_demux_001_src1_data),                                                  //          .data
		.sink1_startofpacket (rsp_demux_001_src1_startofpacket),                                         //          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src1_endofpacket),                                           //          .endofpacket
		.sink2_ready         (rsp_demux_002_src1_ready),                                                 //     sink2.ready
		.sink2_valid         (rsp_demux_002_src1_valid),                                                 //          .valid
		.sink2_channel       (rsp_demux_002_src1_channel),                                               //          .channel
		.sink2_data          (rsp_demux_002_src1_data),                                                  //          .data
		.sink2_startofpacket (rsp_demux_002_src1_startofpacket),                                         //          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src1_endofpacket),                                           //          .endofpacket
		.sink3_ready         (rsp_demux_003_src1_ready),                                                 //     sink3.ready
		.sink3_valid         (rsp_demux_003_src1_valid),                                                 //          .valid
		.sink3_channel       (rsp_demux_003_src1_channel),                                               //          .channel
		.sink3_data          (rsp_demux_003_src1_data),                                                  //          .data
		.sink3_startofpacket (rsp_demux_003_src1_startofpacket),                                         //          .startofpacket
		.sink3_endofpacket   (rsp_demux_003_src1_endofpacket)                                            //          .endofpacket
	);

	tag_nios_system_mm_interconnect_1_rsp_mux rsp_mux_002 (
		.clk                 (system_pll_sys_clk_clk),                            //       clk.clk
		.reset               (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_002_src_ready),                             //       src.ready
		.src_valid           (rsp_mux_002_src_valid),                             //          .valid
		.src_data            (rsp_mux_002_src_data),                              //          .data
		.src_channel         (rsp_mux_002_src_channel),                           //          .channel
		.src_startofpacket   (rsp_mux_002_src_startofpacket),                     //          .startofpacket
		.src_endofpacket     (rsp_mux_002_src_endofpacket),                       //          .endofpacket
		.sink0_ready         (rsp_demux_src2_ready),                              //     sink0.ready
		.sink0_valid         (rsp_demux_src2_valid),                              //          .valid
		.sink0_channel       (rsp_demux_src2_channel),                            //          .channel
		.sink0_data          (rsp_demux_src2_data),                               //          .data
		.sink0_startofpacket (rsp_demux_src2_startofpacket),                      //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src2_endofpacket),                        //          .endofpacket
		.sink1_ready         (rsp_demux_001_src2_ready),                          //     sink1.ready
		.sink1_valid         (rsp_demux_001_src2_valid),                          //          .valid
		.sink1_channel       (rsp_demux_001_src2_channel),                        //          .channel
		.sink1_data          (rsp_demux_001_src2_data),                           //          .data
		.sink1_startofpacket (rsp_demux_001_src2_startofpacket),                  //          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src2_endofpacket),                    //          .endofpacket
		.sink2_ready         (rsp_demux_002_src2_ready),                          //     sink2.ready
		.sink2_valid         (rsp_demux_002_src2_valid),                          //          .valid
		.sink2_channel       (rsp_demux_002_src2_channel),                        //          .channel
		.sink2_data          (rsp_demux_002_src2_data),                           //          .data
		.sink2_startofpacket (rsp_demux_002_src2_startofpacket),                  //          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src2_endofpacket),                    //          .endofpacket
		.sink3_ready         (rsp_demux_003_src2_ready),                          //     sink3.ready
		.sink3_valid         (rsp_demux_003_src2_valid),                          //          .valid
		.sink3_channel       (rsp_demux_003_src2_channel),                        //          .channel
		.sink3_data          (rsp_demux_003_src2_data),                           //          .data
		.sink3_startofpacket (rsp_demux_003_src2_startofpacket),                  //          .startofpacket
		.sink3_endofpacket   (rsp_demux_003_src2_endofpacket)                     //          .endofpacket
	);

	tag_nios_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (system_pll_sys_clk_clk),                                       // in_clk_0.clk
		.in_rst_0_reset (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),            // in_rst_0.reset
		.in_0_data      (jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (jtag_uart_arm_0_avalon_jtag_slave_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),                                 //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),                                //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),                                //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)                                 //         .error
	);

	tag_nios_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_001 (
		.in_clk_0_clk   (system_pll_sys_clk_clk),                                       // in_clk_0.clk
		.in_rst_0_reset (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),            // in_rst_0.reset
		.in_0_data      (jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (jtag_uart_arm_1_avalon_jtag_slave_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_001_out_0_data),                             //    out_0.data
		.out_0_valid    (avalon_st_adapter_001_out_0_valid),                            //         .valid
		.out_0_ready    (avalon_st_adapter_001_out_0_ready),                            //         .ready
		.out_0_error    (avalon_st_adapter_001_out_0_error)                             //         .error
	);

	tag_nios_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_002 (
		.in_clk_0_clk   (system_pll_sys_clk_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),       // in_rst_0.reset
		.in_0_data      (dnn_accelerator_avalon_slave_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (dnn_accelerator_avalon_slave_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (dnn_accelerator_avalon_slave_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_002_out_0_data),                        //    out_0.data
		.out_0_valid    (avalon_st_adapter_002_out_0_valid),                       //         .valid
		.out_0_ready    (avalon_st_adapter_002_out_0_ready),                       //         .ready
		.out_0_error    (avalon_st_adapter_002_out_0_error)                        //         .error
	);

	tag_nios_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_003 (
		.in_clk_0_clk   (system_pll_sys_clk_clk),                                        // in_clk_0.clk
		.in_rst_0_reset (jtag_uart_arm_0_reset_reset_bridge_in_reset_reset),             // in_rst_0.reset
		.in_0_data      (dma_hps_to_fpga_control_port_slave_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (dma_hps_to_fpga_control_port_slave_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (dma_hps_to_fpga_control_port_slave_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_003_out_0_data),                              //    out_0.data
		.out_0_valid    (avalon_st_adapter_003_out_0_valid),                             //         .valid
		.out_0_ready    (avalon_st_adapter_003_out_0_ready),                             //         .ready
		.out_0_error    (avalon_st_adapter_003_out_0_error)                              //         .error
	);

endmodule
