// Seed: 1793195490
module module_0 (
    output wire id_0,
    output uwire id_1,
    input wire id_2,
    output supply1 id_3,
    output tri id_4
);
  wire id_6;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output supply1 id_2,
    input supply1 id_3,
    output supply1 id_4,
    output tri1 id_5,
    output uwire id_6,
    input tri0 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input supply1 id_10,
    input tri id_11,
    input supply0 id_12,
    input uwire id_13,
    input tri0 id_14,
    input wand id_15,
    input wire id_16,
    input tri id_17,
    output uwire id_18,
    input supply1 id_19,
    input supply1 id_20,
    input supply1 id_21,
    input wor id_22,
    input supply1 id_23,
    input tri0 id_24
);
  assign id_5 = id_23 ? id_8 : 1'b0;
  and (
      id_2,
      id_13,
      id_0,
      id_16,
      id_21,
      id_17,
      id_11,
      id_19,
      id_1,
      id_9,
      id_23,
      id_3,
      id_20,
      id_8,
      id_12,
      id_14,
      id_7,
      id_15,
      id_24
  );
  module_0(
      id_18, id_6, id_3, id_6, id_2
  );
  tri1 id_26 = 1;
endmodule
