<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\impl\gwsynthesis\tangprimer20k_vdp_cartridge_v9918.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\tangprimer20k_vdp_cartridge_test.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri May 30 22:40:51 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4652</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2706</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk14m</td>
<td>Base</td>
<td>69.832</td>
<td>14.320
<td>0.000</td>
<td>34.916</td>
<td></td>
<td></td>
<td>clk14m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.639</td>
<td>85.920
<td>0.000</td>
<td>5.819</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.639</td>
<td>85.920
<td>0.000</td>
<td>5.819</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.277</td>
<td>42.960
<td>0.000</td>
<td>11.639</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.916</td>
<td>28.640
<td>0.000</td>
<td>17.458</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>23.277</td>
<td>42.960
<td>0.000</td>
<td>11.639</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>42.960(MHz)</td>
<td>150.017(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk14m!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk14m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk14m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>16.612</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_6_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.631</td>
</tr>
<tr>
<td>2</td>
<td>16.612</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_7_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.631</td>
</tr>
<tr>
<td>3</td>
<td>16.627</td>
<td>u_msx_slot/ff_address_6_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_register/vdp_vram_rd_req_s5/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.615</td>
</tr>
<tr>
<td>4</td>
<td>16.760</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_1_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.482</td>
</tr>
<tr>
<td>5</td>
<td>16.767</td>
<td>u_v9918/ff_rdata_1_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[0]_1_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.476</td>
</tr>
<tr>
<td>6</td>
<td>16.767</td>
<td>u_v9918/ff_rdata_1_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[0]_2_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.476</td>
</tr>
<tr>
<td>7</td>
<td>16.770</td>
<td>u_v9918/ff_rdata_1_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[3]_0_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.472</td>
</tr>
<tr>
<td>8</td>
<td>16.770</td>
<td>u_v9918/ff_rdata_1_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[3]_4_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.472</td>
</tr>
<tr>
<td>9</td>
<td>16.770</td>
<td>u_v9918/ff_rdata_1_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[0]_0_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.472</td>
</tr>
<tr>
<td>10</td>
<td>16.770</td>
<td>u_v9918/ff_rdata_1_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[0]_4_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.472</td>
</tr>
<tr>
<td>11</td>
<td>16.790</td>
<td>u_v9918/ff_rdata_1_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[2]_1_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.452</td>
</tr>
<tr>
<td>12</td>
<td>16.790</td>
<td>u_v9918/ff_rdata_1_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[2]_2_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.452</td>
</tr>
<tr>
<td>13</td>
<td>16.795</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_4_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.447</td>
</tr>
<tr>
<td>14</td>
<td>16.795</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_10_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.447</td>
</tr>
<tr>
<td>15</td>
<td>16.799</td>
<td>u_v9918/ff_rdata_1_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[3]_1_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.444</td>
</tr>
<tr>
<td>16</td>
<td>16.799</td>
<td>u_v9918/ff_rdata_1_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[3]_2_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.444</td>
</tr>
<tr>
<td>17</td>
<td>16.810</td>
<td>u_v9918/ff_rdata_1_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[1]_0_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.433</td>
</tr>
<tr>
<td>18</td>
<td>16.810</td>
<td>u_v9918/ff_rdata_1_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[1]_1_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.433</td>
</tr>
<tr>
<td>19</td>
<td>16.810</td>
<td>u_v9918/ff_rdata_1_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[1]_2_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.433</td>
</tr>
<tr>
<td>20</td>
<td>16.843</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_dotstate_1_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_7_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.400</td>
</tr>
<tr>
<td>21</td>
<td>16.901</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_9_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.341</td>
</tr>
<tr>
<td>22</td>
<td>16.919</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_1_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.324</td>
</tr>
<tr>
<td>23</td>
<td>16.927</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_11_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.315</td>
</tr>
<tr>
<td>24</td>
<td>16.927</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.315</td>
</tr>
<tr>
<td>25</td>
<td>16.944</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_12_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.277</td>
<td>0.000</td>
<td>6.298</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.060</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_we_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/WRE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>2</td>
<td>0.060</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_we_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/WRE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>3</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>4</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>5</td>
<td>0.077</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_16_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/DI[13]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>6</td>
<td>0.077</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_13_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[10]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>7</td>
<td>0.205</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_address_1_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/AD[5]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>8</td>
<td>0.215</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_9_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[7]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>9</td>
<td>0.225</td>
<td>u_v9918/ff_wdata_0_s0/Q</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s/DI[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>10</td>
<td>0.227</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_8_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[6]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>11</td>
<td>0.228</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_10_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[8]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>12</td>
<td>0.230</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_17_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[14]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.479</td>
</tr>
<tr>
<td>13</td>
<td>0.230</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_17_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[11]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.479</td>
</tr>
<tr>
<td>14</td>
<td>0.321</td>
<td>u_vram16k/ff_rdata_en_s0/Q</td>
<td>u_v9918/ff_rdata_1_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.332</td>
</tr>
<tr>
<td>15</td>
<td>0.321</td>
<td>u_vram16k/ff_rdata_en_s0/Q</td>
<td>u_v9918/ff_rdata_2_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.332</td>
</tr>
<tr>
<td>16</td>
<td>0.334</td>
<td>u_v9918/ff_address_4_s0/Q</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s/AD[4]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.452</td>
</tr>
<tr>
<td>17</td>
<td>0.337</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_16_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[13]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
<tr>
<td>18</td>
<td>0.337</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_2_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[1]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
<tr>
<td>19</td>
<td>0.337</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_13_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/DI[10]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
<tr>
<td>20</td>
<td>0.337</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_2_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/DI[1]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
<tr>
<td>21</td>
<td>0.344</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_address_9_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/AD[13]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>22</td>
<td>0.344</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_address_7_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/AD[11]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>23</td>
<td>0.344</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_address_6_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/AD[10]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>24</td>
<td>0.344</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_address_9_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/AD[13]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>25</td>
<td>0.344</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_address_8_s0/Q</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/AD[12]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>9.876</td>
<td>10.876</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_msx_slot/ff_merq_wr_s0</td>
</tr>
<tr>
<td>2</td>
<td>9.876</td>
<td>10.876</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_msx_slot/ff_merq_wr_pre_s0</td>
</tr>
<tr>
<td>3</td>
<td>9.876</td>
<td>10.876</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_msx_slot/ff_address_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>9.876</td>
<td>10.876</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_msx_slot/ff_wdata_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>9.876</td>
<td>10.876</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_v9918/ff_address_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>9.876</td>
<td>10.876</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_11_s0</td>
</tr>
<tr>
<td>7</td>
<td>9.876</td>
<td>10.876</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_v_cnt_in_frame_4_s0</td>
</tr>
<tr>
<td>8</td>
<td>9.876</td>
<td>10.876</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_v9918/u_v9918_core/u_vdp_text12/ff_prepattern_5_s0</td>
</tr>
<tr>
<td>9</td>
<td>9.876</td>
<td>10.876</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_line_buf_disp_we_s0</td>
</tr>
<tr>
<td>10</td>
<td>9.876</td>
<td>10.876</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_window_x_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R22C32[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
</tr>
<tr>
<td>4.383</td>
<td>1.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s3/I0</td>
</tr>
<tr>
<td>4.953</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s3/F</td>
</tr>
<tr>
<td>4.955</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s2/I1</td>
</tr>
<tr>
<td>5.472</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s2/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>6.561</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>7.103</td>
<td>0.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s11/I3</td>
</tr>
<tr>
<td>7.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s11/F</td>
</tr>
<tr>
<td>7.982</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/I2</td>
</tr>
<tr>
<td>8.531</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/F</td>
</tr>
<tr>
<td>9.232</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_6_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 38.064%; route: 3.875, 58.437%; tC2Q: 0.232, 3.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R22C32[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
</tr>
<tr>
<td>4.383</td>
<td>1.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s3/I0</td>
</tr>
<tr>
<td>4.953</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s3/F</td>
</tr>
<tr>
<td>4.955</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s2/I1</td>
</tr>
<tr>
<td>5.472</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s2/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>6.561</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>7.103</td>
<td>0.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s11/I3</td>
</tr>
<tr>
<td>7.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s11/F</td>
</tr>
<tr>
<td>7.982</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/I2</td>
</tr>
<tr>
<td>8.531</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/F</td>
</tr>
<tr>
<td>9.232</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_7_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C24[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 38.064%; route: 3.875, 58.437%; tC2Q: 0.232, 3.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_address_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_register/vdp_vram_rd_req_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR42[A]</td>
<td>u_msx_slot/ff_address_6_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOR42[A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_address_6_s0/Q</td>
</tr>
<tr>
<td>4.163</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td>u_v9918/u_v9918_core/w_write_s2/I1</td>
</tr>
<tr>
<td>4.718</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C52[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/w_write_s2/F</td>
</tr>
<tr>
<td>5.789</td>
<td>1.070</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_register/n322_s6/I0</td>
</tr>
<tr>
<td>6.242</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C26[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_register/n322_s6/F</td>
</tr>
<tr>
<td>6.817</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_register/vdp_vram_addr_set_req_s2/I2</td>
</tr>
<tr>
<td>7.334</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R21C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_register/vdp_vram_addr_set_req_s2/F</td>
</tr>
<tr>
<td>8.754</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n486_s3/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n486_s3/F</td>
</tr>
<tr>
<td>9.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_register/vdp_vram_rd_req_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_register/vdp_vram_rd_req_s5/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_register/vdp_vram_rd_req_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.987, 30.036%; route: 4.396, 66.457%; tC2Q: 0.232, 3.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R22C32[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
</tr>
<tr>
<td>4.383</td>
<td>1.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s3/I0</td>
</tr>
<tr>
<td>4.953</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s3/F</td>
</tr>
<tr>
<td>4.955</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s2/I1</td>
</tr>
<tr>
<td>5.472</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s2/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>6.561</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>7.103</td>
<td>0.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s11/I3</td>
</tr>
<tr>
<td>7.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s11/F</td>
</tr>
<tr>
<td>7.982</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/I2</td>
</tr>
<tr>
<td>8.531</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/F</td>
</tr>
<tr>
<td>9.083</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_1_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 38.938%; route: 3.726, 57.483%; tC2Q: 0.232, 3.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_rdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[0]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>u_v9918/ff_rdata_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R27C37[2][B]</td>
<td style=" font-weight:bold;">u_v9918/ff_rdata_1_s0/Q</td>
</tr>
<tr>
<td>3.972</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>4.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/CIN</td>
</tr>
<tr>
<td>4.989</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/SUM</td>
</tr>
<tr>
<td>5.160</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/I2</td>
</tr>
<tr>
<td>5.715</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/F</td>
</tr>
<tr>
<td>6.134</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/I2</td>
</tr>
<tr>
<td>6.704</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/F</td>
</tr>
<tr>
<td>6.876</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/I3</td>
</tr>
<tr>
<td>7.338</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/F</td>
</tr>
<tr>
<td>7.512</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/I2</td>
</tr>
<tr>
<td>7.965</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/F</td>
</tr>
<tr>
<td>7.983</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s4/I3</td>
</tr>
<tr>
<td>8.532</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s4/F</td>
</tr>
<tr>
<td>9.077</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[0]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[0]_1_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[0]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.606, 55.684%; route: 2.638, 40.733%; tC2Q: 0.232, 3.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_rdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[0]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>u_v9918/ff_rdata_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R27C37[2][B]</td>
<td style=" font-weight:bold;">u_v9918/ff_rdata_1_s0/Q</td>
</tr>
<tr>
<td>3.972</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>4.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/CIN</td>
</tr>
<tr>
<td>4.989</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/SUM</td>
</tr>
<tr>
<td>5.160</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/I2</td>
</tr>
<tr>
<td>5.715</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/F</td>
</tr>
<tr>
<td>6.134</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/I2</td>
</tr>
<tr>
<td>6.704</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/F</td>
</tr>
<tr>
<td>6.876</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/I3</td>
</tr>
<tr>
<td>7.338</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/F</td>
</tr>
<tr>
<td>7.512</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/I2</td>
</tr>
<tr>
<td>7.965</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/F</td>
</tr>
<tr>
<td>7.983</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s4/I3</td>
</tr>
<tr>
<td>8.532</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s4/F</td>
</tr>
<tr>
<td>9.077</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[0]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[0]_2_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[0]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.606, 55.684%; route: 2.638, 40.733%; tC2Q: 0.232, 3.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_rdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[3]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>u_v9918/ff_rdata_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R27C37[2][B]</td>
<td style=" font-weight:bold;">u_v9918/ff_rdata_1_s0/Q</td>
</tr>
<tr>
<td>3.972</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>4.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/CIN</td>
</tr>
<tr>
<td>4.989</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/SUM</td>
</tr>
<tr>
<td>5.160</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/I2</td>
</tr>
<tr>
<td>5.715</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/F</td>
</tr>
<tr>
<td>6.134</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/I2</td>
</tr>
<tr>
<td>6.704</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/F</td>
</tr>
<tr>
<td>6.876</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/I3</td>
</tr>
<tr>
<td>7.338</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/F</td>
</tr>
<tr>
<td>7.512</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/I2</td>
</tr>
<tr>
<td>7.965</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/F</td>
</tr>
<tr>
<td>7.983</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2321_s0/I3</td>
</tr>
<tr>
<td>8.532</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2321_s0/F</td>
</tr>
<tr>
<td>9.073</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[3]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[3]_0_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C24[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[3]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.606, 55.716%; route: 2.634, 40.700%; tC2Q: 0.232, 3.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_rdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[3]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>u_v9918/ff_rdata_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R27C37[2][B]</td>
<td style=" font-weight:bold;">u_v9918/ff_rdata_1_s0/Q</td>
</tr>
<tr>
<td>3.972</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>4.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/CIN</td>
</tr>
<tr>
<td>4.989</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/SUM</td>
</tr>
<tr>
<td>5.160</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/I2</td>
</tr>
<tr>
<td>5.715</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/F</td>
</tr>
<tr>
<td>6.134</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/I2</td>
</tr>
<tr>
<td>6.704</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/F</td>
</tr>
<tr>
<td>6.876</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/I3</td>
</tr>
<tr>
<td>7.338</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/F</td>
</tr>
<tr>
<td>7.512</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/I2</td>
</tr>
<tr>
<td>7.965</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/F</td>
</tr>
<tr>
<td>7.983</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2321_s0/I3</td>
</tr>
<tr>
<td>8.532</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2321_s0/F</td>
</tr>
<tr>
<td>9.073</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[3]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[3]_4_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C24[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[3]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.606, 55.716%; route: 2.634, 40.700%; tC2Q: 0.232, 3.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_rdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[0]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>u_v9918/ff_rdata_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R27C37[2][B]</td>
<td style=" font-weight:bold;">u_v9918/ff_rdata_1_s0/Q</td>
</tr>
<tr>
<td>3.972</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>4.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/CIN</td>
</tr>
<tr>
<td>4.989</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/SUM</td>
</tr>
<tr>
<td>5.160</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/I2</td>
</tr>
<tr>
<td>5.715</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/F</td>
</tr>
<tr>
<td>6.134</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/I2</td>
</tr>
<tr>
<td>6.704</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/F</td>
</tr>
<tr>
<td>6.876</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/I3</td>
</tr>
<tr>
<td>7.338</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/F</td>
</tr>
<tr>
<td>7.512</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/I2</td>
</tr>
<tr>
<td>7.965</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/F</td>
</tr>
<tr>
<td>7.983</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s4/I3</td>
</tr>
<tr>
<td>8.532</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s4/F</td>
</tr>
<tr>
<td>9.073</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[0]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[0]_0_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[0]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.606, 55.716%; route: 2.634, 40.700%; tC2Q: 0.232, 3.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_rdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[0]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>u_v9918/ff_rdata_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R27C37[2][B]</td>
<td style=" font-weight:bold;">u_v9918/ff_rdata_1_s0/Q</td>
</tr>
<tr>
<td>3.972</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>4.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/CIN</td>
</tr>
<tr>
<td>4.989</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/SUM</td>
</tr>
<tr>
<td>5.160</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/I2</td>
</tr>
<tr>
<td>5.715</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/F</td>
</tr>
<tr>
<td>6.134</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/I2</td>
</tr>
<tr>
<td>6.704</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/F</td>
</tr>
<tr>
<td>6.876</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/I3</td>
</tr>
<tr>
<td>7.338</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/F</td>
</tr>
<tr>
<td>7.512</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/I2</td>
</tr>
<tr>
<td>7.965</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/F</td>
</tr>
<tr>
<td>7.983</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s4/I3</td>
</tr>
<tr>
<td>8.532</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s4/F</td>
</tr>
<tr>
<td>9.073</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[0]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[0]_4_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C24[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[0]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.606, 55.716%; route: 2.634, 40.700%; tC2Q: 0.232, 3.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_rdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[2]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>u_v9918/ff_rdata_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R27C37[2][B]</td>
<td style=" font-weight:bold;">u_v9918/ff_rdata_1_s0/Q</td>
</tr>
<tr>
<td>3.972</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>4.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/CIN</td>
</tr>
<tr>
<td>4.989</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/SUM</td>
</tr>
<tr>
<td>5.160</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/I2</td>
</tr>
<tr>
<td>5.715</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/F</td>
</tr>
<tr>
<td>6.134</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/I2</td>
</tr>
<tr>
<td>6.704</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/F</td>
</tr>
<tr>
<td>6.876</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/I3</td>
</tr>
<tr>
<td>7.338</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/F</td>
</tr>
<tr>
<td>7.512</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/I2</td>
</tr>
<tr>
<td>7.965</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/F</td>
</tr>
<tr>
<td>7.983</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2311_s0/I3</td>
</tr>
<tr>
<td>8.532</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2311_s0/F</td>
</tr>
<tr>
<td>9.053</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[2]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[2]_1_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[2]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.606, 55.889%; route: 2.614, 40.515%; tC2Q: 0.232, 3.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_rdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[2]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>u_v9918/ff_rdata_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R27C37[2][B]</td>
<td style=" font-weight:bold;">u_v9918/ff_rdata_1_s0/Q</td>
</tr>
<tr>
<td>3.972</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>4.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/CIN</td>
</tr>
<tr>
<td>4.989</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/SUM</td>
</tr>
<tr>
<td>5.160</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/I2</td>
</tr>
<tr>
<td>5.715</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/F</td>
</tr>
<tr>
<td>6.134</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/I2</td>
</tr>
<tr>
<td>6.704</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/F</td>
</tr>
<tr>
<td>6.876</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/I3</td>
</tr>
<tr>
<td>7.338</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/F</td>
</tr>
<tr>
<td>7.512</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/I2</td>
</tr>
<tr>
<td>7.965</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/F</td>
</tr>
<tr>
<td>7.983</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2311_s0/I3</td>
</tr>
<tr>
<td>8.532</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2311_s0/F</td>
</tr>
<tr>
<td>9.053</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[2]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[2]_2_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C23[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[2]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.606, 55.889%; route: 2.614, 40.515%; tC2Q: 0.232, 3.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R22C32[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
</tr>
<tr>
<td>4.383</td>
<td>1.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s3/I0</td>
</tr>
<tr>
<td>4.953</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s3/F</td>
</tr>
<tr>
<td>4.955</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s2/I1</td>
</tr>
<tr>
<td>5.472</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s2/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>6.561</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>7.103</td>
<td>0.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s11/I3</td>
</tr>
<tr>
<td>7.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s11/F</td>
</tr>
<tr>
<td>7.982</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/I2</td>
</tr>
<tr>
<td>8.531</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/F</td>
</tr>
<tr>
<td>9.048</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_4_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 39.149%; route: 3.691, 57.253%; tC2Q: 0.232, 3.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R22C32[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
</tr>
<tr>
<td>4.383</td>
<td>1.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s3/I0</td>
</tr>
<tr>
<td>4.953</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s3/F</td>
</tr>
<tr>
<td>4.955</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s2/I1</td>
</tr>
<tr>
<td>5.472</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s2/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>6.561</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>7.103</td>
<td>0.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s11/I3</td>
</tr>
<tr>
<td>7.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s11/F</td>
</tr>
<tr>
<td>7.982</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/I2</td>
</tr>
<tr>
<td>8.531</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/F</td>
</tr>
<tr>
<td>9.048</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_10_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 39.149%; route: 3.691, 57.253%; tC2Q: 0.232, 3.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_rdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>u_v9918/ff_rdata_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R27C37[2][B]</td>
<td style=" font-weight:bold;">u_v9918/ff_rdata_1_s0/Q</td>
</tr>
<tr>
<td>3.972</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>4.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/CIN</td>
</tr>
<tr>
<td>4.989</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/SUM</td>
</tr>
<tr>
<td>5.160</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/I2</td>
</tr>
<tr>
<td>5.715</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/F</td>
</tr>
<tr>
<td>6.134</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/I2</td>
</tr>
<tr>
<td>6.704</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/F</td>
</tr>
<tr>
<td>6.876</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/I3</td>
</tr>
<tr>
<td>7.338</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/F</td>
</tr>
<tr>
<td>7.512</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/I2</td>
</tr>
<tr>
<td>7.965</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/F</td>
</tr>
<tr>
<td>7.983</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2321_s0/I3</td>
</tr>
<tr>
<td>8.532</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2321_s0/F</td>
</tr>
<tr>
<td>9.045</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[3]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[3]_1_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.606, 55.960%; route: 2.606, 40.439%; tC2Q: 0.232, 3.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_rdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[3]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>u_v9918/ff_rdata_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R27C37[2][B]</td>
<td style=" font-weight:bold;">u_v9918/ff_rdata_1_s0/Q</td>
</tr>
<tr>
<td>3.972</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>4.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/CIN</td>
</tr>
<tr>
<td>4.989</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/SUM</td>
</tr>
<tr>
<td>5.160</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/I2</td>
</tr>
<tr>
<td>5.715</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/F</td>
</tr>
<tr>
<td>6.134</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/I2</td>
</tr>
<tr>
<td>6.704</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/F</td>
</tr>
<tr>
<td>6.876</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/I3</td>
</tr>
<tr>
<td>7.338</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/F</td>
</tr>
<tr>
<td>7.512</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/I2</td>
</tr>
<tr>
<td>7.965</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/F</td>
</tr>
<tr>
<td>7.983</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2321_s0/I3</td>
</tr>
<tr>
<td>8.532</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2321_s0/F</td>
</tr>
<tr>
<td>9.045</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[3]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[3]_2_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C23[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[3]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.606, 55.960%; route: 2.606, 40.439%; tC2Q: 0.232, 3.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_rdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>u_v9918/ff_rdata_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R27C37[2][B]</td>
<td style=" font-weight:bold;">u_v9918/ff_rdata_1_s0/Q</td>
</tr>
<tr>
<td>3.972</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>4.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/CIN</td>
</tr>
<tr>
<td>4.989</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/SUM</td>
</tr>
<tr>
<td>5.160</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/I2</td>
</tr>
<tr>
<td>5.715</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/F</td>
</tr>
<tr>
<td>6.134</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/I2</td>
</tr>
<tr>
<td>6.704</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/F</td>
</tr>
<tr>
<td>6.876</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/I3</td>
</tr>
<tr>
<td>7.338</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/F</td>
</tr>
<tr>
<td>7.512</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/I2</td>
</tr>
<tr>
<td>7.965</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/F</td>
</tr>
<tr>
<td>7.983</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2301_s0/I3</td>
</tr>
<tr>
<td>8.532</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2301_s0/F</td>
</tr>
<tr>
<td>9.033</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[1]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[1]_0_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C25[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.606, 56.057%; route: 2.595, 40.336%; tC2Q: 0.232, 3.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_rdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[1]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>u_v9918/ff_rdata_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R27C37[2][B]</td>
<td style=" font-weight:bold;">u_v9918/ff_rdata_1_s0/Q</td>
</tr>
<tr>
<td>3.972</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>4.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/CIN</td>
</tr>
<tr>
<td>4.989</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/SUM</td>
</tr>
<tr>
<td>5.160</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/I2</td>
</tr>
<tr>
<td>5.715</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/F</td>
</tr>
<tr>
<td>6.134</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/I2</td>
</tr>
<tr>
<td>6.704</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/F</td>
</tr>
<tr>
<td>6.876</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/I3</td>
</tr>
<tr>
<td>7.338</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/F</td>
</tr>
<tr>
<td>7.512</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/I2</td>
</tr>
<tr>
<td>7.965</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/F</td>
</tr>
<tr>
<td>7.983</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2301_s0/I3</td>
</tr>
<tr>
<td>8.532</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2301_s0/F</td>
</tr>
<tr>
<td>9.033</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[1]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[1]_1_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C24[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[1]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.606, 56.057%; route: 2.595, 40.336%; tC2Q: 0.232, 3.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_rdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[1]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>u_v9918/ff_rdata_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R27C37[2][B]</td>
<td style=" font-weight:bold;">u_v9918/ff_rdata_1_s0/Q</td>
</tr>
<tr>
<td>3.972</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>4.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_6_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C29[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/CIN</td>
</tr>
<tr>
<td>4.989</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/w_listup_y_7_s/SUM</td>
</tr>
<tr>
<td>5.160</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/I2</td>
</tr>
<tr>
<td>5.715</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s8/F</td>
</tr>
<tr>
<td>6.134</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/I2</td>
</tr>
<tr>
<td>6.704</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/ff_sp_overmap_s5/F</td>
</tr>
<tr>
<td>6.876</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/I3</td>
</tr>
<tr>
<td>7.338</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s3/F</td>
</tr>
<tr>
<td>7.512</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/I2</td>
</tr>
<tr>
<td>7.965</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2291_s1/F</td>
</tr>
<tr>
<td>7.983</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/n2301_s0/I3</td>
</tr>
<tr>
<td>8.532</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_sprite/n2301_s0/F</td>
</tr>
<tr>
<td>9.033</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[1]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[1]_2_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C24[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_render_planes[1]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.606, 56.057%; route: 2.595, 40.336%; tC2Q: 0.232, 3.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_dotstate_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_dotstate_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R21C37[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_dotstate_1_s0/Q</td>
</tr>
<tr>
<td>4.272</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n229_s19/I1</td>
</tr>
<tr>
<td>4.821</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n229_s19/F</td>
</tr>
<tr>
<td>4.995</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s2/I3</td>
</tr>
<tr>
<td>5.366</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s2/F</td>
</tr>
<tr>
<td>5.545</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s0/I2</td>
</tr>
<tr>
<td>6.100</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s0/F</td>
</tr>
<tr>
<td>7.047</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n303_s2/S0</td>
</tr>
<tr>
<td>7.298</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n303_s2/O</td>
</tr>
<tr>
<td>7.988</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n379_s3/I1</td>
</tr>
<tr>
<td>8.450</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n379_s3/F</td>
</tr>
<tr>
<td>8.451</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n379_s2/I0</td>
</tr>
<tr>
<td>9.000</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n379_s2/F</td>
</tr>
<tr>
<td>9.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_7_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C24[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.737, 42.767%; route: 3.431, 53.607%; tC2Q: 0.232, 3.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R22C32[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
</tr>
<tr>
<td>4.383</td>
<td>1.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s3/I0</td>
</tr>
<tr>
<td>4.953</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s3/F</td>
</tr>
<tr>
<td>4.955</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s2/I1</td>
</tr>
<tr>
<td>5.472</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s2/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>6.561</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>7.103</td>
<td>0.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s11/I3</td>
</tr>
<tr>
<td>7.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s11/F</td>
</tr>
<tr>
<td>7.671</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s2/I2</td>
</tr>
<tr>
<td>8.220</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R24C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s2/F</td>
</tr>
<tr>
<td>8.942</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_9_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C30[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 39.803%; route: 3.585, 56.538%; tC2Q: 0.232, 3.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R22C32[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
</tr>
<tr>
<td>4.383</td>
<td>1.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s3/I0</td>
</tr>
<tr>
<td>4.953</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s3/F</td>
</tr>
<tr>
<td>4.955</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s2/I1</td>
</tr>
<tr>
<td>5.472</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s2/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>6.561</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>7.302</td>
<td>0.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n385_s4/I3</td>
</tr>
<tr>
<td>7.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n385_s4/F</td>
</tr>
<tr>
<td>8.375</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n385_s2/I2</td>
</tr>
<tr>
<td>8.924</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n385_s2/F</td>
</tr>
<tr>
<td>8.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_1_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.708, 42.823%; route: 3.384, 53.508%; tC2Q: 0.232, 3.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R22C32[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
</tr>
<tr>
<td>4.383</td>
<td>1.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s3/I0</td>
</tr>
<tr>
<td>4.953</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s3/F</td>
</tr>
<tr>
<td>4.955</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s2/I1</td>
</tr>
<tr>
<td>5.472</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s2/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>6.561</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>7.103</td>
<td>0.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s11/I3</td>
</tr>
<tr>
<td>7.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s11/F</td>
</tr>
<tr>
<td>7.671</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s2/I2</td>
</tr>
<tr>
<td>8.220</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R24C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s2/F</td>
</tr>
<tr>
<td>8.916</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_11_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 39.968%; route: 3.559, 56.358%; tC2Q: 0.232, 3.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R22C32[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
</tr>
<tr>
<td>4.383</td>
<td>1.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s3/I0</td>
</tr>
<tr>
<td>4.953</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s3/F</td>
</tr>
<tr>
<td>4.955</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s2/I1</td>
</tr>
<tr>
<td>5.472</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s2/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>6.561</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>7.103</td>
<td>0.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s11/I3</td>
</tr>
<tr>
<td>7.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s11/F</td>
</tr>
<tr>
<td>7.671</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s2/I2</td>
</tr>
<tr>
<td>8.220</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R24C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s2/F</td>
</tr>
<tr>
<td>8.916</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_vram_access_address_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 39.968%; route: 3.559, 56.358%; tC2Q: 0.232, 3.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R22C32[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
</tr>
<tr>
<td>4.383</td>
<td>1.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n227_s3/I0</td>
</tr>
<tr>
<td>4.953</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n227_s3/F</td>
</tr>
<tr>
<td>4.955</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s2/I1</td>
</tr>
<tr>
<td>5.472</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s2/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/I3</td>
</tr>
<tr>
<td>6.561</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n469_s1/F</td>
</tr>
<tr>
<td>7.103</td>
<td>0.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n356_s11/I3</td>
</tr>
<tr>
<td>7.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/n356_s11/F</td>
</tr>
<tr>
<td>7.982</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/I2</td>
</tr>
<tr>
<td>8.531</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s3/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>23.277</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.878</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_12_s0/CLK</td>
</tr>
<tr>
<td>25.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.277</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 40.073%; route: 3.542, 56.243%; tC2Q: 0.232, 3.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[0][A]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_we_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R33C20[0][A]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_odd/ff_we_s0/Q</td>
</tr>
<tr>
<td>2.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[1][A]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_we_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C18[1][A]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_we_s0/Q</td>
</tr>
<tr>
<td>2.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C30[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/Q</td>
</tr>
<tr>
<td>2.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C30[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/Q</td>
</tr>
<tr>
<td>2.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_16_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C18[1][A]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_d_16_s0/Q</td>
</tr>
<tr>
<td>2.167</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[1][A]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_13_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C21[1][A]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_d_13_s0/Q</td>
</tr>
<tr>
<td>2.167</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.121%; tC2Q: 0.202, 61.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_address_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[1][A]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_address_1_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C18[1][A]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_address_1_s0/Q</td>
</tr>
<tr>
<td>2.164</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[1][B]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_9_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C21[1][B]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_d_9_s0/Q</td>
</tr>
<tr>
<td>2.304</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_wdata_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>u_v9918/ff_wdata_0_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">u_v9918/ff_wdata_0_s0/Q</td>
</tr>
<tr>
<td>2.315</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_vram16k/ff_ram_ff_ram_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[2][B]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_8_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R35C20[2][B]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_d_8_s0/Q</td>
</tr>
<tr>
<td>2.316</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.536%; tC2Q: 0.202, 42.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_10_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C21[0][B]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_d_10_s0/Q</td>
</tr>
<tr>
<td>2.317</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.628%; tC2Q: 0.202, 42.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[0][B]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_17_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R35C21[0][B]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_d_17_s0/Q</td>
</tr>
<tr>
<td>2.320</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 57.844%; tC2Q: 0.202, 42.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[0][B]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_17_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R35C21[0][B]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_d_17_s0/Q</td>
</tr>
<tr>
<td>2.320</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 57.844%; tC2Q: 0.202, 42.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram16k/ff_rdata_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/ff_rdata_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[1][A]</td>
<td>u_vram16k/ff_rdata_en_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R27C37[1][A]</td>
<td style=" font-weight:bold;">u_vram16k/ff_rdata_en_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td style=" font-weight:bold;">u_v9918/ff_rdata_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>u_v9918/ff_rdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>u_v9918/ff_rdata_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.130, 39.090%; tC2Q: 0.202, 60.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram16k/ff_rdata_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/ff_rdata_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[1][A]</td>
<td>u_vram16k/ff_rdata_en_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R27C37[1][A]</td>
<td style=" font-weight:bold;">u_vram16k/ff_rdata_en_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][A]</td>
<td style=" font-weight:bold;">u_v9918/ff_rdata_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][A]</td>
<td>u_v9918/ff_rdata_2_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C37[2][A]</td>
<td>u_v9918/ff_rdata_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.130, 39.090%; tC2Q: 0.202, 60.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/ff_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td>u_v9918/ff_address_4_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R26C26[2][A]</td>
<td style=" font-weight:bold;">u_v9918/ff_address_4_s0/Q</td>
</tr>
<tr>
<td>2.293</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_vram16k/ff_ram_ff_ram_0_0_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_vram16k/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.321%; tC2Q: 0.202, 44.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_16_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C18[1][A]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_d_16_s0/Q</td>
</tr>
<tr>
<td>2.426</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.384, 65.506%; tC2Q: 0.202, 34.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[2][A]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C19[2][A]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_d_2_s0/Q</td>
</tr>
<tr>
<td>2.426</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.384, 65.506%; tC2Q: 0.202, 34.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[1][A]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_13_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C21[1][A]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_d_13_s0/Q</td>
</tr>
<tr>
<td>2.426</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.384, 65.506%; tC2Q: 0.202, 34.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[2][A]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_d_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C19[2][A]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_d_2_s0/Q</td>
</tr>
<tr>
<td>2.426</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.384, 65.506%; tC2Q: 0.202, 34.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_address_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][A]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_address_9_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][A]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_odd/ff_address_9_s0/Q</td>
</tr>
<tr>
<td>2.303</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_address_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[1][B]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_address_7_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C20[1][B]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_odd/ff_address_7_s0/Q</td>
</tr>
<tr>
<td>2.303</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_address_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[2][A]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_address_6_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C20[2][A]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_odd/ff_address_6_s0/Q</td>
</tr>
<tr>
<td>2.303</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_address_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_address_9_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_address_9_s0/Q</td>
</tr>
<tr>
<td>2.303</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_address_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_address_8_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_address_8_s0/Q</td>
</tr>
<tr>
<td>2.303</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>875</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.876</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.876</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/ff_merq_wr_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.968</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.242</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/ff_merq_wr_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.118</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/ff_merq_wr_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.876</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.876</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/ff_merq_wr_pre_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.968</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.242</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/ff_merq_wr_pre_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.118</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/ff_merq_wr_pre_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.876</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.876</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/ff_address_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.968</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.242</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/ff_address_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.118</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/ff_address_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.876</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.876</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/ff_wdata_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.968</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.242</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/ff_wdata_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.118</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/ff_wdata_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.876</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.876</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_v9918/ff_address_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.968</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.242</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9918/ff_address_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.118</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9918/ff_address_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.876</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.876</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.968</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.242</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.118</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_11_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.876</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.876</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_v_cnt_in_frame_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.968</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.242</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_v_cnt_in_frame_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.118</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9918/u_v9918_core/u_vdp_ssg/ff_v_cnt_in_frame_4_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.876</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.876</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_v9918/u_v9918_core/u_vdp_text12/ff_prepattern_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.968</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.242</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9918/u_v9918_core/u_vdp_text12/ff_prepattern_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.118</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9918/u_v9918_core/u_vdp_text12/ff_prepattern_5_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.876</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.876</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_line_buf_disp_we_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.968</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.242</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_line_buf_disp_we_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.118</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_line_buf_disp_we_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.876</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.876</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_window_x_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.639</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.968</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.242</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_window_x_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.277</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.607</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.118</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/ff_window_x_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>875</td>
<td>clk42m</td>
<td>16.612</td>
<td>2.274</td>
</tr>
<tr>
<td>213</td>
<td>w_vdp_enable</td>
<td>17.901</td>
<td>1.779</td>
</tr>
<tr>
<td>43</td>
<td>w_vdp_vcounter[1]</td>
<td>19.624</td>
<td>1.369</td>
</tr>
<tr>
<td>42</td>
<td>u_v9918/u_v9918_core/w_eight_dot_state[1]</td>
<td>17.219</td>
<td>1.687</td>
</tr>
<tr>
<td>42</td>
<td>u_v9918/u_v9918_core/n469_4</td>
<td>16.612</td>
<td>1.135</td>
</tr>
<tr>
<td>41</td>
<td>u_v9918/u_v9918_core/w_pre_dot_counter_yp[0]</td>
<td>19.121</td>
<td>1.057</td>
</tr>
<tr>
<td>33</td>
<td>u_v9918/u_v9918_core/ff_main_state[0]</td>
<td>18.090</td>
<td>0.922</td>
</tr>
<tr>
<td>33</td>
<td>u_v9918/u_v9918_core/ff_main_state[1]</td>
<td>17.947</td>
<td>0.943</td>
</tr>
<tr>
<td>32</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/n359_8</td>
<td>17.047</td>
<td>0.867</td>
</tr>
<tr>
<td>31</td>
<td>u_v9918/u_v9918_core/w_pre_dot_counter_x[0]</td>
<td>18.209</td>
<td>1.012</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C50</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C51</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C25</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C50</td>
<td>100.00%</td>
</tr>
<tr>
<td>R21C41</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
