<html>
<head>
<meta charset="UTF-8">
<title>*vl-1-bit-assign*</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL2014_____A2VL-1-BIT-ASSIGN_A2">Click for *vl-1-bit-assign* in the Full Manual</a></h3>

<p>Primitive assignment module.</p><p>The Verilog definition of this module is:</p> 
 
<pre class="code">module VL_1_BIT_ASSIGN (out, in) ;
  output out;
  input in;
  assign out = in;
endmodule</pre> 
 
<p>VL takes this as a primitive.  This module is also the basis for wider 
assignment modules; see <a href="VL2014____VL-MAKE-N-BIT-ASSIGN.html">vl-make-n-bit-assign</a>.</p> 
 
<p>The corresponding <a href="ACL2____ESIM.html">esim</a> primitive is <a href="ACL2_____A2ESIM-ID_A2.html">ACL2::*esim-id*</a>.</p> 
 
<p>Something subtle is that there is probably no way to implement 
<span class="v">VL_1_BIT_ASSIGN</span> in hardware.  One obvious approach would be to use a 
buffer, but then <span class="v">out</span> would be X when <span class="v">in</span> is Z.  Another approach would 
be to just wire together out and in, but then other assignments to <span class="v">out</span> 
would also affect <span class="v">in</span>, and in Verilog this isn't the case.</p> 
 
<p>Originally our <a href="VL2014____OCCFORM.html">occform</a> transformation tried to use buffers for 
assignments since this seemed to be more conservative.  But these extra buffers 
seemed to often be inappropriate, especially when dealing with lower level 
modules that involve transistors.</p><p><b>Definition: </b>*vl-1-bit-assign*</p><pre class="code">(<a href="ACL2____DEFCONST.html">defconst</a>
 *vl-1-bit-assign*
 (<a href="ACL2____B_A2.html">b*</a> ((name "VL_1_BIT_ASSIGN")
      (atts '(("VL_PRIMITIVE") ("VL_HANDS_OFF")))
      ((<a href="ACL2____MV.html">mv</a> out-expr
           out-port out-portdecl out-vardecl)
       (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "out" :vl-output))
      ((<a href="ACL2____MV.html">mv</a> in-expr in-port in-portdecl in-vardecl)
       (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "in" :vl-input))
      (<a href="ACL2____ASSIGN.html">assign</a> (<a href="VL2014____MAKE-VL-ASSIGN.html">make-vl-assign</a> :lvalue out-expr
                              :expr in-expr
                              :loc *vl-fakeloc*)))
     (<a href="ACL2____HONS-COPY.html">hons-copy</a>
          (<a href="VL2014____MAKE-VL-MODULE.html">make-vl-module</a> :name name
                          :origname name
                          :ports (<a href="COMMON-LISP____LIST.html">list</a> out-port in-port)
                          :portdecls (<a href="COMMON-LISP____LIST.html">list</a> out-portdecl in-portdecl)
                          :vardecls (<a href="COMMON-LISP____LIST.html">list</a> out-vardecl in-vardecl)
                          :assigns (<a href="COMMON-LISP____LIST.html">list</a> assign)
                          :minloc *vl-fakeloc*
                          :maxloc *vl-fakeloc*
                          :atts atts
                          :esim acl2::*esim-id*))))</pre> 
 

</body>
</html>
