// Seed: 1431301029
module module_0 (
    input tri id_0,
    input tri1 module_0,
    output supply0 id_2,
    input supply0 id_3
    , id_12,
    input tri id_4,
    output wor id_5,
    input wire id_6,
    input tri id_7,
    input tri0 id_8,
    input wire id_9,
    output uwire id_10
);
endmodule
module module_1 #(
    parameter id_1 = 32'd92
) (
    input wire id_0,
    input tri1 _id_1,
    input tri id_2,
    input supply1 id_3,
    input wire id_4,
    inout uwire id_5
);
  parameter id_7 = -1;
  assign id_5 = id_7;
  logic [id_1 : 1] id_8 = id_2;
  logic [1  ==  -1 : 1] id_9 = id_1.id_1 == -1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_5,
      id_0,
      id_4,
      id_5,
      id_2,
      id_3,
      id_4,
      id_4,
      id_5
  );
  assign modCall_1.id_9 = 0;
endmodule
