Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr 18 22:37:41 2021
| Host         : OliversXPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lights_top_timing_summary_routed.rpt -pb lights_top_timing_summary_routed.pb -rpx lights_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lights_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.278        0.000                      0                  104        0.158        0.000                      0                  104        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.278        0.000                      0                  104        0.158        0.000                      0                  104        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 lightController/one_Hz_hb/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/one_Hz_hb/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 0.828ns (19.557%)  route 3.406ns (80.443%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.638     5.159    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  lightController/one_Hz_hb/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  lightController/one_Hz_hb/count_reg[7]/Q
                         net (fo=2, routed)           0.977     6.592    lightController/one_Hz_hb/count_reg[7]
    SLICE_X64Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.716 f  lightController/one_Hz_hb/OMSDelay[1]_i_5/O
                         net (fo=1, routed)           0.821     7.538    lightController/one_Hz_hb/OMSDelay[1]_i_5_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.662 f  lightController/one_Hz_hb/OMSDelay[1]_i_2/O
                         net (fo=3, routed)           0.440     8.102    lightController/one_Hz_hb/count_reg[6]_0
    SLICE_X64Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.226 r  lightController/one_Hz_hb/count[0]_i_1/O
                         net (fo=27, routed)          1.167     9.393    lightController/one_Hz_hb/oneHzbeat
    SLICE_X63Y49         FDRE                                         r  lightController/one_Hz_hb/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.520    14.861    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  lightController/one_Hz_hb/count_reg[24]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X63Y49         FDRE (Setup_fdre_C_R)       -0.429    14.671    lightController/one_Hz_hb/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 lightController/one_Hz_hb/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/one_Hz_hb/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 0.828ns (19.557%)  route 3.406ns (80.443%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.638     5.159    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  lightController/one_Hz_hb/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  lightController/one_Hz_hb/count_reg[7]/Q
                         net (fo=2, routed)           0.977     6.592    lightController/one_Hz_hb/count_reg[7]
    SLICE_X64Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.716 f  lightController/one_Hz_hb/OMSDelay[1]_i_5/O
                         net (fo=1, routed)           0.821     7.538    lightController/one_Hz_hb/OMSDelay[1]_i_5_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.662 f  lightController/one_Hz_hb/OMSDelay[1]_i_2/O
                         net (fo=3, routed)           0.440     8.102    lightController/one_Hz_hb/count_reg[6]_0
    SLICE_X64Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.226 r  lightController/one_Hz_hb/count[0]_i_1/O
                         net (fo=27, routed)          1.167     9.393    lightController/one_Hz_hb/oneHzbeat
    SLICE_X63Y49         FDRE                                         r  lightController/one_Hz_hb/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.520    14.861    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  lightController/one_Hz_hb/count_reg[25]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X63Y49         FDRE (Setup_fdre_C_R)       -0.429    14.671    lightController/one_Hz_hb/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 lightController/one_Hz_hb/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/one_Hz_hb/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 0.828ns (19.557%)  route 3.406ns (80.443%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.638     5.159    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  lightController/one_Hz_hb/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  lightController/one_Hz_hb/count_reg[7]/Q
                         net (fo=2, routed)           0.977     6.592    lightController/one_Hz_hb/count_reg[7]
    SLICE_X64Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.716 f  lightController/one_Hz_hb/OMSDelay[1]_i_5/O
                         net (fo=1, routed)           0.821     7.538    lightController/one_Hz_hb/OMSDelay[1]_i_5_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.662 f  lightController/one_Hz_hb/OMSDelay[1]_i_2/O
                         net (fo=3, routed)           0.440     8.102    lightController/one_Hz_hb/count_reg[6]_0
    SLICE_X64Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.226 r  lightController/one_Hz_hb/count[0]_i_1/O
                         net (fo=27, routed)          1.167     9.393    lightController/one_Hz_hb/oneHzbeat
    SLICE_X63Y49         FDRE                                         r  lightController/one_Hz_hb/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.520    14.861    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  lightController/one_Hz_hb/count_reg[26]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X63Y49         FDRE (Setup_fdre_C_R)       -0.429    14.671    lightController/one_Hz_hb/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 lightController/one_Hz_hb/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/one_Hz_hb/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 0.828ns (20.235%)  route 3.264ns (79.765%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.638     5.159    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  lightController/one_Hz_hb/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  lightController/one_Hz_hb/count_reg[7]/Q
                         net (fo=2, routed)           0.977     6.592    lightController/one_Hz_hb/count_reg[7]
    SLICE_X64Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.716 f  lightController/one_Hz_hb/OMSDelay[1]_i_5/O
                         net (fo=1, routed)           0.821     7.538    lightController/one_Hz_hb/OMSDelay[1]_i_5_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.662 f  lightController/one_Hz_hb/OMSDelay[1]_i_2/O
                         net (fo=3, routed)           0.440     8.102    lightController/one_Hz_hb/count_reg[6]_0
    SLICE_X64Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.226 r  lightController/one_Hz_hb/count[0]_i_1/O
                         net (fo=27, routed)          1.025     9.251    lightController/one_Hz_hb/oneHzbeat
    SLICE_X63Y48         FDRE                                         r  lightController/one_Hz_hb/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.520    14.861    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  lightController/one_Hz_hb/count_reg[20]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X63Y48         FDRE (Setup_fdre_C_R)       -0.429    14.671    lightController/one_Hz_hb/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 lightController/one_Hz_hb/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/one_Hz_hb/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 0.828ns (20.235%)  route 3.264ns (79.765%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.638     5.159    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  lightController/one_Hz_hb/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  lightController/one_Hz_hb/count_reg[7]/Q
                         net (fo=2, routed)           0.977     6.592    lightController/one_Hz_hb/count_reg[7]
    SLICE_X64Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.716 f  lightController/one_Hz_hb/OMSDelay[1]_i_5/O
                         net (fo=1, routed)           0.821     7.538    lightController/one_Hz_hb/OMSDelay[1]_i_5_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.662 f  lightController/one_Hz_hb/OMSDelay[1]_i_2/O
                         net (fo=3, routed)           0.440     8.102    lightController/one_Hz_hb/count_reg[6]_0
    SLICE_X64Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.226 r  lightController/one_Hz_hb/count[0]_i_1/O
                         net (fo=27, routed)          1.025     9.251    lightController/one_Hz_hb/oneHzbeat
    SLICE_X63Y48         FDRE                                         r  lightController/one_Hz_hb/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.520    14.861    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  lightController/one_Hz_hb/count_reg[21]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X63Y48         FDRE (Setup_fdre_C_R)       -0.429    14.671    lightController/one_Hz_hb/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 lightController/one_Hz_hb/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/one_Hz_hb/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 0.828ns (20.235%)  route 3.264ns (79.765%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.638     5.159    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  lightController/one_Hz_hb/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  lightController/one_Hz_hb/count_reg[7]/Q
                         net (fo=2, routed)           0.977     6.592    lightController/one_Hz_hb/count_reg[7]
    SLICE_X64Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.716 f  lightController/one_Hz_hb/OMSDelay[1]_i_5/O
                         net (fo=1, routed)           0.821     7.538    lightController/one_Hz_hb/OMSDelay[1]_i_5_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.662 f  lightController/one_Hz_hb/OMSDelay[1]_i_2/O
                         net (fo=3, routed)           0.440     8.102    lightController/one_Hz_hb/count_reg[6]_0
    SLICE_X64Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.226 r  lightController/one_Hz_hb/count[0]_i_1/O
                         net (fo=27, routed)          1.025     9.251    lightController/one_Hz_hb/oneHzbeat
    SLICE_X63Y48         FDRE                                         r  lightController/one_Hz_hb/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.520    14.861    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  lightController/one_Hz_hb/count_reg[22]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X63Y48         FDRE (Setup_fdre_C_R)       -0.429    14.671    lightController/one_Hz_hb/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 lightController/one_Hz_hb/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/one_Hz_hb/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 0.828ns (20.235%)  route 3.264ns (79.765%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.638     5.159    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  lightController/one_Hz_hb/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  lightController/one_Hz_hb/count_reg[7]/Q
                         net (fo=2, routed)           0.977     6.592    lightController/one_Hz_hb/count_reg[7]
    SLICE_X64Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.716 f  lightController/one_Hz_hb/OMSDelay[1]_i_5/O
                         net (fo=1, routed)           0.821     7.538    lightController/one_Hz_hb/OMSDelay[1]_i_5_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.662 f  lightController/one_Hz_hb/OMSDelay[1]_i_2/O
                         net (fo=3, routed)           0.440     8.102    lightController/one_Hz_hb/count_reg[6]_0
    SLICE_X64Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.226 r  lightController/one_Hz_hb/count[0]_i_1/O
                         net (fo=27, routed)          1.025     9.251    lightController/one_Hz_hb/oneHzbeat
    SLICE_X63Y48         FDRE                                         r  lightController/one_Hz_hb/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.520    14.861    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  lightController/one_Hz_hb/count_reg[23]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X63Y48         FDRE (Setup_fdre_C_R)       -0.429    14.671    lightController/one_Hz_hb/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 lightController/one_Hz_hb/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/one_Hz_hb/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.828ns (20.305%)  route 3.250ns (79.695%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.638     5.159    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  lightController/one_Hz_hb/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  lightController/one_Hz_hb/count_reg[7]/Q
                         net (fo=2, routed)           0.977     6.592    lightController/one_Hz_hb/count_reg[7]
    SLICE_X64Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.716 f  lightController/one_Hz_hb/OMSDelay[1]_i_5/O
                         net (fo=1, routed)           0.821     7.538    lightController/one_Hz_hb/OMSDelay[1]_i_5_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.662 f  lightController/one_Hz_hb/OMSDelay[1]_i_2/O
                         net (fo=3, routed)           0.440     8.102    lightController/one_Hz_hb/count_reg[6]_0
    SLICE_X64Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.226 r  lightController/one_Hz_hb/count[0]_i_1/O
                         net (fo=27, routed)          1.012     9.237    lightController/one_Hz_hb/oneHzbeat
    SLICE_X63Y43         FDRE                                         r  lightController/one_Hz_hb/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.519    14.860    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  lightController/one_Hz_hb/count_reg[0]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X63Y43         FDRE (Setup_fdre_C_R)       -0.429    14.670    lightController/one_Hz_hb/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 lightController/one_Hz_hb/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/one_Hz_hb/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.828ns (20.305%)  route 3.250ns (79.695%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.638     5.159    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  lightController/one_Hz_hb/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  lightController/one_Hz_hb/count_reg[7]/Q
                         net (fo=2, routed)           0.977     6.592    lightController/one_Hz_hb/count_reg[7]
    SLICE_X64Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.716 f  lightController/one_Hz_hb/OMSDelay[1]_i_5/O
                         net (fo=1, routed)           0.821     7.538    lightController/one_Hz_hb/OMSDelay[1]_i_5_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.662 f  lightController/one_Hz_hb/OMSDelay[1]_i_2/O
                         net (fo=3, routed)           0.440     8.102    lightController/one_Hz_hb/count_reg[6]_0
    SLICE_X64Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.226 r  lightController/one_Hz_hb/count[0]_i_1/O
                         net (fo=27, routed)          1.012     9.237    lightController/one_Hz_hb/oneHzbeat
    SLICE_X63Y43         FDRE                                         r  lightController/one_Hz_hb/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.519    14.860    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  lightController/one_Hz_hb/count_reg[1]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X63Y43         FDRE (Setup_fdre_C_R)       -0.429    14.670    lightController/one_Hz_hb/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 lightController/one_Hz_hb/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/one_Hz_hb/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.828ns (20.305%)  route 3.250ns (79.695%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.638     5.159    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  lightController/one_Hz_hb/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  lightController/one_Hz_hb/count_reg[7]/Q
                         net (fo=2, routed)           0.977     6.592    lightController/one_Hz_hb/count_reg[7]
    SLICE_X64Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.716 f  lightController/one_Hz_hb/OMSDelay[1]_i_5/O
                         net (fo=1, routed)           0.821     7.538    lightController/one_Hz_hb/OMSDelay[1]_i_5_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.662 f  lightController/one_Hz_hb/OMSDelay[1]_i_2/O
                         net (fo=3, routed)           0.440     8.102    lightController/one_Hz_hb/count_reg[6]_0
    SLICE_X64Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.226 r  lightController/one_Hz_hb/count[0]_i_1/O
                         net (fo=27, routed)          1.012     9.237    lightController/one_Hz_hb/oneHzbeat
    SLICE_X63Y43         FDRE                                         r  lightController/one_Hz_hb/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.519    14.860    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  lightController/one_Hz_hb/count_reg[2]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X63Y43         FDRE (Setup_fdre_C_R)       -0.429    14.670    lightController/one_Hz_hb/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  5.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 de_Center/pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_Center/pipeline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.006%)  route 0.109ns (36.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.477    de_Center/sysclk_IBUF_BUFG
    SLICE_X59Y45         FDRE                                         r  de_Center/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  de_Center/pipeline_reg[0]/Q
                         net (fo=3, routed)           0.109     1.727    de_Center/beatEvent/p_0_in[0]
    SLICE_X60Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.772 r  de_Center/beatEvent/pipeline[1]_i_1/O
                         net (fo=1, routed)           0.000     1.772    de_Center/beatEvent_n_1
    SLICE_X60Y45         FDRE                                         r  de_Center/pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.864     1.991    de_Center/sysclk_IBUF_BUFG
    SLICE_X60Y45         FDRE                                         r  de_Center/pipeline_reg[1]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X60Y45         FDRE (Hold_fdre_C_D)         0.121     1.614    de_Center/pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 lightController/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.525%)  route 0.179ns (49.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.477    lightController/sysclk_IBUF_BUFG
    SLICE_X61Y45         FDRE                                         r  lightController/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  lightController/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.179     1.797    lightController/state[0]
    SLICE_X61Y45         LUT4 (Prop_lut4_I2_O)        0.042     1.839 r  lightController/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.839    lightController/FSM_sequential_state[1]_i_1_n_0
    SLICE_X61Y45         FDRE                                         r  lightController/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.864     1.991    lightController/sysclk_IBUF_BUFG
    SLICE_X61Y45         FDRE                                         r  lightController/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y45         FDRE (Hold_fdre_C_D)         0.107     1.584    lightController/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 lightController/OMSDelay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/OMSDelay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.940%)  route 0.165ns (47.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.477    lightController/sysclk_IBUF_BUFG
    SLICE_X61Y45         FDRE                                         r  lightController/OMSDelay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  lightController/OMSDelay_reg[1]/Q
                         net (fo=3, routed)           0.165     1.783    lightController/OMSDelay[1]
    SLICE_X61Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.828 r  lightController/OMSDelay[1]_i_1/O
                         net (fo=1, routed)           0.000     1.828    lightController/OMSDelay[1]_i_1_n_0
    SLICE_X61Y45         FDRE                                         r  lightController/OMSDelay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.864     1.991    lightController/sysclk_IBUF_BUFG
    SLICE_X61Y45         FDRE                                         r  lightController/OMSDelay_reg[1]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y45         FDRE (Hold_fdre_C_D)         0.092     1.569    lightController/OMSDelay_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 lightController/one_Hz_hb/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/one_Hz_hb/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.478    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  lightController/one_Hz_hb/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  lightController/one_Hz_hb/count_reg[15]/Q
                         net (fo=2, routed)           0.118     1.737    lightController/one_Hz_hb/count_reg[15]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  lightController/one_Hz_hb/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.845    lightController/one_Hz_hb/count_reg[12]_i_1__0_n_4
    SLICE_X63Y46         FDRE                                         r  lightController/one_Hz_hb/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     1.993    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  lightController/one_Hz_hb/count_reg[15]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.105     1.583    lightController/one_Hz_hb/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 de_Center/pipeline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_Center/pipeline_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.477    de_Center/sysclk_IBUF_BUFG
    SLICE_X60Y45         FDRE                                         r  de_Center/pipeline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  de_Center/pipeline_reg[2]/Q
                         net (fo=3, routed)           0.174     1.815    de_Center/beatEvent/pipeline_reg[2]
    SLICE_X60Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.860 r  de_Center/beatEvent/pipeline[2]_i_1/O
                         net (fo=1, routed)           0.000     1.860    de_Center/beatEvent_n_2
    SLICE_X60Y45         FDRE                                         r  de_Center/pipeline_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.864     1.991    de_Center/sysclk_IBUF_BUFG
    SLICE_X60Y45         FDRE                                         r  de_Center/pipeline_reg[2]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X60Y45         FDRE (Hold_fdre_C_D)         0.120     1.597    de_Center/pipeline_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 lightController/one_Hz_hb/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/one_Hz_hb/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.478    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  lightController/one_Hz_hb/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  lightController/one_Hz_hb/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.739    lightController/one_Hz_hb/count_reg[11]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  lightController/one_Hz_hb/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.847    lightController/one_Hz_hb/count_reg[8]_i_1__0_n_4
    SLICE_X63Y45         FDRE                                         r  lightController/one_Hz_hb/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     1.993    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  lightController/one_Hz_hb/count_reg[11]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.105     1.583    lightController/one_Hz_hb/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 lightController/one_Hz_hb/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/one_Hz_hb/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.596     1.479    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  lightController/one_Hz_hb/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  lightController/one_Hz_hb/count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.740    lightController/one_Hz_hb/count_reg[23]
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  lightController/one_Hz_hb/count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.848    lightController/one_Hz_hb/count_reg[20]_i_1__0_n_4
    SLICE_X63Y48         FDRE                                         r  lightController/one_Hz_hb/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.867     1.994    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  lightController/one_Hz_hb/count_reg[23]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X63Y48         FDRE (Hold_fdre_C_D)         0.105     1.584    lightController/one_Hz_hb/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 lightController/one_Hz_hb/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/one_Hz_hb/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.478    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  lightController/one_Hz_hb/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  lightController/one_Hz_hb/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.739    lightController/one_Hz_hb/count_reg[3]
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  lightController/one_Hz_hb/count_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.847    lightController/one_Hz_hb/count_reg[0]_i_2__0_n_4
    SLICE_X63Y43         FDRE                                         r  lightController/one_Hz_hb/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     1.993    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  lightController/one_Hz_hb/count_reg[3]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y43         FDRE (Hold_fdre_C_D)         0.105     1.583    lightController/one_Hz_hb/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 lightController/one_Hz_hb/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/one_Hz_hb/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.478    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  lightController/one_Hz_hb/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  lightController/one_Hz_hb/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.739    lightController/one_Hz_hb/count_reg[7]
    SLICE_X63Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  lightController/one_Hz_hb/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.847    lightController/one_Hz_hb/count_reg[4]_i_1__0_n_4
    SLICE_X63Y44         FDRE                                         r  lightController/one_Hz_hb/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     1.993    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  lightController/one_Hz_hb/count_reg[7]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y44         FDRE (Hold_fdre_C_D)         0.105     1.583    lightController/one_Hz_hb/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 lightController/one_Hz_hb/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/one_Hz_hb/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.596     1.479    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  lightController/one_Hz_hb/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  lightController/one_Hz_hb/count_reg[19]/Q
                         net (fo=2, routed)           0.120     1.740    lightController/one_Hz_hb/count_reg[19]
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  lightController/one_Hz_hb/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.848    lightController/one_Hz_hb/count_reg[16]_i_1__0_n_4
    SLICE_X63Y47         FDRE                                         r  lightController/one_Hz_hb/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.867     1.994    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  lightController/one_Hz_hb/count_reg[19]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.105     1.584    lightController/one_Hz_hb/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y43   de_Center/beatEvent/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y45   de_Center/beatEvent/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y45   de_Center/beatEvent/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y46   de_Center/beatEvent/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y46   de_Center/beatEvent/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y46   de_Center/beatEvent/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y46   de_Center/beatEvent/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y47   de_Center/beatEvent/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y47   de_Center/beatEvent/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y43   de_Center/beatEvent/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y45   de_Center/beatEvent/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y45   de_Center/beatEvent/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   de_Center/beatEvent/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   de_Center/beatEvent/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   de_Center/beatEvent/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   de_Center/beatEvent/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y47   de_Center/beatEvent/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y47   de_Center/beatEvent/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y47   de_Center/beatEvent/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y43   de_Center/beatEvent/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y45   de_Center/beatEvent/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y45   de_Center/beatEvent/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   de_Center/beatEvent/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   de_Center/beatEvent/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   de_Center/beatEvent/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   de_Center/beatEvent/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y47   de_Center/beatEvent/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y47   de_Center/beatEvent/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y47   de_Center/beatEvent/count_reg[18]/C



