# do alu_module_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/gsegura/Documents/taller/laboratorio3/LAB\ 3 {/home/gsegura/Documents/taller/laboratorio3/LAB 3/Shifter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:40 on Sep 16,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/gsegura/Documents/taller/laboratorio3/LAB 3" /home/gsegura/Documents/taller/laboratorio3/LAB 3/Shifter.sv 
# -- Compiling module Shifter
# 
# Top level modules:
# 	Shifter
# End time: 22:58:40 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/gsegura/Documents/taller/laboratorio3/LAB\ 3 {/home/gsegura/Documents/taller/laboratorio3/LAB 3/ShiftBit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:40 on Sep 16,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/gsegura/Documents/taller/laboratorio3/LAB 3" /home/gsegura/Documents/taller/laboratorio3/LAB 3/ShiftBit.sv 
# -- Compiling module ShiftBit
# 
# Top level modules:
# 	ShiftBit
# End time: 22:58:40 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/gsegura/Documents/taller/laboratorio3/LAB\ 3 {/home/gsegura/Documents/taller/laboratorio3/LAB 3/Shift.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:40 on Sep 16,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/gsegura/Documents/taller/laboratorio3/LAB 3" /home/gsegura/Documents/taller/laboratorio3/LAB 3/Shift.sv 
# -- Compiling module Shift
# 
# Top level modules:
# 	Shift
# End time: 22:58:40 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/gsegura/Documents/taller/laboratorio3/LAB\ 3 {/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_ADDER.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:40 on Sep 16,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/gsegura/Documents/taller/laboratorio3/LAB 3" /home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_ADDER.sv 
# -- Compiling module N_BIT_ADDER
# -- Compiling module HALF_ADDER
# -- Compiling module FULL_ADDER
# 
# Top level modules:
# 	N_BIT_ADDER
# End time: 22:58:40 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/gsegura/Documents/taller/laboratorio3/LAB\ 3 {/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:40 on Sep 16,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/gsegura/Documents/taller/laboratorio3/LAB 3" /home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv 
# -- Compiling module alu_module
# 
# Top level modules:
# 	alu_module
# End time: 22:58:40 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/gsegura/Documents/taller/laboratorio3/LAB\ 3 {/home/gsegura/Documents/taller/laboratorio3/LAB 3/A2_complement.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:40 on Sep 16,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/gsegura/Documents/taller/laboratorio3/LAB 3" /home/gsegura/Documents/taller/laboratorio3/LAB 3/A2_complement.sv 
# -- Compiling module A2_complement
# 
# Top level modules:
# 	A2_complement
# End time: 22:58:40 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/gsegura/Documents/taller/laboratorio3/LAB\ 3 {/home/gsegura/Documents/taller/laboratorio3/LAB 3/A2_complement_aux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:40 on Sep 16,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/gsegura/Documents/taller/laboratorio3/LAB 3" /home/gsegura/Documents/taller/laboratorio3/LAB 3/A2_complement_aux.sv 
# -- Compiling module A2_complement_aux
# 
# Top level modules:
# 	A2_complement_aux
# End time: 22:58:40 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
