// Seed: 1214890748
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  final
    if (1) begin : LABEL_0
      `define pp_7 0
    end
  id_8 :
  assert property (@(posedge id_8) 1'b0)
  else;
  assign id_6 = -1;
  assign id_6 = -1;
  assign id_8 = id_6 / id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  output wor id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_12,
      id_14,
      id_10,
      id_1
  );
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_13 = (1 !=? (id_14));
endmodule
