TimeQuest Timing Analyzer report for v2
Sun Jun 17 20:18:37 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLK'
 22. Slow 1200mV 0C Model Hold: 'CLK'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLK'
 30. Fast 1200mV 0C Model Hold: 'CLK'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; v2                                                  ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.65        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  42.5%      ;
;     Processor 3            ;  17.7%      ;
;     Processor 4            ;   4.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 48.86 MHz ; 48.86 MHz       ; CLK        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; CLK   ; -19.467 ; -12515.423        ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.420 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.201 ; -2104.789                        ;
+-------+--------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                              ;
+---------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -19.467 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 20.387     ;
; -19.432 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.420      ; 20.853     ;
; -19.386 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.094     ; 20.293     ;
; -19.365 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 20.295     ;
; -19.351 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[63] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 20.271     ;
; -19.351 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.407      ; 20.759     ;
; -19.309 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 20.221     ;
; -19.306 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 20.223     ;
; -19.274 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.412      ; 20.687     ;
; -19.270 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V0_0[63] ; CLK          ; CLK         ; 1.000        ; -0.094     ; 20.177     ;
; -19.214 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 20.136     ;
; -19.208 ; SIPHASHSTATES:siphashstates02|V3_0[2]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 20.131     ;
; -19.201 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[61] ; CLK          ; CLK         ; 1.000        ; 0.468      ; 20.670     ;
; -19.193 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[63] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 20.105     ;
; -19.189 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[63] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 20.116     ;
; -19.186 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V2_0[31] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 20.113     ;
; -19.179 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[28] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 20.109     ;
; -19.179 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[60] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 20.109     ;
; -19.176 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.093     ; 20.084     ;
; -19.174 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[30] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 20.104     ;
; -19.170 ; SIPHASHSTATES:siphashstates02|V1_0[0]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 20.081     ;
; -19.168 ; SIPHASHSTATES:siphashstates02|V3_0[2]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.423      ; 20.592     ;
; -19.141 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.408      ; 20.550     ;
; -19.137 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[62] ; CLK          ; CLK         ; 1.000        ; 0.345      ; 20.483     ;
; -19.135 ; SIPHASHSTATES:siphashstates02|V1_0[0]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.411      ; 20.547     ;
; -19.130 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[62] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 20.050     ;
; -19.130 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V1_0[63] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 20.044     ;
; -19.127 ; SIPHASHSTATES:siphashstates02|V1_0[4]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 20.037     ;
; -19.127 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V2_0[31] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 20.041     ;
; -19.125 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[53] ; CLK          ; CLK         ; 1.000        ; -0.059     ; 20.067     ;
; -19.120 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|HASH[28] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 20.037     ;
; -19.120 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|HASH[60] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 20.037     ;
; -19.120 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V3_0[61] ; CLK          ; CLK         ; 1.000        ; 0.455      ; 20.576     ;
; -19.115 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|HASH[30] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 20.032     ;
; -19.098 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[63] ; CLK          ; CLK         ; 1.000        ; 0.420      ; 20.519     ;
; -19.092 ; SIPHASHSTATES:siphashstates02|V1_0[4]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.410      ; 20.503     ;
; -19.092 ; SIPHASHSTATES:siphashstates02|V3_0[2]  ; SIPHASHSTATES:siphashstates02|V0_0[63] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 20.015     ;
; -19.090 ; SIPHASHSTATES:siphashstates02|V1_0[0]  ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 20.011     ;
; -19.082 ; SIPHASHSTATES:siphashstates02|V3_0[2]  ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.068     ; 20.015     ;
; -19.078 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V1_0[62] ; CLK          ; CLK         ; 1.000        ; 0.332      ; 20.411     ;
; -19.067 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 19.985     ;
; -19.066 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V1_0[53] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 19.995     ;
; -19.060 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|V0_0[63] ; CLK          ; CLK         ; 1.000        ; -0.093     ; 19.968     ;
; -19.054 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[61] ; CLK          ; CLK         ; 1.000        ; -0.059     ; 19.996     ;
; -19.054 ; SIPHASHSTATES:siphashstates02|V1_0[0]  ; SIPHASHSTATES:siphashstates02|V0_0[63] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 19.965     ;
; -19.051 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[61] ; CLK          ; CLK         ; 1.000        ; -0.059     ; 19.993     ;
; -19.049 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V0_0[62] ; CLK          ; CLK         ; 1.000        ; -0.094     ; 19.956     ;
; -19.047 ; SIPHASHSTATES:siphashstates02|V1_0[4]  ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 19.967     ;
; -19.043 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[61] ; CLK          ; CLK         ; 1.000        ; 0.460      ; 20.504     ;
; -19.038 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[63] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 19.957     ;
; -19.035 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V2_0[31] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 19.954     ;
; -19.028 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[28] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 19.950     ;
; -19.028 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[60] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 19.950     ;
; -19.025 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[60] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 19.945     ;
; -19.023 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[30] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 19.945     ;
; -19.018 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V2_0[30] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 19.948     ;
; -19.017 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V3_0[63] ; CLK          ; CLK         ; 1.000        ; 0.407      ; 20.425     ;
; -19.011 ; SIPHASHSTATES:siphashstates02|V1_0[4]  ; SIPHASHSTATES:siphashstates02|V0_0[63] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 19.921     ;
; -18.997 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[21] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 19.924     ;
; -18.996 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[53] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 19.923     ;
; -18.995 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|HASH[61] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 19.924     ;
; -18.992 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V1_0[61] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 19.921     ;
; -18.986 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[62] ; CLK          ; CLK         ; 1.000        ; 0.337      ; 20.324     ;
; -18.974 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[53] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 19.908     ;
; -18.972 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[62] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 19.884     ;
; -18.971 ; SIPHASHSTATES:siphashstates02|V3_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 19.876     ;
; -18.970 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[61] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 19.890     ;
; -18.961 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[25] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 19.888     ;
; -18.959 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V2_0[30] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 19.876     ;
; -18.957 ; SIPHASHSTATES:siphashstates02|V0_0[10] ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.094     ; 19.864     ;
; -18.944 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V0_0[60] ; CLK          ; CLK         ; 1.000        ; -0.094     ; 19.851     ;
; -18.942 ; SIPHASHSTATES:siphashstates02|V3_0[2]  ; SIPHASHSTATES:siphashstates02|V3_0[61] ; CLK          ; CLK         ; 1.000        ; 0.471      ; 20.414     ;
; -18.940 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[63] ; CLK          ; CLK         ; 1.000        ; 0.412      ; 20.353     ;
; -18.939 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[57] ; CLK          ; CLK         ; 1.000        ; 0.469      ; 20.409     ;
; -18.938 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|HASH[21] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 19.852     ;
; -18.937 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|HASH[53] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 19.851     ;
; -18.935 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[59] ; CLK          ; CLK         ; 1.000        ; 0.414      ; 20.350     ;
; -18.933 ; SIPHASHSTATES:siphashstates02|V0_0[7]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 19.854     ;
; -18.933 ; SIPHASHSTATES:siphashstates02|V0_0[2]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 19.854     ;
; -18.931 ; SIPHASHSTATES:siphashstates02|V3_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.405      ; 20.337     ;
; -18.924 ; SIPHASHSTATES:siphashstates02|V0_0[6]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.088     ; 19.837     ;
; -18.922 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[57] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 19.842     ;
; -18.922 ; SIPHASHSTATES:siphashstates02|V0_0[10] ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.407      ; 20.330     ;
; -18.914 ; SIPHASHSTATES:siphashstates02|V1_0[0]  ; SIPHASHSTATES:siphashstates02|V1_0[63] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 19.832     ;
; -18.911 ; SIPHASHSTATES:siphashstates02|V1_0[0]  ; SIPHASHSTATES:siphashstates02|V2_0[31] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 19.829     ;
; -18.910 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|V3_0[61] ; CLK          ; CLK         ; 1.000        ; 0.456      ; 20.367     ;
; -18.908 ; SIPHASHSTATES:siphashstates02|V1_0[3]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.086     ; 19.823     ;
; -18.907 ; SIPHASHSTATES:siphashstates02|V0_0[8]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 19.828     ;
; -18.906 ; SIPHASHSTATES:siphashstates02|V3_0[2]  ; SIPHASHSTATES:siphashstates02|V1_0[63] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 19.836     ;
; -18.904 ; SIPHASHSTATES:siphashstates02|V1_0[0]  ; SIPHASHSTATES:siphashstates02|HASH[28] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 19.825     ;
; -18.904 ; SIPHASHSTATES:siphashstates02|V1_0[0]  ; SIPHASHSTATES:siphashstates02|HASH[60] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 19.825     ;
; -18.904 ; SIPHASHSTATES:siphashstates02|V1_0[0]  ; SIPHASHSTATES:siphashstates02|V3_0[61] ; CLK          ; CLK         ; 1.000        ; 0.459      ; 20.364     ;
; -18.903 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[61] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 19.837     ;
; -18.903 ; SIPHASHSTATES:siphashstates02|V3_0[2]  ; SIPHASHSTATES:siphashstates02|V2_0[31] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 19.833     ;
; -18.902 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|HASH[25] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 19.816     ;
; -18.900 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[61] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 19.834     ;
; -18.899 ; SIPHASHSTATES:siphashstates02|V1_0[0]  ; SIPHASHSTATES:siphashstates02|HASH[30] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 19.820     ;
; -18.898 ; SIPHASHSTATES:siphashstates02|V0_0[7]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.421      ; 20.320     ;
; -18.898 ; SIPHASHSTATES:siphashstates02|V0_0[2]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.421      ; 20.320     ;
; -18.896 ; SIPHASHSTATES:siphashstates02|V3_0[2]  ; SIPHASHSTATES:siphashstates02|HASH[28] ; CLK          ; CLK         ; 1.000        ; -0.068     ; 19.829     ;
+---------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.420 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[8]     ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.481      ; 1.155      ;
; 0.427 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[1]     ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.481      ; 1.162      ;
; 0.437 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXS[1]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.477      ; 1.168      ;
; 0.437 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXS[4]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.477      ; 1.168      ;
; 0.437 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXL[1]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.475      ; 1.166      ;
; 0.439 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[3]     ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.481      ; 1.174      ;
; 0.447 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXS[6]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.477      ; 1.178      ;
; 0.451 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXS[3]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.477      ; 1.182      ;
; 0.452 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|TX_REG               ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|TX_REG                                                                         ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|TRANSMIT_REGISTER[9] ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|TRANSMIT_REGISTER[9]                                                           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SIPHASHSTATES:siphashstates02|STATE.ST_COMPRESSION                                                   ; SIPHASHSTATES:siphashstates02|STATE.ST_COMPRESSION                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|BIT_COUNTER[2]       ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|BIT_COUNTER[2]                                                                 ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|BIT_COUNTER[1]       ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|BIT_COUNTER[1]                                                                 ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|FSM[1]                  ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|FSM[1]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|BIT_COUNTER[2]          ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|BIT_COUNTER[2]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|BIT_COUNTER[1]          ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|BIT_COUNTER[1]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|FSM[2]                  ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|FSM[2]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[14]                          ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[14]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|BIT_COUNTER[3]       ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|BIT_COUNTER[3]                                                                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|FSM[2]               ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|FSM[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|FSM[3]                                        ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|FSM[3]                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|FSM[5]                                        ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|FSM[5]                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[7]     ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.481      ; 1.189      ;
; 0.456 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXS[5]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.474      ; 1.184      ;
; 0.457 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXL[2]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.475      ; 1.186      ;
; 0.463 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXS[5]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.477      ; 1.194      ;
; 0.464 ; SIPHASHSTATES:siphashstates02|STATE.ST_INIT                                                          ; SIPHASHSTATES:siphashstates02|STATE.ST_INIT                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|BIT_COUNTER[0]       ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|BIT_COUNTER[0]                                                                 ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|FSM[0]                  ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|FSM[0]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|BIT_COUNTER[0]          ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|BIT_COUNTER[0]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|FSM[0]               ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|FSM[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.758      ;
; 0.467 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXL[3]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.475      ; 1.196      ;
; 0.471 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXS[2]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.477      ; 1.202      ;
; 0.472 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXL[6]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.475      ; 1.201      ;
; 0.473 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXS[6]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.474      ; 1.201      ;
; 0.476 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[6]     ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.481      ; 1.211      ;
; 0.477 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[4]     ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.481      ; 1.212      ;
; 0.477 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXS[3]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.474      ; 1.205      ;
; 0.483 ; SIPHASHSTATES:siphashstates02|LAST_M[37]                                                             ; SIPHASHSTATES:siphashstates02|V0_0[37]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.777      ;
; 0.483 ; SIPHASHSTATES:siphashstates02|LAST_M[35]                                                             ; SIPHASHSTATES:siphashstates02|V0_0[35]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.777      ;
; 0.484 ; SIPHASHSTATES:siphashstates02|LAST_M[53]                                                             ; SIPHASHSTATES:siphashstates02|V0_0[53]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.778      ;
; 0.484 ; SIPHASHSTATES:siphashstates02|LAST_M[34]                                                             ; SIPHASHSTATES:siphashstates02|V0_0[34]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.778      ;
; 0.485 ; SIPHASHSTATES:siphashstates02|LAST_M[59]                                                             ; SIPHASHSTATES:siphashstates02|V0_0[59]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.779      ;
; 0.485 ; SIPHASHSTATES:siphashstates02|LAST_M[42]                                                             ; SIPHASHSTATES:siphashstates02|V0_0[42]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.779      ;
; 0.485 ; SIPHASHSTATES:siphashstates02|LAST_M[39]                                                             ; SIPHASHSTATES:siphashstates02|V0_0[39]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.779      ;
; 0.486 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[5]     ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.481      ; 1.221      ;
; 0.490 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXS[4]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.474      ; 1.218      ;
; 0.490 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXL[0]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.475      ; 1.219      ;
; 0.495 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXL[3]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.475      ; 1.224      ;
; 0.500 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[26]                          ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[34]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[24]                          ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[32]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[19]                          ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[27]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[22]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[26]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[10]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[14]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[22]                          ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[30]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[2]     ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.481      ; 1.236      ;
; 0.502 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[8]                              ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[12]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[20]                          ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[28]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[25]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[29]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[9]                              ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[13]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; EXAMPLEX:example01|MEM[5][27]                                                                        ; EXAMPLEX:example01|MESSAGE[59]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[12]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[16]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[27]                          ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[35]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[21]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[25]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[17]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[21]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[13]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[17]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[30]                          ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[38]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.796      ;
; 0.505 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[8]                             ; EXAMPLEX:example01|MEM[15][8]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.798      ;
; 0.507 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[15]                            ; EXAMPLEX:example01|MEM[15][15]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.799      ;
; 0.507 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[12]                            ; EXAMPLEX:example01|MEM[15][12]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[11]                            ; EXAMPLEX:example01|MEM[15][11]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[17]                            ; EXAMPLEX:example01|MEM[15][17]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[20]                            ; EXAMPLEX:example01|MEM[15][20]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; EXAMPLEX:example01|KEY_0[0]                                                                          ; SIPHASHSTATES:siphashstates02|V2_0[0]                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.803      ;
; 0.508 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[12]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[16]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[31]                            ; EXAMPLEX:example01|MEM[15][31]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[19]                            ; EXAMPLEX:example01|MEM[15][19]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[21]                            ; EXAMPLEX:example01|MEM[15][21]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[24]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[28]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[20]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[24]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[10]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[14]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; SIPHASHSTATES:siphashstates02|STATE.ST_IDLE                                                          ; SIPHASHSTATES:siphashstates02|STATE.ST_INIT                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[7]                             ; EXAMPLEX:example01|MEM[15][7]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[15]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[19]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.802      ;
; 0.511 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[17]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[21]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[11]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[15]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[7]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[11]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[8]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[12]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.804      ;
; 0.512 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[31]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[35]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.804      ;
; 0.512 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[19]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[23]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.804      ;
; 0.512 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[4]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[8]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.805      ;
; 0.519 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXL[5]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.475      ; 1.248      ;
; 0.525 ; EXAMPLEX:example01|MESSAGE[7]                                                                        ; SIPHASHSTATES:siphashstates02|LAST_M[7]                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; EXAMPLEX:example01|MESSAGE[36]                                                                       ; SIPHASHSTATES:siphashstates02|LAST_M[36]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; EXAMPLEX:example01|MEM[1][23]                                                                        ; EXAMPLEX:example01|KEY_0[55]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.818      ;
; 0.526 ; EXAMPLEX:example01|MEM[6][30]                                                                        ; EXAMPLEX:example01|MESSAGE[30]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; EXAMPLEX:example01|MEM[1][28]                                                                        ; EXAMPLEX:example01|KEY_0[60]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; EXAMPLEX:example01|MEM[1][0]                                                                         ; EXAMPLEX:example01|KEY_0[32]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; EXAMPLEX:example01|MEM[1][11]                                                                        ; EXAMPLEX:example01|KEY_0[43]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; EXAMPLEX:example01|MEM[6][18]                                                                        ; EXAMPLEX:example01|MESSAGE[18]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.820      ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 53.27 MHz ; 53.27 MHz       ; CLK        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; CLK   ; -17.774 ; -11565.956       ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.400 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.201 ; -2104.789                       ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                               ;
+---------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -17.774 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 18.707     ;
; -17.762 ; SIPHASHSTATES:siphashstates02|V3_0[2]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.068     ; 18.696     ;
; -17.761 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 18.703     ;
; -17.750 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.402      ; 19.154     ;
; -17.738 ; SIPHASHSTATES:siphashstates02|V3_0[2]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.403      ; 19.143     ;
; -17.703 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 18.630     ;
; -17.694 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 18.612     ;
; -17.693 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[53] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 18.646     ;
; -17.682 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[63] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 18.619     ;
; -17.678 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V2_0[31] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 18.615     ;
; -17.670 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.387      ; 19.059     ;
; -17.637 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 18.559     ;
; -17.635 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V1_0[53] ; CLK          ; CLK         ; 1.000        ; -0.064     ; 18.573     ;
; -17.627 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 18.558     ;
; -17.624 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V1_0[63] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 18.546     ;
; -17.620 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V2_0[31] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 18.542     ;
; -17.613 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.391      ; 19.006     ;
; -17.611 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[63] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 18.544     ;
; -17.599 ; SIPHASHSTATES:siphashstates02|V3_0[2]  ; SIPHASHSTATES:siphashstates02|V0_0[63] ; CLK          ; CLK         ; 1.000        ; -0.068     ; 18.533     ;
; -17.589 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[60] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 18.531     ;
; -17.588 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[28] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 18.530     ;
; -17.570 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[61] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 18.523     ;
; -17.568 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[30] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 18.510     ;
; -17.566 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[61] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 18.519     ;
; -17.559 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[53] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 18.501     ;
; -17.558 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[21] ; CLK          ; CLK         ; 1.000        ; -0.064     ; 18.496     ;
; -17.557 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[53] ; CLK          ; CLK         ; 1.000        ; -0.064     ; 18.495     ;
; -17.548 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[63] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 18.474     ;
; -17.544 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V2_0[31] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 18.470     ;
; -17.541 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[62] ; CLK          ; CLK         ; 1.000        ; 0.326      ; 18.869     ;
; -17.531 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|HASH[60] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 18.458     ;
; -17.531 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V0_0[63] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 18.449     ;
; -17.530 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|HASH[28] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 18.457     ;
; -17.523 ; SIPHASHSTATES:siphashstates02|V3_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.086     ; 18.439     ;
; -17.520 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[61] ; CLK          ; CLK         ; 1.000        ; 0.448      ; 18.970     ;
; -17.520 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 18.442     ;
; -17.512 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|HASH[61] ; CLK          ; CLK         ; 1.000        ; -0.064     ; 18.450     ;
; -17.510 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|HASH[30] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 18.437     ;
; -17.508 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V1_0[61] ; CLK          ; CLK         ; 1.000        ; -0.064     ; 18.446     ;
; -17.508 ; SIPHASHSTATES:siphashstates02|V3_0[2]  ; SIPHASHSTATES:siphashstates02|V3_0[61] ; CLK          ; CLK         ; 1.000        ; 0.449      ; 18.959     ;
; -17.504 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 18.435     ;
; -17.500 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[25] ; CLK          ; CLK         ; 1.000        ; -0.064     ; 18.438     ;
; -17.500 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|HASH[21] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 18.423     ;
; -17.499 ; SIPHASHSTATES:siphashstates02|V3_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.385      ; 18.886     ;
; -17.499 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|HASH[53] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 18.422     ;
; -17.496 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.391      ; 18.889     ;
; -17.483 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V1_0[62] ; CLK          ; CLK         ; 1.000        ; 0.311      ; 18.796     ;
; -17.474 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[63] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 18.396     ;
; -17.473 ; SIPHASHSTATES:siphashstates02|V1_0[0]  ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 18.405     ;
; -17.470 ; SIPHASHSTATES:siphashstates02|V3_0[2]  ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.059     ; 18.413     ;
; -17.469 ; SIPHASHSTATES:siphashstates02|V3_0[8]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 18.388     ;
; -17.464 ; SIPHASHSTATES:siphashstates02|V1_0[4]  ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 18.393     ;
; -17.464 ; SIPHASHSTATES:siphashstates02|V1_0[0]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 18.387     ;
; -17.455 ; SIPHASHSTATES:siphashstates02|V1_0[4]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 18.375     ;
; -17.455 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[60] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 18.386     ;
; -17.454 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[28] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 18.385     ;
; -17.445 ; SIPHASHSTATES:siphashstates02|V3_0[8]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.388      ; 18.835     ;
; -17.442 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|HASH[25] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 18.365     ;
; -17.441 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V2_0[30] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 18.383     ;
; -17.440 ; SIPHASHSTATES:siphashstates02|V1_0[0]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.392      ; 18.834     ;
; -17.440 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V3_0[61] ; CLK          ; CLK         ; 1.000        ; 0.433      ; 18.875     ;
; -17.436 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|V1_0[53] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 18.378     ;
; -17.436 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[61] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 18.378     ;
; -17.434 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[30] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 18.365     ;
; -17.432 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[61] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 18.374     ;
; -17.431 ; SIPHASHSTATES:siphashstates02|V1_0[4]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.389      ; 18.822     ;
; -17.425 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|V1_0[63] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 18.351     ;
; -17.424 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[21] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 18.351     ;
; -17.423 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[53] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 18.350     ;
; -17.421 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|V2_0[31] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 18.347     ;
; -17.407 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[62] ; CLK          ; CLK         ; 1.000        ; 0.315      ; 18.724     ;
; -17.406 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[62] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 18.339     ;
; -17.405 ; SIPHASHSTATES:siphashstates02|V1_0[0]  ; SIPHASHSTATES:siphashstates02|V1_0[53] ; CLK          ; CLK         ; 1.000        ; -0.059     ; 18.348     ;
; -17.403 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[63] ; CLK          ; CLK         ; 1.000        ; 0.399      ; 18.804     ;
; -17.402 ; SIPHASHSTATES:siphashstates02|V3_0[2]  ; SIPHASHSTATES:siphashstates02|V1_0[53] ; CLK          ; CLK         ; 1.000        ; -0.048     ; 18.356     ;
; -17.400 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V2_0[27] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 18.337     ;
; -17.399 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[59] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 18.336     ;
; -17.399 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[59] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 18.336     ;
; -17.396 ; SIPHASHSTATES:siphashstates02|V1_0[4]  ; SIPHASHSTATES:siphashstates02|V1_0[53] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 18.336     ;
; -17.394 ; SIPHASHSTATES:siphashstates02|V1_0[0]  ; SIPHASHSTATES:siphashstates02|V1_0[63] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 18.321     ;
; -17.394 ; SIPHASHSTATES:siphashstates02|V3_0[2]  ; SIPHASHSTATES:siphashstates02|V0_0[62] ; CLK          ; CLK         ; 1.000        ; -0.068     ; 18.328     ;
; -17.391 ; SIPHASHSTATES:siphashstates02|V3_0[2]  ; SIPHASHSTATES:siphashstates02|V1_0[63] ; CLK          ; CLK         ; 1.000        ; -0.064     ; 18.329     ;
; -17.391 ; SIPHASHSTATES:siphashstates02|V3_0[2]  ; SIPHASHSTATES:siphashstates02|V3_0[63] ; CLK          ; CLK         ; 1.000        ; 0.400      ; 18.793     ;
; -17.390 ; SIPHASHSTATES:siphashstates02|V1_0[0]  ; SIPHASHSTATES:siphashstates02|V2_0[31] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 18.317     ;
; -17.387 ; SIPHASHSTATES:siphashstates02|V3_0[2]  ; SIPHASHSTATES:siphashstates02|V2_0[31] ; CLK          ; CLK         ; 1.000        ; -0.064     ; 18.325     ;
; -17.385 ; SIPHASHSTATES:siphashstates02|V1_0[4]  ; SIPHASHSTATES:siphashstates02|V1_0[63] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 18.309     ;
; -17.383 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[61] ; CLK          ; CLK         ; 1.000        ; 0.437      ; 18.822     ;
; -17.383 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V2_0[30] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 18.310     ;
; -17.381 ; SIPHASHSTATES:siphashstates02|V1_0[4]  ; SIPHASHSTATES:siphashstates02|V2_0[31] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 18.305     ;
; -17.373 ; SIPHASHSTATES:siphashstates02|V3_0[4]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.085     ; 18.290     ;
; -17.369 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[63] ; CLK          ; CLK         ; 1.000        ; -0.064     ; 18.307     ;
; -17.368 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[31] ; CLK          ; CLK         ; 1.000        ; -0.064     ; 18.306     ;
; -17.366 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[25] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 18.293     ;
; -17.360 ; SIPHASHSTATES:siphashstates02|V3_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[63] ; CLK          ; CLK         ; 1.000        ; -0.086     ; 18.276     ;
; -17.357 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|V0_0[63] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 18.279     ;
; -17.350 ; SIPHASHSTATES:siphashstates02|V0_0[10] ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 18.277     ;
; -17.349 ; SIPHASHSTATES:siphashstates02|V3_0[4]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.386      ; 18.737     ;
; -17.342 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V2_0[27] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 18.264     ;
; -17.341 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[57] ; CLK          ; CLK         ; 1.000        ; -0.064     ; 18.279     ;
; -17.341 ; SIPHASHSTATES:siphashstates02|V0_0[10] ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 18.259     ;
+---------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; SIPHASHSTATES:siphashstates02|STATE.ST_COMPRESSION                                                   ; SIPHASHSTATES:siphashstates02|STATE.ST_COMPRESSION                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|BIT_COUNTER[2]          ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|BIT_COUNTER[2]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|BIT_COUNTER[1]          ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|BIT_COUNTER[1]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|TX_REG               ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|TX_REG                                                                         ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|TRANSMIT_REGISTER[9] ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|TRANSMIT_REGISTER[9]                                                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|BIT_COUNTER[2]       ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|BIT_COUNTER[2]                                                                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|BIT_COUNTER[1]       ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|BIT_COUNTER[1]                                                                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|BIT_COUNTER[3]       ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|BIT_COUNTER[3]                                                                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|FSM[2]               ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|FSM[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|FSM[5]                                        ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|FSM[5]                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|FSM[1]                  ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|FSM[1]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|FSM[2]                  ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|FSM[2]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[14]                          ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[14]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|FSM[3]                                        ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|FSM[3]                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[8]     ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.056      ;
; 0.408 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[1]     ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.062      ;
; 0.412 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXS[4]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.423      ; 1.065      ;
; 0.415 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXS[1]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.423      ; 1.068      ;
; 0.415 ; SIPHASHSTATES:siphashstates02|STATE.ST_INIT                                                          ; SIPHASHSTATES:siphashstates02|STATE.ST_INIT                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXL[1]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.419      ; 1.064      ;
; 0.415 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|BIT_COUNTER[0]          ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|BIT_COUNTER[0]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|FSM[0]               ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|FSM[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|BIT_COUNTER[0]       ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|BIT_COUNTER[0]                                                                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|FSM[0]                  ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|FSM[0]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.684      ;
; 0.419 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[3]     ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.073      ;
; 0.423 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXS[6]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.423      ; 1.076      ;
; 0.427 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXS[3]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.423      ; 1.080      ;
; 0.433 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[7]     ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.087      ;
; 0.434 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXL[2]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.419      ; 1.083      ;
; 0.435 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXS[5]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.423      ; 1.088      ;
; 0.435 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXS[5]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.419      ; 1.084      ;
; 0.441 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXL[3]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.419      ; 1.090      ;
; 0.443 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXS[2]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.423      ; 1.096      ;
; 0.447 ; SIPHASHSTATES:siphashstates02|LAST_M[35]                                                             ; SIPHASHSTATES:siphashstates02|V0_0[35]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.716      ;
; 0.447 ; SIPHASHSTATES:siphashstates02|LAST_M[34]                                                             ; SIPHASHSTATES:siphashstates02|V0_0[34]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.716      ;
; 0.448 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXL[6]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.418      ; 1.096      ;
; 0.448 ; SIPHASHSTATES:siphashstates02|LAST_M[53]                                                             ; SIPHASHSTATES:siphashstates02|V0_0[53]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.716      ;
; 0.448 ; SIPHASHSTATES:siphashstates02|LAST_M[37]                                                             ; SIPHASHSTATES:siphashstates02|V0_0[37]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.716      ;
; 0.448 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXS[6]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.419      ; 1.097      ;
; 0.449 ; SIPHASHSTATES:siphashstates02|LAST_M[59]                                                             ; SIPHASHSTATES:siphashstates02|V0_0[59]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.717      ;
; 0.449 ; SIPHASHSTATES:siphashstates02|LAST_M[42]                                                             ; SIPHASHSTATES:siphashstates02|V0_0[42]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.718      ;
; 0.449 ; SIPHASHSTATES:siphashstates02|LAST_M[39]                                                             ; SIPHASHSTATES:siphashstates02|V0_0[39]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.718      ;
; 0.453 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[6]     ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.107      ;
; 0.453 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXS[3]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.419      ; 1.102      ;
; 0.454 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[4]     ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.108      ;
; 0.462 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[5]     ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.116      ;
; 0.464 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXS[4]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.419      ; 1.113      ;
; 0.466 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXL[0]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.419      ; 1.115      ;
; 0.468 ; EXAMPLEX:example01|KEY_0[0]                                                                          ; SIPHASHSTATES:siphashstates02|V2_0[0]                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; SIPHASHSTATES:siphashstates02|STATE.ST_IDLE                                                          ; SIPHASHSTATES:siphashstates02|STATE.ST_INIT                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXL[3]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.418      ; 1.118      ;
; 0.470 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[26]                          ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[34]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[22]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[26]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[10]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[14]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[24]                          ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[32]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[19]                          ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[27]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[25]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[29]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[13]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[17]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[9]                              ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[13]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[22]                          ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[30]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[12]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[16]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[8]                              ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[12]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[27]                          ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[35]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[20]                          ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[28]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[21]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[25]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[17]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[21]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; EXAMPLEX:example01|MEM[5][27]                                                                        ; EXAMPLEX:example01|MESSAGE[59]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[30]                          ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[38]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.740      ;
; 0.474 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[8]                             ; EXAMPLEX:example01|MEM[15][8]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.741      ;
; 0.474 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[2]     ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.128      ;
; 0.475 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[15]                            ; EXAMPLEX:example01|MEM[15][15]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.742      ;
; 0.475 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[12]                            ; EXAMPLEX:example01|MEM[15][12]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.742      ;
; 0.476 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[31]                            ; EXAMPLEX:example01|MEM[15][31]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[11]                            ; EXAMPLEX:example01|MEM[15][11]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[17]                            ; EXAMPLEX:example01|MEM[15][17]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.743      ;
; 0.477 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[19]                            ; EXAMPLEX:example01|MEM[15][19]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[20]                            ; EXAMPLEX:example01|MEM[15][20]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[20]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[24]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[12]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[16]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[7]                             ; EXAMPLEX:example01|MEM[15][7]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[21]                            ; EXAMPLEX:example01|MEM[15][21]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[17]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[21]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[24]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[28]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[15]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[19]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[11]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[15]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[7]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[11]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[31]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[35]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[10]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[14]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[19]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[23]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[8]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[12]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.747      ;
; 0.481 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[4]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[8]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.748      ;
; 0.490 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXL[5]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.419      ; 1.139      ;
; 0.491 ; EXAMPLEX:example01|MESSAGE[7]                                                                        ; SIPHASHSTATES:siphashstates02|LAST_M[7]                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; EXAMPLEX:example01|MEM[1][23]                                                                        ; EXAMPLEX:example01|KEY_0[55]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.758      ;
; 0.491 ; EXAMPLEX:example01|MESSAGE[36]                                                                       ; SIPHASHSTATES:siphashstates02|LAST_M[36]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; EXAMPLEX:example01|MEM[1][11]                                                                        ; EXAMPLEX:example01|KEY_0[43]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; EXAMPLEX:example01|MEM[6][18]                                                                        ; EXAMPLEX:example01|MESSAGE[18]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; EXAMPLEX:example01|MEM[1][3]                                                                         ; EXAMPLEX:example01|KEY_0[35]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; EXAMPLEX:example01|MEM[6][15]                                                                        ; EXAMPLEX:example01|MESSAGE[15]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; EXAMPLEX:example01|MEM[6][30]                                                                        ; EXAMPLEX:example01|MESSAGE[30]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.759      ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -8.218 ; -4782.942         ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.150 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -1493.385                       ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                              ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.218 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.169      ; 9.374      ;
; -8.168 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.031     ; 9.124      ;
; -8.125 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.166      ; 9.278      ;
; -8.096 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[62] ; CLK          ; CLK         ; 1.000        ; 0.134      ; 9.217      ;
; -8.082 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.162      ; 9.231      ;
; -8.080 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[30] ; CLK          ; CLK         ; 1.000        ; -0.031     ; 9.036      ;
; -8.075 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[28] ; CLK          ; CLK         ; 1.000        ; -0.031     ; 9.031      ;
; -8.075 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[60] ; CLK          ; CLK         ; 1.000        ; -0.031     ; 9.031      ;
; -8.075 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 9.028      ;
; -8.052 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 9.004      ;
; -8.040 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[53] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 9.002      ;
; -8.034 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[63] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 8.988      ;
; -8.032 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.038     ; 8.981      ;
; -8.030 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V2_0[31] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 8.984      ;
; -8.026 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[61] ; CLK          ; CLK         ; 1.000        ; 0.187      ; 9.200      ;
; -8.024 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.161      ; 9.172      ;
; -8.019 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[63] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 8.971      ;
; -8.009 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[61] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 8.971      ;
; -8.009 ; SIPHASHSTATES:siphashstates02|V3_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.159      ; 9.155      ;
; -8.004 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[61] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 8.966      ;
; -8.004 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[62] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 8.956      ;
; -8.003 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[62] ; CLK          ; CLK         ; 1.000        ; 0.131      ; 9.121      ;
; -7.999 ; SIPHASHSTATES:siphashstates02|V3_0[2]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.177      ; 9.163      ;
; -7.994 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[62] ; CLK          ; CLK         ; 1.000        ; 0.187      ; 9.168      ;
; -7.987 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[30] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 8.940      ;
; -7.982 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[28] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 8.935      ;
; -7.982 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[60] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 8.935      ;
; -7.974 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 8.922      ;
; -7.973 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V2_0[30] ; CLK          ; CLK         ; 1.000        ; -0.030     ; 8.930      ;
; -7.971 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[58] ; CLK          ; CLK         ; 1.000        ; 0.169      ; 9.127      ;
; -7.968 ; SIPHASHSTATES:siphashstates02|V3_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 8.914      ;
; -7.965 ; SIPHASHSTATES:siphashstates02|V1_0[0]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.164      ; 9.116      ;
; -7.964 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[60] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 8.916      ;
; -7.962 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[25] ; CLK          ; CLK         ; 1.000        ; -0.032     ; 8.917      ;
; -7.961 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[53] ; CLK          ; CLK         ; 1.000        ; -0.032     ; 8.916      ;
; -7.961 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[21] ; CLK          ; CLK         ; 1.000        ; -0.032     ; 8.916      ;
; -7.960 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|V1_0[62] ; CLK          ; CLK         ; 1.000        ; 0.127      ; 9.074      ;
; -7.959 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.038     ; 8.908      ;
; -7.958 ; SIPHASHSTATES:siphashstates02|V3_0[2]  ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.023     ; 8.922      ;
; -7.956 ; SIPHASHSTATES:siphashstates02|V0_0[7]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.176      ; 9.119      ;
; -7.955 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[63] ; CLK          ; CLK         ; 1.000        ; 0.170      ; 9.112      ;
; -7.947 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[53] ; CLK          ; CLK         ; 1.000        ; -0.028     ; 8.906      ;
; -7.944 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|HASH[30] ; CLK          ; CLK         ; 1.000        ; -0.038     ; 8.893      ;
; -7.941 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[63] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 8.892      ;
; -7.939 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|HASH[28] ; CLK          ; CLK         ; 1.000        ; -0.038     ; 8.888      ;
; -7.939 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|HASH[60] ; CLK          ; CLK         ; 1.000        ; -0.038     ; 8.888      ;
; -7.937 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V2_0[31] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 8.888      ;
; -7.933 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[61] ; CLK          ; CLK         ; 1.000        ; 0.184      ; 9.104      ;
; -7.927 ; SIPHASHSTATES:siphashstates02|V1_0[3]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.169      ; 9.083      ;
; -7.926 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[63] ; CLK          ; CLK         ; 1.000        ; -0.038     ; 8.875      ;
; -7.923 ; SIPHASHSTATES:siphashstates02|V1_0[4]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.164      ; 9.074      ;
; -7.921 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[62] ; CLK          ; CLK         ; 1.000        ; 0.150      ; 9.058      ;
; -7.916 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|V0_0[59] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 8.861      ;
; -7.916 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[61] ; CLK          ; CLK         ; 1.000        ; -0.028     ; 8.875      ;
; -7.915 ; SIPHASHSTATES:siphashstates02|V1_0[0]  ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 8.866      ;
; -7.911 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[61] ; CLK          ; CLK         ; 1.000        ; -0.028     ; 8.870      ;
; -7.911 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[62] ; CLK          ; CLK         ; 1.000        ; -0.038     ; 8.860      ;
; -7.910 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[63] ; CLK          ; CLK         ; 1.000        ; -0.032     ; 8.865      ;
; -7.910 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[57] ; CLK          ; CLK         ; 1.000        ; 0.188      ; 9.085      ;
; -7.908 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[31] ; CLK          ; CLK         ; 1.000        ; -0.032     ; 8.863      ;
; -7.906 ; SIPHASHSTATES:siphashstates02|V0_0[7]  ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.024     ; 8.869      ;
; -7.904 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|V1_0[53] ; CLK          ; CLK         ; 1.000        ; -0.032     ; 8.859      ;
; -7.902 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[59] ; CLK          ; CLK         ; 1.000        ; 0.165      ; 9.054      ;
; -7.902 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|V1_0[62] ; CLK          ; CLK         ; 1.000        ; 0.126      ; 9.015      ;
; -7.901 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V2_0[27] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 8.855      ;
; -7.901 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[59] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 8.855      ;
; -7.901 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[62] ; CLK          ; CLK         ; 1.000        ; 0.184      ; 9.072      ;
; -7.900 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[59] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 8.854      ;
; -7.900 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[50] ; CLK          ; CLK         ; 1.000        ; 0.169      ; 9.056      ;
; -7.898 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|V1_0[63] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 8.845      ;
; -7.897 ; SIPHASHSTATES:siphashstates02|V0_0[3]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.174      ; 9.058      ;
; -7.896 ; SIPHASHSTATES:siphashstates02|V3_0[1]  ; SIPHASHSTATES:siphashstates02|V1_0[62] ; CLK          ; CLK         ; 1.000        ; 0.124      ; 9.007      ;
; -7.894 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|V2_0[31] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 8.841      ;
; -7.890 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|V3_0[61] ; CLK          ; CLK         ; 1.000        ; 0.180      ; 9.057      ;
; -7.886 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|HASH[30] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 8.834      ;
; -7.886 ; SIPHASHSTATES:siphashstates02|V3_0[2]  ; SIPHASHSTATES:siphashstates02|V1_0[62] ; CLK          ; CLK         ; 1.000        ; 0.142      ; 9.015      ;
; -7.884 ; SIPHASHSTATES:siphashstates02|V1_0[7]  ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.164      ; 9.035      ;
; -7.883 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|V0_0[63] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 8.828      ;
; -7.881 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|HASH[28] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 8.829      ;
; -7.881 ; SIPHASHSTATES:siphashstates02|V0_0[0]  ; SIPHASHSTATES:siphashstates02|HASH[60] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 8.829      ;
; -7.880 ; SIPHASHSTATES:siphashstates02|V3_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[30] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 8.826      ;
; -7.880 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V2_0[30] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 8.834      ;
; -7.878 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V3_0[58] ; CLK          ; CLK         ; 1.000        ; 0.166      ; 9.031      ;
; -7.877 ; SIPHASHSTATES:siphashstates02|V1_0[3]  ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.031     ; 8.833      ;
; -7.877 ; SIPHASHSTATES:siphashstates02|V2_0[11] ; SIPHASHSTATES:siphashstates02|V3_0[60] ; CLK          ; CLK         ; 1.000        ; 0.169      ; 9.033      ;
; -7.875 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[57] ; CLK          ; CLK         ; 1.000        ; -0.032     ; 8.830      ;
; -7.875 ; SIPHASHSTATES:siphashstates02|V3_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[28] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 8.821      ;
; -7.875 ; SIPHASHSTATES:siphashstates02|V3_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[60] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 8.821      ;
; -7.873 ; SIPHASHSTATES:siphashstates02|V1_0[4]  ; SIPHASHSTATES:siphashstates02|V1_0[60] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 8.824      ;
; -7.873 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|HASH[61] ; CLK          ; CLK         ; 1.000        ; -0.032     ; 8.828      ;
; -7.871 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[60] ; CLK          ; CLK         ; 1.000        ; -0.038     ; 8.820      ;
; -7.870 ; SIPHASHSTATES:siphashstates02|V3_0[2]  ; SIPHASHSTATES:siphashstates02|HASH[30] ; CLK          ; CLK         ; 1.000        ; -0.023     ; 8.834      ;
; -7.869 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[25] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 8.821      ;
; -7.868 ; SIPHASHSTATES:siphashstates02|V0_0[1]  ; SIPHASHSTATES:siphashstates02|V0_0[58] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 8.820      ;
; -7.868 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|V1_0[61] ; CLK          ; CLK         ; 1.000        ; -0.032     ; 8.823      ;
; -7.868 ; SIPHASHSTATES:siphashstates02|V1_0[5]  ; SIPHASHSTATES:siphashstates02|V0_0[62] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 8.813      ;
; -7.868 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[53] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 8.820      ;
; -7.868 ; SIPHASHSTATES:siphashstates02|V1_0[1]  ; SIPHASHSTATES:siphashstates02|HASH[21] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 8.820      ;
; -7.865 ; SIPHASHSTATES:siphashstates02|V3_0[2]  ; SIPHASHSTATES:siphashstates02|HASH[28] ; CLK          ; CLK         ; 1.000        ; -0.023     ; 8.829      ;
; -7.865 ; SIPHASHSTATES:siphashstates02|V3_0[2]  ; SIPHASHSTATES:siphashstates02|HASH[60] ; CLK          ; CLK         ; 1.000        ; -0.023     ; 8.829      ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.150 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[1]     ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.474      ;
; 0.150 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[8]     ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.474      ;
; 0.150 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXL[1]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.475      ;
; 0.152 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXS[4]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.479      ;
; 0.153 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXS[1]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.480      ;
; 0.153 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[3]     ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.477      ;
; 0.158 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXS[6]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.485      ;
; 0.160 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXS[5]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.483      ;
; 0.160 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXL[2]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.485      ;
; 0.160 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXL[3]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.485      ;
; 0.161 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXS[3]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.488      ;
; 0.161 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXS[5]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.488      ;
; 0.163 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[7]     ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.487      ;
; 0.164 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXL[6]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.489      ;
; 0.165 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXS[2]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.492      ;
; 0.166 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXS[6]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.489      ;
; 0.168 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXS[3]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.491      ;
; 0.171 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[4]     ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.495      ;
; 0.171 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[6]     ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.495      ;
; 0.172 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXL[0]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.497      ;
; 0.174 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[5]     ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.498      ;
; 0.174 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXS[4]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.497      ;
; 0.176 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXL[3]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.501      ;
; 0.179 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[2]     ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.503      ;
; 0.184 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXL[5]                    ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.509      ;
; 0.186 ; SIPHASHSTATES:siphashstates02|STATE.ST_COMPRESSION                                                   ; SIPHASHSTATES:siphashstates02|STATE.ST_COMPRESSION                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|BIT_COUNTER[2]          ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|BIT_COUNTER[2]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|BIT_COUNTER[1]          ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|BIT_COUNTER[1]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|TX_REG               ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|TX_REG                                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|TRANSMIT_REGISTER[9] ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|TRANSMIT_REGISTER[9]                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[14]                          ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[14]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|BIT_COUNTER[2]       ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|BIT_COUNTER[2]                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|BIT_COUNTER[1]       ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|BIT_COUNTER[1]                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|BIT_COUNTER[3]       ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|BIT_COUNTER[3]                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|FSM[2]               ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|FSM[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|FSM[3]                                        ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|FSM[3]                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|FSM[5]                                        ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|FSM[5]                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|FSM[1]                  ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|FSM[1]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|FSM[2]                  ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|FSM[2]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[26]                          ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[34]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[25]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[29]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[13]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[17]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[9]                              ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[13]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SIPHASHSTATES:siphashstates02|LAST_M[53]                                                             ; SIPHASHSTATES:siphashstates02|V0_0[53]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SIPHASHSTATES:siphashstates02|LAST_M[37]                                                             ; SIPHASHSTATES:siphashstates02|V0_0[37]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SIPHASHSTATES:siphashstates02|LAST_M[35]                                                             ; SIPHASHSTATES:siphashstates02|V0_0[35]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SIPHASHSTATES:siphashstates02|STATE.ST_INIT                                                          ; SIPHASHSTATES:siphashstates02|STATE.ST_INIT                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[22]                          ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[30]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|BIT_COUNTER[0]          ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|BIT_COUNTER[0]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[24]                          ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[32]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[19]                          ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[27]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[20]                          ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[28]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[22]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[26]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[21]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[25]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[17]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[21]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; SIPHASHSTATES:siphashstates02|LAST_M[34]                                                             ; SIPHASHSTATES:siphashstates02|V0_0[34]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|FSM[0]               ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|FSM[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|BIT_COUNTER[0]       ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|BIT_COUNTER[0]                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|FSM[0]                  ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|FSM[0]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[12]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[16]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[8]                              ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[12]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[10]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[14]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; SIPHASHSTATES:siphashstates02|LAST_M[59]                                                             ; SIPHASHSTATES:siphashstates02|V0_0[59]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; SIPHASHSTATES:siphashstates02|LAST_M[42]                                                             ; SIPHASHSTATES:siphashstates02|V0_0[42]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; SIPHASHSTATES:siphashstates02|LAST_M[39]                                                             ; SIPHASHSTATES:siphashstates02|V0_0[39]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; EXAMPLEX:example01|MEM[5][27]                                                                        ; EXAMPLEX:example01|MESSAGE[59]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[30]                          ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[38]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[27]                          ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[35]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[8]                             ; EXAMPLEX:example01|MEM[15][8]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[15]                            ; EXAMPLEX:example01|MEM[15][15]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[11]                            ; EXAMPLEX:example01|MEM[15][11]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[17]                            ; EXAMPLEX:example01|MEM[15][17]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[17]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[21]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[20]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[24]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[19]                            ; EXAMPLEX:example01|MEM[15][19]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[20]                            ; EXAMPLEX:example01|MEM[15][20]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[12]                            ; EXAMPLEX:example01|MEM[15][12]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[24]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[28]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[15]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[19]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[11]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[15]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[12]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[16]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[31]                            ; EXAMPLEX:example01|MEM[15][31]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[21]                            ; EXAMPLEX:example01|MEM[15][21]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[7]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[11]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[10]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[14]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[7]                             ; EXAMPLEX:example01|MEM[15][7]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[31]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[35]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[19]                            ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[23]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[8]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[12]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[4]                             ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[8]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.321      ;
; 0.204 ; EXAMPLEX:example01|MESSAGE[7]                                                                        ; SIPHASHSTATES:siphashstates02|LAST_M[7]                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; EXAMPLEX:example01|MEM[6][18]                                                                        ; EXAMPLEX:example01|MESSAGE[18]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; EXAMPLEX:example01|MEM[1][3]                                                                         ; EXAMPLEX:example01|KEY_0[35]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; EXAMPLEX:example01|MEM[1][23]                                                                        ; EXAMPLEX:example01|KEY_0[55]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; EXAMPLEX:example01|MESSAGE[36]                                                                       ; SIPHASHSTATES:siphashstates02|LAST_M[36]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; EXAMPLEX:example01|MEM[6][30]                                                                        ; EXAMPLEX:example01|MESSAGE[30]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; EXAMPLEX:example01|MEM[1][28]                                                                        ; EXAMPLEX:example01|KEY_0[60]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; EXAMPLEX:example01|MEM[1][9]                                                                         ; EXAMPLEX:example01|KEY_0[41]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; EXAMPLEX:example01|MEM[1][0]                                                                         ; EXAMPLEX:example01|KEY_0[32]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; EXAMPLEX:example01|MEM[1][11]                                                                        ; EXAMPLEX:example01|KEY_0[43]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.326      ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -19.467    ; 0.150 ; N/A      ; N/A     ; -3.201              ;
;  CLK             ; -19.467    ; 0.150 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -12515.423 ; 0.0   ; 0.0      ; 0.0     ; -2104.789           ;
;  CLK             ; -12515.423 ; 0.000 ; N/A      ; N/A     ; -2104.789           ;
+------------------+------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; RS232_TX      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RS232_RX                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; RS232_TX      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; RS232_TX      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; RS232_TX      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; CLK        ; CLK      ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; CLK        ; CLK      ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK    ; CLK   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RS232_RX   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; RS232_TX    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RS232_RX   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; RS232_TX    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sun Jun 17 20:18:33 2018
Info: Command: quartus_sta FPGACOMMEXAMPLE -c v2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'v2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -19.467
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -19.467          -12515.423 CLK 
Info (332146): Worst-case hold slack is 0.420
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.420               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201           -2104.789 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -17.774
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -17.774          -11565.956 CLK 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201           -2104.789 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.218
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.218           -4782.942 CLK 
Info (332146): Worst-case hold slack is 0.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.150               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1493.385 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4837 megabytes
    Info: Processing ended: Sun Jun 17 20:18:37 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


