########################################################
###                                                   ##
### ZCU216 Master XDC                                 ##
### Date: 10 MAR 2020                                 ##
###                                                   ##
########################################################
#set_property PACKAGE_PIN A18        [get_ports "PL_DDR4_C1_CKE"] ;# Bank  69 VCCO - VCC1V2   - IO_L24N_T3U_N11_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_CKE"] ;# Bank  69 VCCO - VCC1V2   - IO_L24N_T3U_N11_69
#set_property PACKAGE_PIN B18        [get_ports "PL_DDR4_C1_RESET_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L24P_T3U_N10_69
#set_property IOSTANDARD  LVCMOS12   [get_ports "PL_DDR4_C1_RESET_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L24P_T3U_N10_69
#set_property PACKAGE_PIN A19        [get_ports "PL_DDR4_C1_CAS_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L23N_T3U_N9_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_CAS_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L23N_T3U_N9_69
#set_property PACKAGE_PIN A20        [get_ports "PL_DDR4_C1_CS_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L23P_T3U_N8_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_CS_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L23P_T3U_N8_69
#set_property PACKAGE_PIN A17        [get_ports "PL_DDR4_C1_WE_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_WE_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_69
#set_property PACKAGE_PIN B17        [get_ports "PL_DDR4_C1_ALERT_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_ALERT_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_69
#set_property PACKAGE_PIN B20        [get_ports "PL_DDR4_C1_BG0"] ;# Bank  69 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_BG0"] ;# Bank  69 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_69
#set_property PACKAGE_PIN B21        [get_ports "PL_DDR4_C1_BG1"] ;# Bank  69 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_BG1"] ;# Bank  69 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_69
#set_property PACKAGE_PIN C18        [get_ports "PL_DDR4_C1_ACT_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_ACT_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_69
#set_property PACKAGE_PIN C19        [get_ports "PL_DDR4_C1_ODT"] ;# Bank  69 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_ODT"] ;# Bank  69 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_69
#set_property PACKAGE_PIN C21        [get_ports "PL_DDR4_C1_RAS_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L19N_T3L_N1_DBC_AD9N_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_RAS_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L19N_T3L_N1_DBC_AD9N_69
#set_property PACKAGE_PIN D21        [get_ports "PL_DDR4_C1_A0"] ;# Bank  69 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_A0"] ;# Bank  69 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_69
#set_property PACKAGE_PIN C20        [get_ports "PL_DDR4_C1_PARITY"] ;# Bank  69 VCCO - VCC1V2   - IO_T3U_N12_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_PARITY"] ;# Bank  69 VCCO - VCC1V2   - IO_T3U_N12_69
#set_property PACKAGE_PIN E19        [get_ports "PL_DDR4_C1_A1"] ;# Bank  69 VCCO - VCC1V2   - IO_T2U_N12_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_A1"] ;# Bank  69 VCCO - VCC1V2   - IO_T2U_N12_69
#set_property PACKAGE_PIN D18        [get_ports "PL_DDR4_C1_A2"] ;# Bank  69 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_A2"] ;# Bank  69 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_69
#set_property PACKAGE_PIN D19        [get_ports "PL_DDR4_C1_A3"] ;# Bank  69 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_A3"] ;# Bank  69 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_69
#set_property PACKAGE_PIN E20        [get_ports "PL_DDR4_C1_A4"] ;# Bank  69 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_A4"] ;# Bank  69 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_69
#set_property PACKAGE_PIN E21        [get_ports "PL_DDR4_C1_A5"] ;# Bank  69 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_A5"] ;# Bank  69 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_69
#set_property PACKAGE_PIN D17        [get_ports "PL_DDR4_C1_A6"] ;# Bank  69 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_A6"] ;# Bank  69 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_69
#set_property PACKAGE_PIN E17        [get_ports "PL_DDR4_C1_A7"] ;# Bank  69 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_A7"] ;# Bank  69 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_69
#set_property PACKAGE_PIN F20        [get_ports "PL_DDR4_C1_A8"] ;# Bank  69 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_A8"] ;# Bank  69 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_69
#set_property PACKAGE_PIN G21        [get_ports "PL_DDR4_C1_A9"] ;# Bank  69 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_A9"] ;# Bank  69 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_69
#set_property PACKAGE_PIN F18        [get_ports "PL_DDR4_C1_A10"] ;# Bank  69 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_A10"] ;# Bank  69 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_69
#set_property PACKAGE_PIN F19        [get_ports "PL_DDR4_C1_A11"] ;# Bank  69 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_A11"] ;# Bank  69 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_69
#set_property PACKAGE_PIN G20        [get_ports "PL_DDR4_C1_CK0_C"] ;# Bank  69 VCCO - VCC1V2   - IO_L13N_T2L_N1_GC_QBC_69
#set_property IOSTANDARD  DIFF_SSTL12_DCI [get_ports "PL_DDR4_C1_CK0_C"] ;# Bank  69 VCCO - VCC1V2   - IO_L13N_T2L_N1_GC_QBC_69
#set_property PACKAGE_PIN H20             [get_ports "PL_DDR4_C1_CK0_T"] ;# Bank  69 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_69
#set_property IOSTANDARD  DIFF_SSTL12_DCI [get_ports "PL_DDR4_C1_CK0_T"] ;# Bank  69 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_69
#set_property PACKAGE_PIN F17             [get_ports "USER_SI570_C1_N"] ;# Bank  69 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_69
#set_property IOSTANDARD  DIFF_SSTL12 [get_ports "USER_SI570_C1_N"] ;# Bank  69 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_69
#set_property PACKAGE_PIN G17         [get_ports "USER_SI570_C1_P"] ;# Bank  69 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_69
#set_property IOSTANDARD  DIFF_SSTL12 [get_ports "USER_SI570_C1_P"] ;# Bank  69 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_69
#set_property PACKAGE_PIN H21         [get_ports "8A34001_Q8_OUT_C_N"] ;# Bank  69 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_69
#set_property IOSTANDARD  DIFF_SSTL12 [get_ports "8A34001_Q8_OUT_C_N"] ;# Bank  69 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_69
#set_property PACKAGE_PIN J21         [get_ports "8A34001_Q8_OUT_C_P"] ;# Bank  69 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_69
#set_property IOSTANDARD  DIFF_SSTL12 [get_ports "8A34001_Q8_OUT_C_P"] ;# Bank  69 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_69
#set_property PACKAGE_PIN G18         [get_ports "PL_DDR4_C1_BA0"] ;# Bank  69 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_69
#set_property IOSTANDARD  SSTL12_DCI  [get_ports "PL_DDR4_C1_BA0"] ;# Bank  69 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_69
#set_property PACKAGE_PIN H18         [get_ports "PL_DDR4_C1_BA1"] ;# Bank  69 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_69
#set_property IOSTANDARD  SSTL12_DCI  [get_ports "PL_DDR4_C1_BA1"] ;# Bank  69 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_69
#set_property PACKAGE_PIN H19         [get_ports "8A34001_GPIO_0"] ;# Bank  69 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_69
#set_property IOSTANDARD  LVCMOS12    [get_ports "8A34001_GPIO_0"] ;# Bank  69 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_69
#set_property PACKAGE_PIN J19         [get_ports "8A34001_GPIO_1"] ;# Bank  69 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_69
#set_property IOSTANDARD  LVCMOS12    [get_ports "8A34001_GPIO_1"] ;# Bank  69 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_69
#set_property PACKAGE_PIN J17         [get_ports "PL_DDR4_C1_A12"] ;# Bank  69 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_A12"] ;# Bank  69 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_69
#set_property PACKAGE_PIN J18        [get_ports "PL_DDR4_C1_A13"] ;# Bank  69 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_A13"] ;# Bank  69 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_69
#set_property PACKAGE_PIN K20        [get_ports "8A34001_GPIO_2"] ;# Bank  69 VCCO - VCC1V2   - IO_L7N_T1L_N1_QBC_AD13N_69
#set_property IOSTANDARD  LVCMOSxx   [get_ports "8A34001_GPIO_2"] ;# Bank  69 VCCO - VCC1V2   - IO_L7N_T1L_N1_QBC_AD13N_69
#set_property PACKAGE_PIN K21        [get_ports "8A34001_GPIO_3"] ;# Bank  69 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_69
#set_property IOSTANDARD  LVCMOSxx   [get_ports "8A34001_GPIO_3"] ;# Bank  69 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_69
#set_property PACKAGE_PIN K19        [get_ports "No Connect"] ;# Bank  69 VCCO - VCC1V2   - IO_T1U_N12_69
#set_property IOSTANDARD  LVCMOSxx   [get_ports "No Connect"] ;# Bank  69 VCCO - VCC1V2   - IO_T1U_N12_69
#set_property PACKAGE_PIN L19        [get_ports "VRP_69"] ;# Bank  69 VCCO - VCC1V2   - IO_T0U_N12_VRP_69
#set_property IOSTANDARD  LVCMOSxx   [get_ports "VRP_69"] ;# Bank  69 VCCO - VCC1V2   - IO_T0U_N12_VRP_69
#set_property PACKAGE_PIN L18        [get_ports "8A34001_GPIO_4"] ;# Bank  69 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_69
#set_property IOSTANDARD  LVCMOS12   [get_ports "8A34001_GPIO_4"] ;# Bank  69 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_69
#set_property PACKAGE_PIN M18        [get_ports "8A34001_GPIO_5"] ;# Bank  69 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_69
#set_property IOSTANDARD  LVCMOS12   [get_ports "8A34001_GPIO_5"] ;# Bank  69 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_69
#set_property PACKAGE_PIN L20        [get_ports "8A34001_GPIO_6"] ;# Bank  69 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_69
#set_property IOSTANDARD  LVCMOS12   [get_ports "8A34001_GPIO_6"] ;# Bank  69 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_69
#set_property PACKAGE_PIN M20        [get_ports "8A34001_GPIO_7"] ;# Bank  69 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_69
#set_property IOSTANDARD  LVCMOS12   [get_ports "8A34001_GPIO_7"] ;# Bank  69 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_69
#set_property PACKAGE_PIN N18        [get_ports "No Connect"] ;# Bank  69 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_69
#set_property IOSTANDARD  LVCMOS12   [get_ports "No Connect"] ;# Bank  69 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_69
#set_property PACKAGE_PIN P19        [get_ports "PL_DDR4_C1_BOT_CS_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_69
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C1_BOT_CS_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_69
#set_property PACKAGE_PIN N19        [get_ports "8A34001_GPIO_10"] ;# Bank  69 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_69
#set_property IOSTANDARD  LVCMOS12   [get_ports "8A34001_GPIO_10"] ;# Bank  69 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_69
#set_property PACKAGE_PIN N20        [get_ports "8A34001_GPIO_11"] ;# Bank  69 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_69
#set_property IOSTANDARD  LVCMOS12   [get_ports "8A34001_GPIO_11"] ;# Bank  69 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_69
#set_property PACKAGE_PIN P17        [get_ports "8A34001_GPIO_12"] ;# Bank  69 VCCO - VCC1V2   - IO_L2N_T0L_N3_69
#set_property IOSTANDARD  LVCMOS12   [get_ports "8A34001_GPIO_12"] ;# Bank  69 VCCO - VCC1V2   - IO_L2N_T0L_N3_69
#set_property PACKAGE_PIN R17        [get_ports "8A34001_GPIO_13"] ;# Bank  69 VCCO - VCC1V2   - IO_L2P_T0L_N2_69
#set_property IOSTANDARD  LVCMOS12   [get_ports "8A34001_GPIO_13"] ;# Bank  69 VCCO - VCC1V2   - IO_L2P_T0L_N2_69
#set_property PACKAGE_PIN R19        [get_ports "8A34001_GPIO_14"] ;# Bank  69 VCCO - VCC1V2   - IO_L1N_T0L_N1_DBC_69
#set_property IOSTANDARD  LVCMOS12   [get_ports "8A34001_GPIO_14"] ;# Bank  69 VCCO - VCC1V2   - IO_L1N_T0L_N1_DBC_69
#set_property PACKAGE_PIN R20        [get_ports "8A34001_GPIO_15"] ;# Bank  69 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_69
#set_property IOSTANDARD  LVCMOS12   [get_ports "8A34001_GPIO_15"] ;# Bank  69 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_69
#set_property PACKAGE_PIN A23        [get_ports "PL_DDR4_C1_DQ9"] ;# Bank  68 VCCO - VCC1V2   - IO_L24N_T3U_N11_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ9"] ;# Bank  68 VCCO - VCC1V2   - IO_L24N_T3U_N11_68
#set_property PACKAGE_PIN A22       [get_ports "PL_DDR4_C1_DQ11"] ;# Bank  68 VCCO - VCC1V2   - IO_L24P_T3U_N10_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ11"] ;# Bank  68 VCCO - VCC1V2   - IO_L24P_T3U_N10_68
#set_property PACKAGE_PIN A25       [get_ports "PL_DDR4_C1_DQ14"] ;# Bank  68 VCCO - VCC1V2   - IO_L23N_T3U_N9_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ14"] ;# Bank  68 VCCO - VCC1V2   - IO_L23N_T3U_N9_68
#set_property PACKAGE_PIN A24       [get_ports "PL_DDR4_C1_DQ10"] ;# Bank  68 VCCO - VCC1V2   - IO_L23P_T3U_N8_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ10"] ;# Bank  68 VCCO - VCC1V2   - IO_L23P_T3U_N8_68
#set_property PACKAGE_PIN B23       [get_ports "PL_DDR4_C1_DQS1_C"] ;# Bank  68 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_68
#set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "PL_DDR4_C1_DQS1_C"] ;# Bank  68 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_68
#set_property PACKAGE_PIN B22            [get_ports "PL_DDR4_C1_DQS1_T"] ;# Bank  68 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_68
#set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "PL_DDR4_C1_DQS1_T"] ;# Bank  68 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_68
#set_property PACKAGE_PIN B25            [get_ports "PL_DDR4_C1_DQ8"] ;# Bank  68 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ8"] ;# Bank  68 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_68
#set_property PACKAGE_PIN C25       [get_ports "PL_DDR4_C1_DQ13"] ;# Bank  68 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ13"] ;# Bank  68 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_68
#set_property PACKAGE_PIN C24       [get_ports "PL_DDR4_C1_DQ15"] ;# Bank  68 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ15"] ;# Bank  68 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_68
#set_property PACKAGE_PIN D24       [get_ports "PL_DDR4_C1_DQ12"] ;# Bank  68 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ12"] ;# Bank  68 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_68
#set_property PACKAGE_PIN B26       [get_ports "RGB_B_LED_0"] ;# Bank  68 VCCO - VCC1V2   - IO_L19N_T3L_N1_DBC_AD9N_68
#set_property IOSTANDARD  POD12_DCI [get_ports "RGB_B_LED_0"] ;# Bank  68 VCCO - VCC1V2   - IO_L19N_T3L_N1_DBC_AD9N_68
#set_property PACKAGE_PIN C26       [get_ports "PL_DDR4_C1_DM1_B"] ;# Bank  68 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DM1_B"] ;# Bank  68 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_68
#set_property PACKAGE_PIN E25       [get_ports "RGB_R_LED_7"] ;# Bank  68 VCCO - VCC1V2   - IO_T3U_N12_68
#set_property IOSTANDARD  LVCMOS12  [get_ports "RGB_R_LED_7"] ;# Bank  68 VCCO - VCC1V2   - IO_T3U_N12_68
#set_property PACKAGE_PIN E24       [get_ports "RGB_B_LED_1"] ;# Bank  68 VCCO - VCC1V2   - IO_T2U_N12_68
#set_property IOSTANDARD  LVCMOS12  [get_ports "RGB_B_LED_1"] ;# Bank  68 VCCO - VCC1V2   - IO_T2U_N12_68
#set_property PACKAGE_PIN C23       [get_ports "PL_DDR4_C1_DQ0"] ;# Bank  68 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ0"] ;# Bank  68 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_68
#set_property PACKAGE_PIN D23       [get_ports "PL_DDR4_C1_DQ4"] ;# Bank  68 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ4"] ;# Bank  68 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_68
#set_property PACKAGE_PIN D26       [get_ports "PL_DDR4_C1_DQ2"] ;# Bank  68 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ2"] ;# Bank  68 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_68
#set_property PACKAGE_PIN E26       [get_ports "PL_DDR4_C1_DQ3"] ;# Bank  68 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ3"] ;# Bank  68 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_68
#set_property PACKAGE_PIN D22       [get_ports "PL_DDR4_C1_DQS0_C"] ;# Bank  68 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_68
#set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "PL_DDR4_C1_DQS0_C"] ;# Bank  68 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_68
#set_property PACKAGE_PIN E22            [get_ports "PL_DDR4_C1_DQS0_T"] ;# Bank  68 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_68
#set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "PL_DDR4_C1_DQS0_T"] ;# Bank  68 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_68
#set_property PACKAGE_PIN F25            [get_ports "PL_DDR4_C1_DQ6"] ;# Bank  68 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ6"] ;# Bank  68 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_68
#set_property PACKAGE_PIN G25       [get_ports "PL_DDR4_C1_DQ5"] ;# Bank  68 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ5"] ;# Bank  68 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_68
#set_property PACKAGE_PIN F24       [get_ports "PL_DDR4_C1_DQ1"] ;# Bank  68 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ1"] ;# Bank  68 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_68
#set_property PACKAGE_PIN F23       [get_ports "PL_DDR4_C1_DQ7"] ;# Bank  68 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ7"] ;# Bank  68 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_68
#set_property PACKAGE_PIN G26       [get_ports "RGB_B_LED_2"] ;# Bank  68 VCCO - VCC1V2   - IO_L13N_T2L_N1_GC_QBC_68
#set_property IOSTANDARD  LVCMOSxx  [get_ports "RGB_B_LED_2"] ;# Bank  68 VCCO - VCC1V2   - IO_L13N_T2L_N1_GC_QBC_68
#set_property PACKAGE_PIN H26       [get_ports "PL_DDR4_C1_DM0_B"] ;# Bank  68 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DM0_B"] ;# Bank  68 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_68
#set_property PACKAGE_PIN F22       [get_ports "PL_DDR4_C1_DQ17"] ;# Bank  68 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ17"] ;# Bank  68 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_68
#set_property PACKAGE_PIN G22       [get_ports "PL_DDR4_C1_DQ19"] ;# Bank  68 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ19"] ;# Bank  68 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_68
#set_property PACKAGE_PIN H25       [get_ports "PL_DDR4_C1_DQ23"] ;# Bank  68 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ23"] ;# Bank  68 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_68
#set_property PACKAGE_PIN H24       [get_ports "PL_DDR4_C1_DQ21"] ;# Bank  68 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ21"] ;# Bank  68 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_68
#set_property PACKAGE_PIN G23       [get_ports "PL_DDR4_C1_DQS2_C"] ;# Bank  68 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_68
#set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "PL_DDR4_C1_DQS2_C"] ;# Bank  68 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_68
#set_property PACKAGE_PIN H23       [get_ports "PL_DDR4_C1_DQS2_T"] ;# Bank  68 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_68
#set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "PL_DDR4_C1_DQS2_T"] ;# Bank  68 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_68
#set_property PACKAGE_PIN J24       [get_ports "PL_DDR4_C1_DQ16"] ;# Bank  68 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ16"] ;# Bank  68 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_68
#set_property PACKAGE_PIN K24       [get_ports "PL_DDR4_C1_DQ18"] ;# Bank  68 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ18"] ;# Bank  68 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_68
#set_property PACKAGE_PIN J22       [get_ports "PL_DDR4_C1_DQ20"] ;# Bank  68 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ20"] ;# Bank  68 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_68
#set_property PACKAGE_PIN K22       [get_ports "PL_DDR4_C1_DQ22"] ;# Bank  68 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ22"] ;# Bank  68 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_68
#set_property PACKAGE_PIN L24       [get_ports "RGB_B_LED_4"] ;# Bank  68 VCCO - VCC1V2   - IO_L7N_T1L_N1_QBC_AD13N_68
#set_property IOSTANDARD  LVCMOS12  [get_ports "RGB_B_LED_4"] ;# Bank  68 VCCO - VCC1V2   - IO_L7N_T1L_N1_QBC_AD13N_68
#set_property PACKAGE_PIN L23       [get_ports "PL_DDR4_C1_DM2_B"] ;# Bank  68 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DM2_B"] ;# Bank  68 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_68
#set_property PACKAGE_PIN J23       [get_ports "RGB_B_LED_3"] ;# Bank  68 VCCO - VCC1V2   - IO_T1U_N12_68
#set_property IOSTANDARD  LVCMOS12  [get_ports "RGB_B_LED_3"] ;# Bank  68 VCCO - VCC1V2   - IO_T1U_N12_68
#set_property PACKAGE_PIN L22       [get_ports "VRP_68"] ;# Bank  68 VCCO - VCC1V2   - IO_T0U_N12_VRP_68
#set_property IOSTANDARD  LVCMOSxx  [get_ports "VRP_68"] ;# Bank  68 VCCO - VCC1V2   - IO_T0U_N12_VRP_68
#set_property PACKAGE_PIN M23       [get_ports "PL_DDR4_C1_DQ28"] ;# Bank  68 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ28"] ;# Bank  68 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_68
#set_property PACKAGE_PIN M22       [get_ports "PL_DDR4_C1_DQ30"] ;# Bank  68 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ30"] ;# Bank  68 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_68
#set_property PACKAGE_PIN N24       [get_ports "PL_DDR4_C1_DQ26"] ;# Bank  68 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ26"] ;# Bank  68 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_68
#set_property PACKAGE_PIN N23       [get_ports "PL_DDR4_C1_DQ29"] ;# Bank  68 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ29"] ;# Bank  68 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_68
#set_property PACKAGE_PIN P24       [get_ports "PL_DDR4_C1_DQS3_C"] ;# Bank  68 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_68
#set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "PL_DDR4_C1_DQS3_C"] ;# Bank  68 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_68
#set_property PACKAGE_PIN R24            [get_ports "PL_DDR4_C1_DQS3_T"] ;# Bank  68 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_68
#set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "PL_DDR4_C1_DQS3_T"] ;# Bank  68 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_68
#set_property PACKAGE_PIN M21            [get_ports "PL_DDR4_C1_DQ31"] ;# Bank  68 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ31"] ;# Bank  68 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_68
#set_property PACKAGE_PIN N21       [get_ports "PL_DDR4_C1_DQ27"] ;# Bank  68 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ27"] ;# Bank  68 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_68
#set_property PACKAGE_PIN P23       [get_ports "PL_DDR4_C1_DQ24"] ;# Bank  68 VCCO - VCC1V2   - IO_L2N_T0L_N3_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ24"] ;# Bank  68 VCCO - VCC1V2   - IO_L2N_T0L_N3_68
#set_property PACKAGE_PIN R22       [get_ports "PL_DDR4_C1_DQ25"] ;# Bank  68 VCCO - VCC1V2   - IO_L2P_T0L_N2_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DQ25"] ;# Bank  68 VCCO - VCC1V2   - IO_L2P_T0L_N2_68
#set_property PACKAGE_PIN P21       [get_ports "RGB_B_LED_5"] ;# Bank  68 VCCO - VCC1V2   - IO_L1N_T0L_N1_DBC_68
#set_property IOSTANDARD  LVCMOS12  [get_ports "RGB_B_LED_5"] ;# Bank  68 VCCO - VCC1V2   - IO_L1N_T0L_N1_DBC_68
#set_property PACKAGE_PIN R21       [get_ports "PL_DDR4_C1_DM3_B"] ;# Bank  68 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_68
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C1_DM3_B"] ;# Bank  68 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_68
#set_property PACKAGE_PIN A30       [get_ports "FMCP_HSPC_LA02_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L24N_T3U_N11_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA02_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L24N_T3U_N11_67
#set_property PACKAGE_PIN A29      [get_ports "FMCP_HSPC_LA02_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L24P_T3U_N10_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA02_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L24P_T3U_N10_67
#set_property PACKAGE_PIN A32       [get_ports "FMCP_HSPC_LA04_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L23N_T3U_N9_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA04_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L23N_T3U_N9_67
#set_property PACKAGE_PIN B32       [get_ports "FMCP_HSPC_LA04_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L23P_T3U_N8_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA04_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L23P_T3U_N8_67
#set_property PACKAGE_PIN A28       [get_ports "FMCP_HSPC_LA15_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L22N_T3U_N7_DBC_AD0N_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA15_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L22N_T3U_N7_DBC_AD0N_67
#set_property PACKAGE_PIN B28       [get_ports "FMCP_HSPC_LA15_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L22P_T3U_N6_DBC_AD0P_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA15_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L22P_T3U_N6_DBC_AD0P_67
#set_property PACKAGE_PIN B31       [get_ports "FMCP_HSPC_LA03_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L21N_T3L_N5_AD8N_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA03_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L21N_T3L_N5_AD8N_67
#set_property PACKAGE_PIN B30       [get_ports "FMCP_HSPC_LA03_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L21P_T3L_N4_AD8P_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA03_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L21P_T3L_N4_AD8P_67
#set_property PACKAGE_PIN A27       [get_ports "FMCP_HSPC_LA14_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L20N_T3L_N3_AD1N_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA14_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L20N_T3L_N3_AD1N_67
#set_property PACKAGE_PIN B27       [get_ports "FMCP_HSPC_LA14_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L20P_T3L_N2_AD1P_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA14_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L20P_T3L_N2_AD1P_67
#set_property PACKAGE_PIN C31       [get_ports "FMCP_HSPC_LA07_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L19N_T3L_N1_DBC_AD9N_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA07_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L19N_T3L_N1_DBC_AD9N_67
#set_property PACKAGE_PIN C30       [get_ports "FMCP_HSPC_LA07_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L19P_T3L_N0_DBC_AD9P_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA07_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L19P_T3L_N0_DBC_AD9P_67
#set_property PACKAGE_PIN C28       [get_ports "No Connect"] ;# Bank  67 VCCO - VADJ_FMC - IO_T3U_N12_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "No Connect"] ;# Bank  67 VCCO - VADJ_FMC - IO_T3U_N12_67
#set_property PACKAGE_PIN D28       [get_ports "No Connect"] ;# Bank  67 VCCO - VADJ_FMC - IO_T2U_N12_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "No Connect"] ;# Bank  67 VCCO - VADJ_FMC - IO_T2U_N12_67
#set_property PACKAGE_PIN D27       [get_ports "FMCP_HSPC_LA06_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L18N_T2U_N11_AD2N_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA06_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L18N_T2U_N11_AD2N_67
#set_property PACKAGE_PIN E27       [get_ports "FMCP_HSPC_LA06_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L18P_T2U_N10_AD2P_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA06_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L18P_T2U_N10_AD2P_67
#set_property PACKAGE_PIN C29       [get_ports "FMCP_HSPC_LA08_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L17N_T2U_N9_AD10N_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA08_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L17N_T2U_N9_AD10N_67
#set_property PACKAGE_PIN D29       [get_ports "FMCP_HSPC_LA08_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L17P_T2U_N8_AD10P_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA08_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L17P_T2U_N8_AD10P_67
#set_property PACKAGE_PIN F28       [get_ports "FMCP_HSPC_LA09_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L16N_T2U_N7_QBC_AD3N_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA09_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L16N_T2U_N7_QBC_AD3N_67
#set_property PACKAGE_PIN F27       [get_ports "FMCP_HSPC_LA09_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L16P_T2U_N6_QBC_AD3P_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA09_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L16P_T2U_N6_QBC_AD3P_67
#set_property PACKAGE_PIN E29       [get_ports "FMCP_HSPC_LA05_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L15N_T2L_N5_AD11N_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA05_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L15N_T2L_N5_AD11N_67
#set_property PACKAGE_PIN F29       [get_ports "FMCP_HSPC_LA05_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L15P_T2L_N4_AD11P_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA05_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L15P_T2L_N4_AD11P_67
#set_property PACKAGE_PIN G28       [get_ports "FMCP_HSPC_LA01_CC_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L14N_T2L_N3_GC_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA01_CC_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L14N_T2L_N3_GC_67
#set_property PACKAGE_PIN G27       [get_ports "FMCP_HSPC_LA01_CC_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L14P_T2L_N2_GC_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA01_CC_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L14P_T2L_N2_GC_67
#set_property PACKAGE_PIN E30       [get_ports "FMCP_HSPC_LA00_CC_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L13N_T2L_N1_GC_QBC_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA00_CC_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L13N_T2L_N1_GC_QBC_67
#set_property PACKAGE_PIN F30       [get_ports "FMCP_HSPC_LA00_CC_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L13P_T2L_N0_GC_QBC_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA00_CC_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L13P_T2L_N0_GC_QBC_67
#set_property PACKAGE_PIN H29       [get_ports "FMCP_HSPC_CLK0_M2C_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L12N_T1U_N11_GC_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_CLK0_M2C_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L12N_T1U_N11_GC_67
#set_property PACKAGE_PIN H28       [get_ports "FMCP_HSPC_CLK0_M2C_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L12P_T1U_N10_GC_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_CLK0_M2C_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L12P_T1U_N10_GC_67
#set_property PACKAGE_PIN G30       [get_ports "8A34001_Q3_OUT_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L11N_T1U_N9_GC_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "8A34001_Q3_OUT_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L11N_T1U_N9_GC_67
#set_property PACKAGE_PIN H30       [get_ports "8A34001_Q3_OUT_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L11P_T1U_N8_GC_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "8A34001_Q3_OUT_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L11P_T1U_N8_GC_67
#set_property PACKAGE_PIN J28       [get_ports "FMCP_HSPC_LA13_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L10N_T1U_N7_QBC_AD4N_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA13_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L10N_T1U_N7_QBC_AD4N_67
#set_property PACKAGE_PIN J27       [get_ports "FMCP_HSPC_LA13_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L10P_T1U_N6_QBC_AD4P_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA13_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L10P_T1U_N6_QBC_AD4P_67
#set_property PACKAGE_PIN J29       [get_ports "FMCP_HSPC_LA12_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L9N_T1L_N5_AD12N_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA12_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L9N_T1L_N5_AD12N_67
#set_property PACKAGE_PIN K29       [get_ports "FMCP_HSPC_LA12_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L9P_T1L_N4_AD12P_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA12_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L9P_T1L_N4_AD12P_67
#set_property PACKAGE_PIN J26       [get_ports "FMCP_HSPC_LA16_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L8N_T1L_N3_AD5N_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA16_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L8N_T1L_N3_AD5N_67
#set_property PACKAGE_PIN K26       [get_ports "FMCP_HSPC_LA16_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L8P_T1L_N2_AD5P_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA16_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L8P_T1L_N2_AD5P_67
#set_property PACKAGE_PIN L29       [get_ports "FMCP_HSPC_LA10_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L7N_T1L_N1_QBC_AD13N_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA10_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L7N_T1L_N1_QBC_AD13N_67
#set_property PACKAGE_PIN L28       [get_ports "FMCP_HSPC_LA10_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L7P_T1L_N0_QBC_AD13P_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA10_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L7P_T1L_N0_QBC_AD13P_67
#set_property PACKAGE_PIN K27       [get_ports "No Connect"] ;# Bank  67 VCCO - VADJ_FMC - IO_T1U_N12_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "No Connect"] ;# Bank  67 VCCO - VADJ_FMC - IO_T1U_N12_67
#set_property PACKAGE_PIN L27       [get_ports "VRP_67"] ;# Bank  67 VCCO - VADJ_FMC - IO_T0U_N12_VRP_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "VRP_67"] ;# Bank  67 VCCO - VADJ_FMC - IO_T0U_N12_VRP_67
#set_property PACKAGE_PIN K25       [get_ports "FMCP_HSPC_LA11_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L6N_T0U_N11_AD6N_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA11_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L6N_T0U_N11_AD6N_67
#set_property PACKAGE_PIN L25       [get_ports "FMCP_HSPC_LA11_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L6P_T0U_N10_AD6P_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA11_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L6P_T0U_N10_AD6P_67
#set_property PACKAGE_PIN M28       [get_ports "No Connect"] ;# Bank  67 VCCO - VADJ_FMC - IO_L5N_T0U_N9_AD14N_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "No Connect"] ;# Bank  67 VCCO - VADJ_FMC - IO_L5N_T0U_N9_AD14N_67
#set_property PACKAGE_PIN M27       [get_ports "No Connect"] ;# Bank  67 VCCO - VADJ_FMC - IO_L5P_T0U_N8_AD14P_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "No Connect"] ;# Bank  67 VCCO - VADJ_FMC - IO_L5P_T0U_N8_AD14P_67
#set_property PACKAGE_PIN M25       [get_ports "FMCP_HSPC_SYNC_C2M_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L4N_T0U_N7_DBC_AD7N_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_SYNC_C2M_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L4N_T0U_N7_DBC_AD7N_67
#set_property PACKAGE_PIN N25       [get_ports "FMCP_HSPC_SYNC_C2M_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L4P_T0U_N6_DBC_AD7P_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_SYNC_C2M_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L4P_T0U_N6_DBC_AD7P_67
#set_property PACKAGE_PIN M26       [get_ports "No Connect"] ;# Bank  67 VCCO - VADJ_FMC - IO_L3N_T0L_N5_AD15N_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "No Connect"] ;# Bank  67 VCCO - VADJ_FMC - IO_L3N_T0L_N5_AD15N_67
#set_property PACKAGE_PIN N26       [get_ports "No Connect"] ;# Bank  67 VCCO - VADJ_FMC - IO_L3P_T0L_N4_AD15P_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "No Connect"] ;# Bank  67 VCCO - VADJ_FMC - IO_L3P_T0L_N4_AD15P_67
#set_property PACKAGE_PIN R26       [get_ports "FMCP_HSPC_SYNC_M2C_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L2N_T0L_N3_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_SYNC_M2C_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L2N_T0L_N3_67
#set_property PACKAGE_PIN R25       [get_ports "FMCP_HSPC_SYNC_M2C_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L2P_T0L_N2_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_SYNC_M2C_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L2P_T0L_N2_67
#set_property PACKAGE_PIN P27       [get_ports "No Connect"] ;# Bank  67 VCCO - VADJ_FMC - IO_L1N_T0L_N1_DBC_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "No Connect"] ;# Bank  67 VCCO - VADJ_FMC - IO_L1N_T0L_N1_DBC_67
#set_property PACKAGE_PIN R27       [get_ports "No Connect"] ;# Bank  67 VCCO - VADJ_FMC - IO_L1P_T0L_N0_DBC_67
#set_property IOSTANDARD  LVCMOS18  [get_ports "No Connect"] ;# Bank  67 VCCO - VADJ_FMC - IO_L1P_T0L_N0_DBC_67
#set_property PACKAGE_PIN AJ24      [get_ports "FMCP_HSPC_LA32_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L24N_T3U_N11_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA32_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L24N_T3U_N11_66
#set_property PACKAGE_PIN AH24      [get_ports "FMCP_HSPC_LA32_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L24P_T3U_N10_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA32_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L24P_T3U_N10_66
#set_property PACKAGE_PIN AK24      [get_ports "FMCP_HSPC_LA33_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L23N_T3U_N9_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA33_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L23N_T3U_N9_66
#set_property PACKAGE_PIN AJ23      [get_ports "FMCP_HSPC_LA33_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L23P_T3U_N8_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA33_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L23P_T3U_N8_66
#set_property PACKAGE_PIN AK26      [get_ports "FMCP_HSPC_LA30_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L22N_T3U_N7_DBC_AD0N_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA30_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L22N_T3U_N7_DBC_AD0N_66
#set_property PACKAGE_PIN AJ26      [get_ports "FMCP_HSPC_LA30_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L22P_T3U_N6_DBC_AD0P_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA30_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L22P_T3U_N6_DBC_AD0P_66
#set_property PACKAGE_PIN AL25      [get_ports "FMCP_HSPC_LA31_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L21N_T3L_N5_AD8N_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA31_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L21N_T3L_N5_AD8N_66
#set_property PACKAGE_PIN AK25      [get_ports "FMCP_HSPC_LA31_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L21P_T3L_N4_AD8P_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA31_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L21P_T3L_N4_AD8P_66
#set_property PACKAGE_PIN AM25      [get_ports "FMCP_HSPC_LA29_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L20N_T3L_N3_AD1N_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA29_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L20N_T3L_N3_AD1N_66
#set_property PACKAGE_PIN AL24      [get_ports "FMCP_HSPC_LA29_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L20P_T3L_N2_AD1P_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA29_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L20P_T3L_N2_AD1P_66
#set_property PACKAGE_PIN AK22      [get_ports "FMCP_HSPC_LA28_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L19N_T3L_N1_DBC_AD9N_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA28_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L19N_T3L_N1_DBC_AD9N_66
#set_property PACKAGE_PIN AJ22      [get_ports "FMCP_HSPC_LA28_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L19P_T3L_N0_DBC_AD9P_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA28_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L19P_T3L_N0_DBC_AD9P_66
#set_property PACKAGE_PIN AL22      [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_T3U_N12_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_T3U_N12_66
#set_property PACKAGE_PIN AM22      [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_T2U_N12_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_T2U_N12_66
#set_property PACKAGE_PIN AN25      [get_ports "FMCP_HSPC_LA25_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L18N_T2U_N11_AD2N_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA25_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L18N_T2U_N11_AD2N_66
#set_property PACKAGE_PIN AN24      [get_ports "FMCP_HSPC_LA25_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L18P_T2U_N10_AD2P_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA25_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L18P_T2U_N10_AD2P_66
#set_property PACKAGE_PIN AM23      [get_ports "FMCP_HSPC_LA21_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L17N_T2U_N9_AD10N_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA21_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L17N_T2U_N9_AD10N_66
#set_property PACKAGE_PIN AL23      [get_ports "FMCP_HSPC_LA21_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L17P_T2U_N8_AD10P_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA21_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L17P_T2U_N8_AD10P_66
#set_property PACKAGE_PIN AN26      [get_ports "FMCP_HSPC_LA24_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L16N_T2U_N7_QBC_AD3N_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA24_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L16N_T2U_N7_QBC_AD3N_66
#set_property PACKAGE_PIN AM26      [get_ports "FMCP_HSPC_LA24_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L16P_T2U_N6_QBC_AD3P_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA24_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L16P_T2U_N6_QBC_AD3P_66
#set_property PACKAGE_PIN AP23      [get_ports "FMCP_HSPC_LA23_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L15N_T2L_N5_AD11N_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA23_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L15N_T2L_N5_AD11N_66
#set_property PACKAGE_PIN AN23      [get_ports "FMCP_HSPC_LA23_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L15P_T2L_N4_AD11P_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA23_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L15P_T2L_N4_AD11P_66
#set_property PACKAGE_PIN AR24      [get_ports "FMCP_HSPC_LA18_CC_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L14N_T2L_N3_GC_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA18_CC_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L14N_T2L_N3_GC_66
#set_property PACKAGE_PIN AP24      [get_ports "FMCP_HSPC_LA18_CC_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L14P_T2L_N2_GC_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA18_CC_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L14P_T2L_N2_GC_66
#set_property PACKAGE_PIN AR22      [get_ports "FMCP_HSPC_LA17_CC_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L13N_T2L_N1_GC_QBC_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA17_CC_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L13N_T2L_N1_GC_QBC_66
#set_property PACKAGE_PIN AP22      [get_ports "FMCP_HSPC_LA17_CC_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L13P_T2L_N0_GC_QBC_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA17_CC_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L13P_T2L_N0_GC_QBC_66
#set_property PACKAGE_PIN AR26      [get_ports "FMCP_HSPC_CLK1_M2C_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L12N_T1U_N11_GC_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_CLK1_M2C_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L12N_T1U_N11_GC_66
#set_property PACKAGE_PIN AP26      [get_ports "FMCP_HSPC_CLK1_M2C_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L12P_T1U_N10_GC_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_CLK1_M2C_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L12P_T1U_N10_GC_66
#set_property PACKAGE_PIN AT24      [get_ports "8A34001_Q2_OUT_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L11N_T1U_N9_GC_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "8A34001_Q2_OUT_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L11N_T1U_N9_GC_66
#set_property PACKAGE_PIN AT23      [get_ports "8A34001_Q2_OUT_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L11P_T1U_N8_GC_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "8A34001_Q2_OUT_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L11P_T1U_N8_GC_66
#set_property PACKAGE_PIN AT25      [get_ports "FMCP_HSPC_LA26_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L10N_T1U_N7_QBC_AD4N_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA26_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L10N_T1U_N7_QBC_AD4N_66
#set_property PACKAGE_PIN AR25      [get_ports "FMCP_HSPC_LA26_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L10P_T1U_N6_QBC_AD4P_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA26_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L10P_T1U_N6_QBC_AD4P_66
#set_property PACKAGE_PIN AU22      [get_ports "FMCP_HSPC_LA22_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L9N_T1L_N5_AD12N_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA22_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L9N_T1L_N5_AD12N_66
#set_property PACKAGE_PIN AT22      [get_ports "FMCP_HSPC_LA22_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L9P_T1L_N4_AD12P_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA22_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L9P_T1L_N4_AD12P_66
#set_property PACKAGE_PIN AV25      [get_ports "FMCP_HSPC_LA27_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L8N_T1L_N3_AD5N_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA27_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L8N_T1L_N3_AD5N_66
#set_property PACKAGE_PIN AU25      [get_ports "FMCP_HSPC_LA27_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L8P_T1L_N2_AD5P_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA27_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L8P_T1L_N2_AD5P_66
#set_property PACKAGE_PIN AV23      [get_ports "FMCP_HSPC_LA20_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L7N_T1L_N1_QBC_AD13N_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA20_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L7N_T1L_N1_QBC_AD13N_66
#set_property PACKAGE_PIN AU23      [get_ports "FMCP_HSPC_LA20_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L7P_T1L_N0_QBC_AD13P_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA20_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L7P_T1L_N0_QBC_AD13P_66
#set_property PACKAGE_PIN AW23      [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_T1U_N12_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_T1U_N12_66
#set_property PACKAGE_PIN AW22      [get_ports "VRP_66"] ;# Bank  66 VCCO - VADJ_FMC - IO_T0U_N12_VRP_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "VRP_66"] ;# Bank  66 VCCO - VADJ_FMC - IO_T0U_N12_VRP_66
#set_property PACKAGE_PIN AW24      [get_ports "FMCP_HSPC_LA19_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L6N_T0U_N11_AD6N_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA19_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L6N_T0U_N11_AD6N_66
#set_property PACKAGE_PIN AV24      [get_ports "FMCP_HSPC_LA19_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L6P_T0U_N10_AD6P_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "FMCP_HSPC_LA19_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L6P_T0U_N10_AD6P_66
#set_property PACKAGE_PIN BA22      [get_ports "CLK104_SFP_REC_CLK_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L5N_T0U_N9_AD14N_66
#set_property IOSTANDARD  LVDS_25   [get_ports "CLK104_SFP_REC_CLK_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L5N_T0U_N9_AD14N_66
#set_property PACKAGE_PIN AY22      [get_ports "CLK104_SFP_REC_CLK_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L5P_T0U_N8_AD14P_66
#set_property IOSTANDARD  LVDS_25   [get_ports "CLK104_SFP_REC_CLK_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L5P_T0U_N8_AD14P_66
#set_property PACKAGE_PIN AY25      [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L4N_T0U_N7_DBC_AD7N_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L4N_T0U_N7_DBC_AD7N_66
#set_property PACKAGE_PIN AY24      [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L4P_T0U_N6_DBC_AD7P_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L4P_T0U_N6_DBC_AD7P_66
#set_property PACKAGE_PIN BA24      [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L3N_T0L_N5_AD15N_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L3N_T0L_N5_AD15N_66
#set_property PACKAGE_PIN BA23      [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L3P_T0L_N4_AD15P_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L3P_T0L_N4_AD15P_66
#set_property PACKAGE_PIN BB25      [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L2N_T0L_N3_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L2N_T0L_N3_66
#set_property PACKAGE_PIN BA25      [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L2P_T0L_N2_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L2P_T0L_N2_66
#set_property PACKAGE_PIN BB23      [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L1N_T0L_N1_DBC_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L1N_T0L_N1_DBC_66
#set_property PACKAGE_PIN BB22      [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L1P_T0L_N0_DBC_66
#set_property IOSTANDARD  LVCMOS18  [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L1P_T0L_N0_DBC_66
#set_property PACKAGE_PIN AH19      [get_ports "PL_DDR4_C0_CKE"] ;# Bank  65 VCCO - VCC1V2   - IO_L24N_T3U_N11_PERSTN0_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_CKE"] ;# Bank  65 VCCO - VCC1V2   - IO_L24N_T3U_N11_PERSTN0_65
#set_property PACKAGE_PIN AH20       [get_ports "PL_DDR4_C0_RESET_B"] ;# Bank  65 VCCO - VCC1V2   - IO_L24P_T3U_N10_PERSTN1_I2C_SDA_65
#set_property IOSTANDARD  LVCMOS12   [get_ports "PL_DDR4_C0_RESET_B"] ;# Bank  65 VCCO - VCC1V2   - IO_L24P_T3U_N10_PERSTN1_I2C_SDA_65
#set_property PACKAGE_PIN AJ21       [get_ports "PL_DDR4_C0_CAS_B"] ;# Bank  65 VCCO - VCC1V2   - IO_L23N_T3U_N9_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_CAS_B"] ;# Bank  65 VCCO - VCC1V2   - IO_L23N_T3U_N9_65
#set_property PACKAGE_PIN AH21       [get_ports "PL_DDR4_C0_CS_B"] ;# Bank  65 VCCO - VCC1V2   - IO_L23P_T3U_N8_I2C_SCLK_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_CS_B"] ;# Bank  65 VCCO - VCC1V2   - IO_L23P_T3U_N8_I2C_SCLK_65
#set_property PACKAGE_PIN AJ18       [get_ports "PL_DDR4_C0_WE_B"] ;# Bank  65 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_WE_B"] ;# Bank  65 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_65
#set_property PACKAGE_PIN AH18       [get_ports "PL_DDR4_C0_ALERT_B"] ;# Bank  65 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_ALERT_B"] ;# Bank  65 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_65
#set_property PACKAGE_PIN AK20       [get_ports "PL_DDR4_C0_BG0"] ;# Bank  65 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_BG0"] ;# Bank  65 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_65
#set_property PACKAGE_PIN AK21       [get_ports "PL_DDR4_C0_BG1"] ;# Bank  65 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_BG1"] ;# Bank  65 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_65
#set_property PACKAGE_PIN AK17       [get_ports "PL_DDR4_C0_ACT_B"] ;# Bank  65 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_ACT_B"] ;# Bank  65 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_65
#set_property PACKAGE_PIN AJ17       [get_ports "PL_DDR4_C0_ODT"] ;# Bank  65 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_ODT"] ;# Bank  65 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_65
#set_property PACKAGE_PIN AL19       [get_ports "PL_DDR4_C0_RAS_B"] ;# Bank  65 VCCO - VCC1V2   - IO_L19N_T3L_N1_DBC_AD9N_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_RAS_B"] ;# Bank  65 VCCO - VCC1V2   - IO_L19N_T3L_N1_DBC_AD9N_65
#set_property PACKAGE_PIN AK19       [get_ports "PL_DDR4_C0_A0"] ;# Bank  65 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_A0"] ;# Bank  65 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_65
#set_property PACKAGE_PIN AL20       [get_ports "PL_DDR4_C0_PARITY"] ;# Bank  65 VCCO - VCC1V2   - IO_T3U_N12_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_PARITY"] ;# Bank  65 VCCO - VCC1V2   - IO_T3U_N12_65
#set_property PACKAGE_PIN AM17       [get_ports "PL_DDR4_C0_A1"] ;# Bank  65 VCCO - VCC1V2   - IO_T2U_N12_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_A1"] ;# Bank  65 VCCO - VCC1V2   - IO_T2U_N12_65
#set_property PACKAGE_PIN AL17       [get_ports "PL_DDR4_C0_A2"] ;# Bank  65 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_A2"] ;# Bank  65 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_65
#set_property PACKAGE_PIN AL18       [get_ports "PL_DDR4_C0_A3"] ;# Bank  65 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_A3"] ;# Bank  65 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_65
#set_property PACKAGE_PIN AM20       [get_ports "PL_DDR4_C0_A4"] ;# Bank  65 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_A4"] ;# Bank  65 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_65
#set_property PACKAGE_PIN AM21       [get_ports "PL_DDR4_C0_A5"] ;# Bank  65 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_A5"] ;# Bank  65 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_65
#set_property PACKAGE_PIN AN18       [get_ports "PL_DDR4_C0_A6"] ;# Bank  65 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_A6"] ;# Bank  65 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_65
#set_property PACKAGE_PIN AM18       [get_ports "PL_DDR4_C0_A7"] ;# Bank  65 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_A7"] ;# Bank  65 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_65
#set_property PACKAGE_PIN AP19       [get_ports "PL_DDR4_C0_A8"] ;# Bank  65 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_A8"] ;# Bank  65 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_65
#set_property PACKAGE_PIN AN19       [get_ports "PL_DDR4_C0_A9"] ;# Bank  65 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_A9"] ;# Bank  65 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_65
#set_property PACKAGE_PIN AP17       [get_ports "PL_DDR4_C0_A10"] ;# Bank  65 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_A10"] ;# Bank  65 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_65
#set_property PACKAGE_PIN AP18       [get_ports "PL_DDR4_C0_A11"] ;# Bank  65 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_A11"] ;# Bank  65 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_65
#set_property PACKAGE_PIN AN20       [get_ports "PL_DDR4_C0_CK0_C"] ;# Bank  65 VCCO - VCC1V2   - IO_L13N_T2L_N1_GC_QBC_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_CK0_C"] ;# Bank  65 VCCO - VCC1V2   - IO_L13N_T2L_N1_GC_QBC_65
#set_property PACKAGE_PIN AN21       [get_ports "PL_DDR4_C0_CK0_T"] ;# Bank  65 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_CK0_T"] ;# Bank  65 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_65
#set_property PACKAGE_PIN AR19       [get_ports "USER_SI570_C0_N"] ;# Bank  65 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_65
#set_property IOSTANDARD  DIFF_SSTL12_DCI [get_ports "USER_SI570_C0_N"] ;# Bank  65 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_65
#set_property PACKAGE_PIN AR20            [get_ports "USER_SI570_C0_P"] ;# Bank  65 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_65
#set_property IOSTANDARD  DIFF_SSTL12_DCI [get_ports "USER_SI570_C0_P"] ;# Bank  65 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_65
#set_property PACKAGE_PIN AR21            [get_ports "RGB_B_LED_7"] ;# Bank  65 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_65
#set_property IOSTANDARD  LVCMOS12  [get_ports "RGB_B_LED_7"] ;# Bank  65 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_65
#set_property PACKAGE_PIN AP21      [get_ports "RGB_G_LED_7"] ;# Bank  65 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_65
#set_property IOSTANDARD  LVCMOS12  [get_ports "RGB_G_LED_7"] ;# Bank  65 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_65
#set_property PACKAGE_PIN AT19      [get_ports "PL_DDR4_C0_BA0"] ;# Bank  65 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_BA0"] ;# Bank  65 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_65
#set_property PACKAGE_PIN AT20       [get_ports "PL_DDR4_C0_BA1"] ;# Bank  65 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_BA1"] ;# Bank  65 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_65
#set_property PACKAGE_PIN AU20       [get_ports "No Connect"] ;# Bank  65 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_65
#set_property IOSTANDARD  LVCMOSxx   [get_ports "No Connect"] ;# Bank  65 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_65
#set_property PACKAGE_PIN AU21       [get_ports "No Connect"] ;# Bank  65 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_65
#set_property IOSTANDARD  LVCMOSxx   [get_ports "No Connect"] ;# Bank  65 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_65
#set_property PACKAGE_PIN AU18       [get_ports "PL_DDR4_C0_A12"] ;# Bank  65 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_A12"] ;# Bank  65 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_65
#set_property PACKAGE_PIN AT18       [get_ports "PL_DDR4_C0_A13"] ;# Bank  65 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_A13"] ;# Bank  65 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_65
#set_property PACKAGE_PIN AY21       [get_ports "No Connect"] ;# Bank  65 VCCO - VCC1V2   - IO_L7N_T1L_N1_QBC_AD13N_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "No Connect"] ;# Bank  65 VCCO - VCC1V2   - IO_L7N_T1L_N1_QBC_AD13N_65
#set_property PACKAGE_PIN AW21       [get_ports "No Connect"] ;# Bank  65 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "No Connect"] ;# Bank  65 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_65
#set_property PACKAGE_PIN AV21       [get_ports "RGB_B_LED_6"] ;# Bank  65 VCCO - VCC1V2   - IO_T1U_N12_65
#set_property IOSTANDARD  LVCMOS12   [get_ports "RGB_B_LED_6"] ;# Bank  65 VCCO - VCC1V2   - IO_T1U_N12_65
#set_property PACKAGE_PIN AV20       [get_ports "VRP_65"] ;# Bank  65 VCCO - VCC1V2   - IO_T0U_N12_VRP_65
#set_property IOSTANDARD  LVCMOSxx   [get_ports "VRP_65"] ;# Bank  65 VCCO - VCC1V2   - IO_T0U_N12_VRP_65
#set_property PACKAGE_PIN AW19       [get_ports "No Connect"] ;# Bank  65 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_65
#set_property IOSTANDARD  LVCMOSxx   [get_ports "No Connect"] ;# Bank  65 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_65
#set_property PACKAGE_PIN AV19       [get_ports "No Connect"] ;# Bank  65 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_65
#set_property IOSTANDARD  LVCMOSxx   [get_ports "No Connect"] ;# Bank  65 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_65
#set_property PACKAGE_PIN BA20       [get_ports "SYSMON_SCL_LS"] ;# Bank  65 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_65
#set_property IOSTANDARD  LVCMOS12   [get_ports "SYSMON_SCL_LS"] ;# Bank  65 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_65
#set_property PACKAGE_PIN AY20       [get_ports "SYSMON_SDA_LS"] ;# Bank  65 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_65
#set_property IOSTANDARD  LVCMOS12   [get_ports "SYSMON_SDA_LS"] ;# Bank  65 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_65
#set_property PACKAGE_PIN AW18       [get_ports "RGB_G_LED_4"] ;# Bank  65 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_65
#set_property IOSTANDARD  LVCMOS12   [get_ports "RGB_G_LED_4"] ;# Bank  65 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_65
#set_property PACKAGE_PIN AV18       [get_ports "RGB_G_LED_5"] ;# Bank  65 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_SMBALERT_65
#set_property IOSTANDARD  LVCMOS12   [get_ports "RGB_G_LED_5"] ;# Bank  65 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_SMBALERT_65
#set_property PACKAGE_PIN BA19       [get_ports "RGB_G_LED_6"] ;# Bank  65 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_65
#set_property IOSTANDARD  LVCMOS12   [get_ports "RGB_G_LED_6"] ;# Bank  65 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_65
#set_property PACKAGE_PIN AY19       [get_ports "PL_DDR4_C0_BOT_CS_B"] ;# Bank  65 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_65
#set_property IOSTANDARD  SSTL12_DCI [get_ports "PL_DDR4_C0_BOT_CS_B"] ;# Bank  65 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_65
#set_property PACKAGE_PIN BB18       [get_ports "MSP430_GPIO_PL_0_LS"] ;# Bank  65 VCCO - VCC1V2   - IO_L2N_T0L_N3_65
#set_property IOSTANDARD  LVCMOS12   [get_ports "MSP430_GPIO_PL_0_LS"] ;# Bank  65 VCCO - VCC1V2   - IO_L2N_T0L_N3_65
#set_property PACKAGE_PIN BA18       [get_ports "MSP430_GPIO_PL_1_LS"] ;# Bank  65 VCCO - VCC1V2   - IO_L2P_T0L_N2_65
#set_property IOSTANDARD  LVCMOS12   [get_ports "MSP430_GPIO_PL_1_LS"] ;# Bank  65 VCCO - VCC1V2   - IO_L2P_T0L_N2_65
#set_property PACKAGE_PIN BB20       [get_ports "MSP430_GPIO_PL_2_LS"] ;# Bank  65 VCCO - VCC1V2   - IO_L1N_T0L_N1_DBC_65
#set_property IOSTANDARD  LVCMOS12   [get_ports "MSP430_GPIO_PL_2_LS"] ;# Bank  65 VCCO - VCC1V2   - IO_L1N_T0L_N1_DBC_65
#set_property PACKAGE_PIN BB21       [get_ports "MSP430_GPIO_PL_3_LS"] ;# Bank  65 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_65
#set_property IOSTANDARD  LVCMOS12   [get_ports "MSP430_GPIO_PL_3_LS"] ;# Bank  65 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_65
#set_property PACKAGE_PIN AK14       [get_ports "PL_DDR4_C0_DQ11"] ;# Bank  64 VCCO - VCC1V2   - IO_L24N_T3U_N11_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ11"] ;# Bank  64 VCCO - VCC1V2   - IO_L24N_T3U_N11_64
#set_property PACKAGE_PIN AJ14      [get_ports "PL_DDR4_C0_DQ9"] ;# Bank  64 VCCO - VCC1V2   - IO_L24P_T3U_N10_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ9"] ;# Bank  64 VCCO - VCC1V2   - IO_L24P_T3U_N10_64
#set_property PACKAGE_PIN AK15      [get_ports "PL_DDR4_C0_DQ13"] ;# Bank  64 VCCO - VCC1V2   - IO_L23N_T3U_N9_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ13"] ;# Bank  64 VCCO - VCC1V2   - IO_L23N_T3U_N9_64
#set_property PACKAGE_PIN AK16      [get_ports "PL_DDR4_C0_DQ12"] ;# Bank  64 VCCO - VCC1V2   - IO_L23P_T3U_N8_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ12"] ;# Bank  64 VCCO - VCC1V2   - IO_L23P_T3U_N8_64
#set_property PACKAGE_PIN AM15      [get_ports "PL_DDR4_C0_DQS1_C"] ;# Bank  64 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_64
#set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "PL_DDR4_C0_DQS1_C"] ;# Bank  64 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_64
#set_property PACKAGE_PIN AL15           [get_ports "PL_DDR4_C0_DQS1_T"] ;# Bank  64 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_64
#set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "PL_DDR4_C0_DQS1_T"] ;# Bank  64 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_64
#set_property PACKAGE_PIN AN15           [get_ports "PL_DDR4_C0_DQ8"] ;# Bank  64 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ8"] ;# Bank  64 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_64
#set_property PACKAGE_PIN AM16      [get_ports "PL_DDR4_C0_DQ14"] ;# Bank  64 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ14"] ;# Bank  64 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_64
#set_property PACKAGE_PIN AM13      [get_ports "PL_DDR4_C0_DQ10"] ;# Bank  64 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ10"] ;# Bank  64 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_64
#set_property PACKAGE_PIN AL14      [get_ports "PL_DDR4_C0_DQ15"] ;# Bank  64 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ15"] ;# Bank  64 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_64
#set_property PACKAGE_PIN AP16      [get_ports "RGB_R_LED_1"] ;# Bank  64 VCCO - VCC1V2   - IO_L19N_T3L_N1_DBC_AD9N_64
#set_property IOSTANDARD  LVCMOS12  [get_ports "RGB_R_LED_1"] ;# Bank  64 VCCO - VCC1V2   - IO_L19N_T3L_N1_DBC_AD9N_64
#set_property PACKAGE_PIN AN16      [get_ports "PL_DDR4_C0_DM1_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DM1_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_64
#set_property PACKAGE_PIN AN14      [get_ports "RGB_R_LED_0"] ;# Bank  64 VCCO - VCC1V2   - IO_T3U_N12_64
#set_property IOSTANDARD  LVCMOS12  [get_ports "RGB_R_LED_0"] ;# Bank  64 VCCO - VCC1V2   - IO_T3U_N12_64
#set_property PACKAGE_PIN AP14      [get_ports "RGB_R_LED_2"] ;# Bank  64 VCCO - VCC1V2   - IO_T2U_N12_64
#set_property IOSTANDARD  LVCMOS12  [get_ports "RGB_R_LED_2"] ;# Bank  64 VCCO - VCC1V2   - IO_T2U_N12_64
#set_property PACKAGE_PIN AP13      [get_ports "PL_DDR4_C0_DQ7"] ;# Bank  64 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ7"] ;# Bank  64 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_64
#set_property PACKAGE_PIN AN13      [get_ports "PL_DDR4_C0_DQ6"] ;# Bank  64 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ6"] ;# Bank  64 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_64
#set_property PACKAGE_PIN AR15      [get_ports "PL_DDR4_C0_DQ4"] ;# Bank  64 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ4"] ;# Bank  64 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_64
#set_property PACKAGE_PIN AR16      [get_ports "PL_DDR4_C0_DQ2"] ;# Bank  64 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ2"] ;# Bank  64 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_64
#set_property PACKAGE_PIN AT14      [get_ports "PL_DDR4_C0_DQS0_C"] ;# Bank  64 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_64
#set_property IOSTANDARD  LVCMOSxx  [get_ports "PL_DDR4_C0_DQS0_C"] ;# Bank  64 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_64
#set_property PACKAGE_PIN AR14      [get_ports "PL_DDR4_C0_DQS0_T"] ;# Bank  64 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_64
#set_property IOSTANDARD  LVCMOSxx  [get_ports "PL_DDR4_C0_DQS0_T"] ;# Bank  64 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_64
#set_property PACKAGE_PIN AT17      [get_ports "PL_DDR4_C0_DQ3"] ;# Bank  64 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ3"] ;# Bank  64 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_64
#set_property PACKAGE_PIN AR17      [get_ports "PL_DDR4_C0_DQ0"] ;# Bank  64 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ0"] ;# Bank  64 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_64
#set_property PACKAGE_PIN AU15      [get_ports "PL_DDR4_C0_DQ5"] ;# Bank  64 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ5"] ;# Bank  64 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_64
#set_property PACKAGE_PIN AT15      [get_ports "PL_DDR4_C0_DQ1"] ;# Bank  64 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ1"] ;# Bank  64 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_64
#set_property PACKAGE_PIN AU16      [get_ports "RGB_R_LED_3"] ;# Bank  64 VCCO - VCC1V2   - IO_L13N_T2L_N1_GC_QBC_64
#set_property IOSTANDARD  LVCMOS12  [get_ports "RGB_R_LED_3"] ;# Bank  64 VCCO - VCC1V2   - IO_L13N_T2L_N1_GC_QBC_64
#set_property PACKAGE_PIN AU17      [get_ports "PL_DDR4_C0_DM0_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DM0_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_64
#set_property PACKAGE_PIN AU13      [get_ports "PL_DDR4_C0_DQ18"] ;# Bank  64 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ18"] ;# Bank  64 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_64
#set_property PACKAGE_PIN AT13      [get_ports "PL_DDR4_C0_DQ22"] ;# Bank  64 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ22"] ;# Bank  64 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_64
#set_property PACKAGE_PIN AV15      [get_ports "PL_DDR4_C0_DQ23"] ;# Bank  64 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ23"] ;# Bank  64 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_64
#set_property PACKAGE_PIN AV16      [get_ports "PL_DDR4_C0_DQ17"] ;# Bank  64 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ17"] ;# Bank  64 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_64
#set_property PACKAGE_PIN AW14      [get_ports "PL_DDR4_C0_DQS2_C"] ;# Bank  64 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_64
#set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "PL_DDR4_C0_DQS2_C"] ;# Bank  64 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_64
#set_property PACKAGE_PIN AV14           [get_ports "PL_DDR4_C0_DQS2_T"] ;# Bank  64 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_64
#set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "PL_DDR4_C0_DQS2_T"] ;# Bank  64 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_64
#set_property PACKAGE_PIN AW16           [get_ports "PL_DDR4_C0_DQ21"] ;# Bank  64 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ21"] ;# Bank  64 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_64
#set_property PACKAGE_PIN AW17      [get_ports "PL_DDR4_C0_DQ19"] ;# Bank  64 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ19"] ;# Bank  64 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_64
#set_property PACKAGE_PIN AW13      [get_ports "PL_DDR4_C0_DQ20"] ;# Bank  64 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ20"] ;# Bank  64 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_64
#set_property PACKAGE_PIN AV13      [get_ports "PL_DDR4_C0_DQ16"] ;# Bank  64 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ16"] ;# Bank  64 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_64
#set_property PACKAGE_PIN AY16      [get_ports "RGB_R_LED_5"] ;# Bank  64 VCCO - VCC1V2   - IO_L7N_T1L_N1_QBC_AD13N_64
#set_property IOSTANDARD  LVCMOS12  [get_ports "RGB_R_LED_5"] ;# Bank  64 VCCO - VCC1V2   - IO_L7N_T1L_N1_QBC_AD13N_64
#set_property PACKAGE_PIN AY17      [get_ports "PL_DDR4_C0_DM2_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DM2_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_64
#set_property PACKAGE_PIN AW12      [get_ports "RGB_R_LED_4"] ;# Bank  64 VCCO - VCC1V2   - IO_T1U_N12_64
#set_property IOSTANDARD  LVCMOS12  [get_ports "RGB_R_LED_4"] ;# Bank  64 VCCO - VCC1V2   - IO_T1U_N12_64
#set_property PACKAGE_PIN AY12      [get_ports "VRP_64"] ;# Bank  64 VCCO - VCC1V2   - IO_T0U_N12_VRP_64
#set_property IOSTANDARD  LVCMOSxx  [get_ports "VRP_64"] ;# Bank  64 VCCO - VCC1V2   - IO_T0U_N12_VRP_64
#set_property PACKAGE_PIN AY14      [get_ports "PL_DDR4_C0_DQ26"] ;# Bank  64 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ26"] ;# Bank  64 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_64
#set_property PACKAGE_PIN AY15      [get_ports "PL_DDR4_C0_DQ24"] ;# Bank  64 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ24"] ;# Bank  64 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_64
#set_property PACKAGE_PIN BA14      [get_ports "PL_DDR4_C0_DQ27"] ;# Bank  64 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ27"] ;# Bank  64 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_64
#set_property PACKAGE_PIN BA15      [get_ports "PL_DDR4_C0_DQ25"] ;# Bank  64 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ25"] ;# Bank  64 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_64
#set_property PACKAGE_PIN BB15      [get_ports "PL_DDR4_C0_DQS3_C"] ;# Bank  64 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_64
#set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "PL_DDR4_C0_DQS3_C"] ;# Bank  64 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_64
#set_property PACKAGE_PIN BB16           [get_ports "PL_DDR4_C0_DQS3_T"] ;# Bank  64 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_64
#set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "PL_DDR4_C0_DQS3_T"] ;# Bank  64 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_64
#set_property PACKAGE_PIN BA12            [get_ports "PL_DDR4_C0_DQ28"] ;# Bank  64 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ28"] ;# Bank  64 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_64
#set_property PACKAGE_PIN BA13      [get_ports "PL_DDR4_C0_DQ30"] ;# Bank  64 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ30"] ;# Bank  64 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_64
#set_property PACKAGE_PIN BB17      [get_ports "PL_DDR4_C0_DQ29"] ;# Bank  64 VCCO - VCC1V2   - IO_L2N_T0L_N3_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ29"] ;# Bank  64 VCCO - VCC1V2   - IO_L2N_T0L_N3_64
#set_property PACKAGE_PIN BA17      [get_ports "PL_DDR4_C0_DQ31"] ;# Bank  64 VCCO - VCC1V2   - IO_L2P_T0L_N2_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DQ31"] ;# Bank  64 VCCO - VCC1V2   - IO_L2P_T0L_N2_64
#set_property PACKAGE_PIN BB12      [get_ports "RGB_R_LED_6"] ;# Bank  64 VCCO - VCC1V2   - IO_L1N_T0L_N1_DBC_64
#set_property IOSTANDARD  LVCMOS12  [get_ports "RGB_R_LED_6"] ;# Bank  64 VCCO - VCC1V2   - IO_L1N_T0L_N1_DBC_64
#set_property PACKAGE_PIN BB13      [get_ports "PL_DDR4_C0_DM3_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_64
#set_property IOSTANDARD  POD12_DCI [get_ports "PL_DDR4_C0_DM3_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_64
#set_property PACKAGE_PIN A9        [get_ports "UART2_CTS_B"] ;# Bank  89 VCCO - VCC1V8   - IO_L12N_AD0N_89
#set_property IOSTANDARD  LVCMOS18  [get_ports "UART2_CTS_B"] ;# Bank  89 VCCO - VCC1V8   - IO_L12N_AD0N_89
#set_property PACKAGE_PIN A10       [get_ports "UART2_RTS_B"] ;# Bank  89 VCCO - VCC1V8   - IO_L12P_AD0P_89
#set_property IOSTANDARD  LVCMOS18  [get_ports "UART2_RTS_B"] ;# Bank  89 VCCO - VCC1V8   - IO_L12P_AD0P_89
#set_property PACKAGE_PIN B10       [get_ports "UART2_RXD_FPGA_TXD"] ;# Bank  89 VCCO - VCC1V8   - IO_L11N_AD1N_89
#set_property IOSTANDARD  LVCMOS18  [get_ports "UART2_RXD_FPGA_TXD"] ;# Bank  89 VCCO - VCC1V8   - IO_L11N_AD1N_89
#set_property PACKAGE_PIN C10       [get_ports "UART2_TXD_FPGA_RXD"] ;# Bank  89 VCCO - VCC1V8   - IO_L11P_AD1P_89
#set_property IOSTANDARD  LVCMOS18  [get_ports "UART2_TXD_FPGA_RXD"] ;# Bank  89 VCCO - VCC1V8   - IO_L11P_AD1P_89
#set_property PACKAGE_PIN B11       [get_ports "PL_I2C0_SCL_LS"] ;# Bank  89 VCCO - VCC1V8   - IO_L10N_AD2N_89
#set_property IOSTANDARD  LVCMOS18  [get_ports "PL_I2C0_SCL_LS"] ;# Bank  89 VCCO - VCC1V8   - IO_L10N_AD2N_89
#set_property PACKAGE_PIN C11       [get_ports "PL_I2C0_SDA_LS"] ;# Bank  89 VCCO - VCC1V8   - IO_L10P_AD2P_89
#set_property IOSTANDARD  LVCMOS18  [get_ports "PL_I2C0_SDA_LS"] ;# Bank  89 VCCO - VCC1V8   - IO_L10P_AD2P_89
#set_property PACKAGE_PIN C9        [get_ports "PL_I2C1_SCL_LS"] ;# Bank  89 VCCO - VCC1V8   - IO_L9N_AD3N_89
#set_property IOSTANDARD  LVCMOS18  [get_ports "PL_I2C1_SCL_LS"] ;# Bank  89 VCCO - VCC1V8   - IO_L9N_AD3N_89
#set_property PACKAGE_PIN D9        [get_ports "PL_I2C1_SDA_LS"] ;# Bank  89 VCCO - VCC1V8   - IO_L9P_AD3P_89
#set_property IOSTANDARD  LVCMOS18  [get_ports "PL_I2C1_SDA_LS"] ;# Bank  89 VCCO - VCC1V8   - IO_L9P_AD3P_89
#set_property PACKAGE_PIN D11       [get_ports "CLK104_PL_SYSREF_N"] ;# Bank  89 VCCO - VCC1V8   - IO_L8N_HDGC_AD4N_89
#set_property IOSTANDARD  LVDS_25   [get_ports "CLK104_PL_SYSREF_N"] ;# Bank  89 VCCO - VCC1V8   - IO_L8N_HDGC_AD4N_89
#set_property PACKAGE_PIN E11       [get_ports "CLK104_PL_SYSREF_P"] ;# Bank  89 VCCO - VCC1V8   - IO_L8P_HDGC_AD4P_89
#set_property IOSTANDARD  LVDS_25   [get_ports "CLK104_PL_SYSREF_P"] ;# Bank  89 VCCO - VCC1V8   - IO_L8P_HDGC_AD4P_89
#set_property PACKAGE_PIN E9        [get_ports "CLK104_PL_CLK_N"] ;# Bank  89 VCCO - VCC1V8   - IO_L7N_HDGC_AD5N_89
#set_property IOSTANDARD  LVDS_25   [get_ports "CLK104_PL_CLK_N"] ;# Bank  89 VCCO - VCC1V8   - IO_L7N_HDGC_AD5N_89
#set_property PACKAGE_PIN E10       [get_ports "CLK104_PL_CLK_P"] ;# Bank  89 VCCO - VCC1V8   - IO_L7P_HDGC_AD5P_89
#set_property IOSTANDARD  LVDS_25   [get_ports "CLK104_PL_CLK_P"] ;# Bank  89 VCCO - VCC1V8   - IO_L7P_HDGC_AD5P_89
#set_property PACKAGE_PIN F9        [get_ports "CLK104_DDR_PLY_CAP_SYNC_N"] ;# Bank  89 VCCO - VCC1V8   - IO_L6N_HDGC_AD6N_89
#set_property IOSTANDARD  LVDS_25   [get_ports "CLK104_DDR_PLY_CAP_SYNC_N"] ;# Bank  89 VCCO - VCC1V8   - IO_L6N_HDGC_AD6N_89
#set_property PACKAGE_PIN F10       [get_ports "CLK104_DDR_PLY_CAP_SYNC_P"] ;# Bank  89 VCCO - VCC1V8   - IO_L6P_HDGC_AD6P_89
#set_property IOSTANDARD  LVDS_25   [get_ports "CLK104_DDR_PLY_CAP_SYNC_P"] ;# Bank  89 VCCO - VCC1V8   - IO_L6P_HDGC_AD6P_89
#set_property PACKAGE_PIN G11       [get_ports "CLK_100_N"] ;# Bank  89 VCCO - VCC1V8   - IO_L5N_HDGC_AD7N_89
#set_property IOSTANDARD  LVDS_25   [get_ports "CLK_100_N"] ;# Bank  89 VCCO - VCC1V8   - IO_L5N_HDGC_AD7N_89
#set_property PACKAGE_PIN G12       [get_ports "CLK_100_P"] ;# Bank  89 VCCO - VCC1V8   - IO_L5P_HDGC_AD7P_89
#set_property IOSTANDARD  LVDS_25   [get_ports "CLK_100_P"] ;# Bank  89 VCCO - VCC1V8   - IO_L5P_HDGC_AD7P_89
#set_property PACKAGE_PIN G10       [get_ports "CLK104_CLK_SPI_MUX_SEL0_LS"] ;# Bank  89 VCCO - VCC1V8   - IO_L4N_AD8N_89
#set_property IOSTANDARD  LVCMOS18  [get_ports "CLK104_CLK_SPI_MUX_SEL0_LS"] ;# Bank  89 VCCO - VCC1V8   - IO_L4N_AD8N_89
#set_property PACKAGE_PIN H11       [get_ports "CLK104_CLK_SPI_MUX_SEL1_LS"] ;# Bank  89 VCCO - VCC1V8   - IO_L4P_AD8P_89
#set_property IOSTANDARD  LVCMOS18  [get_ports "CLK104_CLK_SPI_MUX_SEL1_LS"] ;# Bank  89 VCCO - VCC1V8   - IO_L4P_AD8P_89
#set_property PACKAGE_PIN H9        [get_ports "No Connect"] ;# Bank  89 VCCO - VCC1V8   - IO_L3N_AD9N_89
#set_property IOSTANDARD  LVCMOSxx  [get_ports "No Connect"] ;# Bank  89 VCCO - VCC1V8   - IO_L3N_AD9N_89
#set_property PACKAGE_PIN H10       [get_ports "GPIO_SW_S"] ;# Bank  89 VCCO - VCC1V8   - IO_L3P_AD9P_89
#set_property IOSTANDARD  LVCMOS18  [get_ports "GPIO_SW_S"] ;# Bank  89 VCCO - VCC1V8   - IO_L3P_AD9P_89
#set_property PACKAGE_PIN J11       [get_ports "GPIO_SW_N"] ;# Bank  89 VCCO - VCC1V8   - IO_L2N_AD10N_89
#set_property IOSTANDARD  LVCMOS18  [get_ports "GPIO_SW_N"] ;# Bank  89 VCCO - VCC1V8   - IO_L2N_AD10N_89
#set_property PACKAGE_PIN J12       [get_ports "GPIO_SW_E"] ;# Bank  89 VCCO - VCC1V8   - IO_L2P_AD10P_89
#set_property IOSTANDARD  LVCMOS18  [get_ports "GPIO_SW_E"] ;# Bank  89 VCCO - VCC1V8   - IO_L2P_AD10P_89
#set_property PACKAGE_PIN K11       [get_ports "GPIO_SW_C"] ;# Bank  89 VCCO - VCC1V8   - IO_L1N_AD11N_89
#set_property IOSTANDARD  LVCMOS18  [get_ports "GPIO_SW_C"] ;# Bank  89 VCCO - VCC1V8   - IO_L1N_AD11N_89
#set_property PACKAGE_PIN K12       [get_ports "GPIO_SW_W"] ;# Bank  89 VCCO - VCC1V8   - IO_L1P_AD11P_89
#set_property IOSTANDARD  LVCMOS18  [get_ports "GPIO_SW_W"] ;# Bank  89 VCCO - VCC1V8   - IO_L1P_AD11P_89
#set_property PACKAGE_PIN G15       [get_ports "PMOD0_0_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L12N_AD8N_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD0_0_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L12N_AD8N_88
#set_property PACKAGE_PIN G16       [get_ports "PMOD0_1_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L12P_AD8P_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD0_1_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L12P_AD8P_88
#set_property PACKAGE_PIN H14       [get_ports "PMOD0_2_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L11N_AD9N_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD0_2_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L11N_AD9N_88
#set_property PACKAGE_PIN H15       [get_ports "PMOD0_3_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L11P_AD9P_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD0_3_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L11P_AD9P_88
#set_property PACKAGE_PIN G13       [get_ports "PMOD0_4_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L10N_AD10N_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD0_4_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L10N_AD10N_88
#set_property PACKAGE_PIN H13       [get_ports "PMOD0_5_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L10P_AD10P_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD0_5_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L10P_AD10P_88
#set_property PACKAGE_PIN J13       [get_ports "PMOD0_6_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L9N_AD11N_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD0_6_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L9N_AD11N_88
#set_property PACKAGE_PIN J14       [get_ports "PMOD0_7_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L9P_AD11P_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD0_7_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L9P_AD11P_88
#set_property PACKAGE_PIN H16       [get_ports "MSP430_UCA1_TXD_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L8N_HDGC_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "MSP430_UCA1_TXD_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L8N_HDGC_88
#set_property PACKAGE_PIN J16       [get_ports "MSP430_UCA1_RXD_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L8P_HDGC_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "MSP430_UCA1_RXD_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L8P_HDGC_88
#set_property PACKAGE_PIN K16       [get_ports "SFP0_TX_DISABLE_B"] ;# Bank  88 VCCO - VCC1V8   - IO_L7N_HDGC_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "SFP0_TX_DISABLE_B"] ;# Bank  88 VCCO - VCC1V8   - IO_L7N_HDGC_88
#set_property PACKAGE_PIN K17       [get_ports "SFP1_TX_DISABLE_B"] ;# Bank  88 VCCO - VCC1V8   - IO_L7P_HDGC_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "SFP1_TX_DISABLE_B"] ;# Bank  88 VCCO - VCC1V8   - IO_L7P_HDGC_88
#set_property PACKAGE_PIN K14       [get_ports "SFP2_TX_DISABLE_B"] ;# Bank  88 VCCO - VCC1V8   - IO_L6N_HDGC_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "SFP2_TX_DISABLE_B"] ;# Bank  88 VCCO - VCC1V8   - IO_L6N_HDGC_88
#set_property PACKAGE_PIN K15       [get_ports "SFP3_TX_DISABLE_B"] ;# Bank  88 VCCO - VCC1V8   - IO_L6P_HDGC_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "SFP3_TX_DISABLE_B"] ;# Bank  88 VCCO - VCC1V8   - IO_L6P_HDGC_88
#set_property PACKAGE_PIN L14       [get_ports "CPU_RESET"] ;# Bank  88 VCCO - VCC1V8   - IO_L5N_HDGC_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "CPU_RESET"] ;# Bank  88 VCCO - VCC1V8   - IO_L5N_HDGC_88
#set_property PACKAGE_PIN L15       [get_ports "CLK104_SYNC_IN"] ;# Bank  88 VCCO - VCC1V8   - IO_L5P_HDGC_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "CLK104_SYNC_IN"] ;# Bank  88 VCCO - VCC1V8   - IO_L5P_HDGC_88
#set_property PACKAGE_PIN L17       [get_ports "PMOD1_0_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L4N_AD12N_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD1_0_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L4N_AD12N_88
#set_property PACKAGE_PIN M17       [get_ports "PMOD1_1_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L4P_AD12P_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD1_1_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L4P_AD12P_88
#set_property PACKAGE_PIN M14       [get_ports "PMOD1_2_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L3N_AD13N_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD1_2_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L3N_AD13N_88
#set_property PACKAGE_PIN N14       [get_ports "PMOD1_3_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L3P_AD13P_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD1_3_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L3P_AD13P_88
#set_property PACKAGE_PIN M15       [get_ports "PMOD1_4_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L2N_AD14N_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD1_4_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L2N_AD14N_88
#set_property PACKAGE_PIN N15       [get_ports "PMOD1_5_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L2P_AD14P_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD1_5_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L2P_AD14P_88
#set_property PACKAGE_PIN M16       [get_ports "PMOD1_6_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L1N_AD15N_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD1_6_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L1N_AD15N_88
#set_property PACKAGE_PIN N16       [get_ports "PMOD1_7_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L1P_AD15P_88
#set_property IOSTANDARD  LVCMOS18  [get_ports "PMOD1_7_LS"] ;# Bank  88 VCCO - VCC1V8   - IO_L1P_AD15P_88
#set_property PACKAGE_PIN F13       [get_ports "DACIO_00"] ;# Bank  87 VCCO - VCC1V8   - IO_L12N_AD8N_87
#set_property IOSTANDARD  LVCMOS18  [get_ports "DACIO_00"] ;# Bank  87 VCCO - VCC1V8   - IO_L12N_AD8N_87
#set_property PACKAGE_PIN F14       [get_ports "DACIO_01"] ;# Bank  87 VCCO - VCC1V8   - IO_L12P_AD8P_87
#set_property IOSTANDARD  LVCMOS18  [get_ports "DACIO_01"] ;# Bank  87 VCCO - VCC1V8   - IO_L12P_AD8P_87
#set_property PACKAGE_PIN A14       [get_ports "DACIO_02"] ;# Bank  87 VCCO - VCC1V8   - IO_L11N_AD9N_87
#set_property IOSTANDARD  LVCMOS18  [get_ports "DACIO_02"] ;# Bank  87 VCCO - VCC1V8   - IO_L11N_AD9N_87
#set_property PACKAGE_PIN A15       [get_ports "DACIO_03"] ;# Bank  87 VCCO - VCC1V8   - IO_L11P_AD9P_87
#set_property IOSTANDARD  LVCMOS18  [get_ports "DACIO_03"] ;# Bank  87 VCCO - VCC1V8   - IO_L11P_AD9P_87
#set_property PACKAGE_PIN C16       [get_ports "DACIO_04"] ;# Bank  87 VCCO - VCC1V8   - IO_L10N_AD10N_87
#set_property IOSTANDARD  LVCMOS18  [get_ports "DACIO_04"] ;# Bank  87 VCCO - VCC1V8   - IO_L10N_AD10N_87
#set_property PACKAGE_PIN D16       [get_ports "DACIO_05"] ;# Bank  87 VCCO - VCC1V8   - IO_L10P_AD10P_87
#set_property IOSTANDARD  LVCMOS18  [get_ports "DACIO_05"] ;# Bank  87 VCCO - VCC1V8   - IO_L10P_AD10P_87
#set_property PACKAGE_PIN E15       [get_ports "DACIO_06"] ;# Bank  87 VCCO - VCC1V8   - IO_L9N_AD11N_87
#set_property IOSTANDARD  LVCMOS18  [get_ports "DACIO_06"] ;# Bank  87 VCCO - VCC1V8   - IO_L9N_AD11N_87
#set_property PACKAGE_PIN E16       [get_ports "DACIO_07"] ;# Bank  87 VCCO - VCC1V8   - IO_L9P_AD11P_87
#set_property IOSTANDARD  LVCMOS18  [get_ports "DACIO_07"] ;# Bank  87 VCCO - VCC1V8   - IO_L9P_AD11P_87
#set_property PACKAGE_PIN B15       [get_ports "DACIO_08"] ;# Bank  87 VCCO - VCC1V8   - IO_L8N_HDGC_87
#set_property IOSTANDARD  LVCMOS18  [get_ports "DACIO_08"] ;# Bank  87 VCCO - VCC1V8   - IO_L8N_HDGC_87
#set_property PACKAGE_PIN B16       [get_ports "DACIO_09"] ;# Bank  87 VCCO - VCC1V8   - IO_L8P_HDGC_87
#set_property IOSTANDARD  LVCMOS18  [get_ports "DACIO_09"] ;# Bank  87 VCCO - VCC1V8   - IO_L8P_HDGC_87
#set_property PACKAGE_PIN C14       [get_ports "DACIO_10"] ;# Bank  87 VCCO - VCC1V8   - IO_L7N_HDGC_87
#set_property IOSTANDARD  LVCMOS18  [get_ports "DACIO_10"] ;# Bank  87 VCCO - VCC1V8   - IO_L7N_HDGC_87
#set_property PACKAGE_PIN C15       [get_ports "DACIO_11"] ;# Bank  87 VCCO - VCC1V8   - IO_L7P_HDGC_87
#set_property IOSTANDARD  LVCMOS18  [get_ports "DACIO_11"] ;# Bank  87 VCCO - VCC1V8   - IO_L7P_HDGC_87
#set_property PACKAGE_PIN E14       [get_ports "DACIO_12"] ;# Bank  87 VCCO - VCC1V8   - IO_L6N_HDGC_87
#set_property IOSTANDARD  LVCMOS18  [get_ports "DACIO_12"] ;# Bank  87 VCCO - VCC1V8   - IO_L6N_HDGC_87
#set_property PACKAGE_PIN F15       [get_ports "DACIO_13"] ;# Bank  87 VCCO - VCC1V8   - IO_L6P_HDGC_87
#set_property IOSTANDARD  LVCMOS18  [get_ports "DACIO_13"] ;# Bank  87 VCCO - VCC1V8   - IO_L6P_HDGC_87
#set_property PACKAGE_PIN A12       [get_ports "CLK_125_N"] ;# Bank  87 VCCO - VCC1V8   - IO_L5N_HDGC_87
#set_property IOSTANDARD  LVCMOSxx  [get_ports "CLK_125_N"] ;# Bank  87 VCCO - VCC1V8   - IO_L5N_HDGC_87
#set_property PACKAGE_PIN A13       [get_ports "CLK_125_P"] ;# Bank  87 VCCO - VCC1V8   - IO_L5P_HDGC_87
#set_property IOSTANDARD  LVCMOSxx  [get_ports "CLK_125_P"] ;# Bank  87 VCCO - VCC1V8   - IO_L5P_HDGC_87
#set_property PACKAGE_PIN B12       [get_ports "DACIO_14"] ;# Bank  87 VCCO - VCC1V8   - IO_L4N_AD12N_87
#set_property IOSTANDARD  LVCMOS18  [get_ports "DACIO_14"] ;# Bank  87 VCCO - VCC1V8   - IO_L4N_AD12N_87
#set_property PACKAGE_PIN B13       [get_ports "DACIO_15"] ;# Bank  87 VCCO - VCC1V8   - IO_L4P_AD12P_87
#set_property IOSTANDARD  LVCMOS18  [get_ports "DACIO_15"] ;# Bank  87 VCCO - VCC1V8   - IO_L4P_AD12P_87
#set_property PACKAGE_PIN C13       [get_ports "RGB_G_LED_0"] ;# Bank  87 VCCO - VCC1V8   - IO_L3N_AD13N_87
#set_property IOSTANDARD  LVCMOS18  [get_ports "RGB_G_LED_0"] ;# Bank  87 VCCO - VCC1V8   - IO_L3N_AD13N_87
#set_property PACKAGE_PIN D14       [get_ports "RGB_G_LED_1"] ;# Bank  87 VCCO - VCC1V8   - IO_L3P_AD13P_87
#set_property IOSTANDARD  LVCMOS18  [get_ports "RGB_G_LED_1"] ;# Bank  87 VCCO - VCC1V8   - IO_L3P_AD13P_87
#set_property PACKAGE_PIN D12       [get_ports "RGB_G_LED_2"] ;# Bank  87 VCCO - VCC1V8   - IO_L2N_AD14N_87
#set_property IOSTANDARD  LVCMOS18  [get_ports "RGB_G_LED_2"] ;# Bank  87 VCCO - VCC1V8   - IO_L2N_AD14N_87
#set_property PACKAGE_PIN D13       [get_ports "RGB_G_LED_3"] ;# Bank  87 VCCO - VCC1V8   - IO_L2P_AD14P_87
#set_property IOSTANDARD  LVCMOS18  [get_ports "RGB_G_LED_3"] ;# Bank  87 VCCO - VCC1V8   - IO_L2P_AD14P_87
#set_property PACKAGE_PIN E12       [get_ports "No Connect"] ;# Bank  87 VCCO - VCC1V8   - IO_L1N_AD15N_87
#set_property IOSTANDARD  LVCMOSxx  [get_ports "No Connect"] ;# Bank  87 VCCO - VCC1V8   - IO_L1N_AD15N_87
#set_property PACKAGE_PIN F12       [get_ports "No Connect"] ;# Bank  87 VCCO - VCC1V8   - IO_L1P_AD15P_87
#set_property IOSTANDARD  LVCMOSxx  [get_ports "No Connect"] ;# Bank  87 VCCO - VCC1V8   - IO_L1P_AD15P_87
#set_property PACKAGE_PIN AP10      [get_ports "ADCIO_00"] ;# Bank  84 VCCO - VCC1V8   - IO_L12N_AD0N_84
#set_property IOSTANDARD  LVCMOS18  [get_ports "ADCIO_00"] ;# Bank  84 VCCO - VCC1V8   - IO_L12N_AD0N_84
#set_property PACKAGE_PIN AP11      [get_ports "ADCIO_01"] ;# Bank  84 VCCO - VCC1V8   - IO_L12P_AD0P_84
#set_property IOSTANDARD  LVCMOS18  [get_ports "ADCIO_01"] ;# Bank  84 VCCO - VCC1V8   - IO_L12P_AD0P_84
#set_property PACKAGE_PIN AR11      [get_ports "ADCIO_02"] ;# Bank  84 VCCO - VCC1V8   - IO_L11N_AD1N_84
#set_property IOSTANDARD  LVCMOS18  [get_ports "ADCIO_02"] ;# Bank  84 VCCO - VCC1V8   - IO_L11N_AD1N_84
#set_property PACKAGE_PIN AP12      [get_ports "ADCIO_03"] ;# Bank  84 VCCO - VCC1V8   - IO_L11P_AD1P_84
#set_property IOSTANDARD  LVCMOS18  [get_ports "ADCIO_03"] ;# Bank  84 VCCO - VCC1V8   - IO_L11P_AD1P_84
#set_property PACKAGE_PIN AT10      [get_ports "ADCIO_04"] ;# Bank  84 VCCO - VCC1V8   - IO_L10N_AD2N_84
#set_property IOSTANDARD  LVCMOS18  [get_ports "ADCIO_04"] ;# Bank  84 VCCO - VCC1V8   - IO_L10N_AD2N_84
#set_property PACKAGE_PIN AR10      [get_ports "ADCIO_05"] ;# Bank  84 VCCO - VCC1V8   - IO_L10P_AD2P_84
#set_property IOSTANDARD  LVCMOS18  [get_ports "ADCIO_05"] ;# Bank  84 VCCO - VCC1V8   - IO_L10P_AD2P_84
#set_property PACKAGE_PIN AT12      [get_ports "ADCIO_06"] ;# Bank  84 VCCO - VCC1V8   - IO_L9N_AD3N_84
#set_property IOSTANDARD  LVCMOS18  [get_ports "ADCIO_06"] ;# Bank  84 VCCO - VCC1V8   - IO_L9N_AD3N_84
#set_property PACKAGE_PIN AR12      [get_ports "ADCIO_07"] ;# Bank  84 VCCO - VCC1V8   - IO_L9P_AD3P_84
#set_property IOSTANDARD  LVCMOS18  [get_ports "ADCIO_07"] ;# Bank  84 VCCO - VCC1V8   - IO_L9P_AD3P_84
#set_property PACKAGE_PIN AU11      [get_ports "ADCIO_08"] ;# Bank  84 VCCO - VCC1V8   - IO_L8N_HDGC_AD4N_84
#set_property IOSTANDARD  LVCMOS18  [get_ports "ADCIO_08"] ;# Bank  84 VCCO - VCC1V8   - IO_L8N_HDGC_AD4N_84
#set_property PACKAGE_PIN AU12      [get_ports "ADCIO_09"] ;# Bank  84 VCCO - VCC1V8   - IO_L8P_HDGC_AD4P_84
#set_property IOSTANDARD  LVCMOS18  [get_ports "ADCIO_09"] ;# Bank  84 VCCO - VCC1V8   - IO_L8P_HDGC_AD4P_84
#set_property PACKAGE_PIN AV10      [get_ports "ADCIO_10"] ;# Bank  84 VCCO - VCC1V8   - IO_L7N_HDGC_AD5N_84
#set_property IOSTANDARD  LVCMOS18  [get_ports "ADCIO_10"] ;# Bank  84 VCCO - VCC1V8   - IO_L7N_HDGC_AD5N_84
#set_property PACKAGE_PIN AU10      [get_ports "ADCIO_11"] ;# Bank  84 VCCO - VCC1V8   - IO_L7P_HDGC_AD5P_84
#set_property IOSTANDARD  LVCMOS18  [get_ports "ADCIO_11"] ;# Bank  84 VCCO - VCC1V8   - IO_L7P_HDGC_AD5P_84
#set_property PACKAGE_PIN AW9       [get_ports "ADCIO_12"] ;# Bank  84 VCCO - VCC1V8   - IO_L6N_HDGC_AD6N_84
#set_property IOSTANDARD  LVCMOS18  [get_ports "ADCIO_12"] ;# Bank  84 VCCO - VCC1V8   - IO_L6N_HDGC_AD6N_84
#set_property PACKAGE_PIN AV9       [get_ports "ADCIO_13"] ;# Bank  84 VCCO - VCC1V8   - IO_L6P_HDGC_AD6P_84
#set_property IOSTANDARD  LVCMOS18  [get_ports "ADCIO_13"] ;# Bank  84 VCCO - VCC1V8   - IO_L6P_HDGC_AD6P_84
#set_property PACKAGE_PIN AW11      [get_ports "ADCIO_14"] ;# Bank  84 VCCO - VCC1V8   - IO_L5N_HDGC_AD7N_84
#set_property IOSTANDARD  LVCMOS18  [get_ports "ADCIO_14"] ;# Bank  84 VCCO - VCC1V8   - IO_L5N_HDGC_AD7N_84
#set_property PACKAGE_PIN AV11      [get_ports "ADCIO_15"] ;# Bank  84 VCCO - VCC1V8   - IO_L5P_HDGC_AD7P_84
#set_property IOSTANDARD  LVCMOS18  [get_ports "ADCIO_15"] ;# Bank  84 VCCO - VCC1V8   - IO_L5P_HDGC_AD7P_84
#set_property PACKAGE_PIN AY10      [get_ports "GPIO_DIP_SW0"] ;# Bank  84 VCCO - VCC1V8   - IO_L4N_AD8N_84
#set_property IOSTANDARD  LVCMOS18  [get_ports "GPIO_DIP_SW0"] ;# Bank  84 VCCO - VCC1V8   - IO_L4N_AD8N_84
#set_property PACKAGE_PIN AY11      [get_ports "GPIO_DIP_SW1"] ;# Bank  84 VCCO - VCC1V8   - IO_L4P_AD8P_84
#set_property IOSTANDARD  LVCMOS18  [get_ports "GPIO_DIP_SW1"] ;# Bank  84 VCCO - VCC1V8   - IO_L4P_AD8P_84
#set_property PACKAGE_PIN BA9       [get_ports "GPIO_DIP_SW2"] ;# Bank  84 VCCO - VCC1V8   - IO_L3N_AD9N_84
#set_property IOSTANDARD  LVCMOS18  [get_ports "GPIO_DIP_SW2"] ;# Bank  84 VCCO - VCC1V8   - IO_L3N_AD9N_84
#set_property PACKAGE_PIN AY9       [get_ports "GPIO_DIP_SW3"] ;# Bank  84 VCCO - VCC1V8   - IO_L3P_AD9P_84
#set_property IOSTANDARD  LVCMOS18  [get_ports "GPIO_DIP_SW3"] ;# Bank  84 VCCO - VCC1V8   - IO_L3P_AD9P_84
#set_property PACKAGE_PIN BB9       [get_ports "GPIO_DIP_SW4"] ;# Bank  84 VCCO - VCC1V8   - IO_L2N_AD10N_84
#set_property IOSTANDARD  LVCMOS18  [get_ports "GPIO_DIP_SW4"] ;# Bank  84 VCCO - VCC1V8   - IO_L2N_AD10N_84
#set_property PACKAGE_PIN BA10      [get_ports "GPIO_DIP_SW5"] ;# Bank  84 VCCO - VCC1V8   - IO_L2P_AD10P_84
#set_property IOSTANDARD  LVCMOS18  [get_ports "GPIO_DIP_SW5"] ;# Bank  84 VCCO - VCC1V8   - IO_L2P_AD10P_84
#set_property PACKAGE_PIN BB10      [get_ports "GPIO_DIP_SW6"] ;# Bank  84 VCCO - VCC1V8   - IO_L1N_AD11N_84
#set_property IOSTANDARD  LVCMOS18  [get_ports "GPIO_DIP_SW6"] ;# Bank  84 VCCO - VCC1V8   - IO_L1N_AD11N_84
#set_property PACKAGE_PIN BB11      [get_ports "GPIO_DIP_SW7"] ;# Bank  84 VCCO - VCC1V8   - IO_L1P_AD11P_84
#set_property IOSTANDARD  LVCMOS18  [get_ports "GPIO_DIP_SW7"] ;# Bank  84 VCCO - VCC1V8   - IO_L1P_AD11P_84
###########################################################################################################
#set_property PACKAGE_PIN AA37     [get_ports "8A34001_CLK5_IN_C_N"] ;# Bank 128 - MGTREFCLK0N_128
#set_property PACKAGE_PIN AA36     [get_ports "8A34001_CLK5_IN_C_P"] ;# Bank 128 - MGTREFCLK0P_128
#set_property PACKAGE_PIN Y35      [get_ports "8A34001_Q11_OUT_C_N"] ;# Bank 128 - MGTREFCLK1N_128
#set_property PACKAGE_PIN Y34      [get_ports "8A34001_Q11_OUT_C_P"] ;# Bank 128 - MGTREFCLK1P_128
#set_property PACKAGE_PIN AC42     [get_ports "SFP0_RX_N"] ;# Bank 128 - MGTYRXN0_128
#set_property PACKAGE_PIN AB40     [get_ports "SFP1_RX_N"] ;# Bank 128 - MGTYRXN1_128
#set_property PACKAGE_PIN AA42     [get_ports "GND"] ;# Bank 128 - MGTYRXN2_128
#set_property PACKAGE_PIN Y40      [get_ports "8A34001_Q1_OUT_C_N"] ;# Bank 128 - MGTYRXN3_128
#set_property PACKAGE_PIN AC41     [get_ports "SFP0_RX_P"] ;# Bank 128 - MGTYRXP0_128
#set_property PACKAGE_PIN AB39     [get_ports "SFP1_RX_P"] ;# Bank 128 - MGTYRXP1_128
#set_property PACKAGE_PIN AA41     [get_ports "GND"] ;# Bank 128 - MGTYRXP2_128
#set_property PACKAGE_PIN Y39      [get_ports "8A34001_Q1_OUT_C_P"] ;# Bank 128 - MGTYRXP3_128
#set_property PACKAGE_PIN V39      [get_ports "SFP0_TX_N"] ;# Bank 128 - MGTYTXN0_128
#set_property PACKAGE_PIN U37      [get_ports "SFP1_TX_N"] ;# Bank 128 - MGTYTXN1_128
#set_property PACKAGE_PIN T39      [get_ports "No Connect"] ;# Bank 128 - MGTYTXN2_128
#set_property PACKAGE_PIN R37      [get_ports "8A34001_CLK1_IN_C_N"] ;# Bank 128 - MGTYTXN3_128
#set_property PACKAGE_PIN V38      [get_ports "SFP0_TX_P"] ;# Bank 128 - MGTYTXP0_128
#set_property PACKAGE_PIN U36      [get_ports "SFP1_TX_P"] ;# Bank 128 - MGTYTXP1_128
#set_property PACKAGE_PIN T38      [get_ports "No Connect"] ;# Bank 128 - MGTYTXP2_128
#set_property PACKAGE_PIN R36      [get_ports "8A34001_CLK1_IN_C_P"] ;# Bank 128 - MGTYTXP3_128
#set_property PACKAGE_PIN V35      [get_ports "8A34001_CLK6_IN_C_N"] ;# Bank 129 - MGTREFCLK0N_129
#set_property PACKAGE_PIN V34      [get_ports "8A34001_CLK6_IN_C_P"] ;# Bank 129 - MGTREFCLK0P_129
#set_property PACKAGE_PIN T35      [get_ports "8A34001_Q7_OUT_C_N"] ;# Bank 129 - MGTREFCLK1N_129
#set_property PACKAGE_PIN T34      [get_ports "8A34001_Q7_OUT_C_P"] ;# Bank 129 - MGTREFCLK1P_129
#set_property PACKAGE_PIN W36      [get_ports "N17453038"] ;# Bank 129 - MGTRREF_L
#set_property PACKAGE_PIN W42      [get_ports "SFP2_RX_N"] ;# Bank 129 - MGTYRXN0_129
#set_property PACKAGE_PIN U42      [get_ports "SFP3_RX_N"] ;# Bank 129 - MGTYRXN1_129
#set_property PACKAGE_PIN R42      [get_ports "GND"] ;# Bank 129 - MGTYRXN2_129
#set_property PACKAGE_PIN N42      [get_ports "MGTYRX3_129_N"] ;# Bank 129 - MGTYRXN3_129
#set_property PACKAGE_PIN W41      [get_ports "SFP2_RX_P"] ;# Bank 129 - MGTYRXP0_129
#set_property PACKAGE_PIN U41      [get_ports "SFP3_RX_P"] ;# Bank 129 - MGTYRXP1_129
#set_property PACKAGE_PIN R41      [get_ports "GND"] ;# Bank 129 - MGTYRXP2_129
#set_property PACKAGE_PIN N41      [get_ports "MGTYRX3_129_P"] ;# Bank 129 - MGTYRXP3_129
#set_property PACKAGE_PIN P39      [get_ports "SFP2_TX_N"] ;# Bank 129 - MGTYTXN0_129
#set_property PACKAGE_PIN N37      [get_ports "SFP3_TX_N"] ;# Bank 129 - MGTYTXN1_129
#set_property PACKAGE_PIN M39      [get_ports "No Connect"] ;# Bank 129 - MGTYTXN2_129
#set_property PACKAGE_PIN L37      [get_ports "MGTYTX3_129_N"] ;# Bank 129 - MGTYTXN3_129
#set_property PACKAGE_PIN P38      [get_ports "SFP2_TX_P"] ;# Bank 129 - MGTYTXP0_129
#set_property PACKAGE_PIN N36      [get_ports "SFP3_TX_P"] ;# Bank 129 - MGTYTXP1_129
#set_property PACKAGE_PIN M38      [get_ports "No Connect"] ;# Bank 129 - MGTYTXP2_129
#set_property PACKAGE_PIN L36      [get_ports "MGTYTX3_129_P"] ;# Bank 129 - MGTYTXP3_129
#set_property PACKAGE_PIN P35      [get_ports "FMCP_HSPC_GBTCLK0_M2C_C_N"] ;# Bank 130 - MGTREFCLK0N_130
#set_property PACKAGE_PIN P34      [get_ports "FMCP_HSPC_GBTCLK0_M2C_C_P"] ;# Bank 130 - MGTREFCLK0P_130
#set_property PACKAGE_PIN M35      [get_ports "USER_SMA_MGT_CLOCK_C_N"] ;# Bank 130 - MGTREFCLK1N_130
#set_property PACKAGE_PIN M34      [get_ports "USER_SMA_MGT_CLOCK_C_P"] ;# Bank 130 - MGTREFCLK1P_130
#set_property PACKAGE_PIN L42      [get_ports "FMCP_HSPC_DP0_M2C_N"] ;# Bank 130 - MGTYRXN0_130
#set_property PACKAGE_PIN J42      [get_ports "FMCP_HSPC_DP1_M2C_N"] ;# Bank 130 - MGTYRXN1_130
#set_property PACKAGE_PIN G42      [get_ports "FMCP_HSPC_DP2_M2C_N"] ;# Bank 130 - MGTYRXN2_130
#set_property PACKAGE_PIN F40      [get_ports "FMCP_HSPC_DP3_M2C_N"] ;# Bank 130 - MGTYRXN3_130
#set_property PACKAGE_PIN L41      [get_ports "FMCP_HSPC_DP0_M2C_P"] ;# Bank 130 - MGTYRXP0_130
#set_property PACKAGE_PIN J41      [get_ports "FMCP_HSPC_DP1_M2C_P"] ;# Bank 130 - MGTYRXP1_130
#set_property PACKAGE_PIN G41      [get_ports "FMCP_HSPC_DP2_M2C_P"] ;# Bank 130 - MGTYRXP2_130
#set_property PACKAGE_PIN F39      [get_ports "FMCP_HSPC_DP3_M2C_P"] ;# Bank 130 - MGTYRXP3_130
#set_property PACKAGE_PIN K39      [get_ports "FMCP_HSPC_DP0_C2M_N"] ;# Bank 130 - MGTYTXN0_130
#set_property PACKAGE_PIN J37      [get_ports "FMCP_HSPC_DP1_C2M_N"] ;# Bank 130 - MGTYTXN1_130
#set_property PACKAGE_PIN H39      [get_ports "FMCP_HSPC_DP2_C2M_N"] ;# Bank 130 - MGTYTXN2_130
#set_property PACKAGE_PIN G37      [get_ports "FMCP_HSPC_DP3_C2M_N"] ;# Bank 130 - MGTYTXN3_130
#set_property PACKAGE_PIN K38      [get_ports "FMCP_HSPC_DP0_C2M_P"] ;# Bank 130 - MGTYTXP0_130
#set_property PACKAGE_PIN J36      [get_ports "FMCP_HSPC_DP1_C2M_P"] ;# Bank 130 - MGTYTXP1_130
#set_property PACKAGE_PIN H38      [get_ports "FMCP_HSPC_DP2_C2M_P"] ;# Bank 130 - MGTYTXP2_130
#set_property PACKAGE_PIN G36      [get_ports "FMCP_HSPC_DP3_C2M_P"] ;# Bank 130 - MGTYTXP3_130
#set_property PACKAGE_PIN K35      [get_ports "FMCP_HSPC_GBTCLK1_M2C_C_N"] ;# Bank 131 - MGTREFCLK0N_131
#set_property PACKAGE_PIN K34      [get_ports "FMCP_HSPC_GBTCLK1_M2C_C_P"] ;# Bank 131 - MGTREFCLK0P_131
#set_property PACKAGE_PIN H35      [get_ports "USER_MGT_SI570_CLOCK_C_N"] ;# Bank 131 - MGTREFCLK1N_131
#set_property PACKAGE_PIN H34      [get_ports "USER_MGT_SI570_CLOCK_C_P"] ;# Bank 131 - MGTREFCLK1P_131
#set_property PACKAGE_PIN E42      [get_ports "FMCP_HSPC_DP4_M2C_N"] ;# Bank 131 - MGTYRXN0_131
#set_property PACKAGE_PIN D40      [get_ports "FMCP_HSPC_DP5_M2C_N"] ;# Bank 131 - MGTYRXN1_131
#set_property PACKAGE_PIN C42      [get_ports "FMCP_HSPC_DP6_M2C_N"] ;# Bank 131 - MGTYRXN2_131
#set_property PACKAGE_PIN B40      [get_ports "FMCP_HSPC_DP7_M2C_N"] ;# Bank 131 - MGTYRXN3_131
#set_property PACKAGE_PIN E41      [get_ports "FMCP_HSPC_DP4_M2C_P"] ;# Bank 131 - MGTYRXP0_131
#set_property PACKAGE_PIN D39      [get_ports "FMCP_HSPC_DP5_M2C_P"] ;# Bank 131 - MGTYRXP1_131
#set_property PACKAGE_PIN C41      [get_ports "FMCP_HSPC_DP6_M2C_P"] ;# Bank 131 - MGTYRXP2_131
#set_property PACKAGE_PIN B39      [get_ports "FMCP_HSPC_DP7_M2C_P"] ;# Bank 131 - MGTYRXP3_131
#set_property PACKAGE_PIN F35      [get_ports "FMCP_HSPC_DP4_C2M_N"] ;# Bank 131 - MGTYTXN0_131
#set_property PACKAGE_PIN E37      [get_ports "FMCP_HSPC_DP5_C2M_N"] ;# Bank 131 - MGTYTXN1_131
#set_property PACKAGE_PIN C37      [get_ports "FMCP_HSPC_DP6_C2M_N"] ;# Bank 131 - MGTYTXN2_131
#set_property PACKAGE_PIN A37      [get_ports "FMCP_HSPC_DP7_C2M_N"] ;# Bank 131 - MGTYTXN3_131
#set_property PACKAGE_PIN F34      [get_ports "FMCP_HSPC_DP4_C2M_P"] ;# Bank 131 - MGTYTXP0_131
#set_property PACKAGE_PIN E36      [get_ports "FMCP_HSPC_DP5_C2M_P"] ;# Bank 131 - MGTYTXP1_131
#set_property PACKAGE_PIN C36      [get_ports "FMCP_HSPC_DP6_C2M_P"] ;# Bank 131 - MGTYTXP2_131
#set_property PACKAGE_PIN A36      [get_ports "FMCP_HSPC_DP7_C2M_P"] ;# Bank 131 - MGTYTXP3_131

#set_property PACKAGE_PIN D11       [get_ports PL_SYSREF_clk_n] ;# Bank  89 VCCO - VCC1V8   - IO_L8N_HDGC_AD4N_89
#set_property IOSTANDARD  LVDS_25   [get_ports PL_SYSREF_clk_n] ;# Bank  89 VCCO - VCC1V8   - IO_L8N_HDGC_AD4N_89
#set_property PACKAGE_PIN E11       [get_ports PL_SYSREF_clk_p] ;# Bank  89 VCCO - VCC1V8   - IO_L8P_HDGC_AD4P_89
#set_property IOSTANDARD  LVDS_25   [get_ports PL_SYSREF_clk_p] ;# Bank  89 VCCO - VCC1V8   - IO_L8P_HDGC_AD4P_89
#set_property PACKAGE_PIN E9        [get_ports PL_CLK_clk_n] ;# Bank  89 VCCO - VCC1V8   - IO_L7N_HDGC_AD5N_89
#set_property IOSTANDARD  LVDS_25   [get_ports PL_CLK_clk_n] ;# Bank  89 VCCO - VCC1V8   - IO_L7N_HDGC_AD5N_89
#set_property PACKAGE_PIN E10       [get_ports PL_CLK_clk_p] ;# Bank  89 VCCO - VCC1V8   - IO_L7P_HDGC_AD5P_89
#set_property IOSTANDARD  LVDS_25   [get_ports PL_CLK_clk_p] ;# Bank  89 VCCO - VCC1V8   - IO_L7P_HDGC_AD5P_89

#create_clock -period 8.0 -name PL_CLK_clk -waveform {0.000 4.000} [get_ports {PL_CLK_clk_p}]

#Input Delay for PL_SYSREF to ensure MTS requirements via PG269
#set_input_delay -clock [get_clocks PL_CLK_clk] -min -add_delay 2.3 [get_ports PL_SYSREF_clk_p];
#set_input_delay -clock [get_clocks PL_CLK_clk] -max -add_delay 2.5 [get_ports PL_SYSREF_clk_p];

#set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets rfsoc_rfdc_v43_i/MTS_block/IBUFDS_PL_CLK/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O]
#set_property CLOCK_DEDICATED_ROUTE ANY_CMT_COLUMN [get_nets rfsoc_rfdc_v43_i/MTS_block/BUFG_PL_CLK/U0/BUFG_O[0]]
