// Seed: 252114970
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input uwire id_2,
    output tri id_3,
    output tri1 id_4,
    output uwire id_5,
    output wor id_6,
    input supply1 id_7,
    output tri id_8
);
  assign id_3 = -1'b0;
  assign module_1.id_1 = 0;
  wire id_10;
endmodule
module module_1 #(
    parameter id_1 = 32'd63,
    parameter id_3 = 32'd22,
    parameter id_6 = 32'd94,
    parameter id_7 = 32'd73
) (
    input wor id_0[id_6  +  1 'h0 : id_3],
    input uwire _id_1,
    output uwire id_2,
    input tri _id_3,
    input wand id_4,
    output logic id_5,
    output wor _id_6[id_1 : id_7],
    output supply0 _id_7
);
  initial id_5 = (-1);
  module_0 modCall_1 (
      id_4,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2
  );
endmodule
