Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Apr 10 19:36:37 2022
| Host         : DESKTOP-ADI1JT4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a50t-csg324
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (67)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (192)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (67)
-------------------------
 There are 67 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (192)
--------------------------------------------------
 There are 192 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  200          inf        0.000                      0                  200           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           200 Endpoints
Min Delay           200 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl_su_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            b_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.178ns  (logic 1.292ns (24.949%)  route 3.886ns (75.051%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE                         0.000     0.000 r  ctrl_su_reg/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.384     0.384 r  ctrl_su_reg/Q
                         net (fo=9, routed)           0.953     1.337    ctrl_su
    SLICE_X2Y1           LUT5 (Prop_lut5_I1_O)        0.105     1.442 r  mem_reg_0_15_4_4_i_8/O
                         net (fo=1, routed)           0.503     1.945    mem_reg_0_15_4_4_i_8_n_0
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.105     2.050 r  mem_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           0.000     2.050    mem_reg_0_15_4_4_i_6_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     2.393 r  mem_reg_0_15_4_4_i_2/O[1]
                         net (fo=3, routed)           0.951     3.344    mem_reg_0_15_4_4_i_2_n_6
    SLICE_X4Y2           LUT5 (Prop_lut5_I1_O)        0.250     3.594 r  ir[5]_i_2/O
                         net (fo=1, routed)           0.658     4.252    bus1[5]
    SLICE_X4Y3           LUT4 (Prop_lut4_I0_O)        0.105     4.357 r  ir[5]_i_1/O
                         net (fo=4, routed)           0.822     5.178    ir[5]_i_1_n_0
    SLICE_X3Y2           FDCE                                         r  b_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_su_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.057ns  (logic 1.292ns (25.551%)  route 3.765ns (74.449%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE                         0.000     0.000 r  ctrl_su_reg/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.384     0.384 r  ctrl_su_reg/Q
                         net (fo=9, routed)           0.953     1.337    ctrl_su
    SLICE_X2Y1           LUT5 (Prop_lut5_I1_O)        0.105     1.442 r  mem_reg_0_15_4_4_i_8/O
                         net (fo=1, routed)           0.503     1.945    mem_reg_0_15_4_4_i_8_n_0
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.105     2.050 r  mem_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           0.000     2.050    mem_reg_0_15_4_4_i_6_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     2.393 r  mem_reg_0_15_4_4_i_2/O[1]
                         net (fo=3, routed)           0.951     3.344    mem_reg_0_15_4_4_i_2_n_6
    SLICE_X4Y2           LUT5 (Prop_lut5_I1_O)        0.250     3.594 r  ir[5]_i_2/O
                         net (fo=1, routed)           0.658     4.252    bus1[5]
    SLICE_X4Y3           LUT4 (Prop_lut4_I0_O)        0.105     4.357 r  ir[5]_i_1/O
                         net (fo=4, routed)           0.700     5.057    ir[5]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_su_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.031ns  (logic 1.344ns (26.715%)  route 3.687ns (73.285%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE                         0.000     0.000 r  ctrl_su_reg/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.384     0.384 r  ctrl_su_reg/Q
                         net (fo=9, routed)           0.953     1.337    ctrl_su
    SLICE_X2Y1           LUT5 (Prop_lut5_I1_O)        0.105     1.442 r  mem_reg_0_15_4_4_i_8/O
                         net (fo=1, routed)           0.503     1.945    mem_reg_0_15_4_4_i_8_n_0
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.105     2.050 r  mem_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           0.000     2.050    mem_reg_0_15_4_4_i_6_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     2.257 r  mem_reg_0_15_4_4_i_2/O[0]
                         net (fo=3, routed)           0.796     3.052    mem_reg_0_15_4_4_i_2_n_7
    SLICE_X6Y3           LUT5 (Prop_lut5_I1_O)        0.260     3.312 r  ir[4]_i_2/O
                         net (fo=1, routed)           0.789     4.101    bus1[4]
    SLICE_X4Y3           LUT4 (Prop_lut4_I0_O)        0.283     4.384 r  ir[4]_i_1/O
                         net (fo=4, routed)           0.646     5.031    ir[4]_i_1_n_0
    SLICE_X4Y3           FDCE                                         r  a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_su_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ir_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.026ns  (logic 1.344ns (26.743%)  route 3.682ns (73.257%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE                         0.000     0.000 r  ctrl_su_reg/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.384     0.384 r  ctrl_su_reg/Q
                         net (fo=9, routed)           0.953     1.337    ctrl_su
    SLICE_X2Y1           LUT5 (Prop_lut5_I1_O)        0.105     1.442 r  mem_reg_0_15_4_4_i_8/O
                         net (fo=1, routed)           0.503     1.945    mem_reg_0_15_4_4_i_8_n_0
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.105     2.050 r  mem_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           0.000     2.050    mem_reg_0_15_4_4_i_6_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     2.257 r  mem_reg_0_15_4_4_i_2/O[0]
                         net (fo=3, routed)           0.796     3.052    mem_reg_0_15_4_4_i_2_n_7
    SLICE_X6Y3           LUT5 (Prop_lut5_I1_O)        0.260     3.312 r  ir[4]_i_2/O
                         net (fo=1, routed)           0.789     4.101    bus1[4]
    SLICE_X4Y3           LUT4 (Prop_lut4_I0_O)        0.283     4.384 r  ir[4]_i_1/O
                         net (fo=4, routed)           0.641     5.026    ir[4]_i_1_n_0
    SLICE_X5Y3           FDCE                                         r  ir_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_su_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.974ns  (logic 1.344ns (27.020%)  route 3.630ns (72.980%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE                         0.000     0.000 r  ctrl_su_reg/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.384     0.384 r  ctrl_su_reg/Q
                         net (fo=9, routed)           0.953     1.337    ctrl_su
    SLICE_X2Y1           LUT5 (Prop_lut5_I1_O)        0.105     1.442 r  mem_reg_0_15_4_4_i_8/O
                         net (fo=1, routed)           0.503     1.945    mem_reg_0_15_4_4_i_8_n_0
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.105     2.050 r  mem_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           0.000     2.050    mem_reg_0_15_4_4_i_6_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     2.257 r  mem_reg_0_15_4_4_i_2/O[0]
                         net (fo=3, routed)           0.796     3.052    mem_reg_0_15_4_4_i_2_n_7
    SLICE_X6Y3           LUT5 (Prop_lut5_I1_O)        0.260     3.312 r  ir[4]_i_2/O
                         net (fo=1, routed)           0.789     4.101    bus1[4]
    SLICE_X4Y3           LUT4 (Prop_lut4_I0_O)        0.283     4.384 r  ir[4]_i_1/O
                         net (fo=4, routed)           0.590     4.974    ir[4]_i_1_n_0
    SLICE_X1Y4           FDCE                                         r  out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_su_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            b_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.865ns  (logic 1.344ns (27.629%)  route 3.521ns (72.371%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE                         0.000     0.000 r  ctrl_su_reg/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.384     0.384 r  ctrl_su_reg/Q
                         net (fo=9, routed)           0.953     1.337    ctrl_su
    SLICE_X2Y1           LUT5 (Prop_lut5_I1_O)        0.105     1.442 r  mem_reg_0_15_4_4_i_8/O
                         net (fo=1, routed)           0.503     1.945    mem_reg_0_15_4_4_i_8_n_0
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.105     2.050 r  mem_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           0.000     2.050    mem_reg_0_15_4_4_i_6_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     2.257 r  mem_reg_0_15_4_4_i_2/O[0]
                         net (fo=3, routed)           0.796     3.052    mem_reg_0_15_4_4_i_2_n_7
    SLICE_X6Y3           LUT5 (Prop_lut5_I1_O)        0.260     3.312 r  ir[4]_i_2/O
                         net (fo=1, routed)           0.789     4.101    bus1[4]
    SLICE_X4Y3           LUT4 (Prop_lut4_I0_O)        0.283     4.384 r  ir[4]_i_1/O
                         net (fo=4, routed)           0.480     4.865    ir[4]_i_1_n_0
    SLICE_X3Y4           FDCE                                         r  b_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_su_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            b_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.831ns  (logic 1.405ns (29.082%)  route 3.426ns (70.918%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE                         0.000     0.000 r  ctrl_su_reg/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.384     0.384 r  ctrl_su_reg/Q
                         net (fo=9, routed)           0.953     1.337    ctrl_su
    SLICE_X2Y1           LUT5 (Prop_lut5_I1_O)        0.105     1.442 r  mem_reg_0_15_4_4_i_8/O
                         net (fo=1, routed)           0.503     1.945    mem_reg_0_15_4_4_i_8_n_0
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.105     2.050 r  mem_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           0.000     2.050    mem_reg_0_15_4_4_i_6_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     2.503 r  mem_reg_0_15_4_4_i_2/O[2]
                         net (fo=3, routed)           0.373     2.876    mem_reg_0_15_4_4_i_2_n_5
    SLICE_X4Y3           LUT5 (Prop_lut5_I1_O)        0.253     3.129 r  ir[6]_i_2/O
                         net (fo=1, routed)           0.551     3.680    bus1[6]
    SLICE_X4Y3           LUT4 (Prop_lut4_I0_O)        0.105     3.785 r  ir[6]_i_1/O
                         net (fo=4, routed)           1.046     4.831    ir[6]_i_1_n_0
    SLICE_X3Y2           FDCE                                         r  b_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_su_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ir_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.807ns  (logic 1.292ns (26.880%)  route 3.515ns (73.120%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE                         0.000     0.000 r  ctrl_su_reg/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.384     0.384 r  ctrl_su_reg/Q
                         net (fo=9, routed)           0.953     1.337    ctrl_su
    SLICE_X2Y1           LUT5 (Prop_lut5_I1_O)        0.105     1.442 r  mem_reg_0_15_4_4_i_8/O
                         net (fo=1, routed)           0.503     1.945    mem_reg_0_15_4_4_i_8_n_0
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.105     2.050 r  mem_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           0.000     2.050    mem_reg_0_15_4_4_i_6_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     2.393 r  mem_reg_0_15_4_4_i_2/O[1]
                         net (fo=3, routed)           0.951     3.344    mem_reg_0_15_4_4_i_2_n_6
    SLICE_X4Y2           LUT5 (Prop_lut5_I1_O)        0.250     3.594 r  ir[5]_i_2/O
                         net (fo=1, routed)           0.658     4.252    bus1[5]
    SLICE_X4Y3           LUT4 (Prop_lut4_I0_O)        0.105     4.357 r  ir[5]_i_1/O
                         net (fo=4, routed)           0.450     4.807    ir[5]_i_1_n_0
    SLICE_X5Y3           FDCE                                         r  ir_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_su_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.633ns  (logic 1.292ns (27.887%)  route 3.341ns (72.113%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE                         0.000     0.000 r  ctrl_su_reg/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.384     0.384 r  ctrl_su_reg/Q
                         net (fo=9, routed)           0.953     1.337    ctrl_su
    SLICE_X2Y1           LUT5 (Prop_lut5_I1_O)        0.105     1.442 r  mem_reg_0_15_4_4_i_8/O
                         net (fo=1, routed)           0.503     1.945    mem_reg_0_15_4_4_i_8_n_0
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.105     2.050 r  mem_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           0.000     2.050    mem_reg_0_15_4_4_i_6_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     2.393 r  mem_reg_0_15_4_4_i_2/O[1]
                         net (fo=3, routed)           0.951     3.344    mem_reg_0_15_4_4_i_2_n_6
    SLICE_X4Y2           LUT5 (Prop_lut5_I1_O)        0.250     3.594 r  ir[5]_i_2/O
                         net (fo=1, routed)           0.658     4.252    bus1[5]
    SLICE_X4Y3           LUT4 (Prop_lut4_I0_O)        0.105     4.357 r  ir[5]_i_1/O
                         net (fo=4, routed)           0.276     4.633    ir[5]_i_1_n_0
    SLICE_X4Y2           FDCE                                         r  a_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_su_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.442ns  (logic 1.328ns (29.896%)  route 3.114ns (70.104%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE                         0.000     0.000 r  ctrl_su_reg/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.384     0.384 r  ctrl_su_reg/Q
                         net (fo=9, routed)           0.949     1.333    ctrl_su
    SLICE_X3Y1           LUT4 (Prop_lut4_I1_O)        0.105     1.438 r  pc[3]_i_11/O
                         net (fo=1, routed)           0.000     1.438    pc[3]_i_11_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     1.919 r  pc_reg[3]_i_6/O[2]
                         net (fo=4, routed)           0.797     2.716    pc_reg[3]_i_6_n_5
    SLICE_X6Y2           LUT6 (Prop_lut6_I2_O)        0.253     2.969 r  ir[2]_i_2/O
                         net (fo=1, routed)           0.658     3.626    bus1[2]
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.105     3.731 r  ir[2]_i_1/O
                         net (fo=5, routed)           0.711     4.442    bus[2]
    SLICE_X0Y1           FDCE                                         r  out_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl_ai_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.133ns (49.923%)  route 0.133ns (50.077%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE                         0.000     0.000 r  ctrl_ai_reg/C
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.133     0.133 r  ctrl_ai_reg/Q
                         net (fo=8, routed)           0.133     0.266    ctrl_ai
    SLICE_X4Y3           FDCE                                         r  a_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_ai_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.133ns (49.923%)  route 0.133ns (50.077%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE                         0.000     0.000 r  ctrl_ai_reg/C
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.133     0.133 r  ctrl_ai_reg/Q
                         net (fo=8, routed)           0.133     0.266    ctrl_ai
    SLICE_X4Y3           FDCE                                         r  a_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_ai_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.133ns (49.923%)  route 0.133ns (50.077%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE                         0.000     0.000 r  ctrl_ai_reg/C
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.133     0.133 r  ctrl_ai_reg/Q
                         net (fo=8, routed)           0.133     0.266    ctrl_ai
    SLICE_X4Y3           FDCE                                         r  a_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_ii_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ir_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.151ns (48.245%)  route 0.162ns (51.755%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE                         0.000     0.000 r  ctrl_ii_reg/C
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.151     0.151 r  ctrl_ii_reg/Q
                         net (fo=13, routed)          0.162     0.313    ctrl_ii
    SLICE_X5Y3           FDCE                                         r  ir_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_ii_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ir_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.151ns (48.245%)  route 0.162ns (51.755%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE                         0.000     0.000 r  ctrl_ii_reg/C
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.151     0.151 r  ctrl_ii_reg/Q
                         net (fo=13, routed)          0.162     0.313    ctrl_ii
    SLICE_X5Y3           FDCE                                         r  ir_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_ii_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ir_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.151ns (48.245%)  route 0.162ns (51.755%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE                         0.000     0.000 r  ctrl_ii_reg/C
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.151     0.151 r  ctrl_ii_reg/Q
                         net (fo=13, routed)          0.162     0.313    ctrl_ii
    SLICE_X5Y3           FDCE                                         r  ir_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_ii_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ir_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.151ns (48.245%)  route 0.162ns (51.755%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE                         0.000     0.000 r  ctrl_ii_reg/C
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.151     0.151 r  ctrl_ii_reg/Q
                         net (fo=13, routed)          0.162     0.313    ctrl_ii
    SLICE_X5Y3           FDCE                                         r  ir_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ir_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctrl_hlt_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (59.062%)  route 0.129ns (40.938%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE                         0.000     0.000 r  ir_reg[2]/C
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ir_reg[2]/Q
                         net (fo=4, routed)           0.129     0.270    ir_reg_n_0_[2]
    SLICE_X6Y2           LUT6 (Prop_lut6_I4_O)        0.045     0.315 r  ctrl_hlt_i_1/O
                         net (fo=1, routed)           0.000     0.315    ctrl_hlt0
    SLICE_X6Y2           FDRE                                         r  ctrl_hlt_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stage_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctrl_bi_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.286%)  route 0.133ns (41.714%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE                         0.000     0.000 r  stage_reg[0]/C
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stage_reg[0]/Q
                         net (fo=17, routed)          0.133     0.274    stage[0]
    SLICE_X4Y4           LUT6 (Prop_lut6_I5_O)        0.045     0.319 r  ctrl_bi_i_1/O
                         net (fo=1, routed)           0.000     0.319    ctrl_bi
    SLICE_X4Y4           FDRE                                         r  ctrl_bi_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_oi_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.146ns (45.632%)  route 0.174ns (54.368%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE                         0.000     0.000 r  ctrl_oi_reg/C
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ctrl_oi_reg/Q
                         net (fo=8, routed)           0.174     0.320    ctrl_oi
    SLICE_X1Y4           FDCE                                         r  out_reg[4]/CE
  -------------------------------------------------------------------    -------------------





