{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546852711329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546852711329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 07 17:18:31 2019 " "Processing started: Mon Jan 07 17:18:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546852711329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546852711329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab22 -c lab22 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab22 -c lab22" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546852711329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1546852711599 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab22.v(298) " "Verilog HDL information at lab22.v(298): always construct contains both blocking and non-blocking assignments" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 298 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1546852711639 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab22.v(424) " "Verilog HDL information at lab22.v(424): always construct contains both blocking and non-blocking assignments" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 424 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1546852711649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab22.v 4 4 " "Found 4 design units, including 4 entities, in source file lab22.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab22 " "Found entity 1: lab22" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546852711649 ""} { "Info" "ISGN_ENTITY_NAME" "2 divfreq " "Found entity 2: divfreq" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546852711649 ""} { "Info" "ISGN_ENTITY_NAME" "3 divfreq2 " "Found entity 3: divfreq2" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546852711649 ""} { "Info" "ISGN_ENTITY_NAME" "4 divfreq_change " "Found entity 4: divfreq_change" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546852711649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546852711649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div lab22.v(265) " "Verilog HDL Implicit Net warning at lab22.v(265): created implicit net for \"CLK_div\"" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 265 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546852711649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div2 lab22.v(266) " "Verilog HDL Implicit Net warning at lab22.v(266): created implicit net for \"CLK_div2\"" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 266 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546852711649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div_change lab22.v(267) " "Verilog HDL Implicit Net warning at lab22.v(267): created implicit net for \"CLK_div_change\"" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 267 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546852711649 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab22 " "Elaborating entity \"lab22\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1546852711679 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "now lab22.v(14) " "Verilog HDL or VHDL warning at lab22.v(14): object \"now\" assigned a value but never read" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1546852711679 "|lab22"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blank lab22.v(17) " "Verilog HDL or VHDL warning at lab22.v(17): object \"blank\" assigned a value but never read" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1546852711679 "|lab22"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blank_Char lab22.v(26) " "Verilog HDL or VHDL warning at lab22.v(26): object \"blank_Char\" assigned a value but never read" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1546852711679 "|lab22"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "backup_Char lab22.v(78) " "Verilog HDL or VHDL warning at lab22.v(78): object \"backup_Char\" assigned a value but never read" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1546852711679 "|lab22"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp_x lab22.v(271) " "Verilog HDL or VHDL warning at lab22.v(271): object \"tmp_x\" assigned a value but never read" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 271 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1546852711679 "|lab22"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp_y lab22.v(272) " "Verilog HDL or VHDL warning at lab22.v(272): object \"tmp_y\" assigned a value but never read" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1546852711679 "|lab22"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag1 lab22.v(273) " "Verilog HDL or VHDL warning at lab22.v(273): object \"flag1\" assigned a value but never read" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1546852711679 "|lab22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lab22.v(292) " "Verilog HDL assignment warning at lab22.v(292): truncated value with size 32 to match size of target (3)" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546852711679 "|lab22"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "s lab22.v(279) " "Verilog HDL warning at lab22.v(279): initial value for variable s should be constant" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 279 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1546852711679 "|lab22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab22.v(303) " "Verilog HDL assignment warning at lab22.v(303): truncated value with size 32 to match size of target (8)" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546852711679 "|lab22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 lab22.v(304) " "Verilog HDL assignment warning at lab22.v(304): truncated value with size 8 to match size of target (3)" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546852711679 "|lab22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lab22.v(311) " "Verilog HDL assignment warning at lab22.v(311): truncated value with size 32 to match size of target (3)" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546852711679 "|lab22"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "testled lab22.v(9) " "Output port \"testled\" at lab22.v(9) has no driver" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1546852711769 "|lab22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq divfreq:F0 " "Elaborating entity \"divfreq\" for hierarchy \"divfreq:F0\"" {  } { { "lab22.v" "F0" { Text "C:/altera/13.1/1225/lab22.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546852711959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq2 divfreq2:F1 " "Elaborating entity \"divfreq2\" for hierarchy \"divfreq2:F1\"" {  } { { "lab22.v" "F1" { Text "C:/altera/13.1/1225/lab22.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546852711959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq_change divfreq_change:F4 " "Elaborating entity \"divfreq_change\" for hierarchy \"divfreq_change:F4\"" {  } { { "lab22.v" "F4" { Text "C:/altera/13.1/1225/lab22.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546852711969 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "lab22.v" "Mod0" { Text "C:/altera/13.1/1225/lab22.v" 311 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546852715559 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1546852715559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 311 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546852715589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546852715589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546852715589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546852715589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546852715589 ""}  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 311 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546852715589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_78m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_78m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_78m " "Found entity 1: lpm_divide_78m" {  } { { "db/lpm_divide_78m.tdf" "" { Text "C:/altera/13.1/1225/db/lpm_divide_78m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546852715649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546852715649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5kh " "Found entity 1: sign_div_unsign_5kh" {  } { { "db/sign_div_unsign_5kh.tdf" "" { Text "C:/altera/13.1/1225/db/sign_div_unsign_5kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546852715659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546852715659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_l2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l2f " "Found entity 1: alt_u_div_l2f" {  } { { "db/alt_u_div_l2f.tdf" "" { Text "C:/altera/13.1/1225/db/alt_u_div_l2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546852715659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546852715659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/altera/13.1/1225/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546852715719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546852715719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/altera/13.1/1225/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546852715779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546852715779 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "enable VCC " "Pin \"enable\" is stuck at VCC" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546852717669 "|lab22|enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "IH GND " "Pin \"IH\" is stuck at GND" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546852717669 "|lab22|IH"} { "Warning" "WMLS_MLS_STUCK_PIN" "testled GND " "Pin \"testled\" is stuck at GND" {  } { { "lab22.v" "" { Text "C:/altera/13.1/1225/lab22.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546852717669 "|lab22|testled"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1546852717669 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1546852718039 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "165 " "165 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1546852721239 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/1225/output_files/lab22.map.smsg " "Generated suppressed messages file C:/altera/13.1/1225/output_files/lab22.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1546852721299 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1546852721499 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546852721499 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2518 " "Implemented 2518 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1546852721689 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1546852721689 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2462 " "Implemented 2462 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1546852721689 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1546852721689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546852721709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 07 17:18:41 2019 " "Processing ended: Mon Jan 07 17:18:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546852721709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546852721709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546852721709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546852721709 ""}
