// Seed: 978371873
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_1;
  wire [1 'b0 : -1] id_9, id_10;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_2,
      id_3,
      id_1,
      id_3,
      id_3
  );
endmodule
