Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Mon Mar 25 16:38:25 2019
| Host             : userPC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.384        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.287        |
| Device Static (W)        | 0.096        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 80.6         |
| Junction Temperature (C) | 29.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.017 |        9 |       --- |             --- |
| Slice Logic              |     0.006 |     5128 |       --- |             --- |
|   LUT as Logic           |     0.005 |     1749 |     17600 |            9.94 |
|   CARRY4                 |    <0.001 |      215 |      4400 |            4.89 |
|   Register               |    <0.001 |     2484 |     35200 |            7.06 |
|   LUT as Distributed RAM |    <0.001 |       24 |      6000 |            0.40 |
|   Others                 |    <0.001 |      191 |       --- |             --- |
|   F7/F8 Muxes            |    <0.001 |        8 |     17600 |            0.05 |
| Signals                  |     0.006 |     3663 |       --- |             --- |
| Block RAM                |     0.005 |      3.5 |        60 |            5.83 |
| MMCM                     |     0.218 |        2 |         2 |          100.00 |
| DSPs                     |     0.003 |        3 |        80 |            3.75 |
| I/O                      |     0.033 |       30 |       100 |           30.00 |
| Static Power             |     0.096 |          |           |                 |
| Total                    |     0.384 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.045 |       0.041 |      0.004 |
| Vccaux    |       1.800 |     0.143 |       0.137 |      0.006 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+------------------------------------------------------------+-----------------+
| Clock                       | Domain                                                     | Constraint (ns) |
+-----------------------------+------------------------------------------------------------+-----------------+
| CLKFBIN                     | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKFBIN             |             9.3 |
| CLK_OUT_5x_hdmi_clk         | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk |             1.9 |
| PixelClk_int                | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]  |             9.3 |
| clk_out1_design_1_clk_wiz_0 | design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0        |             5.0 |
| clkfbout_design_1_clk_wiz_0 | design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0        |             8.0 |
| hdmi_in_clk_p               | hdmi_in_clk_p                                              |             9.3 |
| sys_clock                   | sys_clock                                                  |             8.0 |
+-----------------------------+------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------+-----------+
| Name                                            | Power (W) |
+-------------------------------------------------+-----------+
| design_1_wrapper                                |     0.287 |
|   design_1_i                                    |     0.287 |
|     clk_wiz                                     |     0.107 |
|       inst                                      |     0.107 |
|     dvi2rgb_0                                   |     0.154 |
|       U0                                        |     0.154 |
|         DataDecoders[0].DecoderX                |     0.012 |
|           ChannelBondX                          |    <0.001 |
|             pFIFO_reg_0_31_0_5                  |    <0.001 |
|             pFIFO_reg_0_31_6_9                  |    <0.001 |
|           InputSERDES_X                         |     0.011 |
|           PhaseAlignX                           |    <0.001 |
|           SyncBaseOvf                           |    <0.001 |
|             SyncAsyncx                          |    <0.001 |
|           SyncBaseRst                           |    <0.001 |
|             SyncAsyncx                          |    <0.001 |
|         DataDecoders[1].DecoderX                |     0.012 |
|           ChannelBondX                          |    <0.001 |
|             pFIFO_reg_0_31_0_5                  |    <0.001 |
|             pFIFO_reg_0_31_6_9                  |    <0.001 |
|           InputSERDES_X                         |     0.011 |
|           PhaseAlignX                           |    <0.001 |
|           SyncBaseOvf                           |    <0.001 |
|             SyncAsyncx                          |    <0.001 |
|           SyncBaseRst                           |    <0.001 |
|             SyncAsyncx                          |    <0.001 |
|         DataDecoders[2].DecoderX                |     0.012 |
|           ChannelBondX                          |    <0.001 |
|             pFIFO_reg_0_31_0_5                  |    <0.001 |
|             pFIFO_reg_0_31_6_9                  |    <0.001 |
|           InputSERDES_X                         |     0.011 |
|           PhaseAlignX                           |    <0.001 |
|           SyncBaseOvf                           |    <0.001 |
|             SyncAsyncx                          |    <0.001 |
|           SyncBaseRst                           |    <0.001 |
|             SyncAsyncx                          |    <0.001 |
|         GenerateBUFG.ResyncToBUFG_X             |    <0.001 |
|         GenerateDDC.DDC_EEPROM                  |     0.002 |
|           I2C_SlaveController                   |     0.001 |
|             GlitchF_SCL                         |    <0.001 |
|             GlitchF_SDA                         |    <0.001 |
|             SyncSCL                             |    <0.001 |
|             SyncSDA                             |    <0.001 |
|         LockLostReset                           |    <0.001 |
|           SyncAsyncx                            |    <0.001 |
|         TMDS_ClockingX                          |     0.115 |
|           LockLostReset                         |    <0.001 |
|             SyncAsyncx                          |    <0.001 |
|           MMCM_LockSync                         |    <0.001 |
|           RdyLostReset                          |    <0.001 |
|             SyncAsyncx                          |    <0.001 |
|     one                                         |     0.000 |
|     rgb2vga_0                                   |    <0.001 |
|       U0                                        |    <0.001 |
|     sobel_edge_detect_0                         |     0.014 |
|       U0                                        |     0.014 |
|         AXIvideo2Mat_U0                         |     0.002 |
|         CvtColor_1_U0                           |    <0.001 |
|         CvtColor_U0                             |     0.003 |
|           sobel_edge_detectcud_U18              |     0.001 |
|             sobel_edge_detectcud_DSP48_1_U      |     0.001 |
|           sobel_edge_detectdEe_U19              |     0.001 |
|             sobel_edge_detectdEe_DSP48_2_U      |     0.001 |
|         Mat2AXIvideo_U0                         |    <0.001 |
|         Sobel_U0                                |     0.006 |
|           grp_Filter2D_fu_96                    |     0.006 |
|             k_buf_0_val_3_U                     |    <0.001 |
|               Filter2D_k_buf_0_eOg_ram_U        |    <0.001 |
|             k_buf_0_val_4_U                     |    <0.001 |
|               Filter2D_k_buf_0_eOg_ram_U        |    <0.001 |
|             k_buf_0_val_5_U                     |     0.001 |
|               Filter2D_k_buf_0_eOg_ram_U        |     0.001 |
|         img0_cols_V_c11_U                       |    <0.001 |
|         img0_cols_V_c_U                         |    <0.001 |
|         img0_data_stream_0_s_U                  |    <0.001 |
|           U_fifo_w8_d2_A_shiftReg               |    <0.001 |
|         img0_data_stream_1_s_U                  |    <0.001 |
|           U_fifo_w8_d2_A_shiftReg               |    <0.001 |
|         img0_data_stream_2_s_U                  |    <0.001 |
|           U_fifo_w8_d2_A_shiftReg               |    <0.001 |
|         img0_rows_V_c10_U                       |    <0.001 |
|         img0_rows_V_c_U                         |    <0.001 |
|         img1_data_stream_0_s_U                  |    <0.001 |
|           U_fifo_w8_d2_A_shiftReg               |    <0.001 |
|         img1_data_stream_1_s_U                  |    <0.001 |
|         img1_data_stream_2_s_U                  |    <0.001 |
|         img2_data_stream_0_s_U                  |    <0.001 |
|           U_fifo_w8_d2_A_shiftReg               |    <0.001 |
|         img2_data_stream_1_s_U                  |    <0.001 |
|         img2_data_stream_2_s_U                  |    <0.001 |
|         img3_data_stream_0_s_U                  |    <0.001 |
|         img3_data_stream_1_s_U                  |    <0.001 |
|         img3_data_stream_2_s_U                  |    <0.001 |
|           U_fifo_w8_d2_A_shiftReg               |    <0.001 |
|         start_for_CvtColoocq_U                  |    <0.001 |
|         start_for_CvtColopcA_U                  |    <0.001 |
|         start_for_Mat2AXIqcK_U                  |    <0.001 |
|         start_for_Sobel_U0_U                    |    <0.001 |
|     v_axi4s_vid_out_0                           |     0.003 |
|       inst                                      |     0.003 |
|         COUPLER_INST                            |     0.002 |
|           generate_sync_fifo.FIFO_INST          |     0.002 |
|             XPM_FIFO_SYNC_INST                  |     0.002 |
|               xpm_fifo_base_inst                |     0.002 |
|                 gen_fwft.rdpp1_inst             |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst |     0.001 |
|                 rdp_inst                        |    <0.001 |
|                 rdpp1_inst                      |    <0.001 |
|                 rst_d1_inst                     |    <0.001 |
|                 wrp_inst                        |    <0.001 |
|                 wrpp1_inst                      |    <0.001 |
|                 xpm_fifo_rst_inst               |    <0.001 |
|         FORMATTER_INST                          |    <0.001 |
|         SYNC_INST                               |    <0.001 |
|     v_tc_0                                      |     0.007 |
|       U0                                        |     0.007 |
|         U_TC_TOP                                |     0.007 |
|           GEN_DETECTION.U_tc_DET                |     0.006 |
|           GEN_GENERATOR.U_TC_GEN                |     0.002 |
|     v_vid_in_axi4s_0                            |     0.002 |
|       inst                                      |     0.002 |
|         COUPLER_INST                            |     0.002 |
|           generate_sync_fifo.FIFO_INST          |     0.002 |
|             XPM_FIFO_SYNC_INST                  |     0.002 |
|               xpm_fifo_base_inst                |     0.002 |
|                 gen_sdpram.xpm_memory_base_inst |     0.001 |
|                 rdp_inst                        |    <0.001 |
|                 rdpp1_inst                      |    <0.001 |
|                 rst_d1_inst                     |    <0.001 |
|                 wrp_inst                        |    <0.001 |
|                 wrpp1_inst                      |    <0.001 |
|                 xpm_fifo_rst_inst               |    <0.001 |
|         FORMATTER_INST                          |    <0.001 |
|     zero                                        |     0.000 |
|   hdmi_in_ddc_scl_iobuf                         |     0.000 |
|   hdmi_in_ddc_sda_iobuf                         |     0.000 |
+-------------------------------------------------+-----------+


