{
    "type": "Root",
    "cxx_class": "gem5::Root",
    "name": null,
    "path": "root",
    "eventq_index": 0,
    "full_system": false,
    "sim_quantum": 0,
    "time_sync_enable": false,
    "time_sync_period": 100000000000,
    "time_sync_spin_threshold": 100000000,
    "system": {
        "type": "System",
        "cxx_class": "gem5::System",
        "name": "system",
        "path": "system",
        "auto_unlink_shared_backstore": false,
        "cache_line_size": 64,
        "eventq_index": 0,
        "exit_on_work_items": false,
        "init_param": 0,
        "m5ops_base": 0,
        "mem_mode": "timing",
        "mem_ranges": [
            "0:536870912"
        ],
        "memories": [
            "system.mem_ctrls00.dram",
            "system.mem_ctrls01.dram",
            "system.mem_ctrls02.dram",
            "system.mem_ctrls03.dram",
            "system.mem_ctrls04.dram",
            "system.mem_ctrls05.dram",
            "system.mem_ctrls06.dram",
            "system.mem_ctrls07.dram",
            "system.mem_ctrls08.dram",
            "system.mem_ctrls09.dram",
            "system.mem_ctrls10.dram",
            "system.mem_ctrls11.dram",
            "system.mem_ctrls12.dram",
            "system.mem_ctrls13.dram",
            "system.mem_ctrls14.dram",
            "system.mem_ctrls15.dram"
        ],
        "mmap_using_noreserve": false,
        "multi_thread": false,
        "num_work_ids": 16,
        "readfile": "",
        "redirect_paths": [
            {
                "type": "RedirectPath",
                "cxx_class": "gem5::RedirectPath",
                "name": "redirect_paths0",
                "path": "system.redirect_paths0",
                "app_path": "/proc",
                "eventq_index": 0,
                "host_paths": [
                    "./result/HBM_compare/test1/16channel/fs/proc"
                ]
            },
            {
                "type": "RedirectPath",
                "cxx_class": "gem5::RedirectPath",
                "name": "redirect_paths1",
                "path": "system.redirect_paths1",
                "app_path": "/sys",
                "eventq_index": 0,
                "host_paths": [
                    "./result/HBM_compare/test1/16channel/fs/sys"
                ]
            },
            {
                "type": "RedirectPath",
                "cxx_class": "gem5::RedirectPath",
                "name": "redirect_paths2",
                "path": "system.redirect_paths2",
                "app_path": "/tmp",
                "eventq_index": 0,
                "host_paths": [
                    "./result/HBM_compare/test1/16channel/fs/tmp"
                ]
            }
        ],
        "shadow_rom_ranges": [],
        "shared_backstore": "",
        "symbolfile": "",
        "thermal_components": [],
        "thermal_model": null,
        "work_begin_ckpt_count": 0,
        "work_begin_cpu_id_exit": -1,
        "work_begin_exit_count": 0,
        "work_cpus_ckpt_count": 0,
        "work_end_ckpt_count": 0,
        "work_end_exit_count": 0,
        "work_item_id": -1,
        "workload": {
            "type": "X86EmuLinux",
            "cxx_class": "gem5::X86ISA::EmuLinux",
            "name": "workload",
            "path": "system.workload",
            "eventq_index": 0,
            "wait_for_remote_gdb": false
        },
        "clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "gem5::SrcClockDomain",
            "name": "clk_domain",
            "path": "system.clk_domain",
            "clock": [
                1000
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": "system.voltage_domain"
        },
        "cpu": [
            {
                "type": "BaseTimingSimpleCPU",
                "cxx_class": "gem5::TimingSimpleCPU",
                "name": "cpu",
                "path": "system.cpu",
                "branchPred": null,
                "checker": null,
                "clk_domain": "system.cpu_clk_domain",
                "cpu_id": 0,
                "decoder": [
                    {
                        "type": "X86Decoder",
                        "cxx_class": "gem5::X86ISA::Decoder",
                        "name": "decoder",
                        "path": "system.cpu.decoder",
                        "eventq_index": 0,
                        "isa": "system.cpu.isa"
                    }
                ],
                "do_checkpoint_insts": true,
                "do_statistics_insts": true,
                "eventq_index": 0,
                "function_trace": false,
                "function_trace_start": 0,
                "interrupts": [
                    {
                        "type": "X86LocalApic",
                        "cxx_class": "gem5::X86ISA::Interrupts",
                        "name": "interrupts",
                        "path": "system.cpu.interrupts",
                        "clk_domain": {
                            "type": "DerivedClockDomain",
                            "cxx_class": "gem5::DerivedClockDomain",
                            "name": "clk_domain",
                            "path": "system.cpu.interrupts.clk_domain",
                            "clk_divider": 16,
                            "clk_domain": "system.cpu_clk_domain",
                            "eventq_index": 0
                        },
                        "eventq_index": 0,
                        "int_latency": 1000,
                        "pio_latency": 100000,
                        "system": "system",
                        "int_requestor": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "system.membus.cpu_side_ports[5]",
                            "is_source": "True"
                        },
                        "int_responder": {
                            "role": "GEM5 RESPONDER",
                            "peer": "system.membus.mem_side_ports[1]",
                            "is_source": "False"
                        },
                        "pio": {
                            "role": "GEM5 RESPONDER",
                            "peer": "system.membus.mem_side_ports[0]",
                            "is_source": "False"
                        }
                    }
                ],
                "isa": [
                    {
                        "type": "X86ISA",
                        "cxx_class": "gem5::X86ISA::ISA",
                        "name": "isa",
                        "path": "system.cpu.isa",
                        "eventq_index": 0,
                        "vendor_string": "M5 Simulator"
                    }
                ],
                "max_insts_all_threads": 0,
                "max_insts_any_thread": 0,
                "mmu": {
                    "type": "X86MMU",
                    "cxx_class": "gem5::X86ISA::MMU",
                    "name": "mmu",
                    "path": "system.cpu.mmu",
                    "dtb": {
                        "type": "X86TLB",
                        "cxx_class": "gem5::X86ISA::TLB",
                        "name": "dtb",
                        "path": "system.cpu.mmu.dtb",
                        "entry_type": "data",
                        "eventq_index": 0,
                        "next_level": null,
                        "size": 64,
                        "system": "system",
                        "walker": {
                            "type": "X86PagetableWalker",
                            "cxx_class": "gem5::X86ISA::Walker",
                            "name": "walker",
                            "path": "system.cpu.mmu.dtb.walker",
                            "clk_domain": "system.cpu_clk_domain",
                            "eventq_index": 0,
                            "num_squash_per_cycle": 4,
                            "power_model": [],
                            "power_state": {
                                "type": "PowerState",
                                "cxx_class": "gem5::PowerState",
                                "name": "power_state",
                                "path": "system.cpu.mmu.dtb.walker.power_state",
                                "clk_gate_bins": 20,
                                "clk_gate_max": 1000000000000,
                                "clk_gate_min": 1000,
                                "default_state": "UNDEFINED",
                                "eventq_index": 0,
                                "leaders": [],
                                "possible_states": []
                            },
                            "system": "system",
                            "port": {
                                "role": "GEM5 REQUESTOR",
                                "peer": "system.membus.cpu_side_ports[4]",
                                "is_source": "True"
                            }
                        }
                    },
                    "eventq_index": 0,
                    "itb": {
                        "type": "X86TLB",
                        "cxx_class": "gem5::X86ISA::TLB",
                        "name": "itb",
                        "path": "system.cpu.mmu.itb",
                        "entry_type": "instruction",
                        "eventq_index": 0,
                        "next_level": null,
                        "size": 64,
                        "system": "system",
                        "walker": {
                            "type": "X86PagetableWalker",
                            "cxx_class": "gem5::X86ISA::Walker",
                            "name": "walker",
                            "path": "system.cpu.mmu.itb.walker",
                            "clk_domain": "system.cpu_clk_domain",
                            "eventq_index": 0,
                            "num_squash_per_cycle": 4,
                            "power_model": [],
                            "power_state": {
                                "type": "PowerState",
                                "cxx_class": "gem5::PowerState",
                                "name": "power_state",
                                "path": "system.cpu.mmu.itb.walker.power_state",
                                "clk_gate_bins": 20,
                                "clk_gate_max": 1000000000000,
                                "clk_gate_min": 1000,
                                "default_state": "UNDEFINED",
                                "eventq_index": 0,
                                "leaders": [],
                                "possible_states": []
                            },
                            "system": "system",
                            "port": {
                                "role": "GEM5 REQUESTOR",
                                "peer": "system.membus.cpu_side_ports[3]",
                                "is_source": "True"
                            }
                        }
                    }
                },
                "numThreads": 1,
                "power_gating_on_idle": false,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.cpu.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": [
                        "ON",
                        "CLK_GATED",
                        "OFF"
                    ]
                },
                "progress_interval": 0,
                "pwr_gating_latency": 300,
                "simpoint_start_insts": [],
                "socket_id": 0,
                "switched_out": false,
                "syscallRetryLatency": 10000,
                "system": "system",
                "tracer": {
                    "type": "ExeTracer",
                    "cxx_class": "gem5::Trace::ExeTracer",
                    "name": "tracer",
                    "path": "system.cpu.tracer",
                    "eventq_index": 0
                },
                "workload": [
                    {
                        "type": "Process",
                        "cxx_class": "gem5::Process",
                        "name": "workload",
                        "path": "system.cpu.workload",
                        "cmd": [
                            "./workload/stream_X86.1M"
                        ],
                        "cwd": "/workspaces/bootcamp-assignment-shyeonn/Ver4",
                        "drivers": [],
                        "egid": 100,
                        "env": [],
                        "errout": "cerr",
                        "euid": 100,
                        "eventq_index": 0,
                        "executable": "./workload/stream_X86.1M",
                        "gid": 0,
                        "input": "cin",
                        "kvmInSE": false,
                        "maxStackSize": 67108864,
                        "output": "cout",
                        "pgid": 100,
                        "pid": 100,
                        "ppid": 0,
                        "release": "5.1.0",
                        "simpoint": 0,
                        "system": "system",
                        "uid": 100,
                        "useArchPT": false
                    }
                ],
                "dcache_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[2]",
                    "is_source": "True"
                },
                "icache_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[1]",
                    "is_source": "True"
                }
            }
        ],
        "cpu_clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "gem5::SrcClockDomain",
            "name": "cpu_clk_domain",
            "path": "system.cpu_clk_domain",
            "clock": [
                250
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": "system.cpu_voltage_domain"
        },
        "cpu_voltage_domain": {
            "type": "VoltageDomain",
            "cxx_class": "gem5::VoltageDomain",
            "name": "cpu_voltage_domain",
            "path": "system.cpu_voltage_domain",
            "eventq_index": 0,
            "voltage": [
                1.0
            ]
        },
        "dvfs_handler": {
            "type": "DVFSHandler",
            "cxx_class": "gem5::DVFSHandler",
            "name": "dvfs_handler",
            "path": "system.dvfs_handler",
            "domains": [],
            "enable": false,
            "eventq_index": 0,
            "sys_clk_domain": "system.clk_domain",
            "transition_latency": 100000000
        },
        "mem_ctrls": [
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls00",
                "path": "system.mem_ctrls00",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls00.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 4,
                    "banks_per_rank": 16,
                    "beats_per_clock": 2,
                    "burst_length": 4,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 64,
                    "device_rowbuffer_size": 1024,
                    "device_size": 268435456,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls00.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:536870912:0:64:128:256:512",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 1000,
                    "tBURST": 2000,
                    "tBURST_MAX": 2000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 3000,
                    "tCCD_L_WR": 3000,
                    "tCK": 1000,
                    "tCL": 18000,
                    "tCS": 0,
                    "tCWL": 7000,
                    "tPPD": 0,
                    "tRAS": 28000,
                    "tRCD": 12000,
                    "tRCD_WR": 6000,
                    "tREFI": 3900000,
                    "tRFC": 220000,
                    "tRP": 14000,
                    "tRRD": 4000,
                    "tRRD_L": 6000,
                    "tRTP": 5000,
                    "tRTW": 18000,
                    "tWR": 14000,
                    "tWTR": 4000,
                    "tWTR_L": 9000,
                    "tXAW": 16000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 216000,
                    "tXSDLL": 0,
                    "two_cycle_activate": true,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls00.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membus.mem_side_ports[2]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls01",
                "path": "system.mem_ctrls01",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls01.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 4,
                    "banks_per_rank": 16,
                    "beats_per_clock": 2,
                    "burst_length": 4,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 64,
                    "device_rowbuffer_size": 1024,
                    "device_size": 268435456,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls01.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:536870912:1:64:128:256:512",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 1000,
                    "tBURST": 2000,
                    "tBURST_MAX": 2000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 3000,
                    "tCCD_L_WR": 3000,
                    "tCK": 1000,
                    "tCL": 18000,
                    "tCS": 0,
                    "tCWL": 7000,
                    "tPPD": 0,
                    "tRAS": 28000,
                    "tRCD": 12000,
                    "tRCD_WR": 6000,
                    "tREFI": 3900000,
                    "tRFC": 220000,
                    "tRP": 14000,
                    "tRRD": 4000,
                    "tRRD_L": 6000,
                    "tRTP": 5000,
                    "tRTW": 18000,
                    "tWR": 14000,
                    "tWTR": 4000,
                    "tWTR_L": 9000,
                    "tXAW": 16000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 216000,
                    "tXSDLL": 0,
                    "two_cycle_activate": true,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls01.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membus.mem_side_ports[3]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls02",
                "path": "system.mem_ctrls02",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls02.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 4,
                    "banks_per_rank": 16,
                    "beats_per_clock": 2,
                    "burst_length": 4,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 64,
                    "device_rowbuffer_size": 1024,
                    "device_size": 268435456,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls02.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:536870912:2:64:128:256:512",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 1000,
                    "tBURST": 2000,
                    "tBURST_MAX": 2000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 3000,
                    "tCCD_L_WR": 3000,
                    "tCK": 1000,
                    "tCL": 18000,
                    "tCS": 0,
                    "tCWL": 7000,
                    "tPPD": 0,
                    "tRAS": 28000,
                    "tRCD": 12000,
                    "tRCD_WR": 6000,
                    "tREFI": 3900000,
                    "tRFC": 220000,
                    "tRP": 14000,
                    "tRRD": 4000,
                    "tRRD_L": 6000,
                    "tRTP": 5000,
                    "tRTW": 18000,
                    "tWR": 14000,
                    "tWTR": 4000,
                    "tWTR_L": 9000,
                    "tXAW": 16000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 216000,
                    "tXSDLL": 0,
                    "two_cycle_activate": true,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls02.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membus.mem_side_ports[4]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls03",
                "path": "system.mem_ctrls03",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls03.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 4,
                    "banks_per_rank": 16,
                    "beats_per_clock": 2,
                    "burst_length": 4,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 64,
                    "device_rowbuffer_size": 1024,
                    "device_size": 268435456,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls03.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:536870912:3:64:128:256:512",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 1000,
                    "tBURST": 2000,
                    "tBURST_MAX": 2000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 3000,
                    "tCCD_L_WR": 3000,
                    "tCK": 1000,
                    "tCL": 18000,
                    "tCS": 0,
                    "tCWL": 7000,
                    "tPPD": 0,
                    "tRAS": 28000,
                    "tRCD": 12000,
                    "tRCD_WR": 6000,
                    "tREFI": 3900000,
                    "tRFC": 220000,
                    "tRP": 14000,
                    "tRRD": 4000,
                    "tRRD_L": 6000,
                    "tRTP": 5000,
                    "tRTW": 18000,
                    "tWR": 14000,
                    "tWTR": 4000,
                    "tWTR_L": 9000,
                    "tXAW": 16000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 216000,
                    "tXSDLL": 0,
                    "two_cycle_activate": true,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls03.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membus.mem_side_ports[5]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls04",
                "path": "system.mem_ctrls04",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls04.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 4,
                    "banks_per_rank": 16,
                    "beats_per_clock": 2,
                    "burst_length": 4,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 64,
                    "device_rowbuffer_size": 1024,
                    "device_size": 268435456,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls04.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:536870912:4:64:128:256:512",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 1000,
                    "tBURST": 2000,
                    "tBURST_MAX": 2000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 3000,
                    "tCCD_L_WR": 3000,
                    "tCK": 1000,
                    "tCL": 18000,
                    "tCS": 0,
                    "tCWL": 7000,
                    "tPPD": 0,
                    "tRAS": 28000,
                    "tRCD": 12000,
                    "tRCD_WR": 6000,
                    "tREFI": 3900000,
                    "tRFC": 220000,
                    "tRP": 14000,
                    "tRRD": 4000,
                    "tRRD_L": 6000,
                    "tRTP": 5000,
                    "tRTW": 18000,
                    "tWR": 14000,
                    "tWTR": 4000,
                    "tWTR_L": 9000,
                    "tXAW": 16000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 216000,
                    "tXSDLL": 0,
                    "two_cycle_activate": true,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls04.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membus.mem_side_ports[6]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls05",
                "path": "system.mem_ctrls05",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls05.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 4,
                    "banks_per_rank": 16,
                    "beats_per_clock": 2,
                    "burst_length": 4,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 64,
                    "device_rowbuffer_size": 1024,
                    "device_size": 268435456,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls05.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:536870912:5:64:128:256:512",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 1000,
                    "tBURST": 2000,
                    "tBURST_MAX": 2000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 3000,
                    "tCCD_L_WR": 3000,
                    "tCK": 1000,
                    "tCL": 18000,
                    "tCS": 0,
                    "tCWL": 7000,
                    "tPPD": 0,
                    "tRAS": 28000,
                    "tRCD": 12000,
                    "tRCD_WR": 6000,
                    "tREFI": 3900000,
                    "tRFC": 220000,
                    "tRP": 14000,
                    "tRRD": 4000,
                    "tRRD_L": 6000,
                    "tRTP": 5000,
                    "tRTW": 18000,
                    "tWR": 14000,
                    "tWTR": 4000,
                    "tWTR_L": 9000,
                    "tXAW": 16000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 216000,
                    "tXSDLL": 0,
                    "two_cycle_activate": true,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls05.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membus.mem_side_ports[7]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls06",
                "path": "system.mem_ctrls06",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls06.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 4,
                    "banks_per_rank": 16,
                    "beats_per_clock": 2,
                    "burst_length": 4,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 64,
                    "device_rowbuffer_size": 1024,
                    "device_size": 268435456,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls06.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:536870912:6:64:128:256:512",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 1000,
                    "tBURST": 2000,
                    "tBURST_MAX": 2000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 3000,
                    "tCCD_L_WR": 3000,
                    "tCK": 1000,
                    "tCL": 18000,
                    "tCS": 0,
                    "tCWL": 7000,
                    "tPPD": 0,
                    "tRAS": 28000,
                    "tRCD": 12000,
                    "tRCD_WR": 6000,
                    "tREFI": 3900000,
                    "tRFC": 220000,
                    "tRP": 14000,
                    "tRRD": 4000,
                    "tRRD_L": 6000,
                    "tRTP": 5000,
                    "tRTW": 18000,
                    "tWR": 14000,
                    "tWTR": 4000,
                    "tWTR_L": 9000,
                    "tXAW": 16000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 216000,
                    "tXSDLL": 0,
                    "two_cycle_activate": true,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls06.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membus.mem_side_ports[8]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls07",
                "path": "system.mem_ctrls07",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls07.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 4,
                    "banks_per_rank": 16,
                    "beats_per_clock": 2,
                    "burst_length": 4,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 64,
                    "device_rowbuffer_size": 1024,
                    "device_size": 268435456,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls07.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:536870912:7:64:128:256:512",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 1000,
                    "tBURST": 2000,
                    "tBURST_MAX": 2000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 3000,
                    "tCCD_L_WR": 3000,
                    "tCK": 1000,
                    "tCL": 18000,
                    "tCS": 0,
                    "tCWL": 7000,
                    "tPPD": 0,
                    "tRAS": 28000,
                    "tRCD": 12000,
                    "tRCD_WR": 6000,
                    "tREFI": 3900000,
                    "tRFC": 220000,
                    "tRP": 14000,
                    "tRRD": 4000,
                    "tRRD_L": 6000,
                    "tRTP": 5000,
                    "tRTW": 18000,
                    "tWR": 14000,
                    "tWTR": 4000,
                    "tWTR_L": 9000,
                    "tXAW": 16000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 216000,
                    "tXSDLL": 0,
                    "two_cycle_activate": true,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls07.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membus.mem_side_ports[9]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls08",
                "path": "system.mem_ctrls08",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls08.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 4,
                    "banks_per_rank": 16,
                    "beats_per_clock": 2,
                    "burst_length": 4,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 64,
                    "device_rowbuffer_size": 1024,
                    "device_size": 268435456,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls08.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:536870912:8:64:128:256:512",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 1000,
                    "tBURST": 2000,
                    "tBURST_MAX": 2000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 3000,
                    "tCCD_L_WR": 3000,
                    "tCK": 1000,
                    "tCL": 18000,
                    "tCS": 0,
                    "tCWL": 7000,
                    "tPPD": 0,
                    "tRAS": 28000,
                    "tRCD": 12000,
                    "tRCD_WR": 6000,
                    "tREFI": 3900000,
                    "tRFC": 220000,
                    "tRP": 14000,
                    "tRRD": 4000,
                    "tRRD_L": 6000,
                    "tRTP": 5000,
                    "tRTW": 18000,
                    "tWR": 14000,
                    "tWTR": 4000,
                    "tWTR_L": 9000,
                    "tXAW": 16000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 216000,
                    "tXSDLL": 0,
                    "two_cycle_activate": true,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls08.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membus.mem_side_ports[10]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls09",
                "path": "system.mem_ctrls09",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls09.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 4,
                    "banks_per_rank": 16,
                    "beats_per_clock": 2,
                    "burst_length": 4,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 64,
                    "device_rowbuffer_size": 1024,
                    "device_size": 268435456,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls09.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:536870912:9:64:128:256:512",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 1000,
                    "tBURST": 2000,
                    "tBURST_MAX": 2000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 3000,
                    "tCCD_L_WR": 3000,
                    "tCK": 1000,
                    "tCL": 18000,
                    "tCS": 0,
                    "tCWL": 7000,
                    "tPPD": 0,
                    "tRAS": 28000,
                    "tRCD": 12000,
                    "tRCD_WR": 6000,
                    "tREFI": 3900000,
                    "tRFC": 220000,
                    "tRP": 14000,
                    "tRRD": 4000,
                    "tRRD_L": 6000,
                    "tRTP": 5000,
                    "tRTW": 18000,
                    "tWR": 14000,
                    "tWTR": 4000,
                    "tWTR_L": 9000,
                    "tXAW": 16000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 216000,
                    "tXSDLL": 0,
                    "two_cycle_activate": true,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls09.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membus.mem_side_ports[11]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls10",
                "path": "system.mem_ctrls10",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls10.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 4,
                    "banks_per_rank": 16,
                    "beats_per_clock": 2,
                    "burst_length": 4,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 64,
                    "device_rowbuffer_size": 1024,
                    "device_size": 268435456,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls10.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:536870912:10:64:128:256:512",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 1000,
                    "tBURST": 2000,
                    "tBURST_MAX": 2000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 3000,
                    "tCCD_L_WR": 3000,
                    "tCK": 1000,
                    "tCL": 18000,
                    "tCS": 0,
                    "tCWL": 7000,
                    "tPPD": 0,
                    "tRAS": 28000,
                    "tRCD": 12000,
                    "tRCD_WR": 6000,
                    "tREFI": 3900000,
                    "tRFC": 220000,
                    "tRP": 14000,
                    "tRRD": 4000,
                    "tRRD_L": 6000,
                    "tRTP": 5000,
                    "tRTW": 18000,
                    "tWR": 14000,
                    "tWTR": 4000,
                    "tWTR_L": 9000,
                    "tXAW": 16000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 216000,
                    "tXSDLL": 0,
                    "two_cycle_activate": true,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls10.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membus.mem_side_ports[12]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls11",
                "path": "system.mem_ctrls11",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls11.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 4,
                    "banks_per_rank": 16,
                    "beats_per_clock": 2,
                    "burst_length": 4,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 64,
                    "device_rowbuffer_size": 1024,
                    "device_size": 268435456,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls11.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:536870912:11:64:128:256:512",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 1000,
                    "tBURST": 2000,
                    "tBURST_MAX": 2000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 3000,
                    "tCCD_L_WR": 3000,
                    "tCK": 1000,
                    "tCL": 18000,
                    "tCS": 0,
                    "tCWL": 7000,
                    "tPPD": 0,
                    "tRAS": 28000,
                    "tRCD": 12000,
                    "tRCD_WR": 6000,
                    "tREFI": 3900000,
                    "tRFC": 220000,
                    "tRP": 14000,
                    "tRRD": 4000,
                    "tRRD_L": 6000,
                    "tRTP": 5000,
                    "tRTW": 18000,
                    "tWR": 14000,
                    "tWTR": 4000,
                    "tWTR_L": 9000,
                    "tXAW": 16000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 216000,
                    "tXSDLL": 0,
                    "two_cycle_activate": true,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls11.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membus.mem_side_ports[13]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls12",
                "path": "system.mem_ctrls12",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls12.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 4,
                    "banks_per_rank": 16,
                    "beats_per_clock": 2,
                    "burst_length": 4,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 64,
                    "device_rowbuffer_size": 1024,
                    "device_size": 268435456,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls12.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:536870912:12:64:128:256:512",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 1000,
                    "tBURST": 2000,
                    "tBURST_MAX": 2000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 3000,
                    "tCCD_L_WR": 3000,
                    "tCK": 1000,
                    "tCL": 18000,
                    "tCS": 0,
                    "tCWL": 7000,
                    "tPPD": 0,
                    "tRAS": 28000,
                    "tRCD": 12000,
                    "tRCD_WR": 6000,
                    "tREFI": 3900000,
                    "tRFC": 220000,
                    "tRP": 14000,
                    "tRRD": 4000,
                    "tRRD_L": 6000,
                    "tRTP": 5000,
                    "tRTW": 18000,
                    "tWR": 14000,
                    "tWTR": 4000,
                    "tWTR_L": 9000,
                    "tXAW": 16000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 216000,
                    "tXSDLL": 0,
                    "two_cycle_activate": true,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls12.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membus.mem_side_ports[14]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls13",
                "path": "system.mem_ctrls13",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls13.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 4,
                    "banks_per_rank": 16,
                    "beats_per_clock": 2,
                    "burst_length": 4,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 64,
                    "device_rowbuffer_size": 1024,
                    "device_size": 268435456,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls13.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:536870912:13:64:128:256:512",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 1000,
                    "tBURST": 2000,
                    "tBURST_MAX": 2000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 3000,
                    "tCCD_L_WR": 3000,
                    "tCK": 1000,
                    "tCL": 18000,
                    "tCS": 0,
                    "tCWL": 7000,
                    "tPPD": 0,
                    "tRAS": 28000,
                    "tRCD": 12000,
                    "tRCD_WR": 6000,
                    "tREFI": 3900000,
                    "tRFC": 220000,
                    "tRP": 14000,
                    "tRRD": 4000,
                    "tRRD_L": 6000,
                    "tRTP": 5000,
                    "tRTW": 18000,
                    "tWR": 14000,
                    "tWTR": 4000,
                    "tWTR_L": 9000,
                    "tXAW": 16000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 216000,
                    "tXSDLL": 0,
                    "two_cycle_activate": true,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls13.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membus.mem_side_ports[15]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls14",
                "path": "system.mem_ctrls14",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls14.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 4,
                    "banks_per_rank": 16,
                    "beats_per_clock": 2,
                    "burst_length": 4,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 64,
                    "device_rowbuffer_size": 1024,
                    "device_size": 268435456,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls14.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:536870912:14:64:128:256:512",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 1000,
                    "tBURST": 2000,
                    "tBURST_MAX": 2000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 3000,
                    "tCCD_L_WR": 3000,
                    "tCK": 1000,
                    "tCL": 18000,
                    "tCS": 0,
                    "tCWL": 7000,
                    "tPPD": 0,
                    "tRAS": 28000,
                    "tRCD": 12000,
                    "tRCD_WR": 6000,
                    "tREFI": 3900000,
                    "tRFC": 220000,
                    "tRP": 14000,
                    "tRRD": 4000,
                    "tRRD_L": 6000,
                    "tRTP": 5000,
                    "tRTW": 18000,
                    "tWR": 14000,
                    "tWTR": 4000,
                    "tWTR_L": 9000,
                    "tXAW": 16000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 216000,
                    "tXSDLL": 0,
                    "two_cycle_activate": true,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls14.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membus.mem_side_ports[16]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls15",
                "path": "system.mem_ctrls15",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls15.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 4,
                    "banks_per_rank": 16,
                    "beats_per_clock": 2,
                    "burst_length": 4,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 64,
                    "device_rowbuffer_size": 1024,
                    "device_size": 268435456,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls15.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:536870912:15:64:128:256:512",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 1000,
                    "tBURST": 2000,
                    "tBURST_MAX": 2000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 3000,
                    "tCCD_L_WR": 3000,
                    "tCK": 1000,
                    "tCL": 18000,
                    "tCS": 0,
                    "tCWL": 7000,
                    "tPPD": 0,
                    "tRAS": 28000,
                    "tRCD": 12000,
                    "tRCD_WR": 6000,
                    "tREFI": 3900000,
                    "tRFC": 220000,
                    "tRP": 14000,
                    "tRRD": 4000,
                    "tRRD_L": 6000,
                    "tRTP": 5000,
                    "tRTW": 18000,
                    "tWR": 14000,
                    "tWTR": 4000,
                    "tWTR_L": 9000,
                    "tXAW": 16000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 216000,
                    "tXSDLL": 0,
                    "two_cycle_activate": true,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls15.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membus.mem_side_ports[17]",
                    "is_source": "False"
                }
            }
        ],
        "membus": {
            "type": "CoherentXBar",
            "cxx_class": "gem5::CoherentXBar",
            "name": "membus",
            "path": "system.membus",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "forward_latency": 4,
            "frontend_latency": 3,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": true,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.membus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 2,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "gem5::SnoopFilter",
                "name": "snoop_filter",
                "path": "system.membus.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 1,
                "max_capacity": 8388608,
                "system": "system"
            },
            "snoop_response_latency": 4,
            "system": "system",
            "use_default_range": false,
            "width": 16,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.system_port",
                    "system.cpu.icache_port",
                    "system.cpu.dcache_port",
                    "system.cpu.mmu.itb.walker.port",
                    "system.cpu.mmu.dtb.walker.port",
                    "system.cpu.interrupts.int_requestor"
                ],
                "is_source": "False"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "system.cpu.interrupts.pio",
                    "system.cpu.interrupts.int_responder",
                    "system.mem_ctrls00.port",
                    "system.mem_ctrls01.port",
                    "system.mem_ctrls02.port",
                    "system.mem_ctrls03.port",
                    "system.mem_ctrls04.port",
                    "system.mem_ctrls05.port",
                    "system.mem_ctrls06.port",
                    "system.mem_ctrls07.port",
                    "system.mem_ctrls08.port",
                    "system.mem_ctrls09.port",
                    "system.mem_ctrls10.port",
                    "system.mem_ctrls11.port",
                    "system.mem_ctrls12.port",
                    "system.mem_ctrls13.port",
                    "system.mem_ctrls14.port",
                    "system.mem_ctrls15.port"
                ],
                "is_source": "True"
            }
        },
        "voltage_domain": {
            "type": "VoltageDomain",
            "cxx_class": "gem5::VoltageDomain",
            "name": "voltage_domain",
            "path": "system.voltage_domain",
            "eventq_index": 0,
            "voltage": [
                1.0
            ]
        },
        "system_port": {
            "role": "GEM5 REQUESTOR",
            "peer": "system.membus.cpu_side_ports[0]",
            "is_source": "True"
        }
    }
}