<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>Synthesis of digital systems</title>
  <link rel="stylesheet" type="text/css" href="https://ju-sh.github.io/static/css/main.css" />
</head>
<body>


<nav id="navbar">
  <a href="https://ju-sh.github.io">Home</a>
   | 
  <a href="https://ju-sh.github.io/blog/index.html">Blog</a>
   | 
  <a href="https://ju-sh.github.io/wiki/index.html">Wiki</a>
   | 
  <a href="https://ju-sh.github.io/about.html">About</a>
</nav>

<header id="title-block-header">
      <h1 class="title">Synthesis of digital systems</h1>
    </header>

<ul>
    </ul>




<hr/>

<main id="content-container">
<p>Most of this is remnants of notes from 2021 some of which were found in 2024…</p>
<h2 id="high-level-synthesis">High level synthesis:</h2>
<p>Input:</p>
<ul>
<li>Behavioural HDL processes. All of which needs to be run concurrently
<ul>
<li>Only functionality is modeled here.</li>
</ul></li>
<li>Clock period</li>
<li>Component library (the components that are availble to be used, I guess)
<ul>
<li>Components of different area, delay, power dissipation, number of ports, etc.</li>
<li>ALUs, memory, adders, multipliers, comparators, etc.</li>
</ul></li>
<li>Constraints
<ul>
<li>Resource, delays, power, etc (which may also depend on the budget allocated to the design)</li>
</ul></li>
</ul>
<p>Output:</p>
<ul>
<li>FSM (controller)</li>
<li>datapath</li>
</ul>
<p>Example: The behavioural model</p>
<pre><code>y &lt;= (A+B) * C - (D+E)/F;
</code></pre>
<p>which is implictly</p>
<pre><code>y &lt;= [(A+B) * C] - [(D+E)/F];
</code></pre>
<p>and becomes</p>
<p>Clock0:</p>
<ul>
<li>t1 &lt;= A+B</li>
<li>t2 &lt;= D+E</li>
</ul>
<p>Clock1:</p>
<ul>
<li>t3 &lt;= t1*C</li>
<li>t4 &lt;= t2/F</li>
</ul>
<p>Clock2:</p>
<ul>
<li>y &lt;= t3-t4</li>
</ul>
<h2 id="scheduling">Scheduling</h2>
<ul>
<li>Leads to the FSM part.</li>
<li>Maps operations to specific clock cycles.</li>
</ul>
<pre><code>|   │   |   │     ┆      |   │   |   │            
|   │   |   │     ┆     ┄|┄┄┄│┄┄┄│┄┄┄│┄┄ Clk0     
└─┬─┘   └─┬─┘     ┆      └─┬─┘   └─┬─┘                 
  +       +       ┆        +       +                 
  |       │       ┆     ┄┄┄|┄┄┄┄┄┄┄│┄┄┄┄ Clk1        
  └───┬───┘       ┆        └───┬───┘            
      +           ┆            +                 
      │                 ┄┄┄┄┄┄┄|┄┄┄┄┄┄┄┄ Clk2    

where the &#39;+&#39; denotes operations.
</code></pre>
<p>Function unit binding:</p>
<ul>
<li>Operations are mapped to appropriate FUs from the resource library.</li>
<li>The kind of FUs chosen determines the interconnections and hence the data path.</li>
</ul>
<p>Register allocation:</p>
<ul>
<li>Assigning values (temporary variables) to registers.</li>
<li>Values that would be used in a future clock cycle.
<ul>
<li>'variables persisting across clock boundaries implies register'</li>
</ul></li>
</ul>
<h2 id="fsm-encoding">FSM encoding</h2>
<ul>
<li>aka 'State encoding' aka 'State assignment'.</li>
<li>State assignment. ie, making states.
<ul>
<li>Assign unique codes to symbolic states of FSM.</li>
</ul></li>
<li>Encoding is needed to have an implementation.</li>
<li>Number of states = minimum number of bits (ie, D-FFs) in state register of FSM.</li>
<li>State table is constructed.</li>
<li>State table is converted to truth table.</li>
<li>Truth table =&gt; logic for output and next state .</li>
<li>Logic minimization can be done using truth table.</li>
</ul>
<pre><code> Current state
+--------------+
|              |        
|              ^        
|              |        
|   +------------------------+
|   |    State register      |
|   +------------------------+
|              |
v              ^   Next state
|              |
|   +------------------------+
|   | Next state and output  |
|   |    output logic        |------&gt; Output 
|   +------------------------+
|           |        |
|           ^        ^
|           |        |
+-----------+        |
                    Input
</code></pre>
<p>Mealy machine notation: <code>condition/action</code></p>
<h2 id="synthesis">Synthesis</h2>
<ul>
<li>Converting an abstract, high-level specification to detailed implementation.</li>
<li>Those who write the high-level specification needn't worry about the implementation details. They can focus on their problem to be solved.</li>
<li>The synthesis tool takes the HLL as input and figures out which all components and circuits would be needed to implement it.</li>
<li>HLL describes the functionality of the circuit.</li>
<li>HLL captures only the behaviour. Not how it is implemented.</li>
<li>Similar to a compiler. But in synthesis,
<ul>
<li>Language: HDL, Bluespec</li>
</ul></li>
<li>Same HLL can lead to different equivalent implementations.</li>
</ul>
<h2 id="detailed-implementation">Detailed implementation</h2>
<ul>
<li>Target specific: Gates, modules, etc.</li>
<li>Different for different systems.</li>
</ul>
<p>Example:</p>
<ul>
<li>A system may have an ALU =&gt; that can be used.</li>
<li>Some other system may not have an ALU, so we would have to build an equivalent component.</li>
<li>Or maybe there is a chip available in the system, which makes things easier.</li>
<li>Based on the target, implementation changes.</li>
</ul>
<h2 id="netlist">Netlist</h2>
<ul>
<li>Interconnection between the gates and modules.</li>
<li>The components alone are not enough. We need to figure out how they are to be connected together.</li>
<li>Netlist can be used by a chip manufacturer to create the actual chip.</li>
</ul>
<h2 id="multiple-abstraction-levels">Multiple abstraction levels</h2>
<ul>
<li>(like in the TCP/IP :-) maybe )</li>
<li>Area and power considerations</li>
</ul>
<h2 id="comparison-with-compilers">Comparison with compilers</h2>
<ul>
<li><p>In compilers, there may be a strict order in which the instructions are to be completed.</p></li>
<li><p>But in digital circuits, parallelism is there. Parallel activity of gates and components.</p></li>
<li><p>Instructions in compilers.</p></li>
<li><p>Gates and modules in sods.</p></li>
</ul>
<p>Both need to be clever enough to choose the 'best' path.</p>
<p>Metrics to measure 'goodness'.</p>
<h2 id="measuring-performance">Measuring performance</h2>
<ul>
<li>What's the largest chip that can be manufactured?</li>
<li>What's the most energy efficient chip that can be manufactured?
<ul>
<li>there are limits. Chip may get hot.</li>
<li>hot chip =&gt; won't last long.</li>
<li>lower power dissipation =&gt; frequency of switching decreases</li>
</ul></li>
<li>Frequency of the transistors in the chip</li>
<li>Runaway effect</li>
<li>Spiraling effect</li>
<li>Power dissipation</li>
<li>Power density</li>
<li>Temperature</li>
<li>Temperature density: Temp generated per unit area</li>
</ul>
<p>—</p>
<ul>
<li><p>Constraints in chip on silicon wafer (die)</p></li>
<li><p>Processor is just one kind of a chip.</p></li>
<li><p>What is the fastest chip that can be made? Keeping in mind all limitations?</p></li>
<li><p>Speed with which wires transmit signals?</p></li>
<li><p>Crosstalk btw wires (capacitance?)</p></li>
<li><p>There are physical limits on how fast a chip can operate.</p></li>
</ul>
<h2 id="metrics-to-measure-efficiancy">Metrics to measure efficiancy</h2>
<ul>
<li>Area</li>
<li>Performance</li>
<li>Energy/Power</li>
</ul>
<pre><code>Perf =&gt; Energy
Energy =&gt; Power
Power =&gt; Heating up
</code></pre>
<p>These are orthogonal metrics. We need to make a choice. Trade-offs for realistic designs.</p>
<p>Tools should be able to deal with large designs</p>
<ul>
<li>geometric layout</li>
<li>component instantiations and interconnections</li>
</ul>
<h2 id="abstract-models">Abstract models</h2>
<ul>
<li><p>State transition diagrams</p></li>
<li><p>DFG (Data Flow Graph)</p></li>
<li><p>CDFG (Control/Data Flow Graphs)</p></li>
<li><p>Sequence graphs</p></li>
<li><p>Model call: Calling a module in a sequence graph</p></li>
<li><p>Links and operations</p></li>
</ul>
<h2 id="target-independent-optimizations">Target independent optimizations</h2>
<ul>
<li>Data-flow transformations</li>
<li>Control-flow transformations</li>
</ul>
<h2 id="data-flow-transformations">Data-Flow transformations</h2>
<h3 id="tree-height-reduction">Tree height reduction</h3>
<p>With respect to the parse tree. Applies arithmetic properties to the arithmetic expression tree. Assume no hardware restriction now. Expression split into two-operand expressions. =&gt; Exploits parallelism better.</p>
<p>Eg:</p>
<pre><code>x = a + b + c + d
x = a + b
x = x + c
x = x + d
</code></pre>
<p>But what if later when we take hardware restrictions into account? What if there was only one adder? Still this optimizations is good because it is better in most hardware configurations??</p>
<h3 id="constant-and-variable-propagation-ie-folding">Constant and variable propagation (ie, folding)</h3>
<p>Pre-compute values statically. Detect copies of the variable/constant. The input to this form of optimization itself may have been the result of some other optimizations.</p>
<p>Eg:</p>
<pre><code>a = 0
b = a
c = 10 * b
d = a * b + c + 1
</code></pre>
<p>becomes</p>
<pre><code>a = 0
~b = a~
c = 10 * a
d = a * a + c + 1
</code></pre>
<p>becomes</p>
<pre><code>a = 0
~b = 0~
c = 0
d = 1
</code></pre>
<h3 id="common-subexpression-elimination">Common subexpression elimination</h3>
<p>Common subexpression patterns show up as isomorphic (ie, similar in form) patterns in parse trees (especially when reduced to 3 address code) Operator commutativity can be exploited?? No need to compute the subexpression over and over again.</p>
<p>Eg:</p>
<pre><code>a = x + y
b = a + 2
c = (x + y) * (a + 1)
</code></pre>
<p>becomes</p>
<pre><code>a = x + y
b = a + 2
c = a * (a + 1)
</code></pre>
<h3 id="operator-strength-reduction">Operator strength reduction</h3>
<p>Replace time consuming operations with faster operations.</p>
<p>Eg:</p>
<pre><code>b = a * 2
</code></pre>
<p>could be made</p>
<pre><code>b = a &lt;&lt; 1
</code></pre>
<p>because shift register cheaper and faster than building up a multiplier.</p>
<p>This is particularly useful when the only kind of multiplication is by a power of 2. Then we don't need a multiplier and can be okay with a shift register instead.</p>
<p>But what if there's an overflow on shifting??</p>
<h3 id="code-motion">Code motion</h3>
<p>'Move' code to make it more efficient. Applies to loop invariants.</p>
<pre><code>for(int i=0; i&lt;a*b; ++i) {
    ...
}
</code></pre>
<p>Provided `a` and `b` doesn't change within the loop, this could become</p>
<pre><code>t = a * b;
for(int i=0; i&lt;t; ++i) {
    ...
}
</code></pre>
<h2 id="control-flow-based-transformations">Control flow based transformations</h2>
<h3 id="model-expansion">Model expansion</h3>
<p>'Flatten' models (submodules) that are called only once. ie, remove the hierarchy. This would expose optimization opportunities across the model's boundaries. ie, larger scope for optimizations.</p>
<h3 id="conditionals-expansion">Conditionals expansion</h3>
<p>Control flow is converted to a data flow. Hardware is inherently parallel (unlike in the case of software). This could in turn expose more opportunities for optimization.</p>
<pre><code>y = ab
if (a) {
    x = b+d
} else {
    x = bd
}
</code></pre>
<p>could be made into</p>
<pre><code>y = ab
</code></pre>
<p>which could in turn become</p>
<pre><code>y = ab
x = ab + ad + a&#39;bd
</code></pre>
<p>to become</p>
<pre><code>y = ab
x = y + ad + a&#39;bd  // -&gt; x = y + d(a + a&#39;b) -&gt; x = y + d(a&#39; + d)
</code></pre>
<h3 id="loop-unrolling-loop-expansion">Loop unrolling (Loop expansion)</h3>
<p>Used in software world for <em>Software pipelining</em>.</p>
<h1 id="dbts">Dbts</h1>
<ul>
<li>a-synthesis, l-synthesis</li>
<li>architectural synthesis</li>
<li>logic synthesis</li>
<li>logic binding</li>
</ul>
<h1 id="abbreviations">Abbreviations</h1>
<ul>
<li>FU: Functional unit</li>
</ul>
<h1 id="misc">Misc</h1>
<h2 id="cheri">CHERI</h2>
<p>Capability Enhanced Enhanced RISC Instructions (CHERI)</p>
<ul>
<li>Joint work by SRI and University of Cambridge</li>
<li><a href="https://www.cl.cam.ac.uk/research/security/ctsrd/cheri/">https://www.cl.cam.ac.uk/research/security/ctsrd/cheri/</a></li>
<li><a href="https://tratt.net/laurie/blog/2023/two_stories_for_what_is_cheri.html">https://tratt.net/laurie/blog/2023/two_stories_for_what_is_cheri.html</a></li>
<li>CHERI-aware OS needed to take advantage of the extra features</li>
<li>'Capabilities'</li>
</ul>
<h2 id="mux-vs-serializers">MUX vs serializers</h2>
<ul>
<li>Not the same.</li>
<li>Likewise with DEMUX and deserializers</li>
</ul>
</main>
</body>
</html>
