module clk_divider(
    input wire clk_100MHz,
    input wire reset,
    output reg clk_1kHz
);
    reg [16:0] count;
    always @(posedge clk_100MHz or posedge reset) begin
        if (reset) begin
            count <= 0;
            clk_1kHz <= 0;
        end else if (count == 17'd49_999) begin
            clk_1kHz <= ~clk_1kHz;
            count <= 0;
        end else begin
            count <= count + 1;
        end
    end
endmodule
