--
--	Conversion of PSoCPioneer+ArduinoShield_SPIM_Example.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Nov 13 11:32:08 2013
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__ETH_MISO_1_net_0 : bit;
SIGNAL zero : bit;
SIGNAL Net_19 : bit;
SIGNAL tmpIO_0__ETH_MISO_1_net_0 : bit;
TERMINAL tmpSIOVREF__ETH_MISO_1_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__ETH_MISO_1_net_0 : bit;
SIGNAL tmpOE__ETH_MOSI_1_net_0 : bit;
SIGNAL Net_23 : bit;
SIGNAL tmpFB_0__ETH_MOSI_1_net_0 : bit;
SIGNAL tmpIO_0__ETH_MOSI_1_net_0 : bit;
TERMINAL tmpSIOVREF__ETH_MOSI_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ETH_MOSI_1_net_0 : bit;
SIGNAL tmpOE__ETH_SCLK_1_net_0 : bit;
SIGNAL Net_25 : bit;
SIGNAL tmpFB_0__ETH_SCLK_1_net_0 : bit;
SIGNAL tmpIO_0__ETH_SCLK_1_net_0 : bit;
TERMINAL tmpSIOVREF__ETH_SCLK_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ETH_SCLK_1_net_0 : bit;
SIGNAL \SPI0:Net_276\ : bit;
SIGNAL \SPI0:Net_239\ : bit;
SIGNAL \SPI0:BSPIM:clk_fin\ : bit;
SIGNAL \SPI0:BSPIM:load_rx_data\ : bit;
SIGNAL \SPI0:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPI0:BSPIM:pol_supprt\ : bit;
SIGNAL \SPI0:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPI0:Net_244\ : bit;
SIGNAL \SPI0:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPI0:BSPIM:so_send\ : bit;
SIGNAL \SPI0:BSPIM:so_send_reg\ : bit;
SIGNAL \SPI0:BSPIM:mosi_reg\ : bit;
SIGNAL \SPI0:BSPIM:mosi_fin\ : bit;
SIGNAL \SPI0:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \SPI0:BSPIM:state_2\ : bit;
SIGNAL \SPI0:BSPIM:state_1\ : bit;
SIGNAL \SPI0:BSPIM:state_0\ : bit;
SIGNAL \SPI0:BSPIM:mosi_from_dp\ : bit;
SIGNAL Net_1 : bit;
SIGNAL \SPI0:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPI0:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPI0:BSPIM:pre_mosi\ : bit;
SIGNAL \SPI0:BSPIM:count_4\ : bit;
SIGNAL \SPI0:BSPIM:count_3\ : bit;
SIGNAL \SPI0:BSPIM:count_2\ : bit;
SIGNAL \SPI0:BSPIM:count_1\ : bit;
SIGNAL \SPI0:BSPIM:count_0\ : bit;
SIGNAL \SPI0:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPI0:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPI0:BSPIM:load_cond\ : bit;
SIGNAL \SPI0:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPI0:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPI0:BSPIM:tx_status_0\ : bit;
SIGNAL \SPI0:BSPIM:tx_status_1\ : bit;
SIGNAL \SPI0:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPI0:BSPIM:tx_status_2\ : bit;
SIGNAL \SPI0:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPI0:BSPIM:tx_status_3\ : bit;
SIGNAL \SPI0:BSPIM:tx_status_4\ : bit;
SIGNAL \SPI0:BSPIM:rx_status_4\ : bit;
SIGNAL \SPI0:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPI0:BSPIM:rx_status_5\ : bit;
SIGNAL \SPI0:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPI0:BSPIM:rx_status_6\ : bit;
SIGNAL \SPI0:BSPIM:tx_status_6\ : bit;
SIGNAL \SPI0:BSPIM:tx_status_5\ : bit;
SIGNAL \SPI0:BSPIM:rx_status_3\ : bit;
SIGNAL \SPI0:BSPIM:rx_status_2\ : bit;
SIGNAL \SPI0:BSPIM:rx_status_1\ : bit;
SIGNAL \SPI0:BSPIM:rx_status_0\ : bit;
SIGNAL \SPI0:BSPIM:control_7\ : bit;
SIGNAL \SPI0:BSPIM:control_6\ : bit;
SIGNAL \SPI0:BSPIM:control_5\ : bit;
SIGNAL \SPI0:BSPIM:control_4\ : bit;
SIGNAL \SPI0:BSPIM:control_3\ : bit;
SIGNAL \SPI0:BSPIM:control_2\ : bit;
SIGNAL \SPI0:BSPIM:control_1\ : bit;
SIGNAL \SPI0:BSPIM:control_0\ : bit;
SIGNAL \SPI0:Net_253\ : bit;
SIGNAL \SPI0:Net_273\ : bit;
SIGNAL \SPI0:BSPIM:ld_ident\ : bit;
SIGNAL \SPI0:BSPIM:cnt_enable\ : bit;
SIGNAL \SPI0:BSPIM:count_6\ : bit;
SIGNAL \SPI0:BSPIM:count_5\ : bit;
SIGNAL \SPI0:BSPIM:cnt_tc\ : bit;
SIGNAL Net_59 : bit;
SIGNAL Net_57 : bit;
SIGNAL \SPI0:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPI0:Net_274\ : bit;
SIGNAL tmpOE__ETH_CSN_1_net_0 : bit;
SIGNAL tmpFB_0__ETH_CSN_1_net_0 : bit;
SIGNAL tmpIO_0__ETH_CSN_1_net_0 : bit;
TERMINAL tmpSIOVREF__ETH_CSN_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ETH_CSN_1_net_0 : bit;
SIGNAL tmpOE__RED_net_0 : bit;
SIGNAL tmpFB_0__RED_net_0 : bit;
SIGNAL tmpIO_0__RED_net_0 : bit;
TERMINAL tmpSIOVREF__RED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RED_net_0 : bit;
SIGNAL tmpOE__BLUE_net_0 : bit;
SIGNAL tmpFB_0__BLUE_net_0 : bit;
SIGNAL tmpIO_0__BLUE_net_0 : bit;
TERMINAL tmpSIOVREF__BLUE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BLUE_net_0 : bit;
SIGNAL tmpOE__GREEN_net_0 : bit;
SIGNAL tmpFB_0__GREEN_net_0 : bit;
SIGNAL tmpIO_0__GREEN_net_0 : bit;
TERMINAL tmpSIOVREF__GREEN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GREEN_net_0 : bit;
SIGNAL tmpOE__SDCS_net_0 : bit;
SIGNAL tmpFB_0__SDCS_net_0 : bit;
SIGNAL tmpIO_0__SDCS_net_0 : bit;
TERMINAL tmpSIOVREF__SDCS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDCS_net_0 : bit;
SIGNAL Net_25D : bit;
SIGNAL \SPI0:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPI0:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPI0:BSPIM:state_2\\D\ : bit;
SIGNAL \SPI0:BSPIM:state_1\\D\ : bit;
SIGNAL \SPI0:BSPIM:state_0\\D\ : bit;
SIGNAL Net_1D : bit;
SIGNAL \SPI0:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPI0:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPI0:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPI0:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPI0:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPI0:BSPIM:cnt_enable\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__ETH_MISO_1_net_0 <=  ('1') ;

\SPI0:BSPIM:load_rx_data\ <= ((not \SPI0:BSPIM:count_4\ and not \SPI0:BSPIM:count_3\ and not \SPI0:BSPIM:count_2\ and not \SPI0:BSPIM:count_1\ and \SPI0:BSPIM:count_0\));

\SPI0:BSPIM:load_cond\\D\ <= ((not \SPI0:BSPIM:state_1\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_2\)
	OR (\SPI0:BSPIM:count_0\ and \SPI0:BSPIM:load_cond\)
	OR (\SPI0:BSPIM:count_1\ and \SPI0:BSPIM:load_cond\)
	OR (\SPI0:BSPIM:count_2\ and \SPI0:BSPIM:load_cond\)
	OR (\SPI0:BSPIM:count_3\ and \SPI0:BSPIM:load_cond\)
	OR (\SPI0:BSPIM:count_4\ and \SPI0:BSPIM:load_cond\));

\SPI0:BSPIM:tx_status_0\ <= ((not \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_0\));

\SPI0:BSPIM:tx_status_4\ <= ((not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_1\ and not \SPI0:BSPIM:state_0\));

\SPI0:BSPIM:rx_status_6\ <= ((not \SPI0:BSPIM:count_4\ and not \SPI0:BSPIM:count_3\ and not \SPI0:BSPIM:count_2\ and not \SPI0:BSPIM:count_1\ and \SPI0:BSPIM:count_0\ and \SPI0:BSPIM:rx_status_4\));

\SPI0:BSPIM:state_2\\D\ <= ((not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_0\ and not \SPI0:BSPIM:count_4\ and not \SPI0:BSPIM:count_3\ and not \SPI0:BSPIM:count_2\ and not \SPI0:BSPIM:count_0\ and not \SPI0:BSPIM:ld_ident\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:count_1\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:count_4\ and not \SPI0:BSPIM:count_3\ and not \SPI0:BSPIM:count_1\ and not \SPI0:BSPIM:tx_status_1\ and \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:count_2\ and \SPI0:BSPIM:count_0\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_0\));

\SPI0:BSPIM:state_1\\D\ <= ((not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:count_0\)
	OR (not \SPI0:BSPIM:count_2\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_0\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:count_1\ and not \SPI0:BSPIM:count_0\ and \SPI0:BSPIM:state_1\)
	OR (not \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:count_2\ and \SPI0:BSPIM:count_1\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:ld_ident\)
	OR (\SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:tx_status_1\)
	OR (not \SPI0:BSPIM:state_1\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_2\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_0\)
	OR (\SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_0\)
	OR (not \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:count_3\)
	OR (not \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:count_4\));

\SPI0:BSPIM:state_0\\D\ <= ((not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_0\ and not \SPI0:BSPIM:tx_status_1\)
	OR (\SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_0\)
	OR (not \SPI0:BSPIM:state_1\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_2\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_0\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_1\));

Net_1D <= ((not \SPI0:BSPIM:state_0\ and Net_1)
	OR (not \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_0\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_1\ and not \SPI0:BSPIM:state_0\)
	OR (not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_1\)
	OR (\SPI0:BSPIM:state_1\ and Net_1));

\SPI0:BSPIM:cnt_enable\\D\ <= ((not \SPI0:BSPIM:state_1\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:cnt_enable\)
	OR (not \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_0\)
	OR (\SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:cnt_enable\)
	OR (not \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:cnt_enable\)
	OR (not \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:cnt_enable\));

\SPI0:BSPIM:mosi_reg\\D\ <= ((not \SPI0:BSPIM:state_1\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:mosi_from_dp\)
	OR (\SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:mosi_from_dp\)
	OR (not \SPI0:BSPIM:state_2\ and Net_23 and \SPI0:BSPIM:state_0\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:mosi_from_dp\ and \SPI0:BSPIM:ld_ident\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:mosi_from_dp\ and \SPI0:BSPIM:count_0\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_0\ and not \SPI0:BSPIM:count_1\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:mosi_from_dp\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:mosi_from_dp\ and \SPI0:BSPIM:count_2\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:mosi_from_dp\ and \SPI0:BSPIM:count_3\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:mosi_from_dp\ and \SPI0:BSPIM:count_4\));

Net_25D <= ((not \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_0\)
	OR (Net_25 and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_0\));

\SPI0:BSPIM:ld_ident\\D\ <= ((not \SPI0:BSPIM:state_1\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_2\)
	OR (not \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:count_0\ and \SPI0:BSPIM:ld_ident\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:count_1\ and \SPI0:BSPIM:ld_ident\)
	OR (not \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:count_2\ and \SPI0:BSPIM:ld_ident\)
	OR (not \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:count_3\ and \SPI0:BSPIM:ld_ident\)
	OR (not \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:count_4\ and \SPI0:BSPIM:ld_ident\)
	OR (\SPI0:BSPIM:state_0\ and \SPI0:BSPIM:ld_ident\)
	OR (not \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:ld_ident\));

ETH_MISO_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__ETH_MISO_1_net_0),
		y=>(zero),
		fb=>Net_19,
		analog=>(open),
		io=>(tmpIO_0__ETH_MISO_1_net_0),
		siovref=>(tmpSIOVREF__ETH_MISO_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ETH_MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ETH_MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ETH_MISO_1_net_0);
ETH_MOSI_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__ETH_MISO_1_net_0),
		y=>Net_23,
		fb=>(tmpFB_0__ETH_MOSI_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__ETH_MOSI_1_net_0),
		siovref=>(tmpSIOVREF__ETH_MOSI_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ETH_MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ETH_MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ETH_MOSI_1_net_0);
ETH_SCLK_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"83b2fde2-60ad-45b6-9e5c-cb3baa6e3f9a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__ETH_MISO_1_net_0),
		y=>Net_25,
		fb=>(tmpFB_0__ETH_SCLK_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__ETH_SCLK_1_net_0),
		siovref=>(tmpSIOVREF__ETH_SCLK_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ETH_MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ETH_MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ETH_SCLK_1_net_0);
\SPI0:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"15cb15b3-05f2-49b1-a67e-9f121bc62871/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\SPI0:Net_276\,
		dig_domain_out=>open);
\SPI0:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPI0:Net_276\,
		enable=>tmpOE__ETH_MISO_1_net_0,
		clock_out=>\SPI0:BSPIM:clk_fin\);
\SPI0:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPI0:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPI0:BSPIM:cnt_enable\,
		count=>(\SPI0:BSPIM:count_6\, \SPI0:BSPIM:count_5\, \SPI0:BSPIM:count_4\, \SPI0:BSPIM:count_3\,
			\SPI0:BSPIM:count_2\, \SPI0:BSPIM:count_1\, \SPI0:BSPIM:count_0\),
		tc=>\SPI0:BSPIM:cnt_tc\);
\SPI0:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPI0:BSPIM:clk_fin\,
		status=>(zero, zero, \SPI0:BSPIM:tx_status_4\, \SPI0:BSPIM:load_rx_data\,
			\SPI0:BSPIM:tx_status_2\, \SPI0:BSPIM:tx_status_1\, \SPI0:BSPIM:tx_status_0\),
		interrupt=>Net_59);
\SPI0:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPI0:BSPIM:clk_fin\,
		status=>(\SPI0:BSPIM:rx_status_6\, \SPI0:BSPIM:rx_status_5\, \SPI0:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_57);
\SPI0:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPI0:BSPIM:clk_fin\,
		cs_addr=>(\SPI0:BSPIM:state_2\, \SPI0:BSPIM:state_1\, \SPI0:BSPIM:state_0\),
		route_si=>Net_19,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPI0:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPI0:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPI0:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPI0:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPI0:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPI0:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
ETH_CSN_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__ETH_MISO_1_net_0),
		y=>Net_1,
		fb=>(tmpFB_0__ETH_CSN_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__ETH_CSN_1_net_0),
		siovref=>(tmpSIOVREF__ETH_CSN_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ETH_MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ETH_MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ETH_CSN_1_net_0);
RED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"49b6d683-3a45-4bb8-942d-2b46ffc7680f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__ETH_MISO_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RED_net_0),
		analog=>(open),
		io=>(tmpIO_0__RED_net_0),
		siovref=>(tmpSIOVREF__RED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ETH_MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ETH_MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RED_net_0);
BLUE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"adfdf0ab-6314-4ffe-9818-80b40a7ff620",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__ETH_MISO_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__BLUE_net_0),
		analog=>(open),
		io=>(tmpIO_0__BLUE_net_0),
		siovref=>(tmpSIOVREF__BLUE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ETH_MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ETH_MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BLUE_net_0);
GREEN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b6bfe00c-53e3-4457-9b18-fe2b56738912",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__ETH_MISO_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__GREEN_net_0),
		analog=>(open),
		io=>(tmpIO_0__GREEN_net_0),
		siovref=>(tmpSIOVREF__GREEN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ETH_MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ETH_MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GREEN_net_0);
SDCS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4d8b4aca-da01-429d-82c4-502fd6ac8a66",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__ETH_MISO_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SDCS_net_0),
		analog=>(open),
		io=>(tmpIO_0__SDCS_net_0),
		siovref=>(tmpSIOVREF__SDCS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ETH_MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ETH_MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDCS_net_0);
Net_25:cy_dff
	PORT MAP(d=>Net_25D,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>Net_25);
\SPI0:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>\SPI0:BSPIM:so_send_reg\);
\SPI0:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPI0:BSPIM:mosi_reg\\D\,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>Net_23);
\SPI0:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPI0:BSPIM:state_2\\D\,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>\SPI0:BSPIM:state_2\);
\SPI0:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPI0:BSPIM:state_1\\D\,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>\SPI0:BSPIM:state_1\);
\SPI0:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPI0:BSPIM:state_0\\D\,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>\SPI0:BSPIM:state_0\);
Net_1:cy_dff
	PORT MAP(d=>Net_1D,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>Net_1);
\SPI0:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>\SPI0:BSPIM:mosi_pre_reg\);
\SPI0:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPI0:BSPIM:load_cond\\D\,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>\SPI0:BSPIM:load_cond\);
\SPI0:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPI0:BSPIM:load_rx_data\,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>\SPI0:BSPIM:dpcounter_one_reg\);
\SPI0:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPI0:BSPIM:mosi_from_dp\,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>\SPI0:BSPIM:mosi_from_dp_reg\);
\SPI0:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\SPI0:BSPIM:ld_ident\\D\,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>\SPI0:BSPIM:ld_ident\);
\SPI0:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPI0:BSPIM:cnt_enable\\D\,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>\SPI0:BSPIM:cnt_enable\);

END R_T_L;
