#contributor : Aaron , generated by script from template provided by Xilinx
#name : V6_RAM256X1S
#key:V6_RAM256X1S
# --

RAM256X1S #( 
   .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
) U_RAM256X1S (
   .O(O),       // Readw/rite port 1-bit output
   .A(A),       // Readw/rite port 8-bit address input
   .WE(WE),     // Write enable input
   .WCLK(WCLK), // Write clock input
   .D(D)        // RAM data input
);

