Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Reading design: RAM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RAM.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RAM"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : RAM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/Proj/intro1/RAM.vhd" in Library work.
Architecture behavioral of Entity ram is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <RAM> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <RAM> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Proj/intro1/RAM.vhd" line 64: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <addressin>, <addressout>
Entity <RAM> analyzed. Unit <RAM> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <RAM>.
    Related source file is "E:/Proj/intro1/RAM.vhd".
    Found 8-bit register for signal <data_out>.
    Found 8-bit 64-to-1 multiplexer for signal <$varindex0000> created at line 74.
    Found 512-bit register for signal <myRAM>.
INFO:Xst:738 - HDL ADVISOR - 512 flip-flops were inferred for signal <myRAM>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 520 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <RAM> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 65
 8-bit register                                        : 65
# Multiplexers                                         : 1
 8-bit 64-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 520
 Flip-Flops                                            : 520
# Multiplexers                                         : 1
 8-bit 64-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <RAM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RAM, actual ratio is 12.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 520
 Flip-Flops                                            : 520

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : RAM.ngr
Top Level Output File Name         : RAM
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 595
#      GND                         : 1
#      LUT2                        : 68
#      LUT4                        : 285
#      MUXF5                       : 129
#      MUXF6                       : 64
#      MUXF7                       : 32
#      MUXF8                       : 16
# FlipFlops/Latches                : 520
#      FDCE                        : 512
#      FDE                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 23
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                      432  out of   3584    12%  
 Number of Slice Flip Flops:            520  out of   7168     7%  
 Number of 4 input LUTs:                353  out of   7168     4%  
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    141    22%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 520   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 512   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.448ns (Maximum Frequency: 224.835MHz)
   Minimum input arrival time before clock: 10.214ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.448ns (frequency: 224.835MHz)
  Total number of paths / destination ports: 512 / 8
-------------------------------------------------------------------------
Delay:               4.448ns (Levels of Logic = 6)
  Source:            myRAM_33_0 (FF)
  Destination:       data_out_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: myRAM_33_0 to data_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.626   0.740  myRAM_33_0 (myRAM_33_0)
     LUT4:I2->O            1   0.479   0.000  Mmux__varindex0000_14 (Mmux__varindex0000_14)
     MUXF5:I0->O           1   0.314   0.000  Mmux__varindex0000_12_f5 (Mmux__varindex0000_12_f5)
     MUXF6:I0->O           1   0.298   0.000  Mmux__varindex0000_10_f6 (Mmux__varindex0000_10_f6)
     MUXF7:I0->O           1   0.298   0.000  Mmux__varindex0000_8_f7 (Mmux__varindex0000_8_f7)
     MUXF8:I0->O           1   0.298   0.740  Mmux__varindex0000_6_f8 (Mmux__varindex0000_6_f8)
     LUT4:I2->O            1   0.479   0.000  sigaddressout<5>11 (_varindex0000<0>)
     FDE:D                     0.176          data_out_0
    ----------------------------------------
    Total                      4.448ns (2.968ns logic, 1.480ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5632 / 1040
-------------------------------------------------------------------------
Offset:              10.214ns (Levels of Logic = 7)
  Source:            reset (PAD)
  Destination:       data_out_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to data_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           786   0.715   4.149  reset_IBUF (reset_IBUF)
     LUT2:I0->O          128   0.479   2.043  sigaddressout<1>1 (sigaddressout<1>)
     MUXF5:S->O            1   0.540   0.000  Mmux__varindex0000_9_f5_2 (Mmux__varindex0000_9_f53)
     MUXF6:I1->O           1   0.298   0.000  Mmux__varindex0000_8_f6_1 (Mmux__varindex0000_8_f62)
     MUXF7:I1->O           1   0.298   0.000  Mmux__varindex0000_7_f7_0 (Mmux__varindex0000_7_f71)
     MUXF8:I1->O           1   0.298   0.740  Mmux__varindex0000_6_f8 (Mmux__varindex0000_6_f8)
     LUT4:I2->O            1   0.479   0.000  sigaddressout<5>11 (_varindex0000<0>)
     FDE:D                     0.176          data_out_0
    ----------------------------------------
    Total                     10.214ns (3.283ns logic, 6.931ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            data_out_7 (FF)
  Destination:       data_out<7> (PAD)
  Source Clock:      clk rising

  Data Path: data_out_7 to data_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.626   0.681  data_out_7 (data_out_7)
     OBUF:I->O                 4.909          data_out_7_OBUF (data_out<7>)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.06 secs
 
--> 

Total memory usage is 4506716 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

