$date
	Sat Apr 05 19:57:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_rc_adder_subtractor_8bit $end
$var wire 1 ! Cout $end
$var wire 1 " S0 $end
$var wire 1 # S1 $end
$var wire 1 $ S2 $end
$var wire 1 % S3 $end
$var wire 1 & S4 $end
$var wire 1 ' S5 $end
$var wire 1 ( S6 $end
$var wire 1 ) S7 $end
$var wire 1 * V $end
$var reg 1 + A0 $end
$var reg 1 , A1 $end
$var reg 1 - A2 $end
$var reg 1 . A3 $end
$var reg 1 / A4 $end
$var reg 1 0 A5 $end
$var reg 1 1 A6 $end
$var reg 1 2 A7 $end
$var reg 1 3 B0 $end
$var reg 1 4 B1 $end
$var reg 1 5 B2 $end
$var reg 1 6 B3 $end
$var reg 1 7 B4 $end
$var reg 1 8 B5 $end
$var reg 1 9 B6 $end
$var reg 1 : B7 $end
$var reg 1 ; M $end
$scope module uut $end
$var wire 1 < A0 $end
$var wire 1 = A1 $end
$var wire 1 > A2 $end
$var wire 1 ? A3 $end
$var wire 1 @ A4 $end
$var wire 1 A A5 $end
$var wire 1 B A6 $end
$var wire 1 C A7 $end
$var wire 1 D B0 $end
$var wire 1 E B1 $end
$var wire 1 F B2 $end
$var wire 1 G B3 $end
$var wire 1 H B4 $end
$var wire 1 I B5 $end
$var wire 1 J B6 $end
$var wire 1 K B7 $end
$var wire 1 L C1 $end
$var wire 1 M C2 $end
$var wire 1 N C3 $end
$var wire 1 O C4 $end
$var wire 1 P C5 $end
$var wire 1 Q C6 $end
$var wire 1 R C7 $end
$var wire 1 ! Cout $end
$var wire 1 S M $end
$var wire 1 " S0 $end
$var wire 1 # S1 $end
$var wire 1 $ S2 $end
$var wire 1 % S3 $end
$var wire 1 & S4 $end
$var wire 1 ' S5 $end
$var wire 1 ( S6 $end
$var wire 1 ) S7 $end
$var wire 1 * V $end
$var wire 1 T W0 $end
$var wire 1 U W1 $end
$var wire 1 V W2 $end
$var wire 1 W W3 $end
$var wire 1 X W4 $end
$var wire 1 Y W5 $end
$var wire 1 Z W6 $end
$var wire 1 [ W7 $end
$scope module FA0 $end
$var wire 1 S Cin $end
$var wire 1 L Cout $end
$var wire 1 " S $end
$var wire 1 < a $end
$var wire 1 T b $end
$upscope $end
$scope module FA1 $end
$var wire 1 L Cin $end
$var wire 1 M Cout $end
$var wire 1 # S $end
$var wire 1 = a $end
$var wire 1 U b $end
$upscope $end
$scope module FA2 $end
$var wire 1 M Cin $end
$var wire 1 N Cout $end
$var wire 1 $ S $end
$var wire 1 > a $end
$var wire 1 V b $end
$upscope $end
$scope module FA3 $end
$var wire 1 N Cin $end
$var wire 1 O Cout $end
$var wire 1 % S $end
$var wire 1 ? a $end
$var wire 1 W b $end
$upscope $end
$scope module FA4 $end
$var wire 1 O Cin $end
$var wire 1 P Cout $end
$var wire 1 & S $end
$var wire 1 @ a $end
$var wire 1 X b $end
$upscope $end
$scope module FA5 $end
$var wire 1 P Cin $end
$var wire 1 Q Cout $end
$var wire 1 ' S $end
$var wire 1 A a $end
$var wire 1 Y b $end
$upscope $end
$scope module FA6 $end
$var wire 1 Q Cin $end
$var wire 1 R Cout $end
$var wire 1 ( S $end
$var wire 1 B a $end
$var wire 1 Z b $end
$upscope $end
$scope module FA7 $end
$var wire 1 R Cin $end
$var wire 1 ! Cout $end
$var wire 1 ) S $end
$var wire 1 C a $end
$var wire 1 [ b $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#100
1&
1O
1N
1M
1L
0%
1$
1#
0"
1V
1U
1T
15
1F
14
1E
13
1D
1.
1?
1-
1>
1,
1=
1+
1<
#300
1!
0*
1R
1Q
1P
1L
0#
1M
0$
1N
1%
0&
0'
0(
0)
0T
0U
0V
1W
1X
1Y
1Z
1[
0"
1;
1S
#500
1&
0!
0Q
0N
1)
0*
1'
1$
0R
0P
0M
0L
1(
1%
0O
1#
1U
0X
0Z
1"
0;
0S
1:
1K
18
1I
16
1G
05
0F
03
0D
11
1B
1/
1@
0.
0?
0,
0=
#600
