[INF:CM0023] Creating log file ../../build/regression/WireUnpacked/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<74> s<73> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<7> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<7> s<4> l<1:8> el<1:11>
n<> u<4> t<Parameter_port_list> p<7> s<6> l<1:12> el<1:15>
n<> u<5> t<Port> p<6> l<1:17> el<1:17>
n<> u<6> t<List_of_ports> p<7> c<5> l<1:16> el<1:18>
n<> u<7> t<Module_nonansi_header> p<71> c<2> s<39> l<1:1> el<1:19>
n<> u<8> t<NetType_Wire> p<33> s<19> l<2:1> el<2:5>
n<5> u<9> t<IntConst> p<10> l<2:7> el<2:8>
n<> u<10> t<Primary_literal> p<11> c<9> l<2:7> el<2:8>
n<> u<11> t<Constant_primary> p<12> c<10> l<2:7> el<2:8>
n<> u<12> t<Constant_expression> p<17> c<11> s<16> l<2:7> el<2:8>
n<0> u<13> t<IntConst> p<14> l<2:9> el<2:10>
n<> u<14> t<Primary_literal> p<15> c<13> l<2:9> el<2:10>
n<> u<15> t<Constant_primary> p<16> c<14> l<2:9> el<2:10>
n<> u<16> t<Constant_expression> p<17> c<15> l<2:9> el<2:10>
n<> u<17> t<Constant_range> p<18> c<12> l<2:7> el<2:10>
n<> u<18> t<Packed_dimension> p<19> c<17> l<2:6> el<2:11>
n<> u<19> t<Data_type_or_implicit> p<33> c<18> s<32> l<2:6> el<2:11>
n<read_buf> u<20> t<StringConst> p<31> s<30> l<2:12> el<2:20>
n<0> u<21> t<IntConst> p<22> l<2:22> el<2:23>
n<> u<22> t<Primary_literal> p<23> c<21> l<2:22> el<2:23>
n<> u<23> t<Constant_primary> p<24> c<22> l<2:22> el<2:23>
n<> u<24> t<Constant_expression> p<29> c<23> s<28> l<2:22> el<2:23>
n<100> u<25> t<IntConst> p<26> l<2:24> el<2:27>
n<> u<26> t<Primary_literal> p<27> c<25> l<2:24> el<2:27>
n<> u<27> t<Constant_primary> p<28> c<26> l<2:24> el<2:27>
n<> u<28> t<Constant_expression> p<29> c<27> l<2:24> el<2:27>
n<> u<29> t<Constant_range> p<30> c<24> l<2:22> el<2:27>
n<> u<30> t<Unpacked_dimension> p<31> c<29> l<2:21> el<2:28>
n<> u<31> t<Net_decl_assignment> p<32> c<20> l<2:12> el<2:28>
n<> u<32> t<List_of_net_decl_assignments> p<33> c<31> l<2:12> el<2:28>
n<> u<33> t<Net_declaration> p<34> c<8> l<2:1> el<2:29>
n<> u<34> t<Package_or_generate_item_declaration> p<35> c<33> l<2:1> el<2:29>
n<> u<35> t<Module_or_generate_item_declaration> p<36> c<34> l<2:1> el<2:29>
n<> u<36> t<Module_common_item> p<37> c<35> l<2:1> el<2:29>
n<> u<37> t<Module_or_generate_item> p<38> c<36> l<2:1> el<2:29>
n<> u<38> t<Non_port_module_item> p<39> c<37> l<2:1> el<2:29>
n<> u<39> t<Module_item> p<71> c<38> s<70> l<2:1> el<2:29>
n<read_buf> u<40> t<StringConst> p<41> l<3:8> el<3:16>
n<> u<41> t<Ps_or_hierarchical_identifier> p<59> c<40> s<58> l<3:8> el<3:16>
n<0> u<42> t<IntConst> p<43> l<3:17> el<3:18>
n<> u<43> t<Primary_literal> p<44> c<42> l<3:17> el<3:18>
n<> u<44> t<Constant_primary> p<45> c<43> l<3:17> el<3:18>
n<> u<45> t<Constant_expression> p<46> c<44> l<3:17> el<3:18>
n<> u<46> t<Constant_bit_select> p<58> c<45> s<57> l<3:16> el<3:19>
n<1> u<47> t<IntConst> p<48> l<3:20> el<3:21>
n<> u<48> t<Primary_literal> p<49> c<47> l<3:20> el<3:21>
n<> u<49> t<Constant_primary> p<50> c<48> l<3:20> el<3:21>
n<> u<50> t<Constant_expression> p<56> c<49> s<51> l<3:20> el<3:21>
n<> u<51> t<DecPartSelectOp> p<56> s<55> l<3:21> el<3:23>
n<2> u<52> t<IntConst> p<53> l<3:23> el<3:24>
n<> u<53> t<Primary_literal> p<54> c<52> l<3:23> el<3:24>
n<> u<54> t<Constant_primary> p<55> c<53> l<3:23> el<3:24>
n<> u<55> t<Constant_expression> p<56> c<54> l<3:23> el<3:24>
n<> u<56> t<Constant_indexed_range> p<57> c<50> l<3:20> el<3:24>
n<> u<57> t<Constant_part_select_range> p<58> c<56> l<3:20> el<3:24>
n<> u<58> t<Constant_select> p<59> c<46> l<3:16> el<3:25>
n<> u<59> t<Net_lvalue> p<64> c<41> s<63> l<3:8> el<3:25>
n<> u<60> t<Number_1Tickb1> p<61> l<3:28> el<3:32>
n<> u<61> t<Primary_literal> p<62> c<60> l<3:28> el<3:32>
n<> u<62> t<Primary> p<63> c<61> l<3:28> el<3:32>
n<> u<63> t<Expression> p<64> c<62> l<3:28> el<3:32>
n<> u<64> t<Net_assignment> p<65> c<59> l<3:8> el<3:32>
n<> u<65> t<List_of_net_assignments> p<66> c<64> l<3:8> el<3:32>
n<> u<66> t<Continuous_assign> p<67> c<65> l<3:1> el<3:33>
n<> u<67> t<Module_common_item> p<68> c<66> l<3:1> el<3:33>
n<> u<68> t<Module_or_generate_item> p<69> c<67> l<3:1> el<3:33>
n<> u<69> t<Non_port_module_item> p<70> c<68> l<3:1> el<3:33>
n<> u<70> t<Module_item> p<71> c<69> l<3:1> el<3:33>
n<> u<71> t<Module_declaration> p<72> c<7> l<1:1> el<4:10>
n<> u<72> t<Description> p<73> c<71> l<1:1> el<4:10>
n<> u<73> t<Source_text> p<74> c<72> l<1:1> el<4:10>
n<> u<74> t<Top_level_rule> c<1> l<1:1> el<5:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/WireUnpacked/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/WireUnpacked/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/WireUnpacked/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.read_buf), line:2:12, endln:2:20
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:4:10
    |vpiName:read_buf
    |vpiFullName:work@dut.read_buf
    |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:3:8, endln:3:32
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_constant: , line:3:28, endln:3:32
      |vpiParent:
      \_cont_assign: , line:3:8, endln:3:32
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_var_select: (work@dut.read_buf), line:3:8, endln:3:25
      |vpiParent:
      \_cont_assign: , line:3:8, endln:3:32
      |vpiName:read_buf
      |vpiFullName:work@dut.read_buf
      |vpiIndex:
      \_constant: , line:3:17, endln:3:18
        |vpiParent:
        \_var_select: (work@dut.read_buf), line:3:8, endln:3:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiIndex:
      \_indexed_part_select: , line:3:20, endln:3:24
        |vpiParent:
        \_var_select: (work@dut.read_buf), line:3:8, endln:3:25
        |vpiConstantSelect:1
        |vpiIndexedPartSelectType:2
        |vpiBaseExpr:
        \_constant: , line:3:20, endln:3:21
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiWidthExpr:
        \_constant: , line:3:23, endln:3:24
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
|uhdmtopModules:
\_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:4:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiArrayNet:
  \_array_net: (work@dut.read_buf), line:2:12, endln:2:20
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:4:10
    |vpiSize:101
    |vpiName:read_buf
    |vpiFullName:work@dut.read_buf
    |vpiRange:
    \_range: , line:2:21, endln:2:28
      |vpiLeftRange:
      \_constant: , line:2:22, endln:2:23
        |vpiParent:
        \_range: , line:2:21, endln:2:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:2:24, endln:2:27
        |vpiParent:
        \_range: , line:2:21, endln:2:28
        |vpiDecompile:100
        |vpiSize:64
        |UINT:100
        |vpiConstType:9
    |vpiNet:
    \_logic_net: (work@dut.read_buf), line:2:12, endln:2:20
      |vpiParent:
      \_array_net: (work@dut.read_buf), line:2:12, endln:2:20
      |vpiTypespec:
      \_logic_typespec: , line:2:1, endln:2:11
        |vpiRange:
        \_range: , line:2:6, endln:2:11
          |vpiLeftRange:
          \_constant: , line:2:7, endln:2:8
            |vpiParent:
            \_range: , line:2:6, endln:2:11
            |vpiDecompile:5
            |vpiSize:64
            |UINT:5
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:2:9, endln:2:10
            |vpiParent:
            \_range: , line:2:6, endln:2:11
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiFullName:work@dut.read_buf
      |vpiNetType:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:3:8, endln:3:32
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_constant: , line:3:28, endln:3:32
    |vpiLhs:
    \_var_select: (work@dut.read_buf), line:3:8, endln:3:25
      |vpiParent:
      \_cont_assign: , line:3:8, endln:3:32
      |vpiName:read_buf
      |vpiFullName:work@dut.read_buf
      |vpiIndex:
      \_constant: , line:3:17, endln:3:18
      |vpiIndex:
      \_indexed_part_select: , line:3:20, endln:3:24
        |vpiParent:
        \_ref_obj: (work@dut.read_buf.read_buf)
          |vpiParent:
          \_var_select: (work@dut.read_buf), line:3:8, endln:3:25
          |vpiName:read_buf
          |vpiFullName:work@dut.read_buf.read_buf
          |vpiActual:
          \_array_net: (work@dut.read_buf), line:2:12, endln:2:20
        |vpiConstantSelect:1
        |vpiIndexedPartSelectType:2
        |vpiBaseExpr:
        \_constant: , line:3:20, endln:3:21
        |vpiWidthExpr:
        \_constant: , line:3:23, endln:3:24
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/WireUnpacked/dut.sv | ${SURELOG_DIR}/build/regression/WireUnpacked/roundtrip/dut_000.sv | 3 | 4 | 

