{
 "builder": {
  "_logger": "hdl_checker.builders.fallback",
  "_builtin_libraries": [],
  "_added_libraries": [
   {
    "name": "not_in_project",
    "case_sensitive": true,
    "__class__": "Identifier"
   }
  ],
  "_version": "<undefined>",
  "_work_folder": "c:\\Users\\Jacob\\Documents\\GitHub\\Hazwell\\_hdl_checker",
  "__class__": "Fallback"
 },
 "config_file": null,
 "database": {
  "sources": [],
  "inferred_libraries": [],
  "design_units": [
   {
    "owner": {
     "name": "c:\\Users\\Jacob\\Documents\\GitHub\\Hazwell\\CPU\\ALU.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ALU",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "c:\\Users\\Jacob\\Documents\\GitHub\\Hazwell\\CPU\\RegFile.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "RegFile",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "c:\\Users\\Jacob\\Documents\\GitHub\\Hazwell\\CPU\\Memory\\FLASH.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "FLASH",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "c:\\Users\\Jacob\\Documents\\GitHub\\Hazwell\\CPU\\test_tb.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "test_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "c:\\Users\\Jacob\\Documents\\GitHub\\Hazwell\\CPU\\REG32.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "REG32",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "c:\\Users\\Jacob\\Documents\\GitHub\\Hazwell\\CPU\\ALU\\ADDER_TB.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ADDER_TB",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "c:\\Users\\Jacob\\Documents\\GitHub\\Hazwell\\CPU\\CPU.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "CPU",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\Jacob\\AppData\\Local\\Temp\\nvim.0\\zAyBXr\\tmpfc_45537.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "FLASH",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "c:\\Users\\Jacob\\Documents\\GitHub\\Hazwell\\CPU\\ALU\\ADDER.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ADDER",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "c:\\Users\\Jacob\\Documents\\GitHub\\Hazwell\\CPU\\SEG7\\SEG7.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "SEG7",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "c:\\Users\\Jacob\\Documents\\GitHub\\Hazwell\\CPU\\CPU_TB.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "CPU_TB",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}