read_verilog add2.v
synth_ice40 -top main
write_verilog add2.synth.v
