Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec 12 21:33:02 2019
| Host         : giulioc-G7-7790 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   612 |
|    Minimum number of control sets                        |   612 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1938 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   612 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |    67 |
| >= 6 to < 8        |    41 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |   134 |
| >= 14 to < 16      |    39 |
| >= 16              |   305 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             290 |          116 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             858 |          420 |
| Yes          | No                    | No                     |           11528 |         3541 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2178 |          597 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                            Enable Signal                                                                                            |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                          |                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                          |                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                               |                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                       | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                               |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                     |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_1                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_5                                                                                                                | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                       | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp/push                                                                                                                       |                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_1                                                                                                            | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                            |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                      | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep__0_14                                                                                                      |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep__0_13                                                                                                      |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep__0_11                                                                                                      |                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep__0_10                                                                                                      |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[1039]                                                                                                          |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_30[0]                                                                                                  |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_29[0]                                                                                                  |                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_28[0]                                                                                                  |                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_27[0]                                                                                                  |                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_26[0]                                                                                                  |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_25[0]                                                                                                  |                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_15[0]                                                                                                  |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                   |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                      |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3_n_1                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                              |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_control_s_axi_U/ar_hs                                                                                                                                       |                                                                                                                                                       |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_14[0]                                                                                                  |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_24[0]                                                                                                  |                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_16[0]                                                                                                  |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_17[0]                                                                                                  |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_18[0]                                                                                                  |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_19[0]                                                                                                  |                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_20[0]                                                                                                  |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_21[0]                                                                                                  |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_22[0]                                                                                                  |                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep_12                                                                                                         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep_9                                                                                                          |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep_5                                                                                                          |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep_15                                                                                                         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0 |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep_14                                                                                                         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep_13                                                                                                         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep_11                                                                                                         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep_10                                                                                                         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep__0_8                                                                                                       |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep__0_9[0]                                                                                                    |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_2[0]                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep__0_15                                                                                                      |                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep_1                                                                                                          |                                                                                                                                                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep__0_1                                                                                                       |                                                                                                                                                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_31[0]                                                                                                  |                                                                                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_12[0]                                                                                                  |                                                                                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_11[0]                                                                                                  |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_control_s_axi_U/waddr                                                                                                                                       |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_10[0]                                                                                                  |                                                                                                                                                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[35][0]                                                                                               |                                                                                                                                                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                         |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep__0_12                                                                                                      |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_13[0]                                                                                                  |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep__0_7                                                                                                       |                                                                                                                                                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                               | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp/SR[0]                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                  |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep__0_6                                                                                                       |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep__0_2                                                                                                       |                                                                                                                                                       |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep_6                                                                                                          |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep__1_1[0]                                                                                                    |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                          | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                         | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep__0_5                                                                                                       |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_4[0]                                                                                                   |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_3[0]                                                                                                   |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep__0_3                                                                                                       |                                                                                                                                                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep__0_4                                                                                                       |                                                                                                                                                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_5[0]                                                                                                   |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep_8                                                                                                          |                                                                                                                                                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_9[0]                                                                                                   |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_23[0]                                                                                                  |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_6[0]                                                                                                   |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep_7                                                                                                          |                                                                                                                                                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep_4                                                                                                          |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_2[0]                                                                                                   |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep_3                                                                                                          |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep_2                                                                                                          |                                                                                                                                                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                     | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_7[0]                                                                                                   |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_8[0]                                                                                                   |                                                                                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_63[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_control_s_axi_U/SR[0]                                                                                         |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm1                                                                                                                                                             |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/E[0]                                                                                                                                 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                      | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/SR[0]                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_1                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                      |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_1                                                                                                        | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                            |                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_8[0]                                                                                                             | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                              | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp/ap_rst_n_0[0]                                                                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                            |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_20[0]                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_51[0]                                                            |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_2[0]                                                                                                           | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_33[0]                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_19[0]                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_50[0]                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_18[0]                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_49[0]                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state1075                                                                                                                                                    |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state565                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_23[0]                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_54[0]                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state581                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state55                                                                                                                                                      |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                            |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state531                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state547                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state497                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state71                                                                                                                                                      |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_58[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[919][0]                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_59[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[953][0]                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state921                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_60[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[987][0]                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_61[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[1021][0]                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_62[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[1][0]                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state939                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_64[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[1055][0]                                               |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_21[0]                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_52[0]                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state599                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state615                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_26[0]                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_57[0]                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_25[0]                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_56[0]                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_24[0]                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_55[0]                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state717                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                           |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_22[0]                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_53[0]                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state293                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state1041                                                                                                                                                    |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state1023                                                                                                                                                    |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state377                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state275                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state157                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_0[0]                                                                                                           | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep__1_2[0]                                                      |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_1[0]                                                                                                           | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_32[0]                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_10[0]                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_41[0]                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_11[0]                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_42[0]                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_12[0]                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_43[0]                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_13[0]                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_44[0]                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_14[0]                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_45[0]                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state259                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state309                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state37                                                                                                                                                      |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                            |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state343                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state327                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_15[0]                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_46[0]                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_16[0]                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_47[0]                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_17[0]                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_48[0]                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state361                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state411                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state395                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state445                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state429                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state479                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_57[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[885][0]                                                |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state463                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state513                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                           |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state89                                                                                                                                                      |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_27[0]                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_58[0]                                                            |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state191                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state21                                                                                                                                                      |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state241                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state1057                                                                                                                                                    |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state225                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state955                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state905                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state1007                                                                                                                                                    |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state871                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state887                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state973                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state837                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state853                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state803                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state819                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state123                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_7[0]                                                                                                           | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_38[0]                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_31[0]                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_62[0]                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state139                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state3                                                                                                                                                       |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_4[0]                                                                                                           | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_35[0]                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_5[0]                                                                                                           | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_36[0]                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_30[0]                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_61[0]                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_6[0]                                                                                                           | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_37[0]                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state173                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state769                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state105                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_3[0]                                                                                                           | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_34[0]                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_29[0]                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_60[0]                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_28[0]                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_59[0]                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_8[0]                                                                                                           | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_39[0]                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state207                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_9[0]                                                                                                           | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_40[0]                                                            |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_49[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[613][0]                                                |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state785                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_41[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[341][0]                                                |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_42[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[375][0]                                                |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_43[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[409][0]                                                |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_44[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[443][0]                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_45[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[477][0]                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_46[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[511][0]                                                |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_47[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[545][0]                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_48[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[579][0]                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_40[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[307][0]                                                |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state649                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_50[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[647][0]                                                |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_51[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[681][0]                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_52[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[715][0]                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_53[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[749][0]                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_54[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[783][0]                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_55[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[817][0]                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_56[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[851][0]                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state683                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state735                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state751                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state989                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state701                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state667                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state633                                                                                                                                                     |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_32[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_1[0]                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_33[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[69][0]                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_34[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[103][0]                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_35[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[137][0]                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_36[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[171][0]                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_37[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[205][0]                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_38[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[239][0]                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_39[0]                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[273][0]                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                  |                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                   |                                                                                                                                                       |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_5[0]                                                                                                            |                                                                                                                                                       |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[125]                                                                                                               |                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[121]                                                                                                               |                                                                                                                                                       |               10 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_9[0]                                                                                                            |                                                                                                                                                       |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_8[0]                                                                                                            |                                                                                                                                                       |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_7[0]                                                                                                            |                                                                                                                                                       |               10 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_4[0]                                                                                                            |                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_6[0]                                                                                                            |                                                                                                                                                       |               10 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_3[0]                                                                                                            |                                                                                                                                                       |               11 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_2[0]                                                                                                            |                                                                                                                                                       |               10 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_1[0]                                                                                                            |                                                                                                                                                       |               10 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[123]                                                                                                               |                                                                                                                                                       |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[127]                                                                                                               |                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[119]                                                                                                               |                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/I2761[0]                                                                                                                     |                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[112]                                                                                                           |                                                                                                                                                       |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[962]                                                                                                           |                                                                                                                                                       |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[928]                                                                                                           |                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[996]                                                                                                           |                                                                                                                                                       |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[894]                                                                                                           |                                                                                                                                                       |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[1030]                                                                                                          |                                                                                                                                                       |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[146]                                                                                                           |                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[1064]                                                                                                          |                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d                                                                          |                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[1]                                                                                                                 |                                                                                                                                                       |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[117]                                                                                                               |                                                                                                                                                       |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[15]                                                                                                                |                                                                                                                                                       |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[17]                                                                                                                |                                                                                                                                                       |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[19]                                                                                                                |                                                                                                                                                       |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[11]                                                                                                                |                                                                                                                                                       |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[109]                                                                                                               |                                                                                                                                                       |               10 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[105]                                                                                                               |                                                                                                                                                       |               10 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[107]                                                                                                               |                                                                                                                                                       |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[115]                                                                                                               |                                                                                                                                                       |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[13]                                                                                                                |                                                                                                                                                       |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[111]                                                                                                               |                                                                                                                                                       |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[113]                                                                                                               |                                                                                                                                                       |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                      |                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state795                                                                                                                                                     |                                                                                                                                                       |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state217                                                                                                                                                     |                                                                                                                                                       |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state541                                                                                                                                                     |                                                                                                                                                       |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state693                                                                                                                                                     |                                                                                                                                                       |                8 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state745                                                                                                                                                     |                                                                                                                                                       |                9 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state285                                                                                                                                                     |                                                                                                                                                       |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state251                                                                                                                                                     |                                                                                                                                                       |               10 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state81                                                                                                                                                      |                                                                                                                                                       |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state609                                                                                                                                                     |                                                                                                                                                       |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state829                                                                                                                                                     |                                                                                                                                                       |                9 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state711                                                                                                                                                     |                                                                                                                                                       |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state65                                                                                                                                                      |                                                                                                                                                       |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state761                                                                                                                                                     |                                                                                                                                                       |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state727                                                                                                                                                     |                                                                                                                                                       |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state575                                                                                                                                                     |                                                                                                                                                       |                8 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state677                                                                                                                                                     |                                                                                                                                                       |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state779                                                                                                                                                     |                                                                                                                                                       |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state319                                                                                                                                                     |                                                                                                                                                       |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state183                                                                                                                                                     |                                                                                                                                                       |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state201                                                                                                                                                     |                                                                                                                                                       |                8 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state643                                                                                                                                                     |                                                                                                                                                       |               11 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state387                                                                                                                                                     |                                                                                                                                                       |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                             |                                                                                                                                                       |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state591                                                                                                                                                     |                                                                                                                                                       |               10 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state47                                                                                                                                                      |                                                                                                                                                       |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state405                                                                                                                                                     |                                                                                                                                                       |                9 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state625                                                                                                                                                     |                                                                                                                                                       |                9 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state489                                                                                                                                                     |                                                                                                                                                       |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state371                                                                                                                                                     |                                                                                                                                                       |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state881                                                                                                                                                     |                                                                                                                                                       |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state507                                                                                                                                                     |                                                                                                                                                       |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state421                                                                                                                                                     |                                                                                                                                                       |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state337                                                                                                                                                     |                                                                                                                                                       |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state31                                                                                                                                                      |                                                                                                                                                       |                9 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state523                                                                                                                                                     |                                                                                                                                                       |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state269                                                                                                                                                     |                                                                                                                                                       |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state353                                                                                                                                                     |                                                                                                                                                       |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state235                                                                                                                                                     |                                                                                                                                                       |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                             |                                                                                                                                                       |                9 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state455                                                                                                                                                     |                                                                                                                                                       |                9 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state813                                                                                                                                                     |                                                                                                                                                       |                8 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state557                                                                                                                                                     |                                                                                                                                                       |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state473                                                                                                                                                     |                                                                                                                                                       |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state659                                                                                                                                                     |                                                                                                                                                       |               11 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state439                                                                                                                                                     |                                                                                                                                                       |               15 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                        | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arcache_d                                                                          |                                                                                                                                                       |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_wreq/empty_n_reg_0[0]                                                                                                           | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_control_s_axi_U/ar_hs                                                                                                                                       | design_1_i/mul_matrix_0/inst/mul_matrix_control_s_axi_U/rdata[31]_i_1_n_1                                                                             |                9 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                          |                                                                                                                                                       |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                            |                                                                                                                                                       |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state996                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                     | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/FSM_sequential_state_reg[1]_0[0]                                                                                             |                                                                                                                                                       |               12 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state758                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state10                                                                                                                                                      |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state860                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state78                                                                                                                                                      |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state928                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state826                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state792                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_15[0]                                                                                                           |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state962                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state452                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state214                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state248                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state282                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state316                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state350                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state384                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state418                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state44                                                                                                                                                      |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                       |                                                                                                                                                       |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state724                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state486                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                       |                                                                                                                                                       |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state520                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state554                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state588                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state622                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state656                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state690                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_9[0]                                                                                                            |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_28[0]                                                                                                           |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_29[0]                                                                                                           |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_3[0]                                                                                                            |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_13[0]                                                                                                           |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_12[0]                                                                                                           |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_4[0]                                                                                                            |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_5[0]                                                                                                            |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_6[0]                                                                                                            |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_8[0]                                                                                                            |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_7[0]                                                                                                            |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_11[0]                                                                                                           |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_10[0]                                                                                                           |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_1[0]                                                                                                            |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                       | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                          |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state180                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state112                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state146                                                                                                                                                     |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_26[0]                                                                                                           |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_14[0]                                                                                                           |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_16[0]                                                                                                           |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_17[0]                                                                                                           |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_18[0]                                                                                                           |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_19[0]                                                                                                           |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_2[0]                                                                                                            |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_20[0]                                                                                                           |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_21[0]                                                                                                           |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_27[0]                                                                                                           |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_22[0]                                                                                                           |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_23[0]                                                                                                           |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_25[0]                                                                                                           |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_24[0]                                                                                                           |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                        |                                                                                                                                                       |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                              | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_8[0]                                                                                                             | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                     |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state133                                                                                                                                                     |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state13                                                                                                                                                      |                                                                                                                                                       |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state1085                                                                                                                                                    |                                                                                                                                                       |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state1067                                                                                                                                                    |                                                                                                                                                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_control_s_axi_U/int_b[31]_i_1_n_1                                                                                                                           | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state99                                                                                                                                                      |                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state1017                                                                                                                                                    |                                                                                                                                                       |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state1033                                                                                                                                                    |                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                  |                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                       |                                                                                                                                                       |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                      |                                                                                                                                                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                      |                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_0[0]                                                                                                            | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                      |                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state1051                                                                                                                                                    |                                                                                                                                                       |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state303                                                                                                                                                     |                                                                                                                                                       |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_control_s_axi_U/int_a[31]_i_1_n_1                                                                                                                           | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state167                                                                                                                                                     |                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state983                                                                                                                                                     |                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state965                                                                                                                                                     |                                                                                                                                                       |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state999                                                                                                                                                     |                                                                                                                                                       |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state949                                                                                                                                                     |                                                                                                                                                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state931                                                                                                                                                     |                                                                                                                                                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state915                                                                                                                                                     |                                                                                                                                                       |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state897                                                                                                                                                     |                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                        | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                         |                                                                                                                                                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state847                                                                                                                                                     |                                                                                                                                                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                      |                                                                                                                                                       |               21 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state863                                                                                                                                                     |                                                                                                                                                       |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state149                                                                                                                                                     |                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_control_s_axi_U/int_c[31]_i_1_n_1                                                                                                                           | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg                                                                                                           | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                  |                                                                                                                                                       |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp/wreq_handling_reg                                                                                                          | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                        | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                               | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |                8 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                              |               11 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm117_out                                                                                                                                                       |                                                                                                                                                       |               15 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm123_out                                                                                                                                                       |                                                                                                                                                       |               11 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm119_out                                                                                                                                                       |                                                                                                                                                       |               13 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm13_out                                                                                                                                                        |                                                                                                                                                       |               16 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm131_out                                                                                                                                                       |                                                                                                                                                       |               10 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm129_out                                                                                                                                                       |                                                                                                                                                       |               10 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm11_out                                                                                                                                                        |                                                                                                                                                       |               12 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm127_out                                                                                                                                                       |                                                                                                                                                       |               13 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm125_out                                                                                                                                                       |                                                                                                                                                       |               12 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm121_out                                                                                                                                                       |                                                                                                                                                       |               13 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                           |                                                                                                                                                       |               12 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm15_out                                                                                                                                                        |                                                                                                                                                       |               12 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm115_out                                                                                                                                                       |                                                                                                                                                       |               12 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm19_out                                                                                                                                                        |                                                                                                                                                       |               12 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm113_out                                                                                                                                                       |                                                                                                                                                       |               10 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm111_out                                                                                                                                                       |                                                                                                                                                       |               11 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm17_out                                                                                                                                                        |                                                                                                                                                       |               12 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm161_out                                                                                                                                                       |                                                                                                                                                       |               12 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm163_out                                                                                                                                                       |                                                                                                                                                       |               11 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm159_out                                                                                                                                                       |                                                                                                                                                       |               11 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                           |                                                                                                                                                       |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm145_out                                                                                                                                                       |                                                                                                                                                       |               12 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                            |                                                                                                                                                       |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm155_out                                                                                                                                                       |                                                                                                                                                       |               13 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm153_out                                                                                                                                                       |                                                                                                                                                       |               14 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm151_out                                                                                                                                                       |                                                                                                                                                       |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm149_out                                                                                                                                                       |                                                                                                                                                       |               11 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm147_out                                                                                                                                                       |                                                                                                                                                       |               13 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm157_out                                                                                                                                                       |                                                                                                                                                       |               11 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm143_out                                                                                                                                                       |                                                                                                                                                       |               14 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm141_out                                                                                                                                                       |                                                                                                                                                       |               13 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm139_out                                                                                                                                                       |                                                                                                                                                       |               12 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm137_out                                                                                                                                                       |                                                                                                                                                       |               13 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm135_out                                                                                                                                                       |                                                                                                                                                       |               12 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_NS_fsm133_out                                                                                                                                                       |                                                                                                                                                       |               12 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                           |                                                                                                                                                       |                6 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                            |                                                                                                                                                       |                7 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                      |                                                                                                                                                       |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                     |                                                                                                                                                       |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                   |                                                                                                                                                       |                9 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                     |                                                                                                                                                       |                6 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                          |                                                                                                                                                       |                7 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                        |                                                                                                                                                       |                9 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                        |                                                                                                                                                       |               10 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                          |                                                                                                                                                       |               11 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                       | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |               10 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                       | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |               10 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/push                                                                                                                      | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |               20 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |               17 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                       |               12 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                   |                                                                                                                                                       |                8 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_54_reg_119810                                                                                                                                                 |                                                                                                                                                       |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_69_reg_126460                                                                                                                                                 |                                                                                                                                                       |               12 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_87_reg_134490                                                                                                                                                 |                                                                                                                                                       |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_66_reg_125130                                                                                                                                                 |                                                                                                                                                       |               12 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_63_reg_123800                                                                                                                                                 |                                                                                                                                                       |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_60_reg_122470                                                                                                                                                 |                                                                                                                                                       |               12 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_90_reg_135820                                                                                                                                                 |                                                                                                                                                       |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_72_reg_127840                                                                                                                                                 |                                                                                                                                                       |               12 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_75_reg_129170                                                                                                                                                 |                                                                                                                                                       |               14 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/ap_CS_fsm_state115                                                                                                                                                     |                                                                                                                                                       |               16 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_78_reg_130500                                                                                                                                                 |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_81_reg_131830                                                                                                                                                 |                                                                                                                                                       |               12 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_84_reg_133160                                                                                                                                                 |                                                                                                                                                       |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_57_reg_121140                                                                                                                                                 |                                                                                                                                                       |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_48_reg_117150                                                                                                                                                 |                                                                                                                                                       |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_51_reg_118480                                                                                                                                                 |                                                                                                                                                       |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_24_reg_106510                                                                                                                                                 |                                                                                                                                                       |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_6_reg_98530                                                                                                                                                   |                                                                                                                                                       |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_12_reg_101190                                                                                                                                                 |                                                                                                                                                       |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_42_reg_114490                                                                                                                                                 |                                                                                                                                                       |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_15_reg_102520                                                                                                                                                 |                                                                                                                                                       |               15 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_3_reg_97200                                                                                                                                                   |                                                                                                                                                       |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_39_reg_113160                                                                                                                                                 |                                                                                                                                                       |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_18_reg_103850                                                                                                                                                 |                                                                                                                                                       |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_21_reg_105180                                                                                                                                                 |                                                                                                                                                       |               13 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_27_reg_107840                                                                                                                                                 |                                                                                                                                                       |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_36_reg_111830                                                                                                                                                 |                                                                                                                                                       |               13 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_45_reg_115820                                                                                                                                                 |                                                                                                                                                       |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_33_reg_110500                                                                                                                                                 |                                                                                                                                                       |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_30_reg_109170                                                                                                                                                 |                                                                                                                                                       |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_9_reg_99860                                                                                                                                                   |                                                                                                                                                       |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                         |                                                                                                                                                       |               11 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                           |                                                                                                                                                       |                8 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                           |                                                                                                                                                       |               10 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                         |                                                                                                                                                       |               10 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_reg_95210                                                                                                                                                     |                                                                                                                                                       |               10 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_71_reg_127280                                                                                                                                                 |                                                                                                                                                       |               12 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                   |                                                                                                                                                       |               12 |             53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |               24 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                |                                                                                                                                                       |               10 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                  |                                                                                                                                                       |               21 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_89_reg_135260                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_56_reg_120580                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_59_reg_121910                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_5_reg_97970                                                                                                                                                   |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_95_reg_137860                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_92_reg_136590                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_8_reg_99300                                                                                                                                                   |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_62_reg_123240                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_65_reg_124570                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_2_reg_96640                                                                                                                                                   |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_86_reg_133930                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_68_reg_125900                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_50_reg_117920                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_44_reg_115260                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_41_reg_113930                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_38_reg_112600                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_35_reg_111270                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_83_reg_132600                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_80_reg_131270                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_77_reg_129940                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_74_reg_128610                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_31[0]                                                                                                           |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_30[0]                                                                                                           |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_53_reg_119250                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_47_reg_116590                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_32_reg_109940                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_29_reg_108610                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_26_reg_107280                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_11_reg_100630                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_14_reg_101960                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_23_reg_105950                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_20_reg_104620                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_17_reg_103290                                                                                                                                                 |                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                  |                                                                                                                                                       |               19 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_0                                                                                                               | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |               55 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                   | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |               17 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                                  | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |               16 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                             |                                                                                                                                                       |               13 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                            |                                                                                                                                                       |               15 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                      |               14 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                             |                                                                                                                                                       |               15 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                            |                                                                                                                                                       |               12 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                      |               16 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                       |               15 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                       |               16 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/add_ln27_93_reg_137090                                                                                                                                                 |                                                                                                                                                       |               24 |             90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mul_matrix_0/inst/mul_matrix_control_s_axi_U/E[0]                                                                                                                                        |                                                                                                                                                       |               20 |             90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                       |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                       |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                       |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                       |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     |                                                                                                                                                       |              118 |            388 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                  |              356 |            727 |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


