###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro01)
#  Generated on:      Tue Mar 22 18:35:03 2022
#  Design:            top
#  Command:           opt_design -pre_cts
###############################################################
Path 1: MET (1.611 ns) Clock Gating Setup Check with Pin top_INST/RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/RC_CG_HIER_INST4/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          2.639
            Slack:=          1.611
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                               (ns)    (ns)   Given     (ns)  
#                                                                                                 To           
#                                                                                              Start           
#                                                                                              Point           
#------------------------------------------------------------------------------------------------------------
  CLK                                  -      CLK     F     (arrival)       1  0.200   0.000       -    4.250  
  CLK                                  -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y              -      PAD->Y  F     ICP            75  0.200   0.000       -    4.250  
  CLK_I                                -      -       -     (net)          75      -       -       -        -  
  top_INST/RC_CG_HIER_INST4/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.200   0.196   2.443    6.889  
  top_INST/RC_CG_HIER_INST4/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/RC_CG_HIER_INST4/g12/B      -      B       R     AND2X1          1  0.109   0.000       -    6.889  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                           (ns)    (ns)  Given     (ns)  
#                                                                                            To           
#                                                                                         Start           
#                                                                                         Point           
#-------------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.200   0.000      -    8.500  
  CLK                              -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP            75  0.200   0.000      -    8.500  
  CLK_I                            -      -       -     (net)          75      -       -      -        -  
  top_INST/RC_CG_HIER_INST4/g12/A  -      A       R     AND2X1         75  0.200   0.000      -    8.500  
#-------------------------------------------------------------------------------------------------------
Path 2: MET (1.696 ns) Clock Gating Setup Check with Pin top_INST/RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/RC_CG_HIER_INST3/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          2.554
            Slack:=          1.696
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                               (ns)    (ns)   Given     (ns)  
#                                                                                                 To           
#                                                                                              Start           
#                                                                                              Point           
#------------------------------------------------------------------------------------------------------------
  CLK                                  -      CLK     F     (arrival)       1  0.200   0.000       -    4.250  
  CLK                                  -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y              -      PAD->Y  F     ICP            75  0.200   0.000       -    4.250  
  CLK_I                                -      -       -     (net)          75      -       -       -        -  
  top_INST/RC_CG_HIER_INST3/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.200   0.210   2.345    6.804  
  top_INST/RC_CG_HIER_INST3/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/RC_CG_HIER_INST3/g12/B      -      B       R     AND2X1          1  0.128   0.000       -    6.804  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                           (ns)    (ns)  Given     (ns)  
#                                                                                            To           
#                                                                                         Start           
#                                                                                         Point           
#-------------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.200   0.000      -    8.500  
  CLK                              -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP            75  0.200   0.000      -    8.500  
  CLK_I                            -      -       -     (net)          75      -       -      -        -  
  top_INST/RC_CG_HIER_INST3/g12/A  -      A       R     AND2X1         75  0.200   0.000      -    8.500  
#-------------------------------------------------------------------------------------------------------
Path 3: MET (3.865 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.385
            Slack:=          3.865
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.385    4.635  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/B      -      B       F     AND2X1          1  0.154   0.001    4.635  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 4: MET (3.867 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST5/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST5/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.383
            Slack:=          3.867
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                         -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.383    4.633  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/g13/B      -      B       F     AND2X1          1  0.151   0.001    4.633  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                     -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#---------------------------------------------------------------------------------------------------------
Path 5: MET (3.868 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.382
            Slack:=          3.868
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.382    4.632  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/B      -      B       F     AND2X1          1  0.150   0.001    4.632  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 6: MET (3.868 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.382
            Slack:=          3.868
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.382    4.632  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/B      -      B       F     AND2X1          1  0.149   0.002    4.632  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 7: MET (3.870 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.380
            Slack:=          3.870
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.380    4.630  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/B      -      B       F     AND2X1          1  0.148   0.001    4.630  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 8: MET (3.871 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.379
            Slack:=          3.871
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.379    4.629  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/B      -      B       F     AND2X1          1  0.147   0.001    4.629  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 9: MET (3.871 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.379
            Slack:=          3.871
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.379    4.629  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/B      -      B       F     AND2X1          1  0.146   0.001    4.629  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 10: MET (3.872 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.378
            Slack:=          3.872
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.378    4.628  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/B      -      B       F     AND2X1          1  0.145   0.001    4.628  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 11: MET (3.873 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.377
            Slack:=          3.873
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.377    4.627  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/B      -      B       F     AND2X1          1  0.144   0.001    4.627  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 12: MET (3.877 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.373
            Slack:=          3.877
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.373    4.623  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/B      -      B       F     AND2X1          1  0.140   0.001    4.623  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 13: MET (3.877 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.373
            Slack:=          3.877
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.373    4.623  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/B      -      B       F     AND2X1          1  0.140   0.001    4.623  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 14: MET (3.877 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.373
            Slack:=          3.877
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.373    4.623  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/B      -      B       F     AND2X1          1  0.140   0.001    4.623  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 15: MET (3.878 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.372
            Slack:=          3.878
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.372    4.622  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/B      -      B       F     AND2X1          1  0.139   0.001    4.622  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 16: MET (3.879 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.371
            Slack:=          3.879
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.371    4.621  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/B      -      B       F     AND2X1          1  0.138   0.001    4.621  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 17: MET (3.880 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST6/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST6/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.370
            Slack:=          3.880
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                         -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.370    4.620  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/g13/B      -      B       F     AND2X1          1  0.137   0.001    4.620  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                     -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#---------------------------------------------------------------------------------------------------------
Path 18: MET (3.880 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.370
            Slack:=          3.880
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.370    4.620  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/B      -      B       F     AND2X1          1  0.137   0.001    4.620  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 19: MET (3.880 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.370
            Slack:=          3.880
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.370    4.620  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/B      -      B       F     AND2X1          1  0.137   0.001    4.620  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 20: MET (3.883 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.367
            Slack:=          3.883
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.367    4.617  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/B      -      B       F     AND2X1          1  0.134   0.001    4.617  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 21: MET (3.883 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.367
            Slack:=          3.883
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.367    4.617  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/B      -      B       F     AND2X1          1  0.134   0.001    4.617  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 22: MET (3.883 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.367
            Slack:=          3.883
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.367    4.617  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/B      -      B       F     AND2X1          1  0.133   0.001    4.617  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 23: MET (3.884 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.366
            Slack:=          3.884
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.366    4.616  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/B      -      B       F     AND2X1          1  0.133   0.001    4.616  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 24: MET (3.884 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.366
            Slack:=          3.884
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.366    4.616  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/B      -      B       F     AND2X1          1  0.133   0.001    4.616  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 25: MET (3.885 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.365
            Slack:=          3.885
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.365    4.615  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/B      -      B       F     AND2X1          1  0.132   0.001    4.615  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 26: MET (3.888 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.362
            Slack:=          3.888
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.362    4.612  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/B      -      B       F     AND2X1          1  0.129   0.001    4.612  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 27: MET (3.890 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.360
            Slack:=          3.890
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.360    4.610  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/B      -      B       F     AND2X1          1  0.127   0.001    4.610  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 28: MET (3.890 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.360
            Slack:=          3.890
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.360    4.610  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/B      -      B       F     AND2X1          1  0.126   0.001    4.610  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 29: MET (3.891 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.359
            Slack:=          3.891
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.359    4.609  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/B      -      B       F     AND2X1          1  0.125   0.001    4.609  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 30: MET (3.892 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.358
            Slack:=          3.892
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.358    4.608  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/B      -      B       F     AND2X1          1  0.124   0.001    4.608  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 31: MET (3.897 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.353
            Slack:=          3.897
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                                  -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.353    4.603  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/B      -      B       F     AND2X1          1  0.119   0.001    4.603  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                              -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------------------------
Path 32: MET (3.914 ns) Clock Gating Setup Check with Pin top_INST/RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST1/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.336
            Slack:=          3.914
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  CLK                                  -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y              -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                -      -       -     (net)          75      -       -        -  
  top_INST/RC_CG_HIER_INST1/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.336    4.586  
  top_INST/RC_CG_HIER_INST1/enl        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST1/g12/B      -      B       F     AND2X1          1  0.102   0.000    4.586  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                              -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                            -      -       -     (net)          75      -       -        -  
  top_INST/RC_CG_HIER_INST1/g12/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------
Path 33: MET (3.917 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST9/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST9/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.333
            Slack:=          3.917
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                         -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.333    4.583  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/g13/B      -      B       F     AND2X1          1  0.099   0.000    4.583  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                     -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#---------------------------------------------------------------------------------------------------------
Path 34: MET (3.917 ns) Clock Gating Setup Check with Pin top_INST/RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST2/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.333
            Slack:=          3.917
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  CLK                                  -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y              -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                -      -       -     (net)          75      -       -        -  
  top_INST/RC_CG_HIER_INST2/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.333    4.583  
  top_INST/RC_CG_HIER_INST2/enl        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST2/g12/B      -      B       F     AND2X1          1  0.098   0.000    4.583  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                              -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                            -      -       -     (net)          75      -       -        -  
  top_INST/RC_CG_HIER_INST2/g12/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#------------------------------------------------------------------------------------------------
Path 35: MET (3.918 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST10/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.332
            Slack:=          3.918
     Timing Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                          -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.332    4.582  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/g13/B      -      B       F     AND2X1          1  0.098   0.000    4.582  
#--------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  CLK                                        -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                    -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                      -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#----------------------------------------------------------------------------------------------------------
Path 36: MET (3.920 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST7/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST7/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.330
            Slack:=          3.920
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                         -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.330    4.580  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/g13/B      -      B       F     AND2X1          1  0.096   0.000    4.580  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                     -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#---------------------------------------------------------------------------------------------------------
Path 37: MET (3.920 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST8/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST8/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.330
            Slack:=          3.920
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.200   0.000    4.250  
  CLK                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP            75  0.200   0.000    4.250  
  CLK_I                                         -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.330    4.580  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/g13/B      -      B       F     AND2X1          1  0.095   0.000    4.580  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP            75  0.200   0.000    8.500  
  CLK_I                                     -      -       -     (net)          75      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/g13/A  -      A       R     AND2X1         75  0.200   0.000    8.500  
#---------------------------------------------------------------------------------------------------------

