{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678884898054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678884898054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 09:54:57 2023 " "Processing started: Wed Mar 15 09:54:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678884898054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678884898054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl1 -c pbl1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl1 -c pbl1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678884898054 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678884898662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678884898662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.v 1 1 " "Found 1 design units, including 1 entities, in source file somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.v" "" { Text "C:/intelFPGA_lite/18.1/PBL1/somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678884918758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678884918758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verificador2de5.v 1 1 " "Found 1 design units, including 1 entities, in source file verificador2de5.v" { { "Info" "ISGN_ENTITY_NAME" "1 verificador2de5 " "Found entity 1: verificador2de5" {  } { { "verificador2de5.v" "" { Text "C:/intelFPGA_lite/18.1/PBL1/verificador2de5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678884918758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678884918758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz_colunas.v 1 1 " "Found 1 design units, including 1 entities, in source file matriz_colunas.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_colunas " "Found entity 1: matriz_colunas" {  } { { "matriz_colunas.v" "" { Text "C:/intelFPGA_lite/18.1/PBL1/matriz_colunas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678884918758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678884918758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz_linhas.v 1 1 " "Found 1 design units, including 1 entities, in source file matriz_linhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_linhas " "Found entity 1: matriz_linhas" {  } { { "matriz_linhas.v" "" { Text "C:/intelFPGA_lite/18.1/PBL1/matriz_linhas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678884918775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678884918775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/PBL1/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678884918775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678884918775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "display7seg.v" "" { Text "C:/intelFPGA_lite/18.1/PBL1/display7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678884918775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678884918775 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(24) " "Verilog HDL Instantiation warning at main.v(24): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/PBL1/main.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678884918775 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(27) " "Verilog HDL Instantiation warning at main.v(27): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/PBL1/main.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678884918775 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(31) " "Verilog HDL Instantiation warning at main.v(31): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/PBL1/main.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678884918775 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(39) " "Verilog HDL Instantiation warning at main.v(39): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/PBL1/main.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678884918775 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678884918822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_colunas matriz_colunas:comb_7 " "Elaborating entity \"matriz_colunas\" for hierarchy \"matriz_colunas:comb_7\"" {  } { { "main.v" "comb_7" { Text "C:/intelFPGA_lite/18.1/PBL1/main.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678884918822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verificador2de5 verificador2de5:comb_8 " "Elaborating entity \"verificador2de5\" for hierarchy \"verificador2de5:comb_8\"" {  } { { "main.v" "comb_8" { Text "C:/intelFPGA_lite/18.1/PBL1/main.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678884918853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador verificador2de5:comb_8\|somador:soma1 " "Elaborating entity \"somador\" for hierarchy \"verificador2de5:comb_8\|somador:soma1\"" {  } { { "verificador2de5.v" "soma1" { Text "C:/intelFPGA_lite/18.1/PBL1/verificador2de5.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678884918869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7seg display7seg:comb_9 " "Elaborating entity \"display7seg\" for hierarchy \"display7seg:comb_9\"" {  } { { "main.v" "comb_9" { Text "C:/intelFPGA_lite/18.1/PBL1/main.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678884918884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_linhas matriz_linhas:comb_12 " "Elaborating entity \"matriz_linhas\" for hierarchy \"matriz_linhas:comb_12\"" {  } { { "main.v" "comb_12" { Text "C:/intelFPGA_lite/18.1/PBL1/main.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678884918884 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig1 VCC " "Pin \"dig1\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/PBL1/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678884919415 "|main|dig1"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig2 VCC " "Pin \"dig2\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/PBL1/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678884919415 "|main|dig2"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig3 VCC " "Pin \"dig3\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/PBL1/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678884919415 "|main|dig3"} { "Warning" "WMLS_MLS_STUCK_PIN" "ponto VCC " "Pin \"ponto\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/PBL1/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678884919415 "|main|ponto"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678884919415 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678884919508 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678884919508 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678884919508 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678884919508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "562 " "Peak virtual memory: 562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678884919571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 15 09:55:19 2023 " "Processing ended: Wed Mar 15 09:55:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678884919571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678884919571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678884919571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678884919571 ""}
