
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSM.
* Version: 2014.2
* DO NOT EDIT.
*
* hsm v2014.2 (64-bit)
SW Build 928826 on Thu Jun  5 17:44:04 MDT 2014
Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "vectorblox_mxp.h"

/*
* The configuration table for devices
*/

VectorBlox_MXP_Config VectorBlox_MXP_ConfigTable[] =
{
	{
		XPAR_MXP_VECTORBLOX_MXP_0_DEVICE_ID,
		XPAR_MXP_VECTORBLOX_MXP_0_S_AXI_BASEADDR,
		XPAR_MXP_VECTORBLOX_MXP_0_S_AXI_HIGHADDR,
		XPAR_MXP_VECTORBLOX_MXP_0_VECTOR_LANES,
		XPAR_MXP_VECTORBLOX_MXP_0_MAX_MASKED_WAVES,
		XPAR_MXP_VECTORBLOX_MXP_0_MASK_PARTITIONS,
		XPAR_MXP_VECTORBLOX_MXP_0_SCRATCHPAD_KB,
		XPAR_MXP_VECTORBLOX_MXP_0_M_AXI_DATA_WIDTH,
		XPAR_MXP_VECTORBLOX_MXP_0_MULFXP_WORD_FRACTION_BITS,
		XPAR_MXP_VECTORBLOX_MXP_0_MULFXP_HALF_FRACTION_BITS,
		XPAR_MXP_VECTORBLOX_MXP_0_MULFXP_BYTE_FRACTION_BITS,
		XPAR_MXP_VECTORBLOX_MXP_0_CLOCK_FREQ_HZ,
		XPAR_MXP_VECTORBLOX_MXP_0_S_AXI_INSTR_BASEADDR,
		XPAR_MXP_VECTORBLOX_MXP_0_VECTOR_CUSTOM_INSTRUCTIONS,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_0_LANES,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_0_OPCODE_START,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_0_FUNCTIONS,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_1_LANES,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_1_OPCODE_START,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_1_FUNCTIONS,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_2_LANES,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_2_OPCODE_START,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_2_FUNCTIONS,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_3_LANES,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_3_OPCODE_START,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_3_FUNCTIONS,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_4_LANES,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_4_OPCODE_START,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_4_FUNCTIONS,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_5_LANES,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_5_OPCODE_START,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_5_FUNCTIONS,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_6_LANES,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_6_OPCODE_START,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_6_FUNCTIONS,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_7_LANES,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_7_OPCODE_START,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_7_FUNCTIONS,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_8_LANES,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_8_OPCODE_START,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_8_FUNCTIONS,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_9_LANES,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_9_OPCODE_START,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_9_FUNCTIONS,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_10_LANES,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_10_OPCODE_START,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_10_FUNCTIONS,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_11_LANES,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_11_OPCODE_START,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_11_FUNCTIONS,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_12_LANES,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_12_OPCODE_START,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_12_FUNCTIONS,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_13_LANES,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_13_OPCODE_START,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_13_FUNCTIONS,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_14_LANES,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_14_OPCODE_START,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_14_FUNCTIONS,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_15_LANES,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_15_OPCODE_START,
		XPAR_MXP_VECTORBLOX_MXP_0_VCI_15_FUNCTIONS
	}
};


