<root><simulation><result_generated_time />2023-05-13 01:11:09<layer><layer_spec />{'B': 1, 'K': 2, 'C': 64, 'OY': 388, 'OX': 388, 'IY': 388, 'IX': 388, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />19269632<total_data_size_element />{'W': 128, 'I': 9634816, 'O': 301088}<total_data_reuse />{'W': 150544, 'I': 2.0, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_8', 'K_4']}, {'Row': ['C_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />180</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [512, 1, 1], 'O': [2, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 16), ('K', 2)], [('C', 32)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('C', 32)]], [], []]<O />[[[('C', 16)], [('C', 32)]], [[('K', 2)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 2), ('OX', 2), ('OX', 2), ('OY', 2), ('OX', 97), ('OY', 97)], [], []]<I />[[('OY', 2), ('OX', 2), ('OX', 2), ('OY', 2)], [('OX', 97)], [('OY', 97)]]<O />[[('OY', 2), ('OX', 2), ('OX', 2), ('OY', 2)], [('OX', 97)], [('OY', 97)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 150544, 1, 1], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [512.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 8192, 8192], 'I': [128, 6356992, 616628224], 'O': [128, 24832, 2408704], 'O_partial': [0, 0, 0], 'O_final': [128, 24832, 2408704]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.25, 0.19, 0.02], 'O': [0.25, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.19, 0.02], 'I': [0.25, 0.19, 0.02], 'O': [0.25, 0.19, 0.02]}<effective_mem_size_bit />{'W': [8, 8192, 8192], 'I': [128, 6356992, 616628224], 'O': [64, 256, 24832], 'O_partial': [0, 0, 0], 'O_final': [64, 256, 24832]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 512, 1, 1], 'O': [1024, 2, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [512, 512, 1, 1], 'O': [2, 2, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [512.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[128, 128], [128, 128], [128, 0]]<I />[[9634816, 9634816], [9634816, 9634816], [9634816, 0]]<O />[[(0, 301088), (301088, 0)], [(0, 301088), (301088, 0)], [(0, 301088), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 301088), (301088, 0)], [(0, 301088), (301088, 0)], [(0, 301088), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[16, 16], [2, 2], [0, 0]]<I />[[1204352, 1204352], [150544, 150544], [37636, 0]]<O />[[(0, 37636), (37636, 0)], [(0, 4704), (4704, 0)], [(0, 1176), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 37636], [37636, 0]), ([0, 4704], [4704, 0]), ([0, 1176], [0, 0])]</mem_access_count_word><mac_count><active />19269632<idle />0</mac_count></basic_info><energy><total_energy />42206747.0<mem_energy_breakdown><W />[0.0, 0.4, 0.7]<I />[843.7, 29835.9, 50125.5]<O />[26.4, 932.4, 1566.4]</mem_energy_breakdown><MAC_energy><active_MAC />42123415.6<idle_MAC />0.0<total />42123415.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1237<utilization_without_data_loading />0.125<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.1237<mac_utilize_temporal_without_data_loading />0.125</mac_array_utilization><latency><latency_cycle_with_data_loading />1216688<latency_cycle_without_data_loading />1204240<ideal_computing_cycle />150544<data_loading><load_cycle_total />12448<load_cycle_individual />{'W': [16, 16, 0], 'I': [128, 12416, 0]}<load_cycle_combined />{'W': 17, 'I': 12416}</data_loading><mem_stalling><mem_stall_cycle_total />1053696<mem_stall_cycle_individual />{'W': [[-150543], [-150544, -150544], [-150544, -150544]], 'I': [[-150543], [-131712, 1053696], [1042944, 148992]], 'O': [[-150544], [-131726, -150544], [-145888, -149380]]}<mem_stall_cycle_shared />{'W': [[-150543], [-150544, 1053696], [1042944, 148992]], 'I': [[-150543], [-131712, 1053696], [1042944, 148992]], 'O': [[-150544], [-131726, -150544], [-145888, -149380]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 8192, 8192], 'I': [128, 6356992, 616628224], 'O': [128, 24832, 2408704], 'O_partial': [0, 0, 0], 'O_final': [128, 24832, 2408704]}<data_size_each_level_total />{'W': [8192, 8192, 8192], 'I': [65536, 6356992, 616628224], 'O': [256, 24832, 2408704]}<loop_cycles_each_level />{'W': [150544, 150544, 150544], 'I': [16, 1552, 150544], 'O': [16, 1552, 150544]}<top_ir_loop_size />{'W': [150544, 1, 1], 'I': [1, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.1, 0.1], [0.1, 0.1]], 'I': [[8.0, 8.0], [4096.0, 4096.0], [4096.0, 4096.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 0.1], [0.1, 0.1]], 'I': [[8.0, 8.0], [4096.0, 4096.0], [4096.0, 4096.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.1, 0.1], [0.1, 0]], 'I': [[8.0, 8.0], [4096.0, 4096.0], [4096.0, 0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [4112.1, 4112.1], [4096.1, 16.0]], 'I': [[8.0, 8.0], [4112.1, 4112.1], [4096.1, 16.0]], 'O': [[8.0, 8.0], [4112.1, 4112.1], [4096.1, 16.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [False, True]], 'I': [[True, True], [False, False], [False, True]], 'O': [[True, True], [False, False], [False, True]]}<trans_time_ideal />{'W': [[1, 1, 150544], [150544, 150544, 1], [150544, 150544, 1]], 'I': [[1, 1, 150544], [16, 16, 9409], [1552, 1552, 97]], 'O': [[1, 1, 150544], [16, 16, 9409], [1552, 1552, 97]]}<trans_time_real />{'W': [[0, 1, 150544], [[0, 150544, 1], [16, 150544, 1]], [[16, 150544, 1], [4, 150544, 1]]], 'I': [[0, 1, 150544], [[2, 16, 9409], [128, 16, 9409]], [[12416, 1552, 97], [3104, 1552, 97]]], 'O': [[0, 1, 150544], [[2, 16, 9409], [0, 16, 9409]], [[48, 1552, 97], [12, 1552, 97]]]}<single_stall_cycle />{'W': [[-1], [-150544, -150528], [-150528, -150540]], 'I': [[-1], [-14, 112], [10864, 1552]], 'O': [[-1], [-14, -16], [-1504, -1540]]}<single_stall_count />{'W': [150543, 0, 0], 'I': [150543, 9408, 96], 'O': [150544, 9409, 97]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [150528, 148992], 'O': [18818, 4656]}, 1: {'W': [0, 0], 'I': [148992, 0], 'O': [4656, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-16, -1552], [-131726, -145888]], 1: [[-1552, -150544], [-145888, -150544]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.4<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>