<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AVRInstrInfo.h source code [llvm/llvm/lib/Target/AVR/AVRInstrInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AVRCC::CondCodes,llvm::AVRII::TOF,llvm::AVRInstrInfo "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AVR/AVRInstrInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AVR</a>/<a href='AVRInstrInfo.h.html'>AVRInstrInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- AVRInstrInfo.h - AVR Instruction Information ------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the AVR implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_AVR_INSTR_INFO_H">LLVM_AVR_INSTR_INFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_AVR_INSTR_INFO_H" data-ref="_M/LLVM_AVR_INSTR_INFO_H">LLVM_AVR_INSTR_INFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AVRRegisterInfo.h.html">"AVRRegisterInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HEADER" data-ref="_M/GET_INSTRINFO_HEADER">GET_INSTRINFO_HEADER</dfn></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../build/lib/Target/AVR/AVRGenInstrInfo.inc.html">"AVRGenInstrInfo.inc"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#undef <span class="macro" data-ref="_M/GET_INSTRINFO_HEADER">GET_INSTRINFO_HEADER</span></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>namespace</b> <span class="namespace">AVRCC</span> {</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i class="doc">/// AVR specific condition codes.</i></td></tr>
<tr><th id="29">29</th><td><i class="doc">/// These correspond to `AVR_*_COND` in `AVRInstrInfo.td`.</i></td></tr>
<tr><th id="30">30</th><td><i class="doc">/// They must be kept in synch.</i></td></tr>
<tr><th id="31">31</th><td><b>enum</b> <dfn class="type def" id="llvm::AVRCC::CondCodes" title='llvm::AVRCC::CondCodes' data-ref="llvm::AVRCC::CondCodes" data-ref-filename="llvm..AVRCC..CondCodes">CondCodes</dfn> {</td></tr>
<tr><th id="32">32</th><td>  <dfn class="enum" id="llvm::AVRCC::COND_EQ" title='llvm::AVRCC::COND_EQ' data-ref="llvm::AVRCC::COND_EQ" data-ref-filename="llvm..AVRCC..COND_EQ">COND_EQ</dfn>, <i class="doc">//!&lt; Equal</i></td></tr>
<tr><th id="33">33</th><td>  <dfn class="enum" id="llvm::AVRCC::COND_NE" title='llvm::AVRCC::COND_NE' data-ref="llvm::AVRCC::COND_NE" data-ref-filename="llvm..AVRCC..COND_NE">COND_NE</dfn>, <i class="doc">//!&lt; Not equal</i></td></tr>
<tr><th id="34">34</th><td>  <dfn class="enum" id="llvm::AVRCC::COND_GE" title='llvm::AVRCC::COND_GE' data-ref="llvm::AVRCC::COND_GE" data-ref-filename="llvm..AVRCC..COND_GE">COND_GE</dfn>, <i class="doc">//!&lt; Greater than or equal</i></td></tr>
<tr><th id="35">35</th><td>  <dfn class="enum" id="llvm::AVRCC::COND_LT" title='llvm::AVRCC::COND_LT' data-ref="llvm::AVRCC::COND_LT" data-ref-filename="llvm..AVRCC..COND_LT">COND_LT</dfn>, <i class="doc">//!&lt; Less than</i></td></tr>
<tr><th id="36">36</th><td>  <dfn class="enum" id="llvm::AVRCC::COND_SH" title='llvm::AVRCC::COND_SH' data-ref="llvm::AVRCC::COND_SH" data-ref-filename="llvm..AVRCC..COND_SH">COND_SH</dfn>, <i class="doc">//!&lt; Unsigned same or higher</i></td></tr>
<tr><th id="37">37</th><td>  <dfn class="enum" id="llvm::AVRCC::COND_LO" title='llvm::AVRCC::COND_LO' data-ref="llvm::AVRCC::COND_LO" data-ref-filename="llvm..AVRCC..COND_LO">COND_LO</dfn>, <i class="doc">//!&lt; Unsigned lower</i></td></tr>
<tr><th id="38">38</th><td>  <dfn class="enum" id="llvm::AVRCC::COND_MI" title='llvm::AVRCC::COND_MI' data-ref="llvm::AVRCC::COND_MI" data-ref-filename="llvm..AVRCC..COND_MI">COND_MI</dfn>, <i class="doc">//!&lt; Minus</i></td></tr>
<tr><th id="39">39</th><td>  <dfn class="enum" id="llvm::AVRCC::COND_PL" title='llvm::AVRCC::COND_PL' data-ref="llvm::AVRCC::COND_PL" data-ref-filename="llvm..AVRCC..COND_PL">COND_PL</dfn>, <i class="doc">//!&lt; Plus</i></td></tr>
<tr><th id="40">40</th><td>  <dfn class="enum" id="llvm::AVRCC::COND_INVALID" title='llvm::AVRCC::COND_INVALID' data-ref="llvm::AVRCC::COND_INVALID" data-ref-filename="llvm..AVRCC..COND_INVALID">COND_INVALID</dfn></td></tr>
<tr><th id="41">41</th><td>};</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>} <i>// end of namespace AVRCC</i></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><b>namespace</b> <span class="namespace">AVRII</span> {</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i class="doc">/// Specifies a target operand flag.</i></td></tr>
<tr><th id="48">48</th><td><b>enum</b> <dfn class="type def" id="llvm::AVRII::TOF" title='llvm::AVRII::TOF' data-ref="llvm::AVRII::TOF" data-ref-filename="llvm..AVRII..TOF">TOF</dfn> {</td></tr>
<tr><th id="49">49</th><td>  <dfn class="enum" id="llvm::AVRII::MO_NO_FLAG" title='llvm::AVRII::MO_NO_FLAG' data-ref="llvm::AVRII::MO_NO_FLAG" data-ref-filename="llvm..AVRII..MO_NO_FLAG">MO_NO_FLAG</dfn>,</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <i class="doc">/// On a symbol operand, this represents the lo part.</i></td></tr>
<tr><th id="52">52</th><td>  <dfn class="enum" id="llvm::AVRII::MO_LO" title='llvm::AVRII::MO_LO' data-ref="llvm::AVRII::MO_LO" data-ref-filename="llvm..AVRII..MO_LO">MO_LO</dfn> = (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <i class="doc">/// On a symbol operand, this represents the hi part.</i></td></tr>
<tr><th id="55">55</th><td>  <dfn class="enum" id="llvm::AVRII::MO_HI" title='llvm::AVRII::MO_HI' data-ref="llvm::AVRII::MO_HI" data-ref-filename="llvm..AVRII..MO_HI">MO_HI</dfn> = (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <i class="doc">/// On a symbol operand, this represents it has to be negated.</i></td></tr>
<tr><th id="58">58</th><td>  <dfn class="enum" id="llvm::AVRII::MO_NEG" title='llvm::AVRII::MO_NEG' data-ref="llvm::AVRII::MO_NEG" data-ref-filename="llvm..AVRII..MO_NEG">MO_NEG</dfn> = (<var>1</var> &lt;&lt; <var>3</var>)</td></tr>
<tr><th id="59">59</th><td>};</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>} <i>// end of namespace AVRII</i></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><i class="doc">/// Utilities related to the AVR instruction set.</i></td></tr>
<tr><th id="64">64</th><td><b>class</b> <dfn class="type def" id="llvm::AVRInstrInfo" title='llvm::AVRInstrInfo' data-ref="llvm::AVRInstrInfo" data-ref-filename="llvm..AVRInstrInfo">AVRInstrInfo</dfn> : <b>public</b> <a class="type" href="../../../../build/lib/Target/AVR/AVRGenInstrInfo.inc.html#llvm::AVRGenInstrInfo" title='llvm::AVRGenInstrInfo' data-ref="llvm::AVRGenInstrInfo" data-ref-filename="llvm..AVRGenInstrInfo">AVRGenInstrInfo</a> {</td></tr>
<tr><th id="65">65</th><td><b>public</b>:</td></tr>
<tr><th id="66">66</th><td>  <b>explicit</b> <dfn class="decl fn" id="_ZN4llvm12AVRInstrInfoC1Ev" title='llvm::AVRInstrInfo::AVRInstrInfo' data-ref="_ZN4llvm12AVRInstrInfoC1Ev" data-ref-filename="_ZN4llvm12AVRInstrInfoC1Ev">AVRInstrInfo</dfn>();</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <em>const</em> <a class="type" href="AVRRegisterInfo.h.html#llvm::AVRRegisterInfo" title='llvm::AVRRegisterInfo' data-ref="llvm::AVRRegisterInfo" data-ref-filename="llvm..AVRRegisterInfo">AVRRegisterInfo</a> &amp;<dfn class="decl def fn" id="_ZNK4llvm12AVRInstrInfo15getRegisterInfoEv" title='llvm::AVRInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12AVRInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12AVRInstrInfo15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> { <b>return</b> <a class="member field" href="#llvm::AVRInstrInfo::RI" title='llvm::AVRInstrInfo::RI' data-ref="llvm::AVRInstrInfo::RI" data-ref-filename="llvm..AVRInstrInfo..RI">RI</a>; }</td></tr>
<tr><th id="69">69</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="decl fn" id="_ZNK4llvm12AVRInstrInfo9getBrCondENS_5AVRCC9CondCodesE" title='llvm::AVRInstrInfo::getBrCond' data-ref="_ZNK4llvm12AVRInstrInfo9getBrCondENS_5AVRCC9CondCodesE" data-ref-filename="_ZNK4llvm12AVRInstrInfo9getBrCondENS_5AVRCC9CondCodesE">getBrCond</dfn>(<span class="namespace">AVRCC::</span><a class="type" href="#llvm::AVRCC::CondCodes" title='llvm::AVRCC::CondCodes' data-ref="llvm::AVRCC::CondCodes" data-ref-filename="llvm..AVRCC..CondCodes">CondCodes</a> <dfn class="local col0 decl" id="180CC" title='CC' data-type='AVRCC::CondCodes' data-ref="180CC" data-ref-filename="180CC">CC</dfn>) <em>const</em>;</td></tr>
<tr><th id="70">70</th><td>  <span class="namespace">AVRCC::</span><a class="type" href="#llvm::AVRCC::CondCodes" title='llvm::AVRCC::CondCodes' data-ref="llvm::AVRCC::CondCodes" data-ref-filename="llvm..AVRCC..CondCodes">CondCodes</a> <dfn class="decl fn" id="_ZNK4llvm12AVRInstrInfo20getCondFromBranchOpcEj" title='llvm::AVRInstrInfo::getCondFromBranchOpc' data-ref="_ZNK4llvm12AVRInstrInfo20getCondFromBranchOpcEj" data-ref-filename="_ZNK4llvm12AVRInstrInfo20getCondFromBranchOpcEj">getCondFromBranchOpc</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="181Opc" title='Opc' data-type='unsigned int' data-ref="181Opc" data-ref-filename="181Opc">Opc</dfn>) <em>const</em>;</td></tr>
<tr><th id="71">71</th><td>  <span class="namespace">AVRCC::</span><a class="type" href="#llvm::AVRCC::CondCodes" title='llvm::AVRCC::CondCodes' data-ref="llvm::AVRCC::CondCodes" data-ref-filename="llvm..AVRCC..CondCodes">CondCodes</a> <dfn class="decl fn" id="_ZNK4llvm12AVRInstrInfo20getOppositeConditionENS_5AVRCC9CondCodesE" title='llvm::AVRInstrInfo::getOppositeCondition' data-ref="_ZNK4llvm12AVRInstrInfo20getOppositeConditionENS_5AVRCC9CondCodesE" data-ref-filename="_ZNK4llvm12AVRInstrInfo20getOppositeConditionENS_5AVRCC9CondCodesE">getOppositeCondition</dfn>(<span class="namespace">AVRCC::</span><a class="type" href="#llvm::AVRCC::CondCodes" title='llvm::AVRCC::CondCodes' data-ref="llvm::AVRCC::CondCodes" data-ref-filename="llvm..AVRCC..CondCodes">CondCodes</a> <dfn class="local col2 decl" id="182CC" title='CC' data-type='AVRCC::CondCodes' data-ref="182CC" data-ref-filename="182CC">CC</dfn>) <em>const</em>;</td></tr>
<tr><th id="72">72</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm12AVRInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::AVRInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm12AVRInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12AVRInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="183MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="183MI" data-ref-filename="183MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm12AVRInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::AVRInstrInfo::copyPhysReg' data-ref="_ZNK4llvm12AVRInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm12AVRInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="184MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="184MBB" data-ref-filename="184MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="185MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="185MI" data-ref-filename="185MI">MI</dfn>,</td></tr>
<tr><th id="75">75</th><td>                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="186DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="186DL" data-ref-filename="186DL">DL</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col7 decl" id="187DestReg" title='DestReg' data-type='llvm::MCRegister' data-ref="187DestReg" data-ref-filename="187DestReg">DestReg</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col8 decl" id="188SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="188SrcReg" data-ref-filename="188SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="76">76</th><td>                   <em>bool</em> <dfn class="local col9 decl" id="189KillSrc" title='KillSrc' data-type='bool' data-ref="189KillSrc" data-ref-filename="189KillSrc">KillSrc</dfn>) <em>const</em> override;</td></tr>
<tr><th id="77">77</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm12AVRInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Tar16247664" title='llvm::AVRInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm12AVRInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Tar16247664" data-ref-filename="_ZNK4llvm12AVRInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Tar16247664">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="190MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="190MBB" data-ref-filename="190MBB">MBB</dfn>,</td></tr>
<tr><th id="78">78</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="191MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="191MI" data-ref-filename="191MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="192SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="192SrcReg" data-ref-filename="192SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="79">79</th><td>                           <em>bool</em> <dfn class="local col3 decl" id="193isKill" title='isKill' data-type='bool' data-ref="193isKill" data-ref-filename="193isKill">isKill</dfn>, <em>int</em> <dfn class="local col4 decl" id="194FrameIndex" title='FrameIndex' data-type='int' data-ref="194FrameIndex" data-ref-filename="194FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="80">80</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="195RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="195RC" data-ref-filename="195RC">RC</dfn>,</td></tr>
<tr><th id="81">81</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="196TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="196TRI" data-ref-filename="196TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="82">82</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm12AVRInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Tar16269041" title='llvm::AVRInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm12AVRInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Tar16269041" data-ref-filename="_ZNK4llvm12AVRInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Tar16269041">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="197MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="197MBB" data-ref-filename="197MBB">MBB</dfn>,</td></tr>
<tr><th id="83">83</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="198MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="198MI" data-ref-filename="198MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="199DestReg" title='DestReg' data-type='llvm::Register' data-ref="199DestReg" data-ref-filename="199DestReg">DestReg</dfn>,</td></tr>
<tr><th id="84">84</th><td>                            <em>int</em> <dfn class="local col0 decl" id="200FrameIndex" title='FrameIndex' data-type='int' data-ref="200FrameIndex" data-ref-filename="200FrameIndex">FrameIndex</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="201RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="201RC" data-ref-filename="201RC">RC</dfn>,</td></tr>
<tr><th id="85">85</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="202TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="202TRI" data-ref-filename="202TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="86">86</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm12AVRInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::AVRInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm12AVRInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm12AVRInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="203MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="203MI" data-ref-filename="203MI">MI</dfn>,</td></tr>
<tr><th id="87">87</th><td>                               <em>int</em> &amp;<dfn class="local col4 decl" id="204FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="204FrameIndex" data-ref-filename="204FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="88">88</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm12AVRInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::AVRInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm12AVRInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm12AVRInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="205MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="205MI" data-ref-filename="205MI">MI</dfn>,</td></tr>
<tr><th id="89">89</th><td>                              <em>int</em> &amp;<dfn class="local col6 decl" id="206FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="206FrameIndex" data-ref-filename="206FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <i>// Branch analysis.</i></td></tr>
<tr><th id="92">92</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12AVRInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::AVRInstrInfo::analyzeBranch' data-ref="_ZNK4llvm12AVRInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" data-ref-filename="_ZNK4llvm12AVRInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="207MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="207MBB" data-ref-filename="207MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col8 decl" id="208TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="208TBB" data-ref-filename="208TBB">TBB</dfn>,</td></tr>
<tr><th id="93">93</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col9 decl" id="209FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="209FBB" data-ref-filename="209FBB">FBB</dfn>,</td></tr>
<tr><th id="94">94</th><td>                     <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col0 decl" id="210Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="210Cond" data-ref-filename="210Cond">Cond</dfn>,</td></tr>
<tr><th id="95">95</th><td>                     <em>bool</em> <dfn class="local col1 decl" id="211AllowModify" title='AllowModify' data-type='bool' data-ref="211AllowModify" data-ref-filename="211AllowModify">AllowModify</dfn> = <b>false</b>) <em>const</em> override;</td></tr>
<tr><th id="96">96</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm12AVRInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::AVRInstrInfo::insertBranch' data-ref="_ZNK4llvm12AVRInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" data-ref-filename="_ZNK4llvm12AVRInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="212MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="212MBB" data-ref-filename="212MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="213TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="213TBB" data-ref-filename="213TBB">TBB</dfn>,</td></tr>
<tr><th id="97">97</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="214FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="214FBB" data-ref-filename="214FBB">FBB</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col5 decl" id="215Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="215Cond" data-ref-filename="215Cond">Cond</dfn>,</td></tr>
<tr><th id="98">98</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="216DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="216DL" data-ref-filename="216DL">DL</dfn>,</td></tr>
<tr><th id="99">99</th><td>                        <em>int</em> *<dfn class="local col7 decl" id="217BytesAdded" title='BytesAdded' data-type='int *' data-ref="217BytesAdded" data-ref-filename="217BytesAdded">BytesAdded</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="100">100</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm12AVRInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::AVRInstrInfo::removeBranch' data-ref="_ZNK4llvm12AVRInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" data-ref-filename="_ZNK4llvm12AVRInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="218MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="218MBB" data-ref-filename="218MBB">MBB</dfn>,</td></tr>
<tr><th id="101">101</th><td>                        <em>int</em> *<dfn class="local col9 decl" id="219BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="219BytesRemoved" data-ref-filename="219BytesRemoved">BytesRemoved</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="102">102</th><td>  <em>bool</em></td></tr>
<tr><th id="103">103</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm12AVRInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::AVRInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm12AVRInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm12AVRInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col0 decl" id="220Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="220Cond" data-ref-filename="220Cond">Cond</dfn>) <em>const</em> override;</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="virtual decl fn" id="_ZNK4llvm12AVRInstrInfo18getBranchDestBlockERKNS_12MachineInstrE" title='llvm::AVRInstrInfo::getBranchDestBlock' data-ref="_ZNK4llvm12AVRInstrInfo18getBranchDestBlockERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12AVRInstrInfo18getBranchDestBlockERKNS_12MachineInstrE">getBranchDestBlock</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="221MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="221MI" data-ref-filename="221MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12AVRInstrInfo21isBranchOffsetInRangeEjl" title='llvm::AVRInstrInfo::isBranchOffsetInRange' data-ref="_ZNK4llvm12AVRInstrInfo21isBranchOffsetInRangeEjl" data-ref-filename="_ZNK4llvm12AVRInstrInfo21isBranchOffsetInRangeEjl">isBranchOffsetInRange</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="222BranchOpc" title='BranchOpc' data-type='unsigned int' data-ref="222BranchOpc" data-ref-filename="222BranchOpc">BranchOpc</dfn>,</td></tr>
<tr><th id="108">108</th><td>                             <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="223BrOffset" title='BrOffset' data-type='int64_t' data-ref="223BrOffset" data-ref-filename="223BrOffset">BrOffset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm12AVRInstrInfo20insertIndirectBranchERNS_17MachineBasicBlockES2_RKNS_8DebugLocElPNS_12RegScavengerE" title='llvm::AVRInstrInfo::insertIndirectBranch' data-ref="_ZNK4llvm12AVRInstrInfo20insertIndirectBranchERNS_17MachineBasicBlockES2_RKNS_8DebugLocElPNS_12RegScavengerE" data-ref-filename="_ZNK4llvm12AVRInstrInfo20insertIndirectBranchERNS_17MachineBasicBlockES2_RKNS_8DebugLocElPNS_12RegScavengerE">insertIndirectBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="224MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="224MBB" data-ref-filename="224MBB">MBB</dfn>,</td></tr>
<tr><th id="111">111</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="225NewDestBB" title='NewDestBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="225NewDestBB" data-ref-filename="225NewDestBB">NewDestBB</dfn>,</td></tr>
<tr><th id="112">112</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="226DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="226DL" data-ref-filename="226DL">DL</dfn>,</td></tr>
<tr><th id="113">113</th><td>                                <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="227BrOffset" title='BrOffset' data-type='int64_t' data-ref="227BrOffset" data-ref-filename="227BrOffset">BrOffset</dfn>,</td></tr>
<tr><th id="114">114</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col8 decl" id="228RS" title='RS' data-type='llvm::RegScavenger *' data-ref="228RS" data-ref-filename="228RS">RS</dfn>) <em>const</em> override;</td></tr>
<tr><th id="115">115</th><td><b>private</b>:</td></tr>
<tr><th id="116">116</th><td>  <em>const</em> <a class="type" href="AVRRegisterInfo.h.html#llvm::AVRRegisterInfo" title='llvm::AVRRegisterInfo' data-ref="llvm::AVRRegisterInfo" data-ref-filename="llvm..AVRRegisterInfo">AVRRegisterInfo</a> <dfn class="decl field" id="llvm::AVRInstrInfo::RI" title='llvm::AVRInstrInfo::RI' data-ref="llvm::AVRInstrInfo::RI" data-ref-filename="llvm..AVRInstrInfo..RI">RI</dfn>;</td></tr>
<tr><th id="117">117</th><td>};</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_AVR_INSTR_INFO_H</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AVRAsmPrinter.cpp.html'>llvm/llvm/lib/Target/AVR/AVRAsmPrinter.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>