
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/leslie3d_1186B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 4308787 heartbeat IPC: 2.32084 cumulative IPC: 2.32084 (Simulation time: 0 hr 1 min 13 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 4308788 (Simulation time: 0 hr 1 min 13 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 17776442 heartbeat IPC: 0.74252 cumulative IPC: 0.742519 (Simulation time: 0 hr 3 min 15 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 31406767 heartbeat IPC: 0.733658 cumulative IPC: 0.738062 (Simulation time: 0 hr 5 min 20 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 44742214 heartbeat IPC: 0.749881 cumulative IPC: 0.74196 (Simulation time: 0 hr 7 min 21 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 64924895 heartbeat IPC: 0.495474 cumulative IPC: 0.659891 (Simulation time: 0 hr 9 min 48 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 104488273 heartbeat IPC: 0.252759 cumulative IPC: 0.499104 (Simulation time: 0 hr 13 min 52 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 131958585 heartbeat IPC: 0.364029 cumulative IPC: 0.470036 (Simulation time: 0 hr 17 min 6 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 142353057 heartbeat IPC: 0.96205 cumulative IPC: 0.507084 (Simulation time: 0 hr 18 min 55 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 152670733 heartbeat IPC: 0.96921 cumulative IPC: 0.539222 (Simulation time: 0 hr 20 min 43 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 162894925 heartbeat IPC: 0.978072 cumulative IPC: 0.567515 (Simulation time: 0 hr 22 min 30 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 173113470 heartbeat IPC: 0.978613 cumulative IPC: 0.592401 (Simulation time: 0 hr 24 min 19 sec) 
Finished CPU 0 instructions: 100000000 cycles: 168804683 cumulative IPC: 0.592401 (Simulation time: 0 hr 24 min 19 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.592401 instructions: 100000000 cycles: 168804683
cpu0_DTLB TOTAL     ACCESS:   27972547  HIT:   27874873  MISS:      97674
cpu0_DTLB LOAD      ACCESS:   23305711  HIT:   23219788  MISS:      85923
cpu0_DTLB RFO       ACCESS:    4666836  HIT:    4655085  MISS:      11751
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 51.8635 cycles
cpu0_ITLB TOTAL     ACCESS:    2908874  HIT:    2908861  MISS:         13
cpu0_ITLB LOAD      ACCESS:    2908874  HIT:    2908861  MISS:         13
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 233 cycles
cpu0_L1I TOTAL     ACCESS:    1737347  HIT:    1736967  MISS:        380
cpu0_L1I LOAD      ACCESS:    1737347  HIT:    1736967  MISS:        380
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 305.513 cycles
cpu0_STLB TOTAL     ACCESS:      97687  HIT:      70285  MISS:      27402
cpu0_STLB LOAD      ACCESS:      85936  HIT:      63209  MISS:      22727
cpu0_STLB RFO       ACCESS:      11751  HIT:       7076  MISS:       4675
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 152.837 cycles
cpu0_L1D TOTAL     ACCESS:   26958585  HIT:   23055765  MISS:    3902820
cpu0_L1D LOAD      ACCESS:   17751358  HIT:   14567574  MISS:    3183784
cpu0_L1D RFO       ACCESS:    9182657  HIT:    8467064  MISS:     715593
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      24570  HIT:      21127  MISS:       3443
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 381.238 cycles
cpu0_L2C TOTAL     ACCESS:    4956355  HIT:    2398803  MISS:    2557552
cpu0_L2C LOAD      ACCESS:    3184112  HIT:    1036635  MISS:    2147477
cpu0_L2C RFO       ACCESS:     715277  HIT:     307618  MISS:     407659
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1053523  HIT:    1051317  MISS:       2206
cpu0_L2C TRANSLATION ACCESS:       3443  HIT:       3233  MISS:        210
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 564.976 cycles
LLC TOTAL     ACCESS:    3217687  HIT:     735427  MISS:    2482260
LLC LOAD      ACCESS:    2147471  HIT:     438467  MISS:    1709004
LLC RFO       ACCESS:     407648  HIT:     125272  MISS:     282376
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     662358  HIT:     171487  MISS:     490871
LLC TRANSLATION ACCESS:        210  HIT:        201  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 560.451 cycles
Insertion Distribution: 
	LOAD 112691 0 0 0 126415 1634816 
	RFO 1542 0 0 0 10293 272530 
	PREF 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 509254 
	 2 0 0 0 25 1 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     213094  ROW_BUFFER_MISS:    1778246
 DBUS AVG_CONGESTED_CYCLE:    3.95915
 WQ ROW_BUFFER_HIT:      40387  ROW_BUFFER_MISS:     488981  FULL:      22111


CPU 0 Branch Prediction Accuracy: 96.8384% MPKI: 1.47634 Average ROB Occupancy at Mispredict: 312.712
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00016
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.47504
BRANCH_DIRECT_CALL: 0.00057
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00057

