## Hi there, I'm Mihai!ðŸ‘‹
I am a Computer Science student at Technical University of Cluj-Napoca, passionate about **FPGA design**, **SoC architecture**, and **low-level embedded systems**. My work focuses on developing deterministic real-time hardware, custom communication protocols, and hardware-software integration.  
<!--
**MihaiFlorea6/MihaiFlorea6** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ðŸ”­ Iâ€™m currently working on ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
# Tools 
Git, Github, Xilinx Vivado, ArduinoIDE, VSCode, PyCharm, KiCad, IntelliJ IDEA, Streamlit.  
# Languages  
C, C++, C#, VHDL, Verilog, Java, Python, Assembly x86.  
# Projects 
* **[Real-Time SoC Alarm System](https://github.com/MihaiFlorea6/RealTime_Alarm_System)** - Verilog security controller for Basys3 with PIN verification, FSM lockout, and UART-based Python/Streamlit monitoring.  
* **[ESP32 Smart Mini Hub](https://github.com/MihaiFlorea6/ESP32_Smart_Mini_Hub)** - IoT automation node featuring FSM control, asynchronous C++ web server, and custom KiCad PCB with BJT power stages.  
* **[Basys3 LED Lighting System](https://github.com/MihaiFlorea6/Basys3_LED_Lighting_System)** - RTL lighting engine on Basys3 with 16-channel PWM, deterministic RTC, and timing-clean 100MHz operation.  
* **[MIPS 5-Stage Pipeline Processor](https://github.com/MihaiFlorea6/MIPS_5_Stage_Pipeline_Processor)** - VHDL implementation of a MIPS32 pipelined architecture (IF, ID, EX, MEM, WB) with dedicated RTL control units.  
* **[MultiCore Benchmark Studio](https://github.com/MihaiFlorea6/MultiCoreBenchMarkStudio)** - *Work-in-progress* - C/C++ framework for measuring algorithmic scaling (FFT, MatMul) and CPU throughput across multi-threaded runtimes.  
* **[VHDL Digital Averaging Unit](https://github.com/MihaiFlorea6/VHDL_Digital_Average_Unit)** - FPGA-synthesizable VHDL moving average filter with configurable sample buffer lengths.
* **[Functional Hacker News Client](https://github.com/MihaiFlorea6/Functional_Programming_Project)** - Type-safe Elm client featuring custom API integration and advanced data filtering.

**How to reach me:** 
 [LinkedIn](https://linkedin.com/in/mihai-a-florea-750816289) | [Email](mailto:mihaiflorea611@gmail.com)  
  
