// Seed: 1714500297
module module_0 (
    output tri id_0
);
  assign module_2._id_4 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri   id_1,
    output tri1  id_2,
    input  tri0  id_3
);
  parameter id_5 = 1;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_0 = 32'd60,
    parameter id_4 = 32'd36
) (
    input wand _id_0,
    output tri id_1,
    output supply1 id_2,
    input supply1 id_3,
    output supply0 _id_4,
    input wire id_5,
    input supply1 id_6,
    output supply1 id_7,
    output wor id_8,
    input wire id_9,
    output wire id_10,
    output wire id_11,
    input supply1 id_12
);
  module_0 modCall_1 (id_1);
  logic id_14[id_0 : id_4];
endmodule
