<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../PSL_Papilio_DUO_LX9.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="Papilio_DUO_LX9.vhf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBraet_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Utility.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Utility.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Utility.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Utility.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Utility.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Utility.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Utility.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Utility.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Utility.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Utility.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Utility.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Utility.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Utility.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Utility.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Utility.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Utility.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Utility.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Utility.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Utility_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Utility_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Utility_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Utility_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Utility_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Utility_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Utility_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Utility_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Utility_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="main.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="main.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="main.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="main.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="main.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="main.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="main.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="main.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="main.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="main.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="main.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="main.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="main.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="main.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="main.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="main.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="main.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="main.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="main.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="main.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="main.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="main.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="main_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="main_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="main_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="main_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="main_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="main_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="main_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="main_preroute.twr" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="main_preroute.twx" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="main_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="main_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_stuff_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1489578425" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="1321705353062746806" xil_pn:start_ts="1489578425">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489147578" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1489147578">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489578434" xil_pn:in_ck="-4258623902266423391" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1489578432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../main.vhd"/>
      <outfile xil_pn:name="../test_stuff.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_DUO_LX9/zpu_config.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_DUO_LX9/zpuino_config.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_DUO_LX9/zpuinopkg.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_DUO_LX9/zpupkg.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/BENCHY_sa_SumpBlaze_LogicAnalyzer16.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/BENCHY_sa_SumpBlaze_LogicAnalyzer32.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/BENCHY_sa_SumpBlaze_LogicAnalyzer8.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/BENCHY_sa_SumpBlaze_LogicAnalyzer8_jtag.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/BENCHY_zpuino_wb_waveform_generator.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/BRAM6k36bit.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/BRAM8k36bit.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/Mem_Gen_36bit.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/bscan_spi_spartan6.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/clockman_papilio.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/controller.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/core.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/decoder.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/demux.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/eia232.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/filter.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/flags.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/group_selector.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/muldex.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/muldex_16.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/muldex_8.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/prescaler.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/receiver.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/rle.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/rle_enc.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/rle_fmt.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/sampler.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/sincos_lut.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/spi_receiver.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/spi_slave.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/spi_transmitter.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/sram_bram.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/stage.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/sync.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/testmode.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/transmitter.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/trigger.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/waveform_gen.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/BitCoin_Miner/BitCoin_Miner_wrapper.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Building_Blocks/Counter8.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Building_Blocks/bus8.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Building_Blocks/clk_divider.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Building_Blocks/clk_divider_30to1hz.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Building_Blocks/clk_divider_32Mhz.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Building_Blocks/clk_divider_32Mhz_low_speed.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Building_Blocks/debounce.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Building_Blocks/papilio_clocks.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to100_dcm.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to100_pll.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to200_pll.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to25_dcm.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to288_dcm.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to300_pll.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to350_pll.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to400_pll.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to50_dcm.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to64_dcm.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to800_pll.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to960_pll.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Gameduino/BitCoin_Miner_wrapper.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/HQVGA/HQVGA.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/HQVGA/HQVGA_char_ram_8x8_sp.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/HQVGA/generic_dp_ram.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/HQVGA/zpuino_vga_ram.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Arcade_MegaWing_Pinout.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Computing_Shield_Pinout.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/LogicStart_MegaWing_Pinout.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/LogicStart_Shield_Pinout.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Papilio_DUO_Wing_Pinout.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Papilio_Default_Pinout.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Papilio_Default_Wing_Pinout.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Spartan6_Reset.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Wing_Analog.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Wing_Audio.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Wing_GPIO.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Wing_SDCard.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Wing_VGA8.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/RGB_Matrix/RGB_Matrix_Wing.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/RGB_Matrix/VIDEO_zpuino_wb_rgb_panel.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Robot_Control_Library/PWMGenerator.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Robot_Control_Library/RCL_PWM_x48.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Robot_Control_Library/RCL_Quadrature_Decoder_x8.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Robot_Control_Library/Wishbone_to_Registers_n.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Robot_Control_Library/full_step_driver.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Robot_Control_Library/half_step_driver.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Robot_Control_Library/quad_inst.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZPUino/VGA_ZPUino.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZPUino/vga_generic.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZPUino/wbpll.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZXSpectrum/gh_binary2gray.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZXSpectrum/gh_fifo_async_rrd_sr_wf.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZXSpectrum/gh_gray2binary.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZXSpectrum/gh_sram_1wp_2rp_sc.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZXSpectrum/vga_zxspectrum.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZXSpectrum/vga_zxspectrum_zpuino.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZXSpectrum/wb_master_np_to_slave_p.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/ZPUino_Hyperion_Papilio_One_500K_V2.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/ZPUino_Papilio_DUO_V2.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/ZPUino_Papilio_One_250K_V2.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/ZPUino_Papilio_One_500K_V2.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/ZPUino_Papilio_Pro_V2.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/pad.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/sdram_hamster.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/sdram_wrap.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/sram_ctrl8.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_sa_audiomixer.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_sa_sigmadeltaDAC.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_YM2149.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_dual_sigmadeltaDAC.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_passthrough.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_sid6581.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/COMM_zpuino_wb_I2C.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/COMM_zpuino_wb_SPI.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/COMM_zpuino_wb_UART.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/MISC_zpuino_sa_splitter2.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/MISC_zpuino_sa_splitter4.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/MISC_zpuino_wb_SevenSeg.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/VIDEO_zpuino_wb_vga_zxspectrum.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/Wishbone_Empty_Slot.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/Wishbone_to_Registers.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/Wishbone_to_Registers_x10.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/dac_dsm2v.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/dac_dsm3v.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/dac_simplesd.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/fifo.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/i2c_master_bit_ctrl.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/i2c_master_byte_ctrl.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/i2c_master_top.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/prescaler.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/rgbctrl.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/sid_6581.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/sid_coeffs.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/sid_components.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/sid_filters.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/sid_voice.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/spi.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/spiclkgen.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/tx_unit.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/uart_brgen.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/zpuino_sigmadelta.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/zpuino_uart_mv_filter.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/zpuino_uart_rx.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1489578634" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-964432755559476703" xil_pn:start_ts="1489578634">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489578636" xil_pn:in_ck="-7889514275557118630" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6113438345404996895" xil_pn:start_ts="1489578634">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Papilio_DUO_LX9.vhf"/>
      <outfile xil_pn:name="Utility.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1489578848" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4128370672223272853" xil_pn:start_ts="1489578848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489578848" xil_pn:in_ck="6208342276509856496" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1489578848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../main.vhd"/>
      <outfile xil_pn:name="../test_stuff.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_DUO_LX9/zpu_config.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_DUO_LX9/zpuino_config.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_DUO_LX9/zpuinopkg.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_DUO_LX9/zpupkg.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/BENCHY_sa_SumpBlaze_LogicAnalyzer16.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/BENCHY_sa_SumpBlaze_LogicAnalyzer32.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/BENCHY_sa_SumpBlaze_LogicAnalyzer8.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/BENCHY_sa_SumpBlaze_LogicAnalyzer8_jtag.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/BENCHY_zpuino_wb_waveform_generator.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/BRAM6k36bit.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/BRAM8k36bit.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/Mem_Gen_36bit.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/bscan_spi_spartan6.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/clockman_papilio.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/controller.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/core.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/decoder.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/demux.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/eia232.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/filter.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/flags.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/group_selector.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/muldex.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/muldex_16.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/muldex_8.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/prescaler.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/receiver.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/rle.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/rle_enc.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/rle_fmt.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/sampler.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/sincos_lut.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/spi_receiver.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/spi_slave.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/spi_transmitter.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/sram_bram.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/stage.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/sync.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/testmode.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/transmitter.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/trigger.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/waveform_gen.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/BitCoin_Miner/BitCoin_Miner_wrapper.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Building_Blocks/Counter8.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Building_Blocks/bus8.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Building_Blocks/clk_divider.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Building_Blocks/clk_divider_30to1hz.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Building_Blocks/clk_divider_32Mhz.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Building_Blocks/clk_divider_32Mhz_low_speed.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Building_Blocks/debounce.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Building_Blocks/papilio_clocks.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to100_dcm.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to100_pll.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to200_pll.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to25_dcm.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to288_dcm.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to300_pll.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to350_pll.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to400_pll.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to50_dcm.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to64_dcm.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to800_pll.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to960_pll.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Gameduino/BitCoin_Miner_wrapper.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/HQVGA/HQVGA.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/HQVGA/HQVGA_char_ram_8x8_sp.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/HQVGA/generic_dp_ram.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/HQVGA/zpuino_vga_ram.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Arcade_MegaWing_Pinout.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Computing_Shield_Pinout.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/LogicStart_MegaWing_Pinout.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/LogicStart_Shield_Pinout.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Papilio_DUO_Wing_Pinout.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Papilio_Default_Pinout.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Papilio_Default_Wing_Pinout.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Spartan6_Reset.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Wing_Analog.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Wing_Audio.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Wing_GPIO.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Wing_SDCard.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Wing_VGA8.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/RGB_Matrix/RGB_Matrix_Wing.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/RGB_Matrix/VIDEO_zpuino_wb_rgb_panel.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Robot_Control_Library/PWMGenerator.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Robot_Control_Library/RCL_PWM_x48.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Robot_Control_Library/RCL_Quadrature_Decoder_x8.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Robot_Control_Library/Wishbone_to_Registers_n.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Robot_Control_Library/full_step_driver.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Robot_Control_Library/half_step_driver.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Robot_Control_Library/quad_inst.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZPUino/VGA_ZPUino.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZPUino/vga_generic.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZPUino/wbpll.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZXSpectrum/gh_binary2gray.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZXSpectrum/gh_fifo_async_rrd_sr_wf.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZXSpectrum/gh_gray2binary.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZXSpectrum/gh_sram_1wp_2rp_sc.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZXSpectrum/vga_zxspectrum.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZXSpectrum/vga_zxspectrum_zpuino.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZXSpectrum/wb_master_np_to_slave_p.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/ZPUino_Hyperion_Papilio_One_500K_V2.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/ZPUino_Papilio_DUO_V2.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/ZPUino_Papilio_One_250K_V2.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/ZPUino_Papilio_One_500K_V2.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/ZPUino_Papilio_Pro_V2.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/pad.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/sdram_hamster.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/sdram_wrap.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/sram_ctrl8.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_sa_audiomixer.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_sa_sigmadeltaDAC.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_YM2149.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_dual_sigmadeltaDAC.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_passthrough.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_sid6581.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/COMM_zpuino_wb_I2C.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/COMM_zpuino_wb_SPI.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/COMM_zpuino_wb_UART.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/MISC_zpuino_sa_splitter2.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/MISC_zpuino_sa_splitter4.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/MISC_zpuino_wb_SevenSeg.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/VIDEO_zpuino_wb_vga_zxspectrum.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/Wishbone_Empty_Slot.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/Wishbone_to_Registers.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/Wishbone_to_Registers_x10.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/dac_dsm2v.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/dac_dsm3v.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/dac_simplesd.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/fifo.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/i2c_master_bit_ctrl.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/i2c_master_byte_ctrl.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/i2c_master_top.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/prescaler.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/rgbctrl.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/sid_6581.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/sid_coeffs.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/sid_components.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/sid_filters.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/sid_voice.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/spi.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/spiclkgen.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/tx_unit.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/uart_brgen.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/zpuino_sigmadelta.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/zpuino_uart_mv_filter.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/zpuino_uart_rx.vhd"/>
      <outfile xil_pn:name="Papilio_DUO_LX9.vhf"/>
      <outfile xil_pn:name="Utility.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1489578852" xil_pn:in_ck="6208342276509856496" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6953488858186785988" xil_pn:start_ts="1489578848">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1489585527" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1489585527">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489585528" xil_pn:in_ck="-7889514275557118630" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6258231338147490847" xil_pn:start_ts="1489585527">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Utility.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1489585528" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4128370672223272853" xil_pn:start_ts="1489585528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489585528" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1489585528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489585528" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-964432755559476703" xil_pn:start_ts="1489585528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489585528" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1489585528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489585528" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4189817640935577633" xil_pn:start_ts="1489585528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489590820" xil_pn:in_ck="-6878335162196608746" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1266406928438709305" xil_pn:start_ts="1489590814">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="main.lso"/>
      <outfile xil_pn:name="main.ngc"/>
      <outfile xil_pn:name="main.ngr"/>
      <outfile xil_pn:name="main.prj"/>
      <outfile xil_pn:name="main.stx"/>
      <outfile xil_pn:name="main.syr"/>
      <outfile xil_pn:name="main.xst"/>
      <outfile xil_pn:name="main_beh.prj"/>
      <outfile xil_pn:name="main_stx_beh.prj"/>
      <outfile xil_pn:name="main_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1489578869" xil_pn:in_ck="-1273681209514686388" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5369975691955938141" xil_pn:start_ts="1489578869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489590828" xil_pn:in_ck="8620114135078648421" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2078442182732470987" xil_pn:start_ts="1489590820">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="main.bld"/>
      <outfile xil_pn:name="main.ngd"/>
      <outfile xil_pn:name="main_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1489590834" xil_pn:in_ck="-7690015817143423623" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1489590828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="main.pcf"/>
      <outfile xil_pn:name="main_map.map"/>
      <outfile xil_pn:name="main_map.mrp"/>
      <outfile xil_pn:name="main_map.ncd"/>
      <outfile xil_pn:name="main_map.ngm"/>
      <outfile xil_pn:name="main_map.xrpt"/>
      <outfile xil_pn:name="main_summary.xml"/>
      <outfile xil_pn:name="main_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1489590846" xil_pn:in_ck="7124204713404400555" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1489590834">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="main.ncd"/>
      <outfile xil_pn:name="main.pad"/>
      <outfile xil_pn:name="main.par"/>
      <outfile xil_pn:name="main.ptwx"/>
      <outfile xil_pn:name="main.unroutes"/>
      <outfile xil_pn:name="main.xpi"/>
      <outfile xil_pn:name="main_pad.csv"/>
      <outfile xil_pn:name="main_pad.txt"/>
      <outfile xil_pn:name="main_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1489590878" xil_pn:in_ck="-6728662371293134939" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1489590868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="main.bgn"/>
      <outfile xil_pn:name="main.bit"/>
      <outfile xil_pn:name="main.drc"/>
      <outfile xil_pn:name="main.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1489590846" xil_pn:in_ck="-808665239159610255" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1489590841">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="main.twr"/>
      <outfile xil_pn:name="main.twx"/>
    </transform>
  </transforms>

</generated_project>
