INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Daniel/Lab4/Lab4.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Daniel/Lab4/Lab4.srcs/sources_1/new/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Daniel/Lab4/Lab4.srcs/sources_1/new/add_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Daniel/Lab4/Lab4.srcs/sim_1/new/tb_add_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_add_multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Daniel/Lab4/Lab4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniel/Lab4/Lab4.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniel/Lab4/Lab4.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
