/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [23:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_2z;
  wire [17:0] celloutsig_0_31z;
  wire [9:0] celloutsig_0_32z;
  wire [5:0] celloutsig_0_34z;
  wire [6:0] celloutsig_0_37z;
  wire [7:0] celloutsig_0_38z;
  wire [13:0] celloutsig_0_39z;
  wire [22:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_56z;
  wire [11:0] celloutsig_0_61z;
  wire [3:0] celloutsig_0_62z;
  reg [16:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [10:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire [16:0] celloutsig_1_13z;
  wire [32:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire [7:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = celloutsig_0_31z[15] | celloutsig_0_23z[3];
  assign celloutsig_0_46z = celloutsig_0_14z[21] | celloutsig_0_42z;
  assign celloutsig_0_4z = celloutsig_0_0z[0] | celloutsig_0_3z[17];
  assign celloutsig_1_11z = celloutsig_1_6z | celloutsig_1_10z[0];
  assign celloutsig_1_18z = celloutsig_1_2z[2] | celloutsig_1_1z[2];
  assign celloutsig_1_19z = celloutsig_1_17z[7] | celloutsig_1_13z[14];
  assign celloutsig_0_9z = in_data[51] | celloutsig_0_2z[3];
  assign celloutsig_0_13z = celloutsig_0_6z[11] | celloutsig_0_4z;
  assign celloutsig_0_18z = celloutsig_0_14z[15] | celloutsig_0_4z;
  assign celloutsig_0_20z = celloutsig_0_14z[8] | celloutsig_0_14z[15];
  assign celloutsig_0_28z = celloutsig_0_3z[15] | celloutsig_0_3z[1];
  assign celloutsig_0_32z = { celloutsig_0_25z[2], celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_25z } + { in_data[6], celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_19z[7:5] };
  assign celloutsig_0_37z = { celloutsig_0_7z[1], 5'h00, celloutsig_0_10z } + { celloutsig_0_6z[7:2], celloutsig_0_4z };
  assign celloutsig_0_39z = { celloutsig_0_3z[8:6], celloutsig_0_32z, celloutsig_0_26z } + celloutsig_0_3z[17:4];
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_8z } + { celloutsig_1_4z[6:0], celloutsig_1_5z };
  assign celloutsig_0_15z = { celloutsig_0_11z[3:1], celloutsig_0_10z } + celloutsig_0_0z[4:1];
  assign celloutsig_0_24z = { celloutsig_0_14z[21], celloutsig_0_7z } + { celloutsig_0_11z[4:2], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_2z = in_data[52:47] + in_data[94:89];
  reg [2:0] _18_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 3'h0;
    else _18_ <= in_data[3:1];
  assign celloutsig_0_19z[7:5] = _18_;
  assign celloutsig_0_34z = { 5'h00, celloutsig_0_9z } / { 1'h1, celloutsig_0_21z };
  assign celloutsig_0_61z = { celloutsig_0_21z[3:1], celloutsig_0_46z, celloutsig_0_34z, celloutsig_0_47z, celloutsig_0_56z } / { 1'h1, celloutsig_0_39z[10:0] };
  assign celloutsig_1_4z = { celloutsig_1_0z[9:5], celloutsig_1_1z } / { 1'h1, in_data[151:148], celloutsig_1_3z };
  assign celloutsig_1_8z = celloutsig_1_0z[2:0] / { 1'h1, celloutsig_1_4z[1:0] };
  assign celloutsig_0_11z = celloutsig_0_8z / { 1'h1, celloutsig_0_2z[2:0], celloutsig_0_4z };
  assign celloutsig_0_14z = { celloutsig_0_6z[16:1], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_9z } / { 1'h1, in_data[27:5] };
  assign celloutsig_0_23z = celloutsig_0_2z[4:1] / { 1'h1, in_data[67:65] };
  assign celloutsig_0_31z = { celloutsig_0_24z[4:0], celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_20z } / { 1'h1, celloutsig_0_3z[16:1], celloutsig_0_18z };
  assign celloutsig_0_47z = celloutsig_0_38z[4] & ~(celloutsig_0_25z[2]);
  assign celloutsig_0_56z = celloutsig_0_21z[3] & ~(celloutsig_0_8z[4]);
  assign celloutsig_1_6z = celloutsig_1_0z[9] & ~(celloutsig_1_3z[0]);
  assign celloutsig_0_10z = celloutsig_0_19z[7] & ~(celloutsig_0_0z[4]);
  assign celloutsig_0_12z = celloutsig_0_19z[7] & ~(celloutsig_0_7z[2]);
  assign celloutsig_0_16z = celloutsig_0_10z & ~(celloutsig_0_11z[0]);
  assign celloutsig_0_26z = celloutsig_0_17z & ~(celloutsig_0_13z);
  assign celloutsig_0_52z = { celloutsig_0_21z[3:2], 5'h00, celloutsig_0_24z, celloutsig_0_19z[7:5], celloutsig_0_47z, celloutsig_0_22z, celloutsig_0_28z } !== { celloutsig_0_39z[13:1], celloutsig_0_13z, 5'h00 };
  assign celloutsig_1_5z = celloutsig_1_0z[9:0] !== in_data[129:120];
  assign celloutsig_1_7z = { in_data[189:167], celloutsig_1_3z, celloutsig_1_3z } !== { in_data[140:126], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_9z = { in_data[109:104], celloutsig_1_7z } !== celloutsig_1_2z[8:2];
  assign celloutsig_0_17z = { celloutsig_0_14z[15:11], celloutsig_0_4z } !== { celloutsig_0_3z[19], celloutsig_0_11z };
  assign celloutsig_0_22z = { celloutsig_0_14z[18:2], celloutsig_0_11z } !== { celloutsig_0_3z[21:1], celloutsig_0_17z };
  assign celloutsig_0_3z = { celloutsig_0_0z[2:0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_19z[7:5] } | { in_data[36:20], celloutsig_0_19z[7:5], celloutsig_0_19z[7:5] };
  assign celloutsig_1_1z = celloutsig_1_0z[7:5] | in_data[159:157];
  assign celloutsig_1_15z = celloutsig_1_10z[7:4] | { celloutsig_1_0z[4], celloutsig_1_8z };
  assign celloutsig_1_17z = { celloutsig_1_4z[7], celloutsig_1_8z, celloutsig_1_15z } | { celloutsig_1_14z[15:9], celloutsig_1_5z };
  assign celloutsig_0_7z = celloutsig_0_2z[4:0] | { celloutsig_0_2z[5:2], celloutsig_0_4z };
  assign celloutsig_0_8z = celloutsig_0_6z[5:1] | celloutsig_0_3z[8:4];
  assign celloutsig_0_25z = { celloutsig_0_21z[3:2], celloutsig_0_9z, celloutsig_0_16z } | { celloutsig_0_6z[14:13], celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[79:75] ^ in_data[87:83];
  assign celloutsig_0_62z = { celloutsig_0_21z[3:1], celloutsig_0_56z } ^ { celloutsig_0_39z[7:5], celloutsig_0_52z };
  assign celloutsig_1_2z = in_data[176:167] ^ celloutsig_1_0z[10:1];
  assign celloutsig_1_3z = in_data[149:147] ^ celloutsig_1_1z;
  assign celloutsig_1_12z = { in_data[128:124], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z } ^ { in_data[116], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_13z = { celloutsig_1_8z[2:1], celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_8z } ^ { celloutsig_1_4z[4:0], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_8z } ^ { in_data[135:130], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_21z = celloutsig_0_6z[9:5] ^ { in_data[72:70], celloutsig_0_10z, celloutsig_0_18z };
  always_latch
    if (clkin_data[96]) celloutsig_1_0z = 11'h000;
    else if (!clkin_data[128]) celloutsig_1_0z = in_data[171:161];
  always_latch
    if (clkin_data[64]) celloutsig_0_6z = 17'h00000;
    else if (!celloutsig_1_19z) celloutsig_0_6z = celloutsig_0_3z[20:4];
  assign celloutsig_0_38z[5:0] = celloutsig_0_34z | celloutsig_0_37z[5:0];
  assign { celloutsig_0_19z[8], celloutsig_0_19z[4:3] } = { celloutsig_0_15z[1], celloutsig_0_11z[4:3] };
  assign celloutsig_0_38z[7:6] = { celloutsig_0_28z, celloutsig_0_37z[6] };
  assign { out_data[128], out_data[96], out_data[43:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
