Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : MyDesign
Version: T-2022.03-SP4
Date   : Wed Oct 30 18:19:24 2024
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: a_row_count_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: a_row_count_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  a_row_count_reg[10]/CK (DFFR_X1)       0.0000     0.0000 r
  a_row_count_reg[10]/QN (DFFR_X1)       0.0567     0.0567 f
  U3071/ZN (OAI21_X1)                    0.0360     0.0927 r
  a_row_count_reg[10]/D (DFFR_X1)        0.0000     0.0927 r
  data arrival time                                 0.0927

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  a_row_count_reg[10]/CK (DFFR_X1)       0.0000     0.0500 r
  library hold time                     -0.0091     0.0409
  data required time                                0.0409
  -----------------------------------------------------------
  data required time                                0.0409
  data arrival time                                -0.0927
  -----------------------------------------------------------
  slack (MET)                                       0.0518


1
